Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Mar 28 07:16:32 2024
| Host         : LAPTOP-GPRSK0UV running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file mb_usb_hdmi_top_timing_summary_routed.rpt -pb mb_usb_hdmi_top_timing_summary_routed.pb -rpx mb_usb_hdmi_top_timing_summary_routed.rpx -warn_on_violation
| Design       : mb_usb_hdmi_top
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                             Violations  
---------  ----------------  ------------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree      1           
TIMING-6   Critical Warning  No common primary clock between related clocks          1           
TIMING-7   Critical Warning  No common node between related clocks                   1           
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin               1           
LUTAR-1    Warning           LUT drives async reset alert                            4           
TIMING-9   Warning           Unknown CDC Logic                                       1           
TIMING-16  Warning           Large setup violation                                   7           
TIMING-18  Warning           Missing input or output delay                           3           
ULMTCS-2   Warning           Control Sets use limits require reduction               1           
XDCC-7     Warning           Scoped Clock constraint overwritten on the same source  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.207      -10.903                     12                64359        0.121        0.000                      0                64359        3.000        0.000                       0                 21494  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                      Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                      ------------         ----------      --------------
HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0_1                                                     {0.000 20.000}       40.000          25.000          
  clk_out2_clk_wiz_0_1                                                     {0.000 4.000}        8.000           125.000         
  clkfbout_clk_wiz_0_1                                                     {0.000 5.000}        10.000          100.000         
HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK     {0.000 16.666}       33.333          30.000          
HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE   {0.000 16.666}       33.333          30.000          
clk_100                                                                    {0.000 5.000}        10.000          100.000         
  clk_out1_hdmi_block_clk_wiz_1_0_1                                        {0.000 5.000}        10.000          100.000         
  clkfbout_hdmi_block_clk_wiz_1_0_1                                        {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1                                                          15.371        0.000                      0                  291        0.141        0.000                      0                  291       19.020        0.000                       0                   256  
  clk_out2_clk_wiz_0_1                                                                                                                                                                                                       5.845        0.000                       0                    10  
  clkfbout_clk_wiz_0_1                                                                                                                                                                                                       7.845        0.000                       0                     3  
HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK          13.176        0.000                      0                  222        0.122        0.000                      0                  222       15.686        0.000                       0                   234  
HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE        11.015        0.000                      0                   47        0.266        0.000                      0                   47       16.166        0.000                       0                    41  
clk_100                                                                                                                                                                                                                      3.000        0.000                       0                     1  
  clk_out1_hdmi_block_clk_wiz_1_0_1                                              0.066        0.000                      0                63627        0.121        0.000                      0                63627        3.750        0.000                       0                 20945  
  clkfbout_hdmi_block_clk_wiz_1_0_1                                                                                                                                                                                          7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                         To Clock                               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                         --------                               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_hdmi_block_clk_wiz_1_0_1  clk_out1_clk_wiz_0_1                    -1.207      -10.903                     12                   20        0.278        0.000                      0                   20  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                         From Clock                         To Clock                               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                         ----------                         --------                               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                  clk_out1_hdmi_block_clk_wiz_1_0_1  clk_out1_clk_wiz_0_1                     2.764        0.000                      0                  164        0.467        0.000                      0                  164  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                From Clock                                                                To Clock                                                                
----------                                                                ----------                                                                --------                                                                
(none)                                                                                                                                              HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    
(none)                                                                    HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    
(none)                                                                    clk_out1_hdmi_block_clk_wiz_1_0_1                                         HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    
(none)                                                                                                                                              HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  
(none)                                                                    HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  
(none)                                                                    clk_out1_hdmi_block_clk_wiz_1_0_1                                         HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  
(none)                                                                                                                                              clk_out1_hdmi_block_clk_wiz_1_0_1                                         
(none)                                                                    HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    clk_out1_hdmi_block_clk_wiz_1_0_1                                         
(none)                                                                    HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  clk_out1_hdmi_block_clk_wiz_1_0_1                                         
(none)                                                                    clk_out1_hdmi_block_clk_wiz_1_0_1                                         clk_out1_hdmi_block_clk_wiz_1_0_1                                         


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                         From Clock                         To Clock                         
----------                         ----------                         --------                         
(none)                             clk_out1_hdmi_block_clk_wiz_1_0_1                                     
(none)                             clk_out2_clk_wiz_0_1                                                  
(none)                             clkfbout_clk_wiz_0_1                                                  
(none)                             clkfbout_hdmi_block_clk_wiz_1_0_1                                     
(none)                                                                clk_out1_clk_wiz_0_1               
(none)                                                                clk_out1_hdmi_block_clk_wiz_1_0_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
  To Clock:  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       15.371ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.141ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.371ns  (required time - arrival time)
  Source:                 HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/hc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[38].srl16_i_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        24.352ns  (logic 3.721ns (15.280%)  route 20.631ns (84.720%))
  Logic Levels:           15  (CARRY4=1 LUT2=1 LUT5=1 LUT6=8 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.420ns = ( 41.420 - 40.000 ) 
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       1.575     1.575    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=254, routed)         1.552     1.552    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/clk_out1
    SLICE_X14Y22         FDCE                                         r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/hc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y22         FDCE (Prop_fdce_C_Q)         0.518     2.070 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/hc_reg[7]/Q
                         net (fo=47, routed)          3.753     5.824    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/color_mapper0/g2_b0_i_31[0]
    SLICE_X15Y88         LUT2 (Prop_lut2_I0_O)        0.124     5.948 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/color_mapper0/g2_b0_i_94/O
                         net (fo=1, routed)           0.000     5.948    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/g0_b0_i_889[0]
    SLICE_X15Y88         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     6.372 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/g2_b0_i_31/O[1]
                         net (fo=1156, routed)        7.914    14.286    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/word_addr[3]
    SLICE_X59Y33         MUXF8 (Prop_muxf8_S_O)       0.452    14.738 f  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_467/O
                         net (fo=1, routed)           0.890    15.628    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_467_n_0
    SLICE_X49Y38         LUT6 (Prop_lut6_I3_O)        0.316    15.944 f  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_198/O
                         net (fo=1, routed)           0.000    15.944    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_198_n_0
    SLICE_X49Y38         MUXF7 (Prop_muxf7_I1_O)      0.217    16.161 f  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_75/O
                         net (fo=1, routed)           1.539    17.700    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_75_n_0
    SLICE_X49Y50         LUT5 (Prop_lut5_I4_O)        0.299    17.999 f  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_21/O
                         net (fo=1, routed)           1.367    19.365    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_21_n_0
    SLICE_X43Y76         LUT6 (Prop_lut6_I5_O)        0.124    19.489 f  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_5/O
                         net (fo=1, routed)           0.606    20.095    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/read_data__0[0]
    SLICE_X36Y81         LUT6 (Prop_lut6_I2_O)        0.124    20.219 f  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_1/O
                         net (fo=230, routed)         1.416    21.636    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_16_0[0]
    SLICE_X32Y85         LUT6 (Prop_lut6_I4_O)        0.124    21.760 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/g28_b6/O
                         net (fo=1, routed)           0.574    22.334    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/g28_b6_n_0
    SLICE_X32Y84         LUT6 (Prop_lut6_I5_O)        0.124    22.458 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_418/O
                         net (fo=1, routed)           0.586    23.044    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_418_n_0
    SLICE_X32Y82         LUT6 (Prop_lut6_I1_O)        0.124    23.168 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_154/O
                         net (fo=1, routed)           0.000    23.168    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_154_n_0
    SLICE_X32Y82         MUXF7 (Prop_muxf7_I1_O)      0.217    23.385 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_63/O
                         net (fo=1, routed)           0.000    23.385    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_63_n_0
    SLICE_X32Y82         MUXF8 (Prop_muxf8_I1_O)      0.094    23.479 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_30/O
                         net (fo=1, routed)           0.777    24.256    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/color_mapper0/sprite_data[6]
    SLICE_X32Y78         LUT6 (Prop_lut6_I5_O)        0.316    24.572 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_17/O
                         net (fo=12, routed)          0.709    25.281    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/srl[36].srl16_i_0
    SLICE_X32Y75         LUT6 (Prop_lut6_I4_O)        0.124    25.405 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_11/O
                         net (fo=1, routed)           0.500    25.904    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/data_i[13]
    SLICE_X33Y73         FDRE                                         r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[38].srl16_i_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       1.457    41.457    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=254, routed)         1.420    41.420    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X33Y73         FDRE                                         r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[38].srl16_i_srlopt/C
                         clock pessimism              0.000    41.420    
                         clock uncertainty           -0.101    41.318    
    SLICE_X33Y73         FDRE (Setup_fdre_C_D)       -0.043    41.275    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[38].srl16_i_srlopt
  -------------------------------------------------------------------
                         required time                         41.275    
                         arrival time                         -25.904    
  -------------------------------------------------------------------
                         slack                                 15.371    

Slack (MET) :             15.388ns  (required time - arrival time)
  Source:                 HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/hc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[22].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        24.361ns  (logic 3.721ns (15.274%)  route 20.640ns (84.726%))
  Logic Levels:           15  (CARRY4=1 LUT2=1 LUT5=1 LUT6=8 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.421ns = ( 41.421 - 40.000 ) 
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       1.575     1.575    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=254, routed)         1.552     1.552    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/clk_out1
    SLICE_X14Y22         FDCE                                         r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/hc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y22         FDCE (Prop_fdce_C_Q)         0.518     2.070 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/hc_reg[7]/Q
                         net (fo=47, routed)          3.753     5.824    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/color_mapper0/g2_b0_i_31[0]
    SLICE_X15Y88         LUT2 (Prop_lut2_I0_O)        0.124     5.948 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/color_mapper0/g2_b0_i_94/O
                         net (fo=1, routed)           0.000     5.948    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/g0_b0_i_889[0]
    SLICE_X15Y88         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     6.372 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/g2_b0_i_31/O[1]
                         net (fo=1156, routed)        7.914    14.286    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/word_addr[3]
    SLICE_X59Y33         MUXF8 (Prop_muxf8_S_O)       0.452    14.738 f  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_467/O
                         net (fo=1, routed)           0.890    15.628    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_467_n_0
    SLICE_X49Y38         LUT6 (Prop_lut6_I3_O)        0.316    15.944 f  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_198/O
                         net (fo=1, routed)           0.000    15.944    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_198_n_0
    SLICE_X49Y38         MUXF7 (Prop_muxf7_I1_O)      0.217    16.161 f  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_75/O
                         net (fo=1, routed)           1.539    17.700    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_75_n_0
    SLICE_X49Y50         LUT5 (Prop_lut5_I4_O)        0.299    17.999 f  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_21/O
                         net (fo=1, routed)           1.367    19.365    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_21_n_0
    SLICE_X43Y76         LUT6 (Prop_lut6_I5_O)        0.124    19.489 f  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_5/O
                         net (fo=1, routed)           0.606    20.095    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/read_data__0[0]
    SLICE_X36Y81         LUT6 (Prop_lut6_I2_O)        0.124    20.219 f  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_1/O
                         net (fo=230, routed)         1.416    21.636    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_16_0[0]
    SLICE_X32Y85         LUT6 (Prop_lut6_I4_O)        0.124    21.760 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/g28_b6/O
                         net (fo=1, routed)           0.574    22.334    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/g28_b6_n_0
    SLICE_X32Y84         LUT6 (Prop_lut6_I5_O)        0.124    22.458 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_418/O
                         net (fo=1, routed)           0.586    23.044    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_418_n_0
    SLICE_X32Y82         LUT6 (Prop_lut6_I1_O)        0.124    23.168 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_154/O
                         net (fo=1, routed)           0.000    23.168    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_154_n_0
    SLICE_X32Y82         MUXF7 (Prop_muxf7_I1_O)      0.217    23.385 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_63/O
                         net (fo=1, routed)           0.000    23.385    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_63_n_0
    SLICE_X32Y82         MUXF8 (Prop_muxf8_I1_O)      0.094    23.479 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_30/O
                         net (fo=1, routed)           0.777    24.256    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/color_mapper0/sprite_data[6]
    SLICE_X32Y78         LUT6 (Prop_lut6_I5_O)        0.316    24.572 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_17/O
                         net (fo=12, routed)          0.594    25.166    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/srl[36].srl16_i_0
    SLICE_X31Y77         LUT6 (Prop_lut6_I4_O)        0.124    25.290 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_3/O
                         net (fo=1, routed)           0.624    25.914    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/data_i[5]
    SLICE_X30Y77         SRL16E                                       r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[22].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       1.457    41.457    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=254, routed)         1.421    41.421    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X30Y77         SRL16E                                       r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[22].srl16_i/CLK
                         clock pessimism              0.000    41.421    
                         clock uncertainty           -0.101    41.319    
    SLICE_X30Y77         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.018    41.301    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[22].srl16_i
  -------------------------------------------------------------------
                         required time                         41.301    
                         arrival time                         -25.914    
  -------------------------------------------------------------------
                         slack                                 15.388    

Slack (MET) :             15.437ns  (required time - arrival time)
  Source:                 HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/hc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[31].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        24.290ns  (logic 3.721ns (15.319%)  route 20.569ns (84.681%))
  Logic Levels:           15  (CARRY4=1 LUT2=1 LUT5=1 LUT6=8 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.420ns = ( 41.420 - 40.000 ) 
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       1.575     1.575    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=254, routed)         1.552     1.552    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/clk_out1
    SLICE_X14Y22         FDCE                                         r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/hc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y22         FDCE (Prop_fdce_C_Q)         0.518     2.070 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/hc_reg[7]/Q
                         net (fo=47, routed)          3.753     5.824    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/color_mapper0/g2_b0_i_31[0]
    SLICE_X15Y88         LUT2 (Prop_lut2_I0_O)        0.124     5.948 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/color_mapper0/g2_b0_i_94/O
                         net (fo=1, routed)           0.000     5.948    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/g0_b0_i_889[0]
    SLICE_X15Y88         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     6.372 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/g2_b0_i_31/O[1]
                         net (fo=1156, routed)        7.914    14.286    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/word_addr[3]
    SLICE_X59Y33         MUXF8 (Prop_muxf8_S_O)       0.452    14.738 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_467/O
                         net (fo=1, routed)           0.890    15.628    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_467_n_0
    SLICE_X49Y38         LUT6 (Prop_lut6_I3_O)        0.316    15.944 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_198/O
                         net (fo=1, routed)           0.000    15.944    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_198_n_0
    SLICE_X49Y38         MUXF7 (Prop_muxf7_I1_O)      0.217    16.161 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_75/O
                         net (fo=1, routed)           1.539    17.700    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_75_n_0
    SLICE_X49Y50         LUT5 (Prop_lut5_I4_O)        0.299    17.999 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_21/O
                         net (fo=1, routed)           1.367    19.365    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_21_n_0
    SLICE_X43Y76         LUT6 (Prop_lut6_I5_O)        0.124    19.489 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_5/O
                         net (fo=1, routed)           0.606    20.095    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/read_data__0[0]
    SLICE_X36Y81         LUT6 (Prop_lut6_I2_O)        0.124    20.219 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_1/O
                         net (fo=230, routed)         1.091    21.310    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_16_0[0]
    SLICE_X38Y78         LUT6 (Prop_lut6_I4_O)        0.124    21.434 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/g30_b7/O
                         net (fo=1, routed)           0.689    22.124    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/g30_b7_n_0
    SLICE_X38Y78         LUT6 (Prop_lut6_I5_O)        0.124    22.248 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_364/O
                         net (fo=1, routed)           0.931    23.179    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_364_n_0
    SLICE_X35Y77         LUT6 (Prop_lut6_I0_O)        0.124    23.303 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_138/O
                         net (fo=1, routed)           0.000    23.303    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_138_n_0
    SLICE_X35Y77         MUXF7 (Prop_muxf7_I1_O)      0.217    23.520 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_55/O
                         net (fo=1, routed)           0.000    23.520    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_55_n_0
    SLICE_X35Y77         MUXF8 (Prop_muxf8_I1_O)      0.094    23.614 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_26/O
                         net (fo=1, routed)           0.504    24.118    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/color_mapper0/sprite_data[7]
    SLICE_X32Y77         LUT6 (Prop_lut6_I5_O)        0.316    24.434 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_16/O
                         net (fo=12, routed)          0.650    25.084    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/srl[36].srl16_i
    SLICE_X33Y77         LUT6 (Prop_lut6_I2_O)        0.124    25.208 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_6/O
                         net (fo=1, routed)           0.634    25.843    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/data_i[10]
    SLICE_X34Y77         SRL16E                                       r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[31].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       1.457    41.457    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=254, routed)         1.420    41.420    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X34Y77         SRL16E                                       r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[31].srl16_i/CLK
                         clock pessimism              0.000    41.420    
                         clock uncertainty           -0.101    41.318    
    SLICE_X34Y77         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.039    41.279    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[31].srl16_i
  -------------------------------------------------------------------
                         required time                         41.279    
                         arrival time                         -25.843    
  -------------------------------------------------------------------
                         slack                                 15.437    

Slack (MET) :             15.474ns  (required time - arrival time)
  Source:                 HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/hc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[20].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        24.246ns  (logic 3.721ns (15.347%)  route 20.525ns (84.653%))
  Logic Levels:           15  (CARRY4=1 LUT2=1 LUT5=1 LUT6=8 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.421ns = ( 41.421 - 40.000 ) 
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       1.575     1.575    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=254, routed)         1.552     1.552    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/clk_out1
    SLICE_X14Y22         FDCE                                         r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/hc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y22         FDCE (Prop_fdce_C_Q)         0.518     2.070 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/hc_reg[7]/Q
                         net (fo=47, routed)          3.753     5.824    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/color_mapper0/g2_b0_i_31[0]
    SLICE_X15Y88         LUT2 (Prop_lut2_I0_O)        0.124     5.948 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/color_mapper0/g2_b0_i_94/O
                         net (fo=1, routed)           0.000     5.948    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/g0_b0_i_889[0]
    SLICE_X15Y88         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     6.372 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/g2_b0_i_31/O[1]
                         net (fo=1156, routed)        7.914    14.286    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/word_addr[3]
    SLICE_X59Y33         MUXF8 (Prop_muxf8_S_O)       0.452    14.738 f  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_467/O
                         net (fo=1, routed)           0.890    15.628    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_467_n_0
    SLICE_X49Y38         LUT6 (Prop_lut6_I3_O)        0.316    15.944 f  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_198/O
                         net (fo=1, routed)           0.000    15.944    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_198_n_0
    SLICE_X49Y38         MUXF7 (Prop_muxf7_I1_O)      0.217    16.161 f  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_75/O
                         net (fo=1, routed)           1.539    17.700    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_75_n_0
    SLICE_X49Y50         LUT5 (Prop_lut5_I4_O)        0.299    17.999 f  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_21/O
                         net (fo=1, routed)           1.367    19.365    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_21_n_0
    SLICE_X43Y76         LUT6 (Prop_lut6_I5_O)        0.124    19.489 f  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_5/O
                         net (fo=1, routed)           0.606    20.095    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/read_data__0[0]
    SLICE_X36Y81         LUT6 (Prop_lut6_I2_O)        0.124    20.219 f  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_1/O
                         net (fo=230, routed)         1.416    21.636    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_16_0[0]
    SLICE_X32Y85         LUT6 (Prop_lut6_I4_O)        0.124    21.760 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/g28_b6/O
                         net (fo=1, routed)           0.574    22.334    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/g28_b6_n_0
    SLICE_X32Y84         LUT6 (Prop_lut6_I5_O)        0.124    22.458 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_418/O
                         net (fo=1, routed)           0.586    23.044    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_418_n_0
    SLICE_X32Y82         LUT6 (Prop_lut6_I1_O)        0.124    23.168 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_154/O
                         net (fo=1, routed)           0.000    23.168    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_154_n_0
    SLICE_X32Y82         MUXF7 (Prop_muxf7_I1_O)      0.217    23.385 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_63/O
                         net (fo=1, routed)           0.000    23.385    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_63_n_0
    SLICE_X32Y82         MUXF8 (Prop_muxf8_I1_O)      0.094    23.479 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_30/O
                         net (fo=1, routed)           0.777    24.256    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/color_mapper0/sprite_data[6]
    SLICE_X32Y78         LUT6 (Prop_lut6_I5_O)        0.316    24.572 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_17/O
                         net (fo=12, routed)          0.583    25.155    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/srl[36].srl16_i_0
    SLICE_X31Y77         LUT6 (Prop_lut6_I4_O)        0.124    25.279 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_5/O
                         net (fo=1, routed)           0.519    25.798    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/data_i[3]
    SLICE_X30Y77         SRL16E                                       r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[20].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       1.457    41.457    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=254, routed)         1.421    41.421    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X30Y77         SRL16E                                       r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[20].srl16_i/CLK
                         clock pessimism              0.000    41.421    
                         clock uncertainty           -0.101    41.319    
    SLICE_X30Y77         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.047    41.272    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[20].srl16_i
  -------------------------------------------------------------------
                         required time                         41.272    
                         arrival time                         -25.798    
  -------------------------------------------------------------------
                         slack                                 15.474    

Slack (MET) :             15.478ns  (required time - arrival time)
  Source:                 HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/hc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[21].srl16_i_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        24.249ns  (logic 3.721ns (15.345%)  route 20.528ns (84.655%))
  Logic Levels:           15  (CARRY4=1 LUT2=1 LUT5=1 LUT6=8 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.421ns = ( 41.421 - 40.000 ) 
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       1.575     1.575    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=254, routed)         1.552     1.552    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/clk_out1
    SLICE_X14Y22         FDCE                                         r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/hc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y22         FDCE (Prop_fdce_C_Q)         0.518     2.070 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/hc_reg[7]/Q
                         net (fo=47, routed)          3.753     5.824    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/color_mapper0/g2_b0_i_31[0]
    SLICE_X15Y88         LUT2 (Prop_lut2_I0_O)        0.124     5.948 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/color_mapper0/g2_b0_i_94/O
                         net (fo=1, routed)           0.000     5.948    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/g0_b0_i_889[0]
    SLICE_X15Y88         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     6.372 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/g2_b0_i_31/O[1]
                         net (fo=1156, routed)        7.914    14.286    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/word_addr[3]
    SLICE_X59Y33         MUXF8 (Prop_muxf8_S_O)       0.452    14.738 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_467/O
                         net (fo=1, routed)           0.890    15.628    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_467_n_0
    SLICE_X49Y38         LUT6 (Prop_lut6_I3_O)        0.316    15.944 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_198/O
                         net (fo=1, routed)           0.000    15.944    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_198_n_0
    SLICE_X49Y38         MUXF7 (Prop_muxf7_I1_O)      0.217    16.161 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_75/O
                         net (fo=1, routed)           1.539    17.700    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_75_n_0
    SLICE_X49Y50         LUT5 (Prop_lut5_I4_O)        0.299    17.999 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_21/O
                         net (fo=1, routed)           1.367    19.365    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_21_n_0
    SLICE_X43Y76         LUT6 (Prop_lut6_I5_O)        0.124    19.489 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_5/O
                         net (fo=1, routed)           0.606    20.095    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/read_data__0[0]
    SLICE_X36Y81         LUT6 (Prop_lut6_I2_O)        0.124    20.219 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_1/O
                         net (fo=230, routed)         1.091    21.310    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_16_0[0]
    SLICE_X38Y78         LUT6 (Prop_lut6_I4_O)        0.124    21.434 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/g30_b7/O
                         net (fo=1, routed)           0.689    22.124    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/g30_b7_n_0
    SLICE_X38Y78         LUT6 (Prop_lut6_I5_O)        0.124    22.248 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_364/O
                         net (fo=1, routed)           0.931    23.179    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_364_n_0
    SLICE_X35Y77         LUT6 (Prop_lut6_I0_O)        0.124    23.303 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_138/O
                         net (fo=1, routed)           0.000    23.303    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_138_n_0
    SLICE_X35Y77         MUXF7 (Prop_muxf7_I1_O)      0.217    23.520 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_55/O
                         net (fo=1, routed)           0.000    23.520    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_55_n_0
    SLICE_X35Y77         MUXF8 (Prop_muxf8_I1_O)      0.094    23.614 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_26/O
                         net (fo=1, routed)           0.504    24.118    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/color_mapper0/sprite_data[7]
    SLICE_X32Y77         LUT6 (Prop_lut6_I5_O)        0.316    24.434 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_16/O
                         net (fo=12, routed)          0.729    25.163    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/srl[36].srl16_i
    SLICE_X33Y74         LUT6 (Prop_lut6_I2_O)        0.124    25.287 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_4/O
                         net (fo=1, routed)           0.515    25.802    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/data_i[4]
    SLICE_X33Y72         FDRE                                         r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[21].srl16_i_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       1.457    41.457    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=254, routed)         1.421    41.421    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X33Y72         FDRE                                         r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[21].srl16_i_srlopt/C
                         clock pessimism              0.000    41.421    
                         clock uncertainty           -0.101    41.319    
    SLICE_X33Y72         FDRE (Setup_fdre_C_D)       -0.040    41.279    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[21].srl16_i_srlopt
  -------------------------------------------------------------------
                         required time                         41.279    
                         arrival time                         -25.802    
  -------------------------------------------------------------------
                         slack                                 15.478    

Slack (MET) :             15.494ns  (required time - arrival time)
  Source:                 HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/hc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[23].srl16_i_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        24.232ns  (logic 3.721ns (15.356%)  route 20.511ns (84.644%))
  Logic Levels:           15  (CARRY4=1 LUT2=1 LUT5=1 LUT6=8 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.420ns = ( 41.420 - 40.000 ) 
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       1.575     1.575    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=254, routed)         1.552     1.552    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/clk_out1
    SLICE_X14Y22         FDCE                                         r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/hc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y22         FDCE (Prop_fdce_C_Q)         0.518     2.070 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/hc_reg[7]/Q
                         net (fo=47, routed)          3.753     5.824    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/color_mapper0/g2_b0_i_31[0]
    SLICE_X15Y88         LUT2 (Prop_lut2_I0_O)        0.124     5.948 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/color_mapper0/g2_b0_i_94/O
                         net (fo=1, routed)           0.000     5.948    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/g0_b0_i_889[0]
    SLICE_X15Y88         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     6.372 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/g2_b0_i_31/O[1]
                         net (fo=1156, routed)        7.914    14.286    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/word_addr[3]
    SLICE_X59Y33         MUXF8 (Prop_muxf8_S_O)       0.452    14.738 f  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_467/O
                         net (fo=1, routed)           0.890    15.628    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_467_n_0
    SLICE_X49Y38         LUT6 (Prop_lut6_I3_O)        0.316    15.944 f  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_198/O
                         net (fo=1, routed)           0.000    15.944    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_198_n_0
    SLICE_X49Y38         MUXF7 (Prop_muxf7_I1_O)      0.217    16.161 f  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_75/O
                         net (fo=1, routed)           1.539    17.700    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_75_n_0
    SLICE_X49Y50         LUT5 (Prop_lut5_I4_O)        0.299    17.999 f  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_21/O
                         net (fo=1, routed)           1.367    19.365    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_21_n_0
    SLICE_X43Y76         LUT6 (Prop_lut6_I5_O)        0.124    19.489 f  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_5/O
                         net (fo=1, routed)           0.606    20.095    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/read_data__0[0]
    SLICE_X36Y81         LUT6 (Prop_lut6_I2_O)        0.124    20.219 f  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_1/O
                         net (fo=230, routed)         1.416    21.636    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_16_0[0]
    SLICE_X32Y85         LUT6 (Prop_lut6_I4_O)        0.124    21.760 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/g28_b6/O
                         net (fo=1, routed)           0.574    22.334    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/g28_b6_n_0
    SLICE_X32Y84         LUT6 (Prop_lut6_I5_O)        0.124    22.458 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_418/O
                         net (fo=1, routed)           0.586    23.044    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_418_n_0
    SLICE_X32Y82         LUT6 (Prop_lut6_I1_O)        0.124    23.168 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_154/O
                         net (fo=1, routed)           0.000    23.168    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_154_n_0
    SLICE_X32Y82         MUXF7 (Prop_muxf7_I1_O)      0.217    23.385 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_63/O
                         net (fo=1, routed)           0.000    23.385    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_63_n_0
    SLICE_X32Y82         MUXF8 (Prop_muxf8_I1_O)      0.094    23.479 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_30/O
                         net (fo=1, routed)           0.777    24.256    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/color_mapper0/sprite_data[6]
    SLICE_X32Y78         LUT6 (Prop_lut6_I5_O)        0.316    24.572 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_17/O
                         net (fo=12, routed)          0.544    25.115    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/srl[36].srl16_i_0
    SLICE_X33Y75         LUT6 (Prop_lut6_I4_O)        0.124    25.239 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_2/O
                         net (fo=1, routed)           0.545    25.784    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/data_i[6]
    SLICE_X33Y73         FDRE                                         r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[23].srl16_i_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       1.457    41.457    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=254, routed)         1.420    41.420    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X33Y73         FDRE                                         r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[23].srl16_i_srlopt/C
                         clock pessimism              0.000    41.420    
                         clock uncertainty           -0.101    41.318    
    SLICE_X33Y73         FDRE (Setup_fdre_C_D)       -0.040    41.278    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[23].srl16_i_srlopt
  -------------------------------------------------------------------
                         required time                         41.278    
                         arrival time                         -25.784    
  -------------------------------------------------------------------
                         slack                                 15.494    

Slack (MET) :             15.551ns  (required time - arrival time)
  Source:                 HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/hc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[36].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        24.167ns  (logic 3.721ns (15.397%)  route 20.446ns (84.603%))
  Logic Levels:           15  (CARRY4=1 LUT2=1 LUT5=1 LUT6=8 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.419ns = ( 41.419 - 40.000 ) 
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       1.575     1.575    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=254, routed)         1.552     1.552    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/clk_out1
    SLICE_X14Y22         FDCE                                         r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/hc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y22         FDCE (Prop_fdce_C_Q)         0.518     2.070 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/hc_reg[7]/Q
                         net (fo=47, routed)          3.753     5.824    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/color_mapper0/g2_b0_i_31[0]
    SLICE_X15Y88         LUT2 (Prop_lut2_I0_O)        0.124     5.948 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/color_mapper0/g2_b0_i_94/O
                         net (fo=1, routed)           0.000     5.948    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/g0_b0_i_889[0]
    SLICE_X15Y88         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     6.372 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/g2_b0_i_31/O[1]
                         net (fo=1156, routed)        7.914    14.286    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/word_addr[3]
    SLICE_X59Y33         MUXF8 (Prop_muxf8_S_O)       0.452    14.738 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_467/O
                         net (fo=1, routed)           0.890    15.628    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_467_n_0
    SLICE_X49Y38         LUT6 (Prop_lut6_I3_O)        0.316    15.944 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_198/O
                         net (fo=1, routed)           0.000    15.944    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_198_n_0
    SLICE_X49Y38         MUXF7 (Prop_muxf7_I1_O)      0.217    16.161 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_75/O
                         net (fo=1, routed)           1.539    17.700    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_75_n_0
    SLICE_X49Y50         LUT5 (Prop_lut5_I4_O)        0.299    17.999 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_21/O
                         net (fo=1, routed)           1.367    19.365    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_21_n_0
    SLICE_X43Y76         LUT6 (Prop_lut6_I5_O)        0.124    19.489 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_5/O
                         net (fo=1, routed)           0.606    20.095    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/read_data__0[0]
    SLICE_X36Y81         LUT6 (Prop_lut6_I2_O)        0.124    20.219 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_1/O
                         net (fo=230, routed)         1.091    21.310    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_16_0[0]
    SLICE_X38Y78         LUT6 (Prop_lut6_I4_O)        0.124    21.434 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/g30_b7/O
                         net (fo=1, routed)           0.689    22.124    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/g30_b7_n_0
    SLICE_X38Y78         LUT6 (Prop_lut6_I5_O)        0.124    22.248 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_364/O
                         net (fo=1, routed)           0.931    23.179    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_364_n_0
    SLICE_X35Y77         LUT6 (Prop_lut6_I0_O)        0.124    23.303 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_138/O
                         net (fo=1, routed)           0.000    23.303    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_138_n_0
    SLICE_X35Y77         MUXF7 (Prop_muxf7_I1_O)      0.217    23.520 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_55/O
                         net (fo=1, routed)           0.000    23.520    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_55_n_0
    SLICE_X35Y77         MUXF8 (Prop_muxf8_I1_O)      0.094    23.614 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_26/O
                         net (fo=1, routed)           0.504    24.118    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/color_mapper0/sprite_data[7]
    SLICE_X32Y77         LUT6 (Prop_lut6_I5_O)        0.316    24.434 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_16/O
                         net (fo=12, routed)          0.544    24.978    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/srl[36].srl16_i
    SLICE_X33Y76         LUT6 (Prop_lut6_I2_O)        0.124    25.102 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_13/O
                         net (fo=1, routed)           0.617    25.719    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/data_i[11]
    SLICE_X34Y76         SRL16E                                       r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[36].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       1.457    41.457    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=254, routed)         1.419    41.419    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X34Y76         SRL16E                                       r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[36].srl16_i/CLK
                         clock pessimism              0.000    41.419    
                         clock uncertainty           -0.101    41.317    
    SLICE_X34Y76         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.047    41.270    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[36].srl16_i
  -------------------------------------------------------------------
                         required time                         41.270    
                         arrival time                         -25.719    
  -------------------------------------------------------------------
                         slack                                 15.551    

Slack (MET) :             15.664ns  (required time - arrival time)
  Source:                 HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/hc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[39].srl16_i_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        24.020ns  (logic 3.721ns (15.491%)  route 20.299ns (84.509%))
  Logic Levels:           15  (CARRY4=1 LUT2=1 LUT5=1 LUT6=8 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.420ns = ( 41.420 - 40.000 ) 
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       1.575     1.575    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=254, routed)         1.552     1.552    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/clk_out1
    SLICE_X14Y22         FDCE                                         r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/hc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y22         FDCE (Prop_fdce_C_Q)         0.518     2.070 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/hc_reg[7]/Q
                         net (fo=47, routed)          3.753     5.824    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/color_mapper0/g2_b0_i_31[0]
    SLICE_X15Y88         LUT2 (Prop_lut2_I0_O)        0.124     5.948 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/color_mapper0/g2_b0_i_94/O
                         net (fo=1, routed)           0.000     5.948    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/g0_b0_i_889[0]
    SLICE_X15Y88         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     6.372 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/g2_b0_i_31/O[1]
                         net (fo=1156, routed)        7.914    14.286    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/word_addr[3]
    SLICE_X59Y33         MUXF8 (Prop_muxf8_S_O)       0.452    14.738 f  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_467/O
                         net (fo=1, routed)           0.890    15.628    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_467_n_0
    SLICE_X49Y38         LUT6 (Prop_lut6_I3_O)        0.316    15.944 f  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_198/O
                         net (fo=1, routed)           0.000    15.944    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_198_n_0
    SLICE_X49Y38         MUXF7 (Prop_muxf7_I1_O)      0.217    16.161 f  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_75/O
                         net (fo=1, routed)           1.539    17.700    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_75_n_0
    SLICE_X49Y50         LUT5 (Prop_lut5_I4_O)        0.299    17.999 f  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_21/O
                         net (fo=1, routed)           1.367    19.365    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_21_n_0
    SLICE_X43Y76         LUT6 (Prop_lut6_I5_O)        0.124    19.489 f  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_5/O
                         net (fo=1, routed)           0.606    20.095    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/read_data__0[0]
    SLICE_X36Y81         LUT6 (Prop_lut6_I2_O)        0.124    20.219 f  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_1/O
                         net (fo=230, routed)         1.416    21.636    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_16_0[0]
    SLICE_X32Y85         LUT6 (Prop_lut6_I4_O)        0.124    21.760 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/g28_b6/O
                         net (fo=1, routed)           0.574    22.334    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/g28_b6_n_0
    SLICE_X32Y84         LUT6 (Prop_lut6_I5_O)        0.124    22.458 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_418/O
                         net (fo=1, routed)           0.586    23.044    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_418_n_0
    SLICE_X32Y82         LUT6 (Prop_lut6_I1_O)        0.124    23.168 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_154/O
                         net (fo=1, routed)           0.000    23.168    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_154_n_0
    SLICE_X32Y82         MUXF7 (Prop_muxf7_I1_O)      0.217    23.385 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_63/O
                         net (fo=1, routed)           0.000    23.385    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_63_n_0
    SLICE_X32Y82         MUXF8 (Prop_muxf8_I1_O)      0.094    23.479 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_30/O
                         net (fo=1, routed)           0.777    24.256    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/color_mapper0/sprite_data[6]
    SLICE_X32Y78         LUT6 (Prop_lut6_I5_O)        0.316    24.572 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_17/O
                         net (fo=12, routed)          0.398    24.970    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/srl[36].srl16_i_0
    SLICE_X32Y76         LUT6 (Prop_lut6_I4_O)        0.124    25.094 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_10/O
                         net (fo=1, routed)           0.479    25.573    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/data_i[14]
    SLICE_X31Y76         FDRE                                         r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[39].srl16_i_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       1.457    41.457    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=254, routed)         1.420    41.420    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X31Y76         FDRE                                         r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[39].srl16_i_srlopt/C
                         clock pessimism              0.000    41.420    
                         clock uncertainty           -0.101    41.318    
    SLICE_X31Y76         FDRE (Setup_fdre_C_D)       -0.081    41.237    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[39].srl16_i_srlopt
  -------------------------------------------------------------------
                         required time                         41.237    
                         arrival time                         -25.573    
  -------------------------------------------------------------------
                         slack                                 15.664    

Slack (MET) :             15.791ns  (required time - arrival time)
  Source:                 HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/hc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[28].srl16_i_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        24.005ns  (logic 3.721ns (15.501%)  route 20.284ns (84.499%))
  Logic Levels:           15  (CARRY4=1 LUT2=1 LUT5=1 LUT6=8 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.421ns = ( 41.421 - 40.000 ) 
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       1.575     1.575    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=254, routed)         1.552     1.552    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/clk_out1
    SLICE_X14Y22         FDCE                                         r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/hc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y22         FDCE (Prop_fdce_C_Q)         0.518     2.070 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/hc_reg[7]/Q
                         net (fo=47, routed)          3.753     5.824    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/color_mapper0/g2_b0_i_31[0]
    SLICE_X15Y88         LUT2 (Prop_lut2_I0_O)        0.124     5.948 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/color_mapper0/g2_b0_i_94/O
                         net (fo=1, routed)           0.000     5.948    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/g0_b0_i_889[0]
    SLICE_X15Y88         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     6.372 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/g2_b0_i_31/O[1]
                         net (fo=1156, routed)        7.914    14.286    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/word_addr[3]
    SLICE_X59Y33         MUXF8 (Prop_muxf8_S_O)       0.452    14.738 f  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_467/O
                         net (fo=1, routed)           0.890    15.628    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_467_n_0
    SLICE_X49Y38         LUT6 (Prop_lut6_I3_O)        0.316    15.944 f  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_198/O
                         net (fo=1, routed)           0.000    15.944    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_198_n_0
    SLICE_X49Y38         MUXF7 (Prop_muxf7_I1_O)      0.217    16.161 f  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_75/O
                         net (fo=1, routed)           1.539    17.700    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_75_n_0
    SLICE_X49Y50         LUT5 (Prop_lut5_I4_O)        0.299    17.999 f  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_21/O
                         net (fo=1, routed)           1.367    19.365    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_21_n_0
    SLICE_X43Y76         LUT6 (Prop_lut6_I5_O)        0.124    19.489 f  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_5/O
                         net (fo=1, routed)           0.606    20.095    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/read_data__0[0]
    SLICE_X36Y81         LUT6 (Prop_lut6_I2_O)        0.124    20.219 f  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_1/O
                         net (fo=230, routed)         1.416    21.636    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_16_0[0]
    SLICE_X32Y85         LUT6 (Prop_lut6_I4_O)        0.124    21.760 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/g28_b6/O
                         net (fo=1, routed)           0.574    22.334    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/g28_b6_n_0
    SLICE_X32Y84         LUT6 (Prop_lut6_I5_O)        0.124    22.458 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_418/O
                         net (fo=1, routed)           0.586    23.044    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_418_n_0
    SLICE_X32Y82         LUT6 (Prop_lut6_I1_O)        0.124    23.168 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_154/O
                         net (fo=1, routed)           0.000    23.168    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_154_n_0
    SLICE_X32Y82         MUXF7 (Prop_muxf7_I1_O)      0.217    23.385 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_63/O
                         net (fo=1, routed)           0.000    23.385    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_63_n_0
    SLICE_X32Y82         MUXF8 (Prop_muxf8_I1_O)      0.094    23.479 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_30/O
                         net (fo=1, routed)           0.777    24.256    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/color_mapper0/sprite_data[6]
    SLICE_X32Y78         LUT6 (Prop_lut6_I5_O)        0.316    24.572 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_17/O
                         net (fo=12, routed)          0.861    25.433    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/srl[36].srl16_i_0
    SLICE_X33Y72         LUT6 (Prop_lut6_I4_O)        0.124    25.557 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_9/O
                         net (fo=1, routed)           0.000    25.557    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/data_i[7]
    SLICE_X33Y72         FDRE                                         r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[28].srl16_i_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       1.457    41.457    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=254, routed)         1.421    41.421    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X33Y72         FDRE                                         r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[28].srl16_i_srlopt/C
                         clock pessimism              0.000    41.421    
                         clock uncertainty           -0.101    41.319    
    SLICE_X33Y72         FDRE (Setup_fdre_C_D)        0.029    41.348    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[28].srl16_i_srlopt
  -------------------------------------------------------------------
                         required time                         41.348    
                         arrival time                         -25.557    
  -------------------------------------------------------------------
                         slack                                 15.791    

Slack (MET) :             15.937ns  (required time - arrival time)
  Source:                 HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/hc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[37].srl16_i_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        23.861ns  (logic 3.721ns (15.594%)  route 20.140ns (84.406%))
  Logic Levels:           15  (CARRY4=1 LUT2=1 LUT5=1 LUT6=8 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.420ns = ( 41.420 - 40.000 ) 
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       1.575     1.575    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=254, routed)         1.552     1.552    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/clk_out1
    SLICE_X14Y22         FDCE                                         r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/hc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y22         FDCE (Prop_fdce_C_Q)         0.518     2.070 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/hc_reg[7]/Q
                         net (fo=47, routed)          3.753     5.824    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/color_mapper0/g2_b0_i_31[0]
    SLICE_X15Y88         LUT2 (Prop_lut2_I0_O)        0.124     5.948 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/color_mapper0/g2_b0_i_94/O
                         net (fo=1, routed)           0.000     5.948    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/g0_b0_i_889[0]
    SLICE_X15Y88         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     6.372 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/g2_b0_i_31/O[1]
                         net (fo=1156, routed)        7.914    14.286    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/word_addr[3]
    SLICE_X59Y33         MUXF8 (Prop_muxf8_S_O)       0.452    14.738 f  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_467/O
                         net (fo=1, routed)           0.890    15.628    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_467_n_0
    SLICE_X49Y38         LUT6 (Prop_lut6_I3_O)        0.316    15.944 f  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_198/O
                         net (fo=1, routed)           0.000    15.944    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_198_n_0
    SLICE_X49Y38         MUXF7 (Prop_muxf7_I1_O)      0.217    16.161 f  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_75/O
                         net (fo=1, routed)           1.539    17.700    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_75_n_0
    SLICE_X49Y50         LUT5 (Prop_lut5_I4_O)        0.299    17.999 f  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_21/O
                         net (fo=1, routed)           1.367    19.365    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_21_n_0
    SLICE_X43Y76         LUT6 (Prop_lut6_I5_O)        0.124    19.489 f  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_5/O
                         net (fo=1, routed)           0.606    20.095    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/read_data__0[0]
    SLICE_X36Y81         LUT6 (Prop_lut6_I2_O)        0.124    20.219 f  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_1/O
                         net (fo=230, routed)         1.416    21.636    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_16_0[0]
    SLICE_X32Y85         LUT6 (Prop_lut6_I4_O)        0.124    21.760 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/g28_b6/O
                         net (fo=1, routed)           0.574    22.334    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/g28_b6_n_0
    SLICE_X32Y84         LUT6 (Prop_lut6_I5_O)        0.124    22.458 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_418/O
                         net (fo=1, routed)           0.586    23.044    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_418_n_0
    SLICE_X32Y82         LUT6 (Prop_lut6_I1_O)        0.124    23.168 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_154/O
                         net (fo=1, routed)           0.000    23.168    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_154_n_0
    SLICE_X32Y82         MUXF7 (Prop_muxf7_I1_O)      0.217    23.385 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_63/O
                         net (fo=1, routed)           0.000    23.385    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_63_n_0
    SLICE_X32Y82         MUXF8 (Prop_muxf8_I1_O)      0.094    23.479 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_30/O
                         net (fo=1, routed)           0.777    24.256    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/color_mapper0/sprite_data[6]
    SLICE_X32Y78         LUT6 (Prop_lut6_I5_O)        0.316    24.572 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_17/O
                         net (fo=12, routed)          0.718    25.289    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/srl[36].srl16_i_0
    SLICE_X33Y73         LUT6 (Prop_lut6_I4_O)        0.124    25.413 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_12/O
                         net (fo=1, routed)           0.000    25.413    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/data_i[12]
    SLICE_X33Y73         FDRE                                         r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[37].srl16_i_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       1.457    41.457    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=254, routed)         1.420    41.420    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X33Y73         FDRE                                         r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[37].srl16_i_srlopt/C
                         clock pessimism              0.000    41.420    
                         clock uncertainty           -0.101    41.318    
    SLICE_X33Y73         FDRE (Setup_fdre_C_D)        0.032    41.350    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[37].srl16_i_srlopt
  -------------------------------------------------------------------
                         required time                         41.350    
                         arrival time                         -25.413    
  -------------------------------------------------------------------
                         slack                                 15.937    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/vc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/vs_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.519%)  route 0.089ns (32.481%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       0.549     0.549    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=254, routed)         0.562     0.562    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/clk_out1
    SLICE_X13Y88         FDCE                                         r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/vc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y88         FDCE (Prop_fdce_C_Q)         0.141     0.703 f  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/vc_reg[5]/Q
                         net (fo=11, routed)          0.089     0.792    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/Q[1]
    SLICE_X12Y88         LUT5 (Prop_lut5_I1_O)        0.045     0.837 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/vs_i_1/O
                         net (fo=1, routed)           0.000     0.837    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/vs_i_1_n_0
    SLICE_X12Y88         FDCE                                         r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/vs_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       0.817     0.817    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=254, routed)         0.831     0.831    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/clk_out1
    SLICE_X12Y88         FDCE                                         r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/vs_reg/C
                         clock pessimism             -0.257     0.575    
    SLICE_X12Y88         FDCE (Hold_fdce_C_D)         0.121     0.696    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/vs_reg
  -------------------------------------------------------------------
                         required time                         -0.696    
                         arrival time                           0.837    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/n1d_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/q_m_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.141ns (64.033%)  route 0.079ns (35.967%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       0.549     0.549    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=254, routed)         0.585     0.585    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/pix_clk
    SLICE_X1Y21          FDRE                                         r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/n1d_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDRE (Prop_fdre_C_Q)         0.141     0.726 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/n1d_reg[2]/Q
                         net (fo=14, routed)          0.079     0.805    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/q_m_reg[7]_i_2__0_n_0
    SLICE_X1Y21          FDRE                                         r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/q_m_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       0.817     0.817    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=254, routed)         0.854     0.854    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/pix_clk
    SLICE_X1Y21          FDRE                                         r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/q_m_reg_reg[1]/C
                         clock pessimism             -0.269     0.585    
    SLICE_X1Y21          FDRE (Hold_fdre_C_D)         0.075     0.660    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/q_m_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.660    
                         arrival time                           0.805    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/vdin_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/q_m_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.186ns (73.118%)  route 0.068ns (26.882%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       0.549     0.549    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=254, routed)         0.590     0.590    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/pix_clk
    SLICE_X1Y16          FDRE                                         r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/vdin_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDRE (Prop_fdre_C_Q)         0.141     0.731 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/vdin_q_reg[6]/Q
                         net (fo=6, routed)           0.068     0.799    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/p_0_in0_in
    SLICE_X0Y16          LUT3 (Prop_lut3_I2_O)        0.045     0.844 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/q_m_reg[6]_i_1__0/O
                         net (fo=1, routed)           0.000     0.844    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/q_m_6
    SLICE_X0Y16          FDRE                                         r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/q_m_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       0.817     0.817    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=254, routed)         0.859     0.859    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/pix_clk
    SLICE_X0Y16          FDRE                                         r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/q_m_reg_reg[6]/C
                         clock pessimism             -0.256     0.603    
    SLICE_X0Y16          FDRE (Hold_fdre_C_D)         0.092     0.695    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/q_m_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.695    
                         arrival time                           0.844    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[29].srl16_i_srlopt/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[29].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.445%)  route 0.163ns (53.555%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.815ns
    Source Clock Delay      (SCD):    0.549ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       0.549     0.549    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=254, routed)         0.549     0.549    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X31Y76         FDRE                                         r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[29].srl16_i_srlopt/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y76         FDRE (Prop_fdre_C_Q)         0.141     0.690 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[29].srl16_i_srlopt/Q
                         net (fo=1, routed)           0.163     0.852    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srlopt_n_1
    SLICE_X34Y77         SRL16E                                       r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[29].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       0.817     0.817    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=254, routed)         0.815     0.815    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X34Y77         SRL16E                                       r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[29].srl16_i/CLK
                         clock pessimism             -0.234     0.582    
    SLICE_X34Y77         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     0.691    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[29].srl16_i
  -------------------------------------------------------------------
                         required time                         -0.691    
                         arrival time                           0.852    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[30].srl16_i_srlopt/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[30].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.510%)  route 0.169ns (54.490%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.815ns
    Source Clock Delay      (SCD):    0.549ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       0.549     0.549    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=254, routed)         0.549     0.549    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X33Y76         FDRE                                         r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[30].srl16_i_srlopt/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y76         FDRE (Prop_fdre_C_Q)         0.141     0.690 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[30].srl16_i_srlopt/Q
                         net (fo=1, routed)           0.169     0.859    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srlopt_n_6
    SLICE_X34Y77         SRL16E                                       r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[30].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       0.817     0.817    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=254, routed)         0.815     0.815    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X34Y77         SRL16E                                       r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[30].srl16_i/CLK
                         clock pessimism             -0.234     0.582    
    SLICE_X34Y77         SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     0.676    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[30].srl16_i
  -------------------------------------------------------------------
                         required time                         -0.676    
                         arrival time                           0.859    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/q_m_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/dout_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.186ns (63.880%)  route 0.105ns (36.120%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       0.549     0.549    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=254, routed)         0.587     0.587    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/pix_clk
    SLICE_X1Y19          FDRE                                         r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/q_m_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.141     0.728 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/q_m_reg_reg[6]/Q
                         net (fo=1, routed)           0.105     0.833    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/q_m_reg_reg_n_0_[6]
    SLICE_X1Y20          LUT3 (Prop_lut3_I0_O)        0.045     0.878 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/dout[6]_i_1__1/O
                         net (fo=1, routed)           0.000     0.878    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/dout[6]_i_1__1_n_0
    SLICE_X1Y20          FDCE                                         r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/dout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       0.817     0.817    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=254, routed)         0.855     0.855    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/pix_clk
    SLICE_X1Y20          FDCE                                         r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/dout_reg[6]/C
                         clock pessimism             -0.255     0.600    
    SLICE_X1Y20          FDCE (Hold_fdce_C_D)         0.092     0.692    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/dout_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.692    
                         arrival time                           0.878    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/vdin_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/q_m_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.246ns (77.156%)  route 0.073ns (22.844%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       0.549     0.549    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=254, routed)         0.590     0.590    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/pix_clk
    SLICE_X2Y16          FDRE                                         r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/vdin_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDRE (Prop_fdre_C_Q)         0.148     0.738 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/vdin_q_reg[4]/Q
                         net (fo=8, routed)           0.073     0.810    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/p_0_in2_in
    SLICE_X2Y16          LUT3 (Prop_lut3_I1_O)        0.098     0.908 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/q_m_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     0.908    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/q_m_reg[5]_i_1_n_0
    SLICE_X2Y16          FDRE                                         r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/q_m_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       0.817     0.817    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=254, routed)         0.859     0.859    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/pix_clk
    SLICE_X2Y16          FDRE                                         r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/q_m_reg_reg[5]/C
                         clock pessimism             -0.269     0.590    
    SLICE_X2Y16          FDRE (Hold_fdre_C_D)         0.121     0.711    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/q_m_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.711    
                         arrival time                           0.908    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/n1d_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/q_m_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.273%)  route 0.139ns (49.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       0.549     0.549    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=254, routed)         0.585     0.585    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/pix_clk
    SLICE_X1Y21          FDRE                                         r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/n1d_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDRE (Prop_fdre_C_Q)         0.141     0.726 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/n1d_reg[2]/Q
                         net (fo=14, routed)          0.139     0.865    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/q_m_reg[7]_i_2__0_n_0
    SLICE_X1Y21          FDRE                                         r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/q_m_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       0.817     0.817    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=254, routed)         0.854     0.854    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/pix_clk
    SLICE_X1Y21          FDRE                                         r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/q_m_reg_reg[3]/C
                         clock pessimism             -0.269     0.585    
    SLICE_X1Y21          FDRE (Hold_fdre_C_D)         0.071     0.656    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/q_m_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.656    
                         arrival time                           0.865    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/q_m_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/dout_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.492%)  route 0.132ns (41.508%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       0.549     0.549    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=254, routed)         0.587     0.587    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/pix_clk
    SLICE_X1Y19          FDRE                                         r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/q_m_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.141     0.728 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/q_m_reg_reg[8]/Q
                         net (fo=12, routed)          0.132     0.860    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/q_m_reg_reg_n_0_[8]
    SLICE_X0Y21          LUT3 (Prop_lut3_I0_O)        0.045     0.905 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/dout[8]_i_1__1/O
                         net (fo=1, routed)           0.000     0.905    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/dout[8]_i_1__1_n_0
    SLICE_X0Y21          FDCE                                         r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/dout_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       0.817     0.817    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=254, routed)         0.854     0.854    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/pix_clk
    SLICE_X0Y21          FDCE                                         r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/dout_reg[8]/C
                         clock pessimism             -0.255     0.599    
    SLICE_X0Y21          FDCE (Hold_fdce_C_D)         0.092     0.691    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/dout_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.691    
                         arrival time                           0.905    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/q_m_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/dout_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.209ns (59.685%)  route 0.141ns (40.315%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       0.549     0.549    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=254, routed)         0.590     0.590    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/pix_clk
    SLICE_X2Y16          FDRE                                         r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/q_m_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDRE (Prop_fdre_C_Q)         0.164     0.754 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/q_m_reg_reg[5]/Q
                         net (fo=1, routed)           0.141     0.895    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/q_m_reg_reg_n_0_[5]
    SLICE_X2Y17          LUT5 (Prop_lut5_I2_O)        0.045     0.940 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/dout[5]_i_1/O
                         net (fo=1, routed)           0.000     0.940    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/dout[5]_i_1_n_0
    SLICE_X2Y17          FDCE                                         r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/dout_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       0.817     0.817    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=254, routed)         0.858     0.858    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/pix_clk
    SLICE_X2Y17          FDCE                                         r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/dout_reg[5]/C
                         clock pessimism             -0.255     0.603    
    SLICE_X2Y17          FDCE (Hold_fdce_C_D)         0.120     0.723    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/dout_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.723    
                         arrival time                           0.940    
  -------------------------------------------------------------------
                         slack                                  0.217    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/I
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         40.000      38.333     OLOGIC_X0Y20     HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_b/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         40.000      38.333     OLOGIC_X0Y19     HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_b/oserdes_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         40.000      38.333     OLOGIC_X0Y18     HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_clk/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         40.000      38.333     OLOGIC_X0Y17     HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_clk/oserdes_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         40.000      38.333     OLOGIC_X0Y22     HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_g/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         40.000      38.333     OLOGIC_X0Y21     HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_g/oserdes_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         40.000      38.333     OLOGIC_X0Y24     HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_r/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         40.000      38.333     OLOGIC_X0Y23     HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_r/oserdes_s/CLKDIV
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y22      HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/c0_q_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y22      HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/c0_q_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y23      HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[1].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y23      HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[1].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X30Y77     HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[20].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X30Y77     HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[20].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X30Y77     HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[21].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X30Y77     HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[21].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X30Y77     HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[22].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X30Y77     HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[22].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y22      HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/c0_q_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y22      HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/c0_q_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y23      HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[1].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y23      HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[1].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X30Y77     HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[20].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X30Y77     HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[20].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X30Y77     HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[21].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X30Y77     HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[21].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X30Y77     HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[22].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X30Y77     HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[22].srl16_i/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y1    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout2_buf/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y20     HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_b/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y19     HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_b/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y18     HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y17     HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_clk/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y22     HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_g/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y21     HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_g/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y24     HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_r/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y23     HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_r/oserdes_s/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y0  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y0  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y6    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       13.176ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.686ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.176ns  (required time - arrival time)
  Source:                 HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.354ns  (logic 0.707ns (21.080%)  route 2.647ns (78.920%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.967ns = ( 36.300 - 33.333 ) 
    Source Clock Delay      (SCD):    3.318ns = ( 19.985 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.655    18.321    HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.417 f  HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.567    19.985    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X41Y1          FDRE                                         r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y1          FDRE (Prop_fdre_C_Q)         0.459    20.444 r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.966    21.410    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X42Y1          LUT6 (Prop_lut6_I0_O)        0.124    21.534 r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.152    22.685    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLICE_X50Y0          LUT3 (Prop_lut3_I2_O)        0.124    22.809 r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[1]_i_1/O
                         net (fo=1, routed)           0.529    23.338    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/p_0_in[1]
    SLICE_X51Y0          FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.423    34.756    HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.847 r  HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.453    36.300    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X51Y0          FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[1]/C
                         clock pessimism              0.317    36.617    
                         clock uncertainty           -0.035    36.582    
    SLICE_X51Y0          FDRE (Setup_fdre_C_D)       -0.067    36.515    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[1]
  -------------------------------------------------------------------
                         required time                         36.515    
                         arrival time                         -23.338    
  -------------------------------------------------------------------
                         slack                                 13.176    

Slack (MET) :             13.708ns  (required time - arrival time)
  Source:                 HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
                            (falling edge-triggered cell FDRE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns - HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        2.696ns  (logic 0.704ns (26.111%)  route 1.992ns (73.889%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.962ns = ( 19.629 - 16.667 ) 
    Source Clock Delay      (SCD):    3.318ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.655     1.655    HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.751 r  HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.567     3.318    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X40Y2          FDRE                                         r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y2          FDRE (Prop_fdre_C_Q)         0.456     3.774 f  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[3]/Q
                         net (fo=3, routed)           1.039     4.813    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_6
    SLICE_X40Y2          LUT6 (Prop_lut6_I1_O)        0.124     4.937 r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2/O
                         net (fo=1, routed)           0.433     5.370    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2_n_0
    SLICE_X40Y2          LUT5 (Prop_lut5_I0_O)        0.124     5.494 r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1/O
                         net (fo=1, routed)           0.520     6.014    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/CE
    SLICE_X41Y1          FDRE                                         r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.423    18.089    HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    18.180 f  HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.448    19.629    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X41Y1          FDRE                                         r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism              0.331    19.960    
                         clock uncertainty           -0.035    19.924    
    SLICE_X41Y1          FDRE (Setup_fdre_C_CE)      -0.202    19.722    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         19.722    
                         arrival time                          -6.014    
  -------------------------------------------------------------------
                         slack                                 13.708    

Slack (MET) :             13.851ns  (required time - arrival time)
  Source:                 HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.825ns  (logic 0.707ns (25.029%)  route 2.118ns (74.971%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.967ns = ( 36.300 - 33.333 ) 
    Source Clock Delay      (SCD):    3.318ns = ( 19.985 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.655    18.321    HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.417 f  HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.567    19.985    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X41Y1          FDRE                                         r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y1          FDRE (Prop_fdre_C_Q)         0.459    20.444 r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.966    21.410    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X42Y1          LUT6 (Prop_lut6_I0_O)        0.124    21.534 r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.152    22.685    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLICE_X50Y0          LUT4 (Prop_lut4_I2_O)        0.124    22.809 r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[2]_i_1/O
                         net (fo=1, routed)           0.000    22.809    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/p_0_in[2]
    SLICE_X50Y0          FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.423    34.756    HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.847 r  HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.453    36.300    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X50Y0          FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[2]/C
                         clock pessimism              0.317    36.617    
                         clock uncertainty           -0.035    36.582    
    SLICE_X50Y0          FDRE (Setup_fdre_C_D)        0.079    36.661    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[2]
  -------------------------------------------------------------------
                         required time                         36.661    
                         arrival time                         -22.809    
  -------------------------------------------------------------------
                         slack                                 13.851    

Slack (MET) :             13.861ns  (required time - arrival time)
  Source:                 HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.854ns  (logic 0.736ns (25.791%)  route 2.118ns (74.209%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.967ns = ( 36.300 - 33.333 ) 
    Source Clock Delay      (SCD):    3.318ns = ( 19.985 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.655    18.321    HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.417 f  HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.567    19.985    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X41Y1          FDRE                                         r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y1          FDRE (Prop_fdre_C_Q)         0.459    20.444 r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.966    21.410    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X42Y1          LUT6 (Prop_lut6_I0_O)        0.124    21.534 r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.152    22.685    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLICE_X50Y0          LUT5 (Prop_lut5_I3_O)        0.153    22.838 r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[3]_i_1/O
                         net (fo=1, routed)           0.000    22.838    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/p_0_in[3]
    SLICE_X50Y0          FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.423    34.756    HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.847 r  HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.453    36.300    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X50Y0          FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[3]/C
                         clock pessimism              0.317    36.617    
                         clock uncertainty           -0.035    36.582    
    SLICE_X50Y0          FDRE (Setup_fdre_C_D)        0.118    36.700    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[3]
  -------------------------------------------------------------------
                         required time                         36.700    
                         arrival time                         -22.838    
  -------------------------------------------------------------------
                         slack                                 13.861    

Slack (MET) :             14.129ns  (required time - arrival time)
  Source:                 HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.547ns  (logic 0.707ns (27.761%)  route 1.840ns (72.239%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.967ns = ( 36.300 - 33.333 ) 
    Source Clock Delay      (SCD):    3.318ns = ( 19.985 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.655    18.321    HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.417 f  HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.567    19.985    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X41Y1          FDRE                                         r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y1          FDRE (Prop_fdre_C_Q)         0.459    20.444 r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.966    21.410    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X42Y1          LUT6 (Prop_lut6_I0_O)        0.124    21.534 r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.874    22.407    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLICE_X50Y0          LUT6 (Prop_lut6_I4_O)        0.124    22.531 r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[5]_i_1/O
                         net (fo=1, routed)           0.000    22.531    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/p_0_in[5]
    SLICE_X50Y0          FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.423    34.756    HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.847 r  HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.453    36.300    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X50Y0          FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[5]/C
                         clock pessimism              0.317    36.617    
                         clock uncertainty           -0.035    36.582    
    SLICE_X50Y0          FDRE (Setup_fdre_C_D)        0.079    36.661    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[5]
  -------------------------------------------------------------------
                         required time                         36.661    
                         arrival time                         -22.531    
  -------------------------------------------------------------------
                         slack                                 14.129    

Slack (MET) :             14.133ns  (required time - arrival time)
  Source:                 HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.541ns  (logic 0.707ns (27.826%)  route 1.834ns (72.174%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.967ns = ( 36.300 - 33.333 ) 
    Source Clock Delay      (SCD):    3.318ns = ( 19.985 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.655    18.321    HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.417 f  HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.567    19.985    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X41Y1          FDRE                                         r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y1          FDRE (Prop_fdre_C_Q)         0.459    20.444 r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.966    21.410    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X42Y1          LUT6 (Prop_lut6_I0_O)        0.124    21.534 r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.868    22.401    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLICE_X50Y0          LUT2 (Prop_lut2_I0_O)        0.124    22.525 r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[0]_i_1/O
                         net (fo=1, routed)           0.000    22.525    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/p_0_in[0]
    SLICE_X50Y0          FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.423    34.756    HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.847 r  HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.453    36.300    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X50Y0          FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[0]/C
                         clock pessimism              0.317    36.617    
                         clock uncertainty           -0.035    36.582    
    SLICE_X50Y0          FDRE (Setup_fdre_C_D)        0.077    36.659    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[0]
  -------------------------------------------------------------------
                         required time                         36.659    
                         arrival time                         -22.525    
  -------------------------------------------------------------------
                         slack                                 14.133    

Slack (MET) :             14.348ns  (required time - arrival time)
  Source:                 HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.275ns  (logic 0.707ns (31.083%)  route 1.568ns (68.917%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.963ns = ( 36.296 - 33.333 ) 
    Source Clock Delay      (SCD):    3.318ns = ( 19.985 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.655    18.321    HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.417 f  HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.567    19.985    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X41Y1          FDRE                                         r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y1          FDRE (Prop_fdre_C_Q)         0.459    20.444 r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.966    21.410    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X42Y1          LUT6 (Prop_lut6_I0_O)        0.124    21.534 r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.602    22.135    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLICE_X47Y1          LUT3 (Prop_lut3_I1_O)        0.124    22.259 r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[6]_i_1/O
                         net (fo=1, routed)           0.000    22.259    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/p_0_in[6]
    SLICE_X47Y1          FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.423    34.756    HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.847 r  HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.449    36.296    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X47Y1          FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[6]/C
                         clock pessimism              0.317    36.613    
                         clock uncertainty           -0.035    36.578    
    SLICE_X47Y1          FDRE (Setup_fdre_C_D)        0.029    36.607    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[6]
  -------------------------------------------------------------------
                         required time                         36.607    
                         arrival time                         -22.259    
  -------------------------------------------------------------------
                         slack                                 14.348    

Slack (MET) :             14.368ns  (required time - arrival time)
  Source:                 HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.301ns  (logic 0.733ns (31.861%)  route 1.568ns (68.139%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.963ns = ( 36.296 - 33.333 ) 
    Source Clock Delay      (SCD):    3.318ns = ( 19.985 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.655    18.321    HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.417 f  HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.567    19.985    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X41Y1          FDRE                                         r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y1          FDRE (Prop_fdre_C_Q)         0.459    20.444 r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.966    21.410    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X42Y1          LUT6 (Prop_lut6_I0_O)        0.124    21.534 r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.602    22.135    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLICE_X47Y1          LUT4 (Prop_lut4_I2_O)        0.150    22.285 r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[7]_i_1/O
                         net (fo=1, routed)           0.000    22.285    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/p_0_in[7]
    SLICE_X47Y1          FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.423    34.756    HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.847 r  HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.449    36.296    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X47Y1          FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[7]/C
                         clock pessimism              0.317    36.613    
                         clock uncertainty           -0.035    36.578    
    SLICE_X47Y1          FDRE (Setup_fdre_C_D)        0.075    36.653    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[7]
  -------------------------------------------------------------------
                         required time                         36.653    
                         arrival time                         -22.285    
  -------------------------------------------------------------------
                         slack                                 14.368    

Slack (MET) :             14.660ns  (required time - arrival time)
  Source:                 HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.013ns  (logic 0.707ns (35.129%)  route 1.306ns (64.871%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.963ns = ( 36.296 - 33.333 ) 
    Source Clock Delay      (SCD):    3.318ns = ( 19.985 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.655    18.321    HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.417 f  HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.567    19.985    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X41Y1          FDRE                                         r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y1          FDRE (Prop_fdre_C_Q)         0.459    20.444 r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.966    21.410    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X42Y1          LUT6 (Prop_lut6_I0_O)        0.124    21.534 r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.340    21.873    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLICE_X46Y1          LUT6 (Prop_lut6_I4_O)        0.124    21.997 r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[4]_i_1/O
                         net (fo=1, routed)           0.000    21.997    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/p_0_in[4]
    SLICE_X46Y1          FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.423    34.756    HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.847 r  HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.449    36.296    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X46Y1          FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[4]/C
                         clock pessimism              0.317    36.613    
                         clock uncertainty           -0.035    36.578    
    SLICE_X46Y1          FDRE (Setup_fdre_C_D)        0.079    36.657    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[4]
  -------------------------------------------------------------------
                         required time                         36.657    
                         arrival time                         -21.997    
  -------------------------------------------------------------------
                         slack                                 14.660    

Slack (MET) :             14.711ns  (required time - arrival time)
  Source:                 HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
                            (rising edge-triggered cell FDRE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.976ns  (logic 0.707ns (35.786%)  route 1.269ns (64.214%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.962ns = ( 36.295 - 33.333 ) 
    Source Clock Delay      (SCD):    3.318ns = ( 19.985 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.655    18.321    HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.417 f  HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.567    19.985    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X41Y1          FDRE                                         r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y1          FDRE (Prop_fdre_C_Q)         0.459    20.444 r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.598    21.042    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sync
    SLICE_X42Y1          LUT6 (Prop_lut6_I4_O)        0.124    21.166 r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_3/O
                         net (fo=2, routed)           0.670    21.836    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun1__0
    SLICE_X42Y2          LUT6 (Prop_lut6_I1_O)        0.124    21.960 r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_1/O
                         net (fo=1, routed)           0.000    21.960    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_30
    SLICE_X42Y2          FDRE                                         r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.423    34.756    HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.847 r  HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.448    36.295    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X42Y2          FDRE                                         r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/C
                         clock pessimism              0.331    36.626    
                         clock uncertainty           -0.035    36.591    
    SLICE_X42Y2          FDRE (Setup_fdre_C_D)        0.081    36.672    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg
  -------------------------------------------------------------------
                         required time                         36.672    
                         arrival time                         -21.960    
  -------------------------------------------------------------------
                         slack                                 14.711    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/D
                            (rising edge-triggered cell FDPE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.606ns
    Source Clock Delay      (SCD):    1.234ns
    Clock Pessimism Removal (CPR):    0.372ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.642     0.642    HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.668 r  HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.567     1.234    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X9Y2           FDCE                                         r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y2           FDCE (Prop_fdce_C_Q)         0.141     1.375 r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/Q
                         net (fo=1, routed)           0.056     1.431    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[10]
    SLICE_X9Y2           FDPE                                         r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.741     0.741    HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.770 r  HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.837     1.606    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X9Y2           FDPE                                         r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/C
                         clock pessimism             -0.372     1.234    
    SLICE_X9Y2           FDPE (Hold_fdpe_C_D)         0.075     1.309    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.309    
                         arrival time                           1.431    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/C
                            (rising edge-triggered cell FDPE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/D
                            (rising edge-triggered cell SRL16E clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.128ns (52.338%)  route 0.117ns (47.662%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.606ns
    Source Clock Delay      (SCD):    1.234ns
    Clock Pessimism Removal (CPR):    0.336ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.642     0.642    HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.668 r  HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.567     1.234    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X9Y2           FDPE                                         r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y2           FDPE (Prop_fdpe_C_Q)         0.128     1.362 r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/Q
                         net (fo=1, routed)           0.117     1.479    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[9]
    SLICE_X10Y2          SRL16E                                       r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/D
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.741     0.741    HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.770 r  HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.837     1.606    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X10Y2          SRL16E                                       r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
                         clock pessimism             -0.336     1.270    
    SLICE_X10Y2          SRL16E (Hold_srl16e_CLK_D)
                                                      0.061     1.331    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2
  -------------------------------------------------------------------
                         required time                         -1.331    
                         arrival time                           1.479    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.186ns (71.834%)  route 0.073ns (28.166%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.606ns
    Source Clock Delay      (SCD):    1.234ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.642     0.642    HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.668 r  HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.567     1.234    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X48Y0          FDRE                                         r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y0          FDRE (Prop_fdre_C_Q)         0.141     1.375 r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[4]/Q
                         net (fo=6, routed)           0.073     1.448    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[4]
    SLICE_X49Y0          LUT6 (Prop_lut6_I1_O)        0.045     1.493 r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.493    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_0_in[4]
    SLICE_X49Y0          FDRE                                         r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.741     0.741    HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.770 r  HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.837     1.606    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X49Y0          FDRE                                         r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[1]/C
                         clock pessimism             -0.359     1.247    
    SLICE_X49Y0          FDRE (Hold_fdre_C_D)         0.092     1.339    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.339    
                         arrival time                           1.493    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/C
                            (rising edge-triggered cell FDPE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/D
                            (rising edge-triggered cell SRL16E clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.520%)  route 0.176ns (55.480%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.635ns
    Source Clock Delay      (SCD):    1.260ns
    Clock Pessimism Removal (CPR):    0.336ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.642     0.642    HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.668 r  HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.593     1.260    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X5Y3           FDPE                                         r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDPE (Prop_fdpe_C_Q)         0.141     1.401 r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/Q
                         net (fo=1, routed)           0.176     1.577    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[30]
    SLICE_X2Y3           SRL16E                                       r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/D
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.741     0.741    HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.770 r  HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.866     1.635    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X2Y3           SRL16E                                       r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
                         clock pessimism             -0.336     1.299    
    SLICE_X2Y3           SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.416    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0
  -------------------------------------------------------------------
                         required time                         -1.416    
                         arrival time                           1.577    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.379%)  route 0.114ns (44.621%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.599ns
    Source Clock Delay      (SCD):    1.229ns
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.642     0.642    HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.668 r  HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.562     1.229    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X47Y11         FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y11         FDRE (Prop_fdre_C_Q)         0.141     1.370 r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[11]/Q
                         net (fo=2, routed)           0.114     1.484    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg_n_0_[11]
    SLICE_X45Y12         FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.741     0.741    HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.770 r  HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.830     1.599    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X45Y12         FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[10]/C
                         clock pessimism             -0.356     1.243    
    SLICE_X45Y12         FDRE (Hold_fdre_C_D)         0.070     1.313    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.313    
                         arrival time                           1.484    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.074%)  route 0.115ns (44.926%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.598ns
    Source Clock Delay      (SCD):    1.228ns
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.642     0.642    HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.668 r  HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.561     1.228    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X44Y12         FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y12         FDRE (Prop_fdre_C_Q)         0.141     1.369 r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[12]/Q
                         net (fo=2, routed)           0.115     1.484    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg_n_0_[12]
    SLICE_X47Y13         FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.741     0.741    HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.770 r  HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.829     1.598    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X47Y13         FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[11]/C
                         clock pessimism             -0.356     1.242    
    SLICE_X47Y13         FDRE (Hold_fdre_C_D)         0.070     1.312    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.312    
                         arrival time                           1.484    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.533%)  route 0.133ns (48.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.601ns
    Source Clock Delay      (SCD):    1.230ns
    Clock Pessimism Removal (CPR):    0.336ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.642     0.642    HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.668 r  HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.563     1.230    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X47Y7          FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y7          FDRE (Prop_fdre_C_Q)         0.141     1.371 r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[9]/Q
                         net (fo=2, routed)           0.133     1.504    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg_n_0_[9]
    SLICE_X43Y7          FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.741     0.741    HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.770 r  HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.832     1.601    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X43Y7          FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[8]/C
                         clock pessimism             -0.336     1.265    
    SLICE_X43Y7          FDRE (Hold_fdre_C_D)         0.066     1.331    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.331    
                         arrival time                           1.504    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.429%)  route 0.113ns (44.571%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.599ns
    Source Clock Delay      (SCD):    1.229ns
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.642     0.642    HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.668 r  HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.562     1.229    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X47Y11         FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y11         FDRE (Prop_fdre_C_Q)         0.141     1.370 r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[21]/Q
                         net (fo=2, routed)           0.113     1.484    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg_n_0_[21]
    SLICE_X45Y12         FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.741     0.741    HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.770 r  HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.830     1.599    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X45Y12         FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[20]/C
                         clock pessimism             -0.356     1.243    
    SLICE_X45Y12         FDRE (Hold_fdre_C_D)         0.066     1.309    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.309    
                         arrival time                           1.484    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.296%)  route 0.114ns (44.704%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.598ns
    Source Clock Delay      (SCD):    1.228ns
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.642     0.642    HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.668 r  HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.561     1.228    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X44Y12         FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y12         FDRE (Prop_fdre_C_Q)         0.141     1.369 r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[14]/Q
                         net (fo=2, routed)           0.114     1.483    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg_n_0_[14]
    SLICE_X47Y13         FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.741     0.741    HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.770 r  HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.829     1.598    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X47Y13         FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[13]/C
                         clock pessimism             -0.356     1.242    
    SLICE_X47Y13         FDRE (Hold_fdre_C_D)         0.066     1.308    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.308    
                         arrival time                           1.483    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_6/C
                            (rising edge-triggered cell FDCE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_7/D
                            (rising edge-triggered cell FDCE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.148ns (71.431%)  route 0.059ns (28.569%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.606ns
    Source Clock Delay      (SCD):    1.234ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.642     0.642    HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.668 r  HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.567     1.234    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X8Y2           FDCE                                         r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y2           FDCE (Prop_fdce_C_Q)         0.148     1.382 r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_6/Q
                         net (fo=1, routed)           0.059     1.441    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_6_n_0
    SLICE_X9Y2           FDCE                                         r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_7/D
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.741     0.741    HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.770 r  HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.837     1.606    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X9Y2           FDCE                                         r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_7/C
                         clock pessimism             -0.359     1.247    
    SLICE_X9Y2           FDCE (Hold_fdce_C_D)         0.018     1.265    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_7
  -------------------------------------------------------------------
                         required time                         -1.265    
                         arrival time                           1.441    
  -------------------------------------------------------------------
                         slack                                  0.176    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCTRL/I0  n/a            2.155         33.333      31.178     BUFGCTRL_X0Y3  HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I0
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X8Y2     HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X9Y2     HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X10Y2    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[11]_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_12/C
Min Period        n/a     FDPE/C       n/a            1.000         33.333      32.333     SLICE_X8Y2     HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[1]/C
Min Period        n/a     FDPE/C       n/a            1.000         33.333      32.333     SLICE_X5Y3     HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X4Y3     HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/C
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X2Y3     HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[27]_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_1/C
Min Period        n/a     FDPE/C       n/a            1.000         33.333      32.333     SLICE_X8Y2     HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]/C
Min Period        n/a     FDPE/C       n/a            1.000         33.333      32.333     SLICE_X5Y3     HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/C
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X10Y2    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X10Y2    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X2Y3     HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X2Y3     HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X10Y2    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X10Y2    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X34Y1    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X34Y1    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X34Y1    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X34Y1    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X10Y2    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X10Y2    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X2Y3     HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X2Y3     HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X10Y2    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X10Y2    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X34Y1    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X34Y1    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X34Y1    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X34Y1    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       11.015ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.266ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.015ns  (required time - arrival time)
  Source:                 HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.271ns  (logic 0.857ns (16.259%)  route 4.414ns (83.741%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.012ns = ( 36.345 - 33.333 ) 
    Source Clock Delay      (SCD):    3.301ns = ( 19.967 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.637    18.304    HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    18.400 f  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.567    19.967    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X40Y1          FDRE                                         r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y1          FDRE (Prop_fdre_C_Q)         0.459    20.426 f  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=12, routed)          1.032    21.458    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X39Y1          LUT3 (Prop_lut3_I2_O)        0.124    21.582 f  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.941    22.523    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X39Y1          LUT4 (Prop_lut4_I0_O)        0.124    22.647 f  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.756    23.403    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X45Y1          LUT5 (Prop_lut5_I4_O)        0.150    23.553 r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.685    25.238    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X60Y0          FDCE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.401    34.734    HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    34.825 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.519    36.345    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X60Y0          FDCE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/C
                         clock pessimism              0.321    36.666    
                         clock uncertainty           -0.035    36.630    
    SLICE_X60Y0          FDCE (Setup_fdce_C_CE)      -0.377    36.253    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.253    
                         arrival time                         -25.238    
  -------------------------------------------------------------------
                         slack                                 11.015    

Slack (MET) :             11.155ns  (required time - arrival time)
  Source:                 HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.131ns  (logic 0.857ns (16.702%)  route 4.274ns (83.298%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.012ns = ( 36.345 - 33.333 ) 
    Source Clock Delay      (SCD):    3.301ns = ( 19.967 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.637    18.304    HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    18.400 f  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.567    19.967    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X40Y1          FDRE                                         r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y1          FDRE (Prop_fdre_C_Q)         0.459    20.426 f  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=12, routed)          1.032    21.458    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X39Y1          LUT3 (Prop_lut3_I2_O)        0.124    21.582 f  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.941    22.523    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X39Y1          LUT4 (Prop_lut4_I0_O)        0.124    22.647 f  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.756    23.403    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X45Y1          LUT5 (Prop_lut5_I4_O)        0.150    23.553 r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.545    25.098    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X60Y1          FDCE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.401    34.734    HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    34.825 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.519    36.345    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X60Y1          FDCE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/C
                         clock pessimism              0.321    36.666    
                         clock uncertainty           -0.035    36.630    
    SLICE_X60Y1          FDCE (Setup_fdce_C_CE)      -0.377    36.253    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.253    
                         arrival time                         -25.098    
  -------------------------------------------------------------------
                         slack                                 11.155    

Slack (MET) :             11.285ns  (required time - arrival time)
  Source:                 HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.964ns  (logic 0.857ns (17.264%)  route 4.107ns (82.736%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.011ns = ( 36.344 - 33.333 ) 
    Source Clock Delay      (SCD):    3.301ns = ( 19.967 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.637    18.304    HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    18.400 f  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.567    19.967    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X40Y1          FDRE                                         r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y1          FDRE (Prop_fdre_C_Q)         0.459    20.426 f  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=12, routed)          1.032    21.458    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X39Y1          LUT3 (Prop_lut3_I2_O)        0.124    21.582 f  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.941    22.523    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X39Y1          LUT4 (Prop_lut4_I0_O)        0.124    22.647 f  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.756    23.403    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X45Y1          LUT5 (Prop_lut5_I4_O)        0.150    23.553 r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.378    24.931    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X59Y5          FDCE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.401    34.734    HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    34.825 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.518    36.344    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X59Y5          FDCE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/C
                         clock pessimism              0.321    36.665    
                         clock uncertainty           -0.035    36.629    
    SLICE_X59Y5          FDCE (Setup_fdce_C_CE)      -0.413    36.216    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.216    
                         arrival time                         -24.931    
  -------------------------------------------------------------------
                         slack                                 11.285    

Slack (MET) :             11.416ns  (required time - arrival time)
  Source:                 HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.833ns  (logic 0.857ns (17.733%)  route 3.976ns (82.268%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.011ns = ( 36.344 - 33.333 ) 
    Source Clock Delay      (SCD):    3.301ns = ( 19.967 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.637    18.304    HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    18.400 f  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.567    19.967    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X40Y1          FDRE                                         r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y1          FDRE (Prop_fdre_C_Q)         0.459    20.426 f  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=12, routed)          1.032    21.458    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X39Y1          LUT3 (Prop_lut3_I2_O)        0.124    21.582 f  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.941    22.523    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X39Y1          LUT4 (Prop_lut4_I0_O)        0.124    22.647 f  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.756    23.403    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X45Y1          LUT5 (Prop_lut5_I4_O)        0.150    23.553 r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.247    24.800    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X58Y4          FDCE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.401    34.734    HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    34.825 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.518    36.344    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X58Y4          FDCE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
                         clock pessimism              0.321    36.665    
                         clock uncertainty           -0.035    36.629    
    SLICE_X58Y4          FDCE (Setup_fdce_C_CE)      -0.413    36.216    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.216    
                         arrival time                         -24.800    
  -------------------------------------------------------------------
                         slack                                 11.416    

Slack (MET) :             11.749ns  (required time - arrival time)
  Source:                 HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.433ns  (logic 0.857ns (19.332%)  route 3.576ns (80.668%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.944ns = ( 36.277 - 33.333 ) 
    Source Clock Delay      (SCD):    3.301ns = ( 19.967 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.637    18.304    HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    18.400 f  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.567    19.967    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X40Y1          FDRE                                         r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y1          FDRE (Prop_fdre_C_Q)         0.459    20.426 f  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=12, routed)          1.032    21.458    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X39Y1          LUT3 (Prop_lut3_I2_O)        0.124    21.582 f  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.941    22.523    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X39Y1          LUT4 (Prop_lut4_I0_O)        0.124    22.647 f  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.756    23.403    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X45Y1          LUT5 (Prop_lut5_I4_O)        0.150    23.553 r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.847    24.400    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X49Y4          FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.401    34.734    HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    34.825 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.451    36.277    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X49Y4          FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
                         clock pessimism              0.321    36.598    
                         clock uncertainty           -0.035    36.562    
    SLICE_X49Y4          FDRE (Setup_fdre_C_CE)      -0.413    36.149    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         36.149    
                         arrival time                         -24.400    
  -------------------------------------------------------------------
                         slack                                 11.749    

Slack (MET) :             11.749ns  (required time - arrival time)
  Source:                 HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.433ns  (logic 0.857ns (19.332%)  route 3.576ns (80.668%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.944ns = ( 36.277 - 33.333 ) 
    Source Clock Delay      (SCD):    3.301ns = ( 19.967 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.637    18.304    HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    18.400 f  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.567    19.967    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X40Y1          FDRE                                         r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y1          FDRE (Prop_fdre_C_Q)         0.459    20.426 f  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=12, routed)          1.032    21.458    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X39Y1          LUT3 (Prop_lut3_I2_O)        0.124    21.582 f  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.941    22.523    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X39Y1          LUT4 (Prop_lut4_I0_O)        0.124    22.647 f  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.756    23.403    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X45Y1          LUT5 (Prop_lut5_I4_O)        0.150    23.553 r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.847    24.400    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X49Y4          FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.401    34.734    HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    34.825 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.451    36.277    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X49Y4          FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/C
                         clock pessimism              0.321    36.598    
                         clock uncertainty           -0.035    36.562    
    SLICE_X49Y4          FDRE (Setup_fdre_C_CE)      -0.413    36.149    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         36.149    
                         arrival time                         -24.400    
  -------------------------------------------------------------------
                         slack                                 11.749    

Slack (MET) :             11.749ns  (required time - arrival time)
  Source:                 HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.433ns  (logic 0.857ns (19.332%)  route 3.576ns (80.668%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.944ns = ( 36.277 - 33.333 ) 
    Source Clock Delay      (SCD):    3.301ns = ( 19.967 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.637    18.304    HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    18.400 f  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.567    19.967    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X40Y1          FDRE                                         r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y1          FDRE (Prop_fdre_C_Q)         0.459    20.426 f  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=12, routed)          1.032    21.458    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X39Y1          LUT3 (Prop_lut3_I2_O)        0.124    21.582 f  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.941    22.523    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X39Y1          LUT4 (Prop_lut4_I0_O)        0.124    22.647 f  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.756    23.403    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X45Y1          LUT5 (Prop_lut5_I4_O)        0.150    23.553 r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.847    24.400    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X49Y4          FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.401    34.734    HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    34.825 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.451    36.277    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X49Y4          FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/C
                         clock pessimism              0.321    36.598    
                         clock uncertainty           -0.035    36.562    
    SLICE_X49Y4          FDRE (Setup_fdre_C_CE)      -0.413    36.149    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         36.149    
                         arrival time                         -24.400    
  -------------------------------------------------------------------
                         slack                                 11.749    

Slack (MET) :             11.868ns  (required time - arrival time)
  Source:                 HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.523ns  (logic 0.831ns (18.371%)  route 3.692ns (81.629%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.945ns = ( 36.278 - 33.333 ) 
    Source Clock Delay      (SCD):    3.301ns = ( 19.967 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.637    18.304    HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    18.400 f  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.567    19.967    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X40Y1          FDRE                                         r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y1          FDRE (Prop_fdre_C_Q)         0.459    20.426 f  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=12, routed)          1.032    21.458    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X39Y1          LUT3 (Prop_lut3_I2_O)        0.124    21.582 f  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.941    22.523    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X39Y1          LUT4 (Prop_lut4_I0_O)        0.124    22.647 f  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.171    23.818    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X45Y1          LUT5 (Prop_lut5_I4_O)        0.124    23.942 r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.549    24.490    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Command_Reg_En
    SLICE_X49Y1          FDCE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.401    34.734    HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    34.825 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.452    36.278    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X49Y1          FDCE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/C
                         clock pessimism              0.321    36.599    
                         clock uncertainty           -0.035    36.563    
    SLICE_X49Y1          FDCE (Setup_fdce_C_CE)      -0.205    36.358    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         36.358    
                         arrival time                         -24.490    
  -------------------------------------------------------------------
                         slack                                 11.868    

Slack (MET) :             11.868ns  (required time - arrival time)
  Source:                 HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.523ns  (logic 0.831ns (18.371%)  route 3.692ns (81.629%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.945ns = ( 36.278 - 33.333 ) 
    Source Clock Delay      (SCD):    3.301ns = ( 19.967 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.637    18.304    HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    18.400 f  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.567    19.967    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X40Y1          FDRE                                         r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y1          FDRE (Prop_fdre_C_Q)         0.459    20.426 f  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=12, routed)          1.032    21.458    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X39Y1          LUT3 (Prop_lut3_I2_O)        0.124    21.582 f  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.941    22.523    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X39Y1          LUT4 (Prop_lut4_I0_O)        0.124    22.647 f  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.171    23.818    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X45Y1          LUT5 (Prop_lut5_I4_O)        0.124    23.942 r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.549    24.490    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Command_Reg_En
    SLICE_X49Y1          FDCE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.401    34.734    HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    34.825 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.452    36.278    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X49Y1          FDCE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/C
                         clock pessimism              0.321    36.599    
                         clock uncertainty           -0.035    36.563    
    SLICE_X49Y1          FDCE (Setup_fdce_C_CE)      -0.205    36.358    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         36.358    
                         arrival time                         -24.490    
  -------------------------------------------------------------------
                         slack                                 11.868    

Slack (MET) :             12.193ns  (required time - arrival time)
  Source:                 HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.987ns  (logic 0.857ns (21.493%)  route 3.130ns (78.507%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.942ns = ( 36.275 - 33.333 ) 
    Source Clock Delay      (SCD):    3.301ns = ( 19.967 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.637    18.304    HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    18.400 f  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.567    19.967    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X40Y1          FDRE                                         r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y1          FDRE (Prop_fdre_C_Q)         0.459    20.426 f  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=12, routed)          1.032    21.458    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X39Y1          LUT3 (Prop_lut3_I2_O)        0.124    21.582 f  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.941    22.523    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X39Y1          LUT4 (Prop_lut4_I0_O)        0.124    22.647 f  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.756    23.403    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X45Y1          LUT5 (Prop_lut5_I4_O)        0.150    23.553 r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.401    23.954    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X45Y1          FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.401    34.734    HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    34.825 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.449    36.275    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X45Y1          FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/C
                         clock pessimism              0.321    36.596    
                         clock uncertainty           -0.035    36.560    
    SLICE_X45Y1          FDRE (Setup_fdre_C_CE)      -0.413    36.147    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         36.147    
                         arrival time                         -23.954    
  -------------------------------------------------------------------
                         slack                                 12.193    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
                            (rising edge-triggered cell FDRE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.209ns (54.195%)  route 0.177ns (45.805%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.578ns
    Source Clock Delay      (SCD):    1.202ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.612     0.612    HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.638 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.564     1.202    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X38Y1          FDRE                                         r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y1          FDRE (Prop_fdre_C_Q)         0.164     1.366 r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                         net (fo=3, routed)           0.177     1.542    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst
    SLICE_X38Y1          LUT6 (Prop_lut6_I5_O)        0.045     1.587 r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     1.587    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_35
    SLICE_X38Y1          FDRE                                         r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.716     0.716    HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.745 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.833     1.578    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X38Y1          FDRE                                         r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                         clock pessimism             -0.376     1.202    
    SLICE_X38Y1          FDRE (Hold_fdre_C_D)         0.120     1.322    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -1.322    
                         arrival time                           1.587    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.209ns (47.260%)  route 0.233ns (52.740%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.578ns
    Source Clock Delay      (SCD):    1.202ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.612     0.612    HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.638 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.564     1.202    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X38Y0          FDRE                                         r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y0          FDRE (Prop_fdre_C_Q)         0.164     1.366 r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.233     1.599    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl
    SLICE_X38Y0          LUT3 (Prop_lut3_I2_O)        0.045     1.644 r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl[0]_i_1/O
                         net (fo=1, routed)           0.000     1.644    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_36
    SLICE_X38Y0          FDRE                                         r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.716     0.716    HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.745 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.833     1.578    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X38Y0          FDRE                                         r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                         clock pessimism             -0.376     1.202    
    SLICE_X38Y0          FDRE (Hold_fdre_C_D)         0.121     1.323    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.323    
                         arrival time                           1.644    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
                            (rising edge-triggered cell FDRE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.209ns (41.443%)  route 0.295ns (58.557%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.578ns
    Source Clock Delay      (SCD):    1.202ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.612     0.612    HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.638 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.564     1.202    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X38Y0          FDRE                                         r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y0          FDRE (Prop_fdre_C_Q)         0.164     1.366 r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/Q
                         net (fo=2, routed)           0.295     1.661    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Rst_0
    SLICE_X38Y0          LUT6 (Prop_lut6_I5_O)        0.045     1.706 r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     1.706    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_34
    SLICE_X38Y0          FDRE                                         r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.716     0.716    HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.745 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.833     1.578    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X38Y0          FDRE                                         r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                         clock pessimism             -0.376     1.202    
    SLICE_X38Y0          FDRE (Hold_fdre_C_D)         0.120     1.322    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -1.322    
                         arrival time                           1.706    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.424ns  (arrival time - required time)
  Source:                 HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/D
                            (falling edge-triggered cell FDCE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.501ns  (logic 0.191ns (38.096%)  route 0.310ns (61.904%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.578ns = ( 18.244 - 16.667 ) 
    Source Clock Delay      (SCD):    1.202ns = ( 17.868 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.612    17.279    HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    17.305 f  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.564    17.868    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X39Y0          FDCE                                         r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y0          FDCE (Prop_fdce_C_Q)         0.146    18.014 f  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          0.182    18.197    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X39Y0          LUT1 (Prop_lut1_I0_O)        0.045    18.242 r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1__0/O
                         net (fo=2, routed)           0.128    18.370    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D
    SLICE_X39Y0          FDCE                                         r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.716    17.383    HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    17.412 f  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.833    18.244    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X39Y0          FDCE                                         r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism             -0.376    17.868    
    SLICE_X39Y0          FDCE (Hold_fdce_C_D)         0.077    17.945    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                        -17.945    
                         arrival time                          18.370    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.450ns  (arrival time - required time)
  Source:                 HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.434ns  (logic 0.191ns (43.978%)  route 0.243ns (56.022%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.578ns = ( 18.244 - 16.667 ) 
    Source Clock Delay      (SCD):    1.202ns = ( 17.868 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.612    17.279    HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    17.305 f  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.564    17.868    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X37Y1          FDCE                                         r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y1          FDCE (Prop_fdce_C_Q)         0.146    18.014 r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.132    18.146    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X36Y1          LUT5 (Prop_lut5_I1_O)        0.045    18.191 r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.111    18.303    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X39Y1          FDRE                                         r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.716    17.383    HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    17.412 f  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.833    18.244    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X39Y1          FDRE                                         r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.360    17.884    
    SLICE_X39Y1          FDRE (Hold_fdre_C_CE)       -0.032    17.852    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]
  -------------------------------------------------------------------
                         required time                        -17.852    
                         arrival time                          18.303    
  -------------------------------------------------------------------
                         slack                                  0.450    

Slack (MET) :             0.450ns  (arrival time - required time)
  Source:                 HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
                            (falling edge-triggered cell FDRE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.434ns  (logic 0.191ns (43.978%)  route 0.243ns (56.022%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.578ns = ( 18.244 - 16.667 ) 
    Source Clock Delay      (SCD):    1.202ns = ( 17.868 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.612    17.279    HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    17.305 f  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.564    17.868    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X37Y1          FDCE                                         r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y1          FDCE (Prop_fdce_C_Q)         0.146    18.014 r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.132    18.146    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X36Y1          LUT5 (Prop_lut5_I1_O)        0.045    18.191 r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.111    18.303    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X39Y1          FDRE                                         r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.716    17.383    HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    17.412 f  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.833    18.244    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X39Y1          FDRE                                         r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.360    17.884    
    SLICE_X39Y1          FDRE (Hold_fdre_C_CE)       -0.032    17.852    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]
  -------------------------------------------------------------------
                         required time                        -17.852    
                         arrival time                          18.303    
  -------------------------------------------------------------------
                         slack                                  0.450    

Slack (MET) :             0.450ns  (arrival time - required time)
  Source:                 HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
                            (falling edge-triggered cell FDRE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.434ns  (logic 0.191ns (43.978%)  route 0.243ns (56.022%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.578ns = ( 18.244 - 16.667 ) 
    Source Clock Delay      (SCD):    1.202ns = ( 17.868 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.612    17.279    HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    17.305 f  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.564    17.868    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X37Y1          FDCE                                         r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y1          FDCE (Prop_fdce_C_Q)         0.146    18.014 r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.132    18.146    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X36Y1          LUT5 (Prop_lut5_I1_O)        0.045    18.191 r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.111    18.303    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X39Y1          FDRE                                         r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.716    17.383    HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    17.412 f  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.833    18.244    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X39Y1          FDRE                                         r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.360    17.884    
    SLICE_X39Y1          FDRE (Hold_fdre_C_CE)       -0.032    17.852    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]
  -------------------------------------------------------------------
                         required time                        -17.852    
                         arrival time                          18.303    
  -------------------------------------------------------------------
                         slack                                  0.450    

Slack (MET) :             0.450ns  (arrival time - required time)
  Source:                 HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
                            (falling edge-triggered cell FDRE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.434ns  (logic 0.191ns (43.978%)  route 0.243ns (56.022%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.578ns = ( 18.244 - 16.667 ) 
    Source Clock Delay      (SCD):    1.202ns = ( 17.868 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.612    17.279    HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    17.305 f  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.564    17.868    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X37Y1          FDCE                                         r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y1          FDCE (Prop_fdce_C_Q)         0.146    18.014 r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.132    18.146    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X36Y1          LUT5 (Prop_lut5_I1_O)        0.045    18.191 r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.111    18.303    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X39Y1          FDRE                                         r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.716    17.383    HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    17.412 f  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.833    18.244    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X39Y1          FDRE                                         r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.360    17.884    
    SLICE_X39Y1          FDRE (Hold_fdre_C_CE)       -0.032    17.852    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]
  -------------------------------------------------------------------
                         required time                        -17.852    
                         arrival time                          18.303    
  -------------------------------------------------------------------
                         slack                                  0.450    

Slack (MET) :             0.450ns  (arrival time - required time)
  Source:                 HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
                            (falling edge-triggered cell FDRE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.434ns  (logic 0.191ns (43.978%)  route 0.243ns (56.022%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.578ns = ( 18.244 - 16.667 ) 
    Source Clock Delay      (SCD):    1.202ns = ( 17.868 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.612    17.279    HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    17.305 f  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.564    17.868    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X37Y1          FDCE                                         r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y1          FDCE (Prop_fdce_C_Q)         0.146    18.014 r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.132    18.146    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X36Y1          LUT5 (Prop_lut5_I1_O)        0.045    18.191 r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.111    18.303    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X39Y1          FDRE                                         r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.716    17.383    HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    17.412 f  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.833    18.244    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X39Y1          FDRE                                         r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.360    17.884    
    SLICE_X39Y1          FDRE (Hold_fdre_C_CE)       -0.032    17.852    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]
  -------------------------------------------------------------------
                         required time                        -17.852    
                         arrival time                          18.303    
  -------------------------------------------------------------------
                         slack                                  0.450    

Slack (MET) :             0.536ns  (arrival time - required time)
  Source:                 HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
                            (falling edge-triggered cell FDRE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.540ns  (logic 0.191ns (35.353%)  route 0.349ns (64.647%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.579ns = ( 18.245 - 16.667 ) 
    Source Clock Delay      (SCD):    1.202ns = ( 17.868 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.612    17.279    HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    17.305 f  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.564    17.868    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X37Y1          FDCE                                         r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y1          FDCE (Prop_fdce_C_Q)         0.146    18.014 r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.132    18.146    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X36Y1          LUT5 (Prop_lut5_I1_O)        0.045    18.191 r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.217    18.408    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X40Y1          FDRE                                         r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.716    17.383    HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    17.412 f  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.834    18.245    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X40Y1          FDRE                                         r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.341    17.904    
    SLICE_X40Y1          FDRE (Hold_fdre_C_CE)       -0.032    17.872    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]
  -------------------------------------------------------------------
                         required time                        -17.872    
                         arrival time                          18.409    
  -------------------------------------------------------------------
                         slack                                  0.536    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         33.333      31.178     BUFGCTRL_X0Y4  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X36Y1    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X36Y1    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X36Y1    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X36Y1    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X37Y1    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X37Y1    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X37Y1    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X37Y1    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         33.333      32.333     SLICE_X38Y0    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X36Y1    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X36Y1    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X36Y1    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X36Y1    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X36Y1    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X36Y1    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X36Y1    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X36Y1    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X37Y1    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X37Y1    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X36Y1    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X36Y1    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X36Y1    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X36Y1    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X36Y1    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X36Y1    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X36Y1    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X36Y1    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X37Y1    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X37Y1    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_100
  To Clock:  clk_100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_hdmi_block_clk_wiz_1_0_1
  To Clock:  clk_out1_hdmi_block_clk_wiz_1_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.066ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.066ns  (required time - arrival time)
  Source:                 HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Add_Output_DFFs.M_AXI_DP_WDATA_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[386][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_hdmi_block_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_hdmi_block_clk_wiz_1_0_1 rise@10.000ns - clk_out1_hdmi_block_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        9.851ns  (logic 0.518ns (5.258%)  route 9.333ns (94.742%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.400ns = ( 8.600 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1_hdmi_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_out1_hdmi_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       1.559    -0.970    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Clk
    SLICE_X42Y15         FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Add_Output_DFFs.M_AXI_DP_WDATA_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y15         FDRE (Prop_fdre_C_Q)         0.518    -0.452 r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Add_Output_DFFs.M_AXI_DP_WDATA_i_reg[12]/Q
                         net (fo=603, routed)         9.333     8.882    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_wdata[12]
    SLICE_X29Y144        FDRE                                         r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[386][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_block_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.532    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1_hdmi_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.311 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.898    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_out1_hdmi_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.989 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       1.611     8.600    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aclk
    SLICE_X29Y144        FDRE                                         r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[386][12]/C
                         clock pessimism              0.482     9.082    
                         clock uncertainty           -0.074     9.009    
    SLICE_X29Y144        FDRE (Setup_fdre_C_D)       -0.061     8.948    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[386][12]
  -------------------------------------------------------------------
                         required time                          8.948    
                         arrival time                          -8.882    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (required time - arrival time)
  Source:                 HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Add_Output_DFFs.M_AXI_DP_WDATA_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[396][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_hdmi_block_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_hdmi_block_clk_wiz_1_0_1 rise@10.000ns - clk_out1_hdmi_block_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        9.851ns  (logic 0.518ns (5.258%)  route 9.333ns (94.742%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.400ns = ( 8.600 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1_hdmi_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_out1_hdmi_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       1.559    -0.970    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Clk
    SLICE_X42Y15         FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Add_Output_DFFs.M_AXI_DP_WDATA_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y15         FDRE (Prop_fdre_C_Q)         0.518    -0.452 r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Add_Output_DFFs.M_AXI_DP_WDATA_i_reg[12]/Q
                         net (fo=603, routed)         9.333     8.882    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_wdata[12]
    SLICE_X28Y144        FDRE                                         r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[396][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_block_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.532    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1_hdmi_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.311 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.898    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_out1_hdmi_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.989 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       1.611     8.600    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aclk
    SLICE_X28Y144        FDRE                                         r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[396][12]/C
                         clock pessimism              0.482     9.082    
                         clock uncertainty           -0.074     9.009    
    SLICE_X28Y144        FDRE (Setup_fdre_C_D)       -0.061     8.948    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[396][12]
  -------------------------------------------------------------------
                         required time                          8.948    
                         arrival time                          -8.882    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.071ns  (required time - arrival time)
  Source:                 HDMI_block0/hdmi_block_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_araddr_reg[2]_rep__47/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_hdmi_block_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_hdmi_block_clk_wiz_1_0_1 rise@10.000ns - clk_out1_hdmi_block_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        9.871ns  (logic 0.456ns (4.620%)  route 9.415ns (95.380%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.401ns = ( 8.599 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1_hdmi_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_out1_hdmi_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       1.566    -0.963    HDMI_block0/hdmi_block_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X49Y12         FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y12         FDRE (Prop_fdre_C_Q)         0.456    -0.507 r  HDMI_block0/hdmi_block_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[3]/Q
                         net (fo=74, routed)          9.415     8.908    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_araddr[0]
    SLICE_X10Y136        FDRE                                         r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_araddr_reg[2]_rep__47/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_block_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.532    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1_hdmi_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.311 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.898    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_out1_hdmi_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.989 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       1.610     8.599    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aclk
    SLICE_X10Y136        FDRE                                         r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_araddr_reg[2]_rep__47/C
                         clock pessimism              0.482     9.081    
                         clock uncertainty           -0.074     9.008    
    SLICE_X10Y136        FDRE (Setup_fdre_C_D)       -0.028     8.980    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_araddr_reg[2]_rep__47
  -------------------------------------------------------------------
                         required time                          8.980    
                         arrival time                          -8.908    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.073ns  (required time - arrival time)
  Source:                 HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Add_Output_DFFs.M_AXI_DP_WDATA_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[335][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_hdmi_block_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_hdmi_block_clk_wiz_1_0_1 rise@10.000ns - clk_out1_hdmi_block_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        9.849ns  (logic 0.518ns (5.260%)  route 9.331ns (94.740%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.398ns = ( 8.602 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1_hdmi_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_out1_hdmi_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       1.559    -0.970    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Clk
    SLICE_X42Y15         FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Add_Output_DFFs.M_AXI_DP_WDATA_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y15         FDRE (Prop_fdre_C_Q)         0.518    -0.452 r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Add_Output_DFFs.M_AXI_DP_WDATA_i_reg[12]/Q
                         net (fo=603, routed)         9.331     8.879    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_wdata[12]
    SLICE_X23Y143        FDRE                                         r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[335][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_block_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.532    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1_hdmi_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.311 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.898    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_out1_hdmi_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.989 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       1.613     8.602    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aclk
    SLICE_X23Y143        FDRE                                         r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[335][12]/C
                         clock pessimism              0.482     9.084    
                         clock uncertainty           -0.074     9.011    
    SLICE_X23Y143        FDRE (Setup_fdre_C_D)       -0.058     8.953    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[335][12]
  -------------------------------------------------------------------
                         required time                          8.953    
                         arrival time                          -8.879    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.100ns  (required time - arrival time)
  Source:                 HDMI_block0/hdmi_block_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_araddr_reg[2]_rep__30/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_hdmi_block_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_hdmi_block_clk_wiz_1_0_1 rise@10.000ns - clk_out1_hdmi_block_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        9.781ns  (logic 0.456ns (4.662%)  route 9.325ns (95.338%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.398ns = ( 8.602 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1_hdmi_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_out1_hdmi_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       1.566    -0.963    HDMI_block0/hdmi_block_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X49Y12         FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y12         FDRE (Prop_fdre_C_Q)         0.456    -0.507 r  HDMI_block0/hdmi_block_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[3]/Q
                         net (fo=74, routed)          9.325     8.819    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_araddr[0]
    SLICE_X23Y144        FDRE                                         r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_araddr_reg[2]_rep__30/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_block_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.532    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1_hdmi_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.311 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.898    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_out1_hdmi_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.989 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       1.613     8.602    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aclk
    SLICE_X23Y144        FDRE                                         r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_araddr_reg[2]_rep__30/C
                         clock pessimism              0.482     9.084    
                         clock uncertainty           -0.074     9.011    
    SLICE_X23Y144        FDRE (Setup_fdre_C_D)       -0.092     8.919    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_araddr_reg[2]_rep__30
  -------------------------------------------------------------------
                         required time                          8.919    
                         arrival time                          -8.819    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.104ns  (required time - arrival time)
  Source:                 HDMI_block0/hdmi_block_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_araddr_reg[2]_rep__28/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_hdmi_block_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_hdmi_block_clk_wiz_1_0_1 rise@10.000ns - clk_out1_hdmi_block_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        9.776ns  (logic 0.456ns (4.664%)  route 9.320ns (95.336%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.398ns = ( 8.602 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1_hdmi_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_out1_hdmi_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       1.566    -0.963    HDMI_block0/hdmi_block_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X49Y12         FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y12         FDRE (Prop_fdre_C_Q)         0.456    -0.507 r  HDMI_block0/hdmi_block_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[3]/Q
                         net (fo=74, routed)          9.320     8.814    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_araddr[0]
    SLICE_X23Y144        FDRE                                         r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_araddr_reg[2]_rep__28/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_block_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.532    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1_hdmi_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.311 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.898    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_out1_hdmi_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.989 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       1.613     8.602    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aclk
    SLICE_X23Y144        FDRE                                         r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_araddr_reg[2]_rep__28/C
                         clock pessimism              0.482     9.084    
                         clock uncertainty           -0.074     9.011    
    SLICE_X23Y144        FDRE (Setup_fdre_C_D)       -0.093     8.918    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_araddr_reg[2]_rep__28
  -------------------------------------------------------------------
                         required time                          8.918    
                         arrival time                          -8.814    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.157ns  (required time - arrival time)
  Source:                 HDMI_block0/hdmi_block_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_araddr_reg[3]_rep__41/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_hdmi_block_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_hdmi_block_clk_wiz_1_0_1 rise@10.000ns - clk_out1_hdmi_block_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        9.804ns  (logic 0.456ns (4.651%)  route 9.348ns (95.349%))
  Logic Levels:           0  
  Clock Path Skew:        0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.343ns = ( 8.657 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1_hdmi_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_out1_hdmi_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       1.566    -0.963    HDMI_block0/hdmi_block_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X51Y13         FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y13         FDRE (Prop_fdre_C_Q)         0.456    -0.507 r  HDMI_block0/hdmi_block_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[4]/Q
                         net (fo=74, routed)          9.348     8.842    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_araddr[1]
    SLICE_X0Y123         FDRE                                         r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_araddr_reg[3]_rep__41/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_block_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.532    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1_hdmi_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.311 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.898    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_out1_hdmi_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.989 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       1.668     8.657    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aclk
    SLICE_X0Y123         FDRE                                         r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_araddr_reg[3]_rep__41/C
                         clock pessimism              0.482     9.139    
                         clock uncertainty           -0.074     9.066    
    SLICE_X0Y123         FDRE (Setup_fdre_C_D)       -0.067     8.999    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_araddr_reg[3]_rep__41
  -------------------------------------------------------------------
                         required time                          8.999    
                         arrival time                          -8.842    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.203ns  (required time - arrival time)
  Source:                 HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Add_Output_DFFs.M_AXI_DP_WDATA_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[337][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_hdmi_block_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_hdmi_block_clk_wiz_1_0_1 rise@10.000ns - clk_out1_hdmi_block_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        9.715ns  (logic 0.518ns (5.332%)  route 9.197ns (94.668%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.399ns = ( 8.601 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1_hdmi_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_out1_hdmi_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       1.559    -0.970    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Clk
    SLICE_X42Y15         FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Add_Output_DFFs.M_AXI_DP_WDATA_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y15         FDRE (Prop_fdre_C_Q)         0.518    -0.452 r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Add_Output_DFFs.M_AXI_DP_WDATA_i_reg[12]/Q
                         net (fo=603, routed)         9.197     8.746    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_wdata[12]
    SLICE_X21Y141        FDRE                                         r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[337][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_block_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.532    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1_hdmi_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.311 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.898    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_out1_hdmi_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.989 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       1.612     8.601    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aclk
    SLICE_X21Y141        FDRE                                         r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[337][12]/C
                         clock pessimism              0.482     9.083    
                         clock uncertainty           -0.074     9.010    
    SLICE_X21Y141        FDRE (Setup_fdre_C_D)       -0.061     8.949    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[337][12]
  -------------------------------------------------------------------
                         required time                          8.949    
                         arrival time                          -8.746    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.213ns  (required time - arrival time)
  Source:                 HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Add_Output_DFFs.M_AXI_DP_WDATA_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[421][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_hdmi_block_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_hdmi_block_clk_wiz_1_0_1 rise@10.000ns - clk_out1_hdmi_block_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        9.681ns  (logic 0.518ns (5.351%)  route 9.163ns (94.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.403ns = ( 8.597 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1_hdmi_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_out1_hdmi_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       1.559    -0.970    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Clk
    SLICE_X42Y15         FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Add_Output_DFFs.M_AXI_DP_WDATA_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y15         FDRE (Prop_fdre_C_Q)         0.518    -0.452 r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Add_Output_DFFs.M_AXI_DP_WDATA_i_reg[12]/Q
                         net (fo=603, routed)         9.163     8.711    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_wdata[12]
    SLICE_X39Y144        FDRE                                         r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[421][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_block_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.532    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1_hdmi_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.311 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.898    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_out1_hdmi_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.989 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       1.608     8.597    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aclk
    SLICE_X39Y144        FDRE                                         r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[421][12]/C
                         clock pessimism              0.482     9.079    
                         clock uncertainty           -0.074     9.006    
    SLICE_X39Y144        FDRE (Setup_fdre_C_D)       -0.081     8.925    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[421][12]
  -------------------------------------------------------------------
                         required time                          8.925    
                         arrival time                          -8.711    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.215ns  (required time - arrival time)
  Source:                 HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Add_Output_DFFs.M_AXI_DP_WDATA_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[393][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_hdmi_block_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_hdmi_block_clk_wiz_1_0_1 rise@10.000ns - clk_out1_hdmi_block_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        9.702ns  (logic 0.518ns (5.339%)  route 9.184ns (94.661%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.400ns = ( 8.600 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1_hdmi_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_out1_hdmi_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       1.559    -0.970    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Clk
    SLICE_X42Y15         FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Add_Output_DFFs.M_AXI_DP_WDATA_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y15         FDRE (Prop_fdre_C_Q)         0.518    -0.452 r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Add_Output_DFFs.M_AXI_DP_WDATA_i_reg[12]/Q
                         net (fo=603, routed)         9.184     8.733    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_wdata[12]
    SLICE_X29Y143        FDRE                                         r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[393][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_block_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.532    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1_hdmi_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.311 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.898    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_out1_hdmi_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.989 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       1.611     8.600    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aclk
    SLICE_X29Y143        FDRE                                         r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[393][12]/C
                         clock pessimism              0.482     9.082    
                         clock uncertainty           -0.074     9.009    
    SLICE_X29Y143        FDRE (Setup_fdre_C_D)       -0.061     8.948    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[393][12]
  -------------------------------------------------------------------
                         required time                          8.948    
                         arrival time                          -8.733    
  -------------------------------------------------------------------
                         slack                                  0.215    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[7].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[7].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_hdmi_block_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_block_clk_wiz_1_0_1 rise@0.000ns - clk_out1_hdmi_block_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1_hdmi_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_out1_hdmi_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       0.595    -0.604    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[7].sync_bit/Clk
    SLICE_X61Y1          FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[7].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[7].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/Q
                         net (fo=1, routed)           0.056    -0.407    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[7].sync_bit/Synchronize.sync[1]
    SLICE_X61Y1          FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[7].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1_hdmi_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_out1_hdmi_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       0.865    -0.842    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[7].sync_bit/Clk
    SLICE_X61Y1          FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[7].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/C
                         clock pessimism              0.238    -0.604    
    SLICE_X61Y1          FDRE (Hold_fdre_C_D)         0.076    -0.528    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[7].sync_bit/Synchronize.use_sync_reset.sync_reg[2]
  -------------------------------------------------------------------
                         required time                          0.528    
                         arrival time                          -0.407    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[9].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[9].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_hdmi_block_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_block_clk_wiz_1_0_1 rise@0.000ns - clk_out1_hdmi_block_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1_hdmi_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_out1_hdmi_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       0.594    -0.605    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[9].sync_bit/Clk
    SLICE_X59Y4          FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[9].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[9].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/Q
                         net (fo=1, routed)           0.056    -0.408    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[9].sync_bit/Synchronize.sync[1]
    SLICE_X59Y4          FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[9].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1_hdmi_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_out1_hdmi_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       0.864    -0.843    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[9].sync_bit/Clk
    SLICE_X59Y4          FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[9].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/C
                         clock pessimism              0.238    -0.605    
    SLICE_X59Y4          FDRE (Hold_fdre_C_D)         0.076    -0.529    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[9].sync_bit/Synchronize.use_sync_reset.sync_reg[2]
  -------------------------------------------------------------------
                         required time                          0.529    
                         arrival time                          -0.408    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_hdmi_block_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_block_clk_wiz_1_0_1 rise@0.000ns - clk_out1_hdmi_block_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1_hdmi_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_out1_hdmi_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       0.595    -0.604    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/Clk
    SLICE_X61Y1          FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/Q
                         net (fo=1, routed)           0.056    -0.407    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/Synchronize.sync[1]
    SLICE_X61Y1          FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1_hdmi_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_out1_hdmi_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       0.865    -0.842    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/Clk
    SLICE_X61Y1          FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/C
                         clock pessimism              0.238    -0.604    
    SLICE_X61Y1          FDRE (Hold_fdre_C_D)         0.075    -0.529    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/Synchronize.use_sync_reset.sync_reg[2]
  -------------------------------------------------------------------
                         required time                          0.529    
                         arrival time                          -0.407    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 HDMI_block0/hdmi_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HDMI_block0/hdmi_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_hdmi_block_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_block_clk_wiz_1_0_1 rise@0.000ns - clk_out1_hdmi_block_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1_hdmi_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_out1_hdmi_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       0.590    -0.609    HDMI_block0/hdmi_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X65Y16         FDRE                                         r  HDMI_block0/hdmi_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  HDMI_block0/hdmi_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.412    HDMI_block0/hdmi_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/Q
    SLICE_X65Y16         FDRE                                         r  HDMI_block0/hdmi_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1_hdmi_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_out1_hdmi_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       0.859    -0.848    HDMI_block0/hdmi_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X65Y16         FDRE                                         r  HDMI_block0/hdmi_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.239    -0.609    
    SLICE_X65Y16         FDRE (Hold_fdre_C_D)         0.075    -0.534    HDMI_block0/hdmi_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.534    
                         arrival time                          -0.412    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_hdmi_block_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_block_clk_wiz_1_0_1 rise@0.000ns - clk_out1_hdmi_block_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1_hdmi_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_out1_hdmi_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       0.594    -0.605    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Clk
    SLICE_X59Y4          FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/Q
                         net (fo=1, routed)           0.056    -0.408    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Synchronize.sync[1]
    SLICE_X59Y4          FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1_hdmi_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_out1_hdmi_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       0.864    -0.843    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Clk
    SLICE_X59Y4          FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/C
                         clock pessimism              0.238    -0.605    
    SLICE_X59Y4          FDRE (Hold_fdre_C_D)         0.075    -0.530    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Synchronize.use_sync_reset.sync_reg[2]
  -------------------------------------------------------------------
                         required time                          0.530    
                         arrival time                          -0.408    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 HDMI_block0/hdmi_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HDMI_block0/hdmi_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_hdmi_block_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_block_clk_wiz_1_0_1 rise@0.000ns - clk_out1_hdmi_block_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1_hdmi_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_out1_hdmi_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       0.567    -0.632    HDMI_block0/hdmi_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X11Y1          FDRE                                         r  HDMI_block0/hdmi_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.491 r  HDMI_block0/hdmi_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.435    HDMI_block0/hdmi_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/Q
    SLICE_X11Y1          FDRE                                         r  HDMI_block0/hdmi_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1_hdmi_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_out1_hdmi_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       0.837    -0.870    HDMI_block0/hdmi_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X11Y1          FDRE                                         r  HDMI_block0/hdmi_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.238    -0.632    
    SLICE_X11Y1          FDRE (Hold_fdre_C_D)         0.075    -0.557    HDMI_block0/hdmi_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.557    
                         arrival time                          -0.435    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_hdmi_block_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_block_clk_wiz_1_0_1 rise@0.000ns - clk_out1_hdmi_block_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1_hdmi_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_out1_hdmi_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       0.595    -0.604    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Clk
    SLICE_X61Y1          FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/Q
                         net (fo=1, routed)           0.056    -0.407    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Synchronize.sync[1]
    SLICE_X61Y1          FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1_hdmi_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_out1_hdmi_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       0.865    -0.842    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Clk
    SLICE_X61Y1          FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/C
                         clock pessimism              0.238    -0.604    
    SLICE_X61Y1          FDRE (Hold_fdre_C_D)         0.071    -0.533    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Synchronize.use_sync_reset.sync_reg[2]
  -------------------------------------------------------------------
                         required time                          0.533    
                         arrival time                          -0.407    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_hdmi_block_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_block_clk_wiz_1_0_1 rise@0.000ns - clk_out1_hdmi_block_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1_hdmi_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_out1_hdmi_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       0.594    -0.605    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Clk
    SLICE_X59Y4          FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/Q
                         net (fo=1, routed)           0.056    -0.408    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.sync[1]
    SLICE_X59Y4          FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1_hdmi_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_out1_hdmi_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       0.864    -0.843    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Clk
    SLICE_X59Y4          FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/C
                         clock pessimism              0.238    -0.605    
    SLICE_X59Y4          FDRE (Hold_fdre_C_D)         0.071    -0.534    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[2]
  -------------------------------------------------------------------
                         required time                          0.534    
                         arrival time                          -0.408    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 HDMI_block0/hdmi_block_i/microblaze_0_axi_intc/U0/INTC_CORE_I/ACK_EN_SYNC_ON_AXI_CLK_GEN.NO_CASCADE_MASTER.second_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HDMI_block0/hdmi_block_i/microblaze_0_axi_intc/U0/INTC_CORE_I/ACK_EN_SYNC_ON_AXI_CLK_GEN.NO_CASCADE_MASTER.second_ack_sync_d1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_hdmi_block_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_block_clk_wiz_1_0_1 rise@0.000ns - clk_out1_hdmi_block_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1_hdmi_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_out1_hdmi_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       0.591    -0.608    HDMI_block0/hdmi_block_i/microblaze_0_axi_intc/U0/INTC_CORE_I/s_axi_aclk
    SLICE_X63Y13         FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0_axi_intc/U0/INTC_CORE_I/ACK_EN_SYNC_ON_AXI_CLK_GEN.NO_CASCADE_MASTER.second_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.467 r  HDMI_block0/hdmi_block_i/microblaze_0_axi_intc/U0/INTC_CORE_I/ACK_EN_SYNC_ON_AXI_CLK_GEN.NO_CASCADE_MASTER.second_ack_reg/Q
                         net (fo=1, routed)           0.056    -0.411    HDMI_block0/hdmi_block_i/microblaze_0_axi_intc/U0/INTC_CORE_I/second_ack
    SLICE_X63Y13         FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0_axi_intc/U0/INTC_CORE_I/ACK_EN_SYNC_ON_AXI_CLK_GEN.NO_CASCADE_MASTER.second_ack_sync_d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1_hdmi_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_out1_hdmi_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       0.861    -0.846    HDMI_block0/hdmi_block_i/microblaze_0_axi_intc/U0/INTC_CORE_I/s_axi_aclk
    SLICE_X63Y13         FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0_axi_intc/U0/INTC_CORE_I/ACK_EN_SYNC_ON_AXI_CLK_GEN.NO_CASCADE_MASTER.second_ack_sync_d1_reg/C
                         clock pessimism              0.238    -0.608    
    SLICE_X63Y13         FDRE (Hold_fdre_C_D)         0.071    -0.537    HDMI_block0/hdmi_block_i/microblaze_0_axi_intc/U0/INTC_CORE_I/ACK_EN_SYNC_ON_AXI_CLK_GEN.NO_CASCADE_MASTER.second_ack_sync_d1_reg
  -------------------------------------------------------------------
                         required time                          0.537    
                         arrival time                          -0.411    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 HDMI_block0/hdmi_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HDMI_block0/hdmi_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_hdmi_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_hdmi_block_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_block_clk_wiz_1_0_1 rise@0.000ns - clk_out1_hdmi_block_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1_hdmi_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_out1_hdmi_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       0.591    -0.608    HDMI_block0/hdmi_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X65Y13         FDRE                                         r  HDMI_block0/hdmi_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.467 r  HDMI_block0/hdmi_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[15]/Q
                         net (fo=2, routed)           0.068    -0.399    HDMI_block0/hdmi_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/div16
    SLICE_X65Y13         FDSE                                         r  HDMI_block0/hdmi_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1_hdmi_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_out1_hdmi_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       0.861    -0.846    HDMI_block0/hdmi_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X65Y13         FDSE                                         r  HDMI_block0/hdmi_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[0]/C
                         clock pessimism              0.238    -0.608    
    SLICE_X65Y13         FDSE (Hold_fdse_C_D)         0.071    -0.537    HDMI_block0/hdmi_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[0]
  -------------------------------------------------------------------
                         required time                          0.537    
                         arrival time                          -0.399    
  -------------------------------------------------------------------
                         slack                                  0.138    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_hdmi_block_clk_wiz_1_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { HDMI_block0/hdmi_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y8      HDMI_block0/hdmi_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y8      HDMI_block0/hdmi_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y11     HDMI_block0/hdmi_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y11     HDMI_block0/hdmi_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y8      HDMI_block0/hdmi_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y8      HDMI_block0/hdmi_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y3      HDMI_block0/hdmi_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y3      HDMI_block0/hdmi_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y10     HDMI_block0/hdmi_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y10     HDMI_block0/hdmi_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y16     HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y16     HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y16     HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y16     HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y16     HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y16     HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y16     HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y16     HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y10     HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[10].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y10     HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[10].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y16     HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y16     HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y16     HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y16     HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y16     HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y16     HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y16     HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y16     HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y10     HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[10].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y10     HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[10].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_hdmi_block_clk_wiz_1_0_1
  To Clock:  clkfbout_hdmi_block_clk_wiz_1_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_hdmi_block_clk_wiz_1_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { HDMI_block0/hdmi_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y5    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_hdmi_block_clk_wiz_1_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :           12  Failing Endpoints,  Worst Slack       -1.207ns,  Total Violation      -10.903ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.278ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.207ns  (required time - arrival time)
  Source:                 HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[318][17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[38].srl16_i_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_hdmi_block_clk_wiz_1_0_1 rise@30.000ns)
  Data Path Delay:        13.142ns  (logic 3.120ns (23.741%)  route 10.022ns (76.259%))
  Logic Levels:           15  (LUT5=1 LUT6=9 MUXF7=3 MUXF8=2)
  Clock Path Skew:        2.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.420ns = ( 41.420 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.795ns = ( 29.205 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_block_clk_wiz_1_0_1 rise edge)
                                                     30.000    30.000 r  
    N15                                               0.000    30.000 r  Clk (IN)
                         net (fo=0)                   0.000    30.000    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440    31.440 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.673    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1_hdmi_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    25.709 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    27.375    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_out1_hdmi_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    27.471 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       1.734    29.205    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aclk
    SLICE_X24Y112        FDRE                                         r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[318][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y112        FDRE (Prop_fdre_C_Q)         0.456    29.661 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[318][17]/Q
                         net (fo=2, routed)           0.929    30.590    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg_n_0_[318][17]
    SLICE_X21Y114        LUT6 (Prop_lut6_I1_O)        0.124    30.715 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_2118/O
                         net (fo=1, routed)           0.000    30.715    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_2118_n_0
    SLICE_X21Y114        MUXF7 (Prop_muxf7_I1_O)      0.217    30.931 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_1237/O
                         net (fo=1, routed)           0.952    31.883    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_1237_n_0
    SLICE_X22Y116        LUT6 (Prop_lut6_I0_O)        0.299    32.182 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_703/O
                         net (fo=1, routed)           0.811    32.993    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_703_n_0
    SLICE_X22Y117        LUT5 (Prop_lut5_I0_O)        0.124    33.117 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_287/O
                         net (fo=1, routed)           0.000    33.117    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_287_n_0
    SLICE_X22Y117        MUXF7 (Prop_muxf7_I0_O)      0.238    33.355 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_128/O
                         net (fo=1, routed)           0.000    33.355    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_128_n_0
    SLICE_X22Y117        MUXF8 (Prop_muxf8_I0_O)      0.104    33.459 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_37/O
                         net (fo=1, routed)           1.851    35.310    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_37_n_0
    SLICE_X28Y82         LUT6 (Prop_lut6_I3_O)        0.316    35.626 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_10/O
                         net (fo=1, routed)           0.876    36.503    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/read_data__0[17]
    SLICE_X36Y82         LUT6 (Prop_lut6_I5_O)        0.124    36.627 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_2/O
                         net (fo=231, routed)         1.400    38.027    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_16_0[1]
    SLICE_X31Y83         LUT6 (Prop_lut6_I5_O)        0.124    38.151 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/g22_b6/O
                         net (fo=1, routed)           0.402    38.553    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/g22_b6_n_0
    SLICE_X31Y83         LUT6 (Prop_lut6_I5_O)        0.124    38.677 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_413/O
                         net (fo=1, routed)           0.815    39.492    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_413_n_0
    SLICE_X32Y82         LUT6 (Prop_lut6_I0_O)        0.124    39.616 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_153/O
                         net (fo=1, routed)           0.000    39.616    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_153_n_0
    SLICE_X32Y82         MUXF7 (Prop_muxf7_I0_O)      0.212    39.828 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_63/O
                         net (fo=1, routed)           0.000    39.828    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_63_n_0
    SLICE_X32Y82         MUXF8 (Prop_muxf8_I1_O)      0.094    39.922 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_30/O
                         net (fo=1, routed)           0.777    40.699    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/color_mapper0/sprite_data[6]
    SLICE_X32Y78         LUT6 (Prop_lut6_I5_O)        0.316    41.015 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_17/O
                         net (fo=12, routed)          0.709    41.724    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/srl[36].srl16_i_0
    SLICE_X32Y75         LUT6 (Prop_lut6_I4_O)        0.124    41.848 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_11/O
                         net (fo=1, routed)           0.500    42.347    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/data_i[13]
    SLICE_X33Y73         FDRE                                         r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[38].srl16_i_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       1.457    41.457    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=254, routed)         1.420    41.420    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X33Y73         FDRE                                         r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[38].srl16_i_srlopt/C
                         clock pessimism              0.000    41.420    
                         clock uncertainty           -0.236    41.183    
    SLICE_X33Y73         FDRE (Setup_fdre_C_D)       -0.043    41.140    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[38].srl16_i_srlopt
  -------------------------------------------------------------------
                         required time                         41.140    
                         arrival time                         -42.347    
  -------------------------------------------------------------------
                         slack                                 -1.207    

Slack (VIOLATED) :        -1.190ns  (required time - arrival time)
  Source:                 HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[318][17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[22].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_hdmi_block_clk_wiz_1_0_1 rise@30.000ns)
  Data Path Delay:        13.151ns  (logic 3.120ns (23.724%)  route 10.031ns (76.276%))
  Logic Levels:           15  (LUT5=1 LUT6=9 MUXF7=3 MUXF8=2)
  Clock Path Skew:        2.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.421ns = ( 41.421 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.795ns = ( 29.205 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_block_clk_wiz_1_0_1 rise edge)
                                                     30.000    30.000 r  
    N15                                               0.000    30.000 r  Clk (IN)
                         net (fo=0)                   0.000    30.000    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440    31.440 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.673    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1_hdmi_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    25.709 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    27.375    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_out1_hdmi_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    27.471 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       1.734    29.205    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aclk
    SLICE_X24Y112        FDRE                                         r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[318][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y112        FDRE (Prop_fdre_C_Q)         0.456    29.661 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[318][17]/Q
                         net (fo=2, routed)           0.929    30.590    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg_n_0_[318][17]
    SLICE_X21Y114        LUT6 (Prop_lut6_I1_O)        0.124    30.715 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_2118/O
                         net (fo=1, routed)           0.000    30.715    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_2118_n_0
    SLICE_X21Y114        MUXF7 (Prop_muxf7_I1_O)      0.217    30.931 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_1237/O
                         net (fo=1, routed)           0.952    31.883    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_1237_n_0
    SLICE_X22Y116        LUT6 (Prop_lut6_I0_O)        0.299    32.182 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_703/O
                         net (fo=1, routed)           0.811    32.993    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_703_n_0
    SLICE_X22Y117        LUT5 (Prop_lut5_I0_O)        0.124    33.117 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_287/O
                         net (fo=1, routed)           0.000    33.117    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_287_n_0
    SLICE_X22Y117        MUXF7 (Prop_muxf7_I0_O)      0.238    33.355 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_128/O
                         net (fo=1, routed)           0.000    33.355    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_128_n_0
    SLICE_X22Y117        MUXF8 (Prop_muxf8_I0_O)      0.104    33.459 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_37/O
                         net (fo=1, routed)           1.851    35.310    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_37_n_0
    SLICE_X28Y82         LUT6 (Prop_lut6_I3_O)        0.316    35.626 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_10/O
                         net (fo=1, routed)           0.876    36.503    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/read_data__0[17]
    SLICE_X36Y82         LUT6 (Prop_lut6_I5_O)        0.124    36.627 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_2/O
                         net (fo=231, routed)         1.400    38.027    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_16_0[1]
    SLICE_X31Y83         LUT6 (Prop_lut6_I5_O)        0.124    38.151 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/g22_b6/O
                         net (fo=1, routed)           0.402    38.553    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/g22_b6_n_0
    SLICE_X31Y83         LUT6 (Prop_lut6_I5_O)        0.124    38.677 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_413/O
                         net (fo=1, routed)           0.815    39.492    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_413_n_0
    SLICE_X32Y82         LUT6 (Prop_lut6_I0_O)        0.124    39.616 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_153/O
                         net (fo=1, routed)           0.000    39.616    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_153_n_0
    SLICE_X32Y82         MUXF7 (Prop_muxf7_I0_O)      0.212    39.828 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_63/O
                         net (fo=1, routed)           0.000    39.828    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_63_n_0
    SLICE_X32Y82         MUXF8 (Prop_muxf8_I1_O)      0.094    39.922 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_30/O
                         net (fo=1, routed)           0.777    40.699    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/color_mapper0/sprite_data[6]
    SLICE_X32Y78         LUT6 (Prop_lut6_I5_O)        0.316    41.015 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_17/O
                         net (fo=12, routed)          0.594    41.609    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/srl[36].srl16_i_0
    SLICE_X31Y77         LUT6 (Prop_lut6_I4_O)        0.124    41.733 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_3/O
                         net (fo=1, routed)           0.624    42.357    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/data_i[5]
    SLICE_X30Y77         SRL16E                                       r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[22].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       1.457    41.457    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=254, routed)         1.421    41.421    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X30Y77         SRL16E                                       r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[22].srl16_i/CLK
                         clock pessimism              0.000    41.421    
                         clock uncertainty           -0.236    41.184    
    SLICE_X30Y77         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.018    41.166    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[22].srl16_i
  -------------------------------------------------------------------
                         required time                         41.166    
                         arrival time                         -42.357    
  -------------------------------------------------------------------
                         slack                                 -1.190    

Slack (VIOLATED) :        -1.123ns  (required time - arrival time)
  Source:                 HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[318][17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[31].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_hdmi_block_clk_wiz_1_0_1 rise@30.000ns)
  Data Path Delay:        13.062ns  (logic 3.163ns (24.215%)  route 9.899ns (75.785%))
  Logic Levels:           15  (LUT5=1 LUT6=9 MUXF7=3 MUXF8=2)
  Clock Path Skew:        2.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.420ns = ( 41.420 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.795ns = ( 29.205 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_block_clk_wiz_1_0_1 rise edge)
                                                     30.000    30.000 r  
    N15                                               0.000    30.000 r  Clk (IN)
                         net (fo=0)                   0.000    30.000    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440    31.440 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.673    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1_hdmi_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    25.709 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    27.375    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_out1_hdmi_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    27.471 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       1.734    29.205    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aclk
    SLICE_X24Y112        FDRE                                         r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[318][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y112        FDRE (Prop_fdre_C_Q)         0.456    29.661 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[318][17]/Q
                         net (fo=2, routed)           0.929    30.590    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg_n_0_[318][17]
    SLICE_X21Y114        LUT6 (Prop_lut6_I1_O)        0.124    30.715 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_2118/O
                         net (fo=1, routed)           0.000    30.715    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_2118_n_0
    SLICE_X21Y114        MUXF7 (Prop_muxf7_I1_O)      0.217    30.931 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_1237/O
                         net (fo=1, routed)           0.952    31.883    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_1237_n_0
    SLICE_X22Y116        LUT6 (Prop_lut6_I0_O)        0.299    32.182 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_703/O
                         net (fo=1, routed)           0.811    32.993    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_703_n_0
    SLICE_X22Y117        LUT5 (Prop_lut5_I0_O)        0.124    33.117 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_287/O
                         net (fo=1, routed)           0.000    33.117    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_287_n_0
    SLICE_X22Y117        MUXF7 (Prop_muxf7_I0_O)      0.238    33.355 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_128/O
                         net (fo=1, routed)           0.000    33.355    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_128_n_0
    SLICE_X22Y117        MUXF8 (Prop_muxf8_I0_O)      0.104    33.459 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_37/O
                         net (fo=1, routed)           1.851    35.310    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_37_n_0
    SLICE_X28Y82         LUT6 (Prop_lut6_I3_O)        0.316    35.626 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_10/O
                         net (fo=1, routed)           0.876    36.503    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/read_data__0[17]
    SLICE_X36Y82         LUT6 (Prop_lut6_I5_O)        0.124    36.627 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_2/O
                         net (fo=231, routed)         1.232    37.859    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_16_0[1]
    SLICE_X31Y79         LUT6 (Prop_lut6_I5_O)        0.124    37.983 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/g8_b3/O
                         net (fo=1, routed)           0.403    38.386    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/g8_b3_n_0
    SLICE_X31Y79         LUT6 (Prop_lut6_I5_O)        0.124    38.510 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_343/O
                         net (fo=1, routed)           0.922    39.432    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_343_n_0
    SLICE_X31Y81         LUT6 (Prop_lut6_I5_O)        0.124    39.556 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_132/O
                         net (fo=1, routed)           0.000    39.556    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_132_n_0
    SLICE_X31Y81         MUXF7 (Prop_muxf7_I1_O)      0.245    39.801 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_52/O
                         net (fo=1, routed)           0.000    39.801    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_52_n_0
    SLICE_X31Y81         MUXF8 (Prop_muxf8_I0_O)      0.104    39.905 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_25/O
                         net (fo=1, routed)           0.638    40.543    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/color_mapper0/sprite_data[3]
    SLICE_X32Y77         LUT6 (Prop_lut6_I3_O)        0.316    40.859 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_16/O
                         net (fo=12, routed)          0.650    41.510    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/srl[36].srl16_i
    SLICE_X33Y77         LUT6 (Prop_lut6_I2_O)        0.124    41.634 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_6/O
                         net (fo=1, routed)           0.634    42.268    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/data_i[10]
    SLICE_X34Y77         SRL16E                                       r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[31].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       1.457    41.457    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=254, routed)         1.420    41.420    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X34Y77         SRL16E                                       r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[31].srl16_i/CLK
                         clock pessimism              0.000    41.420    
                         clock uncertainty           -0.236    41.183    
    SLICE_X34Y77         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.039    41.144    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[31].srl16_i
  -------------------------------------------------------------------
                         required time                         41.144    
                         arrival time                         -42.268    
  -------------------------------------------------------------------
                         slack                                 -1.123    

Slack (VIOLATED) :        -1.104ns  (required time - arrival time)
  Source:                 HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[318][17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[20].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_hdmi_block_clk_wiz_1_0_1 rise@30.000ns)
  Data Path Delay:        13.036ns  (logic 3.120ns (23.934%)  route 9.916ns (76.066%))
  Logic Levels:           15  (LUT5=1 LUT6=9 MUXF7=3 MUXF8=2)
  Clock Path Skew:        2.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.421ns = ( 41.421 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.795ns = ( 29.205 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_block_clk_wiz_1_0_1 rise edge)
                                                     30.000    30.000 r  
    N15                                               0.000    30.000 r  Clk (IN)
                         net (fo=0)                   0.000    30.000    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440    31.440 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.673    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1_hdmi_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    25.709 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    27.375    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_out1_hdmi_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    27.471 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       1.734    29.205    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aclk
    SLICE_X24Y112        FDRE                                         r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[318][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y112        FDRE (Prop_fdre_C_Q)         0.456    29.661 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[318][17]/Q
                         net (fo=2, routed)           0.929    30.590    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg_n_0_[318][17]
    SLICE_X21Y114        LUT6 (Prop_lut6_I1_O)        0.124    30.715 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_2118/O
                         net (fo=1, routed)           0.000    30.715    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_2118_n_0
    SLICE_X21Y114        MUXF7 (Prop_muxf7_I1_O)      0.217    30.931 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_1237/O
                         net (fo=1, routed)           0.952    31.883    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_1237_n_0
    SLICE_X22Y116        LUT6 (Prop_lut6_I0_O)        0.299    32.182 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_703/O
                         net (fo=1, routed)           0.811    32.993    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_703_n_0
    SLICE_X22Y117        LUT5 (Prop_lut5_I0_O)        0.124    33.117 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_287/O
                         net (fo=1, routed)           0.000    33.117    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_287_n_0
    SLICE_X22Y117        MUXF7 (Prop_muxf7_I0_O)      0.238    33.355 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_128/O
                         net (fo=1, routed)           0.000    33.355    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_128_n_0
    SLICE_X22Y117        MUXF8 (Prop_muxf8_I0_O)      0.104    33.459 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_37/O
                         net (fo=1, routed)           1.851    35.310    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_37_n_0
    SLICE_X28Y82         LUT6 (Prop_lut6_I3_O)        0.316    35.626 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_10/O
                         net (fo=1, routed)           0.876    36.503    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/read_data__0[17]
    SLICE_X36Y82         LUT6 (Prop_lut6_I5_O)        0.124    36.627 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_2/O
                         net (fo=231, routed)         1.400    38.027    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_16_0[1]
    SLICE_X31Y83         LUT6 (Prop_lut6_I5_O)        0.124    38.151 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/g22_b6/O
                         net (fo=1, routed)           0.402    38.553    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/g22_b6_n_0
    SLICE_X31Y83         LUT6 (Prop_lut6_I5_O)        0.124    38.677 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_413/O
                         net (fo=1, routed)           0.815    39.492    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_413_n_0
    SLICE_X32Y82         LUT6 (Prop_lut6_I0_O)        0.124    39.616 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_153/O
                         net (fo=1, routed)           0.000    39.616    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_153_n_0
    SLICE_X32Y82         MUXF7 (Prop_muxf7_I0_O)      0.212    39.828 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_63/O
                         net (fo=1, routed)           0.000    39.828    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_63_n_0
    SLICE_X32Y82         MUXF8 (Prop_muxf8_I1_O)      0.094    39.922 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_30/O
                         net (fo=1, routed)           0.777    40.699    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/color_mapper0/sprite_data[6]
    SLICE_X32Y78         LUT6 (Prop_lut6_I5_O)        0.316    41.015 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_17/O
                         net (fo=12, routed)          0.583    41.598    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/srl[36].srl16_i_0
    SLICE_X31Y77         LUT6 (Prop_lut6_I4_O)        0.124    41.722 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_5/O
                         net (fo=1, routed)           0.519    42.241    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/data_i[3]
    SLICE_X30Y77         SRL16E                                       r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[20].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       1.457    41.457    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=254, routed)         1.421    41.421    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X30Y77         SRL16E                                       r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[20].srl16_i/CLK
                         clock pessimism              0.000    41.421    
                         clock uncertainty           -0.236    41.184    
    SLICE_X30Y77         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.047    41.137    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[20].srl16_i
  -------------------------------------------------------------------
                         required time                         41.137    
                         arrival time                         -42.241    
  -------------------------------------------------------------------
                         slack                                 -1.104    

Slack (VIOLATED) :        -1.087ns  (required time - arrival time)
  Source:                 HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[318][17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[21].srl16_i_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_hdmi_block_clk_wiz_1_0_1 rise@30.000ns)
  Data Path Delay:        13.026ns  (logic 3.120ns (23.952%)  route 9.906ns (76.048%))
  Logic Levels:           15  (LUT5=1 LUT6=9 MUXF7=3 MUXF8=2)
  Clock Path Skew:        2.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.421ns = ( 41.421 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.795ns = ( 29.205 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_block_clk_wiz_1_0_1 rise edge)
                                                     30.000    30.000 r  
    N15                                               0.000    30.000 r  Clk (IN)
                         net (fo=0)                   0.000    30.000    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440    31.440 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.673    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1_hdmi_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    25.709 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    27.375    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_out1_hdmi_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    27.471 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       1.734    29.205    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aclk
    SLICE_X24Y112        FDRE                                         r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[318][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y112        FDRE (Prop_fdre_C_Q)         0.456    29.661 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[318][17]/Q
                         net (fo=2, routed)           0.929    30.590    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg_n_0_[318][17]
    SLICE_X21Y114        LUT6 (Prop_lut6_I1_O)        0.124    30.715 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_2118/O
                         net (fo=1, routed)           0.000    30.715    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_2118_n_0
    SLICE_X21Y114        MUXF7 (Prop_muxf7_I1_O)      0.217    30.931 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_1237/O
                         net (fo=1, routed)           0.952    31.883    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_1237_n_0
    SLICE_X22Y116        LUT6 (Prop_lut6_I0_O)        0.299    32.182 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_703/O
                         net (fo=1, routed)           0.811    32.993    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_703_n_0
    SLICE_X22Y117        LUT5 (Prop_lut5_I0_O)        0.124    33.117 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_287/O
                         net (fo=1, routed)           0.000    33.117    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_287_n_0
    SLICE_X22Y117        MUXF7 (Prop_muxf7_I0_O)      0.238    33.355 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_128/O
                         net (fo=1, routed)           0.000    33.355    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_128_n_0
    SLICE_X22Y117        MUXF8 (Prop_muxf8_I0_O)      0.104    33.459 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_37/O
                         net (fo=1, routed)           1.851    35.310    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_37_n_0
    SLICE_X28Y82         LUT6 (Prop_lut6_I3_O)        0.316    35.626 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_10/O
                         net (fo=1, routed)           0.876    36.503    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/read_data__0[17]
    SLICE_X36Y82         LUT6 (Prop_lut6_I5_O)        0.124    36.627 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_2/O
                         net (fo=231, routed)         1.400    38.027    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_16_0[1]
    SLICE_X31Y83         LUT6 (Prop_lut6_I5_O)        0.124    38.151 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/g22_b6/O
                         net (fo=1, routed)           0.402    38.553    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/g22_b6_n_0
    SLICE_X31Y83         LUT6 (Prop_lut6_I5_O)        0.124    38.677 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_413/O
                         net (fo=1, routed)           0.815    39.492    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_413_n_0
    SLICE_X32Y82         LUT6 (Prop_lut6_I0_O)        0.124    39.616 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_153/O
                         net (fo=1, routed)           0.000    39.616    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_153_n_0
    SLICE_X32Y82         MUXF7 (Prop_muxf7_I0_O)      0.212    39.828 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_63/O
                         net (fo=1, routed)           0.000    39.828    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_63_n_0
    SLICE_X32Y82         MUXF8 (Prop_muxf8_I1_O)      0.094    39.922 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_30/O
                         net (fo=1, routed)           0.777    40.699    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/color_mapper0/sprite_data[6]
    SLICE_X32Y78         LUT6 (Prop_lut6_I5_O)        0.316    41.015 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_17/O
                         net (fo=12, routed)          0.578    41.593    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/srl[36].srl16_i_0
    SLICE_X33Y74         LUT6 (Prop_lut6_I4_O)        0.124    41.717 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_4/O
                         net (fo=1, routed)           0.515    42.231    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/data_i[4]
    SLICE_X33Y72         FDRE                                         r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[21].srl16_i_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       1.457    41.457    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=254, routed)         1.421    41.421    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X33Y72         FDRE                                         r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[21].srl16_i_srlopt/C
                         clock pessimism              0.000    41.421    
                         clock uncertainty           -0.236    41.184    
    SLICE_X33Y72         FDRE (Setup_fdre_C_D)       -0.040    41.144    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[21].srl16_i_srlopt
  -------------------------------------------------------------------
                         required time                         41.144    
                         arrival time                         -42.231    
  -------------------------------------------------------------------
                         slack                                 -1.087    

Slack (VIOLATED) :        -1.084ns  (required time - arrival time)
  Source:                 HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[318][17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[23].srl16_i_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_hdmi_block_clk_wiz_1_0_1 rise@30.000ns)
  Data Path Delay:        13.022ns  (logic 3.120ns (23.960%)  route 9.902ns (76.040%))
  Logic Levels:           15  (LUT5=1 LUT6=9 MUXF7=3 MUXF8=2)
  Clock Path Skew:        2.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.420ns = ( 41.420 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.795ns = ( 29.205 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_block_clk_wiz_1_0_1 rise edge)
                                                     30.000    30.000 r  
    N15                                               0.000    30.000 r  Clk (IN)
                         net (fo=0)                   0.000    30.000    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440    31.440 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.673    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1_hdmi_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    25.709 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    27.375    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_out1_hdmi_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    27.471 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       1.734    29.205    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aclk
    SLICE_X24Y112        FDRE                                         r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[318][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y112        FDRE (Prop_fdre_C_Q)         0.456    29.661 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[318][17]/Q
                         net (fo=2, routed)           0.929    30.590    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg_n_0_[318][17]
    SLICE_X21Y114        LUT6 (Prop_lut6_I1_O)        0.124    30.715 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_2118/O
                         net (fo=1, routed)           0.000    30.715    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_2118_n_0
    SLICE_X21Y114        MUXF7 (Prop_muxf7_I1_O)      0.217    30.931 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_1237/O
                         net (fo=1, routed)           0.952    31.883    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_1237_n_0
    SLICE_X22Y116        LUT6 (Prop_lut6_I0_O)        0.299    32.182 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_703/O
                         net (fo=1, routed)           0.811    32.993    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_703_n_0
    SLICE_X22Y117        LUT5 (Prop_lut5_I0_O)        0.124    33.117 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_287/O
                         net (fo=1, routed)           0.000    33.117    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_287_n_0
    SLICE_X22Y117        MUXF7 (Prop_muxf7_I0_O)      0.238    33.355 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_128/O
                         net (fo=1, routed)           0.000    33.355    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_128_n_0
    SLICE_X22Y117        MUXF8 (Prop_muxf8_I0_O)      0.104    33.459 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_37/O
                         net (fo=1, routed)           1.851    35.310    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_37_n_0
    SLICE_X28Y82         LUT6 (Prop_lut6_I3_O)        0.316    35.626 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_10/O
                         net (fo=1, routed)           0.876    36.503    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/read_data__0[17]
    SLICE_X36Y82         LUT6 (Prop_lut6_I5_O)        0.124    36.627 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_2/O
                         net (fo=231, routed)         1.400    38.027    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_16_0[1]
    SLICE_X31Y83         LUT6 (Prop_lut6_I5_O)        0.124    38.151 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/g22_b6/O
                         net (fo=1, routed)           0.402    38.553    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/g22_b6_n_0
    SLICE_X31Y83         LUT6 (Prop_lut6_I5_O)        0.124    38.677 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_413/O
                         net (fo=1, routed)           0.815    39.492    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_413_n_0
    SLICE_X32Y82         LUT6 (Prop_lut6_I0_O)        0.124    39.616 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_153/O
                         net (fo=1, routed)           0.000    39.616    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_153_n_0
    SLICE_X32Y82         MUXF7 (Prop_muxf7_I0_O)      0.212    39.828 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_63/O
                         net (fo=1, routed)           0.000    39.828    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_63_n_0
    SLICE_X32Y82         MUXF8 (Prop_muxf8_I1_O)      0.094    39.922 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_30/O
                         net (fo=1, routed)           0.777    40.699    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/color_mapper0/sprite_data[6]
    SLICE_X32Y78         LUT6 (Prop_lut6_I5_O)        0.316    41.015 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_17/O
                         net (fo=12, routed)          0.544    41.559    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/srl[36].srl16_i_0
    SLICE_X33Y75         LUT6 (Prop_lut6_I4_O)        0.124    41.683 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_2/O
                         net (fo=1, routed)           0.545    42.227    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/data_i[6]
    SLICE_X33Y73         FDRE                                         r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[23].srl16_i_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       1.457    41.457    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=254, routed)         1.420    41.420    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X33Y73         FDRE                                         r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[23].srl16_i_srlopt/C
                         clock pessimism              0.000    41.420    
                         clock uncertainty           -0.236    41.183    
    SLICE_X33Y73         FDRE (Setup_fdre_C_D)       -0.040    41.143    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[23].srl16_i_srlopt
  -------------------------------------------------------------------
                         required time                         41.143    
                         arrival time                         -42.227    
  -------------------------------------------------------------------
                         slack                                 -1.084    

Slack (VIOLATED) :        -1.009ns  (required time - arrival time)
  Source:                 HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[318][17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[36].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_hdmi_block_clk_wiz_1_0_1 rise@30.000ns)
  Data Path Delay:        12.939ns  (logic 3.120ns (24.113%)  route 9.819ns (75.887%))
  Logic Levels:           15  (LUT5=1 LUT6=9 MUXF7=3 MUXF8=2)
  Clock Path Skew:        2.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.419ns = ( 41.419 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.795ns = ( 29.205 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_block_clk_wiz_1_0_1 rise edge)
                                                     30.000    30.000 r  
    N15                                               0.000    30.000 r  Clk (IN)
                         net (fo=0)                   0.000    30.000    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440    31.440 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.673    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1_hdmi_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    25.709 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    27.375    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_out1_hdmi_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    27.471 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       1.734    29.205    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aclk
    SLICE_X24Y112        FDRE                                         r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[318][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y112        FDRE (Prop_fdre_C_Q)         0.456    29.661 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[318][17]/Q
                         net (fo=2, routed)           0.929    30.590    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg_n_0_[318][17]
    SLICE_X21Y114        LUT6 (Prop_lut6_I1_O)        0.124    30.715 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_2118/O
                         net (fo=1, routed)           0.000    30.715    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_2118_n_0
    SLICE_X21Y114        MUXF7 (Prop_muxf7_I1_O)      0.217    30.931 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_1237/O
                         net (fo=1, routed)           0.952    31.883    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_1237_n_0
    SLICE_X22Y116        LUT6 (Prop_lut6_I0_O)        0.299    32.182 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_703/O
                         net (fo=1, routed)           0.811    32.993    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_703_n_0
    SLICE_X22Y117        LUT5 (Prop_lut5_I0_O)        0.124    33.117 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_287/O
                         net (fo=1, routed)           0.000    33.117    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_287_n_0
    SLICE_X22Y117        MUXF7 (Prop_muxf7_I0_O)      0.238    33.355 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_128/O
                         net (fo=1, routed)           0.000    33.355    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_128_n_0
    SLICE_X22Y117        MUXF8 (Prop_muxf8_I0_O)      0.104    33.459 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_37/O
                         net (fo=1, routed)           1.851    35.310    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_37_n_0
    SLICE_X28Y82         LUT6 (Prop_lut6_I3_O)        0.316    35.626 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_10/O
                         net (fo=1, routed)           0.876    36.503    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/read_data__0[17]
    SLICE_X36Y82         LUT6 (Prop_lut6_I5_O)        0.124    36.627 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_2/O
                         net (fo=231, routed)         1.400    38.027    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_16_0[1]
    SLICE_X31Y83         LUT6 (Prop_lut6_I5_O)        0.124    38.151 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/g22_b6/O
                         net (fo=1, routed)           0.402    38.553    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/g22_b6_n_0
    SLICE_X31Y83         LUT6 (Prop_lut6_I5_O)        0.124    38.677 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_413/O
                         net (fo=1, routed)           0.815    39.492    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_413_n_0
    SLICE_X32Y82         LUT6 (Prop_lut6_I0_O)        0.124    39.616 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_153/O
                         net (fo=1, routed)           0.000    39.616    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_153_n_0
    SLICE_X32Y82         MUXF7 (Prop_muxf7_I0_O)      0.212    39.828 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_63/O
                         net (fo=1, routed)           0.000    39.828    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_63_n_0
    SLICE_X32Y82         MUXF8 (Prop_muxf8_I1_O)      0.094    39.922 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_30/O
                         net (fo=1, routed)           0.777    40.699    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/color_mapper0/sprite_data[6]
    SLICE_X32Y78         LUT6 (Prop_lut6_I5_O)        0.316    41.015 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_17/O
                         net (fo=12, routed)          0.389    41.404    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/srl[36].srl16_i_0
    SLICE_X33Y76         LUT6 (Prop_lut6_I4_O)        0.124    41.528 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_13/O
                         net (fo=1, routed)           0.617    42.145    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/data_i[11]
    SLICE_X34Y76         SRL16E                                       r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[36].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       1.457    41.457    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=254, routed)         1.419    41.419    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X34Y76         SRL16E                                       r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[36].srl16_i/CLK
                         clock pessimism              0.000    41.419    
                         clock uncertainty           -0.236    41.182    
    SLICE_X34Y76         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.047    41.135    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[36].srl16_i
  -------------------------------------------------------------------
                         required time                         41.135    
                         arrival time                         -42.145    
  -------------------------------------------------------------------
                         slack                                 -1.009    

Slack (VIOLATED) :        -0.913ns  (required time - arrival time)
  Source:                 HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[318][17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[39].srl16_i_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_hdmi_block_clk_wiz_1_0_1 rise@30.000ns)
  Data Path Delay:        12.810ns  (logic 3.120ns (24.355%)  route 9.690ns (75.645%))
  Logic Levels:           15  (LUT5=1 LUT6=9 MUXF7=3 MUXF8=2)
  Clock Path Skew:        2.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.420ns = ( 41.420 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.795ns = ( 29.205 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_block_clk_wiz_1_0_1 rise edge)
                                                     30.000    30.000 r  
    N15                                               0.000    30.000 r  Clk (IN)
                         net (fo=0)                   0.000    30.000    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440    31.440 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.673    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1_hdmi_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    25.709 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    27.375    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_out1_hdmi_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    27.471 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       1.734    29.205    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aclk
    SLICE_X24Y112        FDRE                                         r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[318][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y112        FDRE (Prop_fdre_C_Q)         0.456    29.661 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[318][17]/Q
                         net (fo=2, routed)           0.929    30.590    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg_n_0_[318][17]
    SLICE_X21Y114        LUT6 (Prop_lut6_I1_O)        0.124    30.715 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_2118/O
                         net (fo=1, routed)           0.000    30.715    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_2118_n_0
    SLICE_X21Y114        MUXF7 (Prop_muxf7_I1_O)      0.217    30.931 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_1237/O
                         net (fo=1, routed)           0.952    31.883    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_1237_n_0
    SLICE_X22Y116        LUT6 (Prop_lut6_I0_O)        0.299    32.182 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_703/O
                         net (fo=1, routed)           0.811    32.993    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_703_n_0
    SLICE_X22Y117        LUT5 (Prop_lut5_I0_O)        0.124    33.117 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_287/O
                         net (fo=1, routed)           0.000    33.117    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_287_n_0
    SLICE_X22Y117        MUXF7 (Prop_muxf7_I0_O)      0.238    33.355 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_128/O
                         net (fo=1, routed)           0.000    33.355    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_128_n_0
    SLICE_X22Y117        MUXF8 (Prop_muxf8_I0_O)      0.104    33.459 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_37/O
                         net (fo=1, routed)           1.851    35.310    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_37_n_0
    SLICE_X28Y82         LUT6 (Prop_lut6_I3_O)        0.316    35.626 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_10/O
                         net (fo=1, routed)           0.876    36.503    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/read_data__0[17]
    SLICE_X36Y82         LUT6 (Prop_lut6_I5_O)        0.124    36.627 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_2/O
                         net (fo=231, routed)         1.400    38.027    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_16_0[1]
    SLICE_X31Y83         LUT6 (Prop_lut6_I5_O)        0.124    38.151 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/g22_b6/O
                         net (fo=1, routed)           0.402    38.553    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/g22_b6_n_0
    SLICE_X31Y83         LUT6 (Prop_lut6_I5_O)        0.124    38.677 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_413/O
                         net (fo=1, routed)           0.815    39.492    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_413_n_0
    SLICE_X32Y82         LUT6 (Prop_lut6_I0_O)        0.124    39.616 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_153/O
                         net (fo=1, routed)           0.000    39.616    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_153_n_0
    SLICE_X32Y82         MUXF7 (Prop_muxf7_I0_O)      0.212    39.828 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_63/O
                         net (fo=1, routed)           0.000    39.828    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_63_n_0
    SLICE_X32Y82         MUXF8 (Prop_muxf8_I1_O)      0.094    39.922 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_30/O
                         net (fo=1, routed)           0.777    40.699    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/color_mapper0/sprite_data[6]
    SLICE_X32Y78         LUT6 (Prop_lut6_I5_O)        0.316    41.015 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_17/O
                         net (fo=12, routed)          0.398    41.413    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/srl[36].srl16_i_0
    SLICE_X32Y76         LUT6 (Prop_lut6_I4_O)        0.124    41.537 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_10/O
                         net (fo=1, routed)           0.479    42.016    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/data_i[14]
    SLICE_X31Y76         FDRE                                         r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[39].srl16_i_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       1.457    41.457    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=254, routed)         1.420    41.420    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X31Y76         FDRE                                         r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[39].srl16_i_srlopt/C
                         clock pessimism              0.000    41.420    
                         clock uncertainty           -0.236    41.183    
    SLICE_X31Y76         FDRE (Setup_fdre_C_D)       -0.081    41.102    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[39].srl16_i_srlopt
  -------------------------------------------------------------------
                         required time                         41.102    
                         arrival time                         -42.016    
  -------------------------------------------------------------------
                         slack                                 -0.913    

Slack (VIOLATED) :        -0.787ns  (required time - arrival time)
  Source:                 HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[318][17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[28].srl16_i_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_hdmi_block_clk_wiz_1_0_1 rise@30.000ns)
  Data Path Delay:        12.795ns  (logic 3.120ns (24.385%)  route 9.675ns (75.615%))
  Logic Levels:           15  (LUT5=1 LUT6=9 MUXF7=3 MUXF8=2)
  Clock Path Skew:        2.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.421ns = ( 41.421 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.795ns = ( 29.205 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_block_clk_wiz_1_0_1 rise edge)
                                                     30.000    30.000 r  
    N15                                               0.000    30.000 r  Clk (IN)
                         net (fo=0)                   0.000    30.000    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440    31.440 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.673    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1_hdmi_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    25.709 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    27.375    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_out1_hdmi_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    27.471 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       1.734    29.205    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aclk
    SLICE_X24Y112        FDRE                                         r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[318][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y112        FDRE (Prop_fdre_C_Q)         0.456    29.661 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[318][17]/Q
                         net (fo=2, routed)           0.929    30.590    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg_n_0_[318][17]
    SLICE_X21Y114        LUT6 (Prop_lut6_I1_O)        0.124    30.715 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_2118/O
                         net (fo=1, routed)           0.000    30.715    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_2118_n_0
    SLICE_X21Y114        MUXF7 (Prop_muxf7_I1_O)      0.217    30.931 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_1237/O
                         net (fo=1, routed)           0.952    31.883    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_1237_n_0
    SLICE_X22Y116        LUT6 (Prop_lut6_I0_O)        0.299    32.182 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_703/O
                         net (fo=1, routed)           0.811    32.993    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_703_n_0
    SLICE_X22Y117        LUT5 (Prop_lut5_I0_O)        0.124    33.117 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_287/O
                         net (fo=1, routed)           0.000    33.117    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_287_n_0
    SLICE_X22Y117        MUXF7 (Prop_muxf7_I0_O)      0.238    33.355 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_128/O
                         net (fo=1, routed)           0.000    33.355    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_128_n_0
    SLICE_X22Y117        MUXF8 (Prop_muxf8_I0_O)      0.104    33.459 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_37/O
                         net (fo=1, routed)           1.851    35.310    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_37_n_0
    SLICE_X28Y82         LUT6 (Prop_lut6_I3_O)        0.316    35.626 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_10/O
                         net (fo=1, routed)           0.876    36.503    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/read_data__0[17]
    SLICE_X36Y82         LUT6 (Prop_lut6_I5_O)        0.124    36.627 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_2/O
                         net (fo=231, routed)         1.400    38.027    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_16_0[1]
    SLICE_X31Y83         LUT6 (Prop_lut6_I5_O)        0.124    38.151 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/g22_b6/O
                         net (fo=1, routed)           0.402    38.553    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/g22_b6_n_0
    SLICE_X31Y83         LUT6 (Prop_lut6_I5_O)        0.124    38.677 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_413/O
                         net (fo=1, routed)           0.815    39.492    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_413_n_0
    SLICE_X32Y82         LUT6 (Prop_lut6_I0_O)        0.124    39.616 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_153/O
                         net (fo=1, routed)           0.000    39.616    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_153_n_0
    SLICE_X32Y82         MUXF7 (Prop_muxf7_I0_O)      0.212    39.828 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_63/O
                         net (fo=1, routed)           0.000    39.828    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_63_n_0
    SLICE_X32Y82         MUXF8 (Prop_muxf8_I1_O)      0.094    39.922 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_30/O
                         net (fo=1, routed)           0.777    40.699    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/color_mapper0/sprite_data[6]
    SLICE_X32Y78         LUT6 (Prop_lut6_I5_O)        0.316    41.015 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_17/O
                         net (fo=12, routed)          0.861    41.876    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/srl[36].srl16_i_0
    SLICE_X33Y72         LUT6 (Prop_lut6_I4_O)        0.124    42.000 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_9/O
                         net (fo=1, routed)           0.000    42.000    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/data_i[7]
    SLICE_X33Y72         FDRE                                         r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[28].srl16_i_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       1.457    41.457    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=254, routed)         1.421    41.421    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X33Y72         FDRE                                         r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[28].srl16_i_srlopt/C
                         clock pessimism              0.000    41.421    
                         clock uncertainty           -0.236    41.184    
    SLICE_X33Y72         FDRE (Setup_fdre_C_D)        0.029    41.213    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[28].srl16_i_srlopt
  -------------------------------------------------------------------
                         required time                         41.213    
                         arrival time                         -42.000    
  -------------------------------------------------------------------
                         slack                                 -0.787    

Slack (VIOLATED) :        -0.641ns  (required time - arrival time)
  Source:                 HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[318][17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[37].srl16_i_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_hdmi_block_clk_wiz_1_0_1 rise@30.000ns)
  Data Path Delay:        12.651ns  (logic 3.120ns (24.662%)  route 9.531ns (75.338%))
  Logic Levels:           15  (LUT5=1 LUT6=9 MUXF7=3 MUXF8=2)
  Clock Path Skew:        2.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.420ns = ( 41.420 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.795ns = ( 29.205 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_block_clk_wiz_1_0_1 rise edge)
                                                     30.000    30.000 r  
    N15                                               0.000    30.000 r  Clk (IN)
                         net (fo=0)                   0.000    30.000    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440    31.440 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.673    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1_hdmi_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    25.709 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    27.375    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_out1_hdmi_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    27.471 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       1.734    29.205    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aclk
    SLICE_X24Y112        FDRE                                         r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[318][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y112        FDRE (Prop_fdre_C_Q)         0.456    29.661 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[318][17]/Q
                         net (fo=2, routed)           0.929    30.590    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg_n_0_[318][17]
    SLICE_X21Y114        LUT6 (Prop_lut6_I1_O)        0.124    30.715 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_2118/O
                         net (fo=1, routed)           0.000    30.715    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_2118_n_0
    SLICE_X21Y114        MUXF7 (Prop_muxf7_I1_O)      0.217    30.931 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_1237/O
                         net (fo=1, routed)           0.952    31.883    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_1237_n_0
    SLICE_X22Y116        LUT6 (Prop_lut6_I0_O)        0.299    32.182 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_703/O
                         net (fo=1, routed)           0.811    32.993    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_703_n_0
    SLICE_X22Y117        LUT5 (Prop_lut5_I0_O)        0.124    33.117 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_287/O
                         net (fo=1, routed)           0.000    33.117    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_287_n_0
    SLICE_X22Y117        MUXF7 (Prop_muxf7_I0_O)      0.238    33.355 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_128/O
                         net (fo=1, routed)           0.000    33.355    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_128_n_0
    SLICE_X22Y117        MUXF8 (Prop_muxf8_I0_O)      0.104    33.459 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_37/O
                         net (fo=1, routed)           1.851    35.310    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_37_n_0
    SLICE_X28Y82         LUT6 (Prop_lut6_I3_O)        0.316    35.626 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_10/O
                         net (fo=1, routed)           0.876    36.503    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/read_data__0[17]
    SLICE_X36Y82         LUT6 (Prop_lut6_I5_O)        0.124    36.627 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_2/O
                         net (fo=231, routed)         1.400    38.027    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_16_0[1]
    SLICE_X31Y83         LUT6 (Prop_lut6_I5_O)        0.124    38.151 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/g22_b6/O
                         net (fo=1, routed)           0.402    38.553    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/g22_b6_n_0
    SLICE_X31Y83         LUT6 (Prop_lut6_I5_O)        0.124    38.677 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_413/O
                         net (fo=1, routed)           0.815    39.492    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_413_n_0
    SLICE_X32Y82         LUT6 (Prop_lut6_I0_O)        0.124    39.616 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_153/O
                         net (fo=1, routed)           0.000    39.616    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_153_n_0
    SLICE_X32Y82         MUXF7 (Prop_muxf7_I0_O)      0.212    39.828 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_63/O
                         net (fo=1, routed)           0.000    39.828    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_63_n_0
    SLICE_X32Y82         MUXF8 (Prop_muxf8_I1_O)      0.094    39.922 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_30/O
                         net (fo=1, routed)           0.777    40.699    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/color_mapper0/sprite_data[6]
    SLICE_X32Y78         LUT6 (Prop_lut6_I5_O)        0.316    41.015 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_17/O
                         net (fo=12, routed)          0.718    41.733    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/srl[36].srl16_i_0
    SLICE_X33Y73         LUT6 (Prop_lut6_I4_O)        0.124    41.857 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_12/O
                         net (fo=1, routed)           0.000    41.857    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/data_i[12]
    SLICE_X33Y73         FDRE                                         r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[37].srl16_i_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       1.457    41.457    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=254, routed)         1.420    41.420    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X33Y73         FDRE                                         r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[37].srl16_i_srlopt/C
                         clock pessimism              0.000    41.420    
                         clock uncertainty           -0.236    41.183    
    SLICE_X33Y73         FDRE (Setup_fdre_C_D)        0.032    41.215    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[37].srl16_i_srlopt
  -------------------------------------------------------------------
                         required time                         41.215    
                         arrival time                         -41.857    
  -------------------------------------------------------------------
                         slack                                 -0.641    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[600][20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[31].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_hdmi_block_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.082ns  (logic 0.186ns (8.932%)  route 1.896ns (91.068%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.461ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.815ns
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1_hdmi_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_out1_hdmi_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       0.554    -0.645    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aclk
    SLICE_X11Y26         FDRE                                         r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[600][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.504 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[600][20]/Q
                         net (fo=3, routed)           1.693     1.189    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/controlregister_data[20]
    SLICE_X33Y77         LUT6 (Prop_lut6_I5_O)        0.045     1.234 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_6/O
                         net (fo=1, routed)           0.203     1.437    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/data_i[10]
    SLICE_X34Y77         SRL16E                                       r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[31].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       0.817     0.817    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=254, routed)         0.815     0.815    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X34Y77         SRL16E                                       r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[31].srl16_i/CLK
                         clock pessimism              0.000     0.815    
                         clock uncertainty            0.236     1.052    
    SLICE_X34Y77         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     1.160    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[31].srl16_i
  -------------------------------------------------------------------
                         required time                         -1.160    
                         arrival time                           1.437    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[600][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[36].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_hdmi_block_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.079ns  (logic 0.186ns (8.947%)  route 1.893ns (91.053%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.457ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.813ns
    Source Clock Delay      (SCD):    -0.643ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1_hdmi_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_out1_hdmi_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       0.556    -0.643    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aclk
    SLICE_X41Y31         FDRE                                         r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[600][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.502 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[600][1]/Q
                         net (fo=3, routed)           1.672     1.170    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/controlregister_data[1]
    SLICE_X33Y76         LUT6 (Prop_lut6_I0_O)        0.045     1.215 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_13/O
                         net (fo=1, routed)           0.221     1.436    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/data_i[11]
    SLICE_X34Y76         SRL16E                                       r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[36].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       0.817     0.817    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=254, routed)         0.813     0.813    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X34Y76         SRL16E                                       r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[36].srl16_i/CLK
                         clock pessimism              0.000     0.813    
                         clock uncertainty            0.236     1.050    
    SLICE_X34Y76         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.152    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[36].srl16_i
  -------------------------------------------------------------------
                         required time                         -1.152    
                         arrival time                           1.436    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[600][14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[37].srl16_i_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_hdmi_block_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.069ns  (logic 0.209ns (10.103%)  route 1.860ns (89.897%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.455ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.814ns
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1_hdmi_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_out1_hdmi_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       0.559    -0.640    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aclk
    SLICE_X38Y34         FDRE                                         r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[600][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y34         FDRE (Prop_fdre_C_Q)         0.164    -0.476 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[600][14]/Q
                         net (fo=3, routed)           1.860     1.384    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/controlregister_data[14]
    SLICE_X33Y73         LUT6 (Prop_lut6_I5_O)        0.045     1.429 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_12/O
                         net (fo=1, routed)           0.000     1.429    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/data_i[12]
    SLICE_X33Y73         FDRE                                         r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[37].srl16_i_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       0.817     0.817    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=254, routed)         0.814     0.814    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X33Y73         FDRE                                         r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[37].srl16_i_srlopt/C
                         clock pessimism              0.000     0.814    
                         clock uncertainty            0.236     1.051    
    SLICE_X33Y73         FDRE (Hold_fdre_C_D)         0.092     1.143    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[37].srl16_i_srlopt
  -------------------------------------------------------------------
                         required time                         -1.143    
                         arrival time                           1.429    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[600][16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[39].srl16_i_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_hdmi_block_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.052ns  (logic 0.209ns (10.187%)  route 1.843ns (89.813%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.449ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.814ns
    Source Clock Delay      (SCD):    -0.634ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1_hdmi_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_out1_hdmi_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       0.565    -0.634    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aclk
    SLICE_X12Y40         FDRE                                         r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[600][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y40         FDRE (Prop_fdre_C_Q)         0.164    -0.470 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[600][16]/Q
                         net (fo=3, routed)           1.688     1.218    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/controlregister_data[16]
    SLICE_X32Y76         LUT6 (Prop_lut6_I5_O)        0.045     1.263 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_10/O
                         net (fo=1, routed)           0.155     1.417    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/data_i[14]
    SLICE_X31Y76         FDRE                                         r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[39].srl16_i_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       0.817     0.817    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=254, routed)         0.814     0.814    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X31Y76         FDRE                                         r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[39].srl16_i_srlopt/C
                         clock pessimism              0.000     0.814    
                         clock uncertainty            0.236     1.051    
    SLICE_X31Y76         FDRE (Hold_fdre_C_D)         0.066     1.117    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[39].srl16_i_srlopt
  -------------------------------------------------------------------
                         required time                         -1.117    
                         arrival time                           1.417    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[600][17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[28].srl16_i_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_hdmi_block_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.079ns  (logic 0.209ns (10.052%)  route 1.870ns (89.948%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.451ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.816ns
    Source Clock Delay      (SCD):    -0.634ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1_hdmi_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_out1_hdmi_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       0.565    -0.634    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aclk
    SLICE_X12Y40         FDRE                                         r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[600][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y40         FDRE (Prop_fdre_C_Q)         0.164    -0.470 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[600][17]/Q
                         net (fo=3, routed)           1.870     1.400    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/controlregister_data[17]
    SLICE_X33Y72         LUT6 (Prop_lut6_I5_O)        0.045     1.445 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_9/O
                         net (fo=1, routed)           0.000     1.445    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/data_i[7]
    SLICE_X33Y72         FDRE                                         r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[28].srl16_i_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       0.817     0.817    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=254, routed)         0.816     0.816    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X33Y72         FDRE                                         r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[28].srl16_i_srlopt/C
                         clock pessimism              0.000     0.816    
                         clock uncertainty            0.236     1.053    
    SLICE_X33Y72         FDRE (Hold_fdre_C_D)         0.091     1.144    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[28].srl16_i_srlopt
  -------------------------------------------------------------------
                         required time                         -1.144    
                         arrival time                           1.445    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[600][19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[30].srl16_i_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_hdmi_block_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.089ns  (logic 0.209ns (10.003%)  route 1.880ns (89.997%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.452ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.814ns
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1_hdmi_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_out1_hdmi_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       0.562    -0.637    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aclk
    SLICE_X14Y35         FDRE                                         r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[600][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y35         FDRE (Prop_fdre_C_Q)         0.164    -0.473 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[600][19]/Q
                         net (fo=3, routed)           1.880     1.407    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/controlregister_data[19]
    SLICE_X33Y76         LUT6 (Prop_lut6_I5_O)        0.045     1.452 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_7/O
                         net (fo=1, routed)           0.000     1.452    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/data_i[9]
    SLICE_X33Y76         FDRE                                         r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[30].srl16_i_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       0.817     0.817    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=254, routed)         0.814     0.814    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X33Y76         FDRE                                         r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[30].srl16_i_srlopt/C
                         clock pessimism              0.000     0.814    
                         clock uncertainty            0.236     1.051    
    SLICE_X33Y76         FDRE (Hold_fdre_C_D)         0.092     1.143    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[30].srl16_i_srlopt
  -------------------------------------------------------------------
                         required time                         -1.143    
                         arrival time                           1.452    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[600][21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[20].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_hdmi_block_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.132ns  (logic 0.186ns (8.726%)  route 1.946ns (91.274%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.462ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.816ns
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1_hdmi_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_out1_hdmi_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       0.554    -0.645    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aclk
    SLICE_X11Y26         FDRE                                         r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[600][21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.504 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[600][21]/Q
                         net (fo=3, routed)           1.776     1.272    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/controlregister_data[21]
    SLICE_X31Y77         LUT6 (Prop_lut6_I5_O)        0.045     1.317 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_5/O
                         net (fo=1, routed)           0.169     1.486    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/data_i[3]
    SLICE_X30Y77         SRL16E                                       r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[20].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       0.817     0.817    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=254, routed)         0.816     0.816    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X30Y77         SRL16E                                       r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[20].srl16_i/CLK
                         clock pessimism              0.000     0.816    
                         clock uncertainty            0.236     1.053    
    SLICE_X30Y77         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.155    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[20].srl16_i
  -------------------------------------------------------------------
                         required time                         -1.155    
                         arrival time                           1.486    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[600][23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[22].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_hdmi_block_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.172ns  (logic 0.186ns (8.563%)  route 1.986ns (91.437%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.462ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.816ns
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1_hdmi_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_out1_hdmi_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       0.554    -0.645    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aclk
    SLICE_X11Y26         FDRE                                         r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[600][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.504 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[600][23]/Q
                         net (fo=3, routed)           1.759     1.255    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/controlregister_data[23]
    SLICE_X31Y77         LUT6 (Prop_lut6_I5_O)        0.045     1.300 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_3/O
                         net (fo=1, routed)           0.227     1.527    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/data_i[5]
    SLICE_X30Y77         SRL16E                                       r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[22].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       0.817     0.817    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=254, routed)         0.816     0.816    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X30Y77         SRL16E                                       r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[22].srl16_i/CLK
                         clock pessimism              0.000     0.816    
                         clock uncertainty            0.236     1.053    
    SLICE_X30Y77         SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     1.147    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[22].srl16_i
  -------------------------------------------------------------------
                         required time                         -1.147    
                         arrival time                           1.527    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[600][18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[29].srl16_i_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_hdmi_block_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.165ns  (logic 0.209ns (9.656%)  route 1.956ns (90.344%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.452ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.814ns
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1_hdmi_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_out1_hdmi_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       0.562    -0.637    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aclk
    SLICE_X14Y35         FDRE                                         r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[600][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y35         FDRE (Prop_fdre_C_Q)         0.164    -0.473 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[600][18]/Q
                         net (fo=3, routed)           1.956     1.482    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/controlregister_data[18]
    SLICE_X31Y76         LUT6 (Prop_lut6_I5_O)        0.045     1.527 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_8/O
                         net (fo=1, routed)           0.000     1.527    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/data_i[8]
    SLICE_X31Y76         FDRE                                         r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[29].srl16_i_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       0.817     0.817    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=254, routed)         0.814     0.814    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X31Y76         FDRE                                         r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[29].srl16_i_srlopt/C
                         clock pessimism              0.000     0.814    
                         clock uncertainty            0.236     1.051    
    SLICE_X31Y76         FDRE (Hold_fdre_C_D)         0.092     1.143    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[29].srl16_i_srlopt
  -------------------------------------------------------------------
                         required time                         -1.143    
                         arrival time                           1.527    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.393ns  (arrival time - required time)
  Source:                 HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[600][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[21].srl16_i_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_hdmi_block_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.164ns  (logic 0.209ns (9.656%)  route 1.955ns (90.344%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.457ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.816ns
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1_hdmi_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_out1_hdmi_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       0.559    -0.640    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aclk
    SLICE_X38Y34         FDRE                                         r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[600][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y34         FDRE (Prop_fdre_C_Q)         0.164    -0.476 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[600][10]/Q
                         net (fo=3, routed)           1.783     1.306    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/controlregister_data[10]
    SLICE_X33Y74         LUT6 (Prop_lut6_I0_O)        0.045     1.351 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_4/O
                         net (fo=1, routed)           0.173     1.524    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/data_i[4]
    SLICE_X33Y72         FDRE                                         r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[21].srl16_i_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       0.817     0.817    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=254, routed)         0.816     0.816    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X33Y72         FDRE                                         r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[21].srl16_i_srlopt/C
                         clock pessimism              0.000     0.816    
                         clock uncertainty            0.236     1.053    
    SLICE_X33Y72         FDRE (Hold_fdre_C_D)         0.078     1.131    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[21].srl16_i_srlopt
  -------------------------------------------------------------------
                         required time                         -1.131    
                         arrival time                           1.524    
  -------------------------------------------------------------------
                         slack                                  0.393    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_hdmi_block_clk_wiz_1_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        2.764ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.467ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.764ns  (required time - arrival time)
  Source:                 HDMI_block0/hdmi_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/dout_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_hdmi_block_clk_wiz_1_0_1 rise@30.000ns)
  Data Path Delay:        9.062ns  (logic 0.580ns (6.400%)  route 8.482ns (93.600%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.467ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.508ns = ( 41.508 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.959ns = ( 29.041 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_block_clk_wiz_1_0_1 rise edge)
                                                     30.000    30.000 r  
    N15                                               0.000    30.000 r  Clk (IN)
                         net (fo=0)                   0.000    30.000    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440    31.440 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.673    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1_hdmi_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    25.709 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    27.375    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_out1_hdmi_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    27.471 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       1.570    29.041    HDMI_block0/hdmi_block_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X13Y1          FDRE                                         r  HDMI_block0/hdmi_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y1          FDRE (Prop_fdre_C_Q)         0.456    29.497 r  HDMI_block0/hdmi_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          1.778    31.275    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/lopt
    SLICE_X15Y4          LUT2 (Prop_lut2_I0_O)        0.124    31.399 f  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          6.704    38.103    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/AR[0]
    SLICE_X0Y20          FDCE                                         f  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/dout_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       1.457    41.457    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=254, routed)         1.508    41.508    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/pix_clk
    SLICE_X0Y20          FDCE                                         r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/dout_reg[3]/C
                         clock pessimism              0.000    41.508    
                         clock uncertainty           -0.236    41.272    
    SLICE_X0Y20          FDCE (Recov_fdce_C_CLR)     -0.405    40.867    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/dout_reg[3]
  -------------------------------------------------------------------
                         required time                         40.867    
                         arrival time                         -38.103    
  -------------------------------------------------------------------
                         slack                                  2.764    

Slack (MET) :             2.767ns  (required time - arrival time)
  Source:                 HDMI_block0/hdmi_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/hc_reg[6]_rep__11/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_hdmi_block_clk_wiz_1_0_1 rise@30.000ns)
  Data Path Delay:        9.161ns  (logic 0.580ns (6.331%)  route 8.581ns (93.669%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.569ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.610ns = ( 41.610 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.959ns = ( 29.041 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_block_clk_wiz_1_0_1 rise edge)
                                                     30.000    30.000 r  
    N15                                               0.000    30.000 r  Clk (IN)
                         net (fo=0)                   0.000    30.000    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440    31.440 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.673    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1_hdmi_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    25.709 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    27.375    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_out1_hdmi_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    27.471 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       1.570    29.041    HDMI_block0/hdmi_block_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X13Y1          FDRE                                         r  HDMI_block0/hdmi_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y1          FDRE (Prop_fdre_C_Q)         0.456    29.497 r  HDMI_block0/hdmi_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          1.741    31.238    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aresetn
    SLICE_X42Y14         LUT1 (Prop_lut1_I0_O)        0.124    31.362 f  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_1/O
                         net (fo=19611, routed)       6.840    38.202    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/vs_reg_0
    SLICE_X13Y136        FDCE                                         f  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/hc_reg[6]_rep__11/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       1.457    41.457    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=254, routed)         1.610    41.610    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/clk_out1
    SLICE_X13Y136        FDCE                                         r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/hc_reg[6]_rep__11/C
                         clock pessimism              0.000    41.610    
                         clock uncertainty           -0.236    41.374    
    SLICE_X13Y136        FDCE (Recov_fdce_C_CLR)     -0.405    40.969    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/hc_reg[6]_rep__11
  -------------------------------------------------------------------
                         required time                         40.969    
                         arrival time                         -38.202    
  -------------------------------------------------------------------
                         slack                                  2.767    

Slack (MET) :             2.767ns  (required time - arrival time)
  Source:                 HDMI_block0/hdmi_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/hc_reg[6]_rep__12/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_hdmi_block_clk_wiz_1_0_1 rise@30.000ns)
  Data Path Delay:        9.161ns  (logic 0.580ns (6.331%)  route 8.581ns (93.669%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.569ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.610ns = ( 41.610 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.959ns = ( 29.041 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_block_clk_wiz_1_0_1 rise edge)
                                                     30.000    30.000 r  
    N15                                               0.000    30.000 r  Clk (IN)
                         net (fo=0)                   0.000    30.000    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440    31.440 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.673    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1_hdmi_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    25.709 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    27.375    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_out1_hdmi_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    27.471 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       1.570    29.041    HDMI_block0/hdmi_block_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X13Y1          FDRE                                         r  HDMI_block0/hdmi_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y1          FDRE (Prop_fdre_C_Q)         0.456    29.497 r  HDMI_block0/hdmi_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          1.741    31.238    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aresetn
    SLICE_X42Y14         LUT1 (Prop_lut1_I0_O)        0.124    31.362 f  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_1/O
                         net (fo=19611, routed)       6.840    38.202    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/vs_reg_0
    SLICE_X13Y136        FDCE                                         f  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/hc_reg[6]_rep__12/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       1.457    41.457    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=254, routed)         1.610    41.610    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/clk_out1
    SLICE_X13Y136        FDCE                                         r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/hc_reg[6]_rep__12/C
                         clock pessimism              0.000    41.610    
                         clock uncertainty           -0.236    41.374    
    SLICE_X13Y136        FDCE (Recov_fdce_C_CLR)     -0.405    40.969    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/hc_reg[6]_rep__12
  -------------------------------------------------------------------
                         required time                         40.969    
                         arrival time                         -38.202    
  -------------------------------------------------------------------
                         slack                                  2.767    

Slack (MET) :             2.768ns  (required time - arrival time)
  Source:                 HDMI_block0/hdmi_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/dout_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_hdmi_block_clk_wiz_1_0_1 rise@30.000ns)
  Data Path Delay:        9.058ns  (logic 0.580ns (6.403%)  route 8.478ns (93.597%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.467ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.508ns = ( 41.508 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.959ns = ( 29.041 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_block_clk_wiz_1_0_1 rise edge)
                                                     30.000    30.000 r  
    N15                                               0.000    30.000 r  Clk (IN)
                         net (fo=0)                   0.000    30.000    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440    31.440 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.673    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1_hdmi_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    25.709 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    27.375    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_out1_hdmi_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    27.471 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       1.570    29.041    HDMI_block0/hdmi_block_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X13Y1          FDRE                                         r  HDMI_block0/hdmi_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y1          FDRE (Prop_fdre_C_Q)         0.456    29.497 r  HDMI_block0/hdmi_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          1.778    31.275    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/lopt
    SLICE_X15Y4          LUT2 (Prop_lut2_I0_O)        0.124    31.399 f  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          6.700    38.099    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/AR[0]
    SLICE_X1Y20          FDCE                                         f  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/dout_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       1.457    41.457    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=254, routed)         1.508    41.508    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/pix_clk
    SLICE_X1Y20          FDCE                                         r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/dout_reg[3]/C
                         clock pessimism              0.000    41.508    
                         clock uncertainty           -0.236    41.272    
    SLICE_X1Y20          FDCE (Recov_fdce_C_CLR)     -0.405    40.867    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/dout_reg[3]
  -------------------------------------------------------------------
                         required time                         40.867    
                         arrival time                         -38.099    
  -------------------------------------------------------------------
                         slack                                  2.768    

Slack (MET) :             2.768ns  (required time - arrival time)
  Source:                 HDMI_block0/hdmi_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/dout_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_hdmi_block_clk_wiz_1_0_1 rise@30.000ns)
  Data Path Delay:        9.058ns  (logic 0.580ns (6.403%)  route 8.478ns (93.597%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.467ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.508ns = ( 41.508 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.959ns = ( 29.041 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_block_clk_wiz_1_0_1 rise edge)
                                                     30.000    30.000 r  
    N15                                               0.000    30.000 r  Clk (IN)
                         net (fo=0)                   0.000    30.000    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440    31.440 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.673    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1_hdmi_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    25.709 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    27.375    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_out1_hdmi_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    27.471 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       1.570    29.041    HDMI_block0/hdmi_block_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X13Y1          FDRE                                         r  HDMI_block0/hdmi_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y1          FDRE (Prop_fdre_C_Q)         0.456    29.497 r  HDMI_block0/hdmi_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          1.778    31.275    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/lopt
    SLICE_X15Y4          LUT2 (Prop_lut2_I0_O)        0.124    31.399 f  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          6.700    38.099    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/AR[0]
    SLICE_X1Y20          FDCE                                         f  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/dout_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       1.457    41.457    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=254, routed)         1.508    41.508    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/pix_clk
    SLICE_X1Y20          FDCE                                         r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/dout_reg[8]/C
                         clock pessimism              0.000    41.508    
                         clock uncertainty           -0.236    41.272    
    SLICE_X1Y20          FDCE (Recov_fdce_C_CLR)     -0.405    40.867    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/dout_reg[8]
  -------------------------------------------------------------------
                         required time                         40.867    
                         arrival time                         -38.099    
  -------------------------------------------------------------------
                         slack                                  2.768    

Slack (MET) :             2.768ns  (required time - arrival time)
  Source:                 HDMI_block0/hdmi_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/dout_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_hdmi_block_clk_wiz_1_0_1 rise@30.000ns)
  Data Path Delay:        9.058ns  (logic 0.580ns (6.403%)  route 8.478ns (93.597%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.467ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.508ns = ( 41.508 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.959ns = ( 29.041 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_block_clk_wiz_1_0_1 rise edge)
                                                     30.000    30.000 r  
    N15                                               0.000    30.000 r  Clk (IN)
                         net (fo=0)                   0.000    30.000    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440    31.440 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.673    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1_hdmi_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    25.709 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    27.375    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_out1_hdmi_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    27.471 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       1.570    29.041    HDMI_block0/hdmi_block_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X13Y1          FDRE                                         r  HDMI_block0/hdmi_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y1          FDRE (Prop_fdre_C_Q)         0.456    29.497 r  HDMI_block0/hdmi_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          1.778    31.275    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/lopt
    SLICE_X15Y4          LUT2 (Prop_lut2_I0_O)        0.124    31.399 f  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          6.700    38.099    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/AR[0]
    SLICE_X1Y20          FDCE                                         f  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/dout_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       1.457    41.457    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=254, routed)         1.508    41.508    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/pix_clk
    SLICE_X1Y20          FDCE                                         r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/dout_reg[4]/C
                         clock pessimism              0.000    41.508    
                         clock uncertainty           -0.236    41.272    
    SLICE_X1Y20          FDCE (Recov_fdce_C_CLR)     -0.405    40.867    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/dout_reg[4]
  -------------------------------------------------------------------
                         required time                         40.867    
                         arrival time                         -38.099    
  -------------------------------------------------------------------
                         slack                                  2.768    

Slack (MET) :             2.768ns  (required time - arrival time)
  Source:                 HDMI_block0/hdmi_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/dout_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_hdmi_block_clk_wiz_1_0_1 rise@30.000ns)
  Data Path Delay:        9.058ns  (logic 0.580ns (6.403%)  route 8.478ns (93.597%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.467ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.508ns = ( 41.508 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.959ns = ( 29.041 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_block_clk_wiz_1_0_1 rise edge)
                                                     30.000    30.000 r  
    N15                                               0.000    30.000 r  Clk (IN)
                         net (fo=0)                   0.000    30.000    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440    31.440 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.673    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1_hdmi_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    25.709 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    27.375    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_out1_hdmi_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    27.471 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       1.570    29.041    HDMI_block0/hdmi_block_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X13Y1          FDRE                                         r  HDMI_block0/hdmi_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y1          FDRE (Prop_fdre_C_Q)         0.456    29.497 r  HDMI_block0/hdmi_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          1.778    31.275    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/lopt
    SLICE_X15Y4          LUT2 (Prop_lut2_I0_O)        0.124    31.399 f  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          6.700    38.099    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/AR[0]
    SLICE_X1Y20          FDCE                                         f  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/dout_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       1.457    41.457    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=254, routed)         1.508    41.508    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/pix_clk
    SLICE_X1Y20          FDCE                                         r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/dout_reg[6]/C
                         clock pessimism              0.000    41.508    
                         clock uncertainty           -0.236    41.272    
    SLICE_X1Y20          FDCE (Recov_fdce_C_CLR)     -0.405    40.867    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/dout_reg[6]
  -------------------------------------------------------------------
                         required time                         40.867    
                         arrival time                         -38.099    
  -------------------------------------------------------------------
                         slack                                  2.768    

Slack (MET) :             2.773ns  (required time - arrival time)
  Source:                 HDMI_block0/hdmi_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/dout_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_hdmi_block_clk_wiz_1_0_1 rise@30.000ns)
  Data Path Delay:        9.046ns  (logic 0.580ns (6.411%)  route 8.466ns (93.589%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.461ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 41.502 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.959ns = ( 29.041 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_block_clk_wiz_1_0_1 rise edge)
                                                     30.000    30.000 r  
    N15                                               0.000    30.000 r  Clk (IN)
                         net (fo=0)                   0.000    30.000    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440    31.440 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.673    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1_hdmi_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    25.709 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    27.375    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_out1_hdmi_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    27.471 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       1.570    29.041    HDMI_block0/hdmi_block_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X13Y1          FDRE                                         r  HDMI_block0/hdmi_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y1          FDRE (Prop_fdre_C_Q)         0.456    29.497 r  HDMI_block0/hdmi_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          1.778    31.275    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/lopt
    SLICE_X15Y4          LUT2 (Prop_lut2_I0_O)        0.124    31.399 f  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          6.689    38.088    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/AR[0]
    SLICE_X0Y24          FDCE                                         f  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       1.457    41.457    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=254, routed)         1.502    41.502    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/pix_clk
    SLICE_X0Y24          FDCE                                         r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/dout_reg[0]/C
                         clock pessimism              0.000    41.502    
                         clock uncertainty           -0.236    41.266    
    SLICE_X0Y24          FDCE (Recov_fdce_C_CLR)     -0.405    40.861    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         40.861    
                         arrival time                         -38.088    
  -------------------------------------------------------------------
                         slack                                  2.773    

Slack (MET) :             2.773ns  (required time - arrival time)
  Source:                 HDMI_block0/hdmi_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/dout_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_hdmi_block_clk_wiz_1_0_1 rise@30.000ns)
  Data Path Delay:        9.046ns  (logic 0.580ns (6.411%)  route 8.466ns (93.589%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.461ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 41.502 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.959ns = ( 29.041 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_block_clk_wiz_1_0_1 rise edge)
                                                     30.000    30.000 r  
    N15                                               0.000    30.000 r  Clk (IN)
                         net (fo=0)                   0.000    30.000    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440    31.440 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.673    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1_hdmi_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    25.709 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    27.375    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_out1_hdmi_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    27.471 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       1.570    29.041    HDMI_block0/hdmi_block_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X13Y1          FDRE                                         r  HDMI_block0/hdmi_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y1          FDRE (Prop_fdre_C_Q)         0.456    29.497 r  HDMI_block0/hdmi_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          1.778    31.275    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/lopt
    SLICE_X15Y4          LUT2 (Prop_lut2_I0_O)        0.124    31.399 f  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          6.689    38.088    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/AR[0]
    SLICE_X0Y24          FDCE                                         f  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/dout_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       1.457    41.457    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=254, routed)         1.502    41.502    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/pix_clk
    SLICE_X0Y24          FDCE                                         r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/dout_reg[1]/C
                         clock pessimism              0.000    41.502    
                         clock uncertainty           -0.236    41.266    
    SLICE_X0Y24          FDCE (Recov_fdce_C_CLR)     -0.405    40.861    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/dout_reg[1]
  -------------------------------------------------------------------
                         required time                         40.861    
                         arrival time                         -38.088    
  -------------------------------------------------------------------
                         slack                                  2.773    

Slack (MET) :             2.773ns  (required time - arrival time)
  Source:                 HDMI_block0/hdmi_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/dout_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_hdmi_block_clk_wiz_1_0_1 rise@30.000ns)
  Data Path Delay:        9.046ns  (logic 0.580ns (6.411%)  route 8.466ns (93.589%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.461ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 41.502 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.959ns = ( 29.041 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_block_clk_wiz_1_0_1 rise edge)
                                                     30.000    30.000 r  
    N15                                               0.000    30.000 r  Clk (IN)
                         net (fo=0)                   0.000    30.000    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440    31.440 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.673    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1_hdmi_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    25.709 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    27.375    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_out1_hdmi_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    27.471 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       1.570    29.041    HDMI_block0/hdmi_block_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X13Y1          FDRE                                         r  HDMI_block0/hdmi_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y1          FDRE (Prop_fdre_C_Q)         0.456    29.497 r  HDMI_block0/hdmi_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          1.778    31.275    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/lopt
    SLICE_X15Y4          LUT2 (Prop_lut2_I0_O)        0.124    31.399 f  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          6.689    38.088    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/AR[0]
    SLICE_X0Y24          FDCE                                         f  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/dout_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       1.457    41.457    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=254, routed)         1.502    41.502    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/pix_clk
    SLICE_X0Y24          FDCE                                         r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/dout_reg[2]/C
                         clock pessimism              0.000    41.502    
                         clock uncertainty           -0.236    41.266    
    SLICE_X0Y24          FDCE (Recov_fdce_C_CLR)     -0.405    40.861    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/dout_reg[2]
  -------------------------------------------------------------------
                         required time                         40.861    
                         arrival time                         -38.088    
  -------------------------------------------------------------------
                         slack                                  2.773    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.467ns  (arrival time - required time)
  Source:                 HDMI_block0/hdmi_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/hc_reg[6]_rep__26/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_hdmi_block_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.060ns  (logic 0.186ns (9.030%)  route 1.874ns (90.970%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.449ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.816ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1_hdmi_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_out1_hdmi_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       0.567    -0.632    HDMI_block0/hdmi_block_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X13Y1          FDRE                                         r  HDMI_block0/hdmi_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.491 r  HDMI_block0/hdmi_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          0.758     0.267    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aresetn
    SLICE_X42Y14         LUT1 (Prop_lut1_I0_O)        0.045     0.312 f  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_1/O
                         net (fo=19611, routed)       1.116     1.428    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/vs_reg_0
    SLICE_X39Y77         FDCE                                         f  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/hc_reg[6]_rep__26/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       0.817     0.817    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=254, routed)         0.816     0.816    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/clk_out1
    SLICE_X39Y77         FDCE                                         r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/hc_reg[6]_rep__26/C
                         clock pessimism              0.000     0.816    
                         clock uncertainty            0.236     1.053    
    SLICE_X39Y77         FDCE (Remov_fdce_C_CLR)     -0.092     0.961    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/hc_reg[6]_rep__26
  -------------------------------------------------------------------
                         required time                         -0.961    
                         arrival time                           1.428    
  -------------------------------------------------------------------
                         slack                                  0.467    

Slack (MET) :             0.547ns  (arrival time - required time)
  Source:                 HDMI_block0/hdmi_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/hc_reg[6]_rep__30/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_hdmi_block_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.154ns  (logic 0.186ns (8.637%)  route 1.968ns (91.363%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.463ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1_hdmi_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_out1_hdmi_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       0.567    -0.632    HDMI_block0/hdmi_block_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X13Y1          FDRE                                         r  HDMI_block0/hdmi_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.491 r  HDMI_block0/hdmi_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          0.758     0.267    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aresetn
    SLICE_X42Y14         LUT1 (Prop_lut1_I0_O)        0.045     0.312 f  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_1/O
                         net (fo=19611, routed)       1.210     1.521    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/vs_reg_0
    SLICE_X41Y39         FDCE                                         f  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/hc_reg[6]_rep__30/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       0.817     0.817    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=254, routed)         0.831     0.831    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/clk_out1
    SLICE_X41Y39         FDCE                                         r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/hc_reg[6]_rep__30/C
                         clock pessimism              0.000     0.831    
                         clock uncertainty            0.236     1.067    
    SLICE_X41Y39         FDCE (Remov_fdce_C_CLR)     -0.092     0.975    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/hc_reg[6]_rep__30
  -------------------------------------------------------------------
                         required time                         -0.975    
                         arrival time                           1.521    
  -------------------------------------------------------------------
                         slack                                  0.547    

Slack (MET) :             0.550ns  (arrival time - required time)
  Source:                 HDMI_block0/hdmi_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/hc_reg[5]_rep__15/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_hdmi_block_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.205ns  (logic 0.186ns (8.437%)  route 2.019ns (91.563%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.486ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1_hdmi_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_out1_hdmi_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       0.567    -0.632    HDMI_block0/hdmi_block_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X13Y1          FDRE                                         r  HDMI_block0/hdmi_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.491 r  HDMI_block0/hdmi_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          0.758     0.267    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aresetn
    SLICE_X42Y14         LUT1 (Prop_lut1_I0_O)        0.045     0.312 f  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_1/O
                         net (fo=19611, routed)       1.261     1.572    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/vs_reg_0
    SLICE_X6Y30          FDCE                                         f  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/hc_reg[5]_rep__15/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       0.817     0.817    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=254, routed)         0.854     0.854    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/clk_out1
    SLICE_X6Y30          FDCE                                         r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/hc_reg[5]_rep__15/C
                         clock pessimism              0.000     0.854    
                         clock uncertainty            0.236     1.090    
    SLICE_X6Y30          FDCE (Remov_fdce_C_CLR)     -0.067     1.023    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/hc_reg[5]_rep__15
  -------------------------------------------------------------------
                         required time                         -1.023    
                         arrival time                           1.572    
  -------------------------------------------------------------------
                         slack                                  0.550    

Slack (MET) :             0.550ns  (arrival time - required time)
  Source:                 HDMI_block0/hdmi_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/hc_reg[5]_rep__16/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_hdmi_block_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.205ns  (logic 0.186ns (8.437%)  route 2.019ns (91.563%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.486ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1_hdmi_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_out1_hdmi_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       0.567    -0.632    HDMI_block0/hdmi_block_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X13Y1          FDRE                                         r  HDMI_block0/hdmi_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.491 r  HDMI_block0/hdmi_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          0.758     0.267    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aresetn
    SLICE_X42Y14         LUT1 (Prop_lut1_I0_O)        0.045     0.312 f  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_1/O
                         net (fo=19611, routed)       1.261     1.572    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/vs_reg_0
    SLICE_X6Y30          FDCE                                         f  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/hc_reg[5]_rep__16/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       0.817     0.817    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=254, routed)         0.854     0.854    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/clk_out1
    SLICE_X6Y30          FDCE                                         r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/hc_reg[5]_rep__16/C
                         clock pessimism              0.000     0.854    
                         clock uncertainty            0.236     1.090    
    SLICE_X6Y30          FDCE (Remov_fdce_C_CLR)     -0.067     1.023    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/hc_reg[5]_rep__16
  -------------------------------------------------------------------
                         required time                         -1.023    
                         arrival time                           1.572    
  -------------------------------------------------------------------
                         slack                                  0.550    

Slack (MET) :             0.550ns  (arrival time - required time)
  Source:                 HDMI_block0/hdmi_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/hc_reg[5]_rep__18/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_hdmi_block_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.205ns  (logic 0.186ns (8.437%)  route 2.019ns (91.563%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.486ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1_hdmi_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_out1_hdmi_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       0.567    -0.632    HDMI_block0/hdmi_block_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X13Y1          FDRE                                         r  HDMI_block0/hdmi_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.491 r  HDMI_block0/hdmi_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          0.758     0.267    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aresetn
    SLICE_X42Y14         LUT1 (Prop_lut1_I0_O)        0.045     0.312 f  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_1/O
                         net (fo=19611, routed)       1.261     1.572    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/vs_reg_0
    SLICE_X6Y30          FDCE                                         f  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/hc_reg[5]_rep__18/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       0.817     0.817    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=254, routed)         0.854     0.854    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/clk_out1
    SLICE_X6Y30          FDCE                                         r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/hc_reg[5]_rep__18/C
                         clock pessimism              0.000     0.854    
                         clock uncertainty            0.236     1.090    
    SLICE_X6Y30          FDCE (Remov_fdce_C_CLR)     -0.067     1.023    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/hc_reg[5]_rep__18
  -------------------------------------------------------------------
                         required time                         -1.023    
                         arrival time                           1.572    
  -------------------------------------------------------------------
                         slack                                  0.550    

Slack (MET) :             0.550ns  (arrival time - required time)
  Source:                 HDMI_block0/hdmi_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/hc_reg[6]_rep__33/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_hdmi_block_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.205ns  (logic 0.186ns (8.437%)  route 2.019ns (91.563%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.486ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1_hdmi_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_out1_hdmi_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       0.567    -0.632    HDMI_block0/hdmi_block_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X13Y1          FDRE                                         r  HDMI_block0/hdmi_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.491 r  HDMI_block0/hdmi_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          0.758     0.267    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aresetn
    SLICE_X42Y14         LUT1 (Prop_lut1_I0_O)        0.045     0.312 f  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_1/O
                         net (fo=19611, routed)       1.261     1.572    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/vs_reg_0
    SLICE_X6Y30          FDCE                                         f  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/hc_reg[6]_rep__33/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       0.817     0.817    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=254, routed)         0.854     0.854    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/clk_out1
    SLICE_X6Y30          FDCE                                         r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/hc_reg[6]_rep__33/C
                         clock pessimism              0.000     0.854    
                         clock uncertainty            0.236     1.090    
    SLICE_X6Y30          FDCE (Remov_fdce_C_CLR)     -0.067     1.023    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/hc_reg[6]_rep__33
  -------------------------------------------------------------------
                         required time                         -1.023    
                         arrival time                           1.572    
  -------------------------------------------------------------------
                         slack                                  0.550    

Slack (MET) :             0.612ns  (arrival time - required time)
  Source:                 HDMI_block0/hdmi_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/hc_reg[5]_rep__20/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_hdmi_block_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.207ns  (logic 0.186ns (8.429%)  route 2.021ns (91.571%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.451ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1_hdmi_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_out1_hdmi_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       0.567    -0.632    HDMI_block0/hdmi_block_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X13Y1          FDRE                                         r  HDMI_block0/hdmi_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.491 r  HDMI_block0/hdmi_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          0.758     0.267    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aresetn
    SLICE_X42Y14         LUT1 (Prop_lut1_I0_O)        0.045     0.312 f  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_1/O
                         net (fo=19611, routed)       1.263     1.575    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/vs_reg_0
    SLICE_X35Y28         FDCE                                         f  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/hc_reg[5]_rep__20/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       0.817     0.817    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=254, routed)         0.819     0.819    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/clk_out1
    SLICE_X35Y28         FDCE                                         r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/hc_reg[5]_rep__20/C
                         clock pessimism              0.000     0.819    
                         clock uncertainty            0.236     1.055    
    SLICE_X35Y28         FDCE (Remov_fdce_C_CLR)     -0.092     0.963    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/hc_reg[5]_rep__20
  -------------------------------------------------------------------
                         required time                         -0.963    
                         arrival time                           1.575    
  -------------------------------------------------------------------
                         slack                                  0.612    

Slack (MET) :             0.612ns  (arrival time - required time)
  Source:                 HDMI_block0/hdmi_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/hc_reg[6]_rep__28/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_hdmi_block_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.207ns  (logic 0.186ns (8.429%)  route 2.021ns (91.571%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.451ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1_hdmi_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_out1_hdmi_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       0.567    -0.632    HDMI_block0/hdmi_block_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X13Y1          FDRE                                         r  HDMI_block0/hdmi_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.491 r  HDMI_block0/hdmi_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          0.758     0.267    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aresetn
    SLICE_X42Y14         LUT1 (Prop_lut1_I0_O)        0.045     0.312 f  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_1/O
                         net (fo=19611, routed)       1.263     1.575    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/vs_reg_0
    SLICE_X35Y28         FDCE                                         f  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/hc_reg[6]_rep__28/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       0.817     0.817    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=254, routed)         0.819     0.819    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/clk_out1
    SLICE_X35Y28         FDCE                                         r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/hc_reg[6]_rep__28/C
                         clock pessimism              0.000     0.819    
                         clock uncertainty            0.236     1.055    
    SLICE_X35Y28         FDCE (Remov_fdce_C_CLR)     -0.092     0.963    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/hc_reg[6]_rep__28
  -------------------------------------------------------------------
                         required time                         -0.963    
                         arrival time                           1.575    
  -------------------------------------------------------------------
                         slack                                  0.612    

Slack (MET) :             0.612ns  (arrival time - required time)
  Source:                 HDMI_block0/hdmi_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/hc_reg[6]_rep__55/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_hdmi_block_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.207ns  (logic 0.186ns (8.429%)  route 2.021ns (91.571%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.451ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1_hdmi_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_out1_hdmi_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       0.567    -0.632    HDMI_block0/hdmi_block_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X13Y1          FDRE                                         r  HDMI_block0/hdmi_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.491 r  HDMI_block0/hdmi_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          0.758     0.267    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aresetn
    SLICE_X42Y14         LUT1 (Prop_lut1_I0_O)        0.045     0.312 f  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_1/O
                         net (fo=19611, routed)       1.263     1.575    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/vs_reg_0
    SLICE_X35Y28         FDCE                                         f  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/hc_reg[6]_rep__55/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       0.817     0.817    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=254, routed)         0.819     0.819    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/clk_out1
    SLICE_X35Y28         FDCE                                         r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/hc_reg[6]_rep__55/C
                         clock pessimism              0.000     0.819    
                         clock uncertainty            0.236     1.055    
    SLICE_X35Y28         FDCE (Remov_fdce_C_CLR)     -0.092     0.963    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/hc_reg[6]_rep__55
  -------------------------------------------------------------------
                         required time                         -0.963    
                         arrival time                           1.575    
  -------------------------------------------------------------------
                         slack                                  0.612    

Slack (MET) :             0.621ns  (arrival time - required time)
  Source:                 HDMI_block0/hdmi_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/hc_reg[5]_rep__29/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_hdmi_block_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.278ns  (logic 0.186ns (8.163%)  route 2.092ns (91.837%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.489ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1_hdmi_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_out1_hdmi_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       0.567    -0.632    HDMI_block0/hdmi_block_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X13Y1          FDRE                                         r  HDMI_block0/hdmi_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.491 r  HDMI_block0/hdmi_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          0.758     0.267    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aresetn
    SLICE_X42Y14         LUT1 (Prop_lut1_I0_O)        0.045     0.312 f  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_1/O
                         net (fo=19611, routed)       1.335     1.646    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/vs_reg_0
    SLICE_X6Y86          FDCE                                         f  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/hc_reg[5]_rep__29/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       0.817     0.817    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=254, routed)         0.856     0.856    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/clk_out1
    SLICE_X6Y86          FDCE                                         r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/hc_reg[5]_rep__29/C
                         clock pessimism              0.000     0.856    
                         clock uncertainty            0.236     1.093    
    SLICE_X6Y86          FDCE (Remov_fdce_C_CLR)     -0.067     1.026    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga/hc_reg[5]_rep__29
  -------------------------------------------------------------------
                         required time                         -1.026    
                         arrival time                           1.646    
  -------------------------------------------------------------------
                         slack                                  0.621    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Max Delay           148 Endpoints
Min Delay           148 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/D
                            (rising edge-triggered cell FDRE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.900ns  (logic 0.602ns (12.286%)  route 4.298ns (87.714%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=16, routed)          2.834     2.834    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_0_0
    SLICE_X49Y0          LUT4 (Prop_lut4_I0_O)        0.124     2.958 r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_i_3/O
                         net (fo=1, routed)           0.798     3.756    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_i_3_n_0
    SLICE_X48Y0          LUT4 (Prop_lut4_I0_O)        0.152     3.908 r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_i_2/O
                         net (fo=1, routed)           0.666     4.574    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_data_overrun_reg_2
    SLICE_X46Y1          LUT6 (Prop_lut6_I4_O)        0.326     4.900 r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_data_overrun_i_1/O
                         net (fo=1, routed)           0.000     4.900    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_32
    SLICE_X46Y1          FDRE                                         r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.423     1.423    HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.514 r  HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.449     2.963    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X46Y1          FDRE                                         r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/C

Slack:                    inf
  Source:                 HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.811ns  (logic 0.248ns (5.154%)  route 4.563ns (94.846%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=16, routed)          2.883     2.883    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_4
    SLICE_X42Y1          LUT6 (Prop_lut6_I5_O)        0.124     3.007 r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.152     4.158    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLICE_X50Y0          LUT3 (Prop_lut3_I2_O)        0.124     4.282 r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[1]_i_1/O
                         net (fo=1, routed)           0.529     4.811    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/p_0_in[1]
    SLICE_X51Y0          FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.423     1.423    HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.514 r  HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.453     2.967    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X51Y0          FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[1]/C

Slack:                    inf
  Source:                 HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.311ns  (logic 0.277ns (6.425%)  route 4.034ns (93.575%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=16, routed)          2.883     2.883    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_4
    SLICE_X42Y1          LUT6 (Prop_lut6_I5_O)        0.124     3.007 r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.152     4.158    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLICE_X50Y0          LUT5 (Prop_lut5_I3_O)        0.153     4.311 r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[3]_i_1/O
                         net (fo=1, routed)           0.000     4.311    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/p_0_in[3]
    SLICE_X50Y0          FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.423     1.423    HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.514 r  HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.453     2.967    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X50Y0          FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[3]/C

Slack:                    inf
  Source:                 HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.282ns  (logic 0.248ns (5.791%)  route 4.034ns (94.209%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=16, routed)          2.883     2.883    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_4
    SLICE_X42Y1          LUT6 (Prop_lut6_I5_O)        0.124     3.007 r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.152     4.158    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLICE_X50Y0          LUT4 (Prop_lut4_I2_O)        0.124     4.282 r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[2]_i_1/O
                         net (fo=1, routed)           0.000     4.282    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/p_0_in[2]
    SLICE_X50Y0          FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.423     1.423    HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.514 r  HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.453     2.967    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X50Y0          FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[2]/C

Slack:                    inf
  Source:                 HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.004ns  (logic 0.248ns (6.193%)  route 3.756ns (93.807%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=16, routed)          2.883     2.883    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_4
    SLICE_X42Y1          LUT6 (Prop_lut6_I5_O)        0.124     3.007 r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.874     3.880    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLICE_X50Y0          LUT6 (Prop_lut6_I4_O)        0.124     4.004 r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[5]_i_1/O
                         net (fo=1, routed)           0.000     4.004    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/p_0_in[5]
    SLICE_X50Y0          FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.423     1.423    HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.514 r  HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.453     2.967    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X50Y0          FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[5]/C

Slack:                    inf
  Source:                 HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.998ns  (logic 0.248ns (6.202%)  route 3.750ns (93.798%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=16, routed)          2.883     2.883    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_4
    SLICE_X42Y1          LUT6 (Prop_lut6_I5_O)        0.124     3.007 r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.868     3.874    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLICE_X50Y0          LUT2 (Prop_lut2_I0_O)        0.124     3.998 r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[0]_i_1/O
                         net (fo=1, routed)           0.000     3.998    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/p_0_in[0]
    SLICE_X50Y0          FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.423     1.423    HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.514 r  HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.453     2.967    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X50Y0          FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[0]/C

Slack:                    inf
  Source:                 HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.802ns  (logic 0.000ns (0.000%)  route 3.802ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          3.802     3.802    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Capture
    SLICE_X62Y6          FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.423     1.423    HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.514 r  HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.519     3.033    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X62Y6          FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[12]/C

Slack:                    inf
  Source:                 HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.802ns  (logic 0.000ns (0.000%)  route 3.802ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          3.802     3.802    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Capture
    SLICE_X62Y6          FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.423     1.423    HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.514 r  HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.519     3.033    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X62Y6          FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[1]/C

Slack:                    inf
  Source:                 HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.802ns  (logic 0.000ns (0.000%)  route 3.802ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          3.802     3.802    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Capture
    SLICE_X62Y6          FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.423     1.423    HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.514 r  HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.519     3.033    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X62Y6          FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[2]/C

Slack:                    inf
  Source:                 HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.802ns  (logic 0.000ns (0.000%)  route 3.802ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          3.802     3.802    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Capture
    SLICE_X62Y6          FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.423     1.423    HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.514 r  HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.519     3.033    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X62Y6          FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/CE
                            (rising edge-triggered cell FDPE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.590ns  (logic 0.000ns (0.000%)  route 0.590ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          0.590     0.590    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg_0
    SLICE_X36Y0          FDPE                                         r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.741     0.741    HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.770 r  HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.833     1.602    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X36Y0          FDPE                                         r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/C

Slack:                    inf
  Source:                 HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.683ns  (logic 0.045ns (6.591%)  route 0.638ns (93.409%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=16, routed)          0.638     0.638    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_0_0
    SLICE_X35Y2          LUT3 (Prop_lut3_I1_O)        0.045     0.683 r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.683    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_0_in__0[1]
    SLICE_X35Y2          FDRE                                         r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.741     0.741    HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.770 r  HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.832     1.601    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X35Y2          FDRE                                         r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[1]/C

Slack:                    inf
  Source:                 HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.723ns  (logic 0.045ns (6.226%)  route 0.678ns (93.774%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=16, routed)          0.678     0.678    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_0_0
    SLICE_X35Y2          LUT4 (Prop_lut4_I2_O)        0.045     0.723 r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.723    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_0_in__0[2]
    SLICE_X35Y2          FDRE                                         r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.741     0.741    HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.770 r  HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.832     1.601    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X35Y2          FDRE                                         r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[2]/C

Slack:                    inf
  Source:                 HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.723ns  (logic 0.045ns (6.226%)  route 0.678ns (93.774%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=16, routed)          0.678     0.678    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_0_0
    SLICE_X35Y2          LUT6 (Prop_lut6_I4_O)        0.045     0.723 r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count[4]_i_1/O
                         net (fo=1, routed)           0.000     0.723    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_0_in__0[4]
    SLICE_X35Y2          FDRE                                         r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.741     0.741    HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.770 r  HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.832     1.601    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X35Y2          FDRE                                         r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[4]/C

Slack:                    inf
  Source:                 HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.724ns  (logic 0.046ns (6.356%)  route 0.678ns (93.644%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=16, routed)          0.678     0.678    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_0_0
    SLICE_X35Y2          LUT5 (Prop_lut5_I3_O)        0.046     0.724 r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count[3]_i_1/O
                         net (fo=1, routed)           0.000     0.724    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_0_in__0[3]
    SLICE_X35Y2          FDRE                                         r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.741     0.741    HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.770 r  HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.832     1.601    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X35Y2          FDRE                                         r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[3]/C

Slack:                    inf
  Source:                 HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Write_Instr_Status.count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.728ns  (logic 0.045ns (6.183%)  route 0.683ns (93.817%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=16, routed)          0.683     0.683    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_0_0
    SLICE_X42Y2          LUT6 (Prop_lut6_I1_O)        0.045     0.728 r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Write_Instr_Status.count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.728    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Write_Instr_Status.count[0]_i_1_n_0
    SLICE_X42Y2          FDRE                                         r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Write_Instr_Status.count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.741     0.741    HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.770 r  HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.834     1.603    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X42Y2          FDRE                                         r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Write_Instr_Status.count_reg[0]/C

Slack:                    inf
  Source:                 HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Write_Instr_Status.count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.737ns  (logic 0.045ns (6.107%)  route 0.692ns (93.893%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=16, routed)          0.692     0.692    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_0_0
    SLICE_X42Y2          LUT6 (Prop_lut6_I0_O)        0.045     0.737 r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Write_Instr_Status.count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.737    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Write_Instr_Status.count[1]_i_1_n_0
    SLICE_X42Y2          FDRE                                         r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Write_Instr_Status.count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.741     0.741    HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.770 r  HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.834     1.603    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X42Y2          FDRE                                         r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Write_Instr_Status.count_reg[1]/C

Slack:                    inf
  Source:                 HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/D
                            (rising edge-triggered cell FDRE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.806ns  (logic 0.045ns (5.582%)  route 0.761ns (94.418%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          0.761     0.761    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_data_overrun_reg
    SLICE_X40Y0          LUT6 (Prop_lut6_I0_O)        0.045     0.806 r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_i_1/O
                         net (fo=1, routed)           0.000     0.806    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_33
    SLICE_X40Y0          FDRE                                         r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.741     0.741    HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.770 r  HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.834     1.603    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X40Y0          FDRE                                         r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C

Slack:                    inf
  Source:                 HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.815ns  (logic 0.045ns (5.520%)  route 0.770ns (94.480%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          0.770     0.770    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg_0
    SLICE_X45Y0          LUT3 (Prop_lut3_I1_O)        0.045     0.815 r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status[10]_i_1/O
                         net (fo=1, routed)           0.000     0.815    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_1_in[10]
    SLICE_X45Y0          FDRE                                         r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.741     0.741    HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.770 r  HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.835     1.604    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X45Y0          FDRE                                         r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]/C

Slack:                    inf
  Source:                 HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.818ns  (logic 0.045ns (5.499%)  route 0.773ns (94.501%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          0.773     0.773    HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X45Y0          LUT2 (Prop_lut2_I0_O)        0.045     0.818 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.completion_status[15]_i_2/O
                         net (fo=1, routed)           0.000     0.818    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[15]_0[0]
    SLICE_X45Y0          FDRE                                         r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.741     0.741    HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.770 r  HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.835     1.604    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X45Y0          FDRE                                         r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[15]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Max Delay            82 Endpoints
Min Delay            82 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
                            (rising edge-triggered cell FDRE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.223ns  (logic 1.793ns (19.441%)  route 7.430ns (80.558%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.962ns
    Source Clock Delay      (SCD):    3.301ns = ( 19.967 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.637    18.304    HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    18.400 f  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.567    19.967    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X40Y1          FDRE                                         r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y1          FDRE (Prop_fdre_C_Q)         0.459    20.426 f  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=12, routed)          1.032    21.458    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X39Y1          LUT3 (Prop_lut3_I2_O)        0.124    21.582 f  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.941    22.523    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X39Y1          LUT4 (Prop_lut4_I0_O)        0.124    22.647 f  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.171    23.818    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X45Y1          LUT5 (Prop_lut5_I4_O)        0.154    23.972 r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_i_1/O
                         net (fo=3, routed)           1.519    25.490    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Instr_Insert_Reg_En
    SLICE_X59Y0          LUT5 (Prop_lut5_I4_O)        0.327    25.817 r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_1/O
                         net (fo=1, routed)           1.252    27.069    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_0
    SLICE_X49Y1          LUT6 (Prop_lut6_I0_O)        0.124    27.193 r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0/O
                         net (fo=5, routed)           0.817    28.010    HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_TDO_0
    SLICE_X48Y0          LUT2 (Prop_lut2_I0_O)        0.154    28.164 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_2/O
                         net (fo=2, routed)           0.699    28.863    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg
    SLICE_X42Y2          LUT6 (Prop_lut6_I0_O)        0.327    29.190 r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_1/O
                         net (fo=1, routed)           0.000    29.190    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_30
    SLICE_X42Y2          FDRE                                         r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.423     1.423    HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.514 r  HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.448     2.962    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X42Y2          FDRE                                         r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/C

Slack:                    inf
  Source:                 HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
                            (rising edge-triggered cell FDRE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.212ns  (logic 1.793ns (19.465%)  route 7.419ns (80.535%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.962ns
    Source Clock Delay      (SCD):    3.301ns = ( 19.967 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.637    18.304    HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    18.400 f  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.567    19.967    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X40Y1          FDRE                                         r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y1          FDRE (Prop_fdre_C_Q)         0.459    20.426 f  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=12, routed)          1.032    21.458    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X39Y1          LUT3 (Prop_lut3_I2_O)        0.124    21.582 f  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.941    22.523    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X39Y1          LUT4 (Prop_lut4_I0_O)        0.124    22.647 f  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.171    23.818    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X45Y1          LUT5 (Prop_lut5_I4_O)        0.154    23.972 r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_i_1/O
                         net (fo=3, routed)           1.519    25.490    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Instr_Insert_Reg_En
    SLICE_X59Y0          LUT5 (Prop_lut5_I4_O)        0.327    25.817 r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_1/O
                         net (fo=1, routed)           1.252    27.069    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_0
    SLICE_X49Y1          LUT6 (Prop_lut6_I0_O)        0.124    27.193 r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0/O
                         net (fo=5, routed)           0.817    28.010    HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_TDO_0
    SLICE_X48Y0          LUT2 (Prop_lut2_I0_O)        0.154    28.164 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_2/O
                         net (fo=2, routed)           0.688    28.852    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg
    SLICE_X42Y2          LUT6 (Prop_lut6_I0_O)        0.327    29.179 r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_error_i_1/O
                         net (fo=1, routed)           0.000    29.179    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_31
    SLICE_X42Y2          FDRE                                         r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.423     1.423    HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.514 r  HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.448     2.962    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X42Y2          FDRE                                         r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/C

Slack:                    inf
  Source:                 HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/D
                            (rising edge-triggered cell FDRE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.183ns  (logic 1.436ns (17.550%)  route 6.747ns (82.450%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.963ns
    Source Clock Delay      (SCD):    3.301ns = ( 19.967 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.637    18.304    HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    18.400 f  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.567    19.967    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X40Y1          FDRE                                         r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y1          FDRE (Prop_fdre_C_Q)         0.459    20.426 r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=12, routed)          1.032    21.458    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X39Y1          LUT3 (Prop_lut3_I2_O)        0.124    21.582 r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.941    22.523    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X39Y1          LUT4 (Prop_lut4_I0_O)        0.124    22.647 r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.171    23.818    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X45Y1          LUT5 (Prop_lut5_I4_O)        0.154    23.972 f  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_i_1/O
                         net (fo=3, routed)           1.519    25.490    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Instr_Insert_Reg_En
    SLICE_X59Y0          LUT5 (Prop_lut5_I4_O)        0.327    25.817 f  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_1/O
                         net (fo=1, routed)           1.252    27.069    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_0
    SLICE_X49Y1          LUT6 (Prop_lut6_I0_O)        0.124    27.193 f  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0/O
                         net (fo=5, routed)           0.833    28.026    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_TDO_0
    SLICE_X46Y1          LUT6 (Prop_lut6_I0_O)        0.124    28.150 r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_data_overrun_i_1/O
                         net (fo=1, routed)           0.000    28.150    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_32
    SLICE_X46Y1          FDRE                                         r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.423     1.423    HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.514 r  HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.449     2.963    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X46Y1          FDRE                                         r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/C

Slack:                    inf
  Source:                 HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg/D
                            (rising edge-triggered cell FDRE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.449ns  (logic 1.188ns (21.801%)  route 4.261ns (78.199%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.033ns
    Source Clock Delay      (SCD):    3.301ns = ( 19.967 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.637    18.304    HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    18.400 f  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.567    19.967    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X40Y1          FDRE                                         r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y1          FDRE (Prop_fdre_C_Q)         0.459    20.426 f  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=12, routed)          1.032    21.458    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X39Y1          LUT3 (Prop_lut3_I2_O)        0.124    21.582 f  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.941    22.523    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X39Y1          LUT4 (Prop_lut4_I0_O)        0.124    22.647 f  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.171    23.818    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X45Y1          LUT5 (Prop_lut5_I4_O)        0.154    23.972 r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_i_1/O
                         net (fo=3, routed)           1.118    25.089    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Instr_Insert_Reg_En
    SLICE_X59Y0          LUT5 (Prop_lut5_I4_O)        0.327    25.416 r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Dbg_Instr_TCK_i_1/O
                         net (fo=1, routed)           0.000    25.416    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Dbg_Instr_TCK0
    SLICE_X59Y0          FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.423     1.423    HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.514 r  HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.519     3.033    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X59Y0          FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg/C

Slack:                    inf
  Source:                 HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg/D
                            (rising edge-triggered cell FDRE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.443ns  (logic 0.861ns (15.818%)  route 4.582ns (84.182%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.034ns
    Source Clock Delay      (SCD):    3.301ns = ( 19.967 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.637    18.304    HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    18.400 f  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.567    19.967    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X40Y1          FDRE                                         r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y1          FDRE (Prop_fdre_C_Q)         0.459    20.426 f  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=12, routed)          1.032    21.458    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X39Y1          LUT3 (Prop_lut3_I2_O)        0.124    21.582 f  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.941    22.523    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X39Y1          LUT4 (Prop_lut4_I0_O)        0.124    22.647 f  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.171    23.818    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X45Y1          LUT5 (Prop_lut5_I4_O)        0.154    23.972 r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_i_1/O
                         net (fo=3, routed)           1.439    25.410    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Instr_Insert_Reg_En
    SLICE_X63Y1          FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.423     1.423    HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.514 r  HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.520     3.034    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X63Y1          FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg/C

Slack:                    inf
  Source:                 HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[7].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
                            (rising edge-triggered cell SRLC16E clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.436ns  (logic 1.064ns (19.574%)  route 4.372ns (80.426%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.965ns
    Source Clock Delay      (SCD):    3.301ns = ( 19.967 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.637    18.304    HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    18.400 f  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.567    19.967    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X40Y1          FDRE                                         r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y1          FDRE (Prop_fdre_C_Q)         0.459    20.426 f  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=12, routed)          1.032    21.458    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X39Y1          LUT3 (Prop_lut3_I2_O)        0.124    21.582 f  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.941    22.523    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Reg_En[2]
    SLICE_X39Y1          LUT3 (Prop_lut3_I2_O)        0.154    22.677 f  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2/O
                         net (fo=1, routed)           0.825    23.502    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2_n_0
    SLICE_X42Y1          LUT6 (Prop_lut6_I5_O)        0.327    23.829 r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_1/O
                         net (fo=8, routed)           1.574    25.403    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[7].SRLC16E_I/which_pc__0
    SLICE_X56Y9          SRLC16E                                      r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[7].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.423     1.423    HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.514 r  HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.451     2.965    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[7].SRLC16E_I/Dbg_Clk
    SLICE_X56Y9          SRLC16E                                      r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[7].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK

Slack:                    inf
  Source:                 HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[6].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
                            (rising edge-triggered cell SRLC16E clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.296ns  (logic 1.064ns (20.091%)  route 4.232ns (79.909%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.966ns
    Source Clock Delay      (SCD):    3.301ns = ( 19.967 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.637    18.304    HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    18.400 f  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.567    19.967    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X40Y1          FDRE                                         r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y1          FDRE (Prop_fdre_C_Q)         0.459    20.426 f  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=12, routed)          1.032    21.458    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X39Y1          LUT3 (Prop_lut3_I2_O)        0.124    21.582 f  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.941    22.523    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Reg_En[2]
    SLICE_X39Y1          LUT3 (Prop_lut3_I2_O)        0.154    22.677 f  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2/O
                         net (fo=1, routed)           0.825    23.502    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2_n_0
    SLICE_X42Y1          LUT6 (Prop_lut6_I5_O)        0.327    23.829 r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_1/O
                         net (fo=8, routed)           1.434    25.263    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[6].SRLC16E_I/which_pc__0
    SLICE_X56Y8          SRLC16E                                      r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[6].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.423     1.423    HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.514 r  HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.452     2.966    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[6].SRLC16E_I/Dbg_Clk
    SLICE_X56Y8          SRLC16E                                      r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[6].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK

Slack:                    inf
  Source:                 HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
                            (rising edge-triggered cell SRLC16E clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.144ns  (logic 1.064ns (20.685%)  route 4.080ns (79.315%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.967ns
    Source Clock Delay      (SCD):    3.301ns = ( 19.967 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.637    18.304    HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    18.400 f  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.567    19.967    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X40Y1          FDRE                                         r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y1          FDRE (Prop_fdre_C_Q)         0.459    20.426 f  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=12, routed)          1.032    21.458    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X39Y1          LUT3 (Prop_lut3_I2_O)        0.124    21.582 f  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.941    22.523    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Reg_En[2]
    SLICE_X39Y1          LUT3 (Prop_lut3_I2_O)        0.154    22.677 f  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2/O
                         net (fo=1, routed)           0.825    23.502    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2_n_0
    SLICE_X42Y1          LUT6 (Prop_lut6_I5_O)        0.327    23.829 r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_1/O
                         net (fo=8, routed)           1.282    25.111    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/which_pc__0
    SLICE_X56Y6          SRLC16E                                      r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.423     1.423    HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.514 r  HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.453     2.967    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/Dbg_Clk
    SLICE_X56Y6          SRLC16E                                      r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK

Slack:                    inf
  Source:                 HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.131ns  (logic 1.067ns (20.794%)  route 4.064ns (79.206%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.966ns
    Source Clock Delay      (SCD):    3.300ns = ( 19.966 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.637    18.304    HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    18.400 f  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.566    19.966    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X39Y0          FDCE                                         r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y0          FDCE (Prop_fdce_C_Q)         0.459    20.425 r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          1.042    21.467    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X41Y1          LUT2 (Prop_lut2_I0_O)        0.152    21.619 r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Shift_0_INST_0_i_2/O
                         net (fo=7, routed)           1.174    22.794    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_0
    SLICE_X41Y1          LUT6 (Prop_lut6_I3_O)        0.332    23.126 r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.Data_Read_Status.count[0]_i_3/O
                         net (fo=2, routed)           1.091    24.217    HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.mb_data_overrun1__0
    SLICE_X47Y0          LUT3 (Prop_lut3_I2_O)        0.124    24.341 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.Data_Read_Status.count[0]_i_1/O
                         net (fo=6, routed)           0.756    25.097    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel
    SLICE_X49Y0          FDRE                                         r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.423     1.423    HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.514 r  HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.452     2.966    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X49Y0          FDRE                                         r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[0]/C

Slack:                    inf
  Source:                 HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.131ns  (logic 1.067ns (20.794%)  route 4.064ns (79.206%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.966ns
    Source Clock Delay      (SCD):    3.300ns = ( 19.966 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.637    18.304    HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    18.400 f  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.566    19.966    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X39Y0          FDCE                                         r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y0          FDCE (Prop_fdce_C_Q)         0.459    20.425 r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          1.042    21.467    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X41Y1          LUT2 (Prop_lut2_I0_O)        0.152    21.619 r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Shift_0_INST_0_i_2/O
                         net (fo=7, routed)           1.174    22.794    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_0
    SLICE_X41Y1          LUT6 (Prop_lut6_I3_O)        0.332    23.126 r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.Data_Read_Status.count[0]_i_3/O
                         net (fo=2, routed)           1.091    24.217    HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.mb_data_overrun1__0
    SLICE_X47Y0          LUT3 (Prop_lut3_I2_O)        0.124    24.341 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.Data_Read_Status.count[0]_i_1/O
                         net (fo=6, routed)           0.756    25.097    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel
    SLICE_X49Y0          FDRE                                         r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.423     1.423    HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.514 r  HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.452     2.966    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X49Y0          FDRE                                         r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/D
                            (rising edge-triggered cell FDRE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.437ns  (logic 0.209ns (47.796%)  route 0.228ns (52.204%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.402ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.603ns
    Source Clock Delay      (SCD):    1.202ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.612     0.612    HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.638 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.564     1.202    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X38Y0          FDRE                                         r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y0          FDRE (Prop_fdre_C_Q)         0.164     1.366 r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.228     1.594    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl
    SLICE_X40Y0          LUT6 (Prop_lut6_I2_O)        0.045     1.639 r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_i_1/O
                         net (fo=1, routed)           0.000     1.639    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_33
    SLICE_X40Y0          FDRE                                         r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.741     0.741    HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.770 r  HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.834     1.603    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X40Y0          FDRE                                         r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C

Slack:                    inf
  Source:                 HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                            (clock source 'HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/PRE
                            (removal check against rising-edge clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.485ns  (logic 0.071ns (4.782%)  route 1.414ns (95.218%))
  Logic Levels:           2  (BUFG=1 LUT6=1)
  Clock Path Skew:        1.602ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.602ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.612    17.279    HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    17.305 f  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.684    17.989    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X36Y0          LUT6 (Prop_lut6_I0_O)        0.045    18.034 f  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_i_2/O
                         net (fo=1, routed)           0.118    18.151    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Functional_Reset
    SLICE_X36Y0          FDPE                                         f  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.741     0.741    HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.770 r  HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.833     1.602    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X36Y0          FDPE                                         r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/C

Slack:                    inf
  Source:                 HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/D
                            (rising edge-triggered cell FDPE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.335ns  (logic 0.191ns (56.931%)  route 0.144ns (43.069%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.401ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.602ns
    Source Clock Delay      (SCD):    1.202ns = ( 17.868 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.612    17.279    HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    17.305 f  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.564    17.868    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X37Y1          FDCE                                         r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y1          FDCE (Prop_fdce_C_Q)         0.146    18.014 r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=8, routed)           0.144    18.159    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[2]
    SLICE_X36Y0          LUT5 (Prop_lut5_I0_O)        0.045    18.204 r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_i_1/O
                         net (fo=1, routed)           0.000    18.204    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n0
    SLICE_X36Y0          FDPE                                         r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.741     0.741    HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.770 r  HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.833     1.602    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X36Y0          FDPE                                         r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/C

Slack:                    inf
  Source:                 HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.555ns  (logic 0.191ns (34.408%)  route 0.364ns (65.592%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.401ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.602ns
    Source Clock Delay      (SCD):    1.202ns = ( 17.868 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.612    17.279    HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    17.305 f  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.564    17.868    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X37Y1          FDCE                                         r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y1          FDCE (Prop_fdce_C_Q)         0.146    18.014 f  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=8, routed)           0.176    18.191    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[2]
    SLICE_X37Y2          LUT6 (Prop_lut6_I0_O)        0.045    18.236 r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter[0]_i_1/O
                         net (fo=8, routed)           0.188    18.423    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0
    SLICE_X38Y2          FDRE                                         r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.741     0.741    HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.770 r  HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.833     1.602    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X38Y2          FDRE                                         r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/C

Slack:                    inf
  Source:                 HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.555ns  (logic 0.191ns (34.408%)  route 0.364ns (65.592%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.401ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.602ns
    Source Clock Delay      (SCD):    1.202ns = ( 17.868 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.612    17.279    HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    17.305 f  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.564    17.868    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X37Y1          FDCE                                         r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y1          FDCE (Prop_fdce_C_Q)         0.146    18.014 f  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=8, routed)           0.176    18.191    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[2]
    SLICE_X37Y2          LUT6 (Prop_lut6_I0_O)        0.045    18.236 r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter[0]_i_1/O
                         net (fo=8, routed)           0.188    18.423    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0
    SLICE_X38Y2          FDRE                                         r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.741     0.741    HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.770 r  HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.833     1.602    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X38Y2          FDRE                                         r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/C

Slack:                    inf
  Source:                 HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/R
                            (falling edge-triggered cell FDRE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.562ns  (logic 0.191ns (33.963%)  route 0.371ns (66.037%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.402ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.603ns = ( 18.270 - 16.667 ) 
    Source Clock Delay      (SCD):    1.202ns = ( 17.868 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.612    17.279    HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    17.305 f  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.564    17.868    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X39Y0          FDCE                                         r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y0          FDCE (Prop_fdce_C_Q)         0.146    18.014 f  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          0.182    18.197    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X39Y0          LUT1 (Prop_lut1_I0_O)        0.045    18.242 r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1__0/O
                         net (fo=2, routed)           0.189    18.431    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/D
    SLICE_X41Y1          FDRE                                         r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/R
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.741    17.407    HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    17.436 f  HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.834    18.270    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X41Y1          FDRE                                         r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)

Slack:                    inf
  Source:                 HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.568ns  (logic 0.191ns (33.635%)  route 0.377ns (66.365%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.402ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.603ns
    Source Clock Delay      (SCD):    1.202ns = ( 17.868 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.612    17.279    HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    17.305 f  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.564    17.868    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X39Y0          FDCE                                         r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y0          FDCE (Prop_fdce_C_Q)         0.146    18.014 f  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          0.189    18.204    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X41Y0          LUT6 (Prop_lut6_I1_O)        0.045    18.249 r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[9]_i_1/O
                         net (fo=10, routed)          0.187    18.436    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_9
    SLICE_X43Y0          FDRE                                         r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.741     0.741    HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.770 r  HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.834     1.603    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X43Y0          FDRE                                         r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[2]/C

Slack:                    inf
  Source:                 HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.568ns  (logic 0.191ns (33.635%)  route 0.377ns (66.365%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.402ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.603ns
    Source Clock Delay      (SCD):    1.202ns = ( 17.868 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.612    17.279    HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    17.305 f  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.564    17.868    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X39Y0          FDCE                                         r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y0          FDCE (Prop_fdce_C_Q)         0.146    18.014 f  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          0.189    18.204    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X41Y0          LUT6 (Prop_lut6_I1_O)        0.045    18.249 r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[9]_i_1/O
                         net (fo=10, routed)          0.187    18.436    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_9
    SLICE_X43Y0          FDRE                                         r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.741     0.741    HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.770 r  HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.834     1.603    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X43Y0          FDRE                                         r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[3]/C

Slack:                    inf
  Source:                 HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.568ns  (logic 0.191ns (33.608%)  route 0.377ns (66.392%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.402ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.603ns
    Source Clock Delay      (SCD):    1.202ns = ( 17.868 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.612    17.279    HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    17.305 f  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.564    17.868    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X39Y0          FDCE                                         r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y0          FDCE (Prop_fdce_C_Q)         0.146    18.014 f  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          0.189    18.204    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X41Y0          LUT6 (Prop_lut6_I1_O)        0.045    18.249 r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[9]_i_1/O
                         net (fo=10, routed)          0.188    18.437    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_9
    SLICE_X41Y0          FDRE                                         r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.741     0.741    HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.770 r  HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.834     1.603    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X41Y0          FDRE                                         r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[0]/C

Slack:                    inf
  Source:                 HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.568ns  (logic 0.191ns (33.608%)  route 0.377ns (66.392%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.402ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.603ns
    Source Clock Delay      (SCD):    1.202ns = ( 17.868 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.612    17.279    HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    17.305 f  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.564    17.868    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X39Y0          FDCE                                         r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y0          FDCE (Prop_fdce_C_Q)         0.146    18.014 f  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          0.189    18.204    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X41Y0          LUT6 (Prop_lut6_I1_O)        0.045    18.249 r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[9]_i_1/O
                         net (fo=10, routed)          0.188    18.437    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_9
    SLICE_X41Y0          FDRE                                         r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.741     0.741    HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.770 r  HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.834     1.603    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X41Y0          FDRE                                         r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_hdmi_block_clk_wiz_1_0_1
  To Clock:  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Max Delay            46 Endpoints
Min Delay            46 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[0].Operand_Select_Bit_I/Op1_Reg_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.117ns  (logic 1.736ns (55.700%)  route 1.381ns (44.300%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        3.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.964ns
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1_hdmi_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_out1_hdmi_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       1.635    -0.894    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[0].Operand_Select_Bit_I/Op1_Reg_DFF/Clk
    SLICE_X58Y10         FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[0].Operand_Select_Bit_I/Op1_Reg_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y10         FDRE (Prop_fdre_C_Q)         0.419    -0.475 f  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[0].Operand_Select_Bit_I/Op1_Reg_DFF/Using_FPGA.Native/Q
                         net (fo=19, routed)          1.381     0.906    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Zero_Detect_I/EX_Op1[29]
    SLICE_X54Y7          LUT6 (Prop_lut6_I1_O)        0.296     1.202 r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__4/i_/O
                         net (fo=1, routed)           0.000     1.202    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_3
    SLICE_X54Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.735 r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.735    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.852 r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.852    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY2/jump_Carry1
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.969 r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=2, routed)           0.000     1.969    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.iFetch_MuxCY_3/ifetch_carry2
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     2.223 r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.iFetch_MuxCY_3/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=1, routed)           0.000     2.223    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/IFetch
    SLICE_X54Y10         FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.423     1.423    HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.514 r  HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.450     2.964    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X54Y10         FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[25]/C

Slack:                    inf
  Source:                 HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.521ns  (logic 0.456ns (18.088%)  route 2.065ns (81.912%))
  Logic Levels:           0  
  Clock Path Skew:        3.992ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.033ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1_hdmi_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_out1_hdmi_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       1.570    -0.959    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X57Y7          FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y7          FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=430, routed)         2.065     1.562    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/reset_bool_for_rst
    SLICE_X59Y1          FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.423     1.423    HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.514 r  HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.519     3.033    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X59Y1          FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[17]/C

Slack:                    inf
  Source:                 HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/ex_Valid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.002ns  (logic 0.580ns (28.969%)  route 1.422ns (71.031%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.033ns
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1_hdmi_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_out1_hdmi_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       1.635    -0.894    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Clk
    SLICE_X61Y9          FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/ex_Valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y9          FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/ex_Valid_reg/Q
                         net (fo=28, routed)          1.422     0.985    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/ex_Valid
    SLICE_X62Y6          LUT5 (Prop_lut5_I1_O)        0.124     1.109 r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Serial_Dbg_Intf.status_reg[22]_i_1/O
                         net (fo=1, routed)           0.000     1.109    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/mem_Strobe
    SLICE_X62Y6          FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.423     1.423    HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.514 r  HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.519     3.033    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X62Y6          FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[22]/C

Slack:                    inf
  Source:                 HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.570ns  (logic 0.456ns (29.042%)  route 1.114ns (70.958%))
  Logic Levels:           0  
  Clock Path Skew:        3.925ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.967ns
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1_hdmi_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_out1_hdmi_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       1.571    -0.958    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X51Y4          FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y4          FDRE (Prop_fdre_C_Q)         0.456    -0.502 r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[31]/Q
                         net (fo=1, routed)           1.114     0.613    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[31]
    SLICE_X57Y3          FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.423     1.423    HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.514 r  HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.453     2.967    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X57Y3          FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[31]/C

Slack:                    inf
  Source:                 HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Full_32_bit_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.471ns  (logic 0.456ns (30.997%)  route 1.015ns (69.003%))
  Logic Levels:           0  
  Clock Path Skew:        3.926ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.968ns
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1_hdmi_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_out1_hdmi_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       1.571    -0.958    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X57Y5          FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Full_32_bit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y5          FDRE (Prop_fdre_C_Q)         0.456    -0.502 r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Full_32_bit_reg/Q
                         net (fo=1, routed)           1.015     0.514    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Full_32_bit
    SLICE_X57Y2          FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.423     1.423    HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.514 r  HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.454     2.968    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X57Y2          FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[18]/C

Slack:                    inf
  Source:                 HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.349ns  (logic 0.456ns (33.808%)  route 0.893ns (66.192%))
  Logic Levels:           0  
  Clock Path Skew:        3.990ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.032ns
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1_hdmi_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_out1_hdmi_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       1.571    -0.958    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X51Y6          FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y6          FDRE (Prop_fdre_C_Q)         0.456    -0.502 r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[13]/Q
                         net (fo=1, routed)           0.893     0.391    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[13]
    SLICE_X61Y5          FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.423     1.423    HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.514 r  HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.518     3.032    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X61Y5          FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[13]/C

Slack:                    inf
  Source:                 HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.272ns  (logic 0.456ns (35.858%)  route 0.816ns (64.142%))
  Logic Levels:           0  
  Clock Path Skew:        3.925ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.033ns
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1_hdmi_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_out1_hdmi_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       1.637    -0.892    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X63Y8          FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y8          FDRE (Prop_fdre_C_Q)         0.456    -0.436 r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[6]/Q
                         net (fo=1, routed)           0.816     0.380    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[6]
    SLICE_X63Y5          FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.423     1.423    HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.514 r  HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.519     3.033    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X63Y5          FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[6]/C

Slack:                    inf
  Source:                 HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.235ns  (logic 0.456ns (36.927%)  route 0.779ns (63.073%))
  Logic Levels:           0  
  Clock Path Skew:        3.925ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.033ns
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1_hdmi_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_out1_hdmi_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       1.637    -0.892    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X63Y8          FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y8          FDRE (Prop_fdre_C_Q)         0.456    -0.436 r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[2]/Q
                         net (fo=1, routed)           0.779     0.343    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[2]
    SLICE_X62Y6          FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.423     1.423    HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.514 r  HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.519     3.033    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X62Y6          FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[2]/C

Slack:                    inf
  Source:                 HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.239ns  (logic 0.518ns (41.801%)  route 0.721ns (58.199%))
  Logic Levels:           0  
  Clock Path Skew:        3.926ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.968ns
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1_hdmi_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_out1_hdmi_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       1.571    -0.958    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X54Y3          FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y3          FDRE (Prop_fdre_C_Q)         0.518    -0.440 r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[20]/Q
                         net (fo=1, routed)           0.721     0.282    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[20]
    SLICE_X57Y1          FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.423     1.423    HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.514 r  HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.454     2.968    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X57Y1          FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[20]/C

Slack:                    inf
  Source:                 HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.165ns  (logic 0.518ns (44.463%)  route 0.647ns (55.537%))
  Logic Levels:           0  
  Clock Path Skew:        3.925ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.033ns
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1_hdmi_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_out1_hdmi_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       1.637    -0.892    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X60Y5          FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y5          FDRE (Prop_fdre_C_Q)         0.518    -0.374 r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[28]/Q
                         net (fo=1, routed)           0.647     0.273    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[28]
    SLICE_X59Y1          FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.423     1.423    HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.514 r  HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.519     3.033    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X59Y1          FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[28]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.620ns  (logic 0.367ns (59.177%)  route 0.253ns (40.823%))
  Logic Levels:           0  
  Clock Path Skew:        4.881ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.388ns
    Source Clock Delay      (SCD):    -1.493ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1_hdmi_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_out1_hdmi_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       1.518    -1.493    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X61Y4          FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y4          FDRE (Prop_fdre_C_Q)         0.367    -1.126 r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[30]/Q
                         net (fo=1, routed)           0.253    -0.873    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[30]
    SLICE_X61Y3          FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.655     1.655    HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.751 r  HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.637     3.388    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X61Y3          FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[30]/C

Slack:                    inf
  Source:                 HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.630ns  (logic 0.367ns (58.239%)  route 0.263ns (41.761%))
  Logic Levels:           0  
  Clock Path Skew:        4.882ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.389ns
    Source Clock Delay      (SCD):    -1.493ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1_hdmi_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_out1_hdmi_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       1.518    -1.493    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X61Y6          FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y6          FDRE (Prop_fdre_C_Q)         0.367    -1.126 r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[3]/Q
                         net (fo=1, routed)           0.263    -0.863    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[3]
    SLICE_X63Y5          FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.655     1.655    HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.751 r  HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.638     3.389    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X63Y5          FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[3]/C

Slack:                    inf
  Source:                 HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.640ns  (logic 0.367ns (57.330%)  route 0.273ns (42.670%))
  Logic Levels:           0  
  Clock Path Skew:        4.880ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.388ns
    Source Clock Delay      (SCD):    -1.492ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1_hdmi_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_out1_hdmi_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       1.519    -1.492    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X62Y4          FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y4          FDRE (Prop_fdre_C_Q)         0.367    -1.125 r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[32]/Q
                         net (fo=2, routed)           0.273    -0.852    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[32]
    SLICE_X61Y3          FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.655     1.655    HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.751 r  HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.637     3.388    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X61Y3          FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[32]/C

Slack:                    inf
  Source:                 HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.644ns  (logic 0.367ns (56.987%)  route 0.277ns (43.013%))
  Logic Levels:           0  
  Clock Path Skew:        4.881ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.388ns
    Source Clock Delay      (SCD):    -1.493ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1_hdmi_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_out1_hdmi_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       1.518    -1.493    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X61Y4          FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y4          FDRE (Prop_fdre_C_Q)         0.367    -1.126 r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[29]/Q
                         net (fo=1, routed)           0.277    -0.849    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[29]
    SLICE_X61Y3          FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.655     1.655    HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.751 r  HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.637     3.388    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X61Y3          FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[29]/C

Slack:                    inf
  Source:                 HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.646ns  (logic 0.367ns (56.826%)  route 0.279ns (43.174%))
  Logic Levels:           0  
  Clock Path Skew:        4.881ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.389ns
    Source Clock Delay      (SCD):    -1.492ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1_hdmi_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_out1_hdmi_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       1.519    -1.492    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X58Y2          FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y2          FDRE (Prop_fdre_C_Q)         0.367    -1.125 r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[25]/Q
                         net (fo=1, routed)           0.279    -0.846    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[25]
    SLICE_X58Y1          FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.655     1.655    HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.751 r  HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.638     3.389    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X58Y1          FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[25]/C

Slack:                    inf
  Source:                 HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.650ns  (logic 0.367ns (56.481%)  route 0.283ns (43.519%))
  Logic Levels:           0  
  Clock Path Skew:        4.881ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.389ns
    Source Clock Delay      (SCD):    -1.492ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1_hdmi_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_out1_hdmi_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       1.519    -1.492    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X58Y2          FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y2          FDRE (Prop_fdre_C_Q)         0.367    -1.125 r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[27]/Q
                         net (fo=1, routed)           0.283    -0.842    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[27]
    SLICE_X58Y1          FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.655     1.655    HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.751 r  HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.638     3.389    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X58Y1          FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[27]/C

Slack:                    inf
  Source:                 HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.653ns  (logic 0.367ns (56.164%)  route 0.286ns (43.836%))
  Logic Levels:           0  
  Clock Path Skew:        4.881ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.389ns
    Source Clock Delay      (SCD):    -1.492ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1_hdmi_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_out1_hdmi_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       1.519    -1.492    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X58Y2          FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y2          FDRE (Prop_fdre_C_Q)         0.367    -1.125 r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[24]/Q
                         net (fo=1, routed)           0.286    -0.838    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[24]
    SLICE_X58Y1          FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.655     1.655    HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.751 r  HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.638     3.389    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X58Y1          FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[24]/C

Slack:                    inf
  Source:                 HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.664ns  (logic 0.367ns (55.274%)  route 0.297ns (44.726%))
  Logic Levels:           0  
  Clock Path Skew:        4.882ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.389ns
    Source Clock Delay      (SCD):    -1.493ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1_hdmi_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_out1_hdmi_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       1.518    -1.493    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X61Y6          FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y6          FDRE (Prop_fdre_C_Q)         0.367    -1.126 r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[8]/Q
                         net (fo=1, routed)           0.297    -0.829    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[8]
    SLICE_X63Y5          FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.655     1.655    HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.751 r  HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.638     3.389    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X63Y5          FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[8]/C

Slack:                    inf
  Source:                 HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/exception_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.instr_read_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.680ns  (logic 0.367ns (53.993%)  route 0.313ns (46.007%))
  Logic Levels:           0  
  Clock Path Skew:        4.880ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.388ns
    Source Clock Delay      (SCD):    -1.492ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1_hdmi_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_out1_hdmi_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       1.519    -1.492    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X62Y3          FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/exception_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y3          FDRE (Prop_fdre_C_Q)         0.367    -1.125 r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/exception_reg/Q
                         net (fo=2, routed)           0.313    -0.812    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.instr_rd_reg[1]
    SLICE_X61Y3          FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.instr_read_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.655     1.655    HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.751 r  HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.637     3.388    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X61Y3          FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.instr_read_reg_reg[1]/C

Slack:                    inf
  Source:                 HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg/D
                            (rising edge-triggered cell FDRE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.683ns  (logic 0.367ns (53.743%)  route 0.316ns (46.257%))
  Logic Levels:           0  
  Clock Path Skew:        4.881ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.390ns
    Source Clock Delay      (SCD):    -1.491ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1_hdmi_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_out1_hdmi_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       1.520    -1.491    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Clk
    SLICE_X63Y2          FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y2          FDRE (Prop_fdre_C_Q)         0.367    -1.124 r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/Q
                         net (fo=39, routed)          0.316    -0.808    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg_1
    SLICE_X63Y1          FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.655     1.655    HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.751 r  HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.639     3.390    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_stop_CPU/Dbg_Clk
    SLICE_X63Y1          FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Max Delay            28 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
                            (falling edge-triggered cell FDRE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.704ns  (logic 0.124ns (4.586%)  route 2.580ns (95.414%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.964     1.964    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X36Y1          LUT5 (Prop_lut5_I0_O)        0.124     2.088 r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.616     2.704    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X40Y1          FDRE                                         r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.401    18.068    HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    18.159 f  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.448    19.607    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X40Y1          FDRE                                         r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
                            (falling edge-triggered cell FDRE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.704ns  (logic 0.124ns (4.586%)  route 2.580ns (95.414%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.964     1.964    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X36Y1          LUT5 (Prop_lut5_I0_O)        0.124     2.088 r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.616     2.704    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X40Y1          FDRE                                         r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.401    18.068    HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    18.159 f  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.448    19.607    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X40Y1          FDRE                                         r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
                            (falling edge-triggered cell FDRE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.704ns  (logic 0.124ns (4.586%)  route 2.580ns (95.414%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.964     1.964    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X36Y1          LUT5 (Prop_lut5_I0_O)        0.124     2.088 r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.616     2.704    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X40Y1          FDRE                                         r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.401    18.068    HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    18.159 f  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.448    19.607    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X40Y1          FDRE                                         r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/CLR
                            (recovery check against rising-edge clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.679ns  (logic 0.124ns (4.629%)  route 2.555ns (95.371%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.953     1.953    HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X36Y1          LUT1 (Prop_lut1_I0_O)        0.124     2.077 f  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          0.602     2.679    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X36Y1          FDCE                                         f  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.401     1.401    HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.492 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.446     2.939    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X36Y1          FDCE                                         r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C

Slack:                    inf
  Source:                 HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/CLR
                            (recovery check against rising-edge clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.679ns  (logic 0.124ns (4.629%)  route 2.555ns (95.371%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.953     1.953    HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X36Y1          LUT1 (Prop_lut1_I0_O)        0.124     2.077 f  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          0.602     2.679    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X36Y1          FDCE                                         f  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.401     1.401    HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.492 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.446     2.939    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X36Y1          FDCE                                         r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C

Slack:                    inf
  Source:                 HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/CLR
                            (recovery check against rising-edge clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.679ns  (logic 0.124ns (4.629%)  route 2.555ns (95.371%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.953     1.953    HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X36Y1          LUT1 (Prop_lut1_I0_O)        0.124     2.077 f  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          0.602     2.679    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X36Y1          FDCE                                         f  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.401     1.401    HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.492 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.446     2.939    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X36Y1          FDCE                                         r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C

Slack:                    inf
  Source:                 HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/CLR
                            (recovery check against rising-edge clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.679ns  (logic 0.124ns (4.629%)  route 2.555ns (95.371%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.953     1.953    HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X36Y1          LUT1 (Prop_lut1_I0_O)        0.124     2.077 f  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          0.602     2.679    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X36Y1          FDCE                                         f  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.401     1.401    HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.492 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.446     2.939    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X36Y1          FDCE                                         r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C

Slack:                    inf
  Source:                 HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/CLR
                            (recovery check against rising-edge clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.674ns  (logic 0.124ns (4.637%)  route 2.550ns (95.363%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.953     1.953    HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X36Y1          LUT1 (Prop_lut1_I0_O)        0.124     2.077 f  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          0.598     2.674    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X37Y1          FDCE                                         f  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.401    18.068    HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    18.159 f  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.446    19.605    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X37Y1          FDCE                                         r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/CLR
                            (recovery check against rising-edge clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.674ns  (logic 0.124ns (4.637%)  route 2.550ns (95.363%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.953     1.953    HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X36Y1          LUT1 (Prop_lut1_I0_O)        0.124     2.077 f  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          0.598     2.674    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X37Y1          FDCE                                         f  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.401    18.068    HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    18.159 f  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.446    19.605    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X37Y1          FDCE                                         r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/CLR
                            (recovery check against rising-edge clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.674ns  (logic 0.124ns (4.637%)  route 2.550ns (95.363%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.953     1.953    HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X36Y1          LUT1 (Prop_lut1_I0_O)        0.124     2.077 f  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          0.598     2.674    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X37Y1          FDCE                                         f  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.401    18.068    HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    18.159 f  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.446    19.605    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X37Y1          FDCE                                         r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.880ns  (logic 0.042ns (4.774%)  route 0.838ns (95.226%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           0.779     0.779    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/SEL
    SLICE_X36Y1          LUT5 (Prop_lut5_I0_O)        0.042     0.821 r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1[3]_i_1/O
                         net (fo=4, routed)           0.059     0.880    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.MDM_SEL
    SLICE_X36Y1          FDCE                                         r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.716     0.716    HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.745 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.833     1.578    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X36Y1          FDCE                                         r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C

Slack:                    inf
  Source:                 HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.880ns  (logic 0.042ns (4.774%)  route 0.838ns (95.226%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           0.779     0.779    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/SEL
    SLICE_X36Y1          LUT5 (Prop_lut5_I0_O)        0.042     0.821 r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1[3]_i_1/O
                         net (fo=4, routed)           0.059     0.880    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.MDM_SEL
    SLICE_X36Y1          FDCE                                         r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.716     0.716    HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.745 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.833     1.578    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X36Y1          FDCE                                         r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C

Slack:                    inf
  Source:                 HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.880ns  (logic 0.042ns (4.774%)  route 0.838ns (95.226%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           0.779     0.779    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/SEL
    SLICE_X36Y1          LUT5 (Prop_lut5_I0_O)        0.042     0.821 r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1[3]_i_1/O
                         net (fo=4, routed)           0.059     0.880    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.MDM_SEL
    SLICE_X36Y1          FDCE                                         r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.716     0.716    HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.745 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.833     1.578    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X36Y1          FDCE                                         r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C

Slack:                    inf
  Source:                 HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.880ns  (logic 0.042ns (4.774%)  route 0.838ns (95.226%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           0.779     0.779    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/SEL
    SLICE_X36Y1          LUT5 (Prop_lut5_I0_O)        0.042     0.821 r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1[3]_i_1/O
                         net (fo=4, routed)           0.059     0.880    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.MDM_SEL
    SLICE_X36Y1          FDCE                                         r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.716     0.716    HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.745 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.833     1.578    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X36Y1          FDCE                                         r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C

Slack:                    inf
  Source:                 HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.935ns  (logic 0.045ns (4.814%)  route 0.890ns (95.186%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           0.779     0.779    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X36Y1          LUT5 (Prop_lut5_I0_O)        0.045     0.824 r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.111     0.935    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X39Y1          FDRE                                         r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.716    17.383    HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    17.412 f  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.833    18.244    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X39Y1          FDRE                                         r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
                            (falling edge-triggered cell FDRE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.935ns  (logic 0.045ns (4.814%)  route 0.890ns (95.186%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           0.779     0.779    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X36Y1          LUT5 (Prop_lut5_I0_O)        0.045     0.824 r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.111     0.935    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X39Y1          FDRE                                         r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.716    17.383    HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    17.412 f  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.833    18.244    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X39Y1          FDRE                                         r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
                            (falling edge-triggered cell FDRE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.935ns  (logic 0.045ns (4.814%)  route 0.890ns (95.186%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           0.779     0.779    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X36Y1          LUT5 (Prop_lut5_I0_O)        0.045     0.824 r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.111     0.935    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X39Y1          FDRE                                         r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.716    17.383    HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    17.412 f  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.833    18.244    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X39Y1          FDRE                                         r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
                            (falling edge-triggered cell FDRE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.935ns  (logic 0.045ns (4.814%)  route 0.890ns (95.186%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           0.779     0.779    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X36Y1          LUT5 (Prop_lut5_I0_O)        0.045     0.824 r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.111     0.935    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X39Y1          FDRE                                         r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.716    17.383    HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    17.412 f  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.833    18.244    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X39Y1          FDRE                                         r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
                            (falling edge-triggered cell FDRE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.935ns  (logic 0.045ns (4.814%)  route 0.890ns (95.186%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           0.779     0.779    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X36Y1          LUT5 (Prop_lut5_I0_O)        0.045     0.824 r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.111     0.935    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X39Y1          FDRE                                         r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.716    17.383    HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    17.412 f  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.833    18.244    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X39Y1          FDRE                                         r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.996ns  (logic 0.045ns (4.517%)  route 0.951ns (95.483%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           0.850     0.850    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/SEL
    SLICE_X37Y2          LUT6 (Prop_lut6_I4_O)        0.045     0.895 r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           0.101     0.996    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X39Y2          FDRE                                         r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.716     0.716    HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.745 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.833     1.578    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X39Y2          FDRE                                         r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Max Delay            46 Endpoints
Min Delay            46 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.254ns  (logic 0.854ns (16.255%)  route 4.400ns (83.745%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.012ns
    Source Clock Delay      (SCD):    3.318ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.655     1.655    HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.751 r  HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.567     3.318    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X40Y0          FDRE                                         r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y0          FDRE (Prop_fdre_C_Q)         0.456     3.774 r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          1.018     4.792    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X39Y1          LUT3 (Prop_lut3_I0_O)        0.124     4.916 f  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.941     5.857    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X39Y1          LUT4 (Prop_lut4_I0_O)        0.124     5.981 f  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.756     6.737    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X45Y1          LUT5 (Prop_lut5_I4_O)        0.150     6.887 r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.685     8.572    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X60Y0          FDCE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.401     1.401    HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.492 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.519     3.012    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X60Y0          FDCE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/C

Slack:                    inf
  Source:                 HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.114ns  (logic 0.854ns (16.700%)  route 4.260ns (83.300%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.012ns
    Source Clock Delay      (SCD):    3.318ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.655     1.655    HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.751 r  HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.567     3.318    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X40Y0          FDRE                                         r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y0          FDRE (Prop_fdre_C_Q)         0.456     3.774 r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          1.018     4.792    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X39Y1          LUT3 (Prop_lut3_I0_O)        0.124     4.916 f  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.941     5.857    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X39Y1          LUT4 (Prop_lut4_I0_O)        0.124     5.981 f  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.756     6.737    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X45Y1          LUT5 (Prop_lut5_I4_O)        0.150     6.887 r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.545     8.432    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X60Y1          FDCE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.401     1.401    HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.492 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.519     3.012    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X60Y1          FDCE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/C

Slack:                    inf
  Source:                 HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.947ns  (logic 0.854ns (17.264%)  route 4.093ns (82.736%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.011ns
    Source Clock Delay      (SCD):    3.318ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.655     1.655    HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.751 r  HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.567     3.318    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X40Y0          FDRE                                         r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y0          FDRE (Prop_fdre_C_Q)         0.456     3.774 r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          1.018     4.792    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X39Y1          LUT3 (Prop_lut3_I0_O)        0.124     4.916 f  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.941     5.857    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X39Y1          LUT4 (Prop_lut4_I0_O)        0.124     5.981 f  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.756     6.737    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X45Y1          LUT5 (Prop_lut5_I4_O)        0.150     6.887 r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.378     8.265    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X59Y5          FDCE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.401     1.401    HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.492 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.518     3.011    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X59Y5          FDCE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/C

Slack:                    inf
  Source:                 HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.816ns  (logic 0.854ns (17.734%)  route 3.962ns (82.266%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.011ns
    Source Clock Delay      (SCD):    3.318ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.655     1.655    HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.751 r  HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.567     3.318    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X40Y0          FDRE                                         r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y0          FDRE (Prop_fdre_C_Q)         0.456     3.774 r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          1.018     4.792    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X39Y1          LUT3 (Prop_lut3_I0_O)        0.124     4.916 f  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.941     5.857    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X39Y1          LUT4 (Prop_lut4_I0_O)        0.124     5.981 f  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.756     6.737    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X45Y1          LUT5 (Prop_lut5_I4_O)        0.150     6.887 r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.247     8.134    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X58Y4          FDCE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.401     1.401    HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.492 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.518     3.011    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X58Y4          FDCE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C

Slack:                    inf
  Source:                 HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.506ns  (logic 0.828ns (18.375%)  route 3.678ns (81.625%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.374ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.945ns
    Source Clock Delay      (SCD):    3.318ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.655     1.655    HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.751 r  HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.567     3.318    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X40Y0          FDRE                                         r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y0          FDRE (Prop_fdre_C_Q)         0.456     3.774 r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          1.018     4.792    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X39Y1          LUT3 (Prop_lut3_I0_O)        0.124     4.916 f  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.941     5.857    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X39Y1          LUT4 (Prop_lut4_I0_O)        0.124     5.981 f  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.171     7.151    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X45Y1          LUT5 (Prop_lut5_I4_O)        0.124     7.275 r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.549     7.824    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Command_Reg_En
    SLICE_X49Y1          FDCE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.401     1.401    HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.492 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.452     2.945    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X49Y1          FDCE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/C

Slack:                    inf
  Source:                 HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.506ns  (logic 0.828ns (18.375%)  route 3.678ns (81.625%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.374ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.945ns
    Source Clock Delay      (SCD):    3.318ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.655     1.655    HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.751 r  HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.567     3.318    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X40Y0          FDRE                                         r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y0          FDRE (Prop_fdre_C_Q)         0.456     3.774 r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          1.018     4.792    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X39Y1          LUT3 (Prop_lut3_I0_O)        0.124     4.916 f  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.941     5.857    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X39Y1          LUT4 (Prop_lut4_I0_O)        0.124     5.981 f  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.171     7.151    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X45Y1          LUT5 (Prop_lut5_I4_O)        0.124     7.275 r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.549     7.824    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Command_Reg_En
    SLICE_X49Y1          FDCE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.401     1.401    HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.492 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.452     2.945    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X49Y1          FDCE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/C

Slack:                    inf
  Source:                 HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.416ns  (logic 0.854ns (19.340%)  route 3.562ns (80.660%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.944ns
    Source Clock Delay      (SCD):    3.318ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.655     1.655    HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.751 r  HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.567     3.318    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X40Y0          FDRE                                         r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y0          FDRE (Prop_fdre_C_Q)         0.456     3.774 r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          1.018     4.792    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X39Y1          LUT3 (Prop_lut3_I0_O)        0.124     4.916 f  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.941     5.857    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X39Y1          LUT4 (Prop_lut4_I0_O)        0.124     5.981 f  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.756     6.737    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X45Y1          LUT5 (Prop_lut5_I4_O)        0.150     6.887 r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.847     7.734    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X49Y4          FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.401     1.401    HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.492 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.451     2.944    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X49Y4          FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C

Slack:                    inf
  Source:                 HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.416ns  (logic 0.854ns (19.340%)  route 3.562ns (80.660%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.944ns
    Source Clock Delay      (SCD):    3.318ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.655     1.655    HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.751 r  HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.567     3.318    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X40Y0          FDRE                                         r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y0          FDRE (Prop_fdre_C_Q)         0.456     3.774 r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          1.018     4.792    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X39Y1          LUT3 (Prop_lut3_I0_O)        0.124     4.916 f  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.941     5.857    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X39Y1          LUT4 (Prop_lut4_I0_O)        0.124     5.981 f  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.756     6.737    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X45Y1          LUT5 (Prop_lut5_I4_O)        0.150     6.887 r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.847     7.734    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X49Y4          FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.401     1.401    HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.492 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.451     2.944    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X49Y4          FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/C

Slack:                    inf
  Source:                 HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.416ns  (logic 0.854ns (19.340%)  route 3.562ns (80.660%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.944ns
    Source Clock Delay      (SCD):    3.318ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.655     1.655    HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.751 r  HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.567     3.318    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X40Y0          FDRE                                         r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y0          FDRE (Prop_fdre_C_Q)         0.456     3.774 r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          1.018     4.792    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X39Y1          LUT3 (Prop_lut3_I0_O)        0.124     4.916 f  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.941     5.857    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X39Y1          LUT4 (Prop_lut4_I0_O)        0.124     5.981 f  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.756     6.737    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X45Y1          LUT5 (Prop_lut5_I4_O)        0.150     6.887 r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.847     7.734    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X49Y4          FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.401     1.401    HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.492 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.451     2.944    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X49Y4          FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/C

Slack:                    inf
  Source:                 HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.970ns  (logic 0.854ns (21.511%)  route 3.116ns (78.489%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.942ns
    Source Clock Delay      (SCD):    3.318ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.655     1.655    HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.751 r  HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.567     3.318    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X40Y0          FDRE                                         r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y0          FDRE (Prop_fdre_C_Q)         0.456     3.774 r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          1.018     4.792    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X39Y1          LUT3 (Prop_lut3_I0_O)        0.124     4.916 f  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.941     5.857    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X39Y1          LUT4 (Prop_lut4_I0_O)        0.124     5.981 f  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.756     6.737    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X45Y1          LUT5 (Prop_lut5_I4_O)        0.150     6.887 r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.401     7.288    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X45Y1          FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.401     1.401    HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.492 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.449     2.942    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X45Y1          FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.893%)  route 0.116ns (45.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.578ns
    Source Clock Delay      (SCD):    1.231ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.642     0.642    HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.668 r  HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.564     1.231    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X37Y2          FDCE                                         r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y2          FDCE (Prop_fdce_C_Q)         0.141     1.372 r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[0]/Q
                         net (fo=1, routed)           0.116     1.488    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[0]
    SLICE_X36Y1          FDCE                                         r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.716     0.716    HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.745 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.833     1.578    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X36Y1          FDCE                                         r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C

Slack:                    inf
  Source:                 HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.571%)  route 0.122ns (46.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.578ns
    Source Clock Delay      (SCD):    1.231ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.642     0.642    HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.668 r  HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.564     1.231    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X37Y2          FDCE                                         r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y2          FDCE (Prop_fdce_C_Q)         0.141     1.372 r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/Q
                         net (fo=2, routed)           0.122     1.494    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[1]
    SLICE_X36Y1          FDCE                                         r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.716     0.716    HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.745 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.833     1.578    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X36Y1          FDCE                                         r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C

Slack:                    inf
  Source:                 HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.133%)  route 0.124ns (46.867%))
  Logic Levels:           0  
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.578ns
    Source Clock Delay      (SCD):    1.231ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.642     0.642    HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.668 r  HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.564     1.231    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X37Y2          FDCE                                         r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y2          FDCE (Prop_fdce_C_Q)         0.141     1.372 r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[2]/Q
                         net (fo=2, routed)           0.124     1.497    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[2]
    SLICE_X36Y1          FDCE                                         r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.716     0.716    HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.745 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.833     1.578    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X36Y1          FDCE                                         r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C

Slack:                    inf
  Source:                 HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.531%)  route 0.127ns (47.469%))
  Logic Levels:           0  
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.578ns
    Source Clock Delay      (SCD):    1.231ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.642     0.642    HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.668 r  HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.564     1.231    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X40Y2          FDRE                                         r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y2          FDRE (Prop_fdre_C_Q)         0.141     1.372 r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/Q
                         net (fo=3, routed)           0.127     1.500    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg_n_0_[2]
    SLICE_X39Y2          FDRE                                         r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.716     0.716    HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.745 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.833     1.578    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X39Y2          FDRE                                         r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/C

Slack:                    inf
  Source:                 HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.269ns  (logic 0.128ns (47.521%)  route 0.141ns (52.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.578ns
    Source Clock Delay      (SCD):    1.231ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.642     0.642    HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.668 r  HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.564     1.231    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X40Y2          FDRE                                         r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y2          FDRE (Prop_fdre_C_Q)         0.128     1.359 r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[7]/Q
                         net (fo=2, routed)           0.141     1.501    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg_n_0_[7]
    SLICE_X39Y2          FDRE                                         r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.716     0.716    HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.745 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.833     1.578    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X39Y2          FDRE                                         r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/C

Slack:                    inf
  Source:                 HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.300ns  (logic 0.164ns (54.645%)  route 0.136ns (45.355%))
  Logic Levels:           0  
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.578ns
    Source Clock Delay      (SCD):    1.231ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.642     0.642    HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.668 r  HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.564     1.231    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X38Y2          FDRE                                         r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y2          FDRE (Prop_fdre_C_Q)         0.164     1.395 r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/Q
                         net (fo=5, routed)           0.136     1.531    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_0_in_1
    SLICE_X39Y2          FDRE                                         r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.716     0.716    HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.745 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.833     1.578    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X39Y2          FDRE                                         r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/C

Slack:                    inf
  Source:                 HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/C
                            (rising edge-triggered cell FDPE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/CLR
                            (removal check against rising-edge clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.382%)  route 0.163ns (53.618%))
  Logic Levels:           0  
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.578ns = ( 18.244 - 16.667 ) 
    Source Clock Delay      (SCD):    1.231ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.642     0.642    HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.668 r  HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.564     1.231    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X36Y0          FDPE                                         r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y0          FDPE (Prop_fdpe_C_Q)         0.141     1.372 f  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/Q
                         net (fo=1, routed)           0.163     1.535    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sel_n
    SLICE_X39Y0          FDCE                                         f  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/CLR
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.716    17.383    HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    17.412 f  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.833    18.244    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X39Y0          FDCE                                         r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)

Slack:                    inf
  Source:                 HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.239%)  route 0.185ns (56.761%))
  Logic Levels:           0  
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.578ns
    Source Clock Delay      (SCD):    1.231ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.642     0.642    HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.668 r  HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.564     1.231    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X37Y2          FDCE                                         r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y2          FDCE (Prop_fdce_C_Q)         0.141     1.372 r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[3]/Q
                         net (fo=2, routed)           0.185     1.557    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[3]
    SLICE_X36Y1          FDCE                                         r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.716     0.716    HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.745 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.833     1.578    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X36Y1          FDCE                                         r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C

Slack:                    inf
  Source:                 HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.344ns  (logic 0.141ns (41.040%)  route 0.203ns (58.960%))
  Logic Levels:           0  
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.578ns
    Source Clock Delay      (SCD):    1.231ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.642     0.642    HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.668 r  HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.564     1.231    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X40Y2          FDRE                                         r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y2          FDRE (Prop_fdre_C_Q)         0.141     1.372 r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[4]/Q
                         net (fo=3, routed)           0.203     1.575    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg_n_0_[4]
    SLICE_X39Y2          FDRE                                         r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.716     0.716    HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.745 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.833     1.578    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X39Y2          FDRE                                         r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/C

Slack:                    inf
  Source:                 HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.345ns  (logic 0.141ns (40.884%)  route 0.204ns (59.116%))
  Logic Levels:           0  
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.578ns
    Source Clock Delay      (SCD):    1.231ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.642     0.642    HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.668 r  HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.564     1.231    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X40Y2          FDRE                                         r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y2          FDRE (Prop_fdre_C_Q)         0.141     1.372 r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[5]/Q
                         net (fo=3, routed)           0.204     1.576    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg_n_0_[5]
    SLICE_X39Y2          FDRE                                         r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.716     0.716    HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.745 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.833     1.578    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X39Y2          FDRE                                         r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[5]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_hdmi_block_clk_wiz_1_0_1
  To Clock:  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_cmd_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/CLR
                            (recovery check against rising-edge clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.146ns  (logic 0.609ns (28.377%)  route 1.537ns (71.623%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.901ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.011ns
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1_hdmi_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_out1_hdmi_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       1.638    -0.891    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X63Y3          FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_cmd_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y3          FDRE (Prop_fdre_C_Q)         0.456    -0.435 f  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_cmd_i_reg/Q
                         net (fo=6, routed)           0.523     0.089    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/force_stop_cmd_i
    SLICE_X63Y3          LUT2 (Prop_lut2_I1_O)        0.153     0.242 f  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_cmd_rst_i_i_1/O
                         net (fo=3, routed)           1.014     1.256    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_cmd_rst
    SLICE_X59Y5          FDCE                                         f  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.401     1.401    HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.492 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.518     3.011    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X59Y5          FDCE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/C

Slack:                    inf
  Source:                 HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_cmd_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/CLR
                            (recovery check against rising-edge clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.118ns  (logic 0.580ns (27.384%)  route 1.538ns (72.616%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.902ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.012ns
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1_hdmi_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_out1_hdmi_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       1.638    -0.891    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X61Y2          FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_cmd_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y2          FDRE (Prop_fdre_C_Q)         0.456    -0.435 f  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_cmd_i_reg/Q
                         net (fo=4, routed)           0.846     0.411    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/normal_stop_cmd_i
    SLICE_X62Y2          LUT2 (Prop_lut2_I1_O)        0.124     0.535 f  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_cmd_rst_i_i_1/O
                         net (fo=1, routed)           0.692     1.227    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_cmd_rst
    SLICE_X60Y1          FDCE                                         f  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.401     1.401    HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.492 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.519     3.012    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X60Y1          FDCE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/C

Slack:                    inf
  Source:                 HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CLR
                            (recovery check against rising-edge clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.398ns  (logic 0.518ns (37.060%)  route 0.880ns (62.940%))
  Logic Levels:           0  
  Clock Path Skew:        3.901ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.011ns
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1_hdmi_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_out1_hdmi_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       1.638    -0.891    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X60Y2          FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y2          FDRE (Prop_fdre_C_Q)         0.518    -0.373 f  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_reg/Q
                         net (fo=5, routed)           0.880     0.507    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_rst
    SLICE_X58Y4          FDCE                                         f  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.401     1.401    HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.492 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.518     3.011    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X58Y4          FDCE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C

Slack:                    inf
  Source:                 HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/CLR
                            (recovery check against rising-edge clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.106ns  (logic 0.456ns (41.242%)  route 0.650ns (58.758%))
  Logic Levels:           0  
  Clock Path Skew:        3.901ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.945ns
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1_hdmi_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_out1_hdmi_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       1.572    -0.957    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X53Y1          FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y1          FDRE (Prop_fdre_C_Q)         0.456    -0.501 f  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/Q
                         net (fo=2, routed)           0.650     0.149    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_rst
    SLICE_X49Y1          FDCE                                         f  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.401     1.401    HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.492 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.452     2.945    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X49Y1          FDCE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/C

Slack:                    inf
  Source:                 HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/CLR
                            (recovery check against rising-edge clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.106ns  (logic 0.456ns (41.242%)  route 0.650ns (58.758%))
  Logic Levels:           0  
  Clock Path Skew:        3.901ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.945ns
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1_hdmi_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_out1_hdmi_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       1.572    -0.957    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X53Y1          FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y1          FDRE (Prop_fdre_C_Q)         0.456    -0.501 f  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/Q
                         net (fo=2, routed)           0.650     0.149    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_rst
    SLICE_X49Y1          FDCE                                         f  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.401     1.401    HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.492 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.452     2.945    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X49Y1          FDCE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/C

Slack:                    inf
  Source:                 HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/start_single_step_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/CLR
                            (recovery check against rising-edge clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.966ns  (logic 0.456ns (47.202%)  route 0.510ns (52.798%))
  Logic Levels:           0  
  Clock Path Skew:        3.902ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.012ns
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1_hdmi_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_out1_hdmi_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       1.638    -0.891    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X59Y2          FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/start_single_step_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y2          FDRE (Prop_fdre_C_Q)         0.456    -0.435 f  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/start_single_step_reg/Q
                         net (fo=7, routed)           0.510     0.075    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.start_single_step_rst
    SLICE_X60Y0          FDCE                                         f  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.401     1.401    HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.492 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.519     3.012    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X60Y0          FDCE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/start_single_step_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/CLR
                            (removal check against rising-edge clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.800ns  (logic 0.367ns (45.872%)  route 0.433ns (54.128%))
  Logic Levels:           0  
  Clock Path Skew:        4.863ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.372ns
    Source Clock Delay      (SCD):    -1.492ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1_hdmi_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_out1_hdmi_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       1.519    -1.492    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X59Y2          FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/start_single_step_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y2          FDRE (Prop_fdre_C_Q)         0.367    -1.125 f  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/start_single_step_reg/Q
                         net (fo=7, routed)           0.433    -0.692    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.start_single_step_rst
    SLICE_X60Y0          FDCE                                         f  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.637     1.637    HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.733 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.638     3.372    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X60Y0          FDCE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/C

Slack:                    inf
  Source:                 HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/CLR
                            (removal check against rising-edge clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.915ns  (logic 0.367ns (40.124%)  route 0.548ns (59.876%))
  Logic Levels:           0  
  Clock Path Skew:        4.862ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.305ns
    Source Clock Delay      (SCD):    -1.558ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1_hdmi_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_out1_hdmi_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       1.453    -1.558    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X53Y1          FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y1          FDRE (Prop_fdre_C_Q)         0.367    -1.191 f  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/Q
                         net (fo=2, routed)           0.548    -0.643    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_rst
    SLICE_X49Y1          FDCE                                         f  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.637     1.637    HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.733 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.571     3.305    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X49Y1          FDCE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/C

Slack:                    inf
  Source:                 HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/CLR
                            (removal check against rising-edge clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.915ns  (logic 0.367ns (40.124%)  route 0.548ns (59.876%))
  Logic Levels:           0  
  Clock Path Skew:        4.862ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.305ns
    Source Clock Delay      (SCD):    -1.558ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1_hdmi_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_out1_hdmi_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       1.453    -1.558    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X53Y1          FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y1          FDRE (Prop_fdre_C_Q)         0.367    -1.191 f  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/Q
                         net (fo=2, routed)           0.548    -0.643    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_rst
    SLICE_X49Y1          FDCE                                         f  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.637     1.637    HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.733 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.571     3.305    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X49Y1          FDCE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/C

Slack:                    inf
  Source:                 HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CLR
                            (removal check against rising-edge clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        1.166ns  (logic 0.418ns (35.858%)  route 0.748ns (64.142%))
  Logic Levels:           0  
  Clock Path Skew:        4.862ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.371ns
    Source Clock Delay      (SCD):    -1.492ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1_hdmi_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_out1_hdmi_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       1.519    -1.492    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X60Y2          FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y2          FDRE (Prop_fdre_C_Q)         0.418    -1.074 f  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_reg/Q
                         net (fo=5, routed)           0.748    -0.326    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_rst
    SLICE_X58Y4          FDCE                                         f  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.637     1.637    HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.733 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.637     3.371    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X58Y4          FDCE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C

Slack:                    inf
  Source:                 HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.normal_stop_cmd_hold_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/CLR
                            (removal check against rising-edge clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        1.380ns  (logic 0.467ns (33.833%)  route 0.913ns (66.167%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        4.862ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.372ns
    Source Clock Delay      (SCD):    -1.491ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1_hdmi_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_out1_hdmi_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       1.520    -1.491    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X62Y2          FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.normal_stop_cmd_hold_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y2          FDRE (Prop_fdre_C_Q)         0.367    -1.124 f  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.normal_stop_cmd_hold_reg/Q
                         net (fo=4, routed)           0.332    -0.792    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.normal_stop_cmd_hold
    SLICE_X62Y2          LUT2 (Prop_lut2_I0_O)        0.100    -0.692 f  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_cmd_rst_i_i_1/O
                         net (fo=1, routed)           0.581    -0.111    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_cmd_rst
    SLICE_X60Y1          FDCE                                         f  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.637     1.637    HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.733 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.638     3.372    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X60Y1          FDCE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/C

Slack:                    inf
  Source:                 HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.force_stop_cmd_hold_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/CLR
                            (removal check against rising-edge clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.758ns  (logic 0.192ns (25.318%)  route 0.566ns (74.682%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.213ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.609ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1_hdmi_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_out1_hdmi_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       0.595    -0.604    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X63Y3          FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.force_stop_cmd_hold_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.463 f  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.force_stop_cmd_hold_reg/Q
                         net (fo=6, routed)           0.157    -0.306    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.force_stop_cmd_hold
    SLICE_X63Y3          LUT2 (Prop_lut2_I0_O)        0.051    -0.255 f  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_cmd_rst_i_i_1/O
                         net (fo=3, routed)           0.409     0.154    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_cmd_rst
    SLICE_X59Y5          FDCE                                         f  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.716     0.716    HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.745 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.864     1.609    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X59Y5          FDCE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_hdmi_block_clk_wiz_1_0_1

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_rtl_0_rxd
                            (input port)
  Destination:            HDMI_block0/hdmi_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.547ns  (logic 1.494ns (22.814%)  route 5.053ns (77.186%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.499ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B16                                               0.000     0.000 r  uart_rtl_0_rxd (IN)
                         net (fo=0)                   0.000     0.000    uart_rtl_0_rxd
    B16                  IBUF (Prop_ibuf_I_O)         1.494     1.494 r  uart_rtl_0_rxd_IBUF_inst/O
                         net (fo=1, routed)           5.053     6.547    HDMI_block0/hdmi_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/rx
    SLICE_X65Y16         FDRE                                         r  HDMI_block0/hdmi_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1_hdmi_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_out1_hdmi_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       1.512    -1.499    HDMI_block0/hdmi_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X65Y16         FDRE                                         r  HDMI_block0/hdmi_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            HDMI_block0/hdmi_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.373ns  (logic 1.440ns (26.811%)  route 3.932ns (73.189%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.559ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_rtl_0_IBUF_inst/O
                         net (fo=1, routed)           3.932     5.249    HDMI_block0/hdmi_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X11Y1          LUT2 (Prop_lut2_I1_O)        0.124     5.373 r  HDMI_block0/hdmi_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     5.373    HDMI_block0/hdmi_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X11Y1          FDRE                                         r  HDMI_block0/hdmi_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1_hdmi_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_out1_hdmi_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       1.452    -1.559    HDMI_block0/hdmi_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X11Y1          FDRE                                         r  HDMI_block0/hdmi_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            HDMI_block0/hdmi_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.267ns  (logic 0.439ns (19.347%)  route 1.828ns (80.653%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.870ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  reset_rtl_0_IBUF_inst/O
                         net (fo=1, routed)           1.828     2.222    HDMI_block0/hdmi_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X11Y1          LUT2 (Prop_lut2_I1_O)        0.045     2.267 r  HDMI_block0/hdmi_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     2.267    HDMI_block0/hdmi_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X11Y1          FDRE                                         r  HDMI_block0/hdmi_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1_hdmi_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_out1_hdmi_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       0.837    -0.870    HDMI_block0/hdmi_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X11Y1          FDRE                                         r  HDMI_block0/hdmi_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 uart_rtl_0_rxd
                            (input port)
  Destination:            HDMI_block0/hdmi_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.546ns  (logic 0.261ns (10.266%)  route 2.284ns (89.734%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.848ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B16                                               0.000     0.000 r  uart_rtl_0_rxd (IN)
                         net (fo=0)                   0.000     0.000    uart_rtl_0_rxd
    B16                  IBUF (Prop_ibuf_I_O)         0.261     0.261 r  uart_rtl_0_rxd_IBUF_inst/O
                         net (fo=1, routed)           2.284     2.546    HDMI_block0/hdmi_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/rx
    SLICE_X65Y16         FDRE                                         r  HDMI_block0/hdmi_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1_hdmi_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_out1_hdmi_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       0.859    -0.848    HDMI_block0/hdmi_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X65Y16         FDRE                                         r  HDMI_block0/hdmi_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  clk_out1_hdmi_block_clk_wiz_1_0_1

Max Delay            39 Endpoints
Min Delay            39 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
                            (rising edge-triggered cell SRL16E clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.397ns  (logic 3.381ns (62.641%)  route 2.016ns (37.359%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -4.814ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns
    Source Clock Delay      (SCD):    3.323ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.655     1.655    HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.751 r  HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.572     3.323    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Clk
    SLICE_X56Y2          SRL16E                                       r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y2          SRL16E (Prop_srl16e_CLK_Q)
                                                      1.617     4.940 r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/Q
                         net (fo=1, routed)           0.647     5.587    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/SRL16_Sel_7
    SLICE_X57Y2          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.860     6.447 r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.447    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X57Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.561 r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.561    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X57Y4          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     6.854 r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.842     7.695    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Hit
    SLICE_X62Y2          LUT6 (Prop_lut6_I2_O)        0.373     8.068 r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_i_3/O
                         net (fo=3, routed)           0.528     8.596    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Area_Debug_Control.force_stop_cmd_hold_reg
    SLICE_X63Y2          LUT2 (Prop_lut2_I1_O)        0.124     8.720 r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_i_2__5/O
                         net (fo=1, routed)           0.000     8.720    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native_3
    SLICE_X63Y2          FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1_hdmi_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_out1_hdmi_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       1.520    -1.491    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Clk
    SLICE_X63Y2          FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/C

Slack:                    inf
  Source:                 HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
                            (rising edge-triggered cell SRL16E clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.223ns  (logic 3.257ns (62.364%)  route 1.966ns (37.636%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -4.815ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns
    Source Clock Delay      (SCD):    3.323ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.655     1.655    HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.751 r  HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.572     3.323    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Clk
    SLICE_X56Y2          SRL16E                                       r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y2          SRL16E (Prop_srl16e_CLK_Q)
                                                      1.617     4.940 r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/Q
                         net (fo=1, routed)           0.647     5.587    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/SRL16_Sel_7
    SLICE_X57Y2          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.860     6.447 r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.447    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X57Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.561 r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.561    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X57Y4          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     6.854 r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.842     7.695    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Hit
    SLICE_X62Y2          LUT6 (Prop_lut6_I2_O)        0.373     8.068 r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_i_3/O
                         net (fo=3, routed)           0.477     8.546    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native_3
    SLICE_X64Y3          FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1_hdmi_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_out1_hdmi_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       1.519    -1.492    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Clk
    SLICE_X64Y3          FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/C

Slack:                    inf
  Source:                 HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
                            (rising edge-triggered cell SRL16E clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.082ns  (logic 3.257ns (64.093%)  route 1.825ns (35.907%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -4.814ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns
    Source Clock Delay      (SCD):    3.323ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.655     1.655    HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.751 r  HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.572     3.323    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Clk
    SLICE_X56Y2          SRL16E                                       r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y2          SRL16E (Prop_srl16e_CLK_Q)
                                                      1.617     4.940 r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/Q
                         net (fo=1, routed)           0.647     5.587    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/SRL16_Sel_7
    SLICE_X57Y2          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.860     6.447 r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.447    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X57Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.561 r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.561    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X57Y4          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     6.854 r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.842     7.695    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Hit
    SLICE_X62Y2          LUT6 (Prop_lut6_I2_O)        0.373     8.068 r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_i_3/O
                         net (fo=3, routed)           0.337     8.405    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native_1
    SLICE_X64Y2          FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1_hdmi_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_out1_hdmi_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       1.520    -1.491    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Clk
    SLICE_X64Y2          FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native/C

Slack:                    inf
  Source:                 HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
                            (rising edge-triggered cell SRL16E clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Locking_Dbg_Hit.dbg_hit_i_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.531ns  (logic 2.884ns (81.685%)  route 0.647ns (18.315%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -4.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns
    Source Clock Delay      (SCD):    3.323ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.655     1.655    HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.751 r  HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.572     3.323    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Clk
    SLICE_X56Y2          SRL16E                                       r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y2          SRL16E (Prop_srl16e_CLK_Q)
                                                      1.617     4.940 r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/Q
                         net (fo=1, routed)           0.647     5.587    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/SRL16_Sel_7
    SLICE_X57Y2          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.860     6.447 r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.447    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X57Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.561 r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.561    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X57Y4          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     6.854 r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.000     6.854    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I_n_2
    SLICE_X57Y4          FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Locking_Dbg_Hit.dbg_hit_i_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1_hdmi_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_out1_hdmi_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       1.453    -1.558    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X57Y4          FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Locking_Dbg_Hit.dbg_hit_i_1_reg[0]/C

Slack:                    inf
  Source:                 HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[7].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_hdmi_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.139ns  (logic 0.744ns (23.701%)  route 2.395ns (76.299%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -4.808ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns
    Source Clock Delay      (SCD):    3.315ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.655     1.655    HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.751 r  HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.564     3.315    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X45Y11         FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y11         FDRE (Prop_fdre_C_Q)         0.419     3.734 r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[7]/Q
                         net (fo=2, routed)           1.037     4.771    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[7].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X45Y11         LUT5 (Prop_lut5_I1_O)        0.325     5.096 r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[7].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=1, routed)           1.358     6.454    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[7].SRL16E_I/Y[0]
    SLICE_X64Y7          SRL16E                                       r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[7].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1_hdmi_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_out1_hdmi_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       1.518    -1.493    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[7].SRL16E_I/Clk
    SLICE_X64Y7          SRL16E                                       r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[7].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[16].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_hdmi_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.043ns  (logic 0.580ns (19.063%)  route 2.463ns (80.937%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -4.950ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns
    Source Clock Delay      (SCD):    3.383ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.655     1.655    HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.751 r  HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.632     3.383    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X58Y14         FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y14         FDRE (Prop_fdre_C_Q)         0.456     3.839 r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[16]/Q
                         net (fo=2, routed)           1.203     5.042    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[0].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X58Y14         LUT6 (Prop_lut6_I3_O)        0.124     5.166 r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[0].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           1.259     6.426    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[16].SRL16E_I/Y[0]
    SLICE_X46Y12         SRL16E                                       r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[16].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1_hdmi_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_out1_hdmi_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       1.444    -1.567    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[16].SRL16E_I/Clk
    SLICE_X46Y12         SRL16E                                       r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[16].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[3].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_hdmi_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.925ns  (logic 0.748ns (25.576%)  route 2.177ns (74.424%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -4.879ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns
    Source Clock Delay      (SCD):    3.314ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.655     1.655    HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.751 r  HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.563     3.314    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X48Y15         FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y15         FDRE (Prop_fdre_C_Q)         0.419     3.733 r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[3]/Q
                         net (fo=2, routed)           1.272     5.005    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[3].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X48Y15         LUT5 (Prop_lut5_I1_O)        0.329     5.334 r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[3].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=1, routed)           0.905     6.239    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[3].SRL16E_I/Y[0]
    SLICE_X42Y8          SRL16E                                       r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[3].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1_hdmi_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_out1_hdmi_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       1.446    -1.565    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[3].SRL16E_I/Clk
    SLICE_X42Y8          SRL16E                                       r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[3].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[19].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_hdmi_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.776ns  (logic 0.580ns (20.891%)  route 2.196ns (79.109%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -4.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns
    Source Clock Delay      (SCD):    3.314ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.655     1.655    HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.751 r  HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.563     3.314    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X48Y15         FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y15         FDRE (Prop_fdre_C_Q)         0.456     3.770 r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[19]/Q
                         net (fo=2, routed)           1.034     4.804    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[3].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X48Y15         LUT6 (Prop_lut6_I3_O)        0.124     4.928 r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[3].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           1.163     6.090    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[19].SRL16E_I/Y[0]
    SLICE_X42Y11         SRL16E                                       r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[19].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1_hdmi_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_out1_hdmi_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       1.444    -1.567    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[19].SRL16E_I/Clk
    SLICE_X42Y11         SRL16E                                       r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[19].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[4].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_hdmi_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.712ns  (logic 0.744ns (27.430%)  route 1.968ns (72.570%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -4.879ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns
    Source Clock Delay      (SCD):    3.314ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.655     1.655    HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.751 r  HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.563     3.314    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X45Y12         FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y12         FDRE (Prop_fdre_C_Q)         0.419     3.733 r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[4]/Q
                         net (fo=2, routed)           1.112     4.845    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[4].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X45Y12         LUT5 (Prop_lut5_I1_O)        0.325     5.170 r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[4].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=1, routed)           0.856     6.026    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[4].SRL16E_I/Y[0]
    SLICE_X42Y8          SRL16E                                       r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[4].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1_hdmi_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_out1_hdmi_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       1.446    -1.565    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[4].SRL16E_I/Clk
    SLICE_X42Y8          SRL16E                                       r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[4].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[30].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_hdmi_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.602ns  (logic 0.580ns (22.293%)  route 2.022ns (77.707%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -4.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns
    Source Clock Delay      (SCD):    3.314ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.655     1.655    HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.751 r  HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.563     3.314    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X45Y12         FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y12         FDRE (Prop_fdre_C_Q)         0.456     3.770 r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[30]/Q
                         net (fo=2, routed)           1.060     4.830    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[14].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X48Y15         LUT6 (Prop_lut6_I3_O)        0.124     4.954 r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[14].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.962     5.916    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[30].SRL16E_I/Y[0]
    SLICE_X42Y11         SRL16E                                       r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[30].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1_hdmi_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_out1_hdmi_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       1.444    -1.567    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[30].SRL16E_I/Clk
    SLICE_X42Y11         SRL16E                                       r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[30].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg/C
                            (rising edge-triggered cell FDRE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.new_dbg_instr_shifting_CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.071%)  route 0.115ns (44.929%))
  Logic Levels:           0  
  Clock Path Skew:        -2.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    1.263ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.642     0.642    HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.668 r  HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.596     1.263    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X63Y1          FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y1          FDRE (Prop_fdre_C_Q)         0.141     1.404 r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg/Q
                         net (fo=1, routed)           0.115     1.519    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.Instr_Insert_Reg_En_1
    SLICE_X61Y1          FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.new_dbg_instr_shifting_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1_hdmi_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_out1_hdmi_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       0.865    -0.842    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X61Y1          FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.new_dbg_instr_shifting_CLK_reg/C

Slack:                    inf
  Source:                 HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.capture_1_reg/C
                            (rising edge-triggered cell FDRE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/running_clock_reg/CLR
                            (removal check against rising-edge clock clk_out1_hdmi_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.300ns  (logic 0.141ns (46.934%)  route 0.159ns (53.066%))
  Logic Levels:           0  
  Clock Path Skew:        -2.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    1.263ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.642     0.642    HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.668 r  HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.596     1.263    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X63Y0          FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.capture_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y0          FDRE (Prop_fdre_C_Q)         0.141     1.404 f  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.capture_1_reg/Q
                         net (fo=1, routed)           0.159     1.564    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/running_clock_rst
    SLICE_X64Y0          FDCE                                         f  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/running_clock_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1_hdmi_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_out1_hdmi_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       0.867    -0.840    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X64Y0          FDCE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/running_clock_reg/C

Slack:                    inf
  Source:                 HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Dbg_Instr2_TCK_reg/C
                            (rising edge-triggered cell FDRE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.759%)  route 0.243ns (63.241%))
  Logic Levels:           0  
  Clock Path Skew:        -2.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    1.263ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.642     0.642    HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.668 r  HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.596     1.263    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X63Y1          FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Dbg_Instr2_TCK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y1          FDRE (Prop_fdre_C_Q)         0.141     1.404 r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Dbg_Instr2_TCK_reg/Q
                         net (fo=1, routed)           0.243     1.647    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X64Y5          FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1_hdmi_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_out1_hdmi_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       0.866    -0.841    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Clk
    SLICE_X64Y5          FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[13].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_hdmi_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.554ns  (logic 0.184ns (33.239%)  route 0.370ns (66.761%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.877ns
    Source Clock Delay      (SCD):    1.227ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.642     0.642    HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.668 r  HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.560     1.227    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X47Y13         FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y13         FDRE (Prop_fdre_C_Q)         0.141     1.368 r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[13]/Q
                         net (fo=2, routed)           0.265     1.633    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[13].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X45Y13         LUT5 (Prop_lut5_I1_O)        0.043     1.676 r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[13].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=1, routed)           0.104     1.781    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[13].SRL16E_I/Y[0]
    SLICE_X46Y12         SRL16E                                       r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[13].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1_hdmi_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_out1_hdmi_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       0.830    -0.877    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[13].SRL16E_I/Clk
    SLICE_X46Y12         SRL16E                                       r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[13].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[22].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_hdmi_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.557ns  (logic 0.186ns (33.381%)  route 0.371ns (66.619%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    1.229ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.642     0.642    HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.668 r  HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.562     1.229    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X45Y11         FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y11         FDRE (Prop_fdre_C_Q)         0.141     1.370 r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[22]/Q
                         net (fo=2, routed)           0.256     1.626    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[6].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X45Y10         LUT6 (Prop_lut6_I3_O)        0.045     1.671 r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[6].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.115     1.786    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[22].SRL16E_I/Y[0]
    SLICE_X42Y9          SRL16E                                       r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[22].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1_hdmi_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_out1_hdmi_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       0.832    -0.875    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[22].SRL16E_I/Clk
    SLICE_X42Y9          SRL16E                                       r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[22].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[15].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_hdmi_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.580ns  (logic 0.184ns (31.743%)  route 0.396ns (68.257%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.877ns
    Source Clock Delay      (SCD):    1.227ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.642     0.642    HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.668 r  HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.560     1.227    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X47Y13         FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y13         FDRE (Prop_fdre_C_Q)         0.141     1.368 r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[15]/Q
                         net (fo=2, routed)           0.220     1.588    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[15].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X47Y13         LUT5 (Prop_lut5_I1_O)        0.043     1.631 r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[15].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=1, routed)           0.176     1.807    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[15].SRL16E_I/Y[0]
    SLICE_X46Y12         SRL16E                                       r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[15].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1_hdmi_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_out1_hdmi_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       0.830    -0.877    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[15].SRL16E_I/Clk
    SLICE_X46Y12         SRL16E                                       r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[15].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[11].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_hdmi_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.614ns  (logic 0.184ns (29.966%)  route 0.430ns (70.034%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.877ns
    Source Clock Delay      (SCD):    1.227ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.642     0.642    HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.668 r  HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.560     1.227    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X47Y13         FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y13         FDRE (Prop_fdre_C_Q)         0.141     1.368 r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[11]/Q
                         net (fo=2, routed)           0.264     1.632    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[11].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X45Y13         LUT5 (Prop_lut5_I1_O)        0.043     1.675 r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[11].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=1, routed)           0.166     1.841    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[11].SRL16E_I/Y[0]
    SLICE_X46Y12         SRL16E                                       r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[11].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1_hdmi_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_out1_hdmi_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       0.830    -0.877    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[11].SRL16E_I/Clk
    SLICE_X46Y12         SRL16E                                       r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[11].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[26].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_hdmi_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.620ns  (logic 0.186ns (30.021%)  route 0.434ns (69.979%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    1.228ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.642     0.642    HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.668 r  HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.561     1.228    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X45Y12         FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y12         FDRE (Prop_fdre_C_Q)         0.141     1.369 r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[26]/Q
                         net (fo=2, routed)           0.195     1.565    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[10].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X45Y12         LUT6 (Prop_lut6_I3_O)        0.045     1.610 r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[10].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.238     1.848    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[26].SRL16E_I/Y[0]
    SLICE_X42Y6          SRL16E                                       r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[26].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1_hdmi_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_out1_hdmi_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       0.833    -0.874    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[26].SRL16E_I/Clk
    SLICE_X42Y6          SRL16E                                       r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[26].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[21].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_hdmi_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.652ns  (logic 0.186ns (28.534%)  route 0.466ns (71.466%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    1.229ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.642     0.642    HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.668 r  HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.562     1.229    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X45Y11         FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y11         FDRE (Prop_fdre_C_Q)         0.141     1.370 r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[21]/Q
                         net (fo=2, routed)           0.249     1.620    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[5].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X45Y11         LUT6 (Prop_lut6_I3_O)        0.045     1.665 r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[5].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.216     1.881    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[21].SRL16E_I/Y[0]
    SLICE_X42Y9          SRL16E                                       r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[21].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1_hdmi_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_out1_hdmi_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       0.832    -0.875    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[21].SRL16E_I/Clk
    SLICE_X42Y9          SRL16E                                       r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[21].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[25].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_hdmi_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.670ns  (logic 0.186ns (27.777%)  route 0.484ns (72.223%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    1.231ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.642     0.642    HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.668 r  HDMI_block0/hdmi_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.564     1.231    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X45Y3          FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y3          FDRE (Prop_fdre_C_Q)         0.141     1.372 r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[25]/Q
                         net (fo=2, routed)           0.307     1.679    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[9].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X45Y3          LUT6 (Prop_lut6_I3_O)        0.045     1.724 r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[9].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.176     1.901    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[25].SRL16E_I/Y[0]
    SLICE_X42Y3          SRL16E                                       r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[25].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1_hdmi_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_out1_hdmi_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       0.833    -0.874    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[25].SRL16E_I/Clk
    SLICE_X42Y3          SRL16E                                       r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[25].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  clk_out1_hdmi_block_clk_wiz_1_0_1

Max Delay            19 Endpoints
Min Delay            19 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            HDMI_block0/hdmi_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.865ns  (logic 0.642ns (34.423%)  route 1.223ns (65.577%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns
    Source Clock Delay      (SCD):    3.300ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.637     1.637    HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.733 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.566     3.300    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X38Y1          FDRE                                         r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y1          FDRE (Prop_fdre_C_Q)         0.518     3.818 r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                         net (fo=3, routed)           1.223     5.041    HDMI_block0/hdmi_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/mb_debug_sys_rst
    SLICE_X11Y1          LUT2 (Prop_lut2_I0_O)        0.124     5.165 r  HDMI_block0/hdmi_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     5.165    HDMI_block0/hdmi_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X11Y1          FDRE                                         r  HDMI_block0/hdmi_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1_hdmi_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_out1_hdmi_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       1.452    -1.559    HDMI_block0/hdmi_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X11Y1          FDRE                                         r  HDMI_block0/hdmi_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.096ns  (logic 0.952ns (23.244%)  route 3.144ns (76.756%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -4.794ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns
    Source Clock Delay      (SCD):    3.304ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.637     1.637    HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.733 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.570     3.304    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X49Y4          FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y4          FDRE (Prop_fdre_C_Q)         0.456     3.760 r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/Q
                         net (fo=1, routed)           0.614     4.373    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[31].SRL16E_I/Area_Debug_Control.dbg_brki_hit_i_2
    SLICE_X49Y9          LUT6 (Prop_lut6_I0_O)        0.124     4.497 r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[31].SRL16E_I/Area_Debug_Control.dbg_brki_hit_i_4/O
                         net (fo=1, routed)           0.788     5.285    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[21].SRL16E_I/Area_Debug_Control.dbg_brki_hit_reg
    SLICE_X50Y9          LUT5 (Prop_lut5_I1_O)        0.124     5.409 r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[21].SRL16E_I/Area_Debug_Control.dbg_brki_hit_i_2/O
                         net (fo=2, routed)           1.214     6.623    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_2
    SLICE_X62Y2          LUT6 (Prop_lut6_I5_O)        0.124     6.747 r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_i_3/O
                         net (fo=3, routed)           0.528     7.275    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Area_Debug_Control.force_stop_cmd_hold_reg
    SLICE_X63Y2          LUT2 (Prop_lut2_I1_O)        0.124     7.399 r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_i_2__5/O
                         net (fo=1, routed)           0.000     7.399    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native_3
    SLICE_X63Y2          FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1_hdmi_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_out1_hdmi_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       1.520    -1.491    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Clk
    SLICE_X63Y2          FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/C

Slack:                    inf
  Source:                 HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.921ns  (logic 0.828ns (21.118%)  route 3.093ns (78.882%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -4.795ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns
    Source Clock Delay      (SCD):    3.304ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.637     1.637    HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.733 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.570     3.304    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X49Y4          FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y4          FDRE (Prop_fdre_C_Q)         0.456     3.760 r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/Q
                         net (fo=1, routed)           0.614     4.373    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[31].SRL16E_I/Area_Debug_Control.dbg_brki_hit_i_2
    SLICE_X49Y9          LUT6 (Prop_lut6_I0_O)        0.124     4.497 r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[31].SRL16E_I/Area_Debug_Control.dbg_brki_hit_i_4/O
                         net (fo=1, routed)           0.788     5.285    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[21].SRL16E_I/Area_Debug_Control.dbg_brki_hit_reg
    SLICE_X50Y9          LUT5 (Prop_lut5_I1_O)        0.124     5.409 r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[21].SRL16E_I/Area_Debug_Control.dbg_brki_hit_i_2/O
                         net (fo=2, routed)           1.214     6.623    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_2
    SLICE_X62Y2          LUT6 (Prop_lut6_I5_O)        0.124     6.747 r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_i_3/O
                         net (fo=3, routed)           0.477     7.224    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native_3
    SLICE_X64Y3          FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1_hdmi_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_out1_hdmi_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       1.519    -1.492    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Clk
    SLICE_X64Y3          FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/C

Slack:                    inf
  Source:                 HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.780ns  (logic 0.828ns (21.905%)  route 2.952ns (78.095%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -4.794ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns
    Source Clock Delay      (SCD):    3.304ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.637     1.637    HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.733 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.570     3.304    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X49Y4          FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y4          FDRE (Prop_fdre_C_Q)         0.456     3.760 r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/Q
                         net (fo=1, routed)           0.614     4.373    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[31].SRL16E_I/Area_Debug_Control.dbg_brki_hit_i_2
    SLICE_X49Y9          LUT6 (Prop_lut6_I0_O)        0.124     4.497 r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[31].SRL16E_I/Area_Debug_Control.dbg_brki_hit_i_4/O
                         net (fo=1, routed)           0.788     5.285    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[21].SRL16E_I/Area_Debug_Control.dbg_brki_hit_reg
    SLICE_X50Y9          LUT5 (Prop_lut5_I1_O)        0.124     5.409 r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[21].SRL16E_I/Area_Debug_Control.dbg_brki_hit_i_2/O
                         net (fo=2, routed)           1.214     6.623    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_2
    SLICE_X62Y2          LUT6 (Prop_lut6_I5_O)        0.124     6.747 r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_i_3/O
                         net (fo=3, routed)           0.337     7.084    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native_1
    SLICE_X64Y2          FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1_hdmi_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_out1_hdmi_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       1.520    -1.491    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Clk
    SLICE_X64Y2          FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native/C

Slack:                    inf
  Source:                 HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_brki_hit_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.165ns  (logic 0.828ns (26.160%)  route 2.337ns (73.840%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -4.795ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns
    Source Clock Delay      (SCD):    3.304ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.637     1.637    HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.733 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.570     3.304    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X49Y4          FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y4          FDRE (Prop_fdre_C_Q)         0.456     3.760 r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/Q
                         net (fo=1, routed)           0.614     4.373    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[31].SRL16E_I/Area_Debug_Control.dbg_brki_hit_i_2
    SLICE_X49Y9          LUT6 (Prop_lut6_I0_O)        0.124     4.497 r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[31].SRL16E_I/Area_Debug_Control.dbg_brki_hit_i_4/O
                         net (fo=1, routed)           0.788     5.285    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[21].SRL16E_I/Area_Debug_Control.dbg_brki_hit_reg
    SLICE_X50Y9          LUT5 (Prop_lut5_I1_O)        0.124     5.409 r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[21].SRL16E_I/Area_Debug_Control.dbg_brki_hit_i_2/O
                         net (fo=2, routed)           0.936     6.345    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Area_Debug_Control.dbg_brki_hit_reg
    SLICE_X63Y3          LUT3 (Prop_lut3_I2_O)        0.124     6.469 r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Area_Debug_Control.dbg_brki_hit_i_1/O
                         net (fo=1, routed)           0.000     6.469    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/dbg_brki_hit0
    SLICE_X63Y3          FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_brki_hit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1_hdmi_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_out1_hdmi_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       1.519    -1.492    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X63Y3          FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_brki_hit_reg/C

Slack:                    inf
  Source:                 HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.919ns  (logic 0.580ns (19.873%)  route 2.339ns (80.127%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -4.795ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns
    Source Clock Delay      (SCD):    3.304ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.637     1.637    HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.733 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.570     3.304    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X49Y4          FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y4          FDRE (Prop_fdre_C_Q)         0.456     3.760 f  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           1.549     5.308    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native_5
    SLICE_X61Y3          LUT5 (Prop_lut5_I2_O)        0.124     5.432 r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native_i_1__83/O
                         net (fo=1, routed)           0.790     6.222    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native_i_1__83_n_0
    SLICE_X64Y3          FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1_hdmi_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_out1_hdmi_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       1.519    -1.492    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Clk
    SLICE_X64Y3          FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/C

Slack:                    inf
  Source:                 HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.803ns  (logic 0.608ns (21.692%)  route 2.195ns (78.308%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -4.794ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns
    Source Clock Delay      (SCD):    3.304ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.637     1.637    HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.733 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.570     3.304    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X49Y4          FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y4          FDRE (Prop_fdre_C_Q)         0.456     3.760 f  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           1.549     5.308    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native_6
    SLICE_X61Y3          LUT4 (Prop_lut4_I2_O)        0.152     5.460 r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native_i_1__85/O
                         net (fo=1, routed)           0.646     6.106    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native_i_1__85_n_0
    SLICE_X63Y2          FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1_hdmi_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_out1_hdmi_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       1.520    -1.491    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Clk
    SLICE_X63Y2          FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/C

Slack:                    inf
  Source:                 HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.288ns  (logic 0.580ns (25.345%)  route 1.708ns (74.655%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -4.794ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns
    Source Clock Delay      (SCD):    3.304ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.637     1.637    HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.733 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.570     3.304    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X49Y4          FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y4          FDRE (Prop_fdre_C_Q)         0.456     3.760 f  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           1.177     4.936    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native_5
    SLICE_X61Y2          LUT5 (Prop_lut5_I2_O)        0.124     5.060 r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native_i_1__84/O
                         net (fo=1, routed)           0.531     5.592    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native_i_1__84_n_0
    SLICE_X64Y2          FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1_hdmi_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_out1_hdmi_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       1.520    -1.491    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Clk
    SLICE_X64Y2          FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native/C

Slack:                    inf
  Source:                 HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Locking_Dbg_Hit.dbg_hit_i_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.143ns  (logic 1.443ns (67.342%)  route 0.700ns (32.658%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -4.861ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns
    Source Clock Delay      (SCD):    3.304ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.637     1.637    HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.733 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.570     3.304    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X49Y4          FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y4          FDRE (Prop_fdre_C_Q)         0.456     3.760 r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           0.700     4.459    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_0
    SLICE_X57Y2          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.039 r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.039    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X57Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.153 r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.153    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X57Y4          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     5.446 r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.000     5.446    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I_n_2
    SLICE_X57Y4          FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Locking_Dbg_Hit.dbg_hit_i_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1_hdmi_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_out1_hdmi_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       1.453    -1.558    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X57Y4          FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Locking_Dbg_Hit.dbg_hit_i_1_reg[0]/C

Slack:                    inf
  Source:                 HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.055ns  (logic 0.580ns (28.226%)  route 1.475ns (71.774%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -4.795ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns
    Source Clock Delay      (SCD):    3.304ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.637     1.637    HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.733 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.570     3.304    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X49Y4          FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y4          FDRE (Prop_fdre_C_Q)         0.456     3.760 r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/Q
                         net (fo=1, routed)           1.475     5.234    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg_n_0_[5]
    SLICE_X60Y2          LUT4 (Prop_lut4_I0_O)        0.124     5.358 r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count[1]_i_1/O
                         net (fo=1, routed)           0.000     5.358    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count[1]_i_1_n_0
    SLICE_X60Y2          FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1_hdmi_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_out1_hdmi_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       1.519    -1.492    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X60Y2          FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            HDMI_block0/hdmi_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.736ns  (logic 0.209ns (28.396%)  route 0.527ns (71.604%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -2.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    1.202ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.612     0.612    HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.638 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.564     1.202    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X38Y1          FDRE                                         r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y1          FDRE (Prop_fdre_C_Q)         0.164     1.366 r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                         net (fo=3, routed)           0.527     1.893    HDMI_block0/hdmi_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/mb_debug_sys_rst
    SLICE_X11Y1          LUT2 (Prop_lut2_I0_O)        0.045     1.938 r  HDMI_block0/hdmi_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.938    HDMI_block0/hdmi_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X11Y1          FDRE                                         r  HDMI_block0/hdmi_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1_hdmi_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_out1_hdmi_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       0.837    -0.870    HDMI_block0/hdmi_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X11Y1          FDRE                                         r  HDMI_block0/hdmi_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
                            (rising edge-triggered cell FDCE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.684%)  route 0.108ns (43.316%))
  Logic Levels:           0  
  Clock Path Skew:        -2.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    1.232ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.612     0.612    HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.638 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.594     1.232    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X58Y4          FDCE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y4          FDCE (Prop_fdce_C_Q)         0.141     1.373 r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/Q
                         net (fo=1, routed)           0.108     1.480    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X59Y4          FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1_hdmi_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_out1_hdmi_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       0.864    -0.843    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Clk
    SLICE_X59Y4          FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/C
                            (rising edge-triggered cell FDCE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.099%)  route 0.172ns (54.901%))
  Logic Levels:           0  
  Clock Path Skew:        -2.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    1.232ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.612     0.612    HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.638 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.594     1.232    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X59Y5          FDCE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y5          FDCE (Prop_fdce_C_Q)         0.141     1.373 r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/Q
                         net (fo=1, routed)           0.172     1.544    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X59Y4          FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1_hdmi_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_out1_hdmi_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       0.864    -0.843    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Clk
    SLICE_X59Y4          FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.127%)  route 0.210ns (59.873%))
  Logic Levels:           0  
  Clock Path Skew:        -2.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    1.205ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.612     0.612    HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.638 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.567     1.205    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X49Y1          FDCE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y1          FDCE (Prop_fdce_C_Q)         0.141     1.346 r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/Q
                         net (fo=1, routed)           0.210     1.556    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X53Y1          FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1_hdmi_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_out1_hdmi_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       0.838    -0.869    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Clk
    SLICE_X53Y1          FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/C
                            (rising edge-triggered cell FDCE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.326ns  (logic 0.164ns (50.299%)  route 0.162ns (49.701%))
  Logic Levels:           0  
  Clock Path Skew:        -2.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    1.233ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.612     0.612    HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.638 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.595     1.233    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X60Y0          FDCE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y0          FDCE (Prop_fdce_C_Q)         0.164     1.397 r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/Q
                         net (fo=1, routed)           0.162     1.559    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X61Y1          FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1_hdmi_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_out1_hdmi_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       0.865    -0.842    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Clk
    SLICE_X61Y1          FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/C
                            (rising edge-triggered cell FDCE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.331ns  (logic 0.164ns (49.505%)  route 0.167ns (50.495%))
  Logic Levels:           0  
  Clock Path Skew:        -2.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    1.233ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.612     0.612    HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.638 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.595     1.233    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X60Y1          FDCE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y1          FDCE (Prop_fdce_C_Q)         0.164     1.397 r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/Q
                         net (fo=1, routed)           0.167     1.564    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/D[0]
    SLICE_X61Y1          FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1_hdmi_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_out1_hdmi_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       0.865    -0.842    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/Clk
    SLICE_X61Y1          FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.609%)  route 0.234ns (62.391%))
  Logic Levels:           0  
  Clock Path Skew:        -2.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    1.205ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.612     0.612    HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.638 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.567     1.205    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X49Y1          FDCE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y1          FDCE (Prop_fdce_C_Q)         0.141     1.346 r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/Q
                         net (fo=1, routed)           0.234     1.580    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X54Y0          FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1_hdmi_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_out1_hdmi_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       0.838    -0.869    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Clk
    SLICE_X54Y0          FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.493ns  (logic 0.209ns (42.357%)  route 0.284ns (57.643%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -2.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    1.202ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.612     0.612    HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.638 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.564     1.202    HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X38Y0          FDRE                                         r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y0          FDRE (Prop_fdre_C_Q)         0.164     1.366 r  HDMI_block0/hdmi_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/Q
                         net (fo=2, routed)           0.284     1.650    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Debug_Rst
    SLICE_X34Y0          LUT2 (Prop_lut2_I1_O)        0.045     1.695 r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync[1]_i_1/O
                         net (fo=1, routed)           0.000     1.695    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/reset_temp
    SLICE_X34Y0          FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1_hdmi_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_out1_hdmi_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       0.832    -0.875    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Clk
    SLICE_X34Y0          FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Locking_Dbg_Hit.dbg_hit_i_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.695ns  (logic 0.429ns (61.744%)  route 0.266ns (38.256%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -2.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    1.204ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.612     0.612    HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.638 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.566     1.204    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X49Y4          FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y4          FDRE (Prop_fdre_C_Q)         0.141     1.345 r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           0.266     1.611    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_0
    SLICE_X57Y2          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173     1.784 r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.784    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X57Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.823 r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.823    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X57Y4          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.076     1.899 r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.000     1.899    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I_n_2
    SLICE_X57Y4          FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Locking_Dbg_Hit.dbg_hit_i_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1_hdmi_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_out1_hdmi_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       0.837    -0.870    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X57Y4          FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Locking_Dbg_Hit.dbg_hit_i_1_reg[0]/C

Slack:                    inf
  Source:                 HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[9].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.697ns  (logic 0.141ns (20.217%)  route 0.556ns (79.783%))
  Logic Levels:           0  
  Clock Path Skew:        -2.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    1.203ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.612     0.612    HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.638 r  HDMI_block0/hdmi_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.565     1.203    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X45Y1          FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y1          FDRE (Prop_fdre_C_Q)         0.141     1.344 r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/Q
                         net (fo=1, routed)           0.556     1.900    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[9].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X59Y4          FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[9].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1_hdmi_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_out1_hdmi_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       0.864    -0.843    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[9].sync_bit/Clk
    SLICE_X59Y4          FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[9].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_hdmi_block_clk_wiz_1_0_1
  To Clock:  clk_out1_hdmi_block_clk_wiz_1_0_1

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 HDMI_block0/hdmi_block_i/rst_clk_wiz_1_100M/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.334ns  (logic 0.580ns (43.491%)  route 0.754ns (56.509%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.604ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1_hdmi_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_out1_hdmi_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       1.567    -0.962    HDMI_block0/hdmi_block_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X28Y0          FDRE                                         r  HDMI_block0/hdmi_block_i/rst_clk_wiz_1_100M/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y0          FDRE (Prop_fdre_C_Q)         0.456    -0.506 r  HDMI_block0/hdmi_block_i/rst_clk_wiz_1_100M/U0/FDRE_inst/Q
                         net (fo=1, routed)           0.754     0.248    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Reset
    SLICE_X34Y0          LUT2 (Prop_lut2_I0_O)        0.124     0.372 r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync[1]_i_1/O
                         net (fo=1, routed)           0.000     0.372    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/reset_temp
    SLICE_X34Y0          FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1_hdmi_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_out1_hdmi_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       1.445    -1.566    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Clk
    SLICE_X34Y0          FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 HDMI_block0/hdmi_block_i/rst_clk_wiz_1_100M/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.093ns  (logic 0.467ns (42.742%)  route 0.626ns (57.258%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.599ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.964ns
    Source Clock Delay      (SCD):    -1.563ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1_hdmi_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_out1_hdmi_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       1.448    -1.563    HDMI_block0/hdmi_block_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X28Y0          FDRE                                         r  HDMI_block0/hdmi_block_i/rst_clk_wiz_1_100M/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y0          FDRE (Prop_fdre_C_Q)         0.367    -1.196 r  HDMI_block0/hdmi_block_i/rst_clk_wiz_1_100M/U0/FDRE_inst/Q
                         net (fo=1, routed)           0.626    -0.570    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Reset
    SLICE_X34Y0          LUT2 (Prop_lut2_I0_O)        0.100    -0.470 r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.470    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/reset_temp
    SLICE_X34Y0          FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1_hdmi_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_out1_hdmi_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       1.565    -0.964    HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Clk
    SLICE_X34Y0          FDRE                                         r  HDMI_block0/hdmi_block_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_hdmi_block_clk_wiz_1_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 HDMI_block0/hdmi_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_hdmi_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rtl_0_txd
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.612ns  (logic 4.001ns (41.626%)  route 5.611ns (58.374%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1_hdmi_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_out1_hdmi_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       1.629    -0.900    HDMI_block0/hdmi_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X65Y17         FDSE                                         r  HDMI_block0/hdmi_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y17         FDSE (Prop_fdse_C_Q)         0.456    -0.444 r  HDMI_block0/hdmi_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/Q
                         net (fo=1, routed)           5.611     5.167    uart_rtl_0_txd_OBUF
    A16                  OBUF (Prop_obuf_I_O)         3.545     8.712 r  uart_rtl_0_txd_OBUF_inst/O
                         net (fo=0)                   0.000     8.712    uart_rtl_0_txd
    A16                                                               r  uart_rtl_0_txd (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 HDMI_block0/hdmi_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_hdmi_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rtl_0_txd
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.592ns  (logic 1.387ns (38.601%)  route 2.206ns (61.399%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1_hdmi_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_out1_hdmi_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       0.589    -0.610    HDMI_block0/hdmi_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X65Y17         FDSE                                         r  HDMI_block0/hdmi_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y17         FDSE (Prop_fdse_C_Q)         0.141    -0.469 r  HDMI_block0/hdmi_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/Q
                         net (fo=1, routed)           2.206     1.736    uart_rtl_0_txd_OBUF
    A16                  OBUF (Prop_obuf_I_O)         1.246     2.982 r  uart_rtl_0_txd_OBUF_inst/O
                         net (fo=0)                   0.000     2.982    uart_rtl_0_txd
    A16                                                               r  uart_rtl_0_txd (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_clk_n
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.311ns  (logic 2.310ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       1.575     1.575    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           1.671     1.671    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_clk/pix_clkx5
    OLOGIC_X0Y18         OSERDESE2                                    r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y18         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     2.143 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_clk/oserdes_m/OQ
                         net (fo=1, routed)           0.001     2.144    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/tmdsclk
    U16                  OBUFDS (Prop_obufds_I_OB)    1.838     3.982 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/OBUFDS_CLK/OB
                         net (fo=0)                   0.000     3.982    hdmi_tmds_clk_n
    V17                                                               r  hdmi_tmds_clk_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_clk_p
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.310ns  (logic 2.309ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       1.575     1.575    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           1.671     1.671    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_clk/pix_clkx5
    OLOGIC_X0Y18         OSERDESE2                                    r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y18         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     2.143 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_clk/oserdes_m/OQ
                         net (fo=1, routed)           0.001     2.144    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/tmdsclk
    U16                  OBUFDS (Prop_obufds_I_O)     1.837     3.981 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/OBUFDS_CLK/O
                         net (fo=0)                   0.000     3.981    hdmi_tmds_clk_p
    U16                                                               r  hdmi_tmds_clk_p (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_g/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.312ns  (logic 2.311ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       1.575     1.575    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           1.665     1.665    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_g/pix_clkx5
    OLOGIC_X0Y22         OSERDESE2                                    r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_g/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y22         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     2.137 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_g/oserdes_m/OQ
                         net (fo=1, routed)           0.001     2.138    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/TMDSINT_1
    R16                  OBUFDS (Prop_obufds_I_OB)    1.839     3.976 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/OBUFDS_G/OB
                         net (fo=0)                   0.000     3.976    hdmi_tmds_data_n[1]
    R17                                                               r  hdmi_tmds_data_n[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_b/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.310ns  (logic 2.309ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       1.575     1.575    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           1.666     1.666    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_b/pix_clkx5
    OLOGIC_X0Y20         OSERDESE2                                    r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_b/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y20         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     2.138 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_b/oserdes_m/OQ
                         net (fo=1, routed)           0.001     2.139    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/TMDSINT_0
    U17                  OBUFDS (Prop_obufds_I_OB)    1.837     3.976 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/OBUFDS_B/OB
                         net (fo=0)                   0.000     3.976    hdmi_tmds_data_n[0]
    U18                                                               r  hdmi_tmds_data_n[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_g/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_p[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.311ns  (logic 2.310ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       1.575     1.575    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           1.665     1.665    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_g/pix_clkx5
    OLOGIC_X0Y22         OSERDESE2                                    r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_g/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y22         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     2.137 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_g/oserdes_m/OQ
                         net (fo=1, routed)           0.001     2.138    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/TMDSINT_1
    R16                  OBUFDS (Prop_obufds_I_O)     1.838     3.975 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/OBUFDS_G/O
                         net (fo=0)                   0.000     3.975    hdmi_tmds_data_p[1]
    R16                                                               r  hdmi_tmds_data_p[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_b/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_p[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.309ns  (logic 2.308ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       1.575     1.575    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           1.666     1.666    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_b/pix_clkx5
    OLOGIC_X0Y20         OSERDESE2                                    r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_b/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y20         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     2.138 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_b/oserdes_m/OQ
                         net (fo=1, routed)           0.001     2.139    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/TMDSINT_0
    U17                  OBUFDS (Prop_obufds_I_O)     1.836     3.975 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/OBUFDS_B/O
                         net (fo=0)                   0.000     3.975    hdmi_tmds_data_p[0]
    U17                                                               r  hdmi_tmds_data_p[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_r/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_n[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.299ns  (logic 2.298ns (99.956%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       1.575     1.575    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           1.663     1.663    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_r/pix_clkx5
    OLOGIC_X0Y24         OSERDESE2                                    r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_r/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y24         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     2.135 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_r/oserdes_m/OQ
                         net (fo=1, routed)           0.001     2.136    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/TMDSINT_2
    R14                  OBUFDS (Prop_obufds_I_OB)    1.826     3.962 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/OBUFDS_R/OB
                         net (fo=0)                   0.000     3.962    hdmi_tmds_data_n[2]
    T14                                                               r  hdmi_tmds_data_n[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_r/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_p[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.298ns  (logic 2.297ns (99.956%)  route 0.001ns (0.044%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       1.575     1.575    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           1.663     1.663    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_r/pix_clkx5
    OLOGIC_X0Y24         OSERDESE2                                    r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_r/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y24         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     2.135 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_r/oserdes_m/OQ
                         net (fo=1, routed)           0.001     2.136    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/TMDSINT_2
    R14                  OBUFDS (Prop_obufds_I_O)     1.825     3.961 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/OBUFDS_R/O
                         net (fo=0)                   0.000     3.961    hdmi_tmds_data_p[2]
    R14                                                               r  hdmi_tmds_data_p[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_r/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_p[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.952ns  (logic 0.951ns (99.895%)  route 0.001ns (0.105%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       0.549     0.549    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           0.580     0.580    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_r/pix_clkx5
    OLOGIC_X0Y24         OSERDESE2                                    r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_r/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y24         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.757 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_r/oserdes_m/OQ
                         net (fo=1, routed)           0.001     0.758    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/TMDSINT_2
    R14                  OBUFDS (Prop_obufds_I_O)     0.774     1.532 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/OBUFDS_R/O
                         net (fo=0)                   0.000     1.532    hdmi_tmds_data_p[2]
    R14                                                               r  hdmi_tmds_data_p[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_r/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_n[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.953ns  (logic 0.952ns (99.895%)  route 0.001ns (0.105%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       0.549     0.549    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           0.580     0.580    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_r/pix_clkx5
    OLOGIC_X0Y24         OSERDESE2                                    r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_r/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y24         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.757 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_r/oserdes_m/OQ
                         net (fo=1, routed)           0.001     0.758    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/TMDSINT_2
    R14                  OBUFDS (Prop_obufds_I_OB)    0.775     1.533 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/OBUFDS_R/OB
                         net (fo=0)                   0.000     1.533    hdmi_tmds_data_n[2]
    T14                                                               r  hdmi_tmds_data_n[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_b/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_p[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.963ns  (logic 0.962ns (99.896%)  route 0.001ns (0.104%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       0.549     0.549    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           0.582     0.582    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_b/pix_clkx5
    OLOGIC_X0Y20         OSERDESE2                                    r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_b/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y20         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.759 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_b/oserdes_m/OQ
                         net (fo=1, routed)           0.001     0.760    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/TMDSINT_0
    U17                  OBUFDS (Prop_obufds_I_O)     0.785     1.545 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/OBUFDS_B/O
                         net (fo=0)                   0.000     1.545    hdmi_tmds_data_p[0]
    U17                                                               r  hdmi_tmds_data_p[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_g/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_p[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.965ns  (logic 0.964ns (99.896%)  route 0.001ns (0.104%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       0.549     0.549    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           0.581     0.581    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_g/pix_clkx5
    OLOGIC_X0Y22         OSERDESE2                                    r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_g/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y22         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.758 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_g/oserdes_m/OQ
                         net (fo=1, routed)           0.001     0.759    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/TMDSINT_1
    R16                  OBUFDS (Prop_obufds_I_O)     0.787     1.545 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/OBUFDS_G/O
                         net (fo=0)                   0.000     1.545    hdmi_tmds_data_p[1]
    R16                                                               r  hdmi_tmds_data_p[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_b/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.964ns  (logic 0.963ns (99.896%)  route 0.001ns (0.104%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       0.549     0.549    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           0.582     0.582    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_b/pix_clkx5
    OLOGIC_X0Y20         OSERDESE2                                    r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_b/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y20         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.759 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_b/oserdes_m/OQ
                         net (fo=1, routed)           0.001     0.760    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/TMDSINT_0
    U17                  OBUFDS (Prop_obufds_I_OB)    0.786     1.546 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/OBUFDS_B/OB
                         net (fo=0)                   0.000     1.546    hdmi_tmds_data_n[0]
    U18                                                               r  hdmi_tmds_data_n[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_g/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.966ns  (logic 0.965ns (99.896%)  route 0.001ns (0.104%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       0.549     0.549    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           0.581     0.581    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_g/pix_clkx5
    OLOGIC_X0Y22         OSERDESE2                                    r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_g/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y22         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.758 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_g/oserdes_m/OQ
                         net (fo=1, routed)           0.001     0.759    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/TMDSINT_1
    R16                  OBUFDS (Prop_obufds_I_OB)    0.788     1.546 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/OBUFDS_G/OB
                         net (fo=0)                   0.000     1.546    hdmi_tmds_data_n[1]
    R17                                                               r  hdmi_tmds_data_n[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_clk_p
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.964ns  (logic 0.963ns (99.896%)  route 0.001ns (0.104%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       0.549     0.549    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           0.584     0.584    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_clk/pix_clkx5
    OLOGIC_X0Y18         OSERDESE2                                    r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y18         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.761 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_clk/oserdes_m/OQ
                         net (fo=1, routed)           0.001     0.762    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/tmdsclk
    U16                  OBUFDS (Prop_obufds_I_O)     0.786     1.548 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/OBUFDS_CLK/O
                         net (fo=0)                   0.000     1.548    hdmi_tmds_clk_p
    U16                                                               r  hdmi_tmds_clk_p (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_clk_n
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.965ns  (logic 0.964ns (99.896%)  route 0.001ns (0.104%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       0.549     0.549    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           0.584     0.584    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_clk/pix_clkx5
    OLOGIC_X0Y18         OSERDESE2                                    r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y18         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.761 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_clk/oserdes_m/OQ
                         net (fo=1, routed)           0.001     0.762    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/tmdsclk
    U16                  OBUFDS (Prop_obufds_I_OB)    0.787     1.549 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/OBUFDS_CLK/OB
                         net (fo=0)                   0.000     1.549    hdmi_tmds_clk_n
    V17                                                               r  hdmi_tmds_clk_n (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.333ns  (logic 0.096ns (2.880%)  route 3.237ns (97.120%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     5.000 f  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       1.575     6.575    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.333     3.243 f  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.661     4.904    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     5.000 f  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           1.575     6.575    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.061ns  (logic 0.026ns (2.452%)  route 1.035ns (97.548%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       0.549     0.549    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.061    -0.512 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.486    -0.026    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.000 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           0.549     0.549    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_hdmi_block_clk_wiz_1_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 HDMI_block0/hdmi_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_hdmi_block_clk_wiz_1_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HDMI_block0/hdmi_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.378ns  (logic 0.029ns (2.104%)  route 1.349ns (97.896%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_hdmi_block_clk_wiz_1_0_1 fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 f  Clk (IN)
                         net (fo=0)                   0.000     5.000    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     5.396 f  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.876    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1_hdmi_block_clk_wiz_1_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.145     2.731 f  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.534     3.265    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkfbout_hdmi_block_clk_wiz_1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     3.294 f  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkf_buf/O
                         net (fo=1, routed)           0.816     4.109    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkfbout_buf_hdmi_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 HDMI_block0/hdmi_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_hdmi_block_clk_wiz_1_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HDMI_block0/hdmi_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.133ns  (logic 0.091ns (2.904%)  route 3.042ns (97.096%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_hdmi_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1_hdmi_block_clk_wiz_1_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.221    -4.689 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.587    -3.102    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkfbout_hdmi_block_clk_wiz_1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkf_buf/O
                         net (fo=1, routed)           1.455    -1.556    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkfbout_buf_hdmi_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0_1

Max Delay            50 Endpoints
Min Delay            50 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/dout_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.227ns  (logic 0.124ns (1.344%)  route 9.103ns (98.656%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           2.399     2.399    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/pix_clk_locked
    SLICE_X15Y4          LUT2 (Prop_lut2_I1_O)        0.124     2.523 f  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          6.704     9.227    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/AR[0]
    SLICE_X0Y20          FDCE                                         f  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/dout_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       1.457     1.457    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=254, routed)         1.508     1.508    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/pix_clk
    SLICE_X0Y20          FDCE                                         r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/dout_reg[3]/C

Slack:                    inf
  Source:                 HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/dout_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.223ns  (logic 0.124ns (1.345%)  route 9.099ns (98.655%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           2.399     2.399    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/pix_clk_locked
    SLICE_X15Y4          LUT2 (Prop_lut2_I1_O)        0.124     2.523 f  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          6.700     9.223    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/AR[0]
    SLICE_X1Y20          FDCE                                         f  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/dout_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       1.457     1.457    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=254, routed)         1.508     1.508    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/pix_clk
    SLICE_X1Y20          FDCE                                         r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/dout_reg[3]/C

Slack:                    inf
  Source:                 HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/dout_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.223ns  (logic 0.124ns (1.345%)  route 9.099ns (98.655%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           2.399     2.399    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/pix_clk_locked
    SLICE_X15Y4          LUT2 (Prop_lut2_I1_O)        0.124     2.523 f  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          6.700     9.223    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/AR[0]
    SLICE_X1Y20          FDCE                                         f  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/dout_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       1.457     1.457    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=254, routed)         1.508     1.508    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/pix_clk
    SLICE_X1Y20          FDCE                                         r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/dout_reg[8]/C

Slack:                    inf
  Source:                 HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/dout_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.223ns  (logic 0.124ns (1.345%)  route 9.099ns (98.655%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           2.399     2.399    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/pix_clk_locked
    SLICE_X15Y4          LUT2 (Prop_lut2_I1_O)        0.124     2.523 f  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          6.700     9.223    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/AR[0]
    SLICE_X1Y20          FDCE                                         f  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/dout_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       1.457     1.457    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=254, routed)         1.508     1.508    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/pix_clk
    SLICE_X1Y20          FDCE                                         r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/dout_reg[4]/C

Slack:                    inf
  Source:                 HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/dout_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.223ns  (logic 0.124ns (1.345%)  route 9.099ns (98.655%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           2.399     2.399    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/pix_clk_locked
    SLICE_X15Y4          LUT2 (Prop_lut2_I1_O)        0.124     2.523 f  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          6.700     9.223    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/AR[0]
    SLICE_X1Y20          FDCE                                         f  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/dout_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       1.457     1.457    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=254, routed)         1.508     1.508    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/pix_clk
    SLICE_X1Y20          FDCE                                         r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/dout_reg[6]/C

Slack:                    inf
  Source:                 HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/dout_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.212ns  (logic 0.124ns (1.346%)  route 9.088ns (98.654%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           2.399     2.399    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/pix_clk_locked
    SLICE_X15Y4          LUT2 (Prop_lut2_I1_O)        0.124     2.523 f  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          6.689     9.212    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/AR[0]
    SLICE_X0Y24          FDCE                                         f  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       1.457     1.457    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=254, routed)         1.502     1.502    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/pix_clk
    SLICE_X0Y24          FDCE                                         r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/dout_reg[0]/C

Slack:                    inf
  Source:                 HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/dout_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.212ns  (logic 0.124ns (1.346%)  route 9.088ns (98.654%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           2.399     2.399    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/pix_clk_locked
    SLICE_X15Y4          LUT2 (Prop_lut2_I1_O)        0.124     2.523 f  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          6.689     9.212    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/AR[0]
    SLICE_X0Y24          FDCE                                         f  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/dout_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       1.457     1.457    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=254, routed)         1.502     1.502    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/pix_clk
    SLICE_X0Y24          FDCE                                         r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/dout_reg[1]/C

Slack:                    inf
  Source:                 HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/dout_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.212ns  (logic 0.124ns (1.346%)  route 9.088ns (98.654%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           2.399     2.399    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/pix_clk_locked
    SLICE_X15Y4          LUT2 (Prop_lut2_I1_O)        0.124     2.523 f  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          6.689     9.212    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/AR[0]
    SLICE_X0Y24          FDCE                                         f  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/dout_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       1.457     1.457    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=254, routed)         1.502     1.502    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/pix_clk
    SLICE_X0Y24          FDCE                                         r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/dout_reg[2]/C

Slack:                    inf
  Source:                 HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/dout_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.212ns  (logic 0.124ns (1.346%)  route 9.088ns (98.654%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           2.399     2.399    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/pix_clk_locked
    SLICE_X15Y4          LUT2 (Prop_lut2_I1_O)        0.124     2.523 f  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          6.689     9.212    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/AR[0]
    SLICE_X0Y24          FDCE                                         f  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/dout_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       1.457     1.457    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=254, routed)         1.502     1.502    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/pix_clk
    SLICE_X0Y24          FDCE                                         r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/dout_reg[5]/C

Slack:                    inf
  Source:                 HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/dout_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.076ns  (logic 0.124ns (1.366%)  route 8.952ns (98.634%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           2.399     2.399    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/pix_clk_locked
    SLICE_X15Y4          LUT2 (Prop_lut2_I1_O)        0.124     2.523 f  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          6.553     9.076    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/AR[0]
    SLICE_X0Y21          FDCE                                         f  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/dout_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       1.457     1.457    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=254, routed)         1.507     1.507    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/pix_clk
    SLICE_X0Y21          FDCE                                         r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/dout_reg[7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.740ns  (logic 0.045ns (1.642%)  route 2.695ns (98.358%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           1.129     1.129    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/pix_clk_locked
    SLICE_X15Y4          LUT2 (Prop_lut2_I1_O)        0.045     1.174 f  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          1.566     2.740    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/AR[0]
    SLICE_X2Y8           FDCE                                         f  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       0.817     0.817    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=254, routed)         0.865     0.865    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/pix_clk
    SLICE_X2Y8           FDCE                                         r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/cnt_reg[2]/C

Slack:                    inf
  Source:                 HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.881ns  (logic 0.045ns (1.562%)  route 2.836ns (98.438%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           1.129     1.129    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/pix_clk_locked
    SLICE_X15Y4          LUT2 (Prop_lut2_I1_O)        0.045     1.174 f  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          1.707     2.881    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/AR[0]
    SLICE_X3Y16          FDCE                                         f  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       0.817     0.817    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=254, routed)         0.859     0.859    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/pix_clk
    SLICE_X3Y16          FDCE                                         r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/cnt_reg[1]/C

Slack:                    inf
  Source:                 HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.881ns  (logic 0.045ns (1.562%)  route 2.836ns (98.438%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           1.129     1.129    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/pix_clk_locked
    SLICE_X15Y4          LUT2 (Prop_lut2_I1_O)        0.045     1.174 f  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          1.707     2.881    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/AR[0]
    SLICE_X3Y16          FDCE                                         f  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       0.817     0.817    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=254, routed)         0.859     0.859    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/pix_clk
    SLICE_X3Y16          FDCE                                         r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/cnt_reg[2]/C

Slack:                    inf
  Source:                 HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/cnt_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.017ns  (logic 0.045ns (1.491%)  route 2.972ns (98.509%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           1.129     1.129    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/pix_clk_locked
    SLICE_X15Y4          LUT2 (Prop_lut2_I1_O)        0.045     1.174 f  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          1.843     3.017    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/AR[0]
    SLICE_X1Y8           FDCE                                         f  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       0.817     0.817    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=254, routed)         0.865     0.865    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/pix_clk
    SLICE_X1Y8           FDCE                                         r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/cnt_reg[3]/C

Slack:                    inf
  Source:                 HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/cnt_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.017ns  (logic 0.045ns (1.491%)  route 2.972ns (98.509%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           1.129     1.129    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/pix_clk_locked
    SLICE_X15Y4          LUT2 (Prop_lut2_I1_O)        0.045     1.174 f  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          1.843     3.017    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/AR[0]
    SLICE_X1Y8           FDCE                                         f  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       0.817     0.817    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=254, routed)         0.865     0.865    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/pix_clk
    SLICE_X1Y8           FDCE                                         r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/cnt_reg[4]/C

Slack:                    inf
  Source:                 HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.081ns  (logic 0.045ns (1.461%)  route 3.036ns (98.539%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           1.129     1.129    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/pix_clk_locked
    SLICE_X15Y4          LUT2 (Prop_lut2_I1_O)        0.045     1.174 f  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          1.907     3.081    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/AR[0]
    SLICE_X1Y9           FDCE                                         f  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       0.817     0.817    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=254, routed)         0.865     0.865    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/pix_clk
    SLICE_X1Y9           FDCE                                         r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/cnt_reg[1]/C

Slack:                    inf
  Source:                 HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/cnt_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.216ns  (logic 0.045ns (1.399%)  route 3.171ns (98.601%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           1.129     1.129    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/pix_clk_locked
    SLICE_X15Y4          LUT2 (Prop_lut2_I1_O)        0.045     1.174 f  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          2.042     3.216    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/AR[0]
    SLICE_X1Y12          FDCE                                         f  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       0.817     0.817    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=254, routed)         0.862     0.862    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/pix_clk
    SLICE_X1Y12          FDCE                                         r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/cnt_reg[3]/C

Slack:                    inf
  Source:                 HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/cnt_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.216ns  (logic 0.045ns (1.399%)  route 3.171ns (98.601%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           1.129     1.129    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/pix_clk_locked
    SLICE_X15Y4          LUT2 (Prop_lut2_I1_O)        0.045     1.174 f  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          2.042     3.216    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/AR[0]
    SLICE_X1Y12          FDCE                                         f  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       0.817     0.817    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=254, routed)         0.862     0.862    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/pix_clk
    SLICE_X1Y12          FDCE                                         r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/cnt_reg[4]/C

Slack:                    inf
  Source:                 HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/dout_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.255ns  (logic 0.045ns (1.382%)  route 3.210ns (98.618%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           1.129     1.129    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/pix_clk_locked
    SLICE_X15Y4          LUT2 (Prop_lut2_I1_O)        0.045     1.174 f  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          2.081     3.255    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/AR[0]
    SLICE_X1Y17          FDCE                                         f  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/dout_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       0.817     0.817    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=254, routed)         0.858     0.858    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/pix_clk
    SLICE_X1Y17          FDCE                                         r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/dout_reg[2]/C

Slack:                    inf
  Source:                 HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/dout_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.255ns  (logic 0.045ns (1.382%)  route 3.210ns (98.618%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           1.129     1.129    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/pix_clk_locked
    SLICE_X15Y4          LUT2 (Prop_lut2_I1_O)        0.045     1.174 f  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          2.081     3.255    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/AR[0]
    SLICE_X1Y17          FDCE                                         f  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/dout_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       0.817     0.817    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=254, routed)         0.858     0.858    HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/pix_clk
    SLICE_X1Y17          FDCE                                         r  HDMI_block0/hdmi_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/dout_reg[4]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_hdmi_block_clk_wiz_1_0_1

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 HDMI_block0/hdmi_block_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            HDMI_block0/hdmi_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.061ns  (logic 0.124ns (11.690%)  route 0.937ns (88.310%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.937     0.937    HDMI_block0/hdmi_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/dcm_locked
    SLICE_X9Y1           LUT4 (Prop_lut4_I0_O)        0.124     1.061 r  HDMI_block0/hdmi_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.000     1.061    HDMI_block0/hdmi_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int0__0
    SLICE_X9Y1           FDRE                                         r  HDMI_block0/hdmi_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1_hdmi_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_out1_hdmi_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       1.451    -1.560    HDMI_block0/hdmi_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X9Y1           FDRE                                         r  HDMI_block0/hdmi_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 HDMI_block0/hdmi_block_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            HDMI_block0/hdmi_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.465ns  (logic 0.045ns (9.683%)  route 0.420ns (90.317%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.420     0.420    HDMI_block0/hdmi_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/dcm_locked
    SLICE_X9Y1           LUT4 (Prop_lut4_I0_O)        0.045     0.465 r  HDMI_block0/hdmi_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.000     0.465    HDMI_block0/hdmi_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int0__0
    SLICE_X9Y1           FDRE                                         r  HDMI_block0/hdmi_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_in1_hdmi_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clk_out1_hdmi_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  HDMI_block0/hdmi_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20944, routed)       0.837    -0.870    HDMI_block0/hdmi_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X9Y1           FDRE                                         r  HDMI_block0/hdmi_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int_reg/C





