INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 12:31:16 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.063ns  (required time - arrival time)
  Source:                 load1/data_tehb/control/fullReg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.675ns period=5.350ns})
  Destination:            addf0/operator/RightShifterComponent/level4_c1_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.675ns period=5.350ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.350ns  (clk rise@5.350ns - clk rise@0.000ns)
  Data Path Delay:        4.931ns  (logic 1.424ns (28.880%)  route 3.507ns (71.120%))
  Logic Levels:           13  (CARRY4=3 LUT3=2 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.833 - 5.350 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=937, unset)          0.508     0.508    load1/data_tehb/control/clk
    SLICE_X21Y114        FDRE                                         r  load1/data_tehb/control/fullReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y114        FDRE (Prop_fdre_C_Q)         0.216     0.724 r  load1/data_tehb/control/fullReg_reg/Q
                         net (fo=46, routed)          0.594     1.318    load1/data_tehb/control/fullReg_reg_0
    SLICE_X16Y112        LUT5 (Prop_lut5_I1_O)        0.043     1.361 f  load1/data_tehb/control/ltOp_carry__2_i_10/O
                         net (fo=6, routed)           0.485     1.846    load1/data_tehb/control/dataReg_reg[30]_0
    SLICE_X21Y114        LUT5 (Prop_lut5_I3_O)        0.043     1.889 f  load1/data_tehb/control/level4_c1[25]_i_3/O
                         net (fo=9, routed)           0.349     2.238    load1/data_tehb/control/excExpFracY_c0[0]
    SLICE_X22Y114        LUT6 (Prop_lut6_I5_O)        0.043     2.281 f  load1/data_tehb/control/level4_c1[25]_i_12/O
                         net (fo=1, routed)           0.179     2.459    load1/data_tehb/control/level4_c1[25]_i_12_n_0
    SLICE_X20Y114        LUT6 (Prop_lut6_I0_O)        0.043     2.502 f  load1/data_tehb/control/level4_c1[25]_i_9/O
                         net (fo=1, routed)           0.095     2.597    load1/data_tehb/control/level4_c1[25]_i_9_n_0
    SLICE_X20Y114        LUT3 (Prop_lut3_I1_O)        0.043     2.640 r  load1/data_tehb/control/level4_c1[25]_i_4/O
                         net (fo=7, routed)           0.387     3.027    load5/data_tehb/control/level4_c1_reg[25]
    SLICE_X19Y114        LUT6 (Prop_lut6_I3_O)        0.043     3.070 r  load5/data_tehb/control/ltOp_carry__2_i_5/O
                         net (fo=1, routed)           0.000     3.070    addf0/operator/ltOp_carry__3_1[3]
    SLICE_X19Y114        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.187     3.257 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.257    addf0/operator/ltOp_carry__2_n_0
    SLICE_X19Y115        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     3.384 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=82, routed)          0.268     3.652    load5/data_tehb/control/CO[0]
    SLICE_X17Y116        LUT6 (Prop_lut6_I0_O)        0.130     3.782 r  load5/data_tehb/control/i__carry_i_4/O
                         net (fo=1, routed)           0.247     4.029    addf0/operator/p_1_in[0]
    SLICE_X19Y116        CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.300     4.329 r  addf0/operator/_inferred__1/i__carry/O[3]
                         net (fo=2, routed)           0.321     4.649    addf0/operator/RightShifterComponent/O[2]
    SLICE_X18Y118        LUT4 (Prop_lut4_I1_O)        0.120     4.769 r  addf0/operator/RightShifterComponent/level4_c1[24]_i_2/O
                         net (fo=7, routed)           0.187     4.956    load5/data_tehb/control/ps_c1_reg[3]_0
    SLICE_X19Y118        LUT5 (Prop_lut5_I3_O)        0.043     4.999 f  load5/data_tehb/control/level4_c1[25]_i_6/O
                         net (fo=14, routed)          0.096     5.095    load5/data_tehb/control/level4_c1[25]_i_6_n_0
    SLICE_X19Y118        LUT3 (Prop_lut3_I2_O)        0.043     5.138 r  load5/data_tehb/control/level4_c1[23]_i_1/O
                         net (fo=12, routed)          0.301     5.439    addf0/operator/RightShifterComponent/level4_c1_reg[10]_0
    SLICE_X15Y118        FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.350     5.350 r  
                                                      0.000     5.350 r  clk (IN)
                         net (fo=937, unset)          0.483     5.833    addf0/operator/RightShifterComponent/clk
    SLICE_X15Y118        FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[20]/C
                         clock pessimism              0.000     5.833    
                         clock uncertainty           -0.035     5.797    
    SLICE_X15Y118        FDRE (Setup_fdre_C_R)       -0.295     5.502    addf0/operator/RightShifterComponent/level4_c1_reg[20]
  -------------------------------------------------------------------
                         required time                          5.502    
                         arrival time                          -5.439    
  -------------------------------------------------------------------
                         slack                                  0.063    




