/****************************************************************************
 *     Copyright (c) 1999-2016, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Mon Feb  8 12:53:14 2016
 *                 Full Compile MD5 Checksum  7c463a9180016920b3e03273285ff33d
 *                     (minus title and desc)
 *                 MD5 Checksum               30fed0099690880293569d98807ed1d8
 *
 * lock_release:   n/a
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     749
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *                 Script Source              /tools/dvtsw/current/Linux/combo_header.pl
 *                 DVTSWVER                   current
 *
 *
 ***************************************************************************/

#ifndef BCHP_RAAGA_DSP_TIMERS_H__
#define BCHP_RAAGA_DSP_TIMERS_H__

/***************************************************************************
 *RAAGA_DSP_TIMERS - Raaga DSP Timers Control Registers
 ***************************************************************************/
#define BCHP_RAAGA_DSP_TIMERS_TSM_TIMER          0x00c21000 /* [RW] TSM Timer Control Register */
#define BCHP_RAAGA_DSP_TIMERS_TSM_TIMER_VALUE    0x00c21004 /* [RO] Time of the TSM Timer */
#define BCHP_RAAGA_DSP_TIMERS_DSP_CLK_TIMER      0x00c21008 /* [RW] DSP Core Clock Timer Control Register */
#define BCHP_RAAGA_DSP_TIMERS_DSP_CLK_TIMER_VALUE 0x00c2100c /* [RO] Time of the DSP Core Clock Timer */
#define BCHP_RAAGA_DSP_TIMERS_SYS_CLK_TIMER0     0x00c21010 /* [RW] Sys Clock Timer Control Register */
#define BCHP_RAAGA_DSP_TIMERS_SYS_CLK_TIMER_VALUE0 0x00c21014 /* [RO] Time of the Sys Clock Timer */
#define BCHP_RAAGA_DSP_TIMERS_SYS_CLK_TIMER1     0x00c21018 /* [RW] Sys Clock Timer Control Register */
#define BCHP_RAAGA_DSP_TIMERS_SYS_CLK_TIMER_VALUE1 0x00c2101c /* [RO] Time of the Sys Clock Timer */
#define BCHP_RAAGA_DSP_TIMERS_SYS_CLK_TIMER2     0x00c21020 /* [RW] Sys Clock Timer Control Register */
#define BCHP_RAAGA_DSP_TIMERS_SYS_CLK_TIMER_VALUE2 0x00c21024 /* [RO] Time of the Sys Clock Timer */
#define BCHP_RAAGA_DSP_TIMERS_SYS_CLK_TIMER3     0x00c21028 /* [RW] Sys Clock Timer Control Register */
#define BCHP_RAAGA_DSP_TIMERS_SYS_CLK_TIMER_VALUE3 0x00c2102c /* [RO] Time of the Sys Clock Timer */
#define BCHP_RAAGA_DSP_TIMERS_PROFILE_TIMER0     0x00c21030 /* [RW] Profile Timer 0 Control Register */
#define BCHP_RAAGA_DSP_TIMERS_PROFILE_TIMER_VALUE0 0x00c21034 /* [RO] Time of the Profile Timer 0 */
#define BCHP_RAAGA_DSP_TIMERS_PROFILE_TIMER1     0x00c21038 /* [RW] Profile Timer 1 Control Register */
#define BCHP_RAAGA_DSP_TIMERS_PROFILE_TIMER_VALUE1 0x00c2103c /* [RO] Time of the Profile Timer 1 */
#define BCHP_RAAGA_DSP_TIMERS_DAISY_CHAIN_TIMER_CTRL 0x00c21040 /* [RW] Daisy Timer Control Register */
#define BCHP_RAAGA_DSP_TIMERS_DAISY_CHAIN_TIMER_LS 0x00c21044 /* [RW] Daisy Chain Timer LS  Control Register */
#define BCHP_RAAGA_DSP_TIMERS_DAISY_CHAIN_TIMER_VALUE_LS 0x00c21048 /* [RO] Time of the Daisy Chain Timer LS */
#define BCHP_RAAGA_DSP_TIMERS_DAISY_CHAIN_TIMER_MS 0x00c2104c /* [RW] Daisy Chain Timer MS Control Register */
#define BCHP_RAAGA_DSP_TIMERS_DAISY_CHAIN_TIMER_VALUE_MS 0x00c21050 /* [RO] Time of the Daisy Chain Timer MS */
#define BCHP_RAAGA_DSP_TIMERS_WATCHDOG_TIMER     0x00c21054 /* [RW] Watchdog Timer Control Register */
#define BCHP_RAAGA_DSP_TIMERS_WATCHDOG_TIMER_VALUE 0x00c21058 /* [RO] Time of the Watchdog Timer */

/***************************************************************************
 *TSM_TIMER - TSM Timer Control Register
 ***************************************************************************/
/* RAAGA_DSP_TIMERS :: TSM_TIMER :: ET [31:31] */
#define BCHP_RAAGA_DSP_TIMERS_TSM_TIMER_ET_MASK                    0x80000000
#define BCHP_RAAGA_DSP_TIMERS_TSM_TIMER_ET_SHIFT                   31
#define BCHP_RAAGA_DSP_TIMERS_TSM_TIMER_ET_DEFAULT                 0x00000000

/* RAAGA_DSP_TIMERS :: TSM_TIMER :: CM [30:30] */
#define BCHP_RAAGA_DSP_TIMERS_TSM_TIMER_CM_MASK                    0x40000000
#define BCHP_RAAGA_DSP_TIMERS_TSM_TIMER_CM_SHIFT                   30
#define BCHP_RAAGA_DSP_TIMERS_TSM_TIMER_CM_DEFAULT                 0x00000000

/* RAAGA_DSP_TIMERS :: TSM_TIMER :: COUNT [29:00] */
#define BCHP_RAAGA_DSP_TIMERS_TSM_TIMER_COUNT_MASK                 0x3fffffff
#define BCHP_RAAGA_DSP_TIMERS_TSM_TIMER_COUNT_SHIFT                0
#define BCHP_RAAGA_DSP_TIMERS_TSM_TIMER_COUNT_DEFAULT              0x3fffffff

/***************************************************************************
 *TSM_TIMER_VALUE - Time of the TSM Timer
 ***************************************************************************/
/* RAAGA_DSP_TIMERS :: TSM_TIMER_VALUE :: TIME [31:00] */
#define BCHP_RAAGA_DSP_TIMERS_TSM_TIMER_VALUE_TIME_MASK            0xffffffff
#define BCHP_RAAGA_DSP_TIMERS_TSM_TIMER_VALUE_TIME_SHIFT           0

/***************************************************************************
 *DSP_CLK_TIMER - DSP Core Clock Timer Control Register
 ***************************************************************************/
/* RAAGA_DSP_TIMERS :: DSP_CLK_TIMER :: ET [31:31] */
#define BCHP_RAAGA_DSP_TIMERS_DSP_CLK_TIMER_ET_MASK                0x80000000
#define BCHP_RAAGA_DSP_TIMERS_DSP_CLK_TIMER_ET_SHIFT               31
#define BCHP_RAAGA_DSP_TIMERS_DSP_CLK_TIMER_ET_DEFAULT             0x00000000

/* RAAGA_DSP_TIMERS :: DSP_CLK_TIMER :: CM [30:30] */
#define BCHP_RAAGA_DSP_TIMERS_DSP_CLK_TIMER_CM_MASK                0x40000000
#define BCHP_RAAGA_DSP_TIMERS_DSP_CLK_TIMER_CM_SHIFT               30
#define BCHP_RAAGA_DSP_TIMERS_DSP_CLK_TIMER_CM_DEFAULT             0x00000000

/* RAAGA_DSP_TIMERS :: DSP_CLK_TIMER :: COUNT [29:00] */
#define BCHP_RAAGA_DSP_TIMERS_DSP_CLK_TIMER_COUNT_MASK             0x3fffffff
#define BCHP_RAAGA_DSP_TIMERS_DSP_CLK_TIMER_COUNT_SHIFT            0
#define BCHP_RAAGA_DSP_TIMERS_DSP_CLK_TIMER_COUNT_DEFAULT          0x3fffffff

/***************************************************************************
 *DSP_CLK_TIMER_VALUE - Time of the DSP Core Clock Timer
 ***************************************************************************/
/* RAAGA_DSP_TIMERS :: DSP_CLK_TIMER_VALUE :: TIME [31:00] */
#define BCHP_RAAGA_DSP_TIMERS_DSP_CLK_TIMER_VALUE_TIME_MASK        0xffffffff
#define BCHP_RAAGA_DSP_TIMERS_DSP_CLK_TIMER_VALUE_TIME_SHIFT       0

/***************************************************************************
 *SYS_CLK_TIMER0 - Sys Clock Timer Control Register
 ***************************************************************************/
/* RAAGA_DSP_TIMERS :: SYS_CLK_TIMER0 :: ET [31:31] */
#define BCHP_RAAGA_DSP_TIMERS_SYS_CLK_TIMER0_ET_MASK               0x80000000
#define BCHP_RAAGA_DSP_TIMERS_SYS_CLK_TIMER0_ET_SHIFT              31
#define BCHP_RAAGA_DSP_TIMERS_SYS_CLK_TIMER0_ET_DEFAULT            0x00000000

/* RAAGA_DSP_TIMERS :: SYS_CLK_TIMER0 :: CM [30:30] */
#define BCHP_RAAGA_DSP_TIMERS_SYS_CLK_TIMER0_CM_MASK               0x40000000
#define BCHP_RAAGA_DSP_TIMERS_SYS_CLK_TIMER0_CM_SHIFT              30
#define BCHP_RAAGA_DSP_TIMERS_SYS_CLK_TIMER0_CM_DEFAULT            0x00000000

/* RAAGA_DSP_TIMERS :: SYS_CLK_TIMER0 :: COUNT [29:00] */
#define BCHP_RAAGA_DSP_TIMERS_SYS_CLK_TIMER0_COUNT_MASK            0x3fffffff
#define BCHP_RAAGA_DSP_TIMERS_SYS_CLK_TIMER0_COUNT_SHIFT           0
#define BCHP_RAAGA_DSP_TIMERS_SYS_CLK_TIMER0_COUNT_DEFAULT         0x3fffffff

/***************************************************************************
 *SYS_CLK_TIMER_VALUE0 - Time of the Sys Clock Timer
 ***************************************************************************/
/* RAAGA_DSP_TIMERS :: SYS_CLK_TIMER_VALUE0 :: TIME [31:00] */
#define BCHP_RAAGA_DSP_TIMERS_SYS_CLK_TIMER_VALUE0_TIME_MASK       0xffffffff
#define BCHP_RAAGA_DSP_TIMERS_SYS_CLK_TIMER_VALUE0_TIME_SHIFT      0

/***************************************************************************
 *SYS_CLK_TIMER1 - Sys Clock Timer Control Register
 ***************************************************************************/
/* RAAGA_DSP_TIMERS :: SYS_CLK_TIMER1 :: ET [31:31] */
#define BCHP_RAAGA_DSP_TIMERS_SYS_CLK_TIMER1_ET_MASK               0x80000000
#define BCHP_RAAGA_DSP_TIMERS_SYS_CLK_TIMER1_ET_SHIFT              31
#define BCHP_RAAGA_DSP_TIMERS_SYS_CLK_TIMER1_ET_DEFAULT            0x00000000

/* RAAGA_DSP_TIMERS :: SYS_CLK_TIMER1 :: CM [30:30] */
#define BCHP_RAAGA_DSP_TIMERS_SYS_CLK_TIMER1_CM_MASK               0x40000000
#define BCHP_RAAGA_DSP_TIMERS_SYS_CLK_TIMER1_CM_SHIFT              30
#define BCHP_RAAGA_DSP_TIMERS_SYS_CLK_TIMER1_CM_DEFAULT            0x00000000

/* RAAGA_DSP_TIMERS :: SYS_CLK_TIMER1 :: COUNT [29:00] */
#define BCHP_RAAGA_DSP_TIMERS_SYS_CLK_TIMER1_COUNT_MASK            0x3fffffff
#define BCHP_RAAGA_DSP_TIMERS_SYS_CLK_TIMER1_COUNT_SHIFT           0
#define BCHP_RAAGA_DSP_TIMERS_SYS_CLK_TIMER1_COUNT_DEFAULT         0x3fffffff

/***************************************************************************
 *SYS_CLK_TIMER_VALUE1 - Time of the Sys Clock Timer
 ***************************************************************************/
/* RAAGA_DSP_TIMERS :: SYS_CLK_TIMER_VALUE1 :: TIME [31:00] */
#define BCHP_RAAGA_DSP_TIMERS_SYS_CLK_TIMER_VALUE1_TIME_MASK       0xffffffff
#define BCHP_RAAGA_DSP_TIMERS_SYS_CLK_TIMER_VALUE1_TIME_SHIFT      0

/***************************************************************************
 *SYS_CLK_TIMER2 - Sys Clock Timer Control Register
 ***************************************************************************/
/* RAAGA_DSP_TIMERS :: SYS_CLK_TIMER2 :: ET [31:31] */
#define BCHP_RAAGA_DSP_TIMERS_SYS_CLK_TIMER2_ET_MASK               0x80000000
#define BCHP_RAAGA_DSP_TIMERS_SYS_CLK_TIMER2_ET_SHIFT              31
#define BCHP_RAAGA_DSP_TIMERS_SYS_CLK_TIMER2_ET_DEFAULT            0x00000000

/* RAAGA_DSP_TIMERS :: SYS_CLK_TIMER2 :: CM [30:30] */
#define BCHP_RAAGA_DSP_TIMERS_SYS_CLK_TIMER2_CM_MASK               0x40000000
#define BCHP_RAAGA_DSP_TIMERS_SYS_CLK_TIMER2_CM_SHIFT              30
#define BCHP_RAAGA_DSP_TIMERS_SYS_CLK_TIMER2_CM_DEFAULT            0x00000000

/* RAAGA_DSP_TIMERS :: SYS_CLK_TIMER2 :: COUNT [29:00] */
#define BCHP_RAAGA_DSP_TIMERS_SYS_CLK_TIMER2_COUNT_MASK            0x3fffffff
#define BCHP_RAAGA_DSP_TIMERS_SYS_CLK_TIMER2_COUNT_SHIFT           0
#define BCHP_RAAGA_DSP_TIMERS_SYS_CLK_TIMER2_COUNT_DEFAULT         0x3fffffff

/***************************************************************************
 *SYS_CLK_TIMER_VALUE2 - Time of the Sys Clock Timer
 ***************************************************************************/
/* RAAGA_DSP_TIMERS :: SYS_CLK_TIMER_VALUE2 :: TIME [31:00] */
#define BCHP_RAAGA_DSP_TIMERS_SYS_CLK_TIMER_VALUE2_TIME_MASK       0xffffffff
#define BCHP_RAAGA_DSP_TIMERS_SYS_CLK_TIMER_VALUE2_TIME_SHIFT      0

/***************************************************************************
 *SYS_CLK_TIMER3 - Sys Clock Timer Control Register
 ***************************************************************************/
/* RAAGA_DSP_TIMERS :: SYS_CLK_TIMER3 :: ET [31:31] */
#define BCHP_RAAGA_DSP_TIMERS_SYS_CLK_TIMER3_ET_MASK               0x80000000
#define BCHP_RAAGA_DSP_TIMERS_SYS_CLK_TIMER3_ET_SHIFT              31
#define BCHP_RAAGA_DSP_TIMERS_SYS_CLK_TIMER3_ET_DEFAULT            0x00000000

/* RAAGA_DSP_TIMERS :: SYS_CLK_TIMER3 :: CM [30:30] */
#define BCHP_RAAGA_DSP_TIMERS_SYS_CLK_TIMER3_CM_MASK               0x40000000
#define BCHP_RAAGA_DSP_TIMERS_SYS_CLK_TIMER3_CM_SHIFT              30
#define BCHP_RAAGA_DSP_TIMERS_SYS_CLK_TIMER3_CM_DEFAULT            0x00000000

/* RAAGA_DSP_TIMERS :: SYS_CLK_TIMER3 :: COUNT [29:00] */
#define BCHP_RAAGA_DSP_TIMERS_SYS_CLK_TIMER3_COUNT_MASK            0x3fffffff
#define BCHP_RAAGA_DSP_TIMERS_SYS_CLK_TIMER3_COUNT_SHIFT           0
#define BCHP_RAAGA_DSP_TIMERS_SYS_CLK_TIMER3_COUNT_DEFAULT         0x3fffffff

/***************************************************************************
 *SYS_CLK_TIMER_VALUE3 - Time of the Sys Clock Timer
 ***************************************************************************/
/* RAAGA_DSP_TIMERS :: SYS_CLK_TIMER_VALUE3 :: TIME [31:00] */
#define BCHP_RAAGA_DSP_TIMERS_SYS_CLK_TIMER_VALUE3_TIME_MASK       0xffffffff
#define BCHP_RAAGA_DSP_TIMERS_SYS_CLK_TIMER_VALUE3_TIME_SHIFT      0

/***************************************************************************
 *PROFILE_TIMER0 - Profile Timer 0 Control Register
 ***************************************************************************/
/* RAAGA_DSP_TIMERS :: PROFILE_TIMER0 :: ET [31:31] */
#define BCHP_RAAGA_DSP_TIMERS_PROFILE_TIMER0_ET_MASK               0x80000000
#define BCHP_RAAGA_DSP_TIMERS_PROFILE_TIMER0_ET_SHIFT              31
#define BCHP_RAAGA_DSP_TIMERS_PROFILE_TIMER0_ET_DEFAULT            0x00000000

/* RAAGA_DSP_TIMERS :: PROFILE_TIMER0 :: CM [30:30] */
#define BCHP_RAAGA_DSP_TIMERS_PROFILE_TIMER0_CM_MASK               0x40000000
#define BCHP_RAAGA_DSP_TIMERS_PROFILE_TIMER0_CM_SHIFT              30
#define BCHP_RAAGA_DSP_TIMERS_PROFILE_TIMER0_CM_DEFAULT            0x00000000

/* RAAGA_DSP_TIMERS :: PROFILE_TIMER0 :: COUNT [29:00] */
#define BCHP_RAAGA_DSP_TIMERS_PROFILE_TIMER0_COUNT_MASK            0x3fffffff
#define BCHP_RAAGA_DSP_TIMERS_PROFILE_TIMER0_COUNT_SHIFT           0
#define BCHP_RAAGA_DSP_TIMERS_PROFILE_TIMER0_COUNT_DEFAULT         0x3fffffff

/***************************************************************************
 *PROFILE_TIMER_VALUE0 - Time of the Profile Timer 0
 ***************************************************************************/
/* RAAGA_DSP_TIMERS :: PROFILE_TIMER_VALUE0 :: TIME [31:00] */
#define BCHP_RAAGA_DSP_TIMERS_PROFILE_TIMER_VALUE0_TIME_MASK       0xffffffff
#define BCHP_RAAGA_DSP_TIMERS_PROFILE_TIMER_VALUE0_TIME_SHIFT      0

/***************************************************************************
 *PROFILE_TIMER1 - Profile Timer 1 Control Register
 ***************************************************************************/
/* RAAGA_DSP_TIMERS :: PROFILE_TIMER1 :: ET [31:31] */
#define BCHP_RAAGA_DSP_TIMERS_PROFILE_TIMER1_ET_MASK               0x80000000
#define BCHP_RAAGA_DSP_TIMERS_PROFILE_TIMER1_ET_SHIFT              31
#define BCHP_RAAGA_DSP_TIMERS_PROFILE_TIMER1_ET_DEFAULT            0x00000000

/* RAAGA_DSP_TIMERS :: PROFILE_TIMER1 :: CM [30:30] */
#define BCHP_RAAGA_DSP_TIMERS_PROFILE_TIMER1_CM_MASK               0x40000000
#define BCHP_RAAGA_DSP_TIMERS_PROFILE_TIMER1_CM_SHIFT              30
#define BCHP_RAAGA_DSP_TIMERS_PROFILE_TIMER1_CM_DEFAULT            0x00000000

/* RAAGA_DSP_TIMERS :: PROFILE_TIMER1 :: COUNT [29:00] */
#define BCHP_RAAGA_DSP_TIMERS_PROFILE_TIMER1_COUNT_MASK            0x3fffffff
#define BCHP_RAAGA_DSP_TIMERS_PROFILE_TIMER1_COUNT_SHIFT           0
#define BCHP_RAAGA_DSP_TIMERS_PROFILE_TIMER1_COUNT_DEFAULT         0x3fffffff

/***************************************************************************
 *PROFILE_TIMER_VALUE1 - Time of the Profile Timer 1
 ***************************************************************************/
/* RAAGA_DSP_TIMERS :: PROFILE_TIMER_VALUE1 :: TIME [31:00] */
#define BCHP_RAAGA_DSP_TIMERS_PROFILE_TIMER_VALUE1_TIME_MASK       0xffffffff
#define BCHP_RAAGA_DSP_TIMERS_PROFILE_TIMER_VALUE1_TIME_SHIFT      0

/***************************************************************************
 *DAISY_CHAIN_TIMER_CTRL - Daisy Timer Control Register
 ***************************************************************************/
/* RAAGA_DSP_TIMERS :: DAISY_CHAIN_TIMER_CTRL :: reserved0 [31:01] */
#define BCHP_RAAGA_DSP_TIMERS_DAISY_CHAIN_TIMER_CTRL_reserved0_MASK 0xfffffffe
#define BCHP_RAAGA_DSP_TIMERS_DAISY_CHAIN_TIMER_CTRL_reserved0_SHIFT 1

/* RAAGA_DSP_TIMERS :: DAISY_CHAIN_TIMER_CTRL :: DAISY_CHAIN_EN [00:00] */
#define BCHP_RAAGA_DSP_TIMERS_DAISY_CHAIN_TIMER_CTRL_DAISY_CHAIN_EN_MASK 0x00000001
#define BCHP_RAAGA_DSP_TIMERS_DAISY_CHAIN_TIMER_CTRL_DAISY_CHAIN_EN_SHIFT 0
#define BCHP_RAAGA_DSP_TIMERS_DAISY_CHAIN_TIMER_CTRL_DAISY_CHAIN_EN_DEFAULT 0x00000000

/***************************************************************************
 *DAISY_CHAIN_TIMER_LS - Daisy Chain Timer LS  Control Register
 ***************************************************************************/
/* RAAGA_DSP_TIMERS :: DAISY_CHAIN_TIMER_LS :: ET [31:31] */
#define BCHP_RAAGA_DSP_TIMERS_DAISY_CHAIN_TIMER_LS_ET_MASK         0x80000000
#define BCHP_RAAGA_DSP_TIMERS_DAISY_CHAIN_TIMER_LS_ET_SHIFT        31
#define BCHP_RAAGA_DSP_TIMERS_DAISY_CHAIN_TIMER_LS_ET_DEFAULT      0x00000000

/* RAAGA_DSP_TIMERS :: DAISY_CHAIN_TIMER_LS :: CM [30:30] */
#define BCHP_RAAGA_DSP_TIMERS_DAISY_CHAIN_TIMER_LS_CM_MASK         0x40000000
#define BCHP_RAAGA_DSP_TIMERS_DAISY_CHAIN_TIMER_LS_CM_SHIFT        30
#define BCHP_RAAGA_DSP_TIMERS_DAISY_CHAIN_TIMER_LS_CM_DEFAULT      0x00000000

/* RAAGA_DSP_TIMERS :: DAISY_CHAIN_TIMER_LS :: COUNT [29:00] */
#define BCHP_RAAGA_DSP_TIMERS_DAISY_CHAIN_TIMER_LS_COUNT_MASK      0x3fffffff
#define BCHP_RAAGA_DSP_TIMERS_DAISY_CHAIN_TIMER_LS_COUNT_SHIFT     0
#define BCHP_RAAGA_DSP_TIMERS_DAISY_CHAIN_TIMER_LS_COUNT_DEFAULT   0x3fffffff

/***************************************************************************
 *DAISY_CHAIN_TIMER_VALUE_LS - Time of the Daisy Chain Timer LS
 ***************************************************************************/
/* RAAGA_DSP_TIMERS :: DAISY_CHAIN_TIMER_VALUE_LS :: TIME [31:00] */
#define BCHP_RAAGA_DSP_TIMERS_DAISY_CHAIN_TIMER_VALUE_LS_TIME_MASK 0xffffffff
#define BCHP_RAAGA_DSP_TIMERS_DAISY_CHAIN_TIMER_VALUE_LS_TIME_SHIFT 0

/***************************************************************************
 *DAISY_CHAIN_TIMER_MS - Daisy Chain Timer MS Control Register
 ***************************************************************************/
/* RAAGA_DSP_TIMERS :: DAISY_CHAIN_TIMER_MS :: ET [31:31] */
#define BCHP_RAAGA_DSP_TIMERS_DAISY_CHAIN_TIMER_MS_ET_MASK         0x80000000
#define BCHP_RAAGA_DSP_TIMERS_DAISY_CHAIN_TIMER_MS_ET_SHIFT        31
#define BCHP_RAAGA_DSP_TIMERS_DAISY_CHAIN_TIMER_MS_ET_DEFAULT      0x00000000

/* RAAGA_DSP_TIMERS :: DAISY_CHAIN_TIMER_MS :: CM [30:30] */
#define BCHP_RAAGA_DSP_TIMERS_DAISY_CHAIN_TIMER_MS_CM_MASK         0x40000000
#define BCHP_RAAGA_DSP_TIMERS_DAISY_CHAIN_TIMER_MS_CM_SHIFT        30
#define BCHP_RAAGA_DSP_TIMERS_DAISY_CHAIN_TIMER_MS_CM_DEFAULT      0x00000000

/* RAAGA_DSP_TIMERS :: DAISY_CHAIN_TIMER_MS :: COUNT [29:00] */
#define BCHP_RAAGA_DSP_TIMERS_DAISY_CHAIN_TIMER_MS_COUNT_MASK      0x3fffffff
#define BCHP_RAAGA_DSP_TIMERS_DAISY_CHAIN_TIMER_MS_COUNT_SHIFT     0
#define BCHP_RAAGA_DSP_TIMERS_DAISY_CHAIN_TIMER_MS_COUNT_DEFAULT   0x3fffffff

/***************************************************************************
 *DAISY_CHAIN_TIMER_VALUE_MS - Time of the Daisy Chain Timer MS
 ***************************************************************************/
/* RAAGA_DSP_TIMERS :: DAISY_CHAIN_TIMER_VALUE_MS :: TIME [31:00] */
#define BCHP_RAAGA_DSP_TIMERS_DAISY_CHAIN_TIMER_VALUE_MS_TIME_MASK 0xffffffff
#define BCHP_RAAGA_DSP_TIMERS_DAISY_CHAIN_TIMER_VALUE_MS_TIME_SHIFT 0

/***************************************************************************
 *WATCHDOG_TIMER - Watchdog Timer Control Register
 ***************************************************************************/
/* RAAGA_DSP_TIMERS :: WATCHDOG_TIMER :: ET [31:31] */
#define BCHP_RAAGA_DSP_TIMERS_WATCHDOG_TIMER_ET_MASK               0x80000000
#define BCHP_RAAGA_DSP_TIMERS_WATCHDOG_TIMER_ET_SHIFT              31
#define BCHP_RAAGA_DSP_TIMERS_WATCHDOG_TIMER_ET_DEFAULT            0x00000000

/* RAAGA_DSP_TIMERS :: WATCHDOG_TIMER :: CM [30:30] */
#define BCHP_RAAGA_DSP_TIMERS_WATCHDOG_TIMER_CM_MASK               0x40000000
#define BCHP_RAAGA_DSP_TIMERS_WATCHDOG_TIMER_CM_SHIFT              30
#define BCHP_RAAGA_DSP_TIMERS_WATCHDOG_TIMER_CM_DEFAULT            0x00000000

/* RAAGA_DSP_TIMERS :: WATCHDOG_TIMER :: COUNT [29:00] */
#define BCHP_RAAGA_DSP_TIMERS_WATCHDOG_TIMER_COUNT_MASK            0x3fffffff
#define BCHP_RAAGA_DSP_TIMERS_WATCHDOG_TIMER_COUNT_SHIFT           0
#define BCHP_RAAGA_DSP_TIMERS_WATCHDOG_TIMER_COUNT_DEFAULT         0x3fffffff

/***************************************************************************
 *WATCHDOG_TIMER_VALUE - Time of the Watchdog Timer
 ***************************************************************************/
/* RAAGA_DSP_TIMERS :: WATCHDOG_TIMER_VALUE :: TIME [31:00] */
#define BCHP_RAAGA_DSP_TIMERS_WATCHDOG_TIMER_VALUE_TIME_MASK       0xffffffff
#define BCHP_RAAGA_DSP_TIMERS_WATCHDOG_TIMER_VALUE_TIME_SHIFT      0

#endif /* #ifndef BCHP_RAAGA_DSP_TIMERS_H__ */

/* End of File */
