# Reading E:/Altera/ModelSim/modelsim_ase/tcl/vsim/pref.tcl
# ERROR: No extended dataflow license exists
# do SINGLE_CORE-PROCESSOR_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying E:/Altera/ModelSim/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR {D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/control.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:02:03 on Jul 02,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR" D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/control.v 
# -- Compiling module control
# 
# Top level modules:
# 	control
# End time: 03:02:03 on Jul 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR {D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/IRAM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:02:03 on Jul 02,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR" D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/IRAM.v 
# -- Compiling module IRAM
# 
# Top level modules:
# 	IRAM
# End time: 03:02:03 on Jul 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR {D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/DRAM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:02:03 on Jul 02,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR" D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/DRAM.v 
# -- Compiling module DRAM
# 
# Top level modules:
# 	DRAM
# End time: 03:02:03 on Jul 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR {D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/mux2to1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:02:03 on Jul 02,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR" D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/mux2to1.v 
# -- Compiling module mux2to1
# 
# Top level modules:
# 	mux2to1
# End time: 03:02:03 on Jul 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR {D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/PC_ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:02:04 on Jul 02,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR" D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/PC_ALU.v 
# -- Compiling module PC_ALU
# 
# Top level modules:
# 	PC_ALU
# End time: 03:02:04 on Jul 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR {D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/REGISTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:02:04 on Jul 02,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR" D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/REGISTER.v 
# -- Compiling module REGISTER
# 
# Top level modules:
# 	REGISTER
# End time: 03:02:04 on Jul 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR {D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/SINGLE_CORE_PROCESSOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:02:04 on Jul 02,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR" D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/SINGLE_CORE_PROCESSOR.v 
# -- Compiling module SINGLE_CORE_PROCESSOR
# 
# Top level modules:
# 	SINGLE_CORE_PROCESSOR
# End time: 03:02:04 on Jul 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR {D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:02:04 on Jul 02,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR" D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 03:02:04 on Jul 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR {D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/regfile.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:02:04 on Jul 02,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR" D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/regfile.v 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 03:02:04 on Jul 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR {D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/mux3to1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:02:04 on Jul 02,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR" D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/mux3to1.v 
# -- Compiling module mux3to1
# 
# Top level modules:
# 	mux3to1
# End time: 03:02:04 on Jul 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR {D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/Top_Level_Module.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:02:04 on Jul 02,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR" D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/Top_Level_Module.v 
# -- Compiling module Top_Level_Module
# 
# Top level modules:
# 	Top_Level_Module
# End time: 03:02:04 on Jul 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR {D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/Top_Level_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:02:04 on Jul 02,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR" D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/Top_Level_tb.v 
# -- Compiling module Top_Level_tb
# 
# Top level modules:
# 	Top_Level_tb
# End time: 03:02:04 on Jul 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  Top_Level_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" Top_Level_tb 
# Start time: 03:02:05 on Jul 02,2021
# Loading work.Top_Level_tb
# Loading work.Top_Level_Module
# Loading work.SINGLE_CORE_PROCESSOR
# Loading work.regfile
# Loading work.ALU
# Loading work.control
# Loading work.REGISTER
# Loading work.PC_ALU
# Loading work.mux2to1
# Loading work.mux3to1
# Loading work.DRAM
# Loading work.IRAM
# ** Warning: (vsim-3015) D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/SINGLE_CORE_PROCESSOR.v(78): [PCDPC] - Port size (2) does not match connection size (4) for port 'alu_en'. The port definition is at: D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/control.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Top_Level_tb/Top_Module/core1/Control_Unit File: D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/control.v
# ** Warning: (vsim-3015) D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/SINGLE_CORE_PROCESSOR.v(132): [PCDPC] - Port size (20) does not match connection size (32) for port 'din'. The port definition is at: D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/REGISTER.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /Top_Level_tb/Top_Module/core1/AC File: D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/REGISTER.v
# ** Warning: (vsim-3015) D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/SINGLE_CORE_PROCESSOR.v(132): [PCDPC] - Port size (20) does not match connection size (32) for port 'dout'. The port definition is at: D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/REGISTER.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /Top_Level_tb/Top_Module/core1/AC File: D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/REGISTER.v
# ** Warning: (vsim-3015) D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/SINGLE_CORE_PROCESSOR.v(138): [PCDPC] - Port size (32) does not match connection size (12) for port 'dina'. The port definition is at: D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/mux2to1.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /Top_Level_tb/Top_Module/core1/M4_mux File: D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/mux2to1.v
# ** Warning: (vsim-3015) D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/SINGLE_CORE_PROCESSOR.v(138): [PCDPC] - Port size (32) does not match connection size (12) for port 'dout'. The port definition is at: D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/mux2to1.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /Top_Level_tb/Top_Module/core1/M4_mux File: D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/mux2to1.v
# ** Warning: (vsim-3015) D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/SINGLE_CORE_PROCESSOR.v(146): [PCDPC] - Port size (20) does not match connection size (12) for port 'din'. The port definition is at: D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/REGISTER.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /Top_Level_tb/Top_Module/core1/AR File: D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/REGISTER.v
# ** Warning: (vsim-3015) D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/SINGLE_CORE_PROCESSOR.v(146): [PCDPC] - Port size (20) does not match connection size (12) for port 'dout'. The port definition is at: D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/REGISTER.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /Top_Level_tb/Top_Module/core1/AR File: D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/REGISTER.v
# ** Warning: (vsim-3015) D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/SINGLE_CORE_PROCESSOR.v(159): [PCDPC] - Port size (20) does not match connection size (32) for port 'din'. The port definition is at: D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/REGISTER.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /Top_Level_tb/Top_Module/core1/DR File: D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/REGISTER.v
# ** Warning: (vsim-3015) D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/SINGLE_CORE_PROCESSOR.v(159): [PCDPC] - Port size (20) does not match connection size (32) for port 'dout'. The port definition is at: D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/REGISTER.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /Top_Level_tb/Top_Module/core1/DR File: D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/REGISTER.v
# ** Warning: (vsim-3015) D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/SINGLE_CORE_PROCESSOR.v(165): [PCDPC] - Port size (32) does not match connection size (12) for port 'dinb'. The port definition is at: D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/mux3to1.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /Top_Level_tb/Top_Module/core1/M1_mux File: D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/mux3to1.v
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1000 ns
# ** Note: $stop    : D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/Top_Level_tb.v(20)
#    Time: 1200 ps  Iteration: 1  Instance: /Top_Level_tb
# Break in Module Top_Level_tb at D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/Top_Level_tb.v line 20
add wave -position end  sim:/Top_Level_tb/Top_Module/IRAM/ram
add wave -position end  sim:/Top_Level_tb/Top_Module/IRAM/instr_out
add wave -position end  sim:/Top_Level_tb/Top_Module/DRAM/ram
restart
# ** Warning: (vsim-3015) D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/SINGLE_CORE_PROCESSOR.v(78): [PCDPC] - Port size (2) does not match connection size (4) for port 'alu_en'. The port definition is at: D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/control.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Top_Level_tb/Top_Module/core1/Control_Unit File: D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/control.v
# ** Warning: (vsim-3015) D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/SINGLE_CORE_PROCESSOR.v(132): [PCDPC] - Port size (20) does not match connection size (32) for port 'din'. The port definition is at: D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/REGISTER.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /Top_Level_tb/Top_Module/core1/AC File: D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/REGISTER.v
# ** Warning: (vsim-3015) D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/SINGLE_CORE_PROCESSOR.v(132): [PCDPC] - Port size (20) does not match connection size (32) for port 'dout'. The port definition is at: D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/REGISTER.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /Top_Level_tb/Top_Module/core1/AC File: D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/REGISTER.v
# ** Warning: (vsim-3015) D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/SINGLE_CORE_PROCESSOR.v(138): [PCDPC] - Port size (32) does not match connection size (12) for port 'dina'. The port definition is at: D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/mux2to1.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /Top_Level_tb/Top_Module/core1/M4_mux File: D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/mux2to1.v
# ** Warning: (vsim-3015) D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/SINGLE_CORE_PROCESSOR.v(138): [PCDPC] - Port size (32) does not match connection size (12) for port 'dout'. The port definition is at: D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/mux2to1.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /Top_Level_tb/Top_Module/core1/M4_mux File: D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/mux2to1.v
# ** Warning: (vsim-3015) D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/SINGLE_CORE_PROCESSOR.v(146): [PCDPC] - Port size (20) does not match connection size (12) for port 'din'. The port definition is at: D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/REGISTER.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /Top_Level_tb/Top_Module/core1/AR File: D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/REGISTER.v
# ** Warning: (vsim-3015) D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/SINGLE_CORE_PROCESSOR.v(146): [PCDPC] - Port size (20) does not match connection size (12) for port 'dout'. The port definition is at: D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/REGISTER.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /Top_Level_tb/Top_Module/core1/AR File: D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/REGISTER.v
# ** Warning: (vsim-3015) D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/SINGLE_CORE_PROCESSOR.v(159): [PCDPC] - Port size (20) does not match connection size (32) for port 'din'. The port definition is at: D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/REGISTER.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /Top_Level_tb/Top_Module/core1/DR File: D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/REGISTER.v
# ** Warning: (vsim-3015) D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/SINGLE_CORE_PROCESSOR.v(159): [PCDPC] - Port size (20) does not match connection size (32) for port 'dout'. The port definition is at: D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/REGISTER.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /Top_Level_tb/Top_Module/core1/DR File: D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/REGISTER.v
# ** Warning: (vsim-3015) D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/SINGLE_CORE_PROCESSOR.v(165): [PCDPC] - Port size (32) does not match connection size (12) for port 'dinb'. The port definition is at: D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/mux3to1.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /Top_Level_tb/Top_Module/core1/M1_mux File: D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/mux3to1.v
restart
# ** Warning: (vsim-3015) D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/SINGLE_CORE_PROCESSOR.v(78): [PCDPC] - Port size (2) does not match connection size (4) for port 'alu_en'. The port definition is at: D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/control.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Top_Level_tb/Top_Module/core1/Control_Unit File: D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/control.v
# ** Warning: (vsim-3015) D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/SINGLE_CORE_PROCESSOR.v(132): [PCDPC] - Port size (20) does not match connection size (32) for port 'din'. The port definition is at: D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/REGISTER.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /Top_Level_tb/Top_Module/core1/AC File: D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/REGISTER.v
# ** Warning: (vsim-3015) D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/SINGLE_CORE_PROCESSOR.v(132): [PCDPC] - Port size (20) does not match connection size (32) for port 'dout'. The port definition is at: D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/REGISTER.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /Top_Level_tb/Top_Module/core1/AC File: D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/REGISTER.v
# ** Warning: (vsim-3015) D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/SINGLE_CORE_PROCESSOR.v(138): [PCDPC] - Port size (32) does not match connection size (12) for port 'dina'. The port definition is at: D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/mux2to1.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /Top_Level_tb/Top_Module/core1/M4_mux File: D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/mux2to1.v
# ** Warning: (vsim-3015) D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/SINGLE_CORE_PROCESSOR.v(138): [PCDPC] - Port size (32) does not match connection size (12) for port 'dout'. The port definition is at: D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/mux2to1.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /Top_Level_tb/Top_Module/core1/M4_mux File: D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/mux2to1.v
# ** Warning: (vsim-3015) D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/SINGLE_CORE_PROCESSOR.v(146): [PCDPC] - Port size (20) does not match connection size (12) for port 'din'. The port definition is at: D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/REGISTER.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /Top_Level_tb/Top_Module/core1/AR File: D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/REGISTER.v
# ** Warning: (vsim-3015) D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/SINGLE_CORE_PROCESSOR.v(146): [PCDPC] - Port size (20) does not match connection size (12) for port 'dout'. The port definition is at: D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/REGISTER.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /Top_Level_tb/Top_Module/core1/AR File: D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/REGISTER.v
# ** Warning: (vsim-3015) D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/SINGLE_CORE_PROCESSOR.v(159): [PCDPC] - Port size (20) does not match connection size (32) for port 'din'. The port definition is at: D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/REGISTER.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /Top_Level_tb/Top_Module/core1/DR File: D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/REGISTER.v
# ** Warning: (vsim-3015) D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/SINGLE_CORE_PROCESSOR.v(159): [PCDPC] - Port size (20) does not match connection size (32) for port 'dout'. The port definition is at: D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/REGISTER.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /Top_Level_tb/Top_Module/core1/DR File: D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/REGISTER.v
# ** Warning: (vsim-3015) D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/SINGLE_CORE_PROCESSOR.v(165): [PCDPC] - Port size (32) does not match connection size (12) for port 'dinb'. The port definition is at: D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/mux3to1.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /Top_Level_tb/Top_Module/core1/M1_mux File: D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/mux3to1.v
run -all
# ** Note: $stop    : D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/Top_Level_tb.v(20)
#    Time: 1200 ps  Iteration: 1  Instance: /Top_Level_tb
# Break in Module Top_Level_tb at D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/Top_Level_tb.v line 20
vlog -reportprogress 300 -work work D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/DRAM.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:04:52 on Jul 02,2021
# vlog -reportprogress 300 -work work D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/DRAM.v 
# -- Compiling module DRAM
# 
# Top level modules:
# 	DRAM
# End time: 03:04:52 on Jul 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.DRAM
# ** Warning: (vsim-3015) D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/SINGLE_CORE_PROCESSOR.v(78): [PCDPC] - Port size (2) does not match connection size (4) for port 'alu_en'. The port definition is at: D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/control.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Top_Level_tb/Top_Module/core1/Control_Unit File: D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/control.v
# ** Warning: (vsim-3015) D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/SINGLE_CORE_PROCESSOR.v(132): [PCDPC] - Port size (20) does not match connection size (32) for port 'din'. The port definition is at: D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/REGISTER.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /Top_Level_tb/Top_Module/core1/AC File: D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/REGISTER.v
# ** Warning: (vsim-3015) D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/SINGLE_CORE_PROCESSOR.v(132): [PCDPC] - Port size (20) does not match connection size (32) for port 'dout'. The port definition is at: D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/REGISTER.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /Top_Level_tb/Top_Module/core1/AC File: D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/REGISTER.v
# ** Warning: (vsim-3015) D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/SINGLE_CORE_PROCESSOR.v(138): [PCDPC] - Port size (32) does not match connection size (12) for port 'dina'. The port definition is at: D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/mux2to1.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /Top_Level_tb/Top_Module/core1/M4_mux File: D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/mux2to1.v
# ** Warning: (vsim-3015) D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/SINGLE_CORE_PROCESSOR.v(138): [PCDPC] - Port size (32) does not match connection size (12) for port 'dout'. The port definition is at: D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/mux2to1.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /Top_Level_tb/Top_Module/core1/M4_mux File: D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/mux2to1.v
# ** Warning: (vsim-3015) D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/SINGLE_CORE_PROCESSOR.v(146): [PCDPC] - Port size (20) does not match connection size (12) for port 'din'. The port definition is at: D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/REGISTER.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /Top_Level_tb/Top_Module/core1/AR File: D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/REGISTER.v
# ** Warning: (vsim-3015) D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/SINGLE_CORE_PROCESSOR.v(146): [PCDPC] - Port size (20) does not match connection size (12) for port 'dout'. The port definition is at: D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/REGISTER.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /Top_Level_tb/Top_Module/core1/AR File: D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/REGISTER.v
# ** Warning: (vsim-3015) D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/SINGLE_CORE_PROCESSOR.v(159): [PCDPC] - Port size (20) does not match connection size (32) for port 'din'. The port definition is at: D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/REGISTER.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /Top_Level_tb/Top_Module/core1/DR File: D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/REGISTER.v
# ** Warning: (vsim-3015) D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/SINGLE_CORE_PROCESSOR.v(159): [PCDPC] - Port size (20) does not match connection size (32) for port 'dout'. The port definition is at: D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/REGISTER.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /Top_Level_tb/Top_Module/core1/DR File: D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/REGISTER.v
# ** Warning: (vsim-3015) D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/SINGLE_CORE_PROCESSOR.v(165): [PCDPC] - Port size (32) does not match connection size (12) for port 'dinb'. The port definition is at: D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/mux3to1.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /Top_Level_tb/Top_Module/core1/M1_mux File: D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/mux3to1.v
run -all
# ** Note: $stop    : D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/Top_Level_tb.v(20)
#    Time: 1200 ps  Iteration: 1  Instance: /Top_Level_tb
# Break in Module Top_Level_tb at D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/Top_Level_tb.v line 20
add wave -position end  sim:/Top_Level_tb/Top_Module/core1/M3_mux/dina
run -all
# Break key hit
# Break in Module mux2to1 at D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/mux2to1.v line 13
restart
# ** Warning: (vsim-3015) D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/SINGLE_CORE_PROCESSOR.v(78): [PCDPC] - Port size (2) does not match connection size (4) for port 'alu_en'. The port definition is at: D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/control.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Top_Level_tb/Top_Module/core1/Control_Unit File: D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/control.v
# ** Warning: (vsim-3015) D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/SINGLE_CORE_PROCESSOR.v(132): [PCDPC] - Port size (20) does not match connection size (32) for port 'din'. The port definition is at: D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/REGISTER.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /Top_Level_tb/Top_Module/core1/AC File: D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/REGISTER.v
# ** Warning: (vsim-3015) D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/SINGLE_CORE_PROCESSOR.v(132): [PCDPC] - Port size (20) does not match connection size (32) for port 'dout'. The port definition is at: D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/REGISTER.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /Top_Level_tb/Top_Module/core1/AC File: D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/REGISTER.v
# ** Warning: (vsim-3015) D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/SINGLE_CORE_PROCESSOR.v(138): [PCDPC] - Port size (32) does not match connection size (12) for port 'dina'. The port definition is at: D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/mux2to1.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /Top_Level_tb/Top_Module/core1/M4_mux File: D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/mux2to1.v
# ** Warning: (vsim-3015) D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/SINGLE_CORE_PROCESSOR.v(138): [PCDPC] - Port size (32) does not match connection size (12) for port 'dout'. The port definition is at: D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/mux2to1.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /Top_Level_tb/Top_Module/core1/M4_mux File: D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/mux2to1.v
# ** Warning: (vsim-3015) D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/SINGLE_CORE_PROCESSOR.v(146): [PCDPC] - Port size (20) does not match connection size (12) for port 'din'. The port definition is at: D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/REGISTER.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /Top_Level_tb/Top_Module/core1/AR File: D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/REGISTER.v
# ** Warning: (vsim-3015) D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/SINGLE_CORE_PROCESSOR.v(146): [PCDPC] - Port size (20) does not match connection size (12) for port 'dout'. The port definition is at: D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/REGISTER.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /Top_Level_tb/Top_Module/core1/AR File: D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/REGISTER.v
# ** Warning: (vsim-3015) D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/SINGLE_CORE_PROCESSOR.v(159): [PCDPC] - Port size (20) does not match connection size (32) for port 'din'. The port definition is at: D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/REGISTER.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /Top_Level_tb/Top_Module/core1/DR File: D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/REGISTER.v
# ** Warning: (vsim-3015) D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/SINGLE_CORE_PROCESSOR.v(159): [PCDPC] - Port size (20) does not match connection size (32) for port 'dout'. The port definition is at: D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/REGISTER.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /Top_Level_tb/Top_Module/core1/DR File: D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/REGISTER.v
# ** Warning: (vsim-3015) D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/SINGLE_CORE_PROCESSOR.v(165): [PCDPC] - Port size (32) does not match connection size (12) for port 'dinb'. The port definition is at: D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/mux3to1.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /Top_Level_tb/Top_Module/core1/M1_mux File: D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/mux3to1.v
run -all
# ** Note: $stop    : D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/Top_Level_tb.v(20)
#    Time: 1200 ps  Iteration: 1  Instance: /Top_Level_tb
# Break in Module Top_Level_tb at D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/Top_Level_tb.v line 20
# End time: 03:32:21 on Jul 02,2021, Elapsed time: 0:30:16
# Errors: 0, Warnings: 50
