<?xml version="1.0" encoding="utf-8"?><!DOCTYPE topic  PUBLIC '-//OASIS//DTD DITA Topic//EN'  'topic.dtd'><topic id="GUID_46F5E08E-4745-451D-9D8A-7A2EE9A014DC"><title>eSPI 1-Load (Device Down) Topology</title><body><section id="SECTION_562C49F8-D054-4DBF-89E1-922F7A8EC4DD"><fig id="FIG_espi_1-load_device_down_topology_diagram_1"><title>eSPI 1-Load (Device Down) Topology Diagram</title><image href="FIG_espi 1-load (device down) topology diagram_1.jpg" scalefit="yes" id="IMG_espi_1-load_device_down_topology_diagram_1_jpg" /></fig><table id="TABLE_562C49F8-D054-4DBF-89E1-922F7A8EC4DD_1"><title>eSPI 1-Load (Device Down) Topology Notes</title><tgroup cols="2"><thead><row><entry>Note</entry><entry>Detail</entry></row></thead><tbody><row><entry><p>Reference plane</p></entry><entry><p>[1] Continuous GND is recommended.</p><p>[2] If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).</p><p>[3] If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt).</p></entry></row><row><entry><p>Max frequency</p></entry><entry><p>50 MHz</p></entry></row><row><entry><p>Device assumption</p></entry><entry><p>Compliant to Intel ESPI base specification 1.0 (66 MHz and above).</p></entry></row><row><entry><p>R1</p></entry><entry><p>30 Ω ± 5% on ESPI_CLK and ESPI_IO[0:3].</p></entry></row><row><entry><p>Length matching between CLK and DATA signals</p></entry><entry><p>12.7 mm</p></entry></row><row><entry><p>Trace spacing between DATA and DATA signals</p></entry><entry><p>[1] 0.125 mm for MS and SL Tline Type</p><p>[2] 0.250 mm for DSL Tline Type</p></entry></row><row><entry><p>Trace spacing between CLK and DATA/ other signals</p></entry><entry><p>0.375 mm</p></entry></row><row><entry><p>Processor Buffer drive strength</p></entry><entry><p>33 Ω</p></entry></row><row><entry><p>Signal name/ list</p></entry><entry><p>ESPI_CLK, ESPI_IO[0:3], ESPI_CS0#, ESPI_RESET#, ESPI_ALERT0#.</p></entry></row></tbody></tgroup></table><table id="TABLE_562C49F8-D054-4DBF-89E1-922F7A8EC4DD_2"><title>Max Number of vias</title><tgroup cols="3"><thead><row><entry>Signal Group</entry><entry>Max Number of Vias Allowed</entry><entry>Via Placement</entry></row></thead><tbody><row><entry><p>Rx, Tx</p></entry><entry><p>7</p></entry><entry><p>Total Channel</p></entry></row><row><entry><p>Tx</p></entry><entry><p>7</p></entry><entry><p>Total Channel</p></entry></row><row><entry><p>Rx</p></entry><entry><p>7</p></entry><entry><p>Total Channel</p></entry></row></tbody></tgroup></table></section><section id="SECTION_17DC1F45-D5B1-40E7-BD24-08016FD5773C"><title>Segment Lengths</title><table id="TABLE_17DC1F45-D5B1-40E7-BD24-08016FD5773C_1"><title>eSPI 1-Load (Device Down) Topology Segment Lengths Routing Guidelines</title><tgroup cols="3"><thead><row><entry>Segment</entry><entry>Tline Type</entry><entry>Max Length Segment (mm)</entry></row></thead><tbody><row><entry><p>BO</p></entry><entry><p>MS, DSL, SL</p></entry><entry><p>12.7</p></entry></row><row><entry><p>M1</p></entry><entry><p>MS, DSL, SL</p></entry><entry><p>101.6</p></entry></row><row><entry><p>M2</p></entry><entry><p>MS, DSL, SL</p></entry><entry><p>101.6</p></entry></row></tbody></tgroup></table><p>Min Length Total (mm): 63.5</p><p>Min Length Total Note: BO + M1 + M2 &gt; 63.5 mm</p><p>Max Length Total (mm): 215.9</p></section></body></topic>