#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Mon May 23 20:38:25 2022
# Process ID: 3116
# Current directory: F:/ZYNQpractice/FPGApractice/9.uart
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19732 F:\ZYNQpractice\FPGApractice\9.uart\9.uart.xpr
# Log file: F:/ZYNQpractice/FPGApractice/9.uart/vivado.log
# Journal file: F:/ZYNQpractice/FPGApractice/9.uart\vivado.jou
# Running On: DESKTOP-O59LNIU, OS: Windows, CPU Frequency: 3194 MHz, CPU Physical cores: 16, Host memory: 16483 MB
#-----------------------------------------------------------
start_gui
open_project F:/ZYNQpractice/FPGApractice/9.uart/9.uart.xpr
update_compile_order -fileset sources_1
close [ open F:/ZYNQpractice/FPGApractice/9.uart/9.uart.srcs/sources_1/new/uart_loop.v w ]
add_files F:/ZYNQpractice/FPGApractice/9.uart/9.uart.srcs/sources_1/new/uart_loop.v
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
set_property OFFCHIP_TERM FP_VTT_50 [get_ports [list uart_txd]]
set_property SLEW {} [get_ports [list uart_txd]]
set_property DRIVE 12 [get_ports [list uart_txd]]
set_property IOSTANDARD LVCMOS33 [get_ports [list sys_clk]]
set_property IOSTANDARD LVCMOS33 [get_ports [list sys_rst_n]]
set_property IOSTANDARD {} [get_ports [list sys_rst_n]]
set_property IOSTANDARD LVTTL [get_ports [list uart_rxd]]
set_property IOSTANDARD LVCMOS33 [get_ports [list sys_rst_n]]
set_property IOSTANDARD LVCMOS33 [get_ports [list uart_rxd]]
set_property IOSTANDARD LVCMOS33 [get_ports [list uart_txd]]
set_property package_pin "" [get_ports [list  uart_txd]]
place_ports sys_rst_n N16
place_ports sys_clk U18
place_ports uart_rxd K14
place_ports uart_txd M15
file mkdir F:/ZYNQpractice/FPGApractice/9.uart/9.uart.srcs/constrs_1/new
close [ open F:/ZYNQpractice/FPGApractice/9.uart/9.uart.srcs/constrs_1/new/cons_uart.xdc w ]
add_files -fileset constrs_1 F:/ZYNQpractice/FPGApractice/9.uart/9.uart.srcs/constrs_1/new/cons_uart.xdc
set_property target_constrs_file F:/ZYNQpractice/FPGApractice/9.uart/9.uart.srcs/constrs_1/new/cons_uart.xdc [current_fileset -constrset]
save_constraints -force
