# compile verilog/system verilog design source files
verilog xil_defaultlib  "ram16x8_sim_func_synth.v"
verilog xil_defaultlib  "../../../../ram16x8.srcs/sim_1/new/ram16x8_sim.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
