// Seed: 2763868752
module module_0 (
    input supply1 id_0,
    input tri0 id_1,
    input tri id_2
);
  tri1 id_4, id_5, id_6, id_7, id_8;
  wire id_9;
  wire id_10;
  id_11(
      id_6 + id_2 == 1
  );
  wire id_12;
  wire id_13;
endmodule
module module_1 (
    input supply1 id_0,
    input wor id_1,
    input wand id_2,
    input wor id_3,
    input wor id_4,
    output uwire id_5,
    input supply1 id_6,
    input tri1 id_7,
    input supply1 id_8,
    input tri0 void id_9,
    output wor id_10,
    input tri0 id_11,
    output wire id_12,
    output wire id_13,
    output wire id_14,
    input wire id_15
);
  wire id_17;
  assign this  = 1;
  assign id_14 = 1;
  module_0(
      id_6, id_11, id_3
  );
endmodule
