/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire [10:0] _06_;
  reg [3:0] _07_;
  wire [2:0] _08_;
  wire [5:0] _09_;
  reg [6:0] _10_;
  wire [7:0] _11_;
  reg [19:0] _12_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [3:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [14:0] celloutsig_0_1z;
  wire [7:0] celloutsig_0_20z;
  wire [3:0] celloutsig_0_21z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_2z;
  wire [21:0] celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire [2:0] celloutsig_0_34z;
  wire celloutsig_0_37z;
  wire celloutsig_0_39z;
  wire [11:0] celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_43z;
  wire [9:0] celloutsig_0_44z;
  wire [6:0] celloutsig_0_48z;
  wire celloutsig_0_4z;
  wire celloutsig_0_55z;
  wire [11:0] celloutsig_0_57z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [15:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [10:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [8:0] celloutsig_1_17z;
  wire [5:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [17:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_11z = celloutsig_1_8z ? celloutsig_1_8z : _00_;
  assign celloutsig_0_17z = ~(celloutsig_0_1z[7] & celloutsig_0_8z);
  assign celloutsig_1_5z = ~_01_;
  assign celloutsig_0_16z = ~celloutsig_0_2z;
  assign celloutsig_0_37z = celloutsig_0_16z | ~(_03_);
  assign celloutsig_1_4z = _04_ | ~(in_data[118]);
  assign celloutsig_0_14z = celloutsig_0_12z | ~(celloutsig_0_7z);
  assign celloutsig_1_19z = celloutsig_1_13z | celloutsig_1_18z[2];
  assign celloutsig_0_10z = _05_ | celloutsig_0_3z[3];
  assign celloutsig_0_2z = celloutsig_0_1z[10] | celloutsig_0_1z[11];
  assign celloutsig_0_39z = celloutsig_0_0z ^ celloutsig_0_8z;
  assign celloutsig_0_13z = celloutsig_0_3z[3] ^ celloutsig_0_12z;
  assign celloutsig_0_55z = ~(celloutsig_0_12z ^ celloutsig_0_39z);
  assign celloutsig_0_7z = ~(celloutsig_0_3z[3] ^ celloutsig_0_1z[6]);
  assign celloutsig_1_12z = { _06_[10:8], celloutsig_1_2z, _06_[6:5], _06_[10:8], _00_, _06_[0] } + { celloutsig_1_10z[13:5], celloutsig_1_11z, celloutsig_1_7z };
  assign celloutsig_1_18z = { _06_[10:8], _00_, celloutsig_1_5z, celloutsig_1_5z } + celloutsig_1_17z[7:2];
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[64])
    if (!clkin_data[64]) _07_ <= 4'h0;
    else _07_ <= { celloutsig_0_3z[2:0], celloutsig_0_7z };
  reg [5:0] _30_;
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[64])
    if (clkin_data[64]) _30_ <= 6'h00;
    else _30_ <= in_data[34:29];
  assign { _09_[5:2], _05_, _09_[0] } = _30_;
  reg [2:0] _31_;
  always_ff @(negedge clkin_data[32], negedge clkin_data[128])
    if (!clkin_data[128]) _31_ <= 3'h0;
    else _31_ <= in_data[99:97];
  assign { _04_, _08_[1], _01_ } = _31_;
  reg [6:0] _32_;
  always_ff @(posedge clkin_data[32], posedge clkin_data[96])
    if (clkin_data[96]) _32_ <= 7'h00;
    else _32_ <= in_data[145:139];
  assign { _06_[6:5], _06_[10:8], _00_, _06_[0] } = _32_;
  reg [7:0] _33_;
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[64])
    if (!clkin_data[64]) _33_ <= 8'h00;
    else _33_ <= in_data[13:6];
  assign { _11_[7:4], _03_, _11_[2], _02_, _11_[0] } = _33_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[96])
    if (!clkin_data[96]) _10_ <= 7'h00;
    else _10_ <= { _06_[5], _06_[10:8], _00_, _06_[0], celloutsig_1_2z };
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[64])
    if (!clkin_data[64]) _12_ <= 20'h00000;
    else _12_ <= { celloutsig_0_12z, celloutsig_0_16z, celloutsig_0_10z, celloutsig_0_16z, celloutsig_0_18z, celloutsig_0_11z, celloutsig_0_25z, celloutsig_0_20z, celloutsig_0_8z, celloutsig_0_19z };
  assign celloutsig_0_1z = { in_data[60:47], celloutsig_0_0z } / { 1'h1, in_data[27:15], in_data[0] };
  assign celloutsig_0_8z = { _09_[5:4], celloutsig_0_7z } === { _02_, _11_[0], celloutsig_0_0z };
  assign celloutsig_1_13z = in_data[164:155] > { celloutsig_1_12z[10:6], celloutsig_1_1z, _04_, _08_[1], _01_, celloutsig_1_11z };
  assign celloutsig_0_23z = { _09_[3:2], _05_, _09_[0], celloutsig_0_10z, celloutsig_0_15z, celloutsig_0_16z } > { _11_[5:4], _03_, _11_[2], _02_, _11_[0], celloutsig_0_7z };
  assign celloutsig_0_4z = in_data[91:88] <= celloutsig_0_3z[8:5];
  assign celloutsig_0_19z = { _09_[4:2], celloutsig_0_17z } <= { celloutsig_0_18z[3], celloutsig_0_16z, celloutsig_0_17z, celloutsig_0_9z };
  assign celloutsig_0_0z = in_data[17:15] || in_data[83:81];
  assign celloutsig_0_40z = { in_data[29:10], _09_[5:2], _05_, _09_[0], celloutsig_0_37z, celloutsig_0_39z, celloutsig_0_9z, celloutsig_0_24z, celloutsig_0_0z } || { _12_[18:14], celloutsig_0_13z, celloutsig_0_3z, celloutsig_0_31z, _11_[7:4], _03_, _11_[2], _02_, _11_[0], celloutsig_0_18z };
  assign celloutsig_0_43z = celloutsig_0_30z[15:12] || { celloutsig_0_20z[5:3], celloutsig_0_31z };
  assign celloutsig_0_24z = { celloutsig_0_12z, _11_[7:4], _03_, _11_[2], _02_, _11_[0], celloutsig_0_4z } < { in_data[86:83], celloutsig_0_10z, celloutsig_0_18z, celloutsig_0_19z };
  assign celloutsig_0_3z = { in_data[18:9], celloutsig_0_0z, celloutsig_0_2z } % { 1'h1, celloutsig_0_1z[12:2] };
  assign celloutsig_0_57z = { celloutsig_0_44z[9:5], celloutsig_0_44z[7], celloutsig_0_44z[3:0], celloutsig_0_40z, celloutsig_0_55z } % { 1'h1, celloutsig_0_30z[21:18], celloutsig_0_48z };
  assign celloutsig_0_18z = { celloutsig_0_1z[3:2], celloutsig_0_13z, celloutsig_0_11z } % { 1'h1, celloutsig_0_1z[5:3] };
  assign celloutsig_0_21z = { _09_[2], celloutsig_0_9z, celloutsig_0_17z, celloutsig_0_15z } % { 1'h1, celloutsig_0_20z[4:3], celloutsig_0_13z };
  assign celloutsig_0_12z = { _11_[6:4], celloutsig_0_11z } != { _09_[3:2], celloutsig_0_8z, celloutsig_0_4z };
  assign celloutsig_0_48z = - { celloutsig_0_20z[7:3], celloutsig_0_7z, celloutsig_0_16z };
  assign celloutsig_0_20z = ~ { _09_[0], celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_14z, celloutsig_0_15z, celloutsig_0_9z, celloutsig_0_11z };
  assign celloutsig_0_9z = & { celloutsig_0_7z, in_data[41], celloutsig_0_0z };
  assign celloutsig_0_25z = & { _02_, _03_, _11_[5:4], _11_[2] };
  assign celloutsig_1_2z = | { in_data[176:174], celloutsig_1_1z };
  assign celloutsig_0_11z = | { in_data[33:32], celloutsig_0_8z };
  assign celloutsig_1_7z = ~^ { _06_[10:9], _04_, _08_[1], _01_ };
  assign celloutsig_1_17z = { celloutsig_1_10z[3:2], _10_ } >> celloutsig_1_3z[17:9];
  assign celloutsig_1_3z = { in_data[127:116], _04_, _08_[1], _01_, _04_, _08_[1], _01_ } << in_data[164:147];
  assign celloutsig_0_34z = _07_[3:1] <<< celloutsig_0_20z[2:0];
  assign celloutsig_1_10z = in_data[185:170] <<< celloutsig_1_3z[15:0];
  assign celloutsig_1_1z = ~((in_data[117] & in_data[148]) | _01_);
  assign celloutsig_0_31z = ~((celloutsig_0_13z & _11_[6]) | celloutsig_0_2z);
  assign celloutsig_1_8z = ~((celloutsig_1_4z & celloutsig_1_7z) | (celloutsig_1_2z & _06_[9]));
  assign celloutsig_0_15z = ~((celloutsig_0_14z & celloutsig_0_4z) | (celloutsig_0_14z & celloutsig_0_11z));
  assign { celloutsig_0_30z[0], celloutsig_0_30z[12:11], celloutsig_0_30z[21:13], celloutsig_0_30z[1] } = ~ { celloutsig_0_7z, celloutsig_0_3z };
  assign { celloutsig_0_44z[6], celloutsig_0_44z[3:1], celloutsig_0_44z[7], celloutsig_0_44z[0], celloutsig_0_44z[9], celloutsig_0_44z[5], celloutsig_0_44z[8] } = ~ { celloutsig_0_39z, celloutsig_0_34z, celloutsig_0_31z, celloutsig_0_24z, celloutsig_0_21z[0], celloutsig_0_19z, celloutsig_0_11z };
  assign { out_data[46:45], out_data[41], out_data[44], out_data[34], out_data[32], out_data[42], out_data[33], out_data[40:35] } = ~ { celloutsig_0_44z[2:1], celloutsig_0_43z, celloutsig_0_23z, celloutsig_0_11z, celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_8z, _09_[5:2], _05_, _09_[0] };
  assign { _06_[7], _06_[4:1] } = { celloutsig_1_2z, _06_[10:8], _00_ };
  assign { _08_[2], _08_[0] } = { _04_, _01_ };
  assign _09_[1] = _05_;
  assign { _11_[3], _11_[1] } = { _03_, _02_ };
  assign celloutsig_0_30z[10:2] = celloutsig_0_30z[21:13];
  assign celloutsig_0_44z[4] = celloutsig_0_44z[7];
  assign { out_data[133:128], out_data[96], out_data[43], out_data[11:0] } = { celloutsig_1_18z, celloutsig_1_19z, out_data[44], celloutsig_0_57z };
endmodule
