xpm_cdc.sv,systemverilog,xil_defaultlib,../../../../../../../../IDE/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../../../IDE/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_VCOMP.vhd,
dist_mem_gen_v8_0.v,verilog,dist_mem_gen_v8_0_12,../../../ipstatic/simulation/dist_mem_gen_v8_0.v,
dram.v,verilog,xil_defaultlib,../../../../lab2.srcs/sources_1/ip/dram/sim/dram.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
