#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xe31870 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xe45650 .scope module, "tb" "tb" 3 109;
 .timescale -12 -12;
L_0xe2f750 .functor NOT 1, L_0xe90700, C4<0>, C4<0>, C4<0>;
L_0xe2f990 .functor XOR 1, L_0xe903b0, L_0xe90450, C4<0>, C4<0>;
L_0xe2fc50 .functor XOR 1, L_0xe2f990, L_0xe90590, C4<0>, C4<0>;
v0xe7f110_0 .net *"_ivl_10", 0 0, L_0xe90590;  1 drivers
v0xe7f210_0 .net *"_ivl_12", 0 0, L_0xe2fc50;  1 drivers
v0xe7f2f0_0 .net *"_ivl_2", 0 0, L_0xe90310;  1 drivers
v0xe7f3b0_0 .net *"_ivl_4", 0 0, L_0xe903b0;  1 drivers
v0xe7f490_0 .net *"_ivl_6", 0 0, L_0xe90450;  1 drivers
v0xe7f5c0_0 .net *"_ivl_8", 0 0, L_0xe2f990;  1 drivers
v0xe7f6a0_0 .var "clk", 0 0;
v0xe7f740_0 .net "in", 0 0, v0xe7dde0_0;  1 drivers
v0xe7f7e0_0 .net "out_dut", 0 0, v0xe7eb50_0;  1 drivers
v0xe7f910_0 .net "out_ref", 0 0, L_0xe90180;  1 drivers
v0xe7f9b0_0 .net "reset", 0 0, v0xe7deb0_0;  1 drivers
v0xe7fa50_0 .var/2u "stats1", 159 0;
v0xe7faf0_0 .var/2u "strobe", 0 0;
v0xe7fbb0_0 .net "tb_match", 0 0, L_0xe90700;  1 drivers
v0xe7fc50_0 .net "tb_mismatch", 0 0, L_0xe2f750;  1 drivers
v0xe7fcf0_0 .net "wavedrom_enable", 0 0, v0xe7e050_0;  1 drivers
v0xe7fdc0_0 .net "wavedrom_title", 511 0, v0xe7e140_0;  1 drivers
L_0xe90310 .concat [ 1 0 0 0], L_0xe90180;
L_0xe903b0 .concat [ 1 0 0 0], L_0xe90180;
L_0xe90450 .concat [ 1 0 0 0], v0xe7eb50_0;
L_0xe90590 .concat [ 1 0 0 0], L_0xe90180;
L_0xe90700 .cmp/eeq 1, L_0xe90310, L_0xe2fc50;
S_0xe4f820 .scope module, "good1" "reference_module" 3 150, 3 4 0, S_0xe45650;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "in";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "out";
P_0xe5ac40 .param/l "A" 0 3 10, +C4<00000000000000000000000000000000>;
P_0xe5ac80 .param/l "B" 0 3 10, +C4<00000000000000000000000000000001>;
P_0xe5acc0 .param/l "C" 0 3 10, +C4<00000000000000000000000000000010>;
P_0xe5ad00 .param/l "D" 0 3 10, +C4<00000000000000000000000000000011>;
v0xe358b0_0 .net *"_ivl_0", 31 0, L_0xe7ffd0;  1 drivers
L_0x7faecc2d8018 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xe35aa0_0 .net *"_ivl_3", 29 0, L_0x7faecc2d8018;  1 drivers
L_0x7faecc2d8060 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0xe2f7c0_0 .net/2u *"_ivl_4", 31 0, L_0x7faecc2d8060;  1 drivers
v0xe2fa60_0 .net "clk", 0 0, v0xe7f6a0_0;  1 drivers
v0xe2fd20_0 .net "in", 0 0, v0xe7dde0_0;  alias, 1 drivers
v0xe30520_0 .var "next", 1 0;
v0xe309e0_0 .net "out", 0 0, L_0xe90180;  alias, 1 drivers
v0xe7cd90_0 .net "reset", 0 0, v0xe7deb0_0;  alias, 1 drivers
v0xe7ce50_0 .var "state", 1 0;
E_0xe425f0 .event posedge, v0xe2fa60_0;
E_0xe42390 .event anyedge, v0xe7ce50_0, v0xe2fd20_0;
L_0xe7ffd0 .concat [ 2 30 0 0], v0xe7ce50_0, L_0x7faecc2d8018;
L_0xe90180 .cmp/eq 32, L_0xe7ffd0, L_0x7faecc2d8060;
S_0xe7d040 .scope module, "stim1" "stimulus_gen" 3 145, 3 33 0, S_0xe45650;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "in";
    .port_info 2 /OUTPUT 1 "reset";
    .port_info 3 /OUTPUT 512 "wavedrom_title";
    .port_info 4 /OUTPUT 1 "wavedrom_enable";
    .port_info 5 /INPUT 1 "tb_match";
v0xe7dd10_0 .net "clk", 0 0, v0xe7f6a0_0;  alias, 1 drivers
v0xe7dde0_0 .var "in", 0 0;
v0xe7deb0_0 .var "reset", 0 0;
v0xe7dfb0_0 .net "tb_match", 0 0, L_0xe90700;  alias, 1 drivers
v0xe7e050_0 .var "wavedrom_enable", 0 0;
v0xe7e140_0 .var "wavedrom_title", 511 0;
E_0xe279f0/0 .event negedge, v0xe2fa60_0;
E_0xe279f0/1 .event posedge, v0xe2fa60_0;
E_0xe279f0 .event/or E_0xe279f0/0, E_0xe279f0/1;
S_0xe7d2e0 .scope task, "reset_test" "reset_test" 3 41, 3 41 0, S_0xe7d040;
 .timescale -12 -12;
v0xe7d520_0 .var/2u "arfail", 0 0;
v0xe7d600_0 .var "async", 0 0;
v0xe7d6c0_0 .var/2u "datafail", 0 0;
v0xe7d760_0 .var/2u "srfail", 0 0;
E_0xe5fcd0 .event negedge, v0xe2fa60_0;
TD_tb.stim1.reset_test ;
    %wait E_0xe425f0;
    %wait E_0xe425f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xe7deb0_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xe425f0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_0xe5fcd0;
    %load/vec4 v0xe7dfb0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0xe7d6c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xe7deb0_0, 0;
    %wait E_0xe425f0;
    %load/vec4 v0xe7dfb0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0xe7d520_0, 0, 1;
    %wait E_0xe425f0;
    %load/vec4 v0xe7dfb0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0xe7d760_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xe7deb0_0, 0;
    %load/vec4 v0xe7d760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 55 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0xe7d520_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0xe7d600_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_0.7, 9;
    %load/vec4 v0xe7d6c0_0;
    %nor/r;
    %or;
T_0.7;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0xe7d600_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %vpi_call/w 3 57 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_0xe7d820 .scope task, "wavedrom_start" "wavedrom_start" 3 68, 3 68 0, S_0xe7d040;
 .timescale -12 -12;
v0xe7da20_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xe7db00 .scope task, "wavedrom_stop" "wavedrom_stop" 3 71, 3 71 0, S_0xe7d040;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xe7e2a0 .scope module, "top_module1" "top_module" 3 156, 4 1 0, S_0xe45650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "in";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "out";
P_0xe7e480 .param/l "A" 0 4 9, C4<00>;
P_0xe7e4c0 .param/l "B" 0 4 9, C4<01>;
P_0xe7e500 .param/l "C" 0 4 9, C4<10>;
P_0xe7e540 .param/l "D" 0 4 9, C4<11>;
v0xe7e890_0 .net "clk", 0 0, v0xe7f6a0_0;  alias, 1 drivers
v0xe7e9a0_0 .net "in", 0 0, v0xe7dde0_0;  alias, 1 drivers
v0xe7eab0_0 .var "next_state", 1 0;
v0xe7eb50_0 .var "out", 0 0;
v0xe7ec10_0 .net "reset", 0 0, v0xe7deb0_0;  alias, 1 drivers
v0xe7ed50_0 .var "state", 1 0;
E_0xe42f40 .event anyedge, v0xe7ed50_0, v0xe2fd20_0;
E_0xe7e830 .event posedge, v0xe7cd90_0, v0xe2fa60_0;
S_0xe7eeb0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 164, 3 164 0, S_0xe45650;
 .timescale -12 -12;
E_0xe7f090 .event anyedge, v0xe7faf0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_3.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.11, 5;
    %jmp/1 T_3.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xe7faf0_0;
    %nor/r;
    %assign/vec4 v0xe7faf0_0, 0;
    %wait E_0xe7f090;
    %jmp T_3.10;
T_3.11 ;
    %pop/vec4 1;
    %end;
    .scope S_0xe7d040;
T_4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xe7deb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xe7dde0_0, 0;
    %wait E_0xe425f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xe7deb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xe7dde0_0, 0;
    %wait E_0xe425f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xe7dde0_0, 0;
    %wait E_0xe425f0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xe7dde0_0, 0;
    %wait E_0xe425f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xe7dde0_0, 0;
    %wait E_0xe425f0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xe7dde0_0, 0;
    %wait E_0xe425f0;
    %wait E_0xe5fcd0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xe7deb0_0, 0;
    %wait E_0xe425f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xe7deb0_0, 0;
    %wait E_0xe425f0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xe7dde0_0, 0;
    %wait E_0xe425f0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xe7dde0_0, 0;
    %wait E_0xe425f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xe7dde0_0, 0;
    %wait E_0xe425f0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xe7dde0_0, 0;
    %wait E_0xe425f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xe7dde0_0, 0;
    %wait E_0xe425f0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xe7dde0_0, 0;
    %wait E_0xe425f0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xe7dde0_0, 0;
    %wait E_0xe425f0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xe7dde0_0, 0;
    %wait E_0xe5fcd0;
    %fork TD_tb.stim1.wavedrom_stop, S_0xe7db00;
    %join;
    %pushi/vec4 200, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xe279f0;
    %vpi_func 3 100 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0xe7dde0_0, 0;
    %vpi_func 3 101 "$random" 32 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %nor/r;
    %assign/vec4 v0xe7deb0_0, 0;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 104 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0xe4f820;
T_5 ;
Ewait_0 .event/or E_0xe42390, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0xe7ce50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %jmp T_5.4;
T_5.0 ;
    %load/vec4 v0xe2fd20_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.5, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_5.6, 8;
T_5.5 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_5.6, 8;
 ; End of false expr.
    %blend;
T_5.6;
    %pad/s 2;
    %store/vec4 v0xe30520_0, 0, 2;
    %jmp T_5.4;
T_5.1 ;
    %load/vec4 v0xe2fd20_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.7, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_5.8, 8;
T_5.7 ; End of true expr.
    %pushi/vec4 2, 0, 32;
    %jmp/0 T_5.8, 8;
 ; End of false expr.
    %blend;
T_5.8;
    %pad/s 2;
    %store/vec4 v0xe30520_0, 0, 2;
    %jmp T_5.4;
T_5.2 ;
    %load/vec4 v0xe2fd20_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.9, 8;
    %pushi/vec4 3, 0, 32;
    %jmp/1 T_5.10, 8;
T_5.9 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_5.10, 8;
 ; End of false expr.
    %blend;
T_5.10;
    %pad/s 2;
    %store/vec4 v0xe30520_0, 0, 2;
    %jmp T_5.4;
T_5.3 ;
    %load/vec4 v0xe2fd20_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.11, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_5.12, 8;
T_5.11 ; End of true expr.
    %pushi/vec4 2, 0, 32;
    %jmp/0 T_5.12, 8;
 ; End of false expr.
    %blend;
T_5.12;
    %pad/s 2;
    %store/vec4 v0xe30520_0, 0, 2;
    %jmp T_5.4;
T_5.4 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0xe4f820;
T_6 ;
    %wait E_0xe425f0;
    %load/vec4 v0xe7cd90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xe7ce50_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0xe30520_0;
    %assign/vec4 v0xe7ce50_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0xe7e2a0;
T_7 ;
    %wait E_0xe7e830;
    %load/vec4 v0xe7ec10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xe7ed50_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0xe7eab0_0;
    %assign/vec4 v0xe7ed50_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0xe7e2a0;
T_8 ;
    %wait E_0xe42f40;
    %load/vec4 v0xe7ed50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0xe7eab0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xe7eb50_0, 0, 1;
    %jmp T_8.5;
T_8.0 ;
    %load/vec4 v0xe7e9a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.6, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0xe7eab0_0, 0, 2;
    %jmp T_8.7;
T_8.6 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0xe7eab0_0, 0, 2;
T_8.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xe7eb50_0, 0, 1;
    %jmp T_8.5;
T_8.1 ;
    %load/vec4 v0xe7e9a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.8, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0xe7eab0_0, 0, 2;
    %jmp T_8.9;
T_8.8 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0xe7eab0_0, 0, 2;
T_8.9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xe7eb50_0, 0, 1;
    %jmp T_8.5;
T_8.2 ;
    %load/vec4 v0xe7e9a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.10, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0xe7eab0_0, 0, 2;
    %jmp T_8.11;
T_8.10 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0xe7eab0_0, 0, 2;
T_8.11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xe7eb50_0, 0, 1;
    %jmp T_8.5;
T_8.3 ;
    %load/vec4 v0xe7e9a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.12, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0xe7eab0_0, 0, 2;
    %jmp T_8.13;
T_8.12 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0xe7eab0_0, 0, 2;
T_8.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xe7eb50_0, 0, 1;
    %jmp T_8.5;
T_8.5 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0xe45650;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xe7f6a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xe7faf0_0, 0, 1;
    %end;
    .thread T_9, $init;
    .scope S_0xe45650;
T_10 ;
T_10.0 ;
    %delay 5, 0;
    %load/vec4 v0xe7f6a0_0;
    %inv;
    %store/vec4 v0xe7f6a0_0, 0, 1;
    %jmp T_10.0;
T_10.1 ;
    %end;
    .thread T_10;
    .scope S_0xe45650;
T_11 ;
    %vpi_call/w 3 137 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 138 "$dumpvars", 32'sb00000000000000000000000000000001, v0xe7dd10_0, v0xe7fc50_0, v0xe7f6a0_0, v0xe7f740_0, v0xe7f9b0_0, v0xe7f910_0, v0xe7f7e0_0 {0 0 0};
    %end;
    .thread T_11;
    .scope S_0xe45650;
T_12 ;
    %load/vec4 v0xe7fa50_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_12.0, 4;
    %load/vec4 v0xe7fa50_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xe7fa50_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 173 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_12.1;
T_12.0 ;
    %vpi_call/w 3 174 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_12.1 ;
    %load/vec4 v0xe7fa50_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xe7fa50_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 176 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 177 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xe7fa50_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xe7fa50_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 178 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_12, $final;
    .scope S_0xe45650;
T_13 ;
    %wait E_0xe279f0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xe7fa50_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe7fa50_0, 4, 32;
    %load/vec4 v0xe7fbb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0xe7fa50_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.2, 4;
    %vpi_func 3 189 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe7fa50_0, 4, 32;
T_13.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xe7fa50_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe7fa50_0, 4, 32;
T_13.0 ;
    %load/vec4 v0xe7f910_0;
    %load/vec4 v0xe7f910_0;
    %load/vec4 v0xe7f7e0_0;
    %xor;
    %load/vec4 v0xe7f910_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_13.4, 6;
    %load/vec4 v0xe7fa50_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.6, 4;
    %vpi_func 3 193 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe7fa50_0, 4, 32;
T_13.6 ;
    %load/vec4 v0xe7fa50_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe7fa50_0, 4, 32;
T_13.4 ;
    %jmp T_13;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/fsm3s/fsm3s_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307_full_feedback/can5_depth10/machine/fsm3s/iter0/response4/top_module.sv";
