#! /d/a/fpga-toolchain-build/fpga-toolchain-build/iverilog/_install/bin/vvp
:ivl_version "11.0 (stable)" "(d3b0992)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\va_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2009.vpi";
S_0000021eabac0a90 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000021eabac0c20 .scope module, "tb" "tb" 3 109;
 .timescale -12 -12;
L_0000021eaba92870 .functor NOT 1, L_0000021eabb29f60, C4<0>, C4<0>, C4<0>;
L_0000021eaba93590 .functor XOR 32, L_0000021eabb17680, L_0000021eabb2a5a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000021eaba92e20 .functor XOR 32, L_0000021eaba93590, L_0000021eabb29100, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000021eabb170e0_0 .net *"_ivl_10", 31 0, L_0000021eabb29100;  1 drivers
v0000021eabb172c0_0 .net *"_ivl_12", 31 0, L_0000021eaba92e20;  1 drivers
v0000021eabb17540_0 .net *"_ivl_2", 31 0, L_0000021eabb18300;  1 drivers
v0000021eabb17040_0 .net *"_ivl_4", 31 0, L_0000021eabb17680;  1 drivers
v0000021eabb17860_0 .net *"_ivl_6", 31 0, L_0000021eabb2a5a0;  1 drivers
v0000021eabb18800_0 .net *"_ivl_8", 31 0, L_0000021eaba93590;  1 drivers
v0000021eabb18940_0 .net "areset", 0 0, L_0000021eaba92b80;  1 drivers
v0000021eabb17c20_0 .var "clk", 0 0;
v0000021eabb16d20_0 .net "predict_history_dut", 31 0, v0000021eabb18620_0;  1 drivers
v0000021eabb17220_0 .net "predict_history_ref", 31 0, v0000021eaba8e830_0;  1 drivers
v0000021eabb16aa0_0 .net "predict_taken", 0 0, L_0000021eabb17fe0;  1 drivers
v0000021eabb183a0_0 .net "predict_valid", 0 0, v0000021eabb17720_0;  1 drivers
v0000021eabb16c80_0 .var/2u "stats1", 159 0;
v0000021eabb16dc0_0 .var/2u "strobe", 0 0;
v0000021eabb17180_0 .net "tb_match", 0 0, L_0000021eabb29f60;  1 drivers
v0000021eabb17e00_0 .net "tb_mismatch", 0 0, L_0000021eaba92870;  1 drivers
v0000021eabb17900_0 .net "train_history", 31 0, L_0000021eabb175e0;  1 drivers
v0000021eabb17360_0 .net "train_mispredicted", 0 0, v0000021eabb179a0_0;  1 drivers
v0000021eabb17ae0_0 .net "train_taken", 0 0, L_0000021eabb17ea0;  1 drivers
v0000021eabb181c0_0 .net "wavedrom_enable", 0 0, v0000021eabb17a40_0;  1 drivers
v0000021eabb17400_0 .net/2s "wavedrom_hide_after_time", 31 0, v0000021eabb18580_0;  1 drivers
v0000021eabb174a0_0 .net "wavedrom_title", 511 0, v0000021eabb17b80_0;  1 drivers
L_0000021eabb18300 .concat [ 32 0 0 0], v0000021eaba8e830_0;
L_0000021eabb17680 .concat [ 32 0 0 0], v0000021eaba8e830_0;
L_0000021eabb2a5a0 .concat [ 32 0 0 0], v0000021eabb18620_0;
L_0000021eabb29100 .concat [ 32 0 0 0], v0000021eaba8e830_0;
L_0000021eabb29f60 .cmp/eeq 32, L_0000021eabb18300, L_0000021eaba92e20;
S_0000021eabaa74d0 .scope module, "good1" "RefModule" 3 158, 4 2 0, S_0000021eabac0c20;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "predict_valid";
    .port_info 3 /INPUT 1 "predict_taken";
    .port_info 4 /OUTPUT 32 "predict_history";
    .port_info 5 /INPUT 1 "train_mispredicted";
    .port_info 6 /INPUT 1 "train_taken";
    .port_info 7 /INPUT 32 "train_history";
v0000021eaba8df70_0 .net "areset", 0 0, L_0000021eaba92b80;  alias, 1 drivers
v0000021eaba8edd0_0 .net "clk", 0 0, v0000021eabb17c20_0;  1 drivers
v0000021eaba8e830_0 .var "predict_history", 31 0;
v0000021eaba8e5b0_0 .net "predict_taken", 0 0, L_0000021eabb17fe0;  alias, 1 drivers
v0000021eaba8e330_0 .net "predict_valid", 0 0, v0000021eabb17720_0;  alias, 1 drivers
v0000021eaba8e1f0_0 .net "train_history", 31 0, L_0000021eabb175e0;  alias, 1 drivers
v0000021eaba8e3d0_0 .net "train_mispredicted", 0 0, v0000021eabb179a0_0;  alias, 1 drivers
v0000021eaba8e290_0 .net "train_taken", 0 0, L_0000021eabb17ea0;  alias, 1 drivers
E_0000021eabac1bf0 .event posedge, v0000021eaba8df70_0, v0000021eaba8edd0_0;
S_0000021eabaa7660 .scope module, "stim1" "stimulus_gen" 3 149, 3 5 0, S_0000021eabac0c20;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "areset";
    .port_info 2 /OUTPUT 1 "predict_valid";
    .port_info 3 /OUTPUT 1 "predict_taken";
    .port_info 4 /OUTPUT 1 "train_mispredicted";
    .port_info 5 /OUTPUT 1 "train_taken";
    .port_info 6 /OUTPUT 32 "train_history";
    .port_info 7 /INPUT 1 "tb_match";
    .port_info 8 /OUTPUT 512 "wavedrom_title";
    .port_info 9 /OUTPUT 1 "wavedrom_enable";
    .port_info 10 /OUTPUT 32 "wavedrom_hide_after_time";
L_0000021eaba92b80 .functor BUFZ 1, v0000021eabb16e60_0, C4<0>, C4<0>, C4<0>;
L_0000021eabe90118 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0000021eaba8ded0_0 .net *"_ivl_10", 31 0, L_0000021eabe90118;  1 drivers
L_0000021eabe90088 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0000021eaba8e510_0 .net *"_ivl_2", 0 0, L_0000021eabe90088;  1 drivers
L_0000021eabe900d0 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0000021eaba8e010_0 .net *"_ivl_6", 0 0, L_0000021eabe900d0;  1 drivers
v0000021eabb177c0_0 .net "areset", 0 0, L_0000021eaba92b80;  alias, 1 drivers
v0000021eabb18440_0 .net "clk", 0 0, v0000021eabb17c20_0;  alias, 1 drivers
v0000021eabb188a0_0 .net "predict_taken", 0 0, L_0000021eabb17fe0;  alias, 1 drivers
v0000021eabb16b40_0 .var "predict_taken_r", 0 0;
v0000021eabb17720_0 .var "predict_valid", 0 0;
v0000021eabb16e60_0 .var "reset", 0 0;
v0000021eabb17cc0_0 .net "tb_match", 0 0, L_0000021eabb29f60;  alias, 1 drivers
v0000021eabb16f00_0 .net "train_history", 31 0, L_0000021eabb175e0;  alias, 1 drivers
v0000021eabb16be0_0 .var "train_history_r", 31 0;
v0000021eabb179a0_0 .var "train_mispredicted", 0 0;
v0000021eabb16fa0_0 .net "train_taken", 0 0, L_0000021eabb17ea0;  alias, 1 drivers
v0000021eabb184e0_0 .var "train_taken_r", 0 0;
v0000021eabb17a40_0 .var "wavedrom_enable", 0 0;
v0000021eabb18580_0 .var/2s "wavedrom_hide_after_time", 31 0;
v0000021eabb17b80_0 .var "wavedrom_title", 511 0;
E_0000021eabac1eb0/0 .event negedge, v0000021eaba8edd0_0;
E_0000021eabac1eb0/1 .event posedge, v0000021eaba8edd0_0;
E_0000021eabac1eb0 .event/or E_0000021eabac1eb0/0, E_0000021eabac1eb0/1;
L_0000021eabb17fe0 .functor MUXZ 1, L_0000021eabe90088, v0000021eabb16b40_0, v0000021eabb17720_0, C4<>;
L_0000021eabb17ea0 .functor MUXZ 1, L_0000021eabe900d0, v0000021eabb184e0_0, v0000021eabb179a0_0, C4<>;
L_0000021eabb175e0 .functor MUXZ 32, L_0000021eabe90118, v0000021eabb16be0_0, v0000021eabb179a0_0, C4<>;
S_0000021eabaa77f0 .scope task, "reset_test" "reset_test" 3 37, 3 37 0, S_0000021eabaa7660;
 .timescale -12 -12;
v0000021eaba8eb50_0 .var/2u "arfail", 0 0;
v0000021eaba8ebf0_0 .var "async", 0 0;
v0000021eaba8e970_0 .var/2u "datafail", 0 0;
v0000021eaba8ec90_0 .var/2u "srfail", 0 0;
E_0000021eabac1d30 .event posedge, v0000021eaba8edd0_0;
E_0000021eabac23f0 .event negedge, v0000021eaba8edd0_0;
TD_tb.stim1.reset_test ;
    %wait E_0000021eabac1d30;
    %wait E_0000021eabac1d30;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021eabb16e60_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000021eabac1d30;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_0000021eabac23f0;
    %load/vec4 v0000021eabb17cc0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0000021eaba8e970_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021eabb16e60_0, 0;
    %wait E_0000021eabac1d30;
    %load/vec4 v0000021eabb17cc0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0000021eaba8eb50_0, 0, 1;
    %wait E_0000021eabac1d30;
    %load/vec4 v0000021eabb17cc0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0000021eaba8ec90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021eabb16e60_0, 0;
    %load/vec4 v0000021eaba8ec90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 51 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0000021eaba8eb50_0;
    %load/vec4 v0000021eaba8ebf0_0;
    %load/vec4 v0000021eaba8e970_0;
    %nor/r;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0000021eaba8ebf0_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.6, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.7, 8;
T_0.6 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.7, 8;
 ; End of false expr.
    %blend;
T_0.7;
    %vpi_call/w 3 53 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_0000021eabab4ff0 .scope task, "wavedrom_start" "wavedrom_start" 3 28, 3 28 0, S_0000021eabaa7660;
 .timescale -12 -12;
v0000021eaba8ed30_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0000021eabab5180 .scope task, "wavedrom_stop" "wavedrom_stop" 3 31, 3 31 0, S_0000021eabaa7660;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0000021eabab5310 .scope module, "top_module1" "TopModule" 3 168, 5 3 0, S_0000021eabac0c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "predict_valid";
    .port_info 3 /INPUT 1 "predict_taken";
    .port_info 4 /OUTPUT 32 "predict_history";
    .port_info 5 /INPUT 1 "train_mispredicted";
    .port_info 6 /INPUT 1 "train_taken";
    .port_info 7 /INPUT 32 "train_history";
v0000021eabb17f40_0 .net "areset", 0 0, L_0000021eaba92b80;  alias, 1 drivers
v0000021eabb17d60_0 .net "clk", 0 0, v0000021eabb17c20_0;  alias, 1 drivers
v0000021eabb18620_0 .var "predict_history", 31 0;
v0000021eabb18080_0 .net "predict_taken", 0 0, L_0000021eabb17fe0;  alias, 1 drivers
v0000021eabb18120_0 .net "predict_valid", 0 0, v0000021eabb17720_0;  alias, 1 drivers
v0000021eabb18760_0 .net "train_history", 31 0, L_0000021eabb175e0;  alias, 1 drivers
v0000021eabb18260_0 .net "train_mispredicted", 0 0, v0000021eabb179a0_0;  alias, 1 drivers
v0000021eabb186c0_0 .net "train_taken", 0 0, L_0000021eabb17ea0;  alias, 1 drivers
S_0000021eaba62f30 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 180, 3 180 0, S_0000021eabac0c20;
 .timescale -12 -12;
E_0000021eabac2470 .event edge, v0000021eabb16dc0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_3.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.9, 5;
    %jmp/1 T_3.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0000021eabb16dc0_0;
    %nor/r;
    %assign/vec4 v0000021eabb16dc0_0, 0;
    %wait E_0000021eabac2470;
    %jmp T_3.8;
T_3.9 ;
    %pop/vec4 1;
    %end;
    .scope S_0000021eabaa7660;
T_4 ;
    %wait E_0000021eabac1d30;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021eabb16e60_0, 0;
    %wait E_0000021eabac1d30;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021eabb16e60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021eabb16b40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021eabb17720_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021eabb179a0_0, 0;
    %pushi/vec4 5, 0, 32;
    %assign/vec4 v0000021eabb16be0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021eabb184e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021eaba8ebf0_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_0000021eabaa77f0;
    %join;
    %fork TD_tb.stim1.wavedrom_stop, S_0000021eabab5180;
    %join;
    %wait E_0000021eabac1d30;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021eabb16e60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021eabb17720_0, 0;
    %pushi/vec4 2, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000021eabac1d30;
    %vpi_func 3 86 "$urandom" 32 {0 0 0};
    %pad/u 2;
    %split/vec4 1;
    %assign/vec4 v0000021eabb16b40_0, 0;
    %assign/vec4 v0000021eabb17720_0, 0;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021eabb16e60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021eabb17720_0, 0;
    %pushi/vec4 6, 0, 32;
T_4.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.3, 5;
    %jmp/1 T_4.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000021eabac1d30;
    %vpi_func 3 89 "$urandom" 32 {0 0 0};
    %pad/u 1;
    %assign/vec4 v0000021eabb16b40_0, 0;
    %jmp T_4.2;
T_4.3 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021eabb17720_0, 0;
    %pushi/vec4 3, 0, 32;
T_4.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.5, 5;
    %jmp/1 T_4.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000021eabac1d30;
    %vpi_func 3 91 "$urandom" 32 {0 0 0};
    %pad/u 1;
    %assign/vec4 v0000021eabb16b40_0, 0;
    %jmp T_4.4;
T_4.5 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021eabb17720_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021eabb179a0_0, 0;
    %wait E_0000021eabac1d30;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021eabb179a0_0, 0;
    %pushi/vec4 6, 0, 32;
T_4.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.7, 5;
    %jmp/1 T_4.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000021eabac1d30;
    %vpi_func 3 95 "$urandom" 32 {0 0 0};
    %pad/u 1;
    %assign/vec4 v0000021eabb16b40_0, 0;
    %jmp T_4.6;
T_4.7 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0000021eabab5180;
    %join;
    %pushi/vec4 2000, 0, 32;
T_4.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.9, 5;
    %jmp/1 T_4.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000021eabac1eb0;
    %vpi_func 3 99 "$urandom" 32 {0 0 0};
    %pad/u 3;
    %split/vec4 1;
    %assign/vec4 v0000021eabb184e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021eabb16b40_0, 0;
    %assign/vec4 v0000021eabb17720_0, 0;
    %vpi_func 3 100 "$urandom" 32 {0 0 0};
    %assign/vec4 v0000021eabb16be0_0, 0;
    %vpi_func 3 101 "$urandom_range" 32, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000011111 {0 0 0};
    %nor/r;
    %assign/vec4 v0000021eabb179a0_0, 0;
    %jmp T_4.8;
T_4.9 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 104 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0000021eabaa74d0;
T_5 ;
    %wait E_0000021eabac1bf0;
    %load/vec4 v0000021eaba8df70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021eaba8e830_0, 0, 32;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000021eaba8e3d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0000021eaba8e1f0_0;
    %load/vec4 v0000021eaba8e290_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v0000021eaba8e830_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0000021eaba8e330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0000021eaba8e830_0;
    %load/vec4 v0000021eaba8e5b0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v0000021eaba8e830_0, 0;
T_5.4 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000021eabab5310;
T_6 ;
    %wait E_0000021eabac1bf0;
    %load/vec4 v0000021eabb17f40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000021eabb18620_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0000021eabb18260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0000021eabb18760_0;
    %load/vec4 v0000021eabb186c0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v0000021eabb18620_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0000021eabb18120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %load/vec4 v0000021eabb18620_0;
    %parti/s 31, 0, 2;
    %load/vec4 v0000021eabb18080_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000021eabb18620_0, 0;
T_6.4 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0000021eabac0c20;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021eabb17c20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021eabb16dc0_0, 0, 1;
    %end;
    .thread T_7, $init;
    .scope S_0000021eabac0c20;
T_8 ;
T_8.0 ;
    %delay 5, 0;
    %load/vec4 v0000021eabb17c20_0;
    %inv;
    %store/vec4 v0000021eabb17c20_0, 0, 1;
    %jmp T_8.0;
    %end;
    .thread T_8;
    .scope S_0000021eabac0c20;
T_9 ;
    %vpi_call/w 3 141 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 142 "$dumpvars", 32'sb00000000000000000000000000000001, v0000021eabb18440_0, v0000021eabb17e00_0, v0000021eabb17c20_0, v0000021eabb18940_0, v0000021eabb183a0_0, v0000021eabb16aa0_0, v0000021eabb17360_0, v0000021eabb17ae0_0, v0000021eabb17900_0, v0000021eabb17220_0, v0000021eabb16d20_0 {0 0 0};
    %end;
    .thread T_9;
    .scope S_0000021eabac0c20;
T_10 ;
    %load/vec4 v0000021eabb16c80_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %vpi_call/w 3 189 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "predict_history", &PV<v0000021eabb16c80_0, 64, 32>, &PV<v0000021eabb16c80_0, 32, 32> {0 0 0};
    %jmp T_10.1;
T_10.0 ;
    %vpi_call/w 3 190 "$display", "Hint: Output '%s' has no mismatches.", "predict_history" {0 0 0};
T_10.1 ;
    %vpi_call/w 3 192 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", &PV<v0000021eabb16c80_0, 128, 32>, &PV<v0000021eabb16c80_0, 0, 32> {0 0 0};
    %vpi_call/w 3 193 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %vpi_call/w 3 194 "$display", "Mismatches: %1d in %1d samples", &PV<v0000021eabb16c80_0, 128, 32>, &PV<v0000021eabb16c80_0, 0, 32> {0 0 0};
    %end;
    .thread T_10, $final;
    .scope S_0000021eabac0c20;
T_11 ;
    %wait E_0000021eabac1eb0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000021eabb16c80_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000021eabb16c80_0, 4, 32;
    %load/vec4 v0000021eabb17180_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0000021eabb16c80_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.2, 4;
    %vpi_func 3 205 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000021eabb16c80_0, 4, 32;
T_11.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000021eabb16c80_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000021eabb16c80_0, 4, 32;
T_11.0 ;
    %load/vec4 v0000021eabb17220_0;
    %load/vec4 v0000021eabb17220_0;
    %load/vec4 v0000021eabb16d20_0;
    %xor;
    %load/vec4 v0000021eabb17220_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_11.4, 6;
    %load/vec4 v0000021eabb16c80_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.6, 4;
    %vpi_func 3 209 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000021eabb16c80_0, 4, 32;
T_11.6 ;
    %load/vec4 v0000021eabb16c80_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000021eabb16c80_0, 4, 32;
T_11.4 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0000021eabac0c20;
T_12 ;
    %delay 1000000, 0;
    %vpi_call/w 3 217 "$display", "TIMEOUT" {0 0 0};
    %vpi_call/w 3 218 "$finish" {0 0 0};
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "dataset_code-complete-iccad2023/Prob118_history_shift_test.sv";
    "dataset_code-complete-iccad2023/Prob118_history_shift_ref.sv";
    "results\phi4_14b_0shot_temp0.0\Prob118_history_shift/Prob118_history_shift_sample01.sv";
