library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;
use work.types.all;

entity Constants_e22224e03e3e720f_Core is
    port (
        o: out std_logic_vector(7 downto 0)
    );
end entity;

architecture structural of Constants_e22224e03e3e720f_Core is
    -- no declarations
begin
    o <= "11111111";
end architecture;