<!-- PROJECT LOGO -->
<br />

<div align="center">
   <img src='https://user-images.githubusercontent.com/73131499/166115643-d3187f47-d38f-41b2-ae42-5ecbbc60de14.png' />


<h3 align="center">SURE Trust - Skill Upgradation for Rural-youth Empowerment Trust</h3>
  <h2>VLSI Front End </h2>
</div>

# Course Report

## Name: Muriki Maniteja

## Qualifications:Persuing B.Tech Final Year in Nalla Narasimha Reddy Education Society's Group of Institutions,Hyderabad in Electronics And Communications specialization

Welcome to the course report for the VLSI Front End! This README document provides an overview of the course, its mini projects and final project.

### Mini Projects and Final Project

Below is a table summarizing the mini projects and final project completed during the course:

| Description                               | Link                                    |
|-------------------------------------------|-----------------------------------------|
| Mini Project-1: HDL Bits, Design of an Asynchronous FIFO     |                         | [Click Here](https://github.com/sure-trust/G16_VLSI/tree/main/Mini%20Projects/Mani)|
| Final Project: [Design of a 3-stage RISC-V Processor]     |      [Click Here](https://github.com/sure-trust/G16_VLSI/tree/main/Final%20Capstone%20Project/Mani)                   |
