/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [3:0] _01_;
  wire [12:0] celloutsig_0_0z;
  wire [14:0] celloutsig_0_10z;
  wire [58:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [9:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [2:0] celloutsig_0_22z;
  wire [37:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire [32:0] celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire celloutsig_0_34z;
  wire [13:0] celloutsig_0_36z;
  wire [4:0] celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire celloutsig_0_43z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [2:0] celloutsig_0_8z;
  wire [4:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire [15:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [20:0] celloutsig_1_2z;
  wire celloutsig_1_4z;
  wire celloutsig_1_6z;
  wire [2:0] celloutsig_1_7z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_18z = celloutsig_1_6z ? celloutsig_1_14z : in_data[113];
  assign celloutsig_0_7z = in_data[62] | ~(celloutsig_0_5z);
  assign celloutsig_0_14z = celloutsig_0_10z[4] | ~(celloutsig_0_10z[3]);
  assign celloutsig_0_20z = celloutsig_0_5z | ~(celloutsig_0_19z[4]);
  assign celloutsig_0_27z = celloutsig_0_16z | ~(celloutsig_0_14z);
  assign celloutsig_0_29z = _00_ | ~(celloutsig_0_3z[2]);
  assign celloutsig_0_31z = celloutsig_0_27z | ~(celloutsig_0_20z);
  assign celloutsig_1_4z = celloutsig_1_2z[18] | celloutsig_1_2z[1];
  assign celloutsig_0_21z = celloutsig_0_9z[4] | in_data[50];
  assign celloutsig_0_3z = celloutsig_0_2z[30:26] + celloutsig_0_0z[4:0];
  assign celloutsig_0_9z = { celloutsig_0_2z[26:23], celloutsig_0_5z } + { celloutsig_0_0z[12:9], celloutsig_0_5z };
  reg [3:0] _13_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _13_ <= 4'h0;
    else _13_ <= { celloutsig_0_15z, celloutsig_0_8z };
  assign { _01_[3:1], _00_ } = _13_;
  assign celloutsig_1_2z = in_data[191:171] & { in_data[185:167], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_19z = { in_data[163:149], celloutsig_1_18z } & in_data[162:147];
  assign celloutsig_0_19z = { celloutsig_0_10z[6:3], celloutsig_0_8z, celloutsig_0_13z, celloutsig_0_18z, celloutsig_0_16z } & { celloutsig_0_9z[3:1], celloutsig_0_15z, celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_0_40z = { celloutsig_0_9z[3:1], celloutsig_0_4z } == { celloutsig_0_3z[3:2], celloutsig_0_1z, celloutsig_0_29z };
  assign celloutsig_0_42z = { celloutsig_0_36z[9:7], celloutsig_0_21z, celloutsig_0_12z, celloutsig_0_34z, celloutsig_0_31z, celloutsig_0_41z, celloutsig_0_1z, celloutsig_0_28z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_27z, celloutsig_0_4z } && { _01_[3:1], _00_, celloutsig_0_8z, celloutsig_0_21z, celloutsig_0_19z };
  assign celloutsig_0_17z = { celloutsig_0_10z[14:10], celloutsig_0_6z, celloutsig_0_3z } && celloutsig_0_2z[32:22];
  assign celloutsig_0_0z = in_data[76:64] % { 1'h1, in_data[53:42] };
  assign celloutsig_0_34z = celloutsig_0_2z[30:9] != celloutsig_0_26z[36:15];
  assign celloutsig_0_43z = { _01_[1], celloutsig_0_41z, celloutsig_0_40z } != celloutsig_0_19z[2:0];
  assign celloutsig_0_16z = { celloutsig_0_0z[6:2], celloutsig_0_1z } != { celloutsig_0_0z[12:9], celloutsig_0_14z, celloutsig_0_5z };
  assign celloutsig_0_36z = - { celloutsig_0_2z[19:10], celloutsig_0_13z, celloutsig_0_6z, celloutsig_0_15z, celloutsig_0_17z };
  assign celloutsig_0_8z = - { celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_1z };
  assign celloutsig_0_11z = - { in_data[73:17], celloutsig_0_5z, celloutsig_0_6z };
  assign celloutsig_0_41z = celloutsig_0_3z[2] & celloutsig_0_13z;
  assign celloutsig_0_4z = celloutsig_0_3z[4] & celloutsig_0_3z[2];
  assign celloutsig_1_1z = in_data[126] & celloutsig_1_0z;
  assign celloutsig_1_6z = in_data[149] & celloutsig_1_0z;
  assign celloutsig_0_1z = in_data[61] & celloutsig_0_0z[4];
  assign celloutsig_0_15z = in_data[20] & celloutsig_0_1z;
  assign celloutsig_0_18z = celloutsig_0_3z[4] & celloutsig_0_9z[4];
  assign celloutsig_1_0z = | in_data[149:123];
  assign celloutsig_0_5z = | { celloutsig_0_2z[1], celloutsig_0_1z };
  assign celloutsig_1_14z = | { celloutsig_1_7z[1:0], celloutsig_1_4z, celloutsig_1_1z };
  assign celloutsig_0_6z = | { celloutsig_0_3z, celloutsig_0_2z[13:1] };
  assign celloutsig_0_13z = | { celloutsig_0_4z, celloutsig_0_3z[4:1], celloutsig_0_0z };
  assign celloutsig_0_28z = | { celloutsig_0_22z, celloutsig_0_20z, celloutsig_0_12z, celloutsig_0_3z[4:2] };
  assign celloutsig_1_7z = { in_data[149:148], celloutsig_1_0z } << { celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_4z };
  assign celloutsig_0_22z = celloutsig_0_19z[5:3] << { celloutsig_0_8z[2], celloutsig_0_15z, celloutsig_0_18z };
  assign celloutsig_0_26z = { celloutsig_0_11z[58:40], celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_21z, celloutsig_0_19z, celloutsig_0_3z, celloutsig_0_7z } << { celloutsig_0_11z[46:10], celloutsig_0_16z };
  assign celloutsig_0_2z = { in_data[37:6], celloutsig_0_1z } >> { in_data[69:41], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_10z = { in_data[63:51], celloutsig_0_4z, celloutsig_0_4z } ~^ { in_data[56:43], celloutsig_0_7z };
  assign celloutsig_0_12z = ~((celloutsig_0_2z[8] & celloutsig_0_1z) | celloutsig_0_3z[4]);
  assign _01_[0] = _00_;
  assign { out_data[128], out_data[111:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_42z, celloutsig_0_43z };
endmodule
