<!DOCTYPE html>

<html>
<head>
<title>
DOITF030 - Tips u. Tricks zum Atari Falcon F030: CT60 Accelerator
</title>
<meta charset="utf-8">
<meta name="Email" content="support@doitarchive.de">
<link rev=made href="mailto:support@doitarchive.de" title="E-Mail">
<link rel=home href="index.html" title="Homepage">
<link href="styles/style.css" rel="stylesheet">
</head>
<body bgcolor="#FFFFFF" text="#000000" link="#0000FF" alink="#FF0000" vlink="#800080">

<table border=0 cellpadding=0 cellspacing=0 width="100%"><tr><td valign=top>
<a href="00con.htm" target="UDOcon"><img src="udo_hm.gif" alt="Home" border=0 width="24" height="24"></a>
<a href="0b07.htm" target="UDOcon"><img src="udo_up.gif" alt="CT60" border=0 width="24" height="24"></a>
<a href="0b07.htm" target="UDOcon"><img src="udo_lf.gif" alt="CT60" border=0 width="24" height="24"></a>
<a href="0b0702.htm" target="UDOcon"><img src="udo_rg.gif" alt="CT60 Beschleuniger" border=0 width="24" height="24"></a>
</td></tr></table>
<table border=0 cellpadding=0 cellspacing=0 width="100%"><tr>
<td valign=top width="8">&nbsp;</td><td valign=top width="100%">
<h1><a name="CT60_20Accelerator">11.7.1 CT60 Accelerator</a></h1>
<p align=center><img src="image/line.gif" border=0 width="637" height="6"></p><br>
<p><tt> <a href="0b07.htm" target="UDOcon">CT60</a> F030 Beschleuniger </tt>
<br>
<br>
</p>
<p><img src="image/deutsch.gif" border=0 width="35" height="22"></p><br>
<p><img src="image/english.gif" border=0 width="35" height="22"></p><br>
<p>Zum <a href="0b07.htm" target="UDOcon">CT60</a> gibt es hier die ersten Tips, ein erstes Bild, das den
Einbau des Beschleunigers unterst&uuml;tzen soll. Die ersten
Beschleunigerboards wurdem am 20.06.2003 mit der Post versendet. Die
Tips in englischer Sprache sind von Rodolphe Czuba, Tips in deutscher
Sprache vom <a href="0201.htm" target="UDOcon">Autor</a> der FAQ.
<br>
</p>
<p>
<br>
<br>
</p>
<p align=center><img src="image/ct60.gif" border=0 width="800" height="620"></p><br>
<div align=center><tt> Abbildung 1 - CT 60 Beschleuniger Platine </tt>
</div>
<p>
<br>
<br>
</p>
<p>http://www.czuba-tech.com/
<br>
</p>
<p>
<br>
<br>
</p>
<p><b> THE MC68060 CLOCK </b>
<br>
</p>
<p>Some people and some companies, especially french ones, announce
the 68060 to be cadenced at 120 MHz on the HADES 060. This is totally
wrong and only reflects the technical ignorance about the 68060 and
the marketing lies of some companies !
<br>
</p>
<p>The 060 is cadenced by only one clock : the CLK (that is the PCLK
of the 040 socket !).
<br>
</p>
<p>You have to know that the 060 is built with the 'STATIC'
technology that allows this 060 to be cadenced with lower frequencies,
even 0 MHz (no clock at all) in the purpose to reduce consummation as
much as possible... But, the way to exit this mode is to send a
non-masked interrupt or a RESET to the 060.
<br>
</p>
<p>Therefore, the 060 has an internal clock control logic which
itself is also cadenced by an internal clock, which works constantly !
Yes, it's this logic which gets the interrupt and exits the 060 from
its 'low power mode'. This is also the logic which stops or starts the
PLL (phase-lock loop), which has to synchronize the external clock
with the internal clock ! It constantly monitors this PLL and if
unphased, returns an external signal LOC/ (Loss Of Clock). This
signal, for example, is a variation of the CLK sent to the processor.
The clock can only be modified during RESET or LOW POWER MODE !
Therefore, the 060 can't (in real time) do an external DX2 like it is
possible on some accelerator cards (CENTurbo II, CENTurbo I 20/40 (1st
generation), Speed Resolution Card, etc...).
<br>
</p>
<p>Let's turn theory into practice :
<br>
</p>
<p>Just a little demonstration with a FALCON, an HADES 060, and
GEMBENCH 4.03 with the INTEGER DIV test which consists of DIVU.W
dx,dx. We read the timings for this DIVU in the Motorola DATABOOK of
the 030 and the 060.
<br>
</p>
<p>For the 030: 44 clock cycles to execute the DIVU.
<br>For the 060: 22 clock cycles to execute the DIVU.
<br>
<br>We launch GEMBENCH 4.03 and the INTEGER DIV test (ref. FALCON) on
:(!nl) FALCON STANDARD 16 MHz : 100 % (normal !)
<br>HADES 060 at 60 MHz (!): 320 % (767 %)
<br>
<br>
</p>
<p>Here is the equation, no comment.
<br>68060 at 60 MHz = (44/22) x (60/16) = 7.50 or 750 %
<br>
</p>
<p>On the one hand, we have the theory with the DATABOOK (if some
people want to interpret the DATABOOK differently, we ARE LISTENING!)
which gives 750 and on the other hand, a real test on a machine which
gives 767 !
<br>
</p>
<p>So, the hypothesis for the 060 at 60 MHz is proven correct. If the
060 was at 120 MHz, like some people would stupidely like us to
believe, the gembench test should have been closer to :
<br>
</p>
<p>1500 = (44/22) x (120/16) !
<br>
</p>
<p>Remark : The BUS of the HADES 060 is cadenced at 30 MHz !
<br>
</p>
<p>A little bit of COMMON SENSE : why would a processor manufacturer
announce on its processors a clock which would only be half of what
the processor calculates for real ?!! Have you ever seen, a
manufacturer half under-estimating its products against the
competition? Moreover, to not even talk about it in its documentations
??!!! Us, Never !
<br>
</p>
<p>CONCLUSION : The 68060 is cadenced at 60 MHz (the clock input !)
even if there is an internal DX2 clock !
<br>
</p>
<p>Rodolphe Czuba
<br>Sacha Hnatiuk
<br>David Godec
<br>Thanks to Emmanuel Barranger (EB MODEL) for his help.
<br>
</p>
<p>My only regret is the same as the one about the 040 ! Moral :
before believing and/or stupidly repeating the proposals of others,
verify for yourself, or verify it with REAL professionals!
<br>
</p>
<p>
<br>
<br><b> Software </b>
<br>
</p>
<p>This is the latest news about <a href="0b07.htm" target="UDOcon">CT60</a> software package, now in the
archive http://didier.mequignon.free.fr/files/ct60_404.lzh (1,25 MB)
there are a new version of Flash Tool <a href="0b07.htm" target="UDOcon">CT60</a> v1.1 (sources are inside):
<br>
</p>
<p>The main task of this program is to put TOS binary (.BIN) files
inside the flash, but the second task is to update the <a href="0b07.htm" target="UDOcon">CT60</a> hardware
!!!! with two jedec files (.JED) for ABE60 et SDR60 chips (XILINX
XC95144XL CPLD).
<br>
</p>
<p>- You need to make the cable for the JTAG <a href="0b07.htm" target="UDOcon">CT60</a> connector linked to
// port,there are a schema.pdf inside the archive, but you must
replace the SELECT/ pin 13 on the // port by the ACK/ pin 10.
<br>
</p>
<p>- Normally the cable must be attached and powered (by the <a href="0b07.htm" target="UDOcon">CT60</a>)
for proper verification. Only SDR60 can only programmed (or verified)
when the <a href="0b07.htm" target="UDOcon">CT60</a> is connected to the mother board in normal 030 mode (if
you use the same machine <a href="0b07.htm" target="UDOcon">CT60</a>/F030 ;-) ). If you update the ABE60 chip
you need to remove the <a href="0b07.htm" target="UDOcon">CT60</a> from the bus.
<br>
</p>
<p>- If you load the good jedec files, another button appears
'verify'. You can use this button for compare the jedec file with the
chip. The 'program' button erase, program, and verify his flash.
<br>
</p>
<p>I can update this program for the future Super Videl.
<br>
</p>
<p>Didier MEQUIGNON Aniplayer download: http://aniplay.atari.org
<br>E-mail: d_i_d_i_e_r_-_m_e_q_u_i_g_n_o_n_@_w_a_n_a_d_o_o_.f_r
<br>
</p>
<p>
<br>
<br><b> CPU Typ </b>
<br>
</p>
<p>Please don't call a FULL 060 as a RC! It's a mistake!
<br>
</p>
<p>RC is a suffix that designates a package = Pin Grid Array (PGA)
CERAMIC ! For info you could find RP (PGA Plastic !) All 060, EC, LC
and FULL are ALL RC...!
<br>
</p>
<p>It's explained on my web page :
<br>
</p>
<p>EC
<br>XC68EC060RCxx
<br>MC68EC060RCxx
<br>MC68EC060RC75
<br>
<br>LC
<br>XC68LC060RCxx
<br>MC68LC060RCxx
<br>MC68060RC75
<br>
<br>FULL
<br>XC68060RCxx
<br>MC68060RCxx
<br>
</p>
<p>Whre xx = speed = 50, 60, 66 (very rare !).
<br>75 MHz versions are only EC and LC; LC is called MC68060RC75 (no
LC letters!).
<br>
</p>
<p>
<br>
<br><b> Fitting the <a href="0b07.htm" target="UDOcon">CT60</a> </b>
<br>
</p>
<p>The package is :
<br>- <a href="0b07.htm" target="UDOcon">CT60</a>
<br>- FAN to be connected on the <a href="0b07.htm" target="UDOcon">CT60</a> (connector near the corner of
the 060)
<br>- IF YOU SOLDER : Ribbon cable, 1x 68 ohms resistor, 3x 33 ohms
resistors SMT
<br>
</p>
<p>
<br>For the moment, remember you need :
<br>- SDRAM DIMM PC133 (or 100) 64 to 512 MB (SEE the WEB SITE for
compatibility!)
<br>- ATX POWER SUPPLY + PUSH BUTTON (not furnished because of the
tower recommended configuration) OR ATX TOWER (no need a big, a medium
is cool)
<br>
</p>
<p>- A ON/OFF switch + 2 wires + HE13/14 Femal 2 pins connector to
connect on the <a href="0b07.htm" target="UDOcon">CT60</a> connector to allow you to go back to 030 mode
<br>
<br>
</p>
<p>This is not fiurnished (sorry !) but will you yet use the 030 mode
??? You can put a jumper if you really need to go back if you don't
know how to solder 2 wires.If you solder 2 wires, please don't solder
on the pins of the connector (let them clean for me if I need it !),
but undfer the board on the solders of this connector.
<br>
</p>
<p>
<br>ATTENTION:
<br>
</p>
<p>1-
<br>
</p>
<p>For those of you that get a <a href="0b07.htm" target="UDOcon">CT60</a> without 060, it is your
responsability to plug your 060 and stick the heatsink on the 060!
Don't be stupid with this operation! a bad insertion of the 060 in the
socket will destroy it!
<br>
</p>
<p>Not using the heatsink (and the fan is to be used too if the
machine is closed !) may destroy the 060!
<br>
</p>
<p>USE a THERMAL STICK! It's maybe expensive but a classical stick
will not dissipate the 060! SEE the WEB SITE pictures (will be ready
tomorrow !) to see how to get the 060 on the board and how to stick
the heatsink in the better position for falcon original cases!
<br>
</p>
<p>For original cases, the fan can not be plugged on the heatsink if
you keep the keyboard in the initial position. There are several ways
possibles to get the fan near the 060. Imagine...
<br>
</p>
<p>2-
<br>
</p>
<p>Some of you (those who get a 60 MHz 060 model, have a 72 MHz
oscillator in the package! This is for pure fun because I don't
support the 72 MHz configuration! Some tests show that the few 060 /60
I tried have timing problems with caches. The actual loaded SDR chips
don't support 72 MHz.
<br>
</p>
<p>To try the 72 MHz, you need to:
<br>
</p>
<p>- make a download cable (see the downloadable <a href="0b07.htm" target="UDOcon">CT60</a>.LZH package). -
download the SD4D version of SDR (the actual is SD4F): those files
will be on my web site.
<br>- be lucky with your 060/60! Let me know.
<br>
</p>
<p>What are the difference between SDR 4D et 4F?
<br>SD4D is the previous version of the SDRAM controler and use only
one PAGE comparator. It was tested and approoved at 72 MHz! SD4F is a
optimized version with 2 PAGE comparators: it's a bit faster and may
be really faster with some software. See the CHG documentation (the
next one, not yet online !). SD4F run up to 69 MHz, not more.
<br>
</p>
<p>I see nothing else to tell you now (all will be present in the
fitting file)....except ...
<br>
</p>
<p>
<br>
<br><b> Fitting the <a href="0b07.htm" target="UDOcon">CT60</a> WITH solders </b>
<br>
</p>
<p>Taken from comp.sys.atari on 31.05.2003, two years after anouncing
CT060.
<br>
<br>
<br>
</p>
<p>This concerns only people who will boost their falcon mb fitting
the <a href="0b07.htm" target="UDOcon">CT60</a> WITH solders!
<br>
</p>
<p>I correct some timings into ABE to allow 50 MHz clock to
motherboard intead of the 40. This means that you will be able to
replace the 40 MHz oscillator by a 50 MHz to speed the Falcon bus to
25 MHz and the VIDEL / DSP to 50 MHz, all like the CT2.
<br>
</p>
<p>But the <a href="0b07.htm" target="UDOcon">CT60</a> offer something better : the write accesses are
always in 3 clock cycles instead of 4! So, <a href="0b07.htm" target="UDOcon">CT60</a> will offer same video
mode than the CT2 but with better ST-ram / video speed performances.
<br>
</p>
<p>The ABE version (AB50) for 50 MHz is different with the one for
the 40 MHz (AB4x). <a href="0b07.htm" target="UDOcon">CT60</a> have a 40 soldered oscillator, so they will be
programmed with a 40 MHz timing. I call again that it is possible to
program yourself the hardware chips making a download cable between
the // port of the falcon (or PC) and the JTAG connector of the <a href="0b07.htm" target="UDOcon">CT60</a>.
<br>
</p>
<p>If you want to see the schematic of this cable to realize it (I
recommend because some updates will surely arrive about ABE and SDR);
download now the 1.5 MB <a href="0b07.htm" target="UDOcon">CT60</a> archive at Didier Mequignon (see the link
on my web site).
<br>
</p>
<p>A last thing : if you have a 80ns 4MB ram card (the atari model),
videl does not read correctly the data for the screen (some noisly
pixels). So, the 50 MHz video modes are reserved for those who have 60
ns RAM like EDO DIMM on a board (and the board must be well routed =
I'm sure about the CTR14, but I remember that some models have too
long traces and get some bad pixels on screen too).
<br>
</p>
<p>For your info, 242 CT2 were sold and all were at 50 MHz : no videl
were destroyed as I know....
<br>
</p>
<p>
<br>
<br><b> the cause of SDMA problems with SCSI/<a href="0907.htm" target="UDOcon">Audio</a> is known </b>
<br>
</p>
<p>During this last 10 years, everybody heart about 'cracks' on audio
or SCSI/floppy data problems, especially when boosting the mb. Atari
furnished a patch with a 74F08 onto the GAL U63 to bufferize the bus
clock going to 3 directions, especially the SDMA, and this on standard
falcons. This patch was called 'Cubase clock modification' for those
who had to install it.
<br>
</p>
<p>OK, after several month passed several years ago on CT2 to fix
this problem, I was not sure to know the real raeson of the problem.
Every body (and atari) was thinking that the bad quality of the clock
to SDMA was the cause of the problems (so the 74F08 fitting).
<br>
</p>
<p>But after using the 200 MHz logic analyser I can reveal that the
first reason is a big bug into the VIDEL chip ! Some times the data
arrive later (Videl switches the 32-bit memory bus to the 16-bit CPU
bus) and because the timing to latch the data from SDMA is very short,
some data are missed !
<br>
</p>
<p>All the patchs like 74F08, nemesis termination with resistor on
SDMA clock trace are not perfect at all ! Their just modify the edge
of the clock and allow to win 1 or 2 ns when latching the data ! But
the bug into VIDEL is depending too of the Video resolution you use
and the temperature of the machine !
<br>
</p>
<p>I now design a patch that will simply add a Wait State to the SDMA
transfer to be sure that it latches the data when really present &amp;
stabilized on the data bus.
<br>
</p>
<p>
<br>
<br><b> Mainboard clock with 25Mhz </b>
<br>
</p>
<p>If you want to boost your MB at 25 MHz, it is now possible with ST
RAM READ by 4 cycles like at 16 &amp; 20 MHz, but ONLY if your RAM is
60 ns AND you do the following patch!
<br>
</p>
<p>- IF you use a 14 MB ST-RAM card with a 60 ns SIMM, you have to
add a patch on the F30 clock going to <a href="0b07.htm" target="UDOcon">CT60</a>. You need a 74F08, using 1
gate, to replace the R216 resistor on the motherboard. Solder the
74F08 on the GAL U63 connecting the pin #14 (Power) on the pin #14 of
the GAL and connecting pin #7 (Ground) with pin #7 of the GAL with a
wire or, better, a part of a resistor pin.
<br>
</p>
<p>Connect pin #12 &amp; 13 together and connect to the forward pad
of the R216 place.
<br>Connect pin #11 of 74F08 to the backward pad of the R216 place.
<br>
</p>
<p>
<br>
<br>
</p>
<p align=center><img src="image/ct6025.gif" border=0 width="240" height="274"></p><br>
<div align=center><tt> Abbildung 2 - <a href="0b07.htm" target="UDOcon">CT60</a> Mainboard Modifikation f&uuml;r 25Mhz Takt
</tt>
</div>
<p>
<br>
<br>
</p>
<p>- IF you use a 80 ns ST-RAM card (Atari 4 MB board) or a 70 ns
SIMM on a board, you must program the ABE chip with the 25 MHz special
version .JED file.
<br>
</p>
<p>You need the JTAG cable for that...
<br>
</p>
<p>
<br>
<br><b> BUS ERROR when accessing the Floppy drive </b>
<br>
</p>
<p>Problem:
<br>Using HD Driver 8.1x gives a BUS ERROR when accessing the Floppy
drive!
<br>
</p>
<p>Why?
<br>ABE chip was modified to emul GAL U62 to solve a problem of byte
access to $FFFF8605!
<br>
</p>
<p>Normally the BYTE accesses to SDMA IO registers is not allowable
by SDMA : Only WORD are suported, but because of a feature added by
atari in the GAL U62 generating UDS &amp; LDS signals, the Byte
accesses becomes word access.....in 030 mode. eh eh I just not put the
same feature in ABE to generate UDS &amp; LDS and the BYTE accesses
were not transformed to WORD accesses....
<br>
</p>
<p>Solutions:
<br>ABE 5K/5L corrects this problem.
<br>IF you can't update ABE, you can avoid the crash by setting OFF
the 'SCSI DEVICE PROCESSOR' in the HD Driver settings. Sure, the
better is to use the 8.13 + ABE 5K/5L.
<br>
<br>
<br>
</p>
<p><img src="image/deutsch.gif" border=0 width="35" height="22"></p><br>
<p>
<br>
<br><b> Update ABE Chip </b>
<br>
</p>
<p>Hier gibt es eine kurze Beschreibung wie man den ABE Chip auf den
neuesten Stand bringt. Einige scheinen damit arge Probleme zu haben.
(nl)
</p>
<p>1. Es wird ein JATG Kabel be&ouml;tigt. Und zwar das von den
Czuba-Webseiten!
<br>2. Es mu&szlig; vorher eine winzige Modifikation am CT060
vorgenommen werden.
<br>3. Das Update wird im 030 Mode durchgef&uuml;hrt!
<br>
</p>
<p><font color="red"> Modifikation:
<br></font>
</p>
<p>Es ist ein Widerstand (Wert beliebig zwischen 1K und 10K) zwischen
Pin 1 und Pin 10 von EINEM der drei 74LVC245A ICs zu l&ouml;ten die
sich auf der rechten Seite des Oszilators befinden. Dazu gibt es hier
ein Bild.
<br>
</p>
<p>Wenn das Programm: FLASH060 im 030 Mode gestartet wird mu&szlig;
NVDI installiert sein!
</p>
<p>
<br>
<br>
</p>
<p align=center><img src="image/flashmod.gif" border=0 width="320" height="167"></p><br>
<div align=center><tt> Abbildung 2 - Modifikation - Flashen im eingebautem Zustand
</tt>
</div>
<p>
<br>
<br>
</p>
<p>DANACH und nur danach ist der CT060 Flashbar auch wenn er im
Falcon steckt. Der Vorteil ist klar, das Update kann erfolgen ohne das
man den CT060 aus dem Falcon ausbauen mu&szlig;.
<br>
</p>
<p>
<br>
<br>
</p>
<p align=center><img src="image/xilinx.gif" border=0 width="463" height="456"></p><br>
<div align=center><tt> Abbildung 3 - JTAG Kabel, einfache Version </tt>
</div>
<p>
<br>
<br>
</p>
<p>
<br>
<br><b> Software <a href="0204.htm" target="UDOcon">Installation</a> </b>
<br>
</p>
<p>1. Es darf kein Festplattentreiber kleiner <a href="1302.htm" target="UDOcon">HDDriver</a> 7.60 verwendet
werden.
<br>2. Es darf kein AHDI oder HuSHI verwendet werden.
<br>
</p>
<p>Beachten sie das nicht kommt es zu Datenverlusten auf ihren
vorhanden Festplatten.
<br>
</p>
<p>Die Bootreihenfolge im Autoordner mu&szlig; strikt eingehalten
werden:
<br>1. CT60XBIO.PRG
<br>2. DSPXBIOS.PRG
<br>3. EXECP060.PRG
<br>
</p>
<p>Danach erst wird ein eventuelles MagiC geladen!
<br>
</p>
<p>4. MAGXBOOT.PRG
<br>(das aus dem File: <a href="0b07.htm" target="UDOcon">CT60</a>_404.LZH) 5. NVDI.PRG 6. WDIALOG.PRG (falls
erforderlich)
</p>
<p>Und dann erst alles andere.
<br>
</p>
<p>XCONTROL.ACC in seiner vorhandenen Form bringt Busfehler beim
booten. Entfernen sie dieses .ACC oder Patchen sie es nach der
Anleitung im Ordner CPX aus dem File: <a href="0b07.htm" target="UDOcon">CT60</a>_404.LZH
<br>
</p>
<p>COPS ist ein guter Ersatz f&uuml;r XCONTROL und man spart sich das
Patchen, das bei einigern Versionen von XCOLTROL so wie so nicht zu
funktionieren scheint.
</p>
<p><b> MagiC) </b>
<br>
</p>
<p>F&uuml;r ein MagiC 6.01 bis 6.20 reicht es nicht einfach nur das
modifizierte MAGXBOOT.PRG in den Autoordner zu legen, es m&uuml;ssen
noch diverse Files per Hand an andere Stellen in den Ordner C:/GEMSYS/
kopiert werden. Vorher l&auml;uft es nicht!
<br>
</p>
<p>Der erste Schritt ist das auf C: befindliche File MAGIC.RAM zu
patchen.
<br>
</p>
<p>Dazu bewegen sie das Programm MAGIC_P.PRG auf C:/ und f&uuml;hren
es aus. Das Patchen von MAGIC.RAM sollte ohne Fehlermeldung
abgeschlossen werden. Der Vorgang ist sehr schnell.
<br>
</p>
<p>Zweiter wichtiger Punkt f&uuml;r ein funktionierendes MagiC ist
der Ordner C:/GEMSYS/. Und zwar machen sie genau das:
<br>
</p>
<p>1. In den Ordner /GEMSYS/MAGIC/XTENSION/ kopieren sie das File:
LOAD_IMG.SLB
<br>2. In den Ordner /GEMSYS/GEMDESK/ kopieren sie das Programm:
SHUTDOWN.PRG
<br>
</p>
<p>und das war&#189;s dann auch schon. Mit exakt dieser
Vorgehensweise habe ich auf dem CT060 Falcon mein MagiC laufen.
<br>
</p>
<p>
<br>
<br>
</p>
<p align=center><img src="image/sline.gif" border=0 width="640" height="2"></p><br>
<p align=center><img src="image/img.gif" border=0 width="50" height="40"></p><br>

<hr>
<address>Copyright &copy; <a href="http://www.doitarchive.de">Robert Schaffner</a> (<a href="mailto:support@doitarchive.de">support@doitarchive.de</a>)<br>
Letzte Aktualisierung am 23. Dezember 2003</address>
</td></tr></table>
<table border=0 cellpadding=0 cellspacing=0 width="100%"><tr><td valign=top>
<a href="00con.htm" target="UDOcon"><img src="udo_hm.gif" alt="Home" border=0 width="24" height="24"></a>
<a href="0b07.htm" target="UDOcon"><img src="udo_up.gif" alt="CT60" border=0 width="24" height="24"></a>
<a href="0b07.htm" target="UDOcon"><img src="udo_lf.gif" alt="CT60" border=0 width="24" height="24"></a>
<a href="0b0702.htm" target="UDOcon"><img src="udo_rg.gif" alt="CT60 Beschleuniger" border=0 width="24" height="24"></a>
</td></tr></table>
</body></html>
