<h1 align="center">
  Hi there, I'm Adarsh Venugopal <img src="https://media.giphy.com/media/hvRJCLFzcasrR4ia7z/giphy.gif" width="35">
</h1>

<p align="center">
  <strong>B.Tech Electronics Engineering Student @ Amrita Vishwa Vidyapeetham</strong><br>
  <em>My playground is the intersection of hardware and AI. My job is to convince silicon to think faster.</em><br>
  ğŸ“ Juggling time and projects between Coimbatore & Mumbai.
</p>

<p align="center">
  <a href="https://www.linkedin.com/in/venuadarsh" target="_blank">
    <img src="https://img.shields.io/badge/LinkedIn-0077B5?style=for-the-badge&logo=linkedin&logoColor=white" alt="LinkedIn">
  </a>
  <a href="mailto:adarsh.venugopal.2@gmail.com" target="_blank">
    <img src="https://img.shields.io/badge/Email-D14836?style=for-the-badge&logo=gmail&logoColor=white" alt="Gmail">
  </a>
  <a href="https://www.instagram.com/sepling_wrogn" target="_blank">
    <img src="https://img.shields.io/badge/Photography-E4405F?style=for-the-badge&logo=instagram&logoColor=white" alt="Instagram">
  </a>
  <a href="https://bold.pro/my/adarsh-venugopal/281r" target="_blank">
    <img src="https://img.shields.io/badge/My%20Page-BOLD.PRO-orange?style=for-the-badge" alt="BOLD Page">
  </a>
</p>

---

I'm on a mission to blur the lines between hardware and software until they're inseparable. As a final-year student, I get my hands dirty with everything from low-level RTL design to high-flying FPGA-based AI. I'm currently looking for my next adventure and am open to **internship and collaboration opportunities** where I can help build the future of computing.

---

### ğŸ”­ Current Quests

- ğŸ§  **Project SATARK (Smart India Hackathon):** Teaching an FPGA to have superhuman hearing for real-time gunshot detection.
- ğŸ›¡ï¸ **Waging War on Noise:** Wielding MATLAB & LabVIEW to model and reduce phase noise in radar systems.
- ğŸ¥ **AI Video Detective:** Building an ML pipeline to spot forged footage in UAV/dashcam feeds.
- ğŸŒ± **Endless Exploration:** Going down the rabbit holes of HLS, custom IP design, and AI on tiny embedded devices.

---

### ğŸš€ Key Projects & Adventures

<details open>
<summary><h4>ğŸ† FPGA Deep Learning Accelerator (a.k.a How I Made a Chip See 70x Faster)</h4></summary>
<p>

- Convinced an INT8 ResNet-50 model to run a marathon on a Xilinx ZCU104 board.
- Hit a blistering 30 FPS @ 4.188 ms latency with 90%+ Top-1 accuracy.
- Achieved a 24Ã—â€“70Ã— speedup over its ARM Cortex-A53 cousin.
- **Tech Stack:** `Vitis AI`, `Python`, `Xilinx ZCU104`, `DPUCZDX8G`

</p>
</details>

<details>
<summary>âš™ï¸ RTL Design & IP Cores (Speaking to Silicon in its Native Tongue)</h4></summary>
<p>

- Designed and built fundamental digital circuits (counters, arbiters, etc.) in Verilog.
- Meticulously verified them with SystemVerilog testbenches & ModelSim.
- Crafted and integrated my own custom IP cores using Vitis HLS and Vivado.
- **Platforms:** Basys3, Pynq

</p>
</details>

<details>
<summary>ğŸ¯ My Hobby: Giving Neural Networks an Existential Crisis</summary>
<p>

- Engineered adversarial attacks that fool image classifiers with just 3â€“5 pixels.
- Watched with glee as true class confidence plummeted by up to 70%.
- Proved that even smart AI can be tricked if you know where to poke it.
- **Tech Stack:** `Python`, `TensorFlow`, `Colab`, `Differential Evolution`

</p>
</details>

<details>
<summary>ğŸ” Voice Authenticator with DSP + ML + Arduino</summary>
<p>

- Built a "speak, friend, and enter" system that only listens if you're close enough.
- Fused classic DSP feature extraction with modern ML classification.
- All running on an embedded Arduino with an ultrasonic sensor as its gatekeeper.

</p>
</details>

<details>
<summary>ğŸ“» 27 MHz AM Walkie-Talkie (Built From Pure Grit and Solder Fumes)</h4></summary>
<p>

- Assembled an analog RF system from scratch. Yes, I hand-wound the transformers.
- Designed a low-noise PCB and battled with impedance matching.
- Learned that real-world RF is both black magic and beautiful physics.

</p>
</details>

---

### ğŸŒ¼ Awards & Volunteering

- ğŸ“ **University Nominee** â€“ Smart India Hackathon (2024)
- ğŸ§  **Participant** â€“ DIR-V FPGA Hackathon, RISC-V Symposium (IIT-M), IIMAPS 2.0 (IISc)
- ğŸ“ˆ **Qualifier** â€“ AI Blueprint of Bharat, Case Study Challenge (IIT-KGP, 2024)
- ğŸ¥ˆ **Runner-Up & Coordinator** â€“ AsIEvolve Leadership Program (Rotary)
- ğŸ† **4Ã— National Champion** â€“ MaRRS Word Chase & Maze of Words
- ğŸ“· **Member** â€“ INCOSE Amrita Chapter, Amrita Photography Club
- ğŸ¤ **Volunteer** â€“ Outreach campaigns (e.g., Ammaâ€™s 70th birthday)
- ğŸ¤ **Active Speaker** â€“ Represented my college in debates, quizzes, and elocution

---

### ğŸ’¼ Internships & Experience

<details>
<summary>ğŸ’» LLM Pipeline Wrangler @ NTT Global Data Centers</summary>
<p>

- Tamed and optimized LLM inference workflows on AWS EC2 and SageMaker.
- Helped integrate Juniper-based infra for distributed compute across deployments large enough to have their own weather systems.
- Researched how to make AI inference less power-hungry.

</p>
</details>

<details>
<summary>ğŸ›¡ï¸ Technology Risk Intern @ Ernst & Young</summary>
<p>

- Assisted in compliance audits, learning the sacred texts of enterprise security (ISO 27001, GDPR, NIST CSF).
- Prepared evidence for control validation and survived live audit walkthroughs.
- Got a fascinating look at how big companies handle cybersecurity.

</p>
</details>

<details>
<summary>ğŸŒ¾ Embedded Systems Assistant â€“ SATCARD @ IIT-PKD</summary>
<p>

- Developed a vibration analysis system using a 6-DoF IMU with Arduino/RPi.
- Built real-time sensor fusion pipelines for smarter farming diagnostics.

</p>
</details>

---

### ğŸ› ï¸ My Tech Toolbox
| Category | Skills |
|---|---|
| **Hardware & HDL** | ![Verilog](https://img.shields.io/badge/Verilog-1E2C5A?style=for-the-badge) ![SystemVerilog](https://img.shields.io/badge/SystemVerilog-4169E1?style=for-the-badge) ![VHDL](https://img.shields.io/badge/VHDL-8E8D9D?style=for-the-badge) |
| **Languages** | ![Python](https://img.shields.io/badge/Python-3776AB?style=for-the-badge&logo=python&logoColor=white) ![C](https://img.shields.io/badge/C-A8B9CC?style=for-the-badge&logo=c&logoColor=black) ![MATLAB](https://img.shields.io/badge/MATLAB-0076A8?style=for-the-badge&logo=mathworks&logoColor=white) |
| **Tools & Platforms** | ![Vivado](https://img.shields.io/badge/Vivado-9D2235?style=for-the-badge) ![Vitis](https://img.shields.io/badge/Vitis-9D2235?style=for-the-badge) ![ModelSim](https://img.shields.io/badge/ModelSim-002D5A?style=for-the-badge) ![Keil](https://img.shields.io/badge/Keil-002D5A?style=for-the-badge) ![LabVIEW](https://img.shields.io/badge/LabVIEW-FFB000?style=for-the-badge) ![AWS SageMaker](https://img.shields.io/badge/AWS_SageMaker-FF9900?style=for-the-badge&logo=amazonaws&logoColor=black) |
| **Verification & Simulation** | ![SystemVerilog Testbenches](https://img.shields.io/badge/SystemVerilog_Testbenches-005F73?style=for-the-badge) ![RTL Simulation](https://img.shields.io/badge/RTL_Simulation-FF6F61?style=for-the-badge) ![IP Core Dev](https://img.shields.io/badge/IP_Core_Dev-7E57C2?style=for-the-badge) ![Vitis HLS](https://img.shields.io/badge/Vitis_HLS-9D2235?style=for-the-badge) |
| **Domains** | ![RTL Design & Verification](https://img.shields.io/badge/RTL_Design_&_Verification-5A29E4?style=for-the-badge) ![SoC Design](https://img.shields.io/badge/SoC_Design-00A99D?style=for-the-badge) ![FPGA Deployment](https://img.shields.io/badge/FPGA_Deployment-0078D4?style=for-the-badge) ![Hardware Acceleration](https://img.shields.io/badge/Hardware_Acceleration-B33771?style=for-the-badge) ![Embedded AI](https://img.shields.io/badge/Embedded_AI-F29F05?style=for-the-badge) ![DSP](https://img.shields.io/badge/DSP-1E90FF?style=for-the-badge) ![AI & ML](https://img.shields.io/badge/AI_&_ML-673AB7?style=for-the-badge) ![Cross-Domain Research](https://img.shields.io/badge/Cross_Domain_Research-6C5CE7?style=for-the-badge) |
---

### ğŸ“Š GitHub Stats

<p align="center">
  <img height="180em" src="https://github-readme-stats.vercel.app/api?username=AVM-27&show_icons=true&theme=tokyonight&include_all_commits=true&count_private=true"/>
  <img height="180em" src="https://github-readme-stats.vercel.app/api/top-langs/?username=AVM-27&layout=compact&langs_count=8&theme=tokyonight"/>
</p>
---

### âš¡ Fun Fact

Before I made chips think, I was a **4Ã— National Champion in competitive word games**.
Turns out I just enjoy making things process language â€” whether theyâ€™re human or silicon.
