
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.036639                       # Number of seconds simulated
sim_ticks                                 36638617881                       # Number of ticks simulated
final_tick                               563604981066                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 295049                       # Simulator instruction rate (inst/s)
host_op_rate                                   372157                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2451151                       # Simulator tick rate (ticks/s)
host_mem_usage                               16949284                       # Number of bytes of host memory used
host_seconds                                 14947.52                       # Real time elapsed on the host
sim_insts                                  4410255183                       # Number of instructions simulated
sim_ops                                    5562825300                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1554944                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       248192                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       243712                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       434944                       # Number of bytes read from this memory
system.physmem.bytes_read::total              2489088                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            7296                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1329792                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1329792                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        12148                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1939                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         1904                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         3398                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 19446                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           10389                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                10389                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        48910                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     42440029                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        52404                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      6774055                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        52404                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      6651779                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        45417                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     11871190                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                67936187                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        48910                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        52404                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        52404                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        45417                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             199134                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          36294819                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               36294819                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          36294819                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        48910                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     42440029                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        52404                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      6774055                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        52404                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      6651779                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        45417                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     11871190                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              104231006                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                87862394                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31085554                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25261916                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2122021                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13125367                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12134525                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3285376                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        90083                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     31218755                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             172420629                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31085554                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15419901                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             37928994                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       11395305                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       7055804                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         15291135                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       913440                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     85429371                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.493708                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.300007                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        47500377     55.60%     55.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3339379      3.91%     59.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2689391      3.15%     62.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         6545042      7.66%     70.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1765883      2.07%     72.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2288366      2.68%     75.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1653255      1.94%     77.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          923657      1.08%     78.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        18724021     21.92%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     85429371                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.353798                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.962394                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        32658485                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6866681                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         36475222                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       245146                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       9183835                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5311473                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        42309                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     206160331                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        81959                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       9183835                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35049272                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1405420                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1938303                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         34273106                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      3579433                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     198869421                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        29248                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1485379                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents      1112714                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents          740                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    278447339                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    928402059                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    928402059                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170695504                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       107751790                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        41033                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        23219                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          9814248                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     18547065                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      9438507                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       148533                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3318898                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         188085158                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        39519                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        149401997                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       292730                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     64985112                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    198516129                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         6451                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     85429371                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.748836                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.884205                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     30029666     35.15%     35.15% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     18212891     21.32%     56.47% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12087482     14.15%     70.62% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8847948     10.36%     80.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7582045      8.88%     89.85% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3946413      4.62%     94.47% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3369520      3.94%     98.42% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       634315      0.74%     99.16% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       719091      0.84%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     85429371                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         875448     71.31%     71.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult            10      0.00%     71.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     71.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     71.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     71.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     71.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     71.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     71.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     71.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     71.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     71.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     71.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     71.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     71.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     71.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     71.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     71.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     71.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     71.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     71.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     71.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     71.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     71.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     71.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     71.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     71.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     71.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     71.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        176837     14.40%     85.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       175337     14.28%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    124490810     83.33%     83.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2126220      1.42%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16534      0.01%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14839002      9.93%     94.69% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7929431      5.31%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     149401997                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.700409                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1227632                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008217                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    385753725                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    253110467                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    145603667                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     150629629                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       559822                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7313097                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         3020                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          679                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2412731                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       9183835                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         607250                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        81308                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    188124677                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       410767                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     18547065                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      9438507                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        22985                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         73047                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          679                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1270414                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1190701                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2461115                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    147033491                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13918628                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2368504                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21645701                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20738381                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7727073                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.673452                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             145700633                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            145603667                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         94884668                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        267915938                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.657178                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.354158                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122809435                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     65316143                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33068                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2127073                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     76245536                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.610710                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.134200                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     29996092     39.34%     39.34% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20966438     27.50%     66.84% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8531402     11.19%     78.03% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4793139      6.29%     84.32% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3926344      5.15%     89.47% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1599922      2.10%     91.56% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1905314      2.50%     94.06% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       951174      1.25%     95.31% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3575711      4.69%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     76245536                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122809435                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18259741                       # Number of memory references committed
system.switch_cpus0.commit.loads             11233968                       # Number of loads committed
system.switch_cpus0.commit.membars              16534                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17645481                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110655596                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2500197                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3575711                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           260795403                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          385440753                       # The number of ROB writes
system.switch_cpus0.timesIdled                  41313                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2433023                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122809435                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.878624                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.878624                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.138143                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.138143                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       661462881                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      201266812                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      190208520                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33068                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                87862394                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        32523613                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     26532165                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2169508                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     13740943                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        12712501                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3503140                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        96322                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     32520865                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             178692520                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           32523613                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     16215641                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             39683374                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       11538198                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5280629                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         16036472                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1031411                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     86826786                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.549805                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.296092                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        47143412     54.30%     54.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2626981      3.03%     57.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         4904135      5.65%     62.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         4890315      5.63%     68.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         3038517      3.50%     72.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2411289      2.78%     74.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1507477      1.74%     76.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1407470      1.62%     78.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        18897190     21.76%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     86826786                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.370165                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.033777                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        33903581                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5221017                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         38126964                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       233547                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       9341673                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5488061                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          271                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     214364368                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1425                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       9341673                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        36355956                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1020203                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       832216                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         35860786                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      3415948                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     206741761                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           35                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1418782                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents      1046839                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    290294360                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    964556319                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    964556319                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    179516590                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       110777753                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        36896                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17678                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          9517594                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     19126479                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9773261                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       122235                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      3357386                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         194871046                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        35356                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        155229596                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       305513                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     65892902                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    201577980                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples     86826786                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.787808                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.897848                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     29529395     34.01%     34.01% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     18938914     21.81%     55.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12526125     14.43%     70.25% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8193412      9.44%     79.68% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8644734      9.96%     89.64% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      4173250      4.81%     94.45% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3301513      3.80%     98.25% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       751612      0.87%     99.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       767831      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     86826786                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         967422     72.51%     72.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        183633     13.76%     86.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       183211     13.73%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    129830417     83.64%     83.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2085296      1.34%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17676      0.01%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     15029407      9.68%     94.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      8266800      5.33%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     155229596                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.766735                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1334266                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008595                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    398925749                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    260799653                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    151674164                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     156563862                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       483791                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      7423522                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         2107                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          349                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2359434                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       9341673                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         519850                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        92420                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    194906402                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       456599                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     19126479                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9773261                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17678                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         72543                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          349                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1356235                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1204987                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2561222                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    153178848                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     14341628                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2050740                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            22417525                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        21716793                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           8075897                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.743395                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             151722020                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            151674164                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         96683316                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        277431665                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.726269                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.348494                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    104550314                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    128732611                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     66174262                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        35356                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2195781                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     77485113                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.661385                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.151192                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     29176353     37.65%     37.65% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     21804937     28.14%     65.79% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9059713     11.69%     77.49% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4524761      5.84%     83.33% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4505714      5.81%     89.14% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1822430      2.35%     91.49% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1825427      2.36%     93.85% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       979827      1.26%     95.11% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3785951      4.89%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     77485113                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    104550314                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     128732611                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              19116773                       # Number of memory references committed
system.switch_cpus1.commit.loads             11702957                       # Number of loads committed
system.switch_cpus1.commit.membars              17678                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18581229                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        115978301                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2655211                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3785951                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           268606035                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          399161448                       # The number of ROB writes
system.switch_cpus1.timesIdled                  31741                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1035608                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          104550314                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            128732611                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    104550314                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.840384                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.840384                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.189932                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.189932                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       688124860                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      210686315                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      196953478                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         35356                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                87862394                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        33110772                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     27033167                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2209137                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     14051941                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        13054385                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3430502                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        97330                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     34287804                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             179861075                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           33110772                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     16484887                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             39008021                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       11524231                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       4977333                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           28                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         16700957                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       864932                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     87570029                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.539336                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.338712                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        48562008     55.46%     55.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         3213182      3.67%     59.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         4803879      5.49%     64.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3318308      3.79%     68.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2326637      2.66%     71.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2267729      2.59%     73.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1377568      1.57%     75.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2922462      3.34%     78.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        18778256     21.44%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     87570029                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.376848                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.047077                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        35249654                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      5218409                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         37261818                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       543522                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       9296625                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5563251                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          265                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     215461045                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1244                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       9296625                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        37236984                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         513317                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1853764                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         35777745                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      2891590                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     209041249                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents       1208521                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       982978                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    293247071                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    973082195                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    973082195                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    180553801                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       112693270                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        37670                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        18000                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          8575084                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     19174708                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      9802916                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       116622                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      3163031                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         194807271                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        35938                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        155615858                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       309235                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     64913076                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    198731236                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           62                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     87570029                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.777045                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.915892                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     31206862     35.64%     35.64% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     17478353     19.96%     55.60% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12813398     14.63%     70.23% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8431086      9.63%     79.86% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8436510      9.63%     89.49% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      4080275      4.66%     94.15% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3619844      4.13%     98.28% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       678636      0.77%     99.06% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       825065      0.94%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     87570029                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         848199     71.22%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        168149     14.12%     85.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       174665     14.67%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    130175735     83.65%     83.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1965050      1.26%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17938      0.01%     84.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     15300563      9.83%     94.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      8156572      5.24%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     155615858                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.771132                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1191013                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.007654                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    400301993                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    259756684                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    151326134                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     156806871                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       488518                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      7442256                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         6382                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          399                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2341957                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       9296625                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         265502                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        50712                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    194843213                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       741331                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     19174708                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      9802916                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        18000                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         42915                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          399                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1346378                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1202116                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2548494                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    152776026                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     14299599                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2839832                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            22266743                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        21715072                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7967144                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.738810                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             151391354                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            151326134                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         98066286                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        278627275                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.722308                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.351962                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    104979436                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    129402457                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     65440957                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        35876                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2226922                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     78273404                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.653211                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.175547                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     29842222     38.13%     38.13% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     22459219     28.69%     66.82% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8483161     10.84%     77.66% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4753319      6.07%     83.73% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4032496      5.15%     88.88% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1802451      2.30%     91.18% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1727164      2.21%     93.39% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1175240      1.50%     94.89% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3998132      5.11%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     78273404                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    104979436                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     129402457                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              19193411                       # Number of memory references committed
system.switch_cpus2.commit.loads             11732452                       # Number of loads committed
system.switch_cpus2.commit.membars              17938                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18774950                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        116495622                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2676497                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3998132                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           269118686                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          398989441                       # The number of ROB writes
system.switch_cpus2.timesIdled                  17703                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 292365                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          104979436                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            129402457                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    104979436                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.836949                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.836949                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.194816                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.194816                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       686153864                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      210524408                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      197994704                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         35876                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                87862394                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        32118755                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     26141594                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      2146867                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups     13702054                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits        12660625                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         3307070                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        94857                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     35513403                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             175444029                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           32118755                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     15967695                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             36869453                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles       11016092                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       5280918                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           38                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines         17359144                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       862539                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     86496123                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.498346                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.301483                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        49626670     57.37%     57.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         1994388      2.31%     59.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         2593915      3.00%     62.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         3904734      4.51%     67.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         3791987      4.38%     71.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2882732      3.33%     74.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1714550      1.98%     76.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         2565241      2.97%     79.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        17421906     20.14%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     86496123                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.365557                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.996805                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        36685566                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      5160629                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         35539327                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles       278530                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       8832069                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      5437275                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          269                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     209904337                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1325                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       8832069                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        38630736                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        1030086                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      1302478                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         33827462                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      2873285                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     203784514                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          727                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents       1243743                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       901484                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents            2                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands    283965075                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    949091649                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    949091649                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    176550302                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps       107414773                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        43108                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        24302                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          8129797                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     18892138                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores     10008850                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       194338                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      3196164                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         189409713                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        40969                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        152571692                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued       283508                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     61602076                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined    187334565                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         6497                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     86496123                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.763914                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.898260                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     29848655     34.51%     34.51% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     19083413     22.06%     56.57% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     12297657     14.22%     70.79% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8414760      9.73%     80.52% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      7866046      9.09%     89.61% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      4196725      4.85%     94.46% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      3092164      3.57%     98.04% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       925732      1.07%     99.11% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       770971      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     86496123                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         749999     69.10%     69.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             2      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        154467     14.23%     83.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       180872     16.67%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    126950329     83.21%     83.21% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      2155572      1.41%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        17235      0.01%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     15063268      9.87%     94.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      8385288      5.50%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     152571692                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.736485                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt            1085340                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.007114                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    393008355                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    251053604                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    148288761                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     153657032                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       516248                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      7241434                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses         2368                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          889                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores      2541141                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked          712                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       8832069                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         592696                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles       100856                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    189450687                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts      1296522                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     18892138                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts     10008850                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        23733                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         76329                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          889                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1314321                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1209261                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2523582                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    149650343                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     14180061                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      2921349                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            22377927                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        20960014                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           8197866                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.703235                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             148327987                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            148288761                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         95276942                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        267545358                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.687739                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.356115                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts    103397475                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    127079965                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     62371019                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        34472                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2182226                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     77664054                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.636278                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.154889                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     29736035     38.29%     38.29% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     22408251     28.85%     67.14% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      8260246     10.64%     77.78% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4728865      6.09%     83.87% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      3944636      5.08%     88.94% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      1934065      2.49%     91.43% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1936641      2.49%     93.93% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       826608      1.06%     94.99% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      3888707      5.01%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     77664054                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    103397475                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     127079965                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              19118413                       # Number of memory references committed
system.switch_cpus3.commit.loads             11650704                       # Number of loads committed
system.switch_cpus3.commit.membars              17236                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          18226193                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        114545423                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2592972                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      3888707                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           263226331                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          387738687                       # The number of ROB writes
system.switch_cpus3.timesIdled                  31564                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                1366271                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts          103397475                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            127079965                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total    103397475                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.849754                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.849754                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.176811                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.176811                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       673446248                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      204808499                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      193867077                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         34472                       # number of misc regfile writes
system.l20.replacements                         12162                       # number of replacements
system.l20.tagsinuse                            32768                       # Cycle average of tags in use
system.l20.total_refs                          911054                       # Total number of references to valid blocks.
system.l20.sampled_refs                         44930                       # Sample count of references to valid blocks.
system.l20.avg_refs                         20.277187                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks         6845.210363                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    13.052554                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  5102.657434                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.inst            73.829899                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data         20733.249751                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.208899                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000398                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.155721                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.inst            0.002253                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.632729                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        60384                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  60384                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           23938                       # number of Writeback hits
system.l20.Writeback_hits::total                23938                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        60384                       # number of demand (read+write) hits
system.l20.demand_hits::total                   60384                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        60384                       # number of overall hits
system.l20.overall_hits::total                  60384                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        12148                       # number of ReadReq misses
system.l20.ReadReq_misses::total                12162                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        12148                       # number of demand (read+write) misses
system.l20.demand_misses::total                 12162                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        12148                       # number of overall misses
system.l20.overall_misses::total                12162                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2184502                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   1979301768                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     1981486270                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2184502                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   1979301768                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      1981486270                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2184502                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   1979301768                       # number of overall miss cycles
system.l20.overall_miss_latency::total     1981486270                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        72532                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              72546                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        23938                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            23938                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        72532                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               72546                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        72532                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              72546                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.167485                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.167645                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.167485                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.167645                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.167485                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.167645                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 156035.857143                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 162932.315443                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 162924.376747                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 156035.857143                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 162932.315443                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 162924.376747                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 156035.857143                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 162932.315443                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 162924.376747                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                3983                       # number of writebacks
system.l20.writebacks::total                     3983                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        12148                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           12162                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        12148                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            12162                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        12148                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           12162                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2025669                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   1840858014                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   1842883683                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2025669                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   1840858014                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   1842883683                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2025669                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   1840858014                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   1842883683                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.167485                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.167645                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.167485                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.167645                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.167485                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.167645                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 144690.642857                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 151535.891834                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 151528.012087                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 144690.642857                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 151535.891834                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 151528.012087                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 144690.642857                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 151535.891834                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 151528.012087                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          1954                       # number of replacements
system.l21.tagsinuse                            32768                       # Cycle average of tags in use
system.l21.total_refs                          468807                       # Total number of references to valid blocks.
system.l21.sampled_refs                         34722                       # Sample count of references to valid blocks.
system.l21.avg_refs                         13.501728                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks         7116.934161                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    14.997080                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   987.999970                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.inst           107.958490                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data         24540.110299                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.217192                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000458                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.030151                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.inst            0.003295                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.748905                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        38597                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  38597                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           11691                       # number of Writeback hits
system.l21.Writeback_hits::total                11691                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        38597                       # number of demand (read+write) hits
system.l21.demand_hits::total                   38597                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        38597                       # number of overall hits
system.l21.overall_hits::total                  38597                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         1939                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 1954                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         1939                       # number of demand (read+write) misses
system.l21.demand_misses::total                  1954                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         1939                       # number of overall misses
system.l21.overall_misses::total                 1954                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2233639                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    311097451                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      313331090                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2233639                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    311097451                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       313331090                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2233639                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    311097451                       # number of overall miss cycles
system.l21.overall_miss_latency::total      313331090                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           15                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        40536                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              40551                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        11691                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            11691                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           15                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        40536                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               40551                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           15                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        40536                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              40551                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.047834                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.048186                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.047834                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.048186                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.047834                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.048186                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 148909.266667                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 160442.212996                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 160353.679632                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 148909.266667                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 160442.212996                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 160353.679632                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 148909.266667                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 160442.212996                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 160353.679632                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                1844                       # number of writebacks
system.l21.writebacks::total                     1844                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         1939                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            1954                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         1939                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             1954                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         1939                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            1954                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2056939                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    288501654                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    290558593                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2056939                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    288501654                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    290558593                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2056939                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    288501654                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    290558593                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.047834                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.048186                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.047834                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.048186                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.047834                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.048186                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 137129.266667                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 148788.888087                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 148699.382293                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 137129.266667                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 148788.888087                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 148699.382293                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 137129.266667                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 148788.888087                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 148699.382293                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          1919                       # number of replacements
system.l22.tagsinuse                            32768                       # Cycle average of tags in use
system.l22.total_refs                          394789                       # Total number of references to valid blocks.
system.l22.sampled_refs                         34687                       # Sample count of references to valid blocks.
system.l22.avg_refs                         11.381469                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks         9613.524143                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    14.996781                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data   963.686763                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.inst           160.145138                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data         22015.647175                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.293381                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000458                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.029409                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.inst            0.004887                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.671864                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l22.ReadReq_hits::switch_cpus2.data        32776                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  32777                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           11008                       # number of Writeback hits
system.l22.Writeback_hits::total                11008                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l22.demand_hits::switch_cpus2.data        32776                       # number of demand (read+write) hits
system.l22.demand_hits::total                   32777                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l22.overall_hits::switch_cpus2.data        32776                       # number of overall hits
system.l22.overall_hits::total                  32777                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           15                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         1904                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 1919                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           15                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         1904                       # number of demand (read+write) misses
system.l22.demand_misses::total                  1919                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           15                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         1904                       # number of overall misses
system.l22.overall_misses::total                 1919                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      2743954                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data    295702145                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total      298446099                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      2743954                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data    295702145                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total       298446099                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      2743954                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data    295702145                       # number of overall miss cycles
system.l22.overall_miss_latency::total      298446099                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           16                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        34680                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              34696                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        11008                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            11008                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           16                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        34680                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               34696                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           16                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        34680                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              34696                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst     0.937500                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.054902                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.055309                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst     0.937500                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.054902                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.055309                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst     0.937500                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.054902                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.055309                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 182930.266667                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 155305.748424                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 155521.677436                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 182930.266667                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 155305.748424                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 155521.677436                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 182930.266667                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 155305.748424                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 155521.677436                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                1783                       # number of writebacks
system.l22.writebacks::total                     1783                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           15                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         1904                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            1919                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           15                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         1904                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             1919                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           15                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         1904                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            1919                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      2573061                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    274006156                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    276579217                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      2573061                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    274006156                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    276579217                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      2573061                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    274006156                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    276579217                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.937500                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.054902                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.055309                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst     0.937500                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.054902                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.055309                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst     0.937500                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.054902                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.055309                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 171537.400000                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 143910.796218                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 144126.741532                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 171537.400000                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 143910.796218                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 144126.741532                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 171537.400000                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 143910.796218                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 144126.741532                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                          3411                       # number of replacements
system.l23.tagsinuse                     32767.985689                       # Cycle average of tags in use
system.l23.total_refs                          744384                       # Total number of references to valid blocks.
system.l23.sampled_refs                         36179                       # Sample count of references to valid blocks.
system.l23.avg_refs                         20.575030                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks        13034.194363                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    12.996607                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data  1714.335929                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.inst             5.648571                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data         18000.810217                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.397772                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.000397                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.052317                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.inst            0.000172                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.549341                       # Average percentage of cache occupancy
system.l23.occ_percent::total                1.000000                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.data        50618                       # number of ReadReq hits
system.l23.ReadReq_hits::total                  50618                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks           28835                       # number of Writeback hits
system.l23.Writeback_hits::total                28835                       # number of Writeback hits
system.l23.demand_hits::switch_cpus3.data        50618                       # number of demand (read+write) hits
system.l23.demand_hits::total                   50618                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.data        50618                       # number of overall hits
system.l23.overall_hits::total                  50618                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           13                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data         3395                       # number of ReadReq misses
system.l23.ReadReq_misses::total                 3408                       # number of ReadReq misses
system.l23.ReadExReq_misses::switch_cpus3.data            3                       # number of ReadExReq misses
system.l23.ReadExReq_misses::total                  3                       # number of ReadExReq misses
system.l23.demand_misses::switch_cpus3.inst           13                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data         3398                       # number of demand (read+write) misses
system.l23.demand_misses::total                  3411                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           13                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data         3398                       # number of overall misses
system.l23.overall_misses::total                 3411                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst      2095345                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data    510479081                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total      512574426                       # number of ReadReq miss cycles
system.l23.ReadExReq_miss_latency::switch_cpus3.data       606110                       # number of ReadExReq miss cycles
system.l23.ReadExReq_miss_latency::total       606110                       # number of ReadExReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst      2095345                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data    511085191                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total       513180536                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst      2095345                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data    511085191                       # number of overall miss cycles
system.l23.overall_miss_latency::total      513180536                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           13                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data        54013                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total              54026                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks        28835                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total            28835                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data            3                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           13                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data        54016                       # number of demand (read+write) accesses
system.l23.demand_accesses::total               54029                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           13                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data        54016                       # number of overall (read+write) accesses
system.l23.overall_accesses::total              54029                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.062855                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.063081                       # miss rate for ReadReq accesses
system.l23.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l23.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.062907                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.063133                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.062907                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.063133                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 161180.384615                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 150362.026804                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 150403.294014                       # average ReadReq miss latency
system.l23.ReadExReq_avg_miss_latency::switch_cpus3.data 202036.666667                       # average ReadExReq miss latency
system.l23.ReadExReq_avg_miss_latency::total 202036.666667                       # average ReadExReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 161180.384615                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 150407.648911                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 150448.705951                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 161180.384615                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 150407.648911                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 150448.705951                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                2779                       # number of writebacks
system.l23.writebacks::total                     2779                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data         3395                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total            3408                       # number of ReadReq MSHR misses
system.l23.ReadExReq_mshr_misses::switch_cpus3.data            3                       # number of ReadExReq MSHR misses
system.l23.ReadExReq_mshr_misses::total             3                       # number of ReadExReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data         3398                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total             3411                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data         3398                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total            3411                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst      1947663                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data    471749794                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total    473697457                       # number of ReadReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::switch_cpus3.data       571220                       # number of ReadExReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::total       571220                       # number of ReadExReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst      1947663                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data    472321014                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total    474268677                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst      1947663                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data    472321014                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total    474268677                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.062855                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.063081                       # mshr miss rate for ReadReq accesses
system.l23.ReadExReq_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l23.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.062907                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.063133                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.062907                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.063133                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 149820.230769                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 138954.283947                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 138995.732688                       # average ReadReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 190406.666667                       # average ReadExReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::total 190406.666667                       # average ReadExReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 149820.230769                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 138999.709829                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 139040.948989                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 149820.230769                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 138999.709829                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 139040.948989                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               496.995973                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015298734                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2042854.595573                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.995973                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          483                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022429                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.774038                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.796468                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15291117                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15291117                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15291117                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15291117                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15291117                       # number of overall hits
system.cpu0.icache.overall_hits::total       15291117                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           18                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           18                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           18                       # number of overall misses
system.cpu0.icache.overall_misses::total           18                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2690587                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2690587                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2690587                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2690587                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2690587                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2690587                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15291135                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15291135                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15291135                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15291135                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15291135                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15291135                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 149477.055556                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 149477.055556                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 149477.055556                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 149477.055556                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 149477.055556                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 149477.055556                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            4                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            4                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            4                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2198502                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2198502                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2198502                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2198502                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2198502                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2198502                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 157035.857143                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 157035.857143                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 157035.857143                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 157035.857143                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 157035.857143                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 157035.857143                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 72532                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               180564173                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 72788                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2480.686006                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.505593                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.494407                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.900412                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.099588                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10571825                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10571825                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      6992705                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       6992705                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        22625                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        22625                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16534                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16534                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     17564530                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        17564530                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     17564530                       # number of overall hits
system.cpu0.dcache.overall_hits::total       17564530                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       157245                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       157245                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       157245                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        157245                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       157245                       # number of overall misses
system.cpu0.dcache.overall_misses::total       157245                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   8070363252                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   8070363252                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   8070363252                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   8070363252                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   8070363252                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   8070363252                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10729070                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10729070                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        22625                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        22625                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     17721775                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     17721775                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     17721775                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     17721775                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.014656                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.014656                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008873                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008873                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008873                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008873                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 51323.496785                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 51323.496785                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 51323.496785                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 51323.496785                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 51323.496785                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 51323.496785                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        23938                       # number of writebacks
system.cpu0.dcache.writebacks::total            23938                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        84713                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        84713                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        84713                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        84713                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        84713                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        84713                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        72532                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        72532                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        72532                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        72532                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        72532                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        72532                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   2454425881                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   2454425881                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   2454425881                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   2454425881                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   2454425881                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   2454425881                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006760                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006760                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004093                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004093                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004093                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004093                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 33839.214154                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 33839.214154                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 33839.214154                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 33839.214154                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 33839.214154                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 33839.214154                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               463.997075                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1013936763                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   464                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2185208.540948                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.997075                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.024034                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.743585                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     16036454                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       16036454                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     16036454                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        16036454                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     16036454                       # number of overall hits
system.cpu1.icache.overall_hits::total       16036454                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           18                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           18                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           18                       # number of overall misses
system.cpu1.icache.overall_misses::total           18                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3086094                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3086094                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3086094                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3086094                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3086094                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3086094                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     16036472                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     16036472                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     16036472                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     16036472                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     16036472                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     16036472                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 171449.666667                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 171449.666667                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 171449.666667                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 171449.666667                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 171449.666667                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 171449.666667                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2248639                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2248639                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2248639                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2248639                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2248639                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2248639                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 149909.266667                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 149909.266667                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 149909.266667                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 149909.266667                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 149909.266667                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 149909.266667                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 40536                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               169689991                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 40792                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4159.884070                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.809696                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.190304                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.905507                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.094493                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10947909                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10947909                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7379028                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7379028                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17678                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17678                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17678                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17678                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     18326937                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        18326937                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     18326937                       # number of overall hits
system.cpu1.dcache.overall_hits::total       18326937                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       104686                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       104686                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       104686                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        104686                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       104686                       # number of overall misses
system.cpu1.dcache.overall_misses::total       104686                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   3746209442                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   3746209442                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   3746209442                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   3746209442                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   3746209442                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   3746209442                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     11052595                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     11052595                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7379028                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7379028                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17678                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17678                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17678                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17678                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     18431623                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     18431623                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     18431623                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     18431623                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009472                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009472                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005680                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005680                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005680                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005680                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 35785.199950                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 35785.199950                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 35785.199950                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 35785.199950                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 35785.199950                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 35785.199950                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        11691                       # number of writebacks
system.cpu1.dcache.writebacks::total            11691                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        64150                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        64150                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        64150                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        64150                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        64150                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        64150                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        40536                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        40536                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        40536                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        40536                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        40536                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        40536                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    573909365                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    573909365                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    573909365                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    573909365                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    573909365                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    573909365                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003668                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003668                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002199                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002199                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002199                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002199                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 14158.016701                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 14158.016701                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 14158.016701                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 14158.016701                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 14158.016701                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 14158.016701                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               461.996709                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1017997224                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2203457.194805                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    15.996709                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          446                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.025636                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.714744                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.740379                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     16700938                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       16700938                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     16700938                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        16700938                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     16700938                       # number of overall hits
system.cpu2.icache.overall_hits::total       16700938                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           19                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           19                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           19                       # number of overall misses
system.cpu2.icache.overall_misses::total           19                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2971855                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2971855                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2971855                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2971855                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2971855                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2971855                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     16700957                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     16700957                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     16700957                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     16700957                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     16700957                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     16700957                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 156413.421053                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 156413.421053                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 156413.421053                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 156413.421053                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 156413.421053                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 156413.421053                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            3                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            3                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           16                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           16                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           16                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2777156                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2777156                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2777156                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2777156                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2777156                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2777156                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 173572.250000                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 173572.250000                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 173572.250000                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 173572.250000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 173572.250000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 173572.250000                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 34680                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               164715840                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 34936                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4714.788184                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   231.122218                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    24.877782                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.902821                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.097179                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10885327                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10885327                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7425083                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7425083                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17969                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17969                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17938                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17938                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     18310410                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        18310410                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     18310410                       # number of overall hits
system.cpu2.dcache.overall_hits::total       18310410                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        69641                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        69641                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        69641                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         69641                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        69641                       # number of overall misses
system.cpu2.dcache.overall_misses::total        69641                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   1979630115                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   1979630115                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   1979630115                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   1979630115                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   1979630115                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   1979630115                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10954968                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10954968                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7425083                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7425083                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17969                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17969                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17938                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17938                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     18380051                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     18380051                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     18380051                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     18380051                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.006357                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.006357                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.003789                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.003789                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.003789                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.003789                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 28426.216094                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 28426.216094                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 28426.216094                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 28426.216094                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 28426.216094                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 28426.216094                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        11008                       # number of writebacks
system.cpu2.dcache.writebacks::total            11008                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        34961                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        34961                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        34961                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        34961                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        34961                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        34961                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        34680                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        34680                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        34680                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        34680                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        34680                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        34680                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    559561274                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    559561274                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    559561274                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    559561274                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    559561274                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    559561274                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003166                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003166                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.001887                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001887                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.001887                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001887                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 16134.984833                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 16134.984833                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 16134.984833                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 16134.984833                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 16134.984833                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 16134.984833                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               495.996603                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1015513403                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2047406.054435                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    12.996603                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          483                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.020828                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.774038                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     17359127                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       17359127                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     17359127                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        17359127                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     17359127                       # number of overall hits
system.cpu3.icache.overall_hits::total       17359127                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           17                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           17                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           17                       # number of overall misses
system.cpu3.icache.overall_misses::total           17                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      2686721                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      2686721                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      2686721                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      2686721                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      2686721                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      2686721                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     17359144                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     17359144                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     17359144                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     17359144                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     17359144                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     17359144                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 158042.411765                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 158042.411765                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 158042.411765                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 158042.411765                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 158042.411765                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 158042.411765                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            4                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            4                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            4                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      2108591                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      2108591                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      2108591                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      2108591                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      2108591                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      2108591                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 162199.307692                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 162199.307692                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 162199.307692                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 162199.307692                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 162199.307692                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 162199.307692                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 54016                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               173940474                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 54272                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               3204.976305                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.213583                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.786417                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.910991                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.089009                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data     10790912                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       10790912                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7427501                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7427501                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        18223                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        18223                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        17236                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        17236                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     18218413                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        18218413                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     18218413                       # number of overall hits
system.cpu3.dcache.overall_hits::total       18218413                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       135839                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       135839                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         4698                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         4698                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       140537                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        140537                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       140537                       # number of overall misses
system.cpu3.dcache.overall_misses::total       140537                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   4234729709                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   4234729709                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    749503182                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    749503182                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   4984232891                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   4984232891                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   4984232891                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   4984232891                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data     10926751                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     10926751                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7432199                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7432199                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        18223                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        18223                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        17236                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        17236                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     18358950                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     18358950                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     18358950                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     18358950                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.012432                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.012432                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000632                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000632                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.007655                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.007655                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.007655                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.007655                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 31174.623702                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 31174.623702                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 159536.650064                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 159536.650064                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 35465.627493                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 35465.627493                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 35465.627493                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 35465.627493                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets      3345463                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets             22                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 152066.500000                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        28835                       # number of writebacks
system.cpu3.dcache.writebacks::total            28835                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        81826                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        81826                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         4695                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         4695                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        86521                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        86521                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        86521                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        86521                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        54013                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        54013                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            3                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        54016                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        54016                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        54016                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        54016                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    930873698                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    930873698                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       609110                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       609110                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    931482808                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    931482808                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    931482808                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    931482808                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004943                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004943                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002942                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002942                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002942                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002942                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 17234.252828                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 17234.252828                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 203036.666667                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 203036.666667                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 17244.572127                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 17244.572127                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 17244.572127                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 17244.572127                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
