- 👋 Hi, I’m @ITSSHUBHAMSR
- 👀 I’m interested in Frontend VLSI Design
- 🌱 I’m currently learning Verilog HDL, System Verilog, UVM & Phython Scripting.
- 💞️ I’m looking to collaborate on RTL Design
- 📫 Itsshubhamsr@gmail.com
  

<!---
ITSSHUBHAMSR/ITSSHUBHAMSR is a ✨ special ✨ repository because its `README.md` (this file) appears on your GitHub profile.
You can click the Preview link to take a look at your changes.
--->
