<def f='llvm/llvm/lib/Target/AMDGPU/SIModeRegister.cpp' l='28' ll='76'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIModeRegister.cpp' l='42' c='_ZNK6Status5mergeERKS_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIModeRegister.cpp' l='42' c='_ZNK6Status5mergeERKS_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIModeRegister.cpp' l='43' c='_ZNK6Status5mergeERKS_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIModeRegister.cpp' l='48' c='_ZN6Status12mergeUnknownEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIModeRegister.cpp' l='49' c='_ZN6Status12mergeUnknownEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIModeRegister.cpp' l='54' c='_ZNK6Status9intersectERKS_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIModeRegister.cpp' l='54' c='_ZNK6Status9intersectERKS_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIModeRegister.cpp' l='57' c='_ZNK6Status9intersectERKS_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIModeRegister.cpp' l='61' c='_ZNK6Status5deltaERKS_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIModeRegister.cpp' l='61' c='_ZNK6Status5deltaERKS_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIModeRegister.cpp' l='62' c='_ZNK6Status5deltaERKS_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIModeRegister.cpp' l='65' c='_ZNK6StatuseqERKS_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIModeRegister.cpp' l='69' c='_ZNK6StatusneERKS_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIModeRegister.cpp' l='71' c='_ZN6Status12isCompatibleERS_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIModeRegister.cpp' l='75' c='_ZN6Status12isCombinableERS_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIModeRegister.cpp' l='82'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIModeRegister.cpp' l='86'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIModeRegister.cpp' l='90'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIModeRegister.cpp' l='94'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIModeRegister.cpp' l='122'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIModeRegister.cpp' l='123'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIModeRegister.cpp' l='143' c='_ZN12_GLOBAL__N_114SIModeRegister18getInstructionModeERN4llvm12MachineInstrEPKNS1_11SIInstrInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIModeRegister.cpp' l='146' c='_ZN12_GLOBAL__N_114SIModeRegister12insertSetregERN4llvm17MachineBasicBlockEPNS1_12MachineInstrEPKNS1_11SIInstrInfoE6Status'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIModeRegister.cpp' l='163' c='_ZN12_GLOBAL__N_114SIModeRegister18getInstructionModeERN4llvm12MachineInstrEPKNS1_11SIInstrInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIModeRegister.cpp' l='171' c='_ZN12_GLOBAL__N_114SIModeRegister18getInstructionModeERN4llvm12MachineInstrEPKNS1_11SIInstrInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIModeRegister.cpp' l='177' c='_ZN12_GLOBAL__N_114SIModeRegister18getInstructionModeERN4llvm12MachineInstrEPKNS1_11SIInstrInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIModeRegister.cpp' l='186' c='_ZN12_GLOBAL__N_114SIModeRegister12insertSetregERN4llvm17MachineBasicBlockEPNS1_12MachineInstrEPKNS1_11SIInstrInfoE6Status'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIModeRegister.cpp' l='231' c='_ZN12_GLOBAL__N_114SIModeRegister18processBlockPhase1ERN4llvm17MachineBasicBlockEPKNS1_11SIInstrInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIModeRegister.cpp' l='233' c='_ZN12_GLOBAL__N_114SIModeRegister18processBlockPhase1ERN4llvm17MachineBasicBlockEPKNS1_11SIInstrInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIModeRegister.cpp' l='265' c='_ZN12_GLOBAL__N_114SIModeRegister18processBlockPhase1ERN4llvm17MachineBasicBlockEPKNS1_11SIInstrInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIModeRegister.cpp' l='265' c='_ZN12_GLOBAL__N_114SIModeRegister18processBlockPhase1ERN4llvm17MachineBasicBlockEPKNS1_11SIInstrInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIModeRegister.cpp' l='370' c='_ZN12_GLOBAL__N_114SIModeRegister18processBlockPhase2ERN4llvm17MachineBasicBlockEPKNS1_11SIInstrInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIModeRegister.cpp' l='395' c='_ZN12_GLOBAL__N_114SIModeRegister18processBlockPhase3ERN4llvm17MachineBasicBlockEPKNS1_11SIInstrInfoE'/>
<size>8</size>
