// Seed: 3791278248
module module_0 (
    input tri id_0,
    input wand id_1,
    input tri1 id_2,
    input wor id_3,
    input tri id_4,
    input logic id_5,
    input supply1 id_6
);
  logic id_8;
  assign id_8 = id_5;
  assign id_8 = 1;
  wire id_9;
  wire id_10;
  final id_8 <= "";
endmodule
module module_1 (
    input tri0 id_0,
    input logic id_1,
    input supply1 id_2
);
  assign id_4 = 1;
  always id_4 <= 1;
  logic id_5 = id_1.id_4;
  assign id_4 = id_1;
  module_0(
      id_0, id_2, id_2, id_0, id_0, id_1, id_0
  );
endmodule
