

================================================================
== Vitis HLS Report for 'kernel_rmsnorm_1'
================================================================
* Date:           Mon Sep 15 01:27:53 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        llama_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+----------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline |
    |   min   |   max   |    min   |    max   |  min |  max |   Type   |
    +---------+---------+----------+----------+------+------+----------+
    |     2367|     2367|  9.468 us|  9.468 us|  2358|  2358|  dataflow|
    +---------+---------+----------+----------+------+------+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 6, States = { 1 2 3 4 5 6 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.03>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i_vec_2_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %i_vec_2" [kernel_rmsnorm.cpp:71]   --->   Operation 7 'read' 'i_vec_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [2/2] (0.00ns)   --->   "%call_ln88 = call void @load_vec, i32 %llama_inference_hls_top_float_float_float_float_float_float_float_7, i32 %llama_inference_hls_top_float_float_float_float_float_float_float_6, i32 %llama_inference_hls_top_float_float_float_float_float_float_float_5, i32 %llama_inference_hls_top_float_float_float_float_float_float_float_4, i32 %input1_stream" [kernel_rmsnorm.cpp:88]   --->   Operation 8 'call' 'call_ln88' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_1 : Operation 9 [2/2] (1.03ns)   --->   "%call_ln89 = call void @load_vec.3, i32 %gmem12, i64 %i_vec_2_read, i32 %input2_stream" [kernel_rmsnorm.cpp:89]   --->   Operation 9 'call' 'call_ln89' <Predicate = true> <Delay = 1.03> <CoreType = "Generic">   --->   Generic Core

State 2 <SV = 1> <Delay = 1.28>
ST_2 : Operation 10 [1/2] (1.28ns)   --->   "%call_ln88 = call void @load_vec, i32 %llama_inference_hls_top_float_float_float_float_float_float_float_7, i32 %llama_inference_hls_top_float_float_float_float_float_float_float_6, i32 %llama_inference_hls_top_float_float_float_float_float_float_float_5, i32 %llama_inference_hls_top_float_float_float_float_float_float_float_4, i32 %input1_stream" [kernel_rmsnorm.cpp:88]   --->   Operation 10 'call' 'call_ln88' <Predicate = true> <Delay = 1.28> <CoreType = "Generic">   --->   Generic Core
ST_2 : Operation 11 [1/2] (0.00ns)   --->   "%call_ln89 = call void @load_vec.3, i32 %gmem12, i64 %i_vec_2_read, i32 %input2_stream" [kernel_rmsnorm.cpp:89]   --->   Operation 11 'call' 'call_ln89' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 12 [2/2] (0.00ns)   --->   "%call_ln90 = call void @compute_rmsnorm, i32 %compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_3, i32 %input1_stream, i32 %compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_2, i32 %compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_1, i32 %compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1, i32 %compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_2_3, i32 %input2_stream, i32 %compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_2_2, i32 %compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_2_1, i32 %compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_2, i32 %output_stream_3" [kernel_rmsnorm.cpp:90]   --->   Operation 12 'call' 'call_ln90' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 13 [1/2] (0.00ns)   --->   "%call_ln90 = call void @compute_rmsnorm, i32 %compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_3, i32 %input1_stream, i32 %compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_2, i32 %compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_1, i32 %compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1, i32 %compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_2_3, i32 %input2_stream, i32 %compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_2_2, i32 %compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_2_1, i32 %compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_2, i32 %output_stream_3" [kernel_rmsnorm.cpp:90]   --->   Operation 13 'call' 'call_ln90' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 14 [2/2] (0.00ns)   --->   "%call_ln91 = call void @store_result, i32 %o_vec_0, i32 %o_vec_1, i32 %o_vec_2, i32 %o_vec_3, i32 %output_stream_3" [kernel_rmsnorm.cpp:91]   --->   Operation 14 'call' 'call_ln91' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 6 <SV = 5> <Delay = 1.28>
ST_6 : Operation 15 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i64 %i_vec_2, i1 1, void @p_str"   --->   Operation 15 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 16 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %gmem12, i1 1, void @p_str"   --->   Operation 16 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %output_stream_3, void @empty_39, i32 0, i32 0, void @empty_48, i32 0, i32 0, void @empty_48, void @empty_48, void @empty_48, i32 0, i32 0, i32 0, i32 0, void @empty_48, void @empty_48, i32 4294967295, i32 0, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input2_stream, void @empty_39, i32 0, i32 0, void @empty_48, i32 0, i32 0, void @empty_48, void @empty_48, void @empty_48, i32 0, i32 0, i32 0, i32 0, void @empty_48, void @empty_48, i32 4294967295, i32 0, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input1_stream, void @empty_39, i32 0, i32 0, void @empty_48, i32 0, i32 0, void @empty_48, void @empty_48, void @empty_48, i32 0, i32 0, i32 0, i32 0, void @empty_48, void @empty_48, i32 4294967295, i32 0, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 20 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @input1_stream_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %input1_stream, i32 %input1_stream"   --->   Operation 20 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 21 [1/1] (0.00ns)   --->   "%empty_185 = specchannel i32 @_ssdm_op_SpecChannel, void @input2_stream_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %input2_stream, i32 %input2_stream"   --->   Operation 21 'specchannel' 'empty_185' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 22 [1/1] (0.00ns)   --->   "%empty_186 = specchannel i32 @_ssdm_op_SpecChannel, void @output_stream_OC_3_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %output_stream_3, i32 %output_stream_3"   --->   Operation 22 'specchannel' 'empty_186' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 23 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln71 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_48" [kernel_rmsnorm.cpp:71]   --->   Operation 23 'specdataflowpipeline' 'specdataflowpipeline_ln71' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem12, void @empty_49, i32 0, i32 0, void @empty_48, i32 0, i32 0, void @empty_42, void @empty_14, void @empty_48, i32 16, i32 16, i32 16, i32 16, void @empty_48, void @empty_48, i32 4294967295, i32 0, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 25 [1/2] (1.28ns)   --->   "%call_ln91 = call void @store_result, i32 %o_vec_0, i32 %o_vec_1, i32 %o_vec_2, i32 %o_vec_3, i32 %output_stream_3" [kernel_rmsnorm.cpp:91]   --->   Operation 25 'call' 'call_ln91' <Predicate = true> <Delay = 1.28> <CoreType = "Generic">   --->   Generic Core
ST_6 : Operation 26 [1/1] (0.00ns)   --->   "%ret_ln92 = ret" [kernel_rmsnorm.cpp:92]   --->   Operation 26 'ret' 'ret_ln92' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4.000ns, clock uncertainty: 1.080ns.

 <State 1>: 1.033ns
The critical path consists of the following:
	wire read operation ('i_vec_2_read', kernel_rmsnorm.cpp:71) on port 'i_vec_2' (kernel_rmsnorm.cpp:71) [32]  (0.000 ns)
	'call' operation 0 bit ('call_ln89', kernel_rmsnorm.cpp:89) to 'load_vec.3' [34]  (1.033 ns)

 <State 2>: 1.284ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln88', kernel_rmsnorm.cpp:88) to 'load_vec' [33]  (1.284 ns)

 <State 3>: 0.000ns
The critical path consists of the following:

 <State 4>: 0.000ns
The critical path consists of the following:

 <State 5>: 0.000ns
The critical path consists of the following:

 <State 6>: 1.284ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln91', kernel_rmsnorm.cpp:91) to 'store_result' [36]  (1.284 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
