vendor_name = ModelSim
source_file = 1, /home/maomv/Repositories/laboratorio-de-sistemas-digitais/aula01/parte02/AND2Gate.vhd
source_file = 1, /home/maomv/Repositories/laboratorio-de-sistemas-digitais/aula01/parte02/AND2Gate.vwf
source_file = 1, /home/maomv/Repositories/laboratorio-de-sistemas-digitais/aula01/parte02/GateDemo.vhd
source_file = 1, /home/maomv/Repositories/laboratorio-de-sistemas-digitais/aula01/parte02/NOTGate.vhd
source_file = 1, /home/maomv/Repositories/laboratorio-de-sistemas-digitais/aula01/parte02/NAND2Gate.vhd
source_file = 1, /opt/intelFPGA_lite/19.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, /opt/intelFPGA_lite/19.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, /opt/intelFPGA_lite/19.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, /opt/intelFPGA_lite/19.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, /home/maomv/Repositories/laboratorio-de-sistemas-digitais/aula01/parte02/db/AND2Gate.cbx.xml
design_name = hard_block
design_name = gatedemo
instance = comp, \ledr[0]~output\, ledr[0]~output, gatedemo, 1
instance = comp, \sw[1]~input\, sw[1]~input, gatedemo, 1
instance = comp, \sw[0]~input\, sw[0]~input, gatedemo, 1
instance = comp, \system_core|andgate|outport\, system_core|andgate|outport, gatedemo, 1
