// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _reduce_ap_fixed_18_8_0_0_0_12_Op_add_ap_fixed_18_8_0_0_0_s_HH_
#define _reduce_ap_fixed_18_8_0_0_0_12_Op_add_ap_fixed_18_8_0_0_0_s_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s.h"

namespace ap_rtl {

struct reduce_ap_fixed_18_8_0_0_0_12_Op_add_ap_fixed_18_8_0_0_0_s : public sc_module {
    // Port declarations 20
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<17> > x_0_V;
    sc_in< sc_lv<17> > x_1_V;
    sc_in< sc_lv<17> > x_2_V;
    sc_in< sc_lv<17> > x_3_V;
    sc_in< sc_lv<17> > x_4_V;
    sc_in< sc_lv<17> > x_5_V;
    sc_in< sc_lv<17> > x_6_V;
    sc_in< sc_lv<17> > x_7_V;
    sc_in< sc_lv<17> > x_8_V;
    sc_in< sc_lv<17> > x_9_V;
    sc_in< sc_lv<17> > x_10_V;
    sc_in< sc_lv<17> > x_11_V;
    sc_out< sc_lv<18> > ap_return;
    sc_in< sc_logic > ap_ce;


    // Module declarations
    reduce_ap_fixed_18_8_0_0_0_12_Op_add_ap_fixed_18_8_0_0_0_s(sc_module_name name);
    SC_HAS_PROCESS(reduce_ap_fixed_18_8_0_0_0_12_Op_add_ap_fixed_18_8_0_0_0_s);

    ~reduce_ap_fixed_18_8_0_0_0_12_Op_add_ap_fixed_18_8_0_0_0_s();

    sc_trace_file* mVcdFile;

    reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s* grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_70;
    sc_signal< sc_lv<2> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<18> > grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_70_ap_return;
    sc_signal< sc_lv<18> > p_Val2_s_reg_429;
    sc_signal< sc_lv<17> > ap_port_reg_x_0_V;
    sc_signal< sc_lv<17> > ap_port_reg_x_1_V;
    sc_signal< sc_lv<17> > ap_port_reg_x_2_V;
    sc_signal< sc_lv<17> > ap_port_reg_x_3_V;
    sc_signal< sc_lv<17> > ap_port_reg_x_4_V;
    sc_signal< sc_lv<17> > ap_port_reg_x_5_V;
    sc_signal< sc_lv<17> > ap_port_reg_x_6_V;
    sc_signal< sc_lv<17> > ap_port_reg_x_7_V;
    sc_signal< sc_lv<17> > ap_port_reg_x_8_V;
    sc_signal< sc_lv<17> > ap_port_reg_x_9_V;
    sc_signal< sc_lv<17> > ap_port_reg_x_10_V;
    sc_signal< sc_lv<17> > ap_port_reg_x_11_V;
    sc_signal< sc_logic > grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_70_ap_ready;
    sc_signal< sc_lv<17> > grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_70_x_0_V;
    sc_signal< sc_lv<17> > grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_70_x_1_V;
    sc_signal< sc_lv<17> > grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_70_x_2_V;
    sc_signal< sc_lv<17> > grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_70_x_3_V;
    sc_signal< sc_lv<17> > grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_70_x_4_V;
    sc_signal< sc_lv<17> > grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_70_x_5_V;
    sc_signal< sc_lv<17> > grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_70_x_6_V;
    sc_signal< sc_lv<17> > grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_70_x_7_V;
    sc_signal< sc_lv<17> > grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_70_x_8_V;
    sc_signal< sc_lv<17> > grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_70_x_9_V;
    sc_signal< sc_lv<17> > grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_70_x_10_V;
    sc_signal< sc_lv<17> > grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_70_x_11_V;
    sc_signal< sc_lv<5> > grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_70_x_V_offset;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<18> > rhs_V_fu_104_p0;
    sc_signal< sc_lv<19> > lhs_V_fu_101_p1;
    sc_signal< sc_lv<19> > rhs_V_fu_104_p1;
    sc_signal< sc_lv<19> > ret_V_fu_108_p2;
    sc_signal< sc_lv<18> > p_Val2_27_fu_122_p0;
    sc_signal< sc_lv<18> > p_Val2_27_fu_122_p2;
    sc_signal< sc_lv<1> > p_Result_18_fu_127_p3;
    sc_signal< sc_lv<1> > p_Result_s_fu_114_p3;
    sc_signal< sc_lv<1> > xor_ln786_fu_135_p2;
    sc_signal< sc_lv<1> > xor_ln340_fu_153_p2;
    sc_signal< sc_lv<1> > xor_ln340_29_fu_147_p2;
    sc_signal< sc_lv<1> > underflow_fu_141_p2;
    sc_signal< sc_lv<1> > or_ln340_fu_159_p2;
    sc_signal< sc_lv<18> > select_ln340_fu_165_p3;
    sc_signal< sc_lv<18> > select_ln388_fu_173_p3;
    sc_signal< sc_lv<18> > p_Val2_29_fu_193_p1;
    sc_signal< sc_lv<18> > p_Val2_28_fu_189_p1;
    sc_signal< sc_lv<18> > p_Val2_30_fu_197_p2;
    sc_signal< sc_lv<1> > p_Result_19_fu_203_p3;
    sc_signal< sc_lv<18> > p_Val2_32_fu_223_p1;
    sc_signal< sc_lv<18> > p_Val2_31_fu_219_p1;
    sc_signal< sc_lv<18> > p_Val2_33_fu_227_p2;
    sc_signal< sc_lv<1> > p_Result_20_fu_233_p3;
    sc_signal< sc_lv<18> > p_Val2_34_fu_211_p3;
    sc_signal< sc_lv<18> > p_Val2_35_fu_241_p3;
    sc_signal< sc_lv<19> > lhs_V_3_fu_249_p1;
    sc_signal< sc_lv<19> > rhs_V_3_fu_253_p1;
    sc_signal< sc_lv<19> > ret_V_3_fu_257_p2;
    sc_signal< sc_lv<18> > p_Val2_37_fu_271_p2;
    sc_signal< sc_lv<1> > p_Result_22_fu_277_p3;
    sc_signal< sc_lv<1> > p_Result_21_fu_263_p3;
    sc_signal< sc_lv<1> > xor_ln786_12_fu_285_p2;
    sc_signal< sc_lv<1> > xor_ln340_12_fu_303_p2;
    sc_signal< sc_lv<1> > xor_ln340_30_fu_297_p2;
    sc_signal< sc_lv<1> > underflow_3_fu_291_p2;
    sc_signal< sc_lv<1> > or_ln340_14_fu_309_p2;
    sc_signal< sc_lv<18> > select_ln340_12_fu_315_p3;
    sc_signal< sc_lv<18> > select_ln388_12_fu_323_p3;
    sc_signal< sc_lv<18> > p_Val2_38_fu_181_p3;
    sc_signal< sc_lv<18> > p_Val2_39_fu_331_p3;
    sc_signal< sc_lv<19> > lhs_V_4_fu_339_p1;
    sc_signal< sc_lv<19> > rhs_V_4_fu_343_p1;
    sc_signal< sc_lv<19> > ret_V_4_fu_347_p2;
    sc_signal< sc_lv<18> > p_Val2_41_fu_361_p2;
    sc_signal< sc_lv<1> > p_Result_24_fu_367_p3;
    sc_signal< sc_lv<1> > p_Result_23_fu_353_p3;
    sc_signal< sc_lv<1> > xor_ln786_13_fu_375_p2;
    sc_signal< sc_lv<1> > xor_ln340_13_fu_393_p2;
    sc_signal< sc_lv<1> > xor_ln340_31_fu_387_p2;
    sc_signal< sc_lv<1> > underflow_4_fu_381_p2;
    sc_signal< sc_lv<1> > or_ln340_15_fu_399_p2;
    sc_signal< sc_lv<18> > select_ln340_13_fu_405_p3;
    sc_signal< sc_lv<18> > select_ln388_13_fu_413_p3;
    sc_signal< sc_lv<2> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<2> ap_ST_fsm_state1;
    static const sc_lv<2> ap_ST_fsm_state2;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<5> ap_const_lv5_4;
    static const sc_lv<32> ap_const_lv32_12;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<18> ap_const_lv18_1FFFF;
    static const sc_lv<18> ap_const_lv18_20000;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state2();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_return();
    void thread_grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_70_x_0_V();
    void thread_grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_70_x_10_V();
    void thread_grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_70_x_11_V();
    void thread_grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_70_x_1_V();
    void thread_grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_70_x_2_V();
    void thread_grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_70_x_3_V();
    void thread_grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_70_x_4_V();
    void thread_grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_70_x_5_V();
    void thread_grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_70_x_6_V();
    void thread_grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_70_x_7_V();
    void thread_grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_70_x_8_V();
    void thread_grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_70_x_9_V();
    void thread_grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_70_x_V_offset();
    void thread_lhs_V_3_fu_249_p1();
    void thread_lhs_V_4_fu_339_p1();
    void thread_lhs_V_fu_101_p1();
    void thread_or_ln340_14_fu_309_p2();
    void thread_or_ln340_15_fu_399_p2();
    void thread_or_ln340_fu_159_p2();
    void thread_p_Result_18_fu_127_p3();
    void thread_p_Result_19_fu_203_p3();
    void thread_p_Result_20_fu_233_p3();
    void thread_p_Result_21_fu_263_p3();
    void thread_p_Result_22_fu_277_p3();
    void thread_p_Result_23_fu_353_p3();
    void thread_p_Result_24_fu_367_p3();
    void thread_p_Result_s_fu_114_p3();
    void thread_p_Val2_27_fu_122_p0();
    void thread_p_Val2_27_fu_122_p2();
    void thread_p_Val2_28_fu_189_p1();
    void thread_p_Val2_29_fu_193_p1();
    void thread_p_Val2_30_fu_197_p2();
    void thread_p_Val2_31_fu_219_p1();
    void thread_p_Val2_32_fu_223_p1();
    void thread_p_Val2_33_fu_227_p2();
    void thread_p_Val2_34_fu_211_p3();
    void thread_p_Val2_35_fu_241_p3();
    void thread_p_Val2_37_fu_271_p2();
    void thread_p_Val2_38_fu_181_p3();
    void thread_p_Val2_39_fu_331_p3();
    void thread_p_Val2_41_fu_361_p2();
    void thread_ret_V_3_fu_257_p2();
    void thread_ret_V_4_fu_347_p2();
    void thread_ret_V_fu_108_p2();
    void thread_rhs_V_3_fu_253_p1();
    void thread_rhs_V_4_fu_343_p1();
    void thread_rhs_V_fu_104_p0();
    void thread_rhs_V_fu_104_p1();
    void thread_select_ln340_12_fu_315_p3();
    void thread_select_ln340_13_fu_405_p3();
    void thread_select_ln340_fu_165_p3();
    void thread_select_ln388_12_fu_323_p3();
    void thread_select_ln388_13_fu_413_p3();
    void thread_select_ln388_fu_173_p3();
    void thread_underflow_3_fu_291_p2();
    void thread_underflow_4_fu_381_p2();
    void thread_underflow_fu_141_p2();
    void thread_xor_ln340_12_fu_303_p2();
    void thread_xor_ln340_13_fu_393_p2();
    void thread_xor_ln340_29_fu_147_p2();
    void thread_xor_ln340_30_fu_297_p2();
    void thread_xor_ln340_31_fu_387_p2();
    void thread_xor_ln340_fu_153_p2();
    void thread_xor_ln786_12_fu_285_p2();
    void thread_xor_ln786_13_fu_375_p2();
    void thread_xor_ln786_fu_135_p2();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
