#ChipScope Core Inserter Project File Version 3.0
#Tue Jan 20 19:42:30 CET 2015
Project.device.designInputFile=D\:\\GitHub\\VHDL\\pandaLight-HDL\\pandaLight-Tests\\settings load test\\PANDA_LIGHT_cs.ngc
Project.device.designOutputFile=D\:\\GitHub\\VHDL\\pandaLight-HDL\\pandaLight-Tests\\settings load test\\PANDA_LIGHT_cs.ngc
Project.device.deviceFamily=18
Project.device.enableRPMs=true
Project.device.outputDirectory=D\:\\GitHub\\VHDL\\pandaLight-HDL\\pandaLight-Tests\\settings load test\\_ngo
Project.device.useSRL16=true
Project.filter.dimension=6
Project.filter<0>=
Project.filter<1>=*conf_*
Project.filter<2>=*wr_en*
Project.filter<3>=*valid*
Project.filter<4>=fctrl_valid
Project.filter<5>=configurator_inst/*
Project.icon.boundaryScanChain=1
Project.icon.enableExtTriggerIn=false
Project.icon.enableExtTriggerOut=false
Project.icon.triggerInPinName=
Project.icon.triggerOutPinName=
Project.unit.dimension=1
Project.unit<0>.clockChannel=g_clk
Project.unit<0>.clockEdge=Rising
Project.unit<0>.dataChannel<0>=CONFIGURATOR_inst/cur_reg_cfg_sel_ledcor
Project.unit<0>.dataChannel<10>=CONFIGURATOR_inst/cur_reg_cfg_data<7>
Project.unit<0>.dataChannel<11>=CONFIGURATOR_inst/cur_reg_cfg_addr<0>
Project.unit<0>.dataChannel<12>=CONFIGURATOR_inst/cur_reg_cfg_addr<1>
Project.unit<0>.dataChannel<13>=CONFIGURATOR_inst/cur_reg_cfg_addr<2>
Project.unit<0>.dataChannel<14>=CONFIGURATOR_inst/cur_reg_cfg_addr<3>
Project.unit<0>.dataChannel<15>=CONFIGURATOR_inst/cur_reg_cfg_addr<4>
Project.unit<0>.dataChannel<16>=CONFIGURATOR_inst/cur_reg_cfg_addr<5>
Project.unit<0>.dataChannel<17>=CONFIGURATOR_inst/cur_reg_cfg_addr<6>
Project.unit<0>.dataChannel<18>=CONFIGURATOR_inst/cur_reg_cfg_addr<7>
Project.unit<0>.dataChannel<19>=CONFIGURATOR_inst/cur_reg_cfg_addr<8>
Project.unit<0>.dataChannel<1>=CONFIGURATOR_inst/cur_reg_cfg_sel_ledex
Project.unit<0>.dataChannel<20>=CONFIGURATOR_inst/cur_reg_cfg_addr<9>
Project.unit<0>.dataChannel<21>=conf_idle
Project.unit<0>.dataChannel<22>=conf_settings_wr_en
Project.unit<0>.dataChannel<23>=SPI_FLASH_CONTROL_inst/dout_BUS_SYNC_inst/bus_SIGNAL_SYNC_gen[0].bit_SIGNAL_SYNC_inst/DOUT
Project.unit<0>.dataChannel<24>=SPI_FLASH_CONTROL_inst/dout_BUS_SYNC_inst/bus_SIGNAL_SYNC_gen[1].bit_SIGNAL_SYNC_inst/DOUT
Project.unit<0>.dataChannel<25>=SPI_FLASH_CONTROL_inst/dout_BUS_SYNC_inst/bus_SIGNAL_SYNC_gen[2].bit_SIGNAL_SYNC_inst/DOUT
Project.unit<0>.dataChannel<26>=SPI_FLASH_CONTROL_inst/dout_BUS_SYNC_inst/bus_SIGNAL_SYNC_gen[3].bit_SIGNAL_SYNC_inst/DOUT
Project.unit<0>.dataChannel<27>=SPI_FLASH_CONTROL_inst/dout_BUS_SYNC_inst/bus_SIGNAL_SYNC_gen[4].bit_SIGNAL_SYNC_inst/DOUT
Project.unit<0>.dataChannel<28>=SPI_FLASH_CONTROL_inst/dout_BUS_SYNC_inst/bus_SIGNAL_SYNC_gen[5].bit_SIGNAL_SYNC_inst/DOUT
Project.unit<0>.dataChannel<29>=SPI_FLASH_CONTROL_inst/dout_BUS_SYNC_inst/bus_SIGNAL_SYNC_gen[6].bit_SIGNAL_SYNC_inst/DOUT
Project.unit<0>.dataChannel<2>=CONFIGURATOR_inst/cur_reg_cfg_wr_en
Project.unit<0>.dataChannel<30>=SPI_FLASH_CONTROL_inst/dout_BUS_SYNC_inst/bus_SIGNAL_SYNC_gen[7].bit_SIGNAL_SYNC_inst/DOUT
Project.unit<0>.dataChannel<3>=CONFIGURATOR_inst/cur_reg_cfg_data<0>
Project.unit<0>.dataChannel<4>=CONFIGURATOR_inst/cur_reg_cfg_data<1>
Project.unit<0>.dataChannel<5>=CONFIGURATOR_inst/cur_reg_cfg_data<2>
Project.unit<0>.dataChannel<6>=CONFIGURATOR_inst/cur_reg_cfg_data<3>
Project.unit<0>.dataChannel<7>=CONFIGURATOR_inst/cur_reg_cfg_data<4>
Project.unit<0>.dataChannel<8>=CONFIGURATOR_inst/cur_reg_cfg_data<5>
Project.unit<0>.dataChannel<9>=CONFIGURATOR_inst/cur_reg_cfg_data<6>
Project.unit<0>.dataDepth=4096
Project.unit<0>.dataEqualsTrigger=true
Project.unit<0>.dataPortWidth=31
Project.unit<0>.enableGaps=false
Project.unit<0>.enableStorageQualification=true
Project.unit<0>.enableTimestamps=false
Project.unit<0>.timestampDepth=0
Project.unit<0>.timestampWidth=0
Project.unit<0>.triggerChannel<0><0>=CONFIGURATOR_inst/cur_reg_cfg_sel_ledcor
Project.unit<0>.triggerChannel<0><1>=CONFIGURATOR_inst/cur_reg_cfg_sel_ledex
Project.unit<0>.triggerChannel<0><2>=CONFIGURATOR_inst/cur_reg_cfg_wr_en
Project.unit<0>.triggerChannel<1><0>=CONFIGURATOR_inst/cur_reg_cfg_data<0>
Project.unit<0>.triggerChannel<1><1>=CONFIGURATOR_inst/cur_reg_cfg_data<1>
Project.unit<0>.triggerChannel<1><2>=CONFIGURATOR_inst/cur_reg_cfg_data<2>
Project.unit<0>.triggerChannel<1><3>=CONFIGURATOR_inst/cur_reg_cfg_data<3>
Project.unit<0>.triggerChannel<1><4>=CONFIGURATOR_inst/cur_reg_cfg_data<4>
Project.unit<0>.triggerChannel<1><5>=CONFIGURATOR_inst/cur_reg_cfg_data<5>
Project.unit<0>.triggerChannel<1><6>=CONFIGURATOR_inst/cur_reg_cfg_data<6>
Project.unit<0>.triggerChannel<1><7>=CONFIGURATOR_inst/cur_reg_cfg_data<7>
Project.unit<0>.triggerChannel<2><0>=CONFIGURATOR_inst/cur_reg_cfg_addr<0>
Project.unit<0>.triggerChannel<2><1>=CONFIGURATOR_inst/cur_reg_cfg_addr<1>
Project.unit<0>.triggerChannel<2><2>=CONFIGURATOR_inst/cur_reg_cfg_addr<2>
Project.unit<0>.triggerChannel<2><3>=CONFIGURATOR_inst/cur_reg_cfg_addr<3>
Project.unit<0>.triggerChannel<2><4>=CONFIGURATOR_inst/cur_reg_cfg_addr<4>
Project.unit<0>.triggerChannel<2><5>=CONFIGURATOR_inst/cur_reg_cfg_addr<5>
Project.unit<0>.triggerChannel<2><6>=CONFIGURATOR_inst/cur_reg_cfg_addr<6>
Project.unit<0>.triggerChannel<2><7>=CONFIGURATOR_inst/cur_reg_cfg_addr<7>
Project.unit<0>.triggerChannel<2><8>=CONFIGURATOR_inst/cur_reg_cfg_addr<8>
Project.unit<0>.triggerChannel<2><9>=CONFIGURATOR_inst/cur_reg_cfg_addr<9>
Project.unit<0>.triggerChannel<3><0>=conf_busy
Project.unit<0>.triggerChannel<3><1>=conf_settings_wr_en
Project.unit<0>.triggerChannel<4><0>=SPI_FLASH_CONTROL_inst/dout_BUS_SYNC_inst/bus_SIGNAL_SYNC_gen[0].bit_SIGNAL_SYNC_inst/DOUT
Project.unit<0>.triggerChannel<4><1>=SPI_FLASH_CONTROL_inst/dout_BUS_SYNC_inst/bus_SIGNAL_SYNC_gen[1].bit_SIGNAL_SYNC_inst/DOUT
Project.unit<0>.triggerChannel<4><2>=SPI_FLASH_CONTROL_inst/dout_BUS_SYNC_inst/bus_SIGNAL_SYNC_gen[2].bit_SIGNAL_SYNC_inst/DOUT
Project.unit<0>.triggerChannel<4><3>=SPI_FLASH_CONTROL_inst/dout_BUS_SYNC_inst/bus_SIGNAL_SYNC_gen[3].bit_SIGNAL_SYNC_inst/DOUT
Project.unit<0>.triggerChannel<4><4>=SPI_FLASH_CONTROL_inst/dout_BUS_SYNC_inst/bus_SIGNAL_SYNC_gen[4].bit_SIGNAL_SYNC_inst/DOUT
Project.unit<0>.triggerChannel<4><5>=SPI_FLASH_CONTROL_inst/dout_BUS_SYNC_inst/bus_SIGNAL_SYNC_gen[5].bit_SIGNAL_SYNC_inst/DOUT
Project.unit<0>.triggerChannel<4><6>=SPI_FLASH_CONTROL_inst/dout_BUS_SYNC_inst/bus_SIGNAL_SYNC_gen[6].bit_SIGNAL_SYNC_inst/DOUT
Project.unit<0>.triggerChannel<4><7>=SPI_FLASH_CONTROL_inst/dout_BUS_SYNC_inst/bus_SIGNAL_SYNC_gen[7].bit_SIGNAL_SYNC_inst/DOUT
Project.unit<0>.triggerConditionCountWidth=0
Project.unit<0>.triggerMatchCount<0>=1
Project.unit<0>.triggerMatchCount<1>=1
Project.unit<0>.triggerMatchCount<2>=1
Project.unit<0>.triggerMatchCount<3>=1
Project.unit<0>.triggerMatchCount<4>=1
Project.unit<0>.triggerMatchCountWidth<0><0>=0
Project.unit<0>.triggerMatchCountWidth<1><0>=0
Project.unit<0>.triggerMatchCountWidth<2><0>=0
Project.unit<0>.triggerMatchCountWidth<3><0>=0
Project.unit<0>.triggerMatchCountWidth<4><0>=0
Project.unit<0>.triggerMatchType<0><0>=1
Project.unit<0>.triggerMatchType<1><0>=1
Project.unit<0>.triggerMatchType<2><0>=1
Project.unit<0>.triggerMatchType<3><0>=1
Project.unit<0>.triggerMatchType<4><0>=1
Project.unit<0>.triggerPortCount=5
Project.unit<0>.triggerPortIsData<0>=true
Project.unit<0>.triggerPortIsData<1>=true
Project.unit<0>.triggerPortIsData<2>=true
Project.unit<0>.triggerPortIsData<3>=true
Project.unit<0>.triggerPortIsData<4>=true
Project.unit<0>.triggerPortWidth<0>=3
Project.unit<0>.triggerPortWidth<1>=8
Project.unit<0>.triggerPortWidth<2>=10
Project.unit<0>.triggerPortWidth<3>=2
Project.unit<0>.triggerPortWidth<4>=8
Project.unit<0>.triggerSequencerLevels=16
Project.unit<0>.triggerSequencerType=1
Project.unit<0>.type=ilapro
