##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for ADC_TS410_IntClock
		4.2::Critical Path Report for CyBUS_CLK
		4.3::Critical Path Report for UART_Debug_IntClock
		4.4::Critical Path Report for UART_OEM_IntClock
		4.5::Critical Path Report for UART_RPI_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. ADC_TS410_IntClock:R)
		5.3::Critical Path Report for (UART_Debug_IntClock:R vs. UART_Debug_IntClock:R)
		5.4::Critical Path Report for (UART_RPI_IntClock:R vs. UART_RPI_IntClock:R)
		5.5::Critical Path Report for (ADC_TS410_IntClock:R vs. CyBUS_CLK:R)
		5.6::Critical Path Report for (ADC_TS410_IntClock:R vs. ADC_TS410_IntClock:R)
		5.7::Critical Path Report for (UART_OEM_IntClock:R vs. UART_OEM_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 17
Clock: ADC_DelSig_Ext_CP_Clk               | N/A                   | Target: 24.00 MHz   | 
Clock: ADC_DelSig_Ext_CP_Clk(routed)       | N/A                   | Target: 24.00 MHz   | 
Clock: ADC_DelSig_theACLK                  | N/A                   | Target: 0.19 MHz    | 
Clock: ADC_DelSig_theACLK(fixed-function)  | N/A                   | Target: 0.19 MHz    | 
Clock: ADC_TS410_IntClock                  | Frequency: 22.24 MHz  | Target: 1.60 MHz    | 
Clock: ADC_TS410_IntClock(routed)          | N/A                   | Target: 1.60 MHz    | 
Clock: Clock_ISR                           | N/A                   | Target: 1.00 MHz    | 
Clock: Clock_ISR(fixed-function)           | N/A                   | Target: 1.00 MHz    | 
Clock: CyBUS_CLK                           | Frequency: 93.17 MHz  | Target: 24.00 MHz   | 
Clock: CyILO                               | N/A                   | Target: 0.10 MHz    | 
Clock: CyIMO                               | N/A                   | Target: 24.00 MHz   | 
Clock: CyMASTER_CLK                        | N/A                   | Target: 24.00 MHz   | 
Clock: CyPLL_OUT                           | N/A                   | Target: 24.00 MHz   | 
Clock: UART_Debug_IntClock                 | Frequency: 48.28 MHz  | Target: 1.85 MHz    | 
Clock: UART_OEM_IntClock                   | Frequency: 44.62 MHz  | Target: 0.92 MHz    | 
Clock: UART_RPI_IntClock                   | Frequency: 55.65 MHz  | Target: 1.85 MHz    | 
Clock: \ADC_DelSig:DSM\/dec_clock          | N/A                   | Target: 100.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock         Capture Clock        Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
-------------------  -------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
ADC_TS410_IntClock   ADC_TS410_IntClock   625000           580028      N/A              N/A         N/A              N/A         N/A              N/A         
ADC_TS410_IntClock   CyBUS_CLK            41666.7          33500       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK            ADC_TS410_IntClock   41666.7          34132       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK            CyBUS_CLK            41666.7          30933       N/A              N/A         N/A              N/A         N/A              N/A         
UART_Debug_IntClock  UART_Debug_IntClock  541667           520953      N/A              N/A         N/A              N/A         N/A              N/A         
UART_OEM_IntClock    UART_OEM_IntClock    1.08333e+006     1060923     N/A              N/A         N/A              N/A         N/A              N/A         
UART_RPI_IntClock    UART_RPI_IntClock    541667           523699      N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name      Setup to Clk  Clock Name:Phase     
-------------  ------------  -------------------  
RX_OEM(0)_PAD  29812         UART_OEM_IntClock:R  
RX_RPI(0)_PAD  24179         UART_RPI_IntClock:R  


                       3.2::Clock to Out
                       -----------------

Port Name        Clock to Out  Clock Name:Phase       
---------------  ------------  ---------------------  
TX_Debug(0)_PAD  35843         UART_Debug_IntClock:R  
TX_OEM(0)_PAD    31879         UART_OEM_IntClock:R    
TX_RPI(0)_PAD    30425         UART_RPI_IntClock:R    


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for ADC_TS410_IntClock
************************************************
Clock: ADC_TS410_IntClock
Frequency: 22.24 MHz | Target: 1.60 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_21\/main_0
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 580028p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       41462
-------------------------------------   ----- 
End-of-path arrival time (ps)           41462
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell69         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q              macrocell69   1250   1250  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   11503  12753  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  16103  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/main_8        macrocell22   6771  22875  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/q             macrocell22   3350  26225  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_21\/main_0       macrocell93  15237  41462  580028  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_21\/clock_0            macrocell93         0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 93.17 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:Sync:genblk1[0]:INST\/out
Path End       : \ADC_TS410:bSAR_SEQ:bus_clk_nrq_reg\/main_1
Capture Clock  : \ADC_TS410:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 30933p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7224
-------------------------------------   ---- 
End-of-path arrival time (ps)           7224
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_TS410:Sync:genblk1[0]:INST\/clock                      synccell            0      0  RISE       1

Data path
pin name                                     model name    delay     AT  slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -----  ----  ------
\ADC_TS410:Sync:genblk1[0]:INST\/out         synccell       1020   1020  30933  RISE       1
\ADC_TS410:bSAR_SEQ:bus_clk_nrq_reg\/main_1  macrocell137   6204   7224  30933  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_TS410:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                macrocell137        0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for UART_Debug_IntClock
*************************************************
Clock: UART_Debug_IntClock
Frequency: 48.28 MHz | Target: 1.85 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:tx_state_2\/q
Path End       : \UART_Debug:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_Debug:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 520953p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   541667
- Setup time                                                            -6190
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         535477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14523
-------------------------------------   ----- 
End-of-path arrival time (ps)           14523
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_state_2\/clock_0                      macrocell64         0      0  RISE       1

Data path
pin name                                             model name     delay     AT   slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_Debug:BUART:tx_state_2\/q                      macrocell64     1250   1250  520953  RISE       1
\UART_Debug:BUART:counter_load_not\/main_3           macrocell19     7610   8860  520953  RISE       1
\UART_Debug:BUART:counter_load_not\/q                macrocell19     3350  12210  520953  RISE       1
\UART_Debug:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell8   2313  14523  520953  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell8       0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for UART_OEM_IntClock
***********************************************
Clock: UART_OEM_IntClock
Frequency: 44.62 MHz | Target: 0.92 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN3_0/q
Path End       : MODIN3_1/main_6
Capture Clock  : MODIN3_1/clock_0
Path slack     : 1060923p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18900
-------------------------------------   ----- 
End-of-path arrival time (ps)           18900
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
MODIN3_0/clock_0                                           macrocell39         0      0  RISE       1

Data path
pin name               model name   delay     AT    slack  edge  Fanout
---------------------  -----------  -----  -----  -------  ----  ------
MODIN3_0/q             macrocell39   1250   1250  1060923  RISE       1
MODIN3_1_split/main_7  macrocell60   8057   9307  1060923  RISE       1
MODIN3_1_split/q       macrocell60   3350  12657  1060923  RISE       1
MODIN3_1/main_6        macrocell38   6243  18900  1060923  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
MODIN3_1/clock_0                                           macrocell38         0      0  RISE       1


===================================================================== 
4.5::Critical Path Report for UART_RPI_IntClock
***********************************************
Clock: UART_RPI_IntClock
Frequency: 55.65 MHz | Target: 1.85 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_RPI:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_RPI:BUART:sRX:RxBitCounter\/clock
Path slack     : 523699p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -5360
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     536307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12608
-------------------------------------   ----- 
End-of-path arrival time (ps)           12608
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:tx_ctrl_mark_last\/clock_0                 macrocell47         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_RPI:BUART:tx_ctrl_mark_last\/q     macrocell47   1250   1250  523699  RISE       1
\UART_RPI:BUART:rx_counter_load\/main_0  macrocell14   5690   6940  523699  RISE       1
\UART_RPI:BUART:rx_counter_load\/q       macrocell14   3350  10290  523699  RISE       1
\UART_RPI:BUART:sRX:RxBitCounter\/load   count7cell    2318  12608  523699  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
***********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:Sync:genblk1[0]:INST\/out
Path End       : \ADC_TS410:bSAR_SEQ:bus_clk_nrq_reg\/main_1
Capture Clock  : \ADC_TS410:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 30933p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7224
-------------------------------------   ---- 
End-of-path arrival time (ps)           7224
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_TS410:Sync:genblk1[0]:INST\/clock                      synccell            0      0  RISE       1

Data path
pin name                                     model name    delay     AT  slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -----  ----  ------
\ADC_TS410:Sync:genblk1[0]:INST\/out         synccell       1020   1020  30933  RISE       1
\ADC_TS410:bSAR_SEQ:bus_clk_nrq_reg\/main_1  macrocell137   6204   7224  30933  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_TS410:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                macrocell137        0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. ADC_TS410_IntClock:R)
********************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : Net_227/main_0
Capture Clock  : Net_227/clock_0
Path slack     : 34132p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#15 vs. ADC_TS410_IntClock:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4025
-------------------------------------   ---- 
End-of-path arrival time (ps)           4025
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_TS410:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                macrocell137        0      0  RISE       1

Data path
pin name                                model name    delay     AT  slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -----  ----  ------
\ADC_TS410:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell137   1250   1250  34132  RISE       1
Net_227/main_0                          macrocell136   2775   4025  34132  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_227/clock_0                                            macrocell136        0      0  RISE       1


5.3::Critical Path Report for (UART_Debug_IntClock:R vs. UART_Debug_IntClock:R)
*******************************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:tx_state_2\/q
Path End       : \UART_Debug:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_Debug:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 520953p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   541667
- Setup time                                                            -6190
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         535477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14523
-------------------------------------   ----- 
End-of-path arrival time (ps)           14523
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_state_2\/clock_0                      macrocell64         0      0  RISE       1

Data path
pin name                                             model name     delay     AT   slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_Debug:BUART:tx_state_2\/q                      macrocell64     1250   1250  520953  RISE       1
\UART_Debug:BUART:counter_load_not\/main_3           macrocell19     7610   8860  520953  RISE       1
\UART_Debug:BUART:counter_load_not\/q                macrocell19     3350  12210  520953  RISE       1
\UART_Debug:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell8   2313  14523  520953  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell8       0      0  RISE       1


5.4::Critical Path Report for (UART_RPI_IntClock:R vs. UART_RPI_IntClock:R)
***************************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_RPI:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_RPI:BUART:sRX:RxBitCounter\/clock
Path slack     : 523699p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -5360
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     536307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12608
-------------------------------------   ----- 
End-of-path arrival time (ps)           12608
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:tx_ctrl_mark_last\/clock_0                 macrocell47         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_RPI:BUART:tx_ctrl_mark_last\/q     macrocell47   1250   1250  523699  RISE       1
\UART_RPI:BUART:rx_counter_load\/main_0  macrocell14   5690   6940  523699  RISE       1
\UART_RPI:BUART:rx_counter_load\/q       macrocell14   3350  10290  523699  RISE       1
\UART_RPI:BUART:sRX:RxBitCounter\/load   count7cell    2318  12608  523699  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1


5.5::Critical Path Report for (ADC_TS410_IntClock:R vs. CyBUS_CLK:R)
********************************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_227/q
Path End       : \ADC_TS410:bSAR_SEQ:bus_clk_nrq_reg\/main_2
Capture Clock  : \ADC_TS410:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 33500p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4656
-------------------------------------   ---- 
End-of-path arrival time (ps)           4656
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_227/clock_0                                            macrocell136        0      0  RISE       1

Data path
pin name                                     model name    delay     AT  slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -----  ----  ------
Net_227/q                                    macrocell136   1250   1250  33500  RISE       1
\ADC_TS410:bSAR_SEQ:bus_clk_nrq_reg\/main_2  macrocell137   3406   4656  33500  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_TS410:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                macrocell137        0      0  RISE       1


5.6::Critical Path Report for (ADC_TS410_IntClock:R vs. ADC_TS410_IntClock:R)
*****************************************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_21\/main_0
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 580028p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       41462
-------------------------------------   ----- 
End-of-path arrival time (ps)           41462
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell69         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q              macrocell69   1250   1250  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   11503  12753  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  16103  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/main_8        macrocell22   6771  22875  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/q             macrocell22   3350  26225  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_21\/main_0       macrocell93  15237  41462  580028  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_21\/clock_0            macrocell93         0      0  RISE       1


5.7::Critical Path Report for (UART_OEM_IntClock:R vs. UART_OEM_IntClock:R)
***************************************************************************

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN3_0/q
Path End       : MODIN3_1/main_6
Capture Clock  : MODIN3_1/clock_0
Path slack     : 1060923p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18900
-------------------------------------   ----- 
End-of-path arrival time (ps)           18900
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
MODIN3_0/clock_0                                           macrocell39         0      0  RISE       1

Data path
pin name               model name   delay     AT    slack  edge  Fanout
---------------------  -----------  -----  -----  -------  ----  ------
MODIN3_0/q             macrocell39   1250   1250  1060923  RISE       1
MODIN3_1_split/main_7  macrocell60   8057   9307  1060923  RISE       1
MODIN3_1_split/q       macrocell60   3350  12657  1060923  RISE       1
MODIN3_1/main_6        macrocell38   6243  18900  1060923  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
MODIN3_1/clock_0                                           macrocell38         0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:Sync:genblk1[0]:INST\/out
Path End       : \ADC_TS410:bSAR_SEQ:bus_clk_nrq_reg\/main_1
Capture Clock  : \ADC_TS410:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 30933p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7224
-------------------------------------   ---- 
End-of-path arrival time (ps)           7224
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_TS410:Sync:genblk1[0]:INST\/clock                      synccell            0      0  RISE       1

Data path
pin name                                     model name    delay     AT  slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -----  ----  ------
\ADC_TS410:Sync:genblk1[0]:INST\/out         synccell       1020   1020  30933  RISE       1
\ADC_TS410:bSAR_SEQ:bus_clk_nrq_reg\/main_1  macrocell137   6204   7224  30933  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_TS410:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                macrocell137        0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_227/q
Path End       : \ADC_TS410:bSAR_SEQ:bus_clk_nrq_reg\/main_2
Capture Clock  : \ADC_TS410:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 33500p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4656
-------------------------------------   ---- 
End-of-path arrival time (ps)           4656
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_227/clock_0                                            macrocell136        0      0  RISE       1

Data path
pin name                                     model name    delay     AT  slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -----  ----  ------
Net_227/q                                    macrocell136   1250   1250  33500  RISE       1
\ADC_TS410:bSAR_SEQ:bus_clk_nrq_reg\/main_2  macrocell137   3406   4656  33500  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_TS410:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                macrocell137        0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : Net_227/main_0
Capture Clock  : Net_227/clock_0
Path slack     : 34132p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#15 vs. ADC_TS410_IntClock:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4025
-------------------------------------   ---- 
End-of-path arrival time (ps)           4025
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_TS410:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                macrocell137        0      0  RISE       1

Data path
pin name                                model name    delay     AT  slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -----  ----  ------
\ADC_TS410:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell137   1250   1250  34132  RISE       1
Net_227/main_0                          macrocell136   2775   4025  34132  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_227/clock_0                                            macrocell136        0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : \ADC_TS410:bSAR_SEQ:nrq_reg\/main_0
Capture Clock  : \ADC_TS410:bSAR_SEQ:nrq_reg\/clock_0
Path slack     : 34132p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#15 vs. ADC_TS410_IntClock:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4025
-------------------------------------   ---- 
End-of-path arrival time (ps)           4025
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_TS410:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                macrocell137        0      0  RISE       1

Data path
pin name                                model name    delay     AT  slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -----  ----  ------
\ADC_TS410:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell137   1250   1250  34132  RISE       1
\ADC_TS410:bSAR_SEQ:nrq_reg\/main_0     macrocell138   2775   4025  34132  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:bSAR_SEQ:nrq_reg\/clock_0                       macrocell138        0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : \ADC_TS410:bSAR_SEQ:bus_clk_nrq_reg\/main_0
Capture Clock  : \ADC_TS410:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 34132p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4025
-------------------------------------   ---- 
End-of-path arrival time (ps)           4025
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_TS410:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                macrocell137        0      0  RISE       1

Data path
pin name                                     model name    delay     AT  slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -----  ----  ------
\ADC_TS410:bSAR_SEQ:bus_clk_nrq_reg\/q       macrocell137   1250   1250  34132  RISE       1
\ADC_TS410:bSAR_SEQ:bus_clk_nrq_reg\/main_0  macrocell137   2775   4025  34132  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_TS410:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                macrocell137        0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:tx_state_2\/q
Path End       : \UART_Debug:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_Debug:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 520953p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   541667
- Setup time                                                            -6190
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         535477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14523
-------------------------------------   ----- 
End-of-path arrival time (ps)           14523
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_state_2\/clock_0                      macrocell64         0      0  RISE       1

Data path
pin name                                             model name     delay     AT   slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_Debug:BUART:tx_state_2\/q                      macrocell64     1250   1250  520953  RISE       1
\UART_Debug:BUART:counter_load_not\/main_3           macrocell19     7610   8860  520953  RISE       1
\UART_Debug:BUART:counter_load_not\/q                macrocell19     3350  12210  520953  RISE       1
\UART_Debug:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell8   2313  14523  520953  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell8       0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_RPI:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_RPI:BUART:sRX:RxBitCounter\/clock
Path slack     : 523699p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -5360
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     536307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12608
-------------------------------------   ----- 
End-of-path arrival time (ps)           12608
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:tx_ctrl_mark_last\/clock_0                 macrocell47         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_RPI:BUART:tx_ctrl_mark_last\/q     macrocell47   1250   1250  523699  RISE       1
\UART_RPI:BUART:rx_counter_load\/main_0  macrocell14   5690   6940  523699  RISE       1
\UART_RPI:BUART:rx_counter_load\/q       macrocell14   3350  10290  523699  RISE       1
\UART_RPI:BUART:sRX:RxBitCounter\/load   count7cell    2318  12608  523699  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:tx_state_1\/q
Path End       : \UART_Debug:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_Debug:BUART:sTX:TxShifter:u0\/clock
Path slack     : 524425p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   541667
- Setup time                                                            -6010
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         535657

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11232
-------------------------------------   ----- 
End-of-path arrival time (ps)           11232
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_state_1\/clock_0                      macrocell62         0      0  RISE       1

Data path
pin name                                       model name     delay     AT   slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_Debug:BUART:tx_state_1\/q                macrocell62     1250   1250  523217  RISE       1
\UART_Debug:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell7   9982  11232  524425  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:sTX:TxShifter:u0\/clock                  datapathcell7       0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:tx_state_0\/q
Path End       : \UART_RPI:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_RPI:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 524653p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -6190
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     535477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10824
-------------------------------------   ----- 
End-of-path arrival time (ps)           10824
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:tx_state_0\/clock_0                        macrocell44         0      0  RISE       1

Data path
pin name                                           model name     delay     AT   slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_RPI:BUART:tx_state_0\/q                      macrocell44     1250   1250  524653  RISE       1
\UART_RPI:BUART:counter_load_not\/main_1           macrocell11     3927   5177  524653  RISE       1
\UART_RPI:BUART:counter_load_not\/q                macrocell11     3350   8527  524653  RISE       1
\UART_RPI:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell5   2296  10824  524653  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell5       0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_Debug:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_Debug:BUART:sTX:TxSts\/clock
Path slack     : 524871p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   541667
- Setup time                                                             -500
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         541167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16296
-------------------------------------   ----- 
End-of-path arrival time (ps)           16296
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:sTX:TxShifter:u0\/clock                  datapathcell7       0      0  RISE       1

Data path
pin name                                              model name     delay     AT   slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_Debug:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell7   3580   3580  524871  RISE       1
\UART_Debug:BUART:tx_status_0\/main_3                 macrocell20     7055  10635  524871  RISE       1
\UART_Debug:BUART:tx_status_0\/q                      macrocell20     3350  13985  524871  RISE       1
\UART_Debug:BUART:sTX:TxSts\/status_0                 statusicell5    2311  16296  524871  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:sTX:TxSts\/clock                         statusicell5        0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:tx_state_0\/q
Path End       : \UART_Debug:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_Debug:BUART:sTX:TxShifter:u0\/clock
Path slack     : 525090p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   541667
- Setup time                                                            -6010
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         535657

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10567
-------------------------------------   ----- 
End-of-path arrival time (ps)           10567
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_state_0\/clock_0                      macrocell63         0      0  RISE       1

Data path
pin name                                       model name     delay     AT   slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_Debug:BUART:tx_state_0\/q                macrocell63     1250   1250  522111  RISE       1
\UART_Debug:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell7   9317  10567  525090  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:sTX:TxShifter:u0\/clock                  datapathcell7       0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN7_1/main_6
Capture Clock  : MODIN7_1/clock_0
Path slack     : 526069p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12088
-------------------------------------   ----- 
End-of-path arrival time (ps)           12088
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_RPI:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  526069  RISE       1
MODIN7_1_split/main_3                      macrocell57   3872   5812  526069  RISE       1
MODIN7_1_split/q                           macrocell57   3350   9162  526069  RISE       1
MODIN7_1/main_6                            macrocell55   2926  12088  526069  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN7_1/clock_0                                           macrocell55         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN7_0/q
Path End       : \UART_RPI:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_RPI:BUART:sRX:RxShifter:u0\/clock
Path slack     : 526406p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -3470
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     538197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11791
-------------------------------------   ----- 
End-of-path arrival time (ps)           11791
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN7_0/clock_0                                           macrocell56         0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
MODIN7_0/q                                  macrocell56     1250   1250  526406  RISE       1
\UART_RPI:BUART:rx_postpoll\/main_2         macrocell15     4265   5515  526406  RISE       1
\UART_RPI:BUART:rx_postpoll\/q              macrocell15     3350   8865  526406  RISE       1
\UART_RPI:BUART:sRX:RxShifter:u0\/route_si  datapathcell6   2926  11791  526406  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:sRX:RxShifter:u0\/clock                    datapathcell6       0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_Debug:BUART:txn\/main_3
Capture Clock  : \UART_Debug:BUART:txn\/clock_0
Path slack     : 526937p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   541667
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11220
-------------------------------------   ----- 
End-of-path arrival time (ps)           11220
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:sTX:TxShifter:u0\/clock                  datapathcell7       0      0  RISE       1

Data path
pin name                                     model name     delay     AT   slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_Debug:BUART:sTX:TxShifter:u0\/so_comb  datapathcell7   4370   4370  526937  RISE       1
\UART_Debug:BUART:txn\/main_3                macrocell61     6850  11220  526937  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:txn\/clock_0                             macrocell61         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_Debug:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_Debug:BUART:sTX:TxShifter:u0\/clock
Path slack     : 527439p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   541667
- Setup time                                                            -6010
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         535657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8218
-------------------------------------   ---- 
End-of-path arrival time (ps)           8218
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell8       0      0  RISE       1

Data path
pin name                                           model name     delay     AT   slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_Debug:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell8    190    190  525238  RISE       1
\UART_Debug:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell7   8028   8218  527439  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:sTX:TxShifter:u0\/clock                  datapathcell7       0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_Debug:BUART:tx_state_0\/main_3
Capture Clock  : \UART_Debug:BUART:tx_state_0\/clock_0
Path slack     : 527530p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   541667
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10627
-------------------------------------   ----- 
End-of-path arrival time (ps)           10627
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:sTX:TxShifter:u0\/clock                  datapathcell7       0      0  RISE       1

Data path
pin name                                              model name     delay     AT   slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_Debug:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell7   3580   3580  524871  RISE       1
\UART_Debug:BUART:tx_state_0\/main_3                  macrocell63     7047  10627  527530  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_state_0\/clock_0                      macrocell63         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:tx_state_0\/q
Path End       : \UART_Debug:BUART:txn\/main_2
Capture Clock  : \UART_Debug:BUART:txn\/clock_0
Path slack     : 527829p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   541667
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10327
-------------------------------------   ----- 
End-of-path arrival time (ps)           10327
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_state_0\/clock_0                      macrocell63         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\UART_Debug:BUART:tx_state_0\/q  macrocell63   1250   1250  522111  RISE       1
\UART_Debug:BUART:txn\/main_2    macrocell61   9077  10327  527829  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:txn\/clock_0                             macrocell61         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:tx_state_2\/q
Path End       : \UART_Debug:BUART:txn\/main_4
Capture Clock  : \UART_Debug:BUART:txn\/clock_0
Path slack     : 527934p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   541667
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10223
-------------------------------------   ----- 
End-of-path arrival time (ps)           10223
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_state_2\/clock_0                      macrocell64         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\UART_Debug:BUART:tx_state_2\/q  macrocell64   1250   1250  520953  RISE       1
\UART_Debug:BUART:txn\/main_4    macrocell61   8973  10223  527934  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:txn\/clock_0                             macrocell61         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_RPI:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_RPI:BUART:sTX:TxSts\/clock
Path slack     : 528027p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                         -500
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     541167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13139
-------------------------------------   ----- 
End-of-path arrival time (ps)           13139
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:sTX:TxShifter:u0\/clock                    datapathcell4       0      0  RISE       1

Data path
pin name                                            model name     delay     AT   slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_RPI:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell4   3580   3580  528027  RISE       1
\UART_RPI:BUART:tx_status_0\/main_3                 macrocell12     3340   6920  528027  RISE       1
\UART_RPI:BUART:tx_status_0\/q                      macrocell12     3350  10270  528027  RISE       1
\UART_RPI:BUART:sTX:TxSts\/status_0                 statusicell3    2870  13139  528027  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:sTX:TxSts\/clock                           statusicell3        0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:tx_state_0\/q
Path End       : \UART_Debug:BUART:tx_state_2\/main_1
Capture Clock  : \UART_Debug:BUART:tx_state_2\/clock_0
Path slack     : 528348p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   541667
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9808
-------------------------------------   ---- 
End-of-path arrival time (ps)           9808
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_state_0\/clock_0                      macrocell63         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_Debug:BUART:tx_state_0\/q       macrocell63   1250   1250  522111  RISE       1
\UART_Debug:BUART:tx_state_2\/main_1  macrocell64   8558   9808  528348  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_state_2\/clock_0                      macrocell64         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:tx_state_2\/q
Path End       : \UART_Debug:BUART:tx_state_1\/main_3
Capture Clock  : \UART_Debug:BUART:tx_state_1\/clock_0
Path slack     : 528556p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   541667
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9600
-------------------------------------   ---- 
End-of-path arrival time (ps)           9600
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_state_2\/clock_0                      macrocell64         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_Debug:BUART:tx_state_2\/q       macrocell64   1250   1250  520953  RISE       1
\UART_Debug:BUART:tx_state_1\/main_3  macrocell62   8350   9600  528556  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_state_1\/clock_0                      macrocell62         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:tx_state_2\/q
Path End       : \UART_Debug:BUART:tx_state_0\/main_4
Capture Clock  : \UART_Debug:BUART:tx_state_0\/clock_0
Path slack     : 528556p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   541667
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9600
-------------------------------------   ---- 
End-of-path arrival time (ps)           9600
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_state_2\/clock_0                      macrocell64         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_Debug:BUART:tx_state_2\/q       macrocell64   1250   1250  520953  RISE       1
\UART_Debug:BUART:tx_state_0\/main_4  macrocell63   8350   9600  528556  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_state_0\/clock_0                      macrocell63         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:tx_state_2\/q
Path End       : \UART_Debug:BUART:tx_bitclk\/main_3
Capture Clock  : \UART_Debug:BUART:tx_bitclk\/clock_0
Path slack     : 528556p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   541667
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9600
-------------------------------------   ---- 
End-of-path arrival time (ps)           9600
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_state_2\/clock_0                      macrocell64         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\UART_Debug:BUART:tx_state_2\/q      macrocell64   1250   1250  520953  RISE       1
\UART_Debug:BUART:tx_bitclk\/main_3  macrocell65   8350   9600  528556  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_bitclk\/clock_0                       macrocell65         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:tx_state_1\/q
Path End       : \UART_Debug:BUART:tx_state_1\/main_0
Capture Clock  : \UART_Debug:BUART:tx_state_1\/clock_0
Path slack     : 528641p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   541667
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9516
-------------------------------------   ---- 
End-of-path arrival time (ps)           9516
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_state_1\/clock_0                      macrocell62         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_Debug:BUART:tx_state_1\/q       macrocell62   1250   1250  523217  RISE       1
\UART_Debug:BUART:tx_state_1\/main_0  macrocell62   8266   9516  528641  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_state_1\/clock_0                      macrocell62         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:tx_state_1\/q
Path End       : \UART_Debug:BUART:tx_state_0\/main_0
Capture Clock  : \UART_Debug:BUART:tx_state_0\/clock_0
Path slack     : 528641p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   541667
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9516
-------------------------------------   ---- 
End-of-path arrival time (ps)           9516
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_state_1\/clock_0                      macrocell62         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_Debug:BUART:tx_state_1\/q       macrocell62   1250   1250  523217  RISE       1
\UART_Debug:BUART:tx_state_0\/main_0  macrocell63   8266   9516  528641  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_state_0\/clock_0                      macrocell63         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:tx_state_1\/q
Path End       : \UART_Debug:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_Debug:BUART:tx_bitclk\/clock_0
Path slack     : 528641p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   541667
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9516
-------------------------------------   ---- 
End-of-path arrival time (ps)           9516
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_state_1\/clock_0                      macrocell62         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\UART_Debug:BUART:tx_state_1\/q      macrocell62   1250   1250  523217  RISE       1
\UART_Debug:BUART:tx_bitclk\/main_0  macrocell65   8266   9516  528641  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_bitclk\/clock_0                       macrocell65         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_RPI:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART_RPI:BUART:sRX:RxShifter:u0\/clock
Path slack     : 528708p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -6010
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     535657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6949
-------------------------------------   ---- 
End-of-path arrival time (ps)           6949
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:tx_ctrl_mark_last\/clock_0                 macrocell47         0      0  RISE       1

Data path
pin name                                     model name     delay     AT   slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_RPI:BUART:tx_ctrl_mark_last\/q         macrocell47     1250   1250  523699  RISE       1
\UART_RPI:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell6   5699   6949  528708  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:sRX:RxShifter:u0\/clock                    datapathcell6       0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:tx_state_1\/q
Path End       : \UART_Debug:BUART:tx_state_2\/main_0
Capture Clock  : \UART_Debug:BUART:tx_state_2\/clock_0
Path slack     : 528773p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   541667
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9383
-------------------------------------   ---- 
End-of-path arrival time (ps)           9383
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_state_1\/clock_0                      macrocell62         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_Debug:BUART:tx_state_1\/q       macrocell62   1250   1250  523217  RISE       1
\UART_Debug:BUART:tx_state_2\/main_0  macrocell64   8133   9383  528773  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_state_2\/clock_0                      macrocell64         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:tx_state_2\/q
Path End       : \UART_Debug:BUART:tx_state_2\/main_3
Capture Clock  : \UART_Debug:BUART:tx_state_2\/clock_0
Path slack     : 528827p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   541667
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9329
-------------------------------------   ---- 
End-of-path arrival time (ps)           9329
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_state_2\/clock_0                      macrocell64         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_Debug:BUART:tx_state_2\/q       macrocell64   1250   1250  520953  RISE       1
\UART_Debug:BUART:tx_state_2\/main_3  macrocell64   8079   9329  528827  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_state_2\/clock_0                      macrocell64         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_RPI:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_RPI:BUART:sRX:RxSts\/clock
Path slack     : 528980p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                         -500
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     541167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12186
-------------------------------------   ----- 
End-of-path arrival time (ps)           12186
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:sRX:RxShifter:u0\/clock                    datapathcell6       0      0  RISE       1

Data path
pin name                                            model name     delay     AT   slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_RPI:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell6   3580   3580  528980  RISE       1
\UART_RPI:BUART:rx_status_4\/main_1                 macrocell16     2937   6517  528980  RISE       1
\UART_RPI:BUART:rx_status_4\/q                      macrocell16     3350   9867  528980  RISE       1
\UART_RPI:BUART:sRX:RxSts\/status_4                 statusicell4    2319  12186  528980  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:sRX:RxSts\/clock                           statusicell4        0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:tx_state_1\/q
Path End       : \UART_RPI:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_RPI:BUART:sTX:TxShifter:u0\/clock
Path slack     : 529113p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -6010
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     535657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6543
-------------------------------------   ---- 
End-of-path arrival time (ps)           6543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:tx_state_1\/clock_0                        macrocell43         0      0  RISE       1

Data path
pin name                                     model name     delay     AT   slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_RPI:BUART:tx_state_1\/q                macrocell43     1250   1250  525796  RISE       1
\UART_RPI:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell4   5293   6543  529113  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:sTX:TxShifter:u0\/clock                    datapathcell4       0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:rx_state_0\/q
Path End       : \UART_RPI:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART_RPI:BUART:sRX:RxShifter:u0\/clock
Path slack     : 529714p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -6010
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     535657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5943
-------------------------------------   ---- 
End-of-path arrival time (ps)           5943
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:rx_state_0\/clock_0                        macrocell48         0      0  RISE       1

Data path
pin name                                     model name     delay     AT   slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_RPI:BUART:rx_state_0\/q                macrocell48     1250   1250  525256  RISE       1
\UART_RPI:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell6   4693   5943  529714  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:sRX:RxShifter:u0\/clock                    datapathcell6       0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_RPI:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_RPI:BUART:sTX:TxShifter:u0\/clock
Path slack     : 530162p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -6010
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     535657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5495
-------------------------------------   ---- 
End-of-path arrival time (ps)           5495
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell5       0      0  RISE       1

Data path
pin name                                         model name     delay     AT   slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_RPI:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  526872  RISE       1
\UART_RPI:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell4   5305   5495  530162  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:sTX:TxShifter:u0\/clock                    datapathcell4       0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_RPI:BUART:rx_state_0\/main_1
Capture Clock  : \UART_RPI:BUART:rx_state_0\/clock_0
Path slack     : 530889p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7268
-------------------------------------   ---- 
End-of-path arrival time (ps)           7268
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:tx_ctrl_mark_last\/clock_0                 macrocell47         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_RPI:BUART:tx_ctrl_mark_last\/q  macrocell47   1250   1250  523699  RISE       1
\UART_RPI:BUART:rx_state_0\/main_1    macrocell48   6018   7268  530889  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:rx_state_0\/clock_0                        macrocell48         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_RPI:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART_RPI:BUART:rx_load_fifo\/clock_0
Path slack     : 530889p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7268
-------------------------------------   ---- 
End-of-path arrival time (ps)           7268
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:tx_ctrl_mark_last\/clock_0                 macrocell47         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_RPI:BUART:tx_ctrl_mark_last\/q  macrocell47   1250   1250  523699  RISE       1
\UART_RPI:BUART:rx_load_fifo\/main_0  macrocell49   6018   7268  530889  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:rx_load_fifo\/clock_0                      macrocell49         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_RPI:BUART:rx_state_3\/main_0
Capture Clock  : \UART_RPI:BUART:rx_state_3\/clock_0
Path slack     : 530889p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7268
-------------------------------------   ---- 
End-of-path arrival time (ps)           7268
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:tx_ctrl_mark_last\/clock_0                 macrocell47         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_RPI:BUART:tx_ctrl_mark_last\/q  macrocell47   1250   1250  523699  RISE       1
\UART_RPI:BUART:rx_state_3\/main_0    macrocell50   6018   7268  530889  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:rx_state_3\/clock_0                        macrocell50         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_RPI:BUART:rx_status_3\/main_1
Capture Clock  : \UART_RPI:BUART:rx_status_3\/clock_0
Path slack     : 530889p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7268
-------------------------------------   ---- 
End-of-path arrival time (ps)           7268
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:tx_ctrl_mark_last\/clock_0                 macrocell47         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_RPI:BUART:tx_ctrl_mark_last\/q  macrocell47   1250   1250  523699  RISE       1
\UART_RPI:BUART:rx_status_3\/main_1   macrocell58   6018   7268  530889  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:rx_status_3\/clock_0                       macrocell58         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_RPI:BUART:txn\/main_3
Capture Clock  : \UART_RPI:BUART:txn\/clock_0
Path slack     : 530958p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7198
-------------------------------------   ---- 
End-of-path arrival time (ps)           7198
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:sTX:TxShifter:u0\/clock                    datapathcell4       0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_RPI:BUART:sTX:TxShifter:u0\/so_comb  datapathcell4   4370   4370  530958  RISE       1
\UART_RPI:BUART:txn\/main_3                macrocell42     2828   7198  530958  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:txn\/clock_0                               macrocell42         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN7_1/main_3
Capture Clock  : MODIN7_1/clock_0
Path slack     : 531011p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7146
-------------------------------------   ---- 
End-of-path arrival time (ps)           7146
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_RPI:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  526069  RISE       1
MODIN7_1/main_3                            macrocell55   5206   7146  531011  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN7_1/clock_0                                           macrocell55         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN7_0/main_3
Capture Clock  : MODIN7_0/clock_0
Path slack     : 531011p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7146
-------------------------------------   ---- 
End-of-path arrival time (ps)           7146
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_RPI:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  526069  RISE       1
MODIN7_0/main_3                            macrocell56   5206   7146  531011  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN7_0/clock_0                                           macrocell56         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_Debug:BUART:tx_state_2\/main_2
Capture Clock  : \UART_Debug:BUART:tx_state_2\/clock_0
Path slack     : 531059p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   541667
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7097
-------------------------------------   ---- 
End-of-path arrival time (ps)           7097
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell8       0      0  RISE       1

Data path
pin name                                           model name     delay     AT   slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_Debug:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell8    190    190  525238  RISE       1
\UART_Debug:BUART:tx_state_2\/main_2               macrocell64     6907   7097  531059  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_state_2\/clock_0                      macrocell64         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_Debug:BUART:tx_state_1\/main_2
Capture Clock  : \UART_Debug:BUART:tx_state_1\/clock_0
Path slack     : 531067p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   541667
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7090
-------------------------------------   ---- 
End-of-path arrival time (ps)           7090
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell8       0      0  RISE       1

Data path
pin name                                           model name     delay     AT   slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_Debug:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell8    190    190  525238  RISE       1
\UART_Debug:BUART:tx_state_1\/main_2               macrocell62     6900   7090  531067  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_state_1\/clock_0                      macrocell62         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_Debug:BUART:tx_state_0\/main_2
Capture Clock  : \UART_Debug:BUART:tx_state_0\/clock_0
Path slack     : 531067p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   541667
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7090
-------------------------------------   ---- 
End-of-path arrival time (ps)           7090
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell8       0      0  RISE       1

Data path
pin name                                           model name     delay     AT   slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_Debug:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell8    190    190  525238  RISE       1
\UART_Debug:BUART:tx_state_0\/main_2               macrocell63     6900   7090  531067  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_state_0\/clock_0                      macrocell63         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_Debug:BUART:tx_bitclk\/main_2
Capture Clock  : \UART_Debug:BUART:tx_bitclk\/clock_0
Path slack     : 531067p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   541667
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7090
-------------------------------------   ---- 
End-of-path arrival time (ps)           7090
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell8       0      0  RISE       1

Data path
pin name                                           model name     delay     AT   slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_Debug:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell8    190    190  525238  RISE       1
\UART_Debug:BUART:tx_bitclk\/main_2                macrocell65     6900   7090  531067  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_bitclk\/clock_0                       macrocell65         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_RPI:BUART:rx_state_2\/main_1
Capture Clock  : \UART_RPI:BUART:rx_state_2\/clock_0
Path slack     : 531217p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6940
-------------------------------------   ---- 
End-of-path arrival time (ps)           6940
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:tx_ctrl_mark_last\/clock_0                 macrocell47         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_RPI:BUART:tx_ctrl_mark_last\/q  macrocell47   1250   1250  523699  RISE       1
\UART_RPI:BUART:rx_state_2\/main_1    macrocell51   5690   6940  531217  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:rx_state_2\/clock_0                        macrocell51         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_RPI:BUART:rx_count7_bit8_wire\/main_0
Capture Clock  : \UART_RPI:BUART:rx_count7_bit8_wire\/clock_0
Path slack     : 531217p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6940
-------------------------------------   ---- 
End-of-path arrival time (ps)           6940
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:tx_ctrl_mark_last\/clock_0                 macrocell47         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_RPI:BUART:tx_ctrl_mark_last\/q         macrocell47   1250   1250  523699  RISE       1
\UART_RPI:BUART:rx_count7_bit8_wire\/main_0  macrocell52   5690   6940  531217  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:rx_count7_bit8_wire\/clock_0               macrocell52         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_RPI:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART_RPI:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 531217p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6940
-------------------------------------   ---- 
End-of-path arrival time (ps)           6940
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:tx_ctrl_mark_last\/clock_0                 macrocell47         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_RPI:BUART:tx_ctrl_mark_last\/q        macrocell47   1250   1250  523699  RISE       1
\UART_RPI:BUART:rx_state_stop1_reg\/main_0  macrocell54   5690   6940  531217  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:rx_state_stop1_reg\/clock_0                macrocell54         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:rx_state_3\/q
Path End       : \UART_RPI:BUART:rx_state_0\/main_4
Capture Clock  : \UART_RPI:BUART:rx_state_0\/clock_0
Path slack     : 531272p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6885
-------------------------------------   ---- 
End-of-path arrival time (ps)           6885
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:rx_state_3\/clock_0                        macrocell50         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\UART_RPI:BUART:rx_state_3\/q       macrocell50   1250   1250  524248  RISE       1
\UART_RPI:BUART:rx_state_0\/main_4  macrocell48   5635   6885  531272  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:rx_state_0\/clock_0                        macrocell48         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:rx_state_3\/q
Path End       : \UART_RPI:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART_RPI:BUART:rx_load_fifo\/clock_0
Path slack     : 531272p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6885
-------------------------------------   ---- 
End-of-path arrival time (ps)           6885
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:rx_state_3\/clock_0                        macrocell50         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_RPI:BUART:rx_state_3\/q         macrocell50   1250   1250  524248  RISE       1
\UART_RPI:BUART:rx_load_fifo\/main_3  macrocell49   5635   6885  531272  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:rx_load_fifo\/clock_0                      macrocell49         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:rx_state_3\/q
Path End       : \UART_RPI:BUART:rx_state_3\/main_3
Capture Clock  : \UART_RPI:BUART:rx_state_3\/clock_0
Path slack     : 531272p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6885
-------------------------------------   ---- 
End-of-path arrival time (ps)           6885
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:rx_state_3\/clock_0                        macrocell50         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\UART_RPI:BUART:rx_state_3\/q       macrocell50   1250   1250  524248  RISE       1
\UART_RPI:BUART:rx_state_3\/main_3  macrocell50   5635   6885  531272  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:rx_state_3\/clock_0                        macrocell50         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:rx_state_3\/q
Path End       : \UART_RPI:BUART:rx_status_3\/main_4
Capture Clock  : \UART_RPI:BUART:rx_status_3\/clock_0
Path slack     : 531272p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6885
-------------------------------------   ---- 
End-of-path arrival time (ps)           6885
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:rx_state_3\/clock_0                        macrocell50         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\UART_RPI:BUART:rx_state_3\/q        macrocell50   1250   1250  524248  RISE       1
\UART_RPI:BUART:rx_status_3\/main_4  macrocell58   5635   6885  531272  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:rx_status_3\/clock_0                       macrocell58         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:tx_state_0\/q
Path End       : \UART_Debug:BUART:tx_state_1\/main_1
Capture Clock  : \UART_Debug:BUART:tx_state_1\/clock_0
Path slack     : 531349p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   541667
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6808
-------------------------------------   ---- 
End-of-path arrival time (ps)           6808
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_state_0\/clock_0                      macrocell63         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_Debug:BUART:tx_state_0\/q       macrocell63   1250   1250  522111  RISE       1
\UART_Debug:BUART:tx_state_1\/main_1  macrocell62   5558   6808  531349  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_state_1\/clock_0                      macrocell62         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:tx_state_0\/q
Path End       : \UART_Debug:BUART:tx_state_0\/main_1
Capture Clock  : \UART_Debug:BUART:tx_state_0\/clock_0
Path slack     : 531349p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   541667
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6808
-------------------------------------   ---- 
End-of-path arrival time (ps)           6808
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_state_0\/clock_0                      macrocell63         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_Debug:BUART:tx_state_0\/q       macrocell63   1250   1250  522111  RISE       1
\UART_Debug:BUART:tx_state_0\/main_1  macrocell63   5558   6808  531349  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_state_0\/clock_0                      macrocell63         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:tx_state_0\/q
Path End       : \UART_Debug:BUART:tx_bitclk\/main_1
Capture Clock  : \UART_Debug:BUART:tx_bitclk\/clock_0
Path slack     : 531349p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   541667
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6808
-------------------------------------   ---- 
End-of-path arrival time (ps)           6808
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_state_0\/clock_0                      macrocell63         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\UART_Debug:BUART:tx_state_0\/q      macrocell63   1250   1250  522111  RISE       1
\UART_Debug:BUART:tx_bitclk\/main_1  macrocell65   5558   6808  531349  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_bitclk\/clock_0                       macrocell65         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:rx_bitclk_enable\/q
Path End       : \UART_RPI:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART_RPI:BUART:sRX:RxShifter:u0\/clock
Path slack     : 531457p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -6010
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     535657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4200
-------------------------------------   ---- 
End-of-path arrival time (ps)           4200
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:rx_bitclk_enable\/clock_0                  macrocell53         0      0  RISE       1

Data path
pin name                                     model name     delay     AT   slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_RPI:BUART:rx_bitclk_enable\/q          macrocell53     1250   1250  531457  RISE       1
\UART_RPI:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell6   2950   4200  531457  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:sRX:RxShifter:u0\/clock                    datapathcell6       0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_RPI:BUART:tx_state_0\/main_3
Capture Clock  : \UART_RPI:BUART:tx_state_0\/clock_0
Path slack     : 531501p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6655
-------------------------------------   ---- 
End-of-path arrival time (ps)           6655
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:sTX:TxShifter:u0\/clock                    datapathcell4       0      0  RISE       1

Data path
pin name                                            model name     delay     AT   slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_RPI:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell4   3580   3580  528027  RISE       1
\UART_RPI:BUART:tx_state_0\/main_3                  macrocell44     3075   6655  531501  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:tx_state_0\/clock_0                        macrocell44         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:tx_state_0\/q
Path End       : \UART_RPI:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_RPI:BUART:sTX:TxShifter:u0\/clock
Path slack     : 531555p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -6010
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     535657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4102
-------------------------------------   ---- 
End-of-path arrival time (ps)           4102
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:tx_state_0\/clock_0                        macrocell44         0      0  RISE       1

Data path
pin name                                     model name     delay     AT   slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_RPI:BUART:tx_state_0\/q                macrocell44     1250   1250  524653  RISE       1
\UART_RPI:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell4   2852   4102  531555  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:sTX:TxShifter:u0\/clock                    datapathcell4       0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:tx_state_1\/q
Path End       : \UART_Debug:BUART:txn\/main_1
Capture Clock  : \UART_Debug:BUART:txn\/clock_0
Path slack     : 531588p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   541667
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6568
-------------------------------------   ---- 
End-of-path arrival time (ps)           6568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_state_1\/clock_0                      macrocell62         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\UART_Debug:BUART:tx_state_1\/q  macrocell62   1250   1250  523217  RISE       1
\UART_Debug:BUART:txn\/main_1    macrocell61   5318   6568  531588  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:txn\/clock_0                             macrocell61         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:rx_state_3\/q
Path End       : \UART_RPI:BUART:rx_state_2\/main_4
Capture Clock  : \UART_RPI:BUART:rx_state_2\/clock_0
Path slack     : 531766p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6391
-------------------------------------   ---- 
End-of-path arrival time (ps)           6391
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:rx_state_3\/clock_0                        macrocell50         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\UART_RPI:BUART:rx_state_3\/q       macrocell50   1250   1250  524248  RISE       1
\UART_RPI:BUART:rx_state_2\/main_4  macrocell51   5141   6391  531766  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:rx_state_2\/clock_0                        macrocell51         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:rx_state_3\/q
Path End       : \UART_RPI:BUART:rx_count7_bit8_wire\/main_2
Capture Clock  : \UART_RPI:BUART:rx_count7_bit8_wire\/clock_0
Path slack     : 531766p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6391
-------------------------------------   ---- 
End-of-path arrival time (ps)           6391
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:rx_state_3\/clock_0                        macrocell50         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_RPI:BUART:rx_state_3\/q                macrocell50   1250   1250  524248  RISE       1
\UART_RPI:BUART:rx_count7_bit8_wire\/main_2  macrocell52   5141   6391  531766  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:rx_count7_bit8_wire\/clock_0               macrocell52         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:rx_state_3\/q
Path End       : \UART_RPI:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART_RPI:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 531766p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6391
-------------------------------------   ---- 
End-of-path arrival time (ps)           6391
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:rx_state_3\/clock_0                        macrocell50         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_RPI:BUART:rx_state_3\/q               macrocell50   1250   1250  524248  RISE       1
\UART_RPI:BUART:rx_state_stop1_reg\/main_2  macrocell54   5141   6391  531766  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:rx_state_stop1_reg\/clock_0                macrocell54         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:rx_count7_bit8_wire\/q
Path End       : MODIN7_1/main_4
Capture Clock  : MODIN7_1/clock_0
Path slack     : 531910p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6247
-------------------------------------   ---- 
End-of-path arrival time (ps)           6247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:rx_count7_bit8_wire\/clock_0               macrocell52         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_RPI:BUART:rx_count7_bit8_wire\/q  macrocell52   1250   1250  526558  RISE       1
MODIN7_1/main_4                         macrocell55   4997   6247  531910  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN7_1/clock_0                                           macrocell55         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:rx_count7_bit8_wire\/q
Path End       : MODIN7_0/main_5
Capture Clock  : MODIN7_0/clock_0
Path slack     : 531910p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6247
-------------------------------------   ---- 
End-of-path arrival time (ps)           6247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:rx_count7_bit8_wire\/clock_0               macrocell52         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_RPI:BUART:rx_count7_bit8_wire\/q  macrocell52   1250   1250  526558  RISE       1
MODIN7_0/main_5                         macrocell56   4997   6247  531910  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN7_0/clock_0                                           macrocell56         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:sRX:RxBitCounter\/count_0
Path End       : MODIN7_0/main_4
Capture Clock  : MODIN7_0/clock_0
Path slack     : 532037p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6120
-------------------------------------   ---- 
End-of-path arrival time (ps)           6120
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_RPI:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  526688  RISE       1
MODIN7_0/main_4                            macrocell56   4180   6120  532037  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN7_0/clock_0                                           macrocell56         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:sRX:RxBitCounter\/count_3
Path End       : MODIN7_1/main_1
Capture Clock  : MODIN7_1/clock_0
Path slack     : 532047p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6110
-------------------------------------   ---- 
End-of-path arrival time (ps)           6110
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_RPI:BUART:sRX:RxBitCounter\/count_3  count7cell    1940   1940  526697  RISE       1
MODIN7_1/main_1                            macrocell55   4170   6110  532047  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN7_1/clock_0                                           macrocell55         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:sRX:RxBitCounter\/count_3
Path End       : MODIN7_0/main_1
Capture Clock  : MODIN7_0/clock_0
Path slack     : 532047p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6110
-------------------------------------   ---- 
End-of-path arrival time (ps)           6110
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_RPI:BUART:sRX:RxBitCounter\/count_3  count7cell    1940   1940  526697  RISE       1
MODIN7_0/main_1                            macrocell56   4170   6110  532047  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN7_0/clock_0                                           macrocell56         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN7_1/main_2
Capture Clock  : MODIN7_1/clock_0
Path slack     : 532051p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6105
-------------------------------------   ---- 
End-of-path arrival time (ps)           6105
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_RPI:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  526701  RISE       1
MODIN7_1/main_2                            macrocell55   4165   6105  532051  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN7_1/clock_0                                           macrocell55         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN7_0/main_2
Capture Clock  : MODIN7_0/clock_0
Path slack     : 532051p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6105
-------------------------------------   ---- 
End-of-path arrival time (ps)           6105
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_RPI:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  526701  RISE       1
MODIN7_0/main_2                            macrocell56   4165   6105  532051  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN7_0/clock_0                                           macrocell56         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN7_1/q
Path End       : \UART_RPI:BUART:rx_state_0\/main_7
Capture Clock  : \UART_RPI:BUART:rx_state_0\/clock_0
Path slack     : 532070p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6086
-------------------------------------   ---- 
End-of-path arrival time (ps)           6086
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN7_1/clock_0                                           macrocell55         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
MODIN7_1/q                          macrocell55   1250   1250  526351  RISE       1
\UART_RPI:BUART:rx_state_0\/main_7  macrocell48   4836   6086  532070  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:rx_state_0\/clock_0                        macrocell48         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN7_1/q
Path End       : \UART_RPI:BUART:rx_status_3\/main_6
Capture Clock  : \UART_RPI:BUART:rx_status_3\/clock_0
Path slack     : 532070p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6086
-------------------------------------   ---- 
End-of-path arrival time (ps)           6086
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN7_1/clock_0                                           macrocell55         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
MODIN7_1/q                           macrocell55   1250   1250  526351  RISE       1
\UART_RPI:BUART:rx_status_3\/main_6  macrocell58   4836   6086  532070  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:rx_status_3\/clock_0                       macrocell58         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN7_0/q
Path End       : \UART_RPI:BUART:rx_state_0\/main_8
Capture Clock  : \UART_RPI:BUART:rx_state_0\/clock_0
Path slack     : 532071p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6086
-------------------------------------   ---- 
End-of-path arrival time (ps)           6086
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN7_0/clock_0                                           macrocell56         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
MODIN7_0/q                          macrocell56   1250   1250  526406  RISE       1
\UART_RPI:BUART:rx_state_0\/main_8  macrocell48   4836   6086  532071  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:rx_state_0\/clock_0                        macrocell48         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN7_0/q
Path End       : \UART_RPI:BUART:rx_status_3\/main_7
Capture Clock  : \UART_RPI:BUART:rx_status_3\/clock_0
Path slack     : 532071p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6086
-------------------------------------   ---- 
End-of-path arrival time (ps)           6086
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN7_0/clock_0                                           macrocell56         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
MODIN7_0/q                           macrocell56   1250   1250  526406  RISE       1
\UART_RPI:BUART:rx_status_3\/main_7  macrocell58   4836   6086  532071  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:rx_status_3\/clock_0                       macrocell58         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:tx_bitclk\/q
Path End       : \UART_RPI:BUART:txn\/main_6
Capture Clock  : \UART_RPI:BUART:txn\/clock_0
Path slack     : 532262p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5894
-------------------------------------   ---- 
End-of-path arrival time (ps)           5894
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:tx_bitclk\/clock_0                         macrocell46         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\UART_RPI:BUART:tx_bitclk\/q  macrocell46   1250   1250  532262  RISE       1
\UART_RPI:BUART:txn\/main_6   macrocell42   4644   5894  532262  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:txn\/clock_0                               macrocell42         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:tx_bitclk\/q
Path End       : \UART_RPI:BUART:tx_state_1\/main_5
Capture Clock  : \UART_RPI:BUART:tx_state_1\/clock_0
Path slack     : 532262p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5894
-------------------------------------   ---- 
End-of-path arrival time (ps)           5894
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:tx_bitclk\/clock_0                         macrocell46         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\UART_RPI:BUART:tx_bitclk\/q        macrocell46   1250   1250  532262  RISE       1
\UART_RPI:BUART:tx_state_1\/main_5  macrocell43   4644   5894  532262  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:tx_state_1\/clock_0                        macrocell43         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:tx_state_1\/q
Path End       : \UART_RPI:BUART:tx_state_0\/main_0
Capture Clock  : \UART_RPI:BUART:tx_state_0\/clock_0
Path slack     : 532570p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5587
-------------------------------------   ---- 
End-of-path arrival time (ps)           5587
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:tx_state_1\/clock_0                        macrocell43         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\UART_RPI:BUART:tx_state_1\/q       macrocell43   1250   1250  525796  RISE       1
\UART_RPI:BUART:tx_state_0\/main_0  macrocell44   4337   5587  532570  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:tx_state_0\/clock_0                        macrocell44         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:tx_state_1\/q
Path End       : \UART_RPI:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_RPI:BUART:tx_bitclk\/clock_0
Path slack     : 532570p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5587
-------------------------------------   ---- 
End-of-path arrival time (ps)           5587
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:tx_state_1\/clock_0                        macrocell43         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\UART_RPI:BUART:tx_state_1\/q      macrocell43   1250   1250  525796  RISE       1
\UART_RPI:BUART:tx_bitclk\/main_0  macrocell46   4337   5587  532570  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:tx_bitclk\/clock_0                         macrocell46         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:rx_load_fifo\/q
Path End       : \UART_RPI:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART_RPI:BUART:sRX:RxShifter:u0\/clock
Path slack     : 532748p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -3130
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     538537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5789
-------------------------------------   ---- 
End-of-path arrival time (ps)           5789
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:rx_load_fifo\/clock_0                      macrocell49         0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_RPI:BUART:rx_load_fifo\/q            macrocell49     1250   1250  531054  RISE       1
\UART_RPI:BUART:sRX:RxShifter:u0\/f0_load  datapathcell6   4539   5789  532748  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:sRX:RxShifter:u0\/clock                    datapathcell6       0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:rx_state_0\/q
Path End       : \UART_RPI:BUART:rx_state_2\/main_2
Capture Clock  : \UART_RPI:BUART:rx_state_2\/clock_0
Path slack     : 532774p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5383
-------------------------------------   ---- 
End-of-path arrival time (ps)           5383
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:rx_state_0\/clock_0                        macrocell48         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\UART_RPI:BUART:rx_state_0\/q       macrocell48   1250   1250  525256  RISE       1
\UART_RPI:BUART:rx_state_2\/main_2  macrocell51   4133   5383  532774  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:rx_state_2\/clock_0                        macrocell51         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:rx_state_0\/q
Path End       : \UART_RPI:BUART:rx_count7_bit8_wire\/main_1
Capture Clock  : \UART_RPI:BUART:rx_count7_bit8_wire\/clock_0
Path slack     : 532774p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5383
-------------------------------------   ---- 
End-of-path arrival time (ps)           5383
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:rx_state_0\/clock_0                        macrocell48         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_RPI:BUART:rx_state_0\/q                macrocell48   1250   1250  525256  RISE       1
\UART_RPI:BUART:rx_count7_bit8_wire\/main_1  macrocell52   4133   5383  532774  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:rx_count7_bit8_wire\/clock_0               macrocell52         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:rx_state_0\/q
Path End       : \UART_RPI:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART_RPI:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 532774p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5383
-------------------------------------   ---- 
End-of-path arrival time (ps)           5383
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:rx_state_0\/clock_0                        macrocell48         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_RPI:BUART:rx_state_0\/q               macrocell48   1250   1250  525256  RISE       1
\UART_RPI:BUART:rx_state_stop1_reg\/main_1  macrocell54   4133   5383  532774  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:rx_state_stop1_reg\/clock_0                macrocell54         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:tx_bitclk\/q
Path End       : \UART_RPI:BUART:tx_state_2\/main_5
Capture Clock  : \UART_RPI:BUART:tx_state_2\/clock_0
Path slack     : 532825p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5331
-------------------------------------   ---- 
End-of-path arrival time (ps)           5331
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:tx_bitclk\/clock_0                         macrocell46         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\UART_RPI:BUART:tx_bitclk\/q        macrocell46   1250   1250  532262  RISE       1
\UART_RPI:BUART:tx_state_2\/main_5  macrocell45   4081   5331  532825  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:tx_state_2\/clock_0                        macrocell45         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:rx_count7_bit8_wire\/q
Path End       : \UART_RPI:BUART:rx_state_0\/main_6
Capture Clock  : \UART_RPI:BUART:rx_state_0\/clock_0
Path slack     : 532844p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5313
-------------------------------------   ---- 
End-of-path arrival time (ps)           5313
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:rx_count7_bit8_wire\/clock_0               macrocell52         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_RPI:BUART:rx_count7_bit8_wire\/q  macrocell52   1250   1250  526558  RISE       1
\UART_RPI:BUART:rx_state_0\/main_6      macrocell48   4063   5313  532844  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:rx_state_0\/clock_0                        macrocell48         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:rx_count7_bit8_wire\/q
Path End       : \UART_RPI:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART_RPI:BUART:rx_load_fifo\/clock_0
Path slack     : 532844p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5313
-------------------------------------   ---- 
End-of-path arrival time (ps)           5313
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:rx_count7_bit8_wire\/clock_0               macrocell52         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_RPI:BUART:rx_count7_bit8_wire\/q  macrocell52   1250   1250  526558  RISE       1
\UART_RPI:BUART:rx_load_fifo\/main_5    macrocell49   4063   5313  532844  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:rx_load_fifo\/clock_0                      macrocell49         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:rx_count7_bit8_wire\/q
Path End       : \UART_RPI:BUART:rx_state_3\/main_5
Capture Clock  : \UART_RPI:BUART:rx_state_3\/clock_0
Path slack     : 532844p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5313
-------------------------------------   ---- 
End-of-path arrival time (ps)           5313
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:rx_count7_bit8_wire\/clock_0               macrocell52         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_RPI:BUART:rx_count7_bit8_wire\/q  macrocell52   1250   1250  526558  RISE       1
\UART_RPI:BUART:rx_state_3\/main_5      macrocell50   4063   5313  532844  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:rx_state_3\/clock_0                        macrocell50         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:tx_state_0\/q
Path End       : \UART_RPI:BUART:tx_state_2\/main_1
Capture Clock  : \UART_RPI:BUART:tx_state_2\/clock_0
Path slack     : 532979p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5177
-------------------------------------   ---- 
End-of-path arrival time (ps)           5177
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:tx_state_0\/clock_0                        macrocell44         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\UART_RPI:BUART:tx_state_0\/q       macrocell44   1250   1250  524653  RISE       1
\UART_RPI:BUART:tx_state_2\/main_1  macrocell45   3927   5177  532979  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:tx_state_2\/clock_0                        macrocell45         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:tx_state_0\/q
Path End       : \UART_RPI:BUART:txn\/main_2
Capture Clock  : \UART_RPI:BUART:txn\/clock_0
Path slack     : 532992p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5165
-------------------------------------   ---- 
End-of-path arrival time (ps)           5165
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:tx_state_0\/clock_0                        macrocell44         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\UART_RPI:BUART:tx_state_0\/q  macrocell44   1250   1250  524653  RISE       1
\UART_RPI:BUART:txn\/main_2    macrocell42   3915   5165  532992  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:txn\/clock_0                               macrocell42         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:tx_state_0\/q
Path End       : \UART_RPI:BUART:tx_state_1\/main_1
Capture Clock  : \UART_RPI:BUART:tx_state_1\/clock_0
Path slack     : 532992p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5165
-------------------------------------   ---- 
End-of-path arrival time (ps)           5165
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:tx_state_0\/clock_0                        macrocell44         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\UART_RPI:BUART:tx_state_0\/q       macrocell44   1250   1250  524653  RISE       1
\UART_RPI:BUART:tx_state_1\/main_1  macrocell43   3915   5165  532992  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:tx_state_1\/clock_0                        macrocell43         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_RPI:BUART:rx_state_0\/main_10
Capture Clock  : \UART_RPI:BUART:rx_state_0\/clock_0
Path slack     : 532993p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5164
-------------------------------------   ---- 
End-of-path arrival time (ps)           5164
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_RPI:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  532993  RISE       1
\UART_RPI:BUART:rx_state_0\/main_10        macrocell48   3224   5164  532993  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:rx_state_0\/clock_0                        macrocell48         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_RPI:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART_RPI:BUART:rx_load_fifo\/clock_0
Path slack     : 532993p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5164
-------------------------------------   ---- 
End-of-path arrival time (ps)           5164
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_RPI:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  532993  RISE       1
\UART_RPI:BUART:rx_load_fifo\/main_7       macrocell49   3224   5164  532993  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:rx_load_fifo\/clock_0                      macrocell49         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_RPI:BUART:rx_state_3\/main_7
Capture Clock  : \UART_RPI:BUART:rx_state_3\/clock_0
Path slack     : 532993p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5164
-------------------------------------   ---- 
End-of-path arrival time (ps)           5164
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_RPI:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  532993  RISE       1
\UART_RPI:BUART:rx_state_3\/main_7         macrocell50   3224   5164  532993  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:rx_state_3\/clock_0                        macrocell50         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_RPI:BUART:rx_state_0\/main_9
Capture Clock  : \UART_RPI:BUART:rx_state_0\/clock_0
Path slack     : 532995p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5161
-------------------------------------   ---- 
End-of-path arrival time (ps)           5161
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_RPI:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  532995  RISE       1
\UART_RPI:BUART:rx_state_0\/main_9         macrocell48   3221   5161  532995  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:rx_state_0\/clock_0                        macrocell48         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_RPI:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART_RPI:BUART:rx_load_fifo\/clock_0
Path slack     : 532995p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5161
-------------------------------------   ---- 
End-of-path arrival time (ps)           5161
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_RPI:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  532995  RISE       1
\UART_RPI:BUART:rx_load_fifo\/main_6       macrocell49   3221   5161  532995  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:rx_load_fifo\/clock_0                      macrocell49         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_RPI:BUART:rx_state_3\/main_6
Capture Clock  : \UART_RPI:BUART:rx_state_3\/clock_0
Path slack     : 532995p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5161
-------------------------------------   ---- 
End-of-path arrival time (ps)           5161
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_RPI:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  532995  RISE       1
\UART_RPI:BUART:rx_state_3\/main_6         macrocell50   3221   5161  532995  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:rx_state_3\/clock_0                        macrocell50         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:tx_state_2\/q
Path End       : \UART_RPI:BUART:tx_state_0\/main_4
Capture Clock  : \UART_RPI:BUART:tx_state_0\/clock_0
Path slack     : 533097p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5060
-------------------------------------   ---- 
End-of-path arrival time (ps)           5060
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:tx_state_2\/clock_0                        macrocell45         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\UART_RPI:BUART:tx_state_2\/q       macrocell45   1250   1250  525652  RISE       1
\UART_RPI:BUART:tx_state_0\/main_4  macrocell44   3810   5060  533097  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:tx_state_0\/clock_0                        macrocell44         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:tx_state_2\/q
Path End       : \UART_RPI:BUART:tx_bitclk\/main_3
Capture Clock  : \UART_RPI:BUART:tx_bitclk\/clock_0
Path slack     : 533097p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5060
-------------------------------------   ---- 
End-of-path arrival time (ps)           5060
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:tx_state_2\/clock_0                        macrocell45         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\UART_RPI:BUART:tx_state_2\/q      macrocell45   1250   1250  525652  RISE       1
\UART_RPI:BUART:tx_bitclk\/main_3  macrocell46   3810   5060  533097  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:tx_bitclk\/clock_0                         macrocell46         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:rx_bitclk_enable\/q
Path End       : \UART_RPI:BUART:rx_state_0\/main_3
Capture Clock  : \UART_RPI:BUART:rx_state_0\/clock_0
Path slack     : 533358p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4798
-------------------------------------   ---- 
End-of-path arrival time (ps)           4798
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:rx_bitclk_enable\/clock_0                  macrocell53         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\UART_RPI:BUART:rx_bitclk_enable\/q  macrocell53   1250   1250  531457  RISE       1
\UART_RPI:BUART:rx_state_0\/main_3   macrocell48   3548   4798  533358  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:rx_state_0\/clock_0                        macrocell48         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:rx_bitclk_enable\/q
Path End       : \UART_RPI:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART_RPI:BUART:rx_load_fifo\/clock_0
Path slack     : 533358p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4798
-------------------------------------   ---- 
End-of-path arrival time (ps)           4798
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:rx_bitclk_enable\/clock_0                  macrocell53         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_RPI:BUART:rx_bitclk_enable\/q   macrocell53   1250   1250  531457  RISE       1
\UART_RPI:BUART:rx_load_fifo\/main_2  macrocell49   3548   4798  533358  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:rx_load_fifo\/clock_0                      macrocell49         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:rx_bitclk_enable\/q
Path End       : \UART_RPI:BUART:rx_state_3\/main_2
Capture Clock  : \UART_RPI:BUART:rx_state_3\/clock_0
Path slack     : 533358p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4798
-------------------------------------   ---- 
End-of-path arrival time (ps)           4798
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:rx_bitclk_enable\/clock_0                  macrocell53         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\UART_RPI:BUART:rx_bitclk_enable\/q  macrocell53   1250   1250  531457  RISE       1
\UART_RPI:BUART:rx_state_3\/main_2   macrocell50   3548   4798  533358  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:rx_state_3\/clock_0                        macrocell50         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:rx_bitclk_enable\/q
Path End       : \UART_RPI:BUART:rx_status_3\/main_3
Capture Clock  : \UART_RPI:BUART:rx_status_3\/clock_0
Path slack     : 533358p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4798
-------------------------------------   ---- 
End-of-path arrival time (ps)           4798
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:rx_bitclk_enable\/clock_0                  macrocell53         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\UART_RPI:BUART:rx_bitclk_enable\/q  macrocell53   1250   1250  531457  RISE       1
\UART_RPI:BUART:rx_status_3\/main_3  macrocell58   3548   4798  533358  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:rx_status_3\/clock_0                       macrocell58         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:tx_bitclk\/q
Path End       : \UART_Debug:BUART:txn\/main_6
Capture Clock  : \UART_Debug:BUART:txn\/clock_0
Path slack     : 533399p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   541667
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4758
-------------------------------------   ---- 
End-of-path arrival time (ps)           4758
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_bitclk\/clock_0                       macrocell65         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\UART_Debug:BUART:tx_bitclk\/q  macrocell65   1250   1250  533399  RISE       1
\UART_Debug:BUART:txn\/main_6   macrocell61   3508   4758  533399  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:txn\/clock_0                             macrocell61         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:txn\/q
Path End       : \UART_Debug:BUART:txn\/main_0
Capture Clock  : \UART_Debug:BUART:txn\/clock_0
Path slack     : 533405p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   541667
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4751
-------------------------------------   ---- 
End-of-path arrival time (ps)           4751
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:txn\/clock_0                             macrocell61         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\UART_Debug:BUART:txn\/q       macrocell61   1250   1250  533405  RISE       1
\UART_Debug:BUART:txn\/main_0  macrocell61   3501   4751  533405  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:txn\/clock_0                             macrocell61         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_RPI:BUART:tx_state_0\/main_2
Capture Clock  : \UART_RPI:BUART:tx_state_0\/clock_0
Path slack     : 533622p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4534
-------------------------------------   ---- 
End-of-path arrival time (ps)           4534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell5       0      0  RISE       1

Data path
pin name                                         model name     delay     AT   slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_RPI:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  526872  RISE       1
\UART_RPI:BUART:tx_state_0\/main_2               macrocell44     4344   4534  533622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:tx_state_0\/clock_0                        macrocell44         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_RPI:BUART:tx_bitclk\/main_2
Capture Clock  : \UART_RPI:BUART:tx_bitclk\/clock_0
Path slack     : 533622p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4534
-------------------------------------   ---- 
End-of-path arrival time (ps)           4534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell5       0      0  RISE       1

Data path
pin name                                         model name     delay     AT   slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_RPI:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  526872  RISE       1
\UART_RPI:BUART:tx_bitclk\/main_2                macrocell46     4344   4534  533622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:tx_bitclk\/clock_0                         macrocell46         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:rx_state_2\/q
Path End       : \UART_RPI:BUART:rx_state_0\/main_5
Capture Clock  : \UART_RPI:BUART:rx_state_0\/clock_0
Path slack     : 533693p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4464
-------------------------------------   ---- 
End-of-path arrival time (ps)           4464
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:rx_state_2\/clock_0                        macrocell51         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\UART_RPI:BUART:rx_state_2\/q       macrocell51   1250   1250  527087  RISE       1
\UART_RPI:BUART:rx_state_0\/main_5  macrocell48   3214   4464  533693  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:rx_state_0\/clock_0                        macrocell48         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:rx_state_2\/q
Path End       : \UART_RPI:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART_RPI:BUART:rx_load_fifo\/clock_0
Path slack     : 533693p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4464
-------------------------------------   ---- 
End-of-path arrival time (ps)           4464
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:rx_state_2\/clock_0                        macrocell51         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_RPI:BUART:rx_state_2\/q         macrocell51   1250   1250  527087  RISE       1
\UART_RPI:BUART:rx_load_fifo\/main_4  macrocell49   3214   4464  533693  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:rx_load_fifo\/clock_0                      macrocell49         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:rx_state_2\/q
Path End       : \UART_RPI:BUART:rx_state_3\/main_4
Capture Clock  : \UART_RPI:BUART:rx_state_3\/clock_0
Path slack     : 533693p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4464
-------------------------------------   ---- 
End-of-path arrival time (ps)           4464
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:rx_state_2\/clock_0                        macrocell51         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\UART_RPI:BUART:rx_state_2\/q       macrocell51   1250   1250  527087  RISE       1
\UART_RPI:BUART:rx_state_3\/main_4  macrocell50   3214   4464  533693  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:rx_state_3\/clock_0                        macrocell50         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:rx_state_2\/q
Path End       : \UART_RPI:BUART:rx_status_3\/main_5
Capture Clock  : \UART_RPI:BUART:rx_status_3\/clock_0
Path slack     : 533693p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4464
-------------------------------------   ---- 
End-of-path arrival time (ps)           4464
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:rx_state_2\/clock_0                        macrocell51         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\UART_RPI:BUART:rx_state_2\/q        macrocell51   1250   1250  527087  RISE       1
\UART_RPI:BUART:rx_status_3\/main_5  macrocell58   3214   4464  533693  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:rx_status_3\/clock_0                       macrocell58         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:rx_count7_bit8_wire\/q
Path End       : \UART_RPI:BUART:rx_bitclk_enable\/main_4
Capture Clock  : \UART_RPI:BUART:rx_bitclk_enable\/clock_0
Path slack     : 533793p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4364
-------------------------------------   ---- 
End-of-path arrival time (ps)           4364
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:rx_count7_bit8_wire\/clock_0               macrocell52         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_RPI:BUART:rx_count7_bit8_wire\/q    macrocell52   1250   1250  526558  RISE       1
\UART_RPI:BUART:rx_bitclk_enable\/main_4  macrocell53   3114   4364  533793  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:rx_bitclk_enable\/clock_0                  macrocell53         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:sRX:RxBitCounter\/tc
Path End       : \UART_RPI:BUART:rx_count7_bit8_wire\/main_4
Capture Clock  : \UART_RPI:BUART:rx_count7_bit8_wire\/clock_0
Path slack     : 533806p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4351
-------------------------------------   ---- 
End-of-path arrival time (ps)           4351
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_RPI:BUART:sRX:RxBitCounter\/tc         count7cell    2050   2050  533806  RISE       1
\UART_RPI:BUART:rx_count7_bit8_wire\/main_4  macrocell52   2301   4351  533806  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:rx_count7_bit8_wire\/clock_0               macrocell52         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:rx_count7_bit8_wire\/q
Path End       : \UART_RPI:BUART:rx_state_2\/main_6
Capture Clock  : \UART_RPI:BUART:rx_state_2\/clock_0
Path slack     : 533811p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4346
-------------------------------------   ---- 
End-of-path arrival time (ps)           4346
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:rx_count7_bit8_wire\/clock_0               macrocell52         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_RPI:BUART:rx_count7_bit8_wire\/q  macrocell52   1250   1250  526558  RISE       1
\UART_RPI:BUART:rx_state_2\/main_6      macrocell51   3096   4346  533811  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:rx_state_2\/clock_0                        macrocell51         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:rx_count7_bit8_wire\/q
Path End       : \UART_RPI:BUART:rx_count7_bit8_wire\/main_5
Capture Clock  : \UART_RPI:BUART:rx_count7_bit8_wire\/clock_0
Path slack     : 533811p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4346
-------------------------------------   ---- 
End-of-path arrival time (ps)           4346
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:rx_count7_bit8_wire\/clock_0               macrocell52         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_RPI:BUART:rx_count7_bit8_wire\/q       macrocell52   1250   1250  526558  RISE       1
\UART_RPI:BUART:rx_count7_bit8_wire\/main_5  macrocell52   3096   4346  533811  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:rx_count7_bit8_wire\/clock_0               macrocell52         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART_RPI:BUART:rx_bitclk_enable\/main_3
Capture Clock  : \UART_RPI:BUART:rx_bitclk_enable\/clock_0
Path slack     : 533892p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4265
-------------------------------------   ---- 
End-of-path arrival time (ps)           4265
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_RPI:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  526688  RISE       1
\UART_RPI:BUART:rx_bitclk_enable\/main_3   macrocell53   2325   4265  533892  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:rx_bitclk_enable\/clock_0                  macrocell53         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:sRX:RxBitCounter\/count_3
Path End       : \UART_RPI:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART_RPI:BUART:rx_bitclk_enable\/clock_0
Path slack     : 533898p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4258
-------------------------------------   ---- 
End-of-path arrival time (ps)           4258
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_RPI:BUART:sRX:RxBitCounter\/count_3  count7cell    1940   1940  526697  RISE       1
\UART_RPI:BUART:rx_bitclk_enable\/main_0   macrocell53   2318   4258  533898  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:rx_bitclk_enable\/clock_0                  macrocell53         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_RPI:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART_RPI:BUART:rx_bitclk_enable\/clock_0
Path slack     : 533902p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4255
-------------------------------------   ---- 
End-of-path arrival time (ps)           4255
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_RPI:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  526701  RISE       1
\UART_RPI:BUART:rx_bitclk_enable\/main_1   macrocell53   2315   4255  533902  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:rx_bitclk_enable\/clock_0                  macrocell53         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_RPI:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART_RPI:BUART:rx_bitclk_enable\/clock_0
Path slack     : 533906p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4251
-------------------------------------   ---- 
End-of-path arrival time (ps)           4251
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_RPI:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  526069  RISE       1
\UART_RPI:BUART:rx_bitclk_enable\/main_2   macrocell53   2311   4251  533906  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:rx_bitclk_enable\/clock_0                  macrocell53         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_RPI:BUART:rx_state_2\/main_9
Capture Clock  : \UART_RPI:BUART:rx_state_2\/clock_0
Path slack     : 533912p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4245
-------------------------------------   ---- 
End-of-path arrival time (ps)           4245
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_RPI:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  532993  RISE       1
\UART_RPI:BUART:rx_state_2\/main_9         macrocell51   2305   4245  533912  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:rx_state_2\/clock_0                        macrocell51         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_RPI:BUART:rx_state_2\/main_8
Capture Clock  : \UART_RPI:BUART:rx_state_2\/clock_0
Path slack     : 533914p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4243
-------------------------------------   ---- 
End-of-path arrival time (ps)           4243
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_RPI:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  532995  RISE       1
\UART_RPI:BUART:rx_state_2\/main_8         macrocell51   2303   4243  533914  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:rx_state_2\/clock_0                        macrocell51         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:rx_bitclk_enable\/q
Path End       : \UART_RPI:BUART:rx_state_2\/main_3
Capture Clock  : \UART_RPI:BUART:rx_state_2\/clock_0
Path slack     : 533968p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4189
-------------------------------------   ---- 
End-of-path arrival time (ps)           4189
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:rx_bitclk_enable\/clock_0                  macrocell53         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\UART_RPI:BUART:rx_bitclk_enable\/q  macrocell53   1250   1250  531457  RISE       1
\UART_RPI:BUART:rx_state_2\/main_3   macrocell51   2939   4189  533968  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:rx_state_2\/clock_0                        macrocell51         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:tx_state_2\/q
Path End       : \UART_RPI:BUART:tx_state_2\/main_3
Capture Clock  : \UART_RPI:BUART:tx_state_2\/clock_0
Path slack     : 533978p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4179
-------------------------------------   ---- 
End-of-path arrival time (ps)           4179
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:tx_state_2\/clock_0                        macrocell45         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\UART_RPI:BUART:tx_state_2\/q       macrocell45   1250   1250  525652  RISE       1
\UART_RPI:BUART:tx_state_2\/main_3  macrocell45   2929   4179  533978  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:tx_state_2\/clock_0                        macrocell45         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:tx_state_2\/q
Path End       : \UART_RPI:BUART:txn\/main_4
Capture Clock  : \UART_RPI:BUART:txn\/clock_0
Path slack     : 533978p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4178
-------------------------------------   ---- 
End-of-path arrival time (ps)           4178
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:tx_state_2\/clock_0                        macrocell45         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\UART_RPI:BUART:tx_state_2\/q  macrocell45   1250   1250  525652  RISE       1
\UART_RPI:BUART:txn\/main_4    macrocell42   2928   4178  533978  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:txn\/clock_0                               macrocell42         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:tx_state_2\/q
Path End       : \UART_RPI:BUART:tx_state_1\/main_3
Capture Clock  : \UART_RPI:BUART:tx_state_1\/clock_0
Path slack     : 533978p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4178
-------------------------------------   ---- 
End-of-path arrival time (ps)           4178
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:tx_state_2\/clock_0                        macrocell45         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\UART_RPI:BUART:tx_state_2\/q       macrocell45   1250   1250  525652  RISE       1
\UART_RPI:BUART:tx_state_1\/main_3  macrocell43   2928   4178  533978  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:tx_state_1\/clock_0                        macrocell43         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:tx_state_0\/q
Path End       : \UART_RPI:BUART:tx_state_0\/main_1
Capture Clock  : \UART_RPI:BUART:tx_state_0\/clock_0
Path slack     : 534062p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4095
-------------------------------------   ---- 
End-of-path arrival time (ps)           4095
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:tx_state_0\/clock_0                        macrocell44         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\UART_RPI:BUART:tx_state_0\/q       macrocell44   1250   1250  524653  RISE       1
\UART_RPI:BUART:tx_state_0\/main_1  macrocell44   2845   4095  534062  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:tx_state_0\/clock_0                        macrocell44         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:tx_state_0\/q
Path End       : \UART_RPI:BUART:tx_bitclk\/main_1
Capture Clock  : \UART_RPI:BUART:tx_bitclk\/clock_0
Path slack     : 534062p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4095
-------------------------------------   ---- 
End-of-path arrival time (ps)           4095
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:tx_state_0\/clock_0                        macrocell44         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\UART_RPI:BUART:tx_state_0\/q      macrocell44   1250   1250  524653  RISE       1
\UART_RPI:BUART:tx_bitclk\/main_1  macrocell46   2845   4095  534062  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:tx_bitclk\/clock_0                         macrocell46         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:txn\/q
Path End       : \UART_RPI:BUART:txn\/main_0
Capture Clock  : \UART_RPI:BUART:txn\/clock_0
Path slack     : 534114p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4042
-------------------------------------   ---- 
End-of-path arrival time (ps)           4042
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:txn\/clock_0                               macrocell42         0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\UART_RPI:BUART:txn\/q       macrocell42   1250   1250  534114  RISE       1
\UART_RPI:BUART:txn\/main_0  macrocell42   2792   4042  534114  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:txn\/clock_0                               macrocell42         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:tx_state_1\/q
Path End       : \UART_RPI:BUART:txn\/main_1
Capture Clock  : \UART_RPI:BUART:txn\/clock_0
Path slack     : 534121p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4036
-------------------------------------   ---- 
End-of-path arrival time (ps)           4036
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:tx_state_1\/clock_0                        macrocell43         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\UART_RPI:BUART:tx_state_1\/q  macrocell43   1250   1250  525796  RISE       1
\UART_RPI:BUART:txn\/main_1    macrocell42   2786   4036  534121  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:txn\/clock_0                               macrocell42         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:tx_state_1\/q
Path End       : \UART_RPI:BUART:tx_state_1\/main_0
Capture Clock  : \UART_RPI:BUART:tx_state_1\/clock_0
Path slack     : 534121p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4036
-------------------------------------   ---- 
End-of-path arrival time (ps)           4036
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:tx_state_1\/clock_0                        macrocell43         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\UART_RPI:BUART:tx_state_1\/q       macrocell43   1250   1250  525796  RISE       1
\UART_RPI:BUART:tx_state_1\/main_0  macrocell43   2786   4036  534121  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:tx_state_1\/clock_0                        macrocell43         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:tx_state_1\/q
Path End       : \UART_RPI:BUART:tx_state_2\/main_0
Capture Clock  : \UART_RPI:BUART:tx_state_2\/clock_0
Path slack     : 534122p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4035
-------------------------------------   ---- 
End-of-path arrival time (ps)           4035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:tx_state_1\/clock_0                        macrocell43         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\UART_RPI:BUART:tx_state_1\/q       macrocell43   1250   1250  525796  RISE       1
\UART_RPI:BUART:tx_state_2\/main_0  macrocell45   2785   4035  534122  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:tx_state_2\/clock_0                        macrocell45         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:tx_bitclk\/q
Path End       : \UART_Debug:BUART:tx_state_2\/main_5
Capture Clock  : \UART_Debug:BUART:tx_state_2\/clock_0
Path slack     : 534325p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   541667
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3832
-------------------------------------   ---- 
End-of-path arrival time (ps)           3832
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_bitclk\/clock_0                       macrocell65         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_Debug:BUART:tx_bitclk\/q        macrocell65   1250   1250  533399  RISE       1
\UART_Debug:BUART:tx_state_2\/main_5  macrocell64   2582   3832  534325  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_state_2\/clock_0                      macrocell64         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:tx_bitclk\/q
Path End       : \UART_Debug:BUART:tx_state_1\/main_5
Capture Clock  : \UART_Debug:BUART:tx_state_1\/clock_0
Path slack     : 534329p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   541667
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3828
-------------------------------------   ---- 
End-of-path arrival time (ps)           3828
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_bitclk\/clock_0                       macrocell65         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_Debug:BUART:tx_bitclk\/q        macrocell65   1250   1250  533399  RISE       1
\UART_Debug:BUART:tx_state_1\/main_5  macrocell62   2578   3828  534329  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_state_1\/clock_0                      macrocell62         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:tx_bitclk\/q
Path End       : \UART_Debug:BUART:tx_state_0\/main_5
Capture Clock  : \UART_Debug:BUART:tx_state_0\/clock_0
Path slack     : 534329p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   541667
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3828
-------------------------------------   ---- 
End-of-path arrival time (ps)           3828
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_bitclk\/clock_0                       macrocell65         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_Debug:BUART:tx_bitclk\/q        macrocell65   1250   1250  533399  RISE       1
\UART_Debug:BUART:tx_state_0\/main_5  macrocell63   2578   3828  534329  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_state_0\/clock_0                      macrocell63         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_Debug:BUART:tx_state_2\/main_4
Capture Clock  : \UART_Debug:BUART:tx_state_2\/clock_0
Path slack     : 534422p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   541667
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3735
-------------------------------------   ---- 
End-of-path arrival time (ps)           3735
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell8       0      0  RISE       1

Data path
pin name                                           model name     delay     AT   slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_Debug:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell8    190    190  534422  RISE       1
\UART_Debug:BUART:tx_state_2\/main_4               macrocell64     3545   3735  534422  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_state_2\/clock_0                      macrocell64         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_Debug:BUART:tx_state_1\/main_4
Capture Clock  : \UART_Debug:BUART:tx_state_1\/clock_0
Path slack     : 534422p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   541667
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3735
-------------------------------------   ---- 
End-of-path arrival time (ps)           3735
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell8       0      0  RISE       1

Data path
pin name                                           model name     delay     AT   slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_Debug:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell8    190    190  534422  RISE       1
\UART_Debug:BUART:tx_state_1\/main_4               macrocell62     3545   3735  534422  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_state_1\/clock_0                      macrocell62         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:rx_last\/q
Path End       : \UART_RPI:BUART:rx_state_2\/main_7
Capture Clock  : \UART_RPI:BUART:rx_state_2\/clock_0
Path slack     : 534588p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3569
-------------------------------------   ---- 
End-of-path arrival time (ps)           3569
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:rx_last\/clock_0                           macrocell59         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\UART_RPI:BUART:rx_last\/q          macrocell59   1250   1250  534588  RISE       1
\UART_RPI:BUART:rx_state_2\/main_7  macrocell51   2319   3569  534588  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:rx_state_2\/clock_0                        macrocell51         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN7_1/q
Path End       : MODIN7_1/main_5
Capture Clock  : MODIN7_1/clock_0
Path slack     : 534602p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3554
-------------------------------------   ---- 
End-of-path arrival time (ps)           3554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN7_1/clock_0                                           macrocell55         0      0  RISE       1

Data path
pin name         model name   delay     AT   slack  edge  Fanout
---------------  -----------  -----  -----  ------  ----  ------
MODIN7_1/q       macrocell55   1250   1250  526351  RISE       1
MODIN7_1/main_5  macrocell55   2304   3554  534602  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN7_1/clock_0                                           macrocell55         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN7_0/q
Path End       : MODIN7_0/main_6
Capture Clock  : MODIN7_0/clock_0
Path slack     : 534605p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3552
-------------------------------------   ---- 
End-of-path arrival time (ps)           3552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN7_0/clock_0                                           macrocell56         0      0  RISE       1

Data path
pin name         model name   delay     AT   slack  edge  Fanout
---------------  -----------  -----  -----  ------  ----  ------
MODIN7_0/q       macrocell56   1250   1250  526406  RISE       1
MODIN7_0/main_6  macrocell56   2302   3552  534605  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN7_0/clock_0                                           macrocell56         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:rx_state_2\/q
Path End       : \UART_RPI:BUART:rx_state_2\/main_5
Capture Clock  : \UART_RPI:BUART:rx_state_2\/clock_0
Path slack     : 534605p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3552
-------------------------------------   ---- 
End-of-path arrival time (ps)           3552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:rx_state_2\/clock_0                        macrocell51         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\UART_RPI:BUART:rx_state_2\/q       macrocell51   1250   1250  527087  RISE       1
\UART_RPI:BUART:rx_state_2\/main_5  macrocell51   2302   3552  534605  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:rx_state_2\/clock_0                        macrocell51         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:rx_state_2\/q
Path End       : \UART_RPI:BUART:rx_count7_bit8_wire\/main_3
Capture Clock  : \UART_RPI:BUART:rx_count7_bit8_wire\/clock_0
Path slack     : 534605p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3552
-------------------------------------   ---- 
End-of-path arrival time (ps)           3552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:rx_state_2\/clock_0                        macrocell51         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_RPI:BUART:rx_state_2\/q                macrocell51   1250   1250  527087  RISE       1
\UART_RPI:BUART:rx_count7_bit8_wire\/main_3  macrocell52   2302   3552  534605  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:rx_count7_bit8_wire\/clock_0               macrocell52         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:rx_state_2\/q
Path End       : \UART_RPI:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART_RPI:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 534605p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3552
-------------------------------------   ---- 
End-of-path arrival time (ps)           3552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:rx_state_2\/clock_0                        macrocell51         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_RPI:BUART:rx_state_2\/q               macrocell51   1250   1250  527087  RISE       1
\UART_RPI:BUART:rx_state_stop1_reg\/main_3  macrocell54   2302   3552  534605  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:rx_state_stop1_reg\/clock_0                macrocell54         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:rx_state_0\/q
Path End       : \UART_RPI:BUART:rx_state_0\/main_2
Capture Clock  : \UART_RPI:BUART:rx_state_0\/clock_0
Path slack     : 534610p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:rx_state_0\/clock_0                        macrocell48         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\UART_RPI:BUART:rx_state_0\/q       macrocell48   1250   1250  525256  RISE       1
\UART_RPI:BUART:rx_state_0\/main_2  macrocell48   2297   3547  534610  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:rx_state_0\/clock_0                        macrocell48         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:rx_state_0\/q
Path End       : \UART_RPI:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART_RPI:BUART:rx_load_fifo\/clock_0
Path slack     : 534610p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:rx_state_0\/clock_0                        macrocell48         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_RPI:BUART:rx_state_0\/q         macrocell48   1250   1250  525256  RISE       1
\UART_RPI:BUART:rx_load_fifo\/main_1  macrocell49   2297   3547  534610  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:rx_load_fifo\/clock_0                      macrocell49         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:rx_state_0\/q
Path End       : \UART_RPI:BUART:rx_state_3\/main_1
Capture Clock  : \UART_RPI:BUART:rx_state_3\/clock_0
Path slack     : 534610p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:rx_state_0\/clock_0                        macrocell48         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\UART_RPI:BUART:rx_state_0\/q       macrocell48   1250   1250  525256  RISE       1
\UART_RPI:BUART:rx_state_3\/main_1  macrocell50   2297   3547  534610  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:rx_state_3\/clock_0                        macrocell50         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:rx_state_0\/q
Path End       : \UART_RPI:BUART:rx_status_3\/main_2
Capture Clock  : \UART_RPI:BUART:rx_status_3\/clock_0
Path slack     : 534610p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:rx_state_0\/clock_0                        macrocell48         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\UART_RPI:BUART:rx_state_0\/q        macrocell48   1250   1250  525256  RISE       1
\UART_RPI:BUART:rx_status_3\/main_2  macrocell58   2297   3547  534610  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:rx_status_3\/clock_0                       macrocell58         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:tx_bitclk\/q
Path End       : \UART_RPI:BUART:tx_state_0\/main_5
Capture Clock  : \UART_RPI:BUART:tx_state_0\/clock_0
Path slack     : 534665p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3492
-------------------------------------   ---- 
End-of-path arrival time (ps)           3492
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:tx_bitclk\/clock_0                         macrocell46         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\UART_RPI:BUART:tx_bitclk\/q        macrocell46   1250   1250  532262  RISE       1
\UART_RPI:BUART:tx_state_0\/main_5  macrocell44   2242   3492  534665  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:tx_state_0\/clock_0                        macrocell44         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_RPI:BUART:tx_state_1\/main_2
Capture Clock  : \UART_RPI:BUART:tx_state_1\/clock_0
Path slack     : 535157p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3000
-------------------------------------   ---- 
End-of-path arrival time (ps)           3000
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell5       0      0  RISE       1

Data path
pin name                                         model name     delay     AT   slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_RPI:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  526872  RISE       1
\UART_RPI:BUART:tx_state_1\/main_2               macrocell43     2810   3000  535157  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:tx_state_1\/clock_0                        macrocell43         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_RPI:BUART:tx_state_2\/main_4
Capture Clock  : \UART_RPI:BUART:tx_state_2\/clock_0
Path slack     : 535173p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2984
-------------------------------------   ---- 
End-of-path arrival time (ps)           2984
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell5       0      0  RISE       1

Data path
pin name                                         model name     delay     AT   slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_RPI:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell5    190    190  535173  RISE       1
\UART_RPI:BUART:tx_state_2\/main_4               macrocell45     2794   2984  535173  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:tx_state_2\/clock_0                        macrocell45         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_RPI:BUART:txn\/main_5
Capture Clock  : \UART_RPI:BUART:txn\/clock_0
Path slack     : 535178p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2979
-------------------------------------   ---- 
End-of-path arrival time (ps)           2979
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell5       0      0  RISE       1

Data path
pin name                                         model name     delay     AT   slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_RPI:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell5    190    190  535173  RISE       1
\UART_RPI:BUART:txn\/main_5                      macrocell42     2789   2979  535178  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:txn\/clock_0                               macrocell42         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_RPI:BUART:tx_state_1\/main_4
Capture Clock  : \UART_RPI:BUART:tx_state_1\/clock_0
Path slack     : 535178p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2979
-------------------------------------   ---- 
End-of-path arrival time (ps)           2979
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell5       0      0  RISE       1

Data path
pin name                                         model name     delay     AT   slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_RPI:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell5    190    190  535173  RISE       1
\UART_RPI:BUART:tx_state_1\/main_4               macrocell43     2789   2979  535178  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:tx_state_1\/clock_0                        macrocell43         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_RPI:BUART:tx_state_2\/main_2
Capture Clock  : \UART_RPI:BUART:tx_state_2\/clock_0
Path slack     : 535198p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2959
-------------------------------------   ---- 
End-of-path arrival time (ps)           2959
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell5       0      0  RISE       1

Data path
pin name                                         model name     delay     AT   slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_RPI:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  526872  RISE       1
\UART_RPI:BUART:tx_state_2\/main_2               macrocell45     2769   2959  535198  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:tx_state_2\/clock_0                        macrocell45         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_Debug:BUART:txn\/main_5
Capture Clock  : \UART_Debug:BUART:txn\/clock_0
Path slack     : 535331p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   541667
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2825
-------------------------------------   ---- 
End-of-path arrival time (ps)           2825
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell8       0      0  RISE       1

Data path
pin name                                           model name     delay     AT   slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_Debug:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell8    190    190  534422  RISE       1
\UART_Debug:BUART:txn\/main_5                      macrocell61     2635   2825  535331  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:txn\/clock_0                             macrocell61         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:rx_status_3\/q
Path End       : \UART_RPI:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART_RPI:BUART:sRX:RxSts\/clock
Path slack     : 537601p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                         -500
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     541167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3566
-------------------------------------   ---- 
End-of-path arrival time (ps)           3566
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:rx_status_3\/clock_0                       macrocell58         0      0  RISE       1

Data path
pin name                             model name    delay     AT   slack  edge  Fanout
-----------------------------------  ------------  -----  -----  ------  ----  ------
\UART_RPI:BUART:rx_status_3\/q       macrocell58    1250   1250  537601  RISE       1
\UART_RPI:BUART:sRX:RxSts\/status_3  statusicell4   2316   3566  537601  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:sRX:RxSts\/clock                           statusicell4        0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_21\/main_0
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 580028p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       41462
-------------------------------------   ----- 
End-of-path arrival time (ps)           41462
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell69         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q              macrocell69   1250   1250  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   11503  12753  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  16103  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/main_8        macrocell22   6771  22875  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/q             macrocell22   3350  26225  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_21\/main_0       macrocell93  15237  41462  580028  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_21\/clock_0            macrocell93         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_34\/main_0
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 580028p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       41462
-------------------------------------   ----- 
End-of-path arrival time (ps)           41462
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell69         0      0  RISE       1

Data path
pin name                                             model name    delay     AT   slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q              macrocell69    1250   1250  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1    11503  12753  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  16103  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/main_8        macrocell22    6771  22875  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/q             macrocell22    3350  26225  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_34\/main_0       macrocell106  15237  41462  580028  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_34\/clock_0            macrocell106        0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_48\/main_0
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 580028p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       41462
-------------------------------------   ----- 
End-of-path arrival time (ps)           41462
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell69         0      0  RISE       1

Data path
pin name                                             model name    delay     AT   slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q              macrocell69    1250   1250  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1    11503  12753  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  16103  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/main_8        macrocell22    6771  22875  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/q             macrocell22    3350  26225  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_48\/main_0       macrocell120  15237  41462  580028  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_48\/clock_0            macrocell120        0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_7\/main_0
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 581967p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       39523
-------------------------------------   ----- 
End-of-path arrival time (ps)           39523
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell69         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q              macrocell69   1250   1250  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   11503  12753  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  16103  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/main_8        macrocell22   6771  22875  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/q             macrocell22   3350  26225  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_7\/main_0        macrocell79  13298  39523  581967  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_7\/clock_0             macrocell79         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_18\/main_0
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 581967p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       39523
-------------------------------------   ----- 
End-of-path arrival time (ps)           39523
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell69         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q              macrocell69   1250   1250  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   11503  12753  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  16103  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/main_8        macrocell22   6771  22875  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/q             macrocell22   3350  26225  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_18\/main_0       macrocell90  13298  39523  581967  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_18\/clock_0            macrocell90         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_54\/main_0
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 581967p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       39523
-------------------------------------   ----- 
End-of-path arrival time (ps)           39523
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell69         0      0  RISE       1

Data path
pin name                                             model name    delay     AT   slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q              macrocell69    1250   1250  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1    11503  12753  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  16103  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/main_8        macrocell22    6771  22875  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/q             macrocell22    3350  26225  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_54\/main_0       macrocell126  13298  39523  581967  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_54\/clock_0            macrocell126        0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_17\/main_0
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 584251p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       37239
-------------------------------------   ----- 
End-of-path arrival time (ps)           37239
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell69         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q              macrocell69   1250   1250  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   11503  12753  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  16103  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/main_8        macrocell22   6771  22875  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/q             macrocell22   3350  26225  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_17\/main_0       macrocell89  11015  37239  584251  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_17\/clock_0            macrocell89         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_31\/main_0
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 584251p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       37239
-------------------------------------   ----- 
End-of-path arrival time (ps)           37239
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell69         0      0  RISE       1

Data path
pin name                                             model name    delay     AT   slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q              macrocell69    1250   1250  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1    11503  12753  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  16103  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/main_8        macrocell22    6771  22875  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/q             macrocell22    3350  26225  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_31\/main_0       macrocell103  11015  37239  584251  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_31\/clock_0            macrocell103        0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_60\/main_0
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 584251p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       37239
-------------------------------------   ----- 
End-of-path arrival time (ps)           37239
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell69         0      0  RISE       1

Data path
pin name                                             model name    delay     AT   slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q              macrocell69    1250   1250  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1    11503  12753  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  16103  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/main_8        macrocell22    6771  22875  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/q             macrocell22    3350  26225  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_60\/main_0       macrocell132  11015  37239  584251  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_60\/clock_0            macrocell132        0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_22\/main_0
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 584253p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       37237
-------------------------------------   ----- 
End-of-path arrival time (ps)           37237
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell69         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q              macrocell69   1250   1250  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   11503  12753  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  16103  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/main_8        macrocell22   6771  22875  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/q             macrocell22   3350  26225  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_22\/main_0       macrocell94  11012  37237  584253  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_22\/clock_0            macrocell94         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_59\/main_0
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 584253p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       37237
-------------------------------------   ----- 
End-of-path arrival time (ps)           37237
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell69         0      0  RISE       1

Data path
pin name                                             model name    delay     AT   slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q              macrocell69    1250   1250  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1    11503  12753  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  16103  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/main_8        macrocell22    6771  22875  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/q             macrocell22    3350  26225  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_59\/main_0       macrocell131  11012  37237  584253  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_59\/clock_0            macrocell131        0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_11\/main_0
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 585338p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       36152
-------------------------------------   ----- 
End-of-path arrival time (ps)           36152
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell69         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q              macrocell69   1250   1250  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   11503  12753  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  16103  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/main_8        macrocell22   6771  22875  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/q             macrocell22   3350  26225  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_11\/main_0       macrocell83   9927  36152  585338  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_11\/clock_0            macrocell83         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_14\/main_0
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 585338p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       36152
-------------------------------------   ----- 
End-of-path arrival time (ps)           36152
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell69         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q              macrocell69   1250   1250  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   11503  12753  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  16103  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/main_8        macrocell22   6771  22875  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/q             macrocell22   3350  26225  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_14\/main_0       macrocell86   9927  36152  585338  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_14\/clock_0            macrocell86         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_49\/main_0
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 585338p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       36152
-------------------------------------   ----- 
End-of-path arrival time (ps)           36152
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell69         0      0  RISE       1

Data path
pin name                                             model name    delay     AT   slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q              macrocell69    1250   1250  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1    11503  12753  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  16103  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/main_8        macrocell22    6771  22875  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/q             macrocell22    3350  26225  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_49\/main_0       macrocell121   9927  36152  585338  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_49\/clock_0            macrocell121        0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_6\/main_0
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 585340p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       36150
-------------------------------------   ----- 
End-of-path arrival time (ps)           36150
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell69         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q              macrocell69   1250   1250  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   11503  12753  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  16103  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/main_8        macrocell22   6771  22875  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/q             macrocell22   3350  26225  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_6\/main_0        macrocell78   9925  36150  585340  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_6\/clock_0             macrocell78         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_26\/main_0
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 585340p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       36150
-------------------------------------   ----- 
End-of-path arrival time (ps)           36150
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell69         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q              macrocell69   1250   1250  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   11503  12753  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  16103  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/main_8        macrocell22   6771  22875  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/q             macrocell22   3350  26225  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_26\/main_0       macrocell98   9925  36150  585340  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_26\/clock_0            macrocell98         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_53\/main_0
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 585340p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       36150
-------------------------------------   ----- 
End-of-path arrival time (ps)           36150
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell69         0      0  RISE       1

Data path
pin name                                             model name    delay     AT   slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q              macrocell69    1250   1250  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1    11503  12753  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  16103  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/main_8        macrocell22    6771  22875  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/q             macrocell22    3350  26225  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_53\/main_0       macrocell125   9925  36150  585340  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_53\/clock_0            macrocell125        0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_57\/main_0
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 585340p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       36150
-------------------------------------   ----- 
End-of-path arrival time (ps)           36150
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell69         0      0  RISE       1

Data path
pin name                                             model name    delay     AT   slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q              macrocell69    1250   1250  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1    11503  12753  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  16103  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/main_8        macrocell22    6771  22875  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/q             macrocell22    3350  26225  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_57\/main_0       macrocell129   9925  36150  585340  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_57\/clock_0            macrocell129        0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_15\/main_0
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 585374p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       36116
-------------------------------------   ----- 
End-of-path arrival time (ps)           36116
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell69         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q              macrocell69   1250   1250  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   11503  12753  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  16103  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/main_8        macrocell22   6771  22875  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/q             macrocell22   3350  26225  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_15\/main_0       macrocell87   9892  36116  585374  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_15\/clock_0            macrocell87         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_20\/main_0
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 585374p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       36116
-------------------------------------   ----- 
End-of-path arrival time (ps)           36116
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell69         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q              macrocell69   1250   1250  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   11503  12753  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  16103  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/main_8        macrocell22   6771  22875  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/q             macrocell22   3350  26225  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_20\/main_0       macrocell92   9892  36116  585374  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_20\/clock_0            macrocell92         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_23\/main_0
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 585374p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       36116
-------------------------------------   ----- 
End-of-path arrival time (ps)           36116
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell69         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q              macrocell69   1250   1250  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   11503  12753  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  16103  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/main_8        macrocell22   6771  22875  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/q             macrocell22   3350  26225  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_23\/main_0       macrocell95   9892  36116  585374  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_23\/clock_0            macrocell95         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_27\/main_0
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 585374p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       36116
-------------------------------------   ----- 
End-of-path arrival time (ps)           36116
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell69         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q              macrocell69   1250   1250  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   11503  12753  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  16103  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/main_8        macrocell22   6771  22875  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/q             macrocell22   3350  26225  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_27\/main_0       macrocell99   9892  36116  585374  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_27\/clock_0            macrocell99         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_19\/main_0
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 586595p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34895
-------------------------------------   ----- 
End-of-path arrival time (ps)           34895
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell69         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q              macrocell69   1250   1250  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   11503  12753  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  16103  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/main_8        macrocell22   6771  22875  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/q             macrocell22   3350  26225  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_19\/main_0       macrocell91   8670  34895  586595  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_19\/clock_0            macrocell91         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_24\/main_0
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 586595p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34895
-------------------------------------   ----- 
End-of-path arrival time (ps)           34895
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell69         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q              macrocell69   1250   1250  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   11503  12753  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  16103  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/main_8        macrocell22   6771  22875  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/q             macrocell22   3350  26225  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_24\/main_0       macrocell96   8670  34895  586595  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_24\/clock_0            macrocell96         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_44\/main_0
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 587333p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34157
-------------------------------------   ----- 
End-of-path arrival time (ps)           34157
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell69         0      0  RISE       1

Data path
pin name                                             model name    delay     AT   slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q              macrocell69    1250   1250  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1    11503  12753  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  16103  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/main_8        macrocell22    6771  22875  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/q             macrocell22    3350  26225  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_44\/main_0       macrocell116   7932  34157  587333  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_44\/clock_0            macrocell116        0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_45\/main_0
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 587333p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34157
-------------------------------------   ----- 
End-of-path arrival time (ps)           34157
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell69         0      0  RISE       1

Data path
pin name                                             model name    delay     AT   slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q              macrocell69    1250   1250  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1    11503  12753  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  16103  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/main_8        macrocell22    6771  22875  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/q             macrocell22    3350  26225  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_45\/main_0       macrocell117   7932  34157  587333  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_45\/clock_0            macrocell117        0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_58\/main_0
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 587333p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34157
-------------------------------------   ----- 
End-of-path arrival time (ps)           34157
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell69         0      0  RISE       1

Data path
pin name                                             model name    delay     AT   slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q              macrocell69    1250   1250  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1    11503  12753  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  16103  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/main_8        macrocell22    6771  22875  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/q             macrocell22    3350  26225  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_58\/main_0       macrocell130   7932  34157  587333  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_58\/clock_0            macrocell130        0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_32\/main_0
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 587335p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34155
-------------------------------------   ----- 
End-of-path arrival time (ps)           34155
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell69         0      0  RISE       1

Data path
pin name                                             model name    delay     AT   slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q              macrocell69    1250   1250  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1    11503  12753  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  16103  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/main_8        macrocell22    6771  22875  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/q             macrocell22    3350  26225  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_32\/main_0       macrocell104   7930  34155  587335  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_32\/clock_0            macrocell104        0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_29\/main_0
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 588211p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33279
-------------------------------------   ----- 
End-of-path arrival time (ps)           33279
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell69         0      0  RISE       1

Data path
pin name                                             model name    delay     AT   slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q              macrocell69    1250   1250  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1    11503  12753  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  16103  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/main_8        macrocell22    6771  22875  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/q             macrocell22    3350  26225  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_29\/main_0       macrocell101   7054  33279  588211  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_29\/clock_0            macrocell101        0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_55\/main_0
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 588211p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33279
-------------------------------------   ----- 
End-of-path arrival time (ps)           33279
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell69         0      0  RISE       1

Data path
pin name                                             model name    delay     AT   slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q              macrocell69    1250   1250  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1    11503  12753  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  16103  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/main_8        macrocell22    6771  22875  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/q             macrocell22    3350  26225  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_55\/main_0       macrocell127   7054  33279  588211  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_55\/clock_0            macrocell127        0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_56\/main_0
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 588211p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33279
-------------------------------------   ----- 
End-of-path arrival time (ps)           33279
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell69         0      0  RISE       1

Data path
pin name                                             model name    delay     AT   slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q              macrocell69    1250   1250  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1    11503  12753  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  16103  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/main_8        macrocell22    6771  22875  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/q             macrocell22    3350  26225  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_56\/main_0       macrocell128   7054  33279  588211  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_56\/clock_0            macrocell128        0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_5\/main_0
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 588216p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33274
-------------------------------------   ----- 
End-of-path arrival time (ps)           33274
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell69         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q              macrocell69   1250   1250  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   11503  12753  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  16103  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/main_8        macrocell22   6771  22875  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/q             macrocell22   3350  26225  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_5\/main_0        macrocell77   7049  33274  588216  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_5\/clock_0             macrocell77         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_12\/main_0
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 588216p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33274
-------------------------------------   ----- 
End-of-path arrival time (ps)           33274
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell69         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q              macrocell69   1250   1250  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   11503  12753  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  16103  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/main_8        macrocell22   6771  22875  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/q             macrocell22   3350  26225  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_12\/main_0       macrocell84   7049  33274  588216  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_12\/clock_0            macrocell84         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_46\/main_0
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 588216p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33274
-------------------------------------   ----- 
End-of-path arrival time (ps)           33274
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell69         0      0  RISE       1

Data path
pin name                                             model name    delay     AT   slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q              macrocell69    1250   1250  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1    11503  12753  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  16103  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/main_8        macrocell22    6771  22875  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/q             macrocell22    3350  26225  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_46\/main_0       macrocell118   7049  33274  588216  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_46\/clock_0            macrocell118        0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_47\/main_0
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 588216p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33274
-------------------------------------   ----- 
End-of-path arrival time (ps)           33274
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell69         0      0  RISE       1

Data path
pin name                                             model name    delay     AT   slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q              macrocell69    1250   1250  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1    11503  12753  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  16103  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/main_8        macrocell22    6771  22875  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/q             macrocell22    3350  26225  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_47\/main_0       macrocell119   7049  33274  588216  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_47\/clock_0            macrocell119        0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_16\/main_0
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 588237p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33253
-------------------------------------   ----- 
End-of-path arrival time (ps)           33253
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell69         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q              macrocell69   1250   1250  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   11503  12753  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  16103  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/main_8        macrocell22   6771  22875  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/q             macrocell22   3350  26225  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_16\/main_0       macrocell88   7028  33253  588237  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_16\/clock_0            macrocell88         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_39\/main_0
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 588237p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33253
-------------------------------------   ----- 
End-of-path arrival time (ps)           33253
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell69         0      0  RISE       1

Data path
pin name                                             model name    delay     AT   slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q              macrocell69    1250   1250  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1    11503  12753  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  16103  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/main_8        macrocell22    6771  22875  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/q             macrocell22    3350  26225  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_39\/main_0       macrocell111   7028  33253  588237  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_39\/clock_0            macrocell111        0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_43\/main_0
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 588237p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33253
-------------------------------------   ----- 
End-of-path arrival time (ps)           33253
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell69         0      0  RISE       1

Data path
pin name                                             model name    delay     AT   slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q              macrocell69    1250   1250  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1    11503  12753  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  16103  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/main_8        macrocell22    6771  22875  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/q             macrocell22    3350  26225  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_43\/main_0       macrocell115   7028  33253  588237  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_43\/clock_0            macrocell115        0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_3\/main_0
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 588491p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32999
-------------------------------------   ----- 
End-of-path arrival time (ps)           32999
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell69         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q              macrocell69   1250   1250  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   11503  12753  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  16103  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/main_8        macrocell22   6771  22875  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/q             macrocell22   3350  26225  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_3\/main_0        macrocell75   6774  32999  588491  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_3\/clock_0             macrocell75         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_4\/main_0
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 588491p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32999
-------------------------------------   ----- 
End-of-path arrival time (ps)           32999
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell69         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q              macrocell69   1250   1250  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   11503  12753  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  16103  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/main_8        macrocell22   6771  22875  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/q             macrocell22   3350  26225  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_4\/main_0        macrocell76   6774  32999  588491  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_4\/clock_0             macrocell76         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_36\/main_0
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 588491p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32999
-------------------------------------   ----- 
End-of-path arrival time (ps)           32999
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell69         0      0  RISE       1

Data path
pin name                                             model name    delay     AT   slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q              macrocell69    1250   1250  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1    11503  12753  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  16103  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/main_8        macrocell22    6771  22875  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/q             macrocell22    3350  26225  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_36\/main_0       macrocell108   6774  32999  588491  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_36\/clock_0            macrocell108        0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_9\/main_0
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 588662p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32828
-------------------------------------   ----- 
End-of-path arrival time (ps)           32828
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell69         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q              macrocell69   1250   1250  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   11503  12753  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  16103  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/main_8        macrocell22   6771  22875  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/q             macrocell22   3350  26225  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_9\/main_0        macrocell81   6603  32828  588662  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_9\/clock_0             macrocell81         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_35\/main_0
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 588662p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32828
-------------------------------------   ----- 
End-of-path arrival time (ps)           32828
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell69         0      0  RISE       1

Data path
pin name                                             model name    delay     AT   slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q              macrocell69    1250   1250  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1    11503  12753  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  16103  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/main_8        macrocell22    6771  22875  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/q             macrocell22    3350  26225  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_35\/main_0       macrocell107   6603  32828  588662  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_35\/clock_0            macrocell107        0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_52\/main_0
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 588662p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32828
-------------------------------------   ----- 
End-of-path arrival time (ps)           32828
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell69         0      0  RISE       1

Data path
pin name                                             model name    delay     AT   slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q              macrocell69    1250   1250  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1    11503  12753  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  16103  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/main_8        macrocell22    6771  22875  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/q             macrocell22    3350  26225  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_52\/main_0       macrocell124   6603  32828  588662  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_52\/clock_0            macrocell124        0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_10\/main_0
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 588732p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32758
-------------------------------------   ----- 
End-of-path arrival time (ps)           32758
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell69         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q              macrocell69   1250   1250  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   11503  12753  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  16103  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/main_8        macrocell22   6771  22875  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/q             macrocell22   3350  26225  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_10\/main_0       macrocell82   6533  32758  588732  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_10\/clock_0            macrocell82         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_30\/main_0
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 588732p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32758
-------------------------------------   ----- 
End-of-path arrival time (ps)           32758
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell69         0      0  RISE       1

Data path
pin name                                             model name    delay     AT   slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q              macrocell69    1250   1250  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1    11503  12753  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  16103  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/main_8        macrocell22    6771  22875  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/q             macrocell22    3350  26225  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_30\/main_0       macrocell102   6533  32758  588732  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_30\/clock_0            macrocell102        0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_42\/main_0
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 588732p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32758
-------------------------------------   ----- 
End-of-path arrival time (ps)           32758
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell69         0      0  RISE       1

Data path
pin name                                             model name    delay     AT   slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q              macrocell69    1250   1250  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1    11503  12753  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  16103  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/main_8        macrocell22    6771  22875  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/q             macrocell22    3350  26225  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_42\/main_0       macrocell114   6533  32758  588732  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_42\/clock_0            macrocell114        0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_28\/main_0
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 589049p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32441
-------------------------------------   ----- 
End-of-path arrival time (ps)           32441
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell69         0      0  RISE       1

Data path
pin name                                             model name    delay     AT   slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q              macrocell69    1250   1250  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1    11503  12753  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  16103  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/main_8        macrocell22    6771  22875  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/q             macrocell22    3350  26225  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_28\/main_0       macrocell100   6216  32441  589049  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_28\/clock_0            macrocell100        0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_38\/main_0
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 589049p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32441
-------------------------------------   ----- 
End-of-path arrival time (ps)           32441
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell69         0      0  RISE       1

Data path
pin name                                             model name    delay     AT   slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q              macrocell69    1250   1250  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1    11503  12753  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  16103  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/main_8        macrocell22    6771  22875  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/q             macrocell22    3350  26225  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_38\/main_0       macrocell110   6216  32441  589049  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_38\/clock_0            macrocell110        0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_61\/main_0
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 589049p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32441
-------------------------------------   ----- 
End-of-path arrival time (ps)           32441
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell69         0      0  RISE       1

Data path
pin name                                             model name    delay     AT   slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q              macrocell69    1250   1250  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1    11503  12753  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  16103  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/main_8        macrocell22    6771  22875  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/q             macrocell22    3350  26225  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_61\/main_0       macrocell133   6216  32441  589049  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_61\/clock_0            macrocell133        0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_62\/main_0
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 589049p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32441
-------------------------------------   ----- 
End-of-path arrival time (ps)           32441
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell69         0      0  RISE       1

Data path
pin name                                             model name    delay     AT   slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q              macrocell69    1250   1250  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1    11503  12753  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  16103  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/main_8        macrocell22    6771  22875  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/q             macrocell22    3350  26225  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_62\/main_0       macrocell134   6216  32441  589049  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_62\/clock_0            macrocell134        0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_33\/main_0
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 589227p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32263
-------------------------------------   ----- 
End-of-path arrival time (ps)           32263
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell69         0      0  RISE       1

Data path
pin name                                             model name    delay     AT   slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q              macrocell69    1250   1250  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1    11503  12753  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  16103  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/main_8        macrocell22    6771  22875  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/q             macrocell22    3350  26225  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_33\/main_0       macrocell105   6038  32263  589227  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_33\/clock_0            macrocell105        0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_37\/main_0
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 589227p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32263
-------------------------------------   ----- 
End-of-path arrival time (ps)           32263
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell69         0      0  RISE       1

Data path
pin name                                             model name    delay     AT   slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q              macrocell69    1250   1250  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1    11503  12753  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  16103  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/main_8        macrocell22    6771  22875  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/q             macrocell22    3350  26225  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_37\/main_0       macrocell109   6038  32263  589227  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_37\/clock_0            macrocell109        0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_40\/main_0
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 589227p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32263
-------------------------------------   ----- 
End-of-path arrival time (ps)           32263
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell69         0      0  RISE       1

Data path
pin name                                             model name    delay     AT   slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q              macrocell69    1250   1250  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1    11503  12753  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  16103  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/main_8        macrocell22    6771  22875  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/q             macrocell22    3350  26225  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_40\/main_0       macrocell112   6038  32263  589227  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_40\/clock_0            macrocell112        0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_41\/main_0
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 589227p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32263
-------------------------------------   ----- 
End-of-path arrival time (ps)           32263
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell69         0      0  RISE       1

Data path
pin name                                             model name    delay     AT   slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q              macrocell69    1250   1250  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1    11503  12753  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  16103  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/main_8        macrocell22    6771  22875  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/q             macrocell22    3350  26225  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_41\/main_0       macrocell113   6038  32263  589227  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_41\/clock_0            macrocell113        0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_13\/main_0
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 589491p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31999
-------------------------------------   ----- 
End-of-path arrival time (ps)           31999
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell69         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q              macrocell69   1250   1250  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   11503  12753  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  16103  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/main_8        macrocell22   6771  22875  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/q             macrocell22   3350  26225  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_13\/main_0       macrocell85   5774  31999  589491  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_13\/clock_0            macrocell85         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_51\/main_0
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 589491p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31999
-------------------------------------   ----- 
End-of-path arrival time (ps)           31999
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell69         0      0  RISE       1

Data path
pin name                                             model name    delay     AT   slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q              macrocell69    1250   1250  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1    11503  12753  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  16103  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/main_8        macrocell22    6771  22875  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/q             macrocell22    3350  26225  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_51\/main_0       macrocell123   5774  31999  589491  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_51\/clock_0            macrocell123        0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_63\/main_0
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 589491p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31999
-------------------------------------   ----- 
End-of-path arrival time (ps)           31999
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell69         0      0  RISE       1

Data path
pin name                                             model name    delay     AT   slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q              macrocell69    1250   1250  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1    11503  12753  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  16103  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/main_8        macrocell22    6771  22875  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/q             macrocell22    3350  26225  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_63\/main_0       macrocell135   5774  31999  589491  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_63\/clock_0            macrocell135        0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_1\/main_0
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 591117p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30373
-------------------------------------   ----- 
End-of-path arrival time (ps)           30373
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell69         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q              macrocell69   1250   1250  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   11503  12753  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  16103  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/main_8        macrocell22   6771  22875  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/q             macrocell22   3350  26225  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_1\/main_0        macrocell73   4148  30373  591117  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_1\/clock_0             macrocell73         0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_2\/main_0
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 591117p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30373
-------------------------------------   ----- 
End-of-path arrival time (ps)           30373
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell69         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q              macrocell69   1250   1250  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   11503  12753  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  16103  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/main_8        macrocell22   6771  22875  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/q             macrocell22   3350  26225  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_2\/main_0        macrocell74   4148  30373  591117  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_2\/clock_0             macrocell74         0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_25\/main_0
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 591117p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30373
-------------------------------------   ----- 
End-of-path arrival time (ps)           30373
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell69         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q              macrocell69   1250   1250  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   11503  12753  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  16103  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/main_8        macrocell22   6771  22875  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/q             macrocell22   3350  26225  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_25\/main_0       macrocell97   4148  30373  591117  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_25\/clock_0            macrocell97         0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_0\/main_0
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 591654p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29836
-------------------------------------   ----- 
End-of-path arrival time (ps)           29836
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell69         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q              macrocell69   1250   1250  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   11503  12753  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  16103  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/main_8        macrocell22   6771  22875  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/q             macrocell22   3350  26225  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_0\/main_0        macrocell72   3611  29836  591654  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_0\/clock_0             macrocell72         0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_8\/main_0
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 591654p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29836
-------------------------------------   ----- 
End-of-path arrival time (ps)           29836
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell69         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q              macrocell69   1250   1250  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   11503  12753  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  16103  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/main_8        macrocell22   6771  22875  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/q             macrocell22   3350  26225  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_8\/main_0        macrocell80   3611  29836  591654  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_8\/clock_0             macrocell80         0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_50\/main_0
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 591654p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29836
-------------------------------------   ----- 
End-of-path arrival time (ps)           29836
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell69         0      0  RISE       1

Data path
pin name                                             model name    delay     AT   slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q              macrocell69    1250   1250  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1    11503  12753  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  16103  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/main_8        macrocell22    6771  22875  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/q             macrocell22    3350  26225  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_50\/main_0       macrocell122   3611  29836  591654  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_50\/clock_0            macrocell122        0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_16\/main_6
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 602750p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18740
-------------------------------------   ----- 
End-of-path arrival time (ps)           18740
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell71         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q         macrocell71   1250   1250  584757  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_16\/main_6  macrocell88  17490  18740  602750  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_16\/clock_0            macrocell88         0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_39\/main_6
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 602750p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18740
-------------------------------------   ----- 
End-of-path arrival time (ps)           18740
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell71         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q         macrocell71    1250   1250  584757  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_39\/main_6  macrocell111  17490  18740  602750  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_39\/clock_0            macrocell111        0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_43\/main_6
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 602750p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18740
-------------------------------------   ----- 
End-of-path arrival time (ps)           18740
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell71         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q         macrocell71    1250   1250  584757  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_43\/main_6  macrocell115  17490  18740  602750  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_43\/clock_0            macrocell115        0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_29\/main_6
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 602764p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18726
-------------------------------------   ----- 
End-of-path arrival time (ps)           18726
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell71         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q         macrocell71    1250   1250  584757  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_29\/main_6  macrocell101  17476  18726  602764  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_29\/clock_0            macrocell101        0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_55\/main_6
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 602764p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18726
-------------------------------------   ----- 
End-of-path arrival time (ps)           18726
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell71         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q         macrocell71    1250   1250  584757  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_55\/main_6  macrocell127  17476  18726  602764  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_55\/clock_0            macrocell127        0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_56\/main_6
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 602764p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18726
-------------------------------------   ----- 
End-of-path arrival time (ps)           18726
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell71         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q         macrocell71    1250   1250  584757  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_56\/main_6  macrocell128  17476  18726  602764  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_56\/clock_0            macrocell128        0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_21\/main_5
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 602844p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18646
-------------------------------------   ----- 
End-of-path arrival time (ps)           18646
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell70         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q         macrocell70   1250   1250  584904  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_21\/main_5  macrocell93  17396  18646  602844  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_21\/clock_0            macrocell93         0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_34\/main_5
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 602844p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18646
-------------------------------------   ----- 
End-of-path arrival time (ps)           18646
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell70         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q         macrocell70    1250   1250  584904  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_34\/main_5  macrocell106  17396  18646  602844  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_34\/clock_0            macrocell106        0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_48\/main_5
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 602844p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18646
-------------------------------------   ----- 
End-of-path arrival time (ps)           18646
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell70         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q         macrocell70    1250   1250  584904  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_48\/main_5  macrocell120  17396  18646  602844  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_48\/clock_0            macrocell120        0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_21\/main_6
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 603123p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18367
-------------------------------------   ----- 
End-of-path arrival time (ps)           18367
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell71         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q         macrocell71   1250   1250  584757  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_21\/main_6  macrocell93  17117  18367  603123  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_21\/clock_0            macrocell93         0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_34\/main_6
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 603123p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18367
-------------------------------------   ----- 
End-of-path arrival time (ps)           18367
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell71         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q         macrocell71    1250   1250  584757  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_34\/main_6  macrocell106  17117  18367  603123  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_34\/clock_0            macrocell106        0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_48\/main_6
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 603123p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18367
-------------------------------------   ----- 
End-of-path arrival time (ps)           18367
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell71         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q         macrocell71    1250   1250  584757  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_48\/main_6  macrocell120  17117  18367  603123  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_48\/clock_0            macrocell120        0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_0\/main_6
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 603176p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18314
-------------------------------------   ----- 
End-of-path arrival time (ps)           18314
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell71         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q        macrocell71   1250   1250  584757  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_0\/main_6  macrocell72  17064  18314  603176  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_0\/clock_0             macrocell72         0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_8\/main_6
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 603176p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18314
-------------------------------------   ----- 
End-of-path arrival time (ps)           18314
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell71         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q        macrocell71   1250   1250  584757  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_8\/main_6  macrocell80  17064  18314  603176  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_8\/clock_0             macrocell80         0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_50\/main_6
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 603176p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18314
-------------------------------------   ----- 
End-of-path arrival time (ps)           18314
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell71         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q         macrocell71    1250   1250  584757  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_50\/main_6  macrocell122  17064  18314  603176  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_50\/clock_0            macrocell122        0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_1\/main_6
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 603186p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18304
-------------------------------------   ----- 
End-of-path arrival time (ps)           18304
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell71         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q        macrocell71   1250   1250  584757  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_1\/main_6  macrocell73  17054  18304  603186  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_1\/clock_0             macrocell73         0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_2\/main_6
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 603186p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18304
-------------------------------------   ----- 
End-of-path arrival time (ps)           18304
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell71         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q        macrocell71   1250   1250  584757  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_2\/main_6  macrocell74  17054  18304  603186  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_2\/clock_0             macrocell74         0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_25\/main_6
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 603186p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18304
-------------------------------------   ----- 
End-of-path arrival time (ps)           18304
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell71         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q         macrocell71   1250   1250  584757  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_25\/main_6  macrocell97  17054  18304  603186  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_25\/clock_0            macrocell97         0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_5\/main_6
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 603509p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17981
-------------------------------------   ----- 
End-of-path arrival time (ps)           17981
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell71         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q        macrocell71   1250   1250  584757  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_5\/main_6  macrocell77  16731  17981  603509  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_5\/clock_0             macrocell77         0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_12\/main_6
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 603509p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17981
-------------------------------------   ----- 
End-of-path arrival time (ps)           17981
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell71         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q         macrocell71   1250   1250  584757  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_12\/main_6  macrocell84  16731  17981  603509  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_12\/clock_0            macrocell84         0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_46\/main_6
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 603509p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17981
-------------------------------------   ----- 
End-of-path arrival time (ps)           17981
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell71         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q         macrocell71    1250   1250  584757  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_46\/main_6  macrocell118  16731  17981  603509  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_46\/clock_0            macrocell118        0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_47\/main_6
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 603509p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17981
-------------------------------------   ----- 
End-of-path arrival time (ps)           17981
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell71         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q         macrocell71    1250   1250  584757  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_47\/main_6  macrocell119  16731  17981  603509  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_47\/clock_0            macrocell119        0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_16\/main_5
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 603730p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17760
-------------------------------------   ----- 
End-of-path arrival time (ps)           17760
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell70         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q         macrocell70   1250   1250  584904  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_16\/main_5  macrocell88  16510  17760  603730  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_16\/clock_0            macrocell88         0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_39\/main_5
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 603730p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17760
-------------------------------------   ----- 
End-of-path arrival time (ps)           17760
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell70         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q         macrocell70    1250   1250  584904  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_39\/main_5  macrocell111  16510  17760  603730  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_39\/clock_0            macrocell111        0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_43\/main_5
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 603730p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17760
-------------------------------------   ----- 
End-of-path arrival time (ps)           17760
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell70         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q         macrocell70    1250   1250  584904  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_43\/main_5  macrocell115  16510  17760  603730  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_43\/clock_0            macrocell115        0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_33\/main_6
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 604239p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17251
-------------------------------------   ----- 
End-of-path arrival time (ps)           17251
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell71         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q         macrocell71    1250   1250  584757  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_33\/main_6  macrocell105  16001  17251  604239  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_33\/clock_0            macrocell105        0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_37\/main_6
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 604239p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17251
-------------------------------------   ----- 
End-of-path arrival time (ps)           17251
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell71         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q         macrocell71    1250   1250  584757  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_37\/main_6  macrocell109  16001  17251  604239  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_37\/clock_0            macrocell109        0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_40\/main_6
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 604239p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17251
-------------------------------------   ----- 
End-of-path arrival time (ps)           17251
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell71         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q         macrocell71    1250   1250  584757  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_40\/main_6  macrocell112  16001  17251  604239  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_40\/clock_0            macrocell112        0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_41\/main_6
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 604239p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17251
-------------------------------------   ----- 
End-of-path arrival time (ps)           17251
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell71         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q         macrocell71    1250   1250  584757  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_41\/main_6  macrocell113  16001  17251  604239  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_41\/clock_0            macrocell113        0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_29\/main_5
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 604304p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17186
-------------------------------------   ----- 
End-of-path arrival time (ps)           17186
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell70         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q         macrocell70    1250   1250  584904  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_29\/main_5  macrocell101  15936  17186  604304  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_29\/clock_0            macrocell101        0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_55\/main_5
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 604304p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17186
-------------------------------------   ----- 
End-of-path arrival time (ps)           17186
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell70         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q         macrocell70    1250   1250  584904  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_55\/main_5  macrocell127  15936  17186  604304  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_55\/clock_0            macrocell127        0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_56\/main_5
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 604304p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17186
-------------------------------------   ----- 
End-of-path arrival time (ps)           17186
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell70         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q         macrocell70    1250   1250  584904  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_56\/main_5  macrocell128  15936  17186  604304  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_56\/clock_0            macrocell128        0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_3\/main_6
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 604832p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16658
-------------------------------------   ----- 
End-of-path arrival time (ps)           16658
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell71         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q        macrocell71   1250   1250  584757  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_3\/main_6  macrocell75  15408  16658  604832  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_3\/clock_0             macrocell75         0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_4\/main_6
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 604832p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16658
-------------------------------------   ----- 
End-of-path arrival time (ps)           16658
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell71         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q        macrocell71   1250   1250  584757  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_4\/main_6  macrocell76  15408  16658  604832  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_4\/clock_0             macrocell76         0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_36\/main_6
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 604832p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16658
-------------------------------------   ----- 
End-of-path arrival time (ps)           16658
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell71         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q         macrocell71    1250   1250  584757  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_36\/main_6  macrocell108  15408  16658  604832  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_36\/clock_0            macrocell108        0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_13\/main_6
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 605645p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15845
-------------------------------------   ----- 
End-of-path arrival time (ps)           15845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell71         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q         macrocell71   1250   1250  584757  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_13\/main_6  macrocell85  14595  15845  605645  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_13\/clock_0            macrocell85         0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_51\/main_6
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 605645p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15845
-------------------------------------   ----- 
End-of-path arrival time (ps)           15845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell71         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q         macrocell71    1250   1250  584757  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_51\/main_6  macrocell123  14595  15845  605645  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_51\/clock_0            macrocell123        0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_63\/main_6
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 605645p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15845
-------------------------------------   ----- 
End-of-path arrival time (ps)           15845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell71         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q         macrocell71    1250   1250  584757  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_63\/main_6  macrocell135  14595  15845  605645  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_63\/clock_0            macrocell135        0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_0\/main_5
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 605713p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15777
-------------------------------------   ----- 
End-of-path arrival time (ps)           15777
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell70         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q        macrocell70   1250   1250  584904  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_0\/main_5  macrocell72  14527  15777  605713  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_0\/clock_0             macrocell72         0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_8\/main_5
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 605713p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15777
-------------------------------------   ----- 
End-of-path arrival time (ps)           15777
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell70         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q        macrocell70   1250   1250  584904  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_8\/main_5  macrocell80  14527  15777  605713  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_8\/clock_0             macrocell80         0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_50\/main_5
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 605713p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15777
-------------------------------------   ----- 
End-of-path arrival time (ps)           15777
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell70         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q         macrocell70    1250   1250  584904  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_50\/main_5  macrocell122  14527  15777  605713  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_50\/clock_0            macrocell122        0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_1\/main_5
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 605723p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15767
-------------------------------------   ----- 
End-of-path arrival time (ps)           15767
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell70         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q        macrocell70   1250   1250  584904  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_1\/main_5  macrocell73  14517  15767  605723  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_1\/clock_0             macrocell73         0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_2\/main_5
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 605723p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15767
-------------------------------------   ----- 
End-of-path arrival time (ps)           15767
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell70         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q        macrocell70   1250   1250  584904  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_2\/main_5  macrocell74  14517  15767  605723  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_2\/clock_0             macrocell74         0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_25\/main_5
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 605723p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15767
-------------------------------------   ----- 
End-of-path arrival time (ps)           15767
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell70         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q         macrocell70   1250   1250  584904  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_25\/main_5  macrocell97  14517  15767  605723  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_25\/clock_0            macrocell97         0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_9\/main_6
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 605794p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15696
-------------------------------------   ----- 
End-of-path arrival time (ps)           15696
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell71         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q        macrocell71   1250   1250  584757  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_9\/main_6  macrocell81  14446  15696  605794  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_9\/clock_0             macrocell81         0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_35\/main_6
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 605794p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15696
-------------------------------------   ----- 
End-of-path arrival time (ps)           15696
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell71         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q         macrocell71    1250   1250  584757  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_35\/main_6  macrocell107  14446  15696  605794  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_35\/clock_0            macrocell107        0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_52\/main_6
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 605794p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15696
-------------------------------------   ----- 
End-of-path arrival time (ps)           15696
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell71         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q         macrocell71    1250   1250  584757  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_52\/main_6  macrocell124  14446  15696  605794  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_52\/clock_0            macrocell124        0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:bSAR_SEQ:CtrlReg\/control_1
Path End       : \ADC_TS410:bSAR_SEQ:ChannelCounter\/enable
Capture Clock  : \ADC_TS410:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 605882p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -4060
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       620940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15058
-------------------------------------   ----- 
End-of-path arrival time (ps)           15058
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:bSAR_SEQ:CtrlReg\/clock                         controlcell1        0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:bSAR_SEQ:CtrlReg\/control_1      controlcell1   1210   1210  605882  RISE       1
\ADC_TS410:bSAR_SEQ:cnt_enable\/main_1      macrocell23    7574   8784  605882  RISE       1
\ADC_TS410:bSAR_SEQ:cnt_enable\/q           macrocell23    3350  12134  605882  RISE       1
\ADC_TS410:bSAR_SEQ:ChannelCounter\/enable  count7cell     2924  15058  605882  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:bSAR_SEQ:ChannelCounter\/clock                  count7cell          0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_7\/main_4
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 605921p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15569
-------------------------------------   ----- 
End-of-path arrival time (ps)           15569
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell69         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q        macrocell69   1250   1250  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_7\/main_4  macrocell79  14319  15569  605921  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_7\/clock_0             macrocell79         0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_18\/main_4
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 605921p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15569
-------------------------------------   ----- 
End-of-path arrival time (ps)           15569
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell69         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q         macrocell69   1250   1250  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_18\/main_4  macrocell90  14319  15569  605921  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_18\/clock_0            macrocell90         0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_54\/main_4
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 605921p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15569
-------------------------------------   ----- 
End-of-path arrival time (ps)           15569
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell69         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q         macrocell69    1250   1250  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_54\/main_4  macrocell126  14319  15569  605921  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_54\/clock_0            macrocell126        0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_10\/main_6
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 605975p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15515
-------------------------------------   ----- 
End-of-path arrival time (ps)           15515
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell71         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q         macrocell71   1250   1250  584757  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_10\/main_6  macrocell82  14265  15515  605975  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_10\/clock_0            macrocell82         0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_30\/main_6
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 605975p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15515
-------------------------------------   ----- 
End-of-path arrival time (ps)           15515
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell71         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q         macrocell71    1250   1250  584757  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_30\/main_6  macrocell102  14265  15515  605975  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_30\/clock_0            macrocell102        0      0  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_42\/main_6
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 605975p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15515
-------------------------------------   ----- 
End-of-path arrival time (ps)           15515
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell71         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q         macrocell71    1250   1250  584757  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_42\/main_6  macrocell114  14265  15515  605975  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_42\/clock_0            macrocell114        0      0  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_28\/main_6
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 606204p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15286
-------------------------------------   ----- 
End-of-path arrival time (ps)           15286
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell71         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q         macrocell71    1250   1250  584757  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_28\/main_6  macrocell100  14036  15286  606204  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_28\/clock_0            macrocell100        0      0  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_38\/main_6
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 606204p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15286
-------------------------------------   ----- 
End-of-path arrival time (ps)           15286
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell71         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q         macrocell71    1250   1250  584757  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_38\/main_6  macrocell110  14036  15286  606204  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_38\/clock_0            macrocell110        0      0  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_61\/main_6
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 606204p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15286
-------------------------------------   ----- 
End-of-path arrival time (ps)           15286
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell71         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q         macrocell71    1250   1250  584757  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_61\/main_6  macrocell133  14036  15286  606204  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_61\/clock_0            macrocell133        0      0  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_62\/main_6
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 606204p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15286
-------------------------------------   ----- 
End-of-path arrival time (ps)           15286
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell71         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q         macrocell71    1250   1250  584757  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_62\/main_6  macrocell134  14036  15286  606204  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_62\/clock_0            macrocell134        0      0  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_7\/main_1
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 606432p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15058
-------------------------------------   ----- 
End-of-path arrival time (ps)           15058
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell66         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q        macrocell66   1250   1250  580499  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_7\/main_1  macrocell79  13808  15058  606432  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_7\/clock_0             macrocell79         0      0  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_18\/main_1
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 606432p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15058
-------------------------------------   ----- 
End-of-path arrival time (ps)           15058
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell66         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q         macrocell66   1250   1250  580499  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_18\/main_1  macrocell90  13808  15058  606432  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_18\/clock_0            macrocell90         0      0  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_54\/main_1
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 606432p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15058
-------------------------------------   ----- 
End-of-path arrival time (ps)           15058
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell66         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q         macrocell66    1250   1250  580499  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_54\/main_1  macrocell126  13808  15058  606432  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_54\/clock_0            macrocell126        0      0  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_5\/main_5
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 606663p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14827
-------------------------------------   ----- 
End-of-path arrival time (ps)           14827
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell70         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q        macrocell70   1250   1250  584904  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_5\/main_5  macrocell77  13577  14827  606663  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_5\/clock_0             macrocell77         0      0  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_12\/main_5
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 606663p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14827
-------------------------------------   ----- 
End-of-path arrival time (ps)           14827
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell70         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q         macrocell70   1250   1250  584904  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_12\/main_5  macrocell84  13577  14827  606663  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_12\/clock_0            macrocell84         0      0  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_46\/main_5
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 606663p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14827
-------------------------------------   ----- 
End-of-path arrival time (ps)           14827
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell70         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q         macrocell70    1250   1250  584904  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_46\/main_5  macrocell118  13577  14827  606663  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_46\/clock_0            macrocell118        0      0  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_47\/main_5
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 606663p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14827
-------------------------------------   ----- 
End-of-path arrival time (ps)           14827
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell70         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q         macrocell70    1250   1250  584904  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_47\/main_5  macrocell119  13577  14827  606663  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_47\/clock_0            macrocell119        0      0  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_9\/main_5
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 606778p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14712
-------------------------------------   ----- 
End-of-path arrival time (ps)           14712
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell70         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q        macrocell70   1250   1250  584904  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_9\/main_5  macrocell81  13462  14712  606778  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_9\/clock_0             macrocell81         0      0  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_35\/main_5
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 606778p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14712
-------------------------------------   ----- 
End-of-path arrival time (ps)           14712
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell70         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q         macrocell70    1250   1250  584904  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_35\/main_5  macrocell107  13462  14712  606778  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_35\/clock_0            macrocell107        0      0  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_52\/main_5
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 606778p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14712
-------------------------------------   ----- 
End-of-path arrival time (ps)           14712
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell70         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q         macrocell70    1250   1250  584904  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_52\/main_5  macrocell124  13462  14712  606778  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_52\/clock_0            macrocell124        0      0  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_7\/main_2
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 606793p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14697
-------------------------------------   ----- 
End-of-path arrival time (ps)           14697
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell67         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q        macrocell67   1250   1250  580783  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_7\/main_2  macrocell79  13447  14697  606793  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_7\/clock_0             macrocell79         0      0  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_18\/main_2
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 606793p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14697
-------------------------------------   ----- 
End-of-path arrival time (ps)           14697
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell67         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q         macrocell67   1250   1250  580783  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_18\/main_2  macrocell90  13447  14697  606793  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_18\/clock_0            macrocell90         0      0  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_54\/main_2
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 606793p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14697
-------------------------------------   ----- 
End-of-path arrival time (ps)           14697
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell67         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q         macrocell67    1250   1250  580783  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_54\/main_2  macrocell126  13447  14697  606793  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_54\/clock_0            macrocell126        0      0  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_17\/main_4
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 606945p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14545
-------------------------------------   ----- 
End-of-path arrival time (ps)           14545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell69         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q         macrocell69   1250   1250  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_17\/main_4  macrocell89  13295  14545  606945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_17\/clock_0            macrocell89         0      0  RISE       1



++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_31\/main_4
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 606945p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14545
-------------------------------------   ----- 
End-of-path arrival time (ps)           14545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell69         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q         macrocell69    1250   1250  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_31\/main_4  macrocell103  13295  14545  606945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_31\/clock_0            macrocell103        0      0  RISE       1



++++ Path 288 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_60\/main_4
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 606945p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14545
-------------------------------------   ----- 
End-of-path arrival time (ps)           14545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell69         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q         macrocell69    1250   1250  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_60\/main_4  macrocell132  13295  14545  606945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_60\/clock_0            macrocell132        0      0  RISE       1



++++ Path 289 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_22\/main_4
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 606949p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14541
-------------------------------------   ----- 
End-of-path arrival time (ps)           14541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell69         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q         macrocell69   1250   1250  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_22\/main_4  macrocell94  13291  14541  606949  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_22\/clock_0            macrocell94         0      0  RISE       1



++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_59\/main_4
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 606949p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14541
-------------------------------------   ----- 
End-of-path arrival time (ps)           14541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell69         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q         macrocell69    1250   1250  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_59\/main_4  macrocell131  13291  14541  606949  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_59\/clock_0            macrocell131        0      0  RISE       1



++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_32\/main_2
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 607544p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13946
-------------------------------------   ----- 
End-of-path arrival time (ps)           13946
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell67         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q         macrocell67    1250   1250  580783  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_32\/main_2  macrocell104  12696  13946  607544  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_32\/clock_0            macrocell104        0      0  RISE       1



++++ Path 292 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_44\/main_2
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 607555p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13935
-------------------------------------   ----- 
End-of-path arrival time (ps)           13935
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell67         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q         macrocell67    1250   1250  580783  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_44\/main_2  macrocell116  12685  13935  607555  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_44\/clock_0            macrocell116        0      0  RISE       1



++++ Path 293 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_45\/main_2
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 607555p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13935
-------------------------------------   ----- 
End-of-path arrival time (ps)           13935
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell67         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q         macrocell67    1250   1250  580783  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_45\/main_2  macrocell117  12685  13935  607555  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_45\/clock_0            macrocell117        0      0  RISE       1



++++ Path 294 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_58\/main_2
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 607555p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13935
-------------------------------------   ----- 
End-of-path arrival time (ps)           13935
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell67         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q         macrocell67    1250   1250  580783  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_58\/main_2  macrocell130  12685  13935  607555  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_58\/clock_0            macrocell130        0      0  RISE       1



++++ Path 295 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_21\/main_1
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 607814p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13676
-------------------------------------   ----- 
End-of-path arrival time (ps)           13676
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell66         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q         macrocell66   1250   1250  580499  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_21\/main_1  macrocell93  12426  13676  607814  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_21\/clock_0            macrocell93         0      0  RISE       1



++++ Path 296 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_34\/main_1
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 607814p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13676
-------------------------------------   ----- 
End-of-path arrival time (ps)           13676
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell66         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q         macrocell66    1250   1250  580499  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_34\/main_1  macrocell106  12426  13676  607814  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_34\/clock_0            macrocell106        0      0  RISE       1



++++ Path 297 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_48\/main_1
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 607814p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13676
-------------------------------------   ----- 
End-of-path arrival time (ps)           13676
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell66         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q         macrocell66    1250   1250  580499  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_48\/main_1  macrocell120  12426  13676  607814  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_48\/clock_0            macrocell120        0      0  RISE       1



++++ Path 298 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_33\/main_5
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 607890p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13600
-------------------------------------   ----- 
End-of-path arrival time (ps)           13600
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell70         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q         macrocell70    1250   1250  584904  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_33\/main_5  macrocell105  12350  13600  607890  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_33\/clock_0            macrocell105        0      0  RISE       1



++++ Path 299 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_37\/main_5
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 607890p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13600
-------------------------------------   ----- 
End-of-path arrival time (ps)           13600
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell70         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q         macrocell70    1250   1250  584904  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_37\/main_5  macrocell109  12350  13600  607890  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_37\/clock_0            macrocell109        0      0  RISE       1



++++ Path 300 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_40\/main_5
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 607890p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13600
-------------------------------------   ----- 
End-of-path arrival time (ps)           13600
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell70         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q         macrocell70    1250   1250  584904  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_40\/main_5  macrocell112  12350  13600  607890  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_40\/clock_0            macrocell112        0      0  RISE       1



++++ Path 301 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_41\/main_5
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 607890p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13600
-------------------------------------   ----- 
End-of-path arrival time (ps)           13600
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell70         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q         macrocell70    1250   1250  584904  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_41\/main_5  macrocell113  12350  13600  607890  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_41\/clock_0            macrocell113        0      0  RISE       1



++++ Path 302 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_11\/main_4
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 608030p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13460
-------------------------------------   ----- 
End-of-path arrival time (ps)           13460
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell69         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q         macrocell69   1250   1250  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_11\/main_4  macrocell83  12210  13460  608030  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_11\/clock_0            macrocell83         0      0  RISE       1



++++ Path 303 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_14\/main_4
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 608030p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13460
-------------------------------------   ----- 
End-of-path arrival time (ps)           13460
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell69         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q         macrocell69   1250   1250  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_14\/main_4  macrocell86  12210  13460  608030  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_14\/clock_0            macrocell86         0      0  RISE       1



++++ Path 304 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_49\/main_4
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 608030p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13460
-------------------------------------   ----- 
End-of-path arrival time (ps)           13460
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell69         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q         macrocell69    1250   1250  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_49\/main_4  macrocell121  12210  13460  608030  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_49\/clock_0            macrocell121        0      0  RISE       1



++++ Path 305 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_15\/main_4
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 608045p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13445
-------------------------------------   ----- 
End-of-path arrival time (ps)           13445
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell69         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q         macrocell69   1250   1250  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_15\/main_4  macrocell87  12195  13445  608045  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_15\/clock_0            macrocell87         0      0  RISE       1



++++ Path 306 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_20\/main_4
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 608045p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13445
-------------------------------------   ----- 
End-of-path arrival time (ps)           13445
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell69         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q         macrocell69   1250   1250  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_20\/main_4  macrocell92  12195  13445  608045  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_20\/clock_0            macrocell92         0      0  RISE       1



++++ Path 307 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_23\/main_4
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 608045p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13445
-------------------------------------   ----- 
End-of-path arrival time (ps)           13445
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell69         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q         macrocell69   1250   1250  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_23\/main_4  macrocell95  12195  13445  608045  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_23\/clock_0            macrocell95         0      0  RISE       1



++++ Path 308 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_27\/main_4
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 608045p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13445
-------------------------------------   ----- 
End-of-path arrival time (ps)           13445
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell69         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q         macrocell69   1250   1250  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_27\/main_4  macrocell99  12195  13445  608045  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_27\/clock_0            macrocell99         0      0  RISE       1



++++ Path 309 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_17\/main_1
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 608074p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13416
-------------------------------------   ----- 
End-of-path arrival time (ps)           13416
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell66         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q         macrocell66   1250   1250  580499  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_17\/main_1  macrocell89  12166  13416  608074  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_17\/clock_0            macrocell89         0      0  RISE       1



++++ Path 310 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_31\/main_1
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 608074p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13416
-------------------------------------   ----- 
End-of-path arrival time (ps)           13416
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell66         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q         macrocell66    1250   1250  580499  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_31\/main_1  macrocell103  12166  13416  608074  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_31\/clock_0            macrocell103        0      0  RISE       1



++++ Path 311 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_60\/main_1
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 608074p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13416
-------------------------------------   ----- 
End-of-path arrival time (ps)           13416
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell66         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q         macrocell66    1250   1250  580499  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_60\/main_1  macrocell132  12166  13416  608074  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_60\/clock_0            macrocell132        0      0  RISE       1



++++ Path 312 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_22\/main_1
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 608076p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13414
-------------------------------------   ----- 
End-of-path arrival time (ps)           13414
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell66         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q         macrocell66   1250   1250  580499  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_22\/main_1  macrocell94  12164  13414  608076  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_22\/clock_0            macrocell94         0      0  RISE       1



++++ Path 313 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_59\/main_1
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 608076p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13414
-------------------------------------   ----- 
End-of-path arrival time (ps)           13414
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell66         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q         macrocell66    1250   1250  580499  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_59\/main_1  macrocell131  12164  13414  608076  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_59\/clock_0            macrocell131        0      0  RISE       1



++++ Path 314 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_15\/main_1
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 608198p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13292
-------------------------------------   ----- 
End-of-path arrival time (ps)           13292
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell66         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q         macrocell66   1250   1250  580499  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_15\/main_1  macrocell87  12042  13292  608198  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_15\/clock_0            macrocell87         0      0  RISE       1



++++ Path 315 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_20\/main_1
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 608198p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13292
-------------------------------------   ----- 
End-of-path arrival time (ps)           13292
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell66         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q         macrocell66   1250   1250  580499  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_20\/main_1  macrocell92  12042  13292  608198  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_20\/clock_0            macrocell92         0      0  RISE       1



++++ Path 316 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_23\/main_1
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 608198p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13292
-------------------------------------   ----- 
End-of-path arrival time (ps)           13292
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell66         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q         macrocell66   1250   1250  580499  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_23\/main_1  macrocell95  12042  13292  608198  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_23\/clock_0            macrocell95         0      0  RISE       1



++++ Path 317 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_27\/main_1
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 608198p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13292
-------------------------------------   ----- 
End-of-path arrival time (ps)           13292
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell66         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q         macrocell66   1250   1250  580499  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_27\/main_1  macrocell99  12042  13292  608198  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_27\/clock_0            macrocell99         0      0  RISE       1



++++ Path 318 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_16\/main_2
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 608290p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13200
-------------------------------------   ----- 
End-of-path arrival time (ps)           13200
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell67         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q         macrocell67   1250   1250  580783  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_16\/main_2  macrocell88  11950  13200  608290  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_16\/clock_0            macrocell88         0      0  RISE       1



++++ Path 319 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_39\/main_2
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 608290p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13200
-------------------------------------   ----- 
End-of-path arrival time (ps)           13200
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell67         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q         macrocell67    1250   1250  580783  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_39\/main_2  macrocell111  11950  13200  608290  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_39\/clock_0            macrocell111        0      0  RISE       1



++++ Path 320 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_43\/main_2
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 608290p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13200
-------------------------------------   ----- 
End-of-path arrival time (ps)           13200
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell67         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q         macrocell67    1250   1250  580783  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_43\/main_2  macrocell115  11950  13200  608290  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_43\/clock_0            macrocell115        0      0  RISE       1



++++ Path 321 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_17\/main_2
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 608443p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13047
-------------------------------------   ----- 
End-of-path arrival time (ps)           13047
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell67         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q         macrocell67   1250   1250  580783  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_17\/main_2  macrocell89  11797  13047  608443  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_17\/clock_0            macrocell89         0      0  RISE       1



++++ Path 322 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_31\/main_2
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 608443p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13047
-------------------------------------   ----- 
End-of-path arrival time (ps)           13047
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell67         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q         macrocell67    1250   1250  580783  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_31\/main_2  macrocell103  11797  13047  608443  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_31\/clock_0            macrocell103        0      0  RISE       1



++++ Path 323 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_60\/main_2
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 608443p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13047
-------------------------------------   ----- 
End-of-path arrival time (ps)           13047
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell67         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q         macrocell67    1250   1250  580783  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_60\/main_2  macrocell132  11797  13047  608443  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_60\/clock_0            macrocell132        0      0  RISE       1



++++ Path 324 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_22\/main_2
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 608448p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13042
-------------------------------------   ----- 
End-of-path arrival time (ps)           13042
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell67         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q         macrocell67   1250   1250  580783  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_22\/main_2  macrocell94  11792  13042  608448  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_22\/clock_0            macrocell94         0      0  RISE       1



++++ Path 325 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_59\/main_2
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 608448p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13042
-------------------------------------   ----- 
End-of-path arrival time (ps)           13042
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell67         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q         macrocell67    1250   1250  580783  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_59\/main_2  macrocell131  11792  13042  608448  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_59\/clock_0            macrocell131        0      0  RISE       1



++++ Path 326 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_19\/main_2
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 608559p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12931
-------------------------------------   ----- 
End-of-path arrival time (ps)           12931
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell67         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q         macrocell67   1250   1250  580783  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_19\/main_2  macrocell91  11681  12931  608559  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_19\/clock_0            macrocell91         0      0  RISE       1



++++ Path 327 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_24\/main_2
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 608559p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12931
-------------------------------------   ----- 
End-of-path arrival time (ps)           12931
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell67         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q         macrocell67   1250   1250  580783  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_24\/main_2  macrocell96  11681  12931  608559  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_24\/clock_0            macrocell96         0      0  RISE       1



++++ Path 328 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_7\/main_3
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 608731p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12759
-------------------------------------   ----- 
End-of-path arrival time (ps)           12759
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell68         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q        macrocell68   1250   1250  582771  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_7\/main_3  macrocell79  11509  12759  608731  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_7\/clock_0             macrocell79         0      0  RISE       1



++++ Path 329 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_18\/main_3
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 608731p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12759
-------------------------------------   ----- 
End-of-path arrival time (ps)           12759
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell68         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q         macrocell68   1250   1250  582771  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_18\/main_3  macrocell90  11509  12759  608731  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_18\/clock_0            macrocell90         0      0  RISE       1



++++ Path 330 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_54\/main_3
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 608731p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12759
-------------------------------------   ----- 
End-of-path arrival time (ps)           12759
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell68         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q         macrocell68    1250   1250  582771  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_54\/main_3  macrocell126  11509  12759  608731  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_54\/clock_0            macrocell126        0      0  RISE       1



++++ Path 331 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_6\/main_1
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 608750p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12740
-------------------------------------   ----- 
End-of-path arrival time (ps)           12740
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell66         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q        macrocell66   1250   1250  580499  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_6\/main_1  macrocell78  11490  12740  608750  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_6\/clock_0             macrocell78         0      0  RISE       1



++++ Path 332 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_26\/main_1
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 608750p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12740
-------------------------------------   ----- 
End-of-path arrival time (ps)           12740
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell66         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q         macrocell66   1250   1250  580499  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_26\/main_1  macrocell98  11490  12740  608750  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_26\/clock_0            macrocell98         0      0  RISE       1



++++ Path 333 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_53\/main_1
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 608750p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12740
-------------------------------------   ----- 
End-of-path arrival time (ps)           12740
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell66         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q         macrocell66    1250   1250  580499  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_53\/main_1  macrocell125  11490  12740  608750  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_53\/clock_0            macrocell125        0      0  RISE       1



++++ Path 334 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_57\/main_1
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 608750p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12740
-------------------------------------   ----- 
End-of-path arrival time (ps)           12740
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell66         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q         macrocell66    1250   1250  580499  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_57\/main_1  macrocell129  11490  12740  608750  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_57\/clock_0            macrocell129        0      0  RISE       1



++++ Path 335 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_28\/main_5
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 608768p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12722
-------------------------------------   ----- 
End-of-path arrival time (ps)           12722
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell70         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q         macrocell70    1250   1250  584904  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_28\/main_5  macrocell100  11472  12722  608768  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_28\/clock_0            macrocell100        0      0  RISE       1



++++ Path 336 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_38\/main_5
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 608768p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12722
-------------------------------------   ----- 
End-of-path arrival time (ps)           12722
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell70         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q         macrocell70    1250   1250  584904  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_38\/main_5  macrocell110  11472  12722  608768  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_38\/clock_0            macrocell110        0      0  RISE       1



++++ Path 337 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_61\/main_5
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 608768p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12722
-------------------------------------   ----- 
End-of-path arrival time (ps)           12722
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell70         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q         macrocell70    1250   1250  584904  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_61\/main_5  macrocell133  11472  12722  608768  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_61\/clock_0            macrocell133        0      0  RISE       1



++++ Path 338 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_62\/main_5
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 608768p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12722
-------------------------------------   ----- 
End-of-path arrival time (ps)           12722
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell70         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q         macrocell70    1250   1250  584904  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_62\/main_5  macrocell134  11472  12722  608768  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_62\/clock_0            macrocell134        0      0  RISE       1



++++ Path 339 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_3\/main_5
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 608769p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12721
-------------------------------------   ----- 
End-of-path arrival time (ps)           12721
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell70         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q        macrocell70   1250   1250  584904  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_3\/main_5  macrocell75  11471  12721  608769  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_3\/clock_0             macrocell75         0      0  RISE       1



++++ Path 340 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_4\/main_5
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 608769p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12721
-------------------------------------   ----- 
End-of-path arrival time (ps)           12721
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell70         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q        macrocell70   1250   1250  584904  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_4\/main_5  macrocell76  11471  12721  608769  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_4\/clock_0             macrocell76         0      0  RISE       1



++++ Path 341 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_36\/main_5
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 608769p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12721
-------------------------------------   ----- 
End-of-path arrival time (ps)           12721
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell70         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q         macrocell70    1250   1250  584904  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_36\/main_5  macrocell108  11471  12721  608769  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_36\/clock_0            macrocell108        0      0  RISE       1



++++ Path 342 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_29\/main_2
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 608844p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12646
-------------------------------------   ----- 
End-of-path arrival time (ps)           12646
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell67         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q         macrocell67    1250   1250  580783  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_29\/main_2  macrocell101  11396  12646  608844  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_29\/clock_0            macrocell101        0      0  RISE       1



++++ Path 343 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_55\/main_2
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 608844p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12646
-------------------------------------   ----- 
End-of-path arrival time (ps)           12646
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell67         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q         macrocell67    1250   1250  580783  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_55\/main_2  macrocell127  11396  12646  608844  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_55\/clock_0            macrocell127        0      0  RISE       1



++++ Path 344 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_56\/main_2
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 608844p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12646
-------------------------------------   ----- 
End-of-path arrival time (ps)           12646
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell67         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q         macrocell67    1250   1250  580783  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_56\/main_2  macrocell128  11396  12646  608844  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_56\/clock_0            macrocell128        0      0  RISE       1



++++ Path 345 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_5\/main_1
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 609124p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12366
-------------------------------------   ----- 
End-of-path arrival time (ps)           12366
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell66         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q        macrocell66   1250   1250  580499  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_5\/main_1  macrocell77  11116  12366  609124  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_5\/clock_0             macrocell77         0      0  RISE       1



++++ Path 346 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_12\/main_1
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 609124p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12366
-------------------------------------   ----- 
End-of-path arrival time (ps)           12366
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell66         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q         macrocell66   1250   1250  580499  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_12\/main_1  macrocell84  11116  12366  609124  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_12\/clock_0            macrocell84         0      0  RISE       1



++++ Path 347 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_46\/main_1
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 609124p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12366
-------------------------------------   ----- 
End-of-path arrival time (ps)           12366
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell66         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q         macrocell66    1250   1250  580499  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_46\/main_1  macrocell118  11116  12366  609124  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_46\/clock_0            macrocell118        0      0  RISE       1



++++ Path 348 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_47\/main_1
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 609124p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12366
-------------------------------------   ----- 
End-of-path arrival time (ps)           12366
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell66         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q         macrocell66    1250   1250  580499  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_47\/main_1  macrocell119  11116  12366  609124  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_47\/clock_0            macrocell119        0      0  RISE       1



++++ Path 349 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_11\/main_1
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 609158p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12332
-------------------------------------   ----- 
End-of-path arrival time (ps)           12332
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell66         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q         macrocell66   1250   1250  580499  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_11\/main_1  macrocell83  11082  12332  609158  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_11\/clock_0            macrocell83         0      0  RISE       1



++++ Path 350 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_14\/main_1
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 609158p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12332
-------------------------------------   ----- 
End-of-path arrival time (ps)           12332
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell66         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q         macrocell66   1250   1250  580499  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_14\/main_1  macrocell86  11082  12332  609158  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_14\/clock_0            macrocell86         0      0  RISE       1



++++ Path 351 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_49\/main_1
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 609158p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12332
-------------------------------------   ----- 
End-of-path arrival time (ps)           12332
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell66         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q         macrocell66    1250   1250  580499  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_49\/main_1  macrocell121  11082  12332  609158  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_49\/clock_0            macrocell121        0      0  RISE       1



++++ Path 352 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_15\/main_2
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 609353p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12137
-------------------------------------   ----- 
End-of-path arrival time (ps)           12137
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell67         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q         macrocell67   1250   1250  580783  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_15\/main_2  macrocell87  10887  12137  609353  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_15\/clock_0            macrocell87         0      0  RISE       1



++++ Path 353 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_20\/main_2
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 609353p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12137
-------------------------------------   ----- 
End-of-path arrival time (ps)           12137
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell67         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q         macrocell67   1250   1250  580783  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_20\/main_2  macrocell92  10887  12137  609353  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_20\/clock_0            macrocell92         0      0  RISE       1



++++ Path 354 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_23\/main_2
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 609353p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12137
-------------------------------------   ----- 
End-of-path arrival time (ps)           12137
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell67         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q         macrocell67   1250   1250  580783  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_23\/main_2  macrocell95  10887  12137  609353  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_23\/clock_0            macrocell95         0      0  RISE       1



++++ Path 355 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_27\/main_2
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 609353p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12137
-------------------------------------   ----- 
End-of-path arrival time (ps)           12137
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell67         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q         macrocell67   1250   1250  580783  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_27\/main_2  macrocell99  10887  12137  609353  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_27\/clock_0            macrocell99         0      0  RISE       1



++++ Path 356 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_11\/main_2
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 609363p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12127
-------------------------------------   ----- 
End-of-path arrival time (ps)           12127
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell67         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q         macrocell67   1250   1250  580783  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_11\/main_2  macrocell83  10877  12127  609363  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_11\/clock_0            macrocell83         0      0  RISE       1



++++ Path 357 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_14\/main_2
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 609363p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12127
-------------------------------------   ----- 
End-of-path arrival time (ps)           12127
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell67         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q         macrocell67   1250   1250  580783  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_14\/main_2  macrocell86  10877  12127  609363  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_14\/clock_0            macrocell86         0      0  RISE       1



++++ Path 358 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_49\/main_2
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 609363p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12127
-------------------------------------   ----- 
End-of-path arrival time (ps)           12127
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell67         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q         macrocell67    1250   1250  580783  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_49\/main_2  macrocell121  10877  12127  609363  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_49\/clock_0            macrocell121        0      0  RISE       1



++++ Path 359 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_29\/main_1
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 609402p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12088
-------------------------------------   ----- 
End-of-path arrival time (ps)           12088
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell66         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q         macrocell66    1250   1250  580499  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_29\/main_1  macrocell101  10838  12088  609402  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_29\/clock_0            macrocell101        0      0  RISE       1



++++ Path 360 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_55\/main_1
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 609402p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12088
-------------------------------------   ----- 
End-of-path arrival time (ps)           12088
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell66         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q         macrocell66    1250   1250  580499  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_55\/main_1  macrocell127  10838  12088  609402  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_55\/clock_0            macrocell127        0      0  RISE       1



++++ Path 361 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_56\/main_1
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 609402p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12088
-------------------------------------   ----- 
End-of-path arrival time (ps)           12088
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell66         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q         macrocell66    1250   1250  580499  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_56\/main_1  macrocell128  10838  12088  609402  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_56\/clock_0            macrocell128        0      0  RISE       1



++++ Path 362 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_16\/main_1
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 609437p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12053
-------------------------------------   ----- 
End-of-path arrival time (ps)           12053
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell66         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q         macrocell66   1250   1250  580499  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_16\/main_1  macrocell88  10803  12053  609437  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_16\/clock_0            macrocell88         0      0  RISE       1



++++ Path 363 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_39\/main_1
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 609437p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12053
-------------------------------------   ----- 
End-of-path arrival time (ps)           12053
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell66         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q         macrocell66    1250   1250  580499  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_39\/main_1  macrocell111  10803  12053  609437  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_39\/clock_0            macrocell111        0      0  RISE       1



++++ Path 364 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_43\/main_1
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 609437p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12053
-------------------------------------   ----- 
End-of-path arrival time (ps)           12053
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell66         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q         macrocell66    1250   1250  580499  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_43\/main_1  macrocell115  10803  12053  609437  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_43\/clock_0            macrocell115        0      0  RISE       1



++++ Path 365 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_21\/main_4
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 609472p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12018
-------------------------------------   ----- 
End-of-path arrival time (ps)           12018
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell69         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q         macrocell69   1250   1250  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_21\/main_4  macrocell93  10768  12018  609472  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_21\/clock_0            macrocell93         0      0  RISE       1



++++ Path 366 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_34\/main_4
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 609472p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12018
-------------------------------------   ----- 
End-of-path arrival time (ps)           12018
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell69         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q         macrocell69    1250   1250  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_34\/main_4  macrocell106  10768  12018  609472  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_34\/clock_0            macrocell106        0      0  RISE       1



++++ Path 367 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_48\/main_4
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 609472p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12018
-------------------------------------   ----- 
End-of-path arrival time (ps)           12018
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell69         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q         macrocell69    1250   1250  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_48\/main_4  macrocell120  10768  12018  609472  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_48\/clock_0            macrocell120        0      0  RISE       1



++++ Path 368 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_6\/main_2
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 609495p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11995
-------------------------------------   ----- 
End-of-path arrival time (ps)           11995
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell67         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q        macrocell67   1250   1250  580783  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_6\/main_2  macrocell78  10745  11995  609495  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_6\/clock_0             macrocell78         0      0  RISE       1



++++ Path 369 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_26\/main_2
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 609495p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11995
-------------------------------------   ----- 
End-of-path arrival time (ps)           11995
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell67         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q         macrocell67   1250   1250  580783  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_26\/main_2  macrocell98  10745  11995  609495  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_26\/clock_0            macrocell98         0      0  RISE       1



++++ Path 370 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_53\/main_2
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 609495p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11995
-------------------------------------   ----- 
End-of-path arrival time (ps)           11995
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell67         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q         macrocell67    1250   1250  580783  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_53\/main_2  macrocell125  10745  11995  609495  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_53\/clock_0            macrocell125        0      0  RISE       1



++++ Path 371 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_57\/main_2
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 609495p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11995
-------------------------------------   ----- 
End-of-path arrival time (ps)           11995
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell67         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q         macrocell67    1250   1250  580783  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_57\/main_2  macrocell129  10745  11995  609495  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_57\/clock_0            macrocell129        0      0  RISE       1



++++ Path 372 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_6\/main_4
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 609539p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11951
-------------------------------------   ----- 
End-of-path arrival time (ps)           11951
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell69         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q        macrocell69   1250   1250  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_6\/main_4  macrocell78  10701  11951  609539  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_6\/clock_0             macrocell78         0      0  RISE       1



++++ Path 373 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_26\/main_4
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 609539p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11951
-------------------------------------   ----- 
End-of-path arrival time (ps)           11951
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell69         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q         macrocell69   1250   1250  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_26\/main_4  macrocell98  10701  11951  609539  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_26\/clock_0            macrocell98         0      0  RISE       1



++++ Path 374 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_53\/main_4
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 609539p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11951
-------------------------------------   ----- 
End-of-path arrival time (ps)           11951
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell69         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q         macrocell69    1250   1250  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_53\/main_4  macrocell125  10701  11951  609539  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_53\/clock_0            macrocell125        0      0  RISE       1



++++ Path 375 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_57\/main_4
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 609539p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11951
-------------------------------------   ----- 
End-of-path arrival time (ps)           11951
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell69         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q         macrocell69    1250   1250  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_57\/main_4  macrocell129  10701  11951  609539  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_57\/clock_0            macrocell129        0      0  RISE       1



++++ Path 376 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_10\/main_5
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 609580p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11910
-------------------------------------   ----- 
End-of-path arrival time (ps)           11910
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell70         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q         macrocell70   1250   1250  584904  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_10\/main_5  macrocell82  10660  11910  609580  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_10\/clock_0            macrocell82         0      0  RISE       1



++++ Path 377 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_30\/main_5
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 609580p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11910
-------------------------------------   ----- 
End-of-path arrival time (ps)           11910
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell70         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q         macrocell70    1250   1250  584904  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_30\/main_5  macrocell102  10660  11910  609580  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_30\/clock_0            macrocell102        0      0  RISE       1



++++ Path 378 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_42\/main_5
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 609580p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11910
-------------------------------------   ----- 
End-of-path arrival time (ps)           11910
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell70         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q         macrocell70    1250   1250  584904  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_42\/main_5  macrocell114  10660  11910  609580  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_42\/clock_0            macrocell114        0      0  RISE       1



++++ Path 379 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_13\/main_5
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 609590p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11900
-------------------------------------   ----- 
End-of-path arrival time (ps)           11900
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell70         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q         macrocell70   1250   1250  584904  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_13\/main_5  macrocell85  10650  11900  609590  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_13\/clock_0            macrocell85         0      0  RISE       1



++++ Path 380 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_51\/main_5
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 609590p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11900
-------------------------------------   ----- 
End-of-path arrival time (ps)           11900
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell70         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q         macrocell70    1250   1250  584904  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_51\/main_5  macrocell123  10650  11900  609590  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_51\/clock_0            macrocell123        0      0  RISE       1



++++ Path 381 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_63\/main_5
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 609590p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11900
-------------------------------------   ----- 
End-of-path arrival time (ps)           11900
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell70         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q         macrocell70    1250   1250  584904  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_63\/main_5  macrocell135  10650  11900  609590  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_63\/clock_0            macrocell135        0      0  RISE       1



++++ Path 382 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_5\/main_2
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 610228p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11262
-------------------------------------   ----- 
End-of-path arrival time (ps)           11262
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell67         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q        macrocell67   1250   1250  580783  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_5\/main_2  macrocell77  10012  11262  610228  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_5\/clock_0             macrocell77         0      0  RISE       1



++++ Path 383 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_12\/main_2
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 610228p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11262
-------------------------------------   ----- 
End-of-path arrival time (ps)           11262
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell67         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q         macrocell67   1250   1250  580783  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_12\/main_2  macrocell84  10012  11262  610228  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_12\/clock_0            macrocell84         0      0  RISE       1



++++ Path 384 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_46\/main_2
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 610228p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11262
-------------------------------------   ----- 
End-of-path arrival time (ps)           11262
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell67         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q         macrocell67    1250   1250  580783  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_46\/main_2  macrocell118  10012  11262  610228  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_46\/clock_0            macrocell118        0      0  RISE       1



++++ Path 385 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_47\/main_2
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 610228p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11262
-------------------------------------   ----- 
End-of-path arrival time (ps)           11262
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell67         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q         macrocell67    1250   1250  580783  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_47\/main_2  macrocell119  10012  11262  610228  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_47\/clock_0            macrocell119        0      0  RISE       1



++++ Path 386 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_32\/main_3
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 610294p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11196
-------------------------------------   ----- 
End-of-path arrival time (ps)           11196
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell68         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q         macrocell68    1250   1250  582771  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_32\/main_3  macrocell104   9946  11196  610294  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_32\/clock_0            macrocell104        0      0  RISE       1



++++ Path 387 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_44\/main_3
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 610307p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11183
-------------------------------------   ----- 
End-of-path arrival time (ps)           11183
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell68         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q         macrocell68    1250   1250  582771  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_44\/main_3  macrocell116   9933  11183  610307  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_44\/clock_0            macrocell116        0      0  RISE       1



++++ Path 388 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_45\/main_3
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 610307p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11183
-------------------------------------   ----- 
End-of-path arrival time (ps)           11183
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell68         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q         macrocell68    1250   1250  582771  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_45\/main_3  macrocell117   9933  11183  610307  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_45\/clock_0            macrocell117        0      0  RISE       1



++++ Path 389 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_58\/main_3
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 610307p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11183
-------------------------------------   ----- 
End-of-path arrival time (ps)           11183
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell68         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q         macrocell68    1250   1250  582771  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_58\/main_3  macrocell130   9933  11183  610307  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_58\/clock_0            macrocell130        0      0  RISE       1



++++ Path 390 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_16\/main_4
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 610364p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11126
-------------------------------------   ----- 
End-of-path arrival time (ps)           11126
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell69         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q         macrocell69   1250   1250  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_16\/main_4  macrocell88   9876  11126  610364  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_16\/clock_0            macrocell88         0      0  RISE       1



++++ Path 391 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_39\/main_4
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 610364p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11126
-------------------------------------   ----- 
End-of-path arrival time (ps)           11126
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell69         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q         macrocell69    1250   1250  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_39\/main_4  macrocell111   9876  11126  610364  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_39\/clock_0            macrocell111        0      0  RISE       1



++++ Path 392 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_43\/main_4
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 610364p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11126
-------------------------------------   ----- 
End-of-path arrival time (ps)           11126
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell69         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q         macrocell69    1250   1250  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_43\/main_4  macrocell115   9876  11126  610364  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_43\/clock_0            macrocell115        0      0  RISE       1



++++ Path 393 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_17\/main_3
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 610379p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11111
-------------------------------------   ----- 
End-of-path arrival time (ps)           11111
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell68         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q         macrocell68   1250   1250  582771  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_17\/main_3  macrocell89   9861  11111  610379  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_17\/clock_0            macrocell89         0      0  RISE       1



++++ Path 394 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_31\/main_3
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 610379p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11111
-------------------------------------   ----- 
End-of-path arrival time (ps)           11111
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell68         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q         macrocell68    1250   1250  582771  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_31\/main_3  macrocell103   9861  11111  610379  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_31\/clock_0            macrocell103        0      0  RISE       1



++++ Path 395 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_60\/main_3
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 610379p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11111
-------------------------------------   ----- 
End-of-path arrival time (ps)           11111
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell68         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q         macrocell68    1250   1250  582771  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_60\/main_3  macrocell132   9861  11111  610379  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_60\/clock_0            macrocell132        0      0  RISE       1



++++ Path 396 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_22\/main_3
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 610383p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11107
-------------------------------------   ----- 
End-of-path arrival time (ps)           11107
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell68         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q         macrocell68   1250   1250  582771  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_22\/main_3  macrocell94   9857  11107  610383  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_22\/clock_0            macrocell94         0      0  RISE       1



++++ Path 397 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_59\/main_3
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 610383p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11107
-------------------------------------   ----- 
End-of-path arrival time (ps)           11107
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell68         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q         macrocell68    1250   1250  582771  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_59\/main_3  macrocell131   9857  11107  610383  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_59\/clock_0            macrocell131        0      0  RISE       1



++++ Path 398 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_7\/main_5
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 610493p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10997
-------------------------------------   ----- 
End-of-path arrival time (ps)           10997
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell70         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q        macrocell70   1250   1250  584904  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_7\/main_5  macrocell79   9747  10997  610493  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_7\/clock_0             macrocell79         0      0  RISE       1



++++ Path 399 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_18\/main_5
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 610493p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10997
-------------------------------------   ----- 
End-of-path arrival time (ps)           10997
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell70         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q         macrocell70   1250   1250  584904  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_18\/main_5  macrocell90   9747  10997  610493  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_18\/clock_0            macrocell90         0      0  RISE       1



++++ Path 400 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_54\/main_5
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 610493p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10997
-------------------------------------   ----- 
End-of-path arrival time (ps)           10997
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell70         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q         macrocell70    1250   1250  584904  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_54\/main_5  macrocell126   9747  10997  610493  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_54\/clock_0            macrocell126        0      0  RISE       1



++++ Path 401 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_19\/main_3
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 610579p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10911
-------------------------------------   ----- 
End-of-path arrival time (ps)           10911
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell68         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q         macrocell68   1250   1250  582771  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_19\/main_3  macrocell91   9661  10911  610579  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_19\/clock_0            macrocell91         0      0  RISE       1



++++ Path 402 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_24\/main_3
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 610579p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10911
-------------------------------------   ----- 
End-of-path arrival time (ps)           10911
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell68         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q         macrocell68   1250   1250  582771  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_24\/main_3  macrocell96   9661  10911  610579  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_24\/clock_0            macrocell96         0      0  RISE       1



++++ Path 403 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_32\/main_4
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 610857p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10633
-------------------------------------   ----- 
End-of-path arrival time (ps)           10633
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell69         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q         macrocell69    1250   1250  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_32\/main_4  macrocell104   9383  10633  610857  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_32\/clock_0            macrocell104        0      0  RISE       1



++++ Path 404 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_44\/main_4
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 610871p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10619
-------------------------------------   ----- 
End-of-path arrival time (ps)           10619
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell69         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q         macrocell69    1250   1250  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_44\/main_4  macrocell116   9369  10619  610871  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_44\/clock_0            macrocell116        0      0  RISE       1



++++ Path 405 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_45\/main_4
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 610871p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10619
-------------------------------------   ----- 
End-of-path arrival time (ps)           10619
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell69         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q         macrocell69    1250   1250  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_45\/main_4  macrocell117   9369  10619  610871  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_45\/clock_0            macrocell117        0      0  RISE       1



++++ Path 406 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_58\/main_4
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 610871p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10619
-------------------------------------   ----- 
End-of-path arrival time (ps)           10619
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell69         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q         macrocell69    1250   1250  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_58\/main_4  macrocell130   9369  10619  610871  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_58\/clock_0            macrocell130        0      0  RISE       1



++++ Path 407 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_19\/main_1
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 610922p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10568
-------------------------------------   ----- 
End-of-path arrival time (ps)           10568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell66         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q         macrocell66   1250   1250  580499  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_19\/main_1  macrocell91   9318  10568  610922  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_19\/clock_0            macrocell91         0      0  RISE       1



++++ Path 408 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_24\/main_1
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 610922p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10568
-------------------------------------   ----- 
End-of-path arrival time (ps)           10568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell66         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q         macrocell66   1250   1250  580499  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_24\/main_1  macrocell96   9318  10568  610922  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_24\/clock_0            macrocell96         0      0  RISE       1



++++ Path 409 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_29\/main_4
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 610932p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10558
-------------------------------------   ----- 
End-of-path arrival time (ps)           10558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell69         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q         macrocell69    1250   1250  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_29\/main_4  macrocell101   9308  10558  610932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_29\/clock_0            macrocell101        0      0  RISE       1



++++ Path 410 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_55\/main_4
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 610932p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10558
-------------------------------------   ----- 
End-of-path arrival time (ps)           10558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell69         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q         macrocell69    1250   1250  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_55\/main_4  macrocell127   9308  10558  610932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_55\/clock_0            macrocell127        0      0  RISE       1



++++ Path 411 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_56\/main_4
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 610932p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10558
-------------------------------------   ----- 
End-of-path arrival time (ps)           10558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell69         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q         macrocell69    1250   1250  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_56\/main_4  macrocell128   9308  10558  610932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_56\/clock_0            macrocell128        0      0  RISE       1



++++ Path 412 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_21\/main_2
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 611334p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10156
-------------------------------------   ----- 
End-of-path arrival time (ps)           10156
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell67         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q         macrocell67   1250   1250  580783  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_21\/main_2  macrocell93   8906  10156  611334  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_21\/clock_0            macrocell93         0      0  RISE       1



++++ Path 413 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_34\/main_2
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 611334p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10156
-------------------------------------   ----- 
End-of-path arrival time (ps)           10156
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell67         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q         macrocell67    1250   1250  580783  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_34\/main_2  macrocell106   8906  10156  611334  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_34\/clock_0            macrocell106        0      0  RISE       1



++++ Path 414 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_48\/main_2
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 611334p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10156
-------------------------------------   ----- 
End-of-path arrival time (ps)           10156
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell67         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q         macrocell67    1250   1250  580783  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_48\/main_2  macrocell120   8906  10156  611334  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_48\/clock_0            macrocell120        0      0  RISE       1



++++ Path 415 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_5\/main_4
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 611342p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10148
-------------------------------------   ----- 
End-of-path arrival time (ps)           10148
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell69         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q        macrocell69   1250   1250  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_5\/main_4  macrocell77   8898  10148  611342  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_5\/clock_0             macrocell77         0      0  RISE       1



++++ Path 416 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_12\/main_4
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 611342p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10148
-------------------------------------   ----- 
End-of-path arrival time (ps)           10148
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell69         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q         macrocell69   1250   1250  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_12\/main_4  macrocell84   8898  10148  611342  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_12\/clock_0            macrocell84         0      0  RISE       1



++++ Path 417 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_46\/main_4
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 611342p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10148
-------------------------------------   ----- 
End-of-path arrival time (ps)           10148
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell69         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q         macrocell69    1250   1250  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_46\/main_4  macrocell118   8898  10148  611342  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_46\/clock_0            macrocell118        0      0  RISE       1



++++ Path 418 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_47\/main_4
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 611342p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10148
-------------------------------------   ----- 
End-of-path arrival time (ps)           10148
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell69         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q         macrocell69    1250   1250  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_47\/main_4  macrocell119   8898  10148  611342  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_47\/clock_0            macrocell119        0      0  RISE       1



++++ Path 419 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_3\/main_1
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 611412p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10078
-------------------------------------   ----- 
End-of-path arrival time (ps)           10078
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell66         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q        macrocell66   1250   1250  580499  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_3\/main_1  macrocell75   8828  10078  611412  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_3\/clock_0             macrocell75         0      0  RISE       1



++++ Path 420 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_4\/main_1
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 611412p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10078
-------------------------------------   ----- 
End-of-path arrival time (ps)           10078
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell66         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q        macrocell66   1250   1250  580499  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_4\/main_1  macrocell76   8828  10078  611412  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_4\/clock_0             macrocell76         0      0  RISE       1



++++ Path 421 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_36\/main_1
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 611412p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10078
-------------------------------------   ----- 
End-of-path arrival time (ps)           10078
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell66         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q         macrocell66    1250   1250  580499  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_36\/main_1  macrocell108   8828  10078  611412  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_36\/clock_0            macrocell108        0      0  RISE       1



++++ Path 422 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_11\/main_3
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 611463p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10027
-------------------------------------   ----- 
End-of-path arrival time (ps)           10027
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell68         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q         macrocell68   1250   1250  582771  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_11\/main_3  macrocell83   8777  10027  611463  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_11\/clock_0            macrocell83         0      0  RISE       1



++++ Path 423 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_14\/main_3
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 611463p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10027
-------------------------------------   ----- 
End-of-path arrival time (ps)           10027
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell68         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q         macrocell68   1250   1250  582771  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_14\/main_3  macrocell86   8777  10027  611463  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_14\/clock_0            macrocell86         0      0  RISE       1



++++ Path 424 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_49\/main_3
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 611463p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10027
-------------------------------------   ----- 
End-of-path arrival time (ps)           10027
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell68         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q         macrocell68    1250   1250  582771  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_49\/main_3  macrocell121   8777  10027  611463  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_49\/clock_0            macrocell121        0      0  RISE       1



++++ Path 425 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_6\/main_3
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 611466p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10024
-------------------------------------   ----- 
End-of-path arrival time (ps)           10024
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell68         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q        macrocell68   1250   1250  582771  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_6\/main_3  macrocell78   8774  10024  611466  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_6\/clock_0             macrocell78         0      0  RISE       1



++++ Path 426 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_26\/main_3
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 611466p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10024
-------------------------------------   ----- 
End-of-path arrival time (ps)           10024
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell68         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q         macrocell68   1250   1250  582771  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_26\/main_3  macrocell98   8774  10024  611466  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_26\/clock_0            macrocell98         0      0  RISE       1



++++ Path 427 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_53\/main_3
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 611466p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10024
-------------------------------------   ----- 
End-of-path arrival time (ps)           10024
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell68         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q         macrocell68    1250   1250  582771  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_53\/main_3  macrocell125   8774  10024  611466  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_53\/clock_0            macrocell125        0      0  RISE       1



++++ Path 428 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_57\/main_3
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 611466p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10024
-------------------------------------   ----- 
End-of-path arrival time (ps)           10024
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell68         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q         macrocell68    1250   1250  582771  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_57\/main_3  macrocell129   8774  10024  611466  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_57\/clock_0            macrocell129        0      0  RISE       1



++++ Path 429 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_15\/main_3
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 611485p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10005
-------------------------------------   ----- 
End-of-path arrival time (ps)           10005
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell68         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q         macrocell68   1250   1250  582771  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_15\/main_3  macrocell87   8755  10005  611485  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_15\/clock_0            macrocell87         0      0  RISE       1



++++ Path 430 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_20\/main_3
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 611485p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10005
-------------------------------------   ----- 
End-of-path arrival time (ps)           10005
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell68         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q         macrocell68   1250   1250  582771  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_20\/main_3  macrocell92   8755  10005  611485  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_20\/clock_0            macrocell92         0      0  RISE       1



++++ Path 431 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_23\/main_3
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 611485p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10005
-------------------------------------   ----- 
End-of-path arrival time (ps)           10005
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell68         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q         macrocell68   1250   1250  582771  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_23\/main_3  macrocell95   8755  10005  611485  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_23\/clock_0            macrocell95         0      0  RISE       1



++++ Path 432 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_27\/main_3
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 611485p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10005
-------------------------------------   ----- 
End-of-path arrival time (ps)           10005
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell68         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q         macrocell68   1250   1250  582771  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_27\/main_3  macrocell99   8755  10005  611485  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_27\/clock_0            macrocell99         0      0  RISE       1



++++ Path 433 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_16\/main_3
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 611521p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9969
-------------------------------------   ---- 
End-of-path arrival time (ps)           9969
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell68         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q         macrocell68   1250   1250  582771  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_16\/main_3  macrocell88   8719   9969  611521  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_16\/clock_0            macrocell88         0      0  RISE       1



++++ Path 434 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_39\/main_3
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 611521p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9969
-------------------------------------   ---- 
End-of-path arrival time (ps)           9969
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell68         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q         macrocell68    1250   1250  582771  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_39\/main_3  macrocell111   8719   9969  611521  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_39\/clock_0            macrocell111        0      0  RISE       1



++++ Path 435 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_43\/main_3
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 611521p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9969
-------------------------------------   ---- 
End-of-path arrival time (ps)           9969
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell68         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q         macrocell68    1250   1250  582771  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_43\/main_3  macrocell115   8719   9969  611521  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_43\/clock_0            macrocell115        0      0  RISE       1



++++ Path 436 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_19\/main_4
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 611608p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9882
-------------------------------------   ---- 
End-of-path arrival time (ps)           9882
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell69         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q         macrocell69   1250   1250  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_19\/main_4  macrocell91   8632   9882  611608  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_19\/clock_0            macrocell91         0      0  RISE       1



++++ Path 437 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_24\/main_4
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 611608p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9882
-------------------------------------   ---- 
End-of-path arrival time (ps)           9882
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell69         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q         macrocell69   1250   1250  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_24\/main_4  macrocell96   8632   9882  611608  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_24\/clock_0            macrocell96         0      0  RISE       1



++++ Path 438 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_28\/main_1
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 611693p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9797
-------------------------------------   ---- 
End-of-path arrival time (ps)           9797
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell66         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q         macrocell66    1250   1250  580499  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_28\/main_1  macrocell100   8547   9797  611693  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_28\/clock_0            macrocell100        0      0  RISE       1



++++ Path 439 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_38\/main_1
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 611693p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9797
-------------------------------------   ---- 
End-of-path arrival time (ps)           9797
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell66         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q         macrocell66    1250   1250  580499  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_38\/main_1  macrocell110   8547   9797  611693  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_38\/clock_0            macrocell110        0      0  RISE       1



++++ Path 440 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_61\/main_1
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 611693p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9797
-------------------------------------   ---- 
End-of-path arrival time (ps)           9797
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell66         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q         macrocell66    1250   1250  580499  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_61\/main_1  macrocell133   8547   9797  611693  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_61\/clock_0            macrocell133        0      0  RISE       1



++++ Path 441 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_62\/main_1
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 611693p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9797
-------------------------------------   ---- 
End-of-path arrival time (ps)           9797
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell66         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q         macrocell66    1250   1250  580499  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_62\/main_1  macrocell134   8547   9797  611693  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_62\/clock_0            macrocell134        0      0  RISE       1



++++ Path 442 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_10\/main_1
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 611722p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9768
-------------------------------------   ---- 
End-of-path arrival time (ps)           9768
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell66         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q         macrocell66   1250   1250  580499  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_10\/main_1  macrocell82   8518   9768  611722  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_10\/clock_0            macrocell82         0      0  RISE       1



++++ Path 443 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_30\/main_1
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 611722p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9768
-------------------------------------   ---- 
End-of-path arrival time (ps)           9768
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell66         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q         macrocell66    1250   1250  580499  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_30\/main_1  macrocell102   8518   9768  611722  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_30\/clock_0            macrocell102        0      0  RISE       1



++++ Path 444 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_42\/main_1
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 611722p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9768
-------------------------------------   ---- 
End-of-path arrival time (ps)           9768
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell66         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q         macrocell66    1250   1250  580499  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_42\/main_1  macrocell114   8518   9768  611722  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_42\/clock_0            macrocell114        0      0  RISE       1



++++ Path 445 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_32\/main_1
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 611763p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9727
-------------------------------------   ---- 
End-of-path arrival time (ps)           9727
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell66         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q         macrocell66    1250   1250  580499  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_32\/main_1  macrocell104   8477   9727  611763  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_32\/clock_0            macrocell104        0      0  RISE       1



++++ Path 446 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_44\/main_1
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 611779p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9711
-------------------------------------   ---- 
End-of-path arrival time (ps)           9711
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell66         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q         macrocell66    1250   1250  580499  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_44\/main_1  macrocell116   8461   9711  611779  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_44\/clock_0            macrocell116        0      0  RISE       1



++++ Path 447 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_45\/main_1
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 611779p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9711
-------------------------------------   ---- 
End-of-path arrival time (ps)           9711
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell66         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q         macrocell66    1250   1250  580499  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_45\/main_1  macrocell117   8461   9711  611779  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_45\/clock_0            macrocell117        0      0  RISE       1



++++ Path 448 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_58\/main_1
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 611779p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9711
-------------------------------------   ---- 
End-of-path arrival time (ps)           9711
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell66         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q         macrocell66    1250   1250  580499  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_58\/main_1  macrocell130   8461   9711  611779  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_58\/clock_0            macrocell130        0      0  RISE       1



++++ Path 449 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:bSAR_SEQ:ChannelCounter\/count_5
Path End       : \ADC_TS410:AMuxHw_2_Decoder_old_id_5\/main_0
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_old_id_5\/clock_0
Path slack     : 611784p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9706
-------------------------------------   ---- 
End-of-path arrival time (ps)           9706
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:bSAR_SEQ:ChannelCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:bSAR_SEQ:ChannelCounter\/count_5   count7cell    1940   1940  588517  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/main_0  macrocell66   7766   9706  611784  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell66         0      0  RISE       1



++++ Path 450 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:bSAR_SEQ:CtrlReg\/control_1
Path End       : \ADC_TS410:bSAR_SEQ:ChannelCounter\/load
Capture Clock  : \ADC_TS410:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 611794p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -5360
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       619640

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7846
-------------------------------------   ---- 
End-of-path arrival time (ps)           7846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:bSAR_SEQ:CtrlReg\/clock                         controlcell1        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:bSAR_SEQ:CtrlReg\/control_1    controlcell1   1210   1210  605882  RISE       1
\ADC_TS410:bSAR_SEQ:ChannelCounter\/load  count7cell     6636   7846  611794  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:bSAR_SEQ:ChannelCounter\/clock                  count7cell          0      0  RISE       1



++++ Path 451 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_17\/main_5
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 612140p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9350
-------------------------------------   ---- 
End-of-path arrival time (ps)           9350
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell70         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q         macrocell70   1250   1250  584904  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_17\/main_5  macrocell89   8100   9350  612140  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_17\/clock_0            macrocell89         0      0  RISE       1



++++ Path 452 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_31\/main_5
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 612140p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9350
-------------------------------------   ---- 
End-of-path arrival time (ps)           9350
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell70         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q         macrocell70    1250   1250  584904  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_31\/main_5  macrocell103   8100   9350  612140  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_31\/clock_0            macrocell103        0      0  RISE       1



++++ Path 453 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_60\/main_5
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 612140p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9350
-------------------------------------   ---- 
End-of-path arrival time (ps)           9350
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell70         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q         macrocell70    1250   1250  584904  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_60\/main_5  macrocell132   8100   9350  612140  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_60\/clock_0            macrocell132        0      0  RISE       1



++++ Path 454 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_6\/main_6
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 612186p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9304
-------------------------------------   ---- 
End-of-path arrival time (ps)           9304
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell71         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q        macrocell71   1250   1250  584757  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_6\/main_6  macrocell78   8054   9304  612186  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_6\/clock_0             macrocell78         0      0  RISE       1



++++ Path 455 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_26\/main_6
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 612186p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9304
-------------------------------------   ---- 
End-of-path arrival time (ps)           9304
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell71         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q         macrocell71   1250   1250  584757  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_26\/main_6  macrocell98   8054   9304  612186  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_26\/clock_0            macrocell98         0      0  RISE       1



++++ Path 456 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_53\/main_6
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 612186p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9304
-------------------------------------   ---- 
End-of-path arrival time (ps)           9304
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell71         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q         macrocell71    1250   1250  584757  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_53\/main_6  macrocell125   8054   9304  612186  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_53\/clock_0            macrocell125        0      0  RISE       1



++++ Path 457 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_57\/main_6
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 612186p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9304
-------------------------------------   ---- 
End-of-path arrival time (ps)           9304
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell71         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q         macrocell71    1250   1250  584757  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_57\/main_6  macrocell129   8054   9304  612186  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_57\/clock_0            macrocell129        0      0  RISE       1



++++ Path 458 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_19\/main_5
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 612266p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9224
-------------------------------------   ---- 
End-of-path arrival time (ps)           9224
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell70         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q         macrocell70   1250   1250  584904  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_19\/main_5  macrocell91   7974   9224  612266  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_19\/clock_0            macrocell91         0      0  RISE       1



++++ Path 459 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_24\/main_5
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 612266p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9224
-------------------------------------   ---- 
End-of-path arrival time (ps)           9224
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell70         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q         macrocell70   1250   1250  584904  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_24\/main_5  macrocell96   7974   9224  612266  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_24\/clock_0            macrocell96         0      0  RISE       1



++++ Path 460 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:bSAR_SEQ:ChannelCounter\/count_2
Path End       : \ADC_TS410:AMuxHw_2_Decoder_old_id_2\/main_0
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_old_id_2\/clock_0
Path slack     : 612313p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9177
-------------------------------------   ---- 
End-of-path arrival time (ps)           9177
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:bSAR_SEQ:ChannelCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:bSAR_SEQ:ChannelCounter\/count_2   count7cell    1940   1940  587505  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/main_0  macrocell69   7237   9177  612313  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell69         0      0  RISE       1



++++ Path 461 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_0\/main_2
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 612342p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9148
-------------------------------------   ---- 
End-of-path arrival time (ps)           9148
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell67         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q        macrocell67   1250   1250  580783  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_0\/main_2  macrocell72   7898   9148  612342  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_0\/clock_0             macrocell72         0      0  RISE       1



++++ Path 462 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_8\/main_2
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 612342p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9148
-------------------------------------   ---- 
End-of-path arrival time (ps)           9148
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell67         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q        macrocell67   1250   1250  580783  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_8\/main_2  macrocell80   7898   9148  612342  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_8\/clock_0             macrocell80         0      0  RISE       1



++++ Path 463 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_50\/main_2
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 612342p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9148
-------------------------------------   ---- 
End-of-path arrival time (ps)           9148
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell67         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q         macrocell67    1250   1250  580783  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_50\/main_2  macrocell122   7898   9148  612342  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_50\/clock_0            macrocell122        0      0  RISE       1



++++ Path 464 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_1\/main_2
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 612353p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9137
-------------------------------------   ---- 
End-of-path arrival time (ps)           9137
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell67         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q        macrocell67   1250   1250  580783  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_1\/main_2  macrocell73   7887   9137  612353  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_1\/clock_0             macrocell73         0      0  RISE       1



++++ Path 465 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_2\/main_2
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 612353p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9137
-------------------------------------   ---- 
End-of-path arrival time (ps)           9137
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell67         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q        macrocell67   1250   1250  580783  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_2\/main_2  macrocell74   7887   9137  612353  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_2\/clock_0             macrocell74         0      0  RISE       1



++++ Path 466 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_25\/main_2
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 612353p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9137
-------------------------------------   ---- 
End-of-path arrival time (ps)           9137
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell67         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q         macrocell67   1250   1250  580783  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_25\/main_2  macrocell97   7887   9137  612353  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_25\/clock_0            macrocell97         0      0  RISE       1



++++ Path 467 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_32\/main_6
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 612557p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8933
-------------------------------------   ---- 
End-of-path arrival time (ps)           8933
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell71         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q         macrocell71    1250   1250  584757  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_32\/main_6  macrocell104   7683   8933  612557  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_32\/clock_0            macrocell104        0      0  RISE       1



++++ Path 468 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_44\/main_6
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 612570p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8920
-------------------------------------   ---- 
End-of-path arrival time (ps)           8920
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell71         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q         macrocell71    1250   1250  584757  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_44\/main_6  macrocell116   7670   8920  612570  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_44\/clock_0            macrocell116        0      0  RISE       1



++++ Path 469 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_45\/main_6
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 612570p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8920
-------------------------------------   ---- 
End-of-path arrival time (ps)           8920
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell71         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q         macrocell71    1250   1250  584757  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_45\/main_6  macrocell117   7670   8920  612570  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_45\/clock_0            macrocell117        0      0  RISE       1



++++ Path 470 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_58\/main_6
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 612570p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8920
-------------------------------------   ---- 
End-of-path arrival time (ps)           8920
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell71         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q         macrocell71    1250   1250  584757  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_58\/main_6  macrocell130   7670   8920  612570  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_58\/clock_0            macrocell130        0      0  RISE       1



++++ Path 471 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:bSAR_SEQ:ChannelCounter\/count_3
Path End       : \ADC_TS410:AMuxHw_2_Decoder_old_id_3\/main_0
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_old_id_3\/clock_0
Path slack     : 612614p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8876
-------------------------------------   ---- 
End-of-path arrival time (ps)           8876
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:bSAR_SEQ:ChannelCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:bSAR_SEQ:ChannelCounter\/count_3   count7cell    1940   1940  587582  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/main_0  macrocell68   6936   8876  612614  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell68         0      0  RISE       1



++++ Path 472 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_21\/main_3
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 612680p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8810
-------------------------------------   ---- 
End-of-path arrival time (ps)           8810
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell68         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q         macrocell68   1250   1250  582771  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_21\/main_3  macrocell93   7560   8810  612680  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_21\/clock_0            macrocell93         0      0  RISE       1



++++ Path 473 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_34\/main_3
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 612680p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8810
-------------------------------------   ---- 
End-of-path arrival time (ps)           8810
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell68         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q         macrocell68    1250   1250  582771  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_34\/main_3  macrocell106   7560   8810  612680  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_34\/clock_0            macrocell106        0      0  RISE       1



++++ Path 474 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_48\/main_3
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 612680p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8810
-------------------------------------   ---- 
End-of-path arrival time (ps)           8810
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell68         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q         macrocell68    1250   1250  582771  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_48\/main_3  macrocell120   7560   8810  612680  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_48\/clock_0            macrocell120        0      0  RISE       1



++++ Path 475 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:bSAR_SEQ:ChannelCounter\/count_4
Path End       : \ADC_TS410:AMuxHw_2_Decoder_old_id_4\/main_0
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_old_id_4\/clock_0
Path slack     : 612704p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8786
-------------------------------------   ---- 
End-of-path arrival time (ps)           8786
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:bSAR_SEQ:ChannelCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:bSAR_SEQ:ChannelCounter\/count_4   count7cell    1940   1940  587367  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/main_0  macrocell67   6846   8786  612704  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell67         0      0  RISE       1



++++ Path 476 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_13\/main_1
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 612828p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8662
-------------------------------------   ---- 
End-of-path arrival time (ps)           8662
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell66         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q         macrocell66   1250   1250  580499  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_13\/main_1  macrocell85   7412   8662  612828  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_13\/clock_0            macrocell85         0      0  RISE       1



++++ Path 477 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_51\/main_1
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 612828p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8662
-------------------------------------   ---- 
End-of-path arrival time (ps)           8662
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell66         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q         macrocell66    1250   1250  580499  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_51\/main_1  macrocell123   7412   8662  612828  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_51\/clock_0            macrocell123        0      0  RISE       1



++++ Path 478 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_63\/main_1
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 612828p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8662
-------------------------------------   ---- 
End-of-path arrival time (ps)           8662
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell66         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q         macrocell66    1250   1250  580499  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_63\/main_1  macrocell135   7412   8662  612828  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_63\/clock_0            macrocell135        0      0  RISE       1



++++ Path 479 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_3\/main_4
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 612927p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8563
-------------------------------------   ---- 
End-of-path arrival time (ps)           8563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell69         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q        macrocell69   1250   1250  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_3\/main_4  macrocell75   7313   8563  612927  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_3\/clock_0             macrocell75         0      0  RISE       1



++++ Path 480 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_4\/main_4
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 612927p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8563
-------------------------------------   ---- 
End-of-path arrival time (ps)           8563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell69         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q        macrocell69   1250   1250  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_4\/main_4  macrocell76   7313   8563  612927  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_4\/clock_0             macrocell76         0      0  RISE       1



++++ Path 481 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_36\/main_4
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 612927p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8563
-------------------------------------   ---- 
End-of-path arrival time (ps)           8563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell69         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q         macrocell69    1250   1250  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_36\/main_4  macrocell108   7313   8563  612927  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_36\/clock_0            macrocell108        0      0  RISE       1



++++ Path 482 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_13\/main_4
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 612942p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8548
-------------------------------------   ---- 
End-of-path arrival time (ps)           8548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell69         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q         macrocell69   1250   1250  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_13\/main_4  macrocell85   7298   8548  612942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_13\/clock_0            macrocell85         0      0  RISE       1



++++ Path 483 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_51\/main_4
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 612942p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8548
-------------------------------------   ---- 
End-of-path arrival time (ps)           8548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell69         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q         macrocell69    1250   1250  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_51\/main_4  macrocell123   7298   8548  612942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_51\/clock_0            macrocell123        0      0  RISE       1



++++ Path 484 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_63\/main_4
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 612942p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8548
-------------------------------------   ---- 
End-of-path arrival time (ps)           8548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell69         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q         macrocell69    1250   1250  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_63\/main_4  macrocell135   7298   8548  612942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_63\/clock_0            macrocell135        0      0  RISE       1



++++ Path 485 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_10\/main_4
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 612943p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8547
-------------------------------------   ---- 
End-of-path arrival time (ps)           8547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell69         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q         macrocell69   1250   1250  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_10\/main_4  macrocell82   7297   8547  612943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_10\/clock_0            macrocell82         0      0  RISE       1



++++ Path 486 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_30\/main_4
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 612943p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8547
-------------------------------------   ---- 
End-of-path arrival time (ps)           8547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell69         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q         macrocell69    1250   1250  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_30\/main_4  macrocell102   7297   8547  612943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_30\/clock_0            macrocell102        0      0  RISE       1



++++ Path 487 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_42\/main_4
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 612943p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8547
-------------------------------------   ---- 
End-of-path arrival time (ps)           8547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell69         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q         macrocell69    1250   1250  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_42\/main_4  macrocell114   7297   8547  612943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_42\/clock_0            macrocell114        0      0  RISE       1



++++ Path 488 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_29\/main_3
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 613034p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8456
-------------------------------------   ---- 
End-of-path arrival time (ps)           8456
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell68         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q         macrocell68    1250   1250  582771  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_29\/main_3  macrocell101   7206   8456  613034  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_29\/clock_0            macrocell101        0      0  RISE       1



++++ Path 489 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_55\/main_3
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 613034p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8456
-------------------------------------   ---- 
End-of-path arrival time (ps)           8456
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell68         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q         macrocell68    1250   1250  582771  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_55\/main_3  macrocell127   7206   8456  613034  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_55\/clock_0            macrocell127        0      0  RISE       1



++++ Path 490 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_56\/main_3
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 613034p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8456
-------------------------------------   ---- 
End-of-path arrival time (ps)           8456
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell68         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q         macrocell68    1250   1250  582771  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_56\/main_3  macrocell128   7206   8456  613034  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_56\/clock_0            macrocell128        0      0  RISE       1



++++ Path 491 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_5\/main_3
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 613037p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8453
-------------------------------------   ---- 
End-of-path arrival time (ps)           8453
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell68         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q        macrocell68   1250   1250  582771  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_5\/main_3  macrocell77   7203   8453  613037  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_5\/clock_0             macrocell77         0      0  RISE       1



++++ Path 492 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_12\/main_3
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 613037p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8453
-------------------------------------   ---- 
End-of-path arrival time (ps)           8453
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell68         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q         macrocell68   1250   1250  582771  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_12\/main_3  macrocell84   7203   8453  613037  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_12\/clock_0            macrocell84         0      0  RISE       1



++++ Path 493 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_46\/main_3
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 613037p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8453
-------------------------------------   ---- 
End-of-path arrival time (ps)           8453
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell68         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q         macrocell68    1250   1250  582771  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_46\/main_3  macrocell118   7203   8453  613037  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_46\/clock_0            macrocell118        0      0  RISE       1



++++ Path 494 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_47\/main_3
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 613037p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8453
-------------------------------------   ---- 
End-of-path arrival time (ps)           8453
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell68         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q         macrocell68    1250   1250  582771  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_47\/main_3  macrocell119   7203   8453  613037  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_47\/clock_0            macrocell119        0      0  RISE       1



++++ Path 495 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_11\/main_5
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 613054p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8436
-------------------------------------   ---- 
End-of-path arrival time (ps)           8436
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell70         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q         macrocell70   1250   1250  584904  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_11\/main_5  macrocell83   7186   8436  613054  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_11\/clock_0            macrocell83         0      0  RISE       1



++++ Path 496 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_14\/main_5
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 613054p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8436
-------------------------------------   ---- 
End-of-path arrival time (ps)           8436
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell70         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q         macrocell70   1250   1250  584904  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_14\/main_5  macrocell86   7186   8436  613054  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_14\/clock_0            macrocell86         0      0  RISE       1



++++ Path 497 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_49\/main_5
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 613054p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8436
-------------------------------------   ---- 
End-of-path arrival time (ps)           8436
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell70         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q         macrocell70    1250   1250  584904  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_49\/main_5  macrocell121   7186   8436  613054  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_49\/clock_0            macrocell121        0      0  RISE       1



++++ Path 498 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_0\/main_3
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 613138p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8352
-------------------------------------   ---- 
End-of-path arrival time (ps)           8352
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell68         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q        macrocell68   1250   1250  582771  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_0\/main_3  macrocell72   7102   8352  613138  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_0\/clock_0             macrocell72         0      0  RISE       1



++++ Path 499 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_8\/main_3
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 613138p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8352
-------------------------------------   ---- 
End-of-path arrival time (ps)           8352
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell68         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q        macrocell68   1250   1250  582771  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_8\/main_3  macrocell80   7102   8352  613138  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_8\/clock_0             macrocell80         0      0  RISE       1



++++ Path 500 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_50\/main_3
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 613138p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8352
-------------------------------------   ---- 
End-of-path arrival time (ps)           8352
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell68         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q         macrocell68    1250   1250  582771  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_50\/main_3  macrocell122   7102   8352  613138  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_50\/clock_0            macrocell122        0      0  RISE       1



++++ Path 501 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_1\/main_3
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 613149p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8341
-------------------------------------   ---- 
End-of-path arrival time (ps)           8341
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell68         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q        macrocell68   1250   1250  582771  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_1\/main_3  macrocell73   7091   8341  613149  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_1\/clock_0             macrocell73         0      0  RISE       1



++++ Path 502 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_2\/main_3
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 613149p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8341
-------------------------------------   ---- 
End-of-path arrival time (ps)           8341
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell68         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q        macrocell68   1250   1250  582771  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_2\/main_3  macrocell74   7091   8341  613149  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_2\/clock_0             macrocell74         0      0  RISE       1



++++ Path 503 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_25\/main_3
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 613149p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8341
-------------------------------------   ---- 
End-of-path arrival time (ps)           8341
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell68         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q         macrocell68   1250   1250  582771  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_25\/main_3  macrocell97   7091   8341  613149  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_25\/clock_0            macrocell97         0      0  RISE       1



++++ Path 504 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_33\/main_1
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 613293p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8197
-------------------------------------   ---- 
End-of-path arrival time (ps)           8197
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell66         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q         macrocell66    1250   1250  580499  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_33\/main_1  macrocell105   6947   8197  613293  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_33\/clock_0            macrocell105        0      0  RISE       1



++++ Path 505 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_37\/main_1
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 613293p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8197
-------------------------------------   ---- 
End-of-path arrival time (ps)           8197
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell66         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q         macrocell66    1250   1250  580499  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_37\/main_1  macrocell109   6947   8197  613293  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_37\/clock_0            macrocell109        0      0  RISE       1



++++ Path 506 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_40\/main_1
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 613293p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8197
-------------------------------------   ---- 
End-of-path arrival time (ps)           8197
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell66         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q         macrocell66    1250   1250  580499  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_40\/main_1  macrocell112   6947   8197  613293  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_40\/clock_0            macrocell112        0      0  RISE       1



++++ Path 507 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_41\/main_1
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 613293p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8197
-------------------------------------   ---- 
End-of-path arrival time (ps)           8197
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell66         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q         macrocell66    1250   1250  580499  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_41\/main_1  macrocell113   6947   8197  613293  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_41\/clock_0            macrocell113        0      0  RISE       1



++++ Path 508 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_0\/main_4
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 613361p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8129
-------------------------------------   ---- 
End-of-path arrival time (ps)           8129
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell69         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q        macrocell69   1250   1250  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_0\/main_4  macrocell72   6879   8129  613361  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_0\/clock_0             macrocell72         0      0  RISE       1



++++ Path 509 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_8\/main_4
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 613361p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8129
-------------------------------------   ---- 
End-of-path arrival time (ps)           8129
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell69         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q        macrocell69   1250   1250  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_8\/main_4  macrocell80   6879   8129  613361  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_8\/clock_0             macrocell80         0      0  RISE       1



++++ Path 510 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_50\/main_4
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 613361p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8129
-------------------------------------   ---- 
End-of-path arrival time (ps)           8129
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell69         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q         macrocell69    1250   1250  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_50\/main_4  macrocell122   6879   8129  613361  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_50\/clock_0            macrocell122        0      0  RISE       1



++++ Path 511 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_9\/main_2
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 613406p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8084
-------------------------------------   ---- 
End-of-path arrival time (ps)           8084
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell67         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q        macrocell67   1250   1250  580783  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_9\/main_2  macrocell81   6834   8084  613406  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_9\/clock_0             macrocell81         0      0  RISE       1



++++ Path 512 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_35\/main_2
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 613406p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8084
-------------------------------------   ---- 
End-of-path arrival time (ps)           8084
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell67         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q         macrocell67    1250   1250  580783  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_35\/main_2  macrocell107   6834   8084  613406  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_35\/clock_0            macrocell107        0      0  RISE       1



++++ Path 513 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_52\/main_2
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 613406p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8084
-------------------------------------   ---- 
End-of-path arrival time (ps)           8084
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell67         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q         macrocell67    1250   1250  580783  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_52\/main_2  macrocell124   6834   8084  613406  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_52\/clock_0            macrocell124        0      0  RISE       1



++++ Path 514 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_33\/main_2
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 613417p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8073
-------------------------------------   ---- 
End-of-path arrival time (ps)           8073
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell67         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q         macrocell67    1250   1250  580783  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_33\/main_2  macrocell105   6823   8073  613417  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_33\/clock_0            macrocell105        0      0  RISE       1



++++ Path 515 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_37\/main_2
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 613417p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8073
-------------------------------------   ---- 
End-of-path arrival time (ps)           8073
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell67         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q         macrocell67    1250   1250  580783  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_37\/main_2  macrocell109   6823   8073  613417  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_37\/clock_0            macrocell109        0      0  RISE       1



++++ Path 516 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_40\/main_2
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 613417p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8073
-------------------------------------   ---- 
End-of-path arrival time (ps)           8073
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell67         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q         macrocell67    1250   1250  580783  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_40\/main_2  macrocell112   6823   8073  613417  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_40\/clock_0            macrocell112        0      0  RISE       1



++++ Path 517 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_41\/main_2
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 613417p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8073
-------------------------------------   ---- 
End-of-path arrival time (ps)           8073
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell67         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q         macrocell67    1250   1250  580783  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_41\/main_2  macrocell113   6823   8073  613417  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_41\/clock_0            macrocell113        0      0  RISE       1



++++ Path 518 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_19\/main_6
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 613622p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7868
-------------------------------------   ---- 
End-of-path arrival time (ps)           7868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell71         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q         macrocell71   1250   1250  584757  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_19\/main_6  macrocell91   6618   7868  613622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_19\/clock_0            macrocell91         0      0  RISE       1



++++ Path 519 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_24\/main_6
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 613622p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7868
-------------------------------------   ---- 
End-of-path arrival time (ps)           7868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell71         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q         macrocell71   1250   1250  584757  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_24\/main_6  macrocell96   6618   7868  613622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_24\/clock_0            macrocell96         0      0  RISE       1



++++ Path 520 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_32\/main_5
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 613749p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7741
-------------------------------------   ---- 
End-of-path arrival time (ps)           7741
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell70         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q         macrocell70    1250   1250  584904  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_32\/main_5  macrocell104   6491   7741  613749  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_32\/clock_0            macrocell104        0      0  RISE       1



++++ Path 521 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_44\/main_5
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 613759p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7731
-------------------------------------   ---- 
End-of-path arrival time (ps)           7731
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell70         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q         macrocell70    1250   1250  584904  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_44\/main_5  macrocell116   6481   7731  613759  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_44\/clock_0            macrocell116        0      0  RISE       1



++++ Path 522 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_45\/main_5
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 613759p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7731
-------------------------------------   ---- 
End-of-path arrival time (ps)           7731
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell70         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q         macrocell70    1250   1250  584904  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_45\/main_5  macrocell117   6481   7731  613759  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_45\/clock_0            macrocell117        0      0  RISE       1



++++ Path 523 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_58\/main_5
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 613759p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7731
-------------------------------------   ---- 
End-of-path arrival time (ps)           7731
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell70         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q         macrocell70    1250   1250  584904  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_58\/main_5  macrocell130   6481   7731  613759  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_58\/clock_0            macrocell130        0      0  RISE       1



++++ Path 524 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_33\/main_4
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 614162p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7328
-------------------------------------   ---- 
End-of-path arrival time (ps)           7328
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell69         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q         macrocell69    1250   1250  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_33\/main_4  macrocell105   6078   7328  614162  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_33\/clock_0            macrocell105        0      0  RISE       1



++++ Path 525 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_37\/main_4
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 614162p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7328
-------------------------------------   ---- 
End-of-path arrival time (ps)           7328
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell69         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q         macrocell69    1250   1250  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_37\/main_4  macrocell109   6078   7328  614162  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_37\/clock_0            macrocell109        0      0  RISE       1



++++ Path 526 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_40\/main_4
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 614162p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7328
-------------------------------------   ---- 
End-of-path arrival time (ps)           7328
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell69         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q         macrocell69    1250   1250  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_40\/main_4  macrocell112   6078   7328  614162  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_40\/clock_0            macrocell112        0      0  RISE       1



++++ Path 527 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_41\/main_4
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 614162p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7328
-------------------------------------   ---- 
End-of-path arrival time (ps)           7328
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell69         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q         macrocell69    1250   1250  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_41\/main_4  macrocell113   6078   7328  614162  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_41\/clock_0            macrocell113        0      0  RISE       1



++++ Path 528 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_0\/main_1
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 614164p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7326
-------------------------------------   ---- 
End-of-path arrival time (ps)           7326
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell66         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q        macrocell66   1250   1250  580499  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_0\/main_1  macrocell72   6076   7326  614164  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_0\/clock_0             macrocell72         0      0  RISE       1



++++ Path 529 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_8\/main_1
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 614164p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7326
-------------------------------------   ---- 
End-of-path arrival time (ps)           7326
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell66         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q        macrocell66   1250   1250  580499  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_8\/main_1  macrocell80   6076   7326  614164  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_8\/clock_0             macrocell80         0      0  RISE       1



++++ Path 530 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_50\/main_1
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 614164p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7326
-------------------------------------   ---- 
End-of-path arrival time (ps)           7326
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell66         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q         macrocell66    1250   1250  580499  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_50\/main_1  macrocell122   6076   7326  614164  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_50\/clock_0            macrocell122        0      0  RISE       1



++++ Path 531 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_9\/main_4
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 614179p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7311
-------------------------------------   ---- 
End-of-path arrival time (ps)           7311
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell69         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q        macrocell69   1250   1250  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_9\/main_4  macrocell81   6061   7311  614179  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_9\/clock_0             macrocell81         0      0  RISE       1



++++ Path 532 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_35\/main_4
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 614179p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7311
-------------------------------------   ---- 
End-of-path arrival time (ps)           7311
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell69         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q         macrocell69    1250   1250  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_35\/main_4  macrocell107   6061   7311  614179  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_35\/clock_0            macrocell107        0      0  RISE       1



++++ Path 533 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_52\/main_4
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 614179p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7311
-------------------------------------   ---- 
End-of-path arrival time (ps)           7311
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell69         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q         macrocell69    1250   1250  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_52\/main_4  macrocell124   6061   7311  614179  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_52\/clock_0            macrocell124        0      0  RISE       1



++++ Path 534 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_9\/main_3
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 614202p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7288
-------------------------------------   ---- 
End-of-path arrival time (ps)           7288
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell68         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q        macrocell68   1250   1250  582771  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_9\/main_3  macrocell81   6038   7288  614202  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_9\/clock_0             macrocell81         0      0  RISE       1



++++ Path 535 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_35\/main_3
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 614202p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7288
-------------------------------------   ---- 
End-of-path arrival time (ps)           7288
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell68         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q         macrocell68    1250   1250  582771  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_35\/main_3  macrocell107   6038   7288  614202  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_35\/clock_0            macrocell107        0      0  RISE       1



++++ Path 536 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_52\/main_3
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 614202p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7288
-------------------------------------   ---- 
End-of-path arrival time (ps)           7288
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell68         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q         macrocell68    1250   1250  582771  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_52\/main_3  macrocell124   6038   7288  614202  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_52\/clock_0            macrocell124        0      0  RISE       1



++++ Path 537 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_33\/main_3
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 614215p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7275
-------------------------------------   ---- 
End-of-path arrival time (ps)           7275
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell68         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q         macrocell68    1250   1250  582771  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_33\/main_3  macrocell105   6025   7275  614215  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_33\/clock_0            macrocell105        0      0  RISE       1



++++ Path 538 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_37\/main_3
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 614215p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7275
-------------------------------------   ---- 
End-of-path arrival time (ps)           7275
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell68         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q         macrocell68    1250   1250  582771  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_37\/main_3  macrocell109   6025   7275  614215  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_37\/clock_0            macrocell109        0      0  RISE       1



++++ Path 539 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_40\/main_3
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 614215p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7275
-------------------------------------   ---- 
End-of-path arrival time (ps)           7275
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell68         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q         macrocell68    1250   1250  582771  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_40\/main_3  macrocell112   6025   7275  614215  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_40\/clock_0            macrocell112        0      0  RISE       1



++++ Path 540 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_41\/main_3
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 614215p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7275
-------------------------------------   ---- 
End-of-path arrival time (ps)           7275
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell68         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q         macrocell68    1250   1250  582771  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_41\/main_3  macrocell113   6025   7275  614215  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_41\/clock_0            macrocell113        0      0  RISE       1



++++ Path 541 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_1\/main_4
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 614296p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7194
-------------------------------------   ---- 
End-of-path arrival time (ps)           7194
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell69         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q        macrocell69   1250   1250  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_1\/main_4  macrocell73   5944   7194  614296  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_1\/clock_0             macrocell73         0      0  RISE       1



++++ Path 542 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_2\/main_4
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 614296p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7194
-------------------------------------   ---- 
End-of-path arrival time (ps)           7194
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell69         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q        macrocell69   1250   1250  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_2\/main_4  macrocell74   5944   7194  614296  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_2\/clock_0             macrocell74         0      0  RISE       1



++++ Path 543 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_25\/main_4
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 614296p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7194
-------------------------------------   ---- 
End-of-path arrival time (ps)           7194
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell69         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q         macrocell69   1250   1250  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_25\/main_4  macrocell97   5944   7194  614296  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_25\/clock_0            macrocell97         0      0  RISE       1



++++ Path 544 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_10\/main_3
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 614340p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7150
-------------------------------------   ---- 
End-of-path arrival time (ps)           7150
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell68         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q         macrocell68   1250   1250  582771  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_10\/main_3  macrocell82   5900   7150  614340  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_10\/clock_0            macrocell82         0      0  RISE       1



++++ Path 545 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_30\/main_3
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 614340p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7150
-------------------------------------   ---- 
End-of-path arrival time (ps)           7150
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell68         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q         macrocell68    1250   1250  582771  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_30\/main_3  macrocell102   5900   7150  614340  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_30\/clock_0            macrocell102        0      0  RISE       1



++++ Path 546 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_42\/main_3
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 614340p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7150
-------------------------------------   ---- 
End-of-path arrival time (ps)           7150
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell68         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q         macrocell68    1250   1250  582771  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_42\/main_3  macrocell114   5900   7150  614340  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_42\/clock_0            macrocell114        0      0  RISE       1



++++ Path 547 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_28\/main_2
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 614466p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7024
-------------------------------------   ---- 
End-of-path arrival time (ps)           7024
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell67         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q         macrocell67    1250   1250  580783  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_28\/main_2  macrocell100   5774   7024  614466  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_28\/clock_0            macrocell100        0      0  RISE       1



++++ Path 548 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_38\/main_2
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 614466p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7024
-------------------------------------   ---- 
End-of-path arrival time (ps)           7024
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell67         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q         macrocell67    1250   1250  580783  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_38\/main_2  macrocell110   5774   7024  614466  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_38\/clock_0            macrocell110        0      0  RISE       1



++++ Path 549 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_61\/main_2
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 614466p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7024
-------------------------------------   ---- 
End-of-path arrival time (ps)           7024
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell67         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q         macrocell67    1250   1250  580783  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_61\/main_2  macrocell133   5774   7024  614466  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_61\/clock_0            macrocell133        0      0  RISE       1



++++ Path 550 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_62\/main_2
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 614466p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7024
-------------------------------------   ---- 
End-of-path arrival time (ps)           7024
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell67         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q         macrocell67    1250   1250  580783  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_62\/main_2  macrocell134   5774   7024  614466  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_62\/clock_0            macrocell134        0      0  RISE       1



++++ Path 551 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_3\/main_2
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 614466p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7024
-------------------------------------   ---- 
End-of-path arrival time (ps)           7024
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell67         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q        macrocell67   1250   1250  580783  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_3\/main_2  macrocell75   5774   7024  614466  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_3\/clock_0             macrocell75         0      0  RISE       1



++++ Path 552 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_4\/main_2
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 614466p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7024
-------------------------------------   ---- 
End-of-path arrival time (ps)           7024
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell67         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q        macrocell67   1250   1250  580783  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_4\/main_2  macrocell76   5774   7024  614466  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_4\/clock_0             macrocell76         0      0  RISE       1



++++ Path 553 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_36\/main_2
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 614466p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7024
-------------------------------------   ---- 
End-of-path arrival time (ps)           7024
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell67         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q         macrocell67    1250   1250  580783  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_36\/main_2  macrocell108   5774   7024  614466  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_36\/clock_0            macrocell108        0      0  RISE       1



++++ Path 554 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_13\/main_2
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 614504p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6986
-------------------------------------   ---- 
End-of-path arrival time (ps)           6986
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell67         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q         macrocell67   1250   1250  580783  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_13\/main_2  macrocell85   5736   6986  614504  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_13\/clock_0            macrocell85         0      0  RISE       1



++++ Path 555 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_51\/main_2
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 614504p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6986
-------------------------------------   ---- 
End-of-path arrival time (ps)           6986
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell67         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q         macrocell67    1250   1250  580783  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_51\/main_2  macrocell123   5736   6986  614504  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_51\/clock_0            macrocell123        0      0  RISE       1



++++ Path 556 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_63\/main_2
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 614504p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6986
-------------------------------------   ---- 
End-of-path arrival time (ps)           6986
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell67         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q         macrocell67    1250   1250  580783  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_63\/main_2  macrocell135   5736   6986  614504  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_63\/clock_0            macrocell135        0      0  RISE       1



++++ Path 557 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_15\/main_6
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 614547p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6943
-------------------------------------   ---- 
End-of-path arrival time (ps)           6943
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell71         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q         macrocell71   1250   1250  584757  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_15\/main_6  macrocell87   5693   6943  614547  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_15\/clock_0            macrocell87         0      0  RISE       1



++++ Path 558 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_20\/main_6
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 614547p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6943
-------------------------------------   ---- 
End-of-path arrival time (ps)           6943
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell71         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q         macrocell71   1250   1250  584757  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_20\/main_6  macrocell92   5693   6943  614547  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_20\/clock_0            macrocell92         0      0  RISE       1



++++ Path 559 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_23\/main_6
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 614547p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6943
-------------------------------------   ---- 
End-of-path arrival time (ps)           6943
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell71         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q         macrocell71   1250   1250  584757  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_23\/main_6  macrocell95   5693   6943  614547  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_23\/clock_0            macrocell95         0      0  RISE       1



++++ Path 560 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_27\/main_6
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 614547p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6943
-------------------------------------   ---- 
End-of-path arrival time (ps)           6943
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell71         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q         macrocell71   1250   1250  584757  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_27\/main_6  macrocell99   5693   6943  614547  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_27\/clock_0            macrocell99         0      0  RISE       1



++++ Path 561 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:bSAR_SEQ:CtrlReg\/control_0
Path End       : Net_227/clk_en
Capture Clock  : Net_227/clock_0
Path slack     : 614554p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -2100
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8346
-------------------------------------   ---- 
End-of-path arrival time (ps)           8346
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:bSAR_SEQ:CtrlReg\/clock                         controlcell1        0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:bSAR_SEQ:CtrlReg\/control_0  controlcell1   1210   1210  614554  RISE       1
Net_227/clk_en                          macrocell136   7136   8346  614554  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_227/clock_0                                            macrocell136        0      0  RISE       1



++++ Path 562 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:bSAR_SEQ:CtrlReg\/control_0
Path End       : \ADC_TS410:bSAR_SEQ:nrq_reg\/clk_en
Capture Clock  : \ADC_TS410:bSAR_SEQ:nrq_reg\/clock_0
Path slack     : 614554p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -2100
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8346
-------------------------------------   ---- 
End-of-path arrival time (ps)           8346
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:bSAR_SEQ:CtrlReg\/clock                         controlcell1        0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:bSAR_SEQ:CtrlReg\/control_0  controlcell1   1210   1210  614554  RISE       1
\ADC_TS410:bSAR_SEQ:nrq_reg\/clk_en     macrocell138   7136   8346  614554  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:bSAR_SEQ:nrq_reg\/clock_0                       macrocell138        0      0  RISE       1



++++ Path 563 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:bSAR_SEQ:CtrlReg\/control_0
Path End       : \ADC_TS410:bSAR_SEQ:ChannelCounter\/clk_en
Capture Clock  : \ADC_TS410:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 614572p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -2100
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8328
-------------------------------------   ---- 
End-of-path arrival time (ps)           8328
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:bSAR_SEQ:CtrlReg\/clock                         controlcell1        0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:bSAR_SEQ:CtrlReg\/control_0      controlcell1   1210   1210  614554  RISE       1
\ADC_TS410:bSAR_SEQ:ChannelCounter\/clk_en  count7cell     7118   8328  614572  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:bSAR_SEQ:ChannelCounter\/clock                  count7cell          0      0  RISE       1



++++ Path 564 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_11\/main_6
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 614636p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6854
-------------------------------------   ---- 
End-of-path arrival time (ps)           6854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell71         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q         macrocell71   1250   1250  584757  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_11\/main_6  macrocell83   5604   6854  614636  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_11\/clock_0            macrocell83         0      0  RISE       1



++++ Path 565 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_14\/main_6
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 614636p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6854
-------------------------------------   ---- 
End-of-path arrival time (ps)           6854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell71         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q         macrocell71   1250   1250  584757  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_14\/main_6  macrocell86   5604   6854  614636  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_14\/clock_0            macrocell86         0      0  RISE       1



++++ Path 566 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_49\/main_6
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 614636p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6854
-------------------------------------   ---- 
End-of-path arrival time (ps)           6854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell71         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q         macrocell71    1250   1250  584757  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_49\/main_6  macrocell121   5604   6854  614636  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_49\/clock_0            macrocell121        0      0  RISE       1



++++ Path 567 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_22\/main_5
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 614644p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6846
-------------------------------------   ---- 
End-of-path arrival time (ps)           6846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell70         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q         macrocell70   1250   1250  584904  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_22\/main_5  macrocell94   5596   6846  614644  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_22\/clock_0            macrocell94         0      0  RISE       1



++++ Path 568 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_59\/main_5
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 614644p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6846
-------------------------------------   ---- 
End-of-path arrival time (ps)           6846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell70         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q         macrocell70    1250   1250  584904  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_59\/main_5  macrocell131   5596   6846  614644  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_59\/clock_0            macrocell131        0      0  RISE       1



++++ Path 569 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_13\/main_3
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 614885p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6605
-------------------------------------   ---- 
End-of-path arrival time (ps)           6605
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell68         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q         macrocell68   1250   1250  582771  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_13\/main_3  macrocell85   5355   6605  614885  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_13\/clock_0            macrocell85         0      0  RISE       1



++++ Path 570 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_51\/main_3
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 614885p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6605
-------------------------------------   ---- 
End-of-path arrival time (ps)           6605
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell68         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q         macrocell68    1250   1250  582771  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_51\/main_3  macrocell123   5355   6605  614885  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_51\/clock_0            macrocell123        0      0  RISE       1



++++ Path 571 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_63\/main_3
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 614885p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6605
-------------------------------------   ---- 
End-of-path arrival time (ps)           6605
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell68         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q         macrocell68    1250   1250  582771  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_63\/main_3  macrocell135   5355   6605  614885  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_63\/clock_0            macrocell135        0      0  RISE       1



++++ Path 572 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:bSAR_SEQ:ChannelCounter\/count_0
Path End       : \ADC_TS410:AMuxHw_2_Decoder_old_id_0\/main_0
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_old_id_0\/clock_0
Path slack     : 614945p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6545
-------------------------------------   ---- 
End-of-path arrival time (ps)           6545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:bSAR_SEQ:ChannelCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:bSAR_SEQ:ChannelCounter\/count_0   count7cell    1940   1940  587571  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/main_0  macrocell71   4605   6545  614945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell71         0      0  RISE       1



++++ Path 573 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_28\/main_4
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 614978p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6512
-------------------------------------   ---- 
End-of-path arrival time (ps)           6512
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell69         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q         macrocell69    1250   1250  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_28\/main_4  macrocell100   5262   6512  614978  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_28\/clock_0            macrocell100        0      0  RISE       1



++++ Path 574 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_38\/main_4
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 614978p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6512
-------------------------------------   ---- 
End-of-path arrival time (ps)           6512
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell69         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q         macrocell69    1250   1250  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_38\/main_4  macrocell110   5262   6512  614978  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_38\/clock_0            macrocell110        0      0  RISE       1



++++ Path 575 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_61\/main_4
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 614978p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6512
-------------------------------------   ---- 
End-of-path arrival time (ps)           6512
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell69         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q         macrocell69    1250   1250  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_61\/main_4  macrocell133   5262   6512  614978  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_61\/clock_0            macrocell133        0      0  RISE       1



++++ Path 576 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_62\/main_4
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 614978p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6512
-------------------------------------   ---- 
End-of-path arrival time (ps)           6512
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell69         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q         macrocell69    1250   1250  580028  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_62\/main_4  macrocell134   5262   6512  614978  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_62\/clock_0            macrocell134        0      0  RISE       1



++++ Path 577 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_3\/main_3
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 615307p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6183
-------------------------------------   ---- 
End-of-path arrival time (ps)           6183
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell68         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q        macrocell68   1250   1250  582771  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_3\/main_3  macrocell75   4933   6183  615307  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_3\/clock_0             macrocell75         0      0  RISE       1



++++ Path 578 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_4\/main_3
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 615307p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6183
-------------------------------------   ---- 
End-of-path arrival time (ps)           6183
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell68         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q        macrocell68   1250   1250  582771  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_4\/main_3  macrocell76   4933   6183  615307  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_4\/clock_0             macrocell76         0      0  RISE       1



++++ Path 579 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_36\/main_3
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 615307p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6183
-------------------------------------   ---- 
End-of-path arrival time (ps)           6183
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell68         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q         macrocell68    1250   1250  582771  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_36\/main_3  macrocell108   4933   6183  615307  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_36\/clock_0            macrocell108        0      0  RISE       1



++++ Path 580 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_28\/main_3
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 615312p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6178
-------------------------------------   ---- 
End-of-path arrival time (ps)           6178
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell68         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q         macrocell68    1250   1250  582771  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_28\/main_3  macrocell100   4928   6178  615312  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_28\/clock_0            macrocell100        0      0  RISE       1



++++ Path 581 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_38\/main_3
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 615312p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6178
-------------------------------------   ---- 
End-of-path arrival time (ps)           6178
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell68         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q         macrocell68    1250   1250  582771  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_38\/main_3  macrocell110   4928   6178  615312  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_38\/clock_0            macrocell110        0      0  RISE       1



++++ Path 582 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_61\/main_3
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 615312p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6178
-------------------------------------   ---- 
End-of-path arrival time (ps)           6178
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell68         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q         macrocell68    1250   1250  582771  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_61\/main_3  macrocell133   4928   6178  615312  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_61\/clock_0            macrocell133        0      0  RISE       1



++++ Path 583 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_62\/main_3
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 615312p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6178
-------------------------------------   ---- 
End-of-path arrival time (ps)           6178
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell68         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q         macrocell68    1250   1250  582771  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_62\/main_3  macrocell134   4928   6178  615312  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_62\/clock_0            macrocell134        0      0  RISE       1



++++ Path 584 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_15\/main_5
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 615557p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5933
-------------------------------------   ---- 
End-of-path arrival time (ps)           5933
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell70         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q         macrocell70   1250   1250  584904  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_15\/main_5  macrocell87   4683   5933  615557  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_15\/clock_0            macrocell87         0      0  RISE       1



++++ Path 585 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_20\/main_5
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 615557p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5933
-------------------------------------   ---- 
End-of-path arrival time (ps)           5933
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell70         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q         macrocell70   1250   1250  584904  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_20\/main_5  macrocell92   4683   5933  615557  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_20\/clock_0            macrocell92         0      0  RISE       1



++++ Path 586 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_23\/main_5
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 615557p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5933
-------------------------------------   ---- 
End-of-path arrival time (ps)           5933
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell70         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q         macrocell70   1250   1250  584904  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_23\/main_5  macrocell95   4683   5933  615557  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_23\/clock_0            macrocell95         0      0  RISE       1



++++ Path 587 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_27\/main_5
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 615557p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5933
-------------------------------------   ---- 
End-of-path arrival time (ps)           5933
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell70         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q         macrocell70   1250   1250  584904  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_27\/main_5  macrocell99   4683   5933  615557  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_27\/clock_0            macrocell99         0      0  RISE       1



++++ Path 588 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_6\/main_5
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 615559p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5931
-------------------------------------   ---- 
End-of-path arrival time (ps)           5931
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell70         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q        macrocell70   1250   1250  584904  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_6\/main_5  macrocell78   4681   5931  615559  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_6\/clock_0             macrocell78         0      0  RISE       1



++++ Path 589 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_26\/main_5
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 615559p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5931
-------------------------------------   ---- 
End-of-path arrival time (ps)           5931
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell70         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q         macrocell70   1250   1250  584904  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_26\/main_5  macrocell98   4681   5931  615559  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_26\/clock_0            macrocell98         0      0  RISE       1



++++ Path 590 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_53\/main_5
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 615559p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5931
-------------------------------------   ---- 
End-of-path arrival time (ps)           5931
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell70         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q         macrocell70    1250   1250  584904  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_53\/main_5  macrocell125   4681   5931  615559  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_53\/clock_0            macrocell125        0      0  RISE       1



++++ Path 591 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_57\/main_5
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 615559p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5931
-------------------------------------   ---- 
End-of-path arrival time (ps)           5931
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell70         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q         macrocell70    1250   1250  584904  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_57\/main_5  macrocell129   4681   5931  615559  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_57\/clock_0            macrocell129        0      0  RISE       1



++++ Path 592 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_1\/main_1
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 615624p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5866
-------------------------------------   ---- 
End-of-path arrival time (ps)           5866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell66         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q        macrocell66   1250   1250  580499  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_1\/main_1  macrocell73   4616   5866  615624  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_1\/clock_0             macrocell73         0      0  RISE       1



++++ Path 593 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_2\/main_1
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 615624p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5866
-------------------------------------   ---- 
End-of-path arrival time (ps)           5866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell66         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q        macrocell66   1250   1250  580499  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_2\/main_1  macrocell74   4616   5866  615624  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_2\/clock_0             macrocell74         0      0  RISE       1



++++ Path 594 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_25\/main_1
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 615624p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5866
-------------------------------------   ---- 
End-of-path arrival time (ps)           5866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell66         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q         macrocell66   1250   1250  580499  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_25\/main_1  macrocell97   4616   5866  615624  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_25\/clock_0            macrocell97         0      0  RISE       1



++++ Path 595 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_7\/main_6
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 615630p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5860
-------------------------------------   ---- 
End-of-path arrival time (ps)           5860
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell71         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q        macrocell71   1250   1250  584757  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_7\/main_6  macrocell79   4610   5860  615630  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_7\/clock_0             macrocell79         0      0  RISE       1



++++ Path 596 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_18\/main_6
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 615630p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5860
-------------------------------------   ---- 
End-of-path arrival time (ps)           5860
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell71         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q         macrocell71   1250   1250  584757  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_18\/main_6  macrocell90   4610   5860  615630  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_18\/clock_0            macrocell90         0      0  RISE       1



++++ Path 597 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_54\/main_6
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 615630p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5860
-------------------------------------   ---- 
End-of-path arrival time (ps)           5860
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell71         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q         macrocell71    1250   1250  584757  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_54\/main_6  macrocell126   4610   5860  615630  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_54\/clock_0            macrocell126        0      0  RISE       1



++++ Path 598 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_9\/main_1
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 615837p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5653
-------------------------------------   ---- 
End-of-path arrival time (ps)           5653
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell66         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q        macrocell66   1250   1250  580499  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_9\/main_1  macrocell81   4403   5653  615837  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_9\/clock_0             macrocell81         0      0  RISE       1



++++ Path 599 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_35\/main_1
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 615837p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5653
-------------------------------------   ---- 
End-of-path arrival time (ps)           5653
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell66         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q         macrocell66    1250   1250  580499  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_35\/main_1  macrocell107   4403   5653  615837  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_35\/clock_0            macrocell107        0      0  RISE       1



++++ Path 600 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_52\/main_1
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 615837p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5653
-------------------------------------   ---- 
End-of-path arrival time (ps)           5653
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell66         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q         macrocell66    1250   1250  580499  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_52\/main_1  macrocell124   4403   5653  615837  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_52\/clock_0            macrocell124        0      0  RISE       1



++++ Path 601 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_10\/main_2
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 615854p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5636
-------------------------------------   ---- 
End-of-path arrival time (ps)           5636
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell67         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q         macrocell67   1250   1250  580783  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_10\/main_2  macrocell82   4386   5636  615854  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_10\/clock_0            macrocell82         0      0  RISE       1



++++ Path 602 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_30\/main_2
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 615854p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5636
-------------------------------------   ---- 
End-of-path arrival time (ps)           5636
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell67         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q         macrocell67    1250   1250  580783  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_30\/main_2  macrocell102   4386   5636  615854  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_30\/clock_0            macrocell102        0      0  RISE       1



++++ Path 603 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_42\/main_2
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 615854p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5636
-------------------------------------   ---- 
End-of-path arrival time (ps)           5636
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell67         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q         macrocell67    1250   1250  580783  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_42\/main_2  macrocell114   4386   5636  615854  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_42\/clock_0            macrocell114        0      0  RISE       1



++++ Path 604 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_227/q
Path End       : \ADC_TS410:bSAR_SEQ:EOCSts\/status_0
Capture Clock  : \ADC_TS410:bSAR_SEQ:EOCSts\/clock
Path slack     : 615859p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                           -500
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       624500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8641
-------------------------------------   ---- 
End-of-path arrival time (ps)           8641
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_227/clock_0                                            macrocell136        0      0  RISE       1

Data path
pin name                              model name    delay     AT   slack  edge  Fanout
------------------------------------  ------------  -----  -----  ------  ----  ------
Net_227/q                             macrocell136   1250   1250  615859  RISE       1
\ADC_TS410:bSAR_SEQ:EOCSts\/status_0  statuscell1    7391   8641  615859  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:bSAR_SEQ:EOCSts\/clock                          statuscell1         0      0  RISE       1



++++ Path 605 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:bSAR_SEQ:ChannelCounter\/count_1
Path End       : \ADC_TS410:AMuxHw_2_Decoder_old_id_1\/main_0
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_old_id_1\/clock_0
Path slack     : 616759p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4731
-------------------------------------   ---- 
End-of-path arrival time (ps)           4731
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:bSAR_SEQ:ChannelCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:bSAR_SEQ:ChannelCounter\/count_1   count7cell    1940   1940  588046  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/main_0  macrocell70   2791   4731  616759  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell70         0      0  RISE       1



++++ Path 606 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_22\/main_6
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 617105p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4385
-------------------------------------   ---- 
End-of-path arrival time (ps)           4385
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell71         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q         macrocell71   1250   1250  584757  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_22\/main_6  macrocell94   3135   4385  617105  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_22\/clock_0            macrocell94         0      0  RISE       1



++++ Path 607 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_59\/main_6
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 617105p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4385
-------------------------------------   ---- 
End-of-path arrival time (ps)           4385
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell71         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q         macrocell71    1250   1250  584757  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_59\/main_6  macrocell131   3135   4385  617105  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_59\/clock_0            macrocell131        0      0  RISE       1



++++ Path 608 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_17\/main_6
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 617118p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4372
-------------------------------------   ---- 
End-of-path arrival time (ps)           4372
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell71         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q         macrocell71   1250   1250  584757  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_17\/main_6  macrocell89   3122   4372  617118  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_17\/clock_0            macrocell89         0      0  RISE       1



++++ Path 609 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_31\/main_6
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 617118p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4372
-------------------------------------   ---- 
End-of-path arrival time (ps)           4372
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell71         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q         macrocell71    1250   1250  584757  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_31\/main_6  macrocell103   3122   4372  617118  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_31\/clock_0            macrocell103        0      0  RISE       1



++++ Path 610 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_60\/main_6
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 617118p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4372
-------------------------------------   ---- 
End-of-path arrival time (ps)           4372
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell71         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q         macrocell71    1250   1250  584757  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_60\/main_6  macrocell132   3122   4372  617118  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_60\/clock_0            macrocell132        0      0  RISE       1



++++ Path 611 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:bSAR_SEQ:nrq_reg\/q
Path End       : Net_227/main_1
Capture Clock  : Net_227/clock_0
Path slack     : 617953p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3537
-------------------------------------   ---- 
End-of-path arrival time (ps)           3537
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:bSAR_SEQ:nrq_reg\/clock_0                       macrocell138        0      0  RISE       1

Data path
pin name                        model name    delay     AT   slack  edge  Fanout
------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:bSAR_SEQ:nrq_reg\/q  macrocell138   1250   1250  617953  RISE       1
Net_227/main_1                  macrocell136   2287   3537  617953  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_227/clock_0                                            macrocell136        0      0  RISE       1



++++ Path 612 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:bSAR_SEQ:CtrlReg\/control_0
Path End       : \ADC_TS410:bSAR_SEQ:EOCSts\/clk_en
Capture Clock  : \ADC_TS410:bSAR_SEQ:EOCSts\/clock
Path slack     : 618419p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -2100
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4481
-------------------------------------   ---- 
End-of-path arrival time (ps)           4481
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:bSAR_SEQ:CtrlReg\/clock                         controlcell1        0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:bSAR_SEQ:CtrlReg\/control_0  controlcell1   1210   1210  614554  RISE       1
\ADC_TS410:bSAR_SEQ:EOCSts\/clk_en      statuscell1    3271   4481  618419  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:bSAR_SEQ:EOCSts\/clock                          statuscell1         0      0  RISE       1



++++ Path 613 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN3_0/q
Path End       : MODIN3_1/main_6
Capture Clock  : MODIN3_1/clock_0
Path slack     : 1060923p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18900
-------------------------------------   ----- 
End-of-path arrival time (ps)           18900
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
MODIN3_0/clock_0                                           macrocell39         0      0  RISE       1

Data path
pin name               model name   delay     AT    slack  edge  Fanout
---------------------  -----------  -----  -----  -------  ----  ------
MODIN3_0/q             macrocell39   1250   1250  1060923  RISE       1
MODIN3_1_split/main_7  macrocell60   8057   9307  1060923  RISE       1
MODIN3_1_split/q       macrocell60   3350  12657  1060923  RISE       1
MODIN3_1/main_6        macrocell38   6243  18900  1060923  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
MODIN3_1/clock_0                                           macrocell38         0      0  RISE       1



++++ Path 614 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:tx_state_2\/q
Path End       : \UART_OEM:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_OEM:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1062426p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -6190
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14718
-------------------------------------   ----- 
End-of-path arrival time (ps)           14718
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:tx_state_2\/clock_0                        macrocell28         0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_OEM:BUART:tx_state_2\/q                      macrocell28     1250   1250  1062426  RISE       1
\UART_OEM:BUART:counter_load_not\/main_3           macrocell3      7823   9073  1062426  RISE       1
\UART_OEM:BUART:counter_load_not\/q                macrocell3      3350  12423  1062426  RISE       1
\UART_OEM:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2294  14718  1062426  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1



++++ Path 615 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_OEM:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_OEM:BUART:sRX:RxBitCounter\/clock
Path slack     : 1063111p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -5360
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1077973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14862
-------------------------------------   ----- 
End-of-path arrival time (ps)           14862
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:tx_ctrl_mark_last\/clock_0                 macrocell30         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_OEM:BUART:tx_ctrl_mark_last\/q     macrocell30   1250   1250  1063111  RISE       1
\UART_OEM:BUART:rx_counter_load\/main_0  macrocell6    7951   9201  1063111  RISE       1
\UART_OEM:BUART:rx_counter_load\/q       macrocell6    3350  12551  1063111  RISE       1
\UART_OEM:BUART:sRX:RxBitCounter\/load   count7cell    2312  14862  1063111  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1



++++ Path 616 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:rx_bitclk_enable\/q
Path End       : \UART_OEM:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART_OEM:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1066039p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1077323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11284
-------------------------------------   ----- 
End-of-path arrival time (ps)           11284
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:rx_bitclk_enable\/clock_0                  macrocell36         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_OEM:BUART:rx_bitclk_enable\/q          macrocell36     1250   1250  1066039  RISE       1
\UART_OEM:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell3  10034  11284  1066039  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:sRX:RxShifter:u0\/clock                    datapathcell3       0      0  RISE       1



++++ Path 617 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:tx_state_2\/q
Path End       : \UART_OEM:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_OEM:BUART:sTX:TxSts\/clock
Path slack     : 1066646p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                          -500
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16187
-------------------------------------   ----- 
End-of-path arrival time (ps)           16187
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:tx_state_2\/clock_0                        macrocell28         0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\UART_OEM:BUART:tx_state_2\/q        macrocell28    1250   1250  1062426  RISE       1
\UART_OEM:BUART:tx_status_0\/main_4  macrocell4     9262  10512  1066646  RISE       1
\UART_OEM:BUART:tx_status_0\/q       macrocell4     3350  13862  1066646  RISE       1
\UART_OEM:BUART:sTX:TxSts\/status_0  statusicell1   2326  16187  1066646  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:sTX:TxSts\/clock                           statusicell1        0      0  RISE       1



++++ Path 618 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN3_0/q
Path End       : \UART_OEM:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_OEM:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1066751p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -3470
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079863

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13113
-------------------------------------   ----- 
End-of-path arrival time (ps)           13113
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
MODIN3_0/clock_0                                           macrocell39         0      0  RISE       1

Data path
pin name                                    model name     delay     AT    slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -------  ----  ------
MODIN3_0/q                                  macrocell39     1250   1250  1060923  RISE       1
\UART_OEM:BUART:rx_postpoll\/main_2         macrocell7      4150   5400  1066751  RISE       1
\UART_OEM:BUART:rx_postpoll\/q              macrocell7      3350   8750  1066751  RISE       1
\UART_OEM:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   4363  13113  1066751  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:sRX:RxShifter:u0\/clock                    datapathcell3       0      0  RISE       1



++++ Path 619 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:rx_state_0\/q
Path End       : \UART_OEM:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART_OEM:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1066776p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1077323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10547
-------------------------------------   ----- 
End-of-path arrival time (ps)           10547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:rx_state_0\/clock_0                        macrocell31         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_OEM:BUART:rx_state_0\/q                macrocell31     1250   1250  1066776  RISE       1
\UART_OEM:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell3   9297  10547  1066776  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:sRX:RxShifter:u0\/clock                    datapathcell3       0      0  RISE       1



++++ Path 620 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:rx_load_fifo\/q
Path End       : \UART_OEM:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_OEM:BUART:sRX:RxSts\/clock
Path slack     : 1066928p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                          -500
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15905
-------------------------------------   ----- 
End-of-path arrival time (ps)           15905
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:rx_load_fifo\/clock_0                      macrocell32         0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\UART_OEM:BUART:rx_load_fifo\/q      macrocell32    1250   1250  1066928  RISE       1
\UART_OEM:BUART:rx_status_4\/main_0  macrocell8     8404   9654  1066928  RISE       1
\UART_OEM:BUART:rx_status_4\/q       macrocell8     3350  13004  1066928  RISE       1
\UART_OEM:BUART:sRX:RxSts\/status_4  statusicell2   2901  15905  1066928  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:sRX:RxSts\/clock                           statusicell2        0      0  RISE       1



++++ Path 621 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:tx_state_1\/q
Path End       : \UART_OEM:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_OEM:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1067946p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9378
-------------------------------------   ---- 
End-of-path arrival time (ps)           9378
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:tx_state_1\/clock_0                        macrocell26         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_OEM:BUART:tx_state_1\/q                macrocell26     1250   1250  1062738  RISE       1
\UART_OEM:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell1   8128   9378  1067946  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:sTX:TxShifter:u0\/clock                    datapathcell1       0      0  RISE       1



++++ Path 622 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:tx_state_2\/q
Path End       : \UART_OEM:BUART:tx_state_0\/main_4
Capture Clock  : \UART_OEM:BUART:tx_state_0\/clock_0
Path slack     : 1067987p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11836
-------------------------------------   ----- 
End-of-path arrival time (ps)           11836
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:tx_state_2\/clock_0                        macrocell28         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_OEM:BUART:tx_state_2\/q       macrocell28   1250   1250  1062426  RISE       1
\UART_OEM:BUART:tx_state_0\/main_4  macrocell27  10586  11836  1067987  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:tx_state_0\/clock_0                        macrocell27         0      0  RISE       1



++++ Path 623 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:tx_state_2\/q
Path End       : \UART_OEM:BUART:tx_bitclk\/main_3
Capture Clock  : \UART_OEM:BUART:tx_bitclk\/clock_0
Path slack     : 1067987p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11836
-------------------------------------   ----- 
End-of-path arrival time (ps)           11836
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:tx_state_2\/clock_0                        macrocell28         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_OEM:BUART:tx_state_2\/q      macrocell28   1250   1250  1062426  RISE       1
\UART_OEM:BUART:tx_bitclk\/main_3  macrocell29  10586  11836  1067987  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:tx_bitclk\/clock_0                         macrocell29         0      0  RISE       1



++++ Path 624 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:rx_bitclk_enable\/q
Path End       : \UART_OEM:BUART:rx_state_2\/main_3
Capture Clock  : \UART_OEM:BUART:rx_state_2\/clock_0
Path slack     : 1068104p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11720
-------------------------------------   ----- 
End-of-path arrival time (ps)           11720
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:rx_bitclk_enable\/clock_0                  macrocell36         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_OEM:BUART:rx_bitclk_enable\/q  macrocell36   1250   1250  1066039  RISE       1
\UART_OEM:BUART:rx_state_2\/main_3   macrocell34  10470  11720  1068104  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:rx_state_2\/clock_0                        macrocell34         0      0  RISE       1



++++ Path 625 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_OEM:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART_OEM:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1068807p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8516
-------------------------------------   ---- 
End-of-path arrival time (ps)           8516
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:tx_ctrl_mark_last\/clock_0                 macrocell30         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_OEM:BUART:tx_ctrl_mark_last\/q         macrocell30     1250   1250  1063111  RISE       1
\UART_OEM:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell3   7266   8516  1068807  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:sRX:RxShifter:u0\/clock                    datapathcell3       0      0  RISE       1



++++ Path 626 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_OEM:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_OEM:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1069135p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8189
-------------------------------------   ---- 
End-of-path arrival time (ps)           8189
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_OEM:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1066579  RISE       1
\UART_OEM:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell1   7999   8189  1069135  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:sTX:TxShifter:u0\/clock                    datapathcell1       0      0  RISE       1



++++ Path 627 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_OEM:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART_OEM:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1069181p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10642
-------------------------------------   ----- 
End-of-path arrival time (ps)           10642
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_OEM:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1063930  RISE       1
\UART_OEM:BUART:rx_bitclk_enable\/main_2   macrocell36   8702  10642  1069181  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:rx_bitclk_enable\/clock_0                  macrocell36         0      0  RISE       1



++++ Path 628 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN3_1/main_3
Capture Clock  : MODIN3_1/clock_0
Path slack     : 1069181p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10642
-------------------------------------   ----- 
End-of-path arrival time (ps)           10642
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_OEM:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1063930  RISE       1
MODIN3_1/main_3                            macrocell38   8702  10642  1069181  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
MODIN3_1/clock_0                                           macrocell38         0      0  RISE       1



++++ Path 629 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:rx_bitclk_enable\/q
Path End       : \UART_OEM:BUART:rx_state_0\/main_3
Capture Clock  : \UART_OEM:BUART:rx_state_0\/clock_0
Path slack     : 1069383p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10440
-------------------------------------   ----- 
End-of-path arrival time (ps)           10440
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:rx_bitclk_enable\/clock_0                  macrocell36         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_OEM:BUART:rx_bitclk_enable\/q  macrocell36   1250   1250  1066039  RISE       1
\UART_OEM:BUART:rx_state_0\/main_3   macrocell31   9190  10440  1069383  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:rx_state_0\/clock_0                        macrocell31         0      0  RISE       1



++++ Path 630 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:rx_bitclk_enable\/q
Path End       : \UART_OEM:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART_OEM:BUART:rx_load_fifo\/clock_0
Path slack     : 1069383p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10440
-------------------------------------   ----- 
End-of-path arrival time (ps)           10440
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:rx_bitclk_enable\/clock_0                  macrocell36         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_OEM:BUART:rx_bitclk_enable\/q   macrocell36   1250   1250  1066039  RISE       1
\UART_OEM:BUART:rx_load_fifo\/main_2  macrocell32   9190  10440  1069383  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:rx_load_fifo\/clock_0                      macrocell32         0      0  RISE       1



++++ Path 631 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:rx_bitclk_enable\/q
Path End       : \UART_OEM:BUART:rx_state_3\/main_2
Capture Clock  : \UART_OEM:BUART:rx_state_3\/clock_0
Path slack     : 1069383p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10440
-------------------------------------   ----- 
End-of-path arrival time (ps)           10440
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:rx_bitclk_enable\/clock_0                  macrocell36         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_OEM:BUART:rx_bitclk_enable\/q  macrocell36   1250   1250  1066039  RISE       1
\UART_OEM:BUART:rx_state_3\/main_2   macrocell33   9190  10440  1069383  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:rx_state_3\/clock_0                        macrocell33         0      0  RISE       1



++++ Path 632 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:rx_bitclk_enable\/q
Path End       : \UART_OEM:BUART:rx_status_3\/main_3
Capture Clock  : \UART_OEM:BUART:rx_status_3\/clock_0
Path slack     : 1069383p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10440
-------------------------------------   ----- 
End-of-path arrival time (ps)           10440
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:rx_bitclk_enable\/clock_0                  macrocell36         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_OEM:BUART:rx_bitclk_enable\/q  macrocell36   1250   1250  1066039  RISE       1
\UART_OEM:BUART:rx_status_3\/main_3  macrocell40   9190  10440  1069383  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:rx_status_3\/clock_0                       macrocell40         0      0  RISE       1



++++ Path 633 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:sRX:RxBitCounter\/count_3
Path End       : MODIN3_0/main_1
Capture Clock  : MODIN3_0/clock_0
Path slack     : 1069444p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10380
-------------------------------------   ----- 
End-of-path arrival time (ps)           10380
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_OEM:BUART:sRX:RxBitCounter\/count_3  count7cell    1940   1940  1064603  RISE       1
MODIN3_0/main_1                            macrocell39   8440  10380  1069444  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
MODIN3_0/clock_0                                           macrocell39         0      0  RISE       1



++++ Path 634 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:tx_state_1\/q
Path End       : \UART_OEM:BUART:tx_state_0\/main_0
Capture Clock  : \UART_OEM:BUART:tx_state_0\/clock_0
Path slack     : 1069523p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10300
-------------------------------------   ----- 
End-of-path arrival time (ps)           10300
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:tx_state_1\/clock_0                        macrocell26         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_OEM:BUART:tx_state_1\/q       macrocell26   1250   1250  1062738  RISE       1
\UART_OEM:BUART:tx_state_0\/main_0  macrocell27   9050  10300  1069523  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:tx_state_0\/clock_0                        macrocell27         0      0  RISE       1



++++ Path 635 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:tx_state_1\/q
Path End       : \UART_OEM:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_OEM:BUART:tx_bitclk\/clock_0
Path slack     : 1069523p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10300
-------------------------------------   ----- 
End-of-path arrival time (ps)           10300
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:tx_state_1\/clock_0                        macrocell26         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_OEM:BUART:tx_state_1\/q      macrocell26   1250   1250  1062738  RISE       1
\UART_OEM:BUART:tx_bitclk\/main_0  macrocell29   9050  10300  1069523  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:tx_bitclk\/clock_0                         macrocell29         0      0  RISE       1



++++ Path 636 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:tx_state_2\/q
Path End       : \UART_OEM:BUART:txn\/main_4
Capture Clock  : \UART_OEM:BUART:txn\/clock_0
Path slack     : 1069957p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9867
-------------------------------------   ---- 
End-of-path arrival time (ps)           9867
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:tx_state_2\/clock_0                        macrocell28         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART_OEM:BUART:tx_state_2\/q  macrocell28   1250   1250  1062426  RISE       1
\UART_OEM:BUART:txn\/main_4    macrocell25   8617   9867  1069957  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:txn\/clock_0                               macrocell25         0      0  RISE       1



++++ Path 637 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:rx_count7_bit8_wire\/q
Path End       : \UART_OEM:BUART:rx_bitclk_enable\/main_4
Capture Clock  : \UART_OEM:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1069986p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9838
-------------------------------------   ---- 
End-of-path arrival time (ps)           9838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:rx_count7_bit8_wire\/clock_0               macrocell35         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_OEM:BUART:rx_count7_bit8_wire\/q    macrocell35   1250   1250  1062821  RISE       1
\UART_OEM:BUART:rx_bitclk_enable\/main_4  macrocell36   8588   9838  1069986  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:rx_bitclk_enable\/clock_0                  macrocell36         0      0  RISE       1



++++ Path 638 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:rx_count7_bit8_wire\/q
Path End       : MODIN3_1/main_4
Capture Clock  : MODIN3_1/clock_0
Path slack     : 1069986p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9838
-------------------------------------   ---- 
End-of-path arrival time (ps)           9838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:rx_count7_bit8_wire\/clock_0               macrocell35         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_OEM:BUART:rx_count7_bit8_wire\/q  macrocell35   1250   1250  1062821  RISE       1
MODIN3_1/main_4                         macrocell38   8588   9838  1069986  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
MODIN3_1/clock_0                                           macrocell38         0      0  RISE       1



++++ Path 639 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN3_0/q
Path End       : \UART_OEM:BUART:rx_state_0\/main_8
Capture Clock  : \UART_OEM:BUART:rx_state_0\/clock_0
Path slack     : 1069986p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9837
-------------------------------------   ---- 
End-of-path arrival time (ps)           9837
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
MODIN3_0/clock_0                                           macrocell39         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
MODIN3_0/q                          macrocell39   1250   1250  1060923  RISE       1
\UART_OEM:BUART:rx_state_0\/main_8  macrocell31   8587   9837  1069986  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:rx_state_0\/clock_0                        macrocell31         0      0  RISE       1



++++ Path 640 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN3_0/q
Path End       : \UART_OEM:BUART:rx_status_3\/main_7
Capture Clock  : \UART_OEM:BUART:rx_status_3\/clock_0
Path slack     : 1069986p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9837
-------------------------------------   ---- 
End-of-path arrival time (ps)           9837
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
MODIN3_0/clock_0                                           macrocell39         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
MODIN3_0/q                           macrocell39   1250   1250  1060923  RISE       1
\UART_OEM:BUART:rx_status_3\/main_7  macrocell40   8587   9837  1069986  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:rx_status_3\/clock_0                       macrocell40         0      0  RISE       1



++++ Path 641 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_OEM:BUART:tx_state_1\/main_2
Capture Clock  : \UART_OEM:BUART:tx_state_1\/clock_0
Path slack     : 1069991p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9832
-------------------------------------   ---- 
End-of-path arrival time (ps)           9832
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_OEM:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1066579  RISE       1
\UART_OEM:BUART:tx_state_1\/main_2               macrocell26     9642   9832  1069991  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:tx_state_1\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 642 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_OEM:BUART:tx_state_2\/main_2
Capture Clock  : \UART_OEM:BUART:tx_state_2\/clock_0
Path slack     : 1069991p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9832
-------------------------------------   ---- 
End-of-path arrival time (ps)           9832
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_OEM:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1066579  RISE       1
\UART_OEM:BUART:tx_state_2\/main_2               macrocell28     9642   9832  1069991  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:tx_state_2\/clock_0                        macrocell28         0      0  RISE       1



++++ Path 643 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_OEM:BUART:tx_state_0\/main_3
Capture Clock  : \UART_OEM:BUART:tx_state_0\/clock_0
Path slack     : 1070357p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9466
-------------------------------------   ---- 
End-of-path arrival time (ps)           9466
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:sTX:TxShifter:u0\/clock                    datapathcell1       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_OEM:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  1069017  RISE       1
\UART_OEM:BUART:tx_state_0\/main_3                  macrocell27     5886   9466  1070357  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:tx_state_0\/clock_0                        macrocell27         0      0  RISE       1



++++ Path 644 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:tx_state_1\/q
Path End       : \UART_OEM:BUART:txn\/main_1
Capture Clock  : \UART_OEM:BUART:txn\/clock_0
Path slack     : 1070440p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9383
-------------------------------------   ---- 
End-of-path arrival time (ps)           9383
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:tx_state_1\/clock_0                        macrocell26         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART_OEM:BUART:tx_state_1\/q  macrocell26   1250   1250  1062738  RISE       1
\UART_OEM:BUART:txn\/main_1    macrocell25   8133   9383  1070440  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:txn\/clock_0                               macrocell25         0      0  RISE       1



++++ Path 645 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:tx_bitclk\/q
Path End       : \UART_OEM:BUART:tx_state_1\/main_5
Capture Clock  : \UART_OEM:BUART:tx_state_1\/clock_0
Path slack     : 1070510p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9314
-------------------------------------   ---- 
End-of-path arrival time (ps)           9314
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:tx_bitclk\/clock_0                         macrocell29         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_OEM:BUART:tx_bitclk\/q        macrocell29   1250   1250  1070510  RISE       1
\UART_OEM:BUART:tx_state_1\/main_5  macrocell26   8064   9314  1070510  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:tx_state_1\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 646 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:tx_bitclk\/q
Path End       : \UART_OEM:BUART:tx_state_2\/main_5
Capture Clock  : \UART_OEM:BUART:tx_state_2\/clock_0
Path slack     : 1070510p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9314
-------------------------------------   ---- 
End-of-path arrival time (ps)           9314
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:tx_bitclk\/clock_0                         macrocell29         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_OEM:BUART:tx_bitclk\/q        macrocell29   1250   1250  1070510  RISE       1
\UART_OEM:BUART:tx_state_2\/main_5  macrocell28   8064   9314  1070510  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:tx_state_2\/clock_0                        macrocell28         0      0  RISE       1



++++ Path 647 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:rx_load_fifo\/q
Path End       : \UART_OEM:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART_OEM:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1070524p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -3130
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1080203

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9679
-------------------------------------   ---- 
End-of-path arrival time (ps)           9679
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:rx_load_fifo\/clock_0                      macrocell32         0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_OEM:BUART:rx_load_fifo\/q            macrocell32     1250   1250  1066928  RISE       1
\UART_OEM:BUART:sRX:RxShifter:u0\/f0_load  datapathcell3   8429   9679  1070524  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:sRX:RxShifter:u0\/clock                    datapathcell3       0      0  RISE       1



++++ Path 648 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_OEM:BUART:rx_state_2\/main_1
Capture Clock  : \UART_OEM:BUART:rx_state_2\/clock_0
Path slack     : 1070623p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9201
-------------------------------------   ---- 
End-of-path arrival time (ps)           9201
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:tx_ctrl_mark_last\/clock_0                 macrocell30         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_OEM:BUART:tx_ctrl_mark_last\/q  macrocell30   1250   1250  1063111  RISE       1
\UART_OEM:BUART:rx_state_2\/main_1    macrocell34   7951   9201  1070623  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:rx_state_2\/clock_0                        macrocell34         0      0  RISE       1



++++ Path 649 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_OEM:BUART:rx_count7_bit8_wire\/main_0
Capture Clock  : \UART_OEM:BUART:rx_count7_bit8_wire\/clock_0
Path slack     : 1070623p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9201
-------------------------------------   ---- 
End-of-path arrival time (ps)           9201
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:tx_ctrl_mark_last\/clock_0                 macrocell30         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_OEM:BUART:tx_ctrl_mark_last\/q         macrocell30   1250   1250  1063111  RISE       1
\UART_OEM:BUART:rx_count7_bit8_wire\/main_0  macrocell35   7951   9201  1070623  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:rx_count7_bit8_wire\/clock_0               macrocell35         0      0  RISE       1



++++ Path 650 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_OEM:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART_OEM:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1070623p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9201
-------------------------------------   ---- 
End-of-path arrival time (ps)           9201
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:tx_ctrl_mark_last\/clock_0                 macrocell30         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_OEM:BUART:tx_ctrl_mark_last\/q        macrocell30   1250   1250  1063111  RISE       1
\UART_OEM:BUART:rx_state_stop1_reg\/main_0  macrocell37   7951   9201  1070623  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:rx_state_stop1_reg\/clock_0                macrocell37         0      0  RISE       1



++++ Path 651 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_OEM:BUART:tx_state_0\/main_2
Capture Clock  : \UART_OEM:BUART:tx_state_0\/clock_0
Path slack     : 1070700p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9123
-------------------------------------   ---- 
End-of-path arrival time (ps)           9123
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_OEM:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1066579  RISE       1
\UART_OEM:BUART:tx_state_0\/main_2               macrocell27     8933   9123  1070700  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:tx_state_0\/clock_0                        macrocell27         0      0  RISE       1



++++ Path 652 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_OEM:BUART:tx_bitclk\/main_2
Capture Clock  : \UART_OEM:BUART:tx_bitclk\/clock_0
Path slack     : 1070700p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9123
-------------------------------------   ---- 
End-of-path arrival time (ps)           9123
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_OEM:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1066579  RISE       1
\UART_OEM:BUART:tx_bitclk\/main_2                macrocell29     8933   9123  1070700  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:tx_bitclk\/clock_0                         macrocell29         0      0  RISE       1



++++ Path 653 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_OEM:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART_OEM:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1070752p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9071
-------------------------------------   ---- 
End-of-path arrival time (ps)           9071
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_OEM:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1063833  RISE       1
\UART_OEM:BUART:rx_bitclk_enable\/main_1   macrocell36   7131   9071  1070752  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:rx_bitclk_enable\/clock_0                  macrocell36         0      0  RISE       1



++++ Path 654 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN3_1/main_2
Capture Clock  : MODIN3_1/clock_0
Path slack     : 1070752p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9071
-------------------------------------   ---- 
End-of-path arrival time (ps)           9071
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_OEM:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1063833  RISE       1
MODIN3_1/main_2                            macrocell38   7131   9071  1070752  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
MODIN3_1/clock_0                                           macrocell38         0      0  RISE       1



++++ Path 655 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:sRX:RxBitCounter\/count_3
Path End       : \UART_OEM:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART_OEM:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1070760p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9064
-------------------------------------   ---- 
End-of-path arrival time (ps)           9064
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_OEM:BUART:sRX:RxBitCounter\/count_3  count7cell    1940   1940  1064603  RISE       1
\UART_OEM:BUART:rx_bitclk_enable\/main_0   macrocell36   7124   9064  1070760  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:rx_bitclk_enable\/clock_0                  macrocell36         0      0  RISE       1



++++ Path 656 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:sRX:RxBitCounter\/count_3
Path End       : MODIN3_1/main_1
Capture Clock  : MODIN3_1/clock_0
Path slack     : 1070760p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9064
-------------------------------------   ---- 
End-of-path arrival time (ps)           9064
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_OEM:BUART:sRX:RxBitCounter\/count_3  count7cell    1940   1940  1064603  RISE       1
MODIN3_1/main_1                            macrocell38   7124   9064  1070760  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
MODIN3_1/clock_0                                           macrocell38         0      0  RISE       1



++++ Path 657 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN3_0/main_3
Capture Clock  : MODIN3_0/clock_0
Path slack     : 1070765p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9059
-------------------------------------   ---- 
End-of-path arrival time (ps)           9059
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_OEM:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1063930  RISE       1
MODIN3_0/main_3                            macrocell39   7119   9059  1070765  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
MODIN3_0/clock_0                                           macrocell39         0      0  RISE       1



++++ Path 658 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:tx_state_0\/q
Path End       : \UART_OEM:BUART:tx_state_1\/main_1
Capture Clock  : \UART_OEM:BUART:tx_state_1\/clock_0
Path slack     : 1070774p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9050
-------------------------------------   ---- 
End-of-path arrival time (ps)           9050
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:tx_state_0\/clock_0                        macrocell27         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_OEM:BUART:tx_state_0\/q       macrocell27   1250   1250  1065159  RISE       1
\UART_OEM:BUART:tx_state_1\/main_1  macrocell26   7800   9050  1070774  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:tx_state_1\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 659 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:tx_state_0\/q
Path End       : \UART_OEM:BUART:tx_state_2\/main_1
Capture Clock  : \UART_OEM:BUART:tx_state_2\/clock_0
Path slack     : 1070774p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9050
-------------------------------------   ---- 
End-of-path arrival time (ps)           9050
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:tx_state_0\/clock_0                        macrocell27         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_OEM:BUART:tx_state_0\/q       macrocell27   1250   1250  1065159  RISE       1
\UART_OEM:BUART:tx_state_2\/main_1  macrocell28   7800   9050  1070774  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:tx_state_2\/clock_0                        macrocell28         0      0  RISE       1



++++ Path 660 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART_OEM:BUART:rx_bitclk_enable\/main_3
Capture Clock  : \UART_OEM:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1070874p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8949
-------------------------------------   ---- 
End-of-path arrival time (ps)           8949
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_OEM:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  1064125  RISE       1
\UART_OEM:BUART:rx_bitclk_enable\/main_3   macrocell36   7009   8949  1070874  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:rx_bitclk_enable\/clock_0                  macrocell36         0      0  RISE       1



++++ Path 661 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:rx_count7_bit8_wire\/q
Path End       : MODIN3_0/main_5
Capture Clock  : MODIN3_0/clock_0
Path slack     : 1070879p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8944
-------------------------------------   ---- 
End-of-path arrival time (ps)           8944
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:rx_count7_bit8_wire\/clock_0               macrocell35         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_OEM:BUART:rx_count7_bit8_wire\/q  macrocell35   1250   1250  1062821  RISE       1
MODIN3_0/main_5                         macrocell39   7694   8944  1070879  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
MODIN3_0/clock_0                                           macrocell39         0      0  RISE       1



++++ Path 662 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_OEM:BUART:rx_state_0\/main_1
Capture Clock  : \UART_OEM:BUART:rx_state_0\/clock_0
Path slack     : 1071352p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8471
-------------------------------------   ---- 
End-of-path arrival time (ps)           8471
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:tx_ctrl_mark_last\/clock_0                 macrocell30         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_OEM:BUART:tx_ctrl_mark_last\/q  macrocell30   1250   1250  1063111  RISE       1
\UART_OEM:BUART:rx_state_0\/main_1    macrocell31   7221   8471  1071352  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:rx_state_0\/clock_0                        macrocell31         0      0  RISE       1



++++ Path 663 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_OEM:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART_OEM:BUART:rx_load_fifo\/clock_0
Path slack     : 1071352p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8471
-------------------------------------   ---- 
End-of-path arrival time (ps)           8471
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:tx_ctrl_mark_last\/clock_0                 macrocell30         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_OEM:BUART:tx_ctrl_mark_last\/q  macrocell30   1250   1250  1063111  RISE       1
\UART_OEM:BUART:rx_load_fifo\/main_0  macrocell32   7221   8471  1071352  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:rx_load_fifo\/clock_0                      macrocell32         0      0  RISE       1



++++ Path 664 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_OEM:BUART:rx_state_3\/main_0
Capture Clock  : \UART_OEM:BUART:rx_state_3\/clock_0
Path slack     : 1071352p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8471
-------------------------------------   ---- 
End-of-path arrival time (ps)           8471
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:tx_ctrl_mark_last\/clock_0                 macrocell30         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_OEM:BUART:tx_ctrl_mark_last\/q  macrocell30   1250   1250  1063111  RISE       1
\UART_OEM:BUART:rx_state_3\/main_0    macrocell33   7221   8471  1071352  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:rx_state_3\/clock_0                        macrocell33         0      0  RISE       1



++++ Path 665 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_OEM:BUART:rx_status_3\/main_1
Capture Clock  : \UART_OEM:BUART:rx_status_3\/clock_0
Path slack     : 1071352p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8471
-------------------------------------   ---- 
End-of-path arrival time (ps)           8471
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:tx_ctrl_mark_last\/clock_0                 macrocell30         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_OEM:BUART:tx_ctrl_mark_last\/q  macrocell30   1250   1250  1063111  RISE       1
\UART_OEM:BUART:rx_status_3\/main_1   macrocell40   7221   8471  1071352  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:rx_status_3\/clock_0                       macrocell40         0      0  RISE       1



++++ Path 666 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN3_1/q
Path End       : \UART_OEM:BUART:rx_state_0\/main_7
Capture Clock  : \UART_OEM:BUART:rx_state_0\/clock_0
Path slack     : 1071472p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8351
-------------------------------------   ---- 
End-of-path arrival time (ps)           8351
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
MODIN3_1/clock_0                                           macrocell38         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
MODIN3_1/q                          macrocell38   1250   1250  1061872  RISE       1
\UART_OEM:BUART:rx_state_0\/main_7  macrocell31   7101   8351  1071472  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:rx_state_0\/clock_0                        macrocell31         0      0  RISE       1



++++ Path 667 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN3_1/q
Path End       : \UART_OEM:BUART:rx_status_3\/main_6
Capture Clock  : \UART_OEM:BUART:rx_status_3\/clock_0
Path slack     : 1071472p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8351
-------------------------------------   ---- 
End-of-path arrival time (ps)           8351
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
MODIN3_1/clock_0                                           macrocell38         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
MODIN3_1/q                           macrocell38   1250   1250  1061872  RISE       1
\UART_OEM:BUART:rx_status_3\/main_6  macrocell40   7101   8351  1071472  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:rx_status_3\/clock_0                       macrocell40         0      0  RISE       1



++++ Path 668 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN3_0/main_2
Capture Clock  : MODIN3_0/clock_0
Path slack     : 1071617p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8206
-------------------------------------   ---- 
End-of-path arrival time (ps)           8206
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_OEM:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1063833  RISE       1
MODIN3_0/main_2                            macrocell39   6266   8206  1071617  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
MODIN3_0/clock_0                                           macrocell39         0      0  RISE       1



++++ Path 669 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:tx_bitclk\/q
Path End       : \UART_OEM:BUART:txn\/main_6
Capture Clock  : \UART_OEM:BUART:txn\/clock_0
Path slack     : 1071631p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8192
-------------------------------------   ---- 
End-of-path arrival time (ps)           8192
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:tx_bitclk\/clock_0                         macrocell29         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\UART_OEM:BUART:tx_bitclk\/q  macrocell29   1250   1250  1070510  RISE       1
\UART_OEM:BUART:txn\/main_6   macrocell25   6942   8192  1071631  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:txn\/clock_0                               macrocell25         0      0  RISE       1



++++ Path 670 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:sRX:RxBitCounter\/count_0
Path End       : MODIN3_0/main_4
Capture Clock  : MODIN3_0/clock_0
Path slack     : 1071736p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8087
-------------------------------------   ---- 
End-of-path arrival time (ps)           8087
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_OEM:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  1064125  RISE       1
MODIN3_0/main_4                            macrocell39   6147   8087  1071736  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
MODIN3_0/clock_0                                           macrocell39         0      0  RISE       1



++++ Path 671 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_OEM:BUART:txn\/main_3
Capture Clock  : \UART_OEM:BUART:txn\/clock_0
Path slack     : 1071809p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8014
-------------------------------------   ---- 
End-of-path arrival time (ps)           8014
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:sTX:TxShifter:u0\/clock                    datapathcell1       0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_OEM:BUART:sTX:TxShifter:u0\/so_comb  datapathcell1   4370   4370  1071809  RISE       1
\UART_OEM:BUART:txn\/main_3                macrocell25     3644   8014  1071809  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:txn\/clock_0                               macrocell25         0      0  RISE       1



++++ Path 672 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:rx_count7_bit8_wire\/q
Path End       : \UART_OEM:BUART:rx_state_0\/main_6
Capture Clock  : \UART_OEM:BUART:rx_state_0\/clock_0
Path slack     : 1071870p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7953
-------------------------------------   ---- 
End-of-path arrival time (ps)           7953
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:rx_count7_bit8_wire\/clock_0               macrocell35         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_OEM:BUART:rx_count7_bit8_wire\/q  macrocell35   1250   1250  1062821  RISE       1
\UART_OEM:BUART:rx_state_0\/main_6      macrocell31   6703   7953  1071870  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:rx_state_0\/clock_0                        macrocell31         0      0  RISE       1



++++ Path 673 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:rx_count7_bit8_wire\/q
Path End       : \UART_OEM:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART_OEM:BUART:rx_load_fifo\/clock_0
Path slack     : 1071870p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7953
-------------------------------------   ---- 
End-of-path arrival time (ps)           7953
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:rx_count7_bit8_wire\/clock_0               macrocell35         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_OEM:BUART:rx_count7_bit8_wire\/q  macrocell35   1250   1250  1062821  RISE       1
\UART_OEM:BUART:rx_load_fifo\/main_5    macrocell32   6703   7953  1071870  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:rx_load_fifo\/clock_0                      macrocell32         0      0  RISE       1



++++ Path 674 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:rx_count7_bit8_wire\/q
Path End       : \UART_OEM:BUART:rx_state_3\/main_5
Capture Clock  : \UART_OEM:BUART:rx_state_3\/clock_0
Path slack     : 1071870p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7953
-------------------------------------   ---- 
End-of-path arrival time (ps)           7953
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:rx_count7_bit8_wire\/clock_0               macrocell35         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_OEM:BUART:rx_count7_bit8_wire\/q  macrocell35   1250   1250  1062821  RISE       1
\UART_OEM:BUART:rx_state_3\/main_5      macrocell33   6703   7953  1071870  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:rx_state_3\/clock_0                        macrocell33         0      0  RISE       1



++++ Path 675 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:rx_count7_bit8_wire\/q
Path End       : \UART_OEM:BUART:rx_state_2\/main_6
Capture Clock  : \UART_OEM:BUART:rx_state_2\/clock_0
Path slack     : 1072487p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7336
-------------------------------------   ---- 
End-of-path arrival time (ps)           7336
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:rx_count7_bit8_wire\/clock_0               macrocell35         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_OEM:BUART:rx_count7_bit8_wire\/q  macrocell35   1250   1250  1062821  RISE       1
\UART_OEM:BUART:rx_state_2\/main_6      macrocell34   6086   7336  1072487  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:rx_state_2\/clock_0                        macrocell34         0      0  RISE       1



++++ Path 676 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:rx_count7_bit8_wire\/q
Path End       : \UART_OEM:BUART:rx_count7_bit8_wire\/main_5
Capture Clock  : \UART_OEM:BUART:rx_count7_bit8_wire\/clock_0
Path slack     : 1072487p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7336
-------------------------------------   ---- 
End-of-path arrival time (ps)           7336
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:rx_count7_bit8_wire\/clock_0               macrocell35         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_OEM:BUART:rx_count7_bit8_wire\/q       macrocell35   1250   1250  1062821  RISE       1
\UART_OEM:BUART:rx_count7_bit8_wire\/main_5  macrocell35   6086   7336  1072487  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:rx_count7_bit8_wire\/clock_0               macrocell35         0      0  RISE       1



++++ Path 677 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:tx_state_0\/q
Path End       : \UART_OEM:BUART:txn\/main_2
Capture Clock  : \UART_OEM:BUART:txn\/clock_0
Path slack     : 1072573p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7250
-------------------------------------   ---- 
End-of-path arrival time (ps)           7250
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:tx_state_0\/clock_0                        macrocell27         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART_OEM:BUART:tx_state_0\/q  macrocell27   1250   1250  1065159  RISE       1
\UART_OEM:BUART:txn\/main_2    macrocell25   6000   7250  1072573  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:txn\/clock_0                               macrocell25         0      0  RISE       1



++++ Path 678 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:tx_state_2\/q
Path End       : \UART_OEM:BUART:tx_state_1\/main_3
Capture Clock  : \UART_OEM:BUART:tx_state_1\/clock_0
Path slack     : 1072641p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7182
-------------------------------------   ---- 
End-of-path arrival time (ps)           7182
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:tx_state_2\/clock_0                        macrocell28         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_OEM:BUART:tx_state_2\/q       macrocell28   1250   1250  1062426  RISE       1
\UART_OEM:BUART:tx_state_1\/main_3  macrocell26   5932   7182  1072641  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:tx_state_1\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 679 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:tx_state_2\/q
Path End       : \UART_OEM:BUART:tx_state_2\/main_3
Capture Clock  : \UART_OEM:BUART:tx_state_2\/clock_0
Path slack     : 1072641p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7182
-------------------------------------   ---- 
End-of-path arrival time (ps)           7182
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:tx_state_2\/clock_0                        macrocell28         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_OEM:BUART:tx_state_2\/q       macrocell28   1250   1250  1062426  RISE       1
\UART_OEM:BUART:tx_state_2\/main_3  macrocell28   5932   7182  1072641  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:tx_state_2\/clock_0                        macrocell28         0      0  RISE       1



++++ Path 680 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:tx_state_0\/q
Path End       : \UART_OEM:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_OEM:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1072681p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4643
-------------------------------------   ---- 
End-of-path arrival time (ps)           4643
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:tx_state_0\/clock_0                        macrocell27         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_OEM:BUART:tx_state_0\/q                macrocell27     1250   1250  1065159  RISE       1
\UART_OEM:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell1   3393   4643  1072681  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:sTX:TxShifter:u0\/clock                    datapathcell1       0      0  RISE       1



++++ Path 681 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_OEM:BUART:tx_state_1\/main_4
Capture Clock  : \UART_OEM:BUART:tx_state_1\/clock_0
Path slack     : 1073414p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6410
-------------------------------------   ---- 
End-of-path arrival time (ps)           6410
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_OEM:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  1073414  RISE       1
\UART_OEM:BUART:tx_state_1\/main_4               macrocell26     6220   6410  1073414  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:tx_state_1\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 682 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_OEM:BUART:tx_state_2\/main_4
Capture Clock  : \UART_OEM:BUART:tx_state_2\/clock_0
Path slack     : 1073414p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6410
-------------------------------------   ---- 
End-of-path arrival time (ps)           6410
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_OEM:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  1073414  RISE       1
\UART_OEM:BUART:tx_state_2\/main_4               macrocell28     6220   6410  1073414  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:tx_state_2\/clock_0                        macrocell28         0      0  RISE       1



++++ Path 683 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_OEM:BUART:rx_state_0\/main_9
Capture Clock  : \UART_OEM:BUART:rx_state_0\/clock_0
Path slack     : 1074489p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5335
-------------------------------------   ---- 
End-of-path arrival time (ps)           5335
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_OEM:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1074489  RISE       1
\UART_OEM:BUART:rx_state_0\/main_9         macrocell31   3395   5335  1074489  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:rx_state_0\/clock_0                        macrocell31         0      0  RISE       1



++++ Path 684 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_OEM:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART_OEM:BUART:rx_load_fifo\/clock_0
Path slack     : 1074489p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5335
-------------------------------------   ---- 
End-of-path arrival time (ps)           5335
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_OEM:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1074489  RISE       1
\UART_OEM:BUART:rx_load_fifo\/main_6       macrocell32   3395   5335  1074489  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:rx_load_fifo\/clock_0                      macrocell32         0      0  RISE       1



++++ Path 685 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_OEM:BUART:rx_state_3\/main_6
Capture Clock  : \UART_OEM:BUART:rx_state_3\/clock_0
Path slack     : 1074489p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5335
-------------------------------------   ---- 
End-of-path arrival time (ps)           5335
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_OEM:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1074489  RISE       1
\UART_OEM:BUART:rx_state_3\/main_6         macrocell33   3395   5335  1074489  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:rx_state_3\/clock_0                        macrocell33         0      0  RISE       1



++++ Path 686 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_OEM:BUART:rx_state_0\/main_10
Capture Clock  : \UART_OEM:BUART:rx_state_0\/clock_0
Path slack     : 1074493p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5330
-------------------------------------   ---- 
End-of-path arrival time (ps)           5330
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_OEM:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1074493  RISE       1
\UART_OEM:BUART:rx_state_0\/main_10        macrocell31   3390   5330  1074493  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:rx_state_0\/clock_0                        macrocell31         0      0  RISE       1



++++ Path 687 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_OEM:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART_OEM:BUART:rx_load_fifo\/clock_0
Path slack     : 1074493p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5330
-------------------------------------   ---- 
End-of-path arrival time (ps)           5330
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_OEM:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1074493  RISE       1
\UART_OEM:BUART:rx_load_fifo\/main_7       macrocell32   3390   5330  1074493  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:rx_load_fifo\/clock_0                      macrocell32         0      0  RISE       1



++++ Path 688 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_OEM:BUART:rx_state_3\/main_7
Capture Clock  : \UART_OEM:BUART:rx_state_3\/clock_0
Path slack     : 1074493p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5330
-------------------------------------   ---- 
End-of-path arrival time (ps)           5330
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_OEM:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1074493  RISE       1
\UART_OEM:BUART:rx_state_3\/main_7         macrocell33   3390   5330  1074493  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:rx_state_3\/clock_0                        macrocell33         0      0  RISE       1



++++ Path 689 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN3_1/q
Path End       : MODIN3_1/main_5
Capture Clock  : MODIN3_1/clock_0
Path slack     : 1074703p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5121
-------------------------------------   ---- 
End-of-path arrival time (ps)           5121
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
MODIN3_1/clock_0                                           macrocell38         0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN3_1/q       macrocell38   1250   1250  1061872  RISE       1
MODIN3_1/main_5  macrocell38   3871   5121  1074703  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
MODIN3_1/clock_0                                           macrocell38         0      0  RISE       1



++++ Path 690 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:rx_status_3\/q
Path End       : \UART_OEM:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART_OEM:BUART:sRX:RxSts\/clock
Path slack     : 1074801p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                          -500
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1082833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8033
-------------------------------------   ---- 
End-of-path arrival time (ps)           8033
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:rx_status_3\/clock_0                       macrocell40         0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\UART_OEM:BUART:rx_status_3\/q       macrocell40    1250   1250  1074801  RISE       1
\UART_OEM:BUART:sRX:RxSts\/status_3  statusicell2   6783   8033  1074801  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:sRX:RxSts\/clock                           statusicell2        0      0  RISE       1



++++ Path 691 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:rx_state_0\/q
Path End       : \UART_OEM:BUART:rx_state_2\/main_2
Capture Clock  : \UART_OEM:BUART:rx_state_2\/clock_0
Path slack     : 1074816p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5008
-------------------------------------   ---- 
End-of-path arrival time (ps)           5008
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:rx_state_0\/clock_0                        macrocell31         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_OEM:BUART:rx_state_0\/q       macrocell31   1250   1250  1066776  RISE       1
\UART_OEM:BUART:rx_state_2\/main_2  macrocell34   3758   5008  1074816  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:rx_state_2\/clock_0                        macrocell34         0      0  RISE       1



++++ Path 692 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:rx_state_0\/q
Path End       : \UART_OEM:BUART:rx_count7_bit8_wire\/main_1
Capture Clock  : \UART_OEM:BUART:rx_count7_bit8_wire\/clock_0
Path slack     : 1074816p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5008
-------------------------------------   ---- 
End-of-path arrival time (ps)           5008
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:rx_state_0\/clock_0                        macrocell31         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_OEM:BUART:rx_state_0\/q                macrocell31   1250   1250  1066776  RISE       1
\UART_OEM:BUART:rx_count7_bit8_wire\/main_1  macrocell35   3758   5008  1074816  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:rx_count7_bit8_wire\/clock_0               macrocell35         0      0  RISE       1



++++ Path 693 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:rx_state_0\/q
Path End       : \UART_OEM:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART_OEM:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1074816p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5008
-------------------------------------   ---- 
End-of-path arrival time (ps)           5008
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:rx_state_0\/clock_0                        macrocell31         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_OEM:BUART:rx_state_0\/q               macrocell31   1250   1250  1066776  RISE       1
\UART_OEM:BUART:rx_state_stop1_reg\/main_1  macrocell37   3758   5008  1074816  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:rx_state_stop1_reg\/clock_0                macrocell37         0      0  RISE       1



++++ Path 694 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:rx_state_2\/q
Path End       : \UART_OEM:BUART:rx_state_0\/main_5
Capture Clock  : \UART_OEM:BUART:rx_state_0\/clock_0
Path slack     : 1075188p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4635
-------------------------------------   ---- 
End-of-path arrival time (ps)           4635
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:rx_state_2\/clock_0                        macrocell34         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_OEM:BUART:rx_state_2\/q       macrocell34   1250   1250  1068433  RISE       1
\UART_OEM:BUART:rx_state_0\/main_5  macrocell31   3385   4635  1075188  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:rx_state_0\/clock_0                        macrocell31         0      0  RISE       1



++++ Path 695 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:rx_state_2\/q
Path End       : \UART_OEM:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART_OEM:BUART:rx_load_fifo\/clock_0
Path slack     : 1075188p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4635
-------------------------------------   ---- 
End-of-path arrival time (ps)           4635
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:rx_state_2\/clock_0                        macrocell34         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_OEM:BUART:rx_state_2\/q         macrocell34   1250   1250  1068433  RISE       1
\UART_OEM:BUART:rx_load_fifo\/main_4  macrocell32   3385   4635  1075188  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:rx_load_fifo\/clock_0                      macrocell32         0      0  RISE       1



++++ Path 696 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:rx_state_2\/q
Path End       : \UART_OEM:BUART:rx_state_3\/main_4
Capture Clock  : \UART_OEM:BUART:rx_state_3\/clock_0
Path slack     : 1075188p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4635
-------------------------------------   ---- 
End-of-path arrival time (ps)           4635
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:rx_state_2\/clock_0                        macrocell34         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_OEM:BUART:rx_state_2\/q       macrocell34   1250   1250  1068433  RISE       1
\UART_OEM:BUART:rx_state_3\/main_4  macrocell33   3385   4635  1075188  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:rx_state_3\/clock_0                        macrocell33         0      0  RISE       1



++++ Path 697 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:rx_state_2\/q
Path End       : \UART_OEM:BUART:rx_status_3\/main_5
Capture Clock  : \UART_OEM:BUART:rx_status_3\/clock_0
Path slack     : 1075188p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4635
-------------------------------------   ---- 
End-of-path arrival time (ps)           4635
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:rx_state_2\/clock_0                        macrocell34         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_OEM:BUART:rx_state_2\/q        macrocell34   1250   1250  1068433  RISE       1
\UART_OEM:BUART:rx_status_3\/main_5  macrocell40   3385   4635  1075188  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:rx_status_3\/clock_0                       macrocell40         0      0  RISE       1



++++ Path 698 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_OEM:BUART:rx_state_2\/main_8
Capture Clock  : \UART_OEM:BUART:rx_state_2\/clock_0
Path slack     : 1075209p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4614
-------------------------------------   ---- 
End-of-path arrival time (ps)           4614
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_OEM:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1074489  RISE       1
\UART_OEM:BUART:rx_state_2\/main_8         macrocell34   2674   4614  1075209  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:rx_state_2\/clock_0                        macrocell34         0      0  RISE       1



++++ Path 699 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_OEM:BUART:rx_state_2\/main_9
Capture Clock  : \UART_OEM:BUART:rx_state_2\/clock_0
Path slack     : 1075211p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4612
-------------------------------------   ---- 
End-of-path arrival time (ps)           4612
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_OEM:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1074493  RISE       1
\UART_OEM:BUART:rx_state_2\/main_9         macrocell34   2672   4612  1075211  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:rx_state_2\/clock_0                        macrocell34         0      0  RISE       1



++++ Path 700 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_OEM:BUART:txn\/main_5
Capture Clock  : \UART_OEM:BUART:txn\/clock_0
Path slack     : 1075275p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4548
-------------------------------------   ---- 
End-of-path arrival time (ps)           4548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_OEM:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  1073414  RISE       1
\UART_OEM:BUART:txn\/main_5                      macrocell25     4358   4548  1075275  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:txn\/clock_0                               macrocell25         0      0  RISE       1



++++ Path 701 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN3_0/q
Path End       : MODIN3_0/main_6
Capture Clock  : MODIN3_0/clock_0
Path slack     : 1075293p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4530
-------------------------------------   ---- 
End-of-path arrival time (ps)           4530
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
MODIN3_0/clock_0                                           macrocell39         0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN3_0/q       macrocell39   1250   1250  1060923  RISE       1
MODIN3_0/main_6  macrocell39   3280   4530  1075293  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
MODIN3_0/clock_0                                           macrocell39         0      0  RISE       1



++++ Path 702 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:tx_state_1\/q
Path End       : \UART_OEM:BUART:tx_state_1\/main_0
Capture Clock  : \UART_OEM:BUART:tx_state_1\/clock_0
Path slack     : 1075311p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4512
-------------------------------------   ---- 
End-of-path arrival time (ps)           4512
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:tx_state_1\/clock_0                        macrocell26         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_OEM:BUART:tx_state_1\/q       macrocell26   1250   1250  1062738  RISE       1
\UART_OEM:BUART:tx_state_1\/main_0  macrocell26   3262   4512  1075311  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:tx_state_1\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 703 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:tx_state_1\/q
Path End       : \UART_OEM:BUART:tx_state_2\/main_0
Capture Clock  : \UART_OEM:BUART:tx_state_2\/clock_0
Path slack     : 1075311p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4512
-------------------------------------   ---- 
End-of-path arrival time (ps)           4512
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:tx_state_1\/clock_0                        macrocell26         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_OEM:BUART:tx_state_1\/q       macrocell26   1250   1250  1062738  RISE       1
\UART_OEM:BUART:tx_state_2\/main_0  macrocell28   3262   4512  1075311  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:tx_state_2\/clock_0                        macrocell28         0      0  RISE       1



++++ Path 704 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:rx_state_3\/q
Path End       : \UART_OEM:BUART:rx_state_2\/main_4
Capture Clock  : \UART_OEM:BUART:rx_state_2\/clock_0
Path slack     : 1075434p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4390
-------------------------------------   ---- 
End-of-path arrival time (ps)           4390
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:rx_state_3\/clock_0                        macrocell33         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_OEM:BUART:rx_state_3\/q       macrocell33   1250   1250  1067922  RISE       1
\UART_OEM:BUART:rx_state_2\/main_4  macrocell34   3140   4390  1075434  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:rx_state_2\/clock_0                        macrocell34         0      0  RISE       1



++++ Path 705 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:rx_state_3\/q
Path End       : \UART_OEM:BUART:rx_count7_bit8_wire\/main_2
Capture Clock  : \UART_OEM:BUART:rx_count7_bit8_wire\/clock_0
Path slack     : 1075434p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4390
-------------------------------------   ---- 
End-of-path arrival time (ps)           4390
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:rx_state_3\/clock_0                        macrocell33         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_OEM:BUART:rx_state_3\/q                macrocell33   1250   1250  1067922  RISE       1
\UART_OEM:BUART:rx_count7_bit8_wire\/main_2  macrocell35   3140   4390  1075434  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:rx_count7_bit8_wire\/clock_0               macrocell35         0      0  RISE       1



++++ Path 706 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:rx_state_3\/q
Path End       : \UART_OEM:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART_OEM:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075434p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4390
-------------------------------------   ---- 
End-of-path arrival time (ps)           4390
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:rx_state_3\/clock_0                        macrocell33         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_OEM:BUART:rx_state_3\/q               macrocell33   1250   1250  1067922  RISE       1
\UART_OEM:BUART:rx_state_stop1_reg\/main_2  macrocell37   3140   4390  1075434  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:rx_state_stop1_reg\/clock_0                macrocell37         0      0  RISE       1



++++ Path 707 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:sRX:RxBitCounter\/tc
Path End       : \UART_OEM:BUART:rx_count7_bit8_wire\/main_4
Capture Clock  : \UART_OEM:BUART:rx_count7_bit8_wire\/clock_0
Path slack     : 1075460p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4364
-------------------------------------   ---- 
End-of-path arrival time (ps)           4364
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_OEM:BUART:sRX:RxBitCounter\/tc         count7cell    2050   2050  1075460  RISE       1
\UART_OEM:BUART:rx_count7_bit8_wire\/main_4  macrocell35   2314   4364  1075460  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:rx_count7_bit8_wire\/clock_0               macrocell35         0      0  RISE       1



++++ Path 708 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:tx_bitclk\/q
Path End       : \UART_OEM:BUART:tx_state_0\/main_5
Capture Clock  : \UART_OEM:BUART:tx_state_0\/clock_0
Path slack     : 1075930p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3894
-------------------------------------   ---- 
End-of-path arrival time (ps)           3894
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:tx_bitclk\/clock_0                         macrocell29         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_OEM:BUART:tx_bitclk\/q        macrocell29   1250   1250  1070510  RISE       1
\UART_OEM:BUART:tx_state_0\/main_5  macrocell27   2644   3894  1075930  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:tx_state_0\/clock_0                        macrocell27         0      0  RISE       1



++++ Path 709 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:rx_state_2\/q
Path End       : \UART_OEM:BUART:rx_state_2\/main_5
Capture Clock  : \UART_OEM:BUART:rx_state_2\/clock_0
Path slack     : 1075945p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3878
-------------------------------------   ---- 
End-of-path arrival time (ps)           3878
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:rx_state_2\/clock_0                        macrocell34         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_OEM:BUART:rx_state_2\/q       macrocell34   1250   1250  1068433  RISE       1
\UART_OEM:BUART:rx_state_2\/main_5  macrocell34   2628   3878  1075945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:rx_state_2\/clock_0                        macrocell34         0      0  RISE       1



++++ Path 710 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:rx_state_2\/q
Path End       : \UART_OEM:BUART:rx_count7_bit8_wire\/main_3
Capture Clock  : \UART_OEM:BUART:rx_count7_bit8_wire\/clock_0
Path slack     : 1075945p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3878
-------------------------------------   ---- 
End-of-path arrival time (ps)           3878
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:rx_state_2\/clock_0                        macrocell34         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_OEM:BUART:rx_state_2\/q                macrocell34   1250   1250  1068433  RISE       1
\UART_OEM:BUART:rx_count7_bit8_wire\/main_3  macrocell35   2628   3878  1075945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:rx_count7_bit8_wire\/clock_0               macrocell35         0      0  RISE       1



++++ Path 711 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:rx_state_2\/q
Path End       : \UART_OEM:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART_OEM:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075945p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3878
-------------------------------------   ---- 
End-of-path arrival time (ps)           3878
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:rx_state_2\/clock_0                        macrocell34         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_OEM:BUART:rx_state_2\/q               macrocell34   1250   1250  1068433  RISE       1
\UART_OEM:BUART:rx_state_stop1_reg\/main_3  macrocell37   2628   3878  1075945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:rx_state_stop1_reg\/clock_0                macrocell37         0      0  RISE       1



++++ Path 712 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:tx_state_0\/q
Path End       : \UART_OEM:BUART:tx_state_0\/main_1
Capture Clock  : \UART_OEM:BUART:tx_state_0\/clock_0
Path slack     : 1076267p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3556
-------------------------------------   ---- 
End-of-path arrival time (ps)           3556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:tx_state_0\/clock_0                        macrocell27         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_OEM:BUART:tx_state_0\/q       macrocell27   1250   1250  1065159  RISE       1
\UART_OEM:BUART:tx_state_0\/main_1  macrocell27   2306   3556  1076267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:tx_state_0\/clock_0                        macrocell27         0      0  RISE       1



++++ Path 713 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:tx_state_0\/q
Path End       : \UART_OEM:BUART:tx_bitclk\/main_1
Capture Clock  : \UART_OEM:BUART:tx_bitclk\/clock_0
Path slack     : 1076267p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3556
-------------------------------------   ---- 
End-of-path arrival time (ps)           3556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:tx_state_0\/clock_0                        macrocell27         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_OEM:BUART:tx_state_0\/q      macrocell27   1250   1250  1065159  RISE       1
\UART_OEM:BUART:tx_bitclk\/main_1  macrocell29   2306   3556  1076267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:tx_bitclk\/clock_0                         macrocell29         0      0  RISE       1



++++ Path 714 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:txn\/q
Path End       : \UART_OEM:BUART:txn\/main_0
Capture Clock  : \UART_OEM:BUART:txn\/clock_0
Path slack     : 1076268p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3555
-------------------------------------   ---- 
End-of-path arrival time (ps)           3555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:txn\/clock_0                               macrocell25         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\UART_OEM:BUART:txn\/q       macrocell25   1250   1250  1076268  RISE       1
\UART_OEM:BUART:txn\/main_0  macrocell25   2305   3555  1076268  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:txn\/clock_0                               macrocell25         0      0  RISE       1



++++ Path 715 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:rx_last\/q
Path End       : \UART_OEM:BUART:rx_state_2\/main_7
Capture Clock  : \UART_OEM:BUART:rx_state_2\/clock_0
Path slack     : 1076275p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:rx_last\/clock_0                           macrocell41         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_OEM:BUART:rx_last\/q          macrocell41   1250   1250  1076275  RISE       1
\UART_OEM:BUART:rx_state_2\/main_7  macrocell34   2299   3549  1076275  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:rx_state_2\/clock_0                        macrocell34         0      0  RISE       1



++++ Path 716 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:rx_state_0\/q
Path End       : \UART_OEM:BUART:rx_state_0\/main_2
Capture Clock  : \UART_OEM:BUART:rx_state_0\/clock_0
Path slack     : 1076326p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3497
-------------------------------------   ---- 
End-of-path arrival time (ps)           3497
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:rx_state_0\/clock_0                        macrocell31         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_OEM:BUART:rx_state_0\/q       macrocell31   1250   1250  1066776  RISE       1
\UART_OEM:BUART:rx_state_0\/main_2  macrocell31   2247   3497  1076326  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:rx_state_0\/clock_0                        macrocell31         0      0  RISE       1



++++ Path 717 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:rx_state_0\/q
Path End       : \UART_OEM:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART_OEM:BUART:rx_load_fifo\/clock_0
Path slack     : 1076326p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3497
-------------------------------------   ---- 
End-of-path arrival time (ps)           3497
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:rx_state_0\/clock_0                        macrocell31         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_OEM:BUART:rx_state_0\/q         macrocell31   1250   1250  1066776  RISE       1
\UART_OEM:BUART:rx_load_fifo\/main_1  macrocell32   2247   3497  1076326  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:rx_load_fifo\/clock_0                      macrocell32         0      0  RISE       1



++++ Path 718 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:rx_state_0\/q
Path End       : \UART_OEM:BUART:rx_state_3\/main_1
Capture Clock  : \UART_OEM:BUART:rx_state_3\/clock_0
Path slack     : 1076326p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3497
-------------------------------------   ---- 
End-of-path arrival time (ps)           3497
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:rx_state_0\/clock_0                        macrocell31         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_OEM:BUART:rx_state_0\/q       macrocell31   1250   1250  1066776  RISE       1
\UART_OEM:BUART:rx_state_3\/main_1  macrocell33   2247   3497  1076326  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:rx_state_3\/clock_0                        macrocell33         0      0  RISE       1



++++ Path 719 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:rx_state_0\/q
Path End       : \UART_OEM:BUART:rx_status_3\/main_2
Capture Clock  : \UART_OEM:BUART:rx_status_3\/clock_0
Path slack     : 1076326p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3497
-------------------------------------   ---- 
End-of-path arrival time (ps)           3497
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:rx_state_0\/clock_0                        macrocell31         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_OEM:BUART:rx_state_0\/q        macrocell31   1250   1250  1066776  RISE       1
\UART_OEM:BUART:rx_status_3\/main_2  macrocell40   2247   3497  1076326  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:rx_status_3\/clock_0                       macrocell40         0      0  RISE       1



++++ Path 720 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:rx_state_3\/q
Path End       : \UART_OEM:BUART:rx_state_0\/main_4
Capture Clock  : \UART_OEM:BUART:rx_state_0\/clock_0
Path slack     : 1076330p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3494
-------------------------------------   ---- 
End-of-path arrival time (ps)           3494
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:rx_state_3\/clock_0                        macrocell33         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_OEM:BUART:rx_state_3\/q       macrocell33   1250   1250  1067922  RISE       1
\UART_OEM:BUART:rx_state_0\/main_4  macrocell31   2244   3494  1076330  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:rx_state_0\/clock_0                        macrocell31         0      0  RISE       1



++++ Path 721 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:rx_state_3\/q
Path End       : \UART_OEM:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART_OEM:BUART:rx_load_fifo\/clock_0
Path slack     : 1076330p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3494
-------------------------------------   ---- 
End-of-path arrival time (ps)           3494
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:rx_state_3\/clock_0                        macrocell33         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_OEM:BUART:rx_state_3\/q         macrocell33   1250   1250  1067922  RISE       1
\UART_OEM:BUART:rx_load_fifo\/main_3  macrocell32   2244   3494  1076330  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:rx_load_fifo\/clock_0                      macrocell32         0      0  RISE       1



++++ Path 722 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:rx_state_3\/q
Path End       : \UART_OEM:BUART:rx_state_3\/main_3
Capture Clock  : \UART_OEM:BUART:rx_state_3\/clock_0
Path slack     : 1076330p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3494
-------------------------------------   ---- 
End-of-path arrival time (ps)           3494
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:rx_state_3\/clock_0                        macrocell33         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_OEM:BUART:rx_state_3\/q       macrocell33   1250   1250  1067922  RISE       1
\UART_OEM:BUART:rx_state_3\/main_3  macrocell33   2244   3494  1076330  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:rx_state_3\/clock_0                        macrocell33         0      0  RISE       1



++++ Path 723 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:rx_state_3\/q
Path End       : \UART_OEM:BUART:rx_status_3\/main_4
Capture Clock  : \UART_OEM:BUART:rx_status_3\/clock_0
Path slack     : 1076330p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3494
-------------------------------------   ---- 
End-of-path arrival time (ps)           3494
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:rx_state_3\/clock_0                        macrocell33         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_OEM:BUART:rx_state_3\/q        macrocell33   1250   1250  1067922  RISE       1
\UART_OEM:BUART:rx_status_3\/main_4  macrocell40   2244   3494  1076330  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:rx_status_3\/clock_0                       macrocell40         0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

