m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/home/nadeen/Documents/home/ahmed98/pulpino_nadeen/vsim
vadders
Z1 DXx6 sv_std 3 std 0 22 VYECXdT12H8WgbUP_5Y6:3
Z2 DXx4 work 13 fpu_defs_fmac 0 22 J?DLMje^c72>kmTghgW710
DXx4 work 14 adders_sv_unit 0 22 QS=KDi`_32V>lY[WC4^001
Z3 !s110 1688597031
Z4 VDg1SIo80bB@j0V0VzS_@n1
r1
!s85 0
!i10b 1
!s100 A8>cI2mZo7lKmdoK[McKe1
IUN<2Z>jK]K]EYf59RM7Xh3
!s105 adders_sv_unit
S1
R0
Z5 w1677614624
Z6 8/home/nadeen/Documents/home/ahmed98/pulpino_nadeen/vsim/..//ips/fpu/hdl/fpu_fmac/adders.sv
Z7 F/home/nadeen/Documents/home/ahmed98/pulpino_nadeen/vsim/..//ips/fpu/hdl/fpu_fmac/adders.sv
!i122 28
L0 33 51
Z8 OV;L;2020.1;71
31
Z9 !s108 1688597031.000000
Z10 !s107 /home/nadeen/Documents/home/ahmed98/pulpino_nadeen/vsim/..//ips/fpu/hdl/fpu_fmac/adders.sv|
Z11 !s90 -quiet|-sv|-suppress|2583|-work|/home/nadeen/Documents/home/ahmed98/pulpino_nadeen/vsim/modelsim_libs/fpu_lib|+incdir+/home/nadeen/Documents/home/ahmed98/pulpino_nadeen/vsim/..//ips/fpu/.|/home/nadeen/Documents/home/ahmed98/pulpino_nadeen/vsim/..//ips/fpu/hdl/fpu_fmac/adders.sv|
!i113 1
Z12 o-suppress 2583 -quiet -sv -work /home/nadeen/Documents/home/ahmed98/pulpino_nadeen/vsim/modelsim_libs/fpu_lib
Z13 !s92 -suppress 2583 -quiet -sv -work /home/nadeen/Documents/home/ahmed98/pulpino_nadeen/vsim/modelsim_libs/fpu_lib +incdir+/home/nadeen/Documents/home/ahmed98/pulpino_nadeen/vsim/..//ips/fpu/.
Z14 tCvgOpt 0
Xadders_sv_unit
R1
R2
R3
VQS=KDi`_32V>lY[WC4^001
r1
!s85 0
!i10b 1
!s100 5Gg5@M]X_0bMOAAL:TNBG2
IQS=KDi`_32V>lY[WC4^001
!i103 1
S1
R0
R5
R6
R7
!i122 28
Z15 L0 31 0
R8
31
R9
R10
R11
!i113 1
R12
R13
R14
valigner
R1
R2
DXx4 work 15 aligner_sv_unit 0 22 a7YaKWL=1NGAnl7@RkZj82
R3
R4
r1
!s85 0
!i10b 1
!s100 a5<[OL<U@?V[NUOHd2B7Y2
IVM^8^D<_OQaeD`@JdVdn21
!s105 aligner_sv_unit
S1
R0
R5
Z16 8/home/nadeen/Documents/home/ahmed98/pulpino_nadeen/vsim/..//ips/fpu/hdl/fpu_fmac/aligner.sv
Z17 F/home/nadeen/Documents/home/ahmed98/pulpino_nadeen/vsim/..//ips/fpu/hdl/fpu_fmac/aligner.sv
!i122 26
L0 33 47
R8
31
R9
Z18 !s107 /home/nadeen/Documents/home/ahmed98/pulpino_nadeen/vsim/..//ips/fpu/hdl/fpu_fmac/aligner.sv|
Z19 !s90 -quiet|-sv|-suppress|2583|-work|/home/nadeen/Documents/home/ahmed98/pulpino_nadeen/vsim/modelsim_libs/fpu_lib|+incdir+/home/nadeen/Documents/home/ahmed98/pulpino_nadeen/vsim/..//ips/fpu/.|/home/nadeen/Documents/home/ahmed98/pulpino_nadeen/vsim/..//ips/fpu/hdl/fpu_fmac/aligner.sv|
!i113 1
R12
R13
R14
Xaligner_sv_unit
R1
R2
R3
Va7YaKWL=1NGAnl7@RkZj82
r1
!s85 0
!i10b 1
!s100 1CH2eCJiinkDQSMgW>nzH0
Ia7YaKWL=1NGAnl7@RkZj82
!i103 1
S1
R0
R5
R16
R17
!i122 26
R15
R8
31
R9
R18
R19
!i113 1
R12
R13
R14
vbooth_encoder
R1
R2
DXx4 work 21 booth_encoder_sv_unit 0 22 ;GEhZOn8]BkjOg2VbKBdT1
R3
R4
r1
!s85 0
!i10b 1
!s100 GAnc40E@X^4e8zL<Jh7n`3
IUa;0>=04RG^S<]cW5>4DT3
!s105 booth_encoder_sv_unit
S1
R0
R5
Z20 8/home/nadeen/Documents/home/ahmed98/pulpino_nadeen/vsim/..//ips/fpu/hdl/fpu_fmac/booth_encoder.sv
Z21 F/home/nadeen/Documents/home/ahmed98/pulpino_nadeen/vsim/..//ips/fpu/hdl/fpu_fmac/booth_encoder.sv
!i122 22
L0 34 17
R8
31
R9
Z22 !s107 /home/nadeen/Documents/home/ahmed98/pulpino_nadeen/vsim/..//ips/fpu/hdl/fpu_fmac/booth_encoder.sv|
Z23 !s90 -quiet|-sv|-suppress|2583|-work|/home/nadeen/Documents/home/ahmed98/pulpino_nadeen/vsim/modelsim_libs/fpu_lib|+incdir+/home/nadeen/Documents/home/ahmed98/pulpino_nadeen/vsim/..//ips/fpu/.|/home/nadeen/Documents/home/ahmed98/pulpino_nadeen/vsim/..//ips/fpu/hdl/fpu_fmac/booth_encoder.sv|
!i113 1
R12
R13
R14
Xbooth_encoder_sv_unit
R1
R2
R3
V;GEhZOn8]BkjOg2VbKBdT1
r1
!s85 0
!i10b 1
!s100 >9<RbIaD75_VHE0GWUo;L3
I;GEhZOn8]BkjOg2VbKBdT1
!i103 1
S1
R0
R5
R20
R21
!i122 22
Z24 L0 32 0
R8
31
R9
R22
R23
!i113 1
R12
R13
R14
vbooth_selector
R1
R2
DXx4 work 22 booth_selector_sv_unit 0 22 0CBm==;1_b4THVJ=7eRF92
R3
R4
r1
!s85 0
!i10b 1
!s100 Ni<Vk^Oih=k[TNTj`=QK?2
IRb;o785LHPVJVS6JdPoIP0
!s105 booth_selector_sv_unit
S1
R0
R5
Z25 8/home/nadeen/Documents/home/ahmed98/pulpino_nadeen/vsim/..//ips/fpu/hdl/fpu_fmac/booth_selector.sv
Z26 F/home/nadeen/Documents/home/ahmed98/pulpino_nadeen/vsim/..//ips/fpu/hdl/fpu_fmac/booth_selector.sv
!i122 23
L0 34 13
R8
31
R9
Z27 !s107 /home/nadeen/Documents/home/ahmed98/pulpino_nadeen/vsim/..//ips/fpu/hdl/fpu_fmac/booth_selector.sv|
Z28 !s90 -quiet|-sv|-suppress|2583|-work|/home/nadeen/Documents/home/ahmed98/pulpino_nadeen/vsim/modelsim_libs/fpu_lib|+incdir+/home/nadeen/Documents/home/ahmed98/pulpino_nadeen/vsim/..//ips/fpu/.|/home/nadeen/Documents/home/ahmed98/pulpino_nadeen/vsim/..//ips/fpu/hdl/fpu_fmac/booth_selector.sv|
!i113 1
R12
R13
R14
Xbooth_selector_sv_unit
R1
R2
R3
V0CBm==;1_b4THVJ=7eRF92
r1
!s85 0
!i10b 1
!s100 ]2gzA<K7b9_15g>S<Qk_o3
I0CBm==;1_b4THVJ=7eRF92
!i103 1
S1
R0
R5
R25
R26
!i122 23
R24
R8
31
R9
R27
R28
!i113 1
R12
R13
R14
vcontrol_tp
R1
Z29 DXx4 work 20 fpu_defs_div_sqrt_tp 0 22 :<I[iLzgY9IE8OUifP:aV0
DXx4 work 18 control_tp_sv_unit 0 22 G@kXJ@I7Vh:aojc2`6TL`1
Z30 !s110 1688597030
R4
r1
!s85 0
!i10b 1
!s100 j4ilN:Q:CQS;ce?AmnTfT1
IW5o?7BWh05Gc89OokkOao2
!s105 control_tp_sv_unit
S1
R0
R5
Z31 8/home/nadeen/Documents/home/ahmed98/pulpino_nadeen/vsim/..//ips/fpu/hdl/fpu_div_sqrt_tp_nlp/control_tp.sv
Z32 F/home/nadeen/Documents/home/ahmed98/pulpino_nadeen/vsim/..//ips/fpu/hdl/fpu_div_sqrt_tp_nlp/control_tp.sv
!i122 13
L0 36 734
R8
31
Z33 !s108 1688597030.000000
Z34 !s107 /home/nadeen/Documents/home/ahmed98/pulpino_nadeen/vsim/..//ips/fpu/hdl/fpu_div_sqrt_tp_nlp/control_tp.sv|
Z35 !s90 -quiet|-sv|-suppress|2583|-work|/home/nadeen/Documents/home/ahmed98/pulpino_nadeen/vsim/modelsim_libs/fpu_lib|+incdir+/home/nadeen/Documents/home/ahmed98/pulpino_nadeen/vsim/..//ips/fpu/.|/home/nadeen/Documents/home/ahmed98/pulpino_nadeen/vsim/..//ips/fpu/hdl/fpu_div_sqrt_tp_nlp/control_tp.sv|
!i113 1
R12
R13
R14
Xcontrol_tp_sv_unit
R1
R29
R30
VG@kXJ@I7Vh:aojc2`6TL`1
r1
!s85 0
!i10b 1
!s100 :ZDGEaWU>oT[<j5JN3QLW1
IG@kXJ@I7Vh:aojc2`6TL`1
!i103 1
S1
R0
R5
R31
R32
!i122 13
Z36 L0 34 0
R8
31
R33
R34
R35
!i113 1
R12
R13
R14
vCSA
R1
R2
DXx4 work 11 CSA_sv_unit 0 22 B0P1fz<In3o9jejK@1chI3
R3
R4
r1
!s85 0
!i10b 1
!s100 HzZ0XYa1e4K1>JA=e64mh0
IPmPe?fzfUIz@:VU`3G@Y`3
!s105 CSA_sv_unit
S1
R0
R5
Z37 8/home/nadeen/Documents/home/ahmed98/pulpino_nadeen/vsim/..//ips/fpu/hdl/fpu_fmac/CSA.sv
Z38 F/home/nadeen/Documents/home/ahmed98/pulpino_nadeen/vsim/..//ips/fpu/hdl/fpu_fmac/CSA.sv
!i122 27
L0 34 23
R8
31
R9
Z39 !s107 /home/nadeen/Documents/home/ahmed98/pulpino_nadeen/vsim/..//ips/fpu/hdl/fpu_fmac/CSA.sv|
Z40 !s90 -quiet|-sv|-suppress|2583|-work|/home/nadeen/Documents/home/ahmed98/pulpino_nadeen/vsim/modelsim_libs/fpu_lib|+incdir+/home/nadeen/Documents/home/ahmed98/pulpino_nadeen/vsim/..//ips/fpu/.|/home/nadeen/Documents/home/ahmed98/pulpino_nadeen/vsim/..//ips/fpu/hdl/fpu_fmac/CSA.sv|
!i113 1
R12
R13
R14
n@c@s@a
XCSA_sv_unit
R1
R2
R3
VB0P1fz<In3o9jejK@1chI3
r1
!s85 0
!i10b 1
!s100 dZMoEEaSHFdHi]62KcXoV3
IB0P1fz<In3o9jejK@1chI3
!i103 1
S1
R0
R5
R37
R38
!i122 27
R24
R8
31
R9
R39
R40
!i113 1
R12
R13
R14
n@c@s@a_sv_unit
vdiv_sqrt_top_tp
R1
R29
DXx4 work 23 div_sqrt_top_tp_sv_unit 0 22 kW]aj06za5Xa6IC@?oz:z3
R3
R4
r1
!s85 0
!i10b 1
!s100 8IERFMNUOM:7mi2SXR@Z_2
IY[iJi<[`O24BQO5e96P631
!s105 div_sqrt_top_tp_sv_unit
S1
R0
R5
Z41 8/home/nadeen/Documents/home/ahmed98/pulpino_nadeen/vsim/..//ips/fpu/hdl/fpu_div_sqrt_tp_nlp/div_sqrt_top_tp.sv
Z42 F/home/nadeen/Documents/home/ahmed98/pulpino_nadeen/vsim/..//ips/fpu/hdl/fpu_div_sqrt_tp_nlp/div_sqrt_top_tp.sv
!i122 19
L0 34 126
R8
31
R33
Z43 !s107 /home/nadeen/Documents/home/ahmed98/pulpino_nadeen/vsim/..//ips/fpu/hdl/fpu_div_sqrt_tp_nlp/div_sqrt_top_tp.sv|
Z44 !s90 -quiet|-sv|-suppress|2583|-work|/home/nadeen/Documents/home/ahmed98/pulpino_nadeen/vsim/modelsim_libs/fpu_lib|+incdir+/home/nadeen/Documents/home/ahmed98/pulpino_nadeen/vsim/..//ips/fpu/.|/home/nadeen/Documents/home/ahmed98/pulpino_nadeen/vsim/..//ips/fpu/hdl/fpu_div_sqrt_tp_nlp/div_sqrt_top_tp.sv|
!i113 1
R12
R13
R14
Xdiv_sqrt_top_tp_sv_unit
R1
R29
R3
VkW]aj06za5Xa6IC@?oz:z3
r1
!s85 0
!i10b 1
!s100 gKHmR=jcS^VgaGSGfeSDQ0
IkW]aj06za5Xa6IC@?oz:z3
!i103 1
S1
R0
R5
R41
R42
!i122 19
R24
R8
31
R33
R43
R44
!i113 1
R12
R13
R14
vfmac
R1
R2
DXx4 work 12 fmac_sv_unit 0 22 B9ID]^FR3hm`Vk6iPCKif2
R3
R4
r1
!s85 0
!i10b 1
!s100 >YcaSJ4:lHQF>H=4YE<K@3
IC`7W50o1B;IUzTDP=7N6E3
!s105 fmac_sv_unit
S1
R0
R5
Z45 8/home/nadeen/Documents/home/ahmed98/pulpino_nadeen/vsim/..//ips/fpu/hdl/fpu_fmac/fmac.sv
Z46 F/home/nadeen/Documents/home/ahmed98/pulpino_nadeen/vsim/..//ips/fpu/hdl/fpu_fmac/fmac.sv
!i122 31
L0 35 188
R8
31
R9
!s107 /home/nadeen/Documents/home/ahmed98/pulpino_nadeen/vsim/..//ips/fpu/hdl/fpu_fmac/fmac.sv|
Z47 !s90 -quiet|-sv|-suppress|2583|-work|/home/nadeen/Documents/home/ahmed98/pulpino_nadeen/vsim/modelsim_libs/fpu_lib|+incdir+/home/nadeen/Documents/home/ahmed98/pulpino_nadeen/vsim/..//ips/fpu/.|/home/nadeen/Documents/home/ahmed98/pulpino_nadeen/vsim/..//ips/fpu/hdl/fpu_fmac/fmac.sv|
!i113 1
R12
R13
R14
Xfmac_sv_unit
R1
R2
R3
VB9ID]^FR3hm`Vk6iPCKif2
r1
!s85 0
!i10b 1
!s100 cVMBPbd]d@HgZAQWnES153
IB9ID]^FR3hm`Vk6iPCKif2
!i103 1
S1
R0
R5
R45
R46
!i122 31
Z48 L0 33 0
R8
31
R9
Z49 !s107 /home/nadeen/Documents/home/ahmed98/pulpino_nadeen/vsim/..//ips/fpu/hdl/fpu_fmac/fmac.sv|
R47
!i113 1
R12
R13
R14
vfp_fma_wrapper
R1
R30
!i10b 1
!s100 DET6JJidk7Z2K=n?dfaT91
Z50 !s11b Dg1SIo80bB@j0V0VzS_@n1
I>iYZA8`6CliI`M3eUFSV61
R4
S1
R0
R5
8/home/nadeen/Documents/home/ahmed98/pulpino_nadeen/vsim/..//ips/fpu/hdl/fpu_v0.1/fp_fma_wrapper.sv
F/home/nadeen/Documents/home/ahmed98/pulpino_nadeen/vsim/..//ips/fpu/hdl/fpu_v0.1/fp_fma_wrapper.sv
!i122 11
L0 42 152
R8
r1
!s85 0
31
R33
!s107 /home/nadeen/Documents/home/ahmed98/pulpino_nadeen/vsim/..//ips/fpu/hdl/fpu_v0.1/fp_fma_wrapper.sv|
!s90 -quiet|-sv|-suppress|2583|-work|/home/nadeen/Documents/home/ahmed98/pulpino_nadeen/vsim/modelsim_libs/fpu_lib|+incdir+/home/nadeen/Documents/home/ahmed98/pulpino_nadeen/vsim/..//ips/fpu/.|/home/nadeen/Documents/home/ahmed98/pulpino_nadeen/vsim/..//ips/fpu/hdl/fpu_v0.1/fp_fma_wrapper.sv|
!i113 1
R12
R13
R14
vfpexc
R1
Z51 DXx4 work 8 fpu_defs 0 22 @@?L3JTTOoi5oShDN29YE3
DXx4 work 13 fpexc_sv_unit 0 22 TcY6bkleGza:g3XJ6[Off2
Z52 !s110 1688597029
R4
r1
!s85 0
!i10b 1
!s100 TS0_24]70n[:EJdWY7hhZ2
I]ORD?_;>IlmnJVIUPT98N2
!s105 fpexc_sv_unit
S1
R0
R5
Z53 8/home/nadeen/Documents/home/ahmed98/pulpino_nadeen/vsim/..//ips/fpu/hdl/fpu_v0.1/fpexc.sv
Z54 F/home/nadeen/Documents/home/ahmed98/pulpino_nadeen/vsim/..//ips/fpu/hdl/fpu_v0.1/fpexc.sv
!i122 2
L0 37 116
R8
31
Z55 !s108 1688597029.000000
Z56 !s107 /home/nadeen/Documents/home/ahmed98/pulpino_nadeen/vsim/..//ips/fpu/hdl/fpu_v0.1/fpexc.sv|
Z57 !s90 -quiet|-sv|-suppress|2583|-work|/home/nadeen/Documents/home/ahmed98/pulpino_nadeen/vsim/modelsim_libs/fpu_lib|+incdir+/home/nadeen/Documents/home/ahmed98/pulpino_nadeen/vsim/..//ips/fpu/.|/home/nadeen/Documents/home/ahmed98/pulpino_nadeen/vsim/..//ips/fpu/hdl/fpu_v0.1/fpexc.sv|
!i113 1
R12
R13
R14
Xfpexc_sv_unit
R1
R51
R52
VTcY6bkleGza:g3XJ6[Off2
r1
!s85 0
!i10b 1
!s100 zZm`RYg>GE8h8A[8ceiKo1
ITcY6bkleGza:g3XJ6[Off2
!i103 1
S1
R0
R5
R53
R54
!i122 2
Z58 L0 35 0
R8
31
R55
R56
R57
!i113 1
R12
R13
R14
vfpu_add
R1
R51
DXx4 work 15 fpu_add_sv_unit 0 22 >C6=PUj;Yn@[Ii;:^ZcSg3
R52
R4
r1
!s85 0
!i10b 1
!s100 WNEO5<M7?VZJAI<CzS[g;1
IB@>d2C=Dn^NSfW[hK5e^f1
!s105 fpu_add_sv_unit
S1
R0
R5
Z59 8/home/nadeen/Documents/home/ahmed98/pulpino_nadeen/vsim/..//ips/fpu/hdl/fpu_v0.1/fpu_add.sv
Z60 F/home/nadeen/Documents/home/ahmed98/pulpino_nadeen/vsim/..//ips/fpu/hdl/fpu_v0.1/fpu_add.sv
!i122 3
L0 34 161
R8
31
R55
Z61 !s107 /home/nadeen/Documents/home/ahmed98/pulpino_nadeen/vsim/..//ips/fpu/hdl/fpu_v0.1/fpu_add.sv|
Z62 !s90 -quiet|-sv|-suppress|2583|-work|/home/nadeen/Documents/home/ahmed98/pulpino_nadeen/vsim/modelsim_libs/fpu_lib|+incdir+/home/nadeen/Documents/home/ahmed98/pulpino_nadeen/vsim/..//ips/fpu/.|/home/nadeen/Documents/home/ahmed98/pulpino_nadeen/vsim/..//ips/fpu/hdl/fpu_v0.1/fpu_add.sv|
!i113 1
R12
R13
R14
Xfpu_add_sv_unit
R1
R51
R52
V>C6=PUj;Yn@[Ii;:^ZcSg3
r1
!s85 0
!i10b 1
!s100 c;7o[200D0lNGz=Xcd0?52
I>C6=PUj;Yn@[Ii;:^ZcSg3
!i103 1
S1
R0
R5
R59
R60
!i122 3
R24
R8
31
R55
R61
R62
!i113 1
R12
R13
R14
vfpu_core
R1
R51
DXx4 work 16 fpu_core_sv_unit 0 22 =oIeiSGJcbDgdelbZZlMB3
R52
R4
r1
!s85 0
!i10b 1
!s100 iX<FXW10naRkQTk17IeJH3
IW`Y9GHBanNcXdcf<HjDcN3
!s105 fpu_core_sv_unit
S1
R0
R5
Z63 8/home/nadeen/Documents/home/ahmed98/pulpino_nadeen/vsim/..//ips/fpu/hdl/fpu_v0.1/fpu_core.sv
Z64 F/home/nadeen/Documents/home/ahmed98/pulpino_nadeen/vsim/..//ips/fpu/hdl/fpu_v0.1/fpu_core.sv
!i122 4
L0 37 327
R8
31
R55
Z65 !s107 /home/nadeen/Documents/home/ahmed98/pulpino_nadeen/vsim/..//ips/fpu/hdl/fpu_v0.1/fpu_core.sv|
Z66 !s90 -quiet|-sv|-suppress|2583|-work|/home/nadeen/Documents/home/ahmed98/pulpino_nadeen/vsim/modelsim_libs/fpu_lib|+incdir+/home/nadeen/Documents/home/ahmed98/pulpino_nadeen/vsim/..//ips/fpu/.|/home/nadeen/Documents/home/ahmed98/pulpino_nadeen/vsim/..//ips/fpu/hdl/fpu_v0.1/fpu_core.sv|
!i113 1
R12
R13
R14
Xfpu_core_sv_unit
R1
R51
R52
V=oIeiSGJcbDgdelbZZlMB3
r1
!s85 0
!i10b 1
!s100 BB9h8l1@U]gSnh?Z4IaQc3
I=oIeiSGJcbDgdelbZZlMB3
!i103 1
S1
R0
R5
R63
R64
!i122 4
R58
R8
31
R55
R65
R66
!i113 1
R12
R13
R14
Xfpu_defs
R1
R52
!i10b 1
!s100 l0X0;VHFII;QSVOfEdMIz1
R50
I@@?L3JTTOoi5oShDN29YE3
V@@?L3JTTOoi5oShDN29YE3
S1
R0
R5
8/home/nadeen/Documents/home/ahmed98/pulpino_nadeen/vsim/..//ips/fpu/hdl/fpu_v0.1/fpu_defs.sv
F/home/nadeen/Documents/home/ahmed98/pulpino_nadeen/vsim/..//ips/fpu/hdl/fpu_v0.1/fpu_defs.sv
!i122 1
Z67 L0 20 0
R8
r1
!s85 0
31
R55
!s107 /home/nadeen/Documents/home/ahmed98/pulpino_nadeen/vsim/..//ips/fpu/hdl/fpu_v0.1/fpu_defs.sv|
!s90 -quiet|-sv|-suppress|2583|-work|/home/nadeen/Documents/home/ahmed98/pulpino_nadeen/vsim/modelsim_libs/fpu_lib|+incdir+/home/nadeen/Documents/home/ahmed98/pulpino_nadeen/vsim/..//ips/fpu/.|/home/nadeen/Documents/home/ahmed98/pulpino_nadeen/vsim/..//ips/fpu/hdl/fpu_v0.1/fpu_defs.sv|
!i113 1
R12
R13
R14
Xfpu_defs_div_sqrt_tp
R1
R30
!i10b 1
!s100 bP;QgVofjTXcOe5`_<Rij0
R50
I:<I[iLzgY9IE8OUifP:aV0
V:<I[iLzgY9IE8OUifP:aV0
S1
R0
R5
8/home/nadeen/Documents/home/ahmed98/pulpino_nadeen/vsim/..//ips/fpu/hdl/fpu_div_sqrt_tp_nlp/fpu_defs_div_sqrt_tp.sv
F/home/nadeen/Documents/home/ahmed98/pulpino_nadeen/vsim/..//ips/fpu/hdl/fpu_div_sqrt_tp_nlp/fpu_defs_div_sqrt_tp.sv
!i122 12
L0 18 0
R8
r1
!s85 0
31
R33
!s107 /home/nadeen/Documents/home/ahmed98/pulpino_nadeen/vsim/..//ips/fpu/hdl/fpu_div_sqrt_tp_nlp/fpu_defs_div_sqrt_tp.sv|
!s90 -quiet|-sv|-suppress|2583|-work|/home/nadeen/Documents/home/ahmed98/pulpino_nadeen/vsim/modelsim_libs/fpu_lib|+incdir+/home/nadeen/Documents/home/ahmed98/pulpino_nadeen/vsim/..//ips/fpu/.|/home/nadeen/Documents/home/ahmed98/pulpino_nadeen/vsim/..//ips/fpu/hdl/fpu_div_sqrt_tp_nlp/fpu_defs_div_sqrt_tp.sv|
!i113 1
R12
R13
R14
Xfpu_defs_fmac
R1
R3
!i10b 1
!s100 ]fOYT6ccPzXA6b;V@d<@C0
R50
IJ?DLMje^c72>kmTghgW710
VJ?DLMje^c72>kmTghgW710
S1
R0
R5
8/home/nadeen/Documents/home/ahmed98/pulpino_nadeen/vsim/..//ips/fpu/hdl/fpu_fmac/fpu_defs_fmac.sv
F/home/nadeen/Documents/home/ahmed98/pulpino_nadeen/vsim/..//ips/fpu/hdl/fpu_fmac/fpu_defs_fmac.sv
!i122 20
R67
R8
r1
!s85 0
31
R9
!s107 /home/nadeen/Documents/home/ahmed98/pulpino_nadeen/vsim/..//ips/fpu/hdl/fpu_fmac/fpu_defs_fmac.sv|
!s90 -quiet|-sv|-suppress|2583|-work|/home/nadeen/Documents/home/ahmed98/pulpino_nadeen/vsim/modelsim_libs/fpu_lib|+incdir+/home/nadeen/Documents/home/ahmed98/pulpino_nadeen/vsim/..//ips/fpu/.|/home/nadeen/Documents/home/ahmed98/pulpino_nadeen/vsim/..//ips/fpu/hdl/fpu_fmac/fpu_defs_fmac.sv|
!i113 1
R12
R13
R14
vfpu_ff
R1
R52
!i10b 1
!s100 FeN0nhQBJnM]0^cC_@J6V1
R50
I7D6aVURG:>oYj2T[]]Z^81
R4
S1
R0
R5
8/home/nadeen/Documents/home/ahmed98/pulpino_nadeen/vsim/..//ips/fpu/hdl/fpu_utils/fpu_ff.sv
F/home/nadeen/Documents/home/ahmed98/pulpino_nadeen/vsim/..//ips/fpu/hdl/fpu_utils/fpu_ff.sv
!i122 0
L0 31 77
R8
r1
!s85 0
31
R55
!s107 /home/nadeen/Documents/home/ahmed98/pulpino_nadeen/vsim/..//ips/fpu/hdl/fpu_utils/fpu_ff.sv|
!s90 -quiet|-sv|-suppress|2583|-work|/home/nadeen/Documents/home/ahmed98/pulpino_nadeen/vsim/modelsim_libs/fpu_lib|+incdir+/home/nadeen/Documents/home/ahmed98/pulpino_nadeen/vsim/..//ips/fpu/.|/home/nadeen/Documents/home/ahmed98/pulpino_nadeen/vsim/..//ips/fpu/hdl/fpu_utils/fpu_ff.sv|
!i113 1
R12
R13
R14
vfpu_ftoi
R1
R51
DXx4 work 16 fpu_ftoi_sv_unit 0 22 _JNgJENoI2`UAL8lFI?<X2
R52
R4
r1
!s85 0
!i10b 1
!s100 j2M]obbaXBG`zclh=X==:1
IYmbCZ7Vz5kzeB;0ibNJR20
!s105 fpu_ftoi_sv_unit
S1
R0
R5
Z68 8/home/nadeen/Documents/home/ahmed98/pulpino_nadeen/vsim/..//ips/fpu/hdl/fpu_v0.1/fpu_ftoi.sv
Z69 F/home/nadeen/Documents/home/ahmed98/pulpino_nadeen/vsim/..//ips/fpu/hdl/fpu_v0.1/fpu_ftoi.sv
!i122 5
L0 34 67
R8
31
R55
Z70 !s107 /home/nadeen/Documents/home/ahmed98/pulpino_nadeen/vsim/..//ips/fpu/hdl/fpu_v0.1/fpu_ftoi.sv|
Z71 !s90 -quiet|-sv|-suppress|2583|-work|/home/nadeen/Documents/home/ahmed98/pulpino_nadeen/vsim/modelsim_libs/fpu_lib|+incdir+/home/nadeen/Documents/home/ahmed98/pulpino_nadeen/vsim/..//ips/fpu/.|/home/nadeen/Documents/home/ahmed98/pulpino_nadeen/vsim/..//ips/fpu/hdl/fpu_v0.1/fpu_ftoi.sv|
!i113 1
R12
R13
R14
Xfpu_ftoi_sv_unit
R1
R51
R52
V_JNgJENoI2`UAL8lFI?<X2
r1
!s85 0
!i10b 1
!s100 c6]Q4cTCTa2UUaEF8UzVO3
I_JNgJENoI2`UAL8lFI?<X2
!i103 1
S1
R0
R5
R68
R69
!i122 5
R24
R8
31
R55
R70
R71
!i113 1
R12
R13
R14
vfpu_itof
R1
R51
DXx4 work 16 fpu_itof_sv_unit 0 22 LnnbiGeY89SAj?3RloB<32
R52
R4
r1
!s85 0
!i10b 1
!s100 [=<3Jk;6TK@IVS^3GaG:Y3
IJ8=X>>K4N=LjX>OK=d7BQ2
!s105 fpu_itof_sv_unit
S1
R0
R5
Z72 8/home/nadeen/Documents/home/ahmed98/pulpino_nadeen/vsim/..//ips/fpu/hdl/fpu_v0.1/fpu_itof.sv
Z73 F/home/nadeen/Documents/home/ahmed98/pulpino_nadeen/vsim/..//ips/fpu/hdl/fpu_v0.1/fpu_itof.sv
!i122 6
Z74 L0 34 55
R8
31
R55
Z75 !s107 /home/nadeen/Documents/home/ahmed98/pulpino_nadeen/vsim/..//ips/fpu/hdl/fpu_v0.1/fpu_itof.sv|
Z76 !s90 -quiet|-sv|-suppress|2583|-work|/home/nadeen/Documents/home/ahmed98/pulpino_nadeen/vsim/modelsim_libs/fpu_lib|+incdir+/home/nadeen/Documents/home/ahmed98/pulpino_nadeen/vsim/..//ips/fpu/.|/home/nadeen/Documents/home/ahmed98/pulpino_nadeen/vsim/..//ips/fpu/hdl/fpu_v0.1/fpu_itof.sv|
!i113 1
R12
R13
R14
Xfpu_itof_sv_unit
R1
R51
R52
VLnnbiGeY89SAj?3RloB<32
r1
!s85 0
!i10b 1
!s100 W8V=JgYFH]f?8^C3M`jRP3
ILnnbiGeY89SAj?3RloB<32
!i103 1
S1
R0
R5
R72
R73
!i122 6
R24
R8
31
R55
R75
R76
!i113 1
R12
R13
R14
vfpu_mult
R1
R51
DXx4 work 16 fpu_mult_sv_unit 0 22 bZbhL0Nnn70AiAUBzV>Zi2
R52
R4
r1
!s85 0
!i10b 1
!s100 8`Y_R`R8E4j2iVABhDY3f3
I@^zQJObZ1>XMP9882C;aa1
!s105 fpu_mult_sv_unit
S1
R0
R5
Z77 8/home/nadeen/Documents/home/ahmed98/pulpino_nadeen/vsim/..//ips/fpu/hdl/fpu_v0.1/fpu_mult.sv
Z78 F/home/nadeen/Documents/home/ahmed98/pulpino_nadeen/vsim/..//ips/fpu/hdl/fpu_v0.1/fpu_mult.sv
!i122 7
R74
R8
31
R55
Z79 !s107 /home/nadeen/Documents/home/ahmed98/pulpino_nadeen/vsim/..//ips/fpu/hdl/fpu_v0.1/fpu_mult.sv|
Z80 !s90 -quiet|-sv|-suppress|2583|-work|/home/nadeen/Documents/home/ahmed98/pulpino_nadeen/vsim/modelsim_libs/fpu_lib|+incdir+/home/nadeen/Documents/home/ahmed98/pulpino_nadeen/vsim/..//ips/fpu/.|/home/nadeen/Documents/home/ahmed98/pulpino_nadeen/vsim/..//ips/fpu/hdl/fpu_v0.1/fpu_mult.sv|
!i113 1
R12
R13
R14
Xfpu_mult_sv_unit
R1
R51
R52
VbZbhL0Nnn70AiAUBzV>Zi2
r1
!s85 0
!i10b 1
!s100 ;WI3FL58O8_aMEe7@K7661
IbZbhL0Nnn70AiAUBzV>Zi2
!i103 1
S1
R0
R5
R77
R78
!i122 7
R24
R8
31
R55
R79
R80
!i113 1
R12
R13
R14
vfpu_norm
R1
R51
DXx4 work 16 fpu_norm_sv_unit 0 22 0al9DcQ1B2JGaV[PJ@GcC1
R52
R4
r1
!s85 0
!i10b 1
!s100 LWZbdlM[[zeg^EB=hH>h`2
IgN[<=NBQ94^e]TXYH8?QO3
!s105 fpu_norm_sv_unit
S1
R0
R5
Z81 8/home/nadeen/Documents/home/ahmed98/pulpino_nadeen/vsim/..//ips/fpu/hdl/fpu_v0.1/fpu_norm.sv
Z82 F/home/nadeen/Documents/home/ahmed98/pulpino_nadeen/vsim/..//ips/fpu/hdl/fpu_v0.1/fpu_norm.sv
!i122 8
L0 35 150
R8
31
R55
Z83 !s107 /home/nadeen/Documents/home/ahmed98/pulpino_nadeen/vsim/..//ips/fpu/hdl/fpu_v0.1/fpu_norm.sv|
Z84 !s90 -quiet|-sv|-suppress|2583|-work|/home/nadeen/Documents/home/ahmed98/pulpino_nadeen/vsim/modelsim_libs/fpu_lib|+incdir+/home/nadeen/Documents/home/ahmed98/pulpino_nadeen/vsim/..//ips/fpu/.|/home/nadeen/Documents/home/ahmed98/pulpino_nadeen/vsim/..//ips/fpu/hdl/fpu_v0.1/fpu_norm.sv|
!i113 1
R12
R13
R14
vfpu_norm_div_sqrt
R1
R29
DXx4 work 25 fpu_norm_div_sqrt_sv_unit 0 22 PIJA<Nj230XOaGVO_4YH42
R30
R4
r1
!s85 0
!i10b 1
!s100 o][YV8?NX34BgHVT_79Hm3
INJU3__:FS_RHXIi4zKdmP2
!s105 fpu_norm_div_sqrt_sv_unit
S1
R0
R5
Z85 8/home/nadeen/Documents/home/ahmed98/pulpino_nadeen/vsim/..//ips/fpu/hdl/fpu_div_sqrt_tp_nlp/fpu_norm_div_sqrt.sv
Z86 F/home/nadeen/Documents/home/ahmed98/pulpino_nadeen/vsim/..//ips/fpu/hdl/fpu_div_sqrt_tp_nlp/fpu_norm_div_sqrt.sv
!i122 14
L0 44 324
R8
31
R33
Z87 !s107 /home/nadeen/Documents/home/ahmed98/pulpino_nadeen/vsim/..//ips/fpu/hdl/fpu_div_sqrt_tp_nlp/fpu_norm_div_sqrt.sv|
Z88 !s90 -quiet|-sv|-suppress|2583|-work|/home/nadeen/Documents/home/ahmed98/pulpino_nadeen/vsim/modelsim_libs/fpu_lib|+incdir+/home/nadeen/Documents/home/ahmed98/pulpino_nadeen/vsim/..//ips/fpu/.|/home/nadeen/Documents/home/ahmed98/pulpino_nadeen/vsim/..//ips/fpu/hdl/fpu_div_sqrt_tp_nlp/fpu_norm_div_sqrt.sv|
!i113 1
R12
R13
R14
Xfpu_norm_div_sqrt_sv_unit
R1
R29
R30
VPIJA<Nj230XOaGVO_4YH42
r1
!s85 0
!i10b 1
!s100 UY`eaij0[=eg4gf^Vn]0h1
IPIJA<Nj230XOaGVO_4YH42
!i103 1
S1
R0
R5
R85
R86
!i122 14
L0 42 0
R8
31
R33
R87
R88
!i113 1
R12
R13
R14
vfpu_norm_fmac
R1
R2
DXx4 work 21 fpu_norm_fmac_sv_unit 0 22 3G;FmWG^QJRDP9DHaUb3a1
R3
R4
r1
!s85 0
!i10b 1
!s100 315B4hEIcT:ao3;mckW?d1
Ifk`5WzLa=;:S4h4V7;47b2
!s105 fpu_norm_fmac_sv_unit
S1
R0
R5
Z89 8/home/nadeen/Documents/home/ahmed98/pulpino_nadeen/vsim/..//ips/fpu/hdl/fpu_fmac/fpu_norm_fmac.sv
Z90 F/home/nadeen/Documents/home/ahmed98/pulpino_nadeen/vsim/..//ips/fpu/hdl/fpu_fmac/fpu_norm_fmac.sv
!i122 30
L0 35 308
R8
31
R9
Z91 !s107 /home/nadeen/Documents/home/ahmed98/pulpino_nadeen/vsim/..//ips/fpu/hdl/fpu_fmac/fpu_norm_fmac.sv|
Z92 !s90 -quiet|-sv|-suppress|2583|-work|/home/nadeen/Documents/home/ahmed98/pulpino_nadeen/vsim/modelsim_libs/fpu_lib|+incdir+/home/nadeen/Documents/home/ahmed98/pulpino_nadeen/vsim/..//ips/fpu/.|/home/nadeen/Documents/home/ahmed98/pulpino_nadeen/vsim/..//ips/fpu/hdl/fpu_fmac/fpu_norm_fmac.sv|
!i113 1
R12
R13
R14
Xfpu_norm_fmac_sv_unit
R1
R2
R3
V3G;FmWG^QJRDP9DHaUb3a1
r1
!s85 0
!i10b 1
!s100 68F0ago3SkenQzb=C5oYc2
I3G;FmWG^QJRDP9DHaUb3a1
!i103 1
S1
R0
R5
R89
R90
!i122 30
R48
R8
31
R9
R91
R92
!i113 1
R12
R13
R14
Xfpu_norm_sv_unit
R1
R51
R52
V0al9DcQ1B2JGaV[PJ@GcC1
r1
!s85 0
!i10b 1
!s100 A@WUH<a60ff<1:c^LOTQ?3
I0al9DcQ1B2JGaV[PJ@GcC1
!i103 1
S1
R0
R5
R81
R82
!i122 8
R48
R8
31
R55
R83
R84
!i113 1
R12
R13
R14
vfpu_private
R1
R51
DXx4 work 19 fpu_private_sv_unit 0 22 i39CHD6UEdOzNh>AeLW`k3
R30
R4
r1
!s85 0
!i10b 1
!s100 D<[i[e9<3F:]JD:35AAY32
IhnWVl5k[FklMJ^<>P4;_i0
!s105 fpu_private_sv_unit
S1
R0
R5
Z93 8/home/nadeen/Documents/home/ahmed98/pulpino_nadeen/vsim/..//ips/fpu/hdl/fpu_v0.1/fpu_private.sv
Z94 F/home/nadeen/Documents/home/ahmed98/pulpino_nadeen/vsim/..//ips/fpu/hdl/fpu_v0.1/fpu_private.sv
!i122 9
L0 36 204
R8
31
R55
Z95 !s107 /home/nadeen/Documents/home/ahmed98/pulpino_nadeen/vsim/..//ips/fpu/hdl/fpu_v0.1/fpu_private.sv|
Z96 !s90 -quiet|-sv|-suppress|2583|-work|/home/nadeen/Documents/home/ahmed98/pulpino_nadeen/vsim/modelsim_libs/fpu_lib|+incdir+/home/nadeen/Documents/home/ahmed98/pulpino_nadeen/vsim/..//ips/fpu/.|/home/nadeen/Documents/home/ahmed98/pulpino_nadeen/vsim/..//ips/fpu/hdl/fpu_v0.1/fpu_private.sv|
!i113 1
R12
R13
R14
Xfpu_private_sv_unit
R1
R51
R30
Vi39CHD6UEdOzNh>AeLW`k3
r1
!s85 0
!i10b 1
!s100 bY^I;aljiHG03aV5L3fd@2
Ii39CHD6UEdOzNh>AeLW`k3
!i103 1
S1
R0
R5
R93
R94
!i122 9
R36
R8
31
R55
R95
R96
!i113 1
R12
R13
R14
viteration_div_sqrt
R1
R29
DXx4 work 26 iteration_div_sqrt_sv_unit 0 22 :<_jhBP4[n70:4OY7dHhC1
R30
R4
r1
!s85 0
!i10b 1
!s100 F6m_j]WK0KYel7?A:IUfj3
Ij:G6?CCKQ7l_7BCK4egZi2
!s105 iteration_div_sqrt_sv_unit
S1
R0
R5
Z97 8/home/nadeen/Documents/home/ahmed98/pulpino_nadeen/vsim/..//ips/fpu/hdl/fpu_div_sqrt_tp_nlp/iteration_div_sqrt.sv
Z98 F/home/nadeen/Documents/home/ahmed98/pulpino_nadeen/vsim/..//ips/fpu/hdl/fpu_div_sqrt_tp_nlp/iteration_div_sqrt.sv
!i122 16
L0 32 25
R8
31
R33
Z99 !s107 /home/nadeen/Documents/home/ahmed98/pulpino_nadeen/vsim/..//ips/fpu/hdl/fpu_div_sqrt_tp_nlp/iteration_div_sqrt.sv|
Z100 !s90 -quiet|-sv|-suppress|2583|-work|/home/nadeen/Documents/home/ahmed98/pulpino_nadeen/vsim/modelsim_libs/fpu_lib|+incdir+/home/nadeen/Documents/home/ahmed98/pulpino_nadeen/vsim/..//ips/fpu/.|/home/nadeen/Documents/home/ahmed98/pulpino_nadeen/vsim/..//ips/fpu/hdl/fpu_div_sqrt_tp_nlp/iteration_div_sqrt.sv|
!i113 1
R12
R13
R14
viteration_div_sqrt_first
R1
R29
DXx4 work 32 iteration_div_sqrt_first_sv_unit 0 22 IIXDZK<M]j19o0A0VCM=71
R30
R4
r1
!s85 0
!i10b 1
!s100 gV>2SVVg7Ue7>_1@4k<W30
IkaaM`^ZXBn91E`@j0YB6g1
!s105 iteration_div_sqrt_first_sv_unit
S1
R0
R5
Z101 8/home/nadeen/Documents/home/ahmed98/pulpino_nadeen/vsim/..//ips/fpu/hdl/fpu_div_sqrt_tp_nlp/iteration_div_sqrt_first.sv
Z102 F/home/nadeen/Documents/home/ahmed98/pulpino_nadeen/vsim/..//ips/fpu/hdl/fpu_div_sqrt_tp_nlp/iteration_div_sqrt_first.sv
!i122 15
L0 32 26
R8
31
R33
Z103 !s107 /home/nadeen/Documents/home/ahmed98/pulpino_nadeen/vsim/..//ips/fpu/hdl/fpu_div_sqrt_tp_nlp/iteration_div_sqrt_first.sv|
Z104 !s90 -quiet|-sv|-suppress|2583|-work|/home/nadeen/Documents/home/ahmed98/pulpino_nadeen/vsim/modelsim_libs/fpu_lib|+incdir+/home/nadeen/Documents/home/ahmed98/pulpino_nadeen/vsim/..//ips/fpu/.|/home/nadeen/Documents/home/ahmed98/pulpino_nadeen/vsim/..//ips/fpu/hdl/fpu_div_sqrt_tp_nlp/iteration_div_sqrt_first.sv|
!i113 1
R12
R13
R14
Xiteration_div_sqrt_first_sv_unit
R1
R29
R30
VIIXDZK<M]j19o0A0VCM=71
r1
!s85 0
!i10b 1
!s100 nGm<hfPg4IoJdNoVHH@T90
IIIXDZK<M]j19o0A0VCM=71
!i103 1
S1
R0
R5
R101
R102
!i122 15
R15
R8
31
R33
R103
R104
!i113 1
R12
R13
R14
Xiteration_div_sqrt_sv_unit
R1
R29
R30
V:<_jhBP4[n70:4OY7dHhC1
r1
!s85 0
!i10b 1
!s100 OM6H4D=7ojRa@iJG3NN8X3
I:<_jhBP4[n70:4OY7dHhC1
!i103 1
S1
R0
R5
R97
R98
!i122 16
R15
R8
31
R33
R99
R100
!i113 1
R12
R13
R14
vLZA
R1
R2
DXx4 work 11 LZA_sv_unit 0 22 WOUA2i5Nk`o>gGQ8AYE:60
R3
R4
r1
!s85 0
!i10b 1
!s100 YSECFc]f3S84f^6^^cMLF0
Ic_?^N`U0I>:l@W=a0Y2Vc1
!s105 LZA_sv_unit
S1
R0
R5
Z105 8/home/nadeen/Documents/home/ahmed98/pulpino_nadeen/vsim/..//ips/fpu/hdl/fpu_fmac/LZA.sv
Z106 F/home/nadeen/Documents/home/ahmed98/pulpino_nadeen/vsim/..//ips/fpu/hdl/fpu_fmac/LZA.sv
!i122 29
L0 35 58
R8
31
R9
Z107 !s107 /home/nadeen/Documents/home/ahmed98/pulpino_nadeen/vsim/..//ips/fpu/hdl/fpu_fmac/LZA.sv|
Z108 !s90 -quiet|-sv|-suppress|2583|-work|/home/nadeen/Documents/home/ahmed98/pulpino_nadeen/vsim/modelsim_libs/fpu_lib|+incdir+/home/nadeen/Documents/home/ahmed98/pulpino_nadeen/vsim/..//ips/fpu/.|/home/nadeen/Documents/home/ahmed98/pulpino_nadeen/vsim/..//ips/fpu/hdl/fpu_fmac/LZA.sv|
!i113 1
R12
R13
R14
n@l@z@a
XLZA_sv_unit
R1
R2
R3
VWOUA2i5Nk`o>gGQ8AYE:60
r1
!s85 0
!i10b 1
!s100 51z]<a18zml;dl8H^7o@40
IWOUA2i5Nk`o>gGQ8AYE:60
!i103 1
S1
R0
R5
R105
R106
!i122 29
R48
R8
31
R9
R107
R108
!i113 1
R12
R13
R14
n@l@z@a_sv_unit
vnrbd_nrsc_tp
R1
R29
DXx4 work 20 nrbd_nrsc_tp_sv_unit 0 22 9H:E`ESNFJQ4TRkoCeNRY3
R30
R4
r1
!s85 0
!i10b 1
!s100 ;O6UQhCL=6oa4jjRoMUSb3
I5Y5Yh[La`FT>>_1:^7zio2
!s105 nrbd_nrsc_tp_sv_unit
S1
R0
R5
Z109 8/home/nadeen/Documents/home/ahmed98/pulpino_nadeen/vsim/..//ips/fpu/hdl/fpu_div_sqrt_tp_nlp/nrbd_nrsc_tp.sv
Z110 F/home/nadeen/Documents/home/ahmed98/pulpino_nadeen/vsim/..//ips/fpu/hdl/fpu_div_sqrt_tp_nlp/nrbd_nrsc_tp.sv
!i122 17
L0 33 129
R8
31
R33
Z111 !s107 /home/nadeen/Documents/home/ahmed98/pulpino_nadeen/vsim/..//ips/fpu/hdl/fpu_div_sqrt_tp_nlp/nrbd_nrsc_tp.sv|
Z112 !s90 -quiet|-sv|-suppress|2583|-work|/home/nadeen/Documents/home/ahmed98/pulpino_nadeen/vsim/modelsim_libs/fpu_lib|+incdir+/home/nadeen/Documents/home/ahmed98/pulpino_nadeen/vsim/..//ips/fpu/.|/home/nadeen/Documents/home/ahmed98/pulpino_nadeen/vsim/..//ips/fpu/hdl/fpu_div_sqrt_tp_nlp/nrbd_nrsc_tp.sv|
!i113 1
R12
R13
R14
Xnrbd_nrsc_tp_sv_unit
R1
R29
R30
V9H:E`ESNFJQ4TRkoCeNRY3
r1
!s85 0
!i10b 1
!s100 E;F^L0UE^Y[:F51GAkRUC0
I9H:E`ESNFJQ4TRkoCeNRY3
!i103 1
S1
R0
R5
R109
R110
!i122 17
R15
R8
31
R33
R111
R112
!i113 1
R12
R13
R14
vpp_generation
R1
R2
DXx4 work 21 pp_generation_sv_unit 0 22 ZLfENSeO^Ec_P874P?N1c2
R3
R4
r1
!s85 0
!i10b 1
!s100 [i>4V62Xge3`gPfjkJ<W80
Ila<XbojO@zG<FQd9U3e]12
!s105 pp_generation_sv_unit
S1
R0
R5
Z113 8/home/nadeen/Documents/home/ahmed98/pulpino_nadeen/vsim/..//ips/fpu/hdl/fpu_fmac/pp_generation.sv
Z114 F/home/nadeen/Documents/home/ahmed98/pulpino_nadeen/vsim/..//ips/fpu/hdl/fpu_fmac/pp_generation.sv
!i122 24
L0 34 66
R8
31
R9
Z115 !s107 /home/nadeen/Documents/home/ahmed98/pulpino_nadeen/vsim/..//ips/fpu/hdl/fpu_fmac/pp_generation.sv|
Z116 !s90 -quiet|-sv|-suppress|2583|-work|/home/nadeen/Documents/home/ahmed98/pulpino_nadeen/vsim/modelsim_libs/fpu_lib|+incdir+/home/nadeen/Documents/home/ahmed98/pulpino_nadeen/vsim/..//ips/fpu/.|/home/nadeen/Documents/home/ahmed98/pulpino_nadeen/vsim/..//ips/fpu/hdl/fpu_fmac/pp_generation.sv|
!i113 1
R12
R13
R14
Xpp_generation_sv_unit
R1
R2
R3
VZLfENSeO^Ec_P874P?N1c2
r1
!s85 0
!i10b 1
!s100 ^[?WRlTd2Sj^d<SlD1zBM2
IZLfENSeO^Ec_P874P?N1c2
!i103 1
S1
R0
R5
R113
R114
!i122 24
R24
R8
31
R9
R115
R116
!i113 1
R12
R13
R14
vpreprocess
R1
R29
DXx4 work 18 preprocess_sv_unit 0 22 GVhMb7Fl<OJM5aiz[`3iE0
R30
R4
r1
!s85 0
!i10b 1
!s100 cS[1@K3iL3FSSGH4?_22H3
Im[QMARM6:6n8KmRT9dn[50
!s105 preprocess_sv_unit
S1
R0
R5
Z117 8/home/nadeen/Documents/home/ahmed98/pulpino_nadeen/vsim/..//ips/fpu/hdl/fpu_div_sqrt_tp_nlp/preprocess.sv
Z118 F/home/nadeen/Documents/home/ahmed98/pulpino_nadeen/vsim/..//ips/fpu/hdl/fpu_div_sqrt_tp_nlp/preprocess.sv
!i122 18
L0 34 280
R8
31
R33
Z119 !s107 /home/nadeen/Documents/home/ahmed98/pulpino_nadeen/vsim/..//ips/fpu/hdl/fpu_div_sqrt_tp_nlp/preprocess.sv|
Z120 !s90 -quiet|-sv|-suppress|2583|-work|/home/nadeen/Documents/home/ahmed98/pulpino_nadeen/vsim/modelsim_libs/fpu_lib|+incdir+/home/nadeen/Documents/home/ahmed98/pulpino_nadeen/vsim/..//ips/fpu/.|/home/nadeen/Documents/home/ahmed98/pulpino_nadeen/vsim/..//ips/fpu/hdl/fpu_div_sqrt_tp_nlp/preprocess.sv|
!i113 1
R12
R13
R14
vpreprocess_fmac
R1
R2
DXx4 work 23 preprocess_fmac_sv_unit 0 22 LBd5^aVUSAanT@>QoRT<Q1
R3
R4
r1
!s85 0
!i10b 1
!s100 ;NC6M1X_N>JLOZb5lJ7K`0
Ihgh[T93POfaCmzdKVZYab0
!s105 preprocess_fmac_sv_unit
S1
R0
R5
Z121 8/home/nadeen/Documents/home/ahmed98/pulpino_nadeen/vsim/..//ips/fpu/hdl/fpu_fmac/preprocess_fmac.sv
Z122 F/home/nadeen/Documents/home/ahmed98/pulpino_nadeen/vsim/..//ips/fpu/hdl/fpu_fmac/preprocess_fmac.sv
!i122 21
L0 35 88
R8
31
R9
Z123 !s107 /home/nadeen/Documents/home/ahmed98/pulpino_nadeen/vsim/..//ips/fpu/hdl/fpu_fmac/preprocess_fmac.sv|
Z124 !s90 -quiet|-sv|-suppress|2583|-work|/home/nadeen/Documents/home/ahmed98/pulpino_nadeen/vsim/modelsim_libs/fpu_lib|+incdir+/home/nadeen/Documents/home/ahmed98/pulpino_nadeen/vsim/..//ips/fpu/.|/home/nadeen/Documents/home/ahmed98/pulpino_nadeen/vsim/..//ips/fpu/hdl/fpu_fmac/preprocess_fmac.sv|
!i113 1
R12
R13
R14
Xpreprocess_fmac_sv_unit
R1
R2
R3
VLBd5^aVUSAanT@>QoRT<Q1
r1
!s85 0
!i10b 1
!s100 XIZ?[8TK7NRjYc9<bidZ;1
ILBd5^aVUSAanT@>QoRT<Q1
!i103 1
S1
R0
R5
R121
R122
!i122 21
R48
R8
31
R9
R123
R124
!i113 1
R12
R13
R14
Xpreprocess_sv_unit
R1
R29
R30
VGVhMb7Fl<OJM5aiz[`3iE0
r1
!s85 0
!i10b 1
!s100 SJ5adJ2eC:AoPgX^0hg<`2
IGVhMb7Fl<OJM5aiz[`3iE0
!i103 1
S1
R0
R5
R117
R118
!i122 18
R24
R8
31
R33
R119
R120
!i113 1
R12
R13
R14
vriscv_fpu
R1
R51
DXx4 work 17 riscv_fpu_sv_unit 0 22 R@>iPC<nS^?3T^MhdCbN[1
R30
R4
r1
!s85 0
!i10b 1
!s100 [8Z?2:>=6zF9TQT42nC_02
I0Yg778CoAkdP7lo9G>z7`1
!s105 riscv_fpu_sv_unit
S1
R0
R5
Z125 8/home/nadeen/Documents/home/ahmed98/pulpino_nadeen/vsim/..//ips/fpu/hdl/fpu_v0.1/riscv_fpu.sv
Z126 F/home/nadeen/Documents/home/ahmed98/pulpino_nadeen/vsim/..//ips/fpu/hdl/fpu_v0.1/riscv_fpu.sv
!i122 10
L0 35 98
R8
31
R33
Z127 !s107 /home/nadeen/Documents/home/ahmed98/pulpino_nadeen/vsim/..//ips/fpu/hdl/fpu_v0.1/riscv_fpu.sv|
Z128 !s90 -quiet|-sv|-suppress|2583|-work|/home/nadeen/Documents/home/ahmed98/pulpino_nadeen/vsim/modelsim_libs/fpu_lib|+incdir+/home/nadeen/Documents/home/ahmed98/pulpino_nadeen/vsim/..//ips/fpu/.|/home/nadeen/Documents/home/ahmed98/pulpino_nadeen/vsim/..//ips/fpu/hdl/fpu_v0.1/riscv_fpu.sv|
!i113 1
R12
R13
R14
Xriscv_fpu_sv_unit
R1
R51
R30
VR@>iPC<nS^?3T^MhdCbN[1
r1
!s85 0
!i10b 1
!s100 9m;0cV_9bbc5zj=BzBG1U3
IR@>iPC<nS^?3T^MhdCbN[1
!i103 1
S1
R0
R5
R125
R126
!i122 10
R48
R8
31
R33
R127
R128
!i113 1
R12
R13
R14
vwallace
R1
R2
DXx4 work 15 wallace_sv_unit 0 22 YV4jHGPCH_CDTN>;zKa`H0
R3
R4
r1
!s85 0
!i10b 1
!s100 n?Peb80jTeNdg@]oS>`>H1
I^_J:AF^GX`b`70XH5HQPi0
!s105 wallace_sv_unit
S1
R0
R5
Z129 8/home/nadeen/Documents/home/ahmed98/pulpino_nadeen/vsim/..//ips/fpu/hdl/fpu_fmac/wallace.sv
Z130 F/home/nadeen/Documents/home/ahmed98/pulpino_nadeen/vsim/..//ips/fpu/hdl/fpu_fmac/wallace.sv
!i122 25
L0 34 43
R8
31
R9
Z131 !s107 /home/nadeen/Documents/home/ahmed98/pulpino_nadeen/vsim/..//ips/fpu/hdl/fpu_fmac/wallace.sv|
Z132 !s90 -quiet|-sv|-suppress|2583|-work|/home/nadeen/Documents/home/ahmed98/pulpino_nadeen/vsim/modelsim_libs/fpu_lib|+incdir+/home/nadeen/Documents/home/ahmed98/pulpino_nadeen/vsim/..//ips/fpu/.|/home/nadeen/Documents/home/ahmed98/pulpino_nadeen/vsim/..//ips/fpu/hdl/fpu_fmac/wallace.sv|
!i113 1
R12
R13
R14
Xwallace_sv_unit
R1
R2
R3
VYV4jHGPCH_CDTN>;zKa`H0
r1
!s85 0
!i10b 1
!s100 =^jhKc@QmD6bBez6]G3z_1
IYV4jHGPCH_CDTN>;zKa`H0
!i103 1
S1
R0
R5
R129
R130
!i122 25
R24
R8
31
R9
R131
R132
!i113 1
R12
R13
R14
