// Seed: 934235139
module module_0 (
    input supply0 id_0,
    input supply1 id_1,
    input tri0 module_0,
    input tri id_3,
    output supply0 id_4,
    input tri0 id_5
    , id_8,
    output wor id_6
);
  supply0 id_9 = 1;
  timeprecision 1ps;
  always @(1'b0) begin
    id_8 <= 1;
  end
endmodule
module module_1 (
    output logic id_0,
    input  uwire id_1,
    output wand  id_2
);
  always @(id_1 or posedge 1) id_0 = #1 1;
  supply1 id_4 = id_1 + id_4;
  module_0(
      id_1, id_1, id_1, id_1, id_2, id_1, id_2
  );
  supply1 id_5 = 1;
  id_6(
      .id_0(id_0), .id_1(id_4 == id_4), .id_2(id_5)
  );
endmodule
