Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Sat Apr 07 22:29:58 2018
| Host         : LAPTOP-B9VTK1LA running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file AUDIO_FX_TOP_timing_summary_routed.rpt -rpx AUDIO_FX_TOP_timing_summary_routed.rpx
| Design       : AUDIO_FX_TOP
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 12 register/latch pins with no clock driven by root clock pin: pitch_option[0] (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: pitch_option[1] (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: pitch_option[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: song_sw[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: song_sw[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[3] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[4] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[5] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[6] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: amplify_song_mod/SP_SONG_MOD/clk_50hz/LED_reg/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: amplify_song_mod/SP_SONG_MOD/dff1/Q_reg/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: amplify_song_mod/SP_SONG_MOD/dff2/Q_reg/C (HIGH)

 There are 672 register/latch pins with no clock driven by root clock pin: clock_20k/LED_reg/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clock_50M/LED_reg/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: loud/SP_LOUD_MOD/clk_50hz/LED_reg/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: loud/SP_LOUD_MOD/dff1/Q_reg/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: loud/SP_LOUD_MOD/dff2/Q_reg/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: pushbutton/SPUP/clk_50hz/LED_reg/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: pushbutton/SPUP/dff1/Q_reg/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: pushbutton/SPUP/dff2/Q_reg/C (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: songs_mod/clock_1k/CLK_1K_reg/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: songs_mod/duration_reg[10]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: songs_mod/duration_reg[11]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: songs_mod/duration_reg[12]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: songs_mod/duration_reg[13]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: songs_mod/duration_reg[14]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: songs_mod/duration_reg[15]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: songs_mod/duration_reg[16]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: songs_mod/duration_reg[17]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: songs_mod/duration_reg[18]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: songs_mod/duration_reg[19]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: songs_mod/duration_reg[20]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: songs_mod/duration_reg[21]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: songs_mod/duration_reg[22]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: songs_mod/duration_reg[23]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: songs_mod/duration_reg[24]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: songs_mod/duration_reg[25]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: songs_mod/duration_reg[26]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: songs_mod/duration_reg[27]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: songs_mod/duration_reg[28]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: songs_mod/duration_reg[29]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: songs_mod/duration_reg[2]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: songs_mod/duration_reg[30]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: songs_mod/duration_reg[31]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: songs_mod/duration_reg[32]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: songs_mod/duration_reg[3]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: songs_mod/duration_reg[4]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: songs_mod/duration_reg[5]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: songs_mod/duration_reg[6]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: songs_mod/duration_reg[7]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: songs_mod/duration_reg[8]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: songs_mod/duration_reg[9]/C (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: u1/sclk_reg/C (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: u2/clk_counter_reg[0]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2000 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.623        0.000                      0                 3046        0.200        0.000                      0                 3046        4.500        0.000                       0                  1595  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.623        0.000                      0                 3046        0.200        0.000                      0                 3046        4.500        0.000                       0                  1595  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.623ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.200ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.623ns  (required time - arrival time)
  Source:                 pushbutton/E4/COUNT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pushbutton/E4/COUNT_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.698ns  (logic 1.454ns (30.949%)  route 3.244ns (69.051%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1594, routed)        1.564     5.085    pushbutton/E4/CLK_IBUF_BUFG
    SLICE_X28Y9          FDRE                                         r  pushbutton/E4/COUNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y9          FDRE (Prop_fdre_C_Q)         0.456     5.541 r  pushbutton/E4/COUNT_reg[1]/Q
                         net (fo=3, routed)           1.569     7.110    pushbutton/E4/COUNT_reg[1]
    SLICE_X15Y11         LUT3 (Prop_lut3_I1_O)        0.124     7.234 r  pushbutton/E4/COUNT0_carry_i_4__1/O
                         net (fo=1, routed)           0.000     7.234    pushbutton/E4/COUNT0_carry_i_4__1_n_0
    SLICE_X15Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.766 r  pushbutton/E4/COUNT0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.766    pushbutton/E4/COUNT0_carry_n_0
    SLICE_X15Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.880 r  pushbutton/E4/COUNT0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.880    pushbutton/E4/COUNT0_carry__0_n_0
    SLICE_X15Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.108 r  pushbutton/E4/COUNT0_carry__1/CO[2]
                         net (fo=32, routed)          1.675     9.783    pushbutton/E4/clear
    SLICE_X28Y11         FDRE                                         r  pushbutton/E4/COUNT_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1594, routed)        1.444    14.785    pushbutton/E4/CLK_IBUF_BUFG
    SLICE_X28Y11         FDRE                                         r  pushbutton/E4/COUNT_reg[10]/C
                         clock pessimism              0.274    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X28Y11         FDRE (Setup_fdre_C_R)       -0.618    14.406    pushbutton/E4/COUNT_reg[10]
  -------------------------------------------------------------------
                         required time                         14.406    
                         arrival time                          -9.783    
  -------------------------------------------------------------------
                         slack                                  4.623    

Slack (MET) :             4.623ns  (required time - arrival time)
  Source:                 pushbutton/E4/COUNT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pushbutton/E4/COUNT_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.698ns  (logic 1.454ns (30.949%)  route 3.244ns (69.051%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1594, routed)        1.564     5.085    pushbutton/E4/CLK_IBUF_BUFG
    SLICE_X28Y9          FDRE                                         r  pushbutton/E4/COUNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y9          FDRE (Prop_fdre_C_Q)         0.456     5.541 r  pushbutton/E4/COUNT_reg[1]/Q
                         net (fo=3, routed)           1.569     7.110    pushbutton/E4/COUNT_reg[1]
    SLICE_X15Y11         LUT3 (Prop_lut3_I1_O)        0.124     7.234 r  pushbutton/E4/COUNT0_carry_i_4__1/O
                         net (fo=1, routed)           0.000     7.234    pushbutton/E4/COUNT0_carry_i_4__1_n_0
    SLICE_X15Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.766 r  pushbutton/E4/COUNT0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.766    pushbutton/E4/COUNT0_carry_n_0
    SLICE_X15Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.880 r  pushbutton/E4/COUNT0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.880    pushbutton/E4/COUNT0_carry__0_n_0
    SLICE_X15Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.108 r  pushbutton/E4/COUNT0_carry__1/CO[2]
                         net (fo=32, routed)          1.675     9.783    pushbutton/E4/clear
    SLICE_X28Y11         FDRE                                         r  pushbutton/E4/COUNT_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1594, routed)        1.444    14.785    pushbutton/E4/CLK_IBUF_BUFG
    SLICE_X28Y11         FDRE                                         r  pushbutton/E4/COUNT_reg[11]/C
                         clock pessimism              0.274    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X28Y11         FDRE (Setup_fdre_C_R)       -0.618    14.406    pushbutton/E4/COUNT_reg[11]
  -------------------------------------------------------------------
                         required time                         14.406    
                         arrival time                          -9.783    
  -------------------------------------------------------------------
                         slack                                  4.623    

Slack (MET) :             4.623ns  (required time - arrival time)
  Source:                 pushbutton/E4/COUNT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pushbutton/E4/COUNT_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.698ns  (logic 1.454ns (30.949%)  route 3.244ns (69.051%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1594, routed)        1.564     5.085    pushbutton/E4/CLK_IBUF_BUFG
    SLICE_X28Y9          FDRE                                         r  pushbutton/E4/COUNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y9          FDRE (Prop_fdre_C_Q)         0.456     5.541 r  pushbutton/E4/COUNT_reg[1]/Q
                         net (fo=3, routed)           1.569     7.110    pushbutton/E4/COUNT_reg[1]
    SLICE_X15Y11         LUT3 (Prop_lut3_I1_O)        0.124     7.234 r  pushbutton/E4/COUNT0_carry_i_4__1/O
                         net (fo=1, routed)           0.000     7.234    pushbutton/E4/COUNT0_carry_i_4__1_n_0
    SLICE_X15Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.766 r  pushbutton/E4/COUNT0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.766    pushbutton/E4/COUNT0_carry_n_0
    SLICE_X15Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.880 r  pushbutton/E4/COUNT0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.880    pushbutton/E4/COUNT0_carry__0_n_0
    SLICE_X15Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.108 r  pushbutton/E4/COUNT0_carry__1/CO[2]
                         net (fo=32, routed)          1.675     9.783    pushbutton/E4/clear
    SLICE_X28Y11         FDRE                                         r  pushbutton/E4/COUNT_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1594, routed)        1.444    14.785    pushbutton/E4/CLK_IBUF_BUFG
    SLICE_X28Y11         FDRE                                         r  pushbutton/E4/COUNT_reg[8]/C
                         clock pessimism              0.274    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X28Y11         FDRE (Setup_fdre_C_R)       -0.618    14.406    pushbutton/E4/COUNT_reg[8]
  -------------------------------------------------------------------
                         required time                         14.406    
                         arrival time                          -9.783    
  -------------------------------------------------------------------
                         slack                                  4.623    

Slack (MET) :             4.623ns  (required time - arrival time)
  Source:                 pushbutton/E4/COUNT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pushbutton/E4/COUNT_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.698ns  (logic 1.454ns (30.949%)  route 3.244ns (69.051%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1594, routed)        1.564     5.085    pushbutton/E4/CLK_IBUF_BUFG
    SLICE_X28Y9          FDRE                                         r  pushbutton/E4/COUNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y9          FDRE (Prop_fdre_C_Q)         0.456     5.541 r  pushbutton/E4/COUNT_reg[1]/Q
                         net (fo=3, routed)           1.569     7.110    pushbutton/E4/COUNT_reg[1]
    SLICE_X15Y11         LUT3 (Prop_lut3_I1_O)        0.124     7.234 r  pushbutton/E4/COUNT0_carry_i_4__1/O
                         net (fo=1, routed)           0.000     7.234    pushbutton/E4/COUNT0_carry_i_4__1_n_0
    SLICE_X15Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.766 r  pushbutton/E4/COUNT0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.766    pushbutton/E4/COUNT0_carry_n_0
    SLICE_X15Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.880 r  pushbutton/E4/COUNT0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.880    pushbutton/E4/COUNT0_carry__0_n_0
    SLICE_X15Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.108 r  pushbutton/E4/COUNT0_carry__1/CO[2]
                         net (fo=32, routed)          1.675     9.783    pushbutton/E4/clear
    SLICE_X28Y11         FDRE                                         r  pushbutton/E4/COUNT_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1594, routed)        1.444    14.785    pushbutton/E4/CLK_IBUF_BUFG
    SLICE_X28Y11         FDRE                                         r  pushbutton/E4/COUNT_reg[9]/C
                         clock pessimism              0.274    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X28Y11         FDRE (Setup_fdre_C_R)       -0.618    14.406    pushbutton/E4/COUNT_reg[9]
  -------------------------------------------------------------------
                         required time                         14.406    
                         arrival time                          -9.783    
  -------------------------------------------------------------------
                         slack                                  4.623    

Slack (MET) :             4.762ns  (required time - arrival time)
  Source:                 pushbutton/E4/COUNT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pushbutton/E4/COUNT_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.560ns  (logic 1.454ns (31.889%)  route 3.106ns (68.111%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1594, routed)        1.564     5.085    pushbutton/E4/CLK_IBUF_BUFG
    SLICE_X28Y9          FDRE                                         r  pushbutton/E4/COUNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y9          FDRE (Prop_fdre_C_Q)         0.456     5.541 r  pushbutton/E4/COUNT_reg[1]/Q
                         net (fo=3, routed)           1.569     7.110    pushbutton/E4/COUNT_reg[1]
    SLICE_X15Y11         LUT3 (Prop_lut3_I1_O)        0.124     7.234 r  pushbutton/E4/COUNT0_carry_i_4__1/O
                         net (fo=1, routed)           0.000     7.234    pushbutton/E4/COUNT0_carry_i_4__1_n_0
    SLICE_X15Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.766 r  pushbutton/E4/COUNT0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.766    pushbutton/E4/COUNT0_carry_n_0
    SLICE_X15Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.880 r  pushbutton/E4/COUNT0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.880    pushbutton/E4/COUNT0_carry__0_n_0
    SLICE_X15Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.108 r  pushbutton/E4/COUNT0_carry__1/CO[2]
                         net (fo=32, routed)          1.537     9.645    pushbutton/E4/clear
    SLICE_X28Y10         FDRE                                         r  pushbutton/E4/COUNT_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1594, routed)        1.445    14.786    pushbutton/E4/CLK_IBUF_BUFG
    SLICE_X28Y10         FDRE                                         r  pushbutton/E4/COUNT_reg[4]/C
                         clock pessimism              0.274    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X28Y10         FDRE (Setup_fdre_C_R)       -0.618    14.407    pushbutton/E4/COUNT_reg[4]
  -------------------------------------------------------------------
                         required time                         14.407    
                         arrival time                          -9.645    
  -------------------------------------------------------------------
                         slack                                  4.762    

Slack (MET) :             4.762ns  (required time - arrival time)
  Source:                 pushbutton/E4/COUNT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pushbutton/E4/COUNT_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.560ns  (logic 1.454ns (31.889%)  route 3.106ns (68.111%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1594, routed)        1.564     5.085    pushbutton/E4/CLK_IBUF_BUFG
    SLICE_X28Y9          FDRE                                         r  pushbutton/E4/COUNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y9          FDRE (Prop_fdre_C_Q)         0.456     5.541 r  pushbutton/E4/COUNT_reg[1]/Q
                         net (fo=3, routed)           1.569     7.110    pushbutton/E4/COUNT_reg[1]
    SLICE_X15Y11         LUT3 (Prop_lut3_I1_O)        0.124     7.234 r  pushbutton/E4/COUNT0_carry_i_4__1/O
                         net (fo=1, routed)           0.000     7.234    pushbutton/E4/COUNT0_carry_i_4__1_n_0
    SLICE_X15Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.766 r  pushbutton/E4/COUNT0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.766    pushbutton/E4/COUNT0_carry_n_0
    SLICE_X15Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.880 r  pushbutton/E4/COUNT0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.880    pushbutton/E4/COUNT0_carry__0_n_0
    SLICE_X15Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.108 r  pushbutton/E4/COUNT0_carry__1/CO[2]
                         net (fo=32, routed)          1.537     9.645    pushbutton/E4/clear
    SLICE_X28Y10         FDRE                                         r  pushbutton/E4/COUNT_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1594, routed)        1.445    14.786    pushbutton/E4/CLK_IBUF_BUFG
    SLICE_X28Y10         FDRE                                         r  pushbutton/E4/COUNT_reg[5]/C
                         clock pessimism              0.274    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X28Y10         FDRE (Setup_fdre_C_R)       -0.618    14.407    pushbutton/E4/COUNT_reg[5]
  -------------------------------------------------------------------
                         required time                         14.407    
                         arrival time                          -9.645    
  -------------------------------------------------------------------
                         slack                                  4.762    

Slack (MET) :             4.762ns  (required time - arrival time)
  Source:                 pushbutton/E4/COUNT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pushbutton/E4/COUNT_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.560ns  (logic 1.454ns (31.889%)  route 3.106ns (68.111%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1594, routed)        1.564     5.085    pushbutton/E4/CLK_IBUF_BUFG
    SLICE_X28Y9          FDRE                                         r  pushbutton/E4/COUNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y9          FDRE (Prop_fdre_C_Q)         0.456     5.541 r  pushbutton/E4/COUNT_reg[1]/Q
                         net (fo=3, routed)           1.569     7.110    pushbutton/E4/COUNT_reg[1]
    SLICE_X15Y11         LUT3 (Prop_lut3_I1_O)        0.124     7.234 r  pushbutton/E4/COUNT0_carry_i_4__1/O
                         net (fo=1, routed)           0.000     7.234    pushbutton/E4/COUNT0_carry_i_4__1_n_0
    SLICE_X15Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.766 r  pushbutton/E4/COUNT0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.766    pushbutton/E4/COUNT0_carry_n_0
    SLICE_X15Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.880 r  pushbutton/E4/COUNT0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.880    pushbutton/E4/COUNT0_carry__0_n_0
    SLICE_X15Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.108 r  pushbutton/E4/COUNT0_carry__1/CO[2]
                         net (fo=32, routed)          1.537     9.645    pushbutton/E4/clear
    SLICE_X28Y10         FDRE                                         r  pushbutton/E4/COUNT_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1594, routed)        1.445    14.786    pushbutton/E4/CLK_IBUF_BUFG
    SLICE_X28Y10         FDRE                                         r  pushbutton/E4/COUNT_reg[6]/C
                         clock pessimism              0.274    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X28Y10         FDRE (Setup_fdre_C_R)       -0.618    14.407    pushbutton/E4/COUNT_reg[6]
  -------------------------------------------------------------------
                         required time                         14.407    
                         arrival time                          -9.645    
  -------------------------------------------------------------------
                         slack                                  4.762    

Slack (MET) :             4.762ns  (required time - arrival time)
  Source:                 pushbutton/E4/COUNT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pushbutton/E4/COUNT_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.560ns  (logic 1.454ns (31.889%)  route 3.106ns (68.111%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1594, routed)        1.564     5.085    pushbutton/E4/CLK_IBUF_BUFG
    SLICE_X28Y9          FDRE                                         r  pushbutton/E4/COUNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y9          FDRE (Prop_fdre_C_Q)         0.456     5.541 r  pushbutton/E4/COUNT_reg[1]/Q
                         net (fo=3, routed)           1.569     7.110    pushbutton/E4/COUNT_reg[1]
    SLICE_X15Y11         LUT3 (Prop_lut3_I1_O)        0.124     7.234 r  pushbutton/E4/COUNT0_carry_i_4__1/O
                         net (fo=1, routed)           0.000     7.234    pushbutton/E4/COUNT0_carry_i_4__1_n_0
    SLICE_X15Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.766 r  pushbutton/E4/COUNT0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.766    pushbutton/E4/COUNT0_carry_n_0
    SLICE_X15Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.880 r  pushbutton/E4/COUNT0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.880    pushbutton/E4/COUNT0_carry__0_n_0
    SLICE_X15Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.108 r  pushbutton/E4/COUNT0_carry__1/CO[2]
                         net (fo=32, routed)          1.537     9.645    pushbutton/E4/clear
    SLICE_X28Y10         FDRE                                         r  pushbutton/E4/COUNT_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1594, routed)        1.445    14.786    pushbutton/E4/CLK_IBUF_BUFG
    SLICE_X28Y10         FDRE                                         r  pushbutton/E4/COUNT_reg[7]/C
                         clock pessimism              0.274    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X28Y10         FDRE (Setup_fdre_C_R)       -0.618    14.407    pushbutton/E4/COUNT_reg[7]
  -------------------------------------------------------------------
                         required time                         14.407    
                         arrival time                          -9.645    
  -------------------------------------------------------------------
                         slack                                  4.762    

Slack (MET) :             4.891ns  (required time - arrival time)
  Source:                 songs_mod/G5/COUNT_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            songs_mod/G5/COUNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.336ns  (logic 1.382ns (31.872%)  route 2.954ns (68.128%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1594, routed)        1.572     5.093    songs_mod/G5/CLK_IBUF_BUFG
    SLICE_X54Y2          FDRE                                         r  songs_mod/G5/COUNT_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y2          FDRE (Prop_fdre_C_Q)         0.518     5.611 f  songs_mod/G5/COUNT_reg[6]/Q
                         net (fo=3, routed)           1.567     7.178    songs_mod/G5/COUNT_reg[6]
    SLICE_X49Y4          LUT3 (Prop_lut3_I2_O)        0.124     7.302 r  songs_mod/G5/COUNT[0]_i_17__14/O
                         net (fo=1, routed)           0.000     7.302    songs_mod/G5/COUNT[0]_i_17__14_n_0
    SLICE_X49Y4          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.700 r  songs_mod/G5/COUNT_reg[0]_i_11__14/CO[3]
                         net (fo=1, routed)           0.000     7.700    songs_mod/G5/COUNT_reg[0]_i_11__14_n_0
    SLICE_X49Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.814 r  songs_mod/G5/COUNT_reg[0]_i_3__14/CO[3]
                         net (fo=1, routed)           0.000     7.814    songs_mod/G5/COUNT_reg[0]_i_3__14_n_0
    SLICE_X49Y6          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.042 r  songs_mod/G5/COUNT_reg[0]_i_1__42/CO[2]
                         net (fo=32, routed)          1.388     9.429    songs_mod/G5/clear
    SLICE_X54Y1          FDRE                                         r  songs_mod/G5/COUNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1594, routed)        1.453    14.794    songs_mod/G5/CLK_IBUF_BUFG
    SLICE_X54Y1          FDRE                                         r  songs_mod/G5/COUNT_reg[0]/C
                         clock pessimism              0.274    15.068    
                         clock uncertainty           -0.035    15.033    
    SLICE_X54Y1          FDRE (Setup_fdre_C_R)       -0.713    14.320    songs_mod/G5/COUNT_reg[0]
  -------------------------------------------------------------------
                         required time                         14.320    
                         arrival time                          -9.429    
  -------------------------------------------------------------------
                         slack                                  4.891    

Slack (MET) :             4.891ns  (required time - arrival time)
  Source:                 songs_mod/G5/COUNT_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            songs_mod/G5/COUNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.336ns  (logic 1.382ns (31.872%)  route 2.954ns (68.128%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1594, routed)        1.572     5.093    songs_mod/G5/CLK_IBUF_BUFG
    SLICE_X54Y2          FDRE                                         r  songs_mod/G5/COUNT_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y2          FDRE (Prop_fdre_C_Q)         0.518     5.611 f  songs_mod/G5/COUNT_reg[6]/Q
                         net (fo=3, routed)           1.567     7.178    songs_mod/G5/COUNT_reg[6]
    SLICE_X49Y4          LUT3 (Prop_lut3_I2_O)        0.124     7.302 r  songs_mod/G5/COUNT[0]_i_17__14/O
                         net (fo=1, routed)           0.000     7.302    songs_mod/G5/COUNT[0]_i_17__14_n_0
    SLICE_X49Y4          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.700 r  songs_mod/G5/COUNT_reg[0]_i_11__14/CO[3]
                         net (fo=1, routed)           0.000     7.700    songs_mod/G5/COUNT_reg[0]_i_11__14_n_0
    SLICE_X49Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.814 r  songs_mod/G5/COUNT_reg[0]_i_3__14/CO[3]
                         net (fo=1, routed)           0.000     7.814    songs_mod/G5/COUNT_reg[0]_i_3__14_n_0
    SLICE_X49Y6          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.042 r  songs_mod/G5/COUNT_reg[0]_i_1__42/CO[2]
                         net (fo=32, routed)          1.388     9.429    songs_mod/G5/clear
    SLICE_X54Y1          FDRE                                         r  songs_mod/G5/COUNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1594, routed)        1.453    14.794    songs_mod/G5/CLK_IBUF_BUFG
    SLICE_X54Y1          FDRE                                         r  songs_mod/G5/COUNT_reg[1]/C
                         clock pessimism              0.274    15.068    
                         clock uncertainty           -0.035    15.033    
    SLICE_X54Y1          FDRE (Setup_fdre_C_R)       -0.713    14.320    songs_mod/G5/COUNT_reg[1]
  -------------------------------------------------------------------
                         required time                         14.320    
                         arrival time                          -9.429    
  -------------------------------------------------------------------
                         slack                                  4.891    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 songs_mod/clock_1k/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            songs_mod/clock_1k/CLK_1K_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.350%)  route 0.150ns (44.650%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1594, routed)        0.562     1.445    songs_mod/clock_1k/CLK_IBUF_BUFG
    SLICE_X35Y45         FDRE                                         r  songs_mod/clock_1k/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  songs_mod/clock_1k/count_reg[1]/Q
                         net (fo=2, routed)           0.150     1.736    songs_mod/clock_1k/count_reg[1]
    SLICE_X34Y46         LUT6 (Prop_lut6_I2_O)        0.045     1.781 r  songs_mod/clock_1k/CLK_1K_i_1/O
                         net (fo=1, routed)           0.000     1.781    songs_mod/clock_1k/CLK_1K_i_1_n_0
    SLICE_X34Y46         FDRE                                         r  songs_mod/clock_1k/CLK_1K_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1594, routed)        0.831     1.958    songs_mod/clock_1k/CLK_IBUF_BUFG
    SLICE_X34Y46         FDRE                                         r  songs_mod/clock_1k/CLK_1K_reg/C
                         clock pessimism             -0.497     1.461    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.120     1.581    songs_mod/clock_1k/CLK_1K_reg
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 loud/SP_LOUD_MOD/clk_50hz/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            loud/SP_LOUD_MOD/clk_50hz/LED_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.501%)  route 0.168ns (47.499%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1594, routed)        0.553     1.436    loud/SP_LOUD_MOD/clk_50hz/CLK_IBUF_BUFG
    SLICE_X41Y21         FDRE                                         r  loud/SP_LOUD_MOD/clk_50hz/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y21         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  loud/SP_LOUD_MOD/clk_50hz/count_reg[0]/Q
                         net (fo=2, routed)           0.168     1.745    loud/SP_LOUD_MOD/clk_50hz/count_reg[0]
    SLICE_X40Y23         LUT5 (Prop_lut5_I1_O)        0.045     1.790 r  loud/SP_LOUD_MOD/clk_50hz/LED_i_1__30/O
                         net (fo=1, routed)           0.000     1.790    loud/SP_LOUD_MOD/clk_50hz/LED_i_1__30_n_0
    SLICE_X40Y23         FDRE                                         r  loud/SP_LOUD_MOD/clk_50hz/LED_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1594, routed)        0.818     1.945    loud/SP_LOUD_MOD/clk_50hz/CLK_IBUF_BUFG
    SLICE_X40Y23         FDRE                                         r  loud/SP_LOUD_MOD/clk_50hz/LED_reg/C
                         clock pessimism             -0.498     1.447    
    SLICE_X40Y23         FDRE (Hold_fdre_C_D)         0.091     1.538    loud/SP_LOUD_MOD/clk_50hz/LED_reg
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 seven_segment_piano/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_segment_piano/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1594, routed)        0.588     1.471    seven_segment_piano/CLK_IBUF_BUFG
    SLICE_X64Y18         FDRE                                         r  seven_segment_piano/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y18         FDRE (Prop_fdre_C_Q)         0.164     1.635 r  seven_segment_piano/counter_reg[14]/Q
                         net (fo=1, routed)           0.114     1.750    seven_segment_piano/counter_reg_n_0_[14]
    SLICE_X64Y18         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.860 r  seven_segment_piano/counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.860    seven_segment_piano/counter_reg[12]_i_1_n_5
    SLICE_X64Y18         FDRE                                         r  seven_segment_piano/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1594, routed)        0.857     1.984    seven_segment_piano/CLK_IBUF_BUFG
    SLICE_X64Y18         FDRE                                         r  seven_segment_piano/counter_reg[14]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X64Y18         FDRE (Hold_fdre_C_D)         0.134     1.605    seven_segment_piano/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 seven_segment_piano/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_segment_piano/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1594, routed)        0.587     1.470    seven_segment_piano/CLK_IBUF_BUFG
    SLICE_X64Y19         FDRE                                         r  seven_segment_piano/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDRE (Prop_fdre_C_Q)         0.164     1.634 r  seven_segment_piano/counter_reg[18]/Q
                         net (fo=1, routed)           0.114     1.749    seven_segment_piano/counter_reg_n_0_[18]
    SLICE_X64Y19         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.859 r  seven_segment_piano/counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.859    seven_segment_piano/counter_reg[16]_i_1_n_5
    SLICE_X64Y19         FDRE                                         r  seven_segment_piano/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1594, routed)        0.856     1.983    seven_segment_piano/CLK_IBUF_BUFG
    SLICE_X64Y19         FDRE                                         r  seven_segment_piano/counter_reg[18]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X64Y19         FDRE (Hold_fdre_C_D)         0.134     1.604    seven_segment_piano/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 seven_segment_piano/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_segment_piano/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1594, routed)        0.590     1.473    seven_segment_piano/CLK_IBUF_BUFG
    SLICE_X64Y16         FDRE                                         r  seven_segment_piano/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y16         FDRE (Prop_fdre_C_Q)         0.164     1.637 r  seven_segment_piano/counter_reg[6]/Q
                         net (fo=1, routed)           0.114     1.752    seven_segment_piano/counter_reg_n_0_[6]
    SLICE_X64Y16         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.862 r  seven_segment_piano/counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.862    seven_segment_piano/counter_reg[4]_i_1_n_5
    SLICE_X64Y16         FDRE                                         r  seven_segment_piano/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1594, routed)        0.859     1.986    seven_segment_piano/CLK_IBUF_BUFG
    SLICE_X64Y16         FDRE                                         r  seven_segment_piano/counter_reg[6]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X64Y16         FDRE (Hold_fdre_C_D)         0.134     1.607    seven_segment_piano/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 seven_segment_piano/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_segment_piano/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1594, routed)        0.589     1.472    seven_segment_piano/CLK_IBUF_BUFG
    SLICE_X64Y17         FDRE                                         r  seven_segment_piano/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y17         FDRE (Prop_fdre_C_Q)         0.164     1.636 r  seven_segment_piano/counter_reg[10]/Q
                         net (fo=1, routed)           0.114     1.751    seven_segment_piano/counter_reg_n_0_[10]
    SLICE_X64Y17         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.861 r  seven_segment_piano/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.861    seven_segment_piano/counter_reg[8]_i_1_n_5
    SLICE_X64Y17         FDRE                                         r  seven_segment_piano/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1594, routed)        0.858     1.985    seven_segment_piano/CLK_IBUF_BUFG
    SLICE_X64Y17         FDRE                                         r  seven_segment_piano/counter_reg[10]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X64Y17         FDRE (Hold_fdre_C_D)         0.134     1.606    seven_segment_piano/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 pushbutton/E5/COUNT_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pushbutton/E5/LED_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.231ns (56.329%)  route 0.179ns (43.671%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1594, routed)        0.559     1.442    pushbutton/E5/CLK_IBUF_BUFG
    SLICE_X29Y14         FDRE                                         r  pushbutton/E5/COUNT_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y14         FDRE (Prop_fdre_C_Q)         0.141     1.583 f  pushbutton/E5/COUNT_reg[27]/Q
                         net (fo=3, routed)           0.123     1.706    pushbutton/E5/COUNT_reg[27]
    SLICE_X30Y14         LUT6 (Prop_lut6_I3_O)        0.045     1.751 r  pushbutton/E5/LED_i_2__10/O
                         net (fo=1, routed)           0.056     1.807    pushbutton/E5/LED_i_2__10_n_0
    SLICE_X30Y14         LUT3 (Prop_lut3_I0_O)        0.045     1.852 r  pushbutton/E5/LED_i_1__10/O
                         net (fo=1, routed)           0.000     1.852    pushbutton/E5/LED_i_1__10_n_0
    SLICE_X30Y14         FDRE                                         r  pushbutton/E5/LED_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1594, routed)        0.827     1.954    pushbutton/E5/CLK_IBUF_BUFG
    SLICE_X30Y14         FDRE                                         r  pushbutton/E5/LED_reg/C
                         clock pessimism             -0.478     1.476    
    SLICE_X30Y14         FDRE (Hold_fdre_C_D)         0.120     1.596    pushbutton/E5/LED_reg
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 loud/SP_LOUD_MOD/clk_50hz/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            loud/SP_LOUD_MOD/clk_50hz/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1594, routed)        0.550     1.433    loud/SP_LOUD_MOD/clk_50hz/CLK_IBUF_BUFG
    SLICE_X41Y24         FDRE                                         r  loud/SP_LOUD_MOD/clk_50hz/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y24         FDRE (Prop_fdre_C_Q)         0.141     1.574 r  loud/SP_LOUD_MOD/clk_50hz/count_reg[15]/Q
                         net (fo=2, routed)           0.117     1.691    loud/SP_LOUD_MOD/clk_50hz/count_reg[15]
    SLICE_X41Y24         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.799 r  loud/SP_LOUD_MOD/clk_50hz/count_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.799    loud/SP_LOUD_MOD/clk_50hz/count_reg[12]_i_1__0_n_4
    SLICE_X41Y24         FDRE                                         r  loud/SP_LOUD_MOD/clk_50hz/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1594, routed)        0.817     1.944    loud/SP_LOUD_MOD/clk_50hz/CLK_IBUF_BUFG
    SLICE_X41Y24         FDRE                                         r  loud/SP_LOUD_MOD/clk_50hz/count_reg[15]/C
                         clock pessimism             -0.511     1.433    
    SLICE_X41Y24         FDRE (Hold_fdre_C_D)         0.105     1.538    loud/SP_LOUD_MOD/clk_50hz/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 songs_mod/clock_1k/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            songs_mod/clock_1k/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1594, routed)        0.563     1.446    songs_mod/clock_1k/CLK_IBUF_BUFG
    SLICE_X35Y47         FDRE                                         r  songs_mod/clock_1k/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  songs_mod/clock_1k/count_reg[11]/Q
                         net (fo=2, routed)           0.117     1.704    songs_mod/clock_1k/count_reg[11]
    SLICE_X35Y47         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.812 r  songs_mod/clock_1k/count_reg[8]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.812    songs_mod/clock_1k/count_reg[8]_i_1__1_n_4
    SLICE_X35Y47         FDRE                                         r  songs_mod/clock_1k/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1594, routed)        0.832     1.959    songs_mod/clock_1k/CLK_IBUF_BUFG
    SLICE_X35Y47         FDRE                                         r  songs_mod/clock_1k/count_reg[11]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X35Y47         FDRE (Hold_fdre_C_D)         0.105     1.551    songs_mod/clock_1k/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 songs_mod/clock_1k/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            songs_mod/clock_1k/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1594, routed)        0.562     1.445    songs_mod/clock_1k/CLK_IBUF_BUFG
    SLICE_X35Y46         FDRE                                         r  songs_mod/clock_1k/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  songs_mod/clock_1k/count_reg[7]/Q
                         net (fo=2, routed)           0.117     1.703    songs_mod/clock_1k/count_reg[7]
    SLICE_X35Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.811 r  songs_mod/clock_1k/count_reg[4]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.811    songs_mod/clock_1k/count_reg[4]_i_1__1_n_4
    SLICE_X35Y46         FDRE                                         r  songs_mod/clock_1k/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1594, routed)        0.831     1.958    songs_mod/clock_1k/CLK_IBUF_BUFG
    SLICE_X35Y46         FDRE                                         r  songs_mod/clock_1k/count_reg[7]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.105     1.550    songs_mod/clock_1k/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.261    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y2    pushbutton/A4/COUNT_reg[9]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y6    pushbutton/A4/LED_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y14   pushbutton/B7/LED_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y9    pushbutton/D6/COUNT_reg[9]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y11   pushbutton/D6/LED_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y4    pushbutton/F5/COUNT_reg[9]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y8    pushbutton/F5/LED_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y16   seven_segment_piano/counter_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y16   seven_segment_piano/counter_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y6    pushbutton/A4/LED_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y9    pushbutton/D6/COUNT_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y4    pushbutton/F5/COUNT_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y8    pushbutton/F5/LED_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y5    songs_mod/D5/COUNT_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y5    songs_mod/D5/COUNT_reg[22]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y5    songs_mod/D5/COUNT_reg[23]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y6    songs_mod/D5/COUNT_reg[24]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y6    songs_mod/D5/COUNT_reg[25]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y6    songs_mod/D5/COUNT_reg[26]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y14   pushbutton/B7/LED_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y16   seven_segment_piano/counter_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y16   seven_segment_piano/counter_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y16   seven_segment_piano/counter_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y16   seven_segment_piano/counter_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y16   seven_segment_piano/counter_reg[7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y16   seven_segment_piano/counter_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y17   seven_segment_piano/counter_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y17   seven_segment_piano/counter_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y0    songs_mod/D5/COUNT_reg[2]/C



