// Seed: 476307728
module module_0 (
    input supply1 id_0,
    input tri1 id_1,
    input wor id_2
);
  assign id_4 = id_0;
  uwire id_5;
  assign id_5 = 1;
endmodule
module module_1 (
    output tri1 id_0,
    output tri  id_1,
    input  tri0 id_2,
    input  tri1 id_3,
    output wire id_4,
    input  wor  id_5
);
  wire id_7;
  module_0(
      id_3, id_5, id_5
  );
endmodule
module module_2 (
    input wire id_0,
    input supply0 id_1,
    input tri id_2
);
  wire id_4;
  module_0(
      id_2, id_2, id_0
  );
endmodule
