I think we should have documentation/references for the functions that compile things like GATE a x into a sequence of (possibly) different gates if a and x are not adjacent in the chip spec.
