{"sha": "604ba08ab4b3672b8d96f78a781937ad9e43971c", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6NjA0YmEwOGFiNGIzNjcyYjhkOTZmNzhhNzgxOTM3YWQ5ZTQzOTcxYw==", "commit": {"author": {"name": "Jonathan Wakely", "email": "jwakely@redhat.com", "date": "2019-06-08T13:40:25Z"}, "committer": {"name": "Jonathan Wakely", "email": "redi@gcc.gnu.org", "date": "2019-06-08T13:40:25Z"}, "message": "Use consistent spelling of PCLMUL instruction\n\n\t* doc/invoke.texi (C Dialect Options): Minor grammatical change.\n\t(x86 Options): Replace all uses of \"PCL_MUL\" with \"PCLMUL\"\n\nFrom-SVN: r272081", "tree": {"sha": "9b2ef2e93548c967ac84facd5a033e86d8bf02ae", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/9b2ef2e93548c967ac84facd5a033e86d8bf02ae"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/604ba08ab4b3672b8d96f78a781937ad9e43971c", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/604ba08ab4b3672b8d96f78a781937ad9e43971c", "html_url": "https://github.com/Rust-GCC/gccrs/commit/604ba08ab4b3672b8d96f78a781937ad9e43971c", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/604ba08ab4b3672b8d96f78a781937ad9e43971c/comments", "author": {"login": "jwakely", "id": 1254480, "node_id": "MDQ6VXNlcjEyNTQ0ODA=", "avatar_url": "https://avatars.githubusercontent.com/u/1254480?v=4", "gravatar_id": "", "url": "https://api.github.com/users/jwakely", "html_url": "https://github.com/jwakely", "followers_url": "https://api.github.com/users/jwakely/followers", "following_url": "https://api.github.com/users/jwakely/following{/other_user}", "gists_url": "https://api.github.com/users/jwakely/gists{/gist_id}", "starred_url": "https://api.github.com/users/jwakely/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/jwakely/subscriptions", "organizations_url": "https://api.github.com/users/jwakely/orgs", "repos_url": "https://api.github.com/users/jwakely/repos", "events_url": "https://api.github.com/users/jwakely/events{/privacy}", "received_events_url": "https://api.github.com/users/jwakely/received_events", "type": "User", "site_admin": false}, "committer": {"login": "jwakely", "id": 1254480, "node_id": "MDQ6VXNlcjEyNTQ0ODA=", "avatar_url": "https://avatars.githubusercontent.com/u/1254480?v=4", "gravatar_id": "", "url": "https://api.github.com/users/jwakely", "html_url": "https://github.com/jwakely", "followers_url": "https://api.github.com/users/jwakely/followers", "following_url": "https://api.github.com/users/jwakely/following{/other_user}", "gists_url": "https://api.github.com/users/jwakely/gists{/gist_id}", "starred_url": "https://api.github.com/users/jwakely/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/jwakely/subscriptions", "organizations_url": "https://api.github.com/users/jwakely/orgs", "repos_url": "https://api.github.com/users/jwakely/repos", "events_url": "https://api.github.com/users/jwakely/events{/privacy}", "received_events_url": "https://api.github.com/users/jwakely/received_events", "type": "User", "site_admin": false}, "parents": [{"sha": "eb37013fb5f4017ed843fceed4461102d8ab8e2b", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/eb37013fb5f4017ed843fceed4461102d8ab8e2b", "html_url": "https://github.com/Rust-GCC/gccrs/commit/eb37013fb5f4017ed843fceed4461102d8ab8e2b"}], "stats": {"total": 21, "additions": 13, "deletions": 8}, "files": [{"sha": "5a6d6f6e8f56c3296cd3532ed0b015fd8728a26b", "filename": "gcc/ChangeLog", "status": "modified", "additions": 5, "deletions": 0, "changes": 5, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/604ba08ab4b3672b8d96f78a781937ad9e43971c/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/604ba08ab4b3672b8d96f78a781937ad9e43971c/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=604ba08ab4b3672b8d96f78a781937ad9e43971c", "patch": "@@ -1,3 +1,8 @@\n+2019-06-08  Jonathan Wakely  <jwakely@redhat.com>\n+\n+\t* doc/invoke.texi (C Dialect Options): Minor grammatical change.\n+\t(x86 Options): Replace all uses of \"PCL_MUL\" with \"PCLMUL\"\n+\n 2019-06-07  John David Anglin  <danglin@gcc.gnu.orig>\n \n \tPR target/90751"}, {"sha": "f18d225e5b5ab9dc0bac5fc96e67f830f0b72981", "filename": "gcc/doc/invoke.texi", "status": "modified", "additions": 8, "deletions": 8, "changes": 16, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/604ba08ab4b3672b8d96f78a781937ad9e43971c/gcc%2Fdoc%2Finvoke.texi", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/604ba08ab4b3672b8d96f78a781937ad9e43971c/gcc%2Fdoc%2Finvoke.texi", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fdoc%2Finvoke.texi?ref=604ba08ab4b3672b8d96f78a781937ad9e43971c", "patch": "@@ -2238,7 +2238,7 @@ Some cases of unnamed fields in structures and unions are only\n accepted with this option.  @xref{Unnamed Fields,,Unnamed struct/union\n fields within structs/unions}, for details.\n \n-Note that this option is off for all targets but x86 \n+Note that this option is off for all targets except for x86\n targets using ms-abi.\n \n @item -fplan9-extensions\n@@ -27376,34 +27376,34 @@ instruction set extensions.)\n \n @item bdver1\n CPUs based on AMD Family 15h cores with x86-64 instruction set support.  (This\n-supersets FMA4, AVX, XOP, LWP, AES, PCL_MUL, CX16, MMX, SSE, SSE2, SSE3, SSE4A,\n+supersets FMA4, AVX, XOP, LWP, AES, PCLMUL, CX16, MMX, SSE, SSE2, SSE3, SSE4A,\n SSSE3, SSE4.1, SSE4.2, ABM and 64-bit instruction set extensions.)\n @item bdver2\n AMD Family 15h core based CPUs with x86-64 instruction set support.  (This\n-supersets BMI, TBM, F16C, FMA, FMA4, AVX, XOP, LWP, AES, PCL_MUL, CX16, MMX,\n+supersets BMI, TBM, F16C, FMA, FMA4, AVX, XOP, LWP, AES, PCLMUL, CX16, MMX,\n SSE, SSE2, SSE3, SSE4A, SSSE3, SSE4.1, SSE4.2, ABM and 64-bit instruction set \n extensions.)\n @item bdver3\n AMD Family 15h core based CPUs with x86-64 instruction set support.  (This\n supersets BMI, TBM, F16C, FMA, FMA4, FSGSBASE, AVX, XOP, LWP, AES, \n-PCL_MUL, CX16, MMX, SSE, SSE2, SSE3, SSE4A, SSSE3, SSE4.1, SSE4.2, ABM and \n+PCLMUL, CX16, MMX, SSE, SSE2, SSE3, SSE4A, SSSE3, SSE4.1, SSE4.2, ABM and\n 64-bit instruction set extensions.\n @item bdver4\n AMD Family 15h core based CPUs with x86-64 instruction set support.  (This\n supersets BMI, BMI2, TBM, F16C, FMA, FMA4, FSGSBASE, AVX, AVX2, XOP, LWP, \n-AES, PCL_MUL, CX16, MOVBE, MMX, SSE, SSE2, SSE3, SSE4A, SSSE3, SSE4.1, \n+AES, PCLMUL, CX16, MOVBE, MMX, SSE, SSE2, SSE3, SSE4A, SSSE3, SSE4.1,\n SSE4.2, ABM and 64-bit instruction set extensions.\n \n @item znver1\n AMD Family 17h core based CPUs with x86-64 instruction set support.  (This\n supersets BMI, BMI2, F16C, FMA, FSGSBASE, AVX, AVX2, ADCX, RDSEED, MWAITX,\n-SHA, CLZERO, AES, PCL_MUL, CX16, MOVBE, MMX, SSE, SSE2, SSE3, SSE4A, SSSE3,\n+SHA, CLZERO, AES, PCLMUL, CX16, MOVBE, MMX, SSE, SSE2, SSE3, SSE4A, SSSE3,\n SSE4.1, SSE4.2, ABM, XSAVEC, XSAVES, CLFLUSHOPT, POPCNT, and 64-bit\n instruction set extensions.\n @item znver2\n AMD Family 17h core based CPUs with x86-64 instruction set support. (This\n supersets BMI, BMI2, ,CLWB, F16C, FMA, FSGSBASE, AVX, AVX2, ADCX, RDSEED,\n-MWAITX, SHA, CLZERO, AES, PCL_MUL, CX16, MOVBE, MMX, SSE, SSE2, SSE3, SSE4A,\n+MWAITX, SHA, CLZERO, AES, PCLMUL, CX16, MOVBE, MMX, SSE, SSE2, SSE3, SSE4A,\n SSSE3, SSE4.1, SSE4.2, ABM, XSAVEC, XSAVES, CLFLUSHOPT, POPCNT, and 64-bit\n instruction set extensions.)\n \n@@ -27415,7 +27415,7 @@ instruction set extensions.)\n \n @item btver2\n CPUs based on AMD Family 16h cores with x86-64 instruction set support. This\n-includes MOVBE, F16C, BMI, AVX, PCL_MUL, AES, SSE4.2, SSE4.1, CX16, ABM,\n+includes MOVBE, F16C, BMI, AVX, PCLMUL, AES, SSE4.2, SSE4.1, CX16, ABM,\n SSE4A, SSSE3, SSE3, SSE2, SSE, MMX and 64-bit instruction set extensions.\n \n @item winchip-c6"}]}