// Seed: 1634063555
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_3 = id_1;
  wire id_5;
  wire id_7;
  wand id_8;
  wire id_9, id_10, id_11, id_12, id_13;
  wire id_14;
  tri0 id_15 = 1;
  assign id_8 = id_1 - id_8;
endmodule
module module_1 (
    input uwire id_0,
    input supply1 id_1,
    output tri0 id_2,
    output supply0 id_3,
    output wire id_4
);
  assign id_4 = id_0;
  assign id_3 = id_1;
  assign id_4 = id_0;
  wire id_6, id_7;
  assign id_2 = 1 ? id_1 : 1;
  module_0(
      id_7, id_6, id_7, id_6
  );
endmodule
