# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../sdram.srcs/sources_1/new" \
"../../../../sdram.srcs/sources_1/new/sdr.v" \
"../../../../sdram.srcs/sources_1/new/sdram_controller.v" \
"../../../../sdram.srcs/sources_1/new/uut.v" \
"../../../../sdram.srcs/sim_1/new/sdram_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
