# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../UART_Receiver.srcs/sources_1/new/Baudrate_Generator.sv" \
"../../../../UART_Receiver.srcs/sources_1/new/FIFO_Buffer.sv" \
"../../../../UART_Receiver.srcs/sources_1/new/UART_RX.sv" \
"../../../../UART_Receiver.srcs/sources_1/new/UART_Receiver.sv" \
"../../../../UART_Receiver.srcs/sim_1/new/UART_Receiver_TB.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
