--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx2\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -filter
C:/VHDL/fpga_client_v2/iseconfig/filter.filter -intstyle ise -v 3 -s 1 -n 3
-fastpaths -xml emac_example_design.twx emac_example_design.ncd -o
emac_example_design.twr emac_example_design.pcf -ucf top_ucf.ucf -ucf MIG.ucf

Design file:              emac_example_design.ncd
Physical constraint file: emac_example_design.pcf
Device,package,speed:     xc5vlx110t,ff1136,-1 (PRODUCTION 1.73 2013-10-13, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET 
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<7>"       
  MAXDELAY = 0.6 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.531ns.
--------------------------------------------------------------------------------
Slack:                  0.069ns frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<7>
Report:    0.531ns delay meets   0.600ns timing constraint by 0.069ns
From                              To                                Delay(ns)
SLICE_X0Y131.AQ                   IODELAY_X0Y262.DATAIN                 0.531  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<6>"       
  MAXDELAY = 0.6 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.531ns.
--------------------------------------------------------------------------------
Slack:                  0.069ns frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<6>
Report:    0.531ns delay meets   0.600ns timing constraint by 0.069ns
From                              To                                Delay(ns)
SLICE_X0Y130.AQ                   IODELAY_X0Y260.DATAIN                 0.531  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<5>"       
  MAXDELAY = 0.6 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.522ns.
--------------------------------------------------------------------------------
Slack:                  0.078ns frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<5>
Report:    0.522ns delay meets   0.600ns timing constraint by 0.078ns
From                              To                                Delay(ns)
SLICE_X0Y128.AQ                   IODELAY_X0Y256.DATAIN                 0.522  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<4>"       
  MAXDELAY = 0.6 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.522ns.
--------------------------------------------------------------------------------
Slack:                  0.078ns frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<4>
Report:    0.522ns delay meets   0.600ns timing constraint by 0.078ns
From                              To                                Delay(ns)
SLICE_X0Y51.AQ                    IODELAY_X0Y102.DATAIN                 0.522  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<3>"       
  MAXDELAY = 0.6 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.522ns.
--------------------------------------------------------------------------------
Slack:                  0.078ns frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<3>
Report:    0.522ns delay meets   0.600ns timing constraint by 0.078ns
From                              To                                Delay(ns)
SLICE_X0Y50.AQ                    IODELAY_X0Y100.DATAIN                 0.522  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<2>"       
  MAXDELAY = 0.6 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.522ns.
--------------------------------------------------------------------------------
Slack:                  0.078ns frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<2>
Report:    0.522ns delay meets   0.600ns timing constraint by 0.078ns
From                              To                                Delay(ns)
SLICE_X0Y31.AQ                    IODELAY_X0Y62.DATAIN                  0.522  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<1>"       
  MAXDELAY = 0.6 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.528ns.
--------------------------------------------------------------------------------
Slack:                  0.072ns frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<1>
Report:    0.528ns delay meets   0.600ns timing constraint by 0.072ns
From                              To                                Delay(ns)
SLICE_X0Y29.AQ                    IODELAY_X0Y58.DATAIN                  0.528  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<0>"       
  MAXDELAY = 0.6 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.522ns.
--------------------------------------------------------------------------------
Slack:                  0.078ns frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<0>
Report:    0.522ns delay meets   0.600ns timing constraint by 0.078ns
From                              To                                Delay(ns)
SLICE_X0Y48.AQ                    IODELAY_X0Y96.DATAIN                  0.522  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/
gen_dqs[7].u_iob_dqs/en_dqs_sync"         MAXDELAY = 0.85 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.838ns.
--------------------------------------------------------------------------------
Slack:                  0.012ns frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/en_dqs_sync
Report:    0.838ns delay meets   0.850ns timing constraint by 0.012ns
From                              To                                Delay(ns)
IODELAY_X0Y262.DATAOUT            ILOGIC_X0Y262.SR                      0.838  
IODELAY_X0Y262.DATAOUT            ILOGIC_X0Y262.DDLY                    0.000  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/
gen_dqs[6].u_iob_dqs/en_dqs_sync"         MAXDELAY = 0.85 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.803ns.
--------------------------------------------------------------------------------
Slack:                  0.047ns frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/en_dqs_sync
Report:    0.803ns delay meets   0.850ns timing constraint by 0.047ns
From                              To                                Delay(ns)
IODELAY_X0Y260.DATAOUT            ILOGIC_X0Y260.SR                      0.803  
IODELAY_X0Y260.DATAOUT            ILOGIC_X0Y260.DDLY                    0.000  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/
gen_dqs[5].u_iob_dqs/en_dqs_sync"         MAXDELAY = 0.85 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.805ns.
--------------------------------------------------------------------------------
Slack:                  0.045ns frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/en_dqs_sync
Report:    0.805ns delay meets   0.850ns timing constraint by 0.045ns
From                              To                                Delay(ns)
IODELAY_X0Y256.DATAOUT            ILOGIC_X0Y256.SR                      0.805  
IODELAY_X0Y256.DATAOUT            ILOGIC_X0Y256.DDLY                    0.000  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/
gen_dqs[4].u_iob_dqs/en_dqs_sync"         MAXDELAY = 0.85 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.803ns.
--------------------------------------------------------------------------------
Slack:                  0.047ns frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/en_dqs_sync
Report:    0.803ns delay meets   0.850ns timing constraint by 0.047ns
From                              To                                Delay(ns)
IODELAY_X0Y102.DATAOUT            ILOGIC_X0Y102.SR                      0.803  
IODELAY_X0Y102.DATAOUT            ILOGIC_X0Y102.DDLY                    0.000  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/
gen_dqs[3].u_iob_dqs/en_dqs_sync"         MAXDELAY = 0.85 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.803ns.
--------------------------------------------------------------------------------
Slack:                  0.047ns frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/en_dqs_sync
Report:    0.803ns delay meets   0.850ns timing constraint by 0.047ns
From                              To                                Delay(ns)
IODELAY_X0Y100.DATAOUT            ILOGIC_X0Y100.SR                      0.803  
IODELAY_X0Y100.DATAOUT            ILOGIC_X0Y100.DDLY                    0.000  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/
gen_dqs[2].u_iob_dqs/en_dqs_sync"         MAXDELAY = 0.85 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.803ns.
--------------------------------------------------------------------------------
Slack:                  0.047ns frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/en_dqs_sync
Report:    0.803ns delay meets   0.850ns timing constraint by 0.047ns
From                              To                                Delay(ns)
IODELAY_X0Y62.DATAOUT             ILOGIC_X0Y62.SR                       0.803  
IODELAY_X0Y62.DATAOUT             ILOGIC_X0Y62.DDLY                     0.000  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/
gen_dqs[1].u_iob_dqs/en_dqs_sync"         MAXDELAY = 0.85 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.805ns.
--------------------------------------------------------------------------------
Slack:                  0.045ns frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/en_dqs_sync
Report:    0.805ns delay meets   0.850ns timing constraint by 0.045ns
From                              To                                Delay(ns)
IODELAY_X0Y58.DATAOUT             ILOGIC_X0Y58.SR                       0.805  
IODELAY_X0Y58.DATAOUT             ILOGIC_X0Y58.DDLY                     0.000  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/
gen_dqs[0].u_iob_dqs/en_dqs_sync"         MAXDELAY = 0.85 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.805ns.
--------------------------------------------------------------------------------
Slack:                  0.045ns frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/en_dqs_sync
Report:    0.805ns delay meets   0.850ns timing constraint by 0.045ns
From                              To                                Delay(ns)
IODELAY_X0Y96.DATAOUT             ILOGIC_X0Y96.SR                       0.805  
IODELAY_X0Y96.DATAOUT             ILOGIC_X0Y96.DDLY                     0.000  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "AC97_clk_BUFGP/IBUFG" PERIOD = 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 800 paths analyzed, 221 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.362ns.
--------------------------------------------------------------------------------

Paths for end point ac97_codec/ac97_core_I/reg_if_state_FSM_FFd2 (SLICE_X72Y112.D1), 14 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.819ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ac97_codec/ac97_core_I/data_in_14 (FF)
  Destination:          ac97_codec/ac97_core_I/reg_if_state_FSM_FFd2 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.144ns (Levels of Logic = 3)
  Clock Path Skew:      -0.002ns (0.128 - 0.130)
  Source Clock:         AC97_clk_BUFGP falling at 5.000ns
  Destination Clock:    AC97_clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ac97_codec/ac97_core_I/data_in_14 to ac97_codec/ac97_core_I/reg_if_state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y111.CQ     Tcko                  0.467   ac97_codec/ac97_core_I/data_in<15>
                                                       ac97_codec/ac97_core_I/data_in_14
    SLICE_X73Y113.D2     net (fanout=4)        0.790   ac97_codec/ac97_core_I/data_in<14>
    SLICE_X73Y113.D      Tilo                  0.094   ac97_codec/ROM/ROMData<19>
                                                       ac97_codec/ac97_core_I/reg_if_state_cmp_ne00007
    SLICE_X72Y112.A1     net (fanout=1)        0.937   ac97_codec/ac97_core_I/reg_if_state_cmp_ne00007
    SLICE_X72Y112.A      Tilo                  0.094   ac97_codec/ac97_core_I/reg_if_state_FSM_FFd2
                                                       ac97_codec/ac97_core_I/reg_if_state_cmp_ne0000106
    SLICE_X72Y112.D1     net (fanout=2)        0.752   ac97_codec/ac97_core_I/reg_if_state_cmp_ne0000
    SLICE_X72Y112.CLK    Tas                   0.010   ac97_codec/ac97_core_I/reg_if_state_FSM_FFd2
                                                       ac97_codec/ac97_core_I/reg_if_state_FSM_FFd2-In121
                                                       ac97_codec/ac97_core_I/reg_if_state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      3.144ns (0.665ns logic, 2.479ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.015ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ac97_codec/ac97_core_I/data_in_18 (FF)
  Destination:          ac97_codec/ac97_core_I/reg_if_state_FSM_FFd2 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.936ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.128 - 0.142)
  Source Clock:         AC97_clk_BUFGP falling at 5.000ns
  Destination Clock:    AC97_clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ac97_codec/ac97_core_I/data_in_18 to ac97_codec/ac97_core_I/reg_if_state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y113.DQ     Tcko                  0.467   ac97_codec/ac97_core_I/data_in<18>
                                                       ac97_codec/ac97_core_I/data_in_18
    SLICE_X73Y113.D3     net (fanout=1)        0.582   ac97_codec/ac97_core_I/data_in<18>
    SLICE_X73Y113.D      Tilo                  0.094   ac97_codec/ROM/ROMData<19>
                                                       ac97_codec/ac97_core_I/reg_if_state_cmp_ne00007
    SLICE_X72Y112.A1     net (fanout=1)        0.937   ac97_codec/ac97_core_I/reg_if_state_cmp_ne00007
    SLICE_X72Y112.A      Tilo                  0.094   ac97_codec/ac97_core_I/reg_if_state_FSM_FFd2
                                                       ac97_codec/ac97_core_I/reg_if_state_cmp_ne0000106
    SLICE_X72Y112.D1     net (fanout=2)        0.752   ac97_codec/ac97_core_I/reg_if_state_cmp_ne0000
    SLICE_X72Y112.CLK    Tas                   0.010   ac97_codec/ac97_core_I/reg_if_state_FSM_FFd2
                                                       ac97_codec/ac97_core_I/reg_if_state_FSM_FFd2-In121
                                                       ac97_codec/ac97_core_I/reg_if_state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      2.936ns (0.665ns logic, 2.271ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.222ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ac97_codec/ac97_core_I/data_in_12 (FF)
  Destination:          ac97_codec/ac97_core_I/reg_if_state_FSM_FFd2 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.741ns (Levels of Logic = 3)
  Clock Path Skew:      -0.002ns (0.128 - 0.130)
  Source Clock:         AC97_clk_BUFGP falling at 5.000ns
  Destination Clock:    AC97_clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ac97_codec/ac97_core_I/data_in_12 to ac97_codec/ac97_core_I/reg_if_state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y111.AQ     Tcko                  0.467   ac97_codec/ac97_core_I/data_in<15>
                                                       ac97_codec/ac97_core_I/data_in_12
    SLICE_X73Y113.D5     net (fanout=2)        0.387   ac97_codec/ac97_core_I/data_in<12>
    SLICE_X73Y113.D      Tilo                  0.094   ac97_codec/ROM/ROMData<19>
                                                       ac97_codec/ac97_core_I/reg_if_state_cmp_ne00007
    SLICE_X72Y112.A1     net (fanout=1)        0.937   ac97_codec/ac97_core_I/reg_if_state_cmp_ne00007
    SLICE_X72Y112.A      Tilo                  0.094   ac97_codec/ac97_core_I/reg_if_state_FSM_FFd2
                                                       ac97_codec/ac97_core_I/reg_if_state_cmp_ne0000106
    SLICE_X72Y112.D1     net (fanout=2)        0.752   ac97_codec/ac97_core_I/reg_if_state_cmp_ne0000
    SLICE_X72Y112.CLK    Tas                   0.010   ac97_codec/ac97_core_I/reg_if_state_FSM_FFd2
                                                       ac97_codec/ac97_core_I/reg_if_state_FSM_FFd2-In121
                                                       ac97_codec/ac97_core_I/reg_if_state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      2.741ns (0.665ns logic, 2.076ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------

Paths for end point ac97_codec/ac97_core_I/reg_if_state_FSM_FFd3 (SLICE_X72Y112.B6), 14 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.413ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ac97_codec/ac97_core_I/data_in_14 (FF)
  Destination:          ac97_codec/ac97_core_I/reg_if_state_FSM_FFd3 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.550ns (Levels of Logic = 3)
  Clock Path Skew:      -0.002ns (0.128 - 0.130)
  Source Clock:         AC97_clk_BUFGP falling at 5.000ns
  Destination Clock:    AC97_clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ac97_codec/ac97_core_I/data_in_14 to ac97_codec/ac97_core_I/reg_if_state_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y111.CQ     Tcko                  0.467   ac97_codec/ac97_core_I/data_in<15>
                                                       ac97_codec/ac97_core_I/data_in_14
    SLICE_X73Y113.D2     net (fanout=4)        0.790   ac97_codec/ac97_core_I/data_in<14>
    SLICE_X73Y113.D      Tilo                  0.094   ac97_codec/ROM/ROMData<19>
                                                       ac97_codec/ac97_core_I/reg_if_state_cmp_ne00007
    SLICE_X72Y112.A1     net (fanout=1)        0.937   ac97_codec/ac97_core_I/reg_if_state_cmp_ne00007
    SLICE_X72Y112.A      Tilo                  0.094   ac97_codec/ac97_core_I/reg_if_state_FSM_FFd2
                                                       ac97_codec/ac97_core_I/reg_if_state_cmp_ne0000106
    SLICE_X72Y112.B6     net (fanout=2)        0.165   ac97_codec/ac97_core_I/reg_if_state_cmp_ne0000
    SLICE_X72Y112.CLK    Tas                   0.003   ac97_codec/ac97_core_I/reg_if_state_FSM_FFd2
                                                       ac97_codec/ac97_core_I/reg_if_state_FSM_FFd3-In125
                                                       ac97_codec/ac97_core_I/reg_if_state_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      2.550ns (0.658ns logic, 1.892ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.609ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ac97_codec/ac97_core_I/data_in_18 (FF)
  Destination:          ac97_codec/ac97_core_I/reg_if_state_FSM_FFd3 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.342ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.128 - 0.142)
  Source Clock:         AC97_clk_BUFGP falling at 5.000ns
  Destination Clock:    AC97_clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ac97_codec/ac97_core_I/data_in_18 to ac97_codec/ac97_core_I/reg_if_state_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y113.DQ     Tcko                  0.467   ac97_codec/ac97_core_I/data_in<18>
                                                       ac97_codec/ac97_core_I/data_in_18
    SLICE_X73Y113.D3     net (fanout=1)        0.582   ac97_codec/ac97_core_I/data_in<18>
    SLICE_X73Y113.D      Tilo                  0.094   ac97_codec/ROM/ROMData<19>
                                                       ac97_codec/ac97_core_I/reg_if_state_cmp_ne00007
    SLICE_X72Y112.A1     net (fanout=1)        0.937   ac97_codec/ac97_core_I/reg_if_state_cmp_ne00007
    SLICE_X72Y112.A      Tilo                  0.094   ac97_codec/ac97_core_I/reg_if_state_FSM_FFd2
                                                       ac97_codec/ac97_core_I/reg_if_state_cmp_ne0000106
    SLICE_X72Y112.B6     net (fanout=2)        0.165   ac97_codec/ac97_core_I/reg_if_state_cmp_ne0000
    SLICE_X72Y112.CLK    Tas                   0.003   ac97_codec/ac97_core_I/reg_if_state_FSM_FFd2
                                                       ac97_codec/ac97_core_I/reg_if_state_FSM_FFd3-In125
                                                       ac97_codec/ac97_core_I/reg_if_state_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      2.342ns (0.658ns logic, 1.684ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.816ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ac97_codec/ac97_core_I/data_in_12 (FF)
  Destination:          ac97_codec/ac97_core_I/reg_if_state_FSM_FFd3 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.147ns (Levels of Logic = 3)
  Clock Path Skew:      -0.002ns (0.128 - 0.130)
  Source Clock:         AC97_clk_BUFGP falling at 5.000ns
  Destination Clock:    AC97_clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ac97_codec/ac97_core_I/data_in_12 to ac97_codec/ac97_core_I/reg_if_state_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y111.AQ     Tcko                  0.467   ac97_codec/ac97_core_I/data_in<15>
                                                       ac97_codec/ac97_core_I/data_in_12
    SLICE_X73Y113.D5     net (fanout=2)        0.387   ac97_codec/ac97_core_I/data_in<12>
    SLICE_X73Y113.D      Tilo                  0.094   ac97_codec/ROM/ROMData<19>
                                                       ac97_codec/ac97_core_I/reg_if_state_cmp_ne00007
    SLICE_X72Y112.A1     net (fanout=1)        0.937   ac97_codec/ac97_core_I/reg_if_state_cmp_ne00007
    SLICE_X72Y112.A      Tilo                  0.094   ac97_codec/ac97_core_I/reg_if_state_FSM_FFd2
                                                       ac97_codec/ac97_core_I/reg_if_state_cmp_ne0000106
    SLICE_X72Y112.B6     net (fanout=2)        0.165   ac97_codec/ac97_core_I/reg_if_state_cmp_ne0000
    SLICE_X72Y112.CLK    Tas                   0.003   ac97_codec/ac97_core_I/reg_if_state_FSM_FFd2
                                                       ac97_codec/ac97_core_I/reg_if_state_FSM_FFd3-In125
                                                       ac97_codec/ac97_core_I/reg_if_state_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      2.147ns (0.658ns logic, 1.489ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------

Paths for end point ac97_codec/ac97_core_I/accept_pcm_left (SLICE_X68Y107.A4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.402ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ac97_codec/ac97_core_I/data_in_11 (FF)
  Destination:          ac97_codec/ac97_core_I/accept_pcm_left (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.560ns (Levels of Logic = 1)
  Clock Path Skew:      -0.003ns (1.244 - 1.247)
  Source Clock:         AC97_clk_BUFGP falling at 5.000ns
  Destination Clock:    AC97_clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ac97_codec/ac97_core_I/data_in_11 to ac97_codec/ac97_core_I/accept_pcm_left
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y95.AQ      Tcko                  0.467   ac97_codec/ac97_core_I/data_in<11>
                                                       ac97_codec/ac97_core_I/data_in_11
    SLICE_X68Y107.A4     net (fanout=2)        1.086   ac97_codec/ac97_core_I/data_in<11>
    SLICE_X68Y107.CLK    Tas                   0.007   ac97_codec/ac97_core_I/accept_pcm_left
                                                       ac97_codec/ac97_core_I/accept_pcm_left_rstpot
                                                       ac97_codec/ac97_core_I/accept_pcm_left
    -------------------------------------------------  ---------------------------
    Total                                      1.560ns (0.474ns logic, 1.086ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------

Hold Paths: NET "AC97_clk_BUFGP/IBUFG" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point ac97_codec/command_SM_FSM_FFd6 (SLICE_X77Y116.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.463ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ac97_codec/command_SM_FSM_FFd1 (FF)
  Destination:          ac97_codec/command_SM_FSM_FFd6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.476ns (Levels of Logic = 1)
  Clock Path Skew:      0.013ns (0.149 - 0.136)
  Source Clock:         AC97_clk_BUFGP rising at 10.000ns
  Destination Clock:    AC97_clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ac97_codec/command_SM_FSM_FFd1 to ac97_codec/command_SM_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y115.DQ     Tcko                  0.414   ac97_codec/command_SM_FSM_FFd1
                                                       ac97_codec/command_SM_FSM_FFd1
    SLICE_X77Y116.A6     net (fanout=1)        0.259   ac97_codec/command_SM_FSM_FFd1
    SLICE_X77Y116.CLK    Tah         (-Th)     0.197   ac97_codec/command_SM_FSM_FFd7
                                                       ac97_codec/command_SM_FSM_FFd6_rstpot
                                                       ac97_codec/command_SM_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                      0.476ns (0.217ns logic, 0.259ns route)
                                                       (45.6% logic, 54.4% route)

--------------------------------------------------------------------------------

Paths for end point ac97_codec/ac97_core_I/data_in_13 (SLICE_X72Y111.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.481ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ac97_codec/ac97_core_I/data_in_12 (FF)
  Destination:          ac97_codec/ac97_core_I/data_in_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.481ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         AC97_clk_BUFGP falling at 15.000ns
  Destination Clock:    AC97_clk_BUFGP falling at 15.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ac97_codec/ac97_core_I/data_in_12 to ac97_codec/ac97_core_I/data_in_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y111.AQ     Tcko                  0.430   ac97_codec/ac97_core_I/data_in<15>
                                                       ac97_codec/ac97_core_I/data_in_12
    SLICE_X72Y111.BX     net (fanout=2)        0.289   ac97_codec/ac97_core_I/data_in<12>
    SLICE_X72Y111.CLK    Tckdi       (-Th)     0.238   ac97_codec/ac97_core_I/data_in<15>
                                                       ac97_codec/ac97_core_I/data_in_13
    -------------------------------------------------  ---------------------------
    Total                                      0.481ns (0.192ns logic, 0.289ns route)
                                                       (39.9% logic, 60.1% route)

--------------------------------------------------------------------------------

Paths for end point ac97_codec/ac97_core_I/data_in_18 (SLICE_X72Y113.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.488ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ac97_codec/ac97_core_I/data_in_17 (FF)
  Destination:          ac97_codec/ac97_core_I/data_in_18 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.488ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         AC97_clk_BUFGP falling at 15.000ns
  Destination Clock:    AC97_clk_BUFGP falling at 15.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ac97_codec/ac97_core_I/data_in_17 to ac97_codec/ac97_core_I/data_in_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y113.CQ     Tcko                  0.430   ac97_codec/ac97_core_I/data_in<18>
                                                       ac97_codec/ac97_core_I/data_in_17
    SLICE_X72Y113.DX     net (fanout=2)        0.284   ac97_codec/ac97_core_I/data_in<17>
    SLICE_X72Y113.CLK    Tckdi       (-Th)     0.226   ac97_codec/ac97_core_I/data_in<18>
                                                       ac97_codec/ac97_core_I/data_in_18
    -------------------------------------------------  ---------------------------
    Total                                      0.488ns (0.204ns logic, 0.284ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "AC97_clk_BUFGP/IBUFG" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.300ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.850ns (Twpl)
  Physical resource: ac97_codec/ac97_core_I/data_in<11>/CLK
  Logical resource: ac97_codec/ac97_core_I/Mshreg_data_in_11/CLK
  Location pin: SLICE_X68Y95.CLK
  Clock network: AC97_clk_BUFGP
--------------------------------------------------------------------------------
Slack: 8.300ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.850ns (Twph)
  Physical resource: ac97_codec/ac97_core_I/data_in<11>/CLK
  Logical resource: ac97_codec/ac97_core_I/Mshreg_data_in_11/CLK
  Location pin: SLICE_X68Y95.CLK
  Clock network: AC97_clk_BUFGP
--------------------------------------------------------------------------------
Slack: 8.334ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.666ns (600.240MHz) (Tbgper_I)
  Physical resource: AC97_clk_BUFGP/BUFG/I0
  Logical resource: AC97_clk_BUFGP/BUFG/I0
  Location pin: BUFGCTRL_X0Y4.I0
  Clock network: AC97_clk_BUFGP/IBUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_emac_tx_clk0 = PERIOD TIMEGRP "emac_tx_clk0" 8 ns HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 42289 paths analyzed, 9001 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.950ns.
--------------------------------------------------------------------------------

Paths for end point frame_buffer/ethernet_to_ram/write_data_592 (SLICE_X41Y120.CE), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.050ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rx_data_mac/rx_valid (FF)
  Destination:          frame_buffer/ethernet_to_ram/write_data_592 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.853ns (Levels of Logic = 2)
  Clock Path Skew:      0.034ns (1.362 - 1.328)
  Source Clock:         tx_clk_0 rising at 0.000ns
  Destination Clock:    tx_clk_0 rising at 8.000ns
  Clock Uncertainty:    0.131ns

  Clock Uncertainty:          0.131ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: rx_data_mac/rx_valid to frame_buffer/ethernet_to_ram/write_data_592
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y118.BQ     Tcko                  0.450   rx_data_mac/rx_valid
                                                       rx_data_mac/rx_valid
    SLICE_X46Y128.B1     net (fanout=22)       2.362   rx_data_mac/rx_valid
    SLICE_X46Y128.B      Tilo                  0.094   frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_124
                                                       frame_buffer/ethernet_to_ram/write_address_15_not000111
    SLICE_X29Y112.D1     net (fanout=96)       3.215   frame_buffer/ethernet_to_ram/N0
    SLICE_X29Y112.D      Tilo                  0.094   frame_buffer/ethernet_to_ram/write_data_599_not0001
                                                       frame_buffer/ethernet_to_ram/write_data_599_not00011
    SLICE_X41Y120.CE     net (fanout=2)        1.409   frame_buffer/ethernet_to_ram/write_data_599_not0001
    SLICE_X41Y120.CLK    Tceck                 0.229   frame_buffer/ethernet_to_ram/write_data<595>
                                                       frame_buffer/ethernet_to_ram/write_data_592
    -------------------------------------------------  ---------------------------
    Total                                      7.853ns (0.867ns logic, 6.986ns route)
                                                       (11.0% logic, 89.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.957ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frame_buffer/ethernet_to_ram/storing_state_FSM_FFd1 (FF)
  Destination:          frame_buffer/ethernet_to_ram/write_data_592 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.841ns (Levels of Logic = 2)
  Clock Path Skew:      -0.071ns (1.362 - 1.433)
  Source Clock:         tx_clk_0 rising at 0.000ns
  Destination Clock:    tx_clk_0 rising at 8.000ns
  Clock Uncertainty:    0.131ns

  Clock Uncertainty:          0.131ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: frame_buffer/ethernet_to_ram/storing_state_FSM_FFd1 to frame_buffer/ethernet_to_ram/write_data_592
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y121.AQ     Tcko                  0.450   frame_buffer/ethernet_to_ram/storing_state_FSM_FFd1
                                                       frame_buffer/ethernet_to_ram/storing_state_FSM_FFd1
    SLICE_X46Y128.B4     net (fanout=6)        1.350   frame_buffer/ethernet_to_ram/storing_state_FSM_FFd1
    SLICE_X46Y128.B      Tilo                  0.094   frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_124
                                                       frame_buffer/ethernet_to_ram/write_address_15_not000111
    SLICE_X29Y112.D1     net (fanout=96)       3.215   frame_buffer/ethernet_to_ram/N0
    SLICE_X29Y112.D      Tilo                  0.094   frame_buffer/ethernet_to_ram/write_data_599_not0001
                                                       frame_buffer/ethernet_to_ram/write_data_599_not00011
    SLICE_X41Y120.CE     net (fanout=2)        1.409   frame_buffer/ethernet_to_ram/write_data_599_not0001
    SLICE_X41Y120.CLK    Tceck                 0.229   frame_buffer/ethernet_to_ram/write_data<595>
                                                       frame_buffer/ethernet_to_ram/write_data_592
    -------------------------------------------------  ---------------------------
    Total                                      6.841ns (0.867ns logic, 5.974ns route)
                                                       (12.7% logic, 87.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.744ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frame_buffer/ethernet_to_ram/buffer_counter_7 (FF)
  Destination:          frame_buffer/ethernet_to_ram/write_data_592 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.105ns (Levels of Logic = 2)
  Clock Path Skew:      -0.020ns (0.511 - 0.531)
  Source Clock:         tx_clk_0 rising at 0.000ns
  Destination Clock:    tx_clk_0 rising at 8.000ns
  Clock Uncertainty:    0.131ns

  Clock Uncertainty:          0.131ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: frame_buffer/ethernet_to_ram/buffer_counter_7 to frame_buffer/ethernet_to_ram/write_data_592
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y128.CQ     Tcko                  0.450   frame_buffer/ethernet_to_ram/buffer_counter<7>
                                                       frame_buffer/ethernet_to_ram/buffer_counter_7
    SLICE_X46Y128.B5     net (fanout=9)        0.614   frame_buffer/ethernet_to_ram/buffer_counter<7>
    SLICE_X46Y128.B      Tilo                  0.094   frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_124
                                                       frame_buffer/ethernet_to_ram/write_address_15_not000111
    SLICE_X29Y112.D1     net (fanout=96)       3.215   frame_buffer/ethernet_to_ram/N0
    SLICE_X29Y112.D      Tilo                  0.094   frame_buffer/ethernet_to_ram/write_data_599_not0001
                                                       frame_buffer/ethernet_to_ram/write_data_599_not00011
    SLICE_X41Y120.CE     net (fanout=2)        1.409   frame_buffer/ethernet_to_ram/write_data_599_not0001
    SLICE_X41Y120.CLK    Tceck                 0.229   frame_buffer/ethernet_to_ram/write_data<595>
                                                       frame_buffer/ethernet_to_ram/write_data_592
    -------------------------------------------------  ---------------------------
    Total                                      6.105ns (0.867ns logic, 5.238ns route)
                                                       (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------

Paths for end point frame_buffer/ethernet_to_ram/write_data_593 (SLICE_X41Y120.CE), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.050ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rx_data_mac/rx_valid (FF)
  Destination:          frame_buffer/ethernet_to_ram/write_data_593 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.853ns (Levels of Logic = 2)
  Clock Path Skew:      0.034ns (1.362 - 1.328)
  Source Clock:         tx_clk_0 rising at 0.000ns
  Destination Clock:    tx_clk_0 rising at 8.000ns
  Clock Uncertainty:    0.131ns

  Clock Uncertainty:          0.131ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: rx_data_mac/rx_valid to frame_buffer/ethernet_to_ram/write_data_593
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y118.BQ     Tcko                  0.450   rx_data_mac/rx_valid
                                                       rx_data_mac/rx_valid
    SLICE_X46Y128.B1     net (fanout=22)       2.362   rx_data_mac/rx_valid
    SLICE_X46Y128.B      Tilo                  0.094   frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_124
                                                       frame_buffer/ethernet_to_ram/write_address_15_not000111
    SLICE_X29Y112.D1     net (fanout=96)       3.215   frame_buffer/ethernet_to_ram/N0
    SLICE_X29Y112.D      Tilo                  0.094   frame_buffer/ethernet_to_ram/write_data_599_not0001
                                                       frame_buffer/ethernet_to_ram/write_data_599_not00011
    SLICE_X41Y120.CE     net (fanout=2)        1.409   frame_buffer/ethernet_to_ram/write_data_599_not0001
    SLICE_X41Y120.CLK    Tceck                 0.229   frame_buffer/ethernet_to_ram/write_data<595>
                                                       frame_buffer/ethernet_to_ram/write_data_593
    -------------------------------------------------  ---------------------------
    Total                                      7.853ns (0.867ns logic, 6.986ns route)
                                                       (11.0% logic, 89.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.957ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frame_buffer/ethernet_to_ram/storing_state_FSM_FFd1 (FF)
  Destination:          frame_buffer/ethernet_to_ram/write_data_593 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.841ns (Levels of Logic = 2)
  Clock Path Skew:      -0.071ns (1.362 - 1.433)
  Source Clock:         tx_clk_0 rising at 0.000ns
  Destination Clock:    tx_clk_0 rising at 8.000ns
  Clock Uncertainty:    0.131ns

  Clock Uncertainty:          0.131ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: frame_buffer/ethernet_to_ram/storing_state_FSM_FFd1 to frame_buffer/ethernet_to_ram/write_data_593
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y121.AQ     Tcko                  0.450   frame_buffer/ethernet_to_ram/storing_state_FSM_FFd1
                                                       frame_buffer/ethernet_to_ram/storing_state_FSM_FFd1
    SLICE_X46Y128.B4     net (fanout=6)        1.350   frame_buffer/ethernet_to_ram/storing_state_FSM_FFd1
    SLICE_X46Y128.B      Tilo                  0.094   frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_124
                                                       frame_buffer/ethernet_to_ram/write_address_15_not000111
    SLICE_X29Y112.D1     net (fanout=96)       3.215   frame_buffer/ethernet_to_ram/N0
    SLICE_X29Y112.D      Tilo                  0.094   frame_buffer/ethernet_to_ram/write_data_599_not0001
                                                       frame_buffer/ethernet_to_ram/write_data_599_not00011
    SLICE_X41Y120.CE     net (fanout=2)        1.409   frame_buffer/ethernet_to_ram/write_data_599_not0001
    SLICE_X41Y120.CLK    Tceck                 0.229   frame_buffer/ethernet_to_ram/write_data<595>
                                                       frame_buffer/ethernet_to_ram/write_data_593
    -------------------------------------------------  ---------------------------
    Total                                      6.841ns (0.867ns logic, 5.974ns route)
                                                       (12.7% logic, 87.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.744ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frame_buffer/ethernet_to_ram/buffer_counter_7 (FF)
  Destination:          frame_buffer/ethernet_to_ram/write_data_593 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.105ns (Levels of Logic = 2)
  Clock Path Skew:      -0.020ns (0.511 - 0.531)
  Source Clock:         tx_clk_0 rising at 0.000ns
  Destination Clock:    tx_clk_0 rising at 8.000ns
  Clock Uncertainty:    0.131ns

  Clock Uncertainty:          0.131ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: frame_buffer/ethernet_to_ram/buffer_counter_7 to frame_buffer/ethernet_to_ram/write_data_593
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y128.CQ     Tcko                  0.450   frame_buffer/ethernet_to_ram/buffer_counter<7>
                                                       frame_buffer/ethernet_to_ram/buffer_counter_7
    SLICE_X46Y128.B5     net (fanout=9)        0.614   frame_buffer/ethernet_to_ram/buffer_counter<7>
    SLICE_X46Y128.B      Tilo                  0.094   frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_124
                                                       frame_buffer/ethernet_to_ram/write_address_15_not000111
    SLICE_X29Y112.D1     net (fanout=96)       3.215   frame_buffer/ethernet_to_ram/N0
    SLICE_X29Y112.D      Tilo                  0.094   frame_buffer/ethernet_to_ram/write_data_599_not0001
                                                       frame_buffer/ethernet_to_ram/write_data_599_not00011
    SLICE_X41Y120.CE     net (fanout=2)        1.409   frame_buffer/ethernet_to_ram/write_data_599_not0001
    SLICE_X41Y120.CLK    Tceck                 0.229   frame_buffer/ethernet_to_ram/write_data<595>
                                                       frame_buffer/ethernet_to_ram/write_data_593
    -------------------------------------------------  ---------------------------
    Total                                      6.105ns (0.867ns logic, 5.238ns route)
                                                       (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------

Paths for end point frame_buffer/ethernet_to_ram/write_data_594 (SLICE_X41Y120.CE), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.050ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rx_data_mac/rx_valid (FF)
  Destination:          frame_buffer/ethernet_to_ram/write_data_594 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.853ns (Levels of Logic = 2)
  Clock Path Skew:      0.034ns (1.362 - 1.328)
  Source Clock:         tx_clk_0 rising at 0.000ns
  Destination Clock:    tx_clk_0 rising at 8.000ns
  Clock Uncertainty:    0.131ns

  Clock Uncertainty:          0.131ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: rx_data_mac/rx_valid to frame_buffer/ethernet_to_ram/write_data_594
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y118.BQ     Tcko                  0.450   rx_data_mac/rx_valid
                                                       rx_data_mac/rx_valid
    SLICE_X46Y128.B1     net (fanout=22)       2.362   rx_data_mac/rx_valid
    SLICE_X46Y128.B      Tilo                  0.094   frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_124
                                                       frame_buffer/ethernet_to_ram/write_address_15_not000111
    SLICE_X29Y112.D1     net (fanout=96)       3.215   frame_buffer/ethernet_to_ram/N0
    SLICE_X29Y112.D      Tilo                  0.094   frame_buffer/ethernet_to_ram/write_data_599_not0001
                                                       frame_buffer/ethernet_to_ram/write_data_599_not00011
    SLICE_X41Y120.CE     net (fanout=2)        1.409   frame_buffer/ethernet_to_ram/write_data_599_not0001
    SLICE_X41Y120.CLK    Tceck                 0.229   frame_buffer/ethernet_to_ram/write_data<595>
                                                       frame_buffer/ethernet_to_ram/write_data_594
    -------------------------------------------------  ---------------------------
    Total                                      7.853ns (0.867ns logic, 6.986ns route)
                                                       (11.0% logic, 89.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.957ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frame_buffer/ethernet_to_ram/storing_state_FSM_FFd1 (FF)
  Destination:          frame_buffer/ethernet_to_ram/write_data_594 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.841ns (Levels of Logic = 2)
  Clock Path Skew:      -0.071ns (1.362 - 1.433)
  Source Clock:         tx_clk_0 rising at 0.000ns
  Destination Clock:    tx_clk_0 rising at 8.000ns
  Clock Uncertainty:    0.131ns

  Clock Uncertainty:          0.131ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: frame_buffer/ethernet_to_ram/storing_state_FSM_FFd1 to frame_buffer/ethernet_to_ram/write_data_594
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y121.AQ     Tcko                  0.450   frame_buffer/ethernet_to_ram/storing_state_FSM_FFd1
                                                       frame_buffer/ethernet_to_ram/storing_state_FSM_FFd1
    SLICE_X46Y128.B4     net (fanout=6)        1.350   frame_buffer/ethernet_to_ram/storing_state_FSM_FFd1
    SLICE_X46Y128.B      Tilo                  0.094   frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_124
                                                       frame_buffer/ethernet_to_ram/write_address_15_not000111
    SLICE_X29Y112.D1     net (fanout=96)       3.215   frame_buffer/ethernet_to_ram/N0
    SLICE_X29Y112.D      Tilo                  0.094   frame_buffer/ethernet_to_ram/write_data_599_not0001
                                                       frame_buffer/ethernet_to_ram/write_data_599_not00011
    SLICE_X41Y120.CE     net (fanout=2)        1.409   frame_buffer/ethernet_to_ram/write_data_599_not0001
    SLICE_X41Y120.CLK    Tceck                 0.229   frame_buffer/ethernet_to_ram/write_data<595>
                                                       frame_buffer/ethernet_to_ram/write_data_594
    -------------------------------------------------  ---------------------------
    Total                                      6.841ns (0.867ns logic, 5.974ns route)
                                                       (12.7% logic, 87.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.744ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frame_buffer/ethernet_to_ram/buffer_counter_7 (FF)
  Destination:          frame_buffer/ethernet_to_ram/write_data_594 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.105ns (Levels of Logic = 2)
  Clock Path Skew:      -0.020ns (0.511 - 0.531)
  Source Clock:         tx_clk_0 rising at 0.000ns
  Destination Clock:    tx_clk_0 rising at 8.000ns
  Clock Uncertainty:    0.131ns

  Clock Uncertainty:          0.131ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: frame_buffer/ethernet_to_ram/buffer_counter_7 to frame_buffer/ethernet_to_ram/write_data_594
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y128.CQ     Tcko                  0.450   frame_buffer/ethernet_to_ram/buffer_counter<7>
                                                       frame_buffer/ethernet_to_ram/buffer_counter_7
    SLICE_X46Y128.B5     net (fanout=9)        0.614   frame_buffer/ethernet_to_ram/buffer_counter<7>
    SLICE_X46Y128.B      Tilo                  0.094   frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_124
                                                       frame_buffer/ethernet_to_ram/write_address_15_not000111
    SLICE_X29Y112.D1     net (fanout=96)       3.215   frame_buffer/ethernet_to_ram/N0
    SLICE_X29Y112.D      Tilo                  0.094   frame_buffer/ethernet_to_ram/write_data_599_not0001
                                                       frame_buffer/ethernet_to_ram/write_data_599_not00011
    SLICE_X41Y120.CE     net (fanout=2)        1.409   frame_buffer/ethernet_to_ram/write_data_599_not0001
    SLICE_X41Y120.CLK    Tceck                 0.229   frame_buffer/ethernet_to_ram/write_data<595>
                                                       frame_buffer/ethernet_to_ram/write_data_594
    -------------------------------------------------  ---------------------------
    Total                                      6.105ns (0.867ns logic, 5.238ns route)
                                                       (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_emac_tx_clk0 = PERIOD TIMEGRP "emac_tx_clk0" 8 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point tx_data_mac/ip_arp_11 (SLICE_X84Y116.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.319ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rx_data_mac/ip_addr_11 (FF)
  Destination:          tx_data_mac/ip_arp_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.330ns (Levels of Logic = 0)
  Clock Path Skew:      0.011ns (0.159 - 0.148)
  Source Clock:         tx_clk_0 rising at 8.000ns
  Destination Clock:    tx_clk_0 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: rx_data_mac/ip_addr_11 to tx_data_mac/ip_arp_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y116.CQ     Tcko                  0.414   rx_data_mac/ip_addr<11>
                                                       rx_data_mac/ip_addr_11
    SLICE_X84Y116.DX     net (fanout=1)        0.146   rx_data_mac/ip_addr<11>
    SLICE_X84Y116.CLK    Tckdi       (-Th)     0.230   tx_data_mac/ip_arp<11>
                                                       tx_data_mac/ip_arp_11
    -------------------------------------------------  ---------------------------
    Total                                      0.330ns (0.184ns logic, 0.146ns route)
                                                       (55.8% logic, 44.2% route)

--------------------------------------------------------------------------------

Paths for end point tx_data_mac/mac_arp_31 (SLICE_X92Y111.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.335ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rx_data_mac/mac_addr_31 (FF)
  Destination:          tx_data_mac/mac_arp_31 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.344ns (Levels of Logic = 0)
  Clock Path Skew:      0.009ns (0.130 - 0.121)
  Source Clock:         tx_clk_0 rising at 8.000ns
  Destination Clock:    tx_clk_0 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: rx_data_mac/mac_addr_31 to tx_data_mac/mac_arp_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y111.CQ     Tcko                  0.414   rx_data_mac/mac_addr<31>
                                                       rx_data_mac/mac_addr_31
    SLICE_X92Y111.DX     net (fanout=4)        0.160   rx_data_mac/mac_addr<31>
    SLICE_X92Y111.CLK    Tckdi       (-Th)     0.230   tx_data_mac/mac_arp<31>
                                                       tx_data_mac/mac_arp_31
    -------------------------------------------------  ---------------------------
    Total                                      0.344ns (0.184ns logic, 0.160ns route)
                                                       (53.5% logic, 46.5% route)

--------------------------------------------------------------------------------

Paths for end point v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo (SLICE_X104Y75.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.400ns (requirement - (clock path skew + uncertainty - data path))
  Source:               v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync (FF)
  Destination:          v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.460ns (Levels of Logic = 0)
  Clock Path Skew:      0.060ns (0.729 - 0.669)
  Source Clock:         tx_clk_0 rising at 8.000ns
  Destination Clock:    tx_clk_0 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync to v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y75.AQ     Tcko                  0.414   v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync
                                                       v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync
    SLICE_X104Y75.AX     net (fanout=1)        0.282   v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync
    SLICE_X104Y75.CLK    Tckdi       (-Th)     0.236   v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
                                                       v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      0.460ns (0.178ns logic, 0.282ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_emac_tx_clk0 = PERIOD TIMEGRP "emac_tx_clk0" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.600ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: GMII_TX_CLK_0_OBUF/SR
  Logical resource: v5_emac_ll/v5_emac_block_inst/gmii0/gmii_tx_clk_oddr/SR
  Location pin: OLOGIC_X1Y211.SR
  Clock network: HDMIController/RST
--------------------------------------------------------------------------------
Slack: 5.600ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: v5_emac_ll/v5_emac_block_inst/gmii0/GMII_TX_EN/SR
  Logical resource: v5_emac_ll/v5_emac_block_inst/gmii0/GMII_TX_EN/SR
  Location pin: OLOGIC_X2Y48.SR
  Clock network: HDMIController/RST
--------------------------------------------------------------------------------
Slack: 5.600ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: v5_emac_ll/v5_emac_block_inst/gmii0/GMII_TX_ER/SR
  Logical resource: v5_emac_ll/v5_emac_block_inst/gmii0/GMII_TX_ER/SR
  Location pin: OLOGIC_X2Y49.SR
  Clock network: HDMIController/RST
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_emac_clk_phy_rx0 = PERIOD TIMEGRP "emac_clk_phy_rx0" 7.5 
ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1952 paths analyzed, 523 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.363ns.
--------------------------------------------------------------------------------

Paths for end point v5_emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac (TEMAC_X0Y0.PHYEMAC0RXD0), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.137ns (requirement - (data path - clock path skew + uncertainty))
  Source:               v5_emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_0 (FF)
  Destination:          v5_emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac (CPU)
  Requirement:          7.500ns
  Data Path Delay:      7.410ns (Levels of Logic = 0)
  Clock Path Skew:      0.082ns (1.598 - 1.516)
  Source Clock:         rx_clk_0_i rising at 0.000ns
  Destination Clock:    rx_clk_0_i rising at 7.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: v5_emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_0 to v5_emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    ILOGIC_X0Y198.Q1         Tickq                 0.517   v5_emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC<0>
                                                           v5_emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_0
    TEMAC_X0Y0.PHYEMAC0RXD0  net (fanout=1)        6.643   v5_emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC<0>
    TEMAC_X0Y0.PHYEMAC0RXCLK Tmacdck_RXD           0.250   v5_emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
                                                           v5_emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
    -----------------------------------------------------  ---------------------------
    Total                                          7.410ns (0.767ns logic, 6.643ns route)
                                                           (10.4% logic, 89.6% route)

--------------------------------------------------------------------------------

Paths for end point v5_emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac (TEMAC_X0Y0.PHYEMAC0RXD2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.655ns (requirement - (data path - clock path skew + uncertainty))
  Source:               v5_emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_2 (FF)
  Destination:          v5_emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac (CPU)
  Requirement:          7.500ns
  Data Path Delay:      6.893ns (Levels of Logic = 0)
  Clock Path Skew:      0.083ns (1.598 - 1.515)
  Source Clock:         rx_clk_0_i rising at 0.000ns
  Destination Clock:    rx_clk_0_i rising at 7.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: v5_emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_2 to v5_emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    ILOGIC_X0Y196.Q1         Tickq                 0.517   v5_emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC<2>
                                                           v5_emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_2
    TEMAC_X0Y0.PHYEMAC0RXD2  net (fanout=1)        6.126   v5_emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC<2>
    TEMAC_X0Y0.PHYEMAC0RXCLK Tmacdck_RXD           0.250   v5_emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
                                                           v5_emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
    -----------------------------------------------------  ---------------------------
    Total                                          6.893ns (0.767ns logic, 6.126ns route)
                                                           (11.1% logic, 88.9% route)

--------------------------------------------------------------------------------

Paths for end point v5_emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac (TEMAC_X0Y0.PHYEMAC0RXD4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.753ns (requirement - (data path - clock path skew + uncertainty))
  Source:               v5_emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_4 (FF)
  Destination:          v5_emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac (CPU)
  Requirement:          7.500ns
  Data Path Delay:      6.797ns (Levels of Logic = 0)
  Clock Path Skew:      0.085ns (1.598 - 1.513)
  Source Clock:         rx_clk_0_i rising at 0.000ns
  Destination Clock:    rx_clk_0_i rising at 7.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: v5_emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_4 to v5_emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    ILOGIC_X0Y194.Q1         Tickq                 0.517   v5_emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC<4>
                                                           v5_emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_4
    TEMAC_X0Y0.PHYEMAC0RXD4  net (fanout=1)        6.030   v5_emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC<4>
    TEMAC_X0Y0.PHYEMAC0RXCLK Tmacdck_RXD           0.250   v5_emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
                                                           v5_emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
    -----------------------------------------------------  ---------------------------
    Total                                          6.797ns (0.767ns logic, 6.030ns route)
                                                           (11.3% logic, 88.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_emac_clk_phy_rx0 = PERIOD TIMEGRP "emac_clk_phy_rx0" 7.5 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_l (RAMB36_X3Y14.ADDRAU7), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.250ns (requirement - (clock path skew + uncertainty - data path))
  Source:               v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr_3 (FF)
  Destination:          v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_l (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.447ns (Levels of Logic = 0)
  Clock Path Skew:      0.197ns (0.763 - 0.566)
  Source Clock:         rx_clk_0_i rising at 7.500ns
  Destination Clock:    rx_clk_0_i rising at 7.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr_3 to v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_l
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X89Y72.DQ         Tcko                  0.414   v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr<3>
                                                          v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr_3
    RAMB36_X3Y14.ADDRAU7    net (fanout=5)        0.327   v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr<3>
    RAMB36_X3Y14.CLKARDCLKU Trckc_ADDRA (-Th)     0.294   v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u
                                                          v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_l
    ----------------------------------------------------  ---------------------------
    Total                                         0.447ns (0.120ns logic, 0.327ns route)
                                                          (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------

Paths for end point v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_l (RAMB36_X3Y14.ADDRAU5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.257ns (requirement - (clock path skew + uncertainty - data path))
  Source:               v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr_1 (FF)
  Destination:          v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_l (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.454ns (Levels of Logic = 0)
  Clock Path Skew:      0.197ns (0.763 - 0.566)
  Source Clock:         rx_clk_0_i rising at 7.500ns
  Destination Clock:    rx_clk_0_i rising at 7.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr_1 to v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_l
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X89Y72.BQ         Tcko                  0.414   v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr<3>
                                                          v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr_1
    RAMB36_X3Y14.ADDRAU5    net (fanout=5)        0.334   v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr<1>
    RAMB36_X3Y14.CLKARDCLKU Trckc_ADDRA (-Th)     0.294   v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u
                                                          v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_l
    ----------------------------------------------------  ---------------------------
    Total                                         0.454ns (0.120ns logic, 0.334ns route)
                                                          (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------

Paths for end point v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u (RAMB36_X3Y14.ADDRAL7), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.260ns (requirement - (clock path skew + uncertainty - data path))
  Source:               v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr_3 (FF)
  Destination:          v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.447ns (Levels of Logic = 0)
  Clock Path Skew:      0.187ns (0.753 - 0.566)
  Source Clock:         rx_clk_0_i rising at 7.500ns
  Destination Clock:    rx_clk_0_i rising at 7.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr_3 to v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X89Y72.DQ         Tcko                  0.414   v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr<3>
                                                          v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr_3
    RAMB36_X3Y14.ADDRAL7    net (fanout=5)        0.327   v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr<3>
    RAMB36_X3Y14.CLKARDCLKL Trckc_ADDRA (-Th)     0.294   v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u
                                                          v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u
    ----------------------------------------------------  ---------------------------
    Total                                         0.447ns (0.120ns logic, 0.327ns route)
                                                          (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_emac_clk_phy_rx0 = PERIOD TIMEGRP "emac_clk_phy_rx0" 7.5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.278ns (period - min period limit)
  Period: 7.500ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u/CLKAL
  Logical resource: v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u/CLKAL
  Location pin: RAMB36_X3Y14.CLKARDCLKL
  Clock network: rx_clk_0_i
--------------------------------------------------------------------------------
Slack: 5.278ns (period - min period limit)
  Period: 7.500ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u/REGCLKAL
  Logical resource: v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u/REGCLKAL
  Location pin: RAMB36_X3Y14.REGCLKARDRCLKL
  Clock network: rx_clk_0_i
--------------------------------------------------------------------------------
Slack: 5.278ns (period - min period limit)
  Period: 7.500ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u/CLKAU
  Logical resource: v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_l/CLKAU
  Location pin: RAMB36_X3Y14.CLKARDCLKU
  Clock network: rx_clk_0_i
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_tx_fifo_rd_to_wr_0 = MAXDELAY FROM TIMEGRP 
"tx_fifo_rd_to_wr_0" TO TIMEGRP         "emac_tx_clk0" 8 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 8 paths analyzed, 8 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.396ns.
--------------------------------------------------------------------------------

Paths for end point v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog (SLICE_X102Y65.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    5.604ns (requirement - (data path - clock path skew + uncertainty))
  Source:               v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog (FF)
  Destination:          v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.396ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         tx_clk_0 rising at 0.000ns
  Destination Clock:    tx_clk_0 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog to v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y64.AQ      Tcko                  0.450   v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog
                                                       v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog
    SLICE_X102Y65.AX     net (fanout=2)        1.954   v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog
    SLICE_X102Y65.CLK    Tdick                -0.008   v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog
                                                       v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog
    -------------------------------------------------  ---------------------------
    Total                                      2.396ns (0.442ns logic, 1.954ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------

Paths for end point v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_tog (SLICE_X101Y76.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    6.923ns (requirement - (data path - clock path skew + uncertainty))
  Source:               v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog (FF)
  Destination:          v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_tog (FF)
  Requirement:          8.000ns
  Data Path Delay:      1.077ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         tx_clk_0 rising at 0.000ns
  Destination Clock:    tx_clk_0 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog to v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_tog
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y76.AQ     Tcko                  0.450   v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog
                                                       v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog
    SLICE_X101Y76.CX     net (fanout=2)        0.623   v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog
    SLICE_X101Y76.CLK    Tdick                 0.004   v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog_sync
                                                       v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_tog
    -------------------------------------------------  ---------------------------
    Total                                      1.077ns (0.454ns logic, 0.623ns route)
                                                       (42.2% logic, 57.8% route)

--------------------------------------------------------------------------------

Paths for end point v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_col_window_pipe_1 (SLICE_X105Y76.B3), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    6.935ns (requirement - (data path - clock path skew + uncertainty))
  Source:               v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_col_window_pipe_1 (FF)
  Destination:          v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_col_window_pipe_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      1.065ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         tx_clk_0 rising at 0.000ns
  Destination Clock:    tx_clk_0 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_col_window_pipe_1 to v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_col_window_pipe_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y76.BQ     Tcko                  0.450   v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_col_window_pipe_1
                                                       v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_col_window_pipe_1
    SLICE_X105Y76.B3     net (fanout=2)        0.588   v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_col_window_pipe_1
    SLICE_X105Y76.CLK    Tas                   0.027   v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_col_window_pipe_1
                                                       v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_col_window_pipe_1_rstpot
                                                       v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_col_window_pipe_1
    -------------------------------------------------  ---------------------------
    Total                                      1.065ns (0.477ns logic, 0.588ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_tx_fifo_rd_to_wr_0 = MAXDELAY FROM TIMEGRP "tx_fifo_rd_to_wr_0" TO TIMEGRP         "emac_tx_clk0" 8 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog (SLICE_X103Y76.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.550ns (requirement - (clock path skew + uncertainty - data path))
  Source:               v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog (FF)
  Destination:          v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.550ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         tx_clk_0 rising at 8.000ns
  Destination Clock:    tx_clk_0 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog to v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y76.AQ     Tcko                  0.414   v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog
                                                       v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog
    SLICE_X103Y76.A4     net (fanout=2)        0.333   v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog
    SLICE_X103Y76.CLK    Tah         (-Th)     0.197   v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog
                                                       v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog_rstpot
                                                       v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog
    -------------------------------------------------  ---------------------------
    Total                                      0.550ns (0.217ns logic, 0.333ns route)
                                                       (39.5% logic, 60.5% route)
--------------------------------------------------------------------------------

Paths for end point v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog (SLICE_X99Y72.C4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.554ns (requirement - (clock path skew + uncertainty - data path))
  Source:               v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog (FF)
  Destination:          v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.554ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         tx_clk_0 rising at 8.000ns
  Destination Clock:    tx_clk_0 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog to v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y72.CQ      Tcko                  0.414   v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog
                                                       v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog
    SLICE_X99Y72.C4      net (fanout=2)        0.335   v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog
    SLICE_X99Y72.CLK     Tah         (-Th)     0.195   v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog
                                                       v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog_not00011_INV_0
                                                       v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog
    -------------------------------------------------  ---------------------------
    Total                                      0.554ns (0.219ns logic, 0.335ns route)
                                                       (39.5% logic, 60.5% route)
--------------------------------------------------------------------------------

Paths for end point v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog (SLICE_X90Y64.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.569ns (requirement - (clock path skew + uncertainty - data path))
  Source:               v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog (FF)
  Destination:          v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.569ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         tx_clk_0 rising at 8.000ns
  Destination Clock:    tx_clk_0 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog to v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y64.AQ      Tcko                  0.414   v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog
                                                       v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog
    SLICE_X90Y64.A4      net (fanout=2)        0.352   v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog
    SLICE_X90Y64.CLK     Tah         (-Th)     0.197   v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog
                                                       v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog_rstpot
                                                       v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog
    -------------------------------------------------  ---------------------------
    Total                                      0.569ns (0.217ns logic, 0.352ns route)
                                                       (38.1% logic, 61.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_tx_fifo_wr_to_rd_0 = MAXDELAY FROM TIMEGRP 
"tx_fifo_wr_to_rd_0" TO TIMEGRP         "emac_tx_clk0" 8 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.929ns.
--------------------------------------------------------------------------------

Paths for end point v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy (SLICE_X96Y75.A5), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    6.071ns (requirement - (data path - clock path skew + uncertainty))
  Source:               v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo (FF)
  Destination:          v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy (FF)
  Requirement:          8.000ns
  Data Path Delay:      1.929ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         tx_clk_0 rising at 0.000ns
  Destination Clock:    tx_clk_0 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo to v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y75.CQ     Tcko                  0.450   v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
                                                       v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X96Y75.B5      net (fanout=3)        1.134   v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X96Y75.B       Tilo                  0.094   v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy
                                                       v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy_rstpot1_SW1
    SLICE_X96Y75.A5      net (fanout=1)        0.244   N2003
    SLICE_X96Y75.CLK     Tas                   0.007   v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy
                                                       v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy_rstpot1
                                                       v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy
    -------------------------------------------------  ---------------------------
    Total                                      1.929ns (0.551ns logic, 1.378ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------

Paths for end point v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1 (SLICE_X99Y74.A5), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    6.246ns (requirement - (data path - clock path skew + uncertainty))
  Source:               v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo (FF)
  Destination:          v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      1.754ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         tx_clk_0 rising at 0.000ns
  Destination Clock:    tx_clk_0 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo to v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y75.CQ     Tcko                  0.450   v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
                                                       v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X99Y74.B5      net (fanout=3)        0.960   v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X99Y74.B       Tilo                  0.094   v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2
                                                       v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1-In_SW0
    SLICE_X99Y74.A5      net (fanout=1)        0.224   N200
    SLICE_X99Y74.CLK     Tas                   0.026   v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2
                                                       v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1-In
                                                       v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      1.754ns (0.570ns logic, 1.184ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------

Paths for end point v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync (SLICE_X103Y75.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    7.064ns (requirement - (data path - clock path skew + uncertainty))
  Source:               v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo (FF)
  Destination:          v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync (FF)
  Requirement:          8.000ns
  Data Path Delay:      0.936ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         tx_clk_0 rising at 0.000ns
  Destination Clock:    tx_clk_0 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo to v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y75.CQ     Tcko                  0.450   v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
                                                       v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X103Y75.AX     net (fanout=3)        0.494   v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X103Y75.CLK    Tdick                -0.008   v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync
                                                       v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync
    -------------------------------------------------  ---------------------------
    Total                                      0.936ns (0.442ns logic, 0.494ns route)
                                                       (47.2% logic, 52.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_tx_fifo_wr_to_rd_0 = MAXDELAY FROM TIMEGRP "tx_fifo_wr_to_rd_0" TO TIMEGRP         "emac_tx_clk0" 8 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync (SLICE_X103Y75.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.640ns (requirement - (clock path skew + uncertainty - data path))
  Source:               v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo (FF)
  Destination:          v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.640ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         tx_clk_0 rising at 8.000ns
  Destination Clock:    tx_clk_0 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo to v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y75.CQ     Tcko                  0.414   v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
                                                       v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X103Y75.AX     net (fanout=3)        0.455   v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X103Y75.CLK    Tckdi       (-Th)     0.229   v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync
                                                       v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync
    -------------------------------------------------  ---------------------------
    Total                                      0.640ns (0.185ns logic, 0.455ns route)
                                                       (28.9% logic, 71.1% route)
--------------------------------------------------------------------------------

Paths for end point v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1 (SLICE_X99Y74.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.393ns (requirement - (clock path skew + uncertainty - data path))
  Source:               v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo (FF)
  Destination:          v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.393ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         tx_clk_0 rising at 8.000ns
  Destination Clock:    tx_clk_0 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo to v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y75.CQ     Tcko                  0.414   v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
                                                       v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X99Y74.B5      net (fanout=3)        0.883   v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X99Y74.B       Tilo                  0.087   v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2
                                                       v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1-In_SW0
    SLICE_X99Y74.A5      net (fanout=1)        0.206   N200
    SLICE_X99Y74.CLK     Tah         (-Th)     0.197   v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2
                                                       v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1-In
                                                       v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      1.393ns (0.304ns logic, 1.089ns route)
                                                       (21.8% logic, 78.2% route)
--------------------------------------------------------------------------------

Paths for end point v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy (SLICE_X96Y75.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.549ns (requirement - (clock path skew + uncertainty - data path))
  Source:               v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo (FF)
  Destination:          v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.549ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         tx_clk_0 rising at 8.000ns
  Destination Clock:    tx_clk_0 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo to v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y75.CQ     Tcko                  0.414   v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
                                                       v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X96Y75.B5      net (fanout=3)        1.043   v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X96Y75.B       Tilo                  0.087   v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy
                                                       v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy_rstpot1_SW1
    SLICE_X96Y75.A5      net (fanout=1)        0.224   N2003
    SLICE_X96Y75.CLK     Tah         (-Th)     0.219   v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy
                                                       v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy_rstpot1
                                                       v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy
    -------------------------------------------------  ---------------------------
    Total                                      1.549ns (0.282ns logic, 1.267ns route)
                                                       (18.2% logic, 81.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: ts_tx_meta_protect_0 = MAXDELAY FROM TIMEGRP 
"tx_metastable_0" 5 ns         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 170 paths analyzed, 82 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.050ns.
--------------------------------------------------------------------------------

Paths for end point v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_3 (SLICE_X99Y68.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.950ns (requirement - (data path - clock path skew + uncertainty))
  Source:               v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo (FF)
  Destination:          v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_3 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.050ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         tx_clk_0 rising at 0.000ns
  Destination Clock:    tx_clk_0 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo to v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y75.AQ     Tcko                  0.471   v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
                                                       v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
    SLICE_X102Y71.B2     net (fanout=2)        0.976   v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
    SLICE_X102Y71.B      Tilo                  0.094   v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd9
                                                       v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd9-In_SW0
    SLICE_X100Y68.A6     net (fanout=2)        0.468   N70
    SLICE_X100Y68.A      Tilo                  0.094   v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr<2>
                                                       v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload_or0000
    SLICE_X103Y70.A4     net (fanout=13)       0.727   v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload
    SLICE_X103Y70.A      Tilo                  0.094   v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr<11>
                                                       v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not000177
    SLICE_X99Y68.CE      net (fanout=4)        0.897   v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not0001
    SLICE_X99Y68.CLK     Tceck                 0.229   v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr<6>
                                                       v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_3
    -------------------------------------------------  ---------------------------
    Total                                      4.050ns (0.982ns logic, 3.068ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------

Paths for end point v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_4 (SLICE_X99Y68.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.950ns (requirement - (data path - clock path skew + uncertainty))
  Source:               v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo (FF)
  Destination:          v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_4 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.050ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         tx_clk_0 rising at 0.000ns
  Destination Clock:    tx_clk_0 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo to v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y75.AQ     Tcko                  0.471   v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
                                                       v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
    SLICE_X102Y71.B2     net (fanout=2)        0.976   v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
    SLICE_X102Y71.B      Tilo                  0.094   v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd9
                                                       v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd9-In_SW0
    SLICE_X100Y68.A6     net (fanout=2)        0.468   N70
    SLICE_X100Y68.A      Tilo                  0.094   v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr<2>
                                                       v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload_or0000
    SLICE_X103Y70.A4     net (fanout=13)       0.727   v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload
    SLICE_X103Y70.A      Tilo                  0.094   v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr<11>
                                                       v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not000177
    SLICE_X99Y68.CE      net (fanout=4)        0.897   v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not0001
    SLICE_X99Y68.CLK     Tceck                 0.229   v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr<6>
                                                       v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_4
    -------------------------------------------------  ---------------------------
    Total                                      4.050ns (0.982ns logic, 3.068ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------

Paths for end point v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_5 (SLICE_X99Y68.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.950ns (requirement - (data path - clock path skew + uncertainty))
  Source:               v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo (FF)
  Destination:          v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_5 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.050ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         tx_clk_0 rising at 0.000ns
  Destination Clock:    tx_clk_0 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo to v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y75.AQ     Tcko                  0.471   v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
                                                       v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
    SLICE_X102Y71.B2     net (fanout=2)        0.976   v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
    SLICE_X102Y71.B      Tilo                  0.094   v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd9
                                                       v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd9-In_SW0
    SLICE_X100Y68.A6     net (fanout=2)        0.468   N70
    SLICE_X100Y68.A      Tilo                  0.094   v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr<2>
                                                       v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload_or0000
    SLICE_X103Y70.A4     net (fanout=13)       0.727   v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload
    SLICE_X103Y70.A      Tilo                  0.094   v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr<11>
                                                       v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not000177
    SLICE_X99Y68.CE      net (fanout=4)        0.897   v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not0001
    SLICE_X99Y68.CLK     Tceck                 0.229   v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr<6>
                                                       v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_5
    -------------------------------------------------  ---------------------------
    Total                                      4.050ns (0.982ns logic, 3.068ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Hold Paths: ts_tx_meta_protect_0 = MAXDELAY FROM TIMEGRP "tx_metastable_0" 5 ns         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff_7 (SLICE_X98Y78.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.629ns (requirement - (clock path skew + uncertainty - data path))
  Source:               v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_7 (FF)
  Destination:          v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.629ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         tx_clk_0 rising at 8.000ns
  Destination Clock:    tx_clk_0 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_7 to v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y78.DQ      Tcko                  0.414   v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr<7>
                                                       v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_7
    SLICE_X98Y78.D6      net (fanout=2)        0.282   v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr<7>
    SLICE_X98Y78.CLK     Tah         (-Th)     0.067   v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff<7>
                                                       v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/Msub_wr_addr_diff_sub0000_lut<7>
                                                       v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/Msub_wr_addr_diff_sub0000_cy<7>
                                                       v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff_7
    -------------------------------------------------  ---------------------------
    Total                                      0.629ns (0.347ns logic, 0.282ns route)
                                                       (55.2% logic, 44.8% route)
--------------------------------------------------------------------------------

Paths for end point v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff_9 (SLICE_X98Y79.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.631ns (requirement - (clock path skew + uncertainty - data path))
  Source:               v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_9 (FF)
  Destination:          v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.631ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         tx_clk_0 rising at 8.000ns
  Destination Clock:    tx_clk_0 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_9 to v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y79.BQ      Tcko                  0.414   v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr<11>
                                                       v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_9
    SLICE_X98Y79.B6      net (fanout=2)        0.280   v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr<9>
    SLICE_X98Y79.CLK     Tah         (-Th)     0.063   v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff<11>
                                                       v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/Msub_wr_addr_diff_sub0000_lut<9>
                                                       v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/Msub_wr_addr_diff_sub0000_xor<11>
                                                       v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff_9
    -------------------------------------------------  ---------------------------
    Total                                      0.631ns (0.351ns logic, 0.280ns route)
                                                       (55.6% logic, 44.4% route)
--------------------------------------------------------------------------------

Paths for end point v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff_3 (SLICE_X98Y77.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.662ns (requirement - (clock path skew + uncertainty - data path))
  Source:               v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_2 (FF)
  Destination:          v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.662ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         tx_clk_0 rising at 8.000ns
  Destination Clock:    tx_clk_0 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_2 to v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y77.CQ      Tcko                  0.414   v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr<3>
                                                       v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_2
    SLICE_X98Y77.CX      net (fanout=2)        0.293   v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr<2>
    SLICE_X98Y77.CLK     Tckdi       (-Th)     0.045   v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff<3>
                                                       v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/Msub_wr_addr_diff_sub0000_cy<3>
                                                       v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff_3
    -------------------------------------------------  ---------------------------
    Total                                      0.662ns (0.369ns logic, 0.293ns route)
                                                       (55.7% logic, 44.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_tx_fifo_addr_0 = MAXDELAY FROM TIMEGRP "tx_addr_rd_0" TO 
TIMEGRP         "tx_addr_wr_0" 10 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 12 paths analyzed, 12 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.398ns.
--------------------------------------------------------------------------------

Paths for end point v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_3 (SLICE_X99Y77.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    8.602ns (requirement - (data path - clock path skew + uncertainty))
  Source:               v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_3 (FF)
  Destination:          v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.193ns (Levels of Logic = 0)
  Clock Path Skew:      -0.074ns (0.650 - 0.724)
  Source Clock:         tx_clk_0 rising at 0.000ns
  Destination Clock:    tx_clk_0 rising at 8.000ns
  Clock Uncertainty:    0.131ns

  Clock Uncertainty:          0.131ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_3 to v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y75.DQ     Tcko                  0.450   v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<3>
                                                       v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_3
    SLICE_X99Y77.DX      net (fanout=1)        0.741   v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<3>
    SLICE_X99Y77.CLK     Tdick                 0.002   v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr<3>
                                                       v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_3
    -------------------------------------------------  ---------------------------
    Total                                      1.193ns (0.452ns logic, 0.741ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------

Paths for end point v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_1 (SLICE_X99Y77.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    8.615ns (requirement - (data path - clock path skew + uncertainty))
  Source:               v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_1 (FF)
  Destination:          v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.180ns (Levels of Logic = 0)
  Clock Path Skew:      -0.074ns (0.650 - 0.724)
  Source Clock:         tx_clk_0 rising at 0.000ns
  Destination Clock:    tx_clk_0 rising at 8.000ns
  Clock Uncertainty:    0.131ns

  Clock Uncertainty:          0.131ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_1 to v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y75.BQ     Tcko                  0.450   v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<3>
                                                       v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_1
    SLICE_X99Y77.BX      net (fanout=1)        0.741   v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<1>
    SLICE_X99Y77.CLK     Tdick                -0.011   v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr<3>
                                                       v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_1
    -------------------------------------------------  ---------------------------
    Total                                      1.180ns (0.439ns logic, 0.741ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------

Paths for end point v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_2 (SLICE_X99Y77.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    8.620ns (requirement - (data path - clock path skew + uncertainty))
  Source:               v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_2 (FF)
  Destination:          v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.175ns (Levels of Logic = 0)
  Clock Path Skew:      -0.074ns (0.650 - 0.724)
  Source Clock:         tx_clk_0 rising at 0.000ns
  Destination Clock:    tx_clk_0 rising at 8.000ns
  Clock Uncertainty:    0.131ns

  Clock Uncertainty:          0.131ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_2 to v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y75.CQ     Tcko                  0.450   v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<3>
                                                       v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_2
    SLICE_X99Y77.CX      net (fanout=1)        0.721   v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<2>
    SLICE_X99Y77.CLK     Tdick                 0.004   v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr<3>
                                                       v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_2
    -------------------------------------------------  ---------------------------
    Total                                      1.175ns (0.454ns logic, 0.721ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_tx_fifo_addr_0 = MAXDELAY FROM TIMEGRP "tx_addr_rd_0" TO TIMEGRP         "tx_addr_wr_0" 10 ns;
--------------------------------------------------------------------------------

Paths for end point v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_4 (SLICE_X97Y78.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.444ns (requirement - (clock path skew + uncertainty - data path))
  Source:               v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_4 (FF)
  Destination:          v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.457ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.013ns (0.163 - 0.150)
  Source Clock:         tx_clk_0 rising at 8.000ns
  Destination Clock:    tx_clk_0 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_4 to v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y77.AQ      Tcko                  0.414   v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<7>
                                                       v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_4
    SLICE_X97Y78.AX      net (fanout=1)        0.272   v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<4>
    SLICE_X97Y78.CLK     Tckdi       (-Th)     0.229   v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr<7>
                                                       v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_4
    -------------------------------------------------  ---------------------------
    Total                                      0.457ns (0.185ns logic, 0.272ns route)
                                                       (40.5% logic, 59.5% route)
--------------------------------------------------------------------------------

Paths for end point v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_5 (SLICE_X97Y78.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.456ns (requirement - (clock path skew + uncertainty - data path))
  Source:               v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_5 (FF)
  Destination:          v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.469ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.013ns (0.163 - 0.150)
  Source Clock:         tx_clk_0 rising at 8.000ns
  Destination Clock:    tx_clk_0 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_5 to v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y77.BQ      Tcko                  0.414   v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<7>
                                                       v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_5
    SLICE_X97Y78.BX      net (fanout=1)        0.286   v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<5>
    SLICE_X97Y78.CLK     Tckdi       (-Th)     0.231   v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr<7>
                                                       v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_5
    -------------------------------------------------  ---------------------------
    Total                                      0.469ns (0.183ns logic, 0.286ns route)
                                                       (39.0% logic, 61.0% route)
--------------------------------------------------------------------------------

Paths for end point v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_6 (SLICE_X97Y78.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.458ns (requirement - (clock path skew + uncertainty - data path))
  Source:               v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_6 (FF)
  Destination:          v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.471ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.013ns (0.163 - 0.150)
  Source Clock:         tx_clk_0 rising at 8.000ns
  Destination Clock:    tx_clk_0 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_6 to v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y77.CQ      Tcko                  0.414   v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<7>
                                                       v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_6
    SLICE_X97Y78.CX      net (fanout=1)        0.275   v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<6>
    SLICE_X97Y78.CLK     Tckdi       (-Th)     0.218   v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr<7>
                                                       v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_6
    -------------------------------------------------  ---------------------------
    Total                                      0.471ns (0.196ns logic, 0.275ns route)
                                                       (41.6% logic, 58.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_rx_fifo_wr_to_rd_0 = MAXDELAY FROM TIMEGRP 
"rx_fifo_wr_to_rd_0" TO TIMEGRP         "emac_tx_clk0" 8 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   0.922ns.
--------------------------------------------------------------------------------

Paths for end point v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog (SLICE_X84Y74.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    7.078ns (requirement - (data path - clock path skew + uncertainty))
  Source:               v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog (FF)
  Destination:          v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog (FF)
  Requirement:          8.000ns
  Data Path Delay:      0.922ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         rx_clk_0_i rising
  Destination Clock:    tx_clk_0 rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog to v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y74.AQ      Tcko                  0.450   v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog
                                                       v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog
    SLICE_X84Y74.BX      net (fanout=2)        0.490   v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog
    SLICE_X84Y74.CLK     Tdick                -0.018   v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_sync
                                                       v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog
    -------------------------------------------------  ---------------------------
    Total                                      0.922ns (0.432ns logic, 0.490ns route)
                                                       (46.9% logic, 53.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_rx_fifo_wr_to_rd_0 = MAXDELAY FROM TIMEGRP "rx_fifo_wr_to_rd_0" TO TIMEGRP         "emac_tx_clk0" 8 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog (SLICE_X84Y74.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.623ns (requirement - (clock path skew + uncertainty - data path))
  Source:               v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog (FF)
  Destination:          v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.623ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         rx_clk_0_i rising
  Destination Clock:    tx_clk_0 rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog to v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y74.AQ      Tcko                  0.414   v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog
                                                       v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog
    SLICE_X84Y74.BX      net (fanout=2)        0.451   v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog
    SLICE_X84Y74.CLK     Tckdi       (-Th)     0.242   v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_sync
                                                       v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog
    -------------------------------------------------  ---------------------------
    Total                                      0.623ns (0.172ns logic, 0.451ns route)
                                                       (27.6% logic, 72.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_rx_fifo_rd_to_wr_0 = MAXDELAY FROM TIMEGRP 
"rx_fifo_rd_to_wr_0" TO TIMEGRP         "emac_clk_phy_rx0" 8 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 12 paths analyzed, 12 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.115ns.
--------------------------------------------------------------------------------

Paths for end point v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_3 (SLICE_X77Y77.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    6.885ns (requirement - (data path - clock path skew + uncertainty))
  Source:               v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_gray_3 (FF)
  Destination:          v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      1.115ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         tx_clk_0 rising
  Destination Clock:    rx_clk_0_i rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_gray_3 to v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y71.DQ      Tcko                  0.450   v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_gray<3>
                                                       v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_gray_3
    SLICE_X77Y77.DX      net (fanout=1)        0.663   v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_gray<3>
    SLICE_X77Y77.CLK     Tdick                 0.002   v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<3>
                                                       v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_3
    -------------------------------------------------  ---------------------------
    Total                                      1.115ns (0.452ns logic, 0.663ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------

Paths for end point v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_0 (SLICE_X77Y77.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    6.893ns (requirement - (data path - clock path skew + uncertainty))
  Source:               v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_gray_0 (FF)
  Destination:          v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      1.107ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         tx_clk_0 rising
  Destination Clock:    rx_clk_0_i rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_gray_0 to v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y71.AQ      Tcko                  0.450   v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_gray<3>
                                                       v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_gray_0
    SLICE_X77Y77.AX      net (fanout=1)        0.665   v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_gray<0>
    SLICE_X77Y77.CLK     Tdick                -0.008   v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<3>
                                                       v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_0
    -------------------------------------------------  ---------------------------
    Total                                      1.107ns (0.442ns logic, 0.665ns route)
                                                       (39.9% logic, 60.1% route)

--------------------------------------------------------------------------------

Paths for end point v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_2 (SLICE_X77Y77.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    7.055ns (requirement - (data path - clock path skew + uncertainty))
  Source:               v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_gray_2 (FF)
  Destination:          v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      0.945ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         tx_clk_0 rising
  Destination Clock:    rx_clk_0_i rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_gray_2 to v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y71.CQ      Tcko                  0.450   v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_gray<3>
                                                       v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_gray_2
    SLICE_X77Y77.CX      net (fanout=1)        0.491   v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_gray<2>
    SLICE_X77Y77.CLK     Tdick                 0.004   v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<3>
                                                       v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_2
    -------------------------------------------------  ---------------------------
    Total                                      0.945ns (0.454ns logic, 0.491ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_rx_fifo_rd_to_wr_0 = MAXDELAY FROM TIMEGRP "rx_fifo_rd_to_wr_0" TO TIMEGRP         "emac_clk_phy_rx0" 8 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_5 (SLICE_X76Y73.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.454ns (requirement - (clock path skew + uncertainty - data path))
  Source:               v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_gray_5 (FF)
  Destination:          v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.454ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         tx_clk_0 rising
  Destination Clock:    rx_clk_0_i rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_gray_5 to v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y73.BQ      Tcko                  0.414   v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_gray<7>
                                                       v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_gray_5
    SLICE_X76Y73.BX      net (fanout=1)        0.282   v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_gray<5>
    SLICE_X76Y73.CLK     Tckdi       (-Th)     0.242   v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<7>
                                                       v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_5
    -------------------------------------------------  ---------------------------
    Total                                      0.454ns (0.172ns logic, 0.282ns route)
                                                       (37.9% logic, 62.1% route)
--------------------------------------------------------------------------------

Paths for end point v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_9 (SLICE_X85Y79.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.458ns (requirement - (clock path skew + uncertainty - data path))
  Source:               v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_gray_9 (FF)
  Destination:          v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.458ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         tx_clk_0 rising
  Destination Clock:    rx_clk_0_i rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_gray_9 to v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y78.BQ      Tcko                  0.414   v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_gray<11>
                                                       v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_gray_9
    SLICE_X85Y79.BX      net (fanout=1)        0.275   v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_gray<9>
    SLICE_X85Y79.CLK     Tckdi       (-Th)     0.231   v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<11>
                                                       v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_9
    -------------------------------------------------  ---------------------------
    Total                                      0.458ns (0.183ns logic, 0.275ns route)
                                                       (40.0% logic, 60.0% route)
--------------------------------------------------------------------------------

Paths for end point v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_4 (SLICE_X76Y73.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.461ns (requirement - (clock path skew + uncertainty - data path))
  Source:               v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_gray_4 (FF)
  Destination:          v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.461ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         tx_clk_0 rising
  Destination Clock:    rx_clk_0_i rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_gray_4 to v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y73.AQ      Tcko                  0.414   v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_gray<7>
                                                       v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_gray_4
    SLICE_X76Y73.AX      net (fanout=1)        0.283   v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_gray<4>
    SLICE_X76Y73.CLK     Tckdi       (-Th)     0.236   v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<7>
                                                       v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_4
    -------------------------------------------------  ---------------------------
    Total                                      0.461ns (0.178ns logic, 0.283ns route)
                                                       (38.6% logic, 61.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: ts_rx_meta_protect_0 = MAXDELAY FROM TIMEGRP 
"rx_metastable_0" 5 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 13 paths analyzed, 13 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.414ns.
--------------------------------------------------------------------------------

Paths for end point v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_sync (SLICE_X84Y74.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    3.586ns (requirement - (data path - clock path skew + uncertainty))
  Source:               v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog (FF)
  Destination:          v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_sync (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.283ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         tx_clk_0 rising at 0.000ns
  Destination Clock:    tx_clk_0 rising at 8.000ns
  Clock Uncertainty:    0.131ns

  Clock Uncertainty:          0.131ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog to v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y74.BQ      Tcko                  0.471   v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_sync
                                                       v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog
    SLICE_X84Y74.DX      net (fanout=1)        0.817   v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog
    SLICE_X84Y74.CLK     Tdick                -0.005   v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_sync
                                                       v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_sync
    -------------------------------------------------  ---------------------------
    Total                                      1.283ns (0.466ns logic, 0.817ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------

Paths for end point v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_6 (SLICE_X78Y75.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    3.851ns (requirement - (data path - clock path skew + uncertainty))
  Source:               v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_6 (FF)
  Destination:          v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_6 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.113ns (Levels of Logic = 0)
  Clock Path Skew:      -0.001ns (0.564 - 0.565)
  Source Clock:         rx_clk_0_i rising at 0.000ns
  Destination Clock:    rx_clk_0_i rising at 7.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_6 to v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y73.CQ      Tcko                  0.471   v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<7>
                                                       v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_6
    SLICE_X78Y75.CX      net (fanout=1)        0.638   v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<6>
    SLICE_X78Y75.CLK     Tdick                 0.004   v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray<7>
                                                       v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_6
    -------------------------------------------------  ---------------------------
    Total                                      1.113ns (0.475ns logic, 0.638ns route)
                                                       (42.7% logic, 57.3% route)

--------------------------------------------------------------------------------

Paths for end point v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_4 (SLICE_X78Y75.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    4.011ns (requirement - (data path - clock path skew + uncertainty))
  Source:               v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_4 (FF)
  Destination:          v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_4 (FF)
  Requirement:          5.000ns
  Data Path Delay:      0.953ns (Levels of Logic = 0)
  Clock Path Skew:      -0.001ns (0.564 - 0.565)
  Source Clock:         rx_clk_0_i rising at 0.000ns
  Destination Clock:    rx_clk_0_i rising at 7.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_4 to v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y73.AQ      Tcko                  0.471   v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<7>
                                                       v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_4
    SLICE_X78Y75.AX      net (fanout=1)        0.490   v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<4>
    SLICE_X78Y75.CLK     Tdick                -0.008   v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray<7>
                                                       v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_4
    -------------------------------------------------  ---------------------------
    Total                                      0.953ns (0.463ns logic, 0.490ns route)
                                                       (48.6% logic, 51.4% route)

--------------------------------------------------------------------------------
Hold Paths: ts_rx_meta_protect_0 = MAXDELAY FROM TIMEGRP "rx_metastable_0" 5 ns;
--------------------------------------------------------------------------------

Paths for end point v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_1 (SLICE_X76Y77.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.442ns (requirement - (clock path skew + uncertainty - data path))
  Source:               v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_1 (FF)
  Destination:          v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.454ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.012ns (0.152 - 0.140)
  Source Clock:         rx_clk_0_i rising at 7.500ns
  Destination Clock:    rx_clk_0_i rising at 7.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_1 to v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y77.BQ      Tcko                  0.414   v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<3>
                                                       v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_1
    SLICE_X76Y77.BX      net (fanout=1)        0.282   v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<1>
    SLICE_X76Y77.CLK     Tckdi       (-Th)     0.242   v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray<3>
                                                       v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_1
    -------------------------------------------------  ---------------------------
    Total                                      0.454ns (0.172ns logic, 0.282ns route)
                                                       (37.9% logic, 62.1% route)
--------------------------------------------------------------------------------

Paths for end point v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_9 (SLICE_X84Y79.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.443ns (requirement - (clock path skew + uncertainty - data path))
  Source:               v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_9 (FF)
  Destination:          v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.454ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.011ns (0.154 - 0.143)
  Source Clock:         rx_clk_0_i rising at 7.500ns
  Destination Clock:    rx_clk_0_i rising at 7.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_9 to v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y79.BQ      Tcko                  0.414   v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<11>
                                                       v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_9
    SLICE_X84Y79.BX      net (fanout=1)        0.282   v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<9>
    SLICE_X84Y79.CLK     Tckdi       (-Th)     0.242   v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray<11>
                                                       v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_9
    -------------------------------------------------  ---------------------------
    Total                                      0.454ns (0.172ns logic, 0.282ns route)
                                                       (37.9% logic, 62.1% route)
--------------------------------------------------------------------------------

Paths for end point v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_0 (SLICE_X76Y77.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.449ns (requirement - (clock path skew + uncertainty - data path))
  Source:               v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_0 (FF)
  Destination:          v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.461ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.012ns (0.152 - 0.140)
  Source Clock:         rx_clk_0_i rising at 7.500ns
  Destination Clock:    rx_clk_0_i rising at 7.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_0 to v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y77.AQ      Tcko                  0.414   v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<3>
                                                       v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_0
    SLICE_X76Y77.AX      net (fanout=1)        0.283   v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<0>
    SLICE_X76Y77.CLK     Tckdi       (-Th)     0.236   v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray<3>
                                                       v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_0
    -------------------------------------------------  ---------------------------
    Total                                      0.461ns (0.178ns logic, 0.283ns route)
                                                       (38.6% logic, 61.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_SYS_clk0 = PERIOD TIMEGRP "SYS_clk0" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 95931 paths analyzed, 26548 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.943ns.
--------------------------------------------------------------------------------

Paths for end point frame_buffer/ram_mux/frame_reader/burst_data_0_488 (SLICE_X105Y65.CE), 9 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.057ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frame_buffer/ram_mux/frame_reader/reading (FF)
  Destination:          frame_buffer/ram_mux/frame_reader/burst_data_0_488 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.808ns (Levels of Logic = 2)
  Clock Path Skew:      -0.004ns (1.347 - 1.351)
  Source Clock:         frame_buffer/clk0 rising at 0.000ns
  Destination Clock:    frame_buffer/clk0 rising at 8.000ns
  Clock Uncertainty:    0.131ns

  Clock Uncertainty:          0.131ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: frame_buffer/ram_mux/frame_reader/reading to frame_buffer/ram_mux/frame_reader/burst_data_0_488
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y56.AQ      Tcko                  0.450   frame_buffer/ram_mux/frame_reader/reading
                                                       frame_buffer/ram_mux/frame_reader/reading
    SLICE_X50Y63.A3      net (fanout=10)       1.717   frame_buffer/ram_mux/frame_reader/reading
    SLICE_X50Y63.A       Tilo                  0.094   frame_buffer/ram_mux/read_burst/read_data_out<346>
                                                       frame_buffer/ram_mux/frame_reader/burst_data_0_not000111
    SLICE_X90Y55.B2      net (fanout=6)        2.835   frame_buffer/ram_mux/frame_reader/burst_counter_not0001
    SLICE_X90Y55.B       Tilo                  0.094   frame_buffer/ram_mux/frame_reader/read_out
                                                       frame_buffer/ram_mux/frame_reader/burst_data_0_not00012
    SLICE_X105Y65.CE     net (fanout=192)      2.389   frame_buffer/ram_mux/frame_reader/burst_data_0_not0001
    SLICE_X105Y65.CLK    Tceck                 0.229   frame_buffer/ram_mux/frame_reader/burst_data_0<491>
                                                       frame_buffer/ram_mux/frame_reader/burst_data_0_488
    -------------------------------------------------  ---------------------------
    Total                                      7.808ns (0.867ns logic, 6.941ns route)
                                                       (11.1% logic, 88.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.271ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frame_buffer/ram_mux/ram_initiator/ram_init (FF)
  Destination:          frame_buffer/ram_mux/frame_reader/burst_data_0_488 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.746ns (Levels of Logic = 2)
  Clock Path Skew:      0.148ns (0.658 - 0.510)
  Source Clock:         frame_buffer/clk0 rising at 0.000ns
  Destination Clock:    frame_buffer/clk0 rising at 8.000ns
  Clock Uncertainty:    0.131ns

  Clock Uncertainty:          0.131ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: frame_buffer/ram_mux/ram_initiator/ram_init to frame_buffer/ram_mux/frame_reader/burst_data_0_488
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y78.AQ      Tcko                  0.450   frame_buffer/ram_mux/ram_initiator/ram_init
                                                       frame_buffer/ram_mux/ram_initiator/ram_init
    SLICE_X50Y63.A1      net (fanout=1660)     1.655   frame_buffer/ram_mux/ram_initiator/ram_init
    SLICE_X50Y63.A       Tilo                  0.094   frame_buffer/ram_mux/read_burst/read_data_out<346>
                                                       frame_buffer/ram_mux/frame_reader/burst_data_0_not000111
    SLICE_X90Y55.B2      net (fanout=6)        2.835   frame_buffer/ram_mux/frame_reader/burst_counter_not0001
    SLICE_X90Y55.B       Tilo                  0.094   frame_buffer/ram_mux/frame_reader/read_out
                                                       frame_buffer/ram_mux/frame_reader/burst_data_0_not00012
    SLICE_X105Y65.CE     net (fanout=192)      2.389   frame_buffer/ram_mux/frame_reader/burst_data_0_not0001
    SLICE_X105Y65.CLK    Tceck                 0.229   frame_buffer/ram_mux/frame_reader/burst_data_0<491>
                                                       frame_buffer/ram_mux/frame_reader/burst_data_0_488
    -------------------------------------------------  ---------------------------
    Total                                      7.746ns (0.867ns logic, 6.879ns route)
                                                       (11.2% logic, 88.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.519ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frame_buffer/ram_mux/read_burst/ready (FF)
  Destination:          frame_buffer/ram_mux/frame_reader/burst_data_0_488 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.475ns (Levels of Logic = 2)
  Clock Path Skew:      0.125ns (1.347 - 1.222)
  Source Clock:         frame_buffer/clk0 rising at 0.000ns
  Destination Clock:    frame_buffer/clk0 rising at 8.000ns
  Clock Uncertainty:    0.131ns

  Clock Uncertainty:          0.131ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: frame_buffer/ram_mux/read_burst/ready to frame_buffer/ram_mux/frame_reader/burst_data_0_488
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y86.DQ      Tcko                  0.450   frame_buffer/ram_mux/read_burst/ready
                                                       frame_buffer/ram_mux/read_burst/ready
    SLICE_X50Y63.A6      net (fanout=6)        1.384   frame_buffer/ram_mux/read_burst/ready
    SLICE_X50Y63.A       Tilo                  0.094   frame_buffer/ram_mux/read_burst/read_data_out<346>
                                                       frame_buffer/ram_mux/frame_reader/burst_data_0_not000111
    SLICE_X90Y55.B2      net (fanout=6)        2.835   frame_buffer/ram_mux/frame_reader/burst_counter_not0001
    SLICE_X90Y55.B       Tilo                  0.094   frame_buffer/ram_mux/frame_reader/read_out
                                                       frame_buffer/ram_mux/frame_reader/burst_data_0_not00012
    SLICE_X105Y65.CE     net (fanout=192)      2.389   frame_buffer/ram_mux/frame_reader/burst_data_0_not0001
    SLICE_X105Y65.CLK    Tceck                 0.229   frame_buffer/ram_mux/frame_reader/burst_data_0<491>
                                                       frame_buffer/ram_mux/frame_reader/burst_data_0_488
    -------------------------------------------------  ---------------------------
    Total                                      7.475ns (0.867ns logic, 6.608ns route)
                                                       (11.6% logic, 88.4% route)

--------------------------------------------------------------------------------

Paths for end point frame_buffer/ram_mux/frame_reader/burst_data_0_489 (SLICE_X105Y65.CE), 9 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.057ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frame_buffer/ram_mux/frame_reader/reading (FF)
  Destination:          frame_buffer/ram_mux/frame_reader/burst_data_0_489 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.808ns (Levels of Logic = 2)
  Clock Path Skew:      -0.004ns (1.347 - 1.351)
  Source Clock:         frame_buffer/clk0 rising at 0.000ns
  Destination Clock:    frame_buffer/clk0 rising at 8.000ns
  Clock Uncertainty:    0.131ns

  Clock Uncertainty:          0.131ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: frame_buffer/ram_mux/frame_reader/reading to frame_buffer/ram_mux/frame_reader/burst_data_0_489
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y56.AQ      Tcko                  0.450   frame_buffer/ram_mux/frame_reader/reading
                                                       frame_buffer/ram_mux/frame_reader/reading
    SLICE_X50Y63.A3      net (fanout=10)       1.717   frame_buffer/ram_mux/frame_reader/reading
    SLICE_X50Y63.A       Tilo                  0.094   frame_buffer/ram_mux/read_burst/read_data_out<346>
                                                       frame_buffer/ram_mux/frame_reader/burst_data_0_not000111
    SLICE_X90Y55.B2      net (fanout=6)        2.835   frame_buffer/ram_mux/frame_reader/burst_counter_not0001
    SLICE_X90Y55.B       Tilo                  0.094   frame_buffer/ram_mux/frame_reader/read_out
                                                       frame_buffer/ram_mux/frame_reader/burst_data_0_not00012
    SLICE_X105Y65.CE     net (fanout=192)      2.389   frame_buffer/ram_mux/frame_reader/burst_data_0_not0001
    SLICE_X105Y65.CLK    Tceck                 0.229   frame_buffer/ram_mux/frame_reader/burst_data_0<491>
                                                       frame_buffer/ram_mux/frame_reader/burst_data_0_489
    -------------------------------------------------  ---------------------------
    Total                                      7.808ns (0.867ns logic, 6.941ns route)
                                                       (11.1% logic, 88.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.271ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frame_buffer/ram_mux/ram_initiator/ram_init (FF)
  Destination:          frame_buffer/ram_mux/frame_reader/burst_data_0_489 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.746ns (Levels of Logic = 2)
  Clock Path Skew:      0.148ns (0.658 - 0.510)
  Source Clock:         frame_buffer/clk0 rising at 0.000ns
  Destination Clock:    frame_buffer/clk0 rising at 8.000ns
  Clock Uncertainty:    0.131ns

  Clock Uncertainty:          0.131ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: frame_buffer/ram_mux/ram_initiator/ram_init to frame_buffer/ram_mux/frame_reader/burst_data_0_489
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y78.AQ      Tcko                  0.450   frame_buffer/ram_mux/ram_initiator/ram_init
                                                       frame_buffer/ram_mux/ram_initiator/ram_init
    SLICE_X50Y63.A1      net (fanout=1660)     1.655   frame_buffer/ram_mux/ram_initiator/ram_init
    SLICE_X50Y63.A       Tilo                  0.094   frame_buffer/ram_mux/read_burst/read_data_out<346>
                                                       frame_buffer/ram_mux/frame_reader/burst_data_0_not000111
    SLICE_X90Y55.B2      net (fanout=6)        2.835   frame_buffer/ram_mux/frame_reader/burst_counter_not0001
    SLICE_X90Y55.B       Tilo                  0.094   frame_buffer/ram_mux/frame_reader/read_out
                                                       frame_buffer/ram_mux/frame_reader/burst_data_0_not00012
    SLICE_X105Y65.CE     net (fanout=192)      2.389   frame_buffer/ram_mux/frame_reader/burst_data_0_not0001
    SLICE_X105Y65.CLK    Tceck                 0.229   frame_buffer/ram_mux/frame_reader/burst_data_0<491>
                                                       frame_buffer/ram_mux/frame_reader/burst_data_0_489
    -------------------------------------------------  ---------------------------
    Total                                      7.746ns (0.867ns logic, 6.879ns route)
                                                       (11.2% logic, 88.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.519ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frame_buffer/ram_mux/read_burst/ready (FF)
  Destination:          frame_buffer/ram_mux/frame_reader/burst_data_0_489 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.475ns (Levels of Logic = 2)
  Clock Path Skew:      0.125ns (1.347 - 1.222)
  Source Clock:         frame_buffer/clk0 rising at 0.000ns
  Destination Clock:    frame_buffer/clk0 rising at 8.000ns
  Clock Uncertainty:    0.131ns

  Clock Uncertainty:          0.131ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: frame_buffer/ram_mux/read_burst/ready to frame_buffer/ram_mux/frame_reader/burst_data_0_489
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y86.DQ      Tcko                  0.450   frame_buffer/ram_mux/read_burst/ready
                                                       frame_buffer/ram_mux/read_burst/ready
    SLICE_X50Y63.A6      net (fanout=6)        1.384   frame_buffer/ram_mux/read_burst/ready
    SLICE_X50Y63.A       Tilo                  0.094   frame_buffer/ram_mux/read_burst/read_data_out<346>
                                                       frame_buffer/ram_mux/frame_reader/burst_data_0_not000111
    SLICE_X90Y55.B2      net (fanout=6)        2.835   frame_buffer/ram_mux/frame_reader/burst_counter_not0001
    SLICE_X90Y55.B       Tilo                  0.094   frame_buffer/ram_mux/frame_reader/read_out
                                                       frame_buffer/ram_mux/frame_reader/burst_data_0_not00012
    SLICE_X105Y65.CE     net (fanout=192)      2.389   frame_buffer/ram_mux/frame_reader/burst_data_0_not0001
    SLICE_X105Y65.CLK    Tceck                 0.229   frame_buffer/ram_mux/frame_reader/burst_data_0<491>
                                                       frame_buffer/ram_mux/frame_reader/burst_data_0_489
    -------------------------------------------------  ---------------------------
    Total                                      7.475ns (0.867ns logic, 6.608ns route)
                                                       (11.6% logic, 88.4% route)

--------------------------------------------------------------------------------

Paths for end point frame_buffer/ram_mux/frame_reader/burst_data_0_490 (SLICE_X105Y65.CE), 9 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.057ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frame_buffer/ram_mux/frame_reader/reading (FF)
  Destination:          frame_buffer/ram_mux/frame_reader/burst_data_0_490 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.808ns (Levels of Logic = 2)
  Clock Path Skew:      -0.004ns (1.347 - 1.351)
  Source Clock:         frame_buffer/clk0 rising at 0.000ns
  Destination Clock:    frame_buffer/clk0 rising at 8.000ns
  Clock Uncertainty:    0.131ns

  Clock Uncertainty:          0.131ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: frame_buffer/ram_mux/frame_reader/reading to frame_buffer/ram_mux/frame_reader/burst_data_0_490
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y56.AQ      Tcko                  0.450   frame_buffer/ram_mux/frame_reader/reading
                                                       frame_buffer/ram_mux/frame_reader/reading
    SLICE_X50Y63.A3      net (fanout=10)       1.717   frame_buffer/ram_mux/frame_reader/reading
    SLICE_X50Y63.A       Tilo                  0.094   frame_buffer/ram_mux/read_burst/read_data_out<346>
                                                       frame_buffer/ram_mux/frame_reader/burst_data_0_not000111
    SLICE_X90Y55.B2      net (fanout=6)        2.835   frame_buffer/ram_mux/frame_reader/burst_counter_not0001
    SLICE_X90Y55.B       Tilo                  0.094   frame_buffer/ram_mux/frame_reader/read_out
                                                       frame_buffer/ram_mux/frame_reader/burst_data_0_not00012
    SLICE_X105Y65.CE     net (fanout=192)      2.389   frame_buffer/ram_mux/frame_reader/burst_data_0_not0001
    SLICE_X105Y65.CLK    Tceck                 0.229   frame_buffer/ram_mux/frame_reader/burst_data_0<491>
                                                       frame_buffer/ram_mux/frame_reader/burst_data_0_490
    -------------------------------------------------  ---------------------------
    Total                                      7.808ns (0.867ns logic, 6.941ns route)
                                                       (11.1% logic, 88.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.271ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frame_buffer/ram_mux/ram_initiator/ram_init (FF)
  Destination:          frame_buffer/ram_mux/frame_reader/burst_data_0_490 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.746ns (Levels of Logic = 2)
  Clock Path Skew:      0.148ns (0.658 - 0.510)
  Source Clock:         frame_buffer/clk0 rising at 0.000ns
  Destination Clock:    frame_buffer/clk0 rising at 8.000ns
  Clock Uncertainty:    0.131ns

  Clock Uncertainty:          0.131ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: frame_buffer/ram_mux/ram_initiator/ram_init to frame_buffer/ram_mux/frame_reader/burst_data_0_490
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y78.AQ      Tcko                  0.450   frame_buffer/ram_mux/ram_initiator/ram_init
                                                       frame_buffer/ram_mux/ram_initiator/ram_init
    SLICE_X50Y63.A1      net (fanout=1660)     1.655   frame_buffer/ram_mux/ram_initiator/ram_init
    SLICE_X50Y63.A       Tilo                  0.094   frame_buffer/ram_mux/read_burst/read_data_out<346>
                                                       frame_buffer/ram_mux/frame_reader/burst_data_0_not000111
    SLICE_X90Y55.B2      net (fanout=6)        2.835   frame_buffer/ram_mux/frame_reader/burst_counter_not0001
    SLICE_X90Y55.B       Tilo                  0.094   frame_buffer/ram_mux/frame_reader/read_out
                                                       frame_buffer/ram_mux/frame_reader/burst_data_0_not00012
    SLICE_X105Y65.CE     net (fanout=192)      2.389   frame_buffer/ram_mux/frame_reader/burst_data_0_not0001
    SLICE_X105Y65.CLK    Tceck                 0.229   frame_buffer/ram_mux/frame_reader/burst_data_0<491>
                                                       frame_buffer/ram_mux/frame_reader/burst_data_0_490
    -------------------------------------------------  ---------------------------
    Total                                      7.746ns (0.867ns logic, 6.879ns route)
                                                       (11.2% logic, 88.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.519ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frame_buffer/ram_mux/read_burst/ready (FF)
  Destination:          frame_buffer/ram_mux/frame_reader/burst_data_0_490 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.475ns (Levels of Logic = 2)
  Clock Path Skew:      0.125ns (1.347 - 1.222)
  Source Clock:         frame_buffer/clk0 rising at 0.000ns
  Destination Clock:    frame_buffer/clk0 rising at 8.000ns
  Clock Uncertainty:    0.131ns

  Clock Uncertainty:          0.131ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: frame_buffer/ram_mux/read_burst/ready to frame_buffer/ram_mux/frame_reader/burst_data_0_490
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y86.DQ      Tcko                  0.450   frame_buffer/ram_mux/read_burst/ready
                                                       frame_buffer/ram_mux/read_burst/ready
    SLICE_X50Y63.A6      net (fanout=6)        1.384   frame_buffer/ram_mux/read_burst/ready
    SLICE_X50Y63.A       Tilo                  0.094   frame_buffer/ram_mux/read_burst/read_data_out<346>
                                                       frame_buffer/ram_mux/frame_reader/burst_data_0_not000111
    SLICE_X90Y55.B2      net (fanout=6)        2.835   frame_buffer/ram_mux/frame_reader/burst_counter_not0001
    SLICE_X90Y55.B       Tilo                  0.094   frame_buffer/ram_mux/frame_reader/read_out
                                                       frame_buffer/ram_mux/frame_reader/burst_data_0_not00012
    SLICE_X105Y65.CE     net (fanout=192)      2.389   frame_buffer/ram_mux/frame_reader/burst_data_0_not0001
    SLICE_X105Y65.CLK    Tceck                 0.229   frame_buffer/ram_mux/frame_reader/burst_data_0<491>
                                                       frame_buffer/ram_mux/frame_reader/burst_data_0_490
    -------------------------------------------------  ---------------------------
    Total                                      7.475ns (0.867ns logic, 6.608ns route)
                                                       (11.6% logic, 88.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_SYS_clk0 = PERIOD TIMEGRP "SYS_clk0" 8 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ddr_cs_disable_r_0 (SLICE_X16Y124.A3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.212ns (requirement - (clock path skew + uncertainty - data path))
  Source:               frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_done_r (FF)
  Destination:          frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ddr_cs_disable_r_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.763ns (Levels of Logic = 1)
  Clock Path Skew:      0.260ns (3.846 - 3.586)
  Source Clock:         frame_buffer/clkdiv0 rising at 0.000ns
  Destination Clock:    frame_buffer/clk0 rising at 0.000ns
  Clock Uncertainty:    0.291ns

  Clock Uncertainty:          0.291ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.160ns

  Minimum Data Path: frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_done_r to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ddr_cs_disable_r_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y124.AQ     Tcko                  0.414   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_done_r
                                                       frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_done_r
    SLICE_X16Y124.A3     net (fanout=7)        0.568   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_done_r
    SLICE_X16Y124.CLK    Tah         (-Th)     0.219   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ddr_cs_disable_r<0>
                                                       frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ddr_cs_disable_r_0_rstpot1
                                                       frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ddr_cs_disable_r_0
    -------------------------------------------------  ---------------------------
    Total                                      0.763ns (0.195ns logic, 0.568ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------

Paths for end point frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_done_r_2 (SLICE_X17Y97.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.242ns (requirement - (clock path skew + uncertainty - data path))
  Source:               frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_done_2 (FF)
  Destination:          frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_done_r_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.668ns (Levels of Logic = 0)
  Clock Path Skew:      0.135ns (3.679 - 3.544)
  Source Clock:         frame_buffer/clkdiv0 rising at 0.000ns
  Destination Clock:    frame_buffer/clk0 rising at 0.000ns
  Clock Uncertainty:    0.291ns

  Clock Uncertainty:          0.291ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.160ns

  Minimum Data Path: frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_done_2 to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_done_r_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y100.AQ     Tcko                  0.414   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_done<1>
                                                       frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_done_2
    SLICE_X17Y97.AX      net (fanout=14)       0.483   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_done<2>
    SLICE_X17Y97.CLK     Tckdi       (-Th)     0.229   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_done_r<2>
                                                       frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_done_r_2
    -------------------------------------------------  ---------------------------
    Total                                      0.668ns (0.185ns logic, 0.483ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------

Paths for end point frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_r_0 (SLICE_X31Y78.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.281ns (requirement - (clock path skew + uncertainty - data path))
  Source:               frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel_0 (FF)
  Destination:          frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_r_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.756ns (Levels of Logic = 0)
  Clock Path Skew:      0.184ns (3.619 - 3.435)
  Source Clock:         frame_buffer/clkdiv0 rising at 0.000ns
  Destination Clock:    frame_buffer/clk0 rising at 0.000ns
  Clock Uncertainty:    0.291ns

  Clock Uncertainty:          0.291ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.160ns

  Minimum Data Path: frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel_0 to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_r_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y80.AQ      Tcko                  0.414   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel<3>
                                                       frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel_0
    SLICE_X31Y78.BX      net (fanout=2)        0.573   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel<0>
    SLICE_X31Y78.CLK     Tckdi       (-Th)     0.231   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_r<0>
                                                       frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_r_0
    -------------------------------------------------  ---------------------------
    Total                                      0.756ns (0.183ns logic, 0.573ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SYS_clk0 = PERIOD TIMEGRP "SYS_clk0" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.450ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.275ns (Torpwh)
  Physical resource: ddr2_cs_n_0_OBUF/REV
  Logical resource: frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_cs_n[0]..u_ff_cs_n/REV
  Location pin: OLOGIC_X0Y231.REV
  Clock network: frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_2
--------------------------------------------------------------------------------
Slack: 5.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.250ns (Tospwh)
  Physical resource: frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/dqs_out/SR
  Logical resource: frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_tri_state_dqs/SR
  Location pin: OLOGIC_X0Y97.SR
  Clock network: frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_1
--------------------------------------------------------------------------------
Slack: 5.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.250ns (Tospwh)
  Physical resource: frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/dqs_out/SR
  Logical resource: frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_tri_state_dqs/SR
  Location pin: OLOGIC_X0Y59.SR
  Clock network: frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_SYS_clk90 = PERIOD TIMEGRP "SYS_clk90" TS_SYS_clk0 PHASE 
2 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 598 paths analyzed, 583 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.596ns.
--------------------------------------------------------------------------------

Paths for end point frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/Mshreg_dq_oe_n_0 (SLICE_X0Y92.AI), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.202ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_270_0 (FF)
  Destination:          frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/Mshreg_dq_oe_n_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.458ns (Levels of Logic = 1)
  Clock Path Skew:      -0.209ns (1.344 - 1.553)
  Source Clock:         frame_buffer/clk90 falling at 6.000ns
  Destination Clock:    frame_buffer/clk90 rising at 10.000ns
  Clock Uncertainty:    0.131ns

  Clock Uncertainty:          0.131ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_270_0 to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/Mshreg_dq_oe_n_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y102.AQ      Tcko                  0.445   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_270<1>
                                                       frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_270_0
    SLICE_X2Y93.D2       net (fanout=1)        1.175   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_270<0>
    SLICE_X2Y93.D        Tilo                  0.094   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_n_90_r1_0_rstpot
                                                       frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_n_90_r1_0_rstpot1_INV_0
    SLICE_X0Y92.AI       net (fanout=1)        0.409   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_n_90_r1_0_rstpot
    SLICE_X0Y92.CLK      Tds                   0.335   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_n<1>
                                                       frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/Mshreg_dq_oe_n_0
    -------------------------------------------------  ---------------------------
    Total                                      2.458ns (0.874ns logic, 1.584ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------

Paths for end point frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/Mshreg_dq_oe_n_1 (SLICE_X0Y92.BI), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.597ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_270_1 (FF)
  Destination:          frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/Mshreg_dq_oe_n_1 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.063ns (Levels of Logic = 1)
  Clock Path Skew:      -0.209ns (1.344 - 1.553)
  Source Clock:         frame_buffer/clk90 falling at 6.000ns
  Destination Clock:    frame_buffer/clk90 rising at 10.000ns
  Clock Uncertainty:    0.131ns

  Clock Uncertainty:          0.131ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_270_1 to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/Mshreg_dq_oe_n_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y102.BQ      Tcko                  0.445   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_270<1>
                                                       frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_270_1
    SLICE_X1Y95.B5       net (fanout=1)        0.723   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_270<1>
    SLICE_X1Y95.B        Tilo                  0.094   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_n_90_r1_1_rstpot
                                                       frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_n_90_r1_1_rstpot1_INV_0
    SLICE_X0Y92.BI       net (fanout=2)        0.466   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_n_90_r1_1_rstpot
    SLICE_X0Y92.CLK      Tds                   0.335   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_n<1>
                                                       frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/Mshreg_dq_oe_n_1
    -------------------------------------------------  ---------------------------
    Total                                      2.063ns (0.874ns logic, 1.189ns route)
                                                       (42.4% logic, 57.6% route)

--------------------------------------------------------------------------------

Paths for end point frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_270 (SLICE_X7Y102.DX), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.828ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_wren (FF)
  Destination:          frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_270 (FF)
  Requirement:          6.000ns
  Data Path Delay:      3.564ns (Levels of Logic = 1)
  Clock Path Skew:      -0.317ns (3.543 - 3.860)
  Source Clock:         frame_buffer/clkdiv0 rising at 0.000ns
  Destination Clock:    frame_buffer/clk90 falling at 6.000ns
  Clock Uncertainty:    0.291ns

  Clock Uncertainty:          0.291ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.160ns

  Maximum Data Path: frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_wren to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_270
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y133.BQ     Tcko                  0.450   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_wren
                                                       frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_wren
    SLICE_X4Y116.B1      net (fanout=2)        1.940   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_wren
    SLICE_X4Y116.B       Tilo                  0.094   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dqs_rst_270
                                                       frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wr_stages_0_mux00001
    SLICE_X7Y102.DX      net (fanout=3)        1.073   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wr_stages<0>
    SLICE_X7Y102.CLK     Tdick                 0.007   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_270
                                                       frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_270
    -------------------------------------------------  ---------------------------
    Total                                      3.564ns (0.551ns logic, 3.013ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.137ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_wren (FF)
  Destination:          frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_270 (FF)
  Requirement:          6.000ns
  Data Path Delay:      3.211ns (Levels of Logic = 1)
  Clock Path Skew:      -0.361ns (3.543 - 3.904)
  Source Clock:         frame_buffer/clk0 rising at 0.000ns
  Destination Clock:    frame_buffer/clk90 falling at 6.000ns
  Clock Uncertainty:    0.291ns

  Clock Uncertainty:          0.291ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.160ns

  Maximum Data Path: frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_wren to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_270
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y132.AQ      Tcko                  0.450   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_wren
                                                       frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_wren
    SLICE_X4Y116.B3      net (fanout=3)        1.587   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_wren
    SLICE_X4Y116.B       Tilo                  0.094   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dqs_rst_270
                                                       frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wr_stages_0_mux00001
    SLICE_X7Y102.DX      net (fanout=3)        1.073   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wr_stages<0>
    SLICE_X7Y102.CLK     Tdick                 0.007   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_270
                                                       frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_270
    -------------------------------------------------  ---------------------------
    Total                                      3.211ns (0.551ns logic, 2.660ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_SYS_clk90 = PERIOD TIMEGRP "SYS_clk90" TS_SYS_clk0 PHASE 2 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point frame_buffer/MIG/u_ddr2_infrastructure/rst_tmp_shift18 (SLICE_X3Y3.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.465ns (requirement - (clock path skew + uncertainty - data path))
  Source:               frame_buffer/MIG/u_ddr2_infrastructure/rst_tmp_shift17 (FF)
  Destination:          frame_buffer/MIG/u_ddr2_infrastructure/rst_tmp_shift18 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.465ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         frame_buffer/clk90 rising at 10.000ns
  Destination Clock:    frame_buffer/clk90 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: frame_buffer/MIG/u_ddr2_infrastructure/rst_tmp_shift17 to frame_buffer/MIG/u_ddr2_infrastructure/rst_tmp_shift18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y3.AQ        Tcko                  0.414   frame_buffer/MIG/u_ddr2_infrastructure/rst_tmp_shift20
                                                       frame_buffer/MIG/u_ddr2_infrastructure/rst_tmp_shift17
    SLICE_X3Y3.BX        net (fanout=1)        0.282   frame_buffer/MIG/u_ddr2_infrastructure/rst_tmp_shift17
    SLICE_X3Y3.CLK       Tckdi       (-Th)     0.231   frame_buffer/MIG/u_ddr2_infrastructure/rst_tmp_shift20
                                                       frame_buffer/MIG/u_ddr2_infrastructure/rst_tmp_shift18
    -------------------------------------------------  ---------------------------
    Total                                      0.465ns (0.183ns logic, 0.282ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------

Paths for end point frame_buffer/MIG/u_ddr2_infrastructure/rst_tmp_shift6 (SLICE_X7Y0.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.465ns (requirement - (clock path skew + uncertainty - data path))
  Source:               frame_buffer/MIG/u_ddr2_infrastructure/rst_tmp_shift5 (FF)
  Destination:          frame_buffer/MIG/u_ddr2_infrastructure/rst_tmp_shift6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.465ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         frame_buffer/clk90 rising at 10.000ns
  Destination Clock:    frame_buffer/clk90 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: frame_buffer/MIG/u_ddr2_infrastructure/rst_tmp_shift5 to frame_buffer/MIG/u_ddr2_infrastructure/rst_tmp_shift6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y0.AQ        Tcko                  0.414   frame_buffer/MIG/u_ddr2_infrastructure/rst_tmp_shift8
                                                       frame_buffer/MIG/u_ddr2_infrastructure/rst_tmp_shift5
    SLICE_X7Y0.BX        net (fanout=1)        0.282   frame_buffer/MIG/u_ddr2_infrastructure/rst_tmp_shift5
    SLICE_X7Y0.CLK       Tckdi       (-Th)     0.231   frame_buffer/MIG/u_ddr2_infrastructure/rst_tmp_shift8
                                                       frame_buffer/MIG/u_ddr2_infrastructure/rst_tmp_shift6
    -------------------------------------------------  ---------------------------
    Total                                      0.465ns (0.183ns logic, 0.282ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------

Paths for end point frame_buffer/MIG/u_ddr2_infrastructure/rst90_sync_r_24 (SLICE_X7Y47.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.475ns (requirement - (clock path skew + uncertainty - data path))
  Source:               frame_buffer/MIG/u_ddr2_infrastructure/rst90_sync_r_23 (FF)
  Destination:          frame_buffer/MIG/u_ddr2_infrastructure/rst90_sync_r_24 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.475ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         frame_buffer/clk90 rising at 10.000ns
  Destination Clock:    frame_buffer/clk90 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: frame_buffer/MIG/u_ddr2_infrastructure/rst90_sync_r_23 to frame_buffer/MIG/u_ddr2_infrastructure/rst90_sync_r_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y47.AQ       Tcko                  0.414   frame_buffer/MIG/u_ddr2_infrastructure/rst90_sync_r_24_6
                                                       frame_buffer/MIG/u_ddr2_infrastructure/rst90_sync_r_23
    SLICE_X7Y47.BX       net (fanout=7)        0.292   frame_buffer/MIG/u_ddr2_infrastructure/rst90_sync_r<23>
    SLICE_X7Y47.CLK      Tckdi       (-Th)     0.231   frame_buffer/MIG/u_ddr2_infrastructure/rst90_sync_r_24_6
                                                       frame_buffer/MIG/u_ddr2_infrastructure/rst90_sync_r_24
    -------------------------------------------------  ---------------------------
    Total                                      0.475ns (0.183ns logic, 0.292ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SYS_clk90 = PERIOD TIMEGRP "SYS_clk90" TS_SYS_clk0 PHASE 2 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.250ns (Tospwh)
  Physical resource: frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[0].u_iob_dq/dq_out/SR
  Logical resource: frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[0].u_iob_dq/u_tri_state_dq/SR
  Location pin: OLOGIC_X0Y84.SR
  Clock network: frame_buffer/MIG/u_ddr2_infrastructure/rst90_sync_r<24>
--------------------------------------------------------------------------------
Slack: 5.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.250ns (Tospwh)
  Physical resource: frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/dq_out/SR
  Logical resource: frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/u_tri_state_dq/SR
  Location pin: OLOGIC_X0Y86.SR
  Clock network: frame_buffer/MIG/u_ddr2_infrastructure/rst90_sync_r_24_6
--------------------------------------------------------------------------------
Slack: 5.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.250ns (Tospwh)
  Physical resource: frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[2].u_iob_dq/dq_out/SR
  Logical resource: frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[2].u_iob_dq/u_tri_state_dq/SR
  Location pin: OLOGIC_X0Y91.SR
  Clock network: frame_buffer/MIG/u_ddr2_infrastructure/rst90_sync_r_24_5
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_SYS_clkdiv0 = PERIOD TIMEGRP "SYS_clkdiv0" TS_SYS_clk0 * 
2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 11013 paths analyzed, 3875 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.806ns.
--------------------------------------------------------------------------------

Paths for end point frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_32 (SLICE_X8Y77.AX), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.597ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall (FF)
  Destination:          frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_32 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.657ns (Levels of Logic = 1)
  Clock Path Skew:      -0.420ns (3.437 - 3.857)
  Source Clock:         frame_buffer/clk0 rising at 8.000ns
  Destination Clock:    frame_buffer/clkdiv0 rising at 16.000ns
  Clock Uncertainty:    0.326ns

  Clock Uncertainty:          0.326ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.262ns
    Phase Error (PE):           0.160ns

  Maximum Data Path: frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_32
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y52.CQ       Tcko                  0.450   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/stg3b_out_fall
                                                       frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall
    SLICE_X13Y67.C1      net (fanout=2)        2.065   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/stg3b_out_fall
    SLICE_X13Y67.C       Tilo                  0.094   ram_dvi_sync/pixel_bank_1<4651>
                                                       frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/rd_data_fall1
    SLICE_X8Y77.AX       net (fanout=2)        1.060   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/rd_data_fall<32>
    SLICE_X8Y77.CLK      Tdick                -0.012   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r<35>
                                                       frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_32
    -------------------------------------------------  ---------------------------
    Total                                      3.657ns (0.532ns logic, 3.125ns route)
                                                       (14.5% logic, 85.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.877ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall (FF)
  Destination:          frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_32 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.377ns (Levels of Logic = 1)
  Clock Path Skew:      -0.420ns (3.437 - 3.857)
  Source Clock:         frame_buffer/clk0 rising at 8.000ns
  Destination Clock:    frame_buffer/clkdiv0 rising at 16.000ns
  Clock Uncertainty:    0.326ns

  Clock Uncertainty:          0.326ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.262ns
    Phase Error (PE):           0.160ns

  Maximum Data Path: frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_32
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y52.AQ       Tcko                  0.450   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/stg3b_out_fall
                                                       frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall
    SLICE_X13Y67.C2      net (fanout=2)        1.785   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/stg2a_out_fall
    SLICE_X13Y67.C       Tilo                  0.094   ram_dvi_sync/pixel_bank_1<4651>
                                                       frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/rd_data_fall1
    SLICE_X8Y77.AX       net (fanout=2)        1.060   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/rd_data_fall<32>
    SLICE_X8Y77.CLK      Tdick                -0.012   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r<35>
                                                       frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_32
    -------------------------------------------------  ---------------------------
    Total                                      3.377ns (0.532ns logic, 2.845ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------

Paths for end point frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_8 (SLICE_X1Y60.AX), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.605ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[8].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall (FF)
  Destination:          frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.644ns (Levels of Logic = 1)
  Clock Path Skew:      -0.425ns (3.490 - 3.915)
  Source Clock:         frame_buffer/clk0 rising at 8.000ns
  Destination Clock:    frame_buffer/clkdiv0 rising at 16.000ns
  Clock Uncertainty:    0.326ns

  Clock Uncertainty:          0.326ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.262ns
    Phase Error (PE):           0.160ns

  Maximum Data Path: frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[8].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y28.DQ       Tcko                  0.450   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[8].u_iob_dq/stg3b_out_fall
                                                       frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[8].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall
    SLICE_X16Y49.A3      net (fanout=2)        1.695   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[8].u_iob_dq/stg3b_out_fall
    SLICE_X16Y49.A       Tilo                  0.094   ram_dvi_sync/pixel_bank_2<5167>
                                                       frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[8].u_iob_dq/rd_data_fall1
    SLICE_X1Y60.AX       net (fanout=2)        1.413   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/rd_data_fall<8>
    SLICE_X1Y60.CLK      Tdick                -0.008   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r<11>
                                                       frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_8
    -------------------------------------------------  ---------------------------
    Total                                      3.644ns (0.536ns logic, 3.108ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.658ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[8].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall (FF)
  Destination:          frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.591ns (Levels of Logic = 1)
  Clock Path Skew:      -0.425ns (3.490 - 3.915)
  Source Clock:         frame_buffer/clk0 rising at 8.000ns
  Destination Clock:    frame_buffer/clkdiv0 rising at 16.000ns
  Clock Uncertainty:    0.326ns

  Clock Uncertainty:          0.326ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.262ns
    Phase Error (PE):           0.160ns

  Maximum Data Path: frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[8].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y28.BQ       Tcko                  0.450   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[8].u_iob_dq/stg3b_out_fall
                                                       frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[8].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall
    SLICE_X16Y49.A4      net (fanout=2)        1.642   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[8].u_iob_dq/stg2a_out_fall
    SLICE_X16Y49.A       Tilo                  0.094   ram_dvi_sync/pixel_bank_2<5167>
                                                       frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[8].u_iob_dq/rd_data_fall1
    SLICE_X1Y60.AX       net (fanout=2)        1.413   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/rd_data_fall<8>
    SLICE_X1Y60.CLK      Tdick                -0.008   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r<11>
                                                       frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_8
    -------------------------------------------------  ---------------------------
    Total                                      3.591ns (0.536ns logic, 3.055ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------

Paths for end point frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_10 (SLICE_X1Y60.CX), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.626ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[10].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall (FF)
  Destination:          frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_10 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.605ns (Levels of Logic = 1)
  Clock Path Skew:      -0.443ns (3.490 - 3.933)
  Source Clock:         frame_buffer/clk0 rising at 8.000ns
  Destination Clock:    frame_buffer/clkdiv0 rising at 16.000ns
  Clock Uncertainty:    0.326ns

  Clock Uncertainty:          0.326ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.262ns
    Phase Error (PE):           0.160ns

  Maximum Data Path: frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[10].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y33.CQ       Tcko                  0.450   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[14].u_iob_dq/stg3b_out_fall
                                                       frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[10].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall
    SLICE_X16Y46.A4      net (fanout=2)        1.574   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[10].u_iob_dq/stg3b_out_fall
    SLICE_X16Y46.A       Tilo                  0.094   ram_dvi_sync/pixel_bank_1<4087>
                                                       frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[10].u_iob_dq/rd_data_fall1
    SLICE_X1Y60.CX       net (fanout=2)        1.483   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/rd_data_fall<10>
    SLICE_X1Y60.CLK      Tdick                 0.004   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r<11>
                                                       frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_10
    -------------------------------------------------  ---------------------------
    Total                                      3.605ns (0.548ns logic, 3.057ns route)
                                                       (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.711ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[10].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall (FF)
  Destination:          frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_10 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.520ns (Levels of Logic = 1)
  Clock Path Skew:      -0.443ns (3.490 - 3.933)
  Source Clock:         frame_buffer/clk0 rising at 8.000ns
  Destination Clock:    frame_buffer/clkdiv0 rising at 16.000ns
  Clock Uncertainty:    0.326ns

  Clock Uncertainty:          0.326ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.262ns
    Phase Error (PE):           0.160ns

  Maximum Data Path: frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[10].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y33.AQ       Tcko                  0.450   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[14].u_iob_dq/stg3b_out_fall
                                                       frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[10].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall
    SLICE_X16Y46.A3      net (fanout=2)        1.489   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[10].u_iob_dq/stg2a_out_fall
    SLICE_X16Y46.A       Tilo                  0.094   ram_dvi_sync/pixel_bank_1<4087>
                                                       frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[10].u_iob_dq/rd_data_fall1
    SLICE_X1Y60.CX       net (fanout=2)        1.483   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/rd_data_fall<10>
    SLICE_X1Y60.CLK      Tdick                 0.004   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r<11>
                                                       frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_10
    -------------------------------------------------  ---------------------------
    Total                                      3.520ns (0.548ns logic, 2.972ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_SYS_clkdiv0 = PERIOD TIMEGRP "SYS_clkdiv0" TS_SYS_clk0 * 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r1_5 (SLICE_X18Y88.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.026ns (requirement - (clock path skew + uncertainty - data path))
  Source:               frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r_5 (FF)
  Destination:          frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r1_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.622ns (Levels of Logic = 0)
  Clock Path Skew:      0.270ns (3.685 - 3.415)
  Source Clock:         frame_buffer/clk0 rising at 16.000ns
  Destination Clock:    frame_buffer/clkdiv0 rising at 16.000ns
  Clock Uncertainty:    0.326ns

  Clock Uncertainty:          0.326ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.262ns
    Phase Error (PE):           0.160ns

  Minimum Data Path: frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r_5 to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r1_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y90.BQ      Tcko                  0.414   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r<7>
                                                       frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r_5
    SLICE_X18Y88.BX      net (fanout=2)        0.439   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r<5>
    SLICE_X18Y88.CLK     Tckdi       (-Th)     0.231   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r1<7>
                                                       frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r1_5
    -------------------------------------------------  ---------------------------
    Total                                      0.622ns (0.183ns logic, 0.439ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------

Paths for end point frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r1_7 (SLICE_X18Y88.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.039ns (requirement - (clock path skew + uncertainty - data path))
  Source:               frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r_7 (FF)
  Destination:          frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r1_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.635ns (Levels of Logic = 0)
  Clock Path Skew:      0.270ns (3.685 - 3.415)
  Source Clock:         frame_buffer/clk0 rising at 16.000ns
  Destination Clock:    frame_buffer/clkdiv0 rising at 16.000ns
  Clock Uncertainty:    0.326ns

  Clock Uncertainty:          0.326ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.262ns
    Phase Error (PE):           0.160ns

  Minimum Data Path: frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r_7 to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r1_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y90.DQ      Tcko                  0.414   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r<7>
                                                       frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r_7
    SLICE_X18Y88.DX      net (fanout=2)        0.440   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r<7>
    SLICE_X18Y88.CLK     Tckdi       (-Th)     0.219   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r1<7>
                                                       frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r1_7
    -------------------------------------------------  ---------------------------
    Total                                      0.635ns (0.195ns logic, 0.440ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------

Paths for end point frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_valid_stgd (SLICE_X14Y98.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.056ns (requirement - (clock path skew + uncertainty - data path))
  Source:               frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r1 (FF)
  Destination:          frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_valid_stgd (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.680ns (Levels of Logic = 0)
  Clock Path Skew:      0.298ns (3.729 - 3.431)
  Source Clock:         frame_buffer/clk0 rising at 16.000ns
  Destination Clock:    frame_buffer/clkdiv0 rising at 16.000ns
  Clock Uncertainty:    0.326ns

  Clock Uncertainty:          0.326ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.262ns
    Phase Error (PE):           0.160ns

  Minimum Data Path: frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r1 to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_valid_stgd
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y97.DQ      Tcko                  0.433   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r1
                                                       frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r1
    SLICE_X14Y98.AX      net (fanout=1)        0.476   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r1
    SLICE_X14Y98.CLK     Tckdi       (-Th)     0.229   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_stable_window
                                                       frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_valid_stgd
    -------------------------------------------------  ---------------------------
    Total                                      0.680ns (0.204ns logic, 0.476ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SYS_clkdiv0 = PERIOD TIMEGRP "SYS_clkdiv0" TS_SYS_clk0 * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 12.001ns (period - min period limit)
  Period: 16.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/u_idelay_dq/C
  Logical resource: frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/u_idelay_dq/C
  Location pin: IODELAY_X0Y275.C
  Clock network: frame_buffer/clkdiv0
--------------------------------------------------------------------------------
Slack: 12.001ns (period - min period limit)
  Period: 16.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce/C
  Logical resource: frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce/C
  Location pin: IODELAY_X0Y58.C
  Clock network: frame_buffer/clkdiv0
--------------------------------------------------------------------------------
Slack: 12.001ns (period - min period limit)
  Period: 16.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_idelay_dqs/C
  Logical resource: frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_idelay_dqs/C
  Location pin: IODELAY_X0Y103.C
  Clock network: frame_buffer/clkdiv0
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_SYS_clk200 = PERIOD TIMEGRP "SYS_clk200" 5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 24 paths analyzed, 24 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   1.832ns.
--------------------------------------------------------------------------------

Paths for end point frame_buffer/MIG/u_ddr2_infrastructure/rst200_sync_r_24 (SLICE_X9Y84.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.168ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frame_buffer/MIG/u_ddr2_infrastructure/rst200_sync_r_23 (FF)
  Destination:          frame_buffer/MIG/u_ddr2_infrastructure/rst200_sync_r_24 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.729ns (Levels of Logic = 0)
  Clock Path Skew:      -0.025ns (0.638 - 0.663)
  Source Clock:         frame_buffer/clk200 rising at 0.000ns
  Destination Clock:    frame_buffer/clk200 rising at 5.000ns
  Clock Uncertainty:    0.078ns

  Clock Uncertainty:          0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.140ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: frame_buffer/MIG/u_ddr2_infrastructure/rst200_sync_r_23 to frame_buffer/MIG/u_ddr2_infrastructure/rst200_sync_r_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y98.DQ      Tcko                  0.450   frame_buffer/MIG/u_ddr2_infrastructure/rst200_sync_r<23>
                                                       frame_buffer/MIG/u_ddr2_infrastructure/rst200_sync_r_23
    SLICE_X9Y84.BX       net (fanout=1)        1.290   frame_buffer/MIG/u_ddr2_infrastructure/rst200_sync_r<23>
    SLICE_X9Y84.CLK      Tdick                -0.011   frame_buffer/MIG/u_ddr2_infrastructure/rst200_sync_r<24>
                                                       frame_buffer/MIG/u_ddr2_infrastructure/rst200_sync_r_24
    -------------------------------------------------  ---------------------------
    Total                                      1.729ns (0.439ns logic, 1.290ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------

Paths for end point frame_buffer/MIG/u_ddr2_infrastructure/rst200_sync_r_18 (SLICE_X30Y98.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.642ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frame_buffer/MIG/u_ddr2_infrastructure/rst200_sync_r_17 (FF)
  Destination:          frame_buffer/MIG/u_ddr2_infrastructure/rst200_sync_r_18 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.280ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         frame_buffer/clk200 rising at 0.000ns
  Destination Clock:    frame_buffer/clk200 rising at 5.000ns
  Clock Uncertainty:    0.078ns

  Clock Uncertainty:          0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.140ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: frame_buffer/MIG/u_ddr2_infrastructure/rst200_sync_r_17 to frame_buffer/MIG/u_ddr2_infrastructure/rst200_sync_r_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y98.BQ      Tcko                  0.471   frame_buffer/MIG/u_ddr2_infrastructure/rst200_sync_r<19>
                                                       frame_buffer/MIG/u_ddr2_infrastructure/rst200_sync_r_17
    SLICE_X30Y98.CX      net (fanout=1)        0.814   frame_buffer/MIG/u_ddr2_infrastructure/rst200_sync_r<17>
    SLICE_X30Y98.CLK     Tdick                -0.005   frame_buffer/MIG/u_ddr2_infrastructure/rst200_sync_r<19>
                                                       frame_buffer/MIG/u_ddr2_infrastructure/rst200_sync_r_18
    -------------------------------------------------  ---------------------------
    Total                                      1.280ns (0.466ns logic, 0.814ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------

Paths for end point frame_buffer/MIG/u_ddr2_infrastructure/rst200_sync_r_14 (SLICE_X38Y98.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.647ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frame_buffer/MIG/u_ddr2_infrastructure/rst200_sync_r_13 (FF)
  Destination:          frame_buffer/MIG/u_ddr2_infrastructure/rst200_sync_r_14 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.275ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         frame_buffer/clk200 rising at 0.000ns
  Destination Clock:    frame_buffer/clk200 rising at 5.000ns
  Clock Uncertainty:    0.078ns

  Clock Uncertainty:          0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.140ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: frame_buffer/MIG/u_ddr2_infrastructure/rst200_sync_r_13 to frame_buffer/MIG/u_ddr2_infrastructure/rst200_sync_r_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y98.BQ      Tcko                  0.450   frame_buffer/MIG/u_ddr2_infrastructure/rst200_sync_r<15>
                                                       frame_buffer/MIG/u_ddr2_infrastructure/rst200_sync_r_13
    SLICE_X38Y98.CX      net (fanout=1)        0.821   frame_buffer/MIG/u_ddr2_infrastructure/rst200_sync_r<13>
    SLICE_X38Y98.CLK     Tdick                 0.004   frame_buffer/MIG/u_ddr2_infrastructure/rst200_sync_r<15>
                                                       frame_buffer/MIG/u_ddr2_infrastructure/rst200_sync_r_14
    -------------------------------------------------  ---------------------------
    Total                                      1.275ns (0.454ns logic, 0.821ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_SYS_clk200 = PERIOD TIMEGRP "SYS_clk200" 5 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point frame_buffer/MIG/u_ddr2_infrastructure/rst200_sync_r_8 (SLICE_X42Y98.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.462ns (requirement - (clock path skew + uncertainty - data path))
  Source:               frame_buffer/MIG/u_ddr2_infrastructure/rst200_sync_r_7 (FF)
  Destination:          frame_buffer/MIG/u_ddr2_infrastructure/rst200_sync_r_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.506ns (Levels of Logic = 0)
  Clock Path Skew:      0.044ns (0.179 - 0.135)
  Source Clock:         frame_buffer/clk200 rising at 5.000ns
  Destination Clock:    frame_buffer/clk200 rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: frame_buffer/MIG/u_ddr2_infrastructure/rst200_sync_r_7 to frame_buffer/MIG/u_ddr2_infrastructure/rst200_sync_r_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y95.DQ      Tcko                  0.414   frame_buffer/MIG/u_ddr2_infrastructure/rst200_sync_r<7>
                                                       frame_buffer/MIG/u_ddr2_infrastructure/rst200_sync_r_7
    SLICE_X42Y98.AX      net (fanout=1)        0.321   frame_buffer/MIG/u_ddr2_infrastructure/rst200_sync_r<7>
    SLICE_X42Y98.CLK     Tckdi       (-Th)     0.229   frame_buffer/MIG/u_ddr2_infrastructure/rst200_sync_r<11>
                                                       frame_buffer/MIG/u_ddr2_infrastructure/rst200_sync_r_8
    -------------------------------------------------  ---------------------------
    Total                                      0.506ns (0.185ns logic, 0.321ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------

Paths for end point frame_buffer/MIG/u_ddr2_infrastructure/rst200_sync_r_21 (SLICE_X21Y98.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.465ns (requirement - (clock path skew + uncertainty - data path))
  Source:               frame_buffer/MIG/u_ddr2_infrastructure/rst200_sync_r_20 (FF)
  Destination:          frame_buffer/MIG/u_ddr2_infrastructure/rst200_sync_r_21 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.465ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         frame_buffer/clk200 rising at 5.000ns
  Destination Clock:    frame_buffer/clk200 rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: frame_buffer/MIG/u_ddr2_infrastructure/rst200_sync_r_20 to frame_buffer/MIG/u_ddr2_infrastructure/rst200_sync_r_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y98.AQ      Tcko                  0.414   frame_buffer/MIG/u_ddr2_infrastructure/rst200_sync_r<23>
                                                       frame_buffer/MIG/u_ddr2_infrastructure/rst200_sync_r_20
    SLICE_X21Y98.BX      net (fanout=1)        0.282   frame_buffer/MIG/u_ddr2_infrastructure/rst200_sync_r<20>
    SLICE_X21Y98.CLK     Tckdi       (-Th)     0.231   frame_buffer/MIG/u_ddr2_infrastructure/rst200_sync_r<23>
                                                       frame_buffer/MIG/u_ddr2_infrastructure/rst200_sync_r_21
    -------------------------------------------------  ---------------------------
    Total                                      0.465ns (0.183ns logic, 0.282ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------

Paths for end point frame_buffer/MIG/u_ddr2_infrastructure/rst200_sync_r_5 (SLICE_X43Y95.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.465ns (requirement - (clock path skew + uncertainty - data path))
  Source:               frame_buffer/MIG/u_ddr2_infrastructure/rst200_sync_r_4 (FF)
  Destination:          frame_buffer/MIG/u_ddr2_infrastructure/rst200_sync_r_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.465ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         frame_buffer/clk200 rising at 5.000ns
  Destination Clock:    frame_buffer/clk200 rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: frame_buffer/MIG/u_ddr2_infrastructure/rst200_sync_r_4 to frame_buffer/MIG/u_ddr2_infrastructure/rst200_sync_r_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y95.AQ      Tcko                  0.414   frame_buffer/MIG/u_ddr2_infrastructure/rst200_sync_r<7>
                                                       frame_buffer/MIG/u_ddr2_infrastructure/rst200_sync_r_4
    SLICE_X43Y95.BX      net (fanout=1)        0.282   frame_buffer/MIG/u_ddr2_infrastructure/rst200_sync_r<4>
    SLICE_X43Y95.CLK     Tckdi       (-Th)     0.231   frame_buffer/MIG/u_ddr2_infrastructure/rst200_sync_r<7>
                                                       frame_buffer/MIG/u_ddr2_infrastructure/rst200_sync_r_5
    -------------------------------------------------  ---------------------------
    Total                                      0.465ns (0.183ns logic, 0.282ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SYS_clk200 = PERIOD TIMEGRP "SYS_clk200" 5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.946ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 0.527ns (Trpw)
  Physical resource: frame_buffer/MIG/u_ddr2_infrastructure/rst200_sync_r<24>/SR
  Logical resource: frame_buffer/MIG/u_ddr2_infrastructure/rst200_sync_r_24/SR
  Location pin: SLICE_X9Y84.SR
  Clock network: frame_buffer/MIG/u_ddr2_infrastructure/locked_inv
--------------------------------------------------------------------------------
Slack: 3.946ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.527ns (Trpw)
  Physical resource: frame_buffer/MIG/u_ddr2_infrastructure/rst200_sync_r<24>/SR
  Logical resource: frame_buffer/MIG/u_ddr2_infrastructure/rst200_sync_r_24/SR
  Location pin: SLICE_X9Y84.SR
  Clock network: frame_buffer/MIG/u_ddr2_infrastructure/locked_inv
--------------------------------------------------------------------------------
Slack: 3.946ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 0.527ns (Trpw)
  Physical resource: frame_buffer/MIG/u_ddr2_infrastructure/rst200_sync_r<23>/SR
  Logical resource: frame_buffer/MIG/u_ddr2_infrastructure/rst200_sync_r_20/SR
  Location pin: SLICE_X21Y98.SR
  Clock network: frame_buffer/MIG/u_ddr2_infrastructure/locked_inv
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_MC_RD_DATA_SEL = MAXDELAY FROM TIMEGRP "TNM_RD_DATA_SEL" 
TO TIMEGRP "FFS"         TS_SYS_clk0 * 4;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 384 paths analyzed, 384 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.158ns.
--------------------------------------------------------------------------------

Paths for end point frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_51 (SLICE_X22Y102.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    26.842ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[6].u_ff_rd_data_sel (FF)
  Destination:          frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_51 (FF)
  Requirement:          32.000ns
  Data Path Delay:      4.661ns (Levels of Logic = 1)
  Clock Path Skew:      -0.206ns (3.524 - 3.730)
  Source Clock:         frame_buffer/clkdiv0 rising at 0.000ns
  Destination Clock:    frame_buffer/clk0 rising at 8.000ns
  Clock Uncertainty:    0.291ns

  Clock Uncertainty:          0.291ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.160ns

  Maximum Data Path: frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[6].u_ff_rd_data_sel to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_51
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y99.CQ      Tcko                  0.450   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<7>
                                                       frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[6].u_ff_rd_data_sel
    SLICE_X10Y121.B1     net (fanout=32)       2.417   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<6>
    SLICE_X10Y121.B      Tilo                  0.094   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_ctrl/rd_to_wr_ok_r
                                                       frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/rd_data_fall1
    SLICE_X22Y102.BX     net (fanout=2)        1.711   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/rd_data_fall<51>
    SLICE_X22Y102.CLK    Tdick                -0.011   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r<53>
                                                       frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_51
    -------------------------------------------------  ---------------------------
    Total                                      4.661ns (0.533ns logic, 4.128ns route)
                                                       (11.4% logic, 88.6% route)

--------------------------------------------------------------------------------

Paths for end point frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_bit1_r_1 (SLICE_X15Y61.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    26.912ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[1].u_ff_rd_data_sel (FF)
  Destination:          frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_bit1_r_1 (FF)
  Requirement:          32.000ns
  Data Path Delay:      4.449ns (Levels of Logic = 1)
  Clock Path Skew:      -0.348ns (3.437 - 3.785)
  Source Clock:         frame_buffer/clkdiv0 rising at 0.000ns
  Destination Clock:    frame_buffer/clk0 rising at 8.000ns
  Clock Uncertainty:    0.291ns

  Clock Uncertainty:          0.291ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.160ns

  Maximum Data Path: frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[1].u_ff_rd_data_sel to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_bit1_r_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y58.BQ      Tcko                  0.450   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<3>
                                                       frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[1].u_ff_rd_data_sel
    SLICE_X4Y46.C1       net (fanout=32)       1.949   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<1>
    SLICE_X4Y46.C        Tilo                  0.094   ram_dvi_sync/pixel_bank_1<5139>
                                                       frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[9].u_iob_dq/rd_data_fall1
    SLICE_X15Y61.BX      net (fanout=2)        1.967   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/rd_data_fall<9>
    SLICE_X15Y61.CLK     Tdick                -0.011   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_bit1_r<3>
                                                       frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_bit1_r_1
    -------------------------------------------------  ---------------------------
    Total                                      4.449ns (0.533ns logic, 3.916ns route)
                                                       (12.0% logic, 88.0% route)

--------------------------------------------------------------------------------

Paths for end point frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_37 (SLICE_X19Y70.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    27.136ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[4].u_ff_rd_data_sel (FF)
  Destination:          frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_37 (FF)
  Requirement:          32.000ns
  Data Path Delay:      4.243ns (Levels of Logic = 1)
  Clock Path Skew:      -0.330ns (3.400 - 3.730)
  Source Clock:         frame_buffer/clkdiv0 rising at 0.000ns
  Destination Clock:    frame_buffer/clk0 rising at 8.000ns
  Clock Uncertainty:    0.291ns

  Clock Uncertainty:          0.291ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.160ns

  Maximum Data Path: frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[4].u_ff_rd_data_sel to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_37
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y99.AQ      Tcko                  0.450   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<7>
                                                       frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[4].u_ff_rd_data_sel
    SLICE_X15Y64.A1      net (fanout=32)       2.857   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<4>
    SLICE_X15Y64.A       Tilo                  0.094   ram_dvi_sync/pixel_bank_2<4627>
                                                       frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[37].u_iob_dq/rd_data_fall1
    SLICE_X19Y70.DX      net (fanout=2)        0.840   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/rd_data_fall<37>
    SLICE_X19Y70.CLK     Tdick                 0.002   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r<37>
                                                       frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_37
    -------------------------------------------------  ---------------------------
    Total                                      4.243ns (0.546ns logic, 3.697ns route)
                                                       (12.9% logic, 87.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_MC_RD_DATA_SEL = MAXDELAY FROM TIMEGRP "TNM_RD_DATA_SEL" TO TIMEGRP "FFS"         TS_SYS_clk0 * 4;
--------------------------------------------------------------------------------

Paths for end point frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_40 (SLICE_X17Y102.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.287ns (requirement - (clock path skew + uncertainty - data path))
  Source:               frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[5].u_ff_rd_data_sel (FF)
  Destination:          frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_40 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.884ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.306ns (3.776 - 3.470)
  Source Clock:         frame_buffer/clkdiv0 rising at 0.000ns
  Destination Clock:    frame_buffer/clk0 rising at 0.000ns
  Clock Uncertainty:    0.291ns

  Clock Uncertainty:          0.291ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.160ns

  Minimum Data Path: frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[5].u_ff_rd_data_sel to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_40
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y99.BQ      Tcko                  0.414   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<7>
                                                       frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[5].u_ff_rd_data_sel
    SLICE_X17Y102.A4     net (fanout=32)       0.667   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<5>
    SLICE_X17Y102.CLK    Tah         (-Th)     0.197   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise<43>
                                                       frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rise_data_40_mux00001
                                                       frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_40
    -------------------------------------------------  ---------------------------
    Total                                      0.884ns (0.217ns logic, 0.667ns route)
                                                       (24.5% logic, 75.5% route)
--------------------------------------------------------------------------------

Paths for end point frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_41 (SLICE_X17Y102.B4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.288ns (requirement - (clock path skew + uncertainty - data path))
  Source:               frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[5].u_ff_rd_data_sel (FF)
  Destination:          frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_41 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.885ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.306ns (3.776 - 3.470)
  Source Clock:         frame_buffer/clkdiv0 rising at 0.000ns
  Destination Clock:    frame_buffer/clk0 rising at 0.000ns
  Clock Uncertainty:    0.291ns

  Clock Uncertainty:          0.291ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.160ns

  Minimum Data Path: frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[5].u_ff_rd_data_sel to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_41
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y99.BQ      Tcko                  0.414   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<7>
                                                       frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[5].u_ff_rd_data_sel
    SLICE_X17Y102.B4     net (fanout=32)       0.667   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<5>
    SLICE_X17Y102.CLK    Tah         (-Th)     0.196   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise<43>
                                                       frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rise_data_41_mux00001
                                                       frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_41
    -------------------------------------------------  ---------------------------
    Total                                      0.885ns (0.218ns logic, 0.667ns route)
                                                       (24.6% logic, 75.4% route)
--------------------------------------------------------------------------------

Paths for end point frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_26 (SLICE_X15Y54.C4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.341ns (requirement - (clock path skew + uncertainty - data path))
  Source:               frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[3].u_ff_rd_data_sel (FF)
  Destination:          frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_26 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.903ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.271ns (3.791 - 3.520)
  Source Clock:         frame_buffer/clkdiv0 rising at 0.000ns
  Destination Clock:    frame_buffer/clk0 rising at 0.000ns
  Clock Uncertainty:    0.291ns

  Clock Uncertainty:          0.291ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.160ns

  Minimum Data Path: frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[3].u_ff_rd_data_sel to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y58.DQ      Tcko                  0.414   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<3>
                                                       frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[3].u_ff_rd_data_sel
    SLICE_X15Y54.C4      net (fanout=32)       0.684   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<3>
    SLICE_X15Y54.CLK     Tah         (-Th)     0.195   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall<27>
                                                       frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/fall_data_26_mux00001
                                                       frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_26
    -------------------------------------------------  ---------------------------
    Total                                      0.903ns (0.219ns logic, 0.684ns route)
                                                       (24.3% logic, 75.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_MC_RDEN_SEL_MUX = MAXDELAY FROM TIMEGRP 
"TNM_RDEN_SEL_MUX" TO TIMEGRP "FFS"         TS_SYS_clk0 * 4;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 128 paths analyzed, 128 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.126ns.
--------------------------------------------------------------------------------

Paths for end point frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_63 (SLICE_X13Y118.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    28.874ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[7].u_ff_rden_sel_mux (FF)
  Destination:          frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_63 (FF)
  Requirement:          32.000ns
  Data Path Delay:      3.043ns (Levels of Logic = 1)
  Clock Path Skew:      0.048ns (1.426 - 1.378)
  Source Clock:         frame_buffer/clk0 rising at 0.000ns
  Destination Clock:    frame_buffer/clk0 rising at 8.000ns
  Clock Uncertainty:    0.131ns

  Clock Uncertainty:          0.131ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[7].u_ff_rden_sel_mux to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_63
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y88.DQ      Tcko                  0.450   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux<7>
                                                       frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[7].u_ff_rden_sel_mux
    SLICE_X13Y118.D1     net (fanout=16)       2.565   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux<7>
    SLICE_X13Y118.CLK    Tas                   0.028   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise<63>
                                                       frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rise_data_63_mux00001
                                                       frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_63
    -------------------------------------------------  ---------------------------
    Total                                      3.043ns (0.478ns logic, 2.565ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------

Paths for end point frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_62 (SLICE_X13Y118.C1), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    28.876ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[7].u_ff_rden_sel_mux (FF)
  Destination:          frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_62 (FF)
  Requirement:          32.000ns
  Data Path Delay:      3.041ns (Levels of Logic = 1)
  Clock Path Skew:      0.048ns (1.426 - 1.378)
  Source Clock:         frame_buffer/clk0 rising at 0.000ns
  Destination Clock:    frame_buffer/clk0 rising at 8.000ns
  Clock Uncertainty:    0.131ns

  Clock Uncertainty:          0.131ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[7].u_ff_rden_sel_mux to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_62
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y88.DQ      Tcko                  0.450   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux<7>
                                                       frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[7].u_ff_rden_sel_mux
    SLICE_X13Y118.C1     net (fanout=16)       2.562   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux<7>
    SLICE_X13Y118.CLK    Tas                   0.029   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise<63>
                                                       frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rise_data_62_mux00001
                                                       frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_62
    -------------------------------------------------  ---------------------------
    Total                                      3.041ns (0.479ns logic, 2.562ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------

Paths for end point frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_60 (SLICE_X23Y118.A1), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    28.980ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[7].u_ff_rden_sel_mux (FF)
  Destination:          frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_60 (FF)
  Requirement:          32.000ns
  Data Path Delay:      2.907ns (Levels of Logic = 1)
  Clock Path Skew:      0.018ns (1.396 - 1.378)
  Source Clock:         frame_buffer/clk0 rising at 0.000ns
  Destination Clock:    frame_buffer/clk0 rising at 8.000ns
  Clock Uncertainty:    0.131ns

  Clock Uncertainty:          0.131ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[7].u_ff_rden_sel_mux to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_60
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y88.DQ      Tcko                  0.450   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux<7>
                                                       frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[7].u_ff_rden_sel_mux
    SLICE_X23Y118.A1     net (fanout=16)       2.431   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux<7>
    SLICE_X23Y118.CLK    Tas                   0.026   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall<63>
                                                       frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/fall_data_60_mux00001
                                                       frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_60
    -------------------------------------------------  ---------------------------
    Total                                      2.907ns (0.476ns logic, 2.431ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_MC_RDEN_SEL_MUX = MAXDELAY FROM TIMEGRP "TNM_RDEN_SEL_MUX" TO TIMEGRP "FFS"         TS_SYS_clk0 * 4;
--------------------------------------------------------------------------------

Paths for end point frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_24 (SLICE_X15Y54.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.845ns (requirement - (clock path skew + uncertainty - data path))
  Source:               frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[3].u_ff_rden_sel_mux (FF)
  Destination:          frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_24 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.022ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.177ns (1.529 - 1.352)
  Source Clock:         frame_buffer/clk0 rising at 8.000ns
  Destination Clock:    frame_buffer/clk0 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[3].u_ff_rden_sel_mux to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y60.DQ      Tcko                  0.414   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux<3>
                                                       frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[3].u_ff_rden_sel_mux
    SLICE_X15Y54.A6      net (fanout=16)       0.805   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux<3>
    SLICE_X15Y54.CLK     Tah         (-Th)     0.197   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall<27>
                                                       frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/fall_data_24_mux00001
                                                       frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_24
    -------------------------------------------------  ---------------------------
    Total                                      1.022ns (0.217ns logic, 0.805ns route)
                                                       (21.2% logic, 78.8% route)
--------------------------------------------------------------------------------

Paths for end point frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_25 (SLICE_X15Y54.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.849ns (requirement - (clock path skew + uncertainty - data path))
  Source:               frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[3].u_ff_rden_sel_mux (FF)
  Destination:          frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_25 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.026ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.177ns (1.529 - 1.352)
  Source Clock:         frame_buffer/clk0 rising at 8.000ns
  Destination Clock:    frame_buffer/clk0 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[3].u_ff_rden_sel_mux to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y60.DQ      Tcko                  0.414   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux<3>
                                                       frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[3].u_ff_rden_sel_mux
    SLICE_X15Y54.B6      net (fanout=16)       0.808   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux<3>
    SLICE_X15Y54.CLK     Tah         (-Th)     0.196   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall<27>
                                                       frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/fall_data_25_mux00001
                                                       frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_25
    -------------------------------------------------  ---------------------------
    Total                                      1.026ns (0.218ns logic, 0.808ns route)
                                                       (21.2% logic, 78.8% route)
--------------------------------------------------------------------------------

Paths for end point frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_41 (SLICE_X17Y102.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.881ns (requirement - (clock path skew + uncertainty - data path))
  Source:               frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[5].u_ff_rden_sel_mux (FF)
  Destination:          frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_41 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.114ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.233ns (1.514 - 1.281)
  Source Clock:         frame_buffer/clk0 rising at 8.000ns
  Destination Clock:    frame_buffer/clk0 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[5].u_ff_rden_sel_mux to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_41
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y88.BQ      Tcko                  0.414   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux<7>
                                                       frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[5].u_ff_rden_sel_mux
    SLICE_X17Y102.B5     net (fanout=16)       0.896   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux<5>
    SLICE_X17Y102.CLK    Tah         (-Th)     0.196   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise<43>
                                                       frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rise_data_41_mux00001
                                                       frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_41
    -------------------------------------------------  ---------------------------
    Total                                      1.114ns (0.218ns logic, 0.896ns route)
                                                       (19.6% logic, 80.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_MC_PHY_INIT_DATA_SEL_0 = MAXDELAY FROM TIMEGRP 
"TNM_PHY_INIT_DATA_SEL" TO         TIMEGRP "FFS" TS_SYS_clk0 * 4;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 152 paths analyzed, 152 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.178ns.
--------------------------------------------------------------------------------

Paths for end point frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/u_ff_cas_n (OLOGIC_X0Y232.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    25.822ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/u_ff_cas_n (FF)
  Requirement:          32.000ns
  Data Path Delay:      5.834ns (Levels of Logic = 1)
  Clock Path Skew:      -0.053ns (3.599 - 3.652)
  Source Clock:         frame_buffer/clkdiv0 rising at 0.000ns
  Destination Clock:    frame_buffer/clk0 rising at 8.000ns
  Clock Uncertainty:    0.291ns

  Clock Uncertainty:          0.291ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.160ns

  Maximum Data Path: frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/u_ff_cas_n
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y90.BQ      Tcko                  0.450   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                       frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X7Y123.A1      net (fanout=150)      3.955   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X7Y123.A       Tilo                  0.094   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/cas_n_mux
                                                       frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/cas_n_mux1
    OLOGIC_X0Y232.D1     net (fanout=1)        0.901   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/cas_n_mux
    OLOGIC_X0Y232.CLK    Todck                 0.434   ddr2_cas_n_OBUF
                                                       frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/u_ff_cas_n
    -------------------------------------------------  ---------------------------
    Total                                      5.834ns (0.978ns logic, 4.856ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------

Paths for end point frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/u_ff_ras_n (OLOGIC_X0Y229.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    26.110ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/u_ff_ras_n (FF)
  Requirement:          32.000ns
  Data Path Delay:      5.542ns (Levels of Logic = 1)
  Clock Path Skew:      -0.057ns (3.595 - 3.652)
  Source Clock:         frame_buffer/clkdiv0 rising at 0.000ns
  Destination Clock:    frame_buffer/clk0 rising at 8.000ns
  Clock Uncertainty:    0.291ns

  Clock Uncertainty:          0.291ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.160ns

  Maximum Data Path: frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/u_ff_ras_n
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y90.BQ      Tcko                  0.450   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                       frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X7Y127.A4      net (fanout=150)      3.417   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X7Y127.A       Tilo                  0.094   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyinc_gate<7>
                                                       frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/ras_n_mux1
    OLOGIC_X0Y229.D1     net (fanout=1)        1.147   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/ras_n_mux
    OLOGIC_X0Y229.CLK    Todck                 0.434   ddr2_ras_n_OBUF
                                                       frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/u_ff_ras_n
    -------------------------------------------------  ---------------------------
    Total                                      5.542ns (0.978ns logic, 4.564ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------

Paths for end point frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_cs_n[0]..u_ff_cs_n (OLOGIC_X0Y231.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    26.378ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_cs_n[0]..u_ff_cs_n (FF)
  Requirement:          32.000ns
  Data Path Delay:      5.276ns (Levels of Logic = 1)
  Clock Path Skew:      -0.055ns (3.597 - 3.652)
  Source Clock:         frame_buffer/clkdiv0 rising at 0.000ns
  Destination Clock:    frame_buffer/clk0 rising at 8.000ns
  Clock Uncertainty:    0.291ns

  Clock Uncertainty:          0.291ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.160ns

  Maximum Data Path: frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_cs_n[0]..u_ff_cs_n
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y90.BQ      Tcko                  0.450   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                       frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X7Y124.B6      net (fanout=150)      3.387   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X7Y124.B       Tilo                  0.094   devices/keyboard/ps2_interface/ps2_host_clk_ctrl/timer_is_zero_or000017
                                                       frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/cs_n_mux_0_mux00001
    OLOGIC_X0Y231.D1     net (fanout=1)        0.911   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/cs_n_mux
    OLOGIC_X0Y231.CLK    Todck                 0.434   ddr2_cs_n_0_OBUF
                                                       frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_cs_n[0]..u_ff_cs_n
    -------------------------------------------------  ---------------------------
    Total                                      5.276ns (0.978ns logic, 4.298ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_MC_PHY_INIT_DATA_SEL_0 = MAXDELAY FROM TIMEGRP "TNM_PHY_INIT_DATA_SEL" TO         TIMEGRP "FFS" TS_SYS_clk0 * 4;
--------------------------------------------------------------------------------

Paths for end point frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_96 (SLICE_X2Y92.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.468ns (requirement - (clock path skew + uncertainty - data path))
  Source:               frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_96 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.096ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.337ns (3.733 - 3.396)
  Source Clock:         frame_buffer/clkdiv0 rising at 0.000ns
  Destination Clock:    frame_buffer/clk90 rising at -6.000ns
  Clock Uncertainty:    0.291ns

  Clock Uncertainty:          0.291ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.160ns

  Minimum Data Path: frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_96
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y90.BQ      Tcko                  0.414   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                       frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X2Y92.A5       net (fanout=150)      0.879   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X2Y92.CLK      Tah         (-Th)     0.197   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<99>
                                                       frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_96_rstpot
                                                       frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_96
    -------------------------------------------------  ---------------------------
    Total                                      1.096ns (0.217ns logic, 0.879ns route)
                                                       (19.8% logic, 80.2% route)
--------------------------------------------------------------------------------

Paths for end point frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_100 (SLICE_X3Y93.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.605ns (requirement - (clock path skew + uncertainty - data path))
  Source:               frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_100 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.211ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.315ns (3.711 - 3.396)
  Source Clock:         frame_buffer/clkdiv0 rising at 0.000ns
  Destination Clock:    frame_buffer/clk90 rising at -6.000ns
  Clock Uncertainty:    0.291ns

  Clock Uncertainty:          0.291ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.160ns

  Minimum Data Path: frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_100
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y90.BQ      Tcko                  0.414   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                       frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X3Y93.A4       net (fanout=150)      0.994   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X3Y93.CLK      Tah         (-Th)     0.197   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<103>
                                                       frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_100_rstpot
                                                       frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_100
    -------------------------------------------------  ---------------------------
    Total                                      1.211ns (0.217ns logic, 0.994ns route)
                                                       (17.9% logic, 82.1% route)
--------------------------------------------------------------------------------

Paths for end point frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_101 (SLICE_X3Y93.B4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.607ns (requirement - (clock path skew + uncertainty - data path))
  Source:               frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_101 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.213ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.315ns (3.711 - 3.396)
  Source Clock:         frame_buffer/clkdiv0 rising at 0.000ns
  Destination Clock:    frame_buffer/clk90 rising at -6.000ns
  Clock Uncertainty:    0.291ns

  Clock Uncertainty:          0.291ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.160ns

  Minimum Data Path: frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_101
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y90.BQ      Tcko                  0.414   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                       frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X3Y93.B4       net (fanout=150)      0.995   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X3Y93.CLK      Tah         (-Th)     0.196   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<103>
                                                       frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_101_rstpot
                                                       frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_101
    -------------------------------------------------  ---------------------------
    Total                                      1.213ns (0.218ns logic, 0.995ns route)
                                                       (18.0% logic, 82.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_MC_PHY_INIT_DATA_SEL_90 = MAXDELAY FROM TIMEGRP 
"TNM_PHY_INIT_DATA_SEL" TO         TIMEGRP "RAMS" TS_SYS_clk0 * 4;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 8 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.125ns.
--------------------------------------------------------------------------------

Paths for end point frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[1].u_wdf (RAMB36_X0Y25.ENARDENL), 4 paths
--------------------------------------------------------------------------------
Slack (setup paths):    27.875ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[1].u_wdf (RAM)
  Requirement:          32.000ns
  Data Path Delay:      3.886ns (Levels of Logic = 1)
  Clock Path Skew:      0.052ns (3.704 - 3.652)
  Source Clock:         frame_buffer/clkdiv0 rising at 0.000ns
  Destination Clock:    frame_buffer/clk90 rising at 2.000ns
  Clock Uncertainty:    0.291ns

  Clock Uncertainty:          0.291ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.160ns

  Maximum Data Path: frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[1].u_wdf
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X19Y90.BQ             Tcko                  0.450   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                              frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X7Y91.A5              net (fanout=150)      0.833   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X7Y91.A               Tilo                  0.094   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_addr_r2<7>
                                                              frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_90_r11
    RAMB36_X0Y25.ENARDENL       net (fanout=2)        2.031   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/wdf_rden
    RAMB36_X0Y25.REGCLKARDRCLKU Trcck_RDEN            0.478   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[1].u_wdf
                                                              frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[1].u_wdf
    --------------------------------------------------------  ---------------------------
    Total                                             3.886ns (1.022ns logic, 2.864ns route)
                                                              (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    27.893ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[1].u_wdf (RAM)
  Requirement:          32.000ns
  Data Path Delay:      3.886ns (Levels of Logic = 1)
  Clock Path Skew:      0.070ns (3.722 - 3.652)
  Source Clock:         frame_buffer/clkdiv0 rising at 0.000ns
  Destination Clock:    frame_buffer/clk90 rising at 2.000ns
  Clock Uncertainty:    0.291ns

  Clock Uncertainty:          0.291ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.160ns

  Maximum Data Path: frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[1].u_wdf
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X19Y90.BQ             Tcko                  0.450   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                              frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X7Y91.A5              net (fanout=150)      0.833   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X7Y91.A               Tilo                  0.094   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_addr_r2<7>
                                                              frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_90_r11
    RAMB36_X0Y25.ENARDENL       net (fanout=2)        2.031   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/wdf_rden
    RAMB36_X0Y25.REGCLKARDRCLKL Trcck_RDEN            0.478   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[1].u_wdf
                                                              frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[1].u_wdf
    --------------------------------------------------------  ---------------------------
    Total                                             3.886ns (1.022ns logic, 2.864ns route)
                                                              (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    27.897ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[1].u_wdf (RAM)
  Requirement:          32.000ns
  Data Path Delay:      3.886ns (Levels of Logic = 1)
  Clock Path Skew:      0.074ns (3.726 - 3.652)
  Source Clock:         frame_buffer/clkdiv0 rising at 0.000ns
  Destination Clock:    frame_buffer/clk90 rising at 2.000ns
  Clock Uncertainty:    0.291ns

  Clock Uncertainty:          0.291ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.160ns

  Maximum Data Path: frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[1].u_wdf
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X19Y90.BQ         Tcko                  0.450   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                          frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X7Y91.A5          net (fanout=150)      0.833   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X7Y91.A           Tilo                  0.094   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_addr_r2<7>
                                                          frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_90_r11
    RAMB36_X0Y25.ENARDENL   net (fanout=2)        2.031   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/wdf_rden
    RAMB36_X0Y25.CLKARDCLKU Trcck_RDEN            0.478   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[1].u_wdf
                                                          frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[1].u_wdf
    ----------------------------------------------------  ---------------------------
    Total                                         3.886ns (1.022ns logic, 2.864ns route)
                                                          (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------

Paths for end point frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf (RAMB36_X0Y18.ENARDENL), 4 paths
--------------------------------------------------------------------------------
Slack (setup paths):    29.097ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf (RAM)
  Requirement:          32.000ns
  Data Path Delay:      2.503ns (Levels of Logic = 1)
  Clock Path Skew:      -0.109ns (3.543 - 3.652)
  Source Clock:         frame_buffer/clkdiv0 rising at 0.000ns
  Destination Clock:    frame_buffer/clk90 rising at 2.000ns
  Clock Uncertainty:    0.291ns

  Clock Uncertainty:          0.291ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.160ns

  Maximum Data Path: frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X19Y90.BQ             Tcko                  0.450   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                              frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X7Y91.A5              net (fanout=150)      0.833   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X7Y91.A               Tilo                  0.094   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_addr_r2<7>
                                                              frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_90_r11
    RAMB36_X0Y18.ENARDENL       net (fanout=2)        0.648   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/wdf_rden
    RAMB36_X0Y18.REGCLKARDRCLKL Trcck_RDEN            0.478   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf
                                                              frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf
    --------------------------------------------------------  ---------------------------
    Total                                             2.503ns (1.022ns logic, 1.481ns route)
                                                              (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    29.115ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf (RAM)
  Requirement:          32.000ns
  Data Path Delay:      2.503ns (Levels of Logic = 1)
  Clock Path Skew:      -0.091ns (3.561 - 3.652)
  Source Clock:         frame_buffer/clkdiv0 rising at 0.000ns
  Destination Clock:    frame_buffer/clk90 rising at 2.000ns
  Clock Uncertainty:    0.291ns

  Clock Uncertainty:          0.291ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.160ns

  Maximum Data Path: frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X19Y90.BQ             Tcko                  0.450   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                              frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X7Y91.A5              net (fanout=150)      0.833   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X7Y91.A               Tilo                  0.094   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_addr_r2<7>
                                                              frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_90_r11
    RAMB36_X0Y18.ENARDENL       net (fanout=2)        0.648   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/wdf_rden
    RAMB36_X0Y18.REGCLKARDRCLKU Trcck_RDEN            0.478   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf
                                                              frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf
    --------------------------------------------------------  ---------------------------
    Total                                             2.503ns (1.022ns logic, 1.481ns route)
                                                              (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    29.119ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf (RAM)
  Requirement:          32.000ns
  Data Path Delay:      2.503ns (Levels of Logic = 1)
  Clock Path Skew:      -0.087ns (3.565 - 3.652)
  Source Clock:         frame_buffer/clkdiv0 rising at 0.000ns
  Destination Clock:    frame_buffer/clk90 rising at 2.000ns
  Clock Uncertainty:    0.291ns

  Clock Uncertainty:          0.291ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.160ns

  Maximum Data Path: frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X19Y90.BQ         Tcko                  0.450   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                          frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X7Y91.A5          net (fanout=150)      0.833   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X7Y91.A           Tilo                  0.094   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_addr_r2<7>
                                                          frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_90_r11
    RAMB36_X0Y18.ENARDENL   net (fanout=2)        0.648   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/wdf_rden
    RAMB36_X0Y18.CLKARDCLKL Trcck_RDEN            0.478   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf
                                                          frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf
    ----------------------------------------------------  ---------------------------
    Total                                         2.503ns (1.022ns logic, 1.481ns route)
                                                          (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_MC_PHY_INIT_DATA_SEL_90 = MAXDELAY FROM TIMEGRP "TNM_PHY_INIT_DATA_SEL" TO         TIMEGRP "RAMS" TS_SYS_clk0 * 4;
--------------------------------------------------------------------------------

Paths for end point frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf (RAMB36_X0Y18.ENARDENL), 4 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.732ns (requirement - (clock path skew + uncertainty - data path))
  Source:               frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.469ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.446ns (3.842 - 3.396)
  Source Clock:         frame_buffer/clkdiv0 rising at 0.000ns
  Destination Clock:    frame_buffer/clk90 rising at -6.000ns
  Clock Uncertainty:    0.291ns

  Clock Uncertainty:          0.291ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.160ns

  Minimum Data Path: frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X19Y90.BQ         Tcko                  0.414   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                          frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X7Y91.A5          net (fanout=150)      0.767   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X7Y91.A           Tilo                  0.087   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_addr_r2<7>
                                                          frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_90_r11
    RAMB36_X0Y18.ENARDENL   net (fanout=2)        0.596   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/wdf_rden
    RAMB36_X0Y18.CLKARDCLKU Trckc_RDEN  (-Th)     0.395   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf
                                                          frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf
    ----------------------------------------------------  ---------------------------
    Total                                         1.469ns (0.106ns logic, 1.363ns route)
                                                          (7.2% logic, 92.8% route)
--------------------------------------------------------------------------------
Slack (hold path):      0.741ns (requirement - (clock path skew + uncertainty - data path))
  Source:               frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.469ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.437ns (3.833 - 3.396)
  Source Clock:         frame_buffer/clkdiv0 rising at 0.000ns
  Destination Clock:    frame_buffer/clk90 rising at -6.000ns
  Clock Uncertainty:    0.291ns

  Clock Uncertainty:          0.291ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.160ns

  Minimum Data Path: frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X19Y90.BQ         Tcko                  0.414   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                          frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X7Y91.A5          net (fanout=150)      0.767   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X7Y91.A           Tilo                  0.087   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_addr_r2<7>
                                                          frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_90_r11
    RAMB36_X0Y18.ENARDENL   net (fanout=2)        0.596   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/wdf_rden
    RAMB36_X0Y18.CLKARDCLKL Trckc_RDEN  (-Th)     0.395   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf
                                                          frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf
    ----------------------------------------------------  ---------------------------
    Total                                         1.469ns (0.106ns logic, 1.363ns route)
                                                          (7.2% logic, 92.8% route)
--------------------------------------------------------------------------------
Slack (hold path):      0.745ns (requirement - (clock path skew + uncertainty - data path))
  Source:               frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.469ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.433ns (3.829 - 3.396)
  Source Clock:         frame_buffer/clkdiv0 rising at 0.000ns
  Destination Clock:    frame_buffer/clk90 rising at -6.000ns
  Clock Uncertainty:    0.291ns

  Clock Uncertainty:          0.291ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.160ns

  Minimum Data Path: frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X19Y90.BQ             Tcko                  0.414   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                              frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X7Y91.A5              net (fanout=150)      0.767   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X7Y91.A               Tilo                  0.087   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_addr_r2<7>
                                                              frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_90_r11
    RAMB36_X0Y18.ENARDENL       net (fanout=2)        0.596   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/wdf_rden
    RAMB36_X0Y18.REGCLKARDRCLKU Trckc_RDEN  (-Th)     0.395   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf
                                                              frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf
    --------------------------------------------------------  ---------------------------
    Total                                             1.469ns (0.106ns logic, 1.363ns route)
                                                              (7.2% logic, 92.8% route)
--------------------------------------------------------------------------------

Paths for end point frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[1].u_wdf (RAMB36_X0Y25.ENARDENL), 4 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.830ns (requirement - (clock path skew + uncertainty - data path))
  Source:               frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[1].u_wdf (RAM)
  Requirement:          0.000ns
  Data Path Delay:      2.741ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.620ns (4.016 - 3.396)
  Source Clock:         frame_buffer/clkdiv0 rising at 0.000ns
  Destination Clock:    frame_buffer/clk90 rising at -6.000ns
  Clock Uncertainty:    0.291ns

  Clock Uncertainty:          0.291ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.160ns

  Minimum Data Path: frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[1].u_wdf
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X19Y90.BQ         Tcko                  0.414   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                          frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X7Y91.A5          net (fanout=150)      0.767   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X7Y91.A           Tilo                  0.087   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_addr_r2<7>
                                                          frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_90_r11
    RAMB36_X0Y25.ENARDENL   net (fanout=2)        1.868   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/wdf_rden
    RAMB36_X0Y25.CLKARDCLKL Trckc_RDEN  (-Th)     0.395   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[1].u_wdf
                                                          frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[1].u_wdf
    ----------------------------------------------------  ---------------------------
    Total                                         2.741ns (0.106ns logic, 2.635ns route)
                                                          (3.9% logic, 96.1% route)
--------------------------------------------------------------------------------

Paths for end point frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[1].u_wdf (RAMB36_X0Y25.ENARDENL), 4 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.840ns (requirement - (clock path skew + uncertainty - data path))
  Source:               frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[1].u_wdf (RAM)
  Requirement:          0.000ns
  Data Path Delay:      2.741ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.610ns (4.006 - 3.396)
  Source Clock:         frame_buffer/clkdiv0 rising at 0.000ns
  Destination Clock:    frame_buffer/clk90 rising at -6.000ns
  Clock Uncertainty:    0.291ns

  Clock Uncertainty:          0.291ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.160ns

  Minimum Data Path: frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[1].u_wdf
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X19Y90.BQ         Tcko                  0.414   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                          frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X7Y91.A5          net (fanout=150)      0.767   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X7Y91.A           Tilo                  0.087   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_addr_r2<7>
                                                          frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_90_r11
    RAMB36_X0Y25.ENARDENL   net (fanout=2)        1.868   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/wdf_rden
    RAMB36_X0Y25.CLKARDCLKU Trckc_RDEN  (-Th)     0.395   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[1].u_wdf
                                                          frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[1].u_wdf
    ----------------------------------------------------  ---------------------------
    Total                                         2.741ns (0.106ns logic, 2.635ns route)
                                                          (3.9% logic, 96.1% route)
--------------------------------------------------------------------------------

Paths for end point frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[1].u_wdf (RAMB36_X0Y25.ENARDENL), 4 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.844ns (requirement - (clock path skew + uncertainty - data path))
  Source:               frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[1].u_wdf (RAM)
  Requirement:          0.000ns
  Data Path Delay:      2.741ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.606ns (4.002 - 3.396)
  Source Clock:         frame_buffer/clkdiv0 rising at 0.000ns
  Destination Clock:    frame_buffer/clk90 rising at -6.000ns
  Clock Uncertainty:    0.291ns

  Clock Uncertainty:          0.291ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.160ns

  Minimum Data Path: frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[1].u_wdf
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X19Y90.BQ             Tcko                  0.414   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                              frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X7Y91.A5              net (fanout=150)      0.767   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X7Y91.A               Tilo                  0.087   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_addr_r2<7>
                                                              frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_90_r11
    RAMB36_X0Y25.ENARDENL       net (fanout=2)        1.868   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/wdf_rden
    RAMB36_X0Y25.REGCLKARDRCLKL Trckc_RDEN  (-Th)     0.395   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[1].u_wdf
                                                              frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[1].u_wdf
    --------------------------------------------------------  ---------------------------
    Total                                             2.741ns (0.106ns logic, 2.635ns route)
                                                              (3.9% logic, 96.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_MC_GATE_DLY = MAXDELAY FROM TIMEGRP "TNM_GATE_DLY" TO 
TIMEGRP "FFS"         TS_SYS_clk0 * 4;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 40 paths analyzed, 40 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.050ns.
--------------------------------------------------------------------------------

Paths for end point frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_en_dqs_ff (SLICE_X0Y51.A6), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    27.950ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[24].u_ff_gate_dly (FF)
  Destination:          frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_en_dqs_ff (FF)
  Requirement:          32.000ns
  Data Path Delay:      3.500ns (Levels of Logic = 1)
  Clock Path Skew:      -0.259ns (3.559 - 3.818)
  Source Clock:         frame_buffer/clkdiv0 rising at 0.000ns
  Destination Clock:    frame_buffer/clk0 rising at 8.000ns
  Clock Uncertainty:    0.291ns

  Clock Uncertainty:          0.291ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.160ns

  Maximum Data Path: frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[24].u_ff_gate_dly to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_en_dqs_ff
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y106.AQ      Tcko                  0.471   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<27>
                                                       frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[24].u_ff_gate_dly
    SLICE_X0Y51.A6       net (fanout=1)        3.022   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<24>
    SLICE_X0Y51.CLK      Tas                   0.007   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<4>
                                                       frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_gate_srl
                                                       frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_en_dqs_ff
    -------------------------------------------------  ---------------------------
    Total                                      3.500ns (0.478ns logic, 3.022ns route)
                                                       (13.7% logic, 86.3% route)

--------------------------------------------------------------------------------

Paths for end point frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff (SLICE_X0Y29.A3), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    28.464ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[6].u_ff_gate_dly (FF)
  Destination:          frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff (FF)
  Requirement:          32.000ns
  Data Path Delay:      3.151ns (Levels of Logic = 1)
  Clock Path Skew:      -0.094ns (3.613 - 3.707)
  Source Clock:         frame_buffer/clkdiv0 rising at 0.000ns
  Destination Clock:    frame_buffer/clk0 rising at 8.000ns
  Clock Uncertainty:    0.291ns

  Clock Uncertainty:          0.291ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.160ns

  Maximum Data Path: frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[6].u_ff_gate_dly to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y70.CQ       Tcko                  0.450   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<7>
                                                       frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[6].u_ff_gate_dly
    SLICE_X0Y29.A3       net (fanout=1)        2.694   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<6>
    SLICE_X0Y29.CLK      Tas                   0.007   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<1>
                                                       frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_gate_srl
                                                       frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff
    -------------------------------------------------  ---------------------------
    Total                                      3.151ns (0.457ns logic, 2.694ns route)
                                                       (14.5% logic, 85.5% route)

--------------------------------------------------------------------------------

Paths for end point frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff (SLICE_X0Y29.A4), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    28.615ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[7].u_ff_gate_dly (FF)
  Destination:          frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff (FF)
  Requirement:          32.000ns
  Data Path Delay:      3.000ns (Levels of Logic = 1)
  Clock Path Skew:      -0.094ns (3.613 - 3.707)
  Source Clock:         frame_buffer/clkdiv0 rising at 0.000ns
  Destination Clock:    frame_buffer/clk0 rising at 8.000ns
  Clock Uncertainty:    0.291ns

  Clock Uncertainty:          0.291ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.160ns

  Maximum Data Path: frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[7].u_ff_gate_dly to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y70.DQ       Tcko                  0.450   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<7>
                                                       frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[7].u_ff_gate_dly
    SLICE_X0Y29.A4       net (fanout=1)        2.543   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<7>
    SLICE_X0Y29.CLK      Tas                   0.007   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<1>
                                                       frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_gate_srl
                                                       frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff
    -------------------------------------------------  ---------------------------
    Total                                      3.000ns (0.457ns logic, 2.543ns route)
                                                       (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_MC_GATE_DLY = MAXDELAY FROM TIMEGRP "TNM_GATE_DLY" TO TIMEGRP "FFS"         TS_SYS_clk0 * 4;
--------------------------------------------------------------------------------

Paths for end point frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_en_dqs_ff (SLICE_X0Y128.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.420ns (requirement - (clock path skew + uncertainty - data path))
  Source:               frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[29].u_ff_gate_dly (FF)
  Destination:          frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_en_dqs_ff (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.049ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.338ns (3.904 - 3.566)
  Source Clock:         frame_buffer/clkdiv0 rising at 0.000ns
  Destination Clock:    frame_buffer/clk0 rising at 0.000ns
  Clock Uncertainty:    0.291ns

  Clock Uncertainty:          0.291ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.160ns

  Minimum Data Path: frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[29].u_ff_gate_dly to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_en_dqs_ff
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y118.BQ      Tcko                  0.414   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<31>
                                                       frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[29].u_ff_gate_dly
    SLICE_X0Y128.A6      net (fanout=1)        0.854   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<29>
    SLICE_X0Y128.CLK     Tah         (-Th)     0.219   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<5>
                                                       frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_gate_srl
                                                       frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_en_dqs_ff
    -------------------------------------------------  ---------------------------
    Total                                      1.049ns (0.195ns logic, 0.854ns route)
                                                       (18.6% logic, 81.4% route)
--------------------------------------------------------------------------------

Paths for end point frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_en_dqs_ff (SLICE_X0Y50.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.433ns (requirement - (clock path skew + uncertainty - data path))
  Source:               frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[18].u_ff_gate_dly (FF)
  Destination:          frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_en_dqs_ff (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.076ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.352ns (3.815 - 3.463)
  Source Clock:         frame_buffer/clkdiv0 rising at 0.000ns
  Destination Clock:    frame_buffer/clk0 rising at 0.000ns
  Clock Uncertainty:    0.291ns

  Clock Uncertainty:          0.291ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.160ns

  Minimum Data Path: frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[18].u_ff_gate_dly to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_en_dqs_ff
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y64.CQ       Tcko                  0.414   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<19>
                                                       frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[18].u_ff_gate_dly
    SLICE_X0Y50.A5       net (fanout=1)        0.881   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<18>
    SLICE_X0Y50.CLK      Tah         (-Th)     0.219   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<3>
                                                       frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_gate_srl
                                                       frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_en_dqs_ff
    -------------------------------------------------  ---------------------------
    Total                                      1.076ns (0.195ns logic, 0.881ns route)
                                                       (18.1% logic, 81.9% route)
--------------------------------------------------------------------------------

Paths for end point frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_en_dqs_ff (SLICE_X0Y50.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.490ns (requirement - (clock path skew + uncertainty - data path))
  Source:               frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[19].u_ff_gate_dly (FF)
  Destination:          frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_en_dqs_ff (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.133ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.352ns (3.815 - 3.463)
  Source Clock:         frame_buffer/clkdiv0 rising at 0.000ns
  Destination Clock:    frame_buffer/clk0 rising at 0.000ns
  Clock Uncertainty:    0.291ns

  Clock Uncertainty:          0.291ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.160ns

  Minimum Data Path: frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[19].u_ff_gate_dly to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_en_dqs_ff
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y64.DQ       Tcko                  0.414   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<19>
                                                       frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[19].u_ff_gate_dly
    SLICE_X0Y50.A6       net (fanout=1)        0.938   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<19>
    SLICE_X0Y50.CLK      Tah         (-Th)     0.219   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<3>
                                                       frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_gate_srl
                                                       frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_en_dqs_ff
    -------------------------------------------------  ---------------------------
    Total                                      1.133ns (0.195ns logic, 0.938ns route)
                                                       (17.2% logic, 82.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_MC_RDEN_DLY = MAXDELAY FROM TIMEGRP "TNM_RDEN_DLY" TO 
TIMEGRP "FFS"         TS_SYS_clk0 * 4;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 5 paths analyzed, 5 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.013ns.
--------------------------------------------------------------------------------

Paths for end point frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r (SLICE_X20Y93.A2), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    29.987ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[0].u_ff_rden_dly (FF)
  Destination:          frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r (FF)
  Requirement:          32.000ns
  Data Path Delay:      1.451ns (Levels of Logic = 1)
  Clock Path Skew:      -0.271ns (3.399 - 3.670)
  Source Clock:         frame_buffer/clkdiv0 rising at 0.000ns
  Destination Clock:    frame_buffer/clk0 rising at 8.000ns
  Clock Uncertainty:    0.291ns

  Clock Uncertainty:          0.291ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.160ns

  Maximum Data Path: frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[0].u_ff_rden_dly to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y93.AQ      Tcko                  0.471   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r<3>
                                                       frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[0].u_ff_rden_dly
    SLICE_X20Y93.A2      net (fanout=1)        0.973   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r<0>
    SLICE_X20Y93.CLK     Tas                   0.007   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/phy_calib_rden<0>
                                                       frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_rden_srl
                                                       frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r
    -------------------------------------------------  ---------------------------
    Total                                      1.451ns (0.478ns logic, 0.973ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------

Paths for end point frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r (SLICE_X20Y93.A4), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    30.122ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[2].u_ff_rden_dly (FF)
  Destination:          frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r (FF)
  Requirement:          32.000ns
  Data Path Delay:      1.316ns (Levels of Logic = 1)
  Clock Path Skew:      -0.271ns (3.399 - 3.670)
  Source Clock:         frame_buffer/clkdiv0 rising at 0.000ns
  Destination Clock:    frame_buffer/clk0 rising at 8.000ns
  Clock Uncertainty:    0.291ns

  Clock Uncertainty:          0.291ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.160ns

  Maximum Data Path: frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[2].u_ff_rden_dly to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y93.CQ      Tcko                  0.471   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r<3>
                                                       frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[2].u_ff_rden_dly
    SLICE_X20Y93.A4      net (fanout=1)        0.838   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r<2>
    SLICE_X20Y93.CLK     Tas                   0.007   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/phy_calib_rden<0>
                                                       frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_rden_srl
                                                       frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r
    -------------------------------------------------  ---------------------------
    Total                                      1.316ns (0.478ns logic, 0.838ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------

Paths for end point frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r (SLICE_X20Y93.A3), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    30.337ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[1].u_ff_rden_dly (FF)
  Destination:          frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r (FF)
  Requirement:          32.000ns
  Data Path Delay:      1.101ns (Levels of Logic = 1)
  Clock Path Skew:      -0.271ns (3.399 - 3.670)
  Source Clock:         frame_buffer/clkdiv0 rising at 0.000ns
  Destination Clock:    frame_buffer/clk0 rising at 8.000ns
  Clock Uncertainty:    0.291ns

  Clock Uncertainty:          0.291ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.160ns

  Maximum Data Path: frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[1].u_ff_rden_dly to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y93.BQ      Tcko                  0.471   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r<3>
                                                       frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[1].u_ff_rden_dly
    SLICE_X20Y93.A3      net (fanout=1)        0.623   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r<1>
    SLICE_X20Y93.CLK     Tas                   0.007   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/phy_calib_rden<0>
                                                       frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_rden_srl
                                                       frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r
    -------------------------------------------------  ---------------------------
    Total                                      1.101ns (0.478ns logic, 0.623ns route)
                                                       (43.4% logic, 56.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_MC_RDEN_DLY = MAXDELAY FROM TIMEGRP "TNM_RDEN_DLY" TO TIMEGRP "FFS"         TS_SYS_clk0 * 4;
--------------------------------------------------------------------------------

Paths for end point frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r (SLICE_X20Y93.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.103ns (requirement - (clock path skew + uncertainty - data path))
  Source:               frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[4].u_ff_rden_dly (FF)
  Destination:          frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.615ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.221ns (3.655 - 3.434)
  Source Clock:         frame_buffer/clkdiv0 rising at 0.000ns
  Destination Clock:    frame_buffer/clk0 rising at 0.000ns
  Clock Uncertainty:    0.291ns

  Clock Uncertainty:          0.291ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.160ns

  Minimum Data Path: frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[4].u_ff_rden_dly to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y92.DQ      Tcko                  0.414   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r<4>
                                                       frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[4].u_ff_rden_dly
    SLICE_X20Y93.A6      net (fanout=1)        0.420   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r<4>
    SLICE_X20Y93.CLK     Tah         (-Th)     0.219   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/phy_calib_rden<0>
                                                       frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_rden_srl
                                                       frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r
    -------------------------------------------------  ---------------------------
    Total                                      0.615ns (0.195ns logic, 0.420ns route)
                                                       (31.7% logic, 68.3% route)
--------------------------------------------------------------------------------

Paths for end point frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r (SLICE_X20Y93.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.214ns (requirement - (clock path skew + uncertainty - data path))
  Source:               frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[3].u_ff_rden_dly (FF)
  Destination:          frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.746ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.241ns (3.655 - 3.414)
  Source Clock:         frame_buffer/clkdiv0 rising at 0.000ns
  Destination Clock:    frame_buffer/clk0 rising at 0.000ns
  Clock Uncertainty:    0.291ns

  Clock Uncertainty:          0.291ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.160ns

  Minimum Data Path: frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[3].u_ff_rden_dly to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y93.DQ      Tcko                  0.433   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r<3>
                                                       frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[3].u_ff_rden_dly
    SLICE_X20Y93.A5      net (fanout=1)        0.532   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r<3>
    SLICE_X20Y93.CLK     Tah         (-Th)     0.219   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/phy_calib_rden<0>
                                                       frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_rden_srl
                                                       frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r
    -------------------------------------------------  ---------------------------
    Total                                      0.746ns (0.214ns logic, 0.532ns route)
                                                       (28.7% logic, 71.3% route)
--------------------------------------------------------------------------------

Paths for end point frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r (SLICE_X20Y93.A3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.255ns (requirement - (clock path skew + uncertainty - data path))
  Source:               frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[1].u_ff_rden_dly (FF)
  Destination:          frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.787ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.241ns (3.655 - 3.414)
  Source Clock:         frame_buffer/clkdiv0 rising at 0.000ns
  Destination Clock:    frame_buffer/clk0 rising at 0.000ns
  Clock Uncertainty:    0.291ns

  Clock Uncertainty:          0.291ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.160ns

  Minimum Data Path: frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[1].u_ff_rden_dly to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y93.BQ      Tcko                  0.433   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r<3>
                                                       frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[1].u_ff_rden_dly
    SLICE_X20Y93.A3      net (fanout=1)        0.573   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r<1>
    SLICE_X20Y93.CLK     Tah         (-Th)     0.219   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/phy_calib_rden<0>
                                                       frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_rden_srl
                                                       frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r
    -------------------------------------------------  ---------------------------
    Total                                      0.787ns (0.214ns logic, 0.573ns route)
                                                       (27.2% logic, 72.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_MC_CAL_RDEN_DLY = MAXDELAY FROM TIMEGRP 
"TNM_CAL_RDEN_DLY" TO TIMEGRP "FFS"         TS_SYS_clk0 * 4;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 5 paths analyzed, 5 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.993ns.
--------------------------------------------------------------------------------

Paths for end point frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r (SLICE_X8Y95.A2), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    30.007ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[0].u_ff_cal_rden_dly (FF)
  Destination:          frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r (FF)
  Requirement:          32.000ns
  Data Path Delay:      1.442ns (Levels of Logic = 1)
  Clock Path Skew:      -0.260ns (3.439 - 3.699)
  Source Clock:         frame_buffer/clkdiv0 rising at 0.000ns
  Destination Clock:    frame_buffer/clk0 rising at 8.000ns
  Clock Uncertainty:    0.291ns

  Clock Uncertainty:          0.291ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.160ns

  Maximum Data Path: frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[0].u_ff_cal_rden_dly to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y94.AQ       Tcko                  0.471   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r<3>
                                                       frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[0].u_ff_cal_rden_dly
    SLICE_X8Y95.A2       net (fanout=1)        0.964   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r<0>
    SLICE_X8Y95.CLK      Tas                   0.007   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r
                                                       frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl
                                                       frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r
    -------------------------------------------------  ---------------------------
    Total                                      1.442ns (0.478ns logic, 0.964ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------

Paths for end point frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r (SLICE_X8Y95.A3), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    30.199ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[1].u_ff_cal_rden_dly (FF)
  Destination:          frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r (FF)
  Requirement:          32.000ns
  Data Path Delay:      1.250ns (Levels of Logic = 1)
  Clock Path Skew:      -0.260ns (3.439 - 3.699)
  Source Clock:         frame_buffer/clkdiv0 rising at 0.000ns
  Destination Clock:    frame_buffer/clk0 rising at 8.000ns
  Clock Uncertainty:    0.291ns

  Clock Uncertainty:          0.291ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.160ns

  Maximum Data Path: frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[1].u_ff_cal_rden_dly to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y94.BQ       Tcko                  0.471   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r<3>
                                                       frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[1].u_ff_cal_rden_dly
    SLICE_X8Y95.A3       net (fanout=1)        0.772   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r<1>
    SLICE_X8Y95.CLK      Tas                   0.007   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r
                                                       frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl
                                                       frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r
    -------------------------------------------------  ---------------------------
    Total                                      1.250ns (0.478ns logic, 0.772ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------

Paths for end point frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r (SLICE_X8Y95.A6), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    30.348ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[4].u_ff_cal_rden_dly (FF)
  Destination:          frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r (FF)
  Requirement:          32.000ns
  Data Path Delay:      1.124ns (Levels of Logic = 1)
  Clock Path Skew:      -0.237ns (3.439 - 3.676)
  Source Clock:         frame_buffer/clkdiv0 rising at 0.000ns
  Destination Clock:    frame_buffer/clk0 rising at 8.000ns
  Clock Uncertainty:    0.291ns

  Clock Uncertainty:          0.291ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.160ns

  Maximum Data Path: frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[4].u_ff_cal_rden_dly to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y90.CQ       Tcko                  0.471   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r<4>
                                                       frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[4].u_ff_cal_rden_dly
    SLICE_X8Y95.A6       net (fanout=1)        0.646   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r<4>
    SLICE_X8Y95.CLK      Tas                   0.007   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r
                                                       frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl
                                                       frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r
    -------------------------------------------------  ---------------------------
    Total                                      1.124ns (0.478ns logic, 0.646ns route)
                                                       (42.5% logic, 57.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_MC_CAL_RDEN_DLY = MAXDELAY FROM TIMEGRP "TNM_CAL_RDEN_DLY" TO TIMEGRP "FFS"         TS_SYS_clk0 * 4;
--------------------------------------------------------------------------------

Paths for end point frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r (SLICE_X8Y95.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.156ns (requirement - (clock path skew + uncertainty - data path))
  Source:               frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[2].u_ff_cal_rden_dly (FF)
  Destination:          frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.704ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.257ns (3.697 - 3.440)
  Source Clock:         frame_buffer/clkdiv0 rising at 0.000ns
  Destination Clock:    frame_buffer/clk0 rising at 0.000ns
  Clock Uncertainty:    0.291ns

  Clock Uncertainty:          0.291ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.160ns

  Minimum Data Path: frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[2].u_ff_cal_rden_dly to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y94.CQ       Tcko                  0.433   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r<3>
                                                       frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[2].u_ff_cal_rden_dly
    SLICE_X8Y95.A4       net (fanout=1)        0.490   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r<2>
    SLICE_X8Y95.CLK      Tah         (-Th)     0.219   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r
                                                       frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl
                                                       frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r
    -------------------------------------------------  ---------------------------
    Total                                      0.704ns (0.214ns logic, 0.490ns route)
                                                       (30.4% logic, 69.6% route)
--------------------------------------------------------------------------------

Paths for end point frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r (SLICE_X8Y95.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.189ns (requirement - (clock path skew + uncertainty - data path))
  Source:               frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[3].u_ff_cal_rden_dly (FF)
  Destination:          frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.737ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.257ns (3.697 - 3.440)
  Source Clock:         frame_buffer/clkdiv0 rising at 0.000ns
  Destination Clock:    frame_buffer/clk0 rising at 0.000ns
  Clock Uncertainty:    0.291ns

  Clock Uncertainty:          0.291ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.160ns

  Minimum Data Path: frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[3].u_ff_cal_rden_dly to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y94.DQ       Tcko                  0.433   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r<3>
                                                       frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[3].u_ff_cal_rden_dly
    SLICE_X8Y95.A5       net (fanout=1)        0.523   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r<3>
    SLICE_X8Y95.CLK      Tah         (-Th)     0.219   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r
                                                       frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl
                                                       frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r
    -------------------------------------------------  ---------------------------
    Total                                      0.737ns (0.214ns logic, 0.523ns route)
                                                       (29.0% logic, 71.0% route)
--------------------------------------------------------------------------------

Paths for end point frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r (SLICE_X8Y95.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.240ns (requirement - (clock path skew + uncertainty - data path))
  Source:               frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[4].u_ff_cal_rden_dly (FF)
  Destination:          frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.809ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.278ns (3.697 - 3.419)
  Source Clock:         frame_buffer/clkdiv0 rising at 0.000ns
  Destination Clock:    frame_buffer/clk0 rising at 0.000ns
  Clock Uncertainty:    0.291ns

  Clock Uncertainty:          0.291ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.160ns

  Minimum Data Path: frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[4].u_ff_cal_rden_dly to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y90.CQ       Tcko                  0.433   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r<4>
                                                       frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[4].u_ff_cal_rden_dly
    SLICE_X8Y95.A6       net (fanout=1)        0.595   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r<4>
    SLICE_X8Y95.CLK      Tah         (-Th)     0.219   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r
                                                       frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl
                                                       frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r
    -------------------------------------------------  ---------------------------
    Total                                      0.809ns (0.214ns logic, 0.595ns route)
                                                       (26.5% logic, 73.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_FROM_EN_DQS_FF_TO_DQ_CE_FF = MAXDELAY FROM TIMEGRP 
"EN_DQS_FF" TO TIMEGRP         "TNM_DQ_CE_IDDR" 3.85 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 8 paths analyzed, 8 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.692ns.
--------------------------------------------------------------------------------

Paths for end point frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y262.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    1.158ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].u_en_dqs_ff (FF)
  Destination:          frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce (FF)
  Requirement:          3.850ns
  Data Path Delay:      2.692ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         frame_buffer/clk0 rising at 0.000ns
  Destination Clock:    frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7> falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path: frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].u_en_dqs_ff to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X0Y131.AQ        Tcko                  0.471   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<7>
                                                         frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].u_en_dqs_ff
    IODELAY_X0Y262.DATAIN  net (fanout=1)        0.531   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<7>
    IODELAY_X0Y262.DATAOUT Tioddo_DATAIN         1.338   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iodelay_dq_ce
                                                         frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X0Y262.DDLY     net (fanout=2)        0.000   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/en_dqs_sync
    ILOGIC_X0Y262.CLK      Tidockd               0.352   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<7>
                                                         frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce
    ---------------------------------------------------  ---------------------------
    Total                                        2.692ns (2.161ns logic, 0.531ns route)
                                                         (80.3% logic, 19.7% route)

--------------------------------------------------------------------------------

Paths for end point frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y260.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    1.158ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_en_dqs_ff (FF)
  Destination:          frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (FF)
  Requirement:          3.850ns
  Data Path Delay:      2.692ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         frame_buffer/clk0 rising at 0.000ns
  Destination Clock:    frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path: frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_en_dqs_ff to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X0Y130.AQ        Tcko                  0.471   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<6>
                                                         frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_en_dqs_ff
    IODELAY_X0Y260.DATAIN  net (fanout=1)        0.531   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<6>
    IODELAY_X0Y260.DATAOUT Tioddo_DATAIN         1.338   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iodelay_dq_ce
                                                         frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X0Y260.DDLY     net (fanout=2)        0.000   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/en_dqs_sync
    ILOGIC_X0Y260.CLK      Tidockd               0.352   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
                                                         frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    ---------------------------------------------------  ---------------------------
    Total                                        2.692ns (2.161ns logic, 0.531ns route)
                                                         (80.3% logic, 19.7% route)

--------------------------------------------------------------------------------

Paths for end point frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y58.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    1.161ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff (FF)
  Destination:          frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce (FF)
  Requirement:          3.850ns
  Data Path Delay:      2.689ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         frame_buffer/clk0 rising at 0.000ns
  Destination Clock:    frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1> falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path: frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y29.AQ       Tcko                  0.471   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<1>
                                                       frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff
    IODELAY_X0Y58.DATAIN net (fanout=1)        0.528   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<1>
    IODELAY_X0Y58.DATAOUTTioddo_DATAIN         1.338   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce
                                                       frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X0Y58.DDLY    net (fanout=2)        0.000   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/en_dqs_sync
    ILOGIC_X0Y58.CLK     Tidockd               0.352   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<1>
                                                       frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce
    -------------------------------------------------  ---------------------------
    Total                                      2.689ns (2.161ns logic, 0.528ns route)
                                                       (80.4% logic, 19.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_FROM_EN_DQS_FF_TO_DQ_CE_FF = MAXDELAY FROM TIMEGRP "EN_DQS_FF" TO TIMEGRP         "TNM_DQ_CE_IDDR" 3.85 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y102.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.756ns (requirement - (clock path skew + uncertainty - data path))
  Source:               frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_en_dqs_ff (FF)
  Destination:          frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.756ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         frame_buffer/clk0 rising at 0.000ns
  Destination Clock:    frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_en_dqs_ff to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X0Y51.AQ         Tcko                  0.433   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<4>
                                                         frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_en_dqs_ff
    IODELAY_X0Y102.DATAIN  net (fanout=1)        0.480   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<4>
    IODELAY_X0Y102.DATAOUT Tioddo_DATAIN         1.728   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iodelay_dq_ce
                                                         frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X0Y102.DDLY     net (fanout=2)        0.000   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/en_dqs_sync
    ILOGIC_X0Y102.CLK      Tiockdd     (-Th)    -0.115   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
                                                         frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    ---------------------------------------------------  ---------------------------
    Total                                        2.756ns (2.276ns logic, 0.480ns route)
                                                         (82.6% logic, 17.4% route)
--------------------------------------------------------------------------------

Paths for end point frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y62.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.756ns (requirement - (clock path skew + uncertainty - data path))
  Source:               frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_en_dqs_ff (FF)
  Destination:          frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.756ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         frame_buffer/clk0 rising at 0.000ns
  Destination Clock:    frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_en_dqs_ff to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y31.AQ       Tcko                  0.433   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<2>
                                                       frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_en_dqs_ff
    IODELAY_X0Y62.DATAIN net (fanout=1)        0.480   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<2>
    IODELAY_X0Y62.DATAOUTTioddo_DATAIN         1.728   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iodelay_dq_ce
                                                       frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X0Y62.DDLY    net (fanout=2)        0.000   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/en_dqs_sync
    ILOGIC_X0Y62.CLK     Tiockdd     (-Th)    -0.115   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<2>
                                                       frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce
    -------------------------------------------------  ---------------------------
    Total                                      2.756ns (2.276ns logic, 0.480ns route)
                                                       (82.6% logic, 17.4% route)
--------------------------------------------------------------------------------

Paths for end point frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y256.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.756ns (requirement - (clock path skew + uncertainty - data path))
  Source:               frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_en_dqs_ff (FF)
  Destination:          frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.756ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         frame_buffer/clk0 rising at 0.000ns
  Destination Clock:    frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<5> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_en_dqs_ff to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X0Y128.AQ        Tcko                  0.433   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<5>
                                                         frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_en_dqs_ff
    IODELAY_X0Y256.DATAIN  net (fanout=1)        0.480   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<5>
    IODELAY_X0Y256.DATAOUT Tioddo_DATAIN         1.728   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iodelay_dq_ce
                                                         frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X0Y256.DDLY     net (fanout=2)        0.000   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/en_dqs_sync
    ILOGIC_X0Y256.CLK      Tiockdd     (-Th)    -0.115   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<5>
                                                         frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce
    ---------------------------------------------------  ---------------------------
    Total                                        2.756ns (2.276ns logic, 0.480ns route)
                                                         (82.6% logic, 17.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_DQ_CE = MAXDELAY FROM TIMEGRP "TNM_DQ_CE_IDDR" TO TIMEGRP 
"TNM_DQS_FLOPS"         3.6 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 128 paths analyzed, 64 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum period is   4.220ns.
 Maximum delay is   2.134ns.
--------------------------------------------------------------------------------

Paths for end point frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[63].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y278.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    1.466ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[63].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          3.600ns
  Data Path Delay:      2.177ns (Levels of Logic = 0)
  Clock Path Skew:      0.078ns (0.301 - 0.223)
  Source Clock:         frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7> falling
  Destination Clock:    frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7> falling
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[63].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y262.Q1     Tickq                 0.517   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<7>
                                                       frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y278.CE1    net (fanout=8)        1.079   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<7>
    ILOGIC_X0Y278.CLK    Tice1ck               0.581   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[63].u_iob_dq/stg1_out_fall_sg1
                                                       frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[63].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      2.177ns (1.098ns logic, 1.079ns route)
                                                       (50.4% logic, 49.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    1.490ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[63].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          3.600ns
  Data Path Delay:      2.153ns (Levels of Logic = 0)
  Clock Path Skew:      0.078ns (0.301 - 0.223)
  Source Clock:         frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7> falling
  Destination Clock:    frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[63].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y262.Q1     Tickq                 0.517   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<7>
                                                       frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y278.CE1    net (fanout=8)        1.079   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<7>
    ILOGIC_X0Y278.CLKB   Tice1ck               0.557   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[63].u_iob_dq/stg1_out_fall_sg1
                                                       frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[63].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      2.153ns (1.074ns logic, 1.079ns route)
                                                       (49.9% logic, 50.1% route)

--------------------------------------------------------------------------------

Paths for end point frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[23].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y79.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    1.568ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[23].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          3.600ns
  Data Path Delay:      2.075ns (Levels of Logic = 0)
  Clock Path Skew:      0.078ns (0.301 - 0.223)
  Source Clock:         frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2> falling
  Destination Clock:    frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2> falling
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[23].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y62.Q1      Tickq                 0.517   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<2>
                                                       frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y79.CE1     net (fanout=8)        0.977   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<2>
    ILOGIC_X0Y79.CLK     Tice1ck               0.581   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[23].u_iob_dq/stg1_out_fall_sg1
                                                       frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[23].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      2.075ns (1.098ns logic, 0.977ns route)
                                                       (52.9% logic, 47.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    1.592ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[23].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          3.600ns
  Data Path Delay:      2.051ns (Levels of Logic = 0)
  Clock Path Skew:      0.078ns (0.301 - 0.223)
  Source Clock:         frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2> falling
  Destination Clock:    frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[23].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y62.Q1      Tickq                 0.517   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<2>
                                                       frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y79.CE1     net (fanout=8)        0.977   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<2>
    ILOGIC_X0Y79.CLKB    Tice1ck               0.557   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[23].u_iob_dq/stg1_out_fall_sg1
                                                       frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[23].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      2.051ns (1.074ns logic, 0.977ns route)
                                                       (52.4% logic, 47.6% route)

--------------------------------------------------------------------------------

Paths for end point frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[19].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y78.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    1.568ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[19].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          3.600ns
  Data Path Delay:      2.075ns (Levels of Logic = 0)
  Clock Path Skew:      0.078ns (0.301 - 0.223)
  Source Clock:         frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2> falling
  Destination Clock:    frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2> falling
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[19].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y62.Q1      Tickq                 0.517   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<2>
                                                       frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y78.CE1     net (fanout=8)        0.977   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<2>
    ILOGIC_X0Y78.CLK     Tice1ck               0.581   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[19].u_iob_dq/stg1_out_fall_sg1
                                                       frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[19].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      2.075ns (1.098ns logic, 0.977ns route)
                                                       (52.9% logic, 47.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    1.592ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[19].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          3.600ns
  Data Path Delay:      2.051ns (Levels of Logic = 0)
  Clock Path Skew:      0.078ns (0.301 - 0.223)
  Source Clock:         frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2> falling
  Destination Clock:    frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[19].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y62.Q1      Tickq                 0.517   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<2>
                                                       frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y78.CE1     net (fanout=8)        0.977   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<2>
    ILOGIC_X0Y78.CLKB    Tice1ck               0.557   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[19].u_iob_dq/stg1_out_fall_sg1
                                                       frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[19].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      2.051ns (1.074ns logic, 0.977ns route)
                                                       (52.4% logic, 47.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_DQ_CE = MAXDELAY FROM TIMEGRP "TNM_DQ_CE_IDDR" TO TIMEGRP "TNM_DQS_FLOPS"         3.6 ns;
--------------------------------------------------------------------------------

Paths for end point frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y107.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.006ns (requirement - (clock path skew + uncertainty - data path))
  Source:               frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.087ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.081ns (0.264 - 0.183)
  Source Clock:         frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3> falling
  Destination Clock:    frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y100.Q1     Tickq                 0.476   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<3>
                                                       frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y107.CE1    net (fanout=8)        0.350   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<3>
    ILOGIC_X0Y107.CLKB   Tickce1     (-Th)    -0.261   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/stg1_out_fall_sg1
                                                       frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.087ns (0.737ns logic, 0.350ns route)
                                                       (67.8% logic, 32.2% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.032ns (requirement - (clock path skew + uncertainty - data path))
  Source:               frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.113ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.081ns (0.264 - 0.183)
  Source Clock:         frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3> falling
  Destination Clock:    frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y100.Q1     Tickq                 0.476   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<3>
                                                       frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y107.CE1    net (fanout=8)        0.350   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<3>
    ILOGIC_X0Y107.CLK    Tickce1     (-Th)    -0.287   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/stg1_out_fall_sg1
                                                       frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.113ns (0.763ns logic, 0.350ns route)
                                                       (68.6% logic, 31.4% route)
--------------------------------------------------------------------------------

Paths for end point frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y269.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.008ns (requirement - (clock path skew + uncertainty - data path))
  Source:               frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.080ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.072ns (0.279 - 0.207)
  Source Clock:         frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7> falling
  Destination Clock:    frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y262.Q1     Tickq                 0.476   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<7>
                                                       frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y269.CE1    net (fanout=8)        0.343   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<7>
    ILOGIC_X0Y269.CLKB   Tickce1     (-Th)    -0.261   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/stg1_out_fall_sg1
                                                       frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.080ns (0.737ns logic, 0.343ns route)
                                                       (68.2% logic, 31.8% route)
--------------------------------------------------------------------------------

Paths for end point frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y269.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.034ns (requirement - (clock path skew + uncertainty - data path))
  Source:               frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.106ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.072ns (0.279 - 0.207)
  Source Clock:         frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7> falling
  Destination Clock:    frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y262.Q1     Tickq                 0.476   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<7>
                                                       frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y269.CE1    net (fanout=8)        0.343   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<7>
    ILOGIC_X0Y269.CLK    Tickce1     (-Th)    -0.287   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/stg1_out_fall_sg1
                                                       frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.106ns (0.763ns logic, 0.343ns route)
                                                       (69.0% logic, 31.0% route)
--------------------------------------------------------------------------------

Paths for end point frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y267.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.009ns (requirement - (clock path skew + uncertainty - data path))
  Source:               frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.090ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.081ns (0.264 - 0.183)
  Source Clock:         frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Destination Clock:    frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y260.Q1     Tickq                 0.476   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
                                                       frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y267.CE1    net (fanout=8)        0.353   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
    ILOGIC_X0Y267.CLKB   Tickce1     (-Th)    -0.261   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/stg1_out_fall_sg1
                                                       frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.090ns (0.737ns logic, 0.353ns route)
                                                       (67.6% logic, 32.4% route)
--------------------------------------------------------------------------------

Paths for end point frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y267.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.035ns (requirement - (clock path skew + uncertainty - data path))
  Source:               frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.116ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.081ns (0.264 - 0.183)
  Source Clock:         frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Destination Clock:    frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y260.Q1     Tickq                 0.476   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
                                                       frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y267.CE1    net (fanout=8)        0.353   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
    ILOGIC_X0Y267.CLK    Tickce1     (-Th)    -0.287   frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/stg1_out_fall_sg1
                                                       frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.116ns (0.763ns logic, 0.353ns route)
                                                       (68.4% logic, 31.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "gmii_rx_0" OFFSET = IN 2 ns VALID 2 ns BEFORE COMP 
"GMII_RX_CLK_0"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 10 paths analyzed, 10 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   1.939ns.
--------------------------------------------------------------------------------

Paths for end point v5_emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_0 (ILOGIC_X0Y198.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.061ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               GMII_RXD_0<0> (PAD)
  Destination:          v5_emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_0 (FF)
  Destination Clock:    rx_clk_0_i rising at 0.000ns
  Requirement:          2.000ns
  Data Path Delay:      5.180ns (Levels of Logic = 2)
  Clock Path Delay:     3.266ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: GMII_RXD_0<0> to v5_emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_0
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    A33.I                  Tiopi                 0.988   GMII_RXD_0<0>
                                                         GMII_RXD_0<0>
                                                         GMII_RXD_0_0_IBUF
    IODELAY_X0Y198.IDATAIN net (fanout=1)        0.000   GMII_RXD_0_0_IBUF
    IODELAY_X0Y198.DATAOUT Tioddo_IDATAIN        3.840   v5_emac_ll/v5_emac_block_inst/gmii0/ideld0
                                                         v5_emac_ll/v5_emac_block_inst/gmii0/ideld0
    ILOGIC_X0Y198.DDLY     net (fanout=1)        0.000   v5_emac_ll/v5_emac_block_inst/gmii0/GMII_RXD_DLY<0>
    ILOGIC_X0Y198.CLK      Tidockd               0.352   v5_emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC<0>
                                                         v5_emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_0
    ---------------------------------------------------  ---------------------------
    Total                                        5.180ns (5.180ns logic, 0.000ns route)
                                                         (100.0% logic, 0.0% route)

  Minimum Clock Path: GMII_RX_CLK_0 to v5_emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_0
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    H17.I                  Tiopi                 0.845   GMII_RX_CLK_0
                                                         GMII_RX_CLK_0
                                                         GMII_RX_CLK_0_IBUF
    IODELAY_X1Y219.IDATAIN net (fanout=1)        0.000   GMII_RX_CLK_0_IBUF
    IODELAY_X1Y219.DATAOUT Tioddo_IDATAIN        0.917   gmii_rxc0_delay
                                                         gmii_rxc0_delay
    BUFGCTRL_X0Y29.I0      net (fanout=1)        1.162   gmii_rx_clk_0_delay
    BUFGCTRL_X0Y29.O       Tbgcko_O              0.230   bufg_rx_0
                                                         bufg_rx_0
    ILOGIC_X0Y198.CLK      net (fanout=50)       0.112   rx_clk_0_i
    ---------------------------------------------------  ---------------------------
    Total                                        3.266ns (1.992ns logic, 1.274ns route)
                                                         (61.0% logic, 39.0% route)

--------------------------------------------------------------------------------

Paths for end point v5_emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_3 (ILOGIC_X0Y195.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.072ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               GMII_RXD_0<3> (PAD)
  Destination:          v5_emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_3 (FF)
  Destination Clock:    rx_clk_0_i rising at 0.000ns
  Requirement:          2.000ns
  Data Path Delay:      5.169ns (Levels of Logic = 2)
  Clock Path Delay:     3.266ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: GMII_RXD_0<3> to v5_emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_3
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    C32.I                  Tiopi                 0.977   GMII_RXD_0<3>
                                                         GMII_RXD_0<3>
                                                         GMII_RXD_0_3_IBUF
    IODELAY_X0Y195.IDATAIN net (fanout=1)        0.000   GMII_RXD_0_3_IBUF
    IODELAY_X0Y195.DATAOUT Tioddo_IDATAIN        3.840   v5_emac_ll/v5_emac_block_inst/gmii0/ideld3
                                                         v5_emac_ll/v5_emac_block_inst/gmii0/ideld3
    ILOGIC_X0Y195.DDLY     net (fanout=1)        0.000   v5_emac_ll/v5_emac_block_inst/gmii0/GMII_RXD_DLY<3>
    ILOGIC_X0Y195.CLK      Tidockd               0.352   v5_emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC<3>
                                                         v5_emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_3
    ---------------------------------------------------  ---------------------------
    Total                                        5.169ns (5.169ns logic, 0.000ns route)
                                                         (100.0% logic, 0.0% route)

  Minimum Clock Path: GMII_RX_CLK_0 to v5_emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_3
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    H17.I                  Tiopi                 0.845   GMII_RX_CLK_0
                                                         GMII_RX_CLK_0
                                                         GMII_RX_CLK_0_IBUF
    IODELAY_X1Y219.IDATAIN net (fanout=1)        0.000   GMII_RX_CLK_0_IBUF
    IODELAY_X1Y219.DATAOUT Tioddo_IDATAIN        0.917   gmii_rxc0_delay
                                                         gmii_rxc0_delay
    BUFGCTRL_X0Y29.I0      net (fanout=1)        1.162   gmii_rx_clk_0_delay
    BUFGCTRL_X0Y29.O       Tbgcko_O              0.230   bufg_rx_0
                                                         bufg_rx_0
    ILOGIC_X0Y195.CLK      net (fanout=50)       0.112   rx_clk_0_i
    ---------------------------------------------------  ---------------------------
    Total                                        3.266ns (1.992ns logic, 1.274ns route)
                                                         (61.0% logic, 39.0% route)

--------------------------------------------------------------------------------

Paths for end point v5_emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_5 (ILOGIC_X0Y193.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.084ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               GMII_RXD_0<5> (PAD)
  Destination:          v5_emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_5 (FF)
  Destination Clock:    rx_clk_0_i rising at 0.000ns
  Requirement:          2.000ns
  Data Path Delay:      5.157ns (Levels of Logic = 2)
  Clock Path Delay:     3.266ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: GMII_RXD_0<5> to v5_emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_5
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    C34.I                  Tiopi                 0.965   GMII_RXD_0<5>
                                                         GMII_RXD_0<5>
                                                         GMII_RXD_0_5_IBUF
    IODELAY_X0Y193.IDATAIN net (fanout=1)        0.000   GMII_RXD_0_5_IBUF
    IODELAY_X0Y193.DATAOUT Tioddo_IDATAIN        3.840   v5_emac_ll/v5_emac_block_inst/gmii0/ideld5
                                                         v5_emac_ll/v5_emac_block_inst/gmii0/ideld5
    ILOGIC_X0Y193.DDLY     net (fanout=1)        0.000   v5_emac_ll/v5_emac_block_inst/gmii0/GMII_RXD_DLY<5>
    ILOGIC_X0Y193.CLK      Tidockd               0.352   v5_emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC<5>
                                                         v5_emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_5
    ---------------------------------------------------  ---------------------------
    Total                                        5.157ns (5.157ns logic, 0.000ns route)
                                                         (100.0% logic, 0.0% route)

  Minimum Clock Path: GMII_RX_CLK_0 to v5_emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_5
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    H17.I                  Tiopi                 0.845   GMII_RX_CLK_0
                                                         GMII_RX_CLK_0
                                                         GMII_RX_CLK_0_IBUF
    IODELAY_X1Y219.IDATAIN net (fanout=1)        0.000   GMII_RX_CLK_0_IBUF
    IODELAY_X1Y219.DATAOUT Tioddo_IDATAIN        0.917   gmii_rxc0_delay
                                                         gmii_rxc0_delay
    BUFGCTRL_X0Y29.I0      net (fanout=1)        1.162   gmii_rx_clk_0_delay
    BUFGCTRL_X0Y29.O       Tbgcko_O              0.230   bufg_rx_0
                                                         bufg_rx_0
    ILOGIC_X0Y193.CLK      net (fanout=50)       0.112   rx_clk_0_i
    ---------------------------------------------------  ---------------------------
    Total                                        3.266ns (1.992ns logic, 1.274ns route)
                                                         (61.0% logic, 39.0% route)

--------------------------------------------------------------------------------

Hold Paths: TIMEGRP "gmii_rx_0" OFFSET = IN 2 ns VALID 2 ns BEFORE COMP "GMII_RX_CLK_0"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point v5_emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_7 (ILOGIC_X0Y189.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.061ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               GMII_RXD_0<7> (PAD)
  Destination:          v5_emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_7 (FF)
  Destination Clock:    rx_clk_0_i rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      4.868ns (Levels of Logic = 2)
  Clock Path Delay:     4.782ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: GMII_RXD_0<7> to v5_emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_7
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    F33.I                  Tiopi                 0.898   GMII_RXD_0<7>
                                                         GMII_RXD_0<7>
                                                         GMII_RXD_0_7_IBUF
    IODELAY_X0Y189.IDATAIN net (fanout=1)        0.000   GMII_RXD_0_7_IBUF
    IODELAY_X0Y189.DATAOUT Tioddo_IDATAIN        3.855   v5_emac_ll/v5_emac_block_inst/gmii0/ideld7
                                                         v5_emac_ll/v5_emac_block_inst/gmii0/ideld7
    ILOGIC_X0Y189.DDLY     net (fanout=1)        0.000   v5_emac_ll/v5_emac_block_inst/gmii0/GMII_RXD_DLY<7>
    ILOGIC_X0Y189.CLK      Tiockdd     (-Th)    -0.115   v5_emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC<7>
                                                         v5_emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_7
    ---------------------------------------------------  ---------------------------
    Total                                        4.868ns (4.868ns logic, 0.000ns route)
                                                         (100.0% logic, 0.0% route)

  Maximum Clock Path: GMII_RX_CLK_0 to v5_emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_7
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    H17.I                  Tiopi                 0.878   GMII_RX_CLK_0
                                                         GMII_RX_CLK_0
                                                         GMII_RX_CLK_0_IBUF
    IODELAY_X1Y219.IDATAIN net (fanout=1)        0.000   GMII_RX_CLK_0_IBUF
    IODELAY_X1Y219.DATAOUT Tioddo_IDATAIN        0.527   gmii_rxc0_delay
                                                         gmii_rxc0_delay
    BUFGCTRL_X0Y29.I0      net (fanout=1)        1.263   gmii_rx_clk_0_delay
    BUFGCTRL_X0Y29.O       Tbgcko_O              0.250   bufg_rx_0
                                                         bufg_rx_0
    ILOGIC_X0Y189.CLK      net (fanout=50)       1.864   rx_clk_0_i
    ---------------------------------------------------  ---------------------------
    Total                                        4.782ns (1.655ns logic, 3.127ns route)
                                                         (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------

Paths for end point v5_emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_2 (ILOGIC_X0Y196.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.064ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               GMII_RXD_0<2> (PAD)
  Destination:          v5_emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_2 (FF)
  Destination Clock:    rx_clk_0_i rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      4.879ns (Levels of Logic = 2)
  Clock Path Delay:     4.790ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: GMII_RXD_0<2> to v5_emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_2
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    C33.I                  Tiopi                 0.909   GMII_RXD_0<2>
                                                         GMII_RXD_0<2>
                                                         GMII_RXD_0_2_IBUF
    IODELAY_X0Y196.IDATAIN net (fanout=1)        0.000   GMII_RXD_0_2_IBUF
    IODELAY_X0Y196.DATAOUT Tioddo_IDATAIN        3.855   v5_emac_ll/v5_emac_block_inst/gmii0/ideld2
                                                         v5_emac_ll/v5_emac_block_inst/gmii0/ideld2
    ILOGIC_X0Y196.DDLY     net (fanout=1)        0.000   v5_emac_ll/v5_emac_block_inst/gmii0/GMII_RXD_DLY<2>
    ILOGIC_X0Y196.CLK      Tiockdd     (-Th)    -0.115   v5_emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC<2>
                                                         v5_emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_2
    ---------------------------------------------------  ---------------------------
    Total                                        4.879ns (4.879ns logic, 0.000ns route)
                                                         (100.0% logic, 0.0% route)

  Maximum Clock Path: GMII_RX_CLK_0 to v5_emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_2
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    H17.I                  Tiopi                 0.878   GMII_RX_CLK_0
                                                         GMII_RX_CLK_0
                                                         GMII_RX_CLK_0_IBUF
    IODELAY_X1Y219.IDATAIN net (fanout=1)        0.000   GMII_RX_CLK_0_IBUF
    IODELAY_X1Y219.DATAOUT Tioddo_IDATAIN        0.527   gmii_rxc0_delay
                                                         gmii_rxc0_delay
    BUFGCTRL_X0Y29.I0      net (fanout=1)        1.263   gmii_rx_clk_0_delay
    BUFGCTRL_X0Y29.O       Tbgcko_O              0.250   bufg_rx_0
                                                         bufg_rx_0
    ILOGIC_X0Y196.CLK      net (fanout=50)       1.872   rx_clk_0_i
    ---------------------------------------------------  ---------------------------
    Total                                        4.790ns (1.655ns logic, 3.135ns route)
                                                         (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------

Paths for end point v5_emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_6 (ILOGIC_X0Y192.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.071ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               GMII_RXD_0<6> (PAD)
  Destination:          v5_emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_6 (FF)
  Destination Clock:    rx_clk_0_i rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      4.882ns (Levels of Logic = 2)
  Clock Path Delay:     4.786ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: GMII_RXD_0<6> to v5_emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_6
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    D34.I                  Tiopi                 0.912   GMII_RXD_0<6>
                                                         GMII_RXD_0<6>
                                                         GMII_RXD_0_6_IBUF
    IODELAY_X0Y192.IDATAIN net (fanout=1)        0.000   GMII_RXD_0_6_IBUF
    IODELAY_X0Y192.DATAOUT Tioddo_IDATAIN        3.855   v5_emac_ll/v5_emac_block_inst/gmii0/ideld6
                                                         v5_emac_ll/v5_emac_block_inst/gmii0/ideld6
    ILOGIC_X0Y192.DDLY     net (fanout=1)        0.000   v5_emac_ll/v5_emac_block_inst/gmii0/GMII_RXD_DLY<6>
    ILOGIC_X0Y192.CLK      Tiockdd     (-Th)    -0.115   v5_emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC<6>
                                                         v5_emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_6
    ---------------------------------------------------  ---------------------------
    Total                                        4.882ns (4.882ns logic, 0.000ns route)
                                                         (100.0% logic, 0.0% route)

  Maximum Clock Path: GMII_RX_CLK_0 to v5_emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_6
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    H17.I                  Tiopi                 0.878   GMII_RX_CLK_0
                                                         GMII_RX_CLK_0
                                                         GMII_RX_CLK_0_IBUF
    IODELAY_X1Y219.IDATAIN net (fanout=1)        0.000   GMII_RX_CLK_0_IBUF
    IODELAY_X1Y219.DATAOUT Tioddo_IDATAIN        0.527   gmii_rxc0_delay
                                                         gmii_rxc0_delay
    BUFGCTRL_X0Y29.I0      net (fanout=1)        1.263   gmii_rx_clk_0_delay
    BUFGCTRL_X0Y29.O       Tbgcko_O              0.250   bufg_rx_0
                                                         bufg_rx_0
    ILOGIC_X0Y192.CLK      net (fanout=50)       1.868   rx_clk_0_i
    ---------------------------------------------------  ---------------------------
    Total                                        4.786ns (1.655ns logic, 3.131ns route)
                                                         (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_SYS_clk0
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_SYS_clk0                    |      8.000ns|      7.943ns|      5.596ns|            0|            0|        95931|        12333|
| TS_SYS_clk90                  |      8.000ns|      5.596ns|          N/A|            0|            0|          598|            0|
| TS_SYS_clkdiv0                |     16.000ns|      8.806ns|          N/A|            0|            0|        11013|            0|
| TS_MC_RD_DATA_SEL             |     32.000ns|      5.158ns|          N/A|            0|            0|          384|            0|
| TS_MC_RDEN_SEL_MUX            |     32.000ns|      3.126ns|          N/A|            0|            0|          128|            0|
| TS_MC_PHY_INIT_DATA_SEL_0     |     32.000ns|      6.178ns|          N/A|            0|            0|          152|            0|
| TS_MC_PHY_INIT_DATA_SEL_90    |     32.000ns|      4.125ns|          N/A|            0|            0|            8|            0|
| TS_MC_GATE_DLY                |     32.000ns|      4.050ns|          N/A|            0|            0|           40|            0|
| TS_MC_RDEN_DLY                |     32.000ns|      2.013ns|          N/A|            0|            0|            5|            0|
| TS_MC_CAL_RDEN_DLY            |     32.000ns|      1.993ns|          N/A|            0|            0|            5|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock GMII_RX_CLK_0
-------------+------------+------------+------------------+--------+
             |Max Setup to|Max Hold to |                  | Clock  |
Source       | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
-------------+------------+------------+------------------+--------+
GMII_RXD_0<0>|    1.939(R)|   -0.094(R)|rx_clk_0_i        |   0.000|
GMII_RXD_0<1>|    1.915(R)|   -0.074(R)|rx_clk_0_i        |   0.000|
GMII_RXD_0<2>|    1.904(R)|   -0.064(R)|rx_clk_0_i        |   0.000|
GMII_RXD_0<3>|    1.928(R)|   -0.086(R)|rx_clk_0_i        |   0.000|
GMII_RXD_0<4>|    1.912(R)|   -0.073(R)|rx_clk_0_i        |   0.000|
GMII_RXD_0<5>|    1.916(R)|   -0.078(R)|rx_clk_0_i        |   0.000|
GMII_RXD_0<6>|    1.907(R)|   -0.071(R)|rx_clk_0_i        |   0.000|
GMII_RXD_0<7>|    1.890(R)|   -0.061(R)|rx_clk_0_i        |   0.000|
GMII_RX_DV_0 |    1.912(R)|   -0.081(R)|rx_clk_0_i        |   0.000|
GMII_RX_ER_0 |    1.912(R)|   -0.081(R)|rx_clk_0_i        |   0.000|
-------------+------------+------------+------------------+--------+

Clock to Setup on destination clock AC97_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
AC97_clk       |    5.464|    3.181|         |    1.750|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock CLK_100
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_100        |    8.761|    2.798|    5.047|    4.611|
GMII_RX_CLK_0  |    0.922|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock GMII_RX_CLK_0
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_100        |    1.115|         |         |         |
GMII_RX_CLK_0  |    7.363|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ddr2_dqs<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_100        |         |         |    2.683|         |
ddr2_dqs<0>    |         |    1.809|         |    1.833|
ddr2_dqs_n<0>  |         |    1.809|         |    1.833|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ddr2_dqs<1>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_100        |         |         |    2.689|         |
ddr2_dqs<1>    |         |    1.764|         |    1.788|
ddr2_dqs_n<1>  |         |    1.764|         |    1.788|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ddr2_dqs<2>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_100        |         |         |    2.683|         |
ddr2_dqs<2>    |         |    2.008|         |    2.032|
ddr2_dqs_n<2>  |         |    2.008|         |    2.032|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ddr2_dqs<3>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_100        |         |         |    2.683|         |
ddr2_dqs<3>    |         |    1.888|         |    1.912|
ddr2_dqs_n<3>  |         |    1.888|         |    1.912|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ddr2_dqs<4>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_100        |         |         |    2.683|         |
ddr2_dqs<4>    |         |    2.007|         |    2.031|
ddr2_dqs_n<4>  |         |    2.007|         |    2.031|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ddr2_dqs<5>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_100        |         |         |    2.683|         |
ddr2_dqs<5>    |         |    1.946|         |    1.970|
ddr2_dqs_n<5>  |         |    1.946|         |    1.970|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ddr2_dqs<6>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_100        |         |         |    2.692|         |
ddr2_dqs<6>    |         |    1.847|         |    1.871|
ddr2_dqs_n<6>  |         |    1.847|         |    1.871|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ddr2_dqs<7>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_100        |         |         |    2.692|         |
ddr2_dqs<7>    |         |    2.110|         |    2.134|
ddr2_dqs_n<7>  |         |    2.110|         |    2.134|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ddr2_dqs_n<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_100        |         |         |    2.683|         |
ddr2_dqs<0>    |         |    1.809|         |    1.833|
ddr2_dqs_n<0>  |         |    1.809|         |    1.833|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ddr2_dqs_n<1>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_100        |         |         |    2.689|         |
ddr2_dqs<1>    |         |    1.764|         |    1.788|
ddr2_dqs_n<1>  |         |    1.764|         |    1.788|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ddr2_dqs_n<2>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_100        |         |         |    2.683|         |
ddr2_dqs<2>    |         |    2.008|         |    2.032|
ddr2_dqs_n<2>  |         |    2.008|         |    2.032|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ddr2_dqs_n<3>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_100        |         |         |    2.683|         |
ddr2_dqs<3>    |         |    1.888|         |    1.912|
ddr2_dqs_n<3>  |         |    1.888|         |    1.912|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ddr2_dqs_n<4>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_100        |         |         |    2.683|         |
ddr2_dqs<4>    |         |    2.007|         |    2.031|
ddr2_dqs_n<4>  |         |    2.007|         |    2.031|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ddr2_dqs_n<5>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_100        |         |         |    2.683|         |
ddr2_dqs<5>    |         |    1.946|         |    1.970|
ddr2_dqs_n<5>  |         |    1.946|         |    1.970|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ddr2_dqs_n<6>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_100        |         |         |    2.692|         |
ddr2_dqs<6>    |         |    1.847|         |    1.871|
ddr2_dqs_n<6>  |         |    1.847|         |    1.871|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ddr2_dqs_n<7>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_100        |         |         |    2.692|         |
ddr2_dqs<7>    |         |    2.110|         |    2.134|
ddr2_dqs_n<7>  |         |    2.110|         |    2.134|
---------------+---------+---------+---------+---------+

TIMEGRP "gmii_rx_0" OFFSET = IN 2 ns VALID 2 ns BEFORE COMP "GMII_RX_CLK_0"         "RISING";
Worst Case Data Window 1.878; Ideal Clock Offset To Actual Clock 0.000; 
------------------+------------+------------+---------+---------+-------------+
                  |            |            |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |    Hold    |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+---------+---------+-------------+
GMII_RXD_0<0>     |    1.939(R)|   -0.094(R)|    0.061|    0.094|       -0.017|
GMII_RXD_0<1>     |    1.915(R)|   -0.074(R)|    0.085|    0.074|        0.006|
GMII_RXD_0<2>     |    1.904(R)|   -0.064(R)|    0.096|    0.064|        0.016|
GMII_RXD_0<3>     |    1.928(R)|   -0.086(R)|    0.072|    0.086|       -0.007|
GMII_RXD_0<4>     |    1.912(R)|   -0.073(R)|    0.088|    0.073|        0.008|
GMII_RXD_0<5>     |    1.916(R)|   -0.078(R)|    0.084|    0.078|        0.003|
GMII_RXD_0<6>     |    1.907(R)|   -0.071(R)|    0.093|    0.071|        0.011|
GMII_RXD_0<7>     |    1.890(R)|   -0.061(R)|    0.110|    0.061|        0.025|
GMII_RX_DV_0      |    1.912(R)|   -0.081(R)|    0.088|    0.081|        0.003|
GMII_RX_ER_0      |    1.912(R)|   -0.081(R)|    0.088|    0.081|        0.003|
------------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       1.939|      -0.061|    0.061|    0.061|             |
------------------+------------+------------+---------+---------+-------------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 153694 paths, 16 nets, and 44506 connections

Design statistics:
   Minimum period:   8.806ns{1}   (Maximum frequency: 113.559MHz)
   Maximum path delay from/to any node:   6.178ns
   Maximum net delay:   0.838ns
   Minimum input required time before clock:   1.939ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Apr 27 13:22:15 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 862 MB



