#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000021780cabe30 .scope module, "top_module" "top_module" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /OUTPUT 4 "Q";
    .port_info 4 /OUTPUT 1 "c_enable";
    .port_info 5 /OUTPUT 1 "c_load";
    .port_info 6 /OUTPUT 4 "c_d";
o0000021780cf8038 .functor BUFZ 1, C4<z>; HiZ drive
L_0000021780cacd10 .functor BUFZ 1, o0000021780cf8038, C4<0>, C4<0>, C4<0>;
L_0000021780d3d300 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0000021780cc2ff0 .functor XNOR 1, o0000021780cf8038, L_0000021780d3d300, C4<0>, C4<0>;
L_0000021780cf4550 .functor AND 1, L_0000021780cf4180, L_0000021780cc2ff0, C4<1>, C4<1>;
o0000021780cf82a8 .functor BUFZ 1, C4<z>; HiZ drive
L_0000021780cf45c0 .functor OR 1, o0000021780cf82a8, L_0000021780cf4550, C4<0>, C4<0>;
v0000021780cacc70_0 .net "Q", 3 0, v0000021780cc2dd0_0;  1 drivers
v0000021780d3d030_0 .net *"_ivl_10", 0 0, L_0000021780cf4550;  1 drivers
L_0000021780d3d2b8 .functor BUFT 1, C4<1100>, C4<0>, C4<0>, C4<0>;
v0000021780d3d0d0_0 .net/2u *"_ivl_2", 3 0, L_0000021780d3d2b8;  1 drivers
v0000021780d3d170_0 .net *"_ivl_4", 0 0, L_0000021780cf4180;  1 drivers
v0000021780d3d210_0 .net/2u *"_ivl_6", 0 0, L_0000021780d3d300;  1 drivers
v0000021780cf4040_0 .net *"_ivl_8", 0 0, L_0000021780cc2ff0;  1 drivers
L_0000021780d3d348 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0000021780cf3640_0 .net "c_d", 3 0, L_0000021780d3d348;  1 drivers
v0000021780cf3d20_0 .net "c_enable", 0 0, L_0000021780cacd10;  1 drivers
v0000021780cf3f00_0 .net "c_load", 0 0, L_0000021780cf45c0;  1 drivers
o0000021780cf7fd8 .functor BUFZ 1, C4<z>; HiZ drive
v0000021780cf3820_0 .net "clk", 0 0, o0000021780cf7fd8;  0 drivers
v0000021780cf40e0_0 .net "enable", 0 0, o0000021780cf8038;  0 drivers
v0000021780cf3e60_0 .net "reset", 0 0, o0000021780cf82a8;  0 drivers
L_0000021780cf4180 .cmp/eq 4, v0000021780cc2dd0_0, L_0000021780d3d2b8;
S_0000021780cac900 .scope module, "the_counter" "count4" 2 13, 2 17 0, S_0000021780cabe30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /INPUT 4 "d";
    .port_info 4 /OUTPUT 4 "Q";
v0000021780cc2dd0_0 .var "Q", 3 0;
v0000021780cc2b70_0 .net "clk", 0 0, o0000021780cf7fd8;  alias, 0 drivers
v0000021780caca90_0 .net "d", 3 0, L_0000021780d3d348;  alias, 1 drivers
v0000021780cacb30_0 .net "enable", 0 0, o0000021780cf8038;  alias, 0 drivers
v0000021780cacbd0_0 .net "load", 0 0, L_0000021780cf45c0;  alias, 1 drivers
E_0000021780caa9e0 .event posedge, v0000021780cc2b70_0;
    .scope S_0000021780cac900;
T_0 ;
    %wait E_0000021780caa9e0;
    %load/vec4 v0000021780cacbd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0000021780cacb30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0000021780caca90_0;
    %assign/vec4 v0000021780cc2dd0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0000021780cc2dd0_0;
    %cmpi/e 1, 0, 4;
    %jmp/0xz  T_0.4, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000021780cc2dd0_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0000021780cc2dd0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000021780cc2dd0_0, 0;
T_0.5 ;
T_0.3 ;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "exams_ece241_2014_q7a.v";
