<profile>

<section name = "Vivado HLS Report for 'predictive_controller'" level="0">
<item name = "Date">Thu Jun 20 17:35:55 2019
</item>
<item name = "Version">2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)</item>
<item name = "Project">pred_ctrl_sep_array_sep_burst_V02</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu7ev-ffvc1156-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Target clock period (ns)">10.00</item>
<item name = "Clock uncertainty (ns)">1.25</item>
<item name = "Estimated clock period (ns)">8.750</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">10523, 12370, 10523, 12370, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
<column name="grp_unconstrained_fu_723">unconstrained, 3119, 3251, 3119, 3251, none</column>
<column name="grp_sph_dec_fu_738">sph_dec, 3841, 5556, 3841, 5556, none</column>
<column name="grp_guess_babay_fu_746">guess_babay, 2570, 2570, 2570, 2570, none</column>
<column name="grp_guess_edu_fu_754">guess_edu, 1335, 1335, 1335, 1335, none</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- x_kk_cpy">4, 4, 2, 1, 1, 4, yes</column>
<column name="- y_ref_kk_cpy">9, 9, 3, 1, 1, 8, yes</column>
<column name="- u_kk_cpy">13, 13, 3, 1, 1, 12, yes</column>
<column name="- y_hat_cpy">97, 97, 3, 1, 1, 96, yes</column>
<column name="- r_hat_cpy">33, 33, 3, 1, 1, 32, yes</column>
<column name="- VHinv_cpy">145, 145, 3, 1, 1, 144, yes</column>
<column name="- Vgen_cpy">145, 145, 3, 1, 1, 144, yes</column>
<column name="- Hhat_inv_cpy">145, 145, 3, 1, 1, 144, yes</column>
<column name="- U_Unc_kk_copy">24, 24, 2, -, -, 12, no</column>
<column name="- V_gen_copy">288, 288, 2, -, -, 144, no</column>
<column name="- memcpy.out.U_opt.gep">13, 13, 3, 1, 1, 12, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 436, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">4, 39, 8442, 9718, -</column>
<column name="Memory">6, -, 384, 34, -</column>
<column name="Multiplexer">-, -, -, 1273, -</column>
<column name="Register">-, -, 1235, -, -</column>
<specialColumn name="Available">624, 1728, 460800, 230400, 96</specialColumn>
<specialColumn name="Utilization (%)">1, 2, 2, 4, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="grp_guess_babay_fu_746">guess_babay, 0, 5, 1083, 1262</column>
<column name="grp_guess_edu_fu_754">guess_edu, 0, 5, 716, 876</column>
<column name="predictive_controjbC_U63">predictive_controjbC, 0, 0, 66, 72</column>
<column name="predictive_controller_crtl_bus_s_axi_U">predictive_controller_crtl_bus_s_axi, 0, 0, 378, 616</column>
<column name="predictive_controller_data_m_axi_U">predictive_controller_data_m_axi, 2, 0, 512, 580</column>
<column name="grp_sph_dec_fu_738">sph_dec, 2, 10, 2086, 3089</column>
<column name="grp_unconstrained_fu_723">unconstrained, 0, 19, 3601, 3223</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="U_KK_a_U">guess_edu_u_educaibs, 0, 64, 6, 12, 32, 1, 384</column>
<column name="U_unc_kk_U">guess_edu_u_educaibs, 0, 64, 6, 12, 32, 1, 384</column>
<column name="U_unc_kk_cpy_U">guess_edu_u_educaibs, 0, 64, 6, 12, 32, 1, 384</column>
<column name="theta_kk_U">guess_edu_u_educaibs, 0, 64, 6, 12, 32, 1, 384</column>
<column name="U_opt_U">guess_edu_u_educaibs, 0, 64, 6, 12, 32, 1, 384</column>
<column name="Y_Hat_a_U">predictive_controrcU, 1, 0, 0, 96, 32, 1, 3072</column>
<column name="R_Hat_a_U">predictive_controsc4, 1, 0, 0, 32, 32, 1, 1024</column>
<column name="V_Mul_H_Inv_a_U">predictive_controtde, 1, 0, 0, 144, 32, 1, 4608</column>
<column name="V_Gen_a_U">predictive_controtde, 1, 0, 0, 144, 32, 1, 4608</column>
<column name="V_Gen_a_cpy_U">predictive_controtde, 1, 0, 0, 144, 32, 1, 4608</column>
<column name="H_Hat_Inv_a_U">predictive_controtde, 1, 0, 0, 144, 32, 1, 4608</column>
<column name="Y_Ref_KK_a_U">unconstrained_temp, 0, 64, 4, 8, 32, 1, 256</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="indvar_next_fu_1242_p2">+, 0, 0, 12, 4, 1</column>
<column name="row_10_fu_1066_p2">+, 0, 0, 15, 8, 1</column>
<column name="row_11_fu_1083_p2">+, 0, 0, 15, 8, 1</column>
<column name="row_12_fu_1116_p2">+, 0, 0, 12, 4, 1</column>
<column name="row_13_fu_1133_p2">+, 0, 0, 15, 8, 1</column>
<column name="row_4_fu_945_p2">+, 0, 0, 11, 3, 1</column>
<column name="row_5_fu_981_p2">+, 0, 0, 12, 4, 1</column>
<column name="row_6_fu_998_p2">+, 0, 0, 12, 4, 1</column>
<column name="row_7_fu_1015_p2">+, 0, 0, 15, 7, 1</column>
<column name="row_8_fu_1032_p2">+, 0, 0, 15, 6, 1</column>
<column name="row_9_fu_1049_p2">+, 0, 0, 15, 8, 1</column>
<column name="ap_block_pp0_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp1_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp2_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp3_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp4_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp5_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp6_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp7_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp8_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state19_pp1_stage0_iter1">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state29_pp2_stage0_iter1">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state39_pp3_stage0_iter1">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state49_pp4_stage0_iter1">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state59_pp5_stage0_iter1">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state69_pp6_stage0_iter1">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state79_pp7_stage0_iter1">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state92_io">and, 0, 0, 2, 1, 1</column>
<column name="tmp_93_fu_1216_p2">and, 0, 0, 2, 1, 1</column>
<column name="tmp_95_fu_1222_p2">and, 0, 0, 2, 1, 1</column>
<column name="exitcond10_fu_1236_p2">icmp, 0, 0, 9, 4, 4</column>
<column name="exitcond1_fu_1110_p2">icmp, 0, 0, 9, 4, 4</column>
<column name="exitcond2_fu_1077_p2">icmp, 0, 0, 11, 8, 8</column>
<column name="exitcond3_fu_1060_p2">icmp, 0, 0, 11, 8, 8</column>
<column name="exitcond4_fu_1043_p2">icmp, 0, 0, 11, 8, 8</column>
<column name="exitcond5_fu_1026_p2">icmp, 0, 0, 11, 6, 7</column>
<column name="exitcond6_fu_1009_p2">icmp, 0, 0, 11, 7, 7</column>
<column name="exitcond7_fu_992_p2">icmp, 0, 0, 9, 4, 4</column>
<column name="exitcond8_fu_975_p2">icmp, 0, 0, 11, 4, 5</column>
<column name="exitcond9_fu_939_p2">icmp, 0, 0, 9, 3, 4</column>
<column name="exitcond_fu_1127_p2">icmp, 0, 0, 11, 8, 8</column>
<column name="notlhs2_fu_1198_p2">icmp, 0, 0, 11, 8, 2</column>
<column name="notlhs_fu_1180_p2">icmp, 0, 0, 11, 8, 2</column>
<column name="notrhs2_fu_1204_p2">icmp, 0, 0, 20, 23, 1</column>
<column name="notrhs_fu_1186_p2">icmp, 0, 0, 20, 23, 1</column>
<column name="ap_block_state87_on_subcall_done">or, 0, 0, 2, 1, 1</column>
<column name="tmp_91_fu_1192_p2">or, 0, 0, 2, 1, 1</column>
<column name="tmp_92_fu_1210_p2">or, 0, 0, 2, 1, 1</column>
<column name="roh_1_fu_1228_p3">select, 0, 0, 32, 1, 32</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_pp1">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_pp2">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_pp3">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_pp4">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_pp5">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_pp6">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_pp7">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_pp8">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
<column name="ap_enable_reg_pp1_iter1">xor, 0, 0, 2, 2, 1</column>
<column name="ap_enable_reg_pp2_iter1">xor, 0, 0, 2, 2, 1</column>
<column name="ap_enable_reg_pp3_iter1">xor, 0, 0, 2, 2, 1</column>
<column name="ap_enable_reg_pp4_iter1">xor, 0, 0, 2, 2, 1</column>
<column name="ap_enable_reg_pp5_iter1">xor, 0, 0, 2, 2, 1</column>
<column name="ap_enable_reg_pp6_iter1">xor, 0, 0, 2, 2, 1</column>
<column name="ap_enable_reg_pp7_iter1">xor, 0, 0, 2, 2, 1</column>
<column name="ap_enable_reg_pp8_iter1">xor, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="H_Hat_Inv_a_address0">15, 3, 8, 24</column>
<column name="H_Hat_Inv_a_ce0">15, 3, 1, 3</column>
<column name="R_Hat_a_address0">15, 3, 5, 15</column>
<column name="R_Hat_a_ce0">15, 3, 1, 3</column>
<column name="U_KK_a_address0">21, 4, 4, 16</column>
<column name="U_KK_a_ce0">21, 4, 1, 4</column>
<column name="U_opt_address0">15, 3, 4, 12</column>
<column name="U_opt_ce0">15, 3, 1, 3</column>
<column name="U_opt_we0">9, 2, 1, 2</column>
<column name="U_unc_kk_address0">27, 5, 4, 20</column>
<column name="U_unc_kk_ce0">27, 5, 1, 5</column>
<column name="U_unc_kk_cpy_address0">15, 3, 4, 12</column>
<column name="U_unc_kk_cpy_ce0">15, 3, 1, 3</column>
<column name="U_unc_kk_we0">9, 2, 1, 2</column>
<column name="V_Gen_a_address0">27, 5, 8, 40</column>
<column name="V_Gen_a_ce0">21, 4, 1, 4</column>
<column name="V_Gen_a_cpy_address0">15, 3, 8, 24</column>
<column name="V_Gen_a_cpy_ce0">15, 3, 1, 3</column>
<column name="V_Mul_H_Inv_a_address0">15, 3, 8, 24</column>
<column name="V_Mul_H_Inv_a_ce0">15, 3, 1, 3</column>
<column name="Y_Hat_a_address0">15, 3, 7, 21</column>
<column name="Y_Hat_a_ce0">15, 3, 1, 3</column>
<column name="Y_Ref_KK_a_address0">15, 3, 3, 9</column>
<column name="Y_Ref_KK_a_ce0">15, 3, 1, 3</column>
<column name="ap_NS_fsm">357, 81, 1, 81</column>
<column name="ap_enable_reg_pp0_iter1">15, 3, 1, 3</column>
<column name="ap_enable_reg_pp1_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp1_iter2">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp2_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp2_iter2">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp3_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp3_iter2">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp4_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp4_iter2">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp5_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp5_iter2">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp6_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp6_iter2">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp7_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp7_iter2">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp8_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp8_iter2">9, 2, 1, 2</column>
<column name="ap_phi_mux_row1_phi_fu_610_p4">9, 2, 4, 8</column>
<column name="ap_phi_mux_row2_phi_fu_622_p4">9, 2, 4, 8</column>
<column name="ap_phi_mux_row3_phi_fu_634_p4">9, 2, 7, 14</column>
<column name="ap_phi_mux_row4_phi_fu_646_p4">9, 2, 6, 12</column>
<column name="ap_phi_mux_row5_phi_fu_658_p4">9, 2, 8, 16</column>
<column name="ap_phi_mux_row6_phi_fu_670_p4">9, 2, 8, 16</column>
<column name="ap_phi_mux_row7_phi_fu_682_p4">9, 2, 8, 16</column>
<column name="ap_sig_ioackin_data_ARREADY">9, 2, 1, 2</column>
<column name="ap_sig_ioackin_data_AWREADY">9, 2, 1, 2</column>
<column name="ap_sig_ioackin_data_WREADY">9, 2, 1, 2</column>
<column name="data_ARADDR">44, 9, 32, 288</column>
<column name="data_ARLEN">38, 7, 32, 224</column>
<column name="data_blk_n_AR">9, 2, 1, 2</column>
<column name="data_blk_n_AW">9, 2, 1, 2</column>
<column name="data_blk_n_B">9, 2, 1, 2</column>
<column name="data_blk_n_R">9, 2, 1, 2</column>
<column name="data_blk_n_W">9, 2, 1, 2</column>
<column name="indvar_reg_712">9, 2, 4, 8</column>
<column name="row1_reg_606">9, 2, 4, 8</column>
<column name="row2_reg_618">9, 2, 4, 8</column>
<column name="row3_reg_630">9, 2, 7, 14</column>
<column name="row4_reg_642">9, 2, 6, 12</column>
<column name="row5_reg_654">9, 2, 8, 16</column>
<column name="row6_reg_666">9, 2, 8, 16</column>
<column name="row7_reg_678">9, 2, 8, 16</column>
<column name="row8_reg_690">9, 2, 4, 8</column>
<column name="row9_reg_701">9, 2, 8, 16</column>
<column name="row_reg_595">9, 2, 3, 6</column>
<column name="theta_kk_address0">15, 3, 4, 12</column>
<column name="theta_kk_ce0">15, 3, 1, 3</column>
<column name="theta_kk_we0">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="H_HAT_INV_src1_reg_1282">30, 0, 30, 0</column>
<column name="R_HAT_src9_reg_1297">30, 0, 30, 0</column>
<column name="U_KK_src5_reg_1307">30, 0, 30, 0</column>
<column name="U_opt_load_reg_1562">32, 0, 32, 0</column>
<column name="V_GEN_src1_reg_1287">30, 0, 30, 0</column>
<column name="V_MUL_H_INV_src1_reg_1292">30, 0, 30, 0</column>
<column name="X_KK_a_3_1_fu_228">32, 0, 32, 0</column>
<column name="X_KK_a_3_2_fu_232">32, 0, 32, 0</column>
<column name="X_KK_a_3_3_fu_236">32, 0, 32, 0</column>
<column name="X_KK_a_3_fu_224">32, 0, 32, 0</column>
<column name="X_KK_src1_reg_1317">30, 0, 30, 0</column>
<column name="Y_HAT_src7_reg_1302">30, 0, 30, 0</column>
<column name="Y_REF_KK_src3_reg_1312">30, 0, 30, 0</column>
<column name="ap_CS_fsm">80, 0, 80, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp2_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp2_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp2_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp3_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp3_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp3_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp4_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp4_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp4_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp5_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp5_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp5_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp6_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp6_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp6_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp7_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp7_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp7_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp8_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp8_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp8_iter2">1, 0, 1, 0</column>
<column name="ap_reg_ioackin_data_ARREADY">1, 0, 1, 0</column>
<column name="ap_reg_ioackin_data_AWREADY">1, 0, 1, 0</column>
<column name="ap_reg_ioackin_data_WREADY">1, 0, 1, 0</column>
<column name="data_addr_1_read_reg_1482">32, 0, 32, 0</column>
<column name="data_addr_1_reg_1334">30, 0, 32, 2</column>
<column name="data_addr_2_read_reg_1468">32, 0, 32, 0</column>
<column name="data_addr_2_reg_1340">30, 0, 32, 2</column>
<column name="data_addr_3_read_reg_1454">32, 0, 32, 0</column>
<column name="data_addr_3_reg_1346">30, 0, 32, 2</column>
<column name="data_addr_4_read_reg_1440">32, 0, 32, 0</column>
<column name="data_addr_4_reg_1352">30, 0, 32, 2</column>
<column name="data_addr_5_read_reg_1426">32, 0, 32, 0</column>
<column name="data_addr_5_reg_1358">30, 0, 32, 2</column>
<column name="data_addr_6_read_reg_1412">32, 0, 32, 0</column>
<column name="data_addr_6_reg_1364">30, 0, 32, 2</column>
<column name="data_addr_7_read_reg_1398">32, 0, 32, 0</column>
<column name="data_addr_7_reg_1370">30, 0, 32, 2</column>
<column name="data_addr_reg_1328">30, 0, 32, 2</column>
<column name="exitcond10_reg_1548">1, 0, 1, 0</column>
<column name="exitcond10_reg_1548_pp8_iter1_reg">1, 0, 1, 0</column>
<column name="exitcond2_reg_1473">1, 0, 1, 0</column>
<column name="exitcond2_reg_1473_pp7_iter1_reg">1, 0, 1, 0</column>
<column name="exitcond3_reg_1459">1, 0, 1, 0</column>
<column name="exitcond3_reg_1459_pp6_iter1_reg">1, 0, 1, 0</column>
<column name="exitcond4_reg_1445">1, 0, 1, 0</column>
<column name="exitcond4_reg_1445_pp5_iter1_reg">1, 0, 1, 0</column>
<column name="exitcond5_reg_1431">1, 0, 1, 0</column>
<column name="exitcond5_reg_1431_pp4_iter1_reg">1, 0, 1, 0</column>
<column name="exitcond6_reg_1417">1, 0, 1, 0</column>
<column name="exitcond6_reg_1417_pp3_iter1_reg">1, 0, 1, 0</column>
<column name="exitcond7_reg_1403">1, 0, 1, 0</column>
<column name="exitcond7_reg_1403_pp2_iter1_reg">1, 0, 1, 0</column>
<column name="exitcond8_reg_1389">1, 0, 1, 0</column>
<column name="exitcond8_reg_1389_pp1_iter1_reg">1, 0, 1, 0</column>
<column name="grp_guess_babay_fu_746_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_guess_edu_fu_754_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_sph_dec_fu_738_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_unconstrained_fu_723_ap_start_reg">1, 0, 1, 0</column>
<column name="indvar_reg_712">4, 0, 4, 0</column>
<column name="out1_reg_1277">30, 0, 30, 0</column>
<column name="roh_1_reg_1543">32, 0, 32, 0</column>
<column name="row1_reg_606">4, 0, 4, 0</column>
<column name="row1_reg_606_pp1_iter1_reg">4, 0, 4, 0</column>
<column name="row2_reg_618">4, 0, 4, 0</column>
<column name="row2_reg_618_pp2_iter1_reg">4, 0, 4, 0</column>
<column name="row3_reg_630">7, 0, 7, 0</column>
<column name="row3_reg_630_pp3_iter1_reg">7, 0, 7, 0</column>
<column name="row4_reg_642">6, 0, 6, 0</column>
<column name="row4_reg_642_pp4_iter1_reg">6, 0, 6, 0</column>
<column name="row5_reg_654">8, 0, 8, 0</column>
<column name="row5_reg_654_pp5_iter1_reg">8, 0, 8, 0</column>
<column name="row6_reg_666">8, 0, 8, 0</column>
<column name="row6_reg_666_pp6_iter1_reg">8, 0, 8, 0</column>
<column name="row7_reg_678">8, 0, 8, 0</column>
<column name="row7_reg_678_pp7_iter1_reg">8, 0, 8, 0</column>
<column name="row8_reg_690">4, 0, 4, 0</column>
<column name="row9_reg_701">8, 0, 8, 0</column>
<column name="row_10_reg_1463">8, 0, 8, 0</column>
<column name="row_11_reg_1477">8, 0, 8, 0</column>
<column name="row_12_reg_1510">4, 0, 4, 0</column>
<column name="row_13_reg_1528">8, 0, 8, 0</column>
<column name="row_5_reg_1393">4, 0, 4, 0</column>
<column name="row_6_reg_1407">4, 0, 4, 0</column>
<column name="row_7_reg_1421">7, 0, 7, 0</column>
<column name="row_8_reg_1435">6, 0, 6, 0</column>
<column name="row_9_reg_1449">8, 0, 8, 0</column>
<column name="row_reg_595">3, 0, 3, 0</column>
<column name="tmp_68_reg_1515">4, 0, 64, 60</column>
<column name="tmp_70_reg_1533">8, 0, 64, 56</column>
<column name="tmp_reg_1385">2, 0, 2, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_crtl_bus_AWVALID">in, 1, s_axi, crtl_bus, scalar</column>
<column name="s_axi_crtl_bus_AWREADY">out, 1, s_axi, crtl_bus, scalar</column>
<column name="s_axi_crtl_bus_AWADDR">in, 7, s_axi, crtl_bus, scalar</column>
<column name="s_axi_crtl_bus_WVALID">in, 1, s_axi, crtl_bus, scalar</column>
<column name="s_axi_crtl_bus_WREADY">out, 1, s_axi, crtl_bus, scalar</column>
<column name="s_axi_crtl_bus_WDATA">in, 32, s_axi, crtl_bus, scalar</column>
<column name="s_axi_crtl_bus_WSTRB">in, 4, s_axi, crtl_bus, scalar</column>
<column name="s_axi_crtl_bus_ARVALID">in, 1, s_axi, crtl_bus, scalar</column>
<column name="s_axi_crtl_bus_ARREADY">out, 1, s_axi, crtl_bus, scalar</column>
<column name="s_axi_crtl_bus_ARADDR">in, 7, s_axi, crtl_bus, scalar</column>
<column name="s_axi_crtl_bus_RVALID">out, 1, s_axi, crtl_bus, scalar</column>
<column name="s_axi_crtl_bus_RREADY">in, 1, s_axi, crtl_bus, scalar</column>
<column name="s_axi_crtl_bus_RDATA">out, 32, s_axi, crtl_bus, scalar</column>
<column name="s_axi_crtl_bus_RRESP">out, 2, s_axi, crtl_bus, scalar</column>
<column name="s_axi_crtl_bus_BVALID">out, 1, s_axi, crtl_bus, scalar</column>
<column name="s_axi_crtl_bus_BREADY">in, 1, s_axi, crtl_bus, scalar</column>
<column name="s_axi_crtl_bus_BRESP">out, 2, s_axi, crtl_bus, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, predictive_controller, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, predictive_controller, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, predictive_controller, return value</column>
<column name="m_axi_data_AWVALID">out, 1, m_axi, data, pointer</column>
<column name="m_axi_data_AWREADY">in, 1, m_axi, data, pointer</column>
<column name="m_axi_data_AWADDR">out, 32, m_axi, data, pointer</column>
<column name="m_axi_data_AWID">out, 1, m_axi, data, pointer</column>
<column name="m_axi_data_AWLEN">out, 8, m_axi, data, pointer</column>
<column name="m_axi_data_AWSIZE">out, 3, m_axi, data, pointer</column>
<column name="m_axi_data_AWBURST">out, 2, m_axi, data, pointer</column>
<column name="m_axi_data_AWLOCK">out, 2, m_axi, data, pointer</column>
<column name="m_axi_data_AWCACHE">out, 4, m_axi, data, pointer</column>
<column name="m_axi_data_AWPROT">out, 3, m_axi, data, pointer</column>
<column name="m_axi_data_AWQOS">out, 4, m_axi, data, pointer</column>
<column name="m_axi_data_AWREGION">out, 4, m_axi, data, pointer</column>
<column name="m_axi_data_AWUSER">out, 1, m_axi, data, pointer</column>
<column name="m_axi_data_WVALID">out, 1, m_axi, data, pointer</column>
<column name="m_axi_data_WREADY">in, 1, m_axi, data, pointer</column>
<column name="m_axi_data_WDATA">out, 32, m_axi, data, pointer</column>
<column name="m_axi_data_WSTRB">out, 4, m_axi, data, pointer</column>
<column name="m_axi_data_WLAST">out, 1, m_axi, data, pointer</column>
<column name="m_axi_data_WID">out, 1, m_axi, data, pointer</column>
<column name="m_axi_data_WUSER">out, 1, m_axi, data, pointer</column>
<column name="m_axi_data_ARVALID">out, 1, m_axi, data, pointer</column>
<column name="m_axi_data_ARREADY">in, 1, m_axi, data, pointer</column>
<column name="m_axi_data_ARADDR">out, 32, m_axi, data, pointer</column>
<column name="m_axi_data_ARID">out, 1, m_axi, data, pointer</column>
<column name="m_axi_data_ARLEN">out, 8, m_axi, data, pointer</column>
<column name="m_axi_data_ARSIZE">out, 3, m_axi, data, pointer</column>
<column name="m_axi_data_ARBURST">out, 2, m_axi, data, pointer</column>
<column name="m_axi_data_ARLOCK">out, 2, m_axi, data, pointer</column>
<column name="m_axi_data_ARCACHE">out, 4, m_axi, data, pointer</column>
<column name="m_axi_data_ARPROT">out, 3, m_axi, data, pointer</column>
<column name="m_axi_data_ARQOS">out, 4, m_axi, data, pointer</column>
<column name="m_axi_data_ARREGION">out, 4, m_axi, data, pointer</column>
<column name="m_axi_data_ARUSER">out, 1, m_axi, data, pointer</column>
<column name="m_axi_data_RVALID">in, 1, m_axi, data, pointer</column>
<column name="m_axi_data_RREADY">out, 1, m_axi, data, pointer</column>
<column name="m_axi_data_RDATA">in, 32, m_axi, data, pointer</column>
<column name="m_axi_data_RLAST">in, 1, m_axi, data, pointer</column>
<column name="m_axi_data_RID">in, 1, m_axi, data, pointer</column>
<column name="m_axi_data_RUSER">in, 1, m_axi, data, pointer</column>
<column name="m_axi_data_RRESP">in, 2, m_axi, data, pointer</column>
<column name="m_axi_data_BVALID">in, 1, m_axi, data, pointer</column>
<column name="m_axi_data_BREADY">out, 1, m_axi, data, pointer</column>
<column name="m_axi_data_BRESP">in, 2, m_axi, data, pointer</column>
<column name="m_axi_data_BID">in, 1, m_axi, data, pointer</column>
<column name="m_axi_data_BUSER">in, 1, m_axi, data, pointer</column>
</table>
</item>
</section>

<section name = "Critical Path" level="0">
<item name = "Max Delay">8.75</item>
<item name = "Critical Path Table"><table name="Critical Path Table" hasTotal="0">
<keys size="15">Name, Operator, Delay, Accumulated Delay, Store Source, Resource, Core, Interface, Type, Port, Array, Scope, Pointer, Callee, Phi Node</keys>
<column name="'tmp_87'">zext, 0.00, 0.00, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'data_addr_8'">getelementptr, 0.00, 0.00, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'data_addr_8_rd_req', pred_controller.cpp:72">readreq, 8.75, 8.75, -, -, -, m_axi, request, &apos;data&apos;, -, -, -, -, -</column>
</table>
</item>
</section>
</profile>
