{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 09 10:10:22 2018 " "Info: Processing started: Tue Oct 09 10:10:22 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Lab2 -c Lab2 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off Lab2 -c Lab2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "Lab2 EP2C35F672C6 " "Info: Selected device EP2C35F672C6 for design \"Lab2\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Info: Device EP2C50F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Info: Device EP2C70F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Info: Pin ~ASDO~ is reserved at location E3" {  } { { "e:/serveforktmt/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/serveforktmt/quartus9/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Info: Pin ~nCSO~ is reserved at location D3" {  } { { "e:/serveforktmt/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/serveforktmt/quartus9/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Info: Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "e:/serveforktmt/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/serveforktmt/quartus9/quartus/bin/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "19 19 " "Warning: No exact pin location assignment(s) for 19 pins of 19 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Z " "Info: Pin Z not assigned to an exact location on the device" {  } { { "e:/serveforktmt/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/serveforktmt/quartus9/quartus/bin/pin_planner.ppl" { Z } } } { "Lab2.bdf" "" { Schematic "D:/Poor/Slide/HK5/TKLLS/TH/Lab2/Lab2.bdf" { { 304 88 264 320 "Z" "" } } } } { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { Z } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX0\[6\] " "Info: Pin HEX0\[6\] not assigned to an exact location on the device" {  } { { "e:/serveforktmt/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/serveforktmt/quartus9/quartus/bin/pin_planner.ppl" { HEX0[6] } } } { "Lab2.bdf" "" { Schematic "D:/Poor/Slide/HK5/TKLLS/TH/Lab2/Lab2.bdf" { { 256 888 1064 272 "HEX0\[0\]" "" } { 272 888 1064 288 "HEX0\[1\]" "" } { 288 888 1064 304 "HEX0\[2\]" "" } { 304 888 1064 320 "HEX0\[3\]" "" } { 320 888 1064 336 "HEX0\[4\]" "" } { 336 888 1064 352 "HEX0\[5\]" "" } { 352 888 1064 368 "HEX0\[6\]" "" } } } } { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX0[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX0\[5\] " "Info: Pin HEX0\[5\] not assigned to an exact location on the device" {  } { { "e:/serveforktmt/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/serveforktmt/quartus9/quartus/bin/pin_planner.ppl" { HEX0[5] } } } { "Lab2.bdf" "" { Schematic "D:/Poor/Slide/HK5/TKLLS/TH/Lab2/Lab2.bdf" { { 256 888 1064 272 "HEX0\[0\]" "" } { 272 888 1064 288 "HEX0\[1\]" "" } { 288 888 1064 304 "HEX0\[2\]" "" } { 304 888 1064 320 "HEX0\[3\]" "" } { 320 888 1064 336 "HEX0\[4\]" "" } { 336 888 1064 352 "HEX0\[5\]" "" } { 352 888 1064 368 "HEX0\[6\]" "" } } } } { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX0[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX0\[4\] " "Info: Pin HEX0\[4\] not assigned to an exact location on the device" {  } { { "e:/serveforktmt/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/serveforktmt/quartus9/quartus/bin/pin_planner.ppl" { HEX0[4] } } } { "Lab2.bdf" "" { Schematic "D:/Poor/Slide/HK5/TKLLS/TH/Lab2/Lab2.bdf" { { 256 888 1064 272 "HEX0\[0\]" "" } { 272 888 1064 288 "HEX0\[1\]" "" } { 288 888 1064 304 "HEX0\[2\]" "" } { 304 888 1064 320 "HEX0\[3\]" "" } { 320 888 1064 336 "HEX0\[4\]" "" } { 336 888 1064 352 "HEX0\[5\]" "" } { 352 888 1064 368 "HEX0\[6\]" "" } } } } { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX0[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX0\[3\] " "Info: Pin HEX0\[3\] not assigned to an exact location on the device" {  } { { "e:/serveforktmt/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/serveforktmt/quartus9/quartus/bin/pin_planner.ppl" { HEX0[3] } } } { "Lab2.bdf" "" { Schematic "D:/Poor/Slide/HK5/TKLLS/TH/Lab2/Lab2.bdf" { { 256 888 1064 272 "HEX0\[0\]" "" } { 272 888 1064 288 "HEX0\[1\]" "" } { 288 888 1064 304 "HEX0\[2\]" "" } { 304 888 1064 320 "HEX0\[3\]" "" } { 320 888 1064 336 "HEX0\[4\]" "" } { 336 888 1064 352 "HEX0\[5\]" "" } { 352 888 1064 368 "HEX0\[6\]" "" } } } } { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX0[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX0\[2\] " "Info: Pin HEX0\[2\] not assigned to an exact location on the device" {  } { { "e:/serveforktmt/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/serveforktmt/quartus9/quartus/bin/pin_planner.ppl" { HEX0[2] } } } { "Lab2.bdf" "" { Schematic "D:/Poor/Slide/HK5/TKLLS/TH/Lab2/Lab2.bdf" { { 256 888 1064 272 "HEX0\[0\]" "" } { 272 888 1064 288 "HEX0\[1\]" "" } { 288 888 1064 304 "HEX0\[2\]" "" } { 304 888 1064 320 "HEX0\[3\]" "" } { 320 888 1064 336 "HEX0\[4\]" "" } { 336 888 1064 352 "HEX0\[5\]" "" } { 352 888 1064 368 "HEX0\[6\]" "" } } } } { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX0[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX0\[1\] " "Info: Pin HEX0\[1\] not assigned to an exact location on the device" {  } { { "e:/serveforktmt/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/serveforktmt/quartus9/quartus/bin/pin_planner.ppl" { HEX0[1] } } } { "Lab2.bdf" "" { Schematic "D:/Poor/Slide/HK5/TKLLS/TH/Lab2/Lab2.bdf" { { 256 888 1064 272 "HEX0\[0\]" "" } { 272 888 1064 288 "HEX0\[1\]" "" } { 288 888 1064 304 "HEX0\[2\]" "" } { 304 888 1064 320 "HEX0\[3\]" "" } { 320 888 1064 336 "HEX0\[4\]" "" } { 336 888 1064 352 "HEX0\[5\]" "" } { 352 888 1064 368 "HEX0\[6\]" "" } } } } { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX0[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX0\[0\] " "Info: Pin HEX0\[0\] not assigned to an exact location on the device" {  } { { "e:/serveforktmt/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/serveforktmt/quartus9/quartus/bin/pin_planner.ppl" { HEX0[0] } } } { "Lab2.bdf" "" { Schematic "D:/Poor/Slide/HK5/TKLLS/TH/Lab2/Lab2.bdf" { { 256 888 1064 272 "HEX0\[0\]" "" } { 272 888 1064 288 "HEX0\[1\]" "" } { 288 888 1064 304 "HEX0\[2\]" "" } { 304 888 1064 320 "HEX0\[3\]" "" } { 320 888 1064 336 "HEX0\[4\]" "" } { 336 888 1064 352 "HEX0\[5\]" "" } { 352 888 1064 368 "HEX0\[6\]" "" } } } } { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX0[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX1\[6\] " "Info: Pin HEX1\[6\] not assigned to an exact location on the device" {  } { { "e:/serveforktmt/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/serveforktmt/quartus9/quartus/bin/pin_planner.ppl" { HEX1[6] } } } { "Lab2.bdf" "" { Schematic "D:/Poor/Slide/HK5/TKLLS/TH/Lab2/Lab2.bdf" { { 48 888 1064 64 "HEX1\[0\]" "" } { 64 888 1064 80 "HEX1\[1\]" "" } { 80 888 1064 96 "HEX1\[2\]" "" } { 96 888 1064 112 "HEX1\[3\]" "" } { 112 888 1064 128 "HEX1\[4\]" "" } { 128 888 1064 144 "HEX1\[5\]" "" } { 144 888 1064 160 "HEX1\[6\]" "" } } } } { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX1[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX1\[5\] " "Info: Pin HEX1\[5\] not assigned to an exact location on the device" {  } { { "e:/serveforktmt/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/serveforktmt/quartus9/quartus/bin/pin_planner.ppl" { HEX1[5] } } } { "Lab2.bdf" "" { Schematic "D:/Poor/Slide/HK5/TKLLS/TH/Lab2/Lab2.bdf" { { 48 888 1064 64 "HEX1\[0\]" "" } { 64 888 1064 80 "HEX1\[1\]" "" } { 80 888 1064 96 "HEX1\[2\]" "" } { 96 888 1064 112 "HEX1\[3\]" "" } { 112 888 1064 128 "HEX1\[4\]" "" } { 128 888 1064 144 "HEX1\[5\]" "" } { 144 888 1064 160 "HEX1\[6\]" "" } } } } { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX1[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX1\[4\] " "Info: Pin HEX1\[4\] not assigned to an exact location on the device" {  } { { "e:/serveforktmt/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/serveforktmt/quartus9/quartus/bin/pin_planner.ppl" { HEX1[4] } } } { "Lab2.bdf" "" { Schematic "D:/Poor/Slide/HK5/TKLLS/TH/Lab2/Lab2.bdf" { { 48 888 1064 64 "HEX1\[0\]" "" } { 64 888 1064 80 "HEX1\[1\]" "" } { 80 888 1064 96 "HEX1\[2\]" "" } { 96 888 1064 112 "HEX1\[3\]" "" } { 112 888 1064 128 "HEX1\[4\]" "" } { 128 888 1064 144 "HEX1\[5\]" "" } { 144 888 1064 160 "HEX1\[6\]" "" } } } } { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX1[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX1\[3\] " "Info: Pin HEX1\[3\] not assigned to an exact location on the device" {  } { { "e:/serveforktmt/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/serveforktmt/quartus9/quartus/bin/pin_planner.ppl" { HEX1[3] } } } { "Lab2.bdf" "" { Schematic "D:/Poor/Slide/HK5/TKLLS/TH/Lab2/Lab2.bdf" { { 48 888 1064 64 "HEX1\[0\]" "" } { 64 888 1064 80 "HEX1\[1\]" "" } { 80 888 1064 96 "HEX1\[2\]" "" } { 96 888 1064 112 "HEX1\[3\]" "" } { 112 888 1064 128 "HEX1\[4\]" "" } { 128 888 1064 144 "HEX1\[5\]" "" } { 144 888 1064 160 "HEX1\[6\]" "" } } } } { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX1[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX1\[2\] " "Info: Pin HEX1\[2\] not assigned to an exact location on the device" {  } { { "e:/serveforktmt/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/serveforktmt/quartus9/quartus/bin/pin_planner.ppl" { HEX1[2] } } } { "Lab2.bdf" "" { Schematic "D:/Poor/Slide/HK5/TKLLS/TH/Lab2/Lab2.bdf" { { 48 888 1064 64 "HEX1\[0\]" "" } { 64 888 1064 80 "HEX1\[1\]" "" } { 80 888 1064 96 "HEX1\[2\]" "" } { 96 888 1064 112 "HEX1\[3\]" "" } { 112 888 1064 128 "HEX1\[4\]" "" } { 128 888 1064 144 "HEX1\[5\]" "" } { 144 888 1064 160 "HEX1\[6\]" "" } } } } { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX1[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX1\[1\] " "Info: Pin HEX1\[1\] not assigned to an exact location on the device" {  } { { "e:/serveforktmt/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/serveforktmt/quartus9/quartus/bin/pin_planner.ppl" { HEX1[1] } } } { "Lab2.bdf" "" { Schematic "D:/Poor/Slide/HK5/TKLLS/TH/Lab2/Lab2.bdf" { { 48 888 1064 64 "HEX1\[0\]" "" } { 64 888 1064 80 "HEX1\[1\]" "" } { 80 888 1064 96 "HEX1\[2\]" "" } { 96 888 1064 112 "HEX1\[3\]" "" } { 112 888 1064 128 "HEX1\[4\]" "" } { 128 888 1064 144 "HEX1\[5\]" "" } { 144 888 1064 160 "HEX1\[6\]" "" } } } } { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX1[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX1\[0\] " "Info: Pin HEX1\[0\] not assigned to an exact location on the device" {  } { { "e:/serveforktmt/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/serveforktmt/quartus9/quartus/bin/pin_planner.ppl" { HEX1[0] } } } { "Lab2.bdf" "" { Schematic "D:/Poor/Slide/HK5/TKLLS/TH/Lab2/Lab2.bdf" { { 48 888 1064 64 "HEX1\[0\]" "" } { 64 888 1064 80 "HEX1\[1\]" "" } { 80 888 1064 96 "HEX1\[2\]" "" } { 96 888 1064 112 "HEX1\[3\]" "" } { 112 888 1064 128 "HEX1\[4\]" "" } { 128 888 1064 144 "HEX1\[5\]" "" } { 144 888 1064 160 "HEX1\[6\]" "" } } } } { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX1[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[0\] " "Info: Pin SW\[0\] not assigned to an exact location on the device" {  } { { "e:/serveforktmt/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/serveforktmt/quartus9/quartus/bin/pin_planner.ppl" { SW[0] } } } { "Lab2.bdf" "" { Schematic "D:/Poor/Slide/HK5/TKLLS/TH/Lab2/Lab2.bdf" { { 128 -88 80 144 "SW\[0\]" "" } { 168 -88 80 184 "SW\[1\]" "" } { 184 -88 80 200 "SW\[2\]" "" } } } } { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[1\] " "Info: Pin SW\[1\] not assigned to an exact location on the device" {  } { { "e:/serveforktmt/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/serveforktmt/quartus9/quartus/bin/pin_planner.ppl" { SW[1] } } } { "Lab2.bdf" "" { Schematic "D:/Poor/Slide/HK5/TKLLS/TH/Lab2/Lab2.bdf" { { 128 -88 80 144 "SW\[0\]" "" } { 168 -88 80 184 "SW\[1\]" "" } { 184 -88 80 200 "SW\[2\]" "" } } } } { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[2\] " "Info: Pin SW\[2\] not assigned to an exact location on the device" {  } { { "e:/serveforktmt/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/serveforktmt/quartus9/quartus/bin/pin_planner.ppl" { SW[2] } } } { "Lab2.bdf" "" { Schematic "D:/Poor/Slide/HK5/TKLLS/TH/Lab2/Lab2.bdf" { { 128 -88 80 144 "SW\[0\]" "" } { 168 -88 80 184 "SW\[1\]" "" } { 184 -88 80 200 "SW\[2\]" "" } } } } { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "KEY\[0\] " "Info: Pin KEY\[0\] not assigned to an exact location on the device" {  } { { "e:/serveforktmt/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/serveforktmt/quartus9/quartus/bin/pin_planner.ppl" { KEY[0] } } } { "Lab2.bdf" "" { Schematic "D:/Poor/Slide/HK5/TKLLS/TH/Lab2/Lab2.bdf" { { 200 -88 80 216 "KEY\[0\]" "" } } } } { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "KEY\[0\] (placed in PIN P2 (CLK2, LVDSCLK1p, Input)) " "Info: Automatically promoted node KEY\[0\] (placed in PIN P2 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "e:/serveforktmt/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/serveforktmt/quartus9/quartus/bin/pin_planner.ppl" { KEY[0] } } } { "Lab2.bdf" "" { Schematic "D:/Poor/Slide/HK5/TKLLS/TH/Lab2/Lab2.bdf" { { 200 -88 80 216 "KEY\[0\]" "" } } } } { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DFF0~clear_lut  " "Info: Automatically promoted node DFF0~clear_lut " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "Lab2.bdf" "" { Schematic "D:/Poor/Slide/HK5/TKLLS/TH/Lab2/Lab2.bdf" { { 120 536 600 200 "DFF0" "" } } } } { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { DFF0~clear_lut } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "18 unused 3.3V 3 15 0 " "Info: Number of I/O pins in group: 18 (unused VREF, 3.3V VCCIO, 3 input, 15 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 63 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  63 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 57 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 56 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 58 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  58 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 58 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 56 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_TPD_RESULT" "register DFF0~_emulated register DFF1~_emulated -1.026 ns " "Info: Slack time is -1.026 ns between source register \"DFF0~_emulated\" and destination register \"DFF1~_emulated\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.786 ns + Largest register register " "Info: + Largest register to register requirement is 0.786 ns" {  } {  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[0\] destination 2.444 ns   Shortest register " "Info:   Shortest clock path from clock \"KEY\[0\]\" to destination register is 2.444 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.760 ns) 0.760 ns KEY\[0\] 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.760 ns) = 0.760 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'KEY\[0\]'" {  } { { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "Lab2.bdf" "" { Schematic "D:/Poor/Slide/HK5/TKLLS/TH/Lab2/Lab2.bdf" { { 200 -88 80 216 "KEY\[0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.116 ns) + CELL(0.000 ns) 0.876 ns KEY\[0\]~clkctrl 2 COMB Unassigned 3 " "Info: 2: + IC(0.116 ns) + CELL(0.000 ns) = 0.876 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'KEY\[0\]~clkctrl'" {  } { { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.116 ns" { KEY[0] KEY[0]~clkctrl } "NODE_NAME" } } { "Lab2.bdf" "" { Schematic "D:/Poor/Slide/HK5/TKLLS/TH/Lab2/Lab2.bdf" { { 200 -88 80 216 "KEY\[0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.031 ns) + CELL(0.537 ns) 2.444 ns DFF1~_emulated 3 REG Unassigned 1 " "Info: 3: + IC(1.031 ns) + CELL(0.537 ns) = 2.444 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'DFF1~_emulated'" {  } { { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.568 ns" { KEY[0]~clkctrl DFF1~_emulated } "NODE_NAME" } } { "Lab2.bdf" "" { Schematic "D:/Poor/Slide/HK5/TKLLS/TH/Lab2/Lab2.bdf" { { 120 392 456 200 "DFF1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.297 ns ( 53.07 % ) " "Info: Total cell delay = 1.297 ns ( 53.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.147 ns ( 46.93 % ) " "Info: Total interconnect delay = 1.147 ns ( 46.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "Lab2.bdf" "" { Schematic "D:/Poor/Slide/HK5/TKLLS/TH/Lab2/Lab2.bdf" { { 200 -88 80 216 "KEY\[0\]" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[0\] destination 2.444 ns   Longest register " "Info:   Longest clock path from clock \"KEY\[0\]\" to destination register is 2.444 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.760 ns) 0.760 ns KEY\[0\] 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.760 ns) = 0.760 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'KEY\[0\]'" {  } { { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "Lab2.bdf" "" { Schematic "D:/Poor/Slide/HK5/TKLLS/TH/Lab2/Lab2.bdf" { { 200 -88 80 216 "KEY\[0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.116 ns) + CELL(0.000 ns) 0.876 ns KEY\[0\]~clkctrl 2 COMB Unassigned 3 " "Info: 2: + IC(0.116 ns) + CELL(0.000 ns) = 0.876 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'KEY\[0\]~clkctrl'" {  } { { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.116 ns" { KEY[0] KEY[0]~clkctrl } "NODE_NAME" } } { "Lab2.bdf" "" { Schematic "D:/Poor/Slide/HK5/TKLLS/TH/Lab2/Lab2.bdf" { { 200 -88 80 216 "KEY\[0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.031 ns) + CELL(0.537 ns) 2.444 ns DFF1~_emulated 3 REG Unassigned 1 " "Info: 3: + IC(1.031 ns) + CELL(0.537 ns) = 2.444 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'DFF1~_emulated'" {  } { { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.568 ns" { KEY[0]~clkctrl DFF1~_emulated } "NODE_NAME" } } { "Lab2.bdf" "" { Schematic "D:/Poor/Slide/HK5/TKLLS/TH/Lab2/Lab2.bdf" { { 120 392 456 200 "DFF1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.297 ns ( 53.07 % ) " "Info: Total cell delay = 1.297 ns ( 53.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.147 ns ( 46.93 % ) " "Info: Total interconnect delay = 1.147 ns ( 46.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "Lab2.bdf" "" { Schematic "D:/Poor/Slide/HK5/TKLLS/TH/Lab2/Lab2.bdf" { { 200 -88 80 216 "KEY\[0\]" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[0\] source 2.444 ns   Shortest register " "Info:   Shortest clock path from clock \"KEY\[0\]\" to source register is 2.444 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.760 ns) 0.760 ns KEY\[0\] 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.760 ns) = 0.760 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'KEY\[0\]'" {  } { { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "Lab2.bdf" "" { Schematic "D:/Poor/Slide/HK5/TKLLS/TH/Lab2/Lab2.bdf" { { 200 -88 80 216 "KEY\[0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.116 ns) + CELL(0.000 ns) 0.876 ns KEY\[0\]~clkctrl 2 COMB Unassigned 3 " "Info: 2: + IC(0.116 ns) + CELL(0.000 ns) = 0.876 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'KEY\[0\]~clkctrl'" {  } { { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.116 ns" { KEY[0] KEY[0]~clkctrl } "NODE_NAME" } } { "Lab2.bdf" "" { Schematic "D:/Poor/Slide/HK5/TKLLS/TH/Lab2/Lab2.bdf" { { 200 -88 80 216 "KEY\[0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.031 ns) + CELL(0.537 ns) 2.444 ns DFF0~_emulated 3 REG Unassigned 1 " "Info: 3: + IC(1.031 ns) + CELL(0.537 ns) = 2.444 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'DFF0~_emulated'" {  } { { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.568 ns" { KEY[0]~clkctrl DFF0~_emulated } "NODE_NAME" } } { "Lab2.bdf" "" { Schematic "D:/Poor/Slide/HK5/TKLLS/TH/Lab2/Lab2.bdf" { { 120 536 600 200 "DFF0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.297 ns ( 53.07 % ) " "Info: Total cell delay = 1.297 ns ( 53.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.147 ns ( 46.93 % ) " "Info: Total interconnect delay = 1.147 ns ( 46.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "Lab2.bdf" "" { Schematic "D:/Poor/Slide/HK5/TKLLS/TH/Lab2/Lab2.bdf" { { 200 -88 80 216 "KEY\[0\]" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[0\] source 2.444 ns   Longest register " "Info:   Longest clock path from clock \"KEY\[0\]\" to source register is 2.444 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.760 ns) 0.760 ns KEY\[0\] 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.760 ns) = 0.760 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'KEY\[0\]'" {  } { { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "Lab2.bdf" "" { Schematic "D:/Poor/Slide/HK5/TKLLS/TH/Lab2/Lab2.bdf" { { 200 -88 80 216 "KEY\[0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.116 ns) + CELL(0.000 ns) 0.876 ns KEY\[0\]~clkctrl 2 COMB Unassigned 3 " "Info: 2: + IC(0.116 ns) + CELL(0.000 ns) = 0.876 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'KEY\[0\]~clkctrl'" {  } { { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.116 ns" { KEY[0] KEY[0]~clkctrl } "NODE_NAME" } } { "Lab2.bdf" "" { Schematic "D:/Poor/Slide/HK5/TKLLS/TH/Lab2/Lab2.bdf" { { 200 -88 80 216 "KEY\[0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.031 ns) + CELL(0.537 ns) 2.444 ns DFF0~_emulated 3 REG Unassigned 1 " "Info: 3: + IC(1.031 ns) + CELL(0.537 ns) = 2.444 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'DFF0~_emulated'" {  } { { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.568 ns" { KEY[0]~clkctrl DFF0~_emulated } "NODE_NAME" } } { "Lab2.bdf" "" { Schematic "D:/Poor/Slide/HK5/TKLLS/TH/Lab2/Lab2.bdf" { { 120 536 600 200 "DFF0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.297 ns ( 53.07 % ) " "Info: Total cell delay = 1.297 ns ( 53.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.147 ns ( 46.93 % ) " "Info: Total interconnect delay = 1.147 ns ( 46.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "Lab2.bdf" "" { Schematic "D:/Poor/Slide/HK5/TKLLS/TH/Lab2/Lab2.bdf" { { 200 -88 80 216 "KEY\[0\]" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns   " "Info:   Micro clock to output delay of source is 0.250 ns" {  } { { "Lab2.bdf" "" { Schematic "D:/Poor/Slide/HK5/TKLLS/TH/Lab2/Lab2.bdf" { { 120 536 600 200 "DFF0" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns   " "Info:   Micro setup delay of destination is -0.036 ns" {  } { { "Lab2.bdf" "" { Schematic "D:/Poor/Slide/HK5/TKLLS/TH/Lab2/Lab2.bdf" { { 120 392 456 200 "DFF1" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.812 ns - Longest register register " "Info: - Longest register to register delay is 1.812 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DFF0~_emulated 1 REG Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'DFF0~_emulated'" {  } { { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { DFF0~_emulated } "NODE_NAME" } } { "Lab2.bdf" "" { Schematic "D:/Poor/Slide/HK5/TKLLS/TH/Lab2/Lab2.bdf" { { 120 536 600 200 "DFF0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.185 ns) + CELL(0.413 ns) 0.598 ns DFF0~head_lut 2 COMB Unassigned 17 " "Info: 2: + IC(0.185 ns) + CELL(0.413 ns) = 0.598 ns; Loc. = Unassigned; Fanout = 17; COMB Node = 'DFF0~head_lut'" {  } { { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.598 ns" { DFF0~_emulated DFF0~head_lut } "NODE_NAME" } } { "Lab2.bdf" "" { Schematic "D:/Poor/Slide/HK5/TKLLS/TH/Lab2/Lab2.bdf" { { 120 536 600 200 "DFF0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 1.163 ns inst12~0 3 COMB Unassigned 1 " "Info: 3: + IC(0.415 ns) + CELL(0.150 ns) = 1.163 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'inst12~0'" {  } { { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { DFF0~head_lut inst12~0 } "NODE_NAME" } } { "Lab2.bdf" "" { Schematic "D:/Poor/Slide/HK5/TKLLS/TH/Lab2/Lab2.bdf" { { 0 272 336 48 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.127 ns) + CELL(0.438 ns) 1.728 ns DFF1~data_lut 4 COMB Unassigned 1 " "Info: 4: + IC(0.127 ns) + CELL(0.438 ns) = 1.728 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'DFF1~data_lut'" {  } { { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { inst12~0 DFF1~data_lut } "NODE_NAME" } } { "Lab2.bdf" "" { Schematic "D:/Poor/Slide/HK5/TKLLS/TH/Lab2/Lab2.bdf" { { 120 392 456 200 "DFF1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 1.812 ns DFF1~_emulated 5 REG Unassigned 1 " "Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 1.812 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'DFF1~_emulated'" {  } { { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { DFF1~data_lut DFF1~_emulated } "NODE_NAME" } } { "Lab2.bdf" "" { Schematic "D:/Poor/Slide/HK5/TKLLS/TH/Lab2/Lab2.bdf" { { 120 392 456 200 "DFF1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.085 ns ( 59.88 % ) " "Info: Total cell delay = 1.085 ns ( 59.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.727 ns ( 40.12 % ) " "Info: Total interconnect delay = 0.727 ns ( 40.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.812 ns" { DFF0~_emulated DFF0~head_lut inst12~0 DFF1~data_lut DFF1~_emulated } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.812 ns" { DFF0~_emulated DFF0~head_lut inst12~0 DFF1~data_lut DFF1~_emulated } "NODE_NAME" } }  } 0 0 "Slack time is %5!s! between source %1!s! \"%2!s!\" and destination %3!s! \"%4!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "1.812 ns register register " "Info: Estimated most critical path is register to register delay of 1.812 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DFF0~_emulated 1 REG LAB_X2_Y33 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X2_Y33; Fanout = 1; REG Node = 'DFF0~_emulated'" {  } { { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { DFF0~_emulated } "NODE_NAME" } } { "Lab2.bdf" "" { Schematic "D:/Poor/Slide/HK5/TKLLS/TH/Lab2/Lab2.bdf" { { 120 536 600 200 "DFF0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.185 ns) + CELL(0.413 ns) 0.598 ns DFF0~head_lut 2 COMB LAB_X2_Y33 17 " "Info: 2: + IC(0.185 ns) + CELL(0.413 ns) = 0.598 ns; Loc. = LAB_X2_Y33; Fanout = 17; COMB Node = 'DFF0~head_lut'" {  } { { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.598 ns" { DFF0~_emulated DFF0~head_lut } "NODE_NAME" } } { "Lab2.bdf" "" { Schematic "D:/Poor/Slide/HK5/TKLLS/TH/Lab2/Lab2.bdf" { { 120 536 600 200 "DFF0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 1.163 ns inst12~0 3 COMB LAB_X2_Y33 1 " "Info: 3: + IC(0.415 ns) + CELL(0.150 ns) = 1.163 ns; Loc. = LAB_X2_Y33; Fanout = 1; COMB Node = 'inst12~0'" {  } { { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { DFF0~head_lut inst12~0 } "NODE_NAME" } } { "Lab2.bdf" "" { Schematic "D:/Poor/Slide/HK5/TKLLS/TH/Lab2/Lab2.bdf" { { 0 272 336 48 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.127 ns) + CELL(0.438 ns) 1.728 ns DFF1~data_lut 4 COMB LAB_X2_Y33 1 " "Info: 4: + IC(0.127 ns) + CELL(0.438 ns) = 1.728 ns; Loc. = LAB_X2_Y33; Fanout = 1; COMB Node = 'DFF1~data_lut'" {  } { { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { inst12~0 DFF1~data_lut } "NODE_NAME" } } { "Lab2.bdf" "" { Schematic "D:/Poor/Slide/HK5/TKLLS/TH/Lab2/Lab2.bdf" { { 120 392 456 200 "DFF1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 1.812 ns DFF1~_emulated 5 REG LAB_X2_Y33 1 " "Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 1.812 ns; Loc. = LAB_X2_Y33; Fanout = 1; REG Node = 'DFF1~_emulated'" {  } { { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { DFF1~data_lut DFF1~_emulated } "NODE_NAME" } } { "Lab2.bdf" "" { Schematic "D:/Poor/Slide/HK5/TKLLS/TH/Lab2/Lab2.bdf" { { 120 392 456 200 "DFF1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.085 ns ( 59.88 % ) " "Info: Total cell delay = 1.085 ns ( 59.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.727 ns ( 40.12 % ) " "Info: Total interconnect delay = 0.727 ns ( 40.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.812 ns" { DFF0~_emulated DFF0~head_lut inst12~0 DFF1~data_lut DFF1~_emulated } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y24 X10_Y36 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y24 to location X10_Y36" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "15 " "Warning: Found 15 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Z 0 " "Info: Pin \"Z\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[6\] 0 " "Info: Pin \"HEX0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[5\] 0 " "Info: Pin \"HEX0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[4\] 0 " "Info: Pin \"HEX0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[3\] 0 " "Info: Pin \"HEX0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[2\] 0 " "Info: Pin \"HEX0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[1\] 0 " "Info: Pin \"HEX0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[0\] 0 " "Info: Pin \"HEX0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[6\] 0 " "Info: Pin \"HEX1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[5\] 0 " "Info: Pin \"HEX1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[4\] 0 " "Info: Pin \"HEX1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[3\] 0 " "Info: Pin \"HEX1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[2\] 0 " "Info: Pin \"HEX1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[1\] 0 " "Info: Pin \"HEX1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[0\] 0 " "Info: Pin \"HEX1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "2 " "Warning: Following 2 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX0\[4\] VCC " "Info: Pin HEX0\[4\] has VCC driving its datain port" {  } { { "e:/serveforktmt/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/serveforktmt/quartus9/quartus/bin/pin_planner.ppl" { HEX0[4] } } } { "Lab2.bdf" "" { Schematic "D:/Poor/Slide/HK5/TKLLS/TH/Lab2/Lab2.bdf" { { 256 888 1064 272 "HEX0\[0\]" "" } { 272 888 1064 288 "HEX0\[1\]" "" } { 288 888 1064 304 "HEX0\[2\]" "" } { 304 888 1064 320 "HEX0\[3\]" "" } { 320 888 1064 336 "HEX0\[4\]" "" } { 336 888 1064 352 "HEX0\[5\]" "" } { 352 888 1064 368 "HEX0\[6\]" "" } } } } { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX0[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX0\[2\] GND " "Info: Pin HEX0\[2\] has GND driving its datain port" {  } { { "e:/serveforktmt/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/serveforktmt/quartus9/quartus/bin/pin_planner.ppl" { HEX0[2] } } } { "Lab2.bdf" "" { Schematic "D:/Poor/Slide/HK5/TKLLS/TH/Lab2/Lab2.bdf" { { 256 888 1064 272 "HEX0\[0\]" "" } { 272 888 1064 288 "HEX0\[1\]" "" } { 288 888 1064 304 "HEX0\[2\]" "" } { 304 888 1064 320 "HEX0\[3\]" "" } { 320 888 1064 336 "HEX0\[4\]" "" } { 336 888 1064 352 "HEX0\[5\]" "" } { 352 888 1064 368 "HEX0\[6\]" "" } } } } { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX0[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "287 " "Info: Peak virtual memory: 287 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 09 10:10:32 2018 " "Info: Processing ended: Tue Oct 09 10:10:32 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Info: Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Info: Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
