Instruction number 0
    NVDLA_PDP_S_STATUS_0 => 0
    NVDLA_PDP_S_STATUS_1 => 0
    NVDLA_PDP_S_PRODUCER => 0
    NVDLA_PDP_S_CONSUMER => 0
    NVDLA_PDP_D_OP_ENABLE => 0
    NVDLA_PDP_D_DATA_CUBE_IN_WIDTH => 0
    NVDLA_PDP_D_DATA_CUBE_IN_HEIGHT => 0
    NVDLA_PDP_D_DATA_CUBE_IN_CHANNEL => 0
    NVDLA_PDP_D_DATA_CUBE_OUT_WIDTH => 0
    NVDLA_PDP_D_DATA_CUBE_OUT_HEIGHT => 0
    NVDLA_PDP_D_DATA_CUBE_OUT_CHANNEL => 0
    NVDLA_PDP_POOLING_METHOD => 0
    NVDLA_PDP_FLYING_MODE => 0
    NVDLA_PDP_SPLIT_NUM => 0
    NVDLA_PDP_D_NAN_FLUSH_TO_ZERO => 0
    NVDLA_PDP_D_PARTIAL_WIDTH_IN_FIRST => 0
    NVDLA_PDP_D_PARTIAL_WIDTH_IN_MID => 0
    NVDLA_PDP_D_PARTIAL_WIDTH_IN_LAST => 0
    NVDLA_PDP_D_PARTIAL_WIDTH_OUT_FIRST => 0
    NVDLA_PDP_D_PARTIAL_WIDTH_OUT_MID => 0
    NVDLA_PDP_D_PARTIAL_WIDTH_OUT_LAST => 0
    NVDLA_PDP_D_KERNEL_WIDTH => 4
    NVDLA_PDP_D_KERNEL_HEIGHT => 0
    NVDLA_PDP_D_KERNEL_STRIDE_HEIGHT => 0
    NVDLA_PDP_D_KERNEL_STRIDE_WIDTH => 0
    NVDLA_PDP_D_RECIP_KERNEL_WIDTH => 0
    NVDLA_PDP_D_RECIP_KERNEL_HEIGHT => 0
    NVDLA_PDP_D_PAD_LEFT => 0
    NVDLA_PDP_D_PAD_TOP => 0
    NVDLA_PDP_D_PAD_RIGHT => 0
    NVDLA_PDP_D_PAD_BOTTOM => 0
    NVDLA_PDP_D_POOLING_PADDING_VALUE_1_CFG => 0
    NVDLA_PDP_D_POOLING_PADDING_VALUE_2_CFG => 0
    NVDLA_PDP_D_POOLING_PADDING_VALUE_3_CFG => 0
    NVDLA_PDP_D_POOLING_PADDING_VALUE_4_CFG => 0
    NVDLA_PDP_D_POOLING_PADDING_VALUE_5_CFG => 0
    NVDLA_PDP_D_POOLING_PADDING_VALUE_6_CFG => 0
    NVDLA_PDP_D_POOLING_PADDING_VALUE_7_CFG => 0
    NVDLA_PDP_D_SRC_BASE_ADDR_LOW => 0
    NVDLA_PDP_D_SRC_BASE_ADDR_HIGH => 0
    NVDLA_PDP_D_SRC_LINE_STRIDE => 0
    NVDLA_PDP_D_SRC_SURFACE_STRIDE => 0
    NVDLA_PDP_D_DST_BASE_ADDR_LOW => 0
    NVDLA_PDP_D_DST_BASE_ADDR_HIGH => 0
    NVDLA_PDP_D_DST_LINE_STRIDE => 0
    NVDLA_PDP_D_DST_SURFACE_STRIDE => 0
    NVDLA_PDP_D_DST_RAM_CFG => 0
    NVDLA_PDP_D_DATA_FORMAT => 0
    NVDLA_PDP_D_INF_INPUT_NUM => 0
    NVDLA_PDP_D_NAN_INPUT_NUM => 0
    NVDLA_PDP_D_NAN_OUTPUT_NUM => 0
    NVDLA_PDP_D_PERF_ENABLE => 0
    NVDLA_PDP_D_PERF_WRITE_STALL => 0

Instruction number 1
    NVDLA_PDP_S_STATUS_0 => 0
    NVDLA_PDP_S_STATUS_1 => 0
    NVDLA_PDP_S_PRODUCER => 0
    NVDLA_PDP_S_CONSUMER => 0
    NVDLA_PDP_D_OP_ENABLE => 1
    NVDLA_PDP_D_DATA_CUBE_IN_WIDTH => 0
    NVDLA_PDP_D_DATA_CUBE_IN_HEIGHT => 0
    NVDLA_PDP_D_DATA_CUBE_IN_CHANNEL => 0
    NVDLA_PDP_D_DATA_CUBE_OUT_WIDTH => 0
    NVDLA_PDP_D_DATA_CUBE_OUT_HEIGHT => 0
    NVDLA_PDP_D_DATA_CUBE_OUT_CHANNEL => 0
    NVDLA_PDP_POOLING_METHOD => 0
    NVDLA_PDP_FLYING_MODE => 0
    NVDLA_PDP_SPLIT_NUM => 0
    NVDLA_PDP_D_NAN_FLUSH_TO_ZERO => 0
    NVDLA_PDP_D_PARTIAL_WIDTH_IN_FIRST => 0
    NVDLA_PDP_D_PARTIAL_WIDTH_IN_MID => 0
    NVDLA_PDP_D_PARTIAL_WIDTH_IN_LAST => 0
    NVDLA_PDP_D_PARTIAL_WIDTH_OUT_FIRST => 0
    NVDLA_PDP_D_PARTIAL_WIDTH_OUT_MID => 0
    NVDLA_PDP_D_PARTIAL_WIDTH_OUT_LAST => 0
    NVDLA_PDP_D_KERNEL_WIDTH => 4
    NVDLA_PDP_D_KERNEL_HEIGHT => 0
    NVDLA_PDP_D_KERNEL_STRIDE_HEIGHT => 0
    NVDLA_PDP_D_KERNEL_STRIDE_WIDTH => 0
    NVDLA_PDP_D_RECIP_KERNEL_WIDTH => 0
    NVDLA_PDP_D_RECIP_KERNEL_HEIGHT => 0
    NVDLA_PDP_D_PAD_LEFT => 0
    NVDLA_PDP_D_PAD_TOP => 0
    NVDLA_PDP_D_PAD_RIGHT => 0
    NVDLA_PDP_D_PAD_BOTTOM => 0
    NVDLA_PDP_D_POOLING_PADDING_VALUE_1_CFG => 0
    NVDLA_PDP_D_POOLING_PADDING_VALUE_2_CFG => 0
    NVDLA_PDP_D_POOLING_PADDING_VALUE_3_CFG => 0
    NVDLA_PDP_D_POOLING_PADDING_VALUE_4_CFG => 0
    NVDLA_PDP_D_POOLING_PADDING_VALUE_5_CFG => 0
    NVDLA_PDP_D_POOLING_PADDING_VALUE_6_CFG => 0
    NVDLA_PDP_D_POOLING_PADDING_VALUE_7_CFG => 0
    NVDLA_PDP_D_SRC_BASE_ADDR_LOW => 0
    NVDLA_PDP_D_SRC_BASE_ADDR_HIGH => 0
    NVDLA_PDP_D_SRC_LINE_STRIDE => 0
    NVDLA_PDP_D_SRC_SURFACE_STRIDE => 0
    NVDLA_PDP_D_DST_BASE_ADDR_LOW => 0
    NVDLA_PDP_D_DST_BASE_ADDR_HIGH => 0
    NVDLA_PDP_D_DST_LINE_STRIDE => 0
    NVDLA_PDP_D_DST_SURFACE_STRIDE => 0
    NVDLA_PDP_D_DST_RAM_CFG => 0
    NVDLA_PDP_D_DATA_FORMAT => 0
    NVDLA_PDP_D_INF_INPUT_NUM => 0
    NVDLA_PDP_D_NAN_INPUT_NUM => 0
    NVDLA_PDP_D_NAN_OUTPUT_NUM => 0
    NVDLA_PDP_D_PERF_ENABLE => 0
    NVDLA_PDP_D_PERF_WRITE_STALL => 0

