static void F_1 (\r\nT_1 * V_1 ,\r\nconst T_2 * V_2 ,\r\nconst T_2 * V_3 ,\r\nT_3 V_4 )\r\n{\r\nT_1 V_5 , V_6 ;\r\nV_1 [ 0 ] = F_2 ( V_4 ) ;\r\nV_1 [ 1 ] = F_3 ( V_4 ) ;\r\nV_1 [ 2 ] = F_4 ( V_3 [ 1 ] , V_3 [ 0 ] ) ;\r\nV_1 [ 3 ] = F_4 ( V_3 [ 3 ] , V_3 [ 2 ] ) ;\r\nV_1 [ 4 ] = F_4 ( V_3 [ 5 ] , V_3 [ 4 ] ) ;\r\nfor ( V_5 = 0 ; V_5 < V_7 ; V_5 ++ ) {\r\nV_6 = ( T_1 ) ( 2 * ( V_5 & 1 ) ) ;\r\nV_1 [ 0 ] = ( T_1 ) ( V_1 [ 0 ] + F_5 ( ( T_1 ) ( V_1 [ 4 ] ^ F_4 ( V_2 [ 1 + V_6 ] , V_2 [ 0 + V_6 ] ) ) ) ) ;\r\nV_1 [ 1 ] = ( T_1 ) ( V_1 [ 1 ] + F_5 ( ( T_1 ) ( V_1 [ 0 ] ^ F_4 ( V_2 [ 5 + V_6 ] , V_2 [ 4 + V_6 ] ) ) ) ) ;\r\nV_1 [ 2 ] = ( T_1 ) ( V_1 [ 2 ] + F_5 ( ( T_1 ) ( V_1 [ 1 ] ^ F_4 ( V_2 [ 9 + V_6 ] , V_2 [ 8 + V_6 ] ) ) ) ) ;\r\nV_1 [ 3 ] = ( T_1 ) ( V_1 [ 3 ] + F_5 ( ( T_1 ) ( V_1 [ 2 ] ^ F_4 ( V_2 [ 13 + V_6 ] , V_2 [ 12 + V_6 ] ) ) ) ) ;\r\nV_1 [ 4 ] = ( T_1 ) ( V_1 [ 4 ] + F_5 ( ( T_1 ) ( V_1 [ 3 ] ^ F_4 ( V_2 [ 1 + V_6 ] , V_2 [ 0 + V_6 ] ) ) ) + V_5 ) ;\r\n}\r\n}\r\nstatic void F_6 (\r\nT_2 * V_8 ,\r\nconst T_2 * V_2 ,\r\nT_1 * V_1 ,\r\nT_1 V_9 )\r\n{\r\nINT V_5 ;\r\nV_1 [ 5 ] = ( T_1 ) ( V_1 [ 4 ] + V_9 ) ;\r\nV_1 [ 0 ] = ( T_1 ) ( V_1 [ 0 ] + F_5 ( ( T_1 ) ( V_1 [ 5 ] ^ F_7 ( & V_2 [ 0 ] ) ) ) ) ;\r\nV_1 [ 1 ] = ( T_1 ) ( V_1 [ 1 ] + F_5 ( ( T_1 ) ( V_1 [ 0 ] ^ F_7 ( & V_2 [ 2 ] ) ) ) ) ;\r\nV_1 [ 2 ] = ( T_1 ) ( V_1 [ 2 ] + F_5 ( ( T_1 ) ( V_1 [ 1 ] ^ F_7 ( & V_2 [ 4 ] ) ) ) ) ;\r\nV_1 [ 3 ] = ( T_1 ) ( V_1 [ 3 ] + F_5 ( ( T_1 ) ( V_1 [ 2 ] ^ F_7 ( & V_2 [ 6 ] ) ) ) ) ;\r\nV_1 [ 4 ] = ( T_1 ) ( V_1 [ 4 ] + F_5 ( ( T_1 ) ( V_1 [ 3 ] ^ F_7 ( & V_2 [ 8 ] ) ) ) ) ;\r\nV_1 [ 5 ] = ( T_1 ) ( V_1 [ 5 ] + F_5 ( ( T_1 ) ( V_1 [ 4 ] ^ F_7 ( & V_2 [ 10 ] ) ) ) ) ;\r\nV_1 [ 0 ] = ( T_1 ) ( V_1 [ 0 ] + F_8 ( ( T_1 ) ( V_1 [ 5 ] ^ F_7 ( & V_2 [ 12 ] ) ) ) ) ;\r\nV_1 [ 1 ] = ( T_1 ) ( V_1 [ 1 ] + F_8 ( ( T_1 ) ( V_1 [ 0 ] ^ F_7 ( & V_2 [ 14 ] ) ) ) ) ;\r\nV_1 [ 2 ] = ( T_1 ) ( V_1 [ 2 ] + F_8 ( V_1 [ 1 ] ) ) ;\r\nV_1 [ 3 ] = ( T_1 ) ( V_1 [ 3 ] + F_8 ( V_1 [ 2 ] ) ) ;\r\nV_1 [ 4 ] = ( T_1 ) ( V_1 [ 4 ] + F_8 ( V_1 [ 3 ] ) ) ;\r\nV_1 [ 5 ] = ( T_1 ) ( V_1 [ 5 ] + F_8 ( V_1 [ 4 ] ) ) ;\r\nV_8 [ 0 ] = F_9 ( V_9 ) ;\r\nV_8 [ 1 ] = ( T_2 ) ( ( F_9 ( V_9 ) | 0x20 ) & 0x7F ) ;\r\nV_8 [ 2 ] = F_10 ( V_9 ) ;\r\nV_8 [ 3 ] = F_10 ( ( T_1 ) ( ( V_1 [ 5 ] ^ F_7 ( & V_2 [ 0 ] ) ) >> 1 ) ) ;\r\nfor ( V_5 = 0 ; V_5 < 6 ; V_5 ++ )\r\n{\r\nV_8 [ 4 + ( 2 * V_5 ) ] = F_10 ( V_1 [ V_5 ] ) ;\r\nV_8 [ 5 + ( 2 * V_5 ) ] = F_9 ( V_1 [ V_5 ] ) ;\r\n}\r\n}\r\nINT F_11 (\r\nT_4 * V_10 ,\r\nT_5 V_11 ,\r\nT_4 V_3 [ V_12 ] ,\r\nT_4 V_2 [ V_13 ] )\r\n{\r\nT_6 V_14 ;\r\nT_3 V_4 ;\r\nT_1 V_9 ;\r\nT_2 * V_15 ;\r\nT_1 V_1 [ V_16 ] ;\r\nT_2 V_8 [ V_17 ] ;\r\nV_15 = V_10 ;\r\nV_14 = F_12 ( V_15 [ 2 ] , V_15 [ 0 ] , V_15 [ 4 ] , V_15 [ 5 ] , V_15 [ 6 ] , V_15 [ 7 ] ) ;\r\nV_9 = ( T_1 ) V_14 ;\r\nV_4 = ( T_3 ) ( V_14 >> 16 ) ;\r\nF_1 ( V_1 , V_2 , V_3 , V_4 ) ;\r\nF_6 ( V_8 , V_2 , V_1 , V_9 ) ;\r\nreturn F_13 (\r\nV_8 ,\r\nV_17 ,\r\nV_10 + V_18 ,\r\nV_11 - ( V_18 + V_19 ) ) ;\r\n}
