<profile>

<section name = "Vitis HLS Report for 'dut'" level="0">
<item name = "Date">Mon Apr  3 22:29:09 2023
</item>
<item name = "Version">2022.2 (Build 3670227 on Oct 13 2022)</item>
<item name = "Project">project_21</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 4.129 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">14, 14, 0.140 us, 0.140 us, 15, 15, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_dut_Pipeline_VITIS_LOOP_28_2_fu_168">dut_Pipeline_VITIS_LOOP_28_2, 10, 10, 0.100 us, 0.100 us, 10, 10, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 2, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 15, 127, -</column>
<column name="Memory">8, -, 0, 0, -</column>
<column name="Multiplexer">-, -, -, 31, -</column>
<column name="Register">-, -, 49, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">2, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_dut_Pipeline_VITIS_LOOP_28_2_fu_168">dut_Pipeline_VITIS_LOOP_28_2, 0, 0, 15, 127, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="bram1_0_U">bram1_0_RAM_1P_BRAM_1R1W, 1, 0, 0, 0, 8, 3, 1, 24</column>
<column name="bram1_1_U">bram1_1_RAM_1P_BRAM_1R1W, 1, 0, 0, 0, 8, 4, 1, 32</column>
<column name="bram1_3_U">bram1_1_RAM_1P_BRAM_1R1W, 1, 0, 0, 0, 8, 4, 1, 32</column>
<column name="bram1_7_U">bram1_1_RAM_1P_BRAM_1R1W, 1, 0, 0, 0, 8, 4, 1, 32</column>
<column name="bram1_2_U">bram1_2_RAM_1P_BRAM_1R1W, 1, 0, 0, 0, 8, 5, 1, 40</column>
<column name="bram1_6_U">bram1_2_RAM_1P_BRAM_1R1W, 1, 0, 0, 0, 8, 5, 1, 40</column>
<column name="bram1_4_U">bram1_4_RAM_1P_BRAM_1R1W, 1, 0, 0, 0, 8, 6, 1, 48</column>
<column name="bram1_5_U">bram1_5_RAM_1P_BRAM_1R1W, 1, 0, 0, 0, 8, 6, 1, 48</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="grp_dut_Pipeline_VITIS_LOOP_28_2_fu_168_output_r_TREADY">and, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">31, 6, 1, 6</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">5, 0, 5, 0</column>
<column name="bram1_0_load_reg_248">3, 0, 3, 0</column>
<column name="bram1_1_load_reg_253">4, 0, 4, 0</column>
<column name="bram1_2_load_reg_258">5, 0, 5, 0</column>
<column name="bram1_3_load_reg_263">4, 0, 4, 0</column>
<column name="bram1_4_load_reg_268">6, 0, 6, 0</column>
<column name="bram1_5_load_reg_273">6, 0, 6, 0</column>
<column name="bram1_6_load_reg_278">5, 0, 5, 0</column>
<column name="bram1_7_load_reg_283">4, 0, 4, 0</column>
<column name="grp_dut_Pipeline_VITIS_LOOP_28_2_fu_168_ap_start_reg">1, 0, 1, 0</column>
<column name="trunc_ln28_reg_203">6, 0, 6, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, dut, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, dut, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, dut, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, dut, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, dut, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, dut, return value</column>
<column name="start_index">in, 8, ap_none, start_index, scalar</column>
<column name="output_r_TDATA">out, 8, axis, output_r, pointer</column>
<column name="output_r_TVALID">out, 1, axis, output_r, pointer</column>
<column name="output_r_TREADY">in, 1, axis, output_r, pointer</column>
</table>
</item>
</section>
</profile>
