{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 05 15:29:18 2017 " "Info: Processing started: Mon Jun 05 15:29:18 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LED7S -c LED7S " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off LED7S -c LED7S" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LED7S.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file LED7S.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LED7S-ONE " "Info: Found design unit 1: LED7S-ONE" {  } { { "LED7S.vhd" "" { Text "E:/计算机组成原理实验/LED7S/LED7S.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 LED7S " "Info: Found entity 1: LED7S" {  } { { "LED7S.vhd" "" { Text "E:/计算机组成原理实验/LED7S/LED7S.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "LED7S " "Info: Elaborating entity \"LED7S\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "C LED7S.vhd(39) " "Warning (10492): VHDL Process Statement warning at LED7S.vhd(39): signal \"C\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LED7S.vhd" "" { Text "E:/计算机组成原理实验/LED7S/LED7S.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D0 LED7S.vhd(40) " "Warning (10492): VHDL Process Statement warning at LED7S.vhd(40): signal \"D0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LED7S.vhd" "" { Text "E:/计算机组成原理实验/LED7S/LED7S.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "C LED7S.vhd(42) " "Warning (10492): VHDL Process Statement warning at LED7S.vhd(42): signal \"C\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LED7S.vhd" "" { Text "E:/计算机组成原理实验/LED7S/LED7S.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D1 LED7S.vhd(43) " "Warning (10492): VHDL Process Statement warning at LED7S.vhd(43): signal \"D1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LED7S.vhd" "" { Text "E:/计算机组成原理实验/LED7S/LED7S.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "C LED7S.vhd(45) " "Warning (10492): VHDL Process Statement warning at LED7S.vhd(45): signal \"C\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LED7S.vhd" "" { Text "E:/计算机组成原理实验/LED7S/LED7S.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D2 LED7S.vhd(46) " "Warning (10492): VHDL Process Statement warning at LED7S.vhd(46): signal \"D2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LED7S.vhd" "" { Text "E:/计算机组成原理实验/LED7S/LED7S.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "C LED7S.vhd(48) " "Warning (10492): VHDL Process Statement warning at LED7S.vhd(48): signal \"C\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LED7S.vhd" "" { Text "E:/计算机组成原理实验/LED7S/LED7S.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D3 LED7S.vhd(49) " "Warning (10492): VHDL Process Statement warning at LED7S.vhd(49): signal \"D3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LED7S.vhd" "" { Text "E:/计算机组成原理实验/LED7S/LED7S.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_CREATED_ALOAD_CCT" "" "Warning: Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "D\[0\] D\[0\]~_emulated D\[0\]~latch " "Warning (13310): Register \"D\[0\]\" is converted into an equivalent circuit using register \"D\[0\]~_emulated\" and latch \"D\[0\]~latch\"" {  } { { "LED7S.vhd" "" { Text "E:/计算机组成原理实验/LED7S/LED7S.vhd" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "D\[1\] D\[1\]~_emulated D\[1\]~latch " "Warning (13310): Register \"D\[1\]\" is converted into an equivalent circuit using register \"D\[1\]~_emulated\" and latch \"D\[1\]~latch\"" {  } { { "LED7S.vhd" "" { Text "E:/计算机组成原理实验/LED7S/LED7S.vhd" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "D\[2\] D\[2\]~_emulated D\[2\]~latch " "Warning (13310): Register \"D\[2\]\" is converted into an equivalent circuit using register \"D\[2\]~_emulated\" and latch \"D\[2\]~latch\"" {  } { { "LED7S.vhd" "" { Text "E:/计算机组成原理实验/LED7S/LED7S.vhd" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "D\[3\] D\[3\]~_emulated D\[3\]~latch " "Warning (13310): Register \"D\[3\]\" is converted into an equivalent circuit using register \"D\[3\]~_emulated\" and latch \"D\[3\]~latch\"" {  } { { "LED7S.vhd" "" { Text "E:/计算机组成原理实验/LED7S/LED7S.vhd" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 0}  } {  } 0 0 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "C\[2\] GND " "Warning (13410): Pin \"C\[2\]\" is stuck at GND" {  } { { "LED7S.vhd" "" { Text "E:/计算机组成原理实验/LED7S/LED7S.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LED7S\[7\] GND " "Warning (13410): Pin \"LED7S\[7\]\" is stuck at GND" {  } { { "LED7S.vhd" "" { Text "E:/计算机组成原理实验/LED7S/LED7S.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "59 " "Info: Implemented 59 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Info: Implemented 18 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Info: Implemented 11 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_LCELLS" "30 " "Info: Implemented 30 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "235 " "Info: Peak virtual memory: 235 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 05 15:29:20 2017 " "Info: Processing ended: Mon Jun 05 15:29:20 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
