[View]
Entity=systeme_final
Architecture=systeme_final
TopLevelType=1
[file:.\src\one_bit_full_adder.bde]
Enabled=1
[file:.\compile\one_bit_full_adder.vhd]
Generated=TRUE
Enabled=1
[file:.\src\six_bit_full_adder.bde]
Enabled=1
[file:.\compile\six_bit_full_adder.vhd]
Generated=TRUE
Enabled=1
[file:.\src\multiplex_1bit.bde]
Enabled=1
[file:.\compile\multiplex_1bit.vhd]
Generated=TRUE
Enabled=1
[file:.\src\diviseur_par2.bde]
Enabled=1
[file:.\compile\diviseur_par2.vhd]
Generated=TRUE
Enabled=1
[file:.\src\systeme_final.bde]
Enabled=1
[file:.\src\comparateur_6bits.bde]
Enabled=1
[file:.\compile\comparateur_6bits.vhd]
Generated=TRUE
Enabled=1
[file:.\compile\systeme_final.vhd]
Generated=TRUE
Enabled=1
[file:.\synthesis\systeme_final.vhd]
Enabled=1
LIB=lab2inf1500_post_synthesis
SIM.POST.INCLUDED=1
SIM.FUNC.INCLUDED=0
SIM.POST.AUTO=1
SIM.POST.INDEX=0
[file:.\IMPLEMENT\TIME_SIM.VHD]
Enabled=1
SIM.FUNC.INCLUDED=0
LIB=lab2inf1500_timing
SIM.TIME.INCLUDED=1
SIM.TIME.AUTO=1
[file:.\IMPLEMENT\TIME_SIM.SDF]
Enabled=1
[file:.\src\smultiplex_6bits.bde]
Enabled=1
[file:.\compile\multiplex_6bits.vhd]
Generated=TRUE
Enabled=1
[file:.\compile\smultiplex_6bits.vhd]
Generated=TRUE
Enabled=1
