Microsemi Libero Software
Version: 11.9.0.4
Release: v11.9

Info: The design D:\Study\LiberoProjects\J3122008883_SLC\designer\impl1\cyq_fsm_011.adb was last
      modified by software version 11.9.0.4.
Opened an existing Libero design
D:\Study\LiberoProjects\J3122008883_SLC\designer\impl1\cyq_fsm_011.adb.
'BA_NAME' set to 'cyq_fsm_011_ba'
'KEEP_EXISTING_PHYSICAL_CONSTRAINTS' set to '0'
'SDC_IMPORT_MERGE' set to '0'
'IDE_DESIGNERVIEW_NAME' set to 'Impl1'
'IDE_DESIGNERVIEW_COUNT' set to '1'
'IDE_DESIGNERVIEW_REV0' set to 'Impl1'
'IDE_DESIGNERVIEW_REVNUM0' set to '1'
'IDE_DESIGNERVIEW_ROOTDIR' set to 'D:\Study\LiberoProjects\J3122008883_SLC\designer'
'IDE_DESIGNERVIEW_LASTREV' set to '1'

The Execute Script command succeeded ( 00:00:01 )
Checking for software updates...
=====================================================================
Parameters used to run compile:
===============================

Family      : ProASIC3
Device      : A3P060
Package     : 100 VQFP
Source      : D:\Study\LiberoProjects\J3122008883_SLC\synthesis\cyq_fsm_011.edn
Format      : EDIF
Topcell     : cyq_fsm_011
Speed grade : STD
Temp        : 0:25:70
Voltage     : 1.58:1.50:1.42

Keep Existing Physical Constraints : No
Keep Existing Timing Constraints   : No

pdc_abort_on_error                 : Yes
pdc_eco_display_unmatched_objects  : No
pdc_eco_max_warnings               : 10000

demote_globals                     : No
promote_globals                    : No
localclock_max_shared_instances    : 12
localclock_buffer_tree_max_fanout  : 12

combine_register                   : No
delete_buffer_tree                 : No

report_high_fanout_nets_limit      : 10

=====================================================================
Compile starts ...


Netlist Optimization Report
===========================

Optimized macros:
  - Dangling net drivers:   0
  - Buffers:                0
  - Inverters:              0
  - Tieoff:                 0
  - Logic combining:        0

    Total macros optimized  0

There were 0 error(s) and 0 warning(s) in this design.
=====================================================================
Compile report:
===============

    CORE                       Used:      5  Total:   1536   (0.33%)
    IO (W/ clocks)             Used:      4  Total:     71   (5.63%)
    GLOBAL (Chip+Quadrant)     Used:      1  Total:     18   (5.56%)
    PLL                        Used:      0  Total:      1   (0.00%)
    RAM/FIFO                   Used:      0  Total:      4   (0.00%)
    Low Static ICC             Used:      0  Total:      1   (0.00%)
    FlashROM                   Used:      0  Total:      1   (0.00%)
    User JTAG                  Used:      0  Total:      1   (0.00%)

Global Information:

    Type            | Used   | Total
    ----------------|--------|--------------
    Chip global     | 1      | 6  (16.67%)*
    Quadrant global | 0      | 12 (0.00%)

    (*) Chip globals may be assigned to Quadrant globals using the Multi-View Navigator (MVN)
        or Physical Design Constraints (PDC).
        They may also be assigned to Quadrant globals automatically during Layout.

Core Information:

    Type    | Instances    | Core tiles
    --------|--------------|-----------
    COMB    | 3            | 3
    SEQ     | 2            | 2

I/O Function:

    Type                                  | w/o register  | w/ register  | w/ DDR register
    --------------------------------------|---------------|--------------|----------------
    Input I/O                             | 3             | 0            | 0
    Output I/O                            | 1             | 0            | 0
    Bidirectional I/O                     | 0             | 0            | 0
    Differential Input I/O Pairs          | 0             | 0            | 0
    Differential Output I/O Pairs         | 0             | 0            | 0

I/O Technology:

                                    |   Voltages    |             I/Os
    --------------------------------|-------|-------|-------|--------|--------------
    I/O Standard(s)                 | Vcci  | Vref  | Input | Output | Bidirectional
    --------------------------------|-------|-------|-------|--------|--------------
    LVTTL                           | 3.30v | N/A   | 3     | 1      | 0

I/O Placement:

    Locked  :   0
    Placed  :   0
    UnPlaced:   4 ( 100.00% )

Net information report:
=======================

The following nets have been assigned to a chip global resource:
    Fanout  Type          Name
    --------------------------
    2       CLK_NET       Net   : Clk_c
                          Driver: Clk_pad
                          Source: NETLIST

High fanout nets in the post compile netlist:
    Fanout  Type          Name
    --------------------------
    3       INT_NET       Net   : current_S[0]
                          Driver: current_S[0]
    2       INT_NET       Net   : current_S[1]
                          Driver: current_S[1]
    2       SET/RESET_NET Net   : Rst_c
                          Driver: Rst_pad
    2       INT_NET       Net   : X_c
                          Driver: X_pad
    1       INT_NET       Net   : current_S_ns[0]
                          Driver: current_S_ns_0[0]
    1       INT_NET       Net   : current_S_ns_i[1]
                          Driver: current_S_ns_i[1]
    1       INT_NET       Net   : Y_d_c
                          Driver: current_S_s2_0_a2

Nets that are candidates for clock assignment and the resulting fanout:
    Fanout  Type          Name
    --------------------------
    3       INT_NET       Net   : current_S[0]
                          Driver: current_S[0]
    2       INT_NET       Net   : current_S[1]
                          Driver: current_S[1]
    2       SET/RESET_NET Net   : Rst_c
                          Driver: Rst_pad
    2       INT_NET       Net   : X_c
                          Driver: X_pad
    1       INT_NET       Net   : current_S_ns[0]
                          Driver: current_S_ns_0[0]
    1       INT_NET       Net   : current_S_ns_i[1]
                          Driver: current_S_ns_i[1]
    1       INT_NET       Net   : Y_d_c
                          Driver: current_S_s2_0_a2

The Compile command succeeded ( 00:00:00 )
***** Layout Variables *********************************************

Mode: TIMING_DRIVEN
Power-driven Layout: OFF
Incremental Placement: OFF
Incremental Route: OFF



Running I/O Bank Assigner.

I/O Bank Assigner completed successfully.
 

Planning global net placement...
Info: PLC007: Created quadrant global region Qclock_Clk_c for global net Clk_c.


Global net placement completed successfully.

                        o - o - o - o - o - o

Timing-driven Placer Started: Mon Dec 04 01:07:45 2023

Placer Finished: Mon Dec 04 01:07:46 2023
Total Placer CPU Time:     00:00:01

                        o - o - o - o - o - o


Timing-driven Router 
Design: cyq_fsm_011                     Started: Mon Dec 04 01:07:46 2023

 
Iterative improvement...

Timing-driven Router completed successfully.

Design: cyq_fsm_011                     
Finished: Mon Dec 04 01:07:48 2023
Total CPU Time:     00:00:01            Total Elapsed Time: 00:00:02
Total Memory Usage: 110.9 Mbytes
                        o - o - o - o - o - o

Loading the Timing data for the design.
Finished loading the Timing data.

The Layout command succeeded ( 00:00:06 )
Warning: Files
          D:\Study\LiberoProjects\J3122008883_SLC\designer\impl1\cyq_fsm_011_ba.sdf
          D:\Study\LiberoProjects\J3122008883_SLC\designer\impl1\cyq_fsm_011_ba.v
         already exist.
         Do you want to replace the files? [YES]
Back-annotated to the file(s):
   .\cyq_fsm_011_ba.sdf
   .\cyq_fsm_011_ba.v

The Back-Annotate command succeeded ( 00:00:00 )
Warning: The following files already exist:
         
         D:\Study\LiberoProjects\J3122008883_SLC\designer\impl1\cyq_fsm_011.pdb
         
         Do you want to replace the files? [YES]

The Export-map command succeeded ( 00:00:04 )
Warning: Overwriting the existing file:
         D:\Study\LiberoProjects\J3122008883_SLC\designer\impl1\cyq_fsm_011.pdb.
Wrote to the file: D:\Study\LiberoProjects\J3122008883_SLC\designer\impl1\cyq_fsm_011.pdb
CHECKSUM: 1B9A

The Generate programming file command succeeded ( 00:00:04 )
Design saved to file D:\Study\LiberoProjects\J3122008883_SLC\designer\impl1\cyq_fsm_011.adb.
Wrote pin report to file:
D:\Study\LiberoProjects\J3122008883_SLC\designer\impl1\cyq_fsm_011_report_pin_byname.txt

The Report command succeeded ( 00:00:01 )
Wrote pin report to file:
D:\Study\LiberoProjects\J3122008883_SLC\designer\impl1\cyq_fsm_011_report_pin_bynumber.txt

The Report command succeeded ( 00:00:00 )

The Execute Script command succeeded ( 00:00:02 )
Design closed.

