<!doctype html><html lang=en><head><meta charset=utf-8><meta name=viewport content="width=device-width,initial-scale=1,viewport-fit=cover"><base href=https://www.lowrisc.org><link rel=icon type=image/png sizes=32x32 href=/favicon.png><title>Tutorial for the debug preview of lowRISC &middot; lowRISC: Collaborative open silicon engineering</title><link href=/main.b716e.css rel=stylesheet><script defer data-domain=lowrisc.org src=https://plausible.io/js/script.js></script></head><body><header><nav class="navbar navbar-expand-md navbar-light"><div class=container><a class=navbar-brand href=#><img src=/img/logo/logo-dualcolor.svg alt=lowRISC></a>
<button class=navbar-toggler type=button data-toggle=collapse data-target=#navbarCollapse aria-controls=navbarCollapse aria-expanded=false aria-label="Toggle navigation">
<span class=navbar-toggler-icon></span></button><div class="collapse navbar-collapse" id=navbarCollapse><ul class="navbar-nav ml-auto"><li class=nav-item><a href=/our-work class=nav-link>Our work</a></li><li class=nav-item><a href=/open-silicon class=nav-link>Open Silicon</a></li><li class=nav-item><a href=/community class=nav-link>Community</a></li><li class=nav-item><a href=/news class=nav-link>News</a></li><li class=nav-item><a href=/jobs class=nav-link>Jobs</a></li><li class=nav-item><a href=/about class=nav-link>About us</a></li><li class=nav-item><a class="btn lr-navbar-btn-gh" href=https://github.com/lowrisc>GitHub</a></li></ul></div></div></nav></header><main role=main><div class=container><h1>Tutorial for the debug preview of lowRISC</h1><p><em>By Stefan Wallentowitz and Wei Song</em></p><p><strong>Release version 0.3</strong> (07-2016)</p><h2 id=introduction:31cb4d93b26bd2e3d52c9bf75038d1bb>Introduction</h2><p><a href=https://www.lowrisc.org/>lowRISC</a> is a not-for-profit organisation whose goal is to
produce a fully open source System-on-Chip (SoC) in volume. We are
building upon RISC-V processor core implementations from the RISC-V
team at UC Berkeley. We will produce a SoC design to populate a
low-cost community development board and to act as an ideal starting
point for derivative open-source and commercial designs.</p><p>In previous tutorials you can learn about
<a href=https://www.lowrisc.org/docs/tagged-memory-v0.1/>tagged memory</a> or how to run the design on an
FPGA as an <a href=https://www.lowrisc.org/docs/untether-v0.2/>untethered system</a>.</p><p>This tutorial adds further functionality towards the final SoC design
by adding a debug infrastructure. It contains a technology preview of
what we plan and gives some background on the trace debugging
techniques. A demo is provided using a low-end
<a href=http://store.digilentinc.com/nexys-4-ddr-artix-7-fpga-trainer-board-recommended-for-ece-curriculum/>Nexysâ„¢4 DDR Artix-7 FPGA Board</a>.</p><h3 id=contents:31cb4d93b26bd2e3d52c9bf75038d1bb>Contents</h3><ol><li><p><a href=https://www.lowrisc.org/docs/debug-v0.3/overview/>Overview of the debug infrastructure</a></p><ul><li><a href=https://www.lowrisc.org/docs/debug-v0.3/interface/>Debug interface</a></li><li><a href=https://www.lowrisc.org/docs/debug-v0.3/debugmodules/>Debug modules</a></li><li><a href=https://www.lowrisc.org/docs/debug-v0.3/softwaremethodology/>Debug software and methodology</a></li></ul></li><li><p><a href=https://www.lowrisc.org/docs/debug-v0.3/environment/>Prepare the environment</a></p><ul><li><a href=https://www.lowrisc.org/docs/debug-v0.3/lowriscsetup/>Generic lowRISC setup</a></li><li><a href=https://www.lowrisc.org/docs/debug-v0.3/osdsoftware/>Open SoC Debug software</a></li></ul></li><li><p><a href=https://www.lowrisc.org/docs/debug-v0.3/walkthrough/>Debug walkthrough</a></p><ul><li><a href=https://www.lowrisc.org/docs/debug-v0.3/simulation/>Connecting to RTL simulation and enumeration</a></li><li><a href=https://www.lowrisc.org/docs/debug-v0.3/debugsession/>A debug session</a></li><li><a href=https://www.lowrisc.org/docs/debug-v0.3/fpga/>Running on the FPGA</a></li></ul></li><li><p>Other</p><ul><li><a href=https://www.lowrisc.org/docs/debug-v0.3/soc_struct/>SoC structure updates</a></li><li><a href=https://www.lowrisc.org/docs/debug-v0.3/add_device/>How to add a new peripherial</a></li><li><a href=https://www.lowrisc.org/docs/debug-v0.3/zedboard/>Working with Zedboard</a></li></ul></li><li><p><a href=https://www.lowrisc.org/docs/debug-v0.3/release/>Release notes</a></p><ul><li><a href=https://www.lowrisc.org/docs/untether-v0.2/><strong>Version 0.2</strong>: untethered lowRISC (12-2015)</a></li><li><a href=https://www.lowrisc.org/docs/tagged-memory-v0.1/><strong>Version 0.1</strong>: tagged memory (04-2015)</a></li></ul></li></ol><h3 id=other-useful-sources-of-information:31cb4d93b26bd2e3d52c9bf75038d1bb>Other useful sources of information</h3><ul><li><a href=http://opensocdebug.org/slides/2015-11-12-overview/>Open SoC Debug (Overview slides)</a></li></ul></div></main><footer class=lr-footer><div class=container><div class=row><div class="col-lg-2 d-none d-lg-block"><img src=/img/logo/logo-dualcolor.svg width=150px></div><div class=col><p><small>The text content on this website is licensed under a <a href=https://creativecommons.org/licenses/by/4.0/>Creative Commons Attribution 4.0 International License</a>, except where otherwise noted. No license is granted for logos or other trademarks. Other content &copy; lowRISC Contributors.</small></p><p><small><a href=/privacy-policy>Privacy and cookies policy</a>
&middot; <a href=/usage-licence>Usage licence</a></small></p></div><div class=col-lg-2><p><a href=#>Back to top</a></p></div></div></div></footer><script src=/main.b716e.js></script></body></html>