Timing Analyzer report for VerilogCam
Fri Nov 11 13:34:22 2022
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1]'
 13. Slow 1200mV 85C Model Setup: 'Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Setup: 'ov7670_pclk'
 15. Slow 1200mV 85C Model Setup: 'serial:Inst_UART_rx|r_DriveCMD[0]'
 16. Slow 1200mV 85C Model Setup: 'clk_50'
 17. Slow 1200mV 85C Model Hold: 'Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1]'
 18. Slow 1200mV 85C Model Hold: 'Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0]'
 19. Slow 1200mV 85C Model Hold: 'clk_50'
 20. Slow 1200mV 85C Model Hold: 'ov7670_pclk'
 21. Slow 1200mV 85C Model Hold: 'serial:Inst_UART_rx|r_DriveCMD[0]'
 22. Slow 1200mV 85C Model Recovery: 'Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0]'
 23. Slow 1200mV 85C Model Removal: 'Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0]'
 24. Slow 1200mV 85C Model Metastability Summary
 25. Slow 1200mV 0C Model Fmax Summary
 26. Slow 1200mV 0C Model Setup Summary
 27. Slow 1200mV 0C Model Hold Summary
 28. Slow 1200mV 0C Model Recovery Summary
 29. Slow 1200mV 0C Model Removal Summary
 30. Slow 1200mV 0C Model Minimum Pulse Width Summary
 31. Slow 1200mV 0C Model Setup: 'Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1]'
 32. Slow 1200mV 0C Model Setup: 'Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0]'
 33. Slow 1200mV 0C Model Setup: 'serial:Inst_UART_rx|r_DriveCMD[0]'
 34. Slow 1200mV 0C Model Setup: 'ov7670_pclk'
 35. Slow 1200mV 0C Model Setup: 'clk_50'
 36. Slow 1200mV 0C Model Hold: 'Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1]'
 37. Slow 1200mV 0C Model Hold: 'Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0]'
 38. Slow 1200mV 0C Model Hold: 'clk_50'
 39. Slow 1200mV 0C Model Hold: 'ov7670_pclk'
 40. Slow 1200mV 0C Model Hold: 'serial:Inst_UART_rx|r_DriveCMD[0]'
 41. Slow 1200mV 0C Model Recovery: 'Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0]'
 42. Slow 1200mV 0C Model Removal: 'Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0]'
 43. Slow 1200mV 0C Model Metastability Summary
 44. Fast 1200mV 0C Model Setup Summary
 45. Fast 1200mV 0C Model Hold Summary
 46. Fast 1200mV 0C Model Recovery Summary
 47. Fast 1200mV 0C Model Removal Summary
 48. Fast 1200mV 0C Model Minimum Pulse Width Summary
 49. Fast 1200mV 0C Model Setup: 'Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1]'
 50. Fast 1200mV 0C Model Setup: 'Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0]'
 51. Fast 1200mV 0C Model Setup: 'ov7670_pclk'
 52. Fast 1200mV 0C Model Setup: 'serial:Inst_UART_rx|r_DriveCMD[0]'
 53. Fast 1200mV 0C Model Setup: 'clk_50'
 54. Fast 1200mV 0C Model Hold: 'Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1]'
 55. Fast 1200mV 0C Model Hold: 'Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0]'
 56. Fast 1200mV 0C Model Hold: 'clk_50'
 57. Fast 1200mV 0C Model Hold: 'ov7670_pclk'
 58. Fast 1200mV 0C Model Hold: 'serial:Inst_UART_rx|r_DriveCMD[0]'
 59. Fast 1200mV 0C Model Recovery: 'Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0]'
 60. Fast 1200mV 0C Model Removal: 'Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0]'
 61. Fast 1200mV 0C Model Metastability Summary
 62. Multicorner Timing Analysis Summary
 63. Board Trace Model Assignments
 64. Input Transition Times
 65. Signal Integrity Metrics (Slow 1200mv 0c Model)
 66. Signal Integrity Metrics (Slow 1200mv 85c Model)
 67. Signal Integrity Metrics (Fast 1200mv 0c Model)
 68. Setup Transfers
 69. Hold Transfers
 70. Recovery Transfers
 71. Removal Transfers
 72. Report TCCS
 73. Report RSKM
 74. Unconstrained Paths Summary
 75. Clock Status Summary
 76. Unconstrained Input Ports
 77. Unconstrained Output Ports
 78. Unconstrained Input Ports
 79. Unconstrained Output Ports
 80. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; VerilogCam                                          ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE115F29C7                                       ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 2.15        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  59.3%      ;
;     Processor 3            ;  44.9%      ;
;     Processor 4            ;   2.8%      ;
;     Processors 5-8         ;   2.1%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+------------------------------------------------------------+--------------------------------------------------------------+
; Clock Name                                               ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                                     ; Targets                                                      ;
+----------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+------------------------------------------------------------+--------------------------------------------------------------+
; clk_50                                                   ; Base      ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                            ; { clk_50 }                                                   ;
; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; clk_50 ; Inst_vga_pll|altpll_component|auto_generated|pll1|inclk[0] ; { Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] } ;
; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 40.000 ; 25.0 MHz   ; 0.000 ; 20.000 ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; clk_50 ; Inst_vga_pll|altpll_component|auto_generated|pll1|inclk[0] ; { Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] } ;
; ov7670_pclk                                              ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                            ; { ov7670_pclk }                                              ;
; serial:Inst_UART_rx|r_DriveCMD[0]                        ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                            ; { serial:Inst_UART_rx|r_DriveCMD[0] }                        ;
+----------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+------------------------------------------------------------+--------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                             ;
+------------+-----------------+----------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                               ; Note ;
+------------+-----------------+----------------------------------------------------------+------+
; 7.01 MHz   ; 7.01 MHz        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ;      ;
; 127.7 MHz  ; 127.7 MHz       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 237.98 MHz ; 237.98 MHz      ; clk_50                                                   ;      ;
; 240.73 MHz ; 240.73 MHz      ; ov7670_pclk                                              ;      ;
; 370.23 MHz ; 370.23 MHz      ; serial:Inst_UART_rx|r_DriveCMD[0]                        ;      ;
+------------+-----------------+----------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                 ;
+----------------------------------------------------------+----------+---------------+
; Clock                                                    ; Slack    ; End Point TNS ;
+----------------------------------------------------------+----------+---------------+
; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; -102.619 ; -5284.083     ;
; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; -25.263  ; -260.207      ;
; ov7670_pclk                                              ; -1.978   ; -40.701       ;
; serial:Inst_UART_rx|r_DriveCMD[0]                        ; -1.940   ; -1.940        ;
; clk_50                                                   ; 15.798   ; 0.000         ;
+----------------------------------------------------------+----------+---------------+


+----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                               ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.239 ; 0.000         ;
; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.402 ; 0.000         ;
; clk_50                                                   ; 0.410 ; 0.000         ;
; ov7670_pclk                                              ; 0.440 ; 0.000         ;
; serial:Inst_UART_rx|r_DriveCMD[0]                        ; 1.289 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                            ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.858 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                            ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 4.679 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                 ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; ov7670_pclk                                              ; -3.000 ; -67.291       ;
; serial:Inst_UART_rx|r_DriveCMD[0]                        ; -1.285 ; -1.285        ;
; clk_50                                                   ; 9.682  ; 0.000         ;
; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 9.708  ; 0.000         ;
; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 19.704 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                      ;
+----------+------------------------------------------------------------------------------------------+---------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack    ; From Node                                                                                ; To Node                                                 ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+----------+------------------------------------------------------------------------------------------+---------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; -102.619 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|green[1][1] ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[9] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.302      ; 142.919    ;
; -102.617 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|red[1][1]   ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[9] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.303      ; 142.918    ;
; -102.615 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|green[0][1] ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[9] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.302      ; 142.915    ;
; -102.613 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|red[0][1]   ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[9] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.303      ; 142.914    ;
; -102.583 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|green[1][1] ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[7] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.302      ; 142.883    ;
; -102.581 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|red[1][1]   ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[7] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.303      ; 142.882    ;
; -102.579 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|green[0][1] ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[7] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.302      ; 142.879    ;
; -102.577 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|red[0][1]   ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[7] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.303      ; 142.878    ;
; -102.478 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|green[1][1] ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[8] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.302      ; 142.778    ;
; -102.476 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|red[1][1]   ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[8] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.303      ; 142.777    ;
; -102.474 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|green[0][1] ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[8] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.302      ; 142.774    ;
; -102.472 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|red[0][1]   ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[8] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.303      ; 142.773    ;
; -102.466 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[0][1]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[9] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.304      ; 142.768    ;
; -102.460 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[1][1]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[9] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.304      ; 142.762    ;
; -102.430 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[0][1]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[7] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.304      ; 142.732    ;
; -102.424 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[1][1]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[7] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.304      ; 142.726    ;
; -102.325 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[0][1]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[8] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.304      ; 142.627    ;
; -102.319 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[1][1]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[8] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.304      ; 142.621    ;
; -102.281 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|green[1][1] ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[6] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.302      ; 142.581    ;
; -102.279 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|red[1][1]   ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[6] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.303      ; 142.580    ;
; -102.277 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|green[0][1] ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[6] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.302      ; 142.577    ;
; -102.275 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|red[0][1]   ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[6] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.303      ; 142.576    ;
; -102.186 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|red[0][2]   ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[9] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.303      ; 142.487    ;
; -102.150 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|red[0][2]   ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[7] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.303      ; 142.451    ;
; -102.148 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|green[2][0] ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[9] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.302      ; 142.448    ;
; -102.129 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|green[0][0] ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[9] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.302      ; 142.429    ;
; -102.128 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[0][1]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[6] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.304      ; 142.430    ;
; -102.122 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[1][1]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[6] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.304      ; 142.424    ;
; -102.112 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|green[2][0] ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[7] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.302      ; 142.412    ;
; -102.112 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|red[2][0]   ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[9] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.303      ; 142.413    ;
; -102.093 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|green[0][0] ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[7] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.302      ; 142.393    ;
; -102.085 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|red[0][0]   ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[9] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.303      ; 142.386    ;
; -102.076 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|red[2][0]   ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[7] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.303      ; 142.377    ;
; -102.057 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[1][2]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[9] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.304      ; 142.359    ;
; -102.056 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[0][2]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[9] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.304      ; 142.358    ;
; -102.049 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|red[1][2]   ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[9] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.303      ; 142.350    ;
; -102.049 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|red[0][0]   ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[7] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.303      ; 142.350    ;
; -102.045 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|red[0][2]   ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[8] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.303      ; 142.346    ;
; -102.044 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|green[0][2] ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[9] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.302      ; 142.344    ;
; -102.021 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[1][2]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[7] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.304      ; 142.323    ;
; -102.020 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[0][2]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[7] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.304      ; 142.322    ;
; -102.013 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|red[1][2]   ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[7] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.303      ; 142.314    ;
; -102.008 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|green[0][2] ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[7] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.302      ; 142.308    ;
; -102.007 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|green[2][0] ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[8] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.302      ; 142.307    ;
; -101.988 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|green[0][0] ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[8] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.302      ; 142.288    ;
; -101.971 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|red[2][0]   ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[8] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.303      ; 142.272    ;
; -101.945 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|green[2][1] ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[9] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.302      ; 142.245    ;
; -101.944 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[2][0]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[9] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.303      ; 142.245    ;
; -101.944 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|red[0][0]   ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[8] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.303      ; 142.245    ;
; -101.935 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|red[2][1]   ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[9] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.303      ; 142.236    ;
; -101.926 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[0][0]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[9] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.303      ; 142.227    ;
; -101.916 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[1][2]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[8] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.304      ; 142.218    ;
; -101.915 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[0][2]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[8] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.304      ; 142.217    ;
; -101.910 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|green[1][1] ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[5] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.077     ; 141.831    ;
; -101.909 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|green[2][1] ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[7] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.302      ; 142.209    ;
; -101.908 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[2][0]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[7] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.303      ; 142.209    ;
; -101.908 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|red[1][2]   ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[8] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.303      ; 142.209    ;
; -101.908 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|red[1][1]   ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[5] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.076     ; 141.830    ;
; -101.906 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|green[0][1] ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[5] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.077     ; 141.827    ;
; -101.904 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|green[1][2] ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[9] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.302      ; 142.204    ;
; -101.904 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|red[0][1]   ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[5] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.076     ; 141.826    ;
; -101.903 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|green[0][2] ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[8] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.302      ; 142.203    ;
; -101.899 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|red[2][1]   ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[7] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.303      ; 142.200    ;
; -101.890 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[0][0]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[7] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.303      ; 142.191    ;
; -101.868 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|green[1][2] ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[7] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.302      ; 142.168    ;
; -101.848 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|red[0][2]   ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[6] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.303      ; 142.149    ;
; -101.810 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|green[2][0] ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[6] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.302      ; 142.110    ;
; -101.804 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|green[2][1] ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[8] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.302      ; 142.104    ;
; -101.803 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[2][0]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[8] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.303      ; 142.104    ;
; -101.794 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|red[2][1]   ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[8] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.303      ; 142.095    ;
; -101.791 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|green[0][0] ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[6] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.302      ; 142.091    ;
; -101.785 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[0][0]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[8] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.303      ; 142.086    ;
; -101.774 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|red[2][0]   ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[6] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.303      ; 142.075    ;
; -101.763 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|green[1][2] ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[8] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.302      ; 142.063    ;
; -101.757 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[0][1]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[5] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.075     ; 141.680    ;
; -101.751 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[1][1]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[5] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.075     ; 141.674    ;
; -101.747 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|red[0][0]   ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[6] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.303      ; 142.048    ;
; -101.719 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[1][2]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[6] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.304      ; 142.021    ;
; -101.718 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[0][2]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[6] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.304      ; 142.020    ;
; -101.711 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|red[1][2]   ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[6] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.303      ; 142.012    ;
; -101.706 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|green[0][2] ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[6] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.302      ; 142.006    ;
; -101.610 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[2][1]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[9] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.303      ; 141.911    ;
; -101.607 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|green[2][1] ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[6] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.302      ; 141.907    ;
; -101.606 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[2][0]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[6] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.303      ; 141.907    ;
; -101.597 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|red[2][1]   ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[6] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.303      ; 141.898    ;
; -101.590 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|green[2][2] ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[9] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.302      ; 141.890    ;
; -101.588 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[0][0]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[6] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.303      ; 141.889    ;
; -101.580 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|red[0][3]   ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[9] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.303      ; 141.881    ;
; -101.574 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[2][1]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[7] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.303      ; 141.875    ;
; -101.570 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|red[1][3]   ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[9] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.303      ; 141.871    ;
; -101.566 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|green[1][2] ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[6] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.302      ; 141.866    ;
; -101.563 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[2][2]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[9] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.129     ; 141.432    ;
; -101.554 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|green[2][2] ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[7] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.302      ; 141.854    ;
; -101.544 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|red[0][3]   ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[7] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.303      ; 141.845    ;
; -101.534 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|red[1][3]   ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[7] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.303      ; 141.835    ;
; -101.527 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[2][2]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[7] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.129     ; 141.396    ;
; -101.477 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|red[0][2]   ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[5] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.076     ; 141.399    ;
; -101.469 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[2][1]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[8] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.303      ; 141.770    ;
; -101.449 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|green[2][2] ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[8] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.302      ; 141.749    ;
; -101.439 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|red[0][3]   ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[8] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.303      ; 141.740    ;
+----------+------------------------------------------------------------------------------------------+---------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                 ;
+---------+---------------------------------------------------------+--------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                               ; To Node                              ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------------------------+--------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; -25.263 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[5] ; LCD_TEST:Inst_LCD_TEST|h_ones[5]     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.224      ; 45.485     ;
; -24.708 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[6] ; LCD_TEST:Inst_LCD_TEST|h_ones[5]     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.195     ; 44.511     ;
; -24.707 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[5] ; LCD_TEST:Inst_LCD_TEST|h_ones[4]     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.224      ; 44.929     ;
; -24.608 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[7] ; LCD_TEST:Inst_LCD_TEST|h_ones[5]     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.195     ; 44.411     ;
; -24.595 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[8] ; LCD_TEST:Inst_LCD_TEST|h_ones[5]     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.195     ; 44.398     ;
; -24.494 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[9] ; LCD_TEST:Inst_LCD_TEST|h_ones[5]     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.195     ; 44.297     ;
; -24.152 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[6] ; LCD_TEST:Inst_LCD_TEST|h_ones[4]     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.195     ; 43.955     ;
; -24.077 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[5] ; LCD_TEST:Inst_LCD_TEST|h_ones[3]     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.224      ; 44.299     ;
; -24.052 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[7] ; LCD_TEST:Inst_LCD_TEST|h_ones[4]     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.195     ; 43.855     ;
; -24.039 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[8] ; LCD_TEST:Inst_LCD_TEST|h_ones[4]     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.195     ; 43.842     ;
; -23.938 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[9] ; LCD_TEST:Inst_LCD_TEST|h_ones[4]     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.195     ; 43.741     ;
; -23.931 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[5] ; LCD_TEST:Inst_LCD_TEST|h_ones[2]     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.224      ; 44.153     ;
; -23.848 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[5] ; LCD_TEST:Inst_LCD_TEST|h_ones[1]     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.220     ; 43.626     ;
; -23.758 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[4] ; LCD_TEST:Inst_LCD_TEST|h_ones[5]     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.207     ; 43.549     ;
; -23.522 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[6] ; LCD_TEST:Inst_LCD_TEST|h_ones[3]     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.195     ; 43.325     ;
; -23.422 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[7] ; LCD_TEST:Inst_LCD_TEST|h_ones[3]     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.195     ; 43.225     ;
; -23.409 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[8] ; LCD_TEST:Inst_LCD_TEST|h_ones[3]     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.195     ; 43.212     ;
; -23.376 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[6] ; LCD_TEST:Inst_LCD_TEST|h_ones[2]     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.195     ; 43.179     ;
; -23.308 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[9] ; LCD_TEST:Inst_LCD_TEST|h_ones[3]     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.195     ; 43.111     ;
; -23.293 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[6] ; LCD_TEST:Inst_LCD_TEST|h_ones[1]     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.639     ; 42.652     ;
; -23.276 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[7] ; LCD_TEST:Inst_LCD_TEST|h_ones[2]     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.195     ; 43.079     ;
; -23.263 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[8] ; LCD_TEST:Inst_LCD_TEST|h_ones[2]     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.195     ; 43.066     ;
; -23.205 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[5] ; LCD_TEST:Inst_LCD_TEST|h_tens[0]     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.224      ; 43.427     ;
; -23.202 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[4] ; LCD_TEST:Inst_LCD_TEST|h_ones[4]     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.207     ; 42.993     ;
; -23.193 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[7] ; LCD_TEST:Inst_LCD_TEST|h_ones[1]     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.639     ; 42.552     ;
; -23.180 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[8] ; LCD_TEST:Inst_LCD_TEST|h_ones[1]     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.639     ; 42.539     ;
; -23.162 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[9] ; LCD_TEST:Inst_LCD_TEST|h_ones[2]     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.195     ; 42.965     ;
; -23.079 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[9] ; LCD_TEST:Inst_LCD_TEST|h_ones[1]     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.639     ; 42.438     ;
; -22.650 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[6] ; LCD_TEST:Inst_LCD_TEST|h_tens[0]     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.195     ; 42.453     ;
; -22.572 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[4] ; LCD_TEST:Inst_LCD_TEST|h_ones[3]     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.207     ; 42.363     ;
; -22.550 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[7] ; LCD_TEST:Inst_LCD_TEST|h_tens[0]     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.195     ; 42.353     ;
; -22.537 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[8] ; LCD_TEST:Inst_LCD_TEST|h_tens[0]     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.195     ; 42.340     ;
; -22.436 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[9] ; LCD_TEST:Inst_LCD_TEST|h_tens[0]     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.195     ; 42.239     ;
; -22.426 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[4] ; LCD_TEST:Inst_LCD_TEST|h_ones[2]     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.207     ; 42.217     ;
; -22.343 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[4] ; LCD_TEST:Inst_LCD_TEST|h_ones[1]     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.651     ; 41.690     ;
; -21.700 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[4] ; LCD_TEST:Inst_LCD_TEST|h_tens[0]     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.207     ; 41.491     ;
; -21.092 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[5] ; LCD_TEST:Inst_LCD_TEST|h_tens[1]     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.197      ; 41.287     ;
; -21.034 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[3] ; LCD_TEST:Inst_LCD_TEST|h_ones[5]     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.207     ; 40.825     ;
; -20.537 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[6] ; LCD_TEST:Inst_LCD_TEST|h_tens[1]     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.222     ; 40.313     ;
; -20.478 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[3] ; LCD_TEST:Inst_LCD_TEST|h_ones[4]     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.207     ; 40.269     ;
; -20.437 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[7] ; LCD_TEST:Inst_LCD_TEST|h_tens[1]     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.222     ; 40.213     ;
; -20.424 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[8] ; LCD_TEST:Inst_LCD_TEST|h_tens[1]     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.222     ; 40.200     ;
; -20.323 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[9] ; LCD_TEST:Inst_LCD_TEST|h_tens[1]     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.222     ; 40.099     ;
; -19.848 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[3] ; LCD_TEST:Inst_LCD_TEST|h_ones[3]     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.207     ; 39.639     ;
; -19.702 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[3] ; LCD_TEST:Inst_LCD_TEST|h_ones[2]     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.207     ; 39.493     ;
; -19.619 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[3] ; LCD_TEST:Inst_LCD_TEST|h_ones[1]     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.651     ; 38.966     ;
; -19.587 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[4] ; LCD_TEST:Inst_LCD_TEST|h_tens[1]     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.234     ; 39.351     ;
; -19.229 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[2] ; LCD_TEST:Inst_LCD_TEST|h_ones[5]     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.207     ; 39.020     ;
; -19.022 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[5] ; LCD_TEST:Inst_LCD_TEST|h_tens[2]     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.225      ; 39.245     ;
; -18.976 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[3] ; LCD_TEST:Inst_LCD_TEST|h_tens[0]     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.207     ; 38.767     ;
; -18.673 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[2] ; LCD_TEST:Inst_LCD_TEST|h_ones[4]     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.207     ; 38.464     ;
; -18.467 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[6] ; LCD_TEST:Inst_LCD_TEST|h_tens[2]     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.194     ; 38.271     ;
; -18.367 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[7] ; LCD_TEST:Inst_LCD_TEST|h_tens[2]     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.194     ; 38.171     ;
; -18.354 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[8] ; LCD_TEST:Inst_LCD_TEST|h_tens[2]     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.194     ; 38.158     ;
; -18.253 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[9] ; LCD_TEST:Inst_LCD_TEST|h_tens[2]     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.194     ; 38.057     ;
; -18.043 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[2] ; LCD_TEST:Inst_LCD_TEST|h_ones[3]     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.207     ; 37.834     ;
; -17.897 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[2] ; LCD_TEST:Inst_LCD_TEST|h_ones[2]     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.207     ; 37.688     ;
; -17.814 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[2] ; LCD_TEST:Inst_LCD_TEST|h_ones[1]     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.651     ; 37.161     ;
; -17.517 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[4] ; LCD_TEST:Inst_LCD_TEST|h_tens[2]     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.206     ; 37.309     ;
; -17.491 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[5] ; LCD_TEST:Inst_LCD_TEST|h_tens[3]     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.218     ; 37.271     ;
; -17.171 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[2] ; LCD_TEST:Inst_LCD_TEST|h_tens[0]     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.207     ; 36.962     ;
; -16.936 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[6] ; LCD_TEST:Inst_LCD_TEST|h_tens[3]     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.637     ; 36.297     ;
; -16.863 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[3] ; LCD_TEST:Inst_LCD_TEST|h_tens[1]     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.234     ; 36.627     ;
; -16.836 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[7] ; LCD_TEST:Inst_LCD_TEST|h_tens[3]     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.637     ; 36.197     ;
; -16.823 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[8] ; LCD_TEST:Inst_LCD_TEST|h_tens[3]     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.637     ; 36.184     ;
; -16.722 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[9] ; LCD_TEST:Inst_LCD_TEST|h_tens[3]     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.637     ; 36.083     ;
; -15.986 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[4] ; LCD_TEST:Inst_LCD_TEST|h_tens[3]     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.649     ; 35.335     ;
; -15.058 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[2] ; LCD_TEST:Inst_LCD_TEST|h_tens[1]     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.234     ; 34.822     ;
; -14.913 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[5] ; LCD_TEST:Inst_LCD_TEST|h_tens[4]     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.217     ; 34.694     ;
; -14.793 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[3] ; LCD_TEST:Inst_LCD_TEST|h_tens[2]     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.206     ; 34.585     ;
; -14.358 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[6] ; LCD_TEST:Inst_LCD_TEST|h_tens[4]     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.636     ; 33.720     ;
; -14.258 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[7] ; LCD_TEST:Inst_LCD_TEST|h_tens[4]     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.636     ; 33.620     ;
; -14.245 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[8] ; LCD_TEST:Inst_LCD_TEST|h_tens[4]     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.636     ; 33.607     ;
; -14.144 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[9] ; LCD_TEST:Inst_LCD_TEST|h_tens[4]     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.636     ; 33.506     ;
; -13.408 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[4] ; LCD_TEST:Inst_LCD_TEST|h_tens[4]     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.648     ; 32.758     ;
; -13.262 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[3] ; LCD_TEST:Inst_LCD_TEST|h_tens[3]     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.649     ; 32.611     ;
; -13.002 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[5] ; LCD_TEST:Inst_LCD_TEST|h_tens[5]     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.221     ; 32.779     ;
; -12.988 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[2] ; LCD_TEST:Inst_LCD_TEST|h_tens[2]     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.206     ; 32.780     ;
; -12.447 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[6] ; LCD_TEST:Inst_LCD_TEST|h_tens[5]     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.640     ; 31.805     ;
; -12.347 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[7] ; LCD_TEST:Inst_LCD_TEST|h_tens[5]     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.640     ; 31.705     ;
; -12.334 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[8] ; LCD_TEST:Inst_LCD_TEST|h_tens[5]     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.640     ; 31.692     ;
; -12.233 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[9] ; LCD_TEST:Inst_LCD_TEST|h_tens[5]     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.640     ; 31.591     ;
; -11.497 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[4] ; LCD_TEST:Inst_LCD_TEST|h_tens[5]     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.652     ; 30.843     ;
; -11.457 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[2] ; LCD_TEST:Inst_LCD_TEST|h_tens[3]     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.649     ; 30.806     ;
; -10.684 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[3] ; LCD_TEST:Inst_LCD_TEST|h_tens[4]     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.648     ; 30.034     ;
; -8.879  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[2] ; LCD_TEST:Inst_LCD_TEST|h_tens[4]     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.648     ; 28.229     ;
; -8.773  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[3] ; LCD_TEST:Inst_LCD_TEST|h_tens[5]     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.652     ; 28.119     ;
; -6.968  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[2] ; LCD_TEST:Inst_LCD_TEST|h_tens[5]     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.652     ; 26.314     ;
; -1.275  ; serial:Inst_UART_rx|r_DriveCMD[0]                       ; controller:Inst_controller|out_L[5]  ; serial:Inst_UART_rx|r_DriveCMD[0]                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.214     ; 1.751      ;
; -1.275  ; serial:Inst_UART_rx|r_DriveCMD[0]                       ; controller:Inst_controller|out_R[5]  ; serial:Inst_UART_rx|r_DriveCMD[0]                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.214     ; 1.751      ;
; -1.274  ; serial:Inst_UART_rx|r_DriveCMD[0]                       ; controller:Inst_controller|out_L[12] ; serial:Inst_UART_rx|r_DriveCMD[0]                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.214     ; 1.750      ;
; -1.194  ; serial:Inst_UART_rx|r_DriveCMD[0]                       ; controller:Inst_controller|out_R[3]  ; serial:Inst_UART_rx|r_DriveCMD[0]                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.221     ; 1.663      ;
; -1.193  ; serial:Inst_UART_rx|r_DriveCMD[0]                       ; controller:Inst_controller|out_L[3]  ; serial:Inst_UART_rx|r_DriveCMD[0]                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.221     ; 1.662      ;
; -1.189  ; serial:Inst_UART_rx|r_DriveCMD[0]                       ; controller:Inst_controller|out_L[13] ; serial:Inst_UART_rx|r_DriveCMD[0]                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.221     ; 1.658      ;
; -1.177  ; serial:Inst_UART_rx|r_DriveCMD[0]                       ; controller:Inst_controller|out_L[1]  ; serial:Inst_UART_rx|r_DriveCMD[0]                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.222     ; 1.645      ;
; -1.175  ; serial:Inst_UART_rx|r_DriveCMD[0]                       ; controller:Inst_controller|out_R[1]  ; serial:Inst_UART_rx|r_DriveCMD[0]                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.222     ; 1.643      ;
; -1.174  ; serial:Inst_UART_rx|r_DriveCMD[0]                       ; controller:Inst_controller|out_R[2]  ; serial:Inst_UART_rx|r_DriveCMD[0]                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.222     ; 1.642      ;
; -1.173  ; serial:Inst_UART_rx|r_DriveCMD[0]                       ; controller:Inst_controller|out_L[2]  ; serial:Inst_UART_rx|r_DriveCMD[0]                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.222     ; 1.641      ;
; -1.104  ; serial:Inst_UART_rx|r_DriveCMD[0]                       ; controller:Inst_controller|out_L[4]  ; serial:Inst_UART_rx|r_DriveCMD[0]                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.221     ; 1.573      ;
; -1.104  ; serial:Inst_UART_rx|r_DriveCMD[0]                       ; controller:Inst_controller|out_R[4]  ; serial:Inst_UART_rx|r_DriveCMD[0]                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.221     ; 1.573      ;
+---------+---------------------------------------------------------+--------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'ov7670_pclk'                                                                                                                                        ;
+--------+--------------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.978 ; ov7670_capture:Inst_ov7670_capture|address[1]    ; ov7670_capture:Inst_ov7670_capture|address[16]  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.295     ; 2.701      ;
; -1.889 ; ov7670_capture:Inst_ov7670_capture|address[0]    ; ov7670_capture:Inst_ov7670_capture|address[16]  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.295     ; 2.612      ;
; -1.859 ; ov7670_capture:Inst_ov7670_capture|address[0]    ; ov7670_capture:Inst_ov7670_capture|address[15]  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.295     ; 2.582      ;
; -1.859 ; ov7670_capture:Inst_ov7670_capture|we_reg        ; ov7670_capture:Inst_ov7670_capture|address[16]  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.295     ; 2.582      ;
; -1.846 ; ov7670_capture:Inst_ov7670_capture|address[1]    ; ov7670_capture:Inst_ov7670_capture|address[14]  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.295     ; 2.569      ;
; -1.827 ; ov7670_capture:Inst_ov7670_capture|address[1]    ; ov7670_capture:Inst_ov7670_capture|address[15]  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.295     ; 2.550      ;
; -1.821 ; ov7670_capture:Inst_ov7670_capture|address[3]    ; ov7670_capture:Inst_ov7670_capture|address[16]  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.295     ; 2.544      ;
; -1.817 ; ov7670_capture:Inst_ov7670_capture|we_reg        ; ov7670_capture:Inst_ov7670_capture|address[15]  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.295     ; 2.540      ;
; -1.757 ; ov7670_capture:Inst_ov7670_capture|address[0]    ; ov7670_capture:Inst_ov7670_capture|address[14]  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.295     ; 2.480      ;
; -1.734 ; ov7670_capture:Inst_ov7670_capture|address[2]    ; ov7670_capture:Inst_ov7670_capture|address[16]  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.295     ; 2.457      ;
; -1.727 ; ov7670_capture:Inst_ov7670_capture|address[0]    ; ov7670_capture:Inst_ov7670_capture|address[13]  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.295     ; 2.450      ;
; -1.727 ; ov7670_capture:Inst_ov7670_capture|we_reg        ; ov7670_capture:Inst_ov7670_capture|address[14]  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.295     ; 2.450      ;
; -1.714 ; ov7670_capture:Inst_ov7670_capture|address[1]    ; ov7670_capture:Inst_ov7670_capture|address[12]  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.295     ; 2.437      ;
; -1.711 ; ov7670_capture:Inst_ov7670_capture|address[5]    ; ov7670_capture:Inst_ov7670_capture|address[16]  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.295     ; 2.434      ;
; -1.704 ; ov7670_capture:Inst_ov7670_capture|address[2]    ; ov7670_capture:Inst_ov7670_capture|address[15]  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.295     ; 2.427      ;
; -1.695 ; ov7670_capture:Inst_ov7670_capture|address[1]    ; ov7670_capture:Inst_ov7670_capture|address[13]  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.295     ; 2.418      ;
; -1.689 ; ov7670_capture:Inst_ov7670_capture|address[3]    ; ov7670_capture:Inst_ov7670_capture|address[14]  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.295     ; 2.412      ;
; -1.685 ; ov7670_capture:Inst_ov7670_capture|we_reg        ; ov7670_capture:Inst_ov7670_capture|address[13]  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.295     ; 2.408      ;
; -1.670 ; ov7670_capture:Inst_ov7670_capture|address[3]    ; ov7670_capture:Inst_ov7670_capture|address[15]  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.295     ; 2.393      ;
; -1.625 ; ov7670_capture:Inst_ov7670_capture|address[0]    ; ov7670_capture:Inst_ov7670_capture|address[12]  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.295     ; 2.348      ;
; -1.624 ; ov7670_capture:Inst_ov7670_capture|address[4]    ; ov7670_capture:Inst_ov7670_capture|address[16]  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.295     ; 2.347      ;
; -1.610 ; ov7670_capture:Inst_ov7670_capture|address[6]    ; ov7670_capture:Inst_ov7670_capture|address[16]  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.295     ; 2.333      ;
; -1.602 ; ov7670_capture:Inst_ov7670_capture|address[2]    ; ov7670_capture:Inst_ov7670_capture|address[14]  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.295     ; 2.325      ;
; -1.595 ; ov7670_capture:Inst_ov7670_capture|address[0]    ; ov7670_capture:Inst_ov7670_capture|address[11]  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.295     ; 2.318      ;
; -1.595 ; ov7670_capture:Inst_ov7670_capture|address[4]    ; ov7670_capture:Inst_ov7670_capture|address[15]  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.295     ; 2.318      ;
; -1.595 ; ov7670_capture:Inst_ov7670_capture|address[6]    ; ov7670_capture:Inst_ov7670_capture|address[15]  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.295     ; 2.318      ;
; -1.595 ; ov7670_capture:Inst_ov7670_capture|we_reg        ; ov7670_capture:Inst_ov7670_capture|address[12]  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.295     ; 2.318      ;
; -1.582 ; ov7670_capture:Inst_ov7670_capture|address[1]    ; ov7670_capture:Inst_ov7670_capture|address[10]  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.295     ; 2.305      ;
; -1.579 ; ov7670_capture:Inst_ov7670_capture|address[5]    ; ov7670_capture:Inst_ov7670_capture|address[14]  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.295     ; 2.302      ;
; -1.578 ; ov7670_capture:Inst_ov7670_capture|address[7]    ; ov7670_capture:Inst_ov7670_capture|address[16]  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.295     ; 2.301      ;
; -1.577 ; ov7670_capture:Inst_ov7670_capture|latched_href  ; ov7670_capture:Inst_ov7670_capture|line[0]      ; ov7670_pclk  ; ov7670_pclk ; 0.500        ; 0.292      ; 2.387      ;
; -1.574 ; ov7670_capture:Inst_ov7670_capture|latched_href  ; ov7670_capture:Inst_ov7670_capture|line[1]      ; ov7670_pclk  ; ov7670_pclk ; 0.500        ; 0.292      ; 2.384      ;
; -1.572 ; ov7670_capture:Inst_ov7670_capture|address[2]    ; ov7670_capture:Inst_ov7670_capture|address[13]  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.295     ; 2.295      ;
; -1.567 ; ov7670_capture:Inst_ov7670_capture|latched_href  ; ov7670_capture:Inst_ov7670_capture|href_last[0] ; ov7670_pclk  ; ov7670_pclk ; 0.500        ; 0.292      ; 2.377      ;
; -1.563 ; ov7670_capture:Inst_ov7670_capture|address[1]    ; ov7670_capture:Inst_ov7670_capture|address[11]  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.295     ; 2.286      ;
; -1.560 ; ov7670_capture:Inst_ov7670_capture|address[5]    ; ov7670_capture:Inst_ov7670_capture|address[15]  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.295     ; 2.283      ;
; -1.557 ; ov7670_capture:Inst_ov7670_capture|address[3]    ; ov7670_capture:Inst_ov7670_capture|address[12]  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.295     ; 2.280      ;
; -1.553 ; ov7670_capture:Inst_ov7670_capture|we_reg        ; ov7670_capture:Inst_ov7670_capture|address[11]  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.295     ; 2.276      ;
; -1.538 ; ov7670_capture:Inst_ov7670_capture|address[3]    ; ov7670_capture:Inst_ov7670_capture|address[13]  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.295     ; 2.261      ;
; -1.525 ; ov7670_capture:Inst_ov7670_capture|latched_vsync ; ov7670_capture:Inst_ov7670_capture|address[15]  ; ov7670_pclk  ; ov7670_pclk ; 0.500        ; -0.408     ; 1.635      ;
; -1.525 ; ov7670_capture:Inst_ov7670_capture|latched_vsync ; ov7670_capture:Inst_ov7670_capture|address[14]  ; ov7670_pclk  ; ov7670_pclk ; 0.500        ; -0.408     ; 1.635      ;
; -1.525 ; ov7670_capture:Inst_ov7670_capture|latched_vsync ; ov7670_capture:Inst_ov7670_capture|address[16]  ; ov7670_pclk  ; ov7670_pclk ; 0.500        ; -0.408     ; 1.635      ;
; -1.525 ; ov7670_capture:Inst_ov7670_capture|latched_vsync ; ov7670_capture:Inst_ov7670_capture|address[13]  ; ov7670_pclk  ; ov7670_pclk ; 0.500        ; -0.408     ; 1.635      ;
; -1.525 ; ov7670_capture:Inst_ov7670_capture|latched_vsync ; ov7670_capture:Inst_ov7670_capture|address[11]  ; ov7670_pclk  ; ov7670_pclk ; 0.500        ; -0.408     ; 1.635      ;
; -1.525 ; ov7670_capture:Inst_ov7670_capture|latched_vsync ; ov7670_capture:Inst_ov7670_capture|address[10]  ; ov7670_pclk  ; ov7670_pclk ; 0.500        ; -0.408     ; 1.635      ;
; -1.525 ; ov7670_capture:Inst_ov7670_capture|latched_vsync ; ov7670_capture:Inst_ov7670_capture|address[9]   ; ov7670_pclk  ; ov7670_pclk ; 0.500        ; -0.408     ; 1.635      ;
; -1.525 ; ov7670_capture:Inst_ov7670_capture|latched_vsync ; ov7670_capture:Inst_ov7670_capture|address[8]   ; ov7670_pclk  ; ov7670_pclk ; 0.500        ; -0.408     ; 1.635      ;
; -1.525 ; ov7670_capture:Inst_ov7670_capture|latched_vsync ; ov7670_capture:Inst_ov7670_capture|address[12]  ; ov7670_pclk  ; ov7670_pclk ; 0.500        ; -0.408     ; 1.635      ;
; -1.493 ; ov7670_capture:Inst_ov7670_capture|address[0]    ; ov7670_capture:Inst_ov7670_capture|address[10]  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.295     ; 2.216      ;
; -1.492 ; ov7670_capture:Inst_ov7670_capture|address[4]    ; ov7670_capture:Inst_ov7670_capture|address[14]  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.295     ; 2.215      ;
; -1.478 ; ov7670_capture:Inst_ov7670_capture|address[6]    ; ov7670_capture:Inst_ov7670_capture|address[14]  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.295     ; 2.201      ;
; -1.470 ; ov7670_capture:Inst_ov7670_capture|address[2]    ; ov7670_capture:Inst_ov7670_capture|address[12]  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.295     ; 2.193      ;
; -1.463 ; ov7670_capture:Inst_ov7670_capture|address[0]    ; ov7670_capture:Inst_ov7670_capture|address[9]   ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.295     ; 2.186      ;
; -1.463 ; ov7670_capture:Inst_ov7670_capture|address[4]    ; ov7670_capture:Inst_ov7670_capture|address[13]  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.295     ; 2.186      ;
; -1.463 ; ov7670_capture:Inst_ov7670_capture|address[6]    ; ov7670_capture:Inst_ov7670_capture|address[13]  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.295     ; 2.186      ;
; -1.463 ; ov7670_capture:Inst_ov7670_capture|we_reg        ; ov7670_capture:Inst_ov7670_capture|address[10]  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.295     ; 2.186      ;
; -1.450 ; ov7670_capture:Inst_ov7670_capture|address[1]    ; ov7670_capture:Inst_ov7670_capture|address[8]   ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.295     ; 2.173      ;
; -1.447 ; ov7670_capture:Inst_ov7670_capture|address[5]    ; ov7670_capture:Inst_ov7670_capture|address[12]  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.295     ; 2.170      ;
; -1.446 ; ov7670_capture:Inst_ov7670_capture|address[7]    ; ov7670_capture:Inst_ov7670_capture|address[14]  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.295     ; 2.169      ;
; -1.440 ; ov7670_capture:Inst_ov7670_capture|address[2]    ; ov7670_capture:Inst_ov7670_capture|address[11]  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.295     ; 2.163      ;
; -1.431 ; ov7670_capture:Inst_ov7670_capture|address[1]    ; ov7670_capture:Inst_ov7670_capture|address[9]   ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.295     ; 2.154      ;
; -1.428 ; ov7670_capture:Inst_ov7670_capture|address[5]    ; ov7670_capture:Inst_ov7670_capture|address[13]  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.295     ; 2.151      ;
; -1.427 ; ov7670_capture:Inst_ov7670_capture|address[7]    ; ov7670_capture:Inst_ov7670_capture|address[15]  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.295     ; 2.150      ;
; -1.425 ; ov7670_capture:Inst_ov7670_capture|address[3]    ; ov7670_capture:Inst_ov7670_capture|address[10]  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.295     ; 2.148      ;
; -1.421 ; ov7670_capture:Inst_ov7670_capture|we_reg        ; ov7670_capture:Inst_ov7670_capture|address[9]   ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.295     ; 2.144      ;
; -1.406 ; ov7670_capture:Inst_ov7670_capture|address[3]    ; ov7670_capture:Inst_ov7670_capture|address[11]  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.295     ; 2.129      ;
; -1.377 ; ov7670_capture:Inst_ov7670_capture|address[15]   ; ov7670_capture:Inst_ov7670_capture|address[16]  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.047     ; 2.348      ;
; -1.361 ; ov7670_capture:Inst_ov7670_capture|address[0]    ; ov7670_capture:Inst_ov7670_capture|address[8]   ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.295     ; 2.084      ;
; -1.360 ; ov7670_capture:Inst_ov7670_capture|address[4]    ; ov7670_capture:Inst_ov7670_capture|address[12]  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.295     ; 2.083      ;
; -1.346 ; ov7670_capture:Inst_ov7670_capture|address[6]    ; ov7670_capture:Inst_ov7670_capture|address[12]  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.295     ; 2.069      ;
; -1.338 ; ov7670_capture:Inst_ov7670_capture|address[2]    ; ov7670_capture:Inst_ov7670_capture|address[10]  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.295     ; 2.061      ;
; -1.331 ; ov7670_capture:Inst_ov7670_capture|address[4]    ; ov7670_capture:Inst_ov7670_capture|address[11]  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.295     ; 2.054      ;
; -1.331 ; ov7670_capture:Inst_ov7670_capture|address[6]    ; ov7670_capture:Inst_ov7670_capture|address[11]  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.295     ; 2.054      ;
; -1.331 ; ov7670_capture:Inst_ov7670_capture|we_reg        ; ov7670_capture:Inst_ov7670_capture|address[8]   ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.295     ; 2.054      ;
; -1.315 ; ov7670_capture:Inst_ov7670_capture|address[5]    ; ov7670_capture:Inst_ov7670_capture|address[10]  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.295     ; 2.038      ;
; -1.314 ; ov7670_capture:Inst_ov7670_capture|address[7]    ; ov7670_capture:Inst_ov7670_capture|address[12]  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.295     ; 2.037      ;
; -1.308 ; ov7670_capture:Inst_ov7670_capture|address[2]    ; ov7670_capture:Inst_ov7670_capture|address[9]   ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.295     ; 2.031      ;
; -1.296 ; ov7670_capture:Inst_ov7670_capture|address[5]    ; ov7670_capture:Inst_ov7670_capture|address[11]  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.295     ; 2.019      ;
; -1.295 ; ov7670_capture:Inst_ov7670_capture|address[7]    ; ov7670_capture:Inst_ov7670_capture|address[13]  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.295     ; 2.018      ;
; -1.293 ; ov7670_capture:Inst_ov7670_capture|address[3]    ; ov7670_capture:Inst_ov7670_capture|address[8]   ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.295     ; 2.016      ;
; -1.274 ; ov7670_capture:Inst_ov7670_capture|address[3]    ; ov7670_capture:Inst_ov7670_capture|address[9]   ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.295     ; 1.997      ;
; -1.228 ; ov7670_capture:Inst_ov7670_capture|address[4]    ; ov7670_capture:Inst_ov7670_capture|address[10]  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.295     ; 1.951      ;
; -1.214 ; ov7670_capture:Inst_ov7670_capture|address[6]    ; ov7670_capture:Inst_ov7670_capture|address[10]  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.295     ; 1.937      ;
; -1.206 ; ov7670_capture:Inst_ov7670_capture|address[2]    ; ov7670_capture:Inst_ov7670_capture|address[8]   ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.295     ; 1.929      ;
; -1.199 ; ov7670_capture:Inst_ov7670_capture|address[4]    ; ov7670_capture:Inst_ov7670_capture|address[9]   ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.295     ; 1.922      ;
; -1.199 ; ov7670_capture:Inst_ov7670_capture|address[6]    ; ov7670_capture:Inst_ov7670_capture|address[9]   ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.295     ; 1.922      ;
; -1.183 ; ov7670_capture:Inst_ov7670_capture|address[5]    ; ov7670_capture:Inst_ov7670_capture|address[8]   ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.295     ; 1.906      ;
; -1.182 ; ov7670_capture:Inst_ov7670_capture|address[7]    ; ov7670_capture:Inst_ov7670_capture|address[10]  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.295     ; 1.905      ;
; -1.179 ; ov7670_capture:Inst_ov7670_capture|address[9]    ; ov7670_capture:Inst_ov7670_capture|address[16]  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.047     ; 2.150      ;
; -1.164 ; ov7670_capture:Inst_ov7670_capture|address[5]    ; ov7670_capture:Inst_ov7670_capture|address[9]   ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.295     ; 1.887      ;
; -1.163 ; ov7670_capture:Inst_ov7670_capture|address[7]    ; ov7670_capture:Inst_ov7670_capture|address[11]  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.295     ; 1.886      ;
; -1.128 ; ov7670_capture:Inst_ov7670_capture|href_hold     ; ov7670_capture:Inst_ov7670_capture|line[0]      ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.391      ; 2.537      ;
; -1.127 ; ov7670_capture:Inst_ov7670_capture|href_hold     ; ov7670_capture:Inst_ov7670_capture|line[1]      ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.391      ; 2.536      ;
; -1.096 ; ov7670_capture:Inst_ov7670_capture|address[4]    ; ov7670_capture:Inst_ov7670_capture|address[8]   ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.295     ; 1.819      ;
; -1.089 ; ov7670_capture:Inst_ov7670_capture|address[8]    ; ov7670_capture:Inst_ov7670_capture|address[16]  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.047     ; 2.060      ;
; -1.084 ; ov7670_capture:Inst_ov7670_capture|address[0]    ; ov7670_capture:Inst_ov7670_capture|address[7]   ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.048     ; 2.054      ;
; -1.082 ; ov7670_capture:Inst_ov7670_capture|address[6]    ; ov7670_capture:Inst_ov7670_capture|address[8]   ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.295     ; 1.805      ;
; -1.071 ; ov7670_capture:Inst_ov7670_capture|address[1]    ; ov7670_capture:Inst_ov7670_capture|address[6]   ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.048     ; 2.041      ;
; -1.059 ; ov7670_capture:Inst_ov7670_capture|address[8]    ; ov7670_capture:Inst_ov7670_capture|address[15]  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.047     ; 2.030      ;
; -1.052 ; ov7670_capture:Inst_ov7670_capture|address[1]    ; ov7670_capture:Inst_ov7670_capture|address[7]   ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.048     ; 2.022      ;
+--------+--------------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'serial:Inst_UART_rx|r_DriveCMD[0]'                                                                                                                                                     ;
+--------+-------------------------------------------------------+-------------+----------------------------------------------------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                             ; To Node     ; Launch Clock                                             ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------+-------------+----------------------------------------------------------+-----------------------------------+--------------+------------+------------+
; -1.940 ; ed_binarisation_filter:Inst_ED_filter|stop_detect_reg ; dly_restart ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; serial:Inst_UART_rx|r_DriveCMD[0] ; 1.000        ; 1.693      ; 4.561      ;
; -1.701 ; dly_restart                                           ; dly_restart ; serial:Inst_UART_rx|r_DriveCMD[0]                        ; serial:Inst_UART_rx|r_DriveCMD[0] ; 1.000        ; -0.135     ; 2.584      ;
; -1.553 ; resume_wait_done                                      ; dly_restart ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; serial:Inst_UART_rx|r_DriveCMD[0] ; 1.000        ; 1.693      ; 4.174      ;
+--------+-------------------------------------------------------+-------------+----------------------------------------------------------+-----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_50'                                                                                                                       ;
+--------+--------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; 15.798 ; Reset_Delay:Inst_reset_delay|Cont[0] ; Reset_Delay:Inst_reset_delay|Cont[1]  ; clk_50       ; clk_50      ; 20.000       ; -0.078     ; 4.122      ;
; 15.798 ; Reset_Delay:Inst_reset_delay|Cont[0] ; Reset_Delay:Inst_reset_delay|Cont[2]  ; clk_50       ; clk_50      ; 20.000       ; -0.078     ; 4.122      ;
; 15.798 ; Reset_Delay:Inst_reset_delay|Cont[0] ; Reset_Delay:Inst_reset_delay|Cont[3]  ; clk_50       ; clk_50      ; 20.000       ; -0.078     ; 4.122      ;
; 15.798 ; Reset_Delay:Inst_reset_delay|Cont[0] ; Reset_Delay:Inst_reset_delay|Cont[4]  ; clk_50       ; clk_50      ; 20.000       ; -0.078     ; 4.122      ;
; 15.798 ; Reset_Delay:Inst_reset_delay|Cont[0] ; Reset_Delay:Inst_reset_delay|Cont[5]  ; clk_50       ; clk_50      ; 20.000       ; -0.078     ; 4.122      ;
; 15.798 ; Reset_Delay:Inst_reset_delay|Cont[0] ; Reset_Delay:Inst_reset_delay|Cont[6]  ; clk_50       ; clk_50      ; 20.000       ; -0.078     ; 4.122      ;
; 15.798 ; Reset_Delay:Inst_reset_delay|Cont[0] ; Reset_Delay:Inst_reset_delay|Cont[7]  ; clk_50       ; clk_50      ; 20.000       ; -0.078     ; 4.122      ;
; 15.798 ; Reset_Delay:Inst_reset_delay|Cont[0] ; Reset_Delay:Inst_reset_delay|Cont[8]  ; clk_50       ; clk_50      ; 20.000       ; -0.078     ; 4.122      ;
; 15.798 ; Reset_Delay:Inst_reset_delay|Cont[0] ; Reset_Delay:Inst_reset_delay|Cont[9]  ; clk_50       ; clk_50      ; 20.000       ; -0.078     ; 4.122      ;
; 15.808 ; Reset_Delay:Inst_reset_delay|Cont[3] ; Reset_Delay:Inst_reset_delay|Cont[1]  ; clk_50       ; clk_50      ; 20.000       ; -0.078     ; 4.112      ;
; 15.808 ; Reset_Delay:Inst_reset_delay|Cont[3] ; Reset_Delay:Inst_reset_delay|Cont[2]  ; clk_50       ; clk_50      ; 20.000       ; -0.078     ; 4.112      ;
; 15.808 ; Reset_Delay:Inst_reset_delay|Cont[3] ; Reset_Delay:Inst_reset_delay|Cont[3]  ; clk_50       ; clk_50      ; 20.000       ; -0.078     ; 4.112      ;
; 15.808 ; Reset_Delay:Inst_reset_delay|Cont[3] ; Reset_Delay:Inst_reset_delay|Cont[4]  ; clk_50       ; clk_50      ; 20.000       ; -0.078     ; 4.112      ;
; 15.808 ; Reset_Delay:Inst_reset_delay|Cont[3] ; Reset_Delay:Inst_reset_delay|Cont[5]  ; clk_50       ; clk_50      ; 20.000       ; -0.078     ; 4.112      ;
; 15.808 ; Reset_Delay:Inst_reset_delay|Cont[3] ; Reset_Delay:Inst_reset_delay|Cont[6]  ; clk_50       ; clk_50      ; 20.000       ; -0.078     ; 4.112      ;
; 15.808 ; Reset_Delay:Inst_reset_delay|Cont[3] ; Reset_Delay:Inst_reset_delay|Cont[7]  ; clk_50       ; clk_50      ; 20.000       ; -0.078     ; 4.112      ;
; 15.808 ; Reset_Delay:Inst_reset_delay|Cont[3] ; Reset_Delay:Inst_reset_delay|Cont[8]  ; clk_50       ; clk_50      ; 20.000       ; -0.078     ; 4.112      ;
; 15.808 ; Reset_Delay:Inst_reset_delay|Cont[3] ; Reset_Delay:Inst_reset_delay|Cont[9]  ; clk_50       ; clk_50      ; 20.000       ; -0.078     ; 4.112      ;
; 15.915 ; Reset_Delay:Inst_reset_delay|Cont[1] ; Reset_Delay:Inst_reset_delay|Cont[1]  ; clk_50       ; clk_50      ; 20.000       ; -0.078     ; 4.005      ;
; 15.915 ; Reset_Delay:Inst_reset_delay|Cont[1] ; Reset_Delay:Inst_reset_delay|Cont[2]  ; clk_50       ; clk_50      ; 20.000       ; -0.078     ; 4.005      ;
; 15.915 ; Reset_Delay:Inst_reset_delay|Cont[1] ; Reset_Delay:Inst_reset_delay|Cont[3]  ; clk_50       ; clk_50      ; 20.000       ; -0.078     ; 4.005      ;
; 15.915 ; Reset_Delay:Inst_reset_delay|Cont[1] ; Reset_Delay:Inst_reset_delay|Cont[4]  ; clk_50       ; clk_50      ; 20.000       ; -0.078     ; 4.005      ;
; 15.915 ; Reset_Delay:Inst_reset_delay|Cont[1] ; Reset_Delay:Inst_reset_delay|Cont[5]  ; clk_50       ; clk_50      ; 20.000       ; -0.078     ; 4.005      ;
; 15.915 ; Reset_Delay:Inst_reset_delay|Cont[1] ; Reset_Delay:Inst_reset_delay|Cont[6]  ; clk_50       ; clk_50      ; 20.000       ; -0.078     ; 4.005      ;
; 15.915 ; Reset_Delay:Inst_reset_delay|Cont[1] ; Reset_Delay:Inst_reset_delay|Cont[7]  ; clk_50       ; clk_50      ; 20.000       ; -0.078     ; 4.005      ;
; 15.915 ; Reset_Delay:Inst_reset_delay|Cont[1] ; Reset_Delay:Inst_reset_delay|Cont[8]  ; clk_50       ; clk_50      ; 20.000       ; -0.078     ; 4.005      ;
; 15.915 ; Reset_Delay:Inst_reset_delay|Cont[1] ; Reset_Delay:Inst_reset_delay|Cont[9]  ; clk_50       ; clk_50      ; 20.000       ; -0.078     ; 4.005      ;
; 16.076 ; Reset_Delay:Inst_reset_delay|Cont[2] ; Reset_Delay:Inst_reset_delay|Cont[1]  ; clk_50       ; clk_50      ; 20.000       ; -0.078     ; 3.844      ;
; 16.076 ; Reset_Delay:Inst_reset_delay|Cont[2] ; Reset_Delay:Inst_reset_delay|Cont[2]  ; clk_50       ; clk_50      ; 20.000       ; -0.078     ; 3.844      ;
; 16.076 ; Reset_Delay:Inst_reset_delay|Cont[2] ; Reset_Delay:Inst_reset_delay|Cont[3]  ; clk_50       ; clk_50      ; 20.000       ; -0.078     ; 3.844      ;
; 16.076 ; Reset_Delay:Inst_reset_delay|Cont[2] ; Reset_Delay:Inst_reset_delay|Cont[4]  ; clk_50       ; clk_50      ; 20.000       ; -0.078     ; 3.844      ;
; 16.076 ; Reset_Delay:Inst_reset_delay|Cont[2] ; Reset_Delay:Inst_reset_delay|Cont[5]  ; clk_50       ; clk_50      ; 20.000       ; -0.078     ; 3.844      ;
; 16.076 ; Reset_Delay:Inst_reset_delay|Cont[2] ; Reset_Delay:Inst_reset_delay|Cont[6]  ; clk_50       ; clk_50      ; 20.000       ; -0.078     ; 3.844      ;
; 16.076 ; Reset_Delay:Inst_reset_delay|Cont[2] ; Reset_Delay:Inst_reset_delay|Cont[7]  ; clk_50       ; clk_50      ; 20.000       ; -0.078     ; 3.844      ;
; 16.076 ; Reset_Delay:Inst_reset_delay|Cont[2] ; Reset_Delay:Inst_reset_delay|Cont[8]  ; clk_50       ; clk_50      ; 20.000       ; -0.078     ; 3.844      ;
; 16.076 ; Reset_Delay:Inst_reset_delay|Cont[2] ; Reset_Delay:Inst_reset_delay|Cont[9]  ; clk_50       ; clk_50      ; 20.000       ; -0.078     ; 3.844      ;
; 16.190 ; Reset_Delay:Inst_reset_delay|Cont[7] ; Reset_Delay:Inst_reset_delay|Cont[1]  ; clk_50       ; clk_50      ; 20.000       ; -0.078     ; 3.730      ;
; 16.190 ; Reset_Delay:Inst_reset_delay|Cont[7] ; Reset_Delay:Inst_reset_delay|Cont[2]  ; clk_50       ; clk_50      ; 20.000       ; -0.078     ; 3.730      ;
; 16.190 ; Reset_Delay:Inst_reset_delay|Cont[7] ; Reset_Delay:Inst_reset_delay|Cont[3]  ; clk_50       ; clk_50      ; 20.000       ; -0.078     ; 3.730      ;
; 16.190 ; Reset_Delay:Inst_reset_delay|Cont[7] ; Reset_Delay:Inst_reset_delay|Cont[4]  ; clk_50       ; clk_50      ; 20.000       ; -0.078     ; 3.730      ;
; 16.190 ; Reset_Delay:Inst_reset_delay|Cont[7] ; Reset_Delay:Inst_reset_delay|Cont[5]  ; clk_50       ; clk_50      ; 20.000       ; -0.078     ; 3.730      ;
; 16.190 ; Reset_Delay:Inst_reset_delay|Cont[7] ; Reset_Delay:Inst_reset_delay|Cont[6]  ; clk_50       ; clk_50      ; 20.000       ; -0.078     ; 3.730      ;
; 16.190 ; Reset_Delay:Inst_reset_delay|Cont[7] ; Reset_Delay:Inst_reset_delay|Cont[7]  ; clk_50       ; clk_50      ; 20.000       ; -0.078     ; 3.730      ;
; 16.190 ; Reset_Delay:Inst_reset_delay|Cont[7] ; Reset_Delay:Inst_reset_delay|Cont[8]  ; clk_50       ; clk_50      ; 20.000       ; -0.078     ; 3.730      ;
; 16.190 ; Reset_Delay:Inst_reset_delay|Cont[7] ; Reset_Delay:Inst_reset_delay|Cont[9]  ; clk_50       ; clk_50      ; 20.000       ; -0.078     ; 3.730      ;
; 16.226 ; Reset_Delay:Inst_reset_delay|Cont[0] ; Reset_Delay:Inst_reset_delay|Cont[0]  ; clk_50       ; clk_50      ; 20.000       ; -0.078     ; 3.694      ;
; 16.236 ; Reset_Delay:Inst_reset_delay|Cont[3] ; Reset_Delay:Inst_reset_delay|Cont[0]  ; clk_50       ; clk_50      ; 20.000       ; -0.078     ; 3.684      ;
; 16.278 ; Reset_Delay:Inst_reset_delay|Cont[0] ; Reset_Delay:Inst_reset_delay|Cont[19] ; clk_50       ; clk_50      ; 20.000       ; -0.072     ; 3.648      ;
; 16.278 ; Reset_Delay:Inst_reset_delay|Cont[0] ; Reset_Delay:Inst_reset_delay|Cont[10] ; clk_50       ; clk_50      ; 20.000       ; -0.072     ; 3.648      ;
; 16.278 ; Reset_Delay:Inst_reset_delay|Cont[0] ; Reset_Delay:Inst_reset_delay|Cont[11] ; clk_50       ; clk_50      ; 20.000       ; -0.072     ; 3.648      ;
; 16.278 ; Reset_Delay:Inst_reset_delay|Cont[0] ; Reset_Delay:Inst_reset_delay|Cont[18] ; clk_50       ; clk_50      ; 20.000       ; -0.072     ; 3.648      ;
; 16.278 ; Reset_Delay:Inst_reset_delay|Cont[0] ; Reset_Delay:Inst_reset_delay|Cont[12] ; clk_50       ; clk_50      ; 20.000       ; -0.072     ; 3.648      ;
; 16.278 ; Reset_Delay:Inst_reset_delay|Cont[0] ; Reset_Delay:Inst_reset_delay|Cont[13] ; clk_50       ; clk_50      ; 20.000       ; -0.072     ; 3.648      ;
; 16.278 ; Reset_Delay:Inst_reset_delay|Cont[0] ; Reset_Delay:Inst_reset_delay|Cont[14] ; clk_50       ; clk_50      ; 20.000       ; -0.072     ; 3.648      ;
; 16.278 ; Reset_Delay:Inst_reset_delay|Cont[0] ; Reset_Delay:Inst_reset_delay|Cont[15] ; clk_50       ; clk_50      ; 20.000       ; -0.072     ; 3.648      ;
; 16.278 ; Reset_Delay:Inst_reset_delay|Cont[0] ; Reset_Delay:Inst_reset_delay|Cont[16] ; clk_50       ; clk_50      ; 20.000       ; -0.072     ; 3.648      ;
; 16.278 ; Reset_Delay:Inst_reset_delay|Cont[0] ; Reset_Delay:Inst_reset_delay|Cont[17] ; clk_50       ; clk_50      ; 20.000       ; -0.072     ; 3.648      ;
; 16.288 ; Reset_Delay:Inst_reset_delay|Cont[3] ; Reset_Delay:Inst_reset_delay|Cont[19] ; clk_50       ; clk_50      ; 20.000       ; -0.072     ; 3.638      ;
; 16.288 ; Reset_Delay:Inst_reset_delay|Cont[3] ; Reset_Delay:Inst_reset_delay|Cont[10] ; clk_50       ; clk_50      ; 20.000       ; -0.072     ; 3.638      ;
; 16.288 ; Reset_Delay:Inst_reset_delay|Cont[3] ; Reset_Delay:Inst_reset_delay|Cont[11] ; clk_50       ; clk_50      ; 20.000       ; -0.072     ; 3.638      ;
; 16.288 ; Reset_Delay:Inst_reset_delay|Cont[3] ; Reset_Delay:Inst_reset_delay|Cont[18] ; clk_50       ; clk_50      ; 20.000       ; -0.072     ; 3.638      ;
; 16.288 ; Reset_Delay:Inst_reset_delay|Cont[3] ; Reset_Delay:Inst_reset_delay|Cont[12] ; clk_50       ; clk_50      ; 20.000       ; -0.072     ; 3.638      ;
; 16.288 ; Reset_Delay:Inst_reset_delay|Cont[3] ; Reset_Delay:Inst_reset_delay|Cont[13] ; clk_50       ; clk_50      ; 20.000       ; -0.072     ; 3.638      ;
; 16.288 ; Reset_Delay:Inst_reset_delay|Cont[3] ; Reset_Delay:Inst_reset_delay|Cont[14] ; clk_50       ; clk_50      ; 20.000       ; -0.072     ; 3.638      ;
; 16.288 ; Reset_Delay:Inst_reset_delay|Cont[3] ; Reset_Delay:Inst_reset_delay|Cont[15] ; clk_50       ; clk_50      ; 20.000       ; -0.072     ; 3.638      ;
; 16.288 ; Reset_Delay:Inst_reset_delay|Cont[3] ; Reset_Delay:Inst_reset_delay|Cont[16] ; clk_50       ; clk_50      ; 20.000       ; -0.072     ; 3.638      ;
; 16.288 ; Reset_Delay:Inst_reset_delay|Cont[3] ; Reset_Delay:Inst_reset_delay|Cont[17] ; clk_50       ; clk_50      ; 20.000       ; -0.072     ; 3.638      ;
; 16.343 ; Reset_Delay:Inst_reset_delay|Cont[1] ; Reset_Delay:Inst_reset_delay|Cont[0]  ; clk_50       ; clk_50      ; 20.000       ; -0.078     ; 3.577      ;
; 16.353 ; Reset_Delay:Inst_reset_delay|Cont[6] ; Reset_Delay:Inst_reset_delay|Cont[1]  ; clk_50       ; clk_50      ; 20.000       ; -0.078     ; 3.567      ;
; 16.353 ; Reset_Delay:Inst_reset_delay|Cont[6] ; Reset_Delay:Inst_reset_delay|Cont[2]  ; clk_50       ; clk_50      ; 20.000       ; -0.078     ; 3.567      ;
; 16.353 ; Reset_Delay:Inst_reset_delay|Cont[6] ; Reset_Delay:Inst_reset_delay|Cont[3]  ; clk_50       ; clk_50      ; 20.000       ; -0.078     ; 3.567      ;
; 16.353 ; Reset_Delay:Inst_reset_delay|Cont[6] ; Reset_Delay:Inst_reset_delay|Cont[4]  ; clk_50       ; clk_50      ; 20.000       ; -0.078     ; 3.567      ;
; 16.353 ; Reset_Delay:Inst_reset_delay|Cont[6] ; Reset_Delay:Inst_reset_delay|Cont[5]  ; clk_50       ; clk_50      ; 20.000       ; -0.078     ; 3.567      ;
; 16.353 ; Reset_Delay:Inst_reset_delay|Cont[6] ; Reset_Delay:Inst_reset_delay|Cont[6]  ; clk_50       ; clk_50      ; 20.000       ; -0.078     ; 3.567      ;
; 16.353 ; Reset_Delay:Inst_reset_delay|Cont[6] ; Reset_Delay:Inst_reset_delay|Cont[7]  ; clk_50       ; clk_50      ; 20.000       ; -0.078     ; 3.567      ;
; 16.353 ; Reset_Delay:Inst_reset_delay|Cont[6] ; Reset_Delay:Inst_reset_delay|Cont[8]  ; clk_50       ; clk_50      ; 20.000       ; -0.078     ; 3.567      ;
; 16.353 ; Reset_Delay:Inst_reset_delay|Cont[6] ; Reset_Delay:Inst_reset_delay|Cont[9]  ; clk_50       ; clk_50      ; 20.000       ; -0.078     ; 3.567      ;
; 16.395 ; Reset_Delay:Inst_reset_delay|Cont[1] ; Reset_Delay:Inst_reset_delay|Cont[19] ; clk_50       ; clk_50      ; 20.000       ; -0.072     ; 3.531      ;
; 16.395 ; Reset_Delay:Inst_reset_delay|Cont[1] ; Reset_Delay:Inst_reset_delay|Cont[10] ; clk_50       ; clk_50      ; 20.000       ; -0.072     ; 3.531      ;
; 16.395 ; Reset_Delay:Inst_reset_delay|Cont[1] ; Reset_Delay:Inst_reset_delay|Cont[11] ; clk_50       ; clk_50      ; 20.000       ; -0.072     ; 3.531      ;
; 16.395 ; Reset_Delay:Inst_reset_delay|Cont[1] ; Reset_Delay:Inst_reset_delay|Cont[18] ; clk_50       ; clk_50      ; 20.000       ; -0.072     ; 3.531      ;
; 16.395 ; Reset_Delay:Inst_reset_delay|Cont[1] ; Reset_Delay:Inst_reset_delay|Cont[12] ; clk_50       ; clk_50      ; 20.000       ; -0.072     ; 3.531      ;
; 16.395 ; Reset_Delay:Inst_reset_delay|Cont[1] ; Reset_Delay:Inst_reset_delay|Cont[13] ; clk_50       ; clk_50      ; 20.000       ; -0.072     ; 3.531      ;
; 16.395 ; Reset_Delay:Inst_reset_delay|Cont[1] ; Reset_Delay:Inst_reset_delay|Cont[14] ; clk_50       ; clk_50      ; 20.000       ; -0.072     ; 3.531      ;
; 16.395 ; Reset_Delay:Inst_reset_delay|Cont[1] ; Reset_Delay:Inst_reset_delay|Cont[15] ; clk_50       ; clk_50      ; 20.000       ; -0.072     ; 3.531      ;
; 16.395 ; Reset_Delay:Inst_reset_delay|Cont[1] ; Reset_Delay:Inst_reset_delay|Cont[16] ; clk_50       ; clk_50      ; 20.000       ; -0.072     ; 3.531      ;
; 16.395 ; Reset_Delay:Inst_reset_delay|Cont[1] ; Reset_Delay:Inst_reset_delay|Cont[17] ; clk_50       ; clk_50      ; 20.000       ; -0.072     ; 3.531      ;
; 16.440 ; Reset_Delay:Inst_reset_delay|Cont[4] ; Reset_Delay:Inst_reset_delay|Cont[1]  ; clk_50       ; clk_50      ; 20.000       ; -0.078     ; 3.480      ;
; 16.440 ; Reset_Delay:Inst_reset_delay|Cont[4] ; Reset_Delay:Inst_reset_delay|Cont[2]  ; clk_50       ; clk_50      ; 20.000       ; -0.078     ; 3.480      ;
; 16.440 ; Reset_Delay:Inst_reset_delay|Cont[4] ; Reset_Delay:Inst_reset_delay|Cont[3]  ; clk_50       ; clk_50      ; 20.000       ; -0.078     ; 3.480      ;
; 16.440 ; Reset_Delay:Inst_reset_delay|Cont[4] ; Reset_Delay:Inst_reset_delay|Cont[4]  ; clk_50       ; clk_50      ; 20.000       ; -0.078     ; 3.480      ;
; 16.440 ; Reset_Delay:Inst_reset_delay|Cont[4] ; Reset_Delay:Inst_reset_delay|Cont[5]  ; clk_50       ; clk_50      ; 20.000       ; -0.078     ; 3.480      ;
; 16.440 ; Reset_Delay:Inst_reset_delay|Cont[4] ; Reset_Delay:Inst_reset_delay|Cont[6]  ; clk_50       ; clk_50      ; 20.000       ; -0.078     ; 3.480      ;
; 16.440 ; Reset_Delay:Inst_reset_delay|Cont[4] ; Reset_Delay:Inst_reset_delay|Cont[7]  ; clk_50       ; clk_50      ; 20.000       ; -0.078     ; 3.480      ;
; 16.440 ; Reset_Delay:Inst_reset_delay|Cont[4] ; Reset_Delay:Inst_reset_delay|Cont[8]  ; clk_50       ; clk_50      ; 20.000       ; -0.078     ; 3.480      ;
; 16.440 ; Reset_Delay:Inst_reset_delay|Cont[4] ; Reset_Delay:Inst_reset_delay|Cont[9]  ; clk_50       ; clk_50      ; 20.000       ; -0.078     ; 3.480      ;
; 16.504 ; Reset_Delay:Inst_reset_delay|Cont[2] ; Reset_Delay:Inst_reset_delay|Cont[0]  ; clk_50       ; clk_50      ; 20.000       ; -0.078     ; 3.416      ;
; 16.544 ; Reset_Delay:Inst_reset_delay|Cont[5] ; Reset_Delay:Inst_reset_delay|Cont[1]  ; clk_50       ; clk_50      ; 20.000       ; -0.078     ; 3.376      ;
; 16.544 ; Reset_Delay:Inst_reset_delay|Cont[5] ; Reset_Delay:Inst_reset_delay|Cont[2]  ; clk_50       ; clk_50      ; 20.000       ; -0.078     ; 3.376      ;
; 16.544 ; Reset_Delay:Inst_reset_delay|Cont[5] ; Reset_Delay:Inst_reset_delay|Cont[3]  ; clk_50       ; clk_50      ; 20.000       ; -0.078     ; 3.376      ;
+--------+--------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                 ; To Node                                                                                                                                                                                       ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.239 ; serial:Inst_UART_rx|r_DriveCMD[0]                                                                                                                         ; stop_mux_reg                                                                                                                                                                                  ; serial:Inst_UART_rx|r_DriveCMD[0]                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.277      ; 1.024      ;
; 0.331 ; ed_binarisation_filter:Inst_ED_filter|ed_first_buffer:Inst_line1|data_out[10]                                                                             ; ed_binarisation_filter:Inst_ED_filter|ed_generic_buffer:Inst_line2|altshift_taps:shiftRegister_rtl_0|shift_taps_pqm:auto_generated|altsyncram_2l81:altsyncram2|ram_block3a0~porta_datain_reg0 ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.443      ; 0.996      ;
; 0.356 ; ed_binarisation_filter:Inst_ED_filter|ed_first_buffer:Inst_line1|data_out[1]                                                                              ; ed_binarisation_filter:Inst_ED_filter|ed_generic_buffer:Inst_line2|altshift_taps:shiftRegister_rtl_0|shift_taps_pqm:auto_generated|altsyncram_2l81:altsyncram2|ram_block3a8~porta_datain_reg0 ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.443      ; 1.021      ;
; 0.358 ; ed_binarisation_filter:Inst_ED_filter|ed_first_buffer:Inst_line1|data_out[11]                                                                             ; ed_binarisation_filter:Inst_ED_filter|ed_generic_buffer:Inst_line2|altshift_taps:shiftRegister_rtl_0|shift_taps_pqm:auto_generated|altsyncram_2l81:altsyncram2|ram_block3a0~porta_datain_reg0 ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.443      ; 1.023      ;
; 0.380 ; ed_binarisation_filter:Inst_ED_filter|ed_first_buffer:Inst_line1|data_out[4]                                                                              ; ed_binarisation_filter:Inst_ED_filter|ed_generic_buffer:Inst_line2|altshift_taps:shiftRegister_rtl_0|shift_taps_pqm:auto_generated|altsyncram_2l81:altsyncram2|ram_block3a0~porta_datain_reg0 ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.452      ; 1.054      ;
; 0.384 ; state.000                                                                                                                                                 ; state.000                                                                                                                                                                                     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 0.669      ;
; 0.390 ; ed_binarisation_filter:Inst_ED_filter|ed_first_buffer:Inst_line1|data_out[8]                                                                              ; ed_binarisation_filter:Inst_ED_filter|ed_generic_buffer:Inst_line2|altshift_taps:shiftRegister_rtl_0|shift_taps_pqm:auto_generated|altsyncram_2l81:altsyncram2|ram_block3a0~porta_datain_reg0 ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.452      ; 1.064      ;
; 0.400 ; ed_binarisation_filter:Inst_ED_filter|pix_count[0]                                                                                                        ; ed_binarisation_filter:Inst_ED_filter|pix_count[0]                                                                                                                                            ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.669      ;
; 0.401 ; VGA:Inst_VGA|activeArea                                                                                                                                   ; VGA:Inst_VGA|activeArea                                                                                                                                                                       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.669      ;
; 0.402 ; resume_wait_done                                                                                                                                          ; resume_wait_done                                                                                                                                                                              ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ed_binarisation_filter:Inst_ED_filter|r_sum[0]                                                                                                            ; ed_binarisation_filter:Inst_ED_filter|r_sum[0]                                                                                                                                                ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; state.010                                                                                                                                                 ; state.010                                                                                                                                                                                     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.430 ; ed_binarisation_filter:Inst_ED_filter|ed_first_buffer:Inst_line1|shiftRegister[0][8]                                                                      ; ed_binarisation_filter:Inst_ED_filter|ed_first_buffer:Inst_line1|data_out[8]                                                                                                                  ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.697      ;
; 0.430 ; ed_binarisation_filter:Inst_ED_filter|ed_first_buffer:Inst_line1|shiftRegister[0][4]                                                                      ; ed_binarisation_filter:Inst_ED_filter|ed_first_buffer:Inst_line1|data_out[4]                                                                                                                  ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.697      ;
; 0.431 ; rdaddress_buf1_reg[12]                                                                                                                                    ; frame_buffer:Inst_frame_buffer_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ram_block1a82~portb_address_reg0                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.373      ; 1.026      ;
; 0.433 ; rdaddress_buf1_reg[2]                                                                                                                                     ; frame_buffer:Inst_frame_buffer_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ram_block1a34~portb_address_reg0                     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.373      ; 1.028      ;
; 0.434 ; rdaddress_buf1_reg[9]                                                                                                                                     ; frame_buffer:Inst_frame_buffer_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ram_block1a27~portb_address_reg0                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.374      ; 1.030      ;
; 0.436 ; rdaddress_buf1_reg[1]                                                                                                                                     ; frame_buffer:Inst_frame_buffer_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ram_block1a34~portb_address_reg0                     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.373      ; 1.031      ;
; 0.437 ; rdaddress_buf1_reg[0]                                                                                                                                     ; frame_buffer:Inst_frame_buffer_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ram_block1a27~portb_address_reg0                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.374      ; 1.033      ;
; 0.439 ; rdaddress_buf1_reg[10]                                                                                                                                    ; frame_buffer:Inst_frame_buffer_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ram_block1a82~portb_address_reg0                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.373      ; 1.034      ;
; 0.444 ; Address_Generator:Inst_Address_Generator|val[6]                                                                                                           ; rdaddress_buf1_reg[6]                                                                                                                                                                         ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.711      ;
; 0.445 ; rdaddress_buf1_reg[4]                                                                                                                                     ; frame_buffer:Inst_frame_buffer_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ram_block1a27~portb_address_reg0                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.374      ; 1.041      ;
; 0.445 ; Address_Generator:Inst_Address_Generator|val[2]                                                                                                           ; rdaddress_buf1_reg[2]                                                                                                                                                                         ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.712      ;
; 0.445 ; Address_Generator:Inst_Address_Generator|val[6]                                                                                                           ; rdaddress_buf2_reg[6]                                                                                                                                                                         ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.712      ;
; 0.445 ; Address_Generator:Inst_Address_Generator|val[2]                                                                                                           ; rdaddress_buf2_reg[2]                                                                                                                                                                         ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.712      ;
; 0.445 ; Address_Generator:Inst_Address_Generator|val[1]                                                                                                           ; rdaddress_buf2_reg[1]                                                                                                                                                                         ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.712      ;
; 0.446 ; Address_Generator:Inst_Address_Generator|val[1]                                                                                                           ; rdaddress_buf1_reg[1]                                                                                                                                                                         ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.713      ;
; 0.452 ; rdaddress_buf1_reg[5]                                                                                                                                     ; frame_buffer:Inst_frame_buffer_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ram_block1a27~portb_address_reg0                     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.375      ; 1.049      ;
; 0.461 ; rdaddress_buf1_reg[5]                                                                                                                                     ; frame_buffer:Inst_frame_buffer_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ram_block1a25~portb_address_reg0                     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.361      ; 1.044      ;
; 0.462 ; rdaddress_buf1_reg[11]                                                                                                                                    ; frame_buffer:Inst_frame_buffer_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ram_block1a27~portb_address_reg0                     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.375      ; 1.059      ;
; 0.467 ; Address_Generator:Inst_Address_Generator|val[14]                                                                                                          ; rdaddress_buf1_reg[14]                                                                                                                                                                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.734      ;
; 0.467 ; ed_binarisation_filter:Inst_ED_filter|ed_first_buffer:Inst_line1|v_count[1]                                                                               ; ed_binarisation_filter:Inst_ED_filter|at_top_smooth_reg                                                                                                                                       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.734      ;
; 0.476 ; rdaddress_buf1_reg[6]                                                                                                                                     ; frame_buffer:Inst_frame_buffer_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ram_block1a80~portb_address_reg0                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.365      ; 1.063      ;
; 0.481 ; rdaddress_buf1_reg[6]                                                                                                                                     ; frame_buffer:Inst_frame_buffer_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ram_block1a73~portb_address_reg0                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.361      ; 1.064      ;
; 0.481 ; rdaddress_buf1_reg[11]                                                                                                                                    ; frame_buffer:Inst_frame_buffer_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ram_block1a91~portb_address_reg0                     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.414      ; 1.117      ;
; 0.484 ; rdaddress_buf1_reg[5]                                                                                                                                     ; frame_buffer:Inst_frame_buffer_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ram_block1a34~portb_address_reg0                     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.369      ; 1.075      ;
; 0.485 ; rdaddress_buf1_reg[11]                                                                                                                                    ; frame_buffer:Inst_frame_buffer_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ram_block1a79~portb_address_reg0                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.376      ; 1.083      ;
; 0.487 ; rdaddress_buf1_reg[12]                                                                                                                                    ; frame_buffer:Inst_frame_buffer_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ram_block1a25~portb_address_reg0                     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.363      ; 1.072      ;
; 0.487 ; rdaddress_buf1_reg[5]                                                                                                                                     ; frame_buffer:Inst_frame_buffer_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ram_block1a34~portb_address_reg0                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.367      ; 1.076      ;
; 0.487 ; rdaddress_buf1_reg[6]                                                                                                                                     ; frame_buffer:Inst_frame_buffer_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ram_block1a82~portb_address_reg0                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.375      ; 1.084      ;
; 0.488 ; rdaddress_buf1_reg[7]                                                                                                                                     ; frame_buffer:Inst_frame_buffer_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ram_block1a7~portb_address_reg0                      ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.375      ; 1.085      ;
; 0.490 ; rdaddress_buf2_reg[13]                                                                                                                                    ; frame_buffer:Inst_frame_buffer_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|address_reg_b[0]                                     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.756      ;
; 0.490 ; rdaddress_buf1_reg[7]                                                                                                                                     ; frame_buffer:Inst_frame_buffer_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ram_block1a91~portb_address_reg0                     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.414      ; 1.126      ;
; 0.494 ; rdaddress_buf1_reg[7]                                                                                                                                     ; frame_buffer:Inst_frame_buffer_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ram_block1a79~portb_address_reg0                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.376      ; 1.092      ;
; 0.495 ; rdaddress_buf1_reg[12]                                                                                                                                    ; frame_buffer:Inst_frame_buffer_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ram_block1a27~portb_address_reg0                     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.377      ; 1.094      ;
; 0.496 ; rdaddress_buf1_reg[7]                                                                                                                                     ; frame_buffer:Inst_frame_buffer_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ram_block1a25~portb_address_reg0                     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.361      ; 1.079      ;
; 0.496 ; rdaddress_buf1_reg[6]                                                                                                                                     ; frame_buffer:Inst_frame_buffer_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ram_block1a32~portb_address_reg0                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.368      ; 1.086      ;
; 0.501 ; rdaddress_buf1_reg[11]                                                                                                                                    ; frame_buffer:Inst_frame_buffer_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ram_block1a25~portb_address_reg0                     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.361      ; 1.084      ;
; 0.501 ; rdaddress_buf1_reg[7]                                                                                                                                     ; frame_buffer:Inst_frame_buffer_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ram_block1a27~portb_address_reg0                     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.375      ; 1.098      ;
; 0.505 ; rdaddress_buf1_reg[7]                                                                                                                                     ; frame_buffer:Inst_frame_buffer_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ram_block1a82~portb_address_reg0                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.371      ; 1.098      ;
; 0.506 ; rdaddress_buf1_reg[5]                                                                                                                                     ; frame_buffer:Inst_frame_buffer_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ram_block1a82~portb_address_reg0                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.371      ; 1.099      ;
; 0.513 ; rdaddress_buf1_reg[12]                                                                                                                                    ; frame_buffer:Inst_frame_buffer_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ram_block1a27~portb_address_reg0                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.376      ; 1.111      ;
; 0.515 ; rdaddress_buf1_reg[11]                                                                                                                                    ; frame_buffer:Inst_frame_buffer_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ram_block1a34~portb_address_reg0                     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.369      ; 1.106      ;
; 0.516 ; rdaddress_buf1_reg[6]                                                                                                                                     ; frame_buffer:Inst_frame_buffer_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ram_block1a25~portb_address_reg0                     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.365      ; 1.103      ;
; 0.525 ; rdaddress_buf1_reg[12]                                                                                                                                    ; frame_buffer:Inst_frame_buffer_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ram_block1a7~portb_address_reg0                      ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.377      ; 1.124      ;
; 0.543 ; rdaddress_buf1_reg[6]                                                                                                                                     ; frame_buffer:Inst_frame_buffer_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ram_block1a27~portb_address_reg0                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.378      ; 1.143      ;
; 0.543 ; rdaddress_buf1_reg[6]                                                                                                                                     ; frame_buffer:Inst_frame_buffer_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ram_block1a27~portb_address_reg0                     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.379      ; 1.144      ;
; 0.578 ; Address_Generator:Inst_Address_Generator|val[10]                                                                                                          ; rdaddress_buf1_reg[10]                                                                                                                                                                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.845      ;
; 0.579 ; Address_Generator:Inst_Address_Generator|val[10]                                                                                                          ; rdaddress_buf2_reg[10]                                                                                                                                                                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.846      ;
; 0.582 ; Address_Generator:Inst_Address_Generator|val[3]                                                                                                           ; rdaddress_buf1_reg[3]                                                                                                                                                                         ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.849      ;
; 0.590 ; Address_Generator:Inst_Address_Generator|val[12]                                                                                                          ; rdaddress_buf1_reg[12]                                                                                                                                                                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.857      ;
; 0.602 ; ed_binarisation_filter:Inst_ED_filter|ed_first_buffer:Inst_line1|v_count[0]                                                                               ; ed_binarisation_filter:Inst_ED_filter|at_top_smooth_reg                                                                                                                                       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.869      ;
; 0.603 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|red[2][1]                                                                    ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|red[1][2]                                                                                                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.870      ;
; 0.603 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|red[2][1]                                                                    ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|red[0][1]                                                                                                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.870      ;
; 0.606 ; frame_buffer:Inst_frame_buffer_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|address_reg_b[1] ; data_to_rgb_reg[11]                                                                                                                                                                           ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.872      ;
; 0.613 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[2][0]                                                                   ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[1][1]                                                                                                       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.879      ;
; 0.616 ; resume_count[1]                                                                                                                                           ; resume_count[1]                                                                                                                                                                               ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.098      ; 0.900      ;
; 0.618 ; resume_count[2]                                                                                                                                           ; resume_count[2]                                                                                                                                                                               ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.098      ; 0.902      ;
; 0.618 ; resume_count[5]                                                                                                                                           ; resume_count[5]                                                                                                                                                                               ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.098      ; 0.902      ;
; 0.619 ; resume_count[3]                                                                                                                                           ; resume_count[3]                                                                                                                                                                               ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.098      ; 0.903      ;
; 0.622 ; resume_count[4]                                                                                                                                           ; resume_count[4]                                                                                                                                                                               ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.098      ; 0.906      ;
; 0.622 ; resume_count[9]                                                                                                                                           ; resume_count[9]                                                                                                                                                                               ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.098      ; 0.906      ;
; 0.623 ; resume_count[7]                                                                                                                                           ; resume_count[7]                                                                                                                                                                               ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.098      ; 0.907      ;
; 0.623 ; resume_count[13]                                                                                                                                          ; resume_count[13]                                                                                                                                                                              ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 0.908      ;
; 0.625 ; resume_count[23]                                                                                                                                          ; resume_count[23]                                                                                                                                                                              ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 0.910      ;
; 0.626 ; resume_count[12]                                                                                                                                          ; resume_count[12]                                                                                                                                                                              ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 0.911      ;
; 0.626 ; resume_count[18]                                                                                                                                          ; resume_count[18]                                                                                                                                                                              ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 0.911      ;
; 0.626 ; resume_count[21]                                                                                                                                          ; resume_count[21]                                                                                                                                                                              ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 0.911      ;
; 0.627 ; resume_count[14]                                                                                                                                          ; resume_count[14]                                                                                                                                                                              ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 0.912      ;
; 0.627 ; resume_count[19]                                                                                                                                          ; resume_count[19]                                                                                                                                                                              ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 0.912      ;
; 0.628 ; resume_count[6]                                                                                                                                           ; resume_count[6]                                                                                                                                                                               ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.098      ; 0.912      ;
; 0.628 ; resume_count[8]                                                                                                                                           ; resume_count[8]                                                                                                                                                                               ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.098      ; 0.912      ;
; 0.629 ; resume_count[20]                                                                                                                                          ; resume_count[20]                                                                                                                                                                              ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 0.914      ;
; 0.630 ; resume_count[22]                                                                                                                                          ; resume_count[22]                                                                                                                                                                              ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 0.915      ;
; 0.637 ; resume_count[11]                                                                                                                                          ; resume_count[11]                                                                                                                                                                              ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.098      ; 0.921      ;
; 0.637 ; resume_count[15]                                                                                                                                          ; resume_count[15]                                                                                                                                                                              ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 0.922      ;
; 0.637 ; resume_count[17]                                                                                                                                          ; resume_count[17]                                                                                                                                                                              ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 0.922      ;
; 0.641 ; VGA:Inst_VGA|Hcnt[2]                                                                                                                                      ; VGA:Inst_VGA|Hcnt[2]                                                                                                                                                                          ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.909      ;
; 0.641 ; VGA:Inst_VGA|Hcnt[1]                                                                                                                                      ; VGA:Inst_VGA|Hcnt[1]                                                                                                                                                                          ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.909      ;
; 0.642 ; resume_count[10]                                                                                                                                          ; resume_count[10]                                                                                                                                                                              ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.098      ; 0.926      ;
; 0.643 ; resume_count[16]                                                                                                                                          ; resume_count[16]                                                                                                                                                                              ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 0.928      ;
; 0.643 ; rdaddress_buf1_reg[7]                                                                                                                                     ; frame_buffer:Inst_frame_buffer_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ram_block1a27~portb_address_reg0                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.374      ; 1.239      ;
; 0.645 ; resume_count[24]                                                                                                                                          ; resume_count[24]                                                                                                                                                                              ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 0.930      ;
; 0.651 ; VGA:Inst_VGA|Vcnt[6]                                                                                                                                      ; VGA:Inst_VGA|Vcnt[6]                                                                                                                                                                          ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.918      ;
; 0.651 ; VGA:Inst_VGA|Vcnt[5]                                                                                                                                      ; VGA:Inst_VGA|Vcnt[5]                                                                                                                                                                          ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.918      ;
; 0.651 ; Address_Generator:Inst_Address_Generator|val[1]                                                                                                           ; Address_Generator:Inst_Address_Generator|val[1]                                                                                                                                               ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.918      ;
; 0.652 ; Address_Generator:Inst_Address_Generator|val[6]                                                                                                           ; Address_Generator:Inst_Address_Generator|val[6]                                                                                                                                               ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.919      ;
; 0.654 ; Address_Generator:Inst_Address_Generator|val[2]                                                                                                           ; Address_Generator:Inst_Address_Generator|val[2]                                                                                                                                               ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.921      ;
; 0.654 ; Address_Generator:Inst_Address_Generator|val[7]                                                                                                           ; Address_Generator:Inst_Address_Generator|val[7]                                                                                                                                               ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.921      ;
; 0.655 ; VGA:Inst_VGA|Vcnt[1]                                                                                                                                      ; VGA:Inst_VGA|Vcnt[1]                                                                                                                                                                          ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.922      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                    ;
+-------+--------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                  ; To Node                                                                                               ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.402 ; serial:Inst_UART_rx|r_Rx_Byte[5]                                                           ; serial:Inst_UART_rx|r_Rx_Byte[5]                                                                      ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; serial:Inst_UART_rx|r_Rx_Byte[4]                                                           ; serial:Inst_UART_rx|r_Rx_Byte[4]                                                                      ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; serial:Inst_UART_rx|r_Rx_Byte[3]                                                           ; serial:Inst_UART_rx|r_Rx_Byte[3]                                                                      ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; serial:Inst_UART_rx|r_Rx_Byte[2]                                                           ; serial:Inst_UART_rx|r_Rx_Byte[2]                                                                      ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; serial:Inst_UART_rx|r_Rx_Byte[7]                                                           ; serial:Inst_UART_rx|r_Rx_Byte[7]                                                                      ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; LCD_TEST:Inst_LCD_TEST|mLCD_ST.000000                                                      ; LCD_TEST:Inst_LCD_TEST|mLCD_ST.000000                                                                 ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; LCD_TEST:Inst_LCD_TEST|mLCD_Start                                                          ; LCD_TEST:Inst_LCD_TEST|mLCD_Start                                                                     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; LCD_TEST:Inst_LCD_TEST|LUT_INDEX[7]                                                        ; LCD_TEST:Inst_LCD_TEST|LUT_INDEX[7]                                                                   ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; LCD_TEST:Inst_LCD_TEST|mLCD_ST.000010                                                      ; LCD_TEST:Inst_LCD_TEST|mLCD_ST.000010                                                                 ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; LCD_TEST:Inst_LCD_TEST|mLCD_ST.000001                                                      ; LCD_TEST:Inst_LCD_TEST|mLCD_ST.000001                                                                 ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; LCD_TEST:Inst_LCD_TEST|mRST_ST[2]                                                          ; LCD_TEST:Inst_LCD_TEST|mRST_ST[2]                                                                     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; LCD_TEST:Inst_LCD_TEST|mRST_ST[0]                                                          ; LCD_TEST:Inst_LCD_TEST|mRST_ST[0]                                                                     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; LCD_TEST:Inst_LCD_TEST|mRST_ST[1]                                                          ; LCD_TEST:Inst_LCD_TEST|mRST_ST[1]                                                                     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; LCD_TEST:Inst_LCD_TEST|LUT_INDEX[3]                                                        ; LCD_TEST:Inst_LCD_TEST|LUT_INDEX[3]                                                                   ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; LCD_TEST:Inst_LCD_TEST|LUT_INDEX[2]                                                        ; LCD_TEST:Inst_LCD_TEST|LUT_INDEX[2]                                                                   ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; LCD_TEST:Inst_LCD_TEST|LUT_INDEX[4]                                                        ; LCD_TEST:Inst_LCD_TEST|LUT_INDEX[4]                                                                   ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; LCD_TEST:Inst_LCD_TEST|LUT_INDEX[5]                                                        ; LCD_TEST:Inst_LCD_TEST|LUT_INDEX[5]                                                                   ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; LCD_TEST:Inst_LCD_TEST|LUT_INDEX[6]                                                        ; LCD_TEST:Inst_LCD_TEST|LUT_INDEX[6]                                                                   ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|Cont[0]                                           ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|Cont[0]                                                      ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|Cont[1]                                           ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|Cont[1]                                                      ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|Cont[2]                                           ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|Cont[2]                                                      ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|Cont[3]                                           ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|Cont[3]                                                      ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|ST.10                                             ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|ST.10                                                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; serial:Inst_UART_rx|r_Rx_Byte[6]                                                           ; serial:Inst_UART_rx|r_Rx_Byte[6]                                                                      ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; serial:Inst_UART_rx|r_Rx_Byte[1]                                                           ; serial:Inst_UART_rx|r_Rx_Byte[1]                                                                      ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; serial:Inst_UART_rx|r_Rx_Byte[0]                                                           ; serial:Inst_UART_rx|r_Rx_Byte[0]                                                                      ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; serial:Inst_UART_rx|r_SM_Main.000                                                          ; serial:Inst_UART_rx|r_SM_Main.000                                                                     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; serial:Inst_UART_rx|r_SM_Main.s_RX_START_BIT                                               ; serial:Inst_UART_rx|r_SM_Main.s_RX_START_BIT                                                          ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; serial:Inst_UART_rx|r_SM_Main.s_RX_DATA_BITS                                               ; serial:Inst_UART_rx|r_SM_Main.s_RX_DATA_BITS                                                          ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; serial:Inst_UART_rx|r_SM_Main.s_RX_STOP_BIT                                                ; serial:Inst_UART_rx|r_SM_Main.s_RX_STOP_BIT                                                           ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; serial:Inst_UART_rx|r_Bit_Index[1]                                                         ; serial:Inst_UART_rx|r_Bit_Index[1]                                                                    ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; serial:Inst_UART_rx|r_Bit_Index[2]                                                         ; serial:Inst_UART_rx|r_Bit_Index[2]                                                                    ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; serial:Inst_UART_rx|r_Bit_Index[0]                                                         ; serial:Inst_UART_rx|r_Bit_Index[0]                                                                    ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[31]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[31]                       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[0]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[0]                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[4]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[4]                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[7]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[7]                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[1]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[1]                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[6]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[6]                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[2]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[2]                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[5]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[5]                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[3]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[3]                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.404 ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|LCD_EN                                            ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|LCD_EN                                                       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|mStart                                            ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|mStart                                                       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|oDone                                             ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|oDone                                                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.407 ; ov7670_controller:Inst_ov7670_controller|sys_clk                                           ; ov7670_controller:Inst_ov7670_controller|sys_clk                                                      ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.674      ;
; 0.428 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[27]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[28]                       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[22]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[23]                       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.695      ;
; 0.429 ; LCD_TEST:Inst_LCD_TEST|mDLY[17]                                                            ; LCD_TEST:Inst_LCD_TEST|mDLY[17]                                                                       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.694      ;
; 0.429 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[30]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[31]                       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[26]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[27]                       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[21]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[22]                       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[26]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[27]                       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[25]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[26]                       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[24]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[25]                       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[23]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[24]                       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[18]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[19]                       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[17]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[18]                       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[12]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[13]                       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.695      ;
; 0.430 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[14]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[15]                       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[4]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[5]                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[3]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[4]                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.696      ;
; 0.431 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[16]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[17]                       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[13]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[14]                       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[5]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[6]                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.697      ;
; 0.436 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[10]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[11]                       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.702      ;
; 0.437 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[20]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[21]                       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.703      ;
; 0.437 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[19]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[20]                       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.703      ;
; 0.438 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[28]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[29]                       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.705      ;
; 0.439 ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|preStart                                          ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|oDone                                                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.704      ;
; 0.443 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[0]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[1]                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.709      ;
; 0.444 ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|ST.00                                             ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|LCD_EN                                                       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.709      ;
; 0.444 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[1]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[2]                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.710      ;
; 0.452 ; LCD_TEST:Inst_LCD_TEST|mLCD_ST.000001                                                      ; LCD_TEST:Inst_LCD_TEST|mLCD_ST.000010                                                                 ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.718      ;
; 0.458 ; LCD_TEST:Inst_LCD_TEST|mLCD_ST.000010                                                      ; LCD_TEST:Inst_LCD_TEST|mLCD_ST.000001                                                                 ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.724      ;
; 0.458 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[1] ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|sreg.1001011000000000 ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.724      ;
; 0.461 ; LCD_TEST:Inst_LCD_TEST|mLCD_ST.000011                                                      ; LCD_TEST:Inst_LCD_TEST|mLCD_ST.000000                                                                 ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.727      ;
; 0.466 ; LCD_TEST:Inst_LCD_TEST|mLCD_ST.000010                                                      ; LCD_TEST:Inst_LCD_TEST|mLCD_ST.000011                                                                 ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.732      ;
; 0.466 ; LCD_TEST:Inst_LCD_TEST|LUT_INDEX[3]                                                        ; LCD_TEST:Inst_LCD_TEST|LUT_INDEX[0]                                                                   ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.732      ;
; 0.466 ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|ST.01                                             ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|ST.10                                                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.732      ;
; 0.468 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[1] ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|sreg.0001000100000000 ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.734      ;
; 0.473 ; LCD_TEST:Inst_LCD_TEST|mRST_ST[0]                                                          ; LCD_TEST:Inst_LCD_TEST|mRST_ST[1]                                                                     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.739      ;
; 0.475 ; serial:Inst_UART_rx|r_Rx_Data                                                              ; serial:Inst_UART_rx|r_SM_Main.000                                                                     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.741      ;
; 0.475 ; serial:Inst_UART_rx|r_Rx_Data                                                              ; serial:Inst_UART_rx|r_SM_Main.s_RX_START_BIT                                                          ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.741      ;
; 0.492 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[31]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[0]                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.758      ;
; 0.552 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[1]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[2]                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.819      ;
; 0.585 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[4] ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|sreg.1001011000000000 ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.851      ;
; 0.591 ; serial:Inst_UART_rx|r_Clock_Count[12]                                                      ; serial:Inst_UART_rx|r_Clock_Count[12]                                                                 ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.858      ;
; 0.596 ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|Cont[4]                                           ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|ST.11                                                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.862      ;
; 0.599 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[13]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[14]                       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.865      ;
; 0.599 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[7]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[8]                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.865      ;
; 0.599 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[4]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[5]                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.866      ;
; 0.600 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[18]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[19]                       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.866      ;
; 0.600 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[16]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[17]                       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.866      ;
; 0.600 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[11]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[12]                       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.866      ;
; 0.601 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[8]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[9]                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.867      ;
; 0.601 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[3]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[4]                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.868      ;
; 0.601 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[2]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[3]                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.868      ;
; 0.602 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[15]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[16]                       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.868      ;
; 0.602 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[14]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[15]                       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.868      ;
+-------+--------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_50'                                                                                                                        ;
+-------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.410 ; Reset_Delay:Inst_reset_delay|Cont[0]  ; Reset_Delay:Inst_reset_delay|Cont[0]  ; clk_50       ; clk_50      ; 0.000        ; 0.078      ; 0.674      ;
; 0.429 ; Reset_Delay:Inst_reset_delay|Cont[19] ; Reset_Delay:Inst_reset_delay|Cont[19] ; clk_50       ; clk_50      ; 0.000        ; 0.079      ; 0.694      ;
; 0.643 ; Reset_Delay:Inst_reset_delay|Cont[10] ; Reset_Delay:Inst_reset_delay|Cont[10] ; clk_50       ; clk_50      ; 0.000        ; 0.079      ; 0.908      ;
; 0.644 ; Reset_Delay:Inst_reset_delay|Cont[12] ; Reset_Delay:Inst_reset_delay|Cont[12] ; clk_50       ; clk_50      ; 0.000        ; 0.079      ; 0.909      ;
; 0.644 ; Reset_Delay:Inst_reset_delay|Cont[13] ; Reset_Delay:Inst_reset_delay|Cont[13] ; clk_50       ; clk_50      ; 0.000        ; 0.079      ; 0.909      ;
; 0.644 ; Reset_Delay:Inst_reset_delay|Cont[16] ; Reset_Delay:Inst_reset_delay|Cont[16] ; clk_50       ; clk_50      ; 0.000        ; 0.079      ; 0.909      ;
; 0.645 ; Reset_Delay:Inst_reset_delay|Cont[5]  ; Reset_Delay:Inst_reset_delay|Cont[5]  ; clk_50       ; clk_50      ; 0.000        ; 0.078      ; 0.909      ;
; 0.645 ; Reset_Delay:Inst_reset_delay|Cont[6]  ; Reset_Delay:Inst_reset_delay|Cont[6]  ; clk_50       ; clk_50      ; 0.000        ; 0.078      ; 0.909      ;
; 0.645 ; Reset_Delay:Inst_reset_delay|Cont[7]  ; Reset_Delay:Inst_reset_delay|Cont[7]  ; clk_50       ; clk_50      ; 0.000        ; 0.078      ; 0.909      ;
; 0.645 ; Reset_Delay:Inst_reset_delay|Cont[14] ; Reset_Delay:Inst_reset_delay|Cont[14] ; clk_50       ; clk_50      ; 0.000        ; 0.079      ; 0.910      ;
; 0.645 ; Reset_Delay:Inst_reset_delay|Cont[15] ; Reset_Delay:Inst_reset_delay|Cont[15] ; clk_50       ; clk_50      ; 0.000        ; 0.079      ; 0.910      ;
; 0.646 ; Reset_Delay:Inst_reset_delay|Cont[2]  ; Reset_Delay:Inst_reset_delay|Cont[2]  ; clk_50       ; clk_50      ; 0.000        ; 0.078      ; 0.910      ;
; 0.646 ; Reset_Delay:Inst_reset_delay|Cont[4]  ; Reset_Delay:Inst_reset_delay|Cont[4]  ; clk_50       ; clk_50      ; 0.000        ; 0.078      ; 0.910      ;
; 0.647 ; Reset_Delay:Inst_reset_delay|Cont[11] ; Reset_Delay:Inst_reset_delay|Cont[11] ; clk_50       ; clk_50      ; 0.000        ; 0.079      ; 0.912      ;
; 0.647 ; Reset_Delay:Inst_reset_delay|Cont[18] ; Reset_Delay:Inst_reset_delay|Cont[18] ; clk_50       ; clk_50      ; 0.000        ; 0.079      ; 0.912      ;
; 0.649 ; Reset_Delay:Inst_reset_delay|Cont[3]  ; Reset_Delay:Inst_reset_delay|Cont[3]  ; clk_50       ; clk_50      ; 0.000        ; 0.078      ; 0.913      ;
; 0.650 ; Reset_Delay:Inst_reset_delay|Cont[17] ; Reset_Delay:Inst_reset_delay|Cont[17] ; clk_50       ; clk_50      ; 0.000        ; 0.079      ; 0.915      ;
; 0.659 ; Reset_Delay:Inst_reset_delay|Cont[9]  ; Reset_Delay:Inst_reset_delay|Cont[9]  ; clk_50       ; clk_50      ; 0.000        ; 0.078      ; 0.923      ;
; 0.660 ; Reset_Delay:Inst_reset_delay|Cont[8]  ; Reset_Delay:Inst_reset_delay|Cont[8]  ; clk_50       ; clk_50      ; 0.000        ; 0.078      ; 0.924      ;
; 0.663 ; Reset_Delay:Inst_reset_delay|Cont[0]  ; Reset_Delay:Inst_reset_delay|Cont[1]  ; clk_50       ; clk_50      ; 0.000        ; 0.078      ; 0.927      ;
; 0.664 ; Reset_Delay:Inst_reset_delay|Cont[1]  ; Reset_Delay:Inst_reset_delay|Cont[1]  ; clk_50       ; clk_50      ; 0.000        ; 0.078      ; 0.928      ;
; 0.960 ; Reset_Delay:Inst_reset_delay|Cont[10] ; Reset_Delay:Inst_reset_delay|Cont[11] ; clk_50       ; clk_50      ; 0.000        ; 0.079      ; 1.225      ;
; 0.961 ; Reset_Delay:Inst_reset_delay|Cont[12] ; Reset_Delay:Inst_reset_delay|Cont[13] ; clk_50       ; clk_50      ; 0.000        ; 0.079      ; 1.226      ;
; 0.962 ; Reset_Delay:Inst_reset_delay|Cont[6]  ; Reset_Delay:Inst_reset_delay|Cont[7]  ; clk_50       ; clk_50      ; 0.000        ; 0.078      ; 1.226      ;
; 0.962 ; Reset_Delay:Inst_reset_delay|Cont[14] ; Reset_Delay:Inst_reset_delay|Cont[15] ; clk_50       ; clk_50      ; 0.000        ; 0.079      ; 1.227      ;
; 0.962 ; Reset_Delay:Inst_reset_delay|Cont[16] ; Reset_Delay:Inst_reset_delay|Cont[17] ; clk_50       ; clk_50      ; 0.000        ; 0.079      ; 1.227      ;
; 0.963 ; Reset_Delay:Inst_reset_delay|Cont[4]  ; Reset_Delay:Inst_reset_delay|Cont[5]  ; clk_50       ; clk_50      ; 0.000        ; 0.078      ; 1.227      ;
; 0.963 ; Reset_Delay:Inst_reset_delay|Cont[2]  ; Reset_Delay:Inst_reset_delay|Cont[3]  ; clk_50       ; clk_50      ; 0.000        ; 0.078      ; 1.227      ;
; 0.964 ; Reset_Delay:Inst_reset_delay|Cont[18] ; Reset_Delay:Inst_reset_delay|Cont[19] ; clk_50       ; clk_50      ; 0.000        ; 0.079      ; 1.229      ;
; 0.971 ; Reset_Delay:Inst_reset_delay|Cont[13] ; Reset_Delay:Inst_reset_delay|Cont[14] ; clk_50       ; clk_50      ; 0.000        ; 0.079      ; 1.236      ;
; 0.972 ; Reset_Delay:Inst_reset_delay|Cont[15] ; Reset_Delay:Inst_reset_delay|Cont[16] ; clk_50       ; clk_50      ; 0.000        ; 0.079      ; 1.237      ;
; 0.972 ; Reset_Delay:Inst_reset_delay|Cont[5]  ; Reset_Delay:Inst_reset_delay|Cont[6]  ; clk_50       ; clk_50      ; 0.000        ; 0.078      ; 1.236      ;
; 0.972 ; Reset_Delay:Inst_reset_delay|Cont[7]  ; Reset_Delay:Inst_reset_delay|Cont[8]  ; clk_50       ; clk_50      ; 0.000        ; 0.078      ; 1.236      ;
; 0.973 ; Reset_Delay:Inst_reset_delay|Cont[0]  ; Reset_Delay:Inst_reset_delay|Cont[2]  ; clk_50       ; clk_50      ; 0.000        ; 0.078      ; 1.237      ;
; 0.974 ; Reset_Delay:Inst_reset_delay|Cont[11] ; Reset_Delay:Inst_reset_delay|Cont[12] ; clk_50       ; clk_50      ; 0.000        ; 0.079      ; 1.239      ;
; 0.976 ; Reset_Delay:Inst_reset_delay|Cont[3]  ; Reset_Delay:Inst_reset_delay|Cont[4]  ; clk_50       ; clk_50      ; 0.000        ; 0.078      ; 1.240      ;
; 0.976 ; Reset_Delay:Inst_reset_delay|Cont[13] ; Reset_Delay:Inst_reset_delay|Cont[15] ; clk_50       ; clk_50      ; 0.000        ; 0.079      ; 1.241      ;
; 0.977 ; Reset_Delay:Inst_reset_delay|Cont[8]  ; Reset_Delay:Inst_reset_delay|Cont[9]  ; clk_50       ; clk_50      ; 0.000        ; 0.078      ; 1.241      ;
; 0.977 ; Reset_Delay:Inst_reset_delay|Cont[17] ; Reset_Delay:Inst_reset_delay|Cont[18] ; clk_50       ; clk_50      ; 0.000        ; 0.079      ; 1.242      ;
; 0.977 ; Reset_Delay:Inst_reset_delay|Cont[5]  ; Reset_Delay:Inst_reset_delay|Cont[7]  ; clk_50       ; clk_50      ; 0.000        ; 0.078      ; 1.241      ;
; 0.977 ; Reset_Delay:Inst_reset_delay|Cont[15] ; Reset_Delay:Inst_reset_delay|Cont[17] ; clk_50       ; clk_50      ; 0.000        ; 0.079      ; 1.242      ;
; 0.977 ; Reset_Delay:Inst_reset_delay|Cont[1]  ; Reset_Delay:Inst_reset_delay|Cont[2]  ; clk_50       ; clk_50      ; 0.000        ; 0.078      ; 1.241      ;
; 0.977 ; Reset_Delay:Inst_reset_delay|Cont[7]  ; Reset_Delay:Inst_reset_delay|Cont[9]  ; clk_50       ; clk_50      ; 0.000        ; 0.078      ; 1.241      ;
; 0.978 ; Reset_Delay:Inst_reset_delay|Cont[0]  ; Reset_Delay:Inst_reset_delay|Cont[3]  ; clk_50       ; clk_50      ; 0.000        ; 0.078      ; 1.242      ;
; 0.979 ; Reset_Delay:Inst_reset_delay|Cont[9]  ; Reset_Delay:Inst_reset_delay|Cont[10] ; clk_50       ; clk_50      ; 0.000        ; 0.085      ; 1.250      ;
; 0.979 ; Reset_Delay:Inst_reset_delay|Cont[11] ; Reset_Delay:Inst_reset_delay|Cont[13] ; clk_50       ; clk_50      ; 0.000        ; 0.079      ; 1.244      ;
; 0.981 ; Reset_Delay:Inst_reset_delay|Cont[3]  ; Reset_Delay:Inst_reset_delay|Cont[5]  ; clk_50       ; clk_50      ; 0.000        ; 0.078      ; 1.245      ;
; 0.982 ; Reset_Delay:Inst_reset_delay|Cont[17] ; Reset_Delay:Inst_reset_delay|Cont[19] ; clk_50       ; clk_50      ; 0.000        ; 0.079      ; 1.247      ;
; 0.982 ; Reset_Delay:Inst_reset_delay|Cont[1]  ; Reset_Delay:Inst_reset_delay|Cont[3]  ; clk_50       ; clk_50      ; 0.000        ; 0.078      ; 1.246      ;
; 0.984 ; Reset_Delay:Inst_reset_delay|Cont[9]  ; Reset_Delay:Inst_reset_delay|Cont[11] ; clk_50       ; clk_50      ; 0.000        ; 0.085      ; 1.255      ;
; 1.081 ; Reset_Delay:Inst_reset_delay|Cont[10] ; Reset_Delay:Inst_reset_delay|Cont[12] ; clk_50       ; clk_50      ; 0.000        ; 0.079      ; 1.346      ;
; 1.082 ; Reset_Delay:Inst_reset_delay|Cont[12] ; Reset_Delay:Inst_reset_delay|Cont[14] ; clk_50       ; clk_50      ; 0.000        ; 0.079      ; 1.347      ;
; 1.083 ; Reset_Delay:Inst_reset_delay|Cont[14] ; Reset_Delay:Inst_reset_delay|Cont[16] ; clk_50       ; clk_50      ; 0.000        ; 0.079      ; 1.348      ;
; 1.083 ; Reset_Delay:Inst_reset_delay|Cont[6]  ; Reset_Delay:Inst_reset_delay|Cont[8]  ; clk_50       ; clk_50      ; 0.000        ; 0.078      ; 1.347      ;
; 1.083 ; Reset_Delay:Inst_reset_delay|Cont[16] ; Reset_Delay:Inst_reset_delay|Cont[18] ; clk_50       ; clk_50      ; 0.000        ; 0.079      ; 1.348      ;
; 1.084 ; Reset_Delay:Inst_reset_delay|Cont[4]  ; Reset_Delay:Inst_reset_delay|Cont[6]  ; clk_50       ; clk_50      ; 0.000        ; 0.078      ; 1.348      ;
; 1.084 ; Reset_Delay:Inst_reset_delay|Cont[2]  ; Reset_Delay:Inst_reset_delay|Cont[4]  ; clk_50       ; clk_50      ; 0.000        ; 0.078      ; 1.348      ;
; 1.086 ; Reset_Delay:Inst_reset_delay|Cont[10] ; Reset_Delay:Inst_reset_delay|Cont[13] ; clk_50       ; clk_50      ; 0.000        ; 0.079      ; 1.351      ;
; 1.087 ; Reset_Delay:Inst_reset_delay|Cont[12] ; Reset_Delay:Inst_reset_delay|Cont[15] ; clk_50       ; clk_50      ; 0.000        ; 0.079      ; 1.352      ;
; 1.088 ; Reset_Delay:Inst_reset_delay|Cont[14] ; Reset_Delay:Inst_reset_delay|Cont[17] ; clk_50       ; clk_50      ; 0.000        ; 0.079      ; 1.353      ;
; 1.088 ; Reset_Delay:Inst_reset_delay|Cont[6]  ; Reset_Delay:Inst_reset_delay|Cont[9]  ; clk_50       ; clk_50      ; 0.000        ; 0.078      ; 1.352      ;
; 1.088 ; Reset_Delay:Inst_reset_delay|Cont[16] ; Reset_Delay:Inst_reset_delay|Cont[19] ; clk_50       ; clk_50      ; 0.000        ; 0.079      ; 1.353      ;
; 1.089 ; Reset_Delay:Inst_reset_delay|Cont[4]  ; Reset_Delay:Inst_reset_delay|Cont[7]  ; clk_50       ; clk_50      ; 0.000        ; 0.078      ; 1.353      ;
; 1.089 ; Reset_Delay:Inst_reset_delay|Cont[2]  ; Reset_Delay:Inst_reset_delay|Cont[5]  ; clk_50       ; clk_50      ; 0.000        ; 0.078      ; 1.353      ;
; 1.091 ; Reset_Delay:Inst_reset_delay|Cont[8]  ; Reset_Delay:Inst_reset_delay|Cont[10] ; clk_50       ; clk_50      ; 0.000        ; 0.085      ; 1.362      ;
; 1.091 ; Reset_Delay:Inst_reset_delay|Cont[7]  ; Reset_Delay:Inst_reset_delay|Cont[10] ; clk_50       ; clk_50      ; 0.000        ; 0.085      ; 1.362      ;
; 1.096 ; Reset_Delay:Inst_reset_delay|Cont[8]  ; Reset_Delay:Inst_reset_delay|Cont[11] ; clk_50       ; clk_50      ; 0.000        ; 0.085      ; 1.367      ;
; 1.096 ; Reset_Delay:Inst_reset_delay|Cont[7]  ; Reset_Delay:Inst_reset_delay|Cont[11] ; clk_50       ; clk_50      ; 0.000        ; 0.085      ; 1.367      ;
; 1.097 ; Reset_Delay:Inst_reset_delay|Cont[13] ; Reset_Delay:Inst_reset_delay|Cont[16] ; clk_50       ; clk_50      ; 0.000        ; 0.079      ; 1.362      ;
; 1.098 ; Reset_Delay:Inst_reset_delay|Cont[5]  ; Reset_Delay:Inst_reset_delay|Cont[8]  ; clk_50       ; clk_50      ; 0.000        ; 0.078      ; 1.362      ;
; 1.098 ; Reset_Delay:Inst_reset_delay|Cont[15] ; Reset_Delay:Inst_reset_delay|Cont[18] ; clk_50       ; clk_50      ; 0.000        ; 0.079      ; 1.363      ;
; 1.099 ; Reset_Delay:Inst_reset_delay|Cont[0]  ; Reset_Delay:Inst_reset_delay|Cont[4]  ; clk_50       ; clk_50      ; 0.000        ; 0.078      ; 1.363      ;
; 1.100 ; Reset_Delay:Inst_reset_delay|Cont[11] ; Reset_Delay:Inst_reset_delay|Cont[14] ; clk_50       ; clk_50      ; 0.000        ; 0.079      ; 1.365      ;
; 1.102 ; Reset_Delay:Inst_reset_delay|Cont[3]  ; Reset_Delay:Inst_reset_delay|Cont[6]  ; clk_50       ; clk_50      ; 0.000        ; 0.078      ; 1.366      ;
; 1.102 ; Reset_Delay:Inst_reset_delay|Cont[13] ; Reset_Delay:Inst_reset_delay|Cont[17] ; clk_50       ; clk_50      ; 0.000        ; 0.079      ; 1.367      ;
; 1.103 ; Reset_Delay:Inst_reset_delay|Cont[5]  ; Reset_Delay:Inst_reset_delay|Cont[9]  ; clk_50       ; clk_50      ; 0.000        ; 0.078      ; 1.367      ;
; 1.103 ; Reset_Delay:Inst_reset_delay|Cont[15] ; Reset_Delay:Inst_reset_delay|Cont[19] ; clk_50       ; clk_50      ; 0.000        ; 0.079      ; 1.368      ;
; 1.103 ; Reset_Delay:Inst_reset_delay|Cont[1]  ; Reset_Delay:Inst_reset_delay|Cont[4]  ; clk_50       ; clk_50      ; 0.000        ; 0.078      ; 1.367      ;
; 1.104 ; Reset_Delay:Inst_reset_delay|Cont[0]  ; Reset_Delay:Inst_reset_delay|Cont[5]  ; clk_50       ; clk_50      ; 0.000        ; 0.078      ; 1.368      ;
; 1.105 ; Reset_Delay:Inst_reset_delay|Cont[9]  ; Reset_Delay:Inst_reset_delay|Cont[12] ; clk_50       ; clk_50      ; 0.000        ; 0.085      ; 1.376      ;
; 1.105 ; Reset_Delay:Inst_reset_delay|Cont[11] ; Reset_Delay:Inst_reset_delay|Cont[15] ; clk_50       ; clk_50      ; 0.000        ; 0.079      ; 1.370      ;
; 1.107 ; Reset_Delay:Inst_reset_delay|Cont[3]  ; Reset_Delay:Inst_reset_delay|Cont[7]  ; clk_50       ; clk_50      ; 0.000        ; 0.078      ; 1.371      ;
; 1.108 ; Reset_Delay:Inst_reset_delay|Cont[1]  ; Reset_Delay:Inst_reset_delay|Cont[5]  ; clk_50       ; clk_50      ; 0.000        ; 0.078      ; 1.372      ;
; 1.110 ; Reset_Delay:Inst_reset_delay|Cont[9]  ; Reset_Delay:Inst_reset_delay|Cont[13] ; clk_50       ; clk_50      ; 0.000        ; 0.085      ; 1.381      ;
; 1.159 ; Reset_Delay:Inst_reset_delay|Cont[10] ; Reset_Delay:Inst_reset_delay|oRESET   ; clk_50       ; clk_50      ; 0.000        ; 0.079      ; 1.424      ;
; 1.202 ; Reset_Delay:Inst_reset_delay|Cont[6]  ; Reset_Delay:Inst_reset_delay|Cont[10] ; clk_50       ; clk_50      ; 0.000        ; 0.085      ; 1.473      ;
; 1.207 ; Reset_Delay:Inst_reset_delay|Cont[6]  ; Reset_Delay:Inst_reset_delay|Cont[11] ; clk_50       ; clk_50      ; 0.000        ; 0.085      ; 1.478      ;
; 1.207 ; Reset_Delay:Inst_reset_delay|Cont[10] ; Reset_Delay:Inst_reset_delay|Cont[14] ; clk_50       ; clk_50      ; 0.000        ; 0.079      ; 1.472      ;
; 1.208 ; Reset_Delay:Inst_reset_delay|Cont[12] ; Reset_Delay:Inst_reset_delay|Cont[16] ; clk_50       ; clk_50      ; 0.000        ; 0.079      ; 1.473      ;
; 1.209 ; Reset_Delay:Inst_reset_delay|Cont[14] ; Reset_Delay:Inst_reset_delay|Cont[18] ; clk_50       ; clk_50      ; 0.000        ; 0.079      ; 1.474      ;
; 1.210 ; Reset_Delay:Inst_reset_delay|Cont[4]  ; Reset_Delay:Inst_reset_delay|Cont[8]  ; clk_50       ; clk_50      ; 0.000        ; 0.078      ; 1.474      ;
; 1.210 ; Reset_Delay:Inst_reset_delay|Cont[2]  ; Reset_Delay:Inst_reset_delay|Cont[6]  ; clk_50       ; clk_50      ; 0.000        ; 0.078      ; 1.474      ;
; 1.212 ; Reset_Delay:Inst_reset_delay|Cont[10] ; Reset_Delay:Inst_reset_delay|Cont[15] ; clk_50       ; clk_50      ; 0.000        ; 0.079      ; 1.477      ;
; 1.213 ; Reset_Delay:Inst_reset_delay|Cont[12] ; Reset_Delay:Inst_reset_delay|Cont[17] ; clk_50       ; clk_50      ; 0.000        ; 0.079      ; 1.478      ;
; 1.214 ; Reset_Delay:Inst_reset_delay|Cont[14] ; Reset_Delay:Inst_reset_delay|Cont[19] ; clk_50       ; clk_50      ; 0.000        ; 0.079      ; 1.479      ;
; 1.215 ; Reset_Delay:Inst_reset_delay|Cont[4]  ; Reset_Delay:Inst_reset_delay|Cont[9]  ; clk_50       ; clk_50      ; 0.000        ; 0.078      ; 1.479      ;
; 1.215 ; Reset_Delay:Inst_reset_delay|Cont[2]  ; Reset_Delay:Inst_reset_delay|Cont[7]  ; clk_50       ; clk_50      ; 0.000        ; 0.078      ; 1.479      ;
; 1.217 ; Reset_Delay:Inst_reset_delay|Cont[8]  ; Reset_Delay:Inst_reset_delay|Cont[12] ; clk_50       ; clk_50      ; 0.000        ; 0.085      ; 1.488      ;
; 1.217 ; Reset_Delay:Inst_reset_delay|Cont[5]  ; Reset_Delay:Inst_reset_delay|Cont[10] ; clk_50       ; clk_50      ; 0.000        ; 0.085      ; 1.488      ;
; 1.217 ; Reset_Delay:Inst_reset_delay|Cont[7]  ; Reset_Delay:Inst_reset_delay|Cont[12] ; clk_50       ; clk_50      ; 0.000        ; 0.085      ; 1.488      ;
+-------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'ov7670_pclk'                                                                                                                                        ;
+-------+--------------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                        ; To Node                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.440 ; ov7670_capture:Inst_ov7670_capture|line[0]       ; ov7670_capture:Inst_ov7670_capture|line[0]      ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; ov7670_capture:Inst_ov7670_capture|line[1]       ; ov7670_capture:Inst_ov7670_capture|line[1]      ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.043      ; 0.669      ;
; 0.445 ; ov7670_capture:Inst_ov7670_capture|href_last[2]  ; ov7670_capture:Inst_ov7670_capture|href_last[2] ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.043      ; 0.674      ;
; 0.460 ; ov7670_capture:Inst_ov7670_capture|d_latch[6]    ; ov7670_capture:Inst_ov7670_capture|d_latch[14]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.049      ; 0.695      ;
; 0.462 ; ov7670_capture:Inst_ov7670_capture|d_latch[5]    ; ov7670_capture:Inst_ov7670_capture|d_latch[13]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.049      ; 0.697      ;
; 0.462 ; ov7670_capture:Inst_ov7670_capture|d_latch[0]    ; ov7670_capture:Inst_ov7670_capture|d_latch[8]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.049      ; 0.697      ;
; 0.467 ; ov7670_capture:Inst_ov7670_capture|href_last[2]  ; ov7670_capture:Inst_ov7670_capture|href_last[1] ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.048      ; 0.701      ;
; 0.476 ; ov7670_capture:Inst_ov7670_capture|href_last[2]  ; ov7670_capture:Inst_ov7670_capture|we_reg       ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.048      ; 0.710      ;
; 0.480 ; ov7670_capture:Inst_ov7670_capture|latched_d[3]  ; ov7670_capture:Inst_ov7670_capture|d_latch[3]   ; ov7670_pclk  ; ov7670_pclk ; -0.500       ; 0.530      ; 0.696      ;
; 0.482 ; ov7670_capture:Inst_ov7670_capture|d_latch[2]    ; ov7670_capture:Inst_ov7670_capture|d_latch[10]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.049      ; 0.717      ;
; 0.495 ; ov7670_capture:Inst_ov7670_capture|address[16]   ; ov7670_capture:Inst_ov7670_capture|address[16]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.043      ; 0.724      ;
; 0.586 ; ov7670_capture:Inst_ov7670_capture|line[1]       ; ov7670_capture:Inst_ov7670_capture|we_reg       ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.048      ; 0.820      ;
; 0.655 ; ov7670_capture:Inst_ov7670_capture|d_latch[7]    ; ov7670_capture:Inst_ov7670_capture|d_latch[15]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.049      ; 0.890      ;
; 0.693 ; ov7670_capture:Inst_ov7670_capture|address[3]    ; ov7670_capture:Inst_ov7670_capture|address[3]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.043      ; 0.922      ;
; 0.693 ; ov7670_capture:Inst_ov7670_capture|address[11]   ; ov7670_capture:Inst_ov7670_capture|address[11]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.043      ; 0.922      ;
; 0.693 ; ov7670_capture:Inst_ov7670_capture|we_reg        ; ov7670_capture:Inst_ov7670_capture|address[0]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.048      ; 0.927      ;
; 0.695 ; ov7670_capture:Inst_ov7670_capture|address[9]    ; ov7670_capture:Inst_ov7670_capture|address[9]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.043      ; 0.924      ;
; 0.697 ; ov7670_capture:Inst_ov7670_capture|address[8]    ; ov7670_capture:Inst_ov7670_capture|address[8]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.043      ; 0.926      ;
; 0.698 ; ov7670_capture:Inst_ov7670_capture|address[10]   ; ov7670_capture:Inst_ov7670_capture|address[10]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.043      ; 0.927      ;
; 0.699 ; ov7670_capture:Inst_ov7670_capture|address[2]    ; ov7670_capture:Inst_ov7670_capture|address[2]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.043      ; 0.928      ;
; 0.705 ; ov7670_capture:Inst_ov7670_capture|href_last[2]  ; ov7670_capture:Inst_ov7670_capture|href_last[0] ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.048      ; 0.939      ;
; 0.709 ; ov7670_capture:Inst_ov7670_capture|address[13]   ; ov7670_capture:Inst_ov7670_capture|address[13]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.043      ; 0.938      ;
; 0.714 ; ov7670_capture:Inst_ov7670_capture|address[7]    ; ov7670_capture:Inst_ov7670_capture|address[7]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.043      ; 0.943      ;
; 0.715 ; ov7670_capture:Inst_ov7670_capture|address[5]    ; ov7670_capture:Inst_ov7670_capture|address[5]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.043      ; 0.944      ;
; 0.718 ; ov7670_capture:Inst_ov7670_capture|address[1]    ; ov7670_capture:Inst_ov7670_capture|address[1]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.043      ; 0.947      ;
; 0.721 ; ov7670_capture:Inst_ov7670_capture|address[4]    ; ov7670_capture:Inst_ov7670_capture|address[4]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.043      ; 0.950      ;
; 0.721 ; ov7670_capture:Inst_ov7670_capture|address[12]   ; ov7670_capture:Inst_ov7670_capture|address[12]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.043      ; 0.950      ;
; 0.729 ; ov7670_capture:Inst_ov7670_capture|href_last[1]  ; ov7670_capture:Inst_ov7670_capture|href_last[2] ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.048      ; 0.963      ;
; 0.729 ; ov7670_capture:Inst_ov7670_capture|href_last[0]  ; ov7670_capture:Inst_ov7670_capture|href_last[1] ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.048      ; 0.963      ;
; 0.734 ; ov7670_capture:Inst_ov7670_capture|latched_d[4]  ; ov7670_capture:Inst_ov7670_capture|d_latch[4]   ; ov7670_pclk  ; ov7670_pclk ; -0.500       ; 0.399      ; 0.819      ;
; 0.735 ; ov7670_capture:Inst_ov7670_capture|address[0]    ; ov7670_capture:Inst_ov7670_capture|address[0]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.043      ; 0.964      ;
; 0.735 ; ov7670_capture:Inst_ov7670_capture|address[14]   ; ov7670_capture:Inst_ov7670_capture|address[14]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.043      ; 0.964      ;
; 0.779 ; ov7670_capture:Inst_ov7670_capture|latched_d[0]  ; ov7670_capture:Inst_ov7670_capture|d_latch[0]   ; ov7670_pclk  ; ov7670_pclk ; -0.500       ; 0.422      ; 0.887      ;
; 0.813 ; ov7670_capture:Inst_ov7670_capture|d_latch[4]    ; ov7670_capture:Inst_ov7670_capture|d_latch[12]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.049      ; 1.048      ;
; 0.848 ; ov7670_capture:Inst_ov7670_capture|address[6]    ; ov7670_capture:Inst_ov7670_capture|address[6]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.043      ; 1.077      ;
; 0.894 ; ov7670_capture:Inst_ov7670_capture|line[0]       ; ov7670_capture:Inst_ov7670_capture|line[1]      ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.048      ; 1.128      ;
; 0.943 ; ov7670_capture:Inst_ov7670_capture|latched_d[6]  ; ov7670_capture:Inst_ov7670_capture|d_latch[6]   ; ov7670_pclk  ; ov7670_pclk ; -0.500       ; 0.519      ; 1.148      ;
; 0.945 ; ov7670_capture:Inst_ov7670_capture|latched_d[5]  ; ov7670_capture:Inst_ov7670_capture|d_latch[5]   ; ov7670_pclk  ; ov7670_pclk ; -0.500       ; 0.519      ; 1.150      ;
; 0.962 ; ov7670_capture:Inst_ov7670_capture|latched_d[2]  ; ov7670_capture:Inst_ov7670_capture|d_latch[2]   ; ov7670_pclk  ; ov7670_pclk ; -0.500       ; 0.519      ; 1.167      ;
; 0.972 ; ov7670_capture:Inst_ov7670_capture|latched_d[7]  ; ov7670_capture:Inst_ov7670_capture|d_latch[7]   ; ov7670_pclk  ; ov7670_pclk ; -0.500       ; 0.519      ; 1.177      ;
; 1.003 ; ov7670_capture:Inst_ov7670_capture|we_reg        ; ov7670_capture:Inst_ov7670_capture|address[1]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.048      ; 1.237      ;
; 1.003 ; ov7670_capture:Inst_ov7670_capture|latched_d[1]  ; ov7670_capture:Inst_ov7670_capture|d_latch[1]   ; ov7670_pclk  ; ov7670_pclk ; -0.500       ; 0.519      ; 1.208      ;
; 1.006 ; ov7670_capture:Inst_ov7670_capture|address[3]    ; ov7670_capture:Inst_ov7670_capture|address[4]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.048      ; 1.240      ;
; 1.007 ; ov7670_capture:Inst_ov7670_capture|address[11]   ; ov7670_capture:Inst_ov7670_capture|address[12]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.047      ; 1.240      ;
; 1.008 ; ov7670_capture:Inst_ov7670_capture|address[9]    ; ov7670_capture:Inst_ov7670_capture|address[10]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.047      ; 1.241      ;
; 1.008 ; ov7670_capture:Inst_ov7670_capture|we_reg        ; ov7670_capture:Inst_ov7670_capture|address[2]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.048      ; 1.242      ;
; 1.020 ; ov7670_capture:Inst_ov7670_capture|address[8]    ; ov7670_capture:Inst_ov7670_capture|address[9]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.047      ; 1.253      ;
; 1.021 ; ov7670_capture:Inst_ov7670_capture|address[2]    ; ov7670_capture:Inst_ov7670_capture|address[3]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.048      ; 1.255      ;
; 1.021 ; ov7670_capture:Inst_ov7670_capture|address[10]   ; ov7670_capture:Inst_ov7670_capture|address[11]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.047      ; 1.254      ;
; 1.023 ; ov7670_capture:Inst_ov7670_capture|address[13]   ; ov7670_capture:Inst_ov7670_capture|address[14]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.047      ; 1.256      ;
; 1.025 ; ov7670_capture:Inst_ov7670_capture|address[8]    ; ov7670_capture:Inst_ov7670_capture|address[10]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.047      ; 1.258      ;
; 1.026 ; ov7670_capture:Inst_ov7670_capture|address[2]    ; ov7670_capture:Inst_ov7670_capture|address[4]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.048      ; 1.260      ;
; 1.026 ; ov7670_capture:Inst_ov7670_capture|address[10]   ; ov7670_capture:Inst_ov7670_capture|address[12]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.047      ; 1.259      ;
; 1.028 ; ov7670_capture:Inst_ov7670_capture|address[5]    ; ov7670_capture:Inst_ov7670_capture|address[6]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.048      ; 1.262      ;
; 1.030 ; ov7670_capture:Inst_ov7670_capture|address[1]    ; ov7670_capture:Inst_ov7670_capture|address[2]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.048      ; 1.264      ;
; 1.031 ; ov7670_capture:Inst_ov7670_capture|latched_vsync ; ov7670_capture:Inst_ov7670_capture|href_last[2] ; ov7670_pclk  ; ov7670_pclk ; -0.500       ; 0.036      ; 0.753      ;
; 1.035 ; ov7670_capture:Inst_ov7670_capture|address[7]    ; ov7670_capture:Inst_ov7670_capture|address[8]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.040      ; 1.261      ;
; 1.043 ; ov7670_capture:Inst_ov7670_capture|address[0]    ; ov7670_capture:Inst_ov7670_capture|address[1]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.048      ; 1.277      ;
; 1.043 ; ov7670_capture:Inst_ov7670_capture|address[4]    ; ov7670_capture:Inst_ov7670_capture|address[5]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.048      ; 1.277      ;
; 1.044 ; ov7670_capture:Inst_ov7670_capture|address[12]   ; ov7670_capture:Inst_ov7670_capture|address[13]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.047      ; 1.277      ;
; 1.048 ; ov7670_capture:Inst_ov7670_capture|address[0]    ; ov7670_capture:Inst_ov7670_capture|address[2]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.048      ; 1.282      ;
; 1.048 ; ov7670_capture:Inst_ov7670_capture|address[4]    ; ov7670_capture:Inst_ov7670_capture|address[6]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.048      ; 1.282      ;
; 1.049 ; ov7670_capture:Inst_ov7670_capture|address[12]   ; ov7670_capture:Inst_ov7670_capture|address[14]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.047      ; 1.282      ;
; 1.058 ; ov7670_capture:Inst_ov7670_capture|address[14]   ; ov7670_capture:Inst_ov7670_capture|address[15]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.047      ; 1.291      ;
; 1.063 ; ov7670_capture:Inst_ov7670_capture|address[14]   ; ov7670_capture:Inst_ov7670_capture|address[16]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.047      ; 1.296      ;
; 1.103 ; ov7670_capture:Inst_ov7670_capture|d_latch[1]    ; ov7670_capture:Inst_ov7670_capture|d_latch[9]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.049      ; 1.338      ;
; 1.127 ; ov7670_capture:Inst_ov7670_capture|address[3]    ; ov7670_capture:Inst_ov7670_capture|address[5]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.048      ; 1.361      ;
; 1.128 ; ov7670_capture:Inst_ov7670_capture|address[11]   ; ov7670_capture:Inst_ov7670_capture|address[13]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.047      ; 1.361      ;
; 1.129 ; ov7670_capture:Inst_ov7670_capture|address[9]    ; ov7670_capture:Inst_ov7670_capture|address[11]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.047      ; 1.362      ;
; 1.129 ; ov7670_capture:Inst_ov7670_capture|we_reg        ; ov7670_capture:Inst_ov7670_capture|address[3]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.048      ; 1.363      ;
; 1.132 ; ov7670_capture:Inst_ov7670_capture|address[3]    ; ov7670_capture:Inst_ov7670_capture|address[6]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.048      ; 1.366      ;
; 1.133 ; ov7670_capture:Inst_ov7670_capture|address[11]   ; ov7670_capture:Inst_ov7670_capture|address[14]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.047      ; 1.366      ;
; 1.134 ; ov7670_capture:Inst_ov7670_capture|address[9]    ; ov7670_capture:Inst_ov7670_capture|address[12]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.047      ; 1.367      ;
; 1.134 ; ov7670_capture:Inst_ov7670_capture|we_reg        ; ov7670_capture:Inst_ov7670_capture|address[4]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.048      ; 1.368      ;
; 1.144 ; ov7670_capture:Inst_ov7670_capture|address[13]   ; ov7670_capture:Inst_ov7670_capture|address[15]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.047      ; 1.377      ;
; 1.146 ; ov7670_capture:Inst_ov7670_capture|address[8]    ; ov7670_capture:Inst_ov7670_capture|address[11]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.047      ; 1.379      ;
; 1.147 ; ov7670_capture:Inst_ov7670_capture|address[2]    ; ov7670_capture:Inst_ov7670_capture|address[5]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.048      ; 1.381      ;
; 1.147 ; ov7670_capture:Inst_ov7670_capture|address[10]   ; ov7670_capture:Inst_ov7670_capture|address[13]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.047      ; 1.380      ;
; 1.149 ; ov7670_capture:Inst_ov7670_capture|address[5]    ; ov7670_capture:Inst_ov7670_capture|address[7]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.048      ; 1.383      ;
; 1.149 ; ov7670_capture:Inst_ov7670_capture|address[13]   ; ov7670_capture:Inst_ov7670_capture|address[16]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.047      ; 1.382      ;
; 1.151 ; ov7670_capture:Inst_ov7670_capture|address[1]    ; ov7670_capture:Inst_ov7670_capture|address[3]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.048      ; 1.385      ;
; 1.151 ; ov7670_capture:Inst_ov7670_capture|address[8]    ; ov7670_capture:Inst_ov7670_capture|address[12]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.047      ; 1.384      ;
; 1.152 ; ov7670_capture:Inst_ov7670_capture|address[2]    ; ov7670_capture:Inst_ov7670_capture|address[6]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.048      ; 1.386      ;
; 1.152 ; ov7670_capture:Inst_ov7670_capture|address[10]   ; ov7670_capture:Inst_ov7670_capture|address[14]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.047      ; 1.385      ;
; 1.156 ; ov7670_capture:Inst_ov7670_capture|address[1]    ; ov7670_capture:Inst_ov7670_capture|address[4]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.048      ; 1.390      ;
; 1.156 ; ov7670_capture:Inst_ov7670_capture|address[7]    ; ov7670_capture:Inst_ov7670_capture|address[9]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.040      ; 1.382      ;
; 1.161 ; ov7670_capture:Inst_ov7670_capture|address[7]    ; ov7670_capture:Inst_ov7670_capture|address[10]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.040      ; 1.387      ;
; 1.162 ; ov7670_capture:Inst_ov7670_capture|address[5]    ; ov7670_capture:Inst_ov7670_capture|address[8]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.040      ; 1.388      ;
; 1.169 ; ov7670_capture:Inst_ov7670_capture|address[0]    ; ov7670_capture:Inst_ov7670_capture|address[3]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.048      ; 1.403      ;
; 1.169 ; ov7670_capture:Inst_ov7670_capture|address[4]    ; ov7670_capture:Inst_ov7670_capture|address[7]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.048      ; 1.403      ;
; 1.170 ; ov7670_capture:Inst_ov7670_capture|address[6]    ; ov7670_capture:Inst_ov7670_capture|address[7]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.048      ; 1.404      ;
; 1.170 ; ov7670_capture:Inst_ov7670_capture|address[12]   ; ov7670_capture:Inst_ov7670_capture|address[15]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.047      ; 1.403      ;
; 1.174 ; ov7670_capture:Inst_ov7670_capture|address[0]    ; ov7670_capture:Inst_ov7670_capture|address[4]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.048      ; 1.408      ;
; 1.175 ; ov7670_capture:Inst_ov7670_capture|address[12]   ; ov7670_capture:Inst_ov7670_capture|address[16]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.047      ; 1.408      ;
; 1.182 ; ov7670_capture:Inst_ov7670_capture|address[4]    ; ov7670_capture:Inst_ov7670_capture|address[8]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.040      ; 1.408      ;
; 1.183 ; ov7670_capture:Inst_ov7670_capture|address[6]    ; ov7670_capture:Inst_ov7670_capture|address[8]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.040      ; 1.409      ;
; 1.227 ; ov7670_capture:Inst_ov7670_capture|latched_href  ; ov7670_capture:Inst_ov7670_capture|d_latch[4]   ; ov7670_pclk  ; ov7670_pclk ; -0.500       ; 0.399      ; 1.312      ;
; 1.227 ; ov7670_capture:Inst_ov7670_capture|latched_href  ; ov7670_capture:Inst_ov7670_capture|d_latch[12]  ; ov7670_pclk  ; ov7670_pclk ; -0.500       ; 0.399      ; 1.312      ;
; 1.227 ; ov7670_capture:Inst_ov7670_capture|latched_href  ; ov7670_capture:Inst_ov7670_capture|d_latch[5]   ; ov7670_pclk  ; ov7670_pclk ; -0.500       ; 0.399      ; 1.312      ;
; 1.227 ; ov7670_capture:Inst_ov7670_capture|latched_href  ; ov7670_capture:Inst_ov7670_capture|d_latch[13]  ; ov7670_pclk  ; ov7670_pclk ; -0.500       ; 0.399      ; 1.312      ;
+-------+--------------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'serial:Inst_UART_rx|r_DriveCMD[0]'                                                                                                                                                     ;
+-------+-------------------------------------------------------+-------------+----------------------------------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                                             ; To Node     ; Launch Clock                                             ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------+-------------+----------------------------------------------------------+-----------------------------------+--------------+------------+------------+
; 1.289 ; resume_wait_done                                      ; dly_restart ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; serial:Inst_UART_rx|r_DriveCMD[0] ; 0.000        ; 2.315      ; 3.850      ;
; 1.673 ; ed_binarisation_filter:Inst_ED_filter|stop_detect_reg ; dly_restart ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; serial:Inst_UART_rx|r_DriveCMD[0] ; 0.000        ; 2.315      ; 4.234      ;
; 2.043 ; dly_restart                                           ; dly_restart ; serial:Inst_UART_rx|r_DriveCMD[0]                        ; serial:Inst_UART_rx|r_DriveCMD[0] ; 0.000        ; 0.135      ; 2.364      ;
+-------+-------------------------------------------------------+-------------+----------------------------------------------------------+-----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                          ;
+--------+-------------------------------------+---------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                                           ; Launch Clock ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+---------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; 13.858 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mLCD_DATA[4]               ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.231     ; 2.859      ;
; 13.887 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mLCD_ST.000000             ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.228     ; 2.833      ;
; 13.887 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mLCD_Start                 ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.228     ; 2.833      ;
; 13.887 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mLCD_ST.000010             ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.228     ; 2.833      ;
; 13.887 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mLCD_ST.000001             ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.228     ; 2.833      ;
; 13.887 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mLCD_ST.000011             ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.228     ; 2.833      ;
; 13.893 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LUT_INDEX[4]               ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.229     ; 2.826      ;
; 13.893 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mRST_ST[1]                 ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.229     ; 2.826      ;
; 13.893 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mRST_ST[0]                 ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.229     ; 2.826      ;
; 13.893 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mRST_ST[2]                 ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.229     ; 2.826      ;
; 13.916 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mLCD_RS                    ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.234     ; 2.798      ;
; 13.916 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mLCD_DATA[7]               ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.234     ; 2.798      ;
; 13.916 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mLCD_DATA[5]               ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.234     ; 2.798      ;
; 13.916 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mLCD_DATA[3]               ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.234     ; 2.798      ;
; 13.916 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mLCD_DATA[2]               ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.234     ; 2.798      ;
; 13.916 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mLCD_DATA[1]               ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.234     ; 2.798      ;
; 13.916 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mLCD_DATA[0]               ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.234     ; 2.798      ;
; 13.978 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LUT_INDEX[7]               ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.230     ; 2.740      ;
; 13.978 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LUT_INDEX[6]               ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.230     ; 2.740      ;
; 13.978 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LUT_INDEX[5]               ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.230     ; 2.740      ;
; 13.978 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LUT_INDEX[1]               ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.230     ; 2.740      ;
; 13.978 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LUT_INDEX[0]               ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.230     ; 2.740      ;
; 13.978 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LUT_INDEX[2]               ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.230     ; 2.740      ;
; 13.978 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LUT_INDEX[3]               ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.230     ; 2.740      ;
; 14.001 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|ST.11    ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.244     ; 2.703      ;
; 14.001 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|Cont[4]  ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.244     ; 2.703      ;
; 14.001 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|Cont[3]  ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.244     ; 2.703      ;
; 14.001 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|Cont[2]  ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.244     ; 2.703      ;
; 14.001 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|Cont[1]  ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.244     ; 2.703      ;
; 14.001 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|Cont[0]  ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.244     ; 2.703      ;
; 14.001 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|ST.10    ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.244     ; 2.703      ;
; 14.001 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|ST.01    ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.244     ; 2.703      ;
; 14.219 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|LCD_EN   ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.244     ; 2.485      ;
; 14.219 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|oDone    ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.244     ; 2.485      ;
; 14.219 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|ST.00    ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.244     ; 2.485      ;
; 14.219 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|mStart   ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.244     ; 2.485      ;
; 14.219 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|preStart ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.244     ; 2.485      ;
; 14.225 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mDLY[17]                   ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.239     ; 2.484      ;
; 14.225 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mDLY[16]                   ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.239     ; 2.484      ;
; 14.225 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mDLY[15]                   ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.239     ; 2.484      ;
; 14.225 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mDLY[14]                   ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.239     ; 2.484      ;
; 14.225 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mDLY[13]                   ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.239     ; 2.484      ;
; 14.225 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mDLY[12]                   ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.239     ; 2.484      ;
; 14.225 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mDLY[11]                   ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.239     ; 2.484      ;
; 14.225 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mDLY[10]                   ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.239     ; 2.484      ;
; 14.225 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mDLY[9]                    ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.239     ; 2.484      ;
; 14.240 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mDLY[8]                    ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.245     ; 2.463      ;
; 14.240 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mDLY[7]                    ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.245     ; 2.463      ;
; 14.240 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mDLY[6]                    ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.245     ; 2.463      ;
; 14.240 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mDLY[5]                    ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.245     ; 2.463      ;
; 14.240 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mDLY[4]                    ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.245     ; 2.463      ;
; 14.240 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mDLY[3]                    ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.245     ; 2.463      ;
; 14.240 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mDLY[2]                    ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.245     ; 2.463      ;
; 14.240 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mDLY[1]                    ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.245     ; 2.463      ;
; 14.240 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mDLY[0]                    ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.245     ; 2.463      ;
+--------+-------------------------------------+---------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                          ;
+-------+-------------------------------------+---------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                                           ; Launch Clock ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+---------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; 4.679 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|LCD_EN   ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.648     ; 2.317      ;
; 4.679 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mDLY[8]                    ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.649     ; 2.316      ;
; 4.679 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mDLY[7]                    ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.649     ; 2.316      ;
; 4.679 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mDLY[6]                    ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.649     ; 2.316      ;
; 4.679 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mDLY[5]                    ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.649     ; 2.316      ;
; 4.679 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mDLY[4]                    ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.649     ; 2.316      ;
; 4.679 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mDLY[3]                    ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.649     ; 2.316      ;
; 4.679 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mDLY[2]                    ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.649     ; 2.316      ;
; 4.679 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mDLY[1]                    ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.649     ; 2.316      ;
; 4.679 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mDLY[0]                    ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.649     ; 2.316      ;
; 4.679 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|oDone    ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.648     ; 2.317      ;
; 4.679 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|ST.00    ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.648     ; 2.317      ;
; 4.679 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|mStart   ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.648     ; 2.317      ;
; 4.679 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|preStart ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.648     ; 2.317      ;
; 4.688 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mDLY[17]                   ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.643     ; 2.331      ;
; 4.688 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mDLY[16]                   ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.643     ; 2.331      ;
; 4.688 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mDLY[15]                   ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.643     ; 2.331      ;
; 4.688 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mDLY[14]                   ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.643     ; 2.331      ;
; 4.688 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mDLY[13]                   ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.643     ; 2.331      ;
; 4.688 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mDLY[12]                   ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.643     ; 2.331      ;
; 4.688 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mDLY[11]                   ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.643     ; 2.331      ;
; 4.688 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mDLY[10]                   ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.643     ; 2.331      ;
; 4.688 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mDLY[9]                    ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.643     ; 2.331      ;
; 4.906 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|ST.11    ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.647     ; 2.545      ;
; 4.906 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|Cont[4]  ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.647     ; 2.545      ;
; 4.906 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|Cont[3]  ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.647     ; 2.545      ;
; 4.906 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|Cont[2]  ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.647     ; 2.545      ;
; 4.906 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|Cont[1]  ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.647     ; 2.545      ;
; 4.906 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|Cont[0]  ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.647     ; 2.545      ;
; 4.906 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|ST.10    ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.647     ; 2.545      ;
; 4.906 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|ST.01    ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.647     ; 2.545      ;
; 4.935 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LUT_INDEX[7]               ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.633     ; 2.588      ;
; 4.935 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LUT_INDEX[6]               ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.633     ; 2.588      ;
; 4.935 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LUT_INDEX[5]               ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.633     ; 2.588      ;
; 4.935 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LUT_INDEX[1]               ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.633     ; 2.588      ;
; 4.935 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LUT_INDEX[0]               ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.633     ; 2.588      ;
; 4.935 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LUT_INDEX[2]               ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.633     ; 2.588      ;
; 4.935 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LUT_INDEX[3]               ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.633     ; 2.588      ;
; 4.991 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LUT_INDEX[4]               ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.632     ; 2.645      ;
; 4.991 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mRST_ST[1]                 ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.632     ; 2.645      ;
; 4.991 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mRST_ST[0]                 ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.632     ; 2.645      ;
; 4.991 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mRST_ST[2]                 ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.632     ; 2.645      ;
; 4.995 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mLCD_RS                    ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.637     ; 2.644      ;
; 4.995 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mLCD_DATA[7]               ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.637     ; 2.644      ;
; 4.995 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mLCD_DATA[5]               ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.637     ; 2.644      ;
; 4.995 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mLCD_DATA[3]               ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.637     ; 2.644      ;
; 4.995 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mLCD_DATA[2]               ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.637     ; 2.644      ;
; 4.995 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mLCD_DATA[1]               ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.637     ; 2.644      ;
; 4.995 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mLCD_DATA[0]               ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.637     ; 2.644      ;
; 5.021 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mLCD_ST.000000             ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.631     ; 2.676      ;
; 5.021 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mLCD_Start                 ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.631     ; 2.676      ;
; 5.021 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mLCD_ST.000010             ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.631     ; 2.676      ;
; 5.021 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mLCD_ST.000001             ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.631     ; 2.676      ;
; 5.021 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mLCD_ST.000011             ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.631     ; 2.676      ;
; 5.044 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mLCD_DATA[4]               ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.634     ; 2.696      ;
+-------+-------------------------------------+---------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                                       ;
+------------+-----------------+----------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                               ; Note                                                          ;
+------------+-----------------+----------------------------------------------------------+---------------------------------------------------------------+
; 7.77 MHz   ; 7.77 MHz        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ;                                                               ;
; 141.22 MHz ; 141.22 MHz      ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ;                                                               ;
; 264.9 MHz  ; 250.0 MHz       ; clk_50                                                   ; limit due to minimum period restriction (max I/O toggle rate) ;
; 282.33 MHz ; 250.0 MHz       ; ov7670_pclk                                              ; limit due to minimum period restriction (max I/O toggle rate) ;
; 405.68 MHz ; 405.68 MHz      ; serial:Inst_UART_rx|r_DriveCMD[0]                        ;                                                               ;
+------------+-----------------+----------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                 ;
+----------------------------------------------------------+---------+---------------+
; Clock                                                    ; Slack   ; End Point TNS ;
+----------------------------------------------------------+---------+---------------+
; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; -88.769 ; -4718.930     ;
; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; -20.835 ; -209.432      ;
; serial:Inst_UART_rx|r_DriveCMD[0]                        ; -1.839  ; -1.839        ;
; ov7670_pclk                                              ; -1.657  ; -31.549       ;
; clk_50                                                   ; 16.225  ; 0.000         ;
+----------------------------------------------------------+---------+---------------+


+----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.119 ; 0.000         ;
; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.354 ; 0.000         ;
; clk_50                                                   ; 0.368 ; 0.000         ;
; ov7670_pclk                                              ; 0.387 ; 0.000         ;
; serial:Inst_UART_rx|r_DriveCMD[0]                        ; 1.251 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                             ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 14.485 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                             ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 4.124 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                  ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; ov7670_pclk                                              ; -3.000 ; -67.250       ;
; serial:Inst_UART_rx|r_DriveCMD[0]                        ; -1.285 ; -1.285        ;
; clk_50                                                   ; 9.690  ; 0.000         ;
; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 9.693  ; 0.000         ;
; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 19.691 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                      ;
+---------+------------------------------------------------------------------------------------------+---------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                ; To Node                                                 ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------------------------------------------------------------------+---------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; -88.769 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|green[1][1] ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[9] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.278      ; 129.046    ;
; -88.767 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|green[0][1] ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[9] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.278      ; 129.044    ;
; -88.741 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|green[1][1] ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[7] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.278      ; 129.018    ;
; -88.739 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|green[0][1] ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[7] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.278      ; 129.016    ;
; -88.695 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|red[1][1]   ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[9] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.279      ; 128.973    ;
; -88.693 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|red[0][1]   ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[9] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.279      ; 128.971    ;
; -88.680 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|green[1][1] ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[8] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.278      ; 128.957    ;
; -88.678 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|green[0][1] ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[8] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.278      ; 128.955    ;
; -88.667 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|red[1][1]   ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[7] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.279      ; 128.945    ;
; -88.665 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|red[0][1]   ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[7] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.279      ; 128.943    ;
; -88.631 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[0][1]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[9] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.280      ; 128.910    ;
; -88.627 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[1][1]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[9] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.280      ; 128.906    ;
; -88.606 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|red[1][1]   ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[8] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.279      ; 128.884    ;
; -88.604 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|red[0][1]   ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[8] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.279      ; 128.882    ;
; -88.603 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[0][1]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[7] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.280      ; 128.882    ;
; -88.599 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[1][1]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[7] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.280      ; 128.878    ;
; -88.542 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[0][1]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[8] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.280      ; 128.821    ;
; -88.538 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[1][1]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[8] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.280      ; 128.817    ;
; -88.508 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|green[1][1] ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[6] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.278      ; 128.785    ;
; -88.506 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|green[0][1] ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[6] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.278      ; 128.783    ;
; -88.434 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|red[1][1]   ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[6] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.279      ; 128.712    ;
; -88.432 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|red[0][1]   ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[6] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.279      ; 128.710    ;
; -88.428 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|green[2][0] ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[9] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.278      ; 128.705    ;
; -88.412 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|green[0][0] ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[9] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.278      ; 128.689    ;
; -88.400 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|green[2][0] ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[7] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.278      ; 128.677    ;
; -88.400 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|red[2][0]   ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[9] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.279      ; 128.678    ;
; -88.384 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|green[0][0] ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[7] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.278      ; 128.661    ;
; -88.375 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|red[0][0]   ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[9] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.279      ; 128.653    ;
; -88.372 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|red[2][0]   ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[7] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.279      ; 128.650    ;
; -88.370 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[0][1]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[6] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.280      ; 128.649    ;
; -88.366 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[1][1]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[6] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.280      ; 128.645    ;
; -88.347 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|red[0][0]   ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[7] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.279      ; 128.625    ;
; -88.341 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|red[0][2]   ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[9] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.279      ; 128.619    ;
; -88.339 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|green[2][0] ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[8] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.278      ; 128.616    ;
; -88.331 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[1][2]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[9] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.280      ; 128.610    ;
; -88.330 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[0][2]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[9] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.280      ; 128.609    ;
; -88.323 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|green[0][0] ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[8] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.278      ; 128.600    ;
; -88.313 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|red[0][2]   ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[7] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.279      ; 128.591    ;
; -88.311 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|red[2][0]   ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[8] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.279      ; 128.589    ;
; -88.303 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[1][2]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[7] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.280      ; 128.582    ;
; -88.302 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[0][2]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[7] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.280      ; 128.581    ;
; -88.286 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|red[0][0]   ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[8] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.279      ; 128.564    ;
; -88.252 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|red[0][2]   ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[8] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.279      ; 128.530    ;
; -88.251 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|green[0][2] ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[9] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.278      ; 128.528    ;
; -88.244 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[2][0]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[9] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.279      ; 128.522    ;
; -88.242 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[1][2]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[8] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.280      ; 128.521    ;
; -88.241 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[0][2]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[8] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.280      ; 128.520    ;
; -88.228 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[0][0]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[9] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.279      ; 128.506    ;
; -88.226 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|red[1][2]   ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[9] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.279      ; 128.504    ;
; -88.223 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|green[0][2] ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[7] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.278      ; 128.500    ;
; -88.216 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[2][0]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[7] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.279      ; 128.494    ;
; -88.200 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[0][0]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[7] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.279      ; 128.478    ;
; -88.198 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|red[1][2]   ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[7] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.279      ; 128.476    ;
; -88.167 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|green[2][0] ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[6] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.278      ; 128.444    ;
; -88.165 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|green[2][1] ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[9] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.278      ; 128.442    ;
; -88.162 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|green[0][2] ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[8] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.278      ; 128.439    ;
; -88.155 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[2][0]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[8] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.279      ; 128.433    ;
; -88.151 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|green[0][0] ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[6] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.278      ; 128.428    ;
; -88.139 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|red[2][0]   ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[6] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.279      ; 128.417    ;
; -88.139 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[0][0]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[8] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.279      ; 128.417    ;
; -88.137 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|green[2][1] ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[7] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.278      ; 128.414    ;
; -88.137 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|red[1][2]   ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[8] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.279      ; 128.415    ;
; -88.133 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|green[1][2] ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[9] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.278      ; 128.410    ;
; -88.114 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|red[0][0]   ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[6] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.279      ; 128.392    ;
; -88.105 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|green[1][2] ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[7] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.278      ; 128.382    ;
; -88.084 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|red[2][1]   ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[9] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.279      ; 128.362    ;
; -88.080 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|red[0][2]   ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[6] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.279      ; 128.358    ;
; -88.076 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|green[2][1] ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[8] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.278      ; 128.353    ;
; -88.070 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[1][2]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[6] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.280      ; 128.349    ;
; -88.069 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[0][2]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[6] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.280      ; 128.348    ;
; -88.067 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|green[1][1] ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[5] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.071     ; 127.995    ;
; -88.065 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|green[0][1] ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[5] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.071     ; 127.993    ;
; -88.056 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|red[2][1]   ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[7] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.279      ; 128.334    ;
; -88.044 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|green[1][2] ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[8] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.278      ; 128.321    ;
; -87.995 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|red[2][1]   ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[8] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.279      ; 128.273    ;
; -87.993 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|red[1][1]   ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[5] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.070     ; 127.922    ;
; -87.991 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|red[0][1]   ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[5] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.070     ; 127.920    ;
; -87.990 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|green[0][2] ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[6] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.278      ; 128.267    ;
; -87.983 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[2][0]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[6] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.279      ; 128.261    ;
; -87.967 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[0][0]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[6] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.279      ; 128.245    ;
; -87.965 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|red[1][2]   ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[6] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.279      ; 128.243    ;
; -87.929 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[0][1]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[5] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.069     ; 127.859    ;
; -87.925 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[1][1]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[5] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.069     ; 127.855    ;
; -87.904 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|green[2][1] ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[6] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.278      ; 128.181    ;
; -87.872 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[2][1]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[9] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.279      ; 128.150    ;
; -87.872 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|green[1][2] ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[6] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.278      ; 128.149    ;
; -87.856 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|green[2][2] ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[9] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.278      ; 128.133    ;
; -87.844 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[2][1]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[7] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.279      ; 128.122    ;
; -87.842 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[2][2]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[9] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.116     ; 127.725    ;
; -87.828 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|green[2][2] ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[7] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.278      ; 128.105    ;
; -87.823 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|red[2][1]   ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[6] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.279      ; 128.101    ;
; -87.814 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[2][2]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[7] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.116     ; 127.697    ;
; -87.810 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|red[0][3]   ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[9] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.279      ; 128.088    ;
; -87.802 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|red[1][3]   ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[9] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.279      ; 128.080    ;
; -87.783 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[2][1]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[8] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.279      ; 128.061    ;
; -87.782 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|red[0][3]   ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[7] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.279      ; 128.060    ;
; -87.774 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|red[1][3]   ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[7] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.279      ; 128.052    ;
; -87.767 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|green[2][2] ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[8] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.278      ; 128.044    ;
; -87.753 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[2][2]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[8] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.116     ; 127.636    ;
; -87.746 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[1][3]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[9] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.280      ; 128.025    ;
+---------+------------------------------------------------------------------------------------------+---------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                  ;
+---------+---------------------------------------------------------+--------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                               ; To Node                              ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------------------------+--------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; -20.835 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[5] ; LCD_TEST:Inst_LCD_TEST|h_ones[5]     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.214      ; 41.048     ;
; -20.327 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[6] ; LCD_TEST:Inst_LCD_TEST|h_ones[5]     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.171     ; 40.155     ;
; -20.323 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[5] ; LCD_TEST:Inst_LCD_TEST|h_ones[4]     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.214      ; 40.536     ;
; -20.226 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[8] ; LCD_TEST:Inst_LCD_TEST|h_ones[5]     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.171     ; 40.054     ;
; -20.191 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[7] ; LCD_TEST:Inst_LCD_TEST|h_ones[5]     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.171     ; 40.019     ;
; -20.092 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[9] ; LCD_TEST:Inst_LCD_TEST|h_ones[5]     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.171     ; 39.920     ;
; -19.815 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[6] ; LCD_TEST:Inst_LCD_TEST|h_ones[4]     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.171     ; 39.643     ;
; -19.781 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[5] ; LCD_TEST:Inst_LCD_TEST|h_ones[3]     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.214      ; 39.994     ;
; -19.714 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[8] ; LCD_TEST:Inst_LCD_TEST|h_ones[4]     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.171     ; 39.542     ;
; -19.679 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[7] ; LCD_TEST:Inst_LCD_TEST|h_ones[4]     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.171     ; 39.507     ;
; -19.633 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[5] ; LCD_TEST:Inst_LCD_TEST|h_ones[2]     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.214      ; 39.846     ;
; -19.580 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[9] ; LCD_TEST:Inst_LCD_TEST|h_ones[4]     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.171     ; 39.408     ;
; -19.574 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[5] ; LCD_TEST:Inst_LCD_TEST|h_ones[1]     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.195     ; 39.378     ;
; -19.499 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[4] ; LCD_TEST:Inst_LCD_TEST|h_ones[5]     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.181     ; 39.317     ;
; -19.273 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[6] ; LCD_TEST:Inst_LCD_TEST|h_ones[3]     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.171     ; 39.101     ;
; -19.172 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[8] ; LCD_TEST:Inst_LCD_TEST|h_ones[3]     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.171     ; 39.000     ;
; -19.137 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[7] ; LCD_TEST:Inst_LCD_TEST|h_ones[3]     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.171     ; 38.965     ;
; -19.125 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[6] ; LCD_TEST:Inst_LCD_TEST|h_ones[2]     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.171     ; 38.953     ;
; -19.066 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[6] ; LCD_TEST:Inst_LCD_TEST|h_ones[1]     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.580     ; 38.485     ;
; -19.038 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[9] ; LCD_TEST:Inst_LCD_TEST|h_ones[3]     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.171     ; 38.866     ;
; -19.024 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[8] ; LCD_TEST:Inst_LCD_TEST|h_ones[2]     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.171     ; 38.852     ;
; -19.002 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[5] ; LCD_TEST:Inst_LCD_TEST|h_tens[0]     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.214      ; 39.215     ;
; -18.989 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[7] ; LCD_TEST:Inst_LCD_TEST|h_ones[2]     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.171     ; 38.817     ;
; -18.987 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[4] ; LCD_TEST:Inst_LCD_TEST|h_ones[4]     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.181     ; 38.805     ;
; -18.965 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[8] ; LCD_TEST:Inst_LCD_TEST|h_ones[1]     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.580     ; 38.384     ;
; -18.930 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[7] ; LCD_TEST:Inst_LCD_TEST|h_ones[1]     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.580     ; 38.349     ;
; -18.890 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[9] ; LCD_TEST:Inst_LCD_TEST|h_ones[2]     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.171     ; 38.718     ;
; -18.831 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[9] ; LCD_TEST:Inst_LCD_TEST|h_ones[1]     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.580     ; 38.250     ;
; -18.494 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[6] ; LCD_TEST:Inst_LCD_TEST|h_tens[0]     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.171     ; 38.322     ;
; -18.445 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[4] ; LCD_TEST:Inst_LCD_TEST|h_ones[3]     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.181     ; 38.263     ;
; -18.393 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[8] ; LCD_TEST:Inst_LCD_TEST|h_tens[0]     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.171     ; 38.221     ;
; -18.358 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[7] ; LCD_TEST:Inst_LCD_TEST|h_tens[0]     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.171     ; 38.186     ;
; -18.297 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[4] ; LCD_TEST:Inst_LCD_TEST|h_ones[2]     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.181     ; 38.115     ;
; -18.259 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[9] ; LCD_TEST:Inst_LCD_TEST|h_tens[0]     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.171     ; 38.087     ;
; -18.238 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[4] ; LCD_TEST:Inst_LCD_TEST|h_ones[1]     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.590     ; 37.647     ;
; -17.666 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[4] ; LCD_TEST:Inst_LCD_TEST|h_tens[0]     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.181     ; 37.484     ;
; -17.078 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[5] ; LCD_TEST:Inst_LCD_TEST|h_tens[1]     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.189      ; 37.266     ;
; -17.060 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[3] ; LCD_TEST:Inst_LCD_TEST|h_ones[5]     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.181     ; 36.878     ;
; -16.570 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[6] ; LCD_TEST:Inst_LCD_TEST|h_tens[1]     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.196     ; 36.373     ;
; -16.548 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[3] ; LCD_TEST:Inst_LCD_TEST|h_ones[4]     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.181     ; 36.366     ;
; -16.469 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[8] ; LCD_TEST:Inst_LCD_TEST|h_tens[1]     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.196     ; 36.272     ;
; -16.434 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[7] ; LCD_TEST:Inst_LCD_TEST|h_tens[1]     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.196     ; 36.237     ;
; -16.335 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[9] ; LCD_TEST:Inst_LCD_TEST|h_tens[1]     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.196     ; 36.138     ;
; -16.006 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[3] ; LCD_TEST:Inst_LCD_TEST|h_ones[3]     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.181     ; 35.824     ;
; -15.858 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[3] ; LCD_TEST:Inst_LCD_TEST|h_ones[2]     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.181     ; 35.676     ;
; -15.799 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[3] ; LCD_TEST:Inst_LCD_TEST|h_ones[1]     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.590     ; 35.208     ;
; -15.742 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[4] ; LCD_TEST:Inst_LCD_TEST|h_tens[1]     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.206     ; 35.535     ;
; -15.449 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[2] ; LCD_TEST:Inst_LCD_TEST|h_ones[5]     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.181     ; 35.267     ;
; -15.229 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[5] ; LCD_TEST:Inst_LCD_TEST|h_tens[2]     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.216      ; 35.444     ;
; -15.227 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[3] ; LCD_TEST:Inst_LCD_TEST|h_tens[0]     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.181     ; 35.045     ;
; -14.937 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[2] ; LCD_TEST:Inst_LCD_TEST|h_ones[4]     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.181     ; 34.755     ;
; -14.721 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[6] ; LCD_TEST:Inst_LCD_TEST|h_tens[2]     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.169     ; 34.551     ;
; -14.620 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[8] ; LCD_TEST:Inst_LCD_TEST|h_tens[2]     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.169     ; 34.450     ;
; -14.585 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[7] ; LCD_TEST:Inst_LCD_TEST|h_tens[2]     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.169     ; 34.415     ;
; -14.486 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[9] ; LCD_TEST:Inst_LCD_TEST|h_tens[2]     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.169     ; 34.316     ;
; -14.395 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[2] ; LCD_TEST:Inst_LCD_TEST|h_ones[3]     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.181     ; 34.213     ;
; -14.247 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[2] ; LCD_TEST:Inst_LCD_TEST|h_ones[2]     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.181     ; 34.065     ;
; -14.188 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[2] ; LCD_TEST:Inst_LCD_TEST|h_ones[1]     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.590     ; 33.597     ;
; -13.893 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[4] ; LCD_TEST:Inst_LCD_TEST|h_tens[2]     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.179     ; 33.713     ;
; -13.871 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[5] ; LCD_TEST:Inst_LCD_TEST|h_tens[3]     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.193     ; 33.677     ;
; -13.616 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[2] ; LCD_TEST:Inst_LCD_TEST|h_tens[0]     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.181     ; 33.434     ;
; -13.363 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[6] ; LCD_TEST:Inst_LCD_TEST|h_tens[3]     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.578     ; 32.784     ;
; -13.303 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[3] ; LCD_TEST:Inst_LCD_TEST|h_tens[1]     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.206     ; 33.096     ;
; -13.262 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[8] ; LCD_TEST:Inst_LCD_TEST|h_tens[3]     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.578     ; 32.683     ;
; -13.227 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[7] ; LCD_TEST:Inst_LCD_TEST|h_tens[3]     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.578     ; 32.648     ;
; -13.128 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[9] ; LCD_TEST:Inst_LCD_TEST|h_tens[3]     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.578     ; 32.549     ;
; -12.535 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[4] ; LCD_TEST:Inst_LCD_TEST|h_tens[3]     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.588     ; 31.946     ;
; -11.692 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[2] ; LCD_TEST:Inst_LCD_TEST|h_tens[1]     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.206     ; 31.485     ;
; -11.536 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[5] ; LCD_TEST:Inst_LCD_TEST|h_tens[4]     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.192     ; 31.343     ;
; -11.454 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[3] ; LCD_TEST:Inst_LCD_TEST|h_tens[2]     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.179     ; 31.274     ;
; -11.028 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[6] ; LCD_TEST:Inst_LCD_TEST|h_tens[4]     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.577     ; 30.450     ;
; -10.927 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[8] ; LCD_TEST:Inst_LCD_TEST|h_tens[4]     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.577     ; 30.349     ;
; -10.892 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[7] ; LCD_TEST:Inst_LCD_TEST|h_tens[4]     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.577     ; 30.314     ;
; -10.793 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[9] ; LCD_TEST:Inst_LCD_TEST|h_tens[4]     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.577     ; 30.215     ;
; -10.200 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[4] ; LCD_TEST:Inst_LCD_TEST|h_tens[4]     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.587     ; 29.612     ;
; -10.096 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[3] ; LCD_TEST:Inst_LCD_TEST|h_tens[3]     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.588     ; 29.507     ;
; -9.843  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[2] ; LCD_TEST:Inst_LCD_TEST|h_tens[2]     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.179     ; 29.663     ;
; -9.825  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[5] ; LCD_TEST:Inst_LCD_TEST|h_tens[5]     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.195     ; 29.629     ;
; -9.317  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[6] ; LCD_TEST:Inst_LCD_TEST|h_tens[5]     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.580     ; 28.736     ;
; -9.216  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[8] ; LCD_TEST:Inst_LCD_TEST|h_tens[5]     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.580     ; 28.635     ;
; -9.181  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[7] ; LCD_TEST:Inst_LCD_TEST|h_tens[5]     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.580     ; 28.600     ;
; -9.082  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[9] ; LCD_TEST:Inst_LCD_TEST|h_tens[5]     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.580     ; 28.501     ;
; -8.489  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[4] ; LCD_TEST:Inst_LCD_TEST|h_tens[5]     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.590     ; 27.898     ;
; -8.485  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[2] ; LCD_TEST:Inst_LCD_TEST|h_tens[3]     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.588     ; 27.896     ;
; -7.761  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[3] ; LCD_TEST:Inst_LCD_TEST|h_tens[4]     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.587     ; 27.173     ;
; -6.150  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[2] ; LCD_TEST:Inst_LCD_TEST|h_tens[4]     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.587     ; 25.562     ;
; -6.050  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[3] ; LCD_TEST:Inst_LCD_TEST|h_tens[5]     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.590     ; 25.459     ;
; -4.439  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[2] ; LCD_TEST:Inst_LCD_TEST|h_tens[5]     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.590     ; 23.848     ;
; -0.995  ; serial:Inst_UART_rx|r_DriveCMD[0]                       ; controller:Inst_controller|out_L[5]  ; serial:Inst_UART_rx|r_DriveCMD[0]                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.090     ; 1.577      ;
; -0.995  ; serial:Inst_UART_rx|r_DriveCMD[0]                       ; controller:Inst_controller|out_R[5]  ; serial:Inst_UART_rx|r_DriveCMD[0]                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.090     ; 1.577      ;
; -0.994  ; serial:Inst_UART_rx|r_DriveCMD[0]                       ; controller:Inst_controller|out_L[12] ; serial:Inst_UART_rx|r_DriveCMD[0]                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.090     ; 1.576      ;
; -0.919  ; serial:Inst_UART_rx|r_DriveCMD[0]                       ; controller:Inst_controller|out_L[3]  ; serial:Inst_UART_rx|r_DriveCMD[0]                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.097     ; 1.494      ;
; -0.919  ; serial:Inst_UART_rx|r_DriveCMD[0]                       ; controller:Inst_controller|out_R[3]  ; serial:Inst_UART_rx|r_DriveCMD[0]                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.097     ; 1.494      ;
; -0.914  ; serial:Inst_UART_rx|r_DriveCMD[0]                       ; controller:Inst_controller|out_L[13] ; serial:Inst_UART_rx|r_DriveCMD[0]                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.097     ; 1.489      ;
; -0.903  ; serial:Inst_UART_rx|r_DriveCMD[0]                       ; controller:Inst_controller|out_L[1]  ; serial:Inst_UART_rx|r_DriveCMD[0]                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.097     ; 1.478      ;
; -0.901  ; serial:Inst_UART_rx|r_DriveCMD[0]                       ; controller:Inst_controller|out_R[1]  ; serial:Inst_UART_rx|r_DriveCMD[0]                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.097     ; 1.476      ;
; -0.900  ; serial:Inst_UART_rx|r_DriveCMD[0]                       ; controller:Inst_controller|out_L[2]  ; serial:Inst_UART_rx|r_DriveCMD[0]                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.097     ; 1.475      ;
; -0.900  ; serial:Inst_UART_rx|r_DriveCMD[0]                       ; controller:Inst_controller|out_R[2]  ; serial:Inst_UART_rx|r_DriveCMD[0]                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.097     ; 1.475      ;
; -0.845  ; serial:Inst_UART_rx|r_DriveCMD[0]                       ; controller:Inst_controller|out_R[4]  ; serial:Inst_UART_rx|r_DriveCMD[0]                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.096     ; 1.421      ;
; -0.844  ; serial:Inst_UART_rx|r_DriveCMD[0]                       ; controller:Inst_controller|out_L[4]  ; serial:Inst_UART_rx|r_DriveCMD[0]                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.096     ; 1.420      ;
+---------+---------------------------------------------------------+--------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'serial:Inst_UART_rx|r_DriveCMD[0]'                                                                                                                                                      ;
+--------+-------------------------------------------------------+-------------+----------------------------------------------------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                             ; To Node     ; Launch Clock                                             ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------+-------------+----------------------------------------------------------+-----------------------------------+--------------+------------+------------+
; -1.839 ; ed_binarisation_filter:Inst_ED_filter|stop_detect_reg ; dly_restart ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; serial:Inst_UART_rx|r_DriveCMD[0] ; 1.000        ; 1.472      ; 4.240      ;
; -1.465 ; dly_restart                                           ; dly_restart ; serial:Inst_UART_rx|r_DriveCMD[0]                        ; serial:Inst_UART_rx|r_DriveCMD[0] ; 1.000        ; -0.128     ; 2.356      ;
; -1.399 ; resume_wait_done                                      ; dly_restart ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; serial:Inst_UART_rx|r_DriveCMD[0] ; 1.000        ; 1.472      ; 3.800      ;
+--------+-------------------------------------------------------+-------------+----------------------------------------------------------+-----------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'ov7670_pclk'                                                                                                                                         ;
+--------+--------------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.657 ; ov7670_capture:Inst_ov7670_capture|address[1]    ; ov7670_capture:Inst_ov7670_capture|address[16]  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.270     ; 2.406      ;
; -1.578 ; ov7670_capture:Inst_ov7670_capture|address[0]    ; ov7670_capture:Inst_ov7670_capture|address[16]  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.270     ; 2.327      ;
; -1.561 ; ov7670_capture:Inst_ov7670_capture|address[0]    ; ov7670_capture:Inst_ov7670_capture|address[15]  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.270     ; 2.310      ;
; -1.553 ; ov7670_capture:Inst_ov7670_capture|we_reg        ; ov7670_capture:Inst_ov7670_capture|address[16]  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.270     ; 2.302      ;
; -1.541 ; ov7670_capture:Inst_ov7670_capture|address[1]    ; ov7670_capture:Inst_ov7670_capture|address[14]  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.270     ; 2.290      ;
; -1.523 ; ov7670_capture:Inst_ov7670_capture|we_reg        ; ov7670_capture:Inst_ov7670_capture|address[15]  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.270     ; 2.272      ;
; -1.518 ; ov7670_capture:Inst_ov7670_capture|address[3]    ; ov7670_capture:Inst_ov7670_capture|address[16]  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.270     ; 2.267      ;
; -1.512 ; ov7670_capture:Inst_ov7670_capture|address[1]    ; ov7670_capture:Inst_ov7670_capture|address[15]  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.270     ; 2.261      ;
; -1.462 ; ov7670_capture:Inst_ov7670_capture|address[0]    ; ov7670_capture:Inst_ov7670_capture|address[14]  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.270     ; 2.211      ;
; -1.445 ; ov7670_capture:Inst_ov7670_capture|address[0]    ; ov7670_capture:Inst_ov7670_capture|address[13]  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.270     ; 2.194      ;
; -1.443 ; ov7670_capture:Inst_ov7670_capture|address[2]    ; ov7670_capture:Inst_ov7670_capture|address[16]  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.270     ; 2.192      ;
; -1.437 ; ov7670_capture:Inst_ov7670_capture|we_reg        ; ov7670_capture:Inst_ov7670_capture|address[14]  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.270     ; 2.186      ;
; -1.425 ; ov7670_capture:Inst_ov7670_capture|address[1]    ; ov7670_capture:Inst_ov7670_capture|address[12]  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.270     ; 2.174      ;
; -1.425 ; ov7670_capture:Inst_ov7670_capture|address[2]    ; ov7670_capture:Inst_ov7670_capture|address[15]  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.270     ; 2.174      ;
; -1.421 ; ov7670_capture:Inst_ov7670_capture|address[5]    ; ov7670_capture:Inst_ov7670_capture|address[16]  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.270     ; 2.170      ;
; -1.407 ; ov7670_capture:Inst_ov7670_capture|we_reg        ; ov7670_capture:Inst_ov7670_capture|address[13]  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.270     ; 2.156      ;
; -1.402 ; ov7670_capture:Inst_ov7670_capture|address[3]    ; ov7670_capture:Inst_ov7670_capture|address[14]  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.270     ; 2.151      ;
; -1.396 ; ov7670_capture:Inst_ov7670_capture|address[1]    ; ov7670_capture:Inst_ov7670_capture|address[13]  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.270     ; 2.145      ;
; -1.373 ; ov7670_capture:Inst_ov7670_capture|address[3]    ; ov7670_capture:Inst_ov7670_capture|address[15]  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.270     ; 2.122      ;
; -1.346 ; ov7670_capture:Inst_ov7670_capture|address[0]    ; ov7670_capture:Inst_ov7670_capture|address[12]  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.270     ; 2.095      ;
; -1.346 ; ov7670_capture:Inst_ov7670_capture|address[4]    ; ov7670_capture:Inst_ov7670_capture|address[16]  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.270     ; 2.095      ;
; -1.344 ; ov7670_capture:Inst_ov7670_capture|address[6]    ; ov7670_capture:Inst_ov7670_capture|address[15]  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.270     ; 2.093      ;
; -1.329 ; ov7670_capture:Inst_ov7670_capture|address[0]    ; ov7670_capture:Inst_ov7670_capture|address[11]  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.270     ; 2.078      ;
; -1.328 ; ov7670_capture:Inst_ov7670_capture|address[4]    ; ov7670_capture:Inst_ov7670_capture|address[15]  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.270     ; 2.077      ;
; -1.328 ; ov7670_capture:Inst_ov7670_capture|address[6]    ; ov7670_capture:Inst_ov7670_capture|address[16]  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.270     ; 2.077      ;
; -1.327 ; ov7670_capture:Inst_ov7670_capture|address[2]    ; ov7670_capture:Inst_ov7670_capture|address[14]  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.270     ; 2.076      ;
; -1.321 ; ov7670_capture:Inst_ov7670_capture|we_reg        ; ov7670_capture:Inst_ov7670_capture|address[12]  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.270     ; 2.070      ;
; -1.309 ; ov7670_capture:Inst_ov7670_capture|address[1]    ; ov7670_capture:Inst_ov7670_capture|address[10]  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.270     ; 2.058      ;
; -1.309 ; ov7670_capture:Inst_ov7670_capture|address[2]    ; ov7670_capture:Inst_ov7670_capture|address[13]  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.270     ; 2.058      ;
; -1.305 ; ov7670_capture:Inst_ov7670_capture|address[5]    ; ov7670_capture:Inst_ov7670_capture|address[14]  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.270     ; 2.054      ;
; -1.304 ; ov7670_capture:Inst_ov7670_capture|address[7]    ; ov7670_capture:Inst_ov7670_capture|address[16]  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.270     ; 2.053      ;
; -1.291 ; ov7670_capture:Inst_ov7670_capture|we_reg        ; ov7670_capture:Inst_ov7670_capture|address[11]  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.270     ; 2.040      ;
; -1.286 ; ov7670_capture:Inst_ov7670_capture|address[3]    ; ov7670_capture:Inst_ov7670_capture|address[12]  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.270     ; 2.035      ;
; -1.280 ; ov7670_capture:Inst_ov7670_capture|address[1]    ; ov7670_capture:Inst_ov7670_capture|address[11]  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.270     ; 2.029      ;
; -1.276 ; ov7670_capture:Inst_ov7670_capture|address[5]    ; ov7670_capture:Inst_ov7670_capture|address[15]  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.270     ; 2.025      ;
; -1.271 ; ov7670_capture:Inst_ov7670_capture|latched_href  ; ov7670_capture:Inst_ov7670_capture|line[0]      ; ov7670_pclk  ; ov7670_pclk ; 0.500        ; 0.364      ; 2.154      ;
; -1.269 ; ov7670_capture:Inst_ov7670_capture|latched_href  ; ov7670_capture:Inst_ov7670_capture|line[1]      ; ov7670_pclk  ; ov7670_pclk ; 0.500        ; 0.364      ; 2.152      ;
; -1.269 ; ov7670_capture:Inst_ov7670_capture|latched_href  ; ov7670_capture:Inst_ov7670_capture|href_last[0] ; ov7670_pclk  ; ov7670_pclk ; 0.500        ; 0.364      ; 2.152      ;
; -1.257 ; ov7670_capture:Inst_ov7670_capture|address[3]    ; ov7670_capture:Inst_ov7670_capture|address[13]  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.270     ; 2.006      ;
; -1.243 ; ov7670_capture:Inst_ov7670_capture|latched_vsync ; ov7670_capture:Inst_ov7670_capture|address[15]  ; ov7670_pclk  ; ov7670_pclk ; 0.500        ; -0.260     ; 1.502      ;
; -1.243 ; ov7670_capture:Inst_ov7670_capture|latched_vsync ; ov7670_capture:Inst_ov7670_capture|address[14]  ; ov7670_pclk  ; ov7670_pclk ; 0.500        ; -0.260     ; 1.502      ;
; -1.243 ; ov7670_capture:Inst_ov7670_capture|latched_vsync ; ov7670_capture:Inst_ov7670_capture|address[16]  ; ov7670_pclk  ; ov7670_pclk ; 0.500        ; -0.260     ; 1.502      ;
; -1.243 ; ov7670_capture:Inst_ov7670_capture|latched_vsync ; ov7670_capture:Inst_ov7670_capture|address[13]  ; ov7670_pclk  ; ov7670_pclk ; 0.500        ; -0.260     ; 1.502      ;
; -1.243 ; ov7670_capture:Inst_ov7670_capture|latched_vsync ; ov7670_capture:Inst_ov7670_capture|address[11]  ; ov7670_pclk  ; ov7670_pclk ; 0.500        ; -0.260     ; 1.502      ;
; -1.243 ; ov7670_capture:Inst_ov7670_capture|latched_vsync ; ov7670_capture:Inst_ov7670_capture|address[10]  ; ov7670_pclk  ; ov7670_pclk ; 0.500        ; -0.260     ; 1.502      ;
; -1.243 ; ov7670_capture:Inst_ov7670_capture|latched_vsync ; ov7670_capture:Inst_ov7670_capture|address[9]   ; ov7670_pclk  ; ov7670_pclk ; 0.500        ; -0.260     ; 1.502      ;
; -1.243 ; ov7670_capture:Inst_ov7670_capture|latched_vsync ; ov7670_capture:Inst_ov7670_capture|address[8]   ; ov7670_pclk  ; ov7670_pclk ; 0.500        ; -0.260     ; 1.502      ;
; -1.243 ; ov7670_capture:Inst_ov7670_capture|latched_vsync ; ov7670_capture:Inst_ov7670_capture|address[12]  ; ov7670_pclk  ; ov7670_pclk ; 0.500        ; -0.260     ; 1.502      ;
; -1.230 ; ov7670_capture:Inst_ov7670_capture|address[0]    ; ov7670_capture:Inst_ov7670_capture|address[10]  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.270     ; 1.979      ;
; -1.230 ; ov7670_capture:Inst_ov7670_capture|address[4]    ; ov7670_capture:Inst_ov7670_capture|address[14]  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.270     ; 1.979      ;
; -1.228 ; ov7670_capture:Inst_ov7670_capture|address[6]    ; ov7670_capture:Inst_ov7670_capture|address[13]  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.270     ; 1.977      ;
; -1.213 ; ov7670_capture:Inst_ov7670_capture|address[0]    ; ov7670_capture:Inst_ov7670_capture|address[9]   ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.270     ; 1.962      ;
; -1.212 ; ov7670_capture:Inst_ov7670_capture|address[4]    ; ov7670_capture:Inst_ov7670_capture|address[13]  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.270     ; 1.961      ;
; -1.212 ; ov7670_capture:Inst_ov7670_capture|address[6]    ; ov7670_capture:Inst_ov7670_capture|address[14]  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.270     ; 1.961      ;
; -1.211 ; ov7670_capture:Inst_ov7670_capture|address[2]    ; ov7670_capture:Inst_ov7670_capture|address[12]  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.270     ; 1.960      ;
; -1.205 ; ov7670_capture:Inst_ov7670_capture|we_reg        ; ov7670_capture:Inst_ov7670_capture|address[10]  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.270     ; 1.954      ;
; -1.193 ; ov7670_capture:Inst_ov7670_capture|address[1]    ; ov7670_capture:Inst_ov7670_capture|address[8]   ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.270     ; 1.942      ;
; -1.193 ; ov7670_capture:Inst_ov7670_capture|address[2]    ; ov7670_capture:Inst_ov7670_capture|address[11]  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.270     ; 1.942      ;
; -1.189 ; ov7670_capture:Inst_ov7670_capture|address[5]    ; ov7670_capture:Inst_ov7670_capture|address[12]  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.270     ; 1.938      ;
; -1.188 ; ov7670_capture:Inst_ov7670_capture|address[7]    ; ov7670_capture:Inst_ov7670_capture|address[14]  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.270     ; 1.937      ;
; -1.175 ; ov7670_capture:Inst_ov7670_capture|we_reg        ; ov7670_capture:Inst_ov7670_capture|address[9]   ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.270     ; 1.924      ;
; -1.170 ; ov7670_capture:Inst_ov7670_capture|address[3]    ; ov7670_capture:Inst_ov7670_capture|address[10]  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.270     ; 1.919      ;
; -1.164 ; ov7670_capture:Inst_ov7670_capture|address[1]    ; ov7670_capture:Inst_ov7670_capture|address[9]   ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.270     ; 1.913      ;
; -1.160 ; ov7670_capture:Inst_ov7670_capture|address[5]    ; ov7670_capture:Inst_ov7670_capture|address[13]  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.270     ; 1.909      ;
; -1.159 ; ov7670_capture:Inst_ov7670_capture|address[7]    ; ov7670_capture:Inst_ov7670_capture|address[15]  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.270     ; 1.908      ;
; -1.141 ; ov7670_capture:Inst_ov7670_capture|address[3]    ; ov7670_capture:Inst_ov7670_capture|address[11]  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.270     ; 1.890      ;
; -1.122 ; ov7670_capture:Inst_ov7670_capture|address[15]   ; ov7670_capture:Inst_ov7670_capture|address[16]  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.043     ; 2.098      ;
; -1.114 ; ov7670_capture:Inst_ov7670_capture|address[0]    ; ov7670_capture:Inst_ov7670_capture|address[8]   ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.270     ; 1.863      ;
; -1.114 ; ov7670_capture:Inst_ov7670_capture|address[4]    ; ov7670_capture:Inst_ov7670_capture|address[12]  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.270     ; 1.863      ;
; -1.112 ; ov7670_capture:Inst_ov7670_capture|address[6]    ; ov7670_capture:Inst_ov7670_capture|address[11]  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.270     ; 1.861      ;
; -1.096 ; ov7670_capture:Inst_ov7670_capture|address[4]    ; ov7670_capture:Inst_ov7670_capture|address[11]  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.270     ; 1.845      ;
; -1.096 ; ov7670_capture:Inst_ov7670_capture|address[6]    ; ov7670_capture:Inst_ov7670_capture|address[12]  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.270     ; 1.845      ;
; -1.095 ; ov7670_capture:Inst_ov7670_capture|address[2]    ; ov7670_capture:Inst_ov7670_capture|address[10]  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.270     ; 1.844      ;
; -1.089 ; ov7670_capture:Inst_ov7670_capture|we_reg        ; ov7670_capture:Inst_ov7670_capture|address[8]   ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.270     ; 1.838      ;
; -1.077 ; ov7670_capture:Inst_ov7670_capture|address[2]    ; ov7670_capture:Inst_ov7670_capture|address[9]   ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.270     ; 1.826      ;
; -1.073 ; ov7670_capture:Inst_ov7670_capture|address[5]    ; ov7670_capture:Inst_ov7670_capture|address[10]  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.270     ; 1.822      ;
; -1.072 ; ov7670_capture:Inst_ov7670_capture|address[7]    ; ov7670_capture:Inst_ov7670_capture|address[12]  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.270     ; 1.821      ;
; -1.054 ; ov7670_capture:Inst_ov7670_capture|address[3]    ; ov7670_capture:Inst_ov7670_capture|address[8]   ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.270     ; 1.803      ;
; -1.044 ; ov7670_capture:Inst_ov7670_capture|address[5]    ; ov7670_capture:Inst_ov7670_capture|address[11]  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.270     ; 1.793      ;
; -1.043 ; ov7670_capture:Inst_ov7670_capture|address[7]    ; ov7670_capture:Inst_ov7670_capture|address[13]  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.270     ; 1.792      ;
; -1.025 ; ov7670_capture:Inst_ov7670_capture|address[3]    ; ov7670_capture:Inst_ov7670_capture|address[9]   ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.270     ; 1.774      ;
; -0.998 ; ov7670_capture:Inst_ov7670_capture|address[4]    ; ov7670_capture:Inst_ov7670_capture|address[10]  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.270     ; 1.747      ;
; -0.996 ; ov7670_capture:Inst_ov7670_capture|address[6]    ; ov7670_capture:Inst_ov7670_capture|address[9]   ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.270     ; 1.745      ;
; -0.980 ; ov7670_capture:Inst_ov7670_capture|address[4]    ; ov7670_capture:Inst_ov7670_capture|address[9]   ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.270     ; 1.729      ;
; -0.980 ; ov7670_capture:Inst_ov7670_capture|address[6]    ; ov7670_capture:Inst_ov7670_capture|address[10]  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.270     ; 1.729      ;
; -0.979 ; ov7670_capture:Inst_ov7670_capture|address[2]    ; ov7670_capture:Inst_ov7670_capture|address[8]   ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.270     ; 1.728      ;
; -0.957 ; ov7670_capture:Inst_ov7670_capture|address[5]    ; ov7670_capture:Inst_ov7670_capture|address[8]   ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.270     ; 1.706      ;
; -0.956 ; ov7670_capture:Inst_ov7670_capture|address[7]    ; ov7670_capture:Inst_ov7670_capture|address[10]  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.270     ; 1.705      ;
; -0.946 ; ov7670_capture:Inst_ov7670_capture|address[9]    ; ov7670_capture:Inst_ov7670_capture|address[16]  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.043     ; 1.922      ;
; -0.928 ; ov7670_capture:Inst_ov7670_capture|address[5]    ; ov7670_capture:Inst_ov7670_capture|address[9]   ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.270     ; 1.677      ;
; -0.927 ; ov7670_capture:Inst_ov7670_capture|address[7]    ; ov7670_capture:Inst_ov7670_capture|address[11]  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.270     ; 1.676      ;
; -0.914 ; ov7670_capture:Inst_ov7670_capture|href_hold     ; ov7670_capture:Inst_ov7670_capture|line[0]      ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.375      ; 2.308      ;
; -0.912 ; ov7670_capture:Inst_ov7670_capture|href_hold     ; ov7670_capture:Inst_ov7670_capture|line[1]      ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.375      ; 2.306      ;
; -0.882 ; ov7670_capture:Inst_ov7670_capture|address[4]    ; ov7670_capture:Inst_ov7670_capture|address[8]   ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.270     ; 1.631      ;
; -0.870 ; ov7670_capture:Inst_ov7670_capture|address[0]    ; ov7670_capture:Inst_ov7670_capture|address[7]   ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.043     ; 1.846      ;
; -0.866 ; ov7670_capture:Inst_ov7670_capture|address[8]    ; ov7670_capture:Inst_ov7670_capture|address[16]  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.043     ; 1.842      ;
; -0.864 ; ov7670_capture:Inst_ov7670_capture|address[6]    ; ov7670_capture:Inst_ov7670_capture|address[8]   ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.270     ; 1.613      ;
; -0.850 ; ov7670_capture:Inst_ov7670_capture|address[1]    ; ov7670_capture:Inst_ov7670_capture|address[6]   ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.043     ; 1.826      ;
; -0.849 ; ov7670_capture:Inst_ov7670_capture|address[8]    ; ov7670_capture:Inst_ov7670_capture|address[15]  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.043     ; 1.825      ;
; -0.840 ; ov7670_capture:Inst_ov7670_capture|address[7]    ; ov7670_capture:Inst_ov7670_capture|address[8]   ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.270     ; 1.589      ;
+--------+--------------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_50'                                                                                                                        ;
+--------+--------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; 16.225 ; Reset_Delay:Inst_reset_delay|Cont[0] ; Reset_Delay:Inst_reset_delay|Cont[1]  ; clk_50       ; clk_50      ; 20.000       ; -0.069     ; 3.705      ;
; 16.225 ; Reset_Delay:Inst_reset_delay|Cont[0] ; Reset_Delay:Inst_reset_delay|Cont[2]  ; clk_50       ; clk_50      ; 20.000       ; -0.069     ; 3.705      ;
; 16.225 ; Reset_Delay:Inst_reset_delay|Cont[0] ; Reset_Delay:Inst_reset_delay|Cont[3]  ; clk_50       ; clk_50      ; 20.000       ; -0.069     ; 3.705      ;
; 16.225 ; Reset_Delay:Inst_reset_delay|Cont[0] ; Reset_Delay:Inst_reset_delay|Cont[4]  ; clk_50       ; clk_50      ; 20.000       ; -0.069     ; 3.705      ;
; 16.225 ; Reset_Delay:Inst_reset_delay|Cont[0] ; Reset_Delay:Inst_reset_delay|Cont[5]  ; clk_50       ; clk_50      ; 20.000       ; -0.069     ; 3.705      ;
; 16.225 ; Reset_Delay:Inst_reset_delay|Cont[0] ; Reset_Delay:Inst_reset_delay|Cont[6]  ; clk_50       ; clk_50      ; 20.000       ; -0.069     ; 3.705      ;
; 16.225 ; Reset_Delay:Inst_reset_delay|Cont[0] ; Reset_Delay:Inst_reset_delay|Cont[7]  ; clk_50       ; clk_50      ; 20.000       ; -0.069     ; 3.705      ;
; 16.225 ; Reset_Delay:Inst_reset_delay|Cont[0] ; Reset_Delay:Inst_reset_delay|Cont[8]  ; clk_50       ; clk_50      ; 20.000       ; -0.069     ; 3.705      ;
; 16.225 ; Reset_Delay:Inst_reset_delay|Cont[0] ; Reset_Delay:Inst_reset_delay|Cont[9]  ; clk_50       ; clk_50      ; 20.000       ; -0.069     ; 3.705      ;
; 16.236 ; Reset_Delay:Inst_reset_delay|Cont[3] ; Reset_Delay:Inst_reset_delay|Cont[1]  ; clk_50       ; clk_50      ; 20.000       ; -0.069     ; 3.694      ;
; 16.236 ; Reset_Delay:Inst_reset_delay|Cont[3] ; Reset_Delay:Inst_reset_delay|Cont[2]  ; clk_50       ; clk_50      ; 20.000       ; -0.069     ; 3.694      ;
; 16.236 ; Reset_Delay:Inst_reset_delay|Cont[3] ; Reset_Delay:Inst_reset_delay|Cont[3]  ; clk_50       ; clk_50      ; 20.000       ; -0.069     ; 3.694      ;
; 16.236 ; Reset_Delay:Inst_reset_delay|Cont[3] ; Reset_Delay:Inst_reset_delay|Cont[4]  ; clk_50       ; clk_50      ; 20.000       ; -0.069     ; 3.694      ;
; 16.236 ; Reset_Delay:Inst_reset_delay|Cont[3] ; Reset_Delay:Inst_reset_delay|Cont[5]  ; clk_50       ; clk_50      ; 20.000       ; -0.069     ; 3.694      ;
; 16.236 ; Reset_Delay:Inst_reset_delay|Cont[3] ; Reset_Delay:Inst_reset_delay|Cont[6]  ; clk_50       ; clk_50      ; 20.000       ; -0.069     ; 3.694      ;
; 16.236 ; Reset_Delay:Inst_reset_delay|Cont[3] ; Reset_Delay:Inst_reset_delay|Cont[7]  ; clk_50       ; clk_50      ; 20.000       ; -0.069     ; 3.694      ;
; 16.236 ; Reset_Delay:Inst_reset_delay|Cont[3] ; Reset_Delay:Inst_reset_delay|Cont[8]  ; clk_50       ; clk_50      ; 20.000       ; -0.069     ; 3.694      ;
; 16.236 ; Reset_Delay:Inst_reset_delay|Cont[3] ; Reset_Delay:Inst_reset_delay|Cont[9]  ; clk_50       ; clk_50      ; 20.000       ; -0.069     ; 3.694      ;
; 16.325 ; Reset_Delay:Inst_reset_delay|Cont[1] ; Reset_Delay:Inst_reset_delay|Cont[1]  ; clk_50       ; clk_50      ; 20.000       ; -0.069     ; 3.605      ;
; 16.325 ; Reset_Delay:Inst_reset_delay|Cont[1] ; Reset_Delay:Inst_reset_delay|Cont[2]  ; clk_50       ; clk_50      ; 20.000       ; -0.069     ; 3.605      ;
; 16.325 ; Reset_Delay:Inst_reset_delay|Cont[1] ; Reset_Delay:Inst_reset_delay|Cont[3]  ; clk_50       ; clk_50      ; 20.000       ; -0.069     ; 3.605      ;
; 16.325 ; Reset_Delay:Inst_reset_delay|Cont[1] ; Reset_Delay:Inst_reset_delay|Cont[4]  ; clk_50       ; clk_50      ; 20.000       ; -0.069     ; 3.605      ;
; 16.325 ; Reset_Delay:Inst_reset_delay|Cont[1] ; Reset_Delay:Inst_reset_delay|Cont[5]  ; clk_50       ; clk_50      ; 20.000       ; -0.069     ; 3.605      ;
; 16.325 ; Reset_Delay:Inst_reset_delay|Cont[1] ; Reset_Delay:Inst_reset_delay|Cont[6]  ; clk_50       ; clk_50      ; 20.000       ; -0.069     ; 3.605      ;
; 16.325 ; Reset_Delay:Inst_reset_delay|Cont[1] ; Reset_Delay:Inst_reset_delay|Cont[7]  ; clk_50       ; clk_50      ; 20.000       ; -0.069     ; 3.605      ;
; 16.325 ; Reset_Delay:Inst_reset_delay|Cont[1] ; Reset_Delay:Inst_reset_delay|Cont[8]  ; clk_50       ; clk_50      ; 20.000       ; -0.069     ; 3.605      ;
; 16.325 ; Reset_Delay:Inst_reset_delay|Cont[1] ; Reset_Delay:Inst_reset_delay|Cont[9]  ; clk_50       ; clk_50      ; 20.000       ; -0.069     ; 3.605      ;
; 16.444 ; Reset_Delay:Inst_reset_delay|Cont[2] ; Reset_Delay:Inst_reset_delay|Cont[1]  ; clk_50       ; clk_50      ; 20.000       ; -0.069     ; 3.486      ;
; 16.444 ; Reset_Delay:Inst_reset_delay|Cont[2] ; Reset_Delay:Inst_reset_delay|Cont[2]  ; clk_50       ; clk_50      ; 20.000       ; -0.069     ; 3.486      ;
; 16.444 ; Reset_Delay:Inst_reset_delay|Cont[2] ; Reset_Delay:Inst_reset_delay|Cont[3]  ; clk_50       ; clk_50      ; 20.000       ; -0.069     ; 3.486      ;
; 16.444 ; Reset_Delay:Inst_reset_delay|Cont[2] ; Reset_Delay:Inst_reset_delay|Cont[4]  ; clk_50       ; clk_50      ; 20.000       ; -0.069     ; 3.486      ;
; 16.444 ; Reset_Delay:Inst_reset_delay|Cont[2] ; Reset_Delay:Inst_reset_delay|Cont[5]  ; clk_50       ; clk_50      ; 20.000       ; -0.069     ; 3.486      ;
; 16.444 ; Reset_Delay:Inst_reset_delay|Cont[2] ; Reset_Delay:Inst_reset_delay|Cont[6]  ; clk_50       ; clk_50      ; 20.000       ; -0.069     ; 3.486      ;
; 16.444 ; Reset_Delay:Inst_reset_delay|Cont[2] ; Reset_Delay:Inst_reset_delay|Cont[7]  ; clk_50       ; clk_50      ; 20.000       ; -0.069     ; 3.486      ;
; 16.444 ; Reset_Delay:Inst_reset_delay|Cont[2] ; Reset_Delay:Inst_reset_delay|Cont[8]  ; clk_50       ; clk_50      ; 20.000       ; -0.069     ; 3.486      ;
; 16.444 ; Reset_Delay:Inst_reset_delay|Cont[2] ; Reset_Delay:Inst_reset_delay|Cont[9]  ; clk_50       ; clk_50      ; 20.000       ; -0.069     ; 3.486      ;
; 16.519 ; Reset_Delay:Inst_reset_delay|Cont[7] ; Reset_Delay:Inst_reset_delay|Cont[1]  ; clk_50       ; clk_50      ; 20.000       ; -0.069     ; 3.411      ;
; 16.519 ; Reset_Delay:Inst_reset_delay|Cont[7] ; Reset_Delay:Inst_reset_delay|Cont[2]  ; clk_50       ; clk_50      ; 20.000       ; -0.069     ; 3.411      ;
; 16.519 ; Reset_Delay:Inst_reset_delay|Cont[7] ; Reset_Delay:Inst_reset_delay|Cont[3]  ; clk_50       ; clk_50      ; 20.000       ; -0.069     ; 3.411      ;
; 16.519 ; Reset_Delay:Inst_reset_delay|Cont[7] ; Reset_Delay:Inst_reset_delay|Cont[4]  ; clk_50       ; clk_50      ; 20.000       ; -0.069     ; 3.411      ;
; 16.519 ; Reset_Delay:Inst_reset_delay|Cont[7] ; Reset_Delay:Inst_reset_delay|Cont[5]  ; clk_50       ; clk_50      ; 20.000       ; -0.069     ; 3.411      ;
; 16.519 ; Reset_Delay:Inst_reset_delay|Cont[7] ; Reset_Delay:Inst_reset_delay|Cont[6]  ; clk_50       ; clk_50      ; 20.000       ; -0.069     ; 3.411      ;
; 16.519 ; Reset_Delay:Inst_reset_delay|Cont[7] ; Reset_Delay:Inst_reset_delay|Cont[7]  ; clk_50       ; clk_50      ; 20.000       ; -0.069     ; 3.411      ;
; 16.519 ; Reset_Delay:Inst_reset_delay|Cont[7] ; Reset_Delay:Inst_reset_delay|Cont[8]  ; clk_50       ; clk_50      ; 20.000       ; -0.069     ; 3.411      ;
; 16.519 ; Reset_Delay:Inst_reset_delay|Cont[7] ; Reset_Delay:Inst_reset_delay|Cont[9]  ; clk_50       ; clk_50      ; 20.000       ; -0.069     ; 3.411      ;
; 16.627 ; Reset_Delay:Inst_reset_delay|Cont[0] ; Reset_Delay:Inst_reset_delay|Cont[0]  ; clk_50       ; clk_50      ; 20.000       ; -0.069     ; 3.303      ;
; 16.637 ; Reset_Delay:Inst_reset_delay|Cont[6] ; Reset_Delay:Inst_reset_delay|Cont[1]  ; clk_50       ; clk_50      ; 20.000       ; -0.069     ; 3.293      ;
; 16.637 ; Reset_Delay:Inst_reset_delay|Cont[6] ; Reset_Delay:Inst_reset_delay|Cont[2]  ; clk_50       ; clk_50      ; 20.000       ; -0.069     ; 3.293      ;
; 16.637 ; Reset_Delay:Inst_reset_delay|Cont[6] ; Reset_Delay:Inst_reset_delay|Cont[3]  ; clk_50       ; clk_50      ; 20.000       ; -0.069     ; 3.293      ;
; 16.637 ; Reset_Delay:Inst_reset_delay|Cont[6] ; Reset_Delay:Inst_reset_delay|Cont[4]  ; clk_50       ; clk_50      ; 20.000       ; -0.069     ; 3.293      ;
; 16.637 ; Reset_Delay:Inst_reset_delay|Cont[6] ; Reset_Delay:Inst_reset_delay|Cont[5]  ; clk_50       ; clk_50      ; 20.000       ; -0.069     ; 3.293      ;
; 16.637 ; Reset_Delay:Inst_reset_delay|Cont[6] ; Reset_Delay:Inst_reset_delay|Cont[6]  ; clk_50       ; clk_50      ; 20.000       ; -0.069     ; 3.293      ;
; 16.637 ; Reset_Delay:Inst_reset_delay|Cont[6] ; Reset_Delay:Inst_reset_delay|Cont[7]  ; clk_50       ; clk_50      ; 20.000       ; -0.069     ; 3.293      ;
; 16.637 ; Reset_Delay:Inst_reset_delay|Cont[6] ; Reset_Delay:Inst_reset_delay|Cont[8]  ; clk_50       ; clk_50      ; 20.000       ; -0.069     ; 3.293      ;
; 16.637 ; Reset_Delay:Inst_reset_delay|Cont[6] ; Reset_Delay:Inst_reset_delay|Cont[9]  ; clk_50       ; clk_50      ; 20.000       ; -0.069     ; 3.293      ;
; 16.638 ; Reset_Delay:Inst_reset_delay|Cont[3] ; Reset_Delay:Inst_reset_delay|Cont[0]  ; clk_50       ; clk_50      ; 20.000       ; -0.069     ; 3.292      ;
; 16.656 ; Reset_Delay:Inst_reset_delay|Cont[0] ; Reset_Delay:Inst_reset_delay|Cont[19] ; clk_50       ; clk_50      ; 20.000       ; -0.061     ; 3.282      ;
; 16.656 ; Reset_Delay:Inst_reset_delay|Cont[0] ; Reset_Delay:Inst_reset_delay|Cont[10] ; clk_50       ; clk_50      ; 20.000       ; -0.061     ; 3.282      ;
; 16.656 ; Reset_Delay:Inst_reset_delay|Cont[0] ; Reset_Delay:Inst_reset_delay|Cont[11] ; clk_50       ; clk_50      ; 20.000       ; -0.061     ; 3.282      ;
; 16.656 ; Reset_Delay:Inst_reset_delay|Cont[0] ; Reset_Delay:Inst_reset_delay|Cont[18] ; clk_50       ; clk_50      ; 20.000       ; -0.061     ; 3.282      ;
; 16.656 ; Reset_Delay:Inst_reset_delay|Cont[0] ; Reset_Delay:Inst_reset_delay|Cont[12] ; clk_50       ; clk_50      ; 20.000       ; -0.061     ; 3.282      ;
; 16.656 ; Reset_Delay:Inst_reset_delay|Cont[0] ; Reset_Delay:Inst_reset_delay|Cont[13] ; clk_50       ; clk_50      ; 20.000       ; -0.061     ; 3.282      ;
; 16.656 ; Reset_Delay:Inst_reset_delay|Cont[0] ; Reset_Delay:Inst_reset_delay|Cont[14] ; clk_50       ; clk_50      ; 20.000       ; -0.061     ; 3.282      ;
; 16.656 ; Reset_Delay:Inst_reset_delay|Cont[0] ; Reset_Delay:Inst_reset_delay|Cont[15] ; clk_50       ; clk_50      ; 20.000       ; -0.061     ; 3.282      ;
; 16.656 ; Reset_Delay:Inst_reset_delay|Cont[0] ; Reset_Delay:Inst_reset_delay|Cont[16] ; clk_50       ; clk_50      ; 20.000       ; -0.061     ; 3.282      ;
; 16.656 ; Reset_Delay:Inst_reset_delay|Cont[0] ; Reset_Delay:Inst_reset_delay|Cont[17] ; clk_50       ; clk_50      ; 20.000       ; -0.061     ; 3.282      ;
; 16.667 ; Reset_Delay:Inst_reset_delay|Cont[3] ; Reset_Delay:Inst_reset_delay|Cont[19] ; clk_50       ; clk_50      ; 20.000       ; -0.061     ; 3.271      ;
; 16.667 ; Reset_Delay:Inst_reset_delay|Cont[3] ; Reset_Delay:Inst_reset_delay|Cont[10] ; clk_50       ; clk_50      ; 20.000       ; -0.061     ; 3.271      ;
; 16.667 ; Reset_Delay:Inst_reset_delay|Cont[3] ; Reset_Delay:Inst_reset_delay|Cont[11] ; clk_50       ; clk_50      ; 20.000       ; -0.061     ; 3.271      ;
; 16.667 ; Reset_Delay:Inst_reset_delay|Cont[3] ; Reset_Delay:Inst_reset_delay|Cont[18] ; clk_50       ; clk_50      ; 20.000       ; -0.061     ; 3.271      ;
; 16.667 ; Reset_Delay:Inst_reset_delay|Cont[3] ; Reset_Delay:Inst_reset_delay|Cont[12] ; clk_50       ; clk_50      ; 20.000       ; -0.061     ; 3.271      ;
; 16.667 ; Reset_Delay:Inst_reset_delay|Cont[3] ; Reset_Delay:Inst_reset_delay|Cont[13] ; clk_50       ; clk_50      ; 20.000       ; -0.061     ; 3.271      ;
; 16.667 ; Reset_Delay:Inst_reset_delay|Cont[3] ; Reset_Delay:Inst_reset_delay|Cont[14] ; clk_50       ; clk_50      ; 20.000       ; -0.061     ; 3.271      ;
; 16.667 ; Reset_Delay:Inst_reset_delay|Cont[3] ; Reset_Delay:Inst_reset_delay|Cont[15] ; clk_50       ; clk_50      ; 20.000       ; -0.061     ; 3.271      ;
; 16.667 ; Reset_Delay:Inst_reset_delay|Cont[3] ; Reset_Delay:Inst_reset_delay|Cont[16] ; clk_50       ; clk_50      ; 20.000       ; -0.061     ; 3.271      ;
; 16.667 ; Reset_Delay:Inst_reset_delay|Cont[3] ; Reset_Delay:Inst_reset_delay|Cont[17] ; clk_50       ; clk_50      ; 20.000       ; -0.061     ; 3.271      ;
; 16.727 ; Reset_Delay:Inst_reset_delay|Cont[1] ; Reset_Delay:Inst_reset_delay|Cont[0]  ; clk_50       ; clk_50      ; 20.000       ; -0.069     ; 3.203      ;
; 16.756 ; Reset_Delay:Inst_reset_delay|Cont[1] ; Reset_Delay:Inst_reset_delay|Cont[19] ; clk_50       ; clk_50      ; 20.000       ; -0.061     ; 3.182      ;
; 16.756 ; Reset_Delay:Inst_reset_delay|Cont[1] ; Reset_Delay:Inst_reset_delay|Cont[10] ; clk_50       ; clk_50      ; 20.000       ; -0.061     ; 3.182      ;
; 16.756 ; Reset_Delay:Inst_reset_delay|Cont[1] ; Reset_Delay:Inst_reset_delay|Cont[11] ; clk_50       ; clk_50      ; 20.000       ; -0.061     ; 3.182      ;
; 16.756 ; Reset_Delay:Inst_reset_delay|Cont[1] ; Reset_Delay:Inst_reset_delay|Cont[18] ; clk_50       ; clk_50      ; 20.000       ; -0.061     ; 3.182      ;
; 16.756 ; Reset_Delay:Inst_reset_delay|Cont[1] ; Reset_Delay:Inst_reset_delay|Cont[12] ; clk_50       ; clk_50      ; 20.000       ; -0.061     ; 3.182      ;
; 16.756 ; Reset_Delay:Inst_reset_delay|Cont[1] ; Reset_Delay:Inst_reset_delay|Cont[13] ; clk_50       ; clk_50      ; 20.000       ; -0.061     ; 3.182      ;
; 16.756 ; Reset_Delay:Inst_reset_delay|Cont[1] ; Reset_Delay:Inst_reset_delay|Cont[14] ; clk_50       ; clk_50      ; 20.000       ; -0.061     ; 3.182      ;
; 16.756 ; Reset_Delay:Inst_reset_delay|Cont[1] ; Reset_Delay:Inst_reset_delay|Cont[15] ; clk_50       ; clk_50      ; 20.000       ; -0.061     ; 3.182      ;
; 16.756 ; Reset_Delay:Inst_reset_delay|Cont[1] ; Reset_Delay:Inst_reset_delay|Cont[16] ; clk_50       ; clk_50      ; 20.000       ; -0.061     ; 3.182      ;
; 16.756 ; Reset_Delay:Inst_reset_delay|Cont[1] ; Reset_Delay:Inst_reset_delay|Cont[17] ; clk_50       ; clk_50      ; 20.000       ; -0.061     ; 3.182      ;
; 16.771 ; Reset_Delay:Inst_reset_delay|Cont[4] ; Reset_Delay:Inst_reset_delay|Cont[1]  ; clk_50       ; clk_50      ; 20.000       ; -0.069     ; 3.159      ;
; 16.771 ; Reset_Delay:Inst_reset_delay|Cont[4] ; Reset_Delay:Inst_reset_delay|Cont[2]  ; clk_50       ; clk_50      ; 20.000       ; -0.069     ; 3.159      ;
; 16.771 ; Reset_Delay:Inst_reset_delay|Cont[4] ; Reset_Delay:Inst_reset_delay|Cont[3]  ; clk_50       ; clk_50      ; 20.000       ; -0.069     ; 3.159      ;
; 16.771 ; Reset_Delay:Inst_reset_delay|Cont[4] ; Reset_Delay:Inst_reset_delay|Cont[4]  ; clk_50       ; clk_50      ; 20.000       ; -0.069     ; 3.159      ;
; 16.771 ; Reset_Delay:Inst_reset_delay|Cont[4] ; Reset_Delay:Inst_reset_delay|Cont[5]  ; clk_50       ; clk_50      ; 20.000       ; -0.069     ; 3.159      ;
; 16.771 ; Reset_Delay:Inst_reset_delay|Cont[4] ; Reset_Delay:Inst_reset_delay|Cont[6]  ; clk_50       ; clk_50      ; 20.000       ; -0.069     ; 3.159      ;
; 16.771 ; Reset_Delay:Inst_reset_delay|Cont[4] ; Reset_Delay:Inst_reset_delay|Cont[7]  ; clk_50       ; clk_50      ; 20.000       ; -0.069     ; 3.159      ;
; 16.771 ; Reset_Delay:Inst_reset_delay|Cont[4] ; Reset_Delay:Inst_reset_delay|Cont[8]  ; clk_50       ; clk_50      ; 20.000       ; -0.069     ; 3.159      ;
; 16.771 ; Reset_Delay:Inst_reset_delay|Cont[4] ; Reset_Delay:Inst_reset_delay|Cont[9]  ; clk_50       ; clk_50      ; 20.000       ; -0.069     ; 3.159      ;
; 16.844 ; Reset_Delay:Inst_reset_delay|Cont[2] ; Reset_Delay:Inst_reset_delay|Cont[0]  ; clk_50       ; clk_50      ; 20.000       ; -0.069     ; 3.086      ;
; 16.853 ; Reset_Delay:Inst_reset_delay|Cont[5] ; Reset_Delay:Inst_reset_delay|Cont[1]  ; clk_50       ; clk_50      ; 20.000       ; -0.069     ; 3.077      ;
; 16.853 ; Reset_Delay:Inst_reset_delay|Cont[5] ; Reset_Delay:Inst_reset_delay|Cont[2]  ; clk_50       ; clk_50      ; 20.000       ; -0.069     ; 3.077      ;
; 16.853 ; Reset_Delay:Inst_reset_delay|Cont[5] ; Reset_Delay:Inst_reset_delay|Cont[3]  ; clk_50       ; clk_50      ; 20.000       ; -0.069     ; 3.077      ;
+--------+--------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                 ; To Node                                                                                                                                                                                       ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.119 ; serial:Inst_UART_rx|r_DriveCMD[0]                                                                                                                         ; stop_mux_reg                                                                                                                                                                                  ; serial:Inst_UART_rx|r_DriveCMD[0]                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.347      ; 0.940      ;
; 0.336 ; state.000                                                                                                                                                 ; state.000                                                                                                                                                                                     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.597      ;
; 0.336 ; ed_binarisation_filter:Inst_ED_filter|ed_first_buffer:Inst_line1|data_out[10]                                                                             ; ed_binarisation_filter:Inst_ED_filter|ed_generic_buffer:Inst_line2|altshift_taps:shiftRegister_rtl_0|shift_taps_pqm:auto_generated|altsyncram_2l81:altsyncram2|ram_block3a0~porta_datain_reg0 ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.394      ; 0.931      ;
; 0.353 ; resume_wait_done                                                                                                                                          ; resume_wait_done                                                                                                                                                                              ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ed_binarisation_filter:Inst_ED_filter|pix_count[0]                                                                                                        ; ed_binarisation_filter:Inst_ED_filter|pix_count[0]                                                                                                                                            ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ed_binarisation_filter:Inst_ED_filter|ed_first_buffer:Inst_line1|data_out[1]                                                                              ; ed_binarisation_filter:Inst_ED_filter|ed_generic_buffer:Inst_line2|altshift_taps:shiftRegister_rtl_0|shift_taps_pqm:auto_generated|altsyncram_2l81:altsyncram2|ram_block3a8~porta_datain_reg0 ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.394      ; 0.948      ;
; 0.353 ; ed_binarisation_filter:Inst_ED_filter|r_sum[0]                                                                                                            ; ed_binarisation_filter:Inst_ED_filter|r_sum[0]                                                                                                                                                ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.597      ;
; 0.354 ; VGA:Inst_VGA|activeArea                                                                                                                                   ; VGA:Inst_VGA|activeArea                                                                                                                                                                       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ed_binarisation_filter:Inst_ED_filter|ed_first_buffer:Inst_line1|data_out[11]                                                                             ; ed_binarisation_filter:Inst_ED_filter|ed_generic_buffer:Inst_line2|altshift_taps:shiftRegister_rtl_0|shift_taps_pqm:auto_generated|altsyncram_2l81:altsyncram2|ram_block3a0~porta_datain_reg0 ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.394      ; 0.949      ;
; 0.355 ; state.010                                                                                                                                                 ; state.010                                                                                                                                                                                     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.597      ;
; 0.382 ; ed_binarisation_filter:Inst_ED_filter|ed_first_buffer:Inst_line1|data_out[4]                                                                              ; ed_binarisation_filter:Inst_ED_filter|ed_generic_buffer:Inst_line2|altshift_taps:shiftRegister_rtl_0|shift_taps_pqm:auto_generated|altsyncram_2l81:altsyncram2|ram_block3a0~porta_datain_reg0 ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.403      ; 0.986      ;
; 0.391 ; ed_binarisation_filter:Inst_ED_filter|ed_first_buffer:Inst_line1|data_out[8]                                                                              ; ed_binarisation_filter:Inst_ED_filter|ed_generic_buffer:Inst_line2|altshift_taps:shiftRegister_rtl_0|shift_taps_pqm:auto_generated|altsyncram_2l81:altsyncram2|ram_block3a0~porta_datain_reg0 ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.403      ; 0.995      ;
; 0.396 ; ed_binarisation_filter:Inst_ED_filter|ed_first_buffer:Inst_line1|shiftRegister[0][8]                                                                      ; ed_binarisation_filter:Inst_ED_filter|ed_first_buffer:Inst_line1|data_out[8]                                                                                                                  ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.640      ;
; 0.396 ; ed_binarisation_filter:Inst_ED_filter|ed_first_buffer:Inst_line1|shiftRegister[0][4]                                                                      ; ed_binarisation_filter:Inst_ED_filter|ed_first_buffer:Inst_line1|data_out[4]                                                                                                                  ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.640      ;
; 0.409 ; Address_Generator:Inst_Address_Generator|val[6]                                                                                                           ; rdaddress_buf1_reg[6]                                                                                                                                                                         ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.653      ;
; 0.410 ; Address_Generator:Inst_Address_Generator|val[1]                                                                                                           ; rdaddress_buf1_reg[1]                                                                                                                                                                         ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.654      ;
; 0.410 ; Address_Generator:Inst_Address_Generator|val[2]                                                                                                           ; rdaddress_buf1_reg[2]                                                                                                                                                                         ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.654      ;
; 0.410 ; Address_Generator:Inst_Address_Generator|val[6]                                                                                                           ; rdaddress_buf2_reg[6]                                                                                                                                                                         ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.654      ;
; 0.410 ; Address_Generator:Inst_Address_Generator|val[2]                                                                                                           ; rdaddress_buf2_reg[2]                                                                                                                                                                         ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.654      ;
; 0.410 ; Address_Generator:Inst_Address_Generator|val[1]                                                                                                           ; rdaddress_buf2_reg[1]                                                                                                                                                                         ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.654      ;
; 0.424 ; ed_binarisation_filter:Inst_ED_filter|ed_first_buffer:Inst_line1|v_count[1]                                                                               ; ed_binarisation_filter:Inst_ED_filter|at_top_smooth_reg                                                                                                                                       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.668      ;
; 0.432 ; Address_Generator:Inst_Address_Generator|val[14]                                                                                                          ; rdaddress_buf1_reg[14]                                                                                                                                                                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.676      ;
; 0.434 ; rdaddress_buf1_reg[12]                                                                                                                                    ; frame_buffer:Inst_frame_buffer_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ram_block1a82~portb_address_reg0                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.330      ; 0.965      ;
; 0.437 ; rdaddress_buf1_reg[2]                                                                                                                                     ; frame_buffer:Inst_frame_buffer_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ram_block1a34~portb_address_reg0                     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.330      ; 0.968      ;
; 0.439 ; rdaddress_buf1_reg[1]                                                                                                                                     ; frame_buffer:Inst_frame_buffer_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ram_block1a34~portb_address_reg0                     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.330      ; 0.970      ;
; 0.439 ; rdaddress_buf1_reg[10]                                                                                                                                    ; frame_buffer:Inst_frame_buffer_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ram_block1a82~portb_address_reg0                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.330      ; 0.970      ;
; 0.440 ; rdaddress_buf1_reg[9]                                                                                                                                     ; frame_buffer:Inst_frame_buffer_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ram_block1a27~portb_address_reg0                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.329      ; 0.970      ;
; 0.442 ; rdaddress_buf1_reg[0]                                                                                                                                     ; frame_buffer:Inst_frame_buffer_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ram_block1a27~portb_address_reg0                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.329      ; 0.972      ;
; 0.446 ; rdaddress_buf1_reg[5]                                                                                                                                     ; frame_buffer:Inst_frame_buffer_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ram_block1a27~portb_address_reg0                     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.330      ; 0.977      ;
; 0.449 ; rdaddress_buf1_reg[4]                                                                                                                                     ; frame_buffer:Inst_frame_buffer_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ram_block1a27~portb_address_reg0                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.329      ; 0.979      ;
; 0.451 ; rdaddress_buf2_reg[13]                                                                                                                                    ; frame_buffer:Inst_frame_buffer_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|address_reg_b[0]                                     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.694      ;
; 0.454 ; rdaddress_buf1_reg[5]                                                                                                                                     ; frame_buffer:Inst_frame_buffer_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ram_block1a25~portb_address_reg0                     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.317      ; 0.972      ;
; 0.454 ; rdaddress_buf1_reg[11]                                                                                                                                    ; frame_buffer:Inst_frame_buffer_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ram_block1a27~portb_address_reg0                     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.330      ; 0.985      ;
; 0.467 ; rdaddress_buf1_reg[6]                                                                                                                                     ; frame_buffer:Inst_frame_buffer_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ram_block1a80~portb_address_reg0                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.323      ; 0.991      ;
; 0.472 ; rdaddress_buf1_reg[6]                                                                                                                                     ; frame_buffer:Inst_frame_buffer_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ram_block1a73~portb_address_reg0                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.319      ; 0.992      ;
; 0.473 ; rdaddress_buf1_reg[6]                                                                                                                                     ; frame_buffer:Inst_frame_buffer_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ram_block1a82~portb_address_reg0                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.334      ; 1.008      ;
; 0.476 ; rdaddress_buf1_reg[12]                                                                                                                                    ; frame_buffer:Inst_frame_buffer_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ram_block1a25~portb_address_reg0                     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.320      ; 0.997      ;
; 0.477 ; rdaddress_buf1_reg[11]                                                                                                                                    ; frame_buffer:Inst_frame_buffer_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ram_block1a79~portb_address_reg0                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.331      ; 1.009      ;
; 0.478 ; rdaddress_buf1_reg[5]                                                                                                                                     ; frame_buffer:Inst_frame_buffer_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ram_block1a34~portb_address_reg0                     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.323      ; 1.002      ;
; 0.478 ; rdaddress_buf1_reg[11]                                                                                                                                    ; frame_buffer:Inst_frame_buffer_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ram_block1a91~portb_address_reg0                     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.365      ; 1.044      ;
; 0.479 ; rdaddress_buf1_reg[7]                                                                                                                                     ; frame_buffer:Inst_frame_buffer_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ram_block1a7~portb_address_reg0                      ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.331      ; 1.011      ;
; 0.481 ; rdaddress_buf1_reg[5]                                                                                                                                     ; frame_buffer:Inst_frame_buffer_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ram_block1a34~portb_address_reg0                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.321      ; 1.003      ;
; 0.485 ; rdaddress_buf1_reg[12]                                                                                                                                    ; frame_buffer:Inst_frame_buffer_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ram_block1a27~portb_address_reg0                     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.333      ; 1.019      ;
; 0.486 ; rdaddress_buf1_reg[7]                                                                                                                                     ; frame_buffer:Inst_frame_buffer_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ram_block1a91~portb_address_reg0                     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.365      ; 1.052      ;
; 0.486 ; rdaddress_buf1_reg[7]                                                                                                                                     ; frame_buffer:Inst_frame_buffer_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ram_block1a79~portb_address_reg0                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.331      ; 1.018      ;
; 0.488 ; rdaddress_buf1_reg[7]                                                                                                                                     ; frame_buffer:Inst_frame_buffer_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ram_block1a25~portb_address_reg0                     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.317      ; 1.006      ;
; 0.488 ; rdaddress_buf1_reg[6]                                                                                                                                     ; frame_buffer:Inst_frame_buffer_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ram_block1a32~portb_address_reg0                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.326      ; 1.015      ;
; 0.493 ; rdaddress_buf1_reg[7]                                                                                                                                     ; frame_buffer:Inst_frame_buffer_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ram_block1a27~portb_address_reg0                     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.330      ; 1.024      ;
; 0.494 ; rdaddress_buf1_reg[11]                                                                                                                                    ; frame_buffer:Inst_frame_buffer_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ram_block1a25~portb_address_reg0                     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.317      ; 1.012      ;
; 0.498 ; rdaddress_buf1_reg[7]                                                                                                                                     ; frame_buffer:Inst_frame_buffer_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ram_block1a82~portb_address_reg0                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.327      ; 1.026      ;
; 0.499 ; rdaddress_buf1_reg[5]                                                                                                                                     ; frame_buffer:Inst_frame_buffer_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ram_block1a82~portb_address_reg0                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.327      ; 1.027      ;
; 0.502 ; rdaddress_buf1_reg[6]                                                                                                                                     ; frame_buffer:Inst_frame_buffer_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ram_block1a25~portb_address_reg0                     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.324      ; 1.027      ;
; 0.502 ; rdaddress_buf1_reg[12]                                                                                                                                    ; frame_buffer:Inst_frame_buffer_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ram_block1a27~portb_address_reg0                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.332      ; 1.035      ;
; 0.510 ; rdaddress_buf1_reg[11]                                                                                                                                    ; frame_buffer:Inst_frame_buffer_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ram_block1a34~portb_address_reg0                     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.323      ; 1.034      ;
; 0.515 ; rdaddress_buf1_reg[12]                                                                                                                                    ; frame_buffer:Inst_frame_buffer_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ram_block1a7~portb_address_reg0                      ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.334      ; 1.050      ;
; 0.528 ; Address_Generator:Inst_Address_Generator|val[10]                                                                                                          ; rdaddress_buf1_reg[10]                                                                                                                                                                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.772      ;
; 0.530 ; rdaddress_buf1_reg[6]                                                                                                                                     ; frame_buffer:Inst_frame_buffer_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ram_block1a27~portb_address_reg0                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.336      ; 1.067      ;
; 0.530 ; rdaddress_buf1_reg[6]                                                                                                                                     ; frame_buffer:Inst_frame_buffer_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ram_block1a27~portb_address_reg0                     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.337      ; 1.068      ;
; 0.530 ; Address_Generator:Inst_Address_Generator|val[10]                                                                                                          ; rdaddress_buf2_reg[10]                                                                                                                                                                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.774      ;
; 0.534 ; Address_Generator:Inst_Address_Generator|val[3]                                                                                                           ; rdaddress_buf1_reg[3]                                                                                                                                                                         ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.778      ;
; 0.540 ; Address_Generator:Inst_Address_Generator|val[12]                                                                                                          ; rdaddress_buf1_reg[12]                                                                                                                                                                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.784      ;
; 0.549 ; frame_buffer:Inst_frame_buffer_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|address_reg_b[1] ; data_to_rgb_reg[11]                                                                                                                                                                           ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.791      ;
; 0.552 ; ed_binarisation_filter:Inst_ED_filter|ed_first_buffer:Inst_line1|v_count[0]                                                                               ; ed_binarisation_filter:Inst_ED_filter|at_top_smooth_reg                                                                                                                                       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.796      ;
; 0.561 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|red[2][1]                                                                    ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|red[1][2]                                                                                                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.804      ;
; 0.561 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|red[2][1]                                                                    ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|red[0][1]                                                                                                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.804      ;
; 0.564 ; resume_count[1]                                                                                                                                           ; resume_count[1]                                                                                                                                                                               ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 0.822      ;
; 0.565 ; resume_count[2]                                                                                                                                           ; resume_count[2]                                                                                                                                                                               ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 0.823      ;
; 0.566 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[2][0]                                                                   ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[1][1]                                                                                                       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.808      ;
; 0.568 ; resume_count[3]                                                                                                                                           ; resume_count[3]                                                                                                                                                                               ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 0.826      ;
; 0.568 ; resume_count[5]                                                                                                                                           ; resume_count[5]                                                                                                                                                                               ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 0.826      ;
; 0.570 ; resume_count[4]                                                                                                                                           ; resume_count[4]                                                                                                                                                                               ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 0.828      ;
; 0.570 ; resume_count[7]                                                                                                                                           ; resume_count[7]                                                                                                                                                                               ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 0.828      ;
; 0.570 ; resume_count[9]                                                                                                                                           ; resume_count[9]                                                                                                                                                                               ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 0.828      ;
; 0.570 ; resume_count[13]                                                                                                                                          ; resume_count[13]                                                                                                                                                                              ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 0.830      ;
; 0.570 ; resume_count[23]                                                                                                                                          ; resume_count[23]                                                                                                                                                                              ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 0.830      ;
; 0.571 ; resume_count[18]                                                                                                                                          ; resume_count[18]                                                                                                                                                                              ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 0.831      ;
; 0.572 ; resume_count[12]                                                                                                                                          ; resume_count[12]                                                                                                                                                                              ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 0.832      ;
; 0.573 ; resume_count[14]                                                                                                                                          ; resume_count[14]                                                                                                                                                                              ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 0.833      ;
; 0.573 ; resume_count[19]                                                                                                                                          ; resume_count[19]                                                                                                                                                                              ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 0.833      ;
; 0.573 ; resume_count[21]                                                                                                                                          ; resume_count[21]                                                                                                                                                                              ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 0.833      ;
; 0.575 ; resume_count[6]                                                                                                                                           ; resume_count[6]                                                                                                                                                                               ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 0.833      ;
; 0.575 ; resume_count[8]                                                                                                                                           ; resume_count[8]                                                                                                                                                                               ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 0.833      ;
; 0.575 ; resume_count[20]                                                                                                                                          ; resume_count[20]                                                                                                                                                                              ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 0.835      ;
; 0.576 ; resume_count[22]                                                                                                                                          ; resume_count[22]                                                                                                                                                                              ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 0.836      ;
; 0.582 ; resume_count[15]                                                                                                                                          ; resume_count[15]                                                                                                                                                                              ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 0.842      ;
; 0.583 ; resume_count[11]                                                                                                                                          ; resume_count[11]                                                                                                                                                                              ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 0.841      ;
; 0.583 ; resume_count[17]                                                                                                                                          ; resume_count[17]                                                                                                                                                                              ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 0.843      ;
; 0.586 ; VGA:Inst_VGA|Hcnt[2]                                                                                                                                      ; VGA:Inst_VGA|Hcnt[2]                                                                                                                                                                          ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.830      ;
; 0.587 ; VGA:Inst_VGA|Hcnt[1]                                                                                                                                      ; VGA:Inst_VGA|Hcnt[1]                                                                                                                                                                          ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.831      ;
; 0.588 ; resume_count[16]                                                                                                                                          ; resume_count[16]                                                                                                                                                                              ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 0.848      ;
; 0.588 ; resume_count[10]                                                                                                                                          ; resume_count[10]                                                                                                                                                                              ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 0.846      ;
; 0.590 ; resume_count[24]                                                                                                                                          ; resume_count[24]                                                                                                                                                                              ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 0.850      ;
; 0.593 ; VGA:Inst_VGA|Vcnt[6]                                                                                                                                      ; VGA:Inst_VGA|Vcnt[6]                                                                                                                                                                          ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.837      ;
; 0.594 ; Address_Generator:Inst_Address_Generator|val[6]                                                                                                           ; Address_Generator:Inst_Address_Generator|val[6]                                                                                                                                               ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.838      ;
; 0.595 ; VGA:Inst_VGA|Vcnt[5]                                                                                                                                      ; VGA:Inst_VGA|Vcnt[5]                                                                                                                                                                          ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.839      ;
; 0.595 ; Address_Generator:Inst_Address_Generator|val[1]                                                                                                           ; Address_Generator:Inst_Address_Generator|val[1]                                                                                                                                               ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.839      ;
; 0.596 ; Address_Generator:Inst_Address_Generator|val[2]                                                                                                           ; Address_Generator:Inst_Address_Generator|val[2]                                                                                                                                               ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.840      ;
; 0.597 ; Address_Generator:Inst_Address_Generator|val[7]                                                                                                           ; Address_Generator:Inst_Address_Generator|val[7]                                                                                                                                               ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.841      ;
; 0.598 ; VGA:Inst_VGA|Vcnt[1]                                                                                                                                      ; VGA:Inst_VGA|Vcnt[1]                                                                                                                                                                          ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.842      ;
; 0.598 ; Address_Generator:Inst_Address_Generator|val[5]                                                                                                           ; Address_Generator:Inst_Address_Generator|val[5]                                                                                                                                               ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.842      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                     ;
+-------+--------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                  ; To Node                                                                                               ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.354 ; LCD_TEST:Inst_LCD_TEST|mLCD_ST.000000                                                      ; LCD_TEST:Inst_LCD_TEST|mLCD_ST.000000                                                                 ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; LCD_TEST:Inst_LCD_TEST|mLCD_Start                                                          ; LCD_TEST:Inst_LCD_TEST|mLCD_Start                                                                     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; LCD_TEST:Inst_LCD_TEST|mLCD_ST.000010                                                      ; LCD_TEST:Inst_LCD_TEST|mLCD_ST.000010                                                                 ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; LCD_TEST:Inst_LCD_TEST|mLCD_ST.000001                                                      ; LCD_TEST:Inst_LCD_TEST|mLCD_ST.000001                                                                 ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; LCD_TEST:Inst_LCD_TEST|mRST_ST[2]                                                          ; LCD_TEST:Inst_LCD_TEST|mRST_ST[2]                                                                     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; LCD_TEST:Inst_LCD_TEST|mRST_ST[0]                                                          ; LCD_TEST:Inst_LCD_TEST|mRST_ST[0]                                                                     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; LCD_TEST:Inst_LCD_TEST|mRST_ST[1]                                                          ; LCD_TEST:Inst_LCD_TEST|mRST_ST[1]                                                                     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; LCD_TEST:Inst_LCD_TEST|LUT_INDEX[4]                                                        ; LCD_TEST:Inst_LCD_TEST|LUT_INDEX[4]                                                                   ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; serial:Inst_UART_rx|r_Rx_Byte[6]                                                           ; serial:Inst_UART_rx|r_Rx_Byte[6]                                                                      ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; serial:Inst_UART_rx|r_Rx_Byte[5]                                                           ; serial:Inst_UART_rx|r_Rx_Byte[5]                                                                      ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; serial:Inst_UART_rx|r_Rx_Byte[4]                                                           ; serial:Inst_UART_rx|r_Rx_Byte[4]                                                                      ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; serial:Inst_UART_rx|r_Rx_Byte[3]                                                           ; serial:Inst_UART_rx|r_Rx_Byte[3]                                                                      ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; serial:Inst_UART_rx|r_Rx_Byte[2]                                                           ; serial:Inst_UART_rx|r_Rx_Byte[2]                                                                      ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; serial:Inst_UART_rx|r_Rx_Byte[7]                                                           ; serial:Inst_UART_rx|r_Rx_Byte[7]                                                                      ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; serial:Inst_UART_rx|r_Rx_Byte[1]                                                           ; serial:Inst_UART_rx|r_Rx_Byte[1]                                                                      ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; serial:Inst_UART_rx|r_Rx_Byte[0]                                                           ; serial:Inst_UART_rx|r_Rx_Byte[0]                                                                      ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; serial:Inst_UART_rx|r_SM_Main.000                                                          ; serial:Inst_UART_rx|r_SM_Main.000                                                                     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; serial:Inst_UART_rx|r_SM_Main.s_RX_START_BIT                                               ; serial:Inst_UART_rx|r_SM_Main.s_RX_START_BIT                                                          ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; serial:Inst_UART_rx|r_SM_Main.s_RX_DATA_BITS                                               ; serial:Inst_UART_rx|r_SM_Main.s_RX_DATA_BITS                                                          ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; serial:Inst_UART_rx|r_SM_Main.s_RX_STOP_BIT                                                ; serial:Inst_UART_rx|r_SM_Main.s_RX_STOP_BIT                                                           ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; serial:Inst_UART_rx|r_Bit_Index[1]                                                         ; serial:Inst_UART_rx|r_Bit_Index[1]                                                                    ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; serial:Inst_UART_rx|r_Bit_Index[2]                                                         ; serial:Inst_UART_rx|r_Bit_Index[2]                                                                    ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; serial:Inst_UART_rx|r_Bit_Index[0]                                                         ; serial:Inst_UART_rx|r_Bit_Index[0]                                                                    ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[4]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[4]                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[7]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[7]                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[1]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[1]                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[6]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[6]                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[2]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[2]                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[5]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[5]                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[3]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[3]                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; LCD_TEST:Inst_LCD_TEST|LUT_INDEX[7]                                                        ; LCD_TEST:Inst_LCD_TEST|LUT_INDEX[7]                                                                   ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; LCD_TEST:Inst_LCD_TEST|LUT_INDEX[3]                                                        ; LCD_TEST:Inst_LCD_TEST|LUT_INDEX[3]                                                                   ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; LCD_TEST:Inst_LCD_TEST|LUT_INDEX[2]                                                        ; LCD_TEST:Inst_LCD_TEST|LUT_INDEX[2]                                                                   ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; LCD_TEST:Inst_LCD_TEST|LUT_INDEX[5]                                                        ; LCD_TEST:Inst_LCD_TEST|LUT_INDEX[5]                                                                   ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; LCD_TEST:Inst_LCD_TEST|LUT_INDEX[6]                                                        ; LCD_TEST:Inst_LCD_TEST|LUT_INDEX[6]                                                                   ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|Cont[0]                                           ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|Cont[0]                                                      ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|Cont[1]                                           ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|Cont[1]                                                      ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|Cont[2]                                           ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|Cont[2]                                                      ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|Cont[3]                                           ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|Cont[3]                                                      ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|ST.10                                             ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|ST.10                                                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[31]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[31]                       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[0]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[0]                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.356 ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|LCD_EN                                            ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|LCD_EN                                                       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|mStart                                            ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|mStart                                                       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|oDone                                             ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|oDone                                                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.365 ; ov7670_controller:Inst_ov7670_controller|sys_clk                                           ; ov7670_controller:Inst_ov7670_controller|sys_clk                                                      ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.608      ;
; 0.388 ; LCD_TEST:Inst_LCD_TEST|mDLY[17]                                                            ; LCD_TEST:Inst_LCD_TEST|mDLY[17]                                                                       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.630      ;
; 0.395 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[26]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[27]                       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.638      ;
; 0.396 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[21]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[22]                       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[12]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[13]                       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.638      ;
; 0.396 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[3]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[4]                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.639      ;
; 0.397 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[30]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[31]                       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[27]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[28]                       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[26]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[27]                       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[25]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[26]                       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[23]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[24]                       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[22]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[23]                       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[18]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[19]                       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[17]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[18]                       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[14]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[15]                       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[5]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[6]                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[4]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[5]                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.640      ;
; 0.398 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[24]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[25]                       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[16]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[17]                       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[13]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[14]                       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.640      ;
; 0.402 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[10]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[11]                       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.644      ;
; 0.403 ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|ST.00                                             ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|LCD_EN                                                       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.644      ;
; 0.404 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[19]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[20]                       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.646      ;
; 0.405 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[28]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[29]                       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.647      ;
; 0.405 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[20]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[21]                       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.647      ;
; 0.406 ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|preStart                                          ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|oDone                                                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.647      ;
; 0.408 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[0]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[1]                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.651      ;
; 0.409 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[1]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[2]                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.652      ;
; 0.413 ; LCD_TEST:Inst_LCD_TEST|mLCD_ST.000010                                                      ; LCD_TEST:Inst_LCD_TEST|mLCD_ST.000001                                                                 ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.656      ;
; 0.414 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[1] ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|sreg.1001011000000000 ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.657      ;
; 0.416 ; LCD_TEST:Inst_LCD_TEST|mLCD_ST.000011                                                      ; LCD_TEST:Inst_LCD_TEST|mLCD_ST.000000                                                                 ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.659      ;
; 0.416 ; LCD_TEST:Inst_LCD_TEST|mLCD_ST.000001                                                      ; LCD_TEST:Inst_LCD_TEST|mLCD_ST.000010                                                                 ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.659      ;
; 0.427 ; LCD_TEST:Inst_LCD_TEST|mRST_ST[0]                                                          ; LCD_TEST:Inst_LCD_TEST|mRST_ST[1]                                                                     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.670      ;
; 0.429 ; LCD_TEST:Inst_LCD_TEST|mLCD_ST.000010                                                      ; LCD_TEST:Inst_LCD_TEST|mLCD_ST.000011                                                                 ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.672      ;
; 0.429 ; LCD_TEST:Inst_LCD_TEST|LUT_INDEX[3]                                                        ; LCD_TEST:Inst_LCD_TEST|LUT_INDEX[0]                                                                   ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.671      ;
; 0.430 ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|ST.01                                             ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|ST.10                                                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.672      ;
; 0.431 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[1] ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|sreg.0001000100000000 ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.674      ;
; 0.437 ; serial:Inst_UART_rx|r_Rx_Data                                                              ; serial:Inst_UART_rx|r_SM_Main.000                                                                     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.680      ;
; 0.437 ; serial:Inst_UART_rx|r_Rx_Data                                                              ; serial:Inst_UART_rx|r_SM_Main.s_RX_START_BIT                                                          ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.680      ;
; 0.453 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[31]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[0]                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.695      ;
; 0.489 ; serial:Inst_UART_rx|r_DriveCMD[0]                                                          ; controller:Inst_controller|out_L[8]                                                                   ; serial:Inst_UART_rx|r_DriveCMD[0]                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.335      ; 1.298      ;
; 0.490 ; serial:Inst_UART_rx|r_DriveCMD[0]                                                          ; controller:Inst_controller|out_R[11]                                                                  ; serial:Inst_UART_rx|r_DriveCMD[0]                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.335      ; 1.299      ;
; 0.491 ; serial:Inst_UART_rx|r_DriveCMD[0]                                                          ; controller:Inst_controller|out_L[10]                                                                  ; serial:Inst_UART_rx|r_DriveCMD[0]                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.335      ; 1.300      ;
; 0.491 ; serial:Inst_UART_rx|r_DriveCMD[0]                                                          ; controller:Inst_controller|out_R[9]                                                                   ; serial:Inst_UART_rx|r_DriveCMD[0]                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.335      ; 1.300      ;
; 0.492 ; serial:Inst_UART_rx|r_DriveCMD[0]                                                          ; controller:Inst_controller|out_R[6]                                                                   ; serial:Inst_UART_rx|r_DriveCMD[0]                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.335      ; 1.301      ;
; 0.493 ; serial:Inst_UART_rx|r_DriveCMD[0]                                                          ; controller:Inst_controller|out_L[6]                                                                   ; serial:Inst_UART_rx|r_DriveCMD[0]                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.335      ; 1.302      ;
; 0.493 ; serial:Inst_UART_rx|r_DriveCMD[0]                                                          ; controller:Inst_controller|out_R[10]                                                                  ; serial:Inst_UART_rx|r_DriveCMD[0]                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.335      ; 1.302      ;
; 0.494 ; serial:Inst_UART_rx|r_DriveCMD[0]                                                          ; controller:Inst_controller|out_L[7]                                                                   ; serial:Inst_UART_rx|r_DriveCMD[0]                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.335      ; 1.303      ;
; 0.496 ; serial:Inst_UART_rx|r_DriveCMD[0]                                                          ; controller:Inst_controller|out_R[7]                                                                   ; serial:Inst_UART_rx|r_DriveCMD[0]                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.335      ; 1.305      ;
; 0.497 ; serial:Inst_UART_rx|r_DriveCMD[0]                                                          ; controller:Inst_controller|out_R[8]                                                                   ; serial:Inst_UART_rx|r_DriveCMD[0]                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.335      ; 1.306      ;
; 0.497 ; serial:Inst_UART_rx|r_DriveCMD[0]                                                          ; controller:Inst_controller|out_R[13]                                                                  ; serial:Inst_UART_rx|r_DriveCMD[0]                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.335      ; 1.306      ;
; 0.498 ; serial:Inst_UART_rx|r_DriveCMD[0]                                                          ; controller:Inst_controller|out_L[9]                                                                   ; serial:Inst_UART_rx|r_DriveCMD[0]                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.335      ; 1.307      ;
; 0.499 ; serial:Inst_UART_rx|r_DriveCMD[0]                                                          ; controller:Inst_controller|out_L[11]                                                                  ; serial:Inst_UART_rx|r_DriveCMD[0]                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.335      ; 1.308      ;
; 0.499 ; serial:Inst_UART_rx|r_DriveCMD[0]                                                          ; controller:Inst_controller|out_R[12]                                                                  ; serial:Inst_UART_rx|r_DriveCMD[0]                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.335      ; 1.308      ;
; 0.500 ; serial:Inst_UART_rx|r_DriveCMD[0]                                                          ; controller:Inst_controller|out_L[4]                                                                   ; serial:Inst_UART_rx|r_DriveCMD[0]                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.335      ; 1.309      ;
+-------+--------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_50'                                                                                                                         ;
+-------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.368 ; Reset_Delay:Inst_reset_delay|Cont[0]  ; Reset_Delay:Inst_reset_delay|Cont[0]  ; clk_50       ; clk_50      ; 0.000        ; 0.069      ; 0.608      ;
; 0.389 ; Reset_Delay:Inst_reset_delay|Cont[19] ; Reset_Delay:Inst_reset_delay|Cont[19] ; clk_50       ; clk_50      ; 0.000        ; 0.070      ; 0.630      ;
; 0.588 ; Reset_Delay:Inst_reset_delay|Cont[13] ; Reset_Delay:Inst_reset_delay|Cont[13] ; clk_50       ; clk_50      ; 0.000        ; 0.070      ; 0.829      ;
; 0.589 ; Reset_Delay:Inst_reset_delay|Cont[10] ; Reset_Delay:Inst_reset_delay|Cont[10] ; clk_50       ; clk_50      ; 0.000        ; 0.070      ; 0.830      ;
; 0.589 ; Reset_Delay:Inst_reset_delay|Cont[5]  ; Reset_Delay:Inst_reset_delay|Cont[5]  ; clk_50       ; clk_50      ; 0.000        ; 0.069      ; 0.829      ;
; 0.589 ; Reset_Delay:Inst_reset_delay|Cont[7]  ; Reset_Delay:Inst_reset_delay|Cont[7]  ; clk_50       ; clk_50      ; 0.000        ; 0.069      ; 0.829      ;
; 0.590 ; Reset_Delay:Inst_reset_delay|Cont[12] ; Reset_Delay:Inst_reset_delay|Cont[12] ; clk_50       ; clk_50      ; 0.000        ; 0.070      ; 0.831      ;
; 0.590 ; Reset_Delay:Inst_reset_delay|Cont[15] ; Reset_Delay:Inst_reset_delay|Cont[15] ; clk_50       ; clk_50      ; 0.000        ; 0.070      ; 0.831      ;
; 0.590 ; Reset_Delay:Inst_reset_delay|Cont[16] ; Reset_Delay:Inst_reset_delay|Cont[16] ; clk_50       ; clk_50      ; 0.000        ; 0.070      ; 0.831      ;
; 0.591 ; Reset_Delay:Inst_reset_delay|Cont[6]  ; Reset_Delay:Inst_reset_delay|Cont[6]  ; clk_50       ; clk_50      ; 0.000        ; 0.069      ; 0.831      ;
; 0.591 ; Reset_Delay:Inst_reset_delay|Cont[14] ; Reset_Delay:Inst_reset_delay|Cont[14] ; clk_50       ; clk_50      ; 0.000        ; 0.070      ; 0.832      ;
; 0.592 ; Reset_Delay:Inst_reset_delay|Cont[2]  ; Reset_Delay:Inst_reset_delay|Cont[2]  ; clk_50       ; clk_50      ; 0.000        ; 0.069      ; 0.832      ;
; 0.592 ; Reset_Delay:Inst_reset_delay|Cont[4]  ; Reset_Delay:Inst_reset_delay|Cont[4]  ; clk_50       ; clk_50      ; 0.000        ; 0.069      ; 0.832      ;
; 0.592 ; Reset_Delay:Inst_reset_delay|Cont[11] ; Reset_Delay:Inst_reset_delay|Cont[11] ; clk_50       ; clk_50      ; 0.000        ; 0.070      ; 0.833      ;
; 0.593 ; Reset_Delay:Inst_reset_delay|Cont[18] ; Reset_Delay:Inst_reset_delay|Cont[18] ; clk_50       ; clk_50      ; 0.000        ; 0.070      ; 0.834      ;
; 0.594 ; Reset_Delay:Inst_reset_delay|Cont[3]  ; Reset_Delay:Inst_reset_delay|Cont[3]  ; clk_50       ; clk_50      ; 0.000        ; 0.069      ; 0.834      ;
; 0.595 ; Reset_Delay:Inst_reset_delay|Cont[17] ; Reset_Delay:Inst_reset_delay|Cont[17] ; clk_50       ; clk_50      ; 0.000        ; 0.070      ; 0.836      ;
; 0.602 ; Reset_Delay:Inst_reset_delay|Cont[9]  ; Reset_Delay:Inst_reset_delay|Cont[9]  ; clk_50       ; clk_50      ; 0.000        ; 0.069      ; 0.842      ;
; 0.605 ; Reset_Delay:Inst_reset_delay|Cont[8]  ; Reset_Delay:Inst_reset_delay|Cont[8]  ; clk_50       ; clk_50      ; 0.000        ; 0.069      ; 0.845      ;
; 0.610 ; Reset_Delay:Inst_reset_delay|Cont[1]  ; Reset_Delay:Inst_reset_delay|Cont[1]  ; clk_50       ; clk_50      ; 0.000        ; 0.069      ; 0.850      ;
; 0.611 ; Reset_Delay:Inst_reset_delay|Cont[0]  ; Reset_Delay:Inst_reset_delay|Cont[1]  ; clk_50       ; clk_50      ; 0.000        ; 0.069      ; 0.851      ;
; 0.876 ; Reset_Delay:Inst_reset_delay|Cont[10] ; Reset_Delay:Inst_reset_delay|Cont[11] ; clk_50       ; clk_50      ; 0.000        ; 0.070      ; 1.117      ;
; 0.876 ; Reset_Delay:Inst_reset_delay|Cont[16] ; Reset_Delay:Inst_reset_delay|Cont[17] ; clk_50       ; clk_50      ; 0.000        ; 0.070      ; 1.117      ;
; 0.876 ; Reset_Delay:Inst_reset_delay|Cont[13] ; Reset_Delay:Inst_reset_delay|Cont[14] ; clk_50       ; clk_50      ; 0.000        ; 0.070      ; 1.117      ;
; 0.877 ; Reset_Delay:Inst_reset_delay|Cont[12] ; Reset_Delay:Inst_reset_delay|Cont[13] ; clk_50       ; clk_50      ; 0.000        ; 0.070      ; 1.118      ;
; 0.877 ; Reset_Delay:Inst_reset_delay|Cont[5]  ; Reset_Delay:Inst_reset_delay|Cont[6]  ; clk_50       ; clk_50      ; 0.000        ; 0.069      ; 1.117      ;
; 0.877 ; Reset_Delay:Inst_reset_delay|Cont[7]  ; Reset_Delay:Inst_reset_delay|Cont[8]  ; clk_50       ; clk_50      ; 0.000        ; 0.069      ; 1.117      ;
; 0.878 ; Reset_Delay:Inst_reset_delay|Cont[6]  ; Reset_Delay:Inst_reset_delay|Cont[7]  ; clk_50       ; clk_50      ; 0.000        ; 0.069      ; 1.118      ;
; 0.878 ; Reset_Delay:Inst_reset_delay|Cont[14] ; Reset_Delay:Inst_reset_delay|Cont[15] ; clk_50       ; clk_50      ; 0.000        ; 0.070      ; 1.119      ;
; 0.878 ; Reset_Delay:Inst_reset_delay|Cont[15] ; Reset_Delay:Inst_reset_delay|Cont[16] ; clk_50       ; clk_50      ; 0.000        ; 0.070      ; 1.119      ;
; 0.879 ; Reset_Delay:Inst_reset_delay|Cont[4]  ; Reset_Delay:Inst_reset_delay|Cont[5]  ; clk_50       ; clk_50      ; 0.000        ; 0.069      ; 1.119      ;
; 0.879 ; Reset_Delay:Inst_reset_delay|Cont[2]  ; Reset_Delay:Inst_reset_delay|Cont[3]  ; clk_50       ; clk_50      ; 0.000        ; 0.069      ; 1.119      ;
; 0.879 ; Reset_Delay:Inst_reset_delay|Cont[0]  ; Reset_Delay:Inst_reset_delay|Cont[2]  ; clk_50       ; clk_50      ; 0.000        ; 0.069      ; 1.119      ;
; 0.880 ; Reset_Delay:Inst_reset_delay|Cont[18] ; Reset_Delay:Inst_reset_delay|Cont[19] ; clk_50       ; clk_50      ; 0.000        ; 0.070      ; 1.121      ;
; 0.880 ; Reset_Delay:Inst_reset_delay|Cont[11] ; Reset_Delay:Inst_reset_delay|Cont[12] ; clk_50       ; clk_50      ; 0.000        ; 0.070      ; 1.121      ;
; 0.881 ; Reset_Delay:Inst_reset_delay|Cont[9]  ; Reset_Delay:Inst_reset_delay|Cont[10] ; clk_50       ; clk_50      ; 0.000        ; 0.078      ; 1.130      ;
; 0.882 ; Reset_Delay:Inst_reset_delay|Cont[3]  ; Reset_Delay:Inst_reset_delay|Cont[4]  ; clk_50       ; clk_50      ; 0.000        ; 0.069      ; 1.122      ;
; 0.883 ; Reset_Delay:Inst_reset_delay|Cont[17] ; Reset_Delay:Inst_reset_delay|Cont[18] ; clk_50       ; clk_50      ; 0.000        ; 0.070      ; 1.124      ;
; 0.883 ; Reset_Delay:Inst_reset_delay|Cont[1]  ; Reset_Delay:Inst_reset_delay|Cont[2]  ; clk_50       ; clk_50      ; 0.000        ; 0.069      ; 1.123      ;
; 0.887 ; Reset_Delay:Inst_reset_delay|Cont[13] ; Reset_Delay:Inst_reset_delay|Cont[15] ; clk_50       ; clk_50      ; 0.000        ; 0.070      ; 1.128      ;
; 0.888 ; Reset_Delay:Inst_reset_delay|Cont[7]  ; Reset_Delay:Inst_reset_delay|Cont[9]  ; clk_50       ; clk_50      ; 0.000        ; 0.069      ; 1.128      ;
; 0.888 ; Reset_Delay:Inst_reset_delay|Cont[5]  ; Reset_Delay:Inst_reset_delay|Cont[7]  ; clk_50       ; clk_50      ; 0.000        ; 0.069      ; 1.128      ;
; 0.889 ; Reset_Delay:Inst_reset_delay|Cont[15] ; Reset_Delay:Inst_reset_delay|Cont[17] ; clk_50       ; clk_50      ; 0.000        ; 0.070      ; 1.130      ;
; 0.890 ; Reset_Delay:Inst_reset_delay|Cont[0]  ; Reset_Delay:Inst_reset_delay|Cont[3]  ; clk_50       ; clk_50      ; 0.000        ; 0.069      ; 1.130      ;
; 0.891 ; Reset_Delay:Inst_reset_delay|Cont[11] ; Reset_Delay:Inst_reset_delay|Cont[13] ; clk_50       ; clk_50      ; 0.000        ; 0.070      ; 1.132      ;
; 0.892 ; Reset_Delay:Inst_reset_delay|Cont[9]  ; Reset_Delay:Inst_reset_delay|Cont[11] ; clk_50       ; clk_50      ; 0.000        ; 0.078      ; 1.141      ;
; 0.892 ; Reset_Delay:Inst_reset_delay|Cont[8]  ; Reset_Delay:Inst_reset_delay|Cont[9]  ; clk_50       ; clk_50      ; 0.000        ; 0.069      ; 1.132      ;
; 0.893 ; Reset_Delay:Inst_reset_delay|Cont[3]  ; Reset_Delay:Inst_reset_delay|Cont[5]  ; clk_50       ; clk_50      ; 0.000        ; 0.069      ; 1.133      ;
; 0.894 ; Reset_Delay:Inst_reset_delay|Cont[17] ; Reset_Delay:Inst_reset_delay|Cont[19] ; clk_50       ; clk_50      ; 0.000        ; 0.070      ; 1.135      ;
; 0.894 ; Reset_Delay:Inst_reset_delay|Cont[1]  ; Reset_Delay:Inst_reset_delay|Cont[3]  ; clk_50       ; clk_50      ; 0.000        ; 0.069      ; 1.134      ;
; 0.975 ; Reset_Delay:Inst_reset_delay|Cont[10] ; Reset_Delay:Inst_reset_delay|Cont[12] ; clk_50       ; clk_50      ; 0.000        ; 0.070      ; 1.216      ;
; 0.975 ; Reset_Delay:Inst_reset_delay|Cont[16] ; Reset_Delay:Inst_reset_delay|Cont[18] ; clk_50       ; clk_50      ; 0.000        ; 0.070      ; 1.216      ;
; 0.976 ; Reset_Delay:Inst_reset_delay|Cont[12] ; Reset_Delay:Inst_reset_delay|Cont[14] ; clk_50       ; clk_50      ; 0.000        ; 0.070      ; 1.217      ;
; 0.977 ; Reset_Delay:Inst_reset_delay|Cont[6]  ; Reset_Delay:Inst_reset_delay|Cont[8]  ; clk_50       ; clk_50      ; 0.000        ; 0.069      ; 1.217      ;
; 0.977 ; Reset_Delay:Inst_reset_delay|Cont[14] ; Reset_Delay:Inst_reset_delay|Cont[16] ; clk_50       ; clk_50      ; 0.000        ; 0.070      ; 1.218      ;
; 0.978 ; Reset_Delay:Inst_reset_delay|Cont[4]  ; Reset_Delay:Inst_reset_delay|Cont[6]  ; clk_50       ; clk_50      ; 0.000        ; 0.069      ; 1.218      ;
; 0.978 ; Reset_Delay:Inst_reset_delay|Cont[7]  ; Reset_Delay:Inst_reset_delay|Cont[10] ; clk_50       ; clk_50      ; 0.000        ; 0.078      ; 1.227      ;
; 0.978 ; Reset_Delay:Inst_reset_delay|Cont[2]  ; Reset_Delay:Inst_reset_delay|Cont[4]  ; clk_50       ; clk_50      ; 0.000        ; 0.069      ; 1.218      ;
; 0.982 ; Reset_Delay:Inst_reset_delay|Cont[8]  ; Reset_Delay:Inst_reset_delay|Cont[10] ; clk_50       ; clk_50      ; 0.000        ; 0.078      ; 1.231      ;
; 0.986 ; Reset_Delay:Inst_reset_delay|Cont[10] ; Reset_Delay:Inst_reset_delay|Cont[13] ; clk_50       ; clk_50      ; 0.000        ; 0.070      ; 1.227      ;
; 0.986 ; Reset_Delay:Inst_reset_delay|Cont[16] ; Reset_Delay:Inst_reset_delay|Cont[19] ; clk_50       ; clk_50      ; 0.000        ; 0.070      ; 1.227      ;
; 0.986 ; Reset_Delay:Inst_reset_delay|Cont[13] ; Reset_Delay:Inst_reset_delay|Cont[16] ; clk_50       ; clk_50      ; 0.000        ; 0.070      ; 1.227      ;
; 0.987 ; Reset_Delay:Inst_reset_delay|Cont[12] ; Reset_Delay:Inst_reset_delay|Cont[15] ; clk_50       ; clk_50      ; 0.000        ; 0.070      ; 1.228      ;
; 0.987 ; Reset_Delay:Inst_reset_delay|Cont[5]  ; Reset_Delay:Inst_reset_delay|Cont[8]  ; clk_50       ; clk_50      ; 0.000        ; 0.069      ; 1.227      ;
; 0.988 ; Reset_Delay:Inst_reset_delay|Cont[6]  ; Reset_Delay:Inst_reset_delay|Cont[9]  ; clk_50       ; clk_50      ; 0.000        ; 0.069      ; 1.228      ;
; 0.988 ; Reset_Delay:Inst_reset_delay|Cont[14] ; Reset_Delay:Inst_reset_delay|Cont[17] ; clk_50       ; clk_50      ; 0.000        ; 0.070      ; 1.229      ;
; 0.988 ; Reset_Delay:Inst_reset_delay|Cont[15] ; Reset_Delay:Inst_reset_delay|Cont[18] ; clk_50       ; clk_50      ; 0.000        ; 0.070      ; 1.229      ;
; 0.989 ; Reset_Delay:Inst_reset_delay|Cont[4]  ; Reset_Delay:Inst_reset_delay|Cont[7]  ; clk_50       ; clk_50      ; 0.000        ; 0.069      ; 1.229      ;
; 0.989 ; Reset_Delay:Inst_reset_delay|Cont[7]  ; Reset_Delay:Inst_reset_delay|Cont[11] ; clk_50       ; clk_50      ; 0.000        ; 0.078      ; 1.238      ;
; 0.989 ; Reset_Delay:Inst_reset_delay|Cont[2]  ; Reset_Delay:Inst_reset_delay|Cont[5]  ; clk_50       ; clk_50      ; 0.000        ; 0.069      ; 1.229      ;
; 0.989 ; Reset_Delay:Inst_reset_delay|Cont[0]  ; Reset_Delay:Inst_reset_delay|Cont[4]  ; clk_50       ; clk_50      ; 0.000        ; 0.069      ; 1.229      ;
; 0.990 ; Reset_Delay:Inst_reset_delay|Cont[11] ; Reset_Delay:Inst_reset_delay|Cont[14] ; clk_50       ; clk_50      ; 0.000        ; 0.070      ; 1.231      ;
; 0.991 ; Reset_Delay:Inst_reset_delay|Cont[9]  ; Reset_Delay:Inst_reset_delay|Cont[12] ; clk_50       ; clk_50      ; 0.000        ; 0.078      ; 1.240      ;
; 0.992 ; Reset_Delay:Inst_reset_delay|Cont[3]  ; Reset_Delay:Inst_reset_delay|Cont[6]  ; clk_50       ; clk_50      ; 0.000        ; 0.069      ; 1.232      ;
; 0.993 ; Reset_Delay:Inst_reset_delay|Cont[8]  ; Reset_Delay:Inst_reset_delay|Cont[11] ; clk_50       ; clk_50      ; 0.000        ; 0.078      ; 1.242      ;
; 0.993 ; Reset_Delay:Inst_reset_delay|Cont[1]  ; Reset_Delay:Inst_reset_delay|Cont[4]  ; clk_50       ; clk_50      ; 0.000        ; 0.069      ; 1.233      ;
; 0.997 ; Reset_Delay:Inst_reset_delay|Cont[13] ; Reset_Delay:Inst_reset_delay|Cont[17] ; clk_50       ; clk_50      ; 0.000        ; 0.070      ; 1.238      ;
; 0.998 ; Reset_Delay:Inst_reset_delay|Cont[5]  ; Reset_Delay:Inst_reset_delay|Cont[9]  ; clk_50       ; clk_50      ; 0.000        ; 0.069      ; 1.238      ;
; 0.999 ; Reset_Delay:Inst_reset_delay|Cont[15] ; Reset_Delay:Inst_reset_delay|Cont[19] ; clk_50       ; clk_50      ; 0.000        ; 0.070      ; 1.240      ;
; 1.000 ; Reset_Delay:Inst_reset_delay|Cont[0]  ; Reset_Delay:Inst_reset_delay|Cont[5]  ; clk_50       ; clk_50      ; 0.000        ; 0.069      ; 1.240      ;
; 1.001 ; Reset_Delay:Inst_reset_delay|Cont[11] ; Reset_Delay:Inst_reset_delay|Cont[15] ; clk_50       ; clk_50      ; 0.000        ; 0.070      ; 1.242      ;
; 1.002 ; Reset_Delay:Inst_reset_delay|Cont[9]  ; Reset_Delay:Inst_reset_delay|Cont[13] ; clk_50       ; clk_50      ; 0.000        ; 0.078      ; 1.251      ;
; 1.003 ; Reset_Delay:Inst_reset_delay|Cont[3]  ; Reset_Delay:Inst_reset_delay|Cont[7]  ; clk_50       ; clk_50      ; 0.000        ; 0.069      ; 1.243      ;
; 1.004 ; Reset_Delay:Inst_reset_delay|Cont[1]  ; Reset_Delay:Inst_reset_delay|Cont[5]  ; clk_50       ; clk_50      ; 0.000        ; 0.069      ; 1.244      ;
; 1.073 ; Reset_Delay:Inst_reset_delay|Cont[10] ; Reset_Delay:Inst_reset_delay|oRESET   ; clk_50       ; clk_50      ; 0.000        ; 0.070      ; 1.314      ;
; 1.078 ; Reset_Delay:Inst_reset_delay|Cont[6]  ; Reset_Delay:Inst_reset_delay|Cont[10] ; clk_50       ; clk_50      ; 0.000        ; 0.078      ; 1.327      ;
; 1.085 ; Reset_Delay:Inst_reset_delay|Cont[10] ; Reset_Delay:Inst_reset_delay|Cont[14] ; clk_50       ; clk_50      ; 0.000        ; 0.070      ; 1.326      ;
; 1.086 ; Reset_Delay:Inst_reset_delay|Cont[12] ; Reset_Delay:Inst_reset_delay|Cont[16] ; clk_50       ; clk_50      ; 0.000        ; 0.070      ; 1.327      ;
; 1.087 ; Reset_Delay:Inst_reset_delay|Cont[14] ; Reset_Delay:Inst_reset_delay|Cont[18] ; clk_50       ; clk_50      ; 0.000        ; 0.070      ; 1.328      ;
; 1.088 ; Reset_Delay:Inst_reset_delay|Cont[4]  ; Reset_Delay:Inst_reset_delay|Cont[8]  ; clk_50       ; clk_50      ; 0.000        ; 0.069      ; 1.328      ;
; 1.088 ; Reset_Delay:Inst_reset_delay|Cont[7]  ; Reset_Delay:Inst_reset_delay|Cont[12] ; clk_50       ; clk_50      ; 0.000        ; 0.078      ; 1.337      ;
; 1.088 ; Reset_Delay:Inst_reset_delay|Cont[2]  ; Reset_Delay:Inst_reset_delay|Cont[6]  ; clk_50       ; clk_50      ; 0.000        ; 0.069      ; 1.328      ;
; 1.088 ; Reset_Delay:Inst_reset_delay|Cont[5]  ; Reset_Delay:Inst_reset_delay|Cont[10] ; clk_50       ; clk_50      ; 0.000        ; 0.078      ; 1.337      ;
; 1.089 ; Reset_Delay:Inst_reset_delay|Cont[6]  ; Reset_Delay:Inst_reset_delay|Cont[11] ; clk_50       ; clk_50      ; 0.000        ; 0.078      ; 1.338      ;
; 1.092 ; Reset_Delay:Inst_reset_delay|Cont[8]  ; Reset_Delay:Inst_reset_delay|Cont[12] ; clk_50       ; clk_50      ; 0.000        ; 0.078      ; 1.341      ;
; 1.096 ; Reset_Delay:Inst_reset_delay|Cont[10] ; Reset_Delay:Inst_reset_delay|Cont[15] ; clk_50       ; clk_50      ; 0.000        ; 0.070      ; 1.337      ;
; 1.096 ; Reset_Delay:Inst_reset_delay|Cont[13] ; Reset_Delay:Inst_reset_delay|Cont[18] ; clk_50       ; clk_50      ; 0.000        ; 0.070      ; 1.337      ;
; 1.097 ; Reset_Delay:Inst_reset_delay|Cont[12] ; Reset_Delay:Inst_reset_delay|Cont[17] ; clk_50       ; clk_50      ; 0.000        ; 0.070      ; 1.338      ;
; 1.098 ; Reset_Delay:Inst_reset_delay|Cont[14] ; Reset_Delay:Inst_reset_delay|Cont[19] ; clk_50       ; clk_50      ; 0.000        ; 0.070      ; 1.339      ;
; 1.099 ; Reset_Delay:Inst_reset_delay|Cont[4]  ; Reset_Delay:Inst_reset_delay|Cont[9]  ; clk_50       ; clk_50      ; 0.000        ; 0.069      ; 1.339      ;
+-------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'ov7670_pclk'                                                                                                                                         ;
+-------+--------------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                        ; To Node                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.387 ; ov7670_capture:Inst_ov7670_capture|line[0]       ; ov7670_capture:Inst_ov7670_capture|line[0]      ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; ov7670_capture:Inst_ov7670_capture|line[1]       ; ov7670_capture:Inst_ov7670_capture|line[1]      ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.039      ; 0.597      ;
; 0.398 ; ov7670_capture:Inst_ov7670_capture|href_last[2]  ; ov7670_capture:Inst_ov7670_capture|href_last[2] ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.039      ; 0.608      ;
; 0.398 ; ov7670_capture:Inst_ov7670_capture|latched_d[3]  ; ov7670_capture:Inst_ov7670_capture|d_latch[3]   ; ov7670_pclk  ; ov7670_pclk ; -0.500       ; 0.571      ; 0.640      ;
; 0.423 ; ov7670_capture:Inst_ov7670_capture|href_last[2]  ; ov7670_capture:Inst_ov7670_capture|href_last[1] ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.043      ; 0.637      ;
; 0.424 ; ov7670_capture:Inst_ov7670_capture|d_latch[6]    ; ov7670_capture:Inst_ov7670_capture|d_latch[14]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.044      ; 0.639      ;
; 0.426 ; ov7670_capture:Inst_ov7670_capture|d_latch[5]    ; ov7670_capture:Inst_ov7670_capture|d_latch[13]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.044      ; 0.641      ;
; 0.426 ; ov7670_capture:Inst_ov7670_capture|d_latch[0]    ; ov7670_capture:Inst_ov7670_capture|d_latch[8]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.044      ; 0.641      ;
; 0.439 ; ov7670_capture:Inst_ov7670_capture|href_last[2]  ; ov7670_capture:Inst_ov7670_capture|we_reg       ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.043      ; 0.653      ;
; 0.443 ; ov7670_capture:Inst_ov7670_capture|d_latch[2]    ; ov7670_capture:Inst_ov7670_capture|d_latch[10]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.044      ; 0.658      ;
; 0.447 ; ov7670_capture:Inst_ov7670_capture|address[16]   ; ov7670_capture:Inst_ov7670_capture|address[16]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.039      ; 0.657      ;
; 0.536 ; ov7670_capture:Inst_ov7670_capture|line[1]       ; ov7670_capture:Inst_ov7670_capture|we_reg       ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.043      ; 0.750      ;
; 0.598 ; ov7670_capture:Inst_ov7670_capture|d_latch[7]    ; ov7670_capture:Inst_ov7670_capture|d_latch[15]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.044      ; 0.813      ;
; 0.625 ; ov7670_capture:Inst_ov7670_capture|latched_d[4]  ; ov7670_capture:Inst_ov7670_capture|d_latch[4]   ; ov7670_pclk  ; ov7670_pclk ; -0.500       ; 0.454      ; 0.750      ;
; 0.632 ; ov7670_capture:Inst_ov7670_capture|address[3]    ; ov7670_capture:Inst_ov7670_capture|address[3]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.039      ; 0.842      ;
; 0.632 ; ov7670_capture:Inst_ov7670_capture|address[11]   ; ov7670_capture:Inst_ov7670_capture|address[11]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.039      ; 0.842      ;
; 0.635 ; ov7670_capture:Inst_ov7670_capture|address[9]    ; ov7670_capture:Inst_ov7670_capture|address[9]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.039      ; 0.845      ;
; 0.636 ; ov7670_capture:Inst_ov7670_capture|address[8]    ; ov7670_capture:Inst_ov7670_capture|address[8]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.039      ; 0.846      ;
; 0.636 ; ov7670_capture:Inst_ov7670_capture|we_reg        ; ov7670_capture:Inst_ov7670_capture|address[0]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.043      ; 0.850      ;
; 0.637 ; ov7670_capture:Inst_ov7670_capture|address[10]   ; ov7670_capture:Inst_ov7670_capture|address[10]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.039      ; 0.847      ;
; 0.638 ; ov7670_capture:Inst_ov7670_capture|address[2]    ; ov7670_capture:Inst_ov7670_capture|address[2]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.039      ; 0.848      ;
; 0.644 ; ov7670_capture:Inst_ov7670_capture|href_last[2]  ; ov7670_capture:Inst_ov7670_capture|href_last[0] ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.043      ; 0.858      ;
; 0.647 ; ov7670_capture:Inst_ov7670_capture|address[13]   ; ov7670_capture:Inst_ov7670_capture|address[13]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.039      ; 0.857      ;
; 0.650 ; ov7670_capture:Inst_ov7670_capture|address[5]    ; ov7670_capture:Inst_ov7670_capture|address[5]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.039      ; 0.860      ;
; 0.650 ; ov7670_capture:Inst_ov7670_capture|address[7]    ; ov7670_capture:Inst_ov7670_capture|address[7]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.039      ; 0.860      ;
; 0.655 ; ov7670_capture:Inst_ov7670_capture|address[1]    ; ov7670_capture:Inst_ov7670_capture|address[1]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.039      ; 0.865      ;
; 0.656 ; ov7670_capture:Inst_ov7670_capture|address[4]    ; ov7670_capture:Inst_ov7670_capture|address[4]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.039      ; 0.866      ;
; 0.657 ; ov7670_capture:Inst_ov7670_capture|address[12]   ; ov7670_capture:Inst_ov7670_capture|address[12]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.039      ; 0.867      ;
; 0.665 ; ov7670_capture:Inst_ov7670_capture|href_last[1]  ; ov7670_capture:Inst_ov7670_capture|href_last[2] ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.043      ; 0.879      ;
; 0.665 ; ov7670_capture:Inst_ov7670_capture|latched_d[0]  ; ov7670_capture:Inst_ov7670_capture|d_latch[0]   ; ov7670_pclk  ; ov7670_pclk ; -0.500       ; 0.479      ; 0.815      ;
; 0.670 ; ov7670_capture:Inst_ov7670_capture|href_last[0]  ; ov7670_capture:Inst_ov7670_capture|href_last[1] ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.043      ; 0.884      ;
; 0.672 ; ov7670_capture:Inst_ov7670_capture|address[0]    ; ov7670_capture:Inst_ov7670_capture|address[0]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.039      ; 0.882      ;
; 0.673 ; ov7670_capture:Inst_ov7670_capture|address[14]   ; ov7670_capture:Inst_ov7670_capture|address[14]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.039      ; 0.883      ;
; 0.753 ; ov7670_capture:Inst_ov7670_capture|d_latch[4]    ; ov7670_capture:Inst_ov7670_capture|d_latch[12]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.044      ; 0.968      ;
; 0.783 ; ov7670_capture:Inst_ov7670_capture|address[6]    ; ov7670_capture:Inst_ov7670_capture|address[6]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.039      ; 0.993      ;
; 0.812 ; ov7670_capture:Inst_ov7670_capture|latched_d[6]  ; ov7670_capture:Inst_ov7670_capture|d_latch[6]   ; ov7670_pclk  ; ov7670_pclk ; -0.500       ; 0.566      ; 1.049      ;
; 0.815 ; ov7670_capture:Inst_ov7670_capture|latched_d[5]  ; ov7670_capture:Inst_ov7670_capture|d_latch[5]   ; ov7670_pclk  ; ov7670_pclk ; -0.500       ; 0.566      ; 1.052      ;
; 0.816 ; ov7670_capture:Inst_ov7670_capture|line[0]       ; ov7670_capture:Inst_ov7670_capture|line[1]      ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.043      ; 1.030      ;
; 0.827 ; ov7670_capture:Inst_ov7670_capture|latched_d[2]  ; ov7670_capture:Inst_ov7670_capture|d_latch[2]   ; ov7670_pclk  ; ov7670_pclk ; -0.500       ; 0.566      ; 1.064      ;
; 0.835 ; ov7670_capture:Inst_ov7670_capture|latched_d[7]  ; ov7670_capture:Inst_ov7670_capture|d_latch[7]   ; ov7670_pclk  ; ov7670_pclk ; -0.500       ; 0.566      ; 1.072      ;
; 0.861 ; ov7670_capture:Inst_ov7670_capture|latched_d[1]  ; ov7670_capture:Inst_ov7670_capture|d_latch[1]   ; ov7670_pclk  ; ov7670_pclk ; -0.500       ; 0.566      ; 1.098      ;
; 0.865 ; ov7670_capture:Inst_ov7670_capture|latched_vsync ; ov7670_capture:Inst_ov7670_capture|href_last[2] ; ov7670_pclk  ; ov7670_pclk ; -0.500       ; 0.145      ; 0.681      ;
; 0.904 ; ov7670_capture:Inst_ov7670_capture|we_reg        ; ov7670_capture:Inst_ov7670_capture|address[1]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.043      ; 1.118      ;
; 0.914 ; ov7670_capture:Inst_ov7670_capture|address[3]    ; ov7670_capture:Inst_ov7670_capture|address[4]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.043      ; 1.128      ;
; 0.914 ; ov7670_capture:Inst_ov7670_capture|address[11]   ; ov7670_capture:Inst_ov7670_capture|address[12]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.043      ; 1.128      ;
; 0.915 ; ov7670_capture:Inst_ov7670_capture|we_reg        ; ov7670_capture:Inst_ov7670_capture|address[2]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.043      ; 1.129      ;
; 0.918 ; ov7670_capture:Inst_ov7670_capture|address[9]    ; ov7670_capture:Inst_ov7670_capture|address[10]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.043      ; 1.132      ;
; 0.920 ; ov7670_capture:Inst_ov7670_capture|address[8]    ; ov7670_capture:Inst_ov7670_capture|address[9]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.043      ; 1.134      ;
; 0.921 ; ov7670_capture:Inst_ov7670_capture|address[10]   ; ov7670_capture:Inst_ov7670_capture|address[11]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.043      ; 1.135      ;
; 0.922 ; ov7670_capture:Inst_ov7670_capture|address[2]    ; ov7670_capture:Inst_ov7670_capture|address[3]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.043      ; 1.136      ;
; 0.929 ; ov7670_capture:Inst_ov7670_capture|address[13]   ; ov7670_capture:Inst_ov7670_capture|address[14]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.043      ; 1.143      ;
; 0.931 ; ov7670_capture:Inst_ov7670_capture|address[8]    ; ov7670_capture:Inst_ov7670_capture|address[10]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.043      ; 1.145      ;
; 0.932 ; ov7670_capture:Inst_ov7670_capture|address[5]    ; ov7670_capture:Inst_ov7670_capture|address[6]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.043      ; 1.146      ;
; 0.932 ; ov7670_capture:Inst_ov7670_capture|address[10]   ; ov7670_capture:Inst_ov7670_capture|address[12]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.043      ; 1.146      ;
; 0.933 ; ov7670_capture:Inst_ov7670_capture|address[2]    ; ov7670_capture:Inst_ov7670_capture|address[4]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.043      ; 1.147      ;
; 0.938 ; ov7670_capture:Inst_ov7670_capture|address[1]    ; ov7670_capture:Inst_ov7670_capture|address[2]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.043      ; 1.152      ;
; 0.939 ; ov7670_capture:Inst_ov7670_capture|address[7]    ; ov7670_capture:Inst_ov7670_capture|address[8]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.036      ; 1.146      ;
; 0.940 ; ov7670_capture:Inst_ov7670_capture|address[4]    ; ov7670_capture:Inst_ov7670_capture|address[5]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.043      ; 1.154      ;
; 0.941 ; ov7670_capture:Inst_ov7670_capture|address[0]    ; ov7670_capture:Inst_ov7670_capture|address[1]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.043      ; 1.155      ;
; 0.941 ; ov7670_capture:Inst_ov7670_capture|address[12]   ; ov7670_capture:Inst_ov7670_capture|address[13]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.043      ; 1.155      ;
; 0.951 ; ov7670_capture:Inst_ov7670_capture|address[4]    ; ov7670_capture:Inst_ov7670_capture|address[6]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.043      ; 1.165      ;
; 0.952 ; ov7670_capture:Inst_ov7670_capture|address[0]    ; ov7670_capture:Inst_ov7670_capture|address[2]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.043      ; 1.166      ;
; 0.952 ; ov7670_capture:Inst_ov7670_capture|address[12]   ; ov7670_capture:Inst_ov7670_capture|address[14]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.043      ; 1.166      ;
; 0.957 ; ov7670_capture:Inst_ov7670_capture|address[14]   ; ov7670_capture:Inst_ov7670_capture|address[15]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.043      ; 1.171      ;
; 0.968 ; ov7670_capture:Inst_ov7670_capture|address[14]   ; ov7670_capture:Inst_ov7670_capture|address[16]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.043      ; 1.182      ;
; 1.013 ; ov7670_capture:Inst_ov7670_capture|address[3]    ; ov7670_capture:Inst_ov7670_capture|address[5]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.043      ; 1.227      ;
; 1.013 ; ov7670_capture:Inst_ov7670_capture|address[11]   ; ov7670_capture:Inst_ov7670_capture|address[13]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.043      ; 1.227      ;
; 1.014 ; ov7670_capture:Inst_ov7670_capture|we_reg        ; ov7670_capture:Inst_ov7670_capture|address[3]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.043      ; 1.228      ;
; 1.017 ; ov7670_capture:Inst_ov7670_capture|address[9]    ; ov7670_capture:Inst_ov7670_capture|address[11]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.043      ; 1.231      ;
; 1.018 ; ov7670_capture:Inst_ov7670_capture|d_latch[1]    ; ov7670_capture:Inst_ov7670_capture|d_latch[9]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.044      ; 1.233      ;
; 1.024 ; ov7670_capture:Inst_ov7670_capture|address[3]    ; ov7670_capture:Inst_ov7670_capture|address[6]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.043      ; 1.238      ;
; 1.024 ; ov7670_capture:Inst_ov7670_capture|address[11]   ; ov7670_capture:Inst_ov7670_capture|address[14]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.043      ; 1.238      ;
; 1.025 ; ov7670_capture:Inst_ov7670_capture|we_reg        ; ov7670_capture:Inst_ov7670_capture|address[4]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.043      ; 1.239      ;
; 1.028 ; ov7670_capture:Inst_ov7670_capture|address[9]    ; ov7670_capture:Inst_ov7670_capture|address[12]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.043      ; 1.242      ;
; 1.028 ; ov7670_capture:Inst_ov7670_capture|address[13]   ; ov7670_capture:Inst_ov7670_capture|address[15]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.043      ; 1.242      ;
; 1.030 ; ov7670_capture:Inst_ov7670_capture|address[8]    ; ov7670_capture:Inst_ov7670_capture|address[11]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.043      ; 1.244      ;
; 1.031 ; ov7670_capture:Inst_ov7670_capture|address[5]    ; ov7670_capture:Inst_ov7670_capture|address[7]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.043      ; 1.245      ;
; 1.031 ; ov7670_capture:Inst_ov7670_capture|address[10]   ; ov7670_capture:Inst_ov7670_capture|address[13]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.043      ; 1.245      ;
; 1.032 ; ov7670_capture:Inst_ov7670_capture|address[2]    ; ov7670_capture:Inst_ov7670_capture|address[5]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.043      ; 1.246      ;
; 1.037 ; ov7670_capture:Inst_ov7670_capture|address[1]    ; ov7670_capture:Inst_ov7670_capture|address[3]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.043      ; 1.251      ;
; 1.038 ; ov7670_capture:Inst_ov7670_capture|address[7]    ; ov7670_capture:Inst_ov7670_capture|address[9]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.036      ; 1.245      ;
; 1.039 ; ov7670_capture:Inst_ov7670_capture|address[13]   ; ov7670_capture:Inst_ov7670_capture|address[16]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.043      ; 1.253      ;
; 1.041 ; ov7670_capture:Inst_ov7670_capture|address[8]    ; ov7670_capture:Inst_ov7670_capture|address[12]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.043      ; 1.255      ;
; 1.042 ; ov7670_capture:Inst_ov7670_capture|address[10]   ; ov7670_capture:Inst_ov7670_capture|address[14]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.043      ; 1.256      ;
; 1.043 ; ov7670_capture:Inst_ov7670_capture|address[2]    ; ov7670_capture:Inst_ov7670_capture|address[6]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.043      ; 1.257      ;
; 1.048 ; ov7670_capture:Inst_ov7670_capture|address[1]    ; ov7670_capture:Inst_ov7670_capture|address[4]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.043      ; 1.262      ;
; 1.049 ; ov7670_capture:Inst_ov7670_capture|address[5]    ; ov7670_capture:Inst_ov7670_capture|address[8]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.036      ; 1.256      ;
; 1.049 ; ov7670_capture:Inst_ov7670_capture|address[7]    ; ov7670_capture:Inst_ov7670_capture|address[10]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.036      ; 1.256      ;
; 1.050 ; ov7670_capture:Inst_ov7670_capture|address[4]    ; ov7670_capture:Inst_ov7670_capture|address[7]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.043      ; 1.264      ;
; 1.051 ; ov7670_capture:Inst_ov7670_capture|address[0]    ; ov7670_capture:Inst_ov7670_capture|address[3]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.043      ; 1.265      ;
; 1.051 ; ov7670_capture:Inst_ov7670_capture|address[12]   ; ov7670_capture:Inst_ov7670_capture|address[15]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.043      ; 1.265      ;
; 1.056 ; ov7670_capture:Inst_ov7670_capture|address[6]    ; ov7670_capture:Inst_ov7670_capture|address[7]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.043      ; 1.270      ;
; 1.062 ; ov7670_capture:Inst_ov7670_capture|address[0]    ; ov7670_capture:Inst_ov7670_capture|address[4]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.043      ; 1.276      ;
; 1.062 ; ov7670_capture:Inst_ov7670_capture|address[12]   ; ov7670_capture:Inst_ov7670_capture|address[16]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.043      ; 1.276      ;
; 1.068 ; ov7670_capture:Inst_ov7670_capture|address[4]    ; ov7670_capture:Inst_ov7670_capture|address[8]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.036      ; 1.275      ;
; 1.076 ; ov7670_capture:Inst_ov7670_capture|latched_href  ; ov7670_capture:Inst_ov7670_capture|d_latch[4]   ; ov7670_pclk  ; ov7670_pclk ; -0.500       ; 0.454      ; 1.201      ;
; 1.076 ; ov7670_capture:Inst_ov7670_capture|latched_href  ; ov7670_capture:Inst_ov7670_capture|d_latch[12]  ; ov7670_pclk  ; ov7670_pclk ; -0.500       ; 0.454      ; 1.201      ;
; 1.076 ; ov7670_capture:Inst_ov7670_capture|latched_href  ; ov7670_capture:Inst_ov7670_capture|d_latch[5]   ; ov7670_pclk  ; ov7670_pclk ; -0.500       ; 0.454      ; 1.201      ;
; 1.076 ; ov7670_capture:Inst_ov7670_capture|latched_href  ; ov7670_capture:Inst_ov7670_capture|d_latch[13]  ; ov7670_pclk  ; ov7670_pclk ; -0.500       ; 0.454      ; 1.201      ;
; 1.076 ; ov7670_capture:Inst_ov7670_capture|latched_href  ; ov7670_capture:Inst_ov7670_capture|d_latch[6]   ; ov7670_pclk  ; ov7670_pclk ; -0.500       ; 0.454      ; 1.201      ;
+-------+--------------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'serial:Inst_UART_rx|r_DriveCMD[0]'                                                                                                                                                      ;
+-------+-------------------------------------------------------+-------------+----------------------------------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                                             ; To Node     ; Launch Clock                                             ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------+-------------+----------------------------------------------------------+-----------------------------------+--------------+------------+------------+
; 1.251 ; resume_wait_done                                      ; dly_restart ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; serial:Inst_UART_rx|r_DriveCMD[0] ; 0.000        ; 2.032      ; 3.514      ;
; 1.523 ; ed_binarisation_filter:Inst_ED_filter|stop_detect_reg ; dly_restart ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; serial:Inst_UART_rx|r_DriveCMD[0] ; 0.000        ; 2.032      ; 3.786      ;
; 1.823 ; dly_restart                                           ; dly_restart ; serial:Inst_UART_rx|r_DriveCMD[0]                        ; serial:Inst_UART_rx|r_DriveCMD[0] ; 0.000        ; 0.128      ; 2.122      ;
+-------+-------------------------------------------------------+-------------+----------------------------------------------------------+-----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                           ;
+--------+-------------------------------------+---------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                                           ; Launch Clock ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+---------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; 14.485 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mLCD_DATA[4]               ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.820     ; 2.644      ;
; 14.511 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mLCD_ST.000000             ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.817     ; 2.621      ;
; 14.511 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mLCD_Start                 ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.817     ; 2.621      ;
; 14.511 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mLCD_ST.000010             ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.817     ; 2.621      ;
; 14.511 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mLCD_ST.000001             ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.817     ; 2.621      ;
; 14.511 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mLCD_ST.000011             ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.817     ; 2.621      ;
; 14.534 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mLCD_RS                    ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.822     ; 2.593      ;
; 14.534 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mLCD_DATA[7]               ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.822     ; 2.593      ;
; 14.534 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mLCD_DATA[5]               ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.822     ; 2.593      ;
; 14.534 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mLCD_DATA[3]               ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.822     ; 2.593      ;
; 14.534 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mLCD_DATA[2]               ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.822     ; 2.593      ;
; 14.534 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mLCD_DATA[1]               ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.822     ; 2.593      ;
; 14.534 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mLCD_DATA[0]               ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.822     ; 2.593      ;
; 14.536 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LUT_INDEX[4]               ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.818     ; 2.595      ;
; 14.536 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mRST_ST[1]                 ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.818     ; 2.595      ;
; 14.536 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mRST_ST[0]                 ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.818     ; 2.595      ;
; 14.536 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mRST_ST[2]                 ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.818     ; 2.595      ;
; 14.596 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LUT_INDEX[7]               ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.818     ; 2.535      ;
; 14.596 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LUT_INDEX[6]               ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.818     ; 2.535      ;
; 14.596 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LUT_INDEX[5]               ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.818     ; 2.535      ;
; 14.596 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LUT_INDEX[1]               ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.818     ; 2.535      ;
; 14.596 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LUT_INDEX[0]               ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.818     ; 2.535      ;
; 14.596 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LUT_INDEX[2]               ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.818     ; 2.535      ;
; 14.596 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LUT_INDEX[3]               ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.818     ; 2.535      ;
; 14.619 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|ST.11    ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.832     ; 2.498      ;
; 14.619 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|Cont[4]  ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.832     ; 2.498      ;
; 14.619 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|Cont[3]  ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.832     ; 2.498      ;
; 14.619 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|Cont[2]  ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.832     ; 2.498      ;
; 14.619 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|Cont[1]  ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.832     ; 2.498      ;
; 14.619 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|Cont[0]  ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.832     ; 2.498      ;
; 14.619 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|ST.10    ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.832     ; 2.498      ;
; 14.619 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|ST.01    ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.832     ; 2.498      ;
; 14.833 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mDLY[17]                   ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.828     ; 2.288      ;
; 14.833 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mDLY[16]                   ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.828     ; 2.288      ;
; 14.833 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mDLY[15]                   ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.828     ; 2.288      ;
; 14.833 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mDLY[14]                   ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.828     ; 2.288      ;
; 14.833 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mDLY[13]                   ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.828     ; 2.288      ;
; 14.833 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mDLY[12]                   ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.828     ; 2.288      ;
; 14.833 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mDLY[11]                   ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.828     ; 2.288      ;
; 14.833 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mDLY[10]                   ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.828     ; 2.288      ;
; 14.833 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mDLY[9]                    ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.828     ; 2.288      ;
; 14.844 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|LCD_EN   ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.832     ; 2.273      ;
; 14.844 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mDLY[8]                    ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.833     ; 2.272      ;
; 14.844 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mDLY[7]                    ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.833     ; 2.272      ;
; 14.844 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mDLY[6]                    ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.833     ; 2.272      ;
; 14.844 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mDLY[5]                    ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.833     ; 2.272      ;
; 14.844 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mDLY[4]                    ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.833     ; 2.272      ;
; 14.844 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mDLY[3]                    ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.833     ; 2.272      ;
; 14.844 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mDLY[2]                    ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.833     ; 2.272      ;
; 14.844 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mDLY[1]                    ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.833     ; 2.272      ;
; 14.844 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mDLY[0]                    ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.833     ; 2.272      ;
; 14.844 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|oDone    ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.832     ; 2.273      ;
; 14.844 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|ST.00    ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.832     ; 2.273      ;
; 14.844 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|mStart   ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.832     ; 2.273      ;
; 14.844 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|preStart ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.832     ; 2.273      ;
+--------+-------------------------------------+---------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                           ;
+-------+-------------------------------------+---------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                                           ; Launch Clock ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+---------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; 4.124 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mDLY[8]                    ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.305     ; 2.090      ;
; 4.124 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mDLY[7]                    ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.305     ; 2.090      ;
; 4.124 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mDLY[6]                    ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.305     ; 2.090      ;
; 4.124 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mDLY[5]                    ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.305     ; 2.090      ;
; 4.124 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mDLY[4]                    ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.305     ; 2.090      ;
; 4.124 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mDLY[3]                    ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.305     ; 2.090      ;
; 4.124 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mDLY[2]                    ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.305     ; 2.090      ;
; 4.124 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mDLY[1]                    ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.305     ; 2.090      ;
; 4.124 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mDLY[0]                    ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.305     ; 2.090      ;
; 4.138 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mDLY[17]                   ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.300     ; 2.109      ;
; 4.138 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mDLY[16]                   ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.300     ; 2.109      ;
; 4.138 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mDLY[15]                   ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.300     ; 2.109      ;
; 4.138 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mDLY[14]                   ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.300     ; 2.109      ;
; 4.138 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mDLY[13]                   ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.300     ; 2.109      ;
; 4.138 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mDLY[12]                   ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.300     ; 2.109      ;
; 4.138 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mDLY[11]                   ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.300     ; 2.109      ;
; 4.138 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mDLY[10]                   ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.300     ; 2.109      ;
; 4.138 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mDLY[9]                    ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.300     ; 2.109      ;
; 4.141 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|LCD_EN   ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.305     ; 2.107      ;
; 4.141 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|oDone    ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.305     ; 2.107      ;
; 4.141 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|ST.00    ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.305     ; 2.107      ;
; 4.141 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|mStart   ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.305     ; 2.107      ;
; 4.141 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|preStart ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.305     ; 2.107      ;
; 4.316 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|ST.11    ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.304     ; 2.283      ;
; 4.316 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|Cont[4]  ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.304     ; 2.283      ;
; 4.316 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|Cont[3]  ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.304     ; 2.283      ;
; 4.316 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|Cont[2]  ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.304     ; 2.283      ;
; 4.316 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|Cont[1]  ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.304     ; 2.283      ;
; 4.316 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|Cont[0]  ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.304     ; 2.283      ;
; 4.316 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|ST.10    ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.304     ; 2.283      ;
; 4.316 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|ST.01    ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.304     ; 2.283      ;
; 4.350 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LUT_INDEX[7]               ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.290     ; 2.331      ;
; 4.350 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LUT_INDEX[6]               ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.290     ; 2.331      ;
; 4.350 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LUT_INDEX[5]               ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.290     ; 2.331      ;
; 4.350 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LUT_INDEX[1]               ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.290     ; 2.331      ;
; 4.350 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LUT_INDEX[0]               ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.290     ; 2.331      ;
; 4.350 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LUT_INDEX[2]               ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.290     ; 2.331      ;
; 4.350 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LUT_INDEX[3]               ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.290     ; 2.331      ;
; 4.404 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mLCD_RS                    ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.294     ; 2.381      ;
; 4.404 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mLCD_DATA[7]               ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.294     ; 2.381      ;
; 4.404 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mLCD_DATA[5]               ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.294     ; 2.381      ;
; 4.404 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mLCD_DATA[3]               ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.294     ; 2.381      ;
; 4.404 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mLCD_DATA[2]               ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.294     ; 2.381      ;
; 4.404 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mLCD_DATA[1]               ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.294     ; 2.381      ;
; 4.404 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mLCD_DATA[0]               ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.294     ; 2.381      ;
; 4.422 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LUT_INDEX[4]               ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.289     ; 2.404      ;
; 4.422 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mRST_ST[1]                 ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.289     ; 2.404      ;
; 4.422 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mRST_ST[0]                 ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.289     ; 2.404      ;
; 4.422 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mRST_ST[2]                 ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.289     ; 2.404      ;
; 4.429 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mLCD_ST.000000             ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.288     ; 2.412      ;
; 4.429 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mLCD_Start                 ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.288     ; 2.412      ;
; 4.429 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mLCD_ST.000010             ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.288     ; 2.412      ;
; 4.429 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mLCD_ST.000001             ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.288     ; 2.412      ;
; 4.429 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mLCD_ST.000011             ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.288     ; 2.412      ;
; 4.449 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mLCD_DATA[4]               ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.291     ; 2.429      ;
+-------+-------------------------------------+---------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                 ;
+----------------------------------------------------------+---------+---------------+
; Clock                                                    ; Slack   ; End Point TNS ;
+----------------------------------------------------------+---------+---------------+
; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; -30.489 ; -2219.601     ;
; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; -1.810  ; -20.677       ;
; ov7670_pclk                                              ; -1.231  ; -33.204       ;
; serial:Inst_UART_rx|r_DriveCMD[0]                        ; -0.552  ; -0.552        ;
; clk_50                                                   ; 17.894  ; 0.000         ;
+----------------------------------------------------------+---------+---------------+


+----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.134 ; 0.000         ;
; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.181 ; 0.000         ;
; clk_50                                                   ; 0.191 ; 0.000         ;
; ov7670_pclk                                              ; 0.201 ; 0.000         ;
; serial:Inst_UART_rx|r_DriveCMD[0]                        ; 0.527 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                             ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 16.663 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                             ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 2.370 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                  ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; ov7670_pclk                                              ; -3.000 ; -89.987       ;
; serial:Inst_UART_rx|r_DriveCMD[0]                        ; -1.000 ; -1.000        ;
; clk_50                                                   ; 9.266  ; 0.000         ;
; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 9.780  ; 0.000         ;
; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 19.750 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                      ;
+---------+------------------------------------------------------------------------------------------+---------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                ; To Node                                                 ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------------------------------------------------------------------+---------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; -30.489 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|red[0][1]   ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[9] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.133      ; 70.609     ;
; -30.485 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|red[1][1]   ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[9] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.133      ; 70.605     ;
; -30.466 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|red[0][1]   ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[7] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.133      ; 70.586     ;
; -30.462 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|red[1][1]   ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[7] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.133      ; 70.582     ;
; -30.442 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|red[0][1]   ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[8] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.133      ; 70.562     ;
; -30.438 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|green[0][1] ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[9] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.131      ; 70.556     ;
; -30.438 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|red[1][1]   ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[8] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.133      ; 70.558     ;
; -30.434 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|green[1][1] ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[9] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.131      ; 70.552     ;
; -30.415 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|green[0][1] ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[7] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.131      ; 70.533     ;
; -30.411 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|green[1][1] ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[7] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.131      ; 70.529     ;
; -30.391 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|green[0][1] ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[8] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.131      ; 70.509     ;
; -30.387 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|green[1][1] ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[8] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.131      ; 70.505     ;
; -30.341 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[0][1]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[9] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.133      ; 70.461     ;
; -30.341 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[1][1]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[9] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.133      ; 70.461     ;
; -30.328 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|red[0][1]   ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[6] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.133      ; 70.448     ;
; -30.324 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|red[1][1]   ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[6] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.133      ; 70.444     ;
; -30.318 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[0][1]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[7] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.133      ; 70.438     ;
; -30.318 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[1][1]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[7] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.133      ; 70.438     ;
; -30.294 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[0][1]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[8] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.133      ; 70.414     ;
; -30.294 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[1][1]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[8] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.133      ; 70.414     ;
; -30.277 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|green[0][1] ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[6] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.131      ; 70.395     ;
; -30.273 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|green[1][1] ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[6] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.131      ; 70.391     ;
; -30.265 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|red[0][2]   ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[9] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.133      ; 70.385     ;
; -30.242 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|red[0][2]   ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[7] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.133      ; 70.362     ;
; -30.218 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|red[0][2]   ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[8] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.133      ; 70.338     ;
; -30.196 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|red[1][2]   ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[9] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.133      ; 70.316     ;
; -30.180 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[0][1]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[6] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.133      ; 70.300     ;
; -30.180 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[1][1]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[6] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.133      ; 70.300     ;
; -30.173 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|red[1][2]   ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[7] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.133      ; 70.293     ;
; -30.167 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|red[2][0]   ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[9] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.133      ; 70.287     ;
; -30.156 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|red[2][1]   ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[9] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.133      ; 70.276     ;
; -30.155 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|red[0][0]   ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[9] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.133      ; 70.275     ;
; -30.149 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|red[1][2]   ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[8] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.133      ; 70.269     ;
; -30.144 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|red[2][0]   ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[7] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.133      ; 70.264     ;
; -30.138 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|green[0][2] ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[9] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.131      ; 70.256     ;
; -30.133 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|red[2][1]   ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[7] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.133      ; 70.253     ;
; -30.132 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|red[0][0]   ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[7] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.133      ; 70.252     ;
; -30.120 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|red[2][0]   ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[8] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.133      ; 70.240     ;
; -30.117 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[1][2]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[9] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.133      ; 70.237     ;
; -30.116 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[0][2]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[9] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.133      ; 70.236     ;
; -30.115 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|green[0][2] ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[7] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.131      ; 70.233     ;
; -30.110 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|green[2][1] ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[9] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.131      ; 70.228     ;
; -30.109 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|red[2][1]   ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[8] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.133      ; 70.229     ;
; -30.108 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|red[0][0]   ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[8] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.133      ; 70.228     ;
; -30.104 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|red[0][2]   ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[6] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.133      ; 70.224     ;
; -30.096 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|red[0][1]   ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[5] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.040     ; 70.043     ;
; -30.094 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[1][2]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[7] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.133      ; 70.214     ;
; -30.093 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[0][2]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[7] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.133      ; 70.213     ;
; -30.092 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|red[1][1]   ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[5] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.040     ; 70.039     ;
; -30.091 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|green[0][2] ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[8] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.131      ; 70.209     ;
; -30.087 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|green[2][1] ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[7] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.131      ; 70.205     ;
; -30.070 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[1][2]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[8] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.133      ; 70.190     ;
; -30.069 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[0][2]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[8] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.133      ; 70.189     ;
; -30.065 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|green[1][2] ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[9] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.131      ; 70.183     ;
; -30.063 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|green[2][1] ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[8] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.131      ; 70.181     ;
; -30.045 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|green[0][1] ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[5] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.042     ; 69.990     ;
; -30.043 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|green[2][0] ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[9] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.131      ; 70.161     ;
; -30.042 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|green[1][2] ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[7] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.131      ; 70.160     ;
; -30.041 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|green[1][1] ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[5] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.042     ; 69.986     ;
; -30.035 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|red[1][2]   ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[6] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.133      ; 70.155     ;
; -30.031 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|green[0][0] ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[9] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.131      ; 70.149     ;
; -30.020 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|green[2][0] ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[7] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.131      ; 70.138     ;
; -30.018 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|green[1][2] ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[8] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.131      ; 70.136     ;
; -30.008 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|green[0][0] ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[7] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.131      ; 70.126     ;
; -30.006 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|red[2][0]   ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[6] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.133      ; 70.126     ;
; -29.996 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|green[2][0] ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[8] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.131      ; 70.114     ;
; -29.995 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|red[2][1]   ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[6] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.133      ; 70.115     ;
; -29.994 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|red[0][0]   ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[6] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.133      ; 70.114     ;
; -29.984 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|green[0][0] ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[8] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.131      ; 70.102     ;
; -29.977 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|red[0][3]   ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[9] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.133      ; 70.097     ;
; -29.977 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|green[0][2] ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[6] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.131      ; 70.095     ;
; -29.970 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|red[1][3]   ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[9] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.133      ; 70.090     ;
; -29.956 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[1][2]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[6] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.133      ; 70.076     ;
; -29.955 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[0][2]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[6] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.133      ; 70.075     ;
; -29.954 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|red[0][3]   ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[7] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.133      ; 70.074     ;
; -29.949 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|green[2][1] ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[6] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.131      ; 70.067     ;
; -29.948 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[0][1]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[5] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.040     ; 69.895     ;
; -29.948 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[1][1]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[5] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.040     ; 69.895     ;
; -29.947 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|green[2][2] ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[9] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.131      ; 70.065     ;
; -29.947 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|red[1][3]   ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[7] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.133      ; 70.067     ;
; -29.930 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|red[0][3]   ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[8] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.133      ; 70.050     ;
; -29.924 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|green[2][2] ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[7] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.131      ; 70.042     ;
; -29.923 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|red[1][3]   ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[8] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.133      ; 70.043     ;
; -29.922 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[2][0]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[9] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.132      ; 70.041     ;
; -29.920 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[2][1]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[9] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.132      ; 70.039     ;
; -29.909 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[0][0]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[9] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.132      ; 70.028     ;
; -29.904 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|green[1][2] ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[6] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.131      ; 70.022     ;
; -29.901 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[2][2]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[9] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.071     ; 69.817     ;
; -29.900 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|green[2][2] ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[8] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.131      ; 70.018     ;
; -29.899 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[2][0]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[7] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.132      ; 70.018     ;
; -29.897 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[2][1]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[7] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.132      ; 70.016     ;
; -29.886 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[0][0]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[7] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.132      ; 70.005     ;
; -29.882 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|green[2][0] ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[6] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.131      ; 70.000     ;
; -29.878 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[2][2]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[7] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.071     ; 69.794     ;
; -29.875 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[2][0]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[8] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.132      ; 69.994     ;
; -29.873 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[2][1]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[8] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.132      ; 69.992     ;
; -29.872 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|red[0][2]   ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[5] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.040     ; 69.819     ;
; -29.870 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|green[0][0] ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[6] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.131      ; 69.988     ;
; -29.862 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[0][0]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[8] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.132      ; 69.981     ;
; -29.854 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[2][2]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[8] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.071     ; 69.770     ;
+---------+------------------------------------------------------------------------------------------+---------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                 ;
+--------+---------------------------------------------------------+--------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                               ; To Node                              ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------+--------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; -1.810 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[5] ; LCD_TEST:Inst_LCD_TEST|h_ones[5]     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.086      ; 21.883     ;
; -1.576 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[5] ; LCD_TEST:Inst_LCD_TEST|h_ones[4]     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.086      ; 21.649     ;
; -1.510 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[7] ; LCD_TEST:Inst_LCD_TEST|h_ones[5]     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.109     ; 21.388     ;
; -1.504 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[6] ; LCD_TEST:Inst_LCD_TEST|h_ones[5]     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.109     ; 21.382     ;
; -1.449 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[9] ; LCD_TEST:Inst_LCD_TEST|h_ones[5]     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.109     ; 21.327     ;
; -1.443 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[8] ; LCD_TEST:Inst_LCD_TEST|h_ones[5]     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.109     ; 21.321     ;
; -1.277 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[5] ; LCD_TEST:Inst_LCD_TEST|h_ones[3]     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.086      ; 21.350     ;
; -1.276 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[7] ; LCD_TEST:Inst_LCD_TEST|h_ones[4]     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.109     ; 21.154     ;
; -1.270 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[6] ; LCD_TEST:Inst_LCD_TEST|h_ones[4]     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.109     ; 21.148     ;
; -1.215 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[9] ; LCD_TEST:Inst_LCD_TEST|h_ones[4]     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.109     ; 21.093     ;
; -1.209 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[8] ; LCD_TEST:Inst_LCD_TEST|h_ones[4]     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.109     ; 21.087     ;
; -1.208 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[5] ; LCD_TEST:Inst_LCD_TEST|h_ones[2]     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.086      ; 21.281     ;
; -1.151 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[4] ; LCD_TEST:Inst_LCD_TEST|h_ones[5]     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.117     ; 21.021     ;
; -1.150 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[5] ; LCD_TEST:Inst_LCD_TEST|h_ones[1]     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.119     ; 21.018     ;
; -0.977 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[7] ; LCD_TEST:Inst_LCD_TEST|h_ones[3]     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.109     ; 20.855     ;
; -0.971 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[6] ; LCD_TEST:Inst_LCD_TEST|h_ones[3]     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.109     ; 20.849     ;
; -0.917 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[4] ; LCD_TEST:Inst_LCD_TEST|h_ones[4]     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.117     ; 20.787     ;
; -0.916 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[9] ; LCD_TEST:Inst_LCD_TEST|h_ones[3]     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.109     ; 20.794     ;
; -0.910 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[8] ; LCD_TEST:Inst_LCD_TEST|h_ones[3]     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.109     ; 20.788     ;
; -0.908 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[7] ; LCD_TEST:Inst_LCD_TEST|h_ones[2]     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.109     ; 20.786     ;
; -0.902 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[6] ; LCD_TEST:Inst_LCD_TEST|h_ones[2]     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.109     ; 20.780     ;
; -0.860 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[5] ; LCD_TEST:Inst_LCD_TEST|h_tens[0]     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.086      ; 20.933     ;
; -0.850 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[7] ; LCD_TEST:Inst_LCD_TEST|h_ones[1]     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.314     ; 20.523     ;
; -0.847 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[9] ; LCD_TEST:Inst_LCD_TEST|h_ones[2]     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.109     ; 20.725     ;
; -0.844 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[6] ; LCD_TEST:Inst_LCD_TEST|h_ones[1]     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.314     ; 20.517     ;
; -0.841 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[8] ; LCD_TEST:Inst_LCD_TEST|h_ones[2]     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.109     ; 20.719     ;
; -0.789 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[9] ; LCD_TEST:Inst_LCD_TEST|h_ones[1]     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.314     ; 20.462     ;
; -0.783 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[8] ; LCD_TEST:Inst_LCD_TEST|h_ones[1]     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.314     ; 20.456     ;
; -0.618 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[4] ; LCD_TEST:Inst_LCD_TEST|h_ones[3]     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.117     ; 20.488     ;
; -0.568 ; serial:Inst_UART_rx|r_DriveCMD[0]                       ; controller:Inst_controller|out_L[5]  ; serial:Inst_UART_rx|r_DriveCMD[0]                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.240     ; 0.880      ;
; -0.568 ; serial:Inst_UART_rx|r_DriveCMD[0]                       ; controller:Inst_controller|out_R[5]  ; serial:Inst_UART_rx|r_DriveCMD[0]                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.240     ; 0.880      ;
; -0.567 ; serial:Inst_UART_rx|r_DriveCMD[0]                       ; controller:Inst_controller|out_L[12] ; serial:Inst_UART_rx|r_DriveCMD[0]                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.240     ; 0.879      ;
; -0.560 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[7] ; LCD_TEST:Inst_LCD_TEST|h_tens[0]     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.109     ; 20.438     ;
; -0.554 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[6] ; LCD_TEST:Inst_LCD_TEST|h_tens[0]     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.109     ; 20.432     ;
; -0.549 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[4] ; LCD_TEST:Inst_LCD_TEST|h_ones[2]     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.117     ; 20.419     ;
; -0.516 ; serial:Inst_UART_rx|r_DriveCMD[0]                       ; controller:Inst_controller|out_L[3]  ; serial:Inst_UART_rx|r_DriveCMD[0]                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.244     ; 0.824      ;
; -0.516 ; serial:Inst_UART_rx|r_DriveCMD[0]                       ; controller:Inst_controller|out_R[3]  ; serial:Inst_UART_rx|r_DriveCMD[0]                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.244     ; 0.824      ;
; -0.511 ; serial:Inst_UART_rx|r_DriveCMD[0]                       ; controller:Inst_controller|out_L[13] ; serial:Inst_UART_rx|r_DriveCMD[0]                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.244     ; 0.819      ;
; -0.508 ; serial:Inst_UART_rx|r_DriveCMD[0]                       ; controller:Inst_controller|out_L[1]  ; serial:Inst_UART_rx|r_DriveCMD[0]                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.245     ; 0.815      ;
; -0.506 ; serial:Inst_UART_rx|r_DriveCMD[0]                       ; controller:Inst_controller|out_R[1]  ; serial:Inst_UART_rx|r_DriveCMD[0]                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.245     ; 0.813      ;
; -0.505 ; serial:Inst_UART_rx|r_DriveCMD[0]                       ; controller:Inst_controller|out_L[2]  ; serial:Inst_UART_rx|r_DriveCMD[0]                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.245     ; 0.812      ;
; -0.505 ; serial:Inst_UART_rx|r_DriveCMD[0]                       ; controller:Inst_controller|out_R[2]  ; serial:Inst_UART_rx|r_DriveCMD[0]                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.245     ; 0.812      ;
; -0.499 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[9] ; LCD_TEST:Inst_LCD_TEST|h_tens[0]     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.109     ; 20.377     ;
; -0.493 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[8] ; LCD_TEST:Inst_LCD_TEST|h_tens[0]     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.109     ; 20.371     ;
; -0.491 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[4] ; LCD_TEST:Inst_LCD_TEST|h_ones[1]     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.322     ; 20.156     ;
; -0.478 ; serial:Inst_UART_rx|r_DriveCMD[0]                       ; controller:Inst_controller|out_R[4]  ; serial:Inst_UART_rx|r_DriveCMD[0]                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.243     ; 0.787      ;
; -0.477 ; serial:Inst_UART_rx|r_DriveCMD[0]                       ; controller:Inst_controller|out_L[4]  ; serial:Inst_UART_rx|r_DriveCMD[0]                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.243     ; 0.786      ;
; -0.476 ; serial:Inst_UART_rx|r_DriveCMD[0]                       ; controller:Inst_controller|out_L[11] ; serial:Inst_UART_rx|r_DriveCMD[0]                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.243     ; 0.785      ;
; -0.476 ; serial:Inst_UART_rx|r_DriveCMD[0]                       ; controller:Inst_controller|out_R[12] ; serial:Inst_UART_rx|r_DriveCMD[0]                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.243     ; 0.785      ;
; -0.475 ; serial:Inst_UART_rx|r_DriveCMD[0]                       ; controller:Inst_controller|out_L[9]  ; serial:Inst_UART_rx|r_DriveCMD[0]                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.243     ; 0.784      ;
; -0.474 ; serial:Inst_UART_rx|r_DriveCMD[0]                       ; controller:Inst_controller|out_R[8]  ; serial:Inst_UART_rx|r_DriveCMD[0]                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.243     ; 0.783      ;
; -0.473 ; serial:Inst_UART_rx|r_DriveCMD[0]                       ; controller:Inst_controller|out_R[13] ; serial:Inst_UART_rx|r_DriveCMD[0]                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.243     ; 0.782      ;
; -0.471 ; serial:Inst_UART_rx|r_DriveCMD[0]                       ; controller:Inst_controller|out_R[7]  ; serial:Inst_UART_rx|r_DriveCMD[0]                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.243     ; 0.780      ;
; -0.469 ; serial:Inst_UART_rx|r_DriveCMD[0]                       ; controller:Inst_controller|out_L[7]  ; serial:Inst_UART_rx|r_DriveCMD[0]                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.243     ; 0.778      ;
; -0.468 ; serial:Inst_UART_rx|r_DriveCMD[0]                       ; controller:Inst_controller|out_R[10] ; serial:Inst_UART_rx|r_DriveCMD[0]                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.243     ; 0.777      ;
; -0.467 ; serial:Inst_UART_rx|r_DriveCMD[0]                       ; controller:Inst_controller|out_L[6]  ; serial:Inst_UART_rx|r_DriveCMD[0]                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.243     ; 0.776      ;
; -0.466 ; serial:Inst_UART_rx|r_DriveCMD[0]                       ; controller:Inst_controller|out_R[6]  ; serial:Inst_UART_rx|r_DriveCMD[0]                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.243     ; 0.775      ;
; -0.465 ; serial:Inst_UART_rx|r_DriveCMD[0]                       ; controller:Inst_controller|out_R[9]  ; serial:Inst_UART_rx|r_DriveCMD[0]                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.243     ; 0.774      ;
; -0.464 ; serial:Inst_UART_rx|r_DriveCMD[0]                       ; controller:Inst_controller|out_L[10] ; serial:Inst_UART_rx|r_DriveCMD[0]                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.243     ; 0.773      ;
; -0.464 ; serial:Inst_UART_rx|r_DriveCMD[0]                       ; controller:Inst_controller|out_R[11] ; serial:Inst_UART_rx|r_DriveCMD[0]                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.243     ; 0.773      ;
; -0.463 ; serial:Inst_UART_rx|r_DriveCMD[0]                       ; controller:Inst_controller|out_L[8]  ; serial:Inst_UART_rx|r_DriveCMD[0]                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.243     ; 0.772      ;
; -0.201 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[4] ; LCD_TEST:Inst_LCD_TEST|h_tens[0]     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.117     ; 20.071     ;
; 0.021  ; serial:Inst_UART_rx|r_DriveCMD[0]                       ; controller:Inst_controller|out_L[5]  ; serial:Inst_UART_rx|r_DriveCMD[0]                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.240     ; 0.791      ;
; 0.022  ; serial:Inst_UART_rx|r_DriveCMD[0]                       ; controller:Inst_controller|out_L[12] ; serial:Inst_UART_rx|r_DriveCMD[0]                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.240     ; 0.790      ;
; 0.022  ; serial:Inst_UART_rx|r_DriveCMD[0]                       ; controller:Inst_controller|out_R[5]  ; serial:Inst_UART_rx|r_DriveCMD[0]                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.240     ; 0.790      ;
; 0.059  ; serial:Inst_UART_rx|r_DriveCMD[0]                       ; controller:Inst_controller|out_L[3]  ; serial:Inst_UART_rx|r_DriveCMD[0]                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.244     ; 0.749      ;
; 0.059  ; serial:Inst_UART_rx|r_DriveCMD[0]                       ; controller:Inst_controller|out_R[3]  ; serial:Inst_UART_rx|r_DriveCMD[0]                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.244     ; 0.749      ;
; 0.064  ; serial:Inst_UART_rx|r_DriveCMD[0]                       ; controller:Inst_controller|out_L[13] ; serial:Inst_UART_rx|r_DriveCMD[0]                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.244     ; 0.744      ;
; 0.066  ; serial:Inst_UART_rx|r_DriveCMD[0]                       ; controller:Inst_controller|out_L[1]  ; serial:Inst_UART_rx|r_DriveCMD[0]                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.245     ; 0.741      ;
; 0.068  ; serial:Inst_UART_rx|r_DriveCMD[0]                       ; controller:Inst_controller|out_R[1]  ; serial:Inst_UART_rx|r_DriveCMD[0]                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.245     ; 0.739      ;
; 0.069  ; serial:Inst_UART_rx|r_DriveCMD[0]                       ; controller:Inst_controller|out_L[2]  ; serial:Inst_UART_rx|r_DriveCMD[0]                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.245     ; 0.738      ;
; 0.069  ; serial:Inst_UART_rx|r_DriveCMD[0]                       ; controller:Inst_controller|out_R[2]  ; serial:Inst_UART_rx|r_DriveCMD[0]                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.245     ; 0.738      ;
; 0.107  ; serial:Inst_UART_rx|r_DriveCMD[0]                       ; controller:Inst_controller|out_R[4]  ; serial:Inst_UART_rx|r_DriveCMD[0]                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.243     ; 0.702      ;
; 0.108  ; serial:Inst_UART_rx|r_DriveCMD[0]                       ; controller:Inst_controller|out_L[4]  ; serial:Inst_UART_rx|r_DriveCMD[0]                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.243     ; 0.701      ;
; 0.108  ; serial:Inst_UART_rx|r_DriveCMD[0]                       ; controller:Inst_controller|out_L[11] ; serial:Inst_UART_rx|r_DriveCMD[0]                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.243     ; 0.701      ;
; 0.109  ; serial:Inst_UART_rx|r_DriveCMD[0]                       ; controller:Inst_controller|out_R[12] ; serial:Inst_UART_rx|r_DriveCMD[0]                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.243     ; 0.700      ;
; 0.110  ; serial:Inst_UART_rx|r_DriveCMD[0]                       ; controller:Inst_controller|out_L[9]  ; serial:Inst_UART_rx|r_DriveCMD[0]                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.243     ; 0.699      ;
; 0.111  ; serial:Inst_UART_rx|r_DriveCMD[0]                       ; controller:Inst_controller|out_R[8]  ; serial:Inst_UART_rx|r_DriveCMD[0]                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.243     ; 0.698      ;
; 0.111  ; serial:Inst_UART_rx|r_DriveCMD[0]                       ; controller:Inst_controller|out_R[13] ; serial:Inst_UART_rx|r_DriveCMD[0]                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.243     ; 0.698      ;
; 0.112  ; serial:Inst_UART_rx|r_DriveCMD[0]                       ; controller:Inst_controller|out_R[7]  ; serial:Inst_UART_rx|r_DriveCMD[0]                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.243     ; 0.697      ;
; 0.114  ; serial:Inst_UART_rx|r_DriveCMD[0]                       ; controller:Inst_controller|out_L[7]  ; serial:Inst_UART_rx|r_DriveCMD[0]                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.243     ; 0.695      ;
; 0.115  ; serial:Inst_UART_rx|r_DriveCMD[0]                       ; controller:Inst_controller|out_R[10] ; serial:Inst_UART_rx|r_DriveCMD[0]                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.243     ; 0.694      ;
; 0.116  ; serial:Inst_UART_rx|r_DriveCMD[0]                       ; controller:Inst_controller|out_L[6]  ; serial:Inst_UART_rx|r_DriveCMD[0]                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.243     ; 0.693      ;
; 0.116  ; serial:Inst_UART_rx|r_DriveCMD[0]                       ; controller:Inst_controller|out_R[6]  ; serial:Inst_UART_rx|r_DriveCMD[0]                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.243     ; 0.693      ;
; 0.117  ; serial:Inst_UART_rx|r_DriveCMD[0]                       ; controller:Inst_controller|out_R[9]  ; serial:Inst_UART_rx|r_DriveCMD[0]                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.243     ; 0.692      ;
; 0.118  ; serial:Inst_UART_rx|r_DriveCMD[0]                       ; controller:Inst_controller|out_L[10] ; serial:Inst_UART_rx|r_DriveCMD[0]                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.243     ; 0.691      ;
; 0.119  ; serial:Inst_UART_rx|r_DriveCMD[0]                       ; controller:Inst_controller|out_R[11] ; serial:Inst_UART_rx|r_DriveCMD[0]                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.243     ; 0.690      ;
; 0.120  ; serial:Inst_UART_rx|r_DriveCMD[0]                       ; controller:Inst_controller|out_L[8]  ; serial:Inst_UART_rx|r_DriveCMD[0]                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.243     ; 0.689      ;
; 0.154  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[5] ; LCD_TEST:Inst_LCD_TEST|h_tens[1]     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.078      ; 19.911     ;
; 0.278  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[3] ; LCD_TEST:Inst_LCD_TEST|h_ones[5]     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.117     ; 19.592     ;
; 0.454  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[7] ; LCD_TEST:Inst_LCD_TEST|h_tens[1]     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.117     ; 19.416     ;
; 0.460  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[6] ; LCD_TEST:Inst_LCD_TEST|h_tens[1]     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.117     ; 19.410     ;
; 0.512  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[3] ; LCD_TEST:Inst_LCD_TEST|h_ones[4]     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.117     ; 19.358     ;
; 0.515  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[9] ; LCD_TEST:Inst_LCD_TEST|h_tens[1]     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.117     ; 19.355     ;
; 0.521  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[8] ; LCD_TEST:Inst_LCD_TEST|h_tens[1]     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.117     ; 19.349     ;
; 0.811  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[3] ; LCD_TEST:Inst_LCD_TEST|h_ones[3]     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.117     ; 19.059     ;
; 0.813  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[4] ; LCD_TEST:Inst_LCD_TEST|h_tens[1]     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.125     ; 19.049     ;
; 0.880  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[3] ; LCD_TEST:Inst_LCD_TEST|h_ones[2]     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.117     ; 18.990     ;
; 0.938  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[3] ; LCD_TEST:Inst_LCD_TEST|h_ones[1]     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.322     ; 18.727     ;
; 1.132  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[2] ; LCD_TEST:Inst_LCD_TEST|h_ones[5]     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.117     ; 18.738     ;
+--------+---------------------------------------------------------+--------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'ov7670_pclk'                                                                                                                                             ;
+--------+--------------------------------------------------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.231 ; ov7670_capture:Inst_ov7670_capture|latched_href  ; ov7670_capture:Inst_ov7670_capture|line[0]          ; ov7670_pclk  ; ov7670_pclk ; 0.500        ; -0.461     ; 1.277      ;
; -1.229 ; ov7670_capture:Inst_ov7670_capture|latched_href  ; ov7670_capture:Inst_ov7670_capture|href_last[0]     ; ov7670_pclk  ; ov7670_pclk ; 0.500        ; -0.461     ; 1.275      ;
; -1.228 ; ov7670_capture:Inst_ov7670_capture|latched_href  ; ov7670_capture:Inst_ov7670_capture|line[1]          ; ov7670_pclk  ; ov7670_pclk ; 0.500        ; -0.461     ; 1.274      ;
; -1.098 ; ov7670_capture:Inst_ov7670_capture|latched_vsync ; ov7670_capture:Inst_ov7670_capture|address[15]      ; ov7670_pclk  ; ov7670_pclk ; 0.500        ; -0.825     ; 0.780      ;
; -1.098 ; ov7670_capture:Inst_ov7670_capture|latched_vsync ; ov7670_capture:Inst_ov7670_capture|address[14]      ; ov7670_pclk  ; ov7670_pclk ; 0.500        ; -0.825     ; 0.780      ;
; -1.098 ; ov7670_capture:Inst_ov7670_capture|latched_vsync ; ov7670_capture:Inst_ov7670_capture|address[16]      ; ov7670_pclk  ; ov7670_pclk ; 0.500        ; -0.825     ; 0.780      ;
; -1.098 ; ov7670_capture:Inst_ov7670_capture|latched_vsync ; ov7670_capture:Inst_ov7670_capture|address[13]      ; ov7670_pclk  ; ov7670_pclk ; 0.500        ; -0.825     ; 0.780      ;
; -1.098 ; ov7670_capture:Inst_ov7670_capture|latched_vsync ; ov7670_capture:Inst_ov7670_capture|address[11]      ; ov7670_pclk  ; ov7670_pclk ; 0.500        ; -0.825     ; 0.780      ;
; -1.098 ; ov7670_capture:Inst_ov7670_capture|latched_vsync ; ov7670_capture:Inst_ov7670_capture|address[10]      ; ov7670_pclk  ; ov7670_pclk ; 0.500        ; -0.825     ; 0.780      ;
; -1.098 ; ov7670_capture:Inst_ov7670_capture|latched_vsync ; ov7670_capture:Inst_ov7670_capture|address[9]       ; ov7670_pclk  ; ov7670_pclk ; 0.500        ; -0.825     ; 0.780      ;
; -1.098 ; ov7670_capture:Inst_ov7670_capture|latched_vsync ; ov7670_capture:Inst_ov7670_capture|address[8]       ; ov7670_pclk  ; ov7670_pclk ; 0.500        ; -0.825     ; 0.780      ;
; -1.098 ; ov7670_capture:Inst_ov7670_capture|latched_vsync ; ov7670_capture:Inst_ov7670_capture|address[12]      ; ov7670_pclk  ; ov7670_pclk ; 0.500        ; -0.825     ; 0.780      ;
; -0.861 ; ov7670_capture:Inst_ov7670_capture|latched_href  ; ov7670_capture:Inst_ov7670_capture|d_latch[3]       ; ov7670_pclk  ; ov7670_pclk ; 0.500        ; -0.492     ; 0.876      ;
; -0.859 ; ov7670_capture:Inst_ov7670_capture|latched_vsync ; ov7670_capture:Inst_ov7670_capture|href_last[1]     ; ov7670_pclk  ; ov7670_pclk ; 0.500        ; -0.783     ; 0.583      ;
; -0.827 ; ov7670_capture:Inst_ov7670_capture|latched_vsync ; ov7670_capture:Inst_ov7670_capture|address[7]       ; ov7670_pclk  ; ov7670_pclk ; 0.500        ; -0.783     ; 0.551      ;
; -0.827 ; ov7670_capture:Inst_ov7670_capture|latched_vsync ; ov7670_capture:Inst_ov7670_capture|address[6]       ; ov7670_pclk  ; ov7670_pclk ; 0.500        ; -0.783     ; 0.551      ;
; -0.827 ; ov7670_capture:Inst_ov7670_capture|latched_vsync ; ov7670_capture:Inst_ov7670_capture|address[5]       ; ov7670_pclk  ; ov7670_pclk ; 0.500        ; -0.783     ; 0.551      ;
; -0.827 ; ov7670_capture:Inst_ov7670_capture|latched_vsync ; ov7670_capture:Inst_ov7670_capture|address[4]       ; ov7670_pclk  ; ov7670_pclk ; 0.500        ; -0.783     ; 0.551      ;
; -0.827 ; ov7670_capture:Inst_ov7670_capture|latched_vsync ; ov7670_capture:Inst_ov7670_capture|address[3]       ; ov7670_pclk  ; ov7670_pclk ; 0.500        ; -0.783     ; 0.551      ;
; -0.827 ; ov7670_capture:Inst_ov7670_capture|latched_vsync ; ov7670_capture:Inst_ov7670_capture|address[2]       ; ov7670_pclk  ; ov7670_pclk ; 0.500        ; -0.783     ; 0.551      ;
; -0.827 ; ov7670_capture:Inst_ov7670_capture|latched_vsync ; ov7670_capture:Inst_ov7670_capture|address[1]       ; ov7670_pclk  ; ov7670_pclk ; 0.500        ; -0.783     ; 0.551      ;
; -0.827 ; ov7670_capture:Inst_ov7670_capture|latched_vsync ; ov7670_capture:Inst_ov7670_capture|line[0]          ; ov7670_pclk  ; ov7670_pclk ; 0.500        ; -0.783     ; 0.551      ;
; -0.827 ; ov7670_capture:Inst_ov7670_capture|latched_vsync ; ov7670_capture:Inst_ov7670_capture|line[1]          ; ov7670_pclk  ; ov7670_pclk ; 0.500        ; -0.783     ; 0.551      ;
; -0.827 ; ov7670_capture:Inst_ov7670_capture|latched_vsync ; ov7670_capture:Inst_ov7670_capture|we_reg           ; ov7670_pclk  ; ov7670_pclk ; 0.500        ; -0.783     ; 0.551      ;
; -0.827 ; ov7670_capture:Inst_ov7670_capture|latched_vsync ; ov7670_capture:Inst_ov7670_capture|address[0]       ; ov7670_pclk  ; ov7670_pclk ; 0.500        ; -0.783     ; 0.551      ;
; -0.809 ; ov7670_capture:Inst_ov7670_capture|latched_vsync ; ov7670_capture:Inst_ov7670_capture|href_last[0]     ; ov7670_pclk  ; ov7670_pclk ; 0.500        ; -0.783     ; 0.533      ;
; -0.780 ; ov7670_capture:Inst_ov7670_capture|latched_vsync ; ov7670_capture:Inst_ov7670_capture|end_of_frame_reg ; ov7670_pclk  ; ov7670_pclk ; 0.500        ; -0.807     ; 0.480      ;
; -0.743 ; ov7670_capture:Inst_ov7670_capture|latched_href  ; ov7670_capture:Inst_ov7670_capture|href_hold        ; ov7670_pclk  ; ov7670_pclk ; 0.500        ; -0.701     ; 0.549      ;
; -0.687 ; ov7670_capture:Inst_ov7670_capture|latched_vsync ; ov7670_capture:Inst_ov7670_capture|href_last[2]     ; ov7670_pclk  ; ov7670_pclk ; 0.500        ; -0.783     ; 0.411      ;
; -0.591 ; ov7670_capture:Inst_ov7670_capture|latched_d[1]  ; ov7670_capture:Inst_ov7670_capture|d_latch[1]       ; ov7670_pclk  ; ov7670_pclk ; 0.500        ; -0.442     ; 0.656      ;
; -0.590 ; ov7670_capture:Inst_ov7670_capture|latched_href  ; ov7670_capture:Inst_ov7670_capture|d_latch[4]       ; ov7670_pclk  ; ov7670_pclk ; 0.500        ; -0.504     ; 0.593      ;
; -0.590 ; ov7670_capture:Inst_ov7670_capture|latched_href  ; ov7670_capture:Inst_ov7670_capture|d_latch[12]      ; ov7670_pclk  ; ov7670_pclk ; 0.500        ; -0.504     ; 0.593      ;
; -0.590 ; ov7670_capture:Inst_ov7670_capture|latched_href  ; ov7670_capture:Inst_ov7670_capture|d_latch[5]       ; ov7670_pclk  ; ov7670_pclk ; 0.500        ; -0.504     ; 0.593      ;
; -0.590 ; ov7670_capture:Inst_ov7670_capture|latched_href  ; ov7670_capture:Inst_ov7670_capture|d_latch[13]      ; ov7670_pclk  ; ov7670_pclk ; 0.500        ; -0.504     ; 0.593      ;
; -0.590 ; ov7670_capture:Inst_ov7670_capture|latched_href  ; ov7670_capture:Inst_ov7670_capture|d_latch[6]       ; ov7670_pclk  ; ov7670_pclk ; 0.500        ; -0.504     ; 0.593      ;
; -0.590 ; ov7670_capture:Inst_ov7670_capture|latched_href  ; ov7670_capture:Inst_ov7670_capture|d_latch[14]      ; ov7670_pclk  ; ov7670_pclk ; 0.500        ; -0.504     ; 0.593      ;
; -0.590 ; ov7670_capture:Inst_ov7670_capture|latched_href  ; ov7670_capture:Inst_ov7670_capture|d_latch[15]      ; ov7670_pclk  ; ov7670_pclk ; 0.500        ; -0.504     ; 0.593      ;
; -0.590 ; ov7670_capture:Inst_ov7670_capture|latched_href  ; ov7670_capture:Inst_ov7670_capture|d_latch[7]       ; ov7670_pclk  ; ov7670_pclk ; 0.500        ; -0.504     ; 0.593      ;
; -0.590 ; ov7670_capture:Inst_ov7670_capture|latched_href  ; ov7670_capture:Inst_ov7670_capture|d_latch[0]       ; ov7670_pclk  ; ov7670_pclk ; 0.500        ; -0.504     ; 0.593      ;
; -0.590 ; ov7670_capture:Inst_ov7670_capture|latched_href  ; ov7670_capture:Inst_ov7670_capture|d_latch[8]       ; ov7670_pclk  ; ov7670_pclk ; 0.500        ; -0.504     ; 0.593      ;
; -0.590 ; ov7670_capture:Inst_ov7670_capture|latched_href  ; ov7670_capture:Inst_ov7670_capture|d_latch[1]       ; ov7670_pclk  ; ov7670_pclk ; 0.500        ; -0.504     ; 0.593      ;
; -0.590 ; ov7670_capture:Inst_ov7670_capture|latched_href  ; ov7670_capture:Inst_ov7670_capture|d_latch[9]       ; ov7670_pclk  ; ov7670_pclk ; 0.500        ; -0.504     ; 0.593      ;
; -0.590 ; ov7670_capture:Inst_ov7670_capture|latched_href  ; ov7670_capture:Inst_ov7670_capture|d_latch[2]       ; ov7670_pclk  ; ov7670_pclk ; 0.500        ; -0.504     ; 0.593      ;
; -0.590 ; ov7670_capture:Inst_ov7670_capture|latched_href  ; ov7670_capture:Inst_ov7670_capture|d_latch[10]      ; ov7670_pclk  ; ov7670_pclk ; 0.500        ; -0.504     ; 0.593      ;
; -0.574 ; ov7670_capture:Inst_ov7670_capture|latched_d[7]  ; ov7670_capture:Inst_ov7670_capture|d_latch[7]       ; ov7670_pclk  ; ov7670_pclk ; 0.500        ; -0.442     ; 0.639      ;
; -0.568 ; ov7670_capture:Inst_ov7670_capture|latched_d[2]  ; ov7670_capture:Inst_ov7670_capture|d_latch[2]       ; ov7670_pclk  ; ov7670_pclk ; 0.500        ; -0.442     ; 0.633      ;
; -0.561 ; ov7670_capture:Inst_ov7670_capture|latched_d[5]  ; ov7670_capture:Inst_ov7670_capture|d_latch[5]       ; ov7670_pclk  ; ov7670_pclk ; 0.500        ; -0.442     ; 0.626      ;
; -0.559 ; ov7670_capture:Inst_ov7670_capture|latched_d[6]  ; ov7670_capture:Inst_ov7670_capture|d_latch[6]       ; ov7670_pclk  ; ov7670_pclk ; 0.500        ; -0.442     ; 0.624      ;
; -0.456 ; ov7670_capture:Inst_ov7670_capture|latched_d[0]  ; ov7670_capture:Inst_ov7670_capture|d_latch[0]       ; ov7670_pclk  ; ov7670_pclk ; 0.500        ; -0.495     ; 0.468      ;
; -0.452 ; ov7670_capture:Inst_ov7670_capture|address[1]    ; ov7670_capture:Inst_ov7670_capture|address[16]      ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.136     ; 1.323      ;
; -0.444 ; ov7670_capture:Inst_ov7670_capture|latched_d[4]  ; ov7670_capture:Inst_ov7670_capture|d_latch[4]       ; ov7670_pclk  ; ov7670_pclk ; 0.500        ; -0.504     ; 0.447      ;
; -0.404 ; ov7670_capture:Inst_ov7670_capture|address[0]    ; ov7670_capture:Inst_ov7670_capture|address[16]      ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.136     ; 1.275      ;
; -0.388 ; ov7670_capture:Inst_ov7670_capture|address[1]    ; ov7670_capture:Inst_ov7670_capture|address[15]      ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.136     ; 1.259      ;
; -0.387 ; ov7670_capture:Inst_ov7670_capture|we_reg        ; ov7670_capture:Inst_ov7670_capture|address[16]      ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.136     ; 1.258      ;
; -0.384 ; ov7670_capture:Inst_ov7670_capture|address[1]    ; ov7670_capture:Inst_ov7670_capture|address[14]      ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.136     ; 1.255      ;
; -0.374 ; ov7670_capture:Inst_ov7670_capture|address[0]    ; ov7670_capture:Inst_ov7670_capture|address[15]      ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.136     ; 1.245      ;
; -0.368 ; ov7670_capture:Inst_ov7670_capture|address[3]    ; ov7670_capture:Inst_ov7670_capture|address[16]      ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.136     ; 1.239      ;
; -0.355 ; ov7670_capture:Inst_ov7670_capture|we_reg        ; ov7670_capture:Inst_ov7670_capture|address[15]      ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.136     ; 1.226      ;
; -0.336 ; ov7670_capture:Inst_ov7670_capture|address[0]    ; ov7670_capture:Inst_ov7670_capture|address[14]      ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.136     ; 1.207      ;
; -0.324 ; ov7670_capture:Inst_ov7670_capture|address[2]    ; ov7670_capture:Inst_ov7670_capture|address[16]      ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.136     ; 1.195      ;
; -0.320 ; ov7670_capture:Inst_ov7670_capture|address[1]    ; ov7670_capture:Inst_ov7670_capture|address[13]      ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.136     ; 1.191      ;
; -0.319 ; ov7670_capture:Inst_ov7670_capture|we_reg        ; ov7670_capture:Inst_ov7670_capture|address[14]      ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.136     ; 1.190      ;
; -0.316 ; ov7670_capture:Inst_ov7670_capture|address[1]    ; ov7670_capture:Inst_ov7670_capture|address[12]      ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.136     ; 1.187      ;
; -0.313 ; ov7670_capture:Inst_ov7670_capture|address[5]    ; ov7670_capture:Inst_ov7670_capture|address[16]      ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.136     ; 1.184      ;
; -0.306 ; ov7670_capture:Inst_ov7670_capture|address[0]    ; ov7670_capture:Inst_ov7670_capture|address[13]      ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.136     ; 1.177      ;
; -0.304 ; ov7670_capture:Inst_ov7670_capture|address[3]    ; ov7670_capture:Inst_ov7670_capture|address[15]      ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.136     ; 1.175      ;
; -0.300 ; ov7670_capture:Inst_ov7670_capture|address[3]    ; ov7670_capture:Inst_ov7670_capture|address[14]      ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.136     ; 1.171      ;
; -0.298 ; ov7670_capture:Inst_ov7670_capture|latched_d[3]  ; ov7670_capture:Inst_ov7670_capture|d_latch[3]       ; ov7670_pclk  ; ov7670_pclk ; 0.500        ; -0.430     ; 0.375      ;
; -0.295 ; ov7670_capture:Inst_ov7670_capture|address[2]    ; ov7670_capture:Inst_ov7670_capture|address[15]      ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.136     ; 1.166      ;
; -0.287 ; ov7670_capture:Inst_ov7670_capture|we_reg        ; ov7670_capture:Inst_ov7670_capture|address[13]      ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.136     ; 1.158      ;
; -0.268 ; ov7670_capture:Inst_ov7670_capture|address[0]    ; ov7670_capture:Inst_ov7670_capture|address[12]      ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.136     ; 1.139      ;
; -0.268 ; ov7670_capture:Inst_ov7670_capture|address[4]    ; ov7670_capture:Inst_ov7670_capture|address[16]      ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.136     ; 1.139      ;
; -0.265 ; ov7670_capture:Inst_ov7670_capture|address[6]    ; ov7670_capture:Inst_ov7670_capture|address[16]      ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.136     ; 1.136      ;
; -0.256 ; ov7670_capture:Inst_ov7670_capture|address[2]    ; ov7670_capture:Inst_ov7670_capture|address[14]      ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.136     ; 1.127      ;
; -0.252 ; ov7670_capture:Inst_ov7670_capture|address[1]    ; ov7670_capture:Inst_ov7670_capture|address[11]      ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.136     ; 1.123      ;
; -0.251 ; ov7670_capture:Inst_ov7670_capture|we_reg        ; ov7670_capture:Inst_ov7670_capture|address[12]      ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.136     ; 1.122      ;
; -0.249 ; ov7670_capture:Inst_ov7670_capture|address[5]    ; ov7670_capture:Inst_ov7670_capture|address[15]      ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.136     ; 1.120      ;
; -0.248 ; ov7670_capture:Inst_ov7670_capture|address[1]    ; ov7670_capture:Inst_ov7670_capture|address[10]      ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.136     ; 1.119      ;
; -0.245 ; ov7670_capture:Inst_ov7670_capture|address[5]    ; ov7670_capture:Inst_ov7670_capture|address[14]      ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.136     ; 1.116      ;
; -0.244 ; ov7670_capture:Inst_ov7670_capture|address[7]    ; ov7670_capture:Inst_ov7670_capture|address[16]      ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.136     ; 1.115      ;
; -0.239 ; ov7670_capture:Inst_ov7670_capture|address[4]    ; ov7670_capture:Inst_ov7670_capture|address[15]      ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.136     ; 1.110      ;
; -0.238 ; ov7670_capture:Inst_ov7670_capture|address[0]    ; ov7670_capture:Inst_ov7670_capture|address[11]      ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.136     ; 1.109      ;
; -0.236 ; ov7670_capture:Inst_ov7670_capture|address[3]    ; ov7670_capture:Inst_ov7670_capture|address[13]      ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.136     ; 1.107      ;
; -0.232 ; ov7670_capture:Inst_ov7670_capture|address[3]    ; ov7670_capture:Inst_ov7670_capture|address[12]      ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.136     ; 1.103      ;
; -0.227 ; ov7670_capture:Inst_ov7670_capture|address[2]    ; ov7670_capture:Inst_ov7670_capture|address[13]      ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.136     ; 1.098      ;
; -0.224 ; ov7670_capture:Inst_ov7670_capture|address[6]    ; ov7670_capture:Inst_ov7670_capture|address[15]      ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.136     ; 1.095      ;
; -0.219 ; ov7670_capture:Inst_ov7670_capture|we_reg        ; ov7670_capture:Inst_ov7670_capture|address[11]      ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.136     ; 1.090      ;
; -0.200 ; ov7670_capture:Inst_ov7670_capture|address[0]    ; ov7670_capture:Inst_ov7670_capture|address[10]      ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.136     ; 1.071      ;
; -0.200 ; ov7670_capture:Inst_ov7670_capture|address[4]    ; ov7670_capture:Inst_ov7670_capture|address[14]      ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.136     ; 1.071      ;
; -0.197 ; ov7670_capture:Inst_ov7670_capture|address[6]    ; ov7670_capture:Inst_ov7670_capture|address[14]      ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.136     ; 1.068      ;
; -0.188 ; ov7670_capture:Inst_ov7670_capture|address[2]    ; ov7670_capture:Inst_ov7670_capture|address[12]      ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.136     ; 1.059      ;
; -0.184 ; ov7670_capture:Inst_ov7670_capture|address[1]    ; ov7670_capture:Inst_ov7670_capture|address[9]       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.136     ; 1.055      ;
; -0.183 ; ov7670_capture:Inst_ov7670_capture|we_reg        ; ov7670_capture:Inst_ov7670_capture|address[10]      ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.136     ; 1.054      ;
; -0.181 ; ov7670_capture:Inst_ov7670_capture|address[5]    ; ov7670_capture:Inst_ov7670_capture|address[13]      ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.136     ; 1.052      ;
; -0.180 ; ov7670_capture:Inst_ov7670_capture|address[1]    ; ov7670_capture:Inst_ov7670_capture|address[8]       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.136     ; 1.051      ;
; -0.180 ; ov7670_capture:Inst_ov7670_capture|address[7]    ; ov7670_capture:Inst_ov7670_capture|address[15]      ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.136     ; 1.051      ;
; -0.177 ; ov7670_capture:Inst_ov7670_capture|address[5]    ; ov7670_capture:Inst_ov7670_capture|address[12]      ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.136     ; 1.048      ;
; -0.176 ; ov7670_capture:Inst_ov7670_capture|address[7]    ; ov7670_capture:Inst_ov7670_capture|address[14]      ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.136     ; 1.047      ;
; -0.172 ; ov7670_capture:Inst_ov7670_capture|address[15]   ; ov7670_capture:Inst_ov7670_capture|address[16]      ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.023     ; 1.156      ;
; -0.171 ; ov7670_capture:Inst_ov7670_capture|address[4]    ; ov7670_capture:Inst_ov7670_capture|address[13]      ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.136     ; 1.042      ;
+--------+--------------------------------------------------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'serial:Inst_UART_rx|r_DriveCMD[0]'                                                                                                                                                      ;
+--------+-------------------------------------------------------+-------------+----------------------------------------------------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                             ; To Node     ; Launch Clock                                             ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------+-------------+----------------------------------------------------------+-----------------------------------+--------------+------------+------------+
; -0.552 ; ed_binarisation_filter:Inst_ED_filter|stop_detect_reg ; dly_restart ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; serial:Inst_UART_rx|r_DriveCMD[0] ; 1.000        ; 0.906      ; 2.375      ;
; -0.384 ; dly_restart                                           ; dly_restart ; serial:Inst_UART_rx|r_DriveCMD[0]                        ; serial:Inst_UART_rx|r_DriveCMD[0] ; 1.000        ; -0.064     ; 1.327      ;
; -0.262 ; resume_wait_done                                      ; dly_restart ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; serial:Inst_UART_rx|r_DriveCMD[0] ; 1.000        ; 0.906      ; 2.085      ;
+--------+-------------------------------------------------------+-------------+----------------------------------------------------------+-----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_50'                                                                                                                        ;
+--------+--------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.894 ; Reset_Delay:Inst_reset_delay|Cont[0] ; Reset_Delay:Inst_reset_delay|Cont[1]  ; clk_50       ; clk_50      ; 20.000       ; -0.039     ; 2.054      ;
; 17.894 ; Reset_Delay:Inst_reset_delay|Cont[0] ; Reset_Delay:Inst_reset_delay|Cont[2]  ; clk_50       ; clk_50      ; 20.000       ; -0.039     ; 2.054      ;
; 17.894 ; Reset_Delay:Inst_reset_delay|Cont[0] ; Reset_Delay:Inst_reset_delay|Cont[3]  ; clk_50       ; clk_50      ; 20.000       ; -0.039     ; 2.054      ;
; 17.894 ; Reset_Delay:Inst_reset_delay|Cont[0] ; Reset_Delay:Inst_reset_delay|Cont[4]  ; clk_50       ; clk_50      ; 20.000       ; -0.039     ; 2.054      ;
; 17.894 ; Reset_Delay:Inst_reset_delay|Cont[0] ; Reset_Delay:Inst_reset_delay|Cont[5]  ; clk_50       ; clk_50      ; 20.000       ; -0.039     ; 2.054      ;
; 17.894 ; Reset_Delay:Inst_reset_delay|Cont[0] ; Reset_Delay:Inst_reset_delay|Cont[6]  ; clk_50       ; clk_50      ; 20.000       ; -0.039     ; 2.054      ;
; 17.894 ; Reset_Delay:Inst_reset_delay|Cont[0] ; Reset_Delay:Inst_reset_delay|Cont[7]  ; clk_50       ; clk_50      ; 20.000       ; -0.039     ; 2.054      ;
; 17.894 ; Reset_Delay:Inst_reset_delay|Cont[0] ; Reset_Delay:Inst_reset_delay|Cont[8]  ; clk_50       ; clk_50      ; 20.000       ; -0.039     ; 2.054      ;
; 17.894 ; Reset_Delay:Inst_reset_delay|Cont[0] ; Reset_Delay:Inst_reset_delay|Cont[9]  ; clk_50       ; clk_50      ; 20.000       ; -0.039     ; 2.054      ;
; 17.895 ; Reset_Delay:Inst_reset_delay|Cont[3] ; Reset_Delay:Inst_reset_delay|Cont[1]  ; clk_50       ; clk_50      ; 20.000       ; -0.039     ; 2.053      ;
; 17.895 ; Reset_Delay:Inst_reset_delay|Cont[3] ; Reset_Delay:Inst_reset_delay|Cont[2]  ; clk_50       ; clk_50      ; 20.000       ; -0.039     ; 2.053      ;
; 17.895 ; Reset_Delay:Inst_reset_delay|Cont[3] ; Reset_Delay:Inst_reset_delay|Cont[3]  ; clk_50       ; clk_50      ; 20.000       ; -0.039     ; 2.053      ;
; 17.895 ; Reset_Delay:Inst_reset_delay|Cont[3] ; Reset_Delay:Inst_reset_delay|Cont[4]  ; clk_50       ; clk_50      ; 20.000       ; -0.039     ; 2.053      ;
; 17.895 ; Reset_Delay:Inst_reset_delay|Cont[3] ; Reset_Delay:Inst_reset_delay|Cont[5]  ; clk_50       ; clk_50      ; 20.000       ; -0.039     ; 2.053      ;
; 17.895 ; Reset_Delay:Inst_reset_delay|Cont[3] ; Reset_Delay:Inst_reset_delay|Cont[6]  ; clk_50       ; clk_50      ; 20.000       ; -0.039     ; 2.053      ;
; 17.895 ; Reset_Delay:Inst_reset_delay|Cont[3] ; Reset_Delay:Inst_reset_delay|Cont[7]  ; clk_50       ; clk_50      ; 20.000       ; -0.039     ; 2.053      ;
; 17.895 ; Reset_Delay:Inst_reset_delay|Cont[3] ; Reset_Delay:Inst_reset_delay|Cont[8]  ; clk_50       ; clk_50      ; 20.000       ; -0.039     ; 2.053      ;
; 17.895 ; Reset_Delay:Inst_reset_delay|Cont[3] ; Reset_Delay:Inst_reset_delay|Cont[9]  ; clk_50       ; clk_50      ; 20.000       ; -0.039     ; 2.053      ;
; 17.959 ; Reset_Delay:Inst_reset_delay|Cont[1] ; Reset_Delay:Inst_reset_delay|Cont[1]  ; clk_50       ; clk_50      ; 20.000       ; -0.039     ; 1.989      ;
; 17.959 ; Reset_Delay:Inst_reset_delay|Cont[1] ; Reset_Delay:Inst_reset_delay|Cont[2]  ; clk_50       ; clk_50      ; 20.000       ; -0.039     ; 1.989      ;
; 17.959 ; Reset_Delay:Inst_reset_delay|Cont[1] ; Reset_Delay:Inst_reset_delay|Cont[3]  ; clk_50       ; clk_50      ; 20.000       ; -0.039     ; 1.989      ;
; 17.959 ; Reset_Delay:Inst_reset_delay|Cont[1] ; Reset_Delay:Inst_reset_delay|Cont[4]  ; clk_50       ; clk_50      ; 20.000       ; -0.039     ; 1.989      ;
; 17.959 ; Reset_Delay:Inst_reset_delay|Cont[1] ; Reset_Delay:Inst_reset_delay|Cont[5]  ; clk_50       ; clk_50      ; 20.000       ; -0.039     ; 1.989      ;
; 17.959 ; Reset_Delay:Inst_reset_delay|Cont[1] ; Reset_Delay:Inst_reset_delay|Cont[6]  ; clk_50       ; clk_50      ; 20.000       ; -0.039     ; 1.989      ;
; 17.959 ; Reset_Delay:Inst_reset_delay|Cont[1] ; Reset_Delay:Inst_reset_delay|Cont[7]  ; clk_50       ; clk_50      ; 20.000       ; -0.039     ; 1.989      ;
; 17.959 ; Reset_Delay:Inst_reset_delay|Cont[1] ; Reset_Delay:Inst_reset_delay|Cont[8]  ; clk_50       ; clk_50      ; 20.000       ; -0.039     ; 1.989      ;
; 17.959 ; Reset_Delay:Inst_reset_delay|Cont[1] ; Reset_Delay:Inst_reset_delay|Cont[9]  ; clk_50       ; clk_50      ; 20.000       ; -0.039     ; 1.989      ;
; 18.031 ; Reset_Delay:Inst_reset_delay|Cont[2] ; Reset_Delay:Inst_reset_delay|Cont[1]  ; clk_50       ; clk_50      ; 20.000       ; -0.039     ; 1.917      ;
; 18.031 ; Reset_Delay:Inst_reset_delay|Cont[2] ; Reset_Delay:Inst_reset_delay|Cont[2]  ; clk_50       ; clk_50      ; 20.000       ; -0.039     ; 1.917      ;
; 18.031 ; Reset_Delay:Inst_reset_delay|Cont[2] ; Reset_Delay:Inst_reset_delay|Cont[3]  ; clk_50       ; clk_50      ; 20.000       ; -0.039     ; 1.917      ;
; 18.031 ; Reset_Delay:Inst_reset_delay|Cont[2] ; Reset_Delay:Inst_reset_delay|Cont[4]  ; clk_50       ; clk_50      ; 20.000       ; -0.039     ; 1.917      ;
; 18.031 ; Reset_Delay:Inst_reset_delay|Cont[2] ; Reset_Delay:Inst_reset_delay|Cont[5]  ; clk_50       ; clk_50      ; 20.000       ; -0.039     ; 1.917      ;
; 18.031 ; Reset_Delay:Inst_reset_delay|Cont[2] ; Reset_Delay:Inst_reset_delay|Cont[6]  ; clk_50       ; clk_50      ; 20.000       ; -0.039     ; 1.917      ;
; 18.031 ; Reset_Delay:Inst_reset_delay|Cont[2] ; Reset_Delay:Inst_reset_delay|Cont[7]  ; clk_50       ; clk_50      ; 20.000       ; -0.039     ; 1.917      ;
; 18.031 ; Reset_Delay:Inst_reset_delay|Cont[2] ; Reset_Delay:Inst_reset_delay|Cont[8]  ; clk_50       ; clk_50      ; 20.000       ; -0.039     ; 1.917      ;
; 18.031 ; Reset_Delay:Inst_reset_delay|Cont[2] ; Reset_Delay:Inst_reset_delay|Cont[9]  ; clk_50       ; clk_50      ; 20.000       ; -0.039     ; 1.917      ;
; 18.090 ; Reset_Delay:Inst_reset_delay|Cont[7] ; Reset_Delay:Inst_reset_delay|Cont[1]  ; clk_50       ; clk_50      ; 20.000       ; -0.039     ; 1.858      ;
; 18.090 ; Reset_Delay:Inst_reset_delay|Cont[7] ; Reset_Delay:Inst_reset_delay|Cont[2]  ; clk_50       ; clk_50      ; 20.000       ; -0.039     ; 1.858      ;
; 18.090 ; Reset_Delay:Inst_reset_delay|Cont[7] ; Reset_Delay:Inst_reset_delay|Cont[3]  ; clk_50       ; clk_50      ; 20.000       ; -0.039     ; 1.858      ;
; 18.090 ; Reset_Delay:Inst_reset_delay|Cont[7] ; Reset_Delay:Inst_reset_delay|Cont[4]  ; clk_50       ; clk_50      ; 20.000       ; -0.039     ; 1.858      ;
; 18.090 ; Reset_Delay:Inst_reset_delay|Cont[7] ; Reset_Delay:Inst_reset_delay|Cont[5]  ; clk_50       ; clk_50      ; 20.000       ; -0.039     ; 1.858      ;
; 18.090 ; Reset_Delay:Inst_reset_delay|Cont[7] ; Reset_Delay:Inst_reset_delay|Cont[6]  ; clk_50       ; clk_50      ; 20.000       ; -0.039     ; 1.858      ;
; 18.090 ; Reset_Delay:Inst_reset_delay|Cont[7] ; Reset_Delay:Inst_reset_delay|Cont[7]  ; clk_50       ; clk_50      ; 20.000       ; -0.039     ; 1.858      ;
; 18.090 ; Reset_Delay:Inst_reset_delay|Cont[7] ; Reset_Delay:Inst_reset_delay|Cont[8]  ; clk_50       ; clk_50      ; 20.000       ; -0.039     ; 1.858      ;
; 18.090 ; Reset_Delay:Inst_reset_delay|Cont[7] ; Reset_Delay:Inst_reset_delay|Cont[9]  ; clk_50       ; clk_50      ; 20.000       ; -0.039     ; 1.858      ;
; 18.091 ; Reset_Delay:Inst_reset_delay|Cont[0] ; Reset_Delay:Inst_reset_delay|Cont[0]  ; clk_50       ; clk_50      ; 20.000       ; -0.039     ; 1.857      ;
; 18.092 ; Reset_Delay:Inst_reset_delay|Cont[3] ; Reset_Delay:Inst_reset_delay|Cont[0]  ; clk_50       ; clk_50      ; 20.000       ; -0.039     ; 1.856      ;
; 18.156 ; Reset_Delay:Inst_reset_delay|Cont[1] ; Reset_Delay:Inst_reset_delay|Cont[0]  ; clk_50       ; clk_50      ; 20.000       ; -0.039     ; 1.792      ;
; 18.160 ; Reset_Delay:Inst_reset_delay|Cont[0] ; Reset_Delay:Inst_reset_delay|Cont[19] ; clk_50       ; clk_50      ; 20.000       ; -0.033     ; 1.794      ;
; 18.160 ; Reset_Delay:Inst_reset_delay|Cont[0] ; Reset_Delay:Inst_reset_delay|Cont[10] ; clk_50       ; clk_50      ; 20.000       ; -0.033     ; 1.794      ;
; 18.160 ; Reset_Delay:Inst_reset_delay|Cont[0] ; Reset_Delay:Inst_reset_delay|Cont[11] ; clk_50       ; clk_50      ; 20.000       ; -0.033     ; 1.794      ;
; 18.160 ; Reset_Delay:Inst_reset_delay|Cont[0] ; Reset_Delay:Inst_reset_delay|Cont[18] ; clk_50       ; clk_50      ; 20.000       ; -0.033     ; 1.794      ;
; 18.160 ; Reset_Delay:Inst_reset_delay|Cont[0] ; Reset_Delay:Inst_reset_delay|Cont[12] ; clk_50       ; clk_50      ; 20.000       ; -0.033     ; 1.794      ;
; 18.160 ; Reset_Delay:Inst_reset_delay|Cont[0] ; Reset_Delay:Inst_reset_delay|Cont[13] ; clk_50       ; clk_50      ; 20.000       ; -0.033     ; 1.794      ;
; 18.160 ; Reset_Delay:Inst_reset_delay|Cont[0] ; Reset_Delay:Inst_reset_delay|Cont[14] ; clk_50       ; clk_50      ; 20.000       ; -0.033     ; 1.794      ;
; 18.160 ; Reset_Delay:Inst_reset_delay|Cont[0] ; Reset_Delay:Inst_reset_delay|Cont[15] ; clk_50       ; clk_50      ; 20.000       ; -0.033     ; 1.794      ;
; 18.160 ; Reset_Delay:Inst_reset_delay|Cont[0] ; Reset_Delay:Inst_reset_delay|Cont[16] ; clk_50       ; clk_50      ; 20.000       ; -0.033     ; 1.794      ;
; 18.160 ; Reset_Delay:Inst_reset_delay|Cont[0] ; Reset_Delay:Inst_reset_delay|Cont[17] ; clk_50       ; clk_50      ; 20.000       ; -0.033     ; 1.794      ;
; 18.161 ; Reset_Delay:Inst_reset_delay|Cont[3] ; Reset_Delay:Inst_reset_delay|Cont[19] ; clk_50       ; clk_50      ; 20.000       ; -0.033     ; 1.793      ;
; 18.161 ; Reset_Delay:Inst_reset_delay|Cont[3] ; Reset_Delay:Inst_reset_delay|Cont[10] ; clk_50       ; clk_50      ; 20.000       ; -0.033     ; 1.793      ;
; 18.161 ; Reset_Delay:Inst_reset_delay|Cont[3] ; Reset_Delay:Inst_reset_delay|Cont[11] ; clk_50       ; clk_50      ; 20.000       ; -0.033     ; 1.793      ;
; 18.161 ; Reset_Delay:Inst_reset_delay|Cont[3] ; Reset_Delay:Inst_reset_delay|Cont[18] ; clk_50       ; clk_50      ; 20.000       ; -0.033     ; 1.793      ;
; 18.161 ; Reset_Delay:Inst_reset_delay|Cont[3] ; Reset_Delay:Inst_reset_delay|Cont[12] ; clk_50       ; clk_50      ; 20.000       ; -0.033     ; 1.793      ;
; 18.161 ; Reset_Delay:Inst_reset_delay|Cont[3] ; Reset_Delay:Inst_reset_delay|Cont[13] ; clk_50       ; clk_50      ; 20.000       ; -0.033     ; 1.793      ;
; 18.161 ; Reset_Delay:Inst_reset_delay|Cont[3] ; Reset_Delay:Inst_reset_delay|Cont[14] ; clk_50       ; clk_50      ; 20.000       ; -0.033     ; 1.793      ;
; 18.161 ; Reset_Delay:Inst_reset_delay|Cont[3] ; Reset_Delay:Inst_reset_delay|Cont[15] ; clk_50       ; clk_50      ; 20.000       ; -0.033     ; 1.793      ;
; 18.161 ; Reset_Delay:Inst_reset_delay|Cont[3] ; Reset_Delay:Inst_reset_delay|Cont[16] ; clk_50       ; clk_50      ; 20.000       ; -0.033     ; 1.793      ;
; 18.161 ; Reset_Delay:Inst_reset_delay|Cont[3] ; Reset_Delay:Inst_reset_delay|Cont[17] ; clk_50       ; clk_50      ; 20.000       ; -0.033     ; 1.793      ;
; 18.164 ; Reset_Delay:Inst_reset_delay|Cont[6] ; Reset_Delay:Inst_reset_delay|Cont[1]  ; clk_50       ; clk_50      ; 20.000       ; -0.039     ; 1.784      ;
; 18.164 ; Reset_Delay:Inst_reset_delay|Cont[6] ; Reset_Delay:Inst_reset_delay|Cont[2]  ; clk_50       ; clk_50      ; 20.000       ; -0.039     ; 1.784      ;
; 18.164 ; Reset_Delay:Inst_reset_delay|Cont[6] ; Reset_Delay:Inst_reset_delay|Cont[3]  ; clk_50       ; clk_50      ; 20.000       ; -0.039     ; 1.784      ;
; 18.164 ; Reset_Delay:Inst_reset_delay|Cont[6] ; Reset_Delay:Inst_reset_delay|Cont[4]  ; clk_50       ; clk_50      ; 20.000       ; -0.039     ; 1.784      ;
; 18.164 ; Reset_Delay:Inst_reset_delay|Cont[6] ; Reset_Delay:Inst_reset_delay|Cont[5]  ; clk_50       ; clk_50      ; 20.000       ; -0.039     ; 1.784      ;
; 18.164 ; Reset_Delay:Inst_reset_delay|Cont[6] ; Reset_Delay:Inst_reset_delay|Cont[6]  ; clk_50       ; clk_50      ; 20.000       ; -0.039     ; 1.784      ;
; 18.164 ; Reset_Delay:Inst_reset_delay|Cont[6] ; Reset_Delay:Inst_reset_delay|Cont[7]  ; clk_50       ; clk_50      ; 20.000       ; -0.039     ; 1.784      ;
; 18.164 ; Reset_Delay:Inst_reset_delay|Cont[6] ; Reset_Delay:Inst_reset_delay|Cont[8]  ; clk_50       ; clk_50      ; 20.000       ; -0.039     ; 1.784      ;
; 18.164 ; Reset_Delay:Inst_reset_delay|Cont[6] ; Reset_Delay:Inst_reset_delay|Cont[9]  ; clk_50       ; clk_50      ; 20.000       ; -0.039     ; 1.784      ;
; 18.203 ; Reset_Delay:Inst_reset_delay|Cont[4] ; Reset_Delay:Inst_reset_delay|Cont[1]  ; clk_50       ; clk_50      ; 20.000       ; -0.039     ; 1.745      ;
; 18.203 ; Reset_Delay:Inst_reset_delay|Cont[4] ; Reset_Delay:Inst_reset_delay|Cont[2]  ; clk_50       ; clk_50      ; 20.000       ; -0.039     ; 1.745      ;
; 18.203 ; Reset_Delay:Inst_reset_delay|Cont[4] ; Reset_Delay:Inst_reset_delay|Cont[3]  ; clk_50       ; clk_50      ; 20.000       ; -0.039     ; 1.745      ;
; 18.203 ; Reset_Delay:Inst_reset_delay|Cont[4] ; Reset_Delay:Inst_reset_delay|Cont[4]  ; clk_50       ; clk_50      ; 20.000       ; -0.039     ; 1.745      ;
; 18.203 ; Reset_Delay:Inst_reset_delay|Cont[4] ; Reset_Delay:Inst_reset_delay|Cont[5]  ; clk_50       ; clk_50      ; 20.000       ; -0.039     ; 1.745      ;
; 18.203 ; Reset_Delay:Inst_reset_delay|Cont[4] ; Reset_Delay:Inst_reset_delay|Cont[6]  ; clk_50       ; clk_50      ; 20.000       ; -0.039     ; 1.745      ;
; 18.203 ; Reset_Delay:Inst_reset_delay|Cont[4] ; Reset_Delay:Inst_reset_delay|Cont[7]  ; clk_50       ; clk_50      ; 20.000       ; -0.039     ; 1.745      ;
; 18.203 ; Reset_Delay:Inst_reset_delay|Cont[4] ; Reset_Delay:Inst_reset_delay|Cont[8]  ; clk_50       ; clk_50      ; 20.000       ; -0.039     ; 1.745      ;
; 18.203 ; Reset_Delay:Inst_reset_delay|Cont[4] ; Reset_Delay:Inst_reset_delay|Cont[9]  ; clk_50       ; clk_50      ; 20.000       ; -0.039     ; 1.745      ;
; 18.225 ; Reset_Delay:Inst_reset_delay|Cont[1] ; Reset_Delay:Inst_reset_delay|Cont[19] ; clk_50       ; clk_50      ; 20.000       ; -0.033     ; 1.729      ;
; 18.225 ; Reset_Delay:Inst_reset_delay|Cont[1] ; Reset_Delay:Inst_reset_delay|Cont[10] ; clk_50       ; clk_50      ; 20.000       ; -0.033     ; 1.729      ;
; 18.225 ; Reset_Delay:Inst_reset_delay|Cont[1] ; Reset_Delay:Inst_reset_delay|Cont[11] ; clk_50       ; clk_50      ; 20.000       ; -0.033     ; 1.729      ;
; 18.225 ; Reset_Delay:Inst_reset_delay|Cont[1] ; Reset_Delay:Inst_reset_delay|Cont[18] ; clk_50       ; clk_50      ; 20.000       ; -0.033     ; 1.729      ;
; 18.225 ; Reset_Delay:Inst_reset_delay|Cont[1] ; Reset_Delay:Inst_reset_delay|Cont[12] ; clk_50       ; clk_50      ; 20.000       ; -0.033     ; 1.729      ;
; 18.225 ; Reset_Delay:Inst_reset_delay|Cont[1] ; Reset_Delay:Inst_reset_delay|Cont[13] ; clk_50       ; clk_50      ; 20.000       ; -0.033     ; 1.729      ;
; 18.225 ; Reset_Delay:Inst_reset_delay|Cont[1] ; Reset_Delay:Inst_reset_delay|Cont[14] ; clk_50       ; clk_50      ; 20.000       ; -0.033     ; 1.729      ;
; 18.225 ; Reset_Delay:Inst_reset_delay|Cont[1] ; Reset_Delay:Inst_reset_delay|Cont[15] ; clk_50       ; clk_50      ; 20.000       ; -0.033     ; 1.729      ;
; 18.225 ; Reset_Delay:Inst_reset_delay|Cont[1] ; Reset_Delay:Inst_reset_delay|Cont[16] ; clk_50       ; clk_50      ; 20.000       ; -0.033     ; 1.729      ;
; 18.225 ; Reset_Delay:Inst_reset_delay|Cont[1] ; Reset_Delay:Inst_reset_delay|Cont[17] ; clk_50       ; clk_50      ; 20.000       ; -0.033     ; 1.729      ;
; 18.228 ; Reset_Delay:Inst_reset_delay|Cont[2] ; Reset_Delay:Inst_reset_delay|Cont[0]  ; clk_50       ; clk_50      ; 20.000       ; -0.039     ; 1.720      ;
; 18.264 ; Reset_Delay:Inst_reset_delay|Cont[5] ; Reset_Delay:Inst_reset_delay|Cont[1]  ; clk_50       ; clk_50      ; 20.000       ; -0.039     ; 1.684      ;
; 18.264 ; Reset_Delay:Inst_reset_delay|Cont[5] ; Reset_Delay:Inst_reset_delay|Cont[2]  ; clk_50       ; clk_50      ; 20.000       ; -0.039     ; 1.684      ;
; 18.264 ; Reset_Delay:Inst_reset_delay|Cont[5] ; Reset_Delay:Inst_reset_delay|Cont[3]  ; clk_50       ; clk_50      ; 20.000       ; -0.039     ; 1.684      ;
+--------+--------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                 ; To Node                                                                                                                                                                                       ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.134 ; ed_binarisation_filter:Inst_ED_filter|ed_first_buffer:Inst_line1|data_out[10]                                                                             ; ed_binarisation_filter:Inst_ED_filter|ed_generic_buffer:Inst_line2|altshift_taps:shiftRegister_rtl_0|shift_taps_pqm:auto_generated|altsyncram_2l81:altsyncram2|ram_block3a0~porta_datain_reg0 ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.225      ; 0.463      ;
; 0.147 ; ed_binarisation_filter:Inst_ED_filter|ed_first_buffer:Inst_line1|data_out[1]                                                                              ; ed_binarisation_filter:Inst_ED_filter|ed_generic_buffer:Inst_line2|altshift_taps:shiftRegister_rtl_0|shift_taps_pqm:auto_generated|altsyncram_2l81:altsyncram2|ram_block3a8~porta_datain_reg0 ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.225      ; 0.476      ;
; 0.148 ; ed_binarisation_filter:Inst_ED_filter|ed_first_buffer:Inst_line1|data_out[11]                                                                             ; ed_binarisation_filter:Inst_ED_filter|ed_generic_buffer:Inst_line2|altshift_taps:shiftRegister_rtl_0|shift_taps_pqm:auto_generated|altsyncram_2l81:altsyncram2|ram_block3a0~porta_datain_reg0 ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.225      ; 0.477      ;
; 0.159 ; ed_binarisation_filter:Inst_ED_filter|ed_first_buffer:Inst_line1|data_out[4]                                                                              ; ed_binarisation_filter:Inst_ED_filter|ed_generic_buffer:Inst_line2|altshift_taps:shiftRegister_rtl_0|shift_taps_pqm:auto_generated|altsyncram_2l81:altsyncram2|ram_block3a0~porta_datain_reg0 ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.233      ; 0.496      ;
; 0.164 ; serial:Inst_UART_rx|r_DriveCMD[0]                                                                                                                         ; stop_mux_reg                                                                                                                                                                                  ; serial:Inst_UART_rx|r_DriveCMD[0]                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.022      ; 0.465      ;
; 0.166 ; ed_binarisation_filter:Inst_ED_filter|ed_first_buffer:Inst_line1|data_out[8]                                                                              ; ed_binarisation_filter:Inst_ED_filter|ed_generic_buffer:Inst_line2|altshift_taps:shiftRegister_rtl_0|shift_taps_pqm:auto_generated|altsyncram_2l81:altsyncram2|ram_block3a0~porta_datain_reg0 ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.233      ; 0.503      ;
; 0.172 ; state.000                                                                                                                                                 ; state.000                                                                                                                                                                                     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.051      ; 0.307      ;
; 0.180 ; resume_wait_done                                                                                                                                          ; resume_wait_done                                                                                                                                                                              ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ed_binarisation_filter:Inst_ED_filter|pix_count[0]                                                                                                        ; ed_binarisation_filter:Inst_ED_filter|pix_count[0]                                                                                                                                            ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 0.307      ;
; 0.181 ; VGA:Inst_VGA|activeArea                                                                                                                                   ; VGA:Inst_VGA|activeArea                                                                                                                                                                       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ed_binarisation_filter:Inst_ED_filter|r_sum[0]                                                                                                            ; ed_binarisation_filter:Inst_ED_filter|r_sum[0]                                                                                                                                                ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; state.010                                                                                                                                                 ; state.010                                                                                                                                                                                     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.189 ; ed_binarisation_filter:Inst_ED_filter|ed_first_buffer:Inst_line1|shiftRegister[0][8]                                                                      ; ed_binarisation_filter:Inst_ED_filter|ed_first_buffer:Inst_line1|data_out[8]                                                                                                                  ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; ed_binarisation_filter:Inst_ED_filter|ed_first_buffer:Inst_line1|shiftRegister[0][4]                                                                      ; ed_binarisation_filter:Inst_ED_filter|ed_first_buffer:Inst_line1|data_out[4]                                                                                                                  ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.315      ;
; 0.192 ; rdaddress_buf1_reg[2]                                                                                                                                     ; frame_buffer:Inst_frame_buffer_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ram_block1a34~portb_address_reg0                     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.186      ; 0.482      ;
; 0.193 ; rdaddress_buf1_reg[1]                                                                                                                                     ; frame_buffer:Inst_frame_buffer_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ram_block1a34~portb_address_reg0                     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.186      ; 0.483      ;
; 0.194 ; rdaddress_buf1_reg[12]                                                                                                                                    ; frame_buffer:Inst_frame_buffer_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ram_block1a82~portb_address_reg0                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.186      ; 0.484      ;
; 0.194 ; rdaddress_buf1_reg[9]                                                                                                                                     ; frame_buffer:Inst_frame_buffer_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ram_block1a27~portb_address_reg0                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.186      ; 0.484      ;
; 0.195 ; rdaddress_buf1_reg[0]                                                                                                                                     ; frame_buffer:Inst_frame_buffer_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ram_block1a27~portb_address_reg0                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.186      ; 0.485      ;
; 0.197 ; Address_Generator:Inst_Address_Generator|val[6]                                                                                                           ; rdaddress_buf1_reg[6]                                                                                                                                                                         ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.323      ;
; 0.197 ; Address_Generator:Inst_Address_Generator|val[2]                                                                                                           ; rdaddress_buf2_reg[2]                                                                                                                                                                         ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.323      ;
; 0.198 ; Address_Generator:Inst_Address_Generator|val[1]                                                                                                           ; rdaddress_buf1_reg[1]                                                                                                                                                                         ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.324      ;
; 0.198 ; Address_Generator:Inst_Address_Generator|val[2]                                                                                                           ; rdaddress_buf1_reg[2]                                                                                                                                                                         ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.324      ;
; 0.198 ; Address_Generator:Inst_Address_Generator|val[6]                                                                                                           ; rdaddress_buf2_reg[6]                                                                                                                                                                         ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.324      ;
; 0.198 ; Address_Generator:Inst_Address_Generator|val[1]                                                                                                           ; rdaddress_buf2_reg[1]                                                                                                                                                                         ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.324      ;
; 0.200 ; rdaddress_buf1_reg[4]                                                                                                                                     ; frame_buffer:Inst_frame_buffer_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ram_block1a27~portb_address_reg0                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.186      ; 0.490      ;
; 0.201 ; rdaddress_buf1_reg[5]                                                                                                                                     ; frame_buffer:Inst_frame_buffer_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ram_block1a27~portb_address_reg0                     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.187      ; 0.492      ;
; 0.202 ; rdaddress_buf1_reg[10]                                                                                                                                    ; frame_buffer:Inst_frame_buffer_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ram_block1a82~portb_address_reg0                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.186      ; 0.492      ;
; 0.203 ; rdaddress_buf1_reg[11]                                                                                                                                    ; frame_buffer:Inst_frame_buffer_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ram_block1a27~portb_address_reg0                     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.187      ; 0.494      ;
; 0.205 ; rdaddress_buf1_reg[5]                                                                                                                                     ; frame_buffer:Inst_frame_buffer_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ram_block1a25~portb_address_reg0                     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.178      ; 0.487      ;
; 0.210 ; Address_Generator:Inst_Address_Generator|val[14]                                                                                                          ; rdaddress_buf1_reg[14]                                                                                                                                                                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.336      ;
; 0.214 ; rdaddress_buf1_reg[6]                                                                                                                                     ; frame_buffer:Inst_frame_buffer_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ram_block1a82~portb_address_reg0                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.189      ; 0.507      ;
; 0.216 ; rdaddress_buf1_reg[12]                                                                                                                                    ; frame_buffer:Inst_frame_buffer_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ram_block1a25~portb_address_reg0                     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.181      ; 0.501      ;
; 0.218 ; rdaddress_buf1_reg[11]                                                                                                                                    ; frame_buffer:Inst_frame_buffer_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ram_block1a91~portb_address_reg0                     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.211      ; 0.533      ;
; 0.220 ; rdaddress_buf1_reg[7]                                                                                                                                     ; frame_buffer:Inst_frame_buffer_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ram_block1a25~portb_address_reg0                     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.178      ; 0.502      ;
; 0.220 ; ed_binarisation_filter:Inst_ED_filter|ed_first_buffer:Inst_line1|v_count[1]                                                                               ; ed_binarisation_filter:Inst_ED_filter|at_top_smooth_reg                                                                                                                                       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.346      ;
; 0.221 ; rdaddress_buf1_reg[7]                                                                                                                                     ; frame_buffer:Inst_frame_buffer_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ram_block1a27~portb_address_reg0                     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.187      ; 0.512      ;
; 0.222 ; rdaddress_buf2_reg[13]                                                                                                                                    ; frame_buffer:Inst_frame_buffer_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|address_reg_b[0]                                     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.348      ;
; 0.222 ; rdaddress_buf1_reg[6]                                                                                                                                     ; frame_buffer:Inst_frame_buffer_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ram_block1a80~portb_address_reg0                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.178      ; 0.504      ;
; 0.222 ; rdaddress_buf1_reg[7]                                                                                                                                     ; frame_buffer:Inst_frame_buffer_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ram_block1a7~portb_address_reg0                      ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.188      ; 0.514      ;
; 0.223 ; rdaddress_buf1_reg[11]                                                                                                                                    ; frame_buffer:Inst_frame_buffer_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ram_block1a25~portb_address_reg0                     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.178      ; 0.505      ;
; 0.223 ; rdaddress_buf1_reg[7]                                                                                                                                     ; frame_buffer:Inst_frame_buffer_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ram_block1a91~portb_address_reg0                     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.211      ; 0.538      ;
; 0.224 ; rdaddress_buf1_reg[6]                                                                                                                                     ; frame_buffer:Inst_frame_buffer_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ram_block1a32~portb_address_reg0                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.182      ; 0.510      ;
; 0.224 ; rdaddress_buf1_reg[11]                                                                                                                                    ; frame_buffer:Inst_frame_buffer_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ram_block1a79~portb_address_reg0                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.188      ; 0.516      ;
; 0.227 ; rdaddress_buf1_reg[6]                                                                                                                                     ; frame_buffer:Inst_frame_buffer_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ram_block1a73~portb_address_reg0                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.174      ; 0.505      ;
; 0.227 ; rdaddress_buf1_reg[12]                                                                                                                                    ; frame_buffer:Inst_frame_buffer_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ram_block1a27~portb_address_reg0                     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.190      ; 0.521      ;
; 0.228 ; rdaddress_buf1_reg[5]                                                                                                                                     ; frame_buffer:Inst_frame_buffer_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ram_block1a34~portb_address_reg0                     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.180      ; 0.512      ;
; 0.229 ; rdaddress_buf1_reg[7]                                                                                                                                     ; frame_buffer:Inst_frame_buffer_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ram_block1a82~portb_address_reg0                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.183      ; 0.516      ;
; 0.229 ; rdaddress_buf1_reg[7]                                                                                                                                     ; frame_buffer:Inst_frame_buffer_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ram_block1a79~portb_address_reg0                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.188      ; 0.521      ;
; 0.230 ; rdaddress_buf1_reg[5]                                                                                                                                     ; frame_buffer:Inst_frame_buffer_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ram_block1a34~portb_address_reg0                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.179      ; 0.513      ;
; 0.230 ; rdaddress_buf1_reg[5]                                                                                                                                     ; frame_buffer:Inst_frame_buffer_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ram_block1a82~portb_address_reg0                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.183      ; 0.517      ;
; 0.230 ; rdaddress_buf1_reg[12]                                                                                                                                    ; frame_buffer:Inst_frame_buffer_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ram_block1a27~portb_address_reg0                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.189      ; 0.523      ;
; 0.237 ; rdaddress_buf1_reg[6]                                                                                                                                     ; frame_buffer:Inst_frame_buffer_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ram_block1a25~portb_address_reg0                     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.184      ; 0.525      ;
; 0.239 ; rdaddress_buf1_reg[12]                                                                                                                                    ; frame_buffer:Inst_frame_buffer_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ram_block1a7~portb_address_reg0                      ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.191      ; 0.534      ;
; 0.241 ; rdaddress_buf1_reg[11]                                                                                                                                    ; frame_buffer:Inst_frame_buffer_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ram_block1a34~portb_address_reg0                     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.180      ; 0.525      ;
; 0.252 ; rdaddress_buf1_reg[6]                                                                                                                                     ; frame_buffer:Inst_frame_buffer_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ram_block1a27~portb_address_reg0                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.192      ; 0.548      ;
; 0.253 ; rdaddress_buf1_reg[6]                                                                                                                                     ; frame_buffer:Inst_frame_buffer_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ram_block1a27~portb_address_reg0                     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.193      ; 0.550      ;
; 0.260 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|red[2][1]                                                                    ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|red[0][1]                                                                                                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.386      ;
; 0.261 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|red[2][1]                                                                    ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|red[1][2]                                                                                                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.387      ;
; 0.263 ; Address_Generator:Inst_Address_Generator|val[10]                                                                                                          ; rdaddress_buf1_reg[10]                                                                                                                                                                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.389      ;
; 0.264 ; Address_Generator:Inst_Address_Generator|val[3]                                                                                                           ; rdaddress_buf1_reg[3]                                                                                                                                                                         ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.390      ;
; 0.265 ; Address_Generator:Inst_Address_Generator|val[10]                                                                                                          ; rdaddress_buf2_reg[10]                                                                                                                                                                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.391      ;
; 0.268 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[2][0]                                                                   ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[1][1]                                                                                                       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.393      ;
; 0.269 ; Address_Generator:Inst_Address_Generator|val[12]                                                                                                          ; rdaddress_buf1_reg[12]                                                                                                                                                                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.395      ;
; 0.275 ; ed_binarisation_filter:Inst_ED_filter|ed_first_buffer:Inst_line1|v_count[0]                                                                               ; ed_binarisation_filter:Inst_ED_filter|at_top_smooth_reg                                                                                                                                       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.401      ;
; 0.279 ; resume_count[1]                                                                                                                                           ; resume_count[1]                                                                                                                                                                               ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 0.413      ;
; 0.280 ; resume_count[2]                                                                                                                                           ; resume_count[2]                                                                                                                                                                               ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 0.414      ;
; 0.280 ; resume_count[3]                                                                                                                                           ; resume_count[3]                                                                                                                                                                               ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 0.414      ;
; 0.280 ; resume_count[5]                                                                                                                                           ; resume_count[5]                                                                                                                                                                               ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 0.414      ;
; 0.281 ; resume_count[4]                                                                                                                                           ; resume_count[4]                                                                                                                                                                               ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 0.415      ;
; 0.281 ; frame_buffer:Inst_frame_buffer_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|address_reg_b[1] ; data_to_rgb_reg[11]                                                                                                                                                                           ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.406      ;
; 0.283 ; resume_count[9]                                                                                                                                           ; resume_count[9]                                                                                                                                                                               ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 0.417      ;
; 0.284 ; resume_count[7]                                                                                                                                           ; resume_count[7]                                                                                                                                                                               ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 0.418      ;
; 0.284 ; resume_count[12]                                                                                                                                          ; resume_count[12]                                                                                                                                                                              ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 0.418      ;
; 0.284 ; resume_count[13]                                                                                                                                          ; resume_count[13]                                                                                                                                                                              ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 0.418      ;
; 0.285 ; resume_count[6]                                                                                                                                           ; resume_count[6]                                                                                                                                                                               ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 0.419      ;
; 0.285 ; resume_count[8]                                                                                                                                           ; resume_count[8]                                                                                                                                                                               ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 0.419      ;
; 0.285 ; resume_count[14]                                                                                                                                          ; resume_count[14]                                                                                                                                                                              ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 0.419      ;
; 0.285 ; resume_count[23]                                                                                                                                          ; resume_count[23]                                                                                                                                                                              ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 0.419      ;
; 0.285 ; resume_count[19]                                                                                                                                          ; resume_count[19]                                                                                                                                                                              ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 0.419      ;
; 0.286 ; resume_count[18]                                                                                                                                          ; resume_count[18]                                                                                                                                                                              ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 0.420      ;
; 0.286 ; resume_count[20]                                                                                                                                          ; resume_count[20]                                                                                                                                                                              ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 0.420      ;
; 0.286 ; resume_count[21]                                                                                                                                          ; resume_count[21]                                                                                                                                                                              ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 0.420      ;
; 0.287 ; resume_count[22]                                                                                                                                          ; resume_count[22]                                                                                                                                                                              ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 0.421      ;
; 0.288 ; serial:Inst_UART_rx|r_DriveCMD[1]                                                                                                                         ; stop_mux_reg                                                                                                                                                                                  ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.112      ; 0.504      ;
; 0.290 ; resume_count[11]                                                                                                                                          ; resume_count[11]                                                                                                                                                                              ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 0.424      ;
; 0.291 ; resume_count[15]                                                                                                                                          ; resume_count[15]                                                                                                                                                                              ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 0.425      ;
; 0.291 ; resume_count[17]                                                                                                                                          ; resume_count[17]                                                                                                                                                                              ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 0.425      ;
; 0.292 ; resume_count[10]                                                                                                                                          ; resume_count[10]                                                                                                                                                                              ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 0.426      ;
; 0.293 ; VGA:Inst_VGA|Vcnt[9]                                                                                                                                      ; VGA:Inst_VGA|Vsync                                                                                                                                                                            ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.418      ;
; 0.293 ; VGA:Inst_VGA|Hcnt[2]                                                                                                                                      ; VGA:Inst_VGA|Hcnt[2]                                                                                                                                                                          ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.419      ;
; 0.293 ; VGA:Inst_VGA|Hcnt[1]                                                                                                                                      ; VGA:Inst_VGA|Hcnt[1]                                                                                                                                                                          ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.419      ;
; 0.293 ; resume_count[16]                                                                                                                                          ; resume_count[16]                                                                                                                                                                              ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 0.427      ;
; 0.294 ; resume_count[24]                                                                                                                                          ; resume_count[24]                                                                                                                                                                              ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 0.428      ;
; 0.296 ; Address_Generator:Inst_Address_Generator|val[6]                                                                                                           ; Address_Generator:Inst_Address_Generator|val[6]                                                                                                                                               ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.422      ;
; 0.297 ; rdaddress_buf1_reg[7]                                                                                                                                     ; frame_buffer:Inst_frame_buffer_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ram_block1a27~portb_address_reg0                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.186      ; 0.587      ;
; 0.297 ; Address_Generator:Inst_Address_Generator|val[1]                                                                                                           ; Address_Generator:Inst_Address_Generator|val[1]                                                                                                                                               ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.423      ;
; 0.298 ; VGA:Inst_VGA|Vcnt[6]                                                                                                                                      ; VGA:Inst_VGA|Vcnt[6]                                                                                                                                                                          ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.424      ;
; 0.298 ; VGA:Inst_VGA|Vcnt[5]                                                                                                                                      ; VGA:Inst_VGA|Vcnt[5]                                                                                                                                                                          ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.424      ;
; 0.298 ; Address_Generator:Inst_Address_Generator|val[2]                                                                                                           ; Address_Generator:Inst_Address_Generator|val[2]                                                                                                                                               ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.424      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                     ;
+-------+--------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                  ; To Node                                                                                               ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.181 ; serial:Inst_UART_rx|r_Rx_Byte[6]                                                           ; serial:Inst_UART_rx|r_Rx_Byte[6]                                                                      ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; serial:Inst_UART_rx|r_Rx_Byte[5]                                                           ; serial:Inst_UART_rx|r_Rx_Byte[5]                                                                      ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; serial:Inst_UART_rx|r_Rx_Byte[4]                                                           ; serial:Inst_UART_rx|r_Rx_Byte[4]                                                                      ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; serial:Inst_UART_rx|r_Rx_Byte[3]                                                           ; serial:Inst_UART_rx|r_Rx_Byte[3]                                                                      ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; serial:Inst_UART_rx|r_Rx_Byte[2]                                                           ; serial:Inst_UART_rx|r_Rx_Byte[2]                                                                      ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; serial:Inst_UART_rx|r_Rx_Byte[7]                                                           ; serial:Inst_UART_rx|r_Rx_Byte[7]                                                                      ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; serial:Inst_UART_rx|r_Rx_Byte[1]                                                           ; serial:Inst_UART_rx|r_Rx_Byte[1]                                                                      ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; serial:Inst_UART_rx|r_Rx_Byte[0]                                                           ; serial:Inst_UART_rx|r_Rx_Byte[0]                                                                      ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; serial:Inst_UART_rx|r_SM_Main.000                                                          ; serial:Inst_UART_rx|r_SM_Main.000                                                                     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; serial:Inst_UART_rx|r_SM_Main.s_RX_START_BIT                                               ; serial:Inst_UART_rx|r_SM_Main.s_RX_START_BIT                                                          ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|LCD_EN                                            ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|LCD_EN                                                       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; LCD_TEST:Inst_LCD_TEST|mLCD_ST.000000                                                      ; LCD_TEST:Inst_LCD_TEST|mLCD_ST.000000                                                                 ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; LCD_TEST:Inst_LCD_TEST|mLCD_Start                                                          ; LCD_TEST:Inst_LCD_TEST|mLCD_Start                                                                     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|mStart                                            ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|mStart                                                       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|oDone                                             ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|oDone                                                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; LCD_TEST:Inst_LCD_TEST|LUT_INDEX[7]                                                        ; LCD_TEST:Inst_LCD_TEST|LUT_INDEX[7]                                                                   ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; LCD_TEST:Inst_LCD_TEST|mLCD_ST.000010                                                      ; LCD_TEST:Inst_LCD_TEST|mLCD_ST.000010                                                                 ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; LCD_TEST:Inst_LCD_TEST|mLCD_ST.000001                                                      ; LCD_TEST:Inst_LCD_TEST|mLCD_ST.000001                                                                 ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; LCD_TEST:Inst_LCD_TEST|mRST_ST[2]                                                          ; LCD_TEST:Inst_LCD_TEST|mRST_ST[2]                                                                     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; LCD_TEST:Inst_LCD_TEST|mRST_ST[0]                                                          ; LCD_TEST:Inst_LCD_TEST|mRST_ST[0]                                                                     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; LCD_TEST:Inst_LCD_TEST|mRST_ST[1]                                                          ; LCD_TEST:Inst_LCD_TEST|mRST_ST[1]                                                                     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; LCD_TEST:Inst_LCD_TEST|LUT_INDEX[3]                                                        ; LCD_TEST:Inst_LCD_TEST|LUT_INDEX[3]                                                                   ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; LCD_TEST:Inst_LCD_TEST|LUT_INDEX[2]                                                        ; LCD_TEST:Inst_LCD_TEST|LUT_INDEX[2]                                                                   ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; LCD_TEST:Inst_LCD_TEST|LUT_INDEX[4]                                                        ; LCD_TEST:Inst_LCD_TEST|LUT_INDEX[4]                                                                   ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; LCD_TEST:Inst_LCD_TEST|LUT_INDEX[5]                                                        ; LCD_TEST:Inst_LCD_TEST|LUT_INDEX[5]                                                                   ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; LCD_TEST:Inst_LCD_TEST|LUT_INDEX[6]                                                        ; LCD_TEST:Inst_LCD_TEST|LUT_INDEX[6]                                                                   ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|Cont[0]                                           ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|Cont[0]                                                      ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|Cont[1]                                           ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|Cont[1]                                                      ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|Cont[2]                                           ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|Cont[2]                                                      ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|Cont[3]                                           ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|Cont[3]                                                      ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|ST.10                                             ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|ST.10                                                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; serial:Inst_UART_rx|r_SM_Main.s_RX_DATA_BITS                                               ; serial:Inst_UART_rx|r_SM_Main.s_RX_DATA_BITS                                                          ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; serial:Inst_UART_rx|r_SM_Main.s_RX_STOP_BIT                                                ; serial:Inst_UART_rx|r_SM_Main.s_RX_STOP_BIT                                                           ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; serial:Inst_UART_rx|r_Bit_Index[1]                                                         ; serial:Inst_UART_rx|r_Bit_Index[1]                                                                    ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; serial:Inst_UART_rx|r_Bit_Index[2]                                                         ; serial:Inst_UART_rx|r_Bit_Index[2]                                                                    ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; serial:Inst_UART_rx|r_Bit_Index[0]                                                         ; serial:Inst_UART_rx|r_Bit_Index[0]                                                                    ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[31]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[31]                       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[0]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[0]                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[4]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[4]                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[7]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[7]                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[1]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[1]                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[6]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[6]                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[2]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[2]                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[5]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[5]                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[3]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[3]                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.187 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[17]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[18]                       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.313      ;
; 0.187 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[12]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[13]                       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.313      ;
; 0.188 ; ov7670_controller:Inst_ov7670_controller|sys_clk                                           ; ov7670_controller:Inst_ov7670_controller|sys_clk                                                      ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[26]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[27]                       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[21]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[22]                       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[18]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[19]                       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[14]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[15]                       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[4]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[5]                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[3]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[4]                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.189 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[30]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[31]                       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[27]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[28]                       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[26]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[27]                       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[25]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[26]                       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[23]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[24]                       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[22]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[23]                       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[16]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[17]                       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[5]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[6]                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.315      ;
; 0.190 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[24]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[25]                       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[13]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[14]                       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.316      ;
; 0.191 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[10]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[11]                       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.317      ;
; 0.192 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[19]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[20]                       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.318      ;
; 0.193 ; LCD_TEST:Inst_LCD_TEST|mDLY[17]                                                            ; LCD_TEST:Inst_LCD_TEST|mDLY[17]                                                                       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.318      ;
; 0.193 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[20]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[21]                       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.319      ;
; 0.194 ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|preStart                                          ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|oDone                                                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.319      ;
; 0.195 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[28]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[29]                       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.320      ;
; 0.195 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[0]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[1]                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.321      ;
; 0.196 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[1]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[2]                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.322      ;
; 0.201 ; LCD_TEST:Inst_LCD_TEST|mLCD_ST.000001                                                      ; LCD_TEST:Inst_LCD_TEST|mLCD_ST.000010                                                                 ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.326      ;
; 0.205 ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|ST.00                                             ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|LCD_EN                                                       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.330      ;
; 0.207 ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|ST.01                                             ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|ST.10                                                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.332      ;
; 0.208 ; LCD_TEST:Inst_LCD_TEST|mLCD_ST.000010                                                      ; LCD_TEST:Inst_LCD_TEST|mLCD_ST.000011                                                                 ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.333      ;
; 0.209 ; LCD_TEST:Inst_LCD_TEST|LUT_INDEX[3]                                                        ; LCD_TEST:Inst_LCD_TEST|LUT_INDEX[0]                                                                   ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.334      ;
; 0.211 ; serial:Inst_UART_rx|r_Rx_Data                                                              ; serial:Inst_UART_rx|r_SM_Main.s_RX_START_BIT                                                          ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.337      ;
; 0.211 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[1] ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|sreg.0001000100000000 ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.336      ;
; 0.212 ; LCD_TEST:Inst_LCD_TEST|mLCD_ST.000010                                                      ; LCD_TEST:Inst_LCD_TEST|mLCD_ST.000001                                                                 ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.337      ;
; 0.212 ; serial:Inst_UART_rx|r_Rx_Data                                                              ; serial:Inst_UART_rx|r_SM_Main.000                                                                     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.338      ;
; 0.214 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[1] ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|sreg.1001011000000000 ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.339      ;
; 0.216 ; LCD_TEST:Inst_LCD_TEST|mLCD_ST.000011                                                      ; LCD_TEST:Inst_LCD_TEST|mLCD_ST.000000                                                                 ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.341      ;
; 0.218 ; LCD_TEST:Inst_LCD_TEST|mRST_ST[0]                                                          ; LCD_TEST:Inst_LCD_TEST|mRST_ST[1]                                                                     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.343      ;
; 0.224 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[31]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[0]                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.349      ;
; 0.247 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[1]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[2]                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.372      ;
; 0.260 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[7]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[8]                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.386      ;
; 0.260 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[6]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[7]                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.387      ;
; 0.261 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[18]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[19]                       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.387      ;
; 0.261 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[13]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[14]                       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.386      ;
; 0.262 ; serial:Inst_UART_rx|r_Clock_Count[12]                                                      ; serial:Inst_UART_rx|r_Clock_Count[12]                                                                 ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.388      ;
; 0.262 ; serial:Inst_UART_rx|r_Rx_Data_R                                                            ; serial:Inst_UART_rx|r_Rx_Data                                                                         ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.387      ;
; 0.262 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[16]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[17]                       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.387      ;
; 0.262 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[8]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[9]                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.388      ;
; 0.262 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[4]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[5]                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.387      ;
; 0.263 ; serial:Inst_UART_rx|r_Rx_Byte[1]                                                           ; serial:Inst_UART_rx|r_DriveCMD[1]                                                                     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.392      ;
; 0.263 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[15]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[16]                       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.388      ;
; 0.263 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[11]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[12]                       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.388      ;
; 0.263 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[3]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[4]                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.388      ;
; 0.264 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[14]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[15]                       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.389      ;
+-------+--------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_50'                                                                                                                         ;
+-------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.191 ; Reset_Delay:Inst_reset_delay|Cont[0]  ; Reset_Delay:Inst_reset_delay|Cont[0]  ; clk_50       ; clk_50      ; 0.000        ; 0.039      ; 0.314      ;
; 0.195 ; Reset_Delay:Inst_reset_delay|Cont[19] ; Reset_Delay:Inst_reset_delay|Cont[19] ; clk_50       ; clk_50      ; 0.000        ; 0.039      ; 0.318      ;
; 0.294 ; Reset_Delay:Inst_reset_delay|Cont[10] ; Reset_Delay:Inst_reset_delay|Cont[10] ; clk_50       ; clk_50      ; 0.000        ; 0.039      ; 0.417      ;
; 0.295 ; Reset_Delay:Inst_reset_delay|Cont[2]  ; Reset_Delay:Inst_reset_delay|Cont[2]  ; clk_50       ; clk_50      ; 0.000        ; 0.039      ; 0.418      ;
; 0.295 ; Reset_Delay:Inst_reset_delay|Cont[6]  ; Reset_Delay:Inst_reset_delay|Cont[6]  ; clk_50       ; clk_50      ; 0.000        ; 0.039      ; 0.418      ;
; 0.295 ; Reset_Delay:Inst_reset_delay|Cont[7]  ; Reset_Delay:Inst_reset_delay|Cont[7]  ; clk_50       ; clk_50      ; 0.000        ; 0.039      ; 0.418      ;
; 0.295 ; Reset_Delay:Inst_reset_delay|Cont[13] ; Reset_Delay:Inst_reset_delay|Cont[13] ; clk_50       ; clk_50      ; 0.000        ; 0.039      ; 0.418      ;
; 0.296 ; Reset_Delay:Inst_reset_delay|Cont[4]  ; Reset_Delay:Inst_reset_delay|Cont[4]  ; clk_50       ; clk_50      ; 0.000        ; 0.039      ; 0.419      ;
; 0.296 ; Reset_Delay:Inst_reset_delay|Cont[5]  ; Reset_Delay:Inst_reset_delay|Cont[5]  ; clk_50       ; clk_50      ; 0.000        ; 0.039      ; 0.419      ;
; 0.296 ; Reset_Delay:Inst_reset_delay|Cont[11] ; Reset_Delay:Inst_reset_delay|Cont[11] ; clk_50       ; clk_50      ; 0.000        ; 0.039      ; 0.419      ;
; 0.296 ; Reset_Delay:Inst_reset_delay|Cont[18] ; Reset_Delay:Inst_reset_delay|Cont[18] ; clk_50       ; clk_50      ; 0.000        ; 0.039      ; 0.419      ;
; 0.296 ; Reset_Delay:Inst_reset_delay|Cont[12] ; Reset_Delay:Inst_reset_delay|Cont[12] ; clk_50       ; clk_50      ; 0.000        ; 0.039      ; 0.419      ;
; 0.296 ; Reset_Delay:Inst_reset_delay|Cont[14] ; Reset_Delay:Inst_reset_delay|Cont[14] ; clk_50       ; clk_50      ; 0.000        ; 0.039      ; 0.419      ;
; 0.296 ; Reset_Delay:Inst_reset_delay|Cont[16] ; Reset_Delay:Inst_reset_delay|Cont[16] ; clk_50       ; clk_50      ; 0.000        ; 0.039      ; 0.419      ;
; 0.297 ; Reset_Delay:Inst_reset_delay|Cont[3]  ; Reset_Delay:Inst_reset_delay|Cont[3]  ; clk_50       ; clk_50      ; 0.000        ; 0.039      ; 0.420      ;
; 0.297 ; Reset_Delay:Inst_reset_delay|Cont[15] ; Reset_Delay:Inst_reset_delay|Cont[15] ; clk_50       ; clk_50      ; 0.000        ; 0.039      ; 0.420      ;
; 0.298 ; Reset_Delay:Inst_reset_delay|Cont[17] ; Reset_Delay:Inst_reset_delay|Cont[17] ; clk_50       ; clk_50      ; 0.000        ; 0.039      ; 0.421      ;
; 0.302 ; Reset_Delay:Inst_reset_delay|Cont[0]  ; Reset_Delay:Inst_reset_delay|Cont[1]  ; clk_50       ; clk_50      ; 0.000        ; 0.039      ; 0.425      ;
; 0.302 ; Reset_Delay:Inst_reset_delay|Cont[8]  ; Reset_Delay:Inst_reset_delay|Cont[8]  ; clk_50       ; clk_50      ; 0.000        ; 0.039      ; 0.425      ;
; 0.302 ; Reset_Delay:Inst_reset_delay|Cont[9]  ; Reset_Delay:Inst_reset_delay|Cont[9]  ; clk_50       ; clk_50      ; 0.000        ; 0.039      ; 0.425      ;
; 0.302 ; Reset_Delay:Inst_reset_delay|Cont[1]  ; Reset_Delay:Inst_reset_delay|Cont[1]  ; clk_50       ; clk_50      ; 0.000        ; 0.039      ; 0.425      ;
; 0.443 ; Reset_Delay:Inst_reset_delay|Cont[10] ; Reset_Delay:Inst_reset_delay|Cont[11] ; clk_50       ; clk_50      ; 0.000        ; 0.039      ; 0.566      ;
; 0.444 ; Reset_Delay:Inst_reset_delay|Cont[6]  ; Reset_Delay:Inst_reset_delay|Cont[7]  ; clk_50       ; clk_50      ; 0.000        ; 0.039      ; 0.567      ;
; 0.444 ; Reset_Delay:Inst_reset_delay|Cont[2]  ; Reset_Delay:Inst_reset_delay|Cont[3]  ; clk_50       ; clk_50      ; 0.000        ; 0.039      ; 0.567      ;
; 0.445 ; Reset_Delay:Inst_reset_delay|Cont[18] ; Reset_Delay:Inst_reset_delay|Cont[19] ; clk_50       ; clk_50      ; 0.000        ; 0.039      ; 0.568      ;
; 0.445 ; Reset_Delay:Inst_reset_delay|Cont[12] ; Reset_Delay:Inst_reset_delay|Cont[13] ; clk_50       ; clk_50      ; 0.000        ; 0.039      ; 0.568      ;
; 0.445 ; Reset_Delay:Inst_reset_delay|Cont[4]  ; Reset_Delay:Inst_reset_delay|Cont[5]  ; clk_50       ; clk_50      ; 0.000        ; 0.039      ; 0.568      ;
; 0.445 ; Reset_Delay:Inst_reset_delay|Cont[14] ; Reset_Delay:Inst_reset_delay|Cont[15] ; clk_50       ; clk_50      ; 0.000        ; 0.039      ; 0.568      ;
; 0.445 ; Reset_Delay:Inst_reset_delay|Cont[16] ; Reset_Delay:Inst_reset_delay|Cont[17] ; clk_50       ; clk_50      ; 0.000        ; 0.039      ; 0.568      ;
; 0.451 ; Reset_Delay:Inst_reset_delay|Cont[8]  ; Reset_Delay:Inst_reset_delay|Cont[9]  ; clk_50       ; clk_50      ; 0.000        ; 0.039      ; 0.574      ;
; 0.453 ; Reset_Delay:Inst_reset_delay|Cont[13] ; Reset_Delay:Inst_reset_delay|Cont[14] ; clk_50       ; clk_50      ; 0.000        ; 0.039      ; 0.576      ;
; 0.453 ; Reset_Delay:Inst_reset_delay|Cont[7]  ; Reset_Delay:Inst_reset_delay|Cont[8]  ; clk_50       ; clk_50      ; 0.000        ; 0.039      ; 0.576      ;
; 0.454 ; Reset_Delay:Inst_reset_delay|Cont[9]  ; Reset_Delay:Inst_reset_delay|Cont[10] ; clk_50       ; clk_50      ; 0.000        ; 0.045      ; 0.583      ;
; 0.454 ; Reset_Delay:Inst_reset_delay|Cont[0]  ; Reset_Delay:Inst_reset_delay|Cont[2]  ; clk_50       ; clk_50      ; 0.000        ; 0.039      ; 0.577      ;
; 0.454 ; Reset_Delay:Inst_reset_delay|Cont[5]  ; Reset_Delay:Inst_reset_delay|Cont[6]  ; clk_50       ; clk_50      ; 0.000        ; 0.039      ; 0.577      ;
; 0.454 ; Reset_Delay:Inst_reset_delay|Cont[11] ; Reset_Delay:Inst_reset_delay|Cont[12] ; clk_50       ; clk_50      ; 0.000        ; 0.039      ; 0.577      ;
; 0.455 ; Reset_Delay:Inst_reset_delay|Cont[3]  ; Reset_Delay:Inst_reset_delay|Cont[4]  ; clk_50       ; clk_50      ; 0.000        ; 0.039      ; 0.578      ;
; 0.455 ; Reset_Delay:Inst_reset_delay|Cont[15] ; Reset_Delay:Inst_reset_delay|Cont[16] ; clk_50       ; clk_50      ; 0.000        ; 0.039      ; 0.578      ;
; 0.455 ; Reset_Delay:Inst_reset_delay|Cont[1]  ; Reset_Delay:Inst_reset_delay|Cont[2]  ; clk_50       ; clk_50      ; 0.000        ; 0.039      ; 0.578      ;
; 0.456 ; Reset_Delay:Inst_reset_delay|Cont[17] ; Reset_Delay:Inst_reset_delay|Cont[18] ; clk_50       ; clk_50      ; 0.000        ; 0.039      ; 0.579      ;
; 0.456 ; Reset_Delay:Inst_reset_delay|Cont[13] ; Reset_Delay:Inst_reset_delay|Cont[15] ; clk_50       ; clk_50      ; 0.000        ; 0.039      ; 0.579      ;
; 0.456 ; Reset_Delay:Inst_reset_delay|Cont[7]  ; Reset_Delay:Inst_reset_delay|Cont[9]  ; clk_50       ; clk_50      ; 0.000        ; 0.039      ; 0.579      ;
; 0.457 ; Reset_Delay:Inst_reset_delay|Cont[9]  ; Reset_Delay:Inst_reset_delay|Cont[11] ; clk_50       ; clk_50      ; 0.000        ; 0.045      ; 0.586      ;
; 0.457 ; Reset_Delay:Inst_reset_delay|Cont[5]  ; Reset_Delay:Inst_reset_delay|Cont[7]  ; clk_50       ; clk_50      ; 0.000        ; 0.039      ; 0.580      ;
; 0.457 ; Reset_Delay:Inst_reset_delay|Cont[0]  ; Reset_Delay:Inst_reset_delay|Cont[3]  ; clk_50       ; clk_50      ; 0.000        ; 0.039      ; 0.580      ;
; 0.457 ; Reset_Delay:Inst_reset_delay|Cont[11] ; Reset_Delay:Inst_reset_delay|Cont[13] ; clk_50       ; clk_50      ; 0.000        ; 0.039      ; 0.580      ;
; 0.458 ; Reset_Delay:Inst_reset_delay|Cont[3]  ; Reset_Delay:Inst_reset_delay|Cont[5]  ; clk_50       ; clk_50      ; 0.000        ; 0.039      ; 0.581      ;
; 0.458 ; Reset_Delay:Inst_reset_delay|Cont[15] ; Reset_Delay:Inst_reset_delay|Cont[17] ; clk_50       ; clk_50      ; 0.000        ; 0.039      ; 0.581      ;
; 0.458 ; Reset_Delay:Inst_reset_delay|Cont[1]  ; Reset_Delay:Inst_reset_delay|Cont[3]  ; clk_50       ; clk_50      ; 0.000        ; 0.039      ; 0.581      ;
; 0.459 ; Reset_Delay:Inst_reset_delay|Cont[17] ; Reset_Delay:Inst_reset_delay|Cont[19] ; clk_50       ; clk_50      ; 0.000        ; 0.039      ; 0.582      ;
; 0.506 ; Reset_Delay:Inst_reset_delay|Cont[10] ; Reset_Delay:Inst_reset_delay|Cont[12] ; clk_50       ; clk_50      ; 0.000        ; 0.039      ; 0.629      ;
; 0.507 ; Reset_Delay:Inst_reset_delay|Cont[6]  ; Reset_Delay:Inst_reset_delay|Cont[8]  ; clk_50       ; clk_50      ; 0.000        ; 0.039      ; 0.630      ;
; 0.507 ; Reset_Delay:Inst_reset_delay|Cont[2]  ; Reset_Delay:Inst_reset_delay|Cont[4]  ; clk_50       ; clk_50      ; 0.000        ; 0.039      ; 0.630      ;
; 0.508 ; Reset_Delay:Inst_reset_delay|Cont[12] ; Reset_Delay:Inst_reset_delay|Cont[14] ; clk_50       ; clk_50      ; 0.000        ; 0.039      ; 0.631      ;
; 0.508 ; Reset_Delay:Inst_reset_delay|Cont[8]  ; Reset_Delay:Inst_reset_delay|Cont[10] ; clk_50       ; clk_50      ; 0.000        ; 0.045      ; 0.637      ;
; 0.508 ; Reset_Delay:Inst_reset_delay|Cont[4]  ; Reset_Delay:Inst_reset_delay|Cont[6]  ; clk_50       ; clk_50      ; 0.000        ; 0.039      ; 0.631      ;
; 0.508 ; Reset_Delay:Inst_reset_delay|Cont[14] ; Reset_Delay:Inst_reset_delay|Cont[16] ; clk_50       ; clk_50      ; 0.000        ; 0.039      ; 0.631      ;
; 0.508 ; Reset_Delay:Inst_reset_delay|Cont[16] ; Reset_Delay:Inst_reset_delay|Cont[18] ; clk_50       ; clk_50      ; 0.000        ; 0.039      ; 0.631      ;
; 0.509 ; Reset_Delay:Inst_reset_delay|Cont[10] ; Reset_Delay:Inst_reset_delay|Cont[13] ; clk_50       ; clk_50      ; 0.000        ; 0.039      ; 0.632      ;
; 0.510 ; Reset_Delay:Inst_reset_delay|Cont[6]  ; Reset_Delay:Inst_reset_delay|Cont[9]  ; clk_50       ; clk_50      ; 0.000        ; 0.039      ; 0.633      ;
; 0.510 ; Reset_Delay:Inst_reset_delay|Cont[2]  ; Reset_Delay:Inst_reset_delay|Cont[5]  ; clk_50       ; clk_50      ; 0.000        ; 0.039      ; 0.633      ;
; 0.511 ; Reset_Delay:Inst_reset_delay|Cont[12] ; Reset_Delay:Inst_reset_delay|Cont[15] ; clk_50       ; clk_50      ; 0.000        ; 0.039      ; 0.634      ;
; 0.511 ; Reset_Delay:Inst_reset_delay|Cont[8]  ; Reset_Delay:Inst_reset_delay|Cont[11] ; clk_50       ; clk_50      ; 0.000        ; 0.045      ; 0.640      ;
; 0.511 ; Reset_Delay:Inst_reset_delay|Cont[4]  ; Reset_Delay:Inst_reset_delay|Cont[7]  ; clk_50       ; clk_50      ; 0.000        ; 0.039      ; 0.634      ;
; 0.511 ; Reset_Delay:Inst_reset_delay|Cont[14] ; Reset_Delay:Inst_reset_delay|Cont[17] ; clk_50       ; clk_50      ; 0.000        ; 0.039      ; 0.634      ;
; 0.511 ; Reset_Delay:Inst_reset_delay|Cont[16] ; Reset_Delay:Inst_reset_delay|Cont[19] ; clk_50       ; clk_50      ; 0.000        ; 0.039      ; 0.634      ;
; 0.513 ; Reset_Delay:Inst_reset_delay|Cont[7]  ; Reset_Delay:Inst_reset_delay|Cont[10] ; clk_50       ; clk_50      ; 0.000        ; 0.045      ; 0.642      ;
; 0.516 ; Reset_Delay:Inst_reset_delay|Cont[7]  ; Reset_Delay:Inst_reset_delay|Cont[11] ; clk_50       ; clk_50      ; 0.000        ; 0.045      ; 0.645      ;
; 0.517 ; Reset_Delay:Inst_reset_delay|Cont[10] ; Reset_Delay:Inst_reset_delay|oRESET   ; clk_50       ; clk_50      ; 0.000        ; 0.039      ; 0.640      ;
; 0.519 ; Reset_Delay:Inst_reset_delay|Cont[13] ; Reset_Delay:Inst_reset_delay|Cont[16] ; clk_50       ; clk_50      ; 0.000        ; 0.039      ; 0.642      ;
; 0.520 ; Reset_Delay:Inst_reset_delay|Cont[9]  ; Reset_Delay:Inst_reset_delay|Cont[12] ; clk_50       ; clk_50      ; 0.000        ; 0.045      ; 0.649      ;
; 0.520 ; Reset_Delay:Inst_reset_delay|Cont[5]  ; Reset_Delay:Inst_reset_delay|Cont[8]  ; clk_50       ; clk_50      ; 0.000        ; 0.039      ; 0.643      ;
; 0.520 ; Reset_Delay:Inst_reset_delay|Cont[0]  ; Reset_Delay:Inst_reset_delay|Cont[4]  ; clk_50       ; clk_50      ; 0.000        ; 0.039      ; 0.643      ;
; 0.520 ; Reset_Delay:Inst_reset_delay|Cont[11] ; Reset_Delay:Inst_reset_delay|Cont[14] ; clk_50       ; clk_50      ; 0.000        ; 0.039      ; 0.643      ;
; 0.521 ; Reset_Delay:Inst_reset_delay|Cont[3]  ; Reset_Delay:Inst_reset_delay|Cont[6]  ; clk_50       ; clk_50      ; 0.000        ; 0.039      ; 0.644      ;
; 0.521 ; Reset_Delay:Inst_reset_delay|Cont[15] ; Reset_Delay:Inst_reset_delay|Cont[18] ; clk_50       ; clk_50      ; 0.000        ; 0.039      ; 0.644      ;
; 0.521 ; Reset_Delay:Inst_reset_delay|Cont[1]  ; Reset_Delay:Inst_reset_delay|Cont[4]  ; clk_50       ; clk_50      ; 0.000        ; 0.039      ; 0.644      ;
; 0.522 ; Reset_Delay:Inst_reset_delay|Cont[13] ; Reset_Delay:Inst_reset_delay|Cont[17] ; clk_50       ; clk_50      ; 0.000        ; 0.039      ; 0.645      ;
; 0.523 ; Reset_Delay:Inst_reset_delay|Cont[9]  ; Reset_Delay:Inst_reset_delay|Cont[13] ; clk_50       ; clk_50      ; 0.000        ; 0.045      ; 0.652      ;
; 0.523 ; Reset_Delay:Inst_reset_delay|Cont[5]  ; Reset_Delay:Inst_reset_delay|Cont[9]  ; clk_50       ; clk_50      ; 0.000        ; 0.039      ; 0.646      ;
; 0.523 ; Reset_Delay:Inst_reset_delay|Cont[0]  ; Reset_Delay:Inst_reset_delay|Cont[5]  ; clk_50       ; clk_50      ; 0.000        ; 0.039      ; 0.646      ;
; 0.523 ; Reset_Delay:Inst_reset_delay|Cont[11] ; Reset_Delay:Inst_reset_delay|Cont[15] ; clk_50       ; clk_50      ; 0.000        ; 0.039      ; 0.646      ;
; 0.524 ; Reset_Delay:Inst_reset_delay|Cont[3]  ; Reset_Delay:Inst_reset_delay|Cont[7]  ; clk_50       ; clk_50      ; 0.000        ; 0.039      ; 0.647      ;
; 0.524 ; Reset_Delay:Inst_reset_delay|Cont[15] ; Reset_Delay:Inst_reset_delay|Cont[19] ; clk_50       ; clk_50      ; 0.000        ; 0.039      ; 0.647      ;
; 0.524 ; Reset_Delay:Inst_reset_delay|Cont[1]  ; Reset_Delay:Inst_reset_delay|Cont[5]  ; clk_50       ; clk_50      ; 0.000        ; 0.039      ; 0.647      ;
; 0.567 ; Reset_Delay:Inst_reset_delay|Cont[6]  ; Reset_Delay:Inst_reset_delay|Cont[10] ; clk_50       ; clk_50      ; 0.000        ; 0.045      ; 0.696      ;
; 0.570 ; Reset_Delay:Inst_reset_delay|Cont[6]  ; Reset_Delay:Inst_reset_delay|Cont[11] ; clk_50       ; clk_50      ; 0.000        ; 0.045      ; 0.699      ;
; 0.572 ; Reset_Delay:Inst_reset_delay|Cont[10] ; Reset_Delay:Inst_reset_delay|Cont[14] ; clk_50       ; clk_50      ; 0.000        ; 0.039      ; 0.695      ;
; 0.573 ; Reset_Delay:Inst_reset_delay|Cont[2]  ; Reset_Delay:Inst_reset_delay|Cont[6]  ; clk_50       ; clk_50      ; 0.000        ; 0.039      ; 0.696      ;
; 0.574 ; Reset_Delay:Inst_reset_delay|Cont[18] ; Reset_Delay:Inst_reset_delay|oRESET   ; clk_50       ; clk_50      ; 0.000        ; 0.039      ; 0.697      ;
; 0.574 ; Reset_Delay:Inst_reset_delay|Cont[12] ; Reset_Delay:Inst_reset_delay|Cont[16] ; clk_50       ; clk_50      ; 0.000        ; 0.039      ; 0.697      ;
; 0.574 ; Reset_Delay:Inst_reset_delay|Cont[8]  ; Reset_Delay:Inst_reset_delay|Cont[12] ; clk_50       ; clk_50      ; 0.000        ; 0.045      ; 0.703      ;
; 0.574 ; Reset_Delay:Inst_reset_delay|Cont[4]  ; Reset_Delay:Inst_reset_delay|Cont[8]  ; clk_50       ; clk_50      ; 0.000        ; 0.039      ; 0.697      ;
; 0.574 ; Reset_Delay:Inst_reset_delay|Cont[14] ; Reset_Delay:Inst_reset_delay|Cont[18] ; clk_50       ; clk_50      ; 0.000        ; 0.039      ; 0.697      ;
; 0.575 ; Reset_Delay:Inst_reset_delay|Cont[10] ; Reset_Delay:Inst_reset_delay|Cont[15] ; clk_50       ; clk_50      ; 0.000        ; 0.039      ; 0.698      ;
; 0.576 ; Reset_Delay:Inst_reset_delay|Cont[2]  ; Reset_Delay:Inst_reset_delay|Cont[7]  ; clk_50       ; clk_50      ; 0.000        ; 0.039      ; 0.699      ;
; 0.577 ; Reset_Delay:Inst_reset_delay|Cont[12] ; Reset_Delay:Inst_reset_delay|Cont[17] ; clk_50       ; clk_50      ; 0.000        ; 0.039      ; 0.700      ;
; 0.577 ; Reset_Delay:Inst_reset_delay|Cont[8]  ; Reset_Delay:Inst_reset_delay|Cont[13] ; clk_50       ; clk_50      ; 0.000        ; 0.045      ; 0.706      ;
; 0.577 ; Reset_Delay:Inst_reset_delay|Cont[4]  ; Reset_Delay:Inst_reset_delay|Cont[9]  ; clk_50       ; clk_50      ; 0.000        ; 0.039      ; 0.700      ;
; 0.577 ; Reset_Delay:Inst_reset_delay|Cont[14] ; Reset_Delay:Inst_reset_delay|Cont[19] ; clk_50       ; clk_50      ; 0.000        ; 0.039      ; 0.700      ;
+-------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'ov7670_pclk'                                                                                                                                        ;
+-------+-------------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                       ; To Node                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.201 ; ov7670_capture:Inst_ov7670_capture|line[0]      ; ov7670_capture:Inst_ov7670_capture|line[0]      ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; ov7670_capture:Inst_ov7670_capture|line[1]      ; ov7670_capture:Inst_ov7670_capture|line[1]      ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.022      ; 0.307      ;
; 0.206 ; ov7670_capture:Inst_ov7670_capture|d_latch[6]   ; ov7670_capture:Inst_ov7670_capture|d_latch[14]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.024      ; 0.314      ;
; 0.207 ; ov7670_capture:Inst_ov7670_capture|d_latch[0]   ; ov7670_capture:Inst_ov7670_capture|d_latch[8]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.024      ; 0.315      ;
; 0.208 ; ov7670_capture:Inst_ov7670_capture|href_last[2] ; ov7670_capture:Inst_ov7670_capture|href_last[2] ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.022      ; 0.314      ;
; 0.208 ; ov7670_capture:Inst_ov7670_capture|d_latch[5]   ; ov7670_capture:Inst_ov7670_capture|d_latch[13]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.024      ; 0.316      ;
; 0.216 ; ov7670_capture:Inst_ov7670_capture|href_last[2] ; ov7670_capture:Inst_ov7670_capture|we_reg       ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.023      ; 0.323      ;
; 0.217 ; ov7670_capture:Inst_ov7670_capture|d_latch[2]   ; ov7670_capture:Inst_ov7670_capture|d_latch[10]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.024      ; 0.325      ;
; 0.219 ; ov7670_capture:Inst_ov7670_capture|href_last[2] ; ov7670_capture:Inst_ov7670_capture|href_last[1] ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.023      ; 0.326      ;
; 0.227 ; ov7670_capture:Inst_ov7670_capture|address[16]  ; ov7670_capture:Inst_ov7670_capture|address[16]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.022      ; 0.333      ;
; 0.266 ; ov7670_capture:Inst_ov7670_capture|line[1]      ; ov7670_capture:Inst_ov7670_capture|we_reg       ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.023      ; 0.373      ;
; 0.293 ; ov7670_capture:Inst_ov7670_capture|d_latch[7]   ; ov7670_capture:Inst_ov7670_capture|d_latch[15]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.024      ; 0.401      ;
; 0.318 ; ov7670_capture:Inst_ov7670_capture|we_reg       ; ov7670_capture:Inst_ov7670_capture|address[0]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.023      ; 0.425      ;
; 0.319 ; ov7670_capture:Inst_ov7670_capture|address[3]   ; ov7670_capture:Inst_ov7670_capture|address[3]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.022      ; 0.425      ;
; 0.319 ; ov7670_capture:Inst_ov7670_capture|address[9]   ; ov7670_capture:Inst_ov7670_capture|address[9]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.022      ; 0.425      ;
; 0.319 ; ov7670_capture:Inst_ov7670_capture|address[11]  ; ov7670_capture:Inst_ov7670_capture|address[11]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.022      ; 0.425      ;
; 0.320 ; ov7670_capture:Inst_ov7670_capture|address[8]   ; ov7670_capture:Inst_ov7670_capture|address[8]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.022      ; 0.426      ;
; 0.321 ; ov7670_capture:Inst_ov7670_capture|address[2]   ; ov7670_capture:Inst_ov7670_capture|address[2]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.022      ; 0.427      ;
; 0.321 ; ov7670_capture:Inst_ov7670_capture|address[10]  ; ov7670_capture:Inst_ov7670_capture|address[10]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.022      ; 0.427      ;
; 0.326 ; ov7670_capture:Inst_ov7670_capture|href_last[2] ; ov7670_capture:Inst_ov7670_capture|href_last[0] ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.023      ; 0.433      ;
; 0.328 ; ov7670_capture:Inst_ov7670_capture|address[13]  ; ov7670_capture:Inst_ov7670_capture|address[13]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.022      ; 0.434      ;
; 0.329 ; ov7670_capture:Inst_ov7670_capture|address[7]   ; ov7670_capture:Inst_ov7670_capture|address[7]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.022      ; 0.435      ;
; 0.330 ; ov7670_capture:Inst_ov7670_capture|address[5]   ; ov7670_capture:Inst_ov7670_capture|address[5]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.022      ; 0.436      ;
; 0.332 ; ov7670_capture:Inst_ov7670_capture|address[1]   ; ov7670_capture:Inst_ov7670_capture|address[1]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.022      ; 0.438      ;
; 0.333 ; ov7670_capture:Inst_ov7670_capture|address[4]   ; ov7670_capture:Inst_ov7670_capture|address[4]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.022      ; 0.439      ;
; 0.333 ; ov7670_capture:Inst_ov7670_capture|address[12]  ; ov7670_capture:Inst_ov7670_capture|address[12]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.022      ; 0.439      ;
; 0.336 ; ov7670_capture:Inst_ov7670_capture|href_last[0] ; ov7670_capture:Inst_ov7670_capture|href_last[1] ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.023      ; 0.443      ;
; 0.337 ; ov7670_capture:Inst_ov7670_capture|address[0]   ; ov7670_capture:Inst_ov7670_capture|address[0]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.022      ; 0.443      ;
; 0.337 ; ov7670_capture:Inst_ov7670_capture|href_last[1] ; ov7670_capture:Inst_ov7670_capture|href_last[2] ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.023      ; 0.444      ;
; 0.345 ; ov7670_capture:Inst_ov7670_capture|address[14]  ; ov7670_capture:Inst_ov7670_capture|address[14]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.022      ; 0.451      ;
; 0.357 ; ov7670_capture:Inst_ov7670_capture|d_latch[4]   ; ov7670_capture:Inst_ov7670_capture|d_latch[12]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.024      ; 0.465      ;
; 0.384 ; ov7670_capture:Inst_ov7670_capture|address[6]   ; ov7670_capture:Inst_ov7670_capture|address[6]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.022      ; 0.490      ;
; 0.398 ; ov7670_capture:Inst_ov7670_capture|line[0]      ; ov7670_capture:Inst_ov7670_capture|line[1]      ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.023      ; 0.505      ;
; 0.467 ; ov7670_capture:Inst_ov7670_capture|address[3]   ; ov7670_capture:Inst_ov7670_capture|address[4]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.023      ; 0.574      ;
; 0.467 ; ov7670_capture:Inst_ov7670_capture|address[7]   ; ov7670_capture:Inst_ov7670_capture|address[8]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.033      ; 0.584      ;
; 0.467 ; ov7670_capture:Inst_ov7670_capture|address[9]   ; ov7670_capture:Inst_ov7670_capture|address[10]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.023      ; 0.574      ;
; 0.467 ; ov7670_capture:Inst_ov7670_capture|address[11]  ; ov7670_capture:Inst_ov7670_capture|address[12]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.023      ; 0.574      ;
; 0.470 ; ov7670_capture:Inst_ov7670_capture|we_reg       ; ov7670_capture:Inst_ov7670_capture|address[1]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.023      ; 0.577      ;
; 0.473 ; ov7670_capture:Inst_ov7670_capture|we_reg       ; ov7670_capture:Inst_ov7670_capture|address[2]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.023      ; 0.580      ;
; 0.476 ; ov7670_capture:Inst_ov7670_capture|address[13]  ; ov7670_capture:Inst_ov7670_capture|address[14]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.023      ; 0.583      ;
; 0.477 ; ov7670_capture:Inst_ov7670_capture|address[8]   ; ov7670_capture:Inst_ov7670_capture|address[9]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.023      ; 0.584      ;
; 0.478 ; ov7670_capture:Inst_ov7670_capture|address[2]   ; ov7670_capture:Inst_ov7670_capture|address[3]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.023      ; 0.585      ;
; 0.478 ; ov7670_capture:Inst_ov7670_capture|address[5]   ; ov7670_capture:Inst_ov7670_capture|address[6]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.023      ; 0.585      ;
; 0.478 ; ov7670_capture:Inst_ov7670_capture|address[10]  ; ov7670_capture:Inst_ov7670_capture|address[11]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.023      ; 0.585      ;
; 0.479 ; ov7670_capture:Inst_ov7670_capture|d_latch[1]   ; ov7670_capture:Inst_ov7670_capture|d_latch[9]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.024      ; 0.587      ;
; 0.480 ; ov7670_capture:Inst_ov7670_capture|address[1]   ; ov7670_capture:Inst_ov7670_capture|address[2]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.023      ; 0.587      ;
; 0.480 ; ov7670_capture:Inst_ov7670_capture|address[8]   ; ov7670_capture:Inst_ov7670_capture|address[10]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.023      ; 0.587      ;
; 0.481 ; ov7670_capture:Inst_ov7670_capture|address[2]   ; ov7670_capture:Inst_ov7670_capture|address[4]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.023      ; 0.588      ;
; 0.481 ; ov7670_capture:Inst_ov7670_capture|address[10]  ; ov7670_capture:Inst_ov7670_capture|address[12]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.023      ; 0.588      ;
; 0.489 ; ov7670_capture:Inst_ov7670_capture|address[0]   ; ov7670_capture:Inst_ov7670_capture|address[1]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.023      ; 0.596      ;
; 0.490 ; ov7670_capture:Inst_ov7670_capture|address[4]   ; ov7670_capture:Inst_ov7670_capture|address[5]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.023      ; 0.597      ;
; 0.490 ; ov7670_capture:Inst_ov7670_capture|address[12]  ; ov7670_capture:Inst_ov7670_capture|address[13]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.023      ; 0.597      ;
; 0.492 ; ov7670_capture:Inst_ov7670_capture|address[0]   ; ov7670_capture:Inst_ov7670_capture|address[2]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.023      ; 0.599      ;
; 0.493 ; ov7670_capture:Inst_ov7670_capture|address[4]   ; ov7670_capture:Inst_ov7670_capture|address[6]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.023      ; 0.600      ;
; 0.493 ; ov7670_capture:Inst_ov7670_capture|address[12]  ; ov7670_capture:Inst_ov7670_capture|address[14]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.023      ; 0.600      ;
; 0.502 ; ov7670_capture:Inst_ov7670_capture|address[14]  ; ov7670_capture:Inst_ov7670_capture|address[15]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.023      ; 0.609      ;
; 0.505 ; ov7670_capture:Inst_ov7670_capture|address[14]  ; ov7670_capture:Inst_ov7670_capture|address[16]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.023      ; 0.612      ;
; 0.530 ; ov7670_capture:Inst_ov7670_capture|address[3]   ; ov7670_capture:Inst_ov7670_capture|address[5]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.023      ; 0.637      ;
; 0.530 ; ov7670_capture:Inst_ov7670_capture|address[7]   ; ov7670_capture:Inst_ov7670_capture|address[9]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.033      ; 0.647      ;
; 0.530 ; ov7670_capture:Inst_ov7670_capture|address[9]   ; ov7670_capture:Inst_ov7670_capture|address[11]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.023      ; 0.637      ;
; 0.530 ; ov7670_capture:Inst_ov7670_capture|address[11]  ; ov7670_capture:Inst_ov7670_capture|address[13]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.023      ; 0.637      ;
; 0.533 ; ov7670_capture:Inst_ov7670_capture|address[3]   ; ov7670_capture:Inst_ov7670_capture|address[6]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.023      ; 0.640      ;
; 0.533 ; ov7670_capture:Inst_ov7670_capture|address[7]   ; ov7670_capture:Inst_ov7670_capture|address[10]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.033      ; 0.650      ;
; 0.533 ; ov7670_capture:Inst_ov7670_capture|address[9]   ; ov7670_capture:Inst_ov7670_capture|address[12]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.023      ; 0.640      ;
; 0.533 ; ov7670_capture:Inst_ov7670_capture|address[11]  ; ov7670_capture:Inst_ov7670_capture|address[14]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.023      ; 0.640      ;
; 0.534 ; ov7670_capture:Inst_ov7670_capture|address[5]   ; ov7670_capture:Inst_ov7670_capture|address[8]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.033      ; 0.651      ;
; 0.534 ; ov7670_capture:Inst_ov7670_capture|address[6]   ; ov7670_capture:Inst_ov7670_capture|address[8]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.033      ; 0.651      ;
; 0.536 ; ov7670_capture:Inst_ov7670_capture|we_reg       ; ov7670_capture:Inst_ov7670_capture|address[3]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.023      ; 0.643      ;
; 0.539 ; ov7670_capture:Inst_ov7670_capture|address[13]  ; ov7670_capture:Inst_ov7670_capture|address[15]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.023      ; 0.646      ;
; 0.539 ; ov7670_capture:Inst_ov7670_capture|we_reg       ; ov7670_capture:Inst_ov7670_capture|address[4]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.023      ; 0.646      ;
; 0.541 ; ov7670_capture:Inst_ov7670_capture|address[5]   ; ov7670_capture:Inst_ov7670_capture|address[7]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.023      ; 0.648      ;
; 0.541 ; ov7670_capture:Inst_ov7670_capture|address[6]   ; ov7670_capture:Inst_ov7670_capture|address[7]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.023      ; 0.648      ;
; 0.542 ; ov7670_capture:Inst_ov7670_capture|address[13]  ; ov7670_capture:Inst_ov7670_capture|address[16]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.023      ; 0.649      ;
; 0.543 ; ov7670_capture:Inst_ov7670_capture|address[1]   ; ov7670_capture:Inst_ov7670_capture|address[3]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.023      ; 0.650      ;
; 0.543 ; ov7670_capture:Inst_ov7670_capture|address[8]   ; ov7670_capture:Inst_ov7670_capture|address[11]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.023      ; 0.650      ;
; 0.544 ; ov7670_capture:Inst_ov7670_capture|address[2]   ; ov7670_capture:Inst_ov7670_capture|address[5]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.023      ; 0.651      ;
; 0.544 ; ov7670_capture:Inst_ov7670_capture|address[10]  ; ov7670_capture:Inst_ov7670_capture|address[13]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.023      ; 0.651      ;
; 0.546 ; ov7670_capture:Inst_ov7670_capture|address[1]   ; ov7670_capture:Inst_ov7670_capture|address[4]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.023      ; 0.653      ;
; 0.546 ; ov7670_capture:Inst_ov7670_capture|address[8]   ; ov7670_capture:Inst_ov7670_capture|address[12]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.023      ; 0.653      ;
; 0.547 ; ov7670_capture:Inst_ov7670_capture|address[2]   ; ov7670_capture:Inst_ov7670_capture|address[6]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.023      ; 0.654      ;
; 0.547 ; ov7670_capture:Inst_ov7670_capture|address[10]  ; ov7670_capture:Inst_ov7670_capture|address[14]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.023      ; 0.654      ;
; 0.549 ; ov7670_capture:Inst_ov7670_capture|address[4]   ; ov7670_capture:Inst_ov7670_capture|address[8]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.033      ; 0.666      ;
; 0.555 ; ov7670_capture:Inst_ov7670_capture|address[0]   ; ov7670_capture:Inst_ov7670_capture|address[3]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.023      ; 0.662      ;
; 0.556 ; ov7670_capture:Inst_ov7670_capture|address[4]   ; ov7670_capture:Inst_ov7670_capture|address[7]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.023      ; 0.663      ;
; 0.556 ; ov7670_capture:Inst_ov7670_capture|address[12]  ; ov7670_capture:Inst_ov7670_capture|address[15]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.023      ; 0.663      ;
; 0.558 ; ov7670_capture:Inst_ov7670_capture|address[0]   ; ov7670_capture:Inst_ov7670_capture|address[4]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.023      ; 0.665      ;
; 0.559 ; ov7670_capture:Inst_ov7670_capture|address[12]  ; ov7670_capture:Inst_ov7670_capture|address[16]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.023      ; 0.666      ;
; 0.589 ; ov7670_capture:Inst_ov7670_capture|address[3]   ; ov7670_capture:Inst_ov7670_capture|address[8]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.033      ; 0.706      ;
; 0.596 ; ov7670_capture:Inst_ov7670_capture|address[3]   ; ov7670_capture:Inst_ov7670_capture|address[7]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.023      ; 0.703      ;
; 0.596 ; ov7670_capture:Inst_ov7670_capture|address[7]   ; ov7670_capture:Inst_ov7670_capture|address[11]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.033      ; 0.713      ;
; 0.596 ; ov7670_capture:Inst_ov7670_capture|address[9]   ; ov7670_capture:Inst_ov7670_capture|address[13]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.023      ; 0.703      ;
; 0.596 ; ov7670_capture:Inst_ov7670_capture|address[11]  ; ov7670_capture:Inst_ov7670_capture|address[15]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.023      ; 0.703      ;
; 0.597 ; ov7670_capture:Inst_ov7670_capture|address[5]   ; ov7670_capture:Inst_ov7670_capture|address[9]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.033      ; 0.714      ;
; 0.597 ; ov7670_capture:Inst_ov7670_capture|address[6]   ; ov7670_capture:Inst_ov7670_capture|address[9]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.033      ; 0.714      ;
; 0.599 ; ov7670_capture:Inst_ov7670_capture|address[7]   ; ov7670_capture:Inst_ov7670_capture|address[12]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.033      ; 0.716      ;
; 0.599 ; ov7670_capture:Inst_ov7670_capture|address[9]   ; ov7670_capture:Inst_ov7670_capture|address[14]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.023      ; 0.706      ;
; 0.599 ; ov7670_capture:Inst_ov7670_capture|address[11]  ; ov7670_capture:Inst_ov7670_capture|address[16]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.023      ; 0.706      ;
; 0.600 ; ov7670_capture:Inst_ov7670_capture|address[5]   ; ov7670_capture:Inst_ov7670_capture|address[10]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.033      ; 0.717      ;
; 0.600 ; ov7670_capture:Inst_ov7670_capture|address[6]   ; ov7670_capture:Inst_ov7670_capture|address[10]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.033      ; 0.717      ;
; 0.602 ; ov7670_capture:Inst_ov7670_capture|we_reg       ; ov7670_capture:Inst_ov7670_capture|address[5]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.023      ; 0.709      ;
+-------+-------------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'serial:Inst_UART_rx|r_DriveCMD[0]'                                                                                                                                                      ;
+-------+-------------------------------------------------------+-------------+----------------------------------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                                             ; To Node     ; Launch Clock                                             ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------+-------------+----------------------------------------------------------+-----------------------------------+--------------+------------+------------+
; 0.527 ; resume_wait_done                                      ; dly_restart ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; serial:Inst_UART_rx|r_DriveCMD[0] ; 0.000        ; 1.230      ; 1.901      ;
; 0.613 ; ed_binarisation_filter:Inst_ED_filter|stop_detect_reg ; dly_restart ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; serial:Inst_UART_rx|r_DriveCMD[0] ; 0.000        ; 1.230      ; 1.987      ;
; 0.948 ; dly_restart                                           ; dly_restart ; serial:Inst_UART_rx|r_DriveCMD[0]                        ; serial:Inst_UART_rx|r_DriveCMD[0] ; 0.000        ; 0.064      ; 1.096      ;
+-------+-------------------------------------------------------+-------------+----------------------------------------------------------+-----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                           ;
+--------+-------------------------------------+---------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                                           ; Launch Clock ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+---------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; 16.663 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mLCD_DATA[4]               ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.761     ; 1.513      ;
; 16.677 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mLCD_ST.000000             ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.756     ; 1.504      ;
; 16.677 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mLCD_Start                 ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.756     ; 1.504      ;
; 16.677 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mLCD_ST.000010             ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.756     ; 1.504      ;
; 16.677 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mLCD_ST.000001             ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.756     ; 1.504      ;
; 16.677 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mLCD_ST.000011             ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.756     ; 1.504      ;
; 16.679 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LUT_INDEX[4]               ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.757     ; 1.501      ;
; 16.679 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mRST_ST[1]                 ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.757     ; 1.501      ;
; 16.679 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mRST_ST[0]                 ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.757     ; 1.501      ;
; 16.679 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mRST_ST[2]                 ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.757     ; 1.501      ;
; 16.684 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mLCD_RS                    ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.764     ; 1.489      ;
; 16.684 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mLCD_DATA[7]               ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.764     ; 1.489      ;
; 16.684 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mLCD_DATA[5]               ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.764     ; 1.489      ;
; 16.684 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mLCD_DATA[3]               ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.764     ; 1.489      ;
; 16.684 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mLCD_DATA[2]               ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.764     ; 1.489      ;
; 16.684 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mLCD_DATA[1]               ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.764     ; 1.489      ;
; 16.684 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mLCD_DATA[0]               ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.764     ; 1.489      ;
; 16.726 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LUT_INDEX[7]               ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.758     ; 1.453      ;
; 16.726 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LUT_INDEX[6]               ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.758     ; 1.453      ;
; 16.726 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LUT_INDEX[5]               ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.758     ; 1.453      ;
; 16.726 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LUT_INDEX[1]               ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.758     ; 1.453      ;
; 16.726 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LUT_INDEX[0]               ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.758     ; 1.453      ;
; 16.726 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LUT_INDEX[2]               ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.758     ; 1.453      ;
; 16.726 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LUT_INDEX[3]               ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.758     ; 1.453      ;
; 16.761 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|ST.11    ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.771     ; 1.405      ;
; 16.761 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|Cont[4]  ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.771     ; 1.405      ;
; 16.761 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|Cont[3]  ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.771     ; 1.405      ;
; 16.761 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|Cont[2]  ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.771     ; 1.405      ;
; 16.761 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|Cont[1]  ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.771     ; 1.405      ;
; 16.761 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|Cont[0]  ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.771     ; 1.405      ;
; 16.761 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|ST.10    ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.771     ; 1.405      ;
; 16.761 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|ST.01    ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.771     ; 1.405      ;
; 16.863 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mDLY[17]                   ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.769     ; 1.305      ;
; 16.863 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mDLY[16]                   ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.769     ; 1.305      ;
; 16.863 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mDLY[15]                   ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.769     ; 1.305      ;
; 16.863 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mDLY[14]                   ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.769     ; 1.305      ;
; 16.863 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mDLY[13]                   ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.769     ; 1.305      ;
; 16.863 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mDLY[12]                   ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.769     ; 1.305      ;
; 16.863 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mDLY[11]                   ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.769     ; 1.305      ;
; 16.863 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mDLY[10]                   ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.769     ; 1.305      ;
; 16.863 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mDLY[9]                    ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.769     ; 1.305      ;
; 16.866 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|LCD_EN   ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.772     ; 1.299      ;
; 16.866 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|oDone    ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.772     ; 1.299      ;
; 16.866 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|ST.00    ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.772     ; 1.299      ;
; 16.866 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|mStart   ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.772     ; 1.299      ;
; 16.866 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|preStart ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.772     ; 1.299      ;
; 16.878 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mDLY[8]                    ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.773     ; 1.286      ;
; 16.878 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mDLY[7]                    ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.773     ; 1.286      ;
; 16.878 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mDLY[6]                    ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.773     ; 1.286      ;
; 16.878 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mDLY[5]                    ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.773     ; 1.286      ;
; 16.878 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mDLY[4]                    ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.773     ; 1.286      ;
; 16.878 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mDLY[3]                    ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.773     ; 1.286      ;
; 16.878 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mDLY[2]                    ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.773     ; 1.286      ;
; 16.878 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mDLY[1]                    ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.773     ; 1.286      ;
; 16.878 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mDLY[0]                    ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.773     ; 1.286      ;
+--------+-------------------------------------+---------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                           ;
+-------+-------------------------------------+---------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                                           ; Launch Clock ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+---------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; 2.370 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mDLY[8]                    ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.456     ; 1.098      ;
; 2.370 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mDLY[7]                    ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.456     ; 1.098      ;
; 2.370 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mDLY[6]                    ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.456     ; 1.098      ;
; 2.370 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mDLY[5]                    ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.456     ; 1.098      ;
; 2.370 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mDLY[4]                    ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.456     ; 1.098      ;
; 2.370 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mDLY[3]                    ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.456     ; 1.098      ;
; 2.370 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mDLY[2]                    ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.456     ; 1.098      ;
; 2.370 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mDLY[1]                    ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.456     ; 1.098      ;
; 2.370 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mDLY[0]                    ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.456     ; 1.098      ;
; 2.371 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|LCD_EN   ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.455     ; 1.100      ;
; 2.371 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|oDone    ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.455     ; 1.100      ;
; 2.371 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|ST.00    ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.455     ; 1.100      ;
; 2.371 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|mStart   ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.455     ; 1.100      ;
; 2.371 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|preStart ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.455     ; 1.100      ;
; 2.380 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mDLY[17]                   ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.452     ; 1.112      ;
; 2.380 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mDLY[16]                   ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.452     ; 1.112      ;
; 2.380 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mDLY[15]                   ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.452     ; 1.112      ;
; 2.380 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mDLY[14]                   ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.452     ; 1.112      ;
; 2.380 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mDLY[13]                   ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.452     ; 1.112      ;
; 2.380 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mDLY[12]                   ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.452     ; 1.112      ;
; 2.380 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mDLY[11]                   ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.452     ; 1.112      ;
; 2.380 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mDLY[10]                   ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.452     ; 1.112      ;
; 2.380 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mDLY[9]                    ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.452     ; 1.112      ;
; 2.475 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|ST.11    ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.454     ; 1.205      ;
; 2.475 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|Cont[4]  ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.454     ; 1.205      ;
; 2.475 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|Cont[3]  ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.454     ; 1.205      ;
; 2.475 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|Cont[2]  ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.454     ; 1.205      ;
; 2.475 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|Cont[1]  ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.454     ; 1.205      ;
; 2.475 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|Cont[0]  ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.454     ; 1.205      ;
; 2.475 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|ST.10    ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.454     ; 1.205      ;
; 2.475 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|ST.01    ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.454     ; 1.205      ;
; 2.498 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LUT_INDEX[7]               ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.441     ; 1.241      ;
; 2.498 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LUT_INDEX[6]               ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.441     ; 1.241      ;
; 2.498 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LUT_INDEX[5]               ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.441     ; 1.241      ;
; 2.498 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LUT_INDEX[1]               ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.441     ; 1.241      ;
; 2.498 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LUT_INDEX[0]               ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.441     ; 1.241      ;
; 2.498 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LUT_INDEX[2]               ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.441     ; 1.241      ;
; 2.498 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LUT_INDEX[3]               ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.441     ; 1.241      ;
; 2.528 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LUT_INDEX[4]               ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.440     ; 1.272      ;
; 2.528 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mRST_ST[1]                 ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.440     ; 1.272      ;
; 2.528 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mRST_ST[0]                 ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.440     ; 1.272      ;
; 2.528 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mRST_ST[2]                 ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.440     ; 1.272      ;
; 2.531 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mLCD_RS                    ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.447     ; 1.268      ;
; 2.531 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mLCD_DATA[7]               ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.447     ; 1.268      ;
; 2.531 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mLCD_DATA[5]               ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.447     ; 1.268      ;
; 2.531 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mLCD_DATA[3]               ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.447     ; 1.268      ;
; 2.531 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mLCD_DATA[2]               ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.447     ; 1.268      ;
; 2.531 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mLCD_DATA[1]               ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.447     ; 1.268      ;
; 2.531 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mLCD_DATA[0]               ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.447     ; 1.268      ;
; 2.537 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mLCD_ST.000000             ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.439     ; 1.282      ;
; 2.537 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mLCD_Start                 ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.439     ; 1.282      ;
; 2.537 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mLCD_ST.000010             ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.439     ; 1.282      ;
; 2.537 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mLCD_ST.000001             ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.439     ; 1.282      ;
; 2.537 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mLCD_ST.000011             ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.439     ; 1.282      ;
; 2.541 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mLCD_DATA[4]               ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.444     ; 1.281      ;
+-------+-------------------------------------+---------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+--------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                      ;
+-----------------------------------------------------------+-----------+-------+----------+---------+---------------------+
; Clock                                                     ; Setup     ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------------------------------+-----------+-------+----------+---------+---------------------+
; Worst-case Slack                                          ; -102.619  ; 0.119 ; 13.858   ; 2.370   ; -3.000              ;
;  Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; -25.263   ; 0.181 ; 13.858   ; 2.370   ; 9.693               ;
;  Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; -102.619  ; 0.119 ; N/A      ; N/A     ; 19.691              ;
;  clk_50                                                   ; 15.798    ; 0.191 ; N/A      ; N/A     ; 9.266               ;
;  ov7670_pclk                                              ; -1.978    ; 0.201 ; N/A      ; N/A     ; -3.000              ;
;  serial:Inst_UART_rx|r_DriveCMD[0]                        ; -1.940    ; 0.527 ; N/A      ; N/A     ; -1.285              ;
; Design-wide TNS                                           ; -5586.931 ; 0.0   ; 0.0      ; 0.0     ; -90.987             ;
;  Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; -260.207  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; -5284.083 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  clk_50                                                   ; 0.000     ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  ov7670_pclk                                              ; -40.701   ; 0.000 ; N/A      ; N/A     ; -89.987             ;
;  serial:Inst_UART_rx|r_DriveCMD[0]                        ; -1.940    ; 0.000 ; N/A      ; N/A     ; -1.285              ;
+-----------------------------------------------------------+-----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; led_config_finished ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_hsync           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_vsync           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_r[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_r[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_r[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_r[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_r[4]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_r[5]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_r[6]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_r[7]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_g[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_g[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_g[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_g[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_g[4]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_g[5]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_g[6]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_g[7]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_b[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_b[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_b[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_b[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_b[4]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_b[5]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_b[6]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_b[7]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_blank_N         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_sync_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_CLK             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ov7670_xclk         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ov7670_sioc         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ov7670_pwdn         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ov7670_reset        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[7]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[8]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[9]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[10]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[11]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[12]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[13]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[14]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[15]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[16]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[17]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[7]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[8]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_EN              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_ON              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_BLON            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_RS              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_RW              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[2]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[3]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[4]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[5]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[6]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[7]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[8]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[9]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ov7670_siod         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[4]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[5]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[6]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[7]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; UART[1]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ov7670_siod             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[0]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[1]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[2]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[3]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[4]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[5]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[6]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[7]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; clk_50                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; btn_resend              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; UART[0]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ov7670_pclk             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ov7670_vsync            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ov7670_href             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ov7670_data[7]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ov7670_data[4]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ov7670_data[3]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ov7670_data[2]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ov7670_data[1]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ov7670_data[6]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ov7670_data[5]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ov7670_data[0]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; led_config_finished ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; vga_hsync           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vga_vsync           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vga_r[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vga_r[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vga_r[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vga_r[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vga_r[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vga_r[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vga_r[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vga_r[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vga_g[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vga_g[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vga_g[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vga_g[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vga_g[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vga_g[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vga_g[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vga_g[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vga_b[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vga_b[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vga_b[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vga_b[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vga_b[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vga_b[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vga_b[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vga_b[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vga_blank_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vga_sync_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vga_CLK             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ov7670_xclk         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ov7670_sioc         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ov7670_pwdn         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ov7670_reset        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LEDR[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[9]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[11]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[12]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[13]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[14]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[15]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[17]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LCD_EN              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_ON              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; LCD_BLON            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_RS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_RW              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; GPIO[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[7]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[8]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[9]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ov7670_siod         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.73e-09 V                   ; 3.19 V              ; -0.173 V            ; 0.149 V                              ; 0.259 V                              ; 2.79e-10 s                  ; 2.42e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.73e-09 V                  ; 3.19 V             ; -0.173 V           ; 0.149 V                             ; 0.259 V                             ; 2.79e-10 s                 ; 2.42e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; led_config_finished ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; vga_hsync           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; vga_vsync           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; vga_r[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; vga_r[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; vga_r[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; vga_r[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; vga_r[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; vga_r[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; vga_r[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; vga_r[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; vga_g[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; vga_g[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; vga_g[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; vga_g[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; vga_g[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; vga_g[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; vga_g[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; vga_g[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; vga_b[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; vga_b[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; vga_b[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; vga_b[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; vga_b[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; vga_b[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; vga_b[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; vga_b[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; vga_blank_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; vga_sync_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; vga_CLK             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; ov7670_xclk         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; ov7670_sioc         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; ov7670_pwdn         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; ov7670_reset        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LEDR[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LCD_EN              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_ON              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; LCD_BLON            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_RS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_RW              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; GPIO[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[7]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[8]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[9]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; ov7670_siod         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.54e-07 V                   ; 3.14 V              ; -0.115 V            ; 0.146 V                              ; 0.141 V                              ; 3.07e-10 s                  ; 3.96e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.54e-07 V                  ; 3.14 V             ; -0.115 V           ; 0.146 V                             ; 0.141 V                             ; 3.07e-10 s                 ; 3.96e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; led_config_finished ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_hsync           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vga_vsync           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vga_r[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vga_r[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vga_r[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vga_r[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vga_r[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vga_r[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vga_r[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vga_r[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vga_g[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vga_g[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vga_g[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vga_g[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vga_g[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vga_g[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vga_g[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vga_g[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vga_b[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vga_b[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vga_b[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vga_b[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vga_b[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vga_b[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vga_b[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vga_b[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vga_blank_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vga_sync_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vga_CLK             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ov7670_xclk         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ov7670_sioc         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ov7670_pwdn         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ov7670_reset        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LEDR[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[10]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[16]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LCD_EN              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_ON              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; LCD_BLON            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_RS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_RW              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[7]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[8]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[9]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ov7670_siod         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LCD_DATA[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                     ;
+----------------------------------------------------------+----------------------------------------------------------+--------------+----------+----------+----------+
; From Clock                                               ; To Clock                                                 ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------+----------------------------------------------------------+--------------+----------+----------+----------+
; clk_50                                                   ; clk_50                                                   ; 630          ; 0        ; 0        ; 0        ;
; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 7698         ; 0        ; 0        ; 0        ;
; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; > 2147483647 ; 0        ; 0        ; 0        ;
; serial:Inst_UART_rx|r_DriveCMD[0]                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 26           ; 26       ; 0        ; 0        ;
; clk_50                                                   ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 53           ; 0        ; 0        ; 0        ;
; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 1            ; 0        ; 0        ; 0        ;
; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; > 2147483647 ; 0        ; 0        ; 0        ;
; ov7670_pclk                                              ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 5763         ; 0        ; 0        ; 0        ;
; serial:Inst_UART_rx|r_DriveCMD[0]                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 79           ; 1        ; 0        ; 0        ;
; ov7670_pclk                                              ; ov7670_pclk                                              ; 189          ; 51       ; 0        ; 0        ;
; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; serial:Inst_UART_rx|r_DriveCMD[0]                        ; 2            ; 0        ; 0        ; 0        ;
; serial:Inst_UART_rx|r_DriveCMD[0]                        ; serial:Inst_UART_rx|r_DriveCMD[0]                        ; 1            ; 0        ; 0        ; 0        ;
+----------------------------------------------------------+----------------------------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                      ;
+----------------------------------------------------------+----------------------------------------------------------+--------------+----------+----------+----------+
; From Clock                                               ; To Clock                                                 ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------+----------------------------------------------------------+--------------+----------+----------+----------+
; clk_50                                                   ; clk_50                                                   ; 630          ; 0        ; 0        ; 0        ;
; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 7698         ; 0        ; 0        ; 0        ;
; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; > 2147483647 ; 0        ; 0        ; 0        ;
; serial:Inst_UART_rx|r_DriveCMD[0]                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 26           ; 26       ; 0        ; 0        ;
; clk_50                                                   ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 53           ; 0        ; 0        ; 0        ;
; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 1            ; 0        ; 0        ; 0        ;
; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; > 2147483647 ; 0        ; 0        ; 0        ;
; ov7670_pclk                                              ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 5763         ; 0        ; 0        ; 0        ;
; serial:Inst_UART_rx|r_DriveCMD[0]                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 79           ; 1        ; 0        ; 0        ;
; ov7670_pclk                                              ; ov7670_pclk                                              ; 189          ; 51       ; 0        ; 0        ;
; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; serial:Inst_UART_rx|r_DriveCMD[0]                        ; 2            ; 0        ; 0        ; 0        ;
; serial:Inst_UART_rx|r_DriveCMD[0]                        ; serial:Inst_UART_rx|r_DriveCMD[0]                        ; 1            ; 0        ; 0        ; 0        ;
+----------------------------------------------------------+----------------------------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                ;
+------------+----------------------------------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------------------------------------------------------+----------+----------+----------+----------+
; clk_50     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 55       ; 0        ; 0        ; 0        ;
+------------+----------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                 ;
+------------+----------------------------------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------------------------------------------------------+----------+----------+----------+----------+
; clk_50     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 55       ; 0        ; 0        ; 0        ;
+------------+----------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 12    ; 12   ;
; Unconstrained Input Port Paths  ; 19    ; 19   ;
; Unconstrained Output Ports      ; 69    ; 69   ;
; Unconstrained Output Port Paths ; 196   ; 196  ;
+---------------------------------+-------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                          ;
+----------------------------------------------------------+----------------------------------------------------------+-----------+-------------+
; Target                                                   ; Clock                                                    ; Type      ; Status      ;
+----------------------------------------------------------+----------------------------------------------------------+-----------+-------------+
; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Generated ; Constrained ;
; clk_50                                                   ; clk_50                                                   ; Base      ; Constrained ;
; ov7670_pclk                                              ; ov7670_pclk                                              ; Base      ; Constrained ;
; serial:Inst_UART_rx|r_DriveCMD[0]                        ; serial:Inst_UART_rx|r_DriveCMD[0]                        ; Base      ; Constrained ;
+----------------------------------------------------------+----------------------------------------------------------+-----------+-------------+


+-------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                             ;
+----------------+--------------------------------------------------------------------------------------+
; Input Port     ; Comment                                                                              ;
+----------------+--------------------------------------------------------------------------------------+
; UART[0]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; btn_resend     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ov7670_data[0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ov7670_data[1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ov7670_data[2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ov7670_data[3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ov7670_data[4] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ov7670_data[5] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ov7670_data[6] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ov7670_data[7] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ov7670_href    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ov7670_vsync   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                  ;
+---------------------+---------------------------------------------------------------------------------------+
; Output Port         ; Comment                                                                               ;
+---------------------+---------------------------------------------------------------------------------------+
; GPIO[2]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[3]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[4]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[5]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[6]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[7]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[8]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[9]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_DATA[0]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_DATA[1]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_DATA[2]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_DATA[3]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_DATA[4]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_DATA[5]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_DATA[7]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_EN              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_RS              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[1]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[2]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[0]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[1]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[2]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[3]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[4]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[5]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[6]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[7]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[8]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[9]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[10]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[11]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[12]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[13]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[14]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[15]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[16]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[17]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_config_finished ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ov7670_sioc         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ov7670_siod         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ov7670_xclk         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_CLK             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_b[0]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_b[1]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_b[2]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_b[3]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_b[4]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_b[5]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_b[6]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_b[7]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_blank_N         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_g[0]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_g[1]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_g[2]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_g[3]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_g[4]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_g[5]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_g[6]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_g[7]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_hsync           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_r[0]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_r[1]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_r[2]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_r[3]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_r[4]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_r[5]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_r[6]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_r[7]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_vsync           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+---------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                             ;
+----------------+--------------------------------------------------------------------------------------+
; Input Port     ; Comment                                                                              ;
+----------------+--------------------------------------------------------------------------------------+
; UART[0]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; btn_resend     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ov7670_data[0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ov7670_data[1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ov7670_data[2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ov7670_data[3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ov7670_data[4] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ov7670_data[5] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ov7670_data[6] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ov7670_data[7] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ov7670_href    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ov7670_vsync   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                  ;
+---------------------+---------------------------------------------------------------------------------------+
; Output Port         ; Comment                                                                               ;
+---------------------+---------------------------------------------------------------------------------------+
; GPIO[2]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[3]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[4]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[5]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[6]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[7]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[8]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[9]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_DATA[0]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_DATA[1]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_DATA[2]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_DATA[3]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_DATA[4]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_DATA[5]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_DATA[7]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_EN              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_RS              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[1]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[2]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[0]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[1]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[2]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[3]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[4]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[5]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[6]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[7]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[8]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[9]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[10]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[11]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[12]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[13]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[14]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[15]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[16]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[17]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_config_finished ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ov7670_sioc         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ov7670_siod         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ov7670_xclk         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_CLK             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_b[0]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_b[1]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_b[2]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_b[3]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_b[4]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_b[5]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_b[6]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_b[7]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_blank_N         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_g[0]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_g[1]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_g[2]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_g[3]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_g[4]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_g[5]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_g[6]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_g[7]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_hsync           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_r[0]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_r[1]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_r[2]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_r[3]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_r[4]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_r[5]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_r[6]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_r[7]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_vsync           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Fri Nov 11 13:34:15 2022
Info: Command: quartus_sta line_follower -c VerilogCam
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'VerilogCam.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name clk_50 clk_50
    Info (332110): create_generated_clock -source {Inst_vga_pll|altpll_component|auto_generated|pll1|inclk[0]} -duty_cycle 50.00 -name {Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0]} {Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {Inst_vga_pll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1]} {Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name ov7670_pclk ov7670_pclk
    Info (332105): create_clock -period 1.000 -name serial:Inst_UART_rx|r_DriveCMD[0] serial:Inst_UART_rx|r_DriveCMD[0]
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -102.619
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):  -102.619           -5284.083 Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):   -25.263            -260.207 Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -1.978             -40.701 ov7670_pclk 
    Info (332119):    -1.940              -1.940 serial:Inst_UART_rx|r_DriveCMD[0] 
    Info (332119):    15.798               0.000 clk_50 
Info (332146): Worst-case hold slack is 0.239
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.239               0.000 Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.402               0.000 Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.410               0.000 clk_50 
    Info (332119):     0.440               0.000 ov7670_pclk 
    Info (332119):     1.289               0.000 serial:Inst_UART_rx|r_DriveCMD[0] 
Info (332146): Worst-case recovery slack is 13.858
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    13.858               0.000 Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 4.679
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.679               0.000 Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -67.291 ov7670_pclk 
    Info (332119):    -1.285              -1.285 serial:Inst_UART_rx|r_DriveCMD[0] 
    Info (332119):     9.682               0.000 clk_50 
    Info (332119):     9.708               0.000 Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    19.704               0.000 Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] 
Info (332114): Report Metastability: Found 9 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -88.769
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -88.769           -4718.930 Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):   -20.835            -209.432 Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -1.839              -1.839 serial:Inst_UART_rx|r_DriveCMD[0] 
    Info (332119):    -1.657             -31.549 ov7670_pclk 
    Info (332119):    16.225               0.000 clk_50 
Info (332146): Worst-case hold slack is 0.119
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.119               0.000 Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.354               0.000 Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.368               0.000 clk_50 
    Info (332119):     0.387               0.000 ov7670_pclk 
    Info (332119):     1.251               0.000 serial:Inst_UART_rx|r_DriveCMD[0] 
Info (332146): Worst-case recovery slack is 14.485
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    14.485               0.000 Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 4.124
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.124               0.000 Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -67.250 ov7670_pclk 
    Info (332119):    -1.285              -1.285 serial:Inst_UART_rx|r_DriveCMD[0] 
    Info (332119):     9.690               0.000 clk_50 
    Info (332119):     9.693               0.000 Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    19.691               0.000 Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] 
Info (332114): Report Metastability: Found 9 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -30.489
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -30.489           -2219.601 Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    -1.810             -20.677 Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -1.231             -33.204 ov7670_pclk 
    Info (332119):    -0.552              -0.552 serial:Inst_UART_rx|r_DriveCMD[0] 
    Info (332119):    17.894               0.000 clk_50 
Info (332146): Worst-case hold slack is 0.134
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.134               0.000 Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.181               0.000 Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.191               0.000 clk_50 
    Info (332119):     0.201               0.000 ov7670_pclk 
    Info (332119):     0.527               0.000 serial:Inst_UART_rx|r_DriveCMD[0] 
Info (332146): Worst-case recovery slack is 16.663
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    16.663               0.000 Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 2.370
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.370               0.000 Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -89.987 ov7670_pclk 
    Info (332119):    -1.000              -1.000 serial:Inst_UART_rx|r_DriveCMD[0] 
    Info (332119):     9.266               0.000 clk_50 
    Info (332119):     9.780               0.000 Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    19.750               0.000 Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] 
Info (332114): Report Metastability: Found 9 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 5007 megabytes
    Info: Processing ended: Fri Nov 11 13:34:22 2022
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:08


