

Microchip MPLAB XC8 Assembler V2.36 build 20220127204148 
                                                                                               Fri Oct 21 13:39:22 2022

Microchip MPLAB XC8 C Compiler v2.36 (Free license) build 20220127204148 Og1 
     1                           	processor	16F887
     2                           	pagewidth 120
     3                           	opt	flic
     4                           	psect	cinit,global,class=CODE,merge=1,delta=2
     5                           	psect	cstackCOMMON,global,class=COMMON,space=1,delta=1,noexec
     6                           	psect	maintext,global,class=CODE,split=1,delta=2
     7                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=2,noexec
     8                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=2,noexec
     9                           	dabs	1,0x7E,2
    10  0000                     
    11                           ; Version 2.40
    12                           ; Generated 17/11/2021 GMT
    13                           ; 
    14                           ; Copyright Â© 2021, Microchip Technology Inc. and its subsidiaries ("Microchip")
    15                           ; All rights reserved.
    16                           ; 
    17                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    18                           ; 
    19                           ; Redistribution and use in source and binary forms, with or without modification, are
    20                           ; permitted provided that the following conditions are met:
    21                           ; 
    22                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    23                           ;        conditions and the following disclaimer.
    24                           ; 
    25                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    26                           ;        of conditions and the following disclaimer in the documentation and/or other
    27                           ;        materials provided with the distribution. Publication is not required when
    28                           ;        this file is used in an embedded application.
    29                           ; 
    30                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    31                           ;        software without specific prior written permission.
    32                           ; 
    33                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    34                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    35                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    36                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    37                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    38                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    39                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    40                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    41                           ; 
    42                           ; 
    43                           ; Code-generator required, PIC16F887 Definitions
    44                           ; 
    45                           ; SFR Addresses
    46  0000                     	;# 
    47  0001                     	;# 
    48  0002                     	;# 
    49  0003                     	;# 
    50  0004                     	;# 
    51  0005                     	;# 
    52  0006                     	;# 
    53  0007                     	;# 
    54  0008                     	;# 
    55  0009                     	;# 
    56  000A                     	;# 
    57  000B                     	;# 
    58  000C                     	;# 
    59  000D                     	;# 
    60  000E                     	;# 
    61  000E                     	;# 
    62  000F                     	;# 
    63  0010                     	;# 
    64  0011                     	;# 
    65  0012                     	;# 
    66  0013                     	;# 
    67  0014                     	;# 
    68  0015                     	;# 
    69  0015                     	;# 
    70  0016                     	;# 
    71  0017                     	;# 
    72  0018                     	;# 
    73  0019                     	;# 
    74  001A                     	;# 
    75  001B                     	;# 
    76  001B                     	;# 
    77  001C                     	;# 
    78  001D                     	;# 
    79  001E                     	;# 
    80  001F                     	;# 
    81  0081                     	;# 
    82  0085                     	;# 
    83  0086                     	;# 
    84  0087                     	;# 
    85  0088                     	;# 
    86  0089                     	;# 
    87  008C                     	;# 
    88  008D                     	;# 
    89  008E                     	;# 
    90  008F                     	;# 
    91  0090                     	;# 
    92  0091                     	;# 
    93  0092                     	;# 
    94  0093                     	;# 
    95  0093                     	;# 
    96  0093                     	;# 
    97  0094                     	;# 
    98  0095                     	;# 
    99  0096                     	;# 
   100  0097                     	;# 
   101  0098                     	;# 
   102  0099                     	;# 
   103  009A                     	;# 
   104  009B                     	;# 
   105  009C                     	;# 
   106  009D                     	;# 
   107  009E                     	;# 
   108  009F                     	;# 
   109  0105                     	;# 
   110  0107                     	;# 
   111  0108                     	;# 
   112  0109                     	;# 
   113  010C                     	;# 
   114  010C                     	;# 
   115  010D                     	;# 
   116  010E                     	;# 
   117  010F                     	;# 
   118  0185                     	;# 
   119  0187                     	;# 
   120  0188                     	;# 
   121  0189                     	;# 
   122  018C                     	;# 
   123  018D                     	;# 
   124  0000                     	;# 
   125  0001                     	;# 
   126  0002                     	;# 
   127  0003                     	;# 
   128  0004                     	;# 
   129  0005                     	;# 
   130  0006                     	;# 
   131  0007                     	;# 
   132  0008                     	;# 
   133  0009                     	;# 
   134  000A                     	;# 
   135  000B                     	;# 
   136  000C                     	;# 
   137  000D                     	;# 
   138  000E                     	;# 
   139  000E                     	;# 
   140  000F                     	;# 
   141  0010                     	;# 
   142  0011                     	;# 
   143  0012                     	;# 
   144  0013                     	;# 
   145  0014                     	;# 
   146  0015                     	;# 
   147  0015                     	;# 
   148  0016                     	;# 
   149  0017                     	;# 
   150  0018                     	;# 
   151  0019                     	;# 
   152  001A                     	;# 
   153  001B                     	;# 
   154  001B                     	;# 
   155  001C                     	;# 
   156  001D                     	;# 
   157  001E                     	;# 
   158  001F                     	;# 
   159  0081                     	;# 
   160  0085                     	;# 
   161  0086                     	;# 
   162  0087                     	;# 
   163  0088                     	;# 
   164  0089                     	;# 
   165  008C                     	;# 
   166  008D                     	;# 
   167  008E                     	;# 
   168  008F                     	;# 
   169  0090                     	;# 
   170  0091                     	;# 
   171  0092                     	;# 
   172  0093                     	;# 
   173  0093                     	;# 
   174  0093                     	;# 
   175  0094                     	;# 
   176  0095                     	;# 
   177  0096                     	;# 
   178  0097                     	;# 
   179  0098                     	;# 
   180  0099                     	;# 
   181  009A                     	;# 
   182  009B                     	;# 
   183  009C                     	;# 
   184  009D                     	;# 
   185  009E                     	;# 
   186  009F                     	;# 
   187  0105                     	;# 
   188  0107                     	;# 
   189  0108                     	;# 
   190  0109                     	;# 
   191  010C                     	;# 
   192  010C                     	;# 
   193  010D                     	;# 
   194  010E                     	;# 
   195  010F                     	;# 
   196  0185                     	;# 
   197  0187                     	;# 
   198  0188                     	;# 
   199  0189                     	;# 
   200  018C                     	;# 
   201  018D                     	;# 
   202  0028                     _RA0	set	40
   203  0048                     _RE0	set	72
   204  0448                     _TRISE0	set	1096
   205  0428                     _TRISA0	set	1064
   206  0189                     _ANSELH	set	393
   207  0188                     _ANSEL	set	392
   208                           
   209                           	psect	cinit
   210  07FC                     start_initialization:	
   211                           ; #config settings
   212                           
   213  07FC                     __initialization:
   214  07FC                     end_of_initialization:	
   215                           ;End of C runtime variable initialization code
   216                           
   217  07FC                     __end_of__initialization:
   218  07FC  0183               	clrf	3
   219  07FD  120A  118A  2F9A   	ljmp	_main	;jump to C main() function
   220                           
   221                           	psect	cstackCOMMON
   222  0070                     __pcstackCOMMON:
   223  0070                     ?_main:
   224  0070                     ??_main:	
   225                           ; 1 bytes @ 0x0
   226                           
   227                           
   228                           ; 1 bytes @ 0x0
   229  0070                     	ds	1
   230  0071                     main@S1_state:
   231                           
   232                           ; 1 bytes @ 0x1
   233  0071                     	ds	1
   234                           
   235                           	psect	maintext
   236  079A                     __pmaintext:	
   237 ;;
   238 ;;Main: autosize = 0, tempsize = 1, incstack = 0, save=0
   239 ;;
   240 ;; *************** function _main *****************
   241 ;; Defined at:
   242 ;;		line 29 in file "BTL01.c"
   243 ;; Parameters:    Size  Location     Type
   244 ;;		None
   245 ;; Auto vars:     Size  Location     Type
   246 ;;  S1_state        1    1[COMMON] unsigned char 
   247 ;; Return value:  Size  Location     Type
   248 ;;                  1    wreg      void 
   249 ;; Registers used:
   250 ;;		wreg, status,2, status,0
   251 ;; Tracked objects:
   252 ;;		On entry : B00/0
   253 ;;		On exit  : 0/0
   254 ;;		Unchanged: 0/0
   255 ;; Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
   256 ;;      Params:         0       0       0       0       0
   257 ;;      Locals:         1       0       0       0       0
   258 ;;      Temps:          1       0       0       0       0
   259 ;;      Totals:         2       0       0       0       0
   260 ;;Total ram usage:        2 bytes
   261 ;; This function calls:
   262 ;;		Nothing
   263 ;; This function is called by:
   264 ;;		Startup code after reset
   265 ;; This function uses a non-reentrant model
   266 ;;
   267                           
   268  079A                     _main:	
   269                           ;psect for function _main
   270                           
   271  079A                     l621:	
   272                           ;incstack = 0
   273                           ; Regs used in _main: [wreg+status,2+status,0]
   274                           
   275                           
   276                           ;BTL01.c: 30:     TRISA0 = 1;
   277  079A  1683               	bsf	3,5	;RP0=1, select bank1
   278  079B  1303               	bcf	3,6	;RP1=0, select bank1
   279  079C  1405               	bsf	5,0	;volatile
   280                           
   281                           ;BTL01.c: 31:     TRISE0 = 0;
   282  079D  1009               	bcf	9,0	;volatile
   283  079E                     l623:
   284                           
   285                           ;BTL01.c: 33:     ANSEL = 0;
   286  079E  1683               	bsf	3,5	;RP0=1, select bank3
   287  079F  1703               	bsf	3,6	;RP1=1, select bank3
   288  07A0  0188               	clrf	8	;volatile
   289                           
   290                           ;BTL01.c: 34:     ANSELH = 0;
   291  07A1  0189               	clrf	9	;volatile
   292  07A2                     l625:
   293                           
   294                           ;BTL01.c: 36:     RE0 = 0;
   295  07A2  1283               	bcf	3,5	;RP0=0, select bank0
   296  07A3  1303               	bcf	3,6	;RP1=0, select bank0
   297  07A4  1009               	bcf	9,0	;volatile
   298                           
   299                           ;BTL01.c: 37:     unsigned char S1_state = 0;
   300  07A5  01F1               	clrf	main@S1_state
   301  07A6                     l627:
   302                           
   303                           ;BTL01.c: 39:         if ((RA0 == 0) && (S1_state == 0)) S1_state = 1;
   304  07A6  1805               	btfsc	5,0	;volatile
   305  07A7  2FA9               	goto	u11
   306  07A8  2FAA               	goto	u10
   307  07A9                     u11:
   308  07A9  2FB1               	goto	l18
   309  07AA                     u10:
   310  07AA                     l629:
   311  07AA  0871               	movf	main@S1_state,w
   312  07AB  1D03               	btfss	3,2
   313  07AC  2FAE               	goto	u21
   314  07AD  2FAF               	goto	u20
   315  07AE                     u21:
   316  07AE  2FB1               	goto	l18
   317  07AF                     u20:
   318  07AF                     l631:
   319  07AF  01F1               	clrf	main@S1_state
   320  07B0  0AF1               	incf	main@S1_state,f
   321  07B1                     l18:
   322                           
   323                           ;BTL01.c: 40:         if ((RA0 == 1) && (S1_state == 1)) S1_state = 2;
   324  07B1  1C05               	btfss	5,0	;volatile
   325  07B2  2FB4               	goto	u31
   326  07B3  2FB5               	goto	u30
   327  07B4                     u31:
   328  07B4  2FBE               	goto	l637
   329  07B5                     u30:
   330  07B5                     l633:
   331  07B5  0371               	decf	main@S1_state,w
   332  07B6  1D03               	btfss	3,2
   333  07B7  2FB9               	goto	u41
   334  07B8  2FBA               	goto	u40
   335  07B9                     u41:
   336  07B9  2FBE               	goto	l637
   337  07BA                     u40:
   338  07BA                     l635:
   339  07BA  3002               	movlw	2
   340  07BB  00F0               	movwf	??_main
   341  07BC  0870               	movf	??_main,w
   342  07BD  00F1               	movwf	main@S1_state
   343  07BE                     l637:
   344                           
   345                           ;BTL01.c: 41:         if ((RA0 == 0) && (S1_state == 2)) S1_state = 3;
   346  07BE  1805               	btfsc	5,0	;volatile
   347  07BF  2FC1               	goto	u51
   348  07C0  2FC2               	goto	u50
   349  07C1                     u51:
   350  07C1  2FCC               	goto	l643
   351  07C2                     u50:
   352  07C2                     l639:
   353  07C2  3002               	movlw	2
   354  07C3  0671               	xorwf	main@S1_state,w
   355  07C4  1D03               	btfss	3,2
   356  07C5  2FC7               	goto	u61
   357  07C6  2FC8               	goto	u60
   358  07C7                     u61:
   359  07C7  2FCC               	goto	l643
   360  07C8                     u60:
   361  07C8                     l641:
   362  07C8  3003               	movlw	3
   363  07C9  00F0               	movwf	??_main
   364  07CA  0870               	movf	??_main,w
   365  07CB  00F1               	movwf	main@S1_state
   366  07CC                     l643:
   367                           
   368                           ;BTL01.c: 42:         if ((RA0 == 1) && (S1_state == 3)) S1_state = 4;
   369  07CC  1C05               	btfss	5,0	;volatile
   370  07CD  2FCF               	goto	u71
   371  07CE  2FD0               	goto	u70
   372  07CF                     u71:
   373  07CF  2FDA               	goto	l649
   374  07D0                     u70:
   375  07D0                     l645:
   376  07D0  3003               	movlw	3
   377  07D1  0671               	xorwf	main@S1_state,w
   378  07D2  1D03               	btfss	3,2
   379  07D3  2FD5               	goto	u81
   380  07D4  2FD6               	goto	u80
   381  07D5                     u81:
   382  07D5  2FDA               	goto	l649
   383  07D6                     u80:
   384  07D6                     l647:
   385  07D6  3004               	movlw	4
   386  07D7  00F0               	movwf	??_main
   387  07D8  0870               	movf	??_main,w
   388  07D9  00F1               	movwf	main@S1_state
   389  07DA                     l649:
   390                           
   391                           ;BTL01.c: 43:         if ((RA0 == 0) && (S1_state == 4)) S1_state = 0;
   392  07DA  1805               	btfsc	5,0	;volatile
   393  07DB  2FDD               	goto	u91
   394  07DC  2FDE               	goto	u90
   395  07DD                     u91:
   396  07DD  2FE5               	goto	l655
   397  07DE                     u90:
   398  07DE                     l651:
   399  07DE  3004               	movlw	4
   400  07DF  0671               	xorwf	main@S1_state,w
   401  07E0  1D03               	btfss	3,2
   402  07E1  2FE3               	goto	u101
   403  07E2  2FE4               	goto	u100
   404  07E3                     u101:
   405  07E3  2FE5               	goto	l655
   406  07E4                     u100:
   407  07E4                     l653:
   408  07E4  01F1               	clrf	main@S1_state
   409  07E5                     l655:
   410                           
   411                           ;BTL01.c: 44:         if (S1_state == 1 || S1_state == 4){
   412  07E5  0371               	decf	main@S1_state,w
   413  07E6  1903               	btfsc	3,2
   414  07E7  2FE9               	goto	u111
   415  07E8  2FEA               	goto	u110
   416  07E9                     u111:
   417  07E9  2FF0               	goto	l25
   418  07EA                     u110:
   419  07EA                     l657:
   420  07EA  3004               	movlw	4
   421  07EB  0671               	xorwf	main@S1_state,w
   422  07EC  1D03               	btfss	3,2
   423  07ED  2FEF               	goto	u121
   424  07EE  2FF0               	goto	u120
   425  07EF                     u121:
   426  07EF  2FF1               	goto	l659
   427  07F0                     u120:
   428  07F0                     l25:
   429                           
   430                           ;BTL01.c: 45:             RE0 = 0;
   431  07F0  1009               	bcf	9,0	;volatile
   432  07F1                     l659:
   433                           
   434                           ;BTL01.c: 47:         if (S1_state == 2){
   435  07F1  3002               	movlw	2
   436  07F2  0671               	xorwf	main@S1_state,w
   437  07F3  1D03               	btfss	3,2
   438  07F4  2FF6               	goto	u131
   439  07F5  2FF7               	goto	u130
   440  07F6                     u131:
   441  07F6  2FA6               	goto	l627
   442  07F7                     u130:
   443  07F7                     l661:
   444                           
   445                           ;BTL01.c: 48:             RE0 = 1;
   446  07F7  1409               	bsf	9,0	;volatile
   447  07F8  2FA6               	goto	l627
   448  07F9  120A  118A  2800   	ljmp	start
   449  07FC                     __end_of_main:
   450  007E                     btemp	set	126	;btemp
   451  007E                     wtemp0	set	126
   452                           
   453                           	psect	idloc
   454                           
   455                           ;Config register IDLOC0 @ 0x2000
   456                           ;	unspecified, using default values
   457  2000                     	org	8192
   458  2000  3FFF               	dw	16383
   459                           
   460                           ;Config register IDLOC1 @ 0x2001
   461                           ;	unspecified, using default values
   462  2001                     	org	8193
   463  2001  3FFF               	dw	16383
   464                           
   465                           ;Config register IDLOC2 @ 0x2002
   466                           ;	unspecified, using default values
   467  2002                     	org	8194
   468  2002  3FFF               	dw	16383
   469                           
   470                           ;Config register IDLOC3 @ 0x2003
   471                           ;	unspecified, using default values
   472  2003                     	org	8195
   473  2003  3FFF               	dw	16383
   474                           
   475                           	psect	config
   476                           
   477                           ;Config register CONFIG1 @ 0x2007
   478                           ;	Oscillator Selection bits
   479                           ;	FOSC = HS, HS oscillator: High-speed crystal/resonator on RA6/OSC2/CLKOUT and RA7/OSC1
      +                          /CLKIN
   480                           ;	Watchdog Timer Enable bit
   481                           ;	WDTE = OFF, WDT disabled and can be enabled by SWDTEN bit of the WDTCON register
   482                           ;	Power-up Timer Enable bit
   483                           ;	PWRTE = OFF, PWRT disabled
   484                           ;	RE3/MCLR pin function select bit
   485                           ;	MCLRE = OFF, RE3/MCLR pin function is digital input, MCLR internally tied to VDD
   486                           ;	Code Protection bit
   487                           ;	CP = OFF, Program memory code protection is disabled
   488                           ;	Data Code Protection bit
   489                           ;	CPD = OFF, Data memory code protection is disabled
   490                           ;	Brown Out Reset Selection bits
   491                           ;	BOREN = OFF, BOR disabled
   492                           ;	Internal External Switchover bit
   493                           ;	IESO = OFF, Internal/External Switchover mode is disabled
   494                           ;	Fail-Safe Clock Monitor Enabled bit
   495                           ;	FCMEN = OFF, Fail-Safe Clock Monitor is disabled
   496                           ;	Low Voltage Programming Enable bit
   497                           ;	LVP = OFF, RB3 pin has digital I/O, HV on MCLR must be used for programming
   498                           ;	In-Circuit Debugger Mode bit
   499                           ;	DEBUG = 0x1, unprogrammed default
   500  2007                     	org	8199
   501  2007  20D2               	dw	8402
   502                           
   503                           ;Config register CONFIG2 @ 0x2008
   504                           ;	Brown-out Reset Selection bit
   505                           ;	BOR4V = BOR40V, Brown-out Reset set to 4.0V
   506                           ;	Flash Program Memory Self Write Enable bits
   507                           ;	WRT = OFF, Write protection off
   508  2008                     	org	8200
   509  2008  3FFF               	dw	16383

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMMON           14      2       2
    BANK0            80      0       0
    BANK1            80      0       0
    BANK3            96      0       0
    BANK2            96      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMMON

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK2

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 2     2      0     120
                                              0 COMMON     2     2      0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMMON            E      0       0       0        0.0%
EEDATA             100      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMMON               E      2       2       1       14.3%
BITSFR0              0      0       0       1        0.0%
SFR0                 0      0       0       1        0.0%
BITSFR1              0      0       0       2        0.0%
SFR1                 0      0       0       2        0.0%
STACK                0      0       0       2        0.0%
ABS                  0      0       0       3        0.0%
BITBANK0            50      0       0       4        0.0%
BITSFR3              0      0       0       4        0.0%
SFR3                 0      0       0       4        0.0%
BANK0               50      0       0       5        0.0%
BITSFR2              0      0       0       5        0.0%
SFR2                 0      0       0       5        0.0%
BITBANK1            50      0       0       6        0.0%
BANK1               50      0       0       7        0.0%
BITBANK3            60      0       0       8        0.0%
BANK3               60      0       0       9        0.0%
BITBANK2            60      0       0      10        0.0%
BANK2               60      0       0      11        0.0%
DATA                 0      0       0      12        0.0%


Microchip Technology PIC Macro Assembler V2.36 build 20220127204148 
Symbol Table                                                                                   Fri Oct 21 13:39:22 2022

                     l25 07F0                       l18 07B1                       u10 07AA  
                     u11 07A9                       u20 07AF                       u21 07AE  
                     u30 07B5                       u31 07B4                       u40 07BA  
                     u41 07B9                       u50 07C2                       u51 07C1  
                     u60 07C8                       u61 07C7                       u70 07D0  
                     u71 07CF                       u80 07D6                       u81 07D5  
                     u90 07DE                       u91 07DD                      l621 079A  
                    l631 07AF                      l623 079E                      l641 07C8  
                    l633 07B5                      l625 07A2                      l651 07DE  
                    l643 07CC                      l635 07BA                      l627 07A6  
                    l661 07F7                      l653 07E4                      l645 07D0  
                    l637 07BE                      l629 07AA                      l655 07E5  
                    l647 07D6                      l639 07C2                      l657 07EA  
                    l649 07DA                      l659 07F1                      _RA0 0028  
                    _RE0 0048                      u100 07E4                      u101 07E3  
                    u110 07EA                      u111 07E9                      u120 07F0  
                    u121 07EF                      u130 07F7                      u131 07F6  
                   _main 079A                     btemp 007E                     start 0000  
                  ?_main 0070                    _ANSEL 0188                    status 0003  
                  wtemp0 007E          __initialization 07FC             __end_of_main 07FC  
                 ??_main 0070                   _ANSELH 0189                   _TRISA0 0428  
                 _TRISE0 0448  __end_of__initialization 07FC           __pcstackCOMMON 0070  
             __pmaintext 079A     end_of_initialization 07FC      start_initialization 07FC  
              ___latbits 0002             main@S1_state 0071  
