Command: vcs -Mupdate testbench.sv -o salida -full64 -sverilog -kdb -debug_acc+all \
-debug_region+cell+encrypt -l log_test +lint=TFIPC-L -debug_acces+r -pvalue+fifo_depth=20+pckg_sz=50+test=1 \
-cm tgl+cond
                         Chronologic VCS (TM)
       Version R-2020.12-SP2_Full64 -- Wed Oct 27 20:29:21 2021

                    Copyright (c) 1991 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.


Warning-[PRM_ILLG] Illegal parameter assignment
  Illegal parameter assignment 'fifo_depth=20+pckg_sz=50+test=1' with 
  '-pvalue' option: RHS is not a valid constant value.
  Usage: -pvalue+<parameter_hierarchical_name>=<value>

Parsing design file 'testbench.sv'
Parsing included file 'interface_transactions.sv'.
Back to file 'testbench.sv'.
Parsing included file 'wrapper.sv'.
Parsing included file 'Router_library.sv'.
Parsing included file 'fifo.sv'.
Back to file 'Router_library.sv'.
Parsing included file 'Library.sv'.
Back to file 'Router_library.sv'.
Back to file 'wrapper.sv'.
Back to file 'testbench.sv'.
Parsing included file 'monitor.sv'.
Back to file 'testbench.sv'.
Parsing included file 'driver.sv'.
Back to file 'testbench.sv'.
Parsing included file 'agent.sv'.
Back to file 'testbench.sv'.
Parsing included file 'checker.sv'.
Back to file 'testbench.sv'.
Parsing included file 'scoreboard.sv'.
Back to file 'testbench.sv'.
Parsing included file 'ambiente.sv'.
Back to file 'testbench.sv'.
Parsing included file 'test.sv'.
Back to file 'testbench.sv'.
Top Level Modules:
       fifo_ltch
       fifo_ltch_no_rst
       ntrpt_cam_fifo
       mem_latch
       bs_gnrtr
       bs_gnrtr_n_rbtr
       prll_rgstr
       prll_bs_gnrtr_n_rbtr_fifo
       prll_bus_gnrtr_cn_rbtr
       test_bench
TimeScale is 1 ns / 1 ps

Warning-[SIOB] Select index out of bounds
Library.sv, 1072
"D_push[(bits - 1):(bits - 8)]"
  The select index is out of declared bounds : [0:0].
  In module instance : _bus_[0].ntrfs[3].prll_bus_instance 
  _bus_[0].ntrfs[0].prll_bus_instance _bus_[0].ntrfs[1].prll_bus_instance 
  _bus_[0].ntrfs[2].prll_bus_instance 
  In module : prll_bs_ntrfs.

VCS Coverage Metrics Release R-2020.12-SP2_Full64 Copyright (c) 1991-2020 by Synopsys Inc.
Notice: Ports coerced to inout, use -notice for details
Starting vcs inline pass...
35 modules and 0 UDP read.
recompiling package vcs_paramclassrepository
recompiling module mesh_if
recompiling module prll_d_reg
recompiling module prll_d_ltch_no_rst
recompiling module prll_d_ltch
recompiling module fifo_flops
recompiling module fifo_ltch
recompiling module fifo_ltch_no_rst
recompiling module ntrpt_cam_fifo
recompiling module serializer
recompiling module bs_ntrfs
recompiling module bs_ntrfs_n_rbtr
recompiling module prll_bs_ntrfs
recompiling module prll_bs_gnrtr_n_rbtr_fifo
recompiling module conector
recompiling module router_bus_gnrtr
recompiling module router_bus_interface
recompiling module rtr_rbtr_cntrl
recompiling module tri_buf_mux
recompiling module param_mux_single_bit
recompiling module mesh_gnrtr
recompiling module prll_bus_interface_cn_rbtr
recompiling module prll_bus_gnrtr_cn_rbtr
recompiling module wrapper
recompiling module test_bench
25 of 35 modules done
	However, due to incremental compilation, only 25 modules need to be compiled. 
make: Warning: File 'filelist.cu' has modification time 715 s in the future
make[1]: Warning: File 'filelist.cu' has modification time 715 s in the future
rm -f _cuarc*.so _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
make[1]: warning:  Clock skew detected.  Your build may be incomplete.
make[1]: Warning: File 'filelist.cu' has modification time 715 s in the future
make[1]: warning:  Clock skew detected.  Your build may be incomplete.
if [ -x ../salida ]; then chmod a-x ../salida; fi
g++  -o ../salida      -rdynamic  -Wl,-rpath='$ORIGIN'/salida.daidir -Wl,-rpath=./salida.daidir \
-Wl,-rpath=/mnt/vol_NFS_rh003/tools/vcs/R-2020.12-SP2/linux64/lib -L/mnt/vol_NFS_rh003/tools/vcs/R-2020.12-SP2/linux64/lib \
-Wl,-rpath-link=./  /usr/lib64/libnuma.so.1   objs/amcQw_d.o   _1334601_archive_1.so \
_prev_archive_1.so  SIM_l.o      rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o \
rmar_llvm_0_0.o           -lvirsim -lerrorinf -lsnpsmalloc -lvfs    -lvcsnew -lsimprofile \
-lreader_common /mnt/vol_NFS_rh003/tools/vcs/R-2020.12-SP2/linux64/lib/libBA.a -luclinative \
/mnt/vol_NFS_rh003/tools/vcs/R-2020.12-SP2/linux64/lib/vcs_tls.o   -Wl,-whole-archive \
-lvcsucli    -Wl,-no-whole-archive        _vcs_pli_stub_.o   /mnt/vol_NFS_rh003/tools/vcs/R-2020.12-SP2/linux64/lib/vcs_save_restore_new.o \
/mnt/vol_NFS_rh003/tools/verdi/R-2020.12-SP2/share/PLI/VCS/LINUX64/pli.a -ldl  -lc \
-lm -lpthread -ldl 
../salida up to date
make: warning:  Clock skew detected.  Your build may be incomplete.
CPU time: 2.837 seconds to compile + .838 seconds to elab + .300 seconds to link
Verdi KDB elaboration done and the database successfully generated: 0 error(s), 0 warning(s)
