static void F_1 ( void )\r\n{\r\nunsigned long V_1 = 0 ;\r\n__asm__ __volatile__(\r\n"mrc p15, 0, %0, c1, c0, 0\n"\r\n"bic %0, %0, #0x00001000\n"\r\n"bic %0, %0, #0x00000004\n"\r\n"mcr p15, 0, %0, c1, c0, 0\n"\r\n"mov %0, #0\n"\r\n"mcr p15, 0, %0, c7, c5, 0\n"\r\n"mov %0, #0\n"\r\n"mcr p15, 0, %0, c7, c14, 0\n"\r\n"mov %0, #0\n"\r\n"mcr p15, 0, %0, c7, c0, 4\n"\r\n"nop\n" "nop\n" "nop\n" "nop\n"\r\n"nop\n" "nop\n" "nop\n"\r\n"mrc p15, 0, %0, c1, c0, 0\n"\r\n"orr %0, %0, #0x00001000\n"\r\n"orr %0, %0, #0x00000004\n"\r\n"mcr p15, 0, %0, c1, c0, 0\n"\r\n: "=r" (reg));\r\n}\r\nstatic void T_1 * F_2 ( T_2 V_2 , T_3 V_3 ,\r\nunsigned int V_4 , void * V_5 )\r\n{\r\nif ( V_4 == V_6 ) {\r\nif ( V_2 < 0x80000000 &&\r\n! F_3 ( V_2 , V_7 ) )\r\nV_4 = V_8 ;\r\n}\r\nreturn F_4 ( V_2 , V_3 , V_4 , V_5 ) ;\r\n}\r\nstatic void T_4 F_5 ( void )\r\n{\r\n#ifdef F_6\r\nvoid T_1 * V_9 ;\r\nvoid T_1 * V_10 ;\r\n#define F_7 0x10\r\nV_10 = F_8 ( V_11 , 4096 ) ;\r\nif ( V_10 != NULL ) {\r\nF_9 ( 0x00000515 , V_10 + F_7 ) ;\r\nF_10 ( V_10 ) ;\r\n} else {\r\nF_11 ( L_1 ) ;\r\n}\r\nV_9 = F_8 ( V_12 , 4096 ) ;\r\nif ( ! V_9 ) {\r\nF_12 ( V_13 L_2 ) ;\r\nreturn;\r\n}\r\nF_13 ( V_9 , 0x00030024 , 0x00000000 ) ;\r\n#endif\r\n}\r\nvoid T_4 F_14 ( void )\r\n{\r\nF_15 ( V_14 , F_16 ( V_14 ) ) ;\r\n}\r\nstatic void F_17 ( void )\r\n{\r\nint V_1 = F_18 ( V_15 + V_16 ) ;\r\nV_1 &= ~ V_17 ;\r\nF_19 ( V_1 , V_15 + V_16 ) ;\r\nF_1 () ;\r\n}\r\nvoid T_4 F_20 ( void )\r\n{\r\nF_21 ( V_18 ) ;\r\nV_19 = F_2 ;\r\nV_20 = F_17 ;\r\nV_15 = F_22 ( V_21 ) ;\r\n}\r\nvoid T_4 F_23 ( void )\r\n{\r\nF_24 ( F_22 ( V_22 ) ) ;\r\n}\r\nvoid T_4 F_25 ( void )\r\n{\r\nint V_23 = F_26 () >> 4 ;\r\nF_5 () ;\r\nF_27 ( F_22 ( V_24 ) ) ;\r\nF_28 () ;\r\nF_29 ( L_3 , 0 , V_25 , V_26 , V_27 , 0 ) ;\r\nF_29 ( L_3 , 1 , V_28 , V_26 , V_29 , 0 ) ;\r\nF_29 ( L_3 , 2 , V_30 , V_26 , V_31 , 0 ) ;\r\nF_30 () ;\r\nif ( V_23 == 1 ) {\r\nstrncpy ( V_32 . V_33 , L_4 ,\r\nstrlen ( V_32 . V_33 ) ) ;\r\nV_32 . V_34 = & V_35 ;\r\n}\r\nF_31 ( L_5 , V_36 , V_37 , & V_32 ) ;\r\nF_32 ( F_22 ( V_38 ) ) ;\r\nF_32 ( F_22 ( V_39 ) ) ;\r\nF_33 ( L_6 , 0 , V_40 ,\r\nF_16 ( V_40 ) ) ;\r\nF_33 ( L_7 , - 1 , V_41 ,\r\nF_16 ( V_41 ) ) ;\r\n}\r\nvoid T_4 F_34 ( void )\r\n{\r\nF_15 ( V_42 , F_16 ( V_42 ) ) ;\r\n}\r\nstatic void F_35 ( void )\r\n{\r\nint V_1 = F_18 ( V_15 + V_16 ) ;\r\nV_1 &= ~ V_17 ;\r\nV_1 |= V_43 ;\r\nF_19 ( V_1 , V_15 + V_16 ) ;\r\nF_1 () ;\r\n}\r\nvoid T_4 F_36 ( void )\r\n{\r\nF_21 ( V_44 ) ;\r\nF_37 ( F_38 ( V_45 ) ) ;\r\nV_20 = F_35 ;\r\nV_19 = F_2 ;\r\nV_15 = F_38 ( V_46 ) ;\r\n}\r\nvoid T_4 F_39 ( void )\r\n{\r\nF_24 ( F_38 ( V_47 ) ) ;\r\n}\r\nvoid T_4 F_40 ( void )\r\n{\r\nint V_23 = F_41 () >> 4 ;\r\nF_5 () ;\r\nF_27 ( F_38 ( V_48 ) ) ;\r\nF_28 () ;\r\nF_29 ( L_8 , 0 , V_49 , V_26 , V_50 , 0 ) ;\r\nF_29 ( L_8 , 1 , V_51 , V_26 , V_52 , 0 ) ;\r\nF_29 ( L_8 , 2 , V_53 , V_26 , V_54 , 0 ) ;\r\nF_30 () ;\r\nif ( V_23 == 1 ) {\r\nstrncpy ( V_55 . V_33 , L_9 ,\r\nstrlen ( V_55 . V_33 ) ) ;\r\nV_55 . V_34 = & V_56 ;\r\n}\r\nF_31 ( L_10 , V_57 , V_58 , & V_55 ) ;\r\nF_32 ( F_38 ( V_59 ) ) ;\r\nF_32 ( F_38 ( V_60 ) ) ;\r\nF_33 ( L_6 , 0 , V_61 ,\r\nF_16 ( V_61 ) ) ;\r\n}
