
STM32_eth.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00017914  080002a0  080002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000030e0  08017bb4  08017bb4  00018bb4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0801ac94  0801ac94  0001bc94  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0801ac9c  0801ac9c  0001bc9c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  0801aca0  0801aca0  0001bca0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         00000124  24000000  0801aca4  0001c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00007f80  24000124  0801adc8  0001c124  2**2
                  ALLOC
  8 ._user_heap_stack 00000604  240080a4  0801adc8  0001d0a4  2**0
                  ALLOC
  9 .lwip_sec     00044b83  30000000  30000000  0001d000  2**2
                  ALLOC
 10 .ARM.attributes 0000002e  00000000  00000000  0001c124  2**0
                  CONTENTS, READONLY
 11 .debug_info   000363b5  00000000  00000000  0001c152  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_abbrev 00008182  00000000  00000000  00052507  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_aranges 00002718  00000000  00000000  0005a690  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_rnglists 00001eb0  00000000  00000000  0005cda8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_macro  00049c7f  00000000  00000000  0005ec58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line   00042e3f  00000000  00000000  000a88d7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    0018c94e  00000000  00000000  000eb716  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .comment      00000043  00000000  00000000  00278064  2**0
                  CONTENTS, READONLY
 19 .debug_frame  0000ac78  00000000  00000000  002780a8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_line_str 00000050  00000000  00000000  00282d20  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	@ (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	@ (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	@ (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	24000124 	.word	0x24000124
 80002bc:	00000000 	.word	0x00000000
 80002c0:	08017b9c 	.word	0x08017b9c

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	@ (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	@ (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	@ (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	24000128 	.word	0x24000128
 80002dc:	08017b9c 	.word	0x08017b9c

080002e0 <memchr>:
 80002e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002e4:	2a10      	cmp	r2, #16
 80002e6:	db2b      	blt.n	8000340 <memchr+0x60>
 80002e8:	f010 0f07 	tst.w	r0, #7
 80002ec:	d008      	beq.n	8000300 <memchr+0x20>
 80002ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002f2:	3a01      	subs	r2, #1
 80002f4:	428b      	cmp	r3, r1
 80002f6:	d02d      	beq.n	8000354 <memchr+0x74>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	b342      	cbz	r2, 8000350 <memchr+0x70>
 80002fe:	d1f6      	bne.n	80002ee <memchr+0xe>
 8000300:	b4f0      	push	{r4, r5, r6, r7}
 8000302:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000306:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800030a:	f022 0407 	bic.w	r4, r2, #7
 800030e:	f07f 0700 	mvns.w	r7, #0
 8000312:	2300      	movs	r3, #0
 8000314:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000318:	3c08      	subs	r4, #8
 800031a:	ea85 0501 	eor.w	r5, r5, r1
 800031e:	ea86 0601 	eor.w	r6, r6, r1
 8000322:	fa85 f547 	uadd8	r5, r5, r7
 8000326:	faa3 f587 	sel	r5, r3, r7
 800032a:	fa86 f647 	uadd8	r6, r6, r7
 800032e:	faa5 f687 	sel	r6, r5, r7
 8000332:	b98e      	cbnz	r6, 8000358 <memchr+0x78>
 8000334:	d1ee      	bne.n	8000314 <memchr+0x34>
 8000336:	bcf0      	pop	{r4, r5, r6, r7}
 8000338:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800033c:	f002 0207 	and.w	r2, r2, #7
 8000340:	b132      	cbz	r2, 8000350 <memchr+0x70>
 8000342:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000346:	3a01      	subs	r2, #1
 8000348:	ea83 0301 	eor.w	r3, r3, r1
 800034c:	b113      	cbz	r3, 8000354 <memchr+0x74>
 800034e:	d1f8      	bne.n	8000342 <memchr+0x62>
 8000350:	2000      	movs	r0, #0
 8000352:	4770      	bx	lr
 8000354:	3801      	subs	r0, #1
 8000356:	4770      	bx	lr
 8000358:	2d00      	cmp	r5, #0
 800035a:	bf06      	itte	eq
 800035c:	4635      	moveq	r5, r6
 800035e:	3803      	subeq	r0, #3
 8000360:	3807      	subne	r0, #7
 8000362:	f015 0f01 	tst.w	r5, #1
 8000366:	d107      	bne.n	8000378 <memchr+0x98>
 8000368:	3001      	adds	r0, #1
 800036a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800036e:	bf02      	ittt	eq
 8000370:	3001      	addeq	r0, #1
 8000372:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000376:	3001      	addeq	r0, #1
 8000378:	bcf0      	pop	{r4, r5, r6, r7}
 800037a:	3801      	subs	r0, #1
 800037c:	4770      	bx	lr
 800037e:	bf00      	nop

08000380 <reset_phy>:
#include "lwip/udp.h"
#include "lwip/pbuf.h"
#include "lwip/ip_addr.h"

void reset_phy(void)
{
 8000380:	b580      	push	{r7, lr}
 8000382:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(ETH_RST_GPIO_Port, ETH_RST_Pin, GPIO_PIN_RESET);
 8000384:	2200      	movs	r2, #0
 8000386:	2101      	movs	r1, #1
 8000388:	4807      	ldr	r0, [pc, #28]	@ (80003a8 <reset_phy+0x28>)
 800038a:	f003 f85f 	bl	800344c <HAL_GPIO_WritePin>
  osDelay(55);
 800038e:	2037      	movs	r0, #55	@ 0x37
 8000390:	f007 fad4 	bl	800793c <osDelay>
  HAL_GPIO_WritePin(ETH_RST_GPIO_Port, ETH_RST_Pin, GPIO_PIN_SET);
 8000394:	2201      	movs	r2, #1
 8000396:	2101      	movs	r1, #1
 8000398:	4803      	ldr	r0, [pc, #12]	@ (80003a8 <reset_phy+0x28>)
 800039a:	f003 f857 	bl	800344c <HAL_GPIO_WritePin>
  osDelay(55);
 800039e:	2037      	movs	r0, #55	@ 0x37
 80003a0:	f007 facc 	bl	800793c <osDelay>
}
 80003a4:	bf00      	nop
 80003a6:	bd80      	pop	{r7, pc}
 80003a8:	58020800 	.word	0x58020800

080003ac <board_get_timestamp>:
#include "board.h"
#include "main.h"

extern RTC_HandleTypeDef hrtc;
char* board_get_timestamp(char* buffer, size_t buffer_size)
{
 80003ac:	b590      	push	{r4, r7, lr}
 80003ae:	b091      	sub	sp, #68	@ 0x44
 80003b0:	af06      	add	r7, sp, #24
 80003b2:	6078      	str	r0, [r7, #4]
 80003b4:	6039      	str	r1, [r7, #0]
    /* Needs "YYYY-MM-DD HH:MM:SS" => 19 chars + null */
    if (buffer_size < 20) {
 80003b6:	683b      	ldr	r3, [r7, #0]
 80003b8:	2b13      	cmp	r3, #19
 80003ba:	d807      	bhi.n	80003cc <board_get_timestamp+0x20>
        if (buffer_size > 0) buffer[0] = '\0';
 80003bc:	683b      	ldr	r3, [r7, #0]
 80003be:	2b00      	cmp	r3, #0
 80003c0:	d002      	beq.n	80003c8 <board_get_timestamp+0x1c>
 80003c2:	687b      	ldr	r3, [r7, #4]
 80003c4:	2200      	movs	r2, #0
 80003c6:	701a      	strb	r2, [r3, #0]
        return buffer;
 80003c8:	687b      	ldr	r3, [r7, #4]
 80003ca:	e037      	b.n	800043c <board_get_timestamp+0x90>
    }

    RTC_TimeTypeDef sTime = {0};
 80003cc:	f107 0310 	add.w	r3, r7, #16
 80003d0:	2200      	movs	r2, #0
 80003d2:	601a      	str	r2, [r3, #0]
 80003d4:	605a      	str	r2, [r3, #4]
 80003d6:	609a      	str	r2, [r3, #8]
 80003d8:	60da      	str	r2, [r3, #12]
 80003da:	611a      	str	r2, [r3, #16]
    RTC_DateTypeDef sDate = {0};
 80003dc:	2300      	movs	r3, #0
 80003de:	60fb      	str	r3, [r7, #12]

    if (HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK ||
 80003e0:	f107 0310 	add.w	r3, r7, #16
 80003e4:	2200      	movs	r2, #0
 80003e6:	4619      	mov	r1, r3
 80003e8:	4816      	ldr	r0, [pc, #88]	@ (8000444 <board_get_timestamp+0x98>)
 80003ea:	f005 fddd 	bl	8005fa8 <HAL_RTC_GetTime>
 80003ee:	4603      	mov	r3, r0
 80003f0:	2b00      	cmp	r3, #0
 80003f2:	d109      	bne.n	8000408 <board_get_timestamp+0x5c>
        HAL_RTC_GetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK) {
 80003f4:	f107 030c 	add.w	r3, r7, #12
 80003f8:	2200      	movs	r2, #0
 80003fa:	4619      	mov	r1, r3
 80003fc:	4811      	ldr	r0, [pc, #68]	@ (8000444 <board_get_timestamp+0x98>)
 80003fe:	f005 feb7 	bl	8006170 <HAL_RTC_GetDate>
 8000402:	4603      	mov	r3, r0
    if (HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK ||
 8000404:	2b00      	cmp	r3, #0
 8000406:	d004      	beq.n	8000412 <board_get_timestamp+0x66>
        buffer[0] = '\0';
 8000408:	687b      	ldr	r3, [r7, #4]
 800040a:	2200      	movs	r2, #0
 800040c:	701a      	strb	r2, [r3, #0]
        return buffer;
 800040e:	687b      	ldr	r3, [r7, #4]
 8000410:	e014      	b.n	800043c <board_get_timestamp+0x90>
    }

    uint32_t year = 2000U + (uint32_t)sDate.Year;
 8000412:	7bfb      	ldrb	r3, [r7, #15]
 8000414:	f503 63fa 	add.w	r3, r3, #2000	@ 0x7d0
 8000418:	627b      	str	r3, [r7, #36]	@ 0x24
    snprintf(buffer, buffer_size, "%04lu-%02lu-%02lu %02lu:%02lu:%02lu",
             (unsigned long)year,
             (unsigned long)sDate.Month,
 800041a:	7b7b      	ldrb	r3, [r7, #13]
             (unsigned long)sDate.Date,
 800041c:	7bba      	ldrb	r2, [r7, #14]
             (unsigned long)sTime.Hours,
 800041e:	7c39      	ldrb	r1, [r7, #16]
             (unsigned long)sTime.Minutes,
 8000420:	7c78      	ldrb	r0, [r7, #17]
             (unsigned long)sTime.Seconds);
 8000422:	7cbc      	ldrb	r4, [r7, #18]
    snprintf(buffer, buffer_size, "%04lu-%02lu-%02lu %02lu:%02lu:%02lu",
 8000424:	9404      	str	r4, [sp, #16]
 8000426:	9003      	str	r0, [sp, #12]
 8000428:	9102      	str	r1, [sp, #8]
 800042a:	9201      	str	r2, [sp, #4]
 800042c:	9300      	str	r3, [sp, #0]
 800042e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000430:	4a05      	ldr	r2, [pc, #20]	@ (8000448 <board_get_timestamp+0x9c>)
 8000432:	6839      	ldr	r1, [r7, #0]
 8000434:	6878      	ldr	r0, [r7, #4]
 8000436:	f016 faa1 	bl	801697c <sniprintf>
    return buffer;
 800043a:	687b      	ldr	r3, [r7, #4]
}
 800043c:	4618      	mov	r0, r3
 800043e:	372c      	adds	r7, #44	@ 0x2c
 8000440:	46bd      	mov	sp, r7
 8000442:	bd90      	pop	{r4, r7, pc}
 8000444:	2400018c 	.word	0x2400018c
 8000448:	08017bb4 	.word	0x08017bb4

0800044c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800044c:	b580      	push	{r7, lr}
 800044e:	b084      	sub	sp, #16
 8000450:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 8000452:	f000 fa3d 	bl	80008d0 <MPU_Config>
  \details Turns on I-Cache
  */
__STATIC_FORCEINLINE void SCB_EnableICache (void)
{
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 8000456:	4b3d      	ldr	r3, [pc, #244]	@ (800054c <main+0x100>)
 8000458:	695b      	ldr	r3, [r3, #20]
 800045a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800045e:	2b00      	cmp	r3, #0
 8000460:	d11b      	bne.n	800049a <main+0x4e>
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8000462:	f3bf 8f4f 	dsb	sy
}
 8000466:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000468:	f3bf 8f6f 	isb	sy
}
 800046c:	bf00      	nop

    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 800046e:	4b37      	ldr	r3, [pc, #220]	@ (800054c <main+0x100>)
 8000470:	2200      	movs	r2, #0
 8000472:	f8c3 2250 	str.w	r2, [r3, #592]	@ 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 8000476:	f3bf 8f4f 	dsb	sy
}
 800047a:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800047c:	f3bf 8f6f 	isb	sy
}
 8000480:	bf00      	nop
    __DSB();
    __ISB();
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 8000482:	4b32      	ldr	r3, [pc, #200]	@ (800054c <main+0x100>)
 8000484:	695b      	ldr	r3, [r3, #20]
 8000486:	4a31      	ldr	r2, [pc, #196]	@ (800054c <main+0x100>)
 8000488:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800048c:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 800048e:	f3bf 8f4f 	dsb	sy
}
 8000492:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000494:	f3bf 8f6f 	isb	sy
}
 8000498:	e000      	b.n	800049c <main+0x50>
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 800049a:	bf00      	nop
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 800049c:	4b2b      	ldr	r3, [pc, #172]	@ (800054c <main+0x100>)
 800049e:	695b      	ldr	r3, [r3, #20]
 80004a0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80004a4:	2b00      	cmp	r3, #0
 80004a6:	d138      	bne.n	800051a <main+0xce>

    SCB->CSSELR = 0U;                       /* select Level 1 data cache */
 80004a8:	4b28      	ldr	r3, [pc, #160]	@ (800054c <main+0x100>)
 80004aa:	2200      	movs	r2, #0
 80004ac:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 80004b0:	f3bf 8f4f 	dsb	sy
}
 80004b4:	bf00      	nop
    __DSB();

    ccsidr = SCB->CCSIDR;
 80004b6:	4b25      	ldr	r3, [pc, #148]	@ (800054c <main+0x100>)
 80004b8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80004bc:	60fb      	str	r3, [r7, #12]

                                            /* invalidate D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 80004be:	68fb      	ldr	r3, [r7, #12]
 80004c0:	0b5b      	lsrs	r3, r3, #13
 80004c2:	f3c3 030e 	ubfx	r3, r3, #0, #15
 80004c6:	60bb      	str	r3, [r7, #8]
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 80004c8:	68fb      	ldr	r3, [r7, #12]
 80004ca:	08db      	lsrs	r3, r3, #3
 80004cc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80004d0:	607b      	str	r3, [r7, #4]
      do {
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 80004d2:	68bb      	ldr	r3, [r7, #8]
 80004d4:	015a      	lsls	r2, r3, #5
 80004d6:	f643 73e0 	movw	r3, #16352	@ 0x3fe0
 80004da:	4013      	ands	r3, r2
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
 80004dc:	687a      	ldr	r2, [r7, #4]
 80004de:	0792      	lsls	r2, r2, #30
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 80004e0:	491a      	ldr	r1, [pc, #104]	@ (800054c <main+0x100>)
 80004e2:	4313      	orrs	r3, r2
 80004e4:	f8c1 3260 	str.w	r3, [r1, #608]	@ 0x260
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
 80004e8:	687b      	ldr	r3, [r7, #4]
 80004ea:	1e5a      	subs	r2, r3, #1
 80004ec:	607a      	str	r2, [r7, #4]
 80004ee:	2b00      	cmp	r3, #0
 80004f0:	d1ef      	bne.n	80004d2 <main+0x86>
    } while(sets-- != 0U);
 80004f2:	68bb      	ldr	r3, [r7, #8]
 80004f4:	1e5a      	subs	r2, r3, #1
 80004f6:	60ba      	str	r2, [r7, #8]
 80004f8:	2b00      	cmp	r3, #0
 80004fa:	d1e5      	bne.n	80004c8 <main+0x7c>
  __ASM volatile ("dsb 0xF":::"memory");
 80004fc:	f3bf 8f4f 	dsb	sy
}
 8000500:	bf00      	nop
    __DSB();

    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 8000502:	4b12      	ldr	r3, [pc, #72]	@ (800054c <main+0x100>)
 8000504:	695b      	ldr	r3, [r3, #20]
 8000506:	4a11      	ldr	r2, [pc, #68]	@ (800054c <main+0x100>)
 8000508:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800050c:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 800050e:	f3bf 8f4f 	dsb	sy
}
 8000512:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000514:	f3bf 8f6f 	isb	sy
}
 8000518:	e000      	b.n	800051c <main+0xd0>
    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 800051a:	bf00      	nop
  SCB_EnableDCache();

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800051c:	f000 feaa 	bl	8001274 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000520:	f000 f81c 	bl	800055c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000524:	f000 f920 	bl	8000768 <MX_GPIO_Init>
  MX_QUADSPI_Init();
 8000528:	f000 f896 	bl	8000658 <MX_QUADSPI_Init>
  MX_RTC_Init();
 800052c:	f000 f8c0 	bl	80006b0 <MX_RTC_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8000530:	f007 f908 	bl	8007744 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8000534:	4a06      	ldr	r2, [pc, #24]	@ (8000550 <main+0x104>)
 8000536:	2100      	movs	r1, #0
 8000538:	4806      	ldr	r0, [pc, #24]	@ (8000554 <main+0x108>)
 800053a:	f007 f962 	bl	8007802 <osThreadNew>
 800053e:	4603      	mov	r3, r0
 8000540:	4a05      	ldr	r2, [pc, #20]	@ (8000558 <main+0x10c>)
 8000542:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8000544:	f007 f922 	bl	800778c <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000548:	bf00      	nop
 800054a:	e7fd      	b.n	8000548 <main+0xfc>
 800054c:	e000ed00 	.word	0xe000ed00
 8000550:	0801a950 	.word	0x0801a950
 8000554:	08000899 	.word	0x08000899
 8000558:	240001b0 	.word	0x240001b0

0800055c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800055c:	b580      	push	{r7, lr}
 800055e:	b09c      	sub	sp, #112	@ 0x70
 8000560:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000562:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000566:	224c      	movs	r2, #76	@ 0x4c
 8000568:	2100      	movs	r1, #0
 800056a:	4618      	mov	r0, r3
 800056c:	f016 fb7a 	bl	8016c64 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000570:	1d3b      	adds	r3, r7, #4
 8000572:	2220      	movs	r2, #32
 8000574:	2100      	movs	r1, #0
 8000576:	4618      	mov	r0, r3
 8000578:	f016 fb74 	bl	8016c64 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 800057c:	2002      	movs	r0, #2
 800057e:	f002 ff7f 	bl	8003480 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000582:	2300      	movs	r3, #0
 8000584:	603b      	str	r3, [r7, #0]
 8000586:	4b32      	ldr	r3, [pc, #200]	@ (8000650 <SystemClock_Config+0xf4>)
 8000588:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800058a:	4a31      	ldr	r2, [pc, #196]	@ (8000650 <SystemClock_Config+0xf4>)
 800058c:	f023 0301 	bic.w	r3, r3, #1
 8000590:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8000592:	4b2f      	ldr	r3, [pc, #188]	@ (8000650 <SystemClock_Config+0xf4>)
 8000594:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000596:	f003 0301 	and.w	r3, r3, #1
 800059a:	603b      	str	r3, [r7, #0]
 800059c:	4b2d      	ldr	r3, [pc, #180]	@ (8000654 <SystemClock_Config+0xf8>)
 800059e:	699b      	ldr	r3, [r3, #24]
 80005a0:	4a2c      	ldr	r2, [pc, #176]	@ (8000654 <SystemClock_Config+0xf8>)
 80005a2:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80005a6:	6193      	str	r3, [r2, #24]
 80005a8:	4b2a      	ldr	r3, [pc, #168]	@ (8000654 <SystemClock_Config+0xf8>)
 80005aa:	699b      	ldr	r3, [r3, #24]
 80005ac:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80005b0:	603b      	str	r3, [r7, #0]
 80005b2:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 80005b4:	bf00      	nop
 80005b6:	4b27      	ldr	r3, [pc, #156]	@ (8000654 <SystemClock_Config+0xf8>)
 80005b8:	699b      	ldr	r3, [r3, #24]
 80005ba:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80005be:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80005c2:	d1f8      	bne.n	80005b6 <SystemClock_Config+0x5a>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 80005c4:	230a      	movs	r3, #10
 80005c6:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 80005c8:	2301      	movs	r3, #1
 80005ca:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80005cc:	2340      	movs	r3, #64	@ 0x40
 80005ce:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 80005d0:	2301      	movs	r3, #1
 80005d2:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80005d4:	2302      	movs	r3, #2
 80005d6:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80005d8:	2300      	movs	r3, #0
 80005da:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 32;
 80005dc:	2320      	movs	r3, #32
 80005de:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 400;
 80005e0:	f44f 73c8 	mov.w	r3, #400	@ 0x190
 80005e4:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 80005e6:	2302      	movs	r3, #2
 80005e8:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80005ea:	2302      	movs	r3, #2
 80005ec:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 80005ee:	2302      	movs	r3, #2
 80005f0:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_1;
 80005f2:	2304      	movs	r3, #4
 80005f4:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 80005f6:	2300      	movs	r3, #0
 80005f8:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 80005fa:	2300      	movs	r3, #0
 80005fc:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80005fe:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000602:	4618      	mov	r0, r3
 8000604:	f003 f830 	bl	8003668 <HAL_RCC_OscConfig>
 8000608:	4603      	mov	r3, r0
 800060a:	2b00      	cmp	r3, #0
 800060c:	d001      	beq.n	8000612 <SystemClock_Config+0xb6>
  {
    Error_Handler();
 800060e:	f000 f9d5 	bl	80009bc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000612:	233f      	movs	r3, #63	@ 0x3f
 8000614:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000616:	2303      	movs	r3, #3
 8000618:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 800061a:	2300      	movs	r3, #0
 800061c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 800061e:	2308      	movs	r3, #8
 8000620:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8000622:	2340      	movs	r3, #64	@ 0x40
 8000624:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8000626:	2340      	movs	r3, #64	@ 0x40
 8000628:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 800062a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800062e:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8000630:	2340      	movs	r3, #64	@ 0x40
 8000632:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000634:	1d3b      	adds	r3, r7, #4
 8000636:	2102      	movs	r1, #2
 8000638:	4618      	mov	r0, r3
 800063a:	f003 fc6f 	bl	8003f1c <HAL_RCC_ClockConfig>
 800063e:	4603      	mov	r3, r0
 8000640:	2b00      	cmp	r3, #0
 8000642:	d001      	beq.n	8000648 <SystemClock_Config+0xec>
  {
    Error_Handler();
 8000644:	f000 f9ba 	bl	80009bc <Error_Handler>
  }
}
 8000648:	bf00      	nop
 800064a:	3770      	adds	r7, #112	@ 0x70
 800064c:	46bd      	mov	sp, r7
 800064e:	bd80      	pop	{r7, pc}
 8000650:	58000400 	.word	0x58000400
 8000654:	58024800 	.word	0x58024800

08000658 <MX_QUADSPI_Init>:
  * @brief QUADSPI Initialization Function
  * @param None
  * @retval None
  */
static void MX_QUADSPI_Init(void)
{
 8000658:	b580      	push	{r7, lr}
 800065a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN QUADSPI_Init 1 */

  /* USER CODE END QUADSPI_Init 1 */
  /* QUADSPI parameter configuration*/
  hqspi.Instance = QUADSPI;
 800065c:	4b12      	ldr	r3, [pc, #72]	@ (80006a8 <MX_QUADSPI_Init+0x50>)
 800065e:	4a13      	ldr	r2, [pc, #76]	@ (80006ac <MX_QUADSPI_Init+0x54>)
 8000660:	601a      	str	r2, [r3, #0]
  hqspi.Init.ClockPrescaler = 2;
 8000662:	4b11      	ldr	r3, [pc, #68]	@ (80006a8 <MX_QUADSPI_Init+0x50>)
 8000664:	2202      	movs	r2, #2
 8000666:	605a      	str	r2, [r3, #4]
  hqspi.Init.FifoThreshold = 32;
 8000668:	4b0f      	ldr	r3, [pc, #60]	@ (80006a8 <MX_QUADSPI_Init+0x50>)
 800066a:	2220      	movs	r2, #32
 800066c:	609a      	str	r2, [r3, #8]
  hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_HALFCYCLE;
 800066e:	4b0e      	ldr	r3, [pc, #56]	@ (80006a8 <MX_QUADSPI_Init+0x50>)
 8000670:	2210      	movs	r2, #16
 8000672:	60da      	str	r2, [r3, #12]
  hqspi.Init.FlashSize = 24;
 8000674:	4b0c      	ldr	r3, [pc, #48]	@ (80006a8 <MX_QUADSPI_Init+0x50>)
 8000676:	2218      	movs	r2, #24
 8000678:	611a      	str	r2, [r3, #16]
  hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_2_CYCLE;
 800067a:	4b0b      	ldr	r3, [pc, #44]	@ (80006a8 <MX_QUADSPI_Init+0x50>)
 800067c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000680:	615a      	str	r2, [r3, #20]
  hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 8000682:	4b09      	ldr	r3, [pc, #36]	@ (80006a8 <MX_QUADSPI_Init+0x50>)
 8000684:	2200      	movs	r2, #0
 8000686:	619a      	str	r2, [r3, #24]
  hqspi.Init.FlashID = QSPI_FLASH_ID_1;
 8000688:	4b07      	ldr	r3, [pc, #28]	@ (80006a8 <MX_QUADSPI_Init+0x50>)
 800068a:	2200      	movs	r2, #0
 800068c:	61da      	str	r2, [r3, #28]
  hqspi.Init.DualFlash = QSPI_DUALFLASH_DISABLE;
 800068e:	4b06      	ldr	r3, [pc, #24]	@ (80006a8 <MX_QUADSPI_Init+0x50>)
 8000690:	2200      	movs	r2, #0
 8000692:	621a      	str	r2, [r3, #32]
  if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 8000694:	4804      	ldr	r0, [pc, #16]	@ (80006a8 <MX_QUADSPI_Init+0x50>)
 8000696:	f002 ff2d 	bl	80034f4 <HAL_QSPI_Init>
 800069a:	4603      	mov	r3, r0
 800069c:	2b00      	cmp	r3, #0
 800069e:	d001      	beq.n	80006a4 <MX_QUADSPI_Init+0x4c>
  {
    Error_Handler();
 80006a0:	f000 f98c 	bl	80009bc <Error_Handler>
  }
  /* USER CODE BEGIN QUADSPI_Init 2 */

  /* USER CODE END QUADSPI_Init 2 */

}
 80006a4:	bf00      	nop
 80006a6:	bd80      	pop	{r7, pc}
 80006a8:	24000140 	.word	0x24000140
 80006ac:	52005000 	.word	0x52005000

080006b0 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 80006b0:	b580      	push	{r7, lr}
 80006b2:	b086      	sub	sp, #24
 80006b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 80006b6:	1d3b      	adds	r3, r7, #4
 80006b8:	2200      	movs	r2, #0
 80006ba:	601a      	str	r2, [r3, #0]
 80006bc:	605a      	str	r2, [r3, #4]
 80006be:	609a      	str	r2, [r3, #8]
 80006c0:	60da      	str	r2, [r3, #12]
 80006c2:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 80006c4:	2300      	movs	r3, #0
 80006c6:	603b      	str	r3, [r7, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 80006c8:	4b25      	ldr	r3, [pc, #148]	@ (8000760 <MX_RTC_Init+0xb0>)
 80006ca:	4a26      	ldr	r2, [pc, #152]	@ (8000764 <MX_RTC_Init+0xb4>)
 80006cc:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 80006ce:	4b24      	ldr	r3, [pc, #144]	@ (8000760 <MX_RTC_Init+0xb0>)
 80006d0:	2200      	movs	r2, #0
 80006d2:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 80006d4:	4b22      	ldr	r3, [pc, #136]	@ (8000760 <MX_RTC_Init+0xb0>)
 80006d6:	227f      	movs	r2, #127	@ 0x7f
 80006d8:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 80006da:	4b21      	ldr	r3, [pc, #132]	@ (8000760 <MX_RTC_Init+0xb0>)
 80006dc:	22ff      	movs	r2, #255	@ 0xff
 80006de:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 80006e0:	4b1f      	ldr	r3, [pc, #124]	@ (8000760 <MX_RTC_Init+0xb0>)
 80006e2:	2200      	movs	r2, #0
 80006e4:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 80006e6:	4b1e      	ldr	r3, [pc, #120]	@ (8000760 <MX_RTC_Init+0xb0>)
 80006e8:	2200      	movs	r2, #0
 80006ea:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 80006ec:	4b1c      	ldr	r3, [pc, #112]	@ (8000760 <MX_RTC_Init+0xb0>)
 80006ee:	2200      	movs	r2, #0
 80006f0:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 80006f2:	4b1b      	ldr	r3, [pc, #108]	@ (8000760 <MX_RTC_Init+0xb0>)
 80006f4:	2200      	movs	r2, #0
 80006f6:	615a      	str	r2, [r3, #20]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80006f8:	4819      	ldr	r0, [pc, #100]	@ (8000760 <MX_RTC_Init+0xb0>)
 80006fa:	f005 fb35 	bl	8005d68 <HAL_RTC_Init>
 80006fe:	4603      	mov	r3, r0
 8000700:	2b00      	cmp	r3, #0
 8000702:	d001      	beq.n	8000708 <MX_RTC_Init+0x58>
  {
    Error_Handler();
 8000704:	f000 f95a 	bl	80009bc <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 8000708:	2300      	movs	r3, #0
 800070a:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x0;
 800070c:	2300      	movs	r3, #0
 800070e:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x0;
 8000710:	2300      	movs	r3, #0
 8000712:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8000714:	2300      	movs	r3, #0
 8000716:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8000718:	2300      	movs	r3, #0
 800071a:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 800071c:	1d3b      	adds	r3, r7, #4
 800071e:	2201      	movs	r2, #1
 8000720:	4619      	mov	r1, r3
 8000722:	480f      	ldr	r0, [pc, #60]	@ (8000760 <MX_RTC_Init+0xb0>)
 8000724:	f005 fba2 	bl	8005e6c <HAL_RTC_SetTime>
 8000728:	4603      	mov	r3, r0
 800072a:	2b00      	cmp	r3, #0
 800072c:	d001      	beq.n	8000732 <MX_RTC_Init+0x82>
  {
    Error_Handler();
 800072e:	f000 f945 	bl	80009bc <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8000732:	2301      	movs	r3, #1
 8000734:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 8000736:	2301      	movs	r3, #1
 8000738:	707b      	strb	r3, [r7, #1]
  sDate.Date = 0x1;
 800073a:	2301      	movs	r3, #1
 800073c:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0x0;
 800073e:	2300      	movs	r3, #0
 8000740:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8000742:	463b      	mov	r3, r7
 8000744:	2201      	movs	r2, #1
 8000746:	4619      	mov	r1, r3
 8000748:	4805      	ldr	r0, [pc, #20]	@ (8000760 <MX_RTC_Init+0xb0>)
 800074a:	f005 fc89 	bl	8006060 <HAL_RTC_SetDate>
 800074e:	4603      	mov	r3, r0
 8000750:	2b00      	cmp	r3, #0
 8000752:	d001      	beq.n	8000758 <MX_RTC_Init+0xa8>
  {
    Error_Handler();
 8000754:	f000 f932 	bl	80009bc <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8000758:	bf00      	nop
 800075a:	3718      	adds	r7, #24
 800075c:	46bd      	mov	sp, r7
 800075e:	bd80      	pop	{r7, pc}
 8000760:	2400018c 	.word	0x2400018c
 8000764:	58004000 	.word	0x58004000

08000768 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000768:	b580      	push	{r7, lr}
 800076a:	b08c      	sub	sp, #48	@ 0x30
 800076c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800076e:	f107 031c 	add.w	r3, r7, #28
 8000772:	2200      	movs	r2, #0
 8000774:	601a      	str	r2, [r3, #0]
 8000776:	605a      	str	r2, [r3, #4]
 8000778:	609a      	str	r2, [r3, #8]
 800077a:	60da      	str	r2, [r3, #12]
 800077c:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800077e:	4b43      	ldr	r3, [pc, #268]	@ (800088c <MX_GPIO_Init+0x124>)
 8000780:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000784:	4a41      	ldr	r2, [pc, #260]	@ (800088c <MX_GPIO_Init+0x124>)
 8000786:	f043 0310 	orr.w	r3, r3, #16
 800078a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800078e:	4b3f      	ldr	r3, [pc, #252]	@ (800088c <MX_GPIO_Init+0x124>)
 8000790:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000794:	f003 0310 	and.w	r3, r3, #16
 8000798:	61bb      	str	r3, [r7, #24]
 800079a:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800079c:	4b3b      	ldr	r3, [pc, #236]	@ (800088c <MX_GPIO_Init+0x124>)
 800079e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80007a2:	4a3a      	ldr	r2, [pc, #232]	@ (800088c <MX_GPIO_Init+0x124>)
 80007a4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80007a8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80007ac:	4b37      	ldr	r3, [pc, #220]	@ (800088c <MX_GPIO_Init+0x124>)
 80007ae:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80007b2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80007b6:	617b      	str	r3, [r7, #20]
 80007b8:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80007ba:	4b34      	ldr	r3, [pc, #208]	@ (800088c <MX_GPIO_Init+0x124>)
 80007bc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80007c0:	4a32      	ldr	r2, [pc, #200]	@ (800088c <MX_GPIO_Init+0x124>)
 80007c2:	f043 0304 	orr.w	r3, r3, #4
 80007c6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80007ca:	4b30      	ldr	r3, [pc, #192]	@ (800088c <MX_GPIO_Init+0x124>)
 80007cc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80007d0:	f003 0304 	and.w	r3, r3, #4
 80007d4:	613b      	str	r3, [r7, #16]
 80007d6:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80007d8:	4b2c      	ldr	r3, [pc, #176]	@ (800088c <MX_GPIO_Init+0x124>)
 80007da:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80007de:	4a2b      	ldr	r2, [pc, #172]	@ (800088c <MX_GPIO_Init+0x124>)
 80007e0:	f043 0301 	orr.w	r3, r3, #1
 80007e4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80007e8:	4b28      	ldr	r3, [pc, #160]	@ (800088c <MX_GPIO_Init+0x124>)
 80007ea:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80007ee:	f003 0301 	and.w	r3, r3, #1
 80007f2:	60fb      	str	r3, [r7, #12]
 80007f4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80007f6:	4b25      	ldr	r3, [pc, #148]	@ (800088c <MX_GPIO_Init+0x124>)
 80007f8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80007fc:	4a23      	ldr	r2, [pc, #140]	@ (800088c <MX_GPIO_Init+0x124>)
 80007fe:	f043 0302 	orr.w	r3, r3, #2
 8000802:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000806:	4b21      	ldr	r3, [pc, #132]	@ (800088c <MX_GPIO_Init+0x124>)
 8000808:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800080c:	f003 0302 	and.w	r3, r3, #2
 8000810:	60bb      	str	r3, [r7, #8]
 8000812:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000814:	4b1d      	ldr	r3, [pc, #116]	@ (800088c <MX_GPIO_Init+0x124>)
 8000816:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800081a:	4a1c      	ldr	r2, [pc, #112]	@ (800088c <MX_GPIO_Init+0x124>)
 800081c:	f043 0308 	orr.w	r3, r3, #8
 8000820:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000824:	4b19      	ldr	r3, [pc, #100]	@ (800088c <MX_GPIO_Init+0x124>)
 8000826:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800082a:	f003 0308 	and.w	r3, r3, #8
 800082e:	607b      	str	r3, [r7, #4]
 8000830:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ETH_RST_GPIO_Port, ETH_RST_Pin, GPIO_PIN_RESET);
 8000832:	2200      	movs	r2, #0
 8000834:	2101      	movs	r1, #1
 8000836:	4816      	ldr	r0, [pc, #88]	@ (8000890 <MX_GPIO_Init+0x128>)
 8000838:	f002 fe08 	bl	800344c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET);
 800083c:	2200      	movs	r2, #0
 800083e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000842:	4814      	ldr	r0, [pc, #80]	@ (8000894 <MX_GPIO_Init+0x12c>)
 8000844:	f002 fe02 	bl	800344c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : ETH_RST_Pin */
  GPIO_InitStruct.Pin = ETH_RST_Pin;
 8000848:	2301      	movs	r3, #1
 800084a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800084c:	2301      	movs	r3, #1
 800084e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000850:	2300      	movs	r3, #0
 8000852:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000854:	2302      	movs	r3, #2
 8000856:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(ETH_RST_GPIO_Port, &GPIO_InitStruct);
 8000858:	f107 031c 	add.w	r3, r7, #28
 800085c:	4619      	mov	r1, r3
 800085e:	480c      	ldr	r0, [pc, #48]	@ (8000890 <MX_GPIO_Init+0x128>)
 8000860:	f002 fc44 	bl	80030ec <HAL_GPIO_Init>

  /*Configure GPIO pin : LED1_Pin */
  GPIO_InitStruct.Pin = LED1_Pin;
 8000864:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000868:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800086a:	2301      	movs	r3, #1
 800086c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800086e:	2300      	movs	r3, #0
 8000870:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000872:	2300      	movs	r3, #0
 8000874:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(LED1_GPIO_Port, &GPIO_InitStruct);
 8000876:	f107 031c 	add.w	r3, r7, #28
 800087a:	4619      	mov	r1, r3
 800087c:	4805      	ldr	r0, [pc, #20]	@ (8000894 <MX_GPIO_Init+0x12c>)
 800087e:	f002 fc35 	bl	80030ec <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000882:	bf00      	nop
 8000884:	3730      	adds	r7, #48	@ 0x30
 8000886:	46bd      	mov	sp, r7
 8000888:	bd80      	pop	{r7, pc}
 800088a:	bf00      	nop
 800088c:	58024400 	.word	0x58024400
 8000890:	58020800 	.word	0x58020800
 8000894:	58021000 	.word	0x58021000

08000898 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8000898:	b580      	push	{r7, lr}
 800089a:	b082      	sub	sp, #8
 800089c:	af00      	add	r7, sp, #0
 800089e:	6078      	str	r0, [r7, #4]
  /* init code for LWIP */
  MX_LWIP_Init();
 80008a0:	f006 f85c 	bl	800695c <MX_LWIP_Init>
  /* USER CODE BEGIN 5 */
  init_logger(SYSLOG_SERVER_IP, SYSLOG_SERVER_PORT);
 80008a4:	f240 2102 	movw	r1, #514	@ 0x202
 80008a8:	4806      	ldr	r0, [pc, #24]	@ (80008c4 <StartDefaultTask+0x2c>)
 80008aa:	f015 fc75 	bl	8016198 <init_logger>
//   lwiperf_start_tcp_client_default(&remote_addr, NULL, NULL);
//   UNLOCK_TCPIP_CORE();
  /* Infinite loop */
  for(;;)
  {
    LOG_INFO("LOGGER","syslog test: single thread 1000hz 101\r\n");
 80008ae:	4a06      	ldr	r2, [pc, #24]	@ (80008c8 <StartDefaultTask+0x30>)
 80008b0:	4906      	ldr	r1, [pc, #24]	@ (80008cc <StartDefaultTask+0x34>)
 80008b2:	2003      	movs	r0, #3
 80008b4:	f015 fe92 	bl	80165dc <logger_printf>
    osDelay(1000);
 80008b8:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80008bc:	f007 f83e 	bl	800793c <osDelay>
  {
 80008c0:	bf00      	nop
 80008c2:	e7f4      	b.n	80008ae <StartDefaultTask+0x16>
 80008c4:	08017be4 	.word	0x08017be4
 80008c8:	08017bf0 	.word	0x08017bf0
 80008cc:	08017c18 	.word	0x08017c18

080008d0 <MPU_Config>:
}

 /* MPU Configuration */

void MPU_Config(void)
{
 80008d0:	b580      	push	{r7, lr}
 80008d2:	b084      	sub	sp, #16
 80008d4:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 80008d6:	463b      	mov	r3, r7
 80008d8:	2200      	movs	r2, #0
 80008da:	601a      	str	r2, [r3, #0]
 80008dc:	605a      	str	r2, [r3, #4]
 80008de:	609a      	str	r2, [r3, #8]
 80008e0:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 80008e2:	f000 fe23 	bl	800152c <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 80008e6:	2301      	movs	r3, #1
 80008e8:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 80008ea:	2300      	movs	r3, #0
 80008ec:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 80008ee:	2300      	movs	r3, #0
 80008f0:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 80008f2:	231f      	movs	r3, #31
 80008f4:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 80008f6:	2387      	movs	r3, #135	@ 0x87
 80008f8:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 80008fa:	2300      	movs	r3, #0
 80008fc:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 80008fe:	2300      	movs	r3, #0
 8000900:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 8000902:	2301      	movs	r3, #1
 8000904:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 8000906:	2301      	movs	r3, #1
 8000908:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 800090a:	2300      	movs	r3, #0
 800090c:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 800090e:	2300      	movs	r3, #0
 8000910:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8000912:	463b      	mov	r3, r7
 8000914:	4618      	mov	r0, r3
 8000916:	f000 fe41 	bl	800159c <HAL_MPU_ConfigRegion>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Number = MPU_REGION_NUMBER1;
 800091a:	2301      	movs	r3, #1
 800091c:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x30020000;
 800091e:	4b1c      	ldr	r3, [pc, #112]	@ (8000990 <MPU_Config+0xc0>)
 8000920:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_128KB;
 8000922:	2310      	movs	r3, #16
 8000924:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x0;
 8000926:	2300      	movs	r3, #0
 8000928:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL1;
 800092a:	2301      	movs	r3, #1
 800092c:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_FULL_ACCESS;
 800092e:	2303      	movs	r3, #3
 8000930:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.IsShareable = MPU_ACCESS_NOT_SHAREABLE;
 8000932:	2300      	movs	r3, #0
 8000934:	737b      	strb	r3, [r7, #13]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8000936:	463b      	mov	r3, r7
 8000938:	4618      	mov	r0, r3
 800093a:	f000 fe2f 	bl	800159c <HAL_MPU_ConfigRegion>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Number = MPU_REGION_NUMBER2;
 800093e:	2302      	movs	r3, #2
 8000940:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x30040000;
 8000942:	4b14      	ldr	r3, [pc, #80]	@ (8000994 <MPU_Config+0xc4>)
 8000944:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_512B;
 8000946:	2308      	movs	r3, #8
 8000948:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 800094a:	2300      	movs	r3, #0
 800094c:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 800094e:	2301      	movs	r3, #1
 8000950:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_BUFFERABLE;
 8000952:	2301      	movs	r3, #1
 8000954:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8000956:	463b      	mov	r3, r7
 8000958:	4618      	mov	r0, r3
 800095a:	f000 fe1f 	bl	800159c <HAL_MPU_ConfigRegion>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Number = MPU_REGION_NUMBER3;
 800095e:	2303      	movs	r3, #3
 8000960:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x24000000;
 8000962:	f04f 5310 	mov.w	r3, #603979776	@ 0x24000000
 8000966:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_512KB;
 8000968:	2312      	movs	r3, #18
 800096a:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_ENABLE;
 800096c:	2300      	movs	r3, #0
 800096e:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_CACHEABLE;
 8000970:	2301      	movs	r3, #1
 8000972:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8000974:	2300      	movs	r3, #0
 8000976:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8000978:	463b      	mov	r3, r7
 800097a:	4618      	mov	r0, r3
 800097c:	f000 fe0e 	bl	800159c <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8000980:	2004      	movs	r0, #4
 8000982:	f000 fdeb 	bl	800155c <HAL_MPU_Enable>

}
 8000986:	bf00      	nop
 8000988:	3710      	adds	r7, #16
 800098a:	46bd      	mov	sp, r7
 800098c:	bd80      	pop	{r7, pc}
 800098e:	bf00      	nop
 8000990:	30020000 	.word	0x30020000
 8000994:	30040000 	.word	0x30040000

08000998 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000998:	b580      	push	{r7, lr}
 800099a:	b082      	sub	sp, #8
 800099c:	af00      	add	r7, sp, #0
 800099e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 80009a0:	687b      	ldr	r3, [r7, #4]
 80009a2:	681b      	ldr	r3, [r3, #0]
 80009a4:	4a04      	ldr	r2, [pc, #16]	@ (80009b8 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80009a6:	4293      	cmp	r3, r2
 80009a8:	d101      	bne.n	80009ae <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 80009aa:	f000 fc9f 	bl	80012ec <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80009ae:	bf00      	nop
 80009b0:	3708      	adds	r7, #8
 80009b2:	46bd      	mov	sp, r7
 80009b4:	bd80      	pop	{r7, pc}
 80009b6:	bf00      	nop
 80009b8:	40001000 	.word	0x40001000

080009bc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80009bc:	b480      	push	{r7}
 80009be:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 80009c0:	b672      	cpsid	i
}
 80009c2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80009c4:	bf00      	nop
 80009c6:	e7fd      	b.n	80009c4 <Error_Handler+0x8>

080009c8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80009c8:	b580      	push	{r7, lr}
 80009ca:	b082      	sub	sp, #8
 80009cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80009ce:	4b0c      	ldr	r3, [pc, #48]	@ (8000a00 <HAL_MspInit+0x38>)
 80009d0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80009d4:	4a0a      	ldr	r2, [pc, #40]	@ (8000a00 <HAL_MspInit+0x38>)
 80009d6:	f043 0302 	orr.w	r3, r3, #2
 80009da:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 80009de:	4b08      	ldr	r3, [pc, #32]	@ (8000a00 <HAL_MspInit+0x38>)
 80009e0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80009e4:	f003 0302 	and.w	r3, r3, #2
 80009e8:	607b      	str	r3, [r7, #4]
 80009ea:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80009ec:	2200      	movs	r2, #0
 80009ee:	210f      	movs	r1, #15
 80009f0:	f06f 0001 	mvn.w	r0, #1
 80009f4:	f000 fd72 	bl	80014dc <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80009f8:	bf00      	nop
 80009fa:	3708      	adds	r7, #8
 80009fc:	46bd      	mov	sp, r7
 80009fe:	bd80      	pop	{r7, pc}
 8000a00:	58024400 	.word	0x58024400

08000a04 <HAL_QSPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hqspi: QSPI handle pointer
  * @retval None
  */
void HAL_QSPI_MspInit(QSPI_HandleTypeDef* hqspi)
{
 8000a04:	b580      	push	{r7, lr}
 8000a06:	b0bc      	sub	sp, #240	@ 0xf0
 8000a08:	af00      	add	r7, sp, #0
 8000a0a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a0c:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8000a10:	2200      	movs	r2, #0
 8000a12:	601a      	str	r2, [r3, #0]
 8000a14:	605a      	str	r2, [r3, #4]
 8000a16:	609a      	str	r2, [r3, #8]
 8000a18:	60da      	str	r2, [r3, #12]
 8000a1a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000a1c:	f107 0318 	add.w	r3, r7, #24
 8000a20:	22c0      	movs	r2, #192	@ 0xc0
 8000a22:	2100      	movs	r1, #0
 8000a24:	4618      	mov	r0, r3
 8000a26:	f016 f91d 	bl	8016c64 <memset>
  if(hqspi->Instance==QUADSPI)
 8000a2a:	687b      	ldr	r3, [r7, #4]
 8000a2c:	681b      	ldr	r3, [r3, #0]
 8000a2e:	4a4b      	ldr	r2, [pc, #300]	@ (8000b5c <HAL_QSPI_MspInit+0x158>)
 8000a30:	4293      	cmp	r3, r2
 8000a32:	f040 808f 	bne.w	8000b54 <HAL_QSPI_MspInit+0x150>

    /* USER CODE END QUADSPI_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_QSPI;
 8000a36:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8000a3a:	f04f 0300 	mov.w	r3, #0
 8000a3e:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.QspiClockSelection = RCC_QSPICLKSOURCE_D1HCLK;
 8000a42:	2300      	movs	r3, #0
 8000a44:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000a46:	f107 0318 	add.w	r3, r7, #24
 8000a4a:	4618      	mov	r0, r3
 8000a4c:	f003 fe1e 	bl	800468c <HAL_RCCEx_PeriphCLKConfig>
 8000a50:	4603      	mov	r3, r0
 8000a52:	2b00      	cmp	r3, #0
 8000a54:	d001      	beq.n	8000a5a <HAL_QSPI_MspInit+0x56>
    {
      Error_Handler();
 8000a56:	f7ff ffb1 	bl	80009bc <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_QSPI_CLK_ENABLE();
 8000a5a:	4b41      	ldr	r3, [pc, #260]	@ (8000b60 <HAL_QSPI_MspInit+0x15c>)
 8000a5c:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000a60:	4a3f      	ldr	r2, [pc, #252]	@ (8000b60 <HAL_QSPI_MspInit+0x15c>)
 8000a62:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000a66:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
 8000a6a:	4b3d      	ldr	r3, [pc, #244]	@ (8000b60 <HAL_QSPI_MspInit+0x15c>)
 8000a6c:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000a70:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000a74:	617b      	str	r3, [r7, #20]
 8000a76:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8000a78:	4b39      	ldr	r3, [pc, #228]	@ (8000b60 <HAL_QSPI_MspInit+0x15c>)
 8000a7a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a7e:	4a38      	ldr	r2, [pc, #224]	@ (8000b60 <HAL_QSPI_MspInit+0x15c>)
 8000a80:	f043 0310 	orr.w	r3, r3, #16
 8000a84:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000a88:	4b35      	ldr	r3, [pc, #212]	@ (8000b60 <HAL_QSPI_MspInit+0x15c>)
 8000a8a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a8e:	f003 0310 	and.w	r3, r3, #16
 8000a92:	613b      	str	r3, [r7, #16]
 8000a94:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a96:	4b32      	ldr	r3, [pc, #200]	@ (8000b60 <HAL_QSPI_MspInit+0x15c>)
 8000a98:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a9c:	4a30      	ldr	r2, [pc, #192]	@ (8000b60 <HAL_QSPI_MspInit+0x15c>)
 8000a9e:	f043 0302 	orr.w	r3, r3, #2
 8000aa2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000aa6:	4b2e      	ldr	r3, [pc, #184]	@ (8000b60 <HAL_QSPI_MspInit+0x15c>)
 8000aa8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000aac:	f003 0302 	and.w	r3, r3, #2
 8000ab0:	60fb      	str	r3, [r7, #12]
 8000ab2:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000ab4:	4b2a      	ldr	r3, [pc, #168]	@ (8000b60 <HAL_QSPI_MspInit+0x15c>)
 8000ab6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000aba:	4a29      	ldr	r2, [pc, #164]	@ (8000b60 <HAL_QSPI_MspInit+0x15c>)
 8000abc:	f043 0308 	orr.w	r3, r3, #8
 8000ac0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000ac4:	4b26      	ldr	r3, [pc, #152]	@ (8000b60 <HAL_QSPI_MspInit+0x15c>)
 8000ac6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000aca:	f003 0308 	and.w	r3, r3, #8
 8000ace:	60bb      	str	r3, [r7, #8]
 8000ad0:	68bb      	ldr	r3, [r7, #8]
    PB10     ------> QUADSPI_BK1_NCS
    PD11     ------> QUADSPI_BK1_IO0
    PD12     ------> QUADSPI_BK1_IO1
    PD13     ------> QUADSPI_BK1_IO3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000ad2:	2304      	movs	r3, #4
 8000ad4:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ad8:	2302      	movs	r3, #2
 8000ada:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ade:	2300      	movs	r3, #0
 8000ae0:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ae4:	2303      	movs	r3, #3
 8000ae6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 8000aea:	2309      	movs	r3, #9
 8000aec:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000af0:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8000af4:	4619      	mov	r1, r3
 8000af6:	481b      	ldr	r0, [pc, #108]	@ (8000b64 <HAL_QSPI_MspInit+0x160>)
 8000af8:	f002 faf8 	bl	80030ec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_10;
 8000afc:	f240 4304 	movw	r3, #1028	@ 0x404
 8000b00:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b04:	2302      	movs	r3, #2
 8000b06:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b0a:	2300      	movs	r3, #0
 8000b0c:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b10:	2303      	movs	r3, #3
 8000b12:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 8000b16:	2309      	movs	r3, #9
 8000b18:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b1c:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8000b20:	4619      	mov	r1, r3
 8000b22:	4811      	ldr	r0, [pc, #68]	@ (8000b68 <HAL_QSPI_MspInit+0x164>)
 8000b24:	f002 fae2 	bl	80030ec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13;
 8000b28:	f44f 5360 	mov.w	r3, #14336	@ 0x3800
 8000b2c:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b30:	2302      	movs	r3, #2
 8000b32:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b36:	2300      	movs	r3, #0
 8000b38:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b3c:	2303      	movs	r3, #3
 8000b3e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 8000b42:	2309      	movs	r3, #9
 8000b44:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000b48:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8000b4c:	4619      	mov	r1, r3
 8000b4e:	4807      	ldr	r0, [pc, #28]	@ (8000b6c <HAL_QSPI_MspInit+0x168>)
 8000b50:	f002 facc 	bl	80030ec <HAL_GPIO_Init>

    /* USER CODE END QUADSPI_MspInit 1 */

  }

}
 8000b54:	bf00      	nop
 8000b56:	37f0      	adds	r7, #240	@ 0xf0
 8000b58:	46bd      	mov	sp, r7
 8000b5a:	bd80      	pop	{r7, pc}
 8000b5c:	52005000 	.word	0x52005000
 8000b60:	58024400 	.word	0x58024400
 8000b64:	58021000 	.word	0x58021000
 8000b68:	58020400 	.word	0x58020400
 8000b6c:	58020c00 	.word	0x58020c00

08000b70 <HAL_RTC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hrtc: RTC handle pointer
  * @retval None
  */
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8000b70:	b580      	push	{r7, lr}
 8000b72:	b0b2      	sub	sp, #200	@ 0xc8
 8000b74:	af00      	add	r7, sp, #0
 8000b76:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000b78:	f107 0308 	add.w	r3, r7, #8
 8000b7c:	22c0      	movs	r2, #192	@ 0xc0
 8000b7e:	2100      	movs	r1, #0
 8000b80:	4618      	mov	r0, r3
 8000b82:	f016 f86f 	bl	8016c64 <memset>
  if(hrtc->Instance==RTC)
 8000b86:	687b      	ldr	r3, [r7, #4]
 8000b88:	681b      	ldr	r3, [r3, #0]
 8000b8a:	4a10      	ldr	r2, [pc, #64]	@ (8000bcc <HAL_RTC_MspInit+0x5c>)
 8000b8c:	4293      	cmp	r3, r2
 8000b8e:	d119      	bne.n	8000bc4 <HAL_RTC_MspInit+0x54>

    /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8000b90:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8000b94:	f04f 0300 	mov.w	r3, #0
 8000b98:	e9c7 2302 	strd	r2, r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8000b9c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000ba0:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000ba4:	f107 0308 	add.w	r3, r7, #8
 8000ba8:	4618      	mov	r0, r3
 8000baa:	f003 fd6f 	bl	800468c <HAL_RCCEx_PeriphCLKConfig>
 8000bae:	4603      	mov	r3, r0
 8000bb0:	2b00      	cmp	r3, #0
 8000bb2:	d001      	beq.n	8000bb8 <HAL_RTC_MspInit+0x48>
    {
      Error_Handler();
 8000bb4:	f7ff ff02 	bl	80009bc <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8000bb8:	4b05      	ldr	r3, [pc, #20]	@ (8000bd0 <HAL_RTC_MspInit+0x60>)
 8000bba:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8000bbc:	4a04      	ldr	r2, [pc, #16]	@ (8000bd0 <HAL_RTC_MspInit+0x60>)
 8000bbe:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000bc2:	6713      	str	r3, [r2, #112]	@ 0x70

    /* USER CODE END RTC_MspInit 1 */

  }

}
 8000bc4:	bf00      	nop
 8000bc6:	37c8      	adds	r7, #200	@ 0xc8
 8000bc8:	46bd      	mov	sp, r7
 8000bca:	bd80      	pop	{r7, pc}
 8000bcc:	58004000 	.word	0x58004000
 8000bd0:	58024400 	.word	0x58024400

08000bd4 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000bd4:	b580      	push	{r7, lr}
 8000bd6:	b090      	sub	sp, #64	@ 0x40
 8000bd8:	af00      	add	r7, sp, #0
 8000bda:	6078      	str	r0, [r7, #4]
  uint32_t              uwTimclock, uwAPB1Prescaler;
  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;

  /*Configure the TIM6 IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000bdc:	687b      	ldr	r3, [r7, #4]
 8000bde:	2b0f      	cmp	r3, #15
 8000be0:	d827      	bhi.n	8000c32 <HAL_InitTick+0x5e>
   {
     HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0);
 8000be2:	2200      	movs	r2, #0
 8000be4:	6879      	ldr	r1, [r7, #4]
 8000be6:	2036      	movs	r0, #54	@ 0x36
 8000be8:	f000 fc78 	bl	80014dc <HAL_NVIC_SetPriority>

     /* Enable the TIM6 global Interrupt */
     HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8000bec:	2036      	movs	r0, #54	@ 0x36
 8000bee:	f000 fc8f 	bl	8001510 <HAL_NVIC_EnableIRQ>
     uwTickPrio = TickPriority;
 8000bf2:	4a29      	ldr	r2, [pc, #164]	@ (8000c98 <HAL_InitTick+0xc4>)
 8000bf4:	687b      	ldr	r3, [r7, #4]
 8000bf6:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8000bf8:	4b28      	ldr	r3, [pc, #160]	@ (8000c9c <HAL_InitTick+0xc8>)
 8000bfa:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8000bfe:	4a27      	ldr	r2, [pc, #156]	@ (8000c9c <HAL_InitTick+0xc8>)
 8000c00:	f043 0310 	orr.w	r3, r3, #16
 8000c04:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8000c08:	4b24      	ldr	r3, [pc, #144]	@ (8000c9c <HAL_InitTick+0xc8>)
 8000c0a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8000c0e:	f003 0310 	and.w	r3, r3, #16
 8000c12:	60fb      	str	r3, [r7, #12]
 8000c14:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000c16:	f107 0210 	add.w	r2, r7, #16
 8000c1a:	f107 0314 	add.w	r3, r7, #20
 8000c1e:	4611      	mov	r1, r2
 8000c20:	4618      	mov	r0, r3
 8000c22:	f003 fcf1 	bl	8004608 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8000c26:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000c28:	63bb      	str	r3, [r7, #56]	@ 0x38
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8000c2a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000c2c:	2b00      	cmp	r3, #0
 8000c2e:	d106      	bne.n	8000c3e <HAL_InitTick+0x6a>
 8000c30:	e001      	b.n	8000c36 <HAL_InitTick+0x62>
    return HAL_ERROR;
 8000c32:	2301      	movs	r3, #1
 8000c34:	e02b      	b.n	8000c8e <HAL_InitTick+0xba>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8000c36:	f003 fcd1 	bl	80045dc <HAL_RCC_GetPCLK1Freq>
 8000c3a:	63f8      	str	r0, [r7, #60]	@ 0x3c
 8000c3c:	e004      	b.n	8000c48 <HAL_InitTick+0x74>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8000c3e:	f003 fccd 	bl	80045dc <HAL_RCC_GetPCLK1Freq>
 8000c42:	4603      	mov	r3, r0
 8000c44:	005b      	lsls	r3, r3, #1
 8000c46:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000c48:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000c4a:	4a15      	ldr	r2, [pc, #84]	@ (8000ca0 <HAL_InitTick+0xcc>)
 8000c4c:	fba2 2303 	umull	r2, r3, r2, r3
 8000c50:	0c9b      	lsrs	r3, r3, #18
 8000c52:	3b01      	subs	r3, #1
 8000c54:	637b      	str	r3, [r7, #52]	@ 0x34

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8000c56:	4b13      	ldr	r3, [pc, #76]	@ (8000ca4 <HAL_InitTick+0xd0>)
 8000c58:	4a13      	ldr	r2, [pc, #76]	@ (8000ca8 <HAL_InitTick+0xd4>)
 8000c5a:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8000c5c:	4b11      	ldr	r3, [pc, #68]	@ (8000ca4 <HAL_InitTick+0xd0>)
 8000c5e:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000c62:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8000c64:	4a0f      	ldr	r2, [pc, #60]	@ (8000ca4 <HAL_InitTick+0xd0>)
 8000c66:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000c68:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8000c6a:	4b0e      	ldr	r3, [pc, #56]	@ (8000ca4 <HAL_InitTick+0xd0>)
 8000c6c:	2200      	movs	r2, #0
 8000c6e:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000c70:	4b0c      	ldr	r3, [pc, #48]	@ (8000ca4 <HAL_InitTick+0xd0>)
 8000c72:	2200      	movs	r2, #0
 8000c74:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 8000c76:	480b      	ldr	r0, [pc, #44]	@ (8000ca4 <HAL_InitTick+0xd0>)
 8000c78:	f005 fb98 	bl	80063ac <HAL_TIM_Base_Init>
 8000c7c:	4603      	mov	r3, r0
 8000c7e:	2b00      	cmp	r3, #0
 8000c80:	d104      	bne.n	8000c8c <HAL_InitTick+0xb8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 8000c82:	4808      	ldr	r0, [pc, #32]	@ (8000ca4 <HAL_InitTick+0xd0>)
 8000c84:	f005 fbf4 	bl	8006470 <HAL_TIM_Base_Start_IT>
 8000c88:	4603      	mov	r3, r0
 8000c8a:	e000      	b.n	8000c8e <HAL_InitTick+0xba>
  }

  /* Return function status */
  return HAL_ERROR;
 8000c8c:	2301      	movs	r3, #1
}
 8000c8e:	4618      	mov	r0, r3
 8000c90:	3740      	adds	r7, #64	@ 0x40
 8000c92:	46bd      	mov	sp, r7
 8000c94:	bd80      	pop	{r7, pc}
 8000c96:	bf00      	nop
 8000c98:	24000008 	.word	0x24000008
 8000c9c:	58024400 	.word	0x58024400
 8000ca0:	431bde83 	.word	0x431bde83
 8000ca4:	240001b4 	.word	0x240001b4
 8000ca8:	40001000 	.word	0x40001000

08000cac <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000cac:	b480      	push	{r7}
 8000cae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000cb0:	bf00      	nop
 8000cb2:	e7fd      	b.n	8000cb0 <NMI_Handler+0x4>

08000cb4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000cb4:	b480      	push	{r7}
 8000cb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000cb8:	bf00      	nop
 8000cba:	e7fd      	b.n	8000cb8 <HardFault_Handler+0x4>

08000cbc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000cbc:	b480      	push	{r7}
 8000cbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000cc0:	bf00      	nop
 8000cc2:	e7fd      	b.n	8000cc0 <MemManage_Handler+0x4>

08000cc4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000cc4:	b480      	push	{r7}
 8000cc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000cc8:	bf00      	nop
 8000cca:	e7fd      	b.n	8000cc8 <BusFault_Handler+0x4>

08000ccc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000ccc:	b480      	push	{r7}
 8000cce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000cd0:	bf00      	nop
 8000cd2:	e7fd      	b.n	8000cd0 <UsageFault_Handler+0x4>

08000cd4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000cd4:	b480      	push	{r7}
 8000cd6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000cd8:	bf00      	nop
 8000cda:	46bd      	mov	sp, r7
 8000cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ce0:	4770      	bx	lr
	...

08000ce4 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1_CH1 and DAC1_CH2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8000ce4:	b580      	push	{r7, lr}
 8000ce6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8000ce8:	4802      	ldr	r0, [pc, #8]	@ (8000cf4 <TIM6_DAC_IRQHandler+0x10>)
 8000cea:	f005 fc39 	bl	8006560 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8000cee:	bf00      	nop
 8000cf0:	bd80      	pop	{r7, pc}
 8000cf2:	bf00      	nop
 8000cf4:	240001b4 	.word	0x240001b4

08000cf8 <ETH_IRQHandler>:

/**
  * @brief This function handles Ethernet global interrupt.
  */
void ETH_IRQHandler(void)
{
 8000cf8:	b580      	push	{r7, lr}
 8000cfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ETH_IRQn 0 */

  /* USER CODE END ETH_IRQn 0 */
  HAL_ETH_IRQHandler(&heth);
 8000cfc:	4802      	ldr	r0, [pc, #8]	@ (8000d08 <ETH_IRQHandler+0x10>)
 8000cfe:	f001 f861 	bl	8001dc4 <HAL_ETH_IRQHandler>
  /* USER CODE BEGIN ETH_IRQn 1 */

  /* USER CODE END ETH_IRQn 1 */
}
 8000d02:	bf00      	nop
 8000d04:	bd80      	pop	{r7, pc}
 8000d06:	bf00      	nop
 8000d08:	24000288 	.word	0x24000288

08000d0c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8000d0c:	b480      	push	{r7}
 8000d0e:	af00      	add	r7, sp, #0
  return 1;
 8000d10:	2301      	movs	r3, #1
}
 8000d12:	4618      	mov	r0, r3
 8000d14:	46bd      	mov	sp, r7
 8000d16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d1a:	4770      	bx	lr

08000d1c <_kill>:

int _kill(int pid, int sig)
{
 8000d1c:	b480      	push	{r7}
 8000d1e:	b083      	sub	sp, #12
 8000d20:	af00      	add	r7, sp, #0
 8000d22:	6078      	str	r0, [r7, #4]
 8000d24:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8000d26:	4b05      	ldr	r3, [pc, #20]	@ (8000d3c <_kill+0x20>)
 8000d28:	2216      	movs	r2, #22
 8000d2a:	601a      	str	r2, [r3, #0]
  return -1;
 8000d2c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000d30:	4618      	mov	r0, r3
 8000d32:	370c      	adds	r7, #12
 8000d34:	46bd      	mov	sp, r7
 8000d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d3a:	4770      	bx	lr
 8000d3c:	24008094 	.word	0x24008094

08000d40 <_exit>:

void _exit (int status)
{
 8000d40:	b580      	push	{r7, lr}
 8000d42:	b082      	sub	sp, #8
 8000d44:	af00      	add	r7, sp, #0
 8000d46:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8000d48:	f04f 31ff 	mov.w	r1, #4294967295
 8000d4c:	6878      	ldr	r0, [r7, #4]
 8000d4e:	f7ff ffe5 	bl	8000d1c <_kill>
  while (1) {}    /* Make sure we hang here */
 8000d52:	bf00      	nop
 8000d54:	e7fd      	b.n	8000d52 <_exit+0x12>

08000d56 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000d56:	b580      	push	{r7, lr}
 8000d58:	b086      	sub	sp, #24
 8000d5a:	af00      	add	r7, sp, #0
 8000d5c:	60f8      	str	r0, [r7, #12]
 8000d5e:	60b9      	str	r1, [r7, #8]
 8000d60:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000d62:	2300      	movs	r3, #0
 8000d64:	617b      	str	r3, [r7, #20]
 8000d66:	e00a      	b.n	8000d7e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000d68:	f3af 8000 	nop.w
 8000d6c:	4601      	mov	r1, r0
 8000d6e:	68bb      	ldr	r3, [r7, #8]
 8000d70:	1c5a      	adds	r2, r3, #1
 8000d72:	60ba      	str	r2, [r7, #8]
 8000d74:	b2ca      	uxtb	r2, r1
 8000d76:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000d78:	697b      	ldr	r3, [r7, #20]
 8000d7a:	3301      	adds	r3, #1
 8000d7c:	617b      	str	r3, [r7, #20]
 8000d7e:	697a      	ldr	r2, [r7, #20]
 8000d80:	687b      	ldr	r3, [r7, #4]
 8000d82:	429a      	cmp	r2, r3
 8000d84:	dbf0      	blt.n	8000d68 <_read+0x12>
  }

  return len;
 8000d86:	687b      	ldr	r3, [r7, #4]
}
 8000d88:	4618      	mov	r0, r3
 8000d8a:	3718      	adds	r7, #24
 8000d8c:	46bd      	mov	sp, r7
 8000d8e:	bd80      	pop	{r7, pc}

08000d90 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000d90:	b580      	push	{r7, lr}
 8000d92:	b086      	sub	sp, #24
 8000d94:	af00      	add	r7, sp, #0
 8000d96:	60f8      	str	r0, [r7, #12]
 8000d98:	60b9      	str	r1, [r7, #8]
 8000d9a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000d9c:	2300      	movs	r3, #0
 8000d9e:	617b      	str	r3, [r7, #20]
 8000da0:	e009      	b.n	8000db6 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000da2:	68bb      	ldr	r3, [r7, #8]
 8000da4:	1c5a      	adds	r2, r3, #1
 8000da6:	60ba      	str	r2, [r7, #8]
 8000da8:	781b      	ldrb	r3, [r3, #0]
 8000daa:	4618      	mov	r0, r3
 8000dac:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000db0:	697b      	ldr	r3, [r7, #20]
 8000db2:	3301      	adds	r3, #1
 8000db4:	617b      	str	r3, [r7, #20]
 8000db6:	697a      	ldr	r2, [r7, #20]
 8000db8:	687b      	ldr	r3, [r7, #4]
 8000dba:	429a      	cmp	r2, r3
 8000dbc:	dbf1      	blt.n	8000da2 <_write+0x12>
  }
  return len;
 8000dbe:	687b      	ldr	r3, [r7, #4]
}
 8000dc0:	4618      	mov	r0, r3
 8000dc2:	3718      	adds	r7, #24
 8000dc4:	46bd      	mov	sp, r7
 8000dc6:	bd80      	pop	{r7, pc}

08000dc8 <_close>:

int _close(int file)
{
 8000dc8:	b480      	push	{r7}
 8000dca:	b083      	sub	sp, #12
 8000dcc:	af00      	add	r7, sp, #0
 8000dce:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000dd0:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000dd4:	4618      	mov	r0, r3
 8000dd6:	370c      	adds	r7, #12
 8000dd8:	46bd      	mov	sp, r7
 8000dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dde:	4770      	bx	lr

08000de0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000de0:	b480      	push	{r7}
 8000de2:	b083      	sub	sp, #12
 8000de4:	af00      	add	r7, sp, #0
 8000de6:	6078      	str	r0, [r7, #4]
 8000de8:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000dea:	683b      	ldr	r3, [r7, #0]
 8000dec:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000df0:	605a      	str	r2, [r3, #4]
  return 0;
 8000df2:	2300      	movs	r3, #0
}
 8000df4:	4618      	mov	r0, r3
 8000df6:	370c      	adds	r7, #12
 8000df8:	46bd      	mov	sp, r7
 8000dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dfe:	4770      	bx	lr

08000e00 <_isatty>:

int _isatty(int file)
{
 8000e00:	b480      	push	{r7}
 8000e02:	b083      	sub	sp, #12
 8000e04:	af00      	add	r7, sp, #0
 8000e06:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000e08:	2301      	movs	r3, #1
}
 8000e0a:	4618      	mov	r0, r3
 8000e0c:	370c      	adds	r7, #12
 8000e0e:	46bd      	mov	sp, r7
 8000e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e14:	4770      	bx	lr

08000e16 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000e16:	b480      	push	{r7}
 8000e18:	b085      	sub	sp, #20
 8000e1a:	af00      	add	r7, sp, #0
 8000e1c:	60f8      	str	r0, [r7, #12]
 8000e1e:	60b9      	str	r1, [r7, #8]
 8000e20:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000e22:	2300      	movs	r3, #0
}
 8000e24:	4618      	mov	r0, r3
 8000e26:	3714      	adds	r7, #20
 8000e28:	46bd      	mov	sp, r7
 8000e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e2e:	4770      	bx	lr

08000e30 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000e30:	b480      	push	{r7}
 8000e32:	b087      	sub	sp, #28
 8000e34:	af00      	add	r7, sp, #0
 8000e36:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000e38:	4a14      	ldr	r2, [pc, #80]	@ (8000e8c <_sbrk+0x5c>)
 8000e3a:	4b15      	ldr	r3, [pc, #84]	@ (8000e90 <_sbrk+0x60>)
 8000e3c:	1ad3      	subs	r3, r2, r3
 8000e3e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000e40:	697b      	ldr	r3, [r7, #20]
 8000e42:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000e44:	4b13      	ldr	r3, [pc, #76]	@ (8000e94 <_sbrk+0x64>)
 8000e46:	681b      	ldr	r3, [r3, #0]
 8000e48:	2b00      	cmp	r3, #0
 8000e4a:	d102      	bne.n	8000e52 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000e4c:	4b11      	ldr	r3, [pc, #68]	@ (8000e94 <_sbrk+0x64>)
 8000e4e:	4a12      	ldr	r2, [pc, #72]	@ (8000e98 <_sbrk+0x68>)
 8000e50:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000e52:	4b10      	ldr	r3, [pc, #64]	@ (8000e94 <_sbrk+0x64>)
 8000e54:	681a      	ldr	r2, [r3, #0]
 8000e56:	687b      	ldr	r3, [r7, #4]
 8000e58:	4413      	add	r3, r2
 8000e5a:	693a      	ldr	r2, [r7, #16]
 8000e5c:	429a      	cmp	r2, r3
 8000e5e:	d205      	bcs.n	8000e6c <_sbrk+0x3c>
  {
    errno = ENOMEM;
 8000e60:	4b0e      	ldr	r3, [pc, #56]	@ (8000e9c <_sbrk+0x6c>)
 8000e62:	220c      	movs	r2, #12
 8000e64:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000e66:	f04f 33ff 	mov.w	r3, #4294967295
 8000e6a:	e009      	b.n	8000e80 <_sbrk+0x50>
  }

  prev_heap_end = __sbrk_heap_end;
 8000e6c:	4b09      	ldr	r3, [pc, #36]	@ (8000e94 <_sbrk+0x64>)
 8000e6e:	681b      	ldr	r3, [r3, #0]
 8000e70:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000e72:	4b08      	ldr	r3, [pc, #32]	@ (8000e94 <_sbrk+0x64>)
 8000e74:	681a      	ldr	r2, [r3, #0]
 8000e76:	687b      	ldr	r3, [r7, #4]
 8000e78:	4413      	add	r3, r2
 8000e7a:	4a06      	ldr	r2, [pc, #24]	@ (8000e94 <_sbrk+0x64>)
 8000e7c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000e7e:	68fb      	ldr	r3, [r7, #12]
}
 8000e80:	4618      	mov	r0, r3
 8000e82:	371c      	adds	r7, #28
 8000e84:	46bd      	mov	sp, r7
 8000e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e8a:	4770      	bx	lr
 8000e8c:	24080000 	.word	0x24080000
 8000e90:	00000400 	.word	0x00000400
 8000e94:	24000200 	.word	0x24000200
 8000e98:	240080a8 	.word	0x240080a8
 8000e9c:	24008094 	.word	0x24008094

08000ea0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000ea0:	b480      	push	{r7}
 8000ea2:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000ea4:	4b43      	ldr	r3, [pc, #268]	@ (8000fb4 <SystemInit+0x114>)
 8000ea6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000eaa:	4a42      	ldr	r2, [pc, #264]	@ (8000fb4 <SystemInit+0x114>)
 8000eac:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000eb0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000eb4:	4b40      	ldr	r3, [pc, #256]	@ (8000fb8 <SystemInit+0x118>)
 8000eb6:	681b      	ldr	r3, [r3, #0]
 8000eb8:	f003 030f 	and.w	r3, r3, #15
 8000ebc:	2b06      	cmp	r3, #6
 8000ebe:	d807      	bhi.n	8000ed0 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000ec0:	4b3d      	ldr	r3, [pc, #244]	@ (8000fb8 <SystemInit+0x118>)
 8000ec2:	681b      	ldr	r3, [r3, #0]
 8000ec4:	f023 030f 	bic.w	r3, r3, #15
 8000ec8:	4a3b      	ldr	r2, [pc, #236]	@ (8000fb8 <SystemInit+0x118>)
 8000eca:	f043 0307 	orr.w	r3, r3, #7
 8000ece:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8000ed0:	4b3a      	ldr	r3, [pc, #232]	@ (8000fbc <SystemInit+0x11c>)
 8000ed2:	681b      	ldr	r3, [r3, #0]
 8000ed4:	4a39      	ldr	r2, [pc, #228]	@ (8000fbc <SystemInit+0x11c>)
 8000ed6:	f043 0301 	orr.w	r3, r3, #1
 8000eda:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000edc:	4b37      	ldr	r3, [pc, #220]	@ (8000fbc <SystemInit+0x11c>)
 8000ede:	2200      	movs	r2, #0
 8000ee0:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8000ee2:	4b36      	ldr	r3, [pc, #216]	@ (8000fbc <SystemInit+0x11c>)
 8000ee4:	681a      	ldr	r2, [r3, #0]
 8000ee6:	4935      	ldr	r1, [pc, #212]	@ (8000fbc <SystemInit+0x11c>)
 8000ee8:	4b35      	ldr	r3, [pc, #212]	@ (8000fc0 <SystemInit+0x120>)
 8000eea:	4013      	ands	r3, r2
 8000eec:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000eee:	4b32      	ldr	r3, [pc, #200]	@ (8000fb8 <SystemInit+0x118>)
 8000ef0:	681b      	ldr	r3, [r3, #0]
 8000ef2:	f003 0308 	and.w	r3, r3, #8
 8000ef6:	2b00      	cmp	r3, #0
 8000ef8:	d007      	beq.n	8000f0a <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000efa:	4b2f      	ldr	r3, [pc, #188]	@ (8000fb8 <SystemInit+0x118>)
 8000efc:	681b      	ldr	r3, [r3, #0]
 8000efe:	f023 030f 	bic.w	r3, r3, #15
 8000f02:	4a2d      	ldr	r2, [pc, #180]	@ (8000fb8 <SystemInit+0x118>)
 8000f04:	f043 0307 	orr.w	r3, r3, #7
 8000f08:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8000f0a:	4b2c      	ldr	r3, [pc, #176]	@ (8000fbc <SystemInit+0x11c>)
 8000f0c:	2200      	movs	r2, #0
 8000f0e:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8000f10:	4b2a      	ldr	r3, [pc, #168]	@ (8000fbc <SystemInit+0x11c>)
 8000f12:	2200      	movs	r2, #0
 8000f14:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8000f16:	4b29      	ldr	r3, [pc, #164]	@ (8000fbc <SystemInit+0x11c>)
 8000f18:	2200      	movs	r2, #0
 8000f1a:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8000f1c:	4b27      	ldr	r3, [pc, #156]	@ (8000fbc <SystemInit+0x11c>)
 8000f1e:	4a29      	ldr	r2, [pc, #164]	@ (8000fc4 <SystemInit+0x124>)
 8000f20:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8000f22:	4b26      	ldr	r3, [pc, #152]	@ (8000fbc <SystemInit+0x11c>)
 8000f24:	4a28      	ldr	r2, [pc, #160]	@ (8000fc8 <SystemInit+0x128>)
 8000f26:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8000f28:	4b24      	ldr	r3, [pc, #144]	@ (8000fbc <SystemInit+0x11c>)
 8000f2a:	4a28      	ldr	r2, [pc, #160]	@ (8000fcc <SystemInit+0x12c>)
 8000f2c:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8000f2e:	4b23      	ldr	r3, [pc, #140]	@ (8000fbc <SystemInit+0x11c>)
 8000f30:	2200      	movs	r2, #0
 8000f32:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8000f34:	4b21      	ldr	r3, [pc, #132]	@ (8000fbc <SystemInit+0x11c>)
 8000f36:	4a25      	ldr	r2, [pc, #148]	@ (8000fcc <SystemInit+0x12c>)
 8000f38:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8000f3a:	4b20      	ldr	r3, [pc, #128]	@ (8000fbc <SystemInit+0x11c>)
 8000f3c:	2200      	movs	r2, #0
 8000f3e:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8000f40:	4b1e      	ldr	r3, [pc, #120]	@ (8000fbc <SystemInit+0x11c>)
 8000f42:	4a22      	ldr	r2, [pc, #136]	@ (8000fcc <SystemInit+0x12c>)
 8000f44:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8000f46:	4b1d      	ldr	r3, [pc, #116]	@ (8000fbc <SystemInit+0x11c>)
 8000f48:	2200      	movs	r2, #0
 8000f4a:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000f4c:	4b1b      	ldr	r3, [pc, #108]	@ (8000fbc <SystemInit+0x11c>)
 8000f4e:	681b      	ldr	r3, [r3, #0]
 8000f50:	4a1a      	ldr	r2, [pc, #104]	@ (8000fbc <SystemInit+0x11c>)
 8000f52:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000f56:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8000f58:	4b18      	ldr	r3, [pc, #96]	@ (8000fbc <SystemInit+0x11c>)
 8000f5a:	2200      	movs	r2, #0
 8000f5c:	661a      	str	r2, [r3, #96]	@ 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8000f5e:	4b1c      	ldr	r3, [pc, #112]	@ (8000fd0 <SystemInit+0x130>)
 8000f60:	681a      	ldr	r2, [r3, #0]
 8000f62:	4b1c      	ldr	r3, [pc, #112]	@ (8000fd4 <SystemInit+0x134>)
 8000f64:	4013      	ands	r3, r2
 8000f66:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8000f6a:	d202      	bcs.n	8000f72 <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8000f6c:	4b1a      	ldr	r3, [pc, #104]	@ (8000fd8 <SystemInit+0x138>)
 8000f6e:	2201      	movs	r2, #1
 8000f70:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 8000f72:	4b12      	ldr	r3, [pc, #72]	@ (8000fbc <SystemInit+0x11c>)
 8000f74:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000f78:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000f7c:	2b00      	cmp	r3, #0
 8000f7e:	d113      	bne.n	8000fa8 <SystemInit+0x108>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8000f80:	4b0e      	ldr	r3, [pc, #56]	@ (8000fbc <SystemInit+0x11c>)
 8000f82:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000f86:	4a0d      	ldr	r2, [pc, #52]	@ (8000fbc <SystemInit+0x11c>)
 8000f88:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000f8c:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8000f90:	4b12      	ldr	r3, [pc, #72]	@ (8000fdc <SystemInit+0x13c>)
 8000f92:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8000f96:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8000f98:	4b08      	ldr	r3, [pc, #32]	@ (8000fbc <SystemInit+0x11c>)
 8000f9a:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000f9e:	4a07      	ldr	r2, [pc, #28]	@ (8000fbc <SystemInit+0x11c>)
 8000fa0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8000fa4:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8000fa8:	bf00      	nop
 8000faa:	46bd      	mov	sp, r7
 8000fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fb0:	4770      	bx	lr
 8000fb2:	bf00      	nop
 8000fb4:	e000ed00 	.word	0xe000ed00
 8000fb8:	52002000 	.word	0x52002000
 8000fbc:	58024400 	.word	0x58024400
 8000fc0:	eaf6ed7f 	.word	0xeaf6ed7f
 8000fc4:	02020200 	.word	0x02020200
 8000fc8:	01ff0000 	.word	0x01ff0000
 8000fcc:	01010280 	.word	0x01010280
 8000fd0:	5c001000 	.word	0x5c001000
 8000fd4:	ffff0000 	.word	0xffff0000
 8000fd8:	51008108 	.word	0x51008108
 8000fdc:	52004000 	.word	0x52004000

08000fe0 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8000fe0:	b480      	push	{r7}
 8000fe2:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 8000fe4:	4b09      	ldr	r3, [pc, #36]	@ (800100c <ExitRun0Mode+0x2c>)
 8000fe6:	68db      	ldr	r3, [r3, #12]
 8000fe8:	4a08      	ldr	r2, [pc, #32]	@ (800100c <ExitRun0Mode+0x2c>)
 8000fea:	f043 0302 	orr.w	r3, r3, #2
 8000fee:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8000ff0:	bf00      	nop
 8000ff2:	4b06      	ldr	r3, [pc, #24]	@ (800100c <ExitRun0Mode+0x2c>)
 8000ff4:	685b      	ldr	r3, [r3, #4]
 8000ff6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000ffa:	2b00      	cmp	r3, #0
 8000ffc:	d0f9      	beq.n	8000ff2 <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 8000ffe:	bf00      	nop
 8001000:	bf00      	nop
 8001002:	46bd      	mov	sp, r7
 8001004:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001008:	4770      	bx	lr
 800100a:	bf00      	nop
 800100c:	58024800 	.word	0x58024800

08001010 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8001010:	f8df d038 	ldr.w	sp, [pc, #56]	@ 800104c <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8001014:	f7ff ffe4 	bl	8000fe0 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8001018:	f7ff ff42 	bl	8000ea0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800101c:	480c      	ldr	r0, [pc, #48]	@ (8001050 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800101e:	490d      	ldr	r1, [pc, #52]	@ (8001054 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001020:	4a0d      	ldr	r2, [pc, #52]	@ (8001058 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001022:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001024:	e002      	b.n	800102c <LoopCopyDataInit>

08001026 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001026:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001028:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800102a:	3304      	adds	r3, #4

0800102c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800102c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800102e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001030:	d3f9      	bcc.n	8001026 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001032:	4a0a      	ldr	r2, [pc, #40]	@ (800105c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001034:	4c0a      	ldr	r4, [pc, #40]	@ (8001060 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001036:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001038:	e001      	b.n	800103e <LoopFillZerobss>

0800103a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800103a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800103c:	3204      	adds	r2, #4

0800103e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800103e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001040:	d3fb      	bcc.n	800103a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001042:	f015 fe5d 	bl	8016d00 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001046:	f7ff fa01 	bl	800044c <main>
  bx  lr
 800104a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800104c:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8001050:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8001054:	24000124 	.word	0x24000124
  ldr r2, =_sidata
 8001058:	0801aca4 	.word	0x0801aca4
  ldr r2, =_sbss
 800105c:	24000124 	.word	0x24000124
  ldr r4, =_ebss
 8001060:	240080a4 	.word	0x240080a4

08001064 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001064:	e7fe      	b.n	8001064 <ADC3_IRQHandler>

08001066 <LAN8742_RegisterBusIO>:
  * @param  ioctx: holds device IO functions.
  * @retval LAN8742_STATUS_OK  if OK
  *         LAN8742_STATUS_ERROR if missing mandatory function
  */
int32_t  LAN8742_RegisterBusIO(lan8742_Object_t *pObj, lan8742_IOCtx_t *ioctx)
{
 8001066:	b480      	push	{r7}
 8001068:	b083      	sub	sp, #12
 800106a:	af00      	add	r7, sp, #0
 800106c:	6078      	str	r0, [r7, #4]
 800106e:	6039      	str	r1, [r7, #0]
  if(!pObj || !ioctx->ReadReg || !ioctx->WriteReg || !ioctx->GetTick)
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	2b00      	cmp	r3, #0
 8001074:	d00b      	beq.n	800108e <LAN8742_RegisterBusIO+0x28>
 8001076:	683b      	ldr	r3, [r7, #0]
 8001078:	68db      	ldr	r3, [r3, #12]
 800107a:	2b00      	cmp	r3, #0
 800107c:	d007      	beq.n	800108e <LAN8742_RegisterBusIO+0x28>
 800107e:	683b      	ldr	r3, [r7, #0]
 8001080:	689b      	ldr	r3, [r3, #8]
 8001082:	2b00      	cmp	r3, #0
 8001084:	d003      	beq.n	800108e <LAN8742_RegisterBusIO+0x28>
 8001086:	683b      	ldr	r3, [r7, #0]
 8001088:	691b      	ldr	r3, [r3, #16]
 800108a:	2b00      	cmp	r3, #0
 800108c:	d102      	bne.n	8001094 <LAN8742_RegisterBusIO+0x2e>
  {
    return LAN8742_STATUS_ERROR;
 800108e:	f04f 33ff 	mov.w	r3, #4294967295
 8001092:	e014      	b.n	80010be <LAN8742_RegisterBusIO+0x58>
  }

  pObj->IO.Init = ioctx->Init;
 8001094:	683b      	ldr	r3, [r7, #0]
 8001096:	681a      	ldr	r2, [r3, #0]
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	609a      	str	r2, [r3, #8]
  pObj->IO.DeInit = ioctx->DeInit;
 800109c:	683b      	ldr	r3, [r7, #0]
 800109e:	685a      	ldr	r2, [r3, #4]
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	60da      	str	r2, [r3, #12]
  pObj->IO.ReadReg = ioctx->ReadReg;
 80010a4:	683b      	ldr	r3, [r7, #0]
 80010a6:	68da      	ldr	r2, [r3, #12]
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	615a      	str	r2, [r3, #20]
  pObj->IO.WriteReg = ioctx->WriteReg;
 80010ac:	683b      	ldr	r3, [r7, #0]
 80010ae:	689a      	ldr	r2, [r3, #8]
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	611a      	str	r2, [r3, #16]
  pObj->IO.GetTick = ioctx->GetTick;
 80010b4:	683b      	ldr	r3, [r7, #0]
 80010b6:	691a      	ldr	r2, [r3, #16]
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	619a      	str	r2, [r3, #24]

  return LAN8742_STATUS_OK;
 80010bc:	2300      	movs	r3, #0
}
 80010be:	4618      	mov	r0, r3
 80010c0:	370c      	adds	r7, #12
 80010c2:	46bd      	mov	sp, r7
 80010c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010c8:	4770      	bx	lr

080010ca <LAN8742_Init>:
  * @retval LAN8742_STATUS_OK  if OK
  *         LAN8742_STATUS_ADDRESS_ERROR if cannot find device address
  *         LAN8742_STATUS_READ_ERROR if cannot read register
  */
 int32_t LAN8742_Init(lan8742_Object_t *pObj)
 {
 80010ca:	b580      	push	{r7, lr}
 80010cc:	b086      	sub	sp, #24
 80010ce:	af00      	add	r7, sp, #0
 80010d0:	6078      	str	r0, [r7, #4]
   uint32_t regvalue = 0, addr = 0;
 80010d2:	2300      	movs	r3, #0
 80010d4:	60fb      	str	r3, [r7, #12]
 80010d6:	2300      	movs	r3, #0
 80010d8:	617b      	str	r3, [r7, #20]
   int32_t status = LAN8742_STATUS_OK;
 80010da:	2300      	movs	r3, #0
 80010dc:	613b      	str	r3, [r7, #16]

   if(pObj->Is_Initialized == 0)
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	685b      	ldr	r3, [r3, #4]
 80010e2:	2b00      	cmp	r3, #0
 80010e4:	d139      	bne.n	800115a <LAN8742_Init+0x90>
   {
     if(pObj->IO.Init != 0)
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	689b      	ldr	r3, [r3, #8]
 80010ea:	2b00      	cmp	r3, #0
 80010ec:	d002      	beq.n	80010f4 <LAN8742_Init+0x2a>
     {
       /* GPIO and Clocks initialization */
       pObj->IO.Init();
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	689b      	ldr	r3, [r3, #8]
 80010f2:	4798      	blx	r3
     }

     /* for later check */
     pObj->DevAddr = LAN8742_MAX_DEV_ADDR + 1;
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	2220      	movs	r2, #32
 80010f8:	601a      	str	r2, [r3, #0]

     /* Get the device address from special mode register */
     for(addr = 0; addr <= LAN8742_MAX_DEV_ADDR; addr ++)
 80010fa:	2300      	movs	r3, #0
 80010fc:	617b      	str	r3, [r7, #20]
 80010fe:	e01c      	b.n	800113a <LAN8742_Init+0x70>
     {
       if(pObj->IO.ReadReg(addr, LAN8742_SMR, &regvalue) < 0)
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	695b      	ldr	r3, [r3, #20]
 8001104:	f107 020c 	add.w	r2, r7, #12
 8001108:	2112      	movs	r1, #18
 800110a:	6978      	ldr	r0, [r7, #20]
 800110c:	4798      	blx	r3
 800110e:	4603      	mov	r3, r0
 8001110:	2b00      	cmp	r3, #0
 8001112:	da03      	bge.n	800111c <LAN8742_Init+0x52>
       {
         status = LAN8742_STATUS_READ_ERROR;
 8001114:	f06f 0304 	mvn.w	r3, #4
 8001118:	613b      	str	r3, [r7, #16]
         /* Can't read from this device address
            continue with next address */
         continue;
 800111a:	e00b      	b.n	8001134 <LAN8742_Init+0x6a>
       }

       if((regvalue & LAN8742_SMR_PHY_ADDR) == addr)
 800111c:	68fb      	ldr	r3, [r7, #12]
 800111e:	f003 031f 	and.w	r3, r3, #31
 8001122:	697a      	ldr	r2, [r7, #20]
 8001124:	429a      	cmp	r2, r3
 8001126:	d105      	bne.n	8001134 <LAN8742_Init+0x6a>
       {
         pObj->DevAddr = addr;
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	697a      	ldr	r2, [r7, #20]
 800112c:	601a      	str	r2, [r3, #0]
         status = LAN8742_STATUS_OK;
 800112e:	2300      	movs	r3, #0
 8001130:	613b      	str	r3, [r7, #16]
         break;
 8001132:	e005      	b.n	8001140 <LAN8742_Init+0x76>
     for(addr = 0; addr <= LAN8742_MAX_DEV_ADDR; addr ++)
 8001134:	697b      	ldr	r3, [r7, #20]
 8001136:	3301      	adds	r3, #1
 8001138:	617b      	str	r3, [r7, #20]
 800113a:	697b      	ldr	r3, [r7, #20]
 800113c:	2b1f      	cmp	r3, #31
 800113e:	d9df      	bls.n	8001100 <LAN8742_Init+0x36>
       }
     }

     if(pObj->DevAddr > LAN8742_MAX_DEV_ADDR)
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	681b      	ldr	r3, [r3, #0]
 8001144:	2b1f      	cmp	r3, #31
 8001146:	d902      	bls.n	800114e <LAN8742_Init+0x84>
     {
       status = LAN8742_STATUS_ADDRESS_ERROR;
 8001148:	f06f 0302 	mvn.w	r3, #2
 800114c:	613b      	str	r3, [r7, #16]
     }

     /* if device address is matched */
     if(status == LAN8742_STATUS_OK)
 800114e:	693b      	ldr	r3, [r7, #16]
 8001150:	2b00      	cmp	r3, #0
 8001152:	d102      	bne.n	800115a <LAN8742_Init+0x90>
     {
       pObj->Is_Initialized = 1;
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	2201      	movs	r2, #1
 8001158:	605a      	str	r2, [r3, #4]
     }
   }

   return status;
 800115a:	693b      	ldr	r3, [r7, #16]
 }
 800115c:	4618      	mov	r0, r3
 800115e:	3718      	adds	r7, #24
 8001160:	46bd      	mov	sp, r7
 8001162:	bd80      	pop	{r7, pc}

08001164 <LAN8742_GetLinkState>:
  *         LAN8742_STATUS_10MBITS_HALFDUPLEX  if 10Mb/s HD
  *         LAN8742_STATUS_READ_ERROR if cannot read register
  *         LAN8742_STATUS_WRITE_ERROR if cannot write to register
  */
int32_t LAN8742_GetLinkState(lan8742_Object_t *pObj)
{
 8001164:	b580      	push	{r7, lr}
 8001166:	b084      	sub	sp, #16
 8001168:	af00      	add	r7, sp, #0
 800116a:	6078      	str	r0, [r7, #4]
  uint32_t readval = 0;
 800116c:	2300      	movs	r3, #0
 800116e:	60fb      	str	r3, [r7, #12]

  /* Read Status register  */
  if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BSR, &readval) < 0)
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	695b      	ldr	r3, [r3, #20]
 8001174:	687a      	ldr	r2, [r7, #4]
 8001176:	6810      	ldr	r0, [r2, #0]
 8001178:	f107 020c 	add.w	r2, r7, #12
 800117c:	2101      	movs	r1, #1
 800117e:	4798      	blx	r3
 8001180:	4603      	mov	r3, r0
 8001182:	2b00      	cmp	r3, #0
 8001184:	da02      	bge.n	800118c <LAN8742_GetLinkState+0x28>
  {
    return LAN8742_STATUS_READ_ERROR;
 8001186:	f06f 0304 	mvn.w	r3, #4
 800118a:	e06e      	b.n	800126a <LAN8742_GetLinkState+0x106>
  }

  /* Read Status register again */
  if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BSR, &readval) < 0)
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	695b      	ldr	r3, [r3, #20]
 8001190:	687a      	ldr	r2, [r7, #4]
 8001192:	6810      	ldr	r0, [r2, #0]
 8001194:	f107 020c 	add.w	r2, r7, #12
 8001198:	2101      	movs	r1, #1
 800119a:	4798      	blx	r3
 800119c:	4603      	mov	r3, r0
 800119e:	2b00      	cmp	r3, #0
 80011a0:	da02      	bge.n	80011a8 <LAN8742_GetLinkState+0x44>
  {
    return LAN8742_STATUS_READ_ERROR;
 80011a2:	f06f 0304 	mvn.w	r3, #4
 80011a6:	e060      	b.n	800126a <LAN8742_GetLinkState+0x106>
  }

  if((readval & LAN8742_BSR_LINK_STATUS) == 0)
 80011a8:	68fb      	ldr	r3, [r7, #12]
 80011aa:	f003 0304 	and.w	r3, r3, #4
 80011ae:	2b00      	cmp	r3, #0
 80011b0:	d101      	bne.n	80011b6 <LAN8742_GetLinkState+0x52>
  {
    /* Return Link Down status */
    return LAN8742_STATUS_LINK_DOWN;
 80011b2:	2301      	movs	r3, #1
 80011b4:	e059      	b.n	800126a <LAN8742_GetLinkState+0x106>
  }

  /* Check Auto negotiation */
  if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BCR, &readval) < 0)
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	695b      	ldr	r3, [r3, #20]
 80011ba:	687a      	ldr	r2, [r7, #4]
 80011bc:	6810      	ldr	r0, [r2, #0]
 80011be:	f107 020c 	add.w	r2, r7, #12
 80011c2:	2100      	movs	r1, #0
 80011c4:	4798      	blx	r3
 80011c6:	4603      	mov	r3, r0
 80011c8:	2b00      	cmp	r3, #0
 80011ca:	da02      	bge.n	80011d2 <LAN8742_GetLinkState+0x6e>
  {
    return LAN8742_STATUS_READ_ERROR;
 80011cc:	f06f 0304 	mvn.w	r3, #4
 80011d0:	e04b      	b.n	800126a <LAN8742_GetLinkState+0x106>
  }

  if((readval & LAN8742_BCR_AUTONEGO_EN) != LAN8742_BCR_AUTONEGO_EN)
 80011d2:	68fb      	ldr	r3, [r7, #12]
 80011d4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80011d8:	2b00      	cmp	r3, #0
 80011da:	d11b      	bne.n	8001214 <LAN8742_GetLinkState+0xb0>
  {
    if(((readval & LAN8742_BCR_SPEED_SELECT) == LAN8742_BCR_SPEED_SELECT) && ((readval & LAN8742_BCR_DUPLEX_MODE) == LAN8742_BCR_DUPLEX_MODE))
 80011dc:	68fb      	ldr	r3, [r7, #12]
 80011de:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80011e2:	2b00      	cmp	r3, #0
 80011e4:	d006      	beq.n	80011f4 <LAN8742_GetLinkState+0x90>
 80011e6:	68fb      	ldr	r3, [r7, #12]
 80011e8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80011ec:	2b00      	cmp	r3, #0
 80011ee:	d001      	beq.n	80011f4 <LAN8742_GetLinkState+0x90>
    {
      return LAN8742_STATUS_100MBITS_FULLDUPLEX;
 80011f0:	2302      	movs	r3, #2
 80011f2:	e03a      	b.n	800126a <LAN8742_GetLinkState+0x106>
    }
    else if ((readval & LAN8742_BCR_SPEED_SELECT) == LAN8742_BCR_SPEED_SELECT)
 80011f4:	68fb      	ldr	r3, [r7, #12]
 80011f6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80011fa:	2b00      	cmp	r3, #0
 80011fc:	d001      	beq.n	8001202 <LAN8742_GetLinkState+0x9e>
    {
      return LAN8742_STATUS_100MBITS_HALFDUPLEX;
 80011fe:	2303      	movs	r3, #3
 8001200:	e033      	b.n	800126a <LAN8742_GetLinkState+0x106>
    }
    else if ((readval & LAN8742_BCR_DUPLEX_MODE) == LAN8742_BCR_DUPLEX_MODE)
 8001202:	68fb      	ldr	r3, [r7, #12]
 8001204:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001208:	2b00      	cmp	r3, #0
 800120a:	d001      	beq.n	8001210 <LAN8742_GetLinkState+0xac>
    {
      return LAN8742_STATUS_10MBITS_FULLDUPLEX;
 800120c:	2304      	movs	r3, #4
 800120e:	e02c      	b.n	800126a <LAN8742_GetLinkState+0x106>
    }
    else
    {
      return LAN8742_STATUS_10MBITS_HALFDUPLEX;
 8001210:	2305      	movs	r3, #5
 8001212:	e02a      	b.n	800126a <LAN8742_GetLinkState+0x106>
    }
  }
  else /* Auto Nego enabled */
  {
    if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_PHYSCSR, &readval) < 0)
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	695b      	ldr	r3, [r3, #20]
 8001218:	687a      	ldr	r2, [r7, #4]
 800121a:	6810      	ldr	r0, [r2, #0]
 800121c:	f107 020c 	add.w	r2, r7, #12
 8001220:	211f      	movs	r1, #31
 8001222:	4798      	blx	r3
 8001224:	4603      	mov	r3, r0
 8001226:	2b00      	cmp	r3, #0
 8001228:	da02      	bge.n	8001230 <LAN8742_GetLinkState+0xcc>
    {
      return LAN8742_STATUS_READ_ERROR;
 800122a:	f06f 0304 	mvn.w	r3, #4
 800122e:	e01c      	b.n	800126a <LAN8742_GetLinkState+0x106>
    }

    /* Check if auto nego not done */
    if((readval & LAN8742_PHYSCSR_AUTONEGO_DONE) == 0)
 8001230:	68fb      	ldr	r3, [r7, #12]
 8001232:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001236:	2b00      	cmp	r3, #0
 8001238:	d101      	bne.n	800123e <LAN8742_GetLinkState+0xda>
    {
      return LAN8742_STATUS_AUTONEGO_NOTDONE;
 800123a:	2306      	movs	r3, #6
 800123c:	e015      	b.n	800126a <LAN8742_GetLinkState+0x106>
    }

    if((readval & LAN8742_PHYSCSR_HCDSPEEDMASK) == LAN8742_PHYSCSR_100BTX_FD)
 800123e:	68fb      	ldr	r3, [r7, #12]
 8001240:	f003 031c 	and.w	r3, r3, #28
 8001244:	2b18      	cmp	r3, #24
 8001246:	d101      	bne.n	800124c <LAN8742_GetLinkState+0xe8>
    {
      return LAN8742_STATUS_100MBITS_FULLDUPLEX;
 8001248:	2302      	movs	r3, #2
 800124a:	e00e      	b.n	800126a <LAN8742_GetLinkState+0x106>
    }
    else if ((readval & LAN8742_PHYSCSR_HCDSPEEDMASK) == LAN8742_PHYSCSR_100BTX_HD)
 800124c:	68fb      	ldr	r3, [r7, #12]
 800124e:	f003 031c 	and.w	r3, r3, #28
 8001252:	2b08      	cmp	r3, #8
 8001254:	d101      	bne.n	800125a <LAN8742_GetLinkState+0xf6>
    {
      return LAN8742_STATUS_100MBITS_HALFDUPLEX;
 8001256:	2303      	movs	r3, #3
 8001258:	e007      	b.n	800126a <LAN8742_GetLinkState+0x106>
    }
    else if ((readval & LAN8742_PHYSCSR_HCDSPEEDMASK) == LAN8742_PHYSCSR_10BT_FD)
 800125a:	68fb      	ldr	r3, [r7, #12]
 800125c:	f003 031c 	and.w	r3, r3, #28
 8001260:	2b14      	cmp	r3, #20
 8001262:	d101      	bne.n	8001268 <LAN8742_GetLinkState+0x104>
    {
      return LAN8742_STATUS_10MBITS_FULLDUPLEX;
 8001264:	2304      	movs	r3, #4
 8001266:	e000      	b.n	800126a <LAN8742_GetLinkState+0x106>
    }
    else
    {
      return LAN8742_STATUS_10MBITS_HALFDUPLEX;
 8001268:	2305      	movs	r3, #5
    }
  }
}
 800126a:	4618      	mov	r0, r3
 800126c:	3710      	adds	r7, #16
 800126e:	46bd      	mov	sp, r7
 8001270:	bd80      	pop	{r7, pc}
	...

08001274 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001274:	b580      	push	{r7, lr}
 8001276:	b082      	sub	sp, #8
 8001278:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800127a:	2003      	movs	r0, #3
 800127c:	f000 f923 	bl	80014c6 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8001280:	f003 f802 	bl	8004288 <HAL_RCC_GetSysClockFreq>
 8001284:	4602      	mov	r2, r0
 8001286:	4b15      	ldr	r3, [pc, #84]	@ (80012dc <HAL_Init+0x68>)
 8001288:	699b      	ldr	r3, [r3, #24]
 800128a:	0a1b      	lsrs	r3, r3, #8
 800128c:	f003 030f 	and.w	r3, r3, #15
 8001290:	4913      	ldr	r1, [pc, #76]	@ (80012e0 <HAL_Init+0x6c>)
 8001292:	5ccb      	ldrb	r3, [r1, r3]
 8001294:	f003 031f 	and.w	r3, r3, #31
 8001298:	fa22 f303 	lsr.w	r3, r2, r3
 800129c:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800129e:	4b0f      	ldr	r3, [pc, #60]	@ (80012dc <HAL_Init+0x68>)
 80012a0:	699b      	ldr	r3, [r3, #24]
 80012a2:	f003 030f 	and.w	r3, r3, #15
 80012a6:	4a0e      	ldr	r2, [pc, #56]	@ (80012e0 <HAL_Init+0x6c>)
 80012a8:	5cd3      	ldrb	r3, [r2, r3]
 80012aa:	f003 031f 	and.w	r3, r3, #31
 80012ae:	687a      	ldr	r2, [r7, #4]
 80012b0:	fa22 f303 	lsr.w	r3, r2, r3
 80012b4:	4a0b      	ldr	r2, [pc, #44]	@ (80012e4 <HAL_Init+0x70>)
 80012b6:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80012b8:	4a0b      	ldr	r2, [pc, #44]	@ (80012e8 <HAL_Init+0x74>)
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80012be:	200f      	movs	r0, #15
 80012c0:	f7ff fc88 	bl	8000bd4 <HAL_InitTick>
 80012c4:	4603      	mov	r3, r0
 80012c6:	2b00      	cmp	r3, #0
 80012c8:	d001      	beq.n	80012ce <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 80012ca:	2301      	movs	r3, #1
 80012cc:	e002      	b.n	80012d4 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 80012ce:	f7ff fb7b 	bl	80009c8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80012d2:	2300      	movs	r3, #0
}
 80012d4:	4618      	mov	r0, r3
 80012d6:	3708      	adds	r7, #8
 80012d8:	46bd      	mov	sp, r7
 80012da:	bd80      	pop	{r7, pc}
 80012dc:	58024400 	.word	0x58024400
 80012e0:	0801a974 	.word	0x0801a974
 80012e4:	24000004 	.word	0x24000004
 80012e8:	24000000 	.word	0x24000000

080012ec <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80012ec:	b480      	push	{r7}
 80012ee:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80012f0:	4b06      	ldr	r3, [pc, #24]	@ (800130c <HAL_IncTick+0x20>)
 80012f2:	781b      	ldrb	r3, [r3, #0]
 80012f4:	461a      	mov	r2, r3
 80012f6:	4b06      	ldr	r3, [pc, #24]	@ (8001310 <HAL_IncTick+0x24>)
 80012f8:	681b      	ldr	r3, [r3, #0]
 80012fa:	4413      	add	r3, r2
 80012fc:	4a04      	ldr	r2, [pc, #16]	@ (8001310 <HAL_IncTick+0x24>)
 80012fe:	6013      	str	r3, [r2, #0]
}
 8001300:	bf00      	nop
 8001302:	46bd      	mov	sp, r7
 8001304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001308:	4770      	bx	lr
 800130a:	bf00      	nop
 800130c:	2400000c 	.word	0x2400000c
 8001310:	24000204 	.word	0x24000204

08001314 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001314:	b480      	push	{r7}
 8001316:	af00      	add	r7, sp, #0
  return uwTick;
 8001318:	4b03      	ldr	r3, [pc, #12]	@ (8001328 <HAL_GetTick+0x14>)
 800131a:	681b      	ldr	r3, [r3, #0]
}
 800131c:	4618      	mov	r0, r3
 800131e:	46bd      	mov	sp, r7
 8001320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001324:	4770      	bx	lr
 8001326:	bf00      	nop
 8001328:	24000204 	.word	0x24000204

0800132c <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 800132c:	b480      	push	{r7}
 800132e:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8001330:	4b03      	ldr	r3, [pc, #12]	@ (8001340 <HAL_GetREVID+0x14>)
 8001332:	681b      	ldr	r3, [r3, #0]
 8001334:	0c1b      	lsrs	r3, r3, #16
}
 8001336:	4618      	mov	r0, r3
 8001338:	46bd      	mov	sp, r7
 800133a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800133e:	4770      	bx	lr
 8001340:	5c001000 	.word	0x5c001000

08001344 <HAL_SYSCFG_ETHInterfaceSelect>:
  *   @arg SYSCFG_ETH_MII : Select the Media Independent Interface
  *   @arg SYSCFG_ETH_RMII: Select the Reduced Media Independent Interface
  * @retval None
  */
void HAL_SYSCFG_ETHInterfaceSelect(uint32_t SYSCFG_ETHInterface)
{
 8001344:	b480      	push	{r7}
 8001346:	b083      	sub	sp, #12
 8001348:	af00      	add	r7, sp, #0
 800134a:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_SYSCFG_ETHERNET_CONFIG(SYSCFG_ETHInterface));

  MODIFY_REG(SYSCFG->PMCR, SYSCFG_PMCR_EPIS_SEL, (uint32_t)(SYSCFG_ETHInterface));
 800134c:	4b06      	ldr	r3, [pc, #24]	@ (8001368 <HAL_SYSCFG_ETHInterfaceSelect+0x24>)
 800134e:	685b      	ldr	r3, [r3, #4]
 8001350:	f423 0260 	bic.w	r2, r3, #14680064	@ 0xe00000
 8001354:	4904      	ldr	r1, [pc, #16]	@ (8001368 <HAL_SYSCFG_ETHInterfaceSelect+0x24>)
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	4313      	orrs	r3, r2
 800135a:	604b      	str	r3, [r1, #4]
}
 800135c:	bf00      	nop
 800135e:	370c      	adds	r7, #12
 8001360:	46bd      	mov	sp, r7
 8001362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001366:	4770      	bx	lr
 8001368:	58000400 	.word	0x58000400

0800136c <__NVIC_SetPriorityGrouping>:
{
 800136c:	b480      	push	{r7}
 800136e:	b085      	sub	sp, #20
 8001370:	af00      	add	r7, sp, #0
 8001372:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	f003 0307 	and.w	r3, r3, #7
 800137a:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800137c:	4b0b      	ldr	r3, [pc, #44]	@ (80013ac <__NVIC_SetPriorityGrouping+0x40>)
 800137e:	68db      	ldr	r3, [r3, #12]
 8001380:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001382:	68ba      	ldr	r2, [r7, #8]
 8001384:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001388:	4013      	ands	r3, r2
 800138a:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800138c:	68fb      	ldr	r3, [r7, #12]
 800138e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001390:	68bb      	ldr	r3, [r7, #8]
 8001392:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001394:	4b06      	ldr	r3, [pc, #24]	@ (80013b0 <__NVIC_SetPriorityGrouping+0x44>)
 8001396:	4313      	orrs	r3, r2
 8001398:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800139a:	4a04      	ldr	r2, [pc, #16]	@ (80013ac <__NVIC_SetPriorityGrouping+0x40>)
 800139c:	68bb      	ldr	r3, [r7, #8]
 800139e:	60d3      	str	r3, [r2, #12]
}
 80013a0:	bf00      	nop
 80013a2:	3714      	adds	r7, #20
 80013a4:	46bd      	mov	sp, r7
 80013a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013aa:	4770      	bx	lr
 80013ac:	e000ed00 	.word	0xe000ed00
 80013b0:	05fa0000 	.word	0x05fa0000

080013b4 <__NVIC_GetPriorityGrouping>:
{
 80013b4:	b480      	push	{r7}
 80013b6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80013b8:	4b04      	ldr	r3, [pc, #16]	@ (80013cc <__NVIC_GetPriorityGrouping+0x18>)
 80013ba:	68db      	ldr	r3, [r3, #12]
 80013bc:	0a1b      	lsrs	r3, r3, #8
 80013be:	f003 0307 	and.w	r3, r3, #7
}
 80013c2:	4618      	mov	r0, r3
 80013c4:	46bd      	mov	sp, r7
 80013c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ca:	4770      	bx	lr
 80013cc:	e000ed00 	.word	0xe000ed00

080013d0 <__NVIC_EnableIRQ>:
{
 80013d0:	b480      	push	{r7}
 80013d2:	b083      	sub	sp, #12
 80013d4:	af00      	add	r7, sp, #0
 80013d6:	4603      	mov	r3, r0
 80013d8:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80013da:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80013de:	2b00      	cmp	r3, #0
 80013e0:	db0b      	blt.n	80013fa <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80013e2:	88fb      	ldrh	r3, [r7, #6]
 80013e4:	f003 021f 	and.w	r2, r3, #31
 80013e8:	4907      	ldr	r1, [pc, #28]	@ (8001408 <__NVIC_EnableIRQ+0x38>)
 80013ea:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80013ee:	095b      	lsrs	r3, r3, #5
 80013f0:	2001      	movs	r0, #1
 80013f2:	fa00 f202 	lsl.w	r2, r0, r2
 80013f6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80013fa:	bf00      	nop
 80013fc:	370c      	adds	r7, #12
 80013fe:	46bd      	mov	sp, r7
 8001400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001404:	4770      	bx	lr
 8001406:	bf00      	nop
 8001408:	e000e100 	.word	0xe000e100

0800140c <__NVIC_SetPriority>:
{
 800140c:	b480      	push	{r7}
 800140e:	b083      	sub	sp, #12
 8001410:	af00      	add	r7, sp, #0
 8001412:	4603      	mov	r3, r0
 8001414:	6039      	str	r1, [r7, #0]
 8001416:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001418:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800141c:	2b00      	cmp	r3, #0
 800141e:	db0a      	blt.n	8001436 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001420:	683b      	ldr	r3, [r7, #0]
 8001422:	b2da      	uxtb	r2, r3
 8001424:	490c      	ldr	r1, [pc, #48]	@ (8001458 <__NVIC_SetPriority+0x4c>)
 8001426:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800142a:	0112      	lsls	r2, r2, #4
 800142c:	b2d2      	uxtb	r2, r2
 800142e:	440b      	add	r3, r1
 8001430:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8001434:	e00a      	b.n	800144c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001436:	683b      	ldr	r3, [r7, #0]
 8001438:	b2da      	uxtb	r2, r3
 800143a:	4908      	ldr	r1, [pc, #32]	@ (800145c <__NVIC_SetPriority+0x50>)
 800143c:	88fb      	ldrh	r3, [r7, #6]
 800143e:	f003 030f 	and.w	r3, r3, #15
 8001442:	3b04      	subs	r3, #4
 8001444:	0112      	lsls	r2, r2, #4
 8001446:	b2d2      	uxtb	r2, r2
 8001448:	440b      	add	r3, r1
 800144a:	761a      	strb	r2, [r3, #24]
}
 800144c:	bf00      	nop
 800144e:	370c      	adds	r7, #12
 8001450:	46bd      	mov	sp, r7
 8001452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001456:	4770      	bx	lr
 8001458:	e000e100 	.word	0xe000e100
 800145c:	e000ed00 	.word	0xe000ed00

08001460 <NVIC_EncodePriority>:
{
 8001460:	b480      	push	{r7}
 8001462:	b089      	sub	sp, #36	@ 0x24
 8001464:	af00      	add	r7, sp, #0
 8001466:	60f8      	str	r0, [r7, #12]
 8001468:	60b9      	str	r1, [r7, #8]
 800146a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800146c:	68fb      	ldr	r3, [r7, #12]
 800146e:	f003 0307 	and.w	r3, r3, #7
 8001472:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001474:	69fb      	ldr	r3, [r7, #28]
 8001476:	f1c3 0307 	rsb	r3, r3, #7
 800147a:	2b04      	cmp	r3, #4
 800147c:	bf28      	it	cs
 800147e:	2304      	movcs	r3, #4
 8001480:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001482:	69fb      	ldr	r3, [r7, #28]
 8001484:	3304      	adds	r3, #4
 8001486:	2b06      	cmp	r3, #6
 8001488:	d902      	bls.n	8001490 <NVIC_EncodePriority+0x30>
 800148a:	69fb      	ldr	r3, [r7, #28]
 800148c:	3b03      	subs	r3, #3
 800148e:	e000      	b.n	8001492 <NVIC_EncodePriority+0x32>
 8001490:	2300      	movs	r3, #0
 8001492:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001494:	f04f 32ff 	mov.w	r2, #4294967295
 8001498:	69bb      	ldr	r3, [r7, #24]
 800149a:	fa02 f303 	lsl.w	r3, r2, r3
 800149e:	43da      	mvns	r2, r3
 80014a0:	68bb      	ldr	r3, [r7, #8]
 80014a2:	401a      	ands	r2, r3
 80014a4:	697b      	ldr	r3, [r7, #20]
 80014a6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80014a8:	f04f 31ff 	mov.w	r1, #4294967295
 80014ac:	697b      	ldr	r3, [r7, #20]
 80014ae:	fa01 f303 	lsl.w	r3, r1, r3
 80014b2:	43d9      	mvns	r1, r3
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80014b8:	4313      	orrs	r3, r2
}
 80014ba:	4618      	mov	r0, r3
 80014bc:	3724      	adds	r7, #36	@ 0x24
 80014be:	46bd      	mov	sp, r7
 80014c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014c4:	4770      	bx	lr

080014c6 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80014c6:	b580      	push	{r7, lr}
 80014c8:	b082      	sub	sp, #8
 80014ca:	af00      	add	r7, sp, #0
 80014cc:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80014ce:	6878      	ldr	r0, [r7, #4]
 80014d0:	f7ff ff4c 	bl	800136c <__NVIC_SetPriorityGrouping>
}
 80014d4:	bf00      	nop
 80014d6:	3708      	adds	r7, #8
 80014d8:	46bd      	mov	sp, r7
 80014da:	bd80      	pop	{r7, pc}

080014dc <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80014dc:	b580      	push	{r7, lr}
 80014de:	b086      	sub	sp, #24
 80014e0:	af00      	add	r7, sp, #0
 80014e2:	4603      	mov	r3, r0
 80014e4:	60b9      	str	r1, [r7, #8]
 80014e6:	607a      	str	r2, [r7, #4]
 80014e8:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80014ea:	f7ff ff63 	bl	80013b4 <__NVIC_GetPriorityGrouping>
 80014ee:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80014f0:	687a      	ldr	r2, [r7, #4]
 80014f2:	68b9      	ldr	r1, [r7, #8]
 80014f4:	6978      	ldr	r0, [r7, #20]
 80014f6:	f7ff ffb3 	bl	8001460 <NVIC_EncodePriority>
 80014fa:	4602      	mov	r2, r0
 80014fc:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001500:	4611      	mov	r1, r2
 8001502:	4618      	mov	r0, r3
 8001504:	f7ff ff82 	bl	800140c <__NVIC_SetPriority>
}
 8001508:	bf00      	nop
 800150a:	3718      	adds	r7, #24
 800150c:	46bd      	mov	sp, r7
 800150e:	bd80      	pop	{r7, pc}

08001510 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001510:	b580      	push	{r7, lr}
 8001512:	b082      	sub	sp, #8
 8001514:	af00      	add	r7, sp, #0
 8001516:	4603      	mov	r3, r0
 8001518:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800151a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800151e:	4618      	mov	r0, r3
 8001520:	f7ff ff56 	bl	80013d0 <__NVIC_EnableIRQ>
}
 8001524:	bf00      	nop
 8001526:	3708      	adds	r7, #8
 8001528:	46bd      	mov	sp, r7
 800152a:	bd80      	pop	{r7, pc}

0800152c <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 800152c:	b480      	push	{r7}
 800152e:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8001530:	f3bf 8f5f 	dmb	sy
}
 8001534:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8001536:	4b07      	ldr	r3, [pc, #28]	@ (8001554 <HAL_MPU_Disable+0x28>)
 8001538:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800153a:	4a06      	ldr	r2, [pc, #24]	@ (8001554 <HAL_MPU_Disable+0x28>)
 800153c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001540:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8001542:	4b05      	ldr	r3, [pc, #20]	@ (8001558 <HAL_MPU_Disable+0x2c>)
 8001544:	2200      	movs	r2, #0
 8001546:	605a      	str	r2, [r3, #4]
}
 8001548:	bf00      	nop
 800154a:	46bd      	mov	sp, r7
 800154c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001550:	4770      	bx	lr
 8001552:	bf00      	nop
 8001554:	e000ed00 	.word	0xe000ed00
 8001558:	e000ed90 	.word	0xe000ed90

0800155c <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 800155c:	b480      	push	{r7}
 800155e:	b083      	sub	sp, #12
 8001560:	af00      	add	r7, sp, #0
 8001562:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8001564:	4a0b      	ldr	r2, [pc, #44]	@ (8001594 <HAL_MPU_Enable+0x38>)
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	f043 0301 	orr.w	r3, r3, #1
 800156c:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 800156e:	4b0a      	ldr	r3, [pc, #40]	@ (8001598 <HAL_MPU_Enable+0x3c>)
 8001570:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001572:	4a09      	ldr	r2, [pc, #36]	@ (8001598 <HAL_MPU_Enable+0x3c>)
 8001574:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001578:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 800157a:	f3bf 8f4f 	dsb	sy
}
 800157e:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001580:	f3bf 8f6f 	isb	sy
}
 8001584:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8001586:	bf00      	nop
 8001588:	370c      	adds	r7, #12
 800158a:	46bd      	mov	sp, r7
 800158c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001590:	4770      	bx	lr
 8001592:	bf00      	nop
 8001594:	e000ed90 	.word	0xe000ed90
 8001598:	e000ed00 	.word	0xe000ed00

0800159c <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *MPU_Init)
{
 800159c:	b480      	push	{r7}
 800159e:	b083      	sub	sp, #12
 80015a0:	af00      	add	r7, sp, #0
 80015a2:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	785a      	ldrb	r2, [r3, #1]
 80015a8:	4b1b      	ldr	r3, [pc, #108]	@ (8001618 <HAL_MPU_ConfigRegion+0x7c>)
 80015aa:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 80015ac:	4b1a      	ldr	r3, [pc, #104]	@ (8001618 <HAL_MPU_ConfigRegion+0x7c>)
 80015ae:	691b      	ldr	r3, [r3, #16]
 80015b0:	4a19      	ldr	r2, [pc, #100]	@ (8001618 <HAL_MPU_ConfigRegion+0x7c>)
 80015b2:	f023 0301 	bic.w	r3, r3, #1
 80015b6:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 80015b8:	4a17      	ldr	r2, [pc, #92]	@ (8001618 <HAL_MPU_ConfigRegion+0x7c>)
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	685b      	ldr	r3, [r3, #4]
 80015be:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	7b1b      	ldrb	r3, [r3, #12]
 80015c4:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	7adb      	ldrb	r3, [r3, #11]
 80015ca:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80015cc:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	7a9b      	ldrb	r3, [r3, #10]
 80015d2:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 80015d4:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	7b5b      	ldrb	r3, [r3, #13]
 80015da:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 80015dc:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	7b9b      	ldrb	r3, [r3, #14]
 80015e2:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 80015e4:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	7bdb      	ldrb	r3, [r3, #15]
 80015ea:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 80015ec:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	7a5b      	ldrb	r3, [r3, #9]
 80015f2:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 80015f4:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	7a1b      	ldrb	r3, [r3, #8]
 80015fa:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 80015fc:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 80015fe:	687a      	ldr	r2, [r7, #4]
 8001600:	7812      	ldrb	r2, [r2, #0]
 8001602:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001604:	4a04      	ldr	r2, [pc, #16]	@ (8001618 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8001606:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001608:	6113      	str	r3, [r2, #16]
}
 800160a:	bf00      	nop
 800160c:	370c      	adds	r7, #12
 800160e:	46bd      	mov	sp, r7
 8001610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001614:	4770      	bx	lr
 8001616:	bf00      	nop
 8001618:	e000ed90 	.word	0xe000ed90

0800161c <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 800161c:	b580      	push	{r7, lr}
 800161e:	b084      	sub	sp, #16
 8001620:	af00      	add	r7, sp, #0
 8001622:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	2b00      	cmp	r3, #0
 8001628:	d101      	bne.n	800162e <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 800162a:	2301      	movs	r3, #1
 800162c:	e0e3      	b.n	80017f6 <HAL_ETH_Init+0x1da>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8001634:	2b00      	cmp	r3, #0
 8001636:	d106      	bne.n	8001646 <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	2220      	movs	r2, #32
 800163c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 8001640:	6878      	ldr	r0, [r7, #4]
 8001642:	f005 fd9b 	bl	800717c <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001646:	4b6e      	ldr	r3, [pc, #440]	@ (8001800 <HAL_ETH_Init+0x1e4>)
 8001648:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800164c:	4a6c      	ldr	r2, [pc, #432]	@ (8001800 <HAL_ETH_Init+0x1e4>)
 800164e:	f043 0302 	orr.w	r3, r3, #2
 8001652:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8001656:	4b6a      	ldr	r3, [pc, #424]	@ (8001800 <HAL_ETH_Init+0x1e4>)
 8001658:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800165c:	f003 0302 	and.w	r3, r3, #2
 8001660:	60bb      	str	r3, [r7, #8]
 8001662:	68bb      	ldr	r3, [r7, #8]

  if (heth->Init.MediaInterface == HAL_ETH_MII_MODE)
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	7a1b      	ldrb	r3, [r3, #8]
 8001668:	2b00      	cmp	r3, #0
 800166a:	d103      	bne.n	8001674 <HAL_ETH_Init+0x58>
  {
    HAL_SYSCFG_ETHInterfaceSelect(SYSCFG_ETH_MII);
 800166c:	2000      	movs	r0, #0
 800166e:	f7ff fe69 	bl	8001344 <HAL_SYSCFG_ETHInterfaceSelect>
 8001672:	e003      	b.n	800167c <HAL_ETH_Init+0x60>
  }
  else
  {
    HAL_SYSCFG_ETHInterfaceSelect(SYSCFG_ETH_RMII);
 8001674:	f44f 0000 	mov.w	r0, #8388608	@ 0x800000
 8001678:	f7ff fe64 	bl	8001344 <HAL_SYSCFG_ETHInterfaceSelect>
  }

  /* Dummy read to sync with ETH */
  (void)SYSCFG->PMCR;
 800167c:	4b61      	ldr	r3, [pc, #388]	@ (8001804 <HAL_ETH_Init+0x1e8>)
 800167e:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR);
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	681b      	ldr	r3, [r3, #0]
 8001684:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001688:	681b      	ldr	r3, [r3, #0]
 800168a:	687a      	ldr	r2, [r7, #4]
 800168c:	6812      	ldr	r2, [r2, #0]
 800168e:	f043 0301 	orr.w	r3, r3, #1
 8001692:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8001696:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001698:	f7ff fe3c 	bl	8001314 <HAL_GetTick>
 800169c:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR) > 0U)
 800169e:	e011      	b.n	80016c4 <HAL_ETH_Init+0xa8>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 80016a0:	f7ff fe38 	bl	8001314 <HAL_GetTick>
 80016a4:	4602      	mov	r2, r0
 80016a6:	68fb      	ldr	r3, [r7, #12]
 80016a8:	1ad3      	subs	r3, r2, r3
 80016aa:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 80016ae:	d909      	bls.n	80016c4 <HAL_ETH_Init+0xa8>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	2204      	movs	r2, #4
 80016b4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	22e0      	movs	r2, #224	@ 0xe0
 80016bc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      /* Return Error */
      return HAL_ERROR;
 80016c0:	2301      	movs	r3, #1
 80016c2:	e098      	b.n	80017f6 <HAL_ETH_Init+0x1da>
  while (READ_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR) > 0U)
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	681b      	ldr	r3, [r3, #0]
 80016c8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80016cc:	681b      	ldr	r3, [r3, #0]
 80016ce:	f003 0301 	and.w	r3, r3, #1
 80016d2:	2b00      	cmp	r3, #0
 80016d4:	d1e4      	bne.n	80016a0 <HAL_ETH_Init+0x84>
    }
  }

  /*------------------ MDIO CSR Clock Range Configuration --------------------*/
  HAL_ETH_SetMDIOClockRange(heth);
 80016d6:	6878      	ldr	r0, [r7, #4]
 80016d8:	f000 ff1c 	bl	8002514 <HAL_ETH_SetMDIOClockRange>

  /*------------------ MAC LPI 1US Tic Counter Configuration --------------------*/
  WRITE_REG(heth->Instance->MAC1USTCR, (((uint32_t)HAL_RCC_GetHCLKFreq() / ETH_MAC_US_TICK) - 1U));
 80016dc:	f002 ff4e 	bl	800457c <HAL_RCC_GetHCLKFreq>
 80016e0:	4603      	mov	r3, r0
 80016e2:	4a49      	ldr	r2, [pc, #292]	@ (8001808 <HAL_ETH_Init+0x1ec>)
 80016e4:	fba2 2303 	umull	r2, r3, r2, r3
 80016e8:	0c9a      	lsrs	r2, r3, #18
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	681b      	ldr	r3, [r3, #0]
 80016ee:	3a01      	subs	r2, #1
 80016f0:	f8c3 20dc 	str.w	r2, [r3, #220]	@ 0xdc

  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 80016f4:	6878      	ldr	r0, [r7, #4]
 80016f6:	f001 f919 	bl	800292c <ETH_MACDMAConfig>

  /* SET DSL to 64 bit */
  MODIFY_REG(heth->Instance->DMACCR, ETH_DMACCR_DSL, ETH_DMACCR_DSL_64BIT);
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	681b      	ldr	r3, [r3, #0]
 80016fe:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001702:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8001706:	f423 13e0 	bic.w	r3, r3, #1835008	@ 0x1c0000
 800170a:	687a      	ldr	r2, [r7, #4]
 800170c:	6812      	ldr	r2, [r2, #0]
 800170e:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8001712:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8001716:	f8c2 3100 	str.w	r3, [r2, #256]	@ 0x100

  /* Set Receive Buffers Length (must be a multiple of 4) */
  if ((heth->Init.RxBuffLen % 0x4U) != 0x0U)
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	695b      	ldr	r3, [r3, #20]
 800171e:	f003 0303 	and.w	r3, r3, #3
 8001722:	2b00      	cmp	r3, #0
 8001724:	d009      	beq.n	800173a <HAL_ETH_Init+0x11e>
  {
    /* Set Error Code */
    heth->ErrorCode = HAL_ETH_ERROR_PARAM;
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	2201      	movs	r2, #1
 800172a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    /* Set State as Error */
    heth->gState = HAL_ETH_STATE_ERROR;
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	22e0      	movs	r2, #224	@ 0xe0
 8001732:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    /* Return Error */
    return HAL_ERROR;
 8001736:	2301      	movs	r3, #1
 8001738:	e05d      	b.n	80017f6 <HAL_ETH_Init+0x1da>
  }
  else
  {
    MODIFY_REG(heth->Instance->DMACRCR, ETH_DMACRCR_RBSZ, ((heth->Init.RxBuffLen) << 1));
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	681b      	ldr	r3, [r3, #0]
 800173e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001742:	f8d3 2108 	ldr.w	r2, [r3, #264]	@ 0x108
 8001746:	4b31      	ldr	r3, [pc, #196]	@ (800180c <HAL_ETH_Init+0x1f0>)
 8001748:	4013      	ands	r3, r2
 800174a:	687a      	ldr	r2, [r7, #4]
 800174c:	6952      	ldr	r2, [r2, #20]
 800174e:	0051      	lsls	r1, r2, #1
 8001750:	687a      	ldr	r2, [r7, #4]
 8001752:	6812      	ldr	r2, [r2, #0]
 8001754:	430b      	orrs	r3, r1
 8001756:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800175a:	f8c2 3108 	str.w	r3, [r2, #264]	@ 0x108
  }

  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 800175e:	6878      	ldr	r0, [r7, #4]
 8001760:	f001 f981 	bl	8002a66 <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 8001764:	6878      	ldr	r0, [r7, #4]
 8001766:	f001 f9c7 	bl	8002af8 <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  /* Set MAC addr bits 32 to 47 */
  heth->Instance->MACA0HR = (((uint32_t)(heth->Init.MACAddr[5]) << 8) | (uint32_t)heth->Init.MACAddr[4]);
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	685b      	ldr	r3, [r3, #4]
 800176e:	3305      	adds	r3, #5
 8001770:	781b      	ldrb	r3, [r3, #0]
 8001772:	021a      	lsls	r2, r3, #8
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	685b      	ldr	r3, [r3, #4]
 8001778:	3304      	adds	r3, #4
 800177a:	781b      	ldrb	r3, [r3, #0]
 800177c:	4619      	mov	r1, r3
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	681b      	ldr	r3, [r3, #0]
 8001782:	430a      	orrs	r2, r1
 8001784:	f8c3 2300 	str.w	r2, [r3, #768]	@ 0x300
  /* Set MAC addr bits 0 to 31 */
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	685b      	ldr	r3, [r3, #4]
 800178c:	3303      	adds	r3, #3
 800178e:	781b      	ldrb	r3, [r3, #0]
 8001790:	061a      	lsls	r2, r3, #24
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	685b      	ldr	r3, [r3, #4]
 8001796:	3302      	adds	r3, #2
 8001798:	781b      	ldrb	r3, [r3, #0]
 800179a:	041b      	lsls	r3, r3, #16
 800179c:	431a      	orrs	r2, r3
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	685b      	ldr	r3, [r3, #4]
 80017a2:	3301      	adds	r3, #1
 80017a4:	781b      	ldrb	r3, [r3, #0]
 80017a6:	021b      	lsls	r3, r3, #8
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 80017a8:	431a      	orrs	r2, r3
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	685b      	ldr	r3, [r3, #4]
 80017ae:	781b      	ldrb	r3, [r3, #0]
 80017b0:	4619      	mov	r1, r3
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	681b      	ldr	r3, [r3, #0]
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 80017b6:	430a      	orrs	r2, r1
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 80017b8:	f8c3 2304 	str.w	r2, [r3, #772]	@ 0x304

  /* Disable Rx MMC Interrupts */
  SET_BIT(heth->Instance->MMCRIMR, ETH_MMCRIMR_RXLPITRCIM | ETH_MMCRIMR_RXLPIUSCIM | \
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	681b      	ldr	r3, [r3, #0]
 80017c0:	f8d3 170c 	ldr.w	r1, [r3, #1804]	@ 0x70c
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	681a      	ldr	r2, [r3, #0]
 80017c8:	4b11      	ldr	r3, [pc, #68]	@ (8001810 <HAL_ETH_Init+0x1f4>)
 80017ca:	430b      	orrs	r3, r1
 80017cc:	f8c2 370c 	str.w	r3, [r2, #1804]	@ 0x70c
          ETH_MMCRIMR_RXUCGPIM | ETH_MMCRIMR_RXALGNERPIM | ETH_MMCRIMR_RXCRCERPIM);

  /* Disable Tx MMC Interrupts */
  SET_BIT(heth->Instance->MMCTIMR, ETH_MMCTIMR_TXLPITRCIM | ETH_MMCTIMR_TXLPIUSCIM | \
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	681b      	ldr	r3, [r3, #0]
 80017d4:	f8d3 1710 	ldr.w	r1, [r3, #1808]	@ 0x710
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	681a      	ldr	r2, [r3, #0]
 80017dc:	4b0d      	ldr	r3, [pc, #52]	@ (8001814 <HAL_ETH_Init+0x1f8>)
 80017de:	430b      	orrs	r3, r1
 80017e0:	f8c2 3710 	str.w	r3, [r2, #1808]	@ 0x710
          ETH_MMCTIMR_TXGPKTIM | ETH_MMCTIMR_TXMCOLGPIM | ETH_MMCTIMR_TXSCOLGPIM);

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	2200      	movs	r2, #0
 80017e8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  heth->gState = HAL_ETH_STATE_READY;
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	2210      	movs	r2, #16
 80017f0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80017f4:	2300      	movs	r3, #0
}
 80017f6:	4618      	mov	r0, r3
 80017f8:	3710      	adds	r7, #16
 80017fa:	46bd      	mov	sp, r7
 80017fc:	bd80      	pop	{r7, pc}
 80017fe:	bf00      	nop
 8001800:	58024400 	.word	0x58024400
 8001804:	58000400 	.word	0x58000400
 8001808:	431bde83 	.word	0x431bde83
 800180c:	ffff8001 	.word	0xffff8001
 8001810:	0c020060 	.word	0x0c020060
 8001814:	0c20c000 	.word	0x0c20c000

08001818 <HAL_ETH_Start_IT>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Start_IT(ETH_HandleTypeDef *heth)
{
 8001818:	b580      	push	{r7, lr}
 800181a:	b082      	sub	sp, #8
 800181c:	af00      	add	r7, sp, #0
 800181e:	6078      	str	r0, [r7, #4]
  if (heth->gState == HAL_ETH_STATE_READY)
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8001826:	2b10      	cmp	r3, #16
 8001828:	d165      	bne.n	80018f6 <HAL_ETH_Start_IT+0xde>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	2220      	movs	r2, #32
 800182e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* save IT mode to ETH Handle */
    heth->RxDescList.ItMode = 1U;
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	2201      	movs	r2, #1
 8001836:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set number of descriptors to build */
    heth->RxDescList.RxBuildDescCnt = ETH_RX_DESC_CNT;
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	2204      	movs	r2, #4
 800183c:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Build all descriptors */
    ETH_UpdateDescriptor(heth);
 800183e:	6878      	ldr	r0, [r7, #4]
 8001840:	f000 f9e4 	bl	8001c0c <ETH_UpdateDescriptor>

    /* Enable the DMA transmission */
    SET_BIT(heth->Instance->DMACTCR, ETH_DMACTCR_ST);
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	681b      	ldr	r3, [r3, #0]
 8001848:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800184c:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
 8001850:	687a      	ldr	r2, [r7, #4]
 8001852:	6812      	ldr	r2, [r2, #0]
 8001854:	f043 0301 	orr.w	r3, r3, #1
 8001858:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800185c:	f8c2 3104 	str.w	r3, [r2, #260]	@ 0x104

    /* Enable the DMA reception */
    SET_BIT(heth->Instance->DMACRCR, ETH_DMACRCR_SR);
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	681b      	ldr	r3, [r3, #0]
 8001864:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001868:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 800186c:	687a      	ldr	r2, [r7, #4]
 800186e:	6812      	ldr	r2, [r2, #0]
 8001870:	f043 0301 	orr.w	r3, r3, #1
 8001874:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8001878:	f8c2 3108 	str.w	r3, [r2, #264]	@ 0x108

    /* Clear Tx and Rx process stopped flags */
    heth->Instance->DMACSR |= (ETH_DMACSR_TPS | ETH_DMACSR_RPS);
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	681b      	ldr	r3, [r3, #0]
 8001880:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001884:	f8d3 3160 	ldr.w	r3, [r3, #352]	@ 0x160
 8001888:	687a      	ldr	r2, [r7, #4]
 800188a:	6812      	ldr	r2, [r2, #0]
 800188c:	f443 7381 	orr.w	r3, r3, #258	@ 0x102
 8001890:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8001894:	f8c2 3160 	str.w	r3, [r2, #352]	@ 0x160

    /* Set the Flush Transmit FIFO bit */
    SET_BIT(heth->Instance->MTLTQOMR, ETH_MTLTQOMR_FTQ);
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	681b      	ldr	r3, [r3, #0]
 800189c:	f8d3 2d00 	ldr.w	r2, [r3, #3328]	@ 0xd00
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	f042 0201 	orr.w	r2, r2, #1
 80018a8:	f8c3 2d00 	str.w	r2, [r3, #3328]	@ 0xd00

    /* Enable the MAC transmission */
    SET_BIT(heth->Instance->MACCR, ETH_MACCR_TE);
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	681b      	ldr	r3, [r3, #0]
 80018b0:	681a      	ldr	r2, [r3, #0]
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	681b      	ldr	r3, [r3, #0]
 80018b6:	f042 0202 	orr.w	r2, r2, #2
 80018ba:	601a      	str	r2, [r3, #0]

    /* Enable the MAC reception */
    SET_BIT(heth->Instance->MACCR, ETH_MACCR_RE);
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	681b      	ldr	r3, [r3, #0]
 80018c0:	681a      	ldr	r2, [r3, #0]
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	681b      	ldr	r3, [r3, #0]
 80018c6:	f042 0201 	orr.w	r2, r2, #1
 80018ca:	601a      	str	r2, [r3, #0]
    /* Enable ETH DMA interrupts:
    - Tx complete interrupt
    - Rx complete interrupt
    - Fatal bus interrupt
    */
    __HAL_ETH_DMA_ENABLE_IT(heth, (ETH_DMACIER_NIE | ETH_DMACIER_RIE | ETH_DMACIER_TIE  |
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	681b      	ldr	r3, [r3, #0]
 80018d0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80018d4:	f8d3 1134 	ldr.w	r1, [r3, #308]	@ 0x134
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	681a      	ldr	r2, [r3, #0]
 80018dc:	f24d 03c1 	movw	r3, #53441	@ 0xd0c1
 80018e0:	430b      	orrs	r3, r1
 80018e2:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80018e6:	f8c2 3134 	str.w	r3, [r2, #308]	@ 0x134
                                   ETH_DMACIER_FBEE | ETH_DMACIER_AIE | ETH_DMACIER_RBUE));

    heth->gState = HAL_ETH_STATE_STARTED;
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	2240      	movs	r2, #64	@ 0x40
 80018ee:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    return HAL_OK;
 80018f2:	2300      	movs	r3, #0
 80018f4:	e000      	b.n	80018f8 <HAL_ETH_Start_IT+0xe0>
  }
  else
  {
    return HAL_ERROR;
 80018f6:	2301      	movs	r3, #1
  }
}
 80018f8:	4618      	mov	r0, r3
 80018fa:	3708      	adds	r7, #8
 80018fc:	46bd      	mov	sp, r7
 80018fe:	bd80      	pop	{r7, pc}

08001900 <HAL_ETH_Stop_IT>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Stop_IT(ETH_HandleTypeDef *heth)
{
 8001900:	b480      	push	{r7}
 8001902:	b085      	sub	sp, #20
 8001904:	af00      	add	r7, sp, #0
 8001906:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t descindex;

  if (heth->gState == HAL_ETH_STATE_STARTED)
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800190e:	2b40      	cmp	r3, #64	@ 0x40
 8001910:	d165      	bne.n	80019de <HAL_ETH_Stop_IT+0xde>
  {
    /* Set the ETH peripheral state to BUSY */
    heth->gState = HAL_ETH_STATE_BUSY;
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	2220      	movs	r2, #32
 8001916:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    /* Disable interrupts:
    - Tx complete interrupt
    - Rx complete interrupt
    - Fatal bus interrupt
    */
    __HAL_ETH_DMA_DISABLE_IT(heth, (ETH_DMACIER_NIE | ETH_DMACIER_RIE | ETH_DMACIER_TIE  |
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	681b      	ldr	r3, [r3, #0]
 800191e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001922:	f8d3 1134 	ldr.w	r1, [r3, #308]	@ 0x134
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	681a      	ldr	r2, [r3, #0]
 800192a:	4b30      	ldr	r3, [pc, #192]	@ (80019ec <HAL_ETH_Stop_IT+0xec>)
 800192c:	400b      	ands	r3, r1
 800192e:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8001932:	f8c2 3134 	str.w	r3, [r2, #308]	@ 0x134
                                    ETH_DMACIER_FBEE | ETH_DMACIER_AIE | ETH_DMACIER_RBUE));

    /* Disable the DMA transmission */
    CLEAR_BIT(heth->Instance->DMACTCR, ETH_DMACTCR_ST);
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	681b      	ldr	r3, [r3, #0]
 800193a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800193e:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
 8001942:	687a      	ldr	r2, [r7, #4]
 8001944:	6812      	ldr	r2, [r2, #0]
 8001946:	f023 0301 	bic.w	r3, r3, #1
 800194a:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800194e:	f8c2 3104 	str.w	r3, [r2, #260]	@ 0x104

    /* Disable the DMA reception */
    CLEAR_BIT(heth->Instance->DMACRCR, ETH_DMACRCR_SR);
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	681b      	ldr	r3, [r3, #0]
 8001956:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800195a:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 800195e:	687a      	ldr	r2, [r7, #4]
 8001960:	6812      	ldr	r2, [r2, #0]
 8001962:	f023 0301 	bic.w	r3, r3, #1
 8001966:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800196a:	f8c2 3108 	str.w	r3, [r2, #264]	@ 0x108

    /* Disable the MAC reception */
    CLEAR_BIT(heth->Instance->MACCR, ETH_MACCR_RE);
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	681a      	ldr	r2, [r3, #0]
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	681b      	ldr	r3, [r3, #0]
 8001978:	f022 0201 	bic.w	r2, r2, #1
 800197c:	601a      	str	r2, [r3, #0]

    /* Set the Flush Transmit FIFO bit */
    SET_BIT(heth->Instance->MTLTQOMR, ETH_MTLTQOMR_FTQ);
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	681b      	ldr	r3, [r3, #0]
 8001982:	f8d3 2d00 	ldr.w	r2, [r3, #3328]	@ 0xd00
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	f042 0201 	orr.w	r2, r2, #1
 800198e:	f8c3 2d00 	str.w	r2, [r3, #3328]	@ 0xd00

    /* Disable the MAC transmission */
    CLEAR_BIT(heth->Instance->MACCR, ETH_MACCR_TE);
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	681b      	ldr	r3, [r3, #0]
 8001996:	681a      	ldr	r2, [r3, #0]
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	f022 0202 	bic.w	r2, r2, #2
 80019a0:	601a      	str	r2, [r3, #0]

    /* Clear IOC bit to all Rx descriptors */
    for (descindex = 0; descindex < (uint32_t)ETH_RX_DESC_CNT; descindex++)
 80019a2:	2300      	movs	r3, #0
 80019a4:	60fb      	str	r3, [r7, #12]
 80019a6:	e00e      	b.n	80019c6 <HAL_ETH_Stop_IT+0xc6>
    {
      dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descindex];
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	68fa      	ldr	r2, [r7, #12]
 80019ac:	3212      	adds	r2, #18
 80019ae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80019b2:	60bb      	str	r3, [r7, #8]
      CLEAR_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCRF_IOC);
 80019b4:	68bb      	ldr	r3, [r7, #8]
 80019b6:	68db      	ldr	r3, [r3, #12]
 80019b8:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 80019bc:	68bb      	ldr	r3, [r7, #8]
 80019be:	60da      	str	r2, [r3, #12]
    for (descindex = 0; descindex < (uint32_t)ETH_RX_DESC_CNT; descindex++)
 80019c0:	68fb      	ldr	r3, [r7, #12]
 80019c2:	3301      	adds	r3, #1
 80019c4:	60fb      	str	r3, [r7, #12]
 80019c6:	68fb      	ldr	r3, [r7, #12]
 80019c8:	2b03      	cmp	r3, #3
 80019ca:	d9ed      	bls.n	80019a8 <HAL_ETH_Stop_IT+0xa8>
    }

    heth->RxDescList.ItMode = 0U;
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	2200      	movs	r2, #0
 80019d0:	659a      	str	r2, [r3, #88]	@ 0x58

    heth->gState = HAL_ETH_STATE_READY;
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	2210      	movs	r2, #16
 80019d6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* Return function status */
    return HAL_OK;
 80019da:	2300      	movs	r3, #0
 80019dc:	e000      	b.n	80019e0 <HAL_ETH_Stop_IT+0xe0>
  }
  else
  {
    return HAL_ERROR;
 80019de:	2301      	movs	r3, #1
  }
}
 80019e0:	4618      	mov	r0, r3
 80019e2:	3714      	adds	r7, #20
 80019e4:	46bd      	mov	sp, r7
 80019e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ea:	4770      	bx	lr
 80019ec:	ffff2f3e 	.word	0xffff2f3e

080019f0 <HAL_ETH_Transmit_IT>:
  *         the configuration information for ETHERNET module
  * @param  pTxConfig: Hold the configuration of packet to be transmitted
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Transmit_IT(ETH_HandleTypeDef *heth, ETH_TxPacketConfigTypeDef *pTxConfig)
{
 80019f0:	b580      	push	{r7, lr}
 80019f2:	b082      	sub	sp, #8
 80019f4:	af00      	add	r7, sp, #0
 80019f6:	6078      	str	r0, [r7, #4]
 80019f8:	6039      	str	r1, [r7, #0]
  if (pTxConfig == NULL)
 80019fa:	683b      	ldr	r3, [r7, #0]
 80019fc:	2b00      	cmp	r3, #0
 80019fe:	d109      	bne.n	8001a14 <HAL_ETH_Transmit_IT+0x24>
  {
    heth->ErrorCode |= HAL_ETH_ERROR_PARAM;
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001a06:	f043 0201 	orr.w	r2, r3, #1
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    return HAL_ERROR;
 8001a10:	2301      	movs	r3, #1
 8001a12:	e03a      	b.n	8001a8a <HAL_ETH_Transmit_IT+0x9a>
  }

  if (heth->gState == HAL_ETH_STATE_STARTED)
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8001a1a:	2b40      	cmp	r3, #64	@ 0x40
 8001a1c:	d134      	bne.n	8001a88 <HAL_ETH_Transmit_IT+0x98>
  {
    /* Save the packet pointer to release.  */
    heth->TxDescList.CurrentPacketAddress = (uint32_t *)pTxConfig->pData;
 8001a1e:	683b      	ldr	r3, [r7, #0]
 8001a20:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Config DMA Tx descriptor by Tx Packet info */
    if (ETH_Prepare_Tx_Descriptors(heth, pTxConfig, 1) != HAL_ETH_ERROR_NONE)
 8001a26:	2201      	movs	r2, #1
 8001a28:	6839      	ldr	r1, [r7, #0]
 8001a2a:	6878      	ldr	r0, [r7, #4]
 8001a2c:	f001 f8c2 	bl	8002bb4 <ETH_Prepare_Tx_Descriptors>
 8001a30:	4603      	mov	r3, r0
 8001a32:	2b00      	cmp	r3, #0
 8001a34:	d009      	beq.n	8001a4a <HAL_ETH_Transmit_IT+0x5a>
    {
      heth->ErrorCode |= HAL_ETH_ERROR_BUSY;
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001a3c:	f043 0202 	orr.w	r2, r3, #2
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      return HAL_ERROR;
 8001a46:	2301      	movs	r3, #1
 8001a48:	e01f      	b.n	8001a8a <HAL_ETH_Transmit_IT+0x9a>
  __ASM volatile ("dsb 0xF":::"memory");
 8001a4a:	f3bf 8f4f 	dsb	sy
}
 8001a4e:	bf00      	nop

    /* Ensure completion of descriptor preparation before transmission start */
    __DSB();

    /* Incr current tx desc index */
    INCR_TX_DESC_INDEX(heth->TxDescList.CurTxDesc, 1U);
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a54:	1c5a      	adds	r2, r3, #1
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	629a      	str	r2, [r3, #40]	@ 0x28
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a5e:	2b03      	cmp	r3, #3
 8001a60:	d904      	bls.n	8001a6c <HAL_ETH_Transmit_IT+0x7c>
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a66:	1f1a      	subs	r2, r3, #4
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Start transmission */
    /* issue a poll command to Tx DMA by writing address of next immediate free descriptor */
    WRITE_REG(heth->Instance->DMACTDTPR, (uint32_t)(heth->TxDescList.TxDesc[heth->TxDescList.CurTxDesc]));
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	681a      	ldr	r2, [r3, #0]
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	3106      	adds	r1, #6
 8001a78:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8001a7c:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8001a80:	f8c2 3120 	str.w	r3, [r2, #288]	@ 0x120

    return HAL_OK;
 8001a84:	2300      	movs	r3, #0
 8001a86:	e000      	b.n	8001a8a <HAL_ETH_Transmit_IT+0x9a>

  }
  else
  {
    return HAL_ERROR;
 8001a88:	2301      	movs	r3, #1
  }
}
 8001a8a:	4618      	mov	r0, r3
 8001a8c:	3708      	adds	r7, #8
 8001a8e:	46bd      	mov	sp, r7
 8001a90:	bd80      	pop	{r7, pc}

08001a92 <HAL_ETH_ReadData>:
  *         the configuration information for ETHERNET module
  * @param  pAppBuff: Pointer to an application buffer to receive the packet.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReadData(ETH_HandleTypeDef *heth, void **pAppBuff)
{
 8001a92:	b580      	push	{r7, lr}
 8001a94:	b088      	sub	sp, #32
 8001a96:	af00      	add	r7, sp, #0
 8001a98:	6078      	str	r0, [r7, #4]
 8001a9a:	6039      	str	r1, [r7, #0]
  uint32_t descidx;
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t desccnt = 0U;
 8001a9c:	2300      	movs	r3, #0
 8001a9e:	617b      	str	r3, [r7, #20]
  uint32_t desccntmax;
  uint32_t bufflength;
  uint8_t rxdataready = 0U;
 8001aa0:	2300      	movs	r3, #0
 8001aa2:	74fb      	strb	r3, [r7, #19]

  if (pAppBuff == NULL)
 8001aa4:	683b      	ldr	r3, [r7, #0]
 8001aa6:	2b00      	cmp	r3, #0
 8001aa8:	d109      	bne.n	8001abe <HAL_ETH_ReadData+0x2c>
  {
    heth->ErrorCode |= HAL_ETH_ERROR_PARAM;
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001ab0:	f043 0201 	orr.w	r2, r3, #1
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    return HAL_ERROR;
 8001aba:	2301      	movs	r3, #1
 8001abc:	e0a2      	b.n	8001c04 <HAL_ETH_ReadData+0x172>
  }

  if (heth->gState != HAL_ETH_STATE_STARTED)
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8001ac4:	2b40      	cmp	r3, #64	@ 0x40
 8001ac6:	d001      	beq.n	8001acc <HAL_ETH_ReadData+0x3a>
  {
    return HAL_ERROR;
 8001ac8:	2301      	movs	r3, #1
 8001aca:	e09b      	b.n	8001c04 <HAL_ETH_ReadData+0x172>
  }

  descidx = heth->RxDescList.RxDescIdx;
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001ad0:	61fb      	str	r3, [r7, #28]
  dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	69fa      	ldr	r2, [r7, #28]
 8001ad6:	3212      	adds	r2, #18
 8001ad8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001adc:	61bb      	str	r3, [r7, #24]
  desccntmax = ETH_RX_DESC_CNT - heth->RxDescList.RxBuildDescCnt;
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8001ae2:	f1c3 0304 	rsb	r3, r3, #4
 8001ae6:	60fb      	str	r3, [r7, #12]

  /* Check if descriptor is not owned by DMA */
  while ((READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_OWN) == (uint32_t)RESET) && (desccnt < desccntmax)
 8001ae8:	e064      	b.n	8001bb4 <HAL_ETH_ReadData+0x122>
         && (rxdataready == 0U))
  {
    if (READ_BIT(dmarxdesc->DESC3,  ETH_DMARXNDESCWBF_CTXT)  != (uint32_t)RESET)
 8001aea:	69bb      	ldr	r3, [r7, #24]
 8001aec:	68db      	ldr	r3, [r3, #12]
 8001aee:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8001af2:	2b00      	cmp	r3, #0
 8001af4:	d007      	beq.n	8001b06 <HAL_ETH_ReadData+0x74>
    {
      /* Get timestamp high */
      heth->RxDescList.TimeStamp.TimeStampHigh = dmarxdesc->DESC1;
 8001af6:	69bb      	ldr	r3, [r7, #24]
 8001af8:	685a      	ldr	r2, [r3, #4]
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	679a      	str	r2, [r3, #120]	@ 0x78
      /* Get timestamp low */
      heth->RxDescList.TimeStamp.TimeStampLow  = dmarxdesc->DESC0;
 8001afe:	69bb      	ldr	r3, [r7, #24]
 8001b00:	681a      	ldr	r2, [r3, #0]
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	675a      	str	r2, [r3, #116]	@ 0x74
    }
    if ((READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_FD) != (uint32_t)RESET) || (heth->RxDescList.pRxStart != NULL))
 8001b06:	69bb      	ldr	r3, [r7, #24]
 8001b08:	68db      	ldr	r3, [r3, #12]
 8001b0a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8001b0e:	2b00      	cmp	r3, #0
 8001b10:	d103      	bne.n	8001b1a <HAL_ETH_ReadData+0x88>
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8001b16:	2b00      	cmp	r3, #0
 8001b18:	d03a      	beq.n	8001b90 <HAL_ETH_ReadData+0xfe>
    {
      /* Check if first descriptor */
      if (READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_FD) != (uint32_t)RESET)
 8001b1a:	69bb      	ldr	r3, [r7, #24]
 8001b1c:	68db      	ldr	r3, [r3, #12]
 8001b1e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8001b22:	2b00      	cmp	r3, #0
 8001b24:	d005      	beq.n	8001b32 <HAL_ETH_ReadData+0xa0>
      {
        heth->RxDescList.RxDescCnt = 0;
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	2200      	movs	r2, #0
 8001b2a:	661a      	str	r2, [r3, #96]	@ 0x60
        heth->RxDescList.RxDataLength = 0;
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	2200      	movs	r2, #0
 8001b30:	665a      	str	r2, [r3, #100]	@ 0x64
      }

      /* Get the Frame Length of the received packet */
      bufflength = READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_PL) - heth->RxDescList.RxDataLength;
 8001b32:	69bb      	ldr	r3, [r7, #24]
 8001b34:	68db      	ldr	r3, [r3, #12]
 8001b36:	f3c3 020e 	ubfx	r2, r3, #0, #15
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8001b3e:	1ad3      	subs	r3, r2, r3
 8001b40:	60bb      	str	r3, [r7, #8]

      /* Check if last descriptor */
      if (READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_LD) != (uint32_t)RESET)
 8001b42:	69bb      	ldr	r3, [r7, #24]
 8001b44:	68db      	ldr	r3, [r3, #12]
 8001b46:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001b4a:	2b00      	cmp	r3, #0
 8001b4c:	d005      	beq.n	8001b5a <HAL_ETH_ReadData+0xc8>
      {
        /* Save Last descriptor index */
        heth->RxDescList.pRxLastRxDesc = dmarxdesc->DESC3;
 8001b4e:	69bb      	ldr	r3, [r7, #24]
 8001b50:	68da      	ldr	r2, [r3, #12]
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	671a      	str	r2, [r3, #112]	@ 0x70

        /* Packet ready */
        rxdataready = 1;
 8001b56:	2301      	movs	r3, #1
 8001b58:	74fb      	strb	r3, [r7, #19]
      /*Call registered Link callback*/
      heth->rxLinkCallback(&heth->RxDescList.pRxStart, &heth->RxDescList.pRxEnd,
                           (uint8_t *)dmarxdesc->BackupAddr0, bufflength);
#else
      /* Link callback */
      HAL_ETH_RxLinkCallback(&heth->RxDescList.pRxStart, &heth->RxDescList.pRxEnd,
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	f103 007c 	add.w	r0, r3, #124	@ 0x7c
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	f103 0180 	add.w	r1, r3, #128	@ 0x80
                             (uint8_t *)dmarxdesc->BackupAddr0, (uint16_t) bufflength);
 8001b66:	69bb      	ldr	r3, [r7, #24]
 8001b68:	691b      	ldr	r3, [r3, #16]
      HAL_ETH_RxLinkCallback(&heth->RxDescList.pRxStart, &heth->RxDescList.pRxEnd,
 8001b6a:	461a      	mov	r2, r3
 8001b6c:	68bb      	ldr	r3, [r7, #8]
 8001b6e:	b29b      	uxth	r3, r3
 8001b70:	f005 fcca 	bl	8007508 <HAL_ETH_RxLinkCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
      heth->RxDescList.RxDescCnt++;
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001b78:	1c5a      	adds	r2, r3, #1
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	661a      	str	r2, [r3, #96]	@ 0x60
      heth->RxDescList.RxDataLength += bufflength;
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8001b82:	68bb      	ldr	r3, [r7, #8]
 8001b84:	441a      	add	r2, r3
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Clear buffer pointer */
      dmarxdesc->BackupAddr0 = 0;
 8001b8a:	69bb      	ldr	r3, [r7, #24]
 8001b8c:	2200      	movs	r2, #0
 8001b8e:	611a      	str	r2, [r3, #16]
    }

    /* Increment current rx descriptor index */
    INCR_RX_DESC_INDEX(descidx, 1U);
 8001b90:	69fb      	ldr	r3, [r7, #28]
 8001b92:	3301      	adds	r3, #1
 8001b94:	61fb      	str	r3, [r7, #28]
 8001b96:	69fb      	ldr	r3, [r7, #28]
 8001b98:	2b03      	cmp	r3, #3
 8001b9a:	d902      	bls.n	8001ba2 <HAL_ETH_ReadData+0x110>
 8001b9c:	69fb      	ldr	r3, [r7, #28]
 8001b9e:	3b04      	subs	r3, #4
 8001ba0:	61fb      	str	r3, [r7, #28]
    /* Get current descriptor address */
    dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	69fa      	ldr	r2, [r7, #28]
 8001ba6:	3212      	adds	r2, #18
 8001ba8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001bac:	61bb      	str	r3, [r7, #24]
    desccnt++;
 8001bae:	697b      	ldr	r3, [r7, #20]
 8001bb0:	3301      	adds	r3, #1
 8001bb2:	617b      	str	r3, [r7, #20]
  while ((READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_OWN) == (uint32_t)RESET) && (desccnt < desccntmax)
 8001bb4:	69bb      	ldr	r3, [r7, #24]
 8001bb6:	68db      	ldr	r3, [r3, #12]
         && (rxdataready == 0U))
 8001bb8:	2b00      	cmp	r3, #0
 8001bba:	db06      	blt.n	8001bca <HAL_ETH_ReadData+0x138>
  while ((READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_OWN) == (uint32_t)RESET) && (desccnt < desccntmax)
 8001bbc:	697a      	ldr	r2, [r7, #20]
 8001bbe:	68fb      	ldr	r3, [r7, #12]
 8001bc0:	429a      	cmp	r2, r3
 8001bc2:	d202      	bcs.n	8001bca <HAL_ETH_ReadData+0x138>
         && (rxdataready == 0U))
 8001bc4:	7cfb      	ldrb	r3, [r7, #19]
 8001bc6:	2b00      	cmp	r3, #0
 8001bc8:	d08f      	beq.n	8001aea <HAL_ETH_ReadData+0x58>
  }

  heth->RxDescList.RxBuildDescCnt += desccnt;
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8001bce:	697b      	ldr	r3, [r7, #20]
 8001bd0:	441a      	add	r2, r3
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	66da      	str	r2, [r3, #108]	@ 0x6c
  if ((heth->RxDescList.RxBuildDescCnt) != 0U)
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8001bda:	2b00      	cmp	r3, #0
 8001bdc:	d002      	beq.n	8001be4 <HAL_ETH_ReadData+0x152>
  {
    /* Update Descriptors */
    ETH_UpdateDescriptor(heth);
 8001bde:	6878      	ldr	r0, [r7, #4]
 8001be0:	f000 f814 	bl	8001c0c <ETH_UpdateDescriptor>
  }

  heth->RxDescList.RxDescIdx = descidx;
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	69fa      	ldr	r2, [r7, #28]
 8001be8:	65da      	str	r2, [r3, #92]	@ 0x5c

  if (rxdataready == 1U)
 8001bea:	7cfb      	ldrb	r3, [r7, #19]
 8001bec:	2b01      	cmp	r3, #1
 8001bee:	d108      	bne.n	8001c02 <HAL_ETH_ReadData+0x170>
  {
    /* Return received packet */
    *pAppBuff = heth->RxDescList.pRxStart;
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
 8001bf4:	683b      	ldr	r3, [r7, #0]
 8001bf6:	601a      	str	r2, [r3, #0]
    /* Reset first element */
    heth->RxDescList.pRxStart = NULL;
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	2200      	movs	r2, #0
 8001bfc:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8001bfe:	2300      	movs	r3, #0
 8001c00:	e000      	b.n	8001c04 <HAL_ETH_ReadData+0x172>
  }

  /* Packet not ready */
  return HAL_ERROR;
 8001c02:	2301      	movs	r3, #1
}
 8001c04:	4618      	mov	r0, r3
 8001c06:	3720      	adds	r7, #32
 8001c08:	46bd      	mov	sp, r7
 8001c0a:	bd80      	pop	{r7, pc}

08001c0c <ETH_UpdateDescriptor>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_UpdateDescriptor(ETH_HandleTypeDef *heth)
{
 8001c0c:	b580      	push	{r7, lr}
 8001c0e:	b088      	sub	sp, #32
 8001c10:	af00      	add	r7, sp, #0
 8001c12:	6078      	str	r0, [r7, #4]
  uint32_t descidx;
  uint32_t tailidx;
  uint32_t desccount;
  ETH_DMADescTypeDef *dmarxdesc;
  uint8_t *buff = NULL;
 8001c14:	2300      	movs	r3, #0
 8001c16:	60bb      	str	r3, [r7, #8]
  uint8_t allocStatus = 1U;
 8001c18:	2301      	movs	r3, #1
 8001c1a:	74fb      	strb	r3, [r7, #19]

  descidx = heth->RxDescList.RxBuildDescIdx;
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8001c20:	61fb      	str	r3, [r7, #28]
  dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	69fa      	ldr	r2, [r7, #28]
 8001c26:	3212      	adds	r2, #18
 8001c28:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001c2c:	617b      	str	r3, [r7, #20]
  desccount = heth->RxDescList.RxBuildDescCnt;
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8001c32:	61bb      	str	r3, [r7, #24]

  while ((desccount > 0U) && (allocStatus != 0U))
 8001c34:	e038      	b.n	8001ca8 <ETH_UpdateDescriptor+0x9c>
  {
    /* Check if a buffer's attached the descriptor */
    if (READ_REG(dmarxdesc->BackupAddr0) == 0U)
 8001c36:	697b      	ldr	r3, [r7, #20]
 8001c38:	691b      	ldr	r3, [r3, #16]
 8001c3a:	2b00      	cmp	r3, #0
 8001c3c:	d112      	bne.n	8001c64 <ETH_UpdateDescriptor+0x58>
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
      /*Call registered Allocate callback*/
      heth->rxAllocateCallback(&buff);
#else
      /* Allocate callback */
      HAL_ETH_RxAllocateCallback(&buff);
 8001c3e:	f107 0308 	add.w	r3, r7, #8
 8001c42:	4618      	mov	r0, r3
 8001c44:	f005 fc30 	bl	80074a8 <HAL_ETH_RxAllocateCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
      if (buff == NULL)
 8001c48:	68bb      	ldr	r3, [r7, #8]
 8001c4a:	2b00      	cmp	r3, #0
 8001c4c:	d102      	bne.n	8001c54 <ETH_UpdateDescriptor+0x48>
      {
        allocStatus = 0U;
 8001c4e:	2300      	movs	r3, #0
 8001c50:	74fb      	strb	r3, [r7, #19]
 8001c52:	e007      	b.n	8001c64 <ETH_UpdateDescriptor+0x58>
      }
      else
      {
        WRITE_REG(dmarxdesc->BackupAddr0, (uint32_t)buff);
 8001c54:	68bb      	ldr	r3, [r7, #8]
 8001c56:	461a      	mov	r2, r3
 8001c58:	697b      	ldr	r3, [r7, #20]
 8001c5a:	611a      	str	r2, [r3, #16]
        WRITE_REG(dmarxdesc->DESC0, (uint32_t)buff);
 8001c5c:	68bb      	ldr	r3, [r7, #8]
 8001c5e:	461a      	mov	r2, r3
 8001c60:	697b      	ldr	r3, [r7, #20]
 8001c62:	601a      	str	r2, [r3, #0]
      }
    }

    if (allocStatus != 0U)
 8001c64:	7cfb      	ldrb	r3, [r7, #19]
 8001c66:	2b00      	cmp	r3, #0
 8001c68:	d01e      	beq.n	8001ca8 <ETH_UpdateDescriptor+0x9c>
    {

      if (heth->RxDescList.ItMode != 0U)
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c6e:	2b00      	cmp	r3, #0
 8001c70:	d004      	beq.n	8001c7c <ETH_UpdateDescriptor+0x70>
      {
        WRITE_REG(dmarxdesc->DESC3, ETH_DMARXNDESCRF_OWN | ETH_DMARXNDESCRF_BUF1V | ETH_DMARXNDESCRF_IOC);
 8001c72:	697b      	ldr	r3, [r7, #20]
 8001c74:	f04f 4241 	mov.w	r2, #3238002688	@ 0xc1000000
 8001c78:	60da      	str	r2, [r3, #12]
 8001c7a:	e003      	b.n	8001c84 <ETH_UpdateDescriptor+0x78>
      }
      else
      {
        WRITE_REG(dmarxdesc->DESC3, ETH_DMARXNDESCRF_OWN | ETH_DMARXNDESCRF_BUF1V);
 8001c7c:	697b      	ldr	r3, [r7, #20]
 8001c7e:	f04f 4201 	mov.w	r2, #2164260864	@ 0x81000000
 8001c82:	60da      	str	r2, [r3, #12]
      }

      /* Increment current rx descriptor index */
      INCR_RX_DESC_INDEX(descidx, 1U);
 8001c84:	69fb      	ldr	r3, [r7, #28]
 8001c86:	3301      	adds	r3, #1
 8001c88:	61fb      	str	r3, [r7, #28]
 8001c8a:	69fb      	ldr	r3, [r7, #28]
 8001c8c:	2b03      	cmp	r3, #3
 8001c8e:	d902      	bls.n	8001c96 <ETH_UpdateDescriptor+0x8a>
 8001c90:	69fb      	ldr	r3, [r7, #28]
 8001c92:	3b04      	subs	r3, #4
 8001c94:	61fb      	str	r3, [r7, #28]
      /* Get current descriptor address */
      dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	69fa      	ldr	r2, [r7, #28]
 8001c9a:	3212      	adds	r2, #18
 8001c9c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001ca0:	617b      	str	r3, [r7, #20]
      desccount--;
 8001ca2:	69bb      	ldr	r3, [r7, #24]
 8001ca4:	3b01      	subs	r3, #1
 8001ca6:	61bb      	str	r3, [r7, #24]
  while ((desccount > 0U) && (allocStatus != 0U))
 8001ca8:	69bb      	ldr	r3, [r7, #24]
 8001caa:	2b00      	cmp	r3, #0
 8001cac:	d002      	beq.n	8001cb4 <ETH_UpdateDescriptor+0xa8>
 8001cae:	7cfb      	ldrb	r3, [r7, #19]
 8001cb0:	2b00      	cmp	r3, #0
 8001cb2:	d1c0      	bne.n	8001c36 <ETH_UpdateDescriptor+0x2a>
    }
  }

  if (heth->RxDescList.RxBuildDescCnt != desccount)
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8001cb8:	69ba      	ldr	r2, [r7, #24]
 8001cba:	429a      	cmp	r2, r3
 8001cbc:	d01b      	beq.n	8001cf6 <ETH_UpdateDescriptor+0xea>
  {
    /* Set the tail pointer index */
    tailidx = (ETH_RX_DESC_CNT + descidx - 1U) % ETH_RX_DESC_CNT;
 8001cbe:	69fb      	ldr	r3, [r7, #28]
 8001cc0:	3303      	adds	r3, #3
 8001cc2:	f003 0303 	and.w	r3, r3, #3
 8001cc6:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("dmb 0xF":::"memory");
 8001cc8:	f3bf 8f5f 	dmb	sy
}
 8001ccc:	bf00      	nop

    /* DMB instruction to avoid race condition */
    __DMB();

    /* Set the Tail pointer address */
    WRITE_REG(heth->Instance->DMACRDTPR, ((uint32_t)(heth->Init.RxDesc + (tailidx))));
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	6919      	ldr	r1, [r3, #16]
 8001cd2:	68fa      	ldr	r2, [r7, #12]
 8001cd4:	4613      	mov	r3, r2
 8001cd6:	005b      	lsls	r3, r3, #1
 8001cd8:	4413      	add	r3, r2
 8001cda:	00db      	lsls	r3, r3, #3
 8001cdc:	18ca      	adds	r2, r1, r3
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001ce6:	f8c3 2128 	str.w	r2, [r3, #296]	@ 0x128

    heth->RxDescList.RxBuildDescIdx = descidx;
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	69fa      	ldr	r2, [r7, #28]
 8001cee:	669a      	str	r2, [r3, #104]	@ 0x68
    heth->RxDescList.RxBuildDescCnt = desccount;
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	69ba      	ldr	r2, [r7, #24]
 8001cf4:	66da      	str	r2, [r3, #108]	@ 0x6c
  }
}
 8001cf6:	bf00      	nop
 8001cf8:	3720      	adds	r7, #32
 8001cfa:	46bd      	mov	sp, r7
 8001cfc:	bd80      	pop	{r7, pc}

08001cfe <HAL_ETH_ReleaseTxPacket>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReleaseTxPacket(ETH_HandleTypeDef *heth)
{
 8001cfe:	b580      	push	{r7, lr}
 8001d00:	b086      	sub	sp, #24
 8001d02:	af00      	add	r7, sp, #0
 8001d04:	6078      	str	r0, [r7, #4]
  ETH_TxDescListTypeDef *dmatxdesclist = &heth->TxDescList;
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	3318      	adds	r3, #24
 8001d0a:	60bb      	str	r3, [r7, #8]
  uint32_t numOfBuf =  dmatxdesclist->BuffersInUse;
 8001d0c:	68bb      	ldr	r3, [r7, #8]
 8001d0e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001d10:	617b      	str	r3, [r7, #20]
  uint32_t idx =       dmatxdesclist->releaseIndex;
 8001d12:	68bb      	ldr	r3, [r7, #8]
 8001d14:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001d16:	613b      	str	r3, [r7, #16]
  uint8_t pktTxStatus = 1U;
 8001d18:	2301      	movs	r3, #1
 8001d1a:	73fb      	strb	r3, [r7, #15]
#ifdef HAL_ETH_USE_PTP
  ETH_TimeStampTypeDef *timestamp = &heth->TxTimestamp;
#endif /* HAL_ETH_USE_PTP */

  /* Loop through buffers in use.  */
  while ((numOfBuf != 0U) && (pktTxStatus != 0U))
 8001d1c:	e047      	b.n	8001dae <HAL_ETH_ReleaseTxPacket+0xb0>
  {
    pktInUse = 1U;
 8001d1e:	2301      	movs	r3, #1
 8001d20:	73bb      	strb	r3, [r7, #14]
    numOfBuf--;
 8001d22:	697b      	ldr	r3, [r7, #20]
 8001d24:	3b01      	subs	r3, #1
 8001d26:	617b      	str	r3, [r7, #20]
    /* If no packet, just examine the next packet.  */
    if (dmatxdesclist->PacketAddress[idx] == NULL)
 8001d28:	68ba      	ldr	r2, [r7, #8]
 8001d2a:	693b      	ldr	r3, [r7, #16]
 8001d2c:	3304      	adds	r3, #4
 8001d2e:	009b      	lsls	r3, r3, #2
 8001d30:	4413      	add	r3, r2
 8001d32:	685b      	ldr	r3, [r3, #4]
 8001d34:	2b00      	cmp	r3, #0
 8001d36:	d10a      	bne.n	8001d4e <HAL_ETH_ReleaseTxPacket+0x50>
    {
      /* No packet in use, skip to next.  */
      INCR_TX_DESC_INDEX(idx, 1U);
 8001d38:	693b      	ldr	r3, [r7, #16]
 8001d3a:	3301      	adds	r3, #1
 8001d3c:	613b      	str	r3, [r7, #16]
 8001d3e:	693b      	ldr	r3, [r7, #16]
 8001d40:	2b03      	cmp	r3, #3
 8001d42:	d902      	bls.n	8001d4a <HAL_ETH_ReleaseTxPacket+0x4c>
 8001d44:	693b      	ldr	r3, [r7, #16]
 8001d46:	3b04      	subs	r3, #4
 8001d48:	613b      	str	r3, [r7, #16]
      pktInUse = 0U;
 8001d4a:	2300      	movs	r3, #0
 8001d4c:	73bb      	strb	r3, [r7, #14]
    }

    if (pktInUse != 0U)
 8001d4e:	7bbb      	ldrb	r3, [r7, #14]
 8001d50:	2b00      	cmp	r3, #0
 8001d52:	d02c      	beq.n	8001dae <HAL_ETH_ReleaseTxPacket+0xb0>
    {
      /* Determine if the packet has been transmitted.  */
      if ((heth->Init.TxDesc[idx].DESC3 & ETH_DMATXNDESCRF_OWN) == 0U)
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	68d9      	ldr	r1, [r3, #12]
 8001d58:	693a      	ldr	r2, [r7, #16]
 8001d5a:	4613      	mov	r3, r2
 8001d5c:	005b      	lsls	r3, r3, #1
 8001d5e:	4413      	add	r3, r2
 8001d60:	00db      	lsls	r3, r3, #3
 8001d62:	440b      	add	r3, r1
 8001d64:	68db      	ldr	r3, [r3, #12]
 8001d66:	2b00      	cmp	r3, #0
 8001d68:	db1f      	blt.n	8001daa <HAL_ETH_ReleaseTxPacket+0xac>
        {
          HAL_ETH_TxPtpCallback(dmatxdesclist->PacketAddress[idx], timestamp);
        }
#endif  /* HAL_ETH_USE_PTP */
        /* Release the packet.  */
        HAL_ETH_TxFreeCallback(dmatxdesclist->PacketAddress[idx]);
 8001d6a:	68ba      	ldr	r2, [r7, #8]
 8001d6c:	693b      	ldr	r3, [r7, #16]
 8001d6e:	3304      	adds	r3, #4
 8001d70:	009b      	lsls	r3, r3, #2
 8001d72:	4413      	add	r3, r2
 8001d74:	685b      	ldr	r3, [r3, #4]
 8001d76:	4618      	mov	r0, r3
 8001d78:	f005 fc2e 	bl	80075d8 <HAL_ETH_TxFreeCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */

        /* Clear the entry in the in-use array.  */
        dmatxdesclist->PacketAddress[idx] = NULL;
 8001d7c:	68ba      	ldr	r2, [r7, #8]
 8001d7e:	693b      	ldr	r3, [r7, #16]
 8001d80:	3304      	adds	r3, #4
 8001d82:	009b      	lsls	r3, r3, #2
 8001d84:	4413      	add	r3, r2
 8001d86:	2200      	movs	r2, #0
 8001d88:	605a      	str	r2, [r3, #4]

        /* Update the transmit relesae index and number of buffers in use.  */
        INCR_TX_DESC_INDEX(idx, 1U);
 8001d8a:	693b      	ldr	r3, [r7, #16]
 8001d8c:	3301      	adds	r3, #1
 8001d8e:	613b      	str	r3, [r7, #16]
 8001d90:	693b      	ldr	r3, [r7, #16]
 8001d92:	2b03      	cmp	r3, #3
 8001d94:	d902      	bls.n	8001d9c <HAL_ETH_ReleaseTxPacket+0x9e>
 8001d96:	693b      	ldr	r3, [r7, #16]
 8001d98:	3b04      	subs	r3, #4
 8001d9a:	613b      	str	r3, [r7, #16]
        dmatxdesclist->BuffersInUse = numOfBuf;
 8001d9c:	68bb      	ldr	r3, [r7, #8]
 8001d9e:	697a      	ldr	r2, [r7, #20]
 8001da0:	629a      	str	r2, [r3, #40]	@ 0x28
        dmatxdesclist->releaseIndex = idx;
 8001da2:	68bb      	ldr	r3, [r7, #8]
 8001da4:	693a      	ldr	r2, [r7, #16]
 8001da6:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001da8:	e001      	b.n	8001dae <HAL_ETH_ReleaseTxPacket+0xb0>
      }
      else
      {
        /* Get out of the loop!  */
        pktTxStatus = 0U;
 8001daa:	2300      	movs	r3, #0
 8001dac:	73fb      	strb	r3, [r7, #15]
  while ((numOfBuf != 0U) && (pktTxStatus != 0U))
 8001dae:	697b      	ldr	r3, [r7, #20]
 8001db0:	2b00      	cmp	r3, #0
 8001db2:	d002      	beq.n	8001dba <HAL_ETH_ReleaseTxPacket+0xbc>
 8001db4:	7bfb      	ldrb	r3, [r7, #15]
 8001db6:	2b00      	cmp	r3, #0
 8001db8:	d1b1      	bne.n	8001d1e <HAL_ETH_ReleaseTxPacket+0x20>
      }
    }
  }
  return HAL_OK;
 8001dba:	2300      	movs	r3, #0
}
 8001dbc:	4618      	mov	r0, r3
 8001dbe:	3718      	adds	r7, #24
 8001dc0:	46bd      	mov	sp, r7
 8001dc2:	bd80      	pop	{r7, pc}

08001dc4 <HAL_ETH_IRQHandler>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
void HAL_ETH_IRQHandler(ETH_HandleTypeDef *heth)
{
 8001dc4:	b580      	push	{r7, lr}
 8001dc6:	b086      	sub	sp, #24
 8001dc8:	af00      	add	r7, sp, #0
 8001dca:	6078      	str	r0, [r7, #4]
  uint32_t mac_flag = READ_REG(heth->Instance->MACISR);
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8001dd4:	617b      	str	r3, [r7, #20]
  uint32_t dma_flag = READ_REG(heth->Instance->DMACSR);
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001dde:	f8d3 3160 	ldr.w	r3, [r3, #352]	@ 0x160
 8001de2:	613b      	str	r3, [r7, #16]
  uint32_t dma_itsource = READ_REG(heth->Instance->DMACIER);
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001dec:	f8d3 3134 	ldr.w	r3, [r3, #308]	@ 0x134
 8001df0:	60fb      	str	r3, [r7, #12]
  uint32_t exti_d1_flag = READ_REG(EXTI_D1->PR3);
 8001df2:	4b6d      	ldr	r3, [pc, #436]	@ (8001fa8 <HAL_ETH_IRQHandler+0x1e4>)
 8001df4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001df6:	60bb      	str	r3, [r7, #8]
#if defined(DUAL_CORE)
  uint32_t exti_d2_flag = READ_REG(EXTI_D2->PR3);
#endif /* DUAL_CORE */

  /* Packet received */
  if (((dma_flag & ETH_DMACSR_RI) != 0U) && ((dma_itsource & ETH_DMACIER_RIE) != 0U))
 8001df8:	693b      	ldr	r3, [r7, #16]
 8001dfa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001dfe:	2b00      	cmp	r3, #0
 8001e00:	d010      	beq.n	8001e24 <HAL_ETH_IRQHandler+0x60>
 8001e02:	68fb      	ldr	r3, [r7, #12]
 8001e04:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001e08:	2b00      	cmp	r3, #0
 8001e0a:	d00b      	beq.n	8001e24 <HAL_ETH_IRQHandler+0x60>
  {
    /* Clear the Eth DMA Rx IT pending bits */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMACSR_RI | ETH_DMACSR_NIS);
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001e14:	461a      	mov	r2, r3
 8001e16:	f248 0340 	movw	r3, #32832	@ 0x8040
 8001e1a:	f8c2 3160 	str.w	r3, [r2, #352]	@ 0x160
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /*Call registered Receive complete callback*/
    heth->RxCpltCallback(heth);
#else
    /* Receive complete callback */
    HAL_ETH_RxCpltCallback(heth);
 8001e1e:	6878      	ldr	r0, [r7, #4]
 8001e20:	f004 feea 	bl	8006bf8 <HAL_ETH_RxCpltCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }

  /* Packet transmitted */
  if (((dma_flag & ETH_DMACSR_TI) != 0U) && ((dma_itsource & ETH_DMACIER_TIE) != 0U))
 8001e24:	693b      	ldr	r3, [r7, #16]
 8001e26:	f003 0301 	and.w	r3, r3, #1
 8001e2a:	2b00      	cmp	r3, #0
 8001e2c:	d010      	beq.n	8001e50 <HAL_ETH_IRQHandler+0x8c>
 8001e2e:	68fb      	ldr	r3, [r7, #12]
 8001e30:	f003 0301 	and.w	r3, r3, #1
 8001e34:	2b00      	cmp	r3, #0
 8001e36:	d00b      	beq.n	8001e50 <HAL_ETH_IRQHandler+0x8c>
  {
    /* Clear the Eth DMA Tx IT pending bits */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMACSR_TI | ETH_DMACSR_NIS);
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001e40:	461a      	mov	r2, r3
 8001e42:	f248 0301 	movw	r3, #32769	@ 0x8001
 8001e46:	f8c2 3160 	str.w	r3, [r2, #352]	@ 0x160
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /*Call registered Transmit complete callback*/
    heth->TxCpltCallback(heth);
#else
    /* Transfer complete callback */
    HAL_ETH_TxCpltCallback(heth);
 8001e4a:	6878      	ldr	r0, [r7, #4]
 8001e4c:	f004 fee4 	bl	8006c18 <HAL_ETH_TxCpltCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }

  /* ETH DMA Error */
  if (((dma_flag & ETH_DMACSR_AIS) != 0U) && ((dma_itsource & ETH_DMACIER_AIE) != 0U))
 8001e50:	693b      	ldr	r3, [r7, #16]
 8001e52:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001e56:	2b00      	cmp	r3, #0
 8001e58:	d047      	beq.n	8001eea <HAL_ETH_IRQHandler+0x126>
 8001e5a:	68fb      	ldr	r3, [r7, #12]
 8001e5c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001e60:	2b00      	cmp	r3, #0
 8001e62:	d042      	beq.n	8001eea <HAL_ETH_IRQHandler+0x126>
  {
    heth->ErrorCode |= HAL_ETH_ERROR_DMA;
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001e6a:	f043 0208 	orr.w	r2, r3, #8
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    /* if fatal bus error occurred */
    if ((dma_flag & ETH_DMACSR_FBE) != 0U)
 8001e74:	693b      	ldr	r3, [r7, #16]
 8001e76:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001e7a:	2b00      	cmp	r3, #0
 8001e7c:	d01e      	beq.n	8001ebc <HAL_ETH_IRQHandler+0xf8>
    {
      /* Get DMA error code  */
      heth->DMAErrorCode = READ_BIT(heth->Instance->DMACSR, (ETH_DMACSR_FBE | ETH_DMACSR_TPS | ETH_DMACSR_RPS));
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001e86:	f8d3 2160 	ldr.w	r2, [r3, #352]	@ 0x160
 8001e8a:	f241 1302 	movw	r3, #4354	@ 0x1102
 8001e8e:	4013      	ands	r3, r2
 8001e90:	687a      	ldr	r2, [r7, #4]
 8001e92:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c

      /* Disable all interrupts */
      __HAL_ETH_DMA_DISABLE_IT(heth, ETH_DMACIER_NIE | ETH_DMACIER_AIE);
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001e9e:	f8d3 3134 	ldr.w	r3, [r3, #308]	@ 0x134
 8001ea2:	687a      	ldr	r2, [r7, #4]
 8001ea4:	6812      	ldr	r2, [r2, #0]
 8001ea6:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8001eaa:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8001eae:	f8c2 3134 	str.w	r3, [r2, #308]	@ 0x134

      /* Set HAL state to ERROR */
      heth->gState = HAL_ETH_STATE_ERROR;
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	22e0      	movs	r2, #224	@ 0xe0
 8001eb6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
 8001eba:	e013      	b.n	8001ee4 <HAL_ETH_IRQHandler+0x120>
    }
    else
    {
      /* Get DMA error status  */
      heth->DMAErrorCode = READ_BIT(heth->Instance->DMACSR, (ETH_DMACSR_CDE | ETH_DMACSR_ETI | ETH_DMACSR_RWT |
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001ec4:	f8d3 3160 	ldr.w	r3, [r3, #352]	@ 0x160
 8001ec8:	f403 42cd 	and.w	r2, r3, #26240	@ 0x6680
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
                                                             ETH_DMACSR_RBU | ETH_DMACSR_AIS));

      /* Clear the interrupt summary flag */
      __HAL_ETH_DMA_CLEAR_IT(heth, (ETH_DMACSR_CDE | ETH_DMACSR_ETI | ETH_DMACSR_RWT |
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001eda:	461a      	mov	r2, r3
 8001edc:	f44f 43cd 	mov.w	r3, #26240	@ 0x6680
 8001ee0:	f8c2 3160 	str.w	r3, [r2, #352]	@ 0x160
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered Error callback*/
    heth->ErrorCallback(heth);
#else
    /* Ethernet DMA Error callback */
    HAL_ETH_ErrorCallback(heth);
 8001ee4:	6878      	ldr	r0, [r7, #4]
 8001ee6:	f004 fea7 	bl	8006c38 <HAL_ETH_ErrorCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }

  /* ETH MAC Error IT */
  if (((mac_flag & ETH_MACIER_RXSTSIE) == ETH_MACIER_RXSTSIE) || \
 8001eea:	697b      	ldr	r3, [r7, #20]
 8001eec:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001ef0:	2b00      	cmp	r3, #0
 8001ef2:	d104      	bne.n	8001efe <HAL_ETH_IRQHandler+0x13a>
      ((mac_flag & ETH_MACIER_TXSTSIE) == ETH_MACIER_TXSTSIE))
 8001ef4:	697b      	ldr	r3, [r7, #20]
 8001ef6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((mac_flag & ETH_MACIER_RXSTSIE) == ETH_MACIER_RXSTSIE) || \
 8001efa:	2b00      	cmp	r3, #0
 8001efc:	d019      	beq.n	8001f32 <HAL_ETH_IRQHandler+0x16e>
  {
    heth->ErrorCode |= HAL_ETH_ERROR_MAC;
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001f04:	f043 0210 	orr.w	r2, r3, #16
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Get MAC Rx Tx status and clear Status register pending bit */
    heth->MACErrorCode = READ_REG(heth->Instance->MACRXTXSR);
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	f8d3 20b8 	ldr.w	r2, [r3, #184]	@ 0xb8
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

    heth->gState = HAL_ETH_STATE_ERROR;
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	22e0      	movs	r2, #224	@ 0xe0
 8001f20:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered Error callback*/
    heth->ErrorCallback(heth);
#else
    /* Ethernet Error callback */
    HAL_ETH_ErrorCallback(heth);
 8001f24:	6878      	ldr	r0, [r7, #4]
 8001f26:	f004 fe87 	bl	8006c38 <HAL_ETH_ErrorCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
    heth->MACErrorCode = (uint32_t)(0x0U);
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	2200      	movs	r2, #0
 8001f2e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  }

  /* ETH PMT IT */
  if ((mac_flag & ETH_MAC_PMT_IT) != 0U)
 8001f32:	697b      	ldr	r3, [r7, #20]
 8001f34:	f003 0310 	and.w	r3, r3, #16
 8001f38:	2b00      	cmp	r3, #0
 8001f3a:	d00f      	beq.n	8001f5c <HAL_ETH_IRQHandler+0x198>
  {
    /* Get MAC Wake-up source and clear the status register pending bit */
    heth->MACWakeUpEvent = READ_BIT(heth->Instance->MACPCSR, (ETH_MACPCSR_RWKPRCVD | ETH_MACPCSR_MGKPRCVD));
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8001f44:	f003 0260 	and.w	r2, r3, #96	@ 0x60
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered PMT callback*/
    heth->PMTCallback(heth);
#else
    /* Ethernet PMT callback */
    HAL_ETH_PMTCallback(heth);
 8001f4e:	6878      	ldr	r0, [r7, #4]
 8001f50:	f000 f82c 	bl	8001fac <HAL_ETH_PMTCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */

    heth->MACWakeUpEvent = (uint32_t)(0x0U);
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	2200      	movs	r2, #0
 8001f58:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
  }

  /* ETH EEE IT */
  if ((mac_flag & ETH_MAC_LPI_IT) != 0U)
 8001f5c:	697b      	ldr	r3, [r7, #20]
 8001f5e:	f003 0320 	and.w	r3, r3, #32
 8001f62:	2b00      	cmp	r3, #0
 8001f64:	d00f      	beq.n	8001f86 <HAL_ETH_IRQHandler+0x1c2>
  {
    /* Get MAC LPI interrupt source and clear the status register pending bit */
    heth->MACLPIEvent = READ_BIT(heth->Instance->MACLCSR, 0x0000000FU);
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
 8001f6e:	f003 020f 	and.w	r2, r3, #15
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered EEE callback*/
    heth->EEECallback(heth);
#else
    /* Ethernet EEE callback */
    HAL_ETH_EEECallback(heth);
 8001f78:	6878      	ldr	r0, [r7, #4]
 8001f7a:	f000 f821 	bl	8001fc0 <HAL_ETH_EEECallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */

    heth->MACLPIEvent = (uint32_t)(0x0U);
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	2200      	movs	r2, #0
 8001f82:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */
    }
  }
#else /* DUAL_CORE not defined */
  /* check ETH WAKEUP exti flag */
  if ((exti_d1_flag & ETH_WAKEUP_EXTI_LINE) != 0U)
 8001f86:	68bb      	ldr	r3, [r7, #8]
 8001f88:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001f8c:	2b00      	cmp	r3, #0
 8001f8e:	d006      	beq.n	8001f9e <HAL_ETH_IRQHandler+0x1da>
  {
    /* Clear ETH WAKEUP Exti pending bit */
    __HAL_ETH_WAKEUP_EXTI_CLEAR_FLAG(ETH_WAKEUP_EXTI_LINE);
 8001f90:	4b05      	ldr	r3, [pc, #20]	@ (8001fa8 <HAL_ETH_IRQHandler+0x1e4>)
 8001f92:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8001f96:	629a      	str	r2, [r3, #40]	@ 0x28
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered WakeUp callback*/
    heth->WakeUpCallback(heth);
#else
    /* ETH WAKEUP callback */
    HAL_ETH_WakeUpCallback(heth);
 8001f98:	6878      	ldr	r0, [r7, #4]
 8001f9a:	f000 f81b 	bl	8001fd4 <HAL_ETH_WakeUpCallback>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }
#endif /* DUAL_CORE */
}
 8001f9e:	bf00      	nop
 8001fa0:	3718      	adds	r7, #24
 8001fa2:	46bd      	mov	sp, r7
 8001fa4:	bd80      	pop	{r7, pc}
 8001fa6:	bf00      	nop
 8001fa8:	58000080 	.word	0x58000080

08001fac <HAL_ETH_PMTCallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_PMTCallback(ETH_HandleTypeDef *heth)
{
 8001fac:	b480      	push	{r7}
 8001fae:	b083      	sub	sp, #12
 8001fb0:	af00      	add	r7, sp, #0
 8001fb2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_PMTCallback could be implemented in the user file
  */
}
 8001fb4:	bf00      	nop
 8001fb6:	370c      	adds	r7, #12
 8001fb8:	46bd      	mov	sp, r7
 8001fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fbe:	4770      	bx	lr

08001fc0 <HAL_ETH_EEECallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_EEECallback(ETH_HandleTypeDef *heth)
{
 8001fc0:	b480      	push	{r7}
 8001fc2:	b083      	sub	sp, #12
 8001fc4:	af00      	add	r7, sp, #0
 8001fc6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_EEECallback could be implemented in the user file
  */
}
 8001fc8:	bf00      	nop
 8001fca:	370c      	adds	r7, #12
 8001fcc:	46bd      	mov	sp, r7
 8001fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fd2:	4770      	bx	lr

08001fd4 <HAL_ETH_WakeUpCallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_WakeUpCallback(ETH_HandleTypeDef *heth)
{
 8001fd4:	b480      	push	{r7}
 8001fd6:	b083      	sub	sp, #12
 8001fd8:	af00      	add	r7, sp, #0
 8001fda:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ETH_WakeUpCallback could be implemented in the user file
   */
}
 8001fdc:	bf00      	nop
 8001fde:	370c      	adds	r7, #12
 8001fe0:	46bd      	mov	sp, r7
 8001fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fe6:	4770      	bx	lr

08001fe8 <HAL_ETH_ReadPHYRegister>:
  * @param pRegValue: parameter to hold read value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReadPHYRegister(ETH_HandleTypeDef *heth, uint32_t PHYAddr, uint32_t PHYReg,
                                          uint32_t *pRegValue)
{
 8001fe8:	b580      	push	{r7, lr}
 8001fea:	b086      	sub	sp, #24
 8001fec:	af00      	add	r7, sp, #0
 8001fee:	60f8      	str	r0, [r7, #12]
 8001ff0:	60b9      	str	r1, [r7, #8]
 8001ff2:	607a      	str	r2, [r7, #4]
 8001ff4:	603b      	str	r3, [r7, #0]
  uint32_t tickstart;
  uint32_t tmpreg;

  /* Check for the Busy flag */
  if (READ_BIT(heth->Instance->MACMDIOAR, ETH_MACMDIOAR_MB) != (uint32_t)RESET)
 8001ff6:	68fb      	ldr	r3, [r7, #12]
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8001ffe:	f003 0301 	and.w	r3, r3, #1
 8002002:	2b00      	cmp	r3, #0
 8002004:	d001      	beq.n	800200a <HAL_ETH_ReadPHYRegister+0x22>
  {
    return HAL_ERROR;
 8002006:	2301      	movs	r3, #1
 8002008:	e03e      	b.n	8002088 <HAL_ETH_ReadPHYRegister+0xa0>
  }

  /* Get the  MACMDIOAR value */
  WRITE_REG(tmpreg, heth->Instance->MACMDIOAR);
 800200a:	68fb      	ldr	r3, [r7, #12]
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8002012:	617b      	str	r3, [r7, #20]
     - Set the PHY device address
     - Set the PHY register address
     - Set the read mode
     - Set the MII Busy bit */

  MODIFY_REG(tmpreg, ETH_MACMDIOAR_PA, (PHYAddr << 21));
 8002014:	697b      	ldr	r3, [r7, #20]
 8002016:	f023 7278 	bic.w	r2, r3, #65011712	@ 0x3e00000
 800201a:	68bb      	ldr	r3, [r7, #8]
 800201c:	055b      	lsls	r3, r3, #21
 800201e:	4313      	orrs	r3, r2
 8002020:	617b      	str	r3, [r7, #20]
  MODIFY_REG(tmpreg, ETH_MACMDIOAR_RDA, (PHYReg << 16));
 8002022:	697b      	ldr	r3, [r7, #20]
 8002024:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	041b      	lsls	r3, r3, #16
 800202c:	4313      	orrs	r3, r2
 800202e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(tmpreg, ETH_MACMDIOAR_MOC, ETH_MACMDIOAR_MOC_RD);
 8002030:	697b      	ldr	r3, [r7, #20]
 8002032:	f043 030c 	orr.w	r3, r3, #12
 8002036:	617b      	str	r3, [r7, #20]
  SET_BIT(tmpreg, ETH_MACMDIOAR_MB);
 8002038:	697b      	ldr	r3, [r7, #20]
 800203a:	f043 0301 	orr.w	r3, r3, #1
 800203e:	617b      	str	r3, [r7, #20]

  /* Write the result value into the MDII Address register */
  WRITE_REG(heth->Instance->MACMDIOAR, tmpreg);
 8002040:	68fb      	ldr	r3, [r7, #12]
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	697a      	ldr	r2, [r7, #20]
 8002046:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

  tickstart = HAL_GetTick();
 800204a:	f7ff f963 	bl	8001314 <HAL_GetTick>
 800204e:	6138      	str	r0, [r7, #16]

  /* Wait for the Busy flag */
  while (READ_BIT(heth->Instance->MACMDIOAR, ETH_MACMDIOAR_MB) > 0U)
 8002050:	e009      	b.n	8002066 <HAL_ETH_ReadPHYRegister+0x7e>
  {
    if (((HAL_GetTick() - tickstart) > ETH_MDIO_BUS_TIMEOUT))
 8002052:	f7ff f95f 	bl	8001314 <HAL_GetTick>
 8002056:	4602      	mov	r2, r0
 8002058:	693b      	ldr	r3, [r7, #16]
 800205a:	1ad3      	subs	r3, r2, r3
 800205c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002060:	d901      	bls.n	8002066 <HAL_ETH_ReadPHYRegister+0x7e>
    {
      return HAL_ERROR;
 8002062:	2301      	movs	r3, #1
 8002064:	e010      	b.n	8002088 <HAL_ETH_ReadPHYRegister+0xa0>
  while (READ_BIT(heth->Instance->MACMDIOAR, ETH_MACMDIOAR_MB) > 0U)
 8002066:	68fb      	ldr	r3, [r7, #12]
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 800206e:	f003 0301 	and.w	r3, r3, #1
 8002072:	2b00      	cmp	r3, #0
 8002074:	d1ed      	bne.n	8002052 <HAL_ETH_ReadPHYRegister+0x6a>
    }
  }

  /* Get MACMIIDR value */
  WRITE_REG(*pRegValue, (uint16_t)heth->Instance->MACMDIODR);
 8002076:	68fb      	ldr	r3, [r7, #12]
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 800207e:	b29b      	uxth	r3, r3
 8002080:	461a      	mov	r2, r3
 8002082:	683b      	ldr	r3, [r7, #0]
 8002084:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 8002086:	2300      	movs	r3, #0
}
 8002088:	4618      	mov	r0, r3
 800208a:	3718      	adds	r7, #24
 800208c:	46bd      	mov	sp, r7
 800208e:	bd80      	pop	{r7, pc}

08002090 <HAL_ETH_WritePHYRegister>:
  * @param  RegValue: the value to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_WritePHYRegister(const ETH_HandleTypeDef *heth, uint32_t PHYAddr, uint32_t PHYReg,
                                           uint32_t RegValue)
{
 8002090:	b580      	push	{r7, lr}
 8002092:	b086      	sub	sp, #24
 8002094:	af00      	add	r7, sp, #0
 8002096:	60f8      	str	r0, [r7, #12]
 8002098:	60b9      	str	r1, [r7, #8]
 800209a:	607a      	str	r2, [r7, #4]
 800209c:	603b      	str	r3, [r7, #0]
  uint32_t tickstart;
  uint32_t tmpreg;

  /* Check for the Busy flag */
  if (READ_BIT(heth->Instance->MACMDIOAR, ETH_MACMDIOAR_MB) != (uint32_t)RESET)
 800209e:	68fb      	ldr	r3, [r7, #12]
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 80020a6:	f003 0301 	and.w	r3, r3, #1
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	d001      	beq.n	80020b2 <HAL_ETH_WritePHYRegister+0x22>
  {
    return HAL_ERROR;
 80020ae:	2301      	movs	r3, #1
 80020b0:	e03c      	b.n	800212c <HAL_ETH_WritePHYRegister+0x9c>
  }

  /* Get the  MACMDIOAR value */
  WRITE_REG(tmpreg, heth->Instance->MACMDIOAR);
 80020b2:	68fb      	ldr	r3, [r7, #12]
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 80020ba:	617b      	str	r3, [r7, #20]
     - Set the PHY device address
     - Set the PHY register address
     - Set the write mode
     - Set the MII Busy bit */

  MODIFY_REG(tmpreg, ETH_MACMDIOAR_PA, (PHYAddr << 21));
 80020bc:	697b      	ldr	r3, [r7, #20]
 80020be:	f023 7278 	bic.w	r2, r3, #65011712	@ 0x3e00000
 80020c2:	68bb      	ldr	r3, [r7, #8]
 80020c4:	055b      	lsls	r3, r3, #21
 80020c6:	4313      	orrs	r3, r2
 80020c8:	617b      	str	r3, [r7, #20]
  MODIFY_REG(tmpreg, ETH_MACMDIOAR_RDA, (PHYReg << 16));
 80020ca:	697b      	ldr	r3, [r7, #20]
 80020cc:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	041b      	lsls	r3, r3, #16
 80020d4:	4313      	orrs	r3, r2
 80020d6:	617b      	str	r3, [r7, #20]
  MODIFY_REG(tmpreg, ETH_MACMDIOAR_MOC, ETH_MACMDIOAR_MOC_WR);
 80020d8:	697b      	ldr	r3, [r7, #20]
 80020da:	f023 030c 	bic.w	r3, r3, #12
 80020de:	f043 0304 	orr.w	r3, r3, #4
 80020e2:	617b      	str	r3, [r7, #20]
  SET_BIT(tmpreg, ETH_MACMDIOAR_MB);
 80020e4:	697b      	ldr	r3, [r7, #20]
 80020e6:	f043 0301 	orr.w	r3, r3, #1
 80020ea:	617b      	str	r3, [r7, #20]

  /* Give the value to the MII data register */
  WRITE_REG(ETH->MACMDIODR, (uint16_t)RegValue);
 80020ec:	683b      	ldr	r3, [r7, #0]
 80020ee:	b29a      	uxth	r2, r3
 80020f0:	4b10      	ldr	r3, [pc, #64]	@ (8002134 <HAL_ETH_WritePHYRegister+0xa4>)
 80020f2:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Write the result value into the MII Address register */
  WRITE_REG(ETH->MACMDIOAR, tmpreg);
 80020f6:	4a0f      	ldr	r2, [pc, #60]	@ (8002134 <HAL_ETH_WritePHYRegister+0xa4>)
 80020f8:	697b      	ldr	r3, [r7, #20]
 80020fa:	f8c2 3200 	str.w	r3, [r2, #512]	@ 0x200

  tickstart = HAL_GetTick();
 80020fe:	f7ff f909 	bl	8001314 <HAL_GetTick>
 8002102:	6138      	str	r0, [r7, #16]

  /* Wait for the Busy flag */
  while (READ_BIT(heth->Instance->MACMDIOAR, ETH_MACMDIOAR_MB) > 0U)
 8002104:	e009      	b.n	800211a <HAL_ETH_WritePHYRegister+0x8a>
  {
    if (((HAL_GetTick() - tickstart) > ETH_MDIO_BUS_TIMEOUT))
 8002106:	f7ff f905 	bl	8001314 <HAL_GetTick>
 800210a:	4602      	mov	r2, r0
 800210c:	693b      	ldr	r3, [r7, #16]
 800210e:	1ad3      	subs	r3, r2, r3
 8002110:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002114:	d901      	bls.n	800211a <HAL_ETH_WritePHYRegister+0x8a>
    {
      return HAL_ERROR;
 8002116:	2301      	movs	r3, #1
 8002118:	e008      	b.n	800212c <HAL_ETH_WritePHYRegister+0x9c>
  while (READ_BIT(heth->Instance->MACMDIOAR, ETH_MACMDIOAR_MB) > 0U)
 800211a:	68fb      	ldr	r3, [r7, #12]
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8002122:	f003 0301 	and.w	r3, r3, #1
 8002126:	2b00      	cmp	r3, #0
 8002128:	d1ed      	bne.n	8002106 <HAL_ETH_WritePHYRegister+0x76>
    }
  }

  return HAL_OK;
 800212a:	2300      	movs	r3, #0
}
 800212c:	4618      	mov	r0, r3
 800212e:	3718      	adds	r7, #24
 8002130:	46bd      	mov	sp, r7
 8002132:	bd80      	pop	{r7, pc}
 8002134:	40028000 	.word	0x40028000

08002138 <HAL_ETH_GetMACConfig>:
  * @param  macconf: pointer to a ETH_MACConfigTypeDef structure that will hold
  *         the configuration of the MAC.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_ETH_GetMACConfig(const ETH_HandleTypeDef *heth, ETH_MACConfigTypeDef *macconf)
{
 8002138:	b480      	push	{r7}
 800213a:	b083      	sub	sp, #12
 800213c:	af00      	add	r7, sp, #0
 800213e:	6078      	str	r0, [r7, #4]
 8002140:	6039      	str	r1, [r7, #0]
  if (macconf == NULL)
 8002142:	683b      	ldr	r3, [r7, #0]
 8002144:	2b00      	cmp	r3, #0
 8002146:	d101      	bne.n	800214c <HAL_ETH_GetMACConfig+0x14>
  {
    return HAL_ERROR;
 8002148:	2301      	movs	r3, #1
 800214a:	e1c3      	b.n	80024d4 <HAL_ETH_GetMACConfig+0x39c>
  }

  /* Get MAC parameters */
  macconf->PreambleLength = READ_BIT(heth->Instance->MACCR, ETH_MACCR_PRELEN);
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	f003 020c 	and.w	r2, r3, #12
 8002156:	683b      	ldr	r3, [r7, #0]
 8002158:	62da      	str	r2, [r3, #44]	@ 0x2c
  macconf->DeferralCheck = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_DC) >> 4) > 0U) ? ENABLE : DISABLE;
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	f003 0310 	and.w	r3, r3, #16
 8002164:	2b00      	cmp	r3, #0
 8002166:	bf14      	ite	ne
 8002168:	2301      	movne	r3, #1
 800216a:	2300      	moveq	r3, #0
 800216c:	b2db      	uxtb	r3, r3
 800216e:	461a      	mov	r2, r3
 8002170:	683b      	ldr	r3, [r7, #0]
 8002172:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
  macconf->BackOffLimit = READ_BIT(heth->Instance->MACCR, ETH_MACCR_BL);
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	f003 0260 	and.w	r2, r3, #96	@ 0x60
 8002180:	683b      	ldr	r3, [r7, #0]
 8002182:	625a      	str	r2, [r3, #36]	@ 0x24
  macconf->RetryTransmission = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_DR) >> 8) == 0U) ? ENABLE : DISABLE;
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800218e:	2b00      	cmp	r3, #0
 8002190:	bf0c      	ite	eq
 8002192:	2301      	moveq	r3, #1
 8002194:	2300      	movne	r3, #0
 8002196:	b2db      	uxtb	r3, r3
 8002198:	461a      	mov	r2, r3
 800219a:	683b      	ldr	r3, [r7, #0]
 800219c:	f883 2020 	strb.w	r2, [r3, #32]
  macconf->CarrierSenseDuringTransmit = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_DCRS) >> 9) > 0U)
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
                                        ? ENABLE : DISABLE;
 80021aa:	2b00      	cmp	r3, #0
 80021ac:	bf14      	ite	ne
 80021ae:	2301      	movne	r3, #1
 80021b0:	2300      	moveq	r3, #0
 80021b2:	b2db      	uxtb	r3, r3
 80021b4:	461a      	mov	r2, r3
  macconf->CarrierSenseDuringTransmit = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_DCRS) >> 9) > 0U)
 80021b6:	683b      	ldr	r3, [r7, #0]
 80021b8:	77da      	strb	r2, [r3, #31]
  macconf->ReceiveOwn = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_DO) >> 10) == 0U) ? ENABLE : DISABLE;
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80021c4:	2b00      	cmp	r3, #0
 80021c6:	bf0c      	ite	eq
 80021c8:	2301      	moveq	r3, #1
 80021ca:	2300      	movne	r3, #0
 80021cc:	b2db      	uxtb	r3, r3
 80021ce:	461a      	mov	r2, r3
 80021d0:	683b      	ldr	r3, [r7, #0]
 80021d2:	779a      	strb	r2, [r3, #30]
  macconf->CarrierSenseBeforeTransmit = ((READ_BIT(heth->Instance->MACCR,
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	681b      	ldr	r3, [r3, #0]
                                                   ETH_MACCR_ECRSFD) >> 11) > 0U) ? ENABLE : DISABLE;
 80021da:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80021de:	2b00      	cmp	r3, #0
 80021e0:	bf14      	ite	ne
 80021e2:	2301      	movne	r3, #1
 80021e4:	2300      	moveq	r3, #0
 80021e6:	b2db      	uxtb	r3, r3
 80021e8:	461a      	mov	r2, r3
  macconf->CarrierSenseBeforeTransmit = ((READ_BIT(heth->Instance->MACCR,
 80021ea:	683b      	ldr	r3, [r7, #0]
 80021ec:	775a      	strb	r2, [r3, #29]
  macconf->LoopbackMode = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_LM) >> 12) > 0U) ? ENABLE : DISABLE;
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80021f8:	2b00      	cmp	r3, #0
 80021fa:	bf14      	ite	ne
 80021fc:	2301      	movne	r3, #1
 80021fe:	2300      	moveq	r3, #0
 8002200:	b2db      	uxtb	r3, r3
 8002202:	461a      	mov	r2, r3
 8002204:	683b      	ldr	r3, [r7, #0]
 8002206:	771a      	strb	r2, [r3, #28]
  macconf->DuplexMode = READ_BIT(heth->Instance->MACCR, ETH_MACCR_DM);
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8002212:	683b      	ldr	r3, [r7, #0]
 8002214:	619a      	str	r2, [r3, #24]
  macconf->Speed = READ_BIT(heth->Instance->MACCR, ETH_MACCR_FES);
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	f403 4280 	and.w	r2, r3, #16384	@ 0x4000
 8002220:	683b      	ldr	r3, [r7, #0]
 8002222:	615a      	str	r2, [r3, #20]
  macconf->JumboPacket = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_JE) >> 16) > 0U) ? ENABLE : DISABLE;
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800222e:	2b00      	cmp	r3, #0
 8002230:	bf14      	ite	ne
 8002232:	2301      	movne	r3, #1
 8002234:	2300      	moveq	r3, #0
 8002236:	b2db      	uxtb	r3, r3
 8002238:	461a      	mov	r2, r3
 800223a:	683b      	ldr	r3, [r7, #0]
 800223c:	749a      	strb	r2, [r3, #18]
  macconf->Jabber = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_JD) >> 17) == 0U) ? ENABLE : DISABLE;
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002248:	2b00      	cmp	r3, #0
 800224a:	bf0c      	ite	eq
 800224c:	2301      	moveq	r3, #1
 800224e:	2300      	movne	r3, #0
 8002250:	b2db      	uxtb	r3, r3
 8002252:	461a      	mov	r2, r3
 8002254:	683b      	ldr	r3, [r7, #0]
 8002256:	745a      	strb	r2, [r3, #17]
  macconf->Watchdog = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_WD) >> 19) == 0U) ? ENABLE : DISABLE;
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002262:	2b00      	cmp	r3, #0
 8002264:	bf0c      	ite	eq
 8002266:	2301      	moveq	r3, #1
 8002268:	2300      	movne	r3, #0
 800226a:	b2db      	uxtb	r3, r3
 800226c:	461a      	mov	r2, r3
 800226e:	683b      	ldr	r3, [r7, #0]
 8002270:	741a      	strb	r2, [r3, #16]
  macconf->AutomaticPadCRCStrip = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_ACS) >> 20) > 0U) ? ENABLE : DISABLE;
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800227c:	2b00      	cmp	r3, #0
 800227e:	bf14      	ite	ne
 8002280:	2301      	movne	r3, #1
 8002282:	2300      	moveq	r3, #0
 8002284:	b2db      	uxtb	r3, r3
 8002286:	461a      	mov	r2, r3
 8002288:	683b      	ldr	r3, [r7, #0]
 800228a:	73da      	strb	r2, [r3, #15]
  macconf->CRCStripTypePacket = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_CST) >> 21) > 0U) ? ENABLE : DISABLE;
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002296:	2b00      	cmp	r3, #0
 8002298:	bf14      	ite	ne
 800229a:	2301      	movne	r3, #1
 800229c:	2300      	moveq	r3, #0
 800229e:	b2db      	uxtb	r3, r3
 80022a0:	461a      	mov	r2, r3
 80022a2:	683b      	ldr	r3, [r7, #0]
 80022a4:	739a      	strb	r2, [r3, #14]
  macconf->Support2KPacket = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_S2KP) >> 22) > 0U) ? ENABLE : DISABLE;
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	bf14      	ite	ne
 80022b4:	2301      	movne	r3, #1
 80022b6:	2300      	moveq	r3, #0
 80022b8:	b2db      	uxtb	r3, r3
 80022ba:	461a      	mov	r2, r3
 80022bc:	683b      	ldr	r3, [r7, #0]
 80022be:	735a      	strb	r2, [r3, #13]
  macconf->GiantPacketSizeLimitControl = ((READ_BIT(heth->Instance->MACCR,
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	681b      	ldr	r3, [r3, #0]
                                                    ETH_MACCR_GPSLCE) >> 23) > 0U) ? ENABLE : DISABLE;
 80022c6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80022ca:	2b00      	cmp	r3, #0
 80022cc:	bf14      	ite	ne
 80022ce:	2301      	movne	r3, #1
 80022d0:	2300      	moveq	r3, #0
 80022d2:	b2db      	uxtb	r3, r3
 80022d4:	461a      	mov	r2, r3
  macconf->GiantPacketSizeLimitControl = ((READ_BIT(heth->Instance->MACCR,
 80022d6:	683b      	ldr	r3, [r7, #0]
 80022d8:	731a      	strb	r2, [r3, #12]
  macconf->InterPacketGapVal = READ_BIT(heth->Instance->MACCR, ETH_MACCR_IPG);
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	f003 62e0 	and.w	r2, r3, #117440512	@ 0x7000000
 80022e4:	683b      	ldr	r3, [r7, #0]
 80022e6:	609a      	str	r2, [r3, #8]
  macconf->ChecksumOffload = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_IPC) >> 27) > 0U) ? ENABLE : DISABLE;
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80022f2:	2b00      	cmp	r3, #0
 80022f4:	bf14      	ite	ne
 80022f6:	2301      	movne	r3, #1
 80022f8:	2300      	moveq	r3, #0
 80022fa:	b2db      	uxtb	r3, r3
 80022fc:	461a      	mov	r2, r3
 80022fe:	683b      	ldr	r3, [r7, #0]
 8002300:	711a      	strb	r2, [r3, #4]
  macconf->SourceAddrControl = READ_BIT(heth->Instance->MACCR, ETH_MACCR_SARC);
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 800230c:	683b      	ldr	r3, [r7, #0]
 800230e:	601a      	str	r2, [r3, #0]

  macconf->GiantPacketSizeLimit = READ_BIT(heth->Instance->MACECR, ETH_MACECR_GPSL);
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	685b      	ldr	r3, [r3, #4]
 8002316:	f3c3 020d 	ubfx	r2, r3, #0, #14
 800231a:	683b      	ldr	r3, [r7, #0]
 800231c:	635a      	str	r2, [r3, #52]	@ 0x34
  macconf->CRCCheckingRxPackets = ((READ_BIT(heth->Instance->MACECR, ETH_MACECR_DCRCC) >> 16) == 0U) ? ENABLE : DISABLE;
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	685b      	ldr	r3, [r3, #4]
 8002324:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002328:	2b00      	cmp	r3, #0
 800232a:	bf0c      	ite	eq
 800232c:	2301      	moveq	r3, #1
 800232e:	2300      	movne	r3, #0
 8002330:	b2db      	uxtb	r3, r3
 8002332:	461a      	mov	r2, r3
 8002334:	683b      	ldr	r3, [r7, #0]
 8002336:	f883 2032 	strb.w	r2, [r3, #50]	@ 0x32
  macconf->SlowProtocolDetect = ((READ_BIT(heth->Instance->MACECR, ETH_MACECR_SPEN) >> 17) > 0U) ? ENABLE : DISABLE;
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	685b      	ldr	r3, [r3, #4]
 8002340:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002344:	2b00      	cmp	r3, #0
 8002346:	bf14      	ite	ne
 8002348:	2301      	movne	r3, #1
 800234a:	2300      	moveq	r3, #0
 800234c:	b2db      	uxtb	r3, r3
 800234e:	461a      	mov	r2, r3
 8002350:	683b      	ldr	r3, [r7, #0]
 8002352:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
  macconf->UnicastSlowProtocolPacketDetect = ((READ_BIT(heth->Instance->MACECR,
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	685b      	ldr	r3, [r3, #4]
                                                        ETH_MACECR_USP) >> 18) > 0U) ? ENABLE : DISABLE;
 800235c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002360:	2b00      	cmp	r3, #0
 8002362:	bf14      	ite	ne
 8002364:	2301      	movne	r3, #1
 8002366:	2300      	moveq	r3, #0
 8002368:	b2db      	uxtb	r3, r3
 800236a:	461a      	mov	r2, r3
  macconf->UnicastSlowProtocolPacketDetect = ((READ_BIT(heth->Instance->MACECR,
 800236c:	683b      	ldr	r3, [r7, #0]
 800236e:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  macconf->ExtendedInterPacketGap = ((READ_BIT(heth->Instance->MACECR, ETH_MACECR_EIPGEN) >> 24) > 0U)
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	685b      	ldr	r3, [r3, #4]
 8002378:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
                                    ? ENABLE : DISABLE;
 800237c:	2b00      	cmp	r3, #0
 800237e:	bf14      	ite	ne
 8002380:	2301      	movne	r3, #1
 8002382:	2300      	moveq	r3, #0
 8002384:	b2db      	uxtb	r3, r3
 8002386:	461a      	mov	r2, r3
  macconf->ExtendedInterPacketGap = ((READ_BIT(heth->Instance->MACECR, ETH_MACECR_EIPGEN) >> 24) > 0U)
 8002388:	683b      	ldr	r3, [r7, #0]
 800238a:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  macconf->ExtendedInterPacketGapVal = READ_BIT(heth->Instance->MACECR, ETH_MACECR_EIPG) >> 25;
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	685b      	ldr	r3, [r3, #4]
 8002394:	0e5b      	lsrs	r3, r3, #25
 8002396:	f003 021f 	and.w	r2, r3, #31
 800239a:	683b      	ldr	r3, [r7, #0]
 800239c:	63da      	str	r2, [r3, #60]	@ 0x3c

  macconf->ProgrammableWatchdog = ((READ_BIT(heth->Instance->MACWTR, ETH_MACWTR_PWE) >> 8) > 0U) ? ENABLE : DISABLE;
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	68db      	ldr	r3, [r3, #12]
 80023a4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80023a8:	2b00      	cmp	r3, #0
 80023aa:	bf14      	ite	ne
 80023ac:	2301      	movne	r3, #1
 80023ae:	2300      	moveq	r3, #0
 80023b0:	b2db      	uxtb	r3, r3
 80023b2:	461a      	mov	r2, r3
 80023b4:	683b      	ldr	r3, [r7, #0]
 80023b6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  macconf->WatchdogTimeout = READ_BIT(heth->Instance->MACWTR, ETH_MACWTR_WTO);
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	68db      	ldr	r3, [r3, #12]
 80023c0:	f003 020f 	and.w	r2, r3, #15
 80023c4:	683b      	ldr	r3, [r7, #0]
 80023c6:	645a      	str	r2, [r3, #68]	@ 0x44

  macconf->TransmitFlowControl = ((READ_BIT(heth->Instance->MACTFCR, ETH_MACTFCR_TFE) >> 1) > 0U) ? ENABLE : DISABLE;
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80023ce:	f003 0302 	and.w	r3, r3, #2
 80023d2:	2b00      	cmp	r3, #0
 80023d4:	bf14      	ite	ne
 80023d6:	2301      	movne	r3, #1
 80023d8:	2300      	moveq	r3, #0
 80023da:	b2db      	uxtb	r3, r3
 80023dc:	461a      	mov	r2, r3
 80023de:	683b      	ldr	r3, [r7, #0]
 80023e0:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  macconf->ZeroQuantaPause = ((READ_BIT(heth->Instance->MACTFCR, ETH_MACTFCR_DZPQ) >> 7) == 0U) ? ENABLE : DISABLE;
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80023ea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80023ee:	2b00      	cmp	r3, #0
 80023f0:	bf0c      	ite	eq
 80023f2:	2301      	moveq	r3, #1
 80023f4:	2300      	movne	r3, #0
 80023f6:	b2db      	uxtb	r3, r3
 80023f8:	461a      	mov	r2, r3
 80023fa:	683b      	ldr	r3, [r7, #0]
 80023fc:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
  macconf->PauseLowThreshold = READ_BIT(heth->Instance->MACTFCR, ETH_MACTFCR_PLT);
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002406:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 800240a:	683b      	ldr	r3, [r7, #0]
 800240c:	651a      	str	r2, [r3, #80]	@ 0x50
  macconf->PauseTime = (READ_BIT(heth->Instance->MACTFCR, ETH_MACTFCR_PT) >> 16);
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002414:	0c1b      	lsrs	r3, r3, #16
 8002416:	b29a      	uxth	r2, r3
 8002418:	683b      	ldr	r3, [r7, #0]
 800241a:	649a      	str	r2, [r3, #72]	@ 0x48
  macconf->ReceiveFlowControl = (READ_BIT(heth->Instance->MACRFCR, ETH_MACRFCR_RFE) > 0U) ? ENABLE : DISABLE;
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002424:	f003 0301 	and.w	r3, r3, #1
 8002428:	2b00      	cmp	r3, #0
 800242a:	bf14      	ite	ne
 800242c:	2301      	movne	r3, #1
 800242e:	2300      	moveq	r3, #0
 8002430:	b2db      	uxtb	r3, r3
 8002432:	461a      	mov	r2, r3
 8002434:	683b      	ldr	r3, [r7, #0]
 8002436:	f883 2056 	strb.w	r2, [r3, #86]	@ 0x56
  macconf->UnicastPausePacketDetect = ((READ_BIT(heth->Instance->MACRFCR, ETH_MACRFCR_UP) >> 1) > 0U)
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002442:	f003 0302 	and.w	r3, r3, #2
                                      ? ENABLE : DISABLE;
 8002446:	2b00      	cmp	r3, #0
 8002448:	bf14      	ite	ne
 800244a:	2301      	movne	r3, #1
 800244c:	2300      	moveq	r3, #0
 800244e:	b2db      	uxtb	r3, r3
 8002450:	461a      	mov	r2, r3
  macconf->UnicastPausePacketDetect = ((READ_BIT(heth->Instance->MACRFCR, ETH_MACRFCR_UP) >> 1) > 0U)
 8002452:	683b      	ldr	r3, [r7, #0]
 8002454:	f883 2055 	strb.w	r2, [r3, #85]	@ 0x55

  macconf->TransmitQueueMode = READ_BIT(heth->Instance->MTLTQOMR, (ETH_MTLTQOMR_TTC | ETH_MTLTQOMR_TSF));
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	f8d3 3d00 	ldr.w	r3, [r3, #3328]	@ 0xd00
 8002460:	f003 0272 	and.w	r2, r3, #114	@ 0x72
 8002464:	683b      	ldr	r3, [r7, #0]
 8002466:	659a      	str	r2, [r3, #88]	@ 0x58

  macconf->ReceiveQueueMode = READ_BIT(heth->Instance->MTLRQOMR, (ETH_MTLRQOMR_RTC | ETH_MTLRQOMR_RSF));
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	f8d3 3d30 	ldr.w	r3, [r3, #3376]	@ 0xd30
 8002470:	f003 0223 	and.w	r2, r3, #35	@ 0x23
 8002474:	683b      	ldr	r3, [r7, #0]
 8002476:	65da      	str	r2, [r3, #92]	@ 0x5c
  macconf->ForwardRxUndersizedGoodPacket = ((READ_BIT(heth->Instance->MTLRQOMR,
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	f8d3 3d30 	ldr.w	r3, [r3, #3376]	@ 0xd30
                                                      ETH_MTLRQOMR_FUP) >> 3) > 0U) ? ENABLE : DISABLE;
 8002480:	f003 0308 	and.w	r3, r3, #8
 8002484:	2b00      	cmp	r3, #0
 8002486:	bf14      	ite	ne
 8002488:	2301      	movne	r3, #1
 800248a:	2300      	moveq	r3, #0
 800248c:	b2db      	uxtb	r3, r3
 800248e:	461a      	mov	r2, r3
  macconf->ForwardRxUndersizedGoodPacket = ((READ_BIT(heth->Instance->MTLRQOMR,
 8002490:	683b      	ldr	r3, [r7, #0]
 8002492:	f883 2062 	strb.w	r2, [r3, #98]	@ 0x62
  macconf->ForwardRxErrorPacket = ((READ_BIT(heth->Instance->MTLRQOMR, ETH_MTLRQOMR_FEP) >> 4) > 0U) ? ENABLE : DISABLE;
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	f8d3 3d30 	ldr.w	r3, [r3, #3376]	@ 0xd30
 800249e:	f003 0310 	and.w	r3, r3, #16
 80024a2:	2b00      	cmp	r3, #0
 80024a4:	bf14      	ite	ne
 80024a6:	2301      	movne	r3, #1
 80024a8:	2300      	moveq	r3, #0
 80024aa:	b2db      	uxtb	r3, r3
 80024ac:	461a      	mov	r2, r3
 80024ae:	683b      	ldr	r3, [r7, #0]
 80024b0:	f883 2061 	strb.w	r2, [r3, #97]	@ 0x61
  macconf->DropTCPIPChecksumErrorPacket = ((READ_BIT(heth->Instance->MTLRQOMR,
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	f8d3 3d30 	ldr.w	r3, [r3, #3376]	@ 0xd30
                                                     ETH_MTLRQOMR_DISTCPEF) >> 6) == 0U) ? ENABLE : DISABLE;
 80024bc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80024c0:	2b00      	cmp	r3, #0
 80024c2:	bf0c      	ite	eq
 80024c4:	2301      	moveq	r3, #1
 80024c6:	2300      	movne	r3, #0
 80024c8:	b2db      	uxtb	r3, r3
 80024ca:	461a      	mov	r2, r3
  macconf->DropTCPIPChecksumErrorPacket = ((READ_BIT(heth->Instance->MTLRQOMR,
 80024cc:	683b      	ldr	r3, [r7, #0]
 80024ce:	f883 2060 	strb.w	r2, [r3, #96]	@ 0x60

  return HAL_OK;
 80024d2:	2300      	movs	r3, #0
}
 80024d4:	4618      	mov	r0, r3
 80024d6:	370c      	adds	r7, #12
 80024d8:	46bd      	mov	sp, r7
 80024da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024de:	4770      	bx	lr

080024e0 <HAL_ETH_SetMACConfig>:
  * @param  macconf: pointer to a ETH_MACConfigTypeDef structure that contains
  *         the configuration of the MAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_SetMACConfig(ETH_HandleTypeDef *heth,  ETH_MACConfigTypeDef *macconf)
{
 80024e0:	b580      	push	{r7, lr}
 80024e2:	b082      	sub	sp, #8
 80024e4:	af00      	add	r7, sp, #0
 80024e6:	6078      	str	r0, [r7, #4]
 80024e8:	6039      	str	r1, [r7, #0]
  if (macconf == NULL)
 80024ea:	683b      	ldr	r3, [r7, #0]
 80024ec:	2b00      	cmp	r3, #0
 80024ee:	d101      	bne.n	80024f4 <HAL_ETH_SetMACConfig+0x14>
  {
    return HAL_ERROR;
 80024f0:	2301      	movs	r3, #1
 80024f2:	e00b      	b.n	800250c <HAL_ETH_SetMACConfig+0x2c>
  }

  if (heth->gState == HAL_ETH_STATE_READY)
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80024fa:	2b10      	cmp	r3, #16
 80024fc:	d105      	bne.n	800250a <HAL_ETH_SetMACConfig+0x2a>
  {
    ETH_SetMACConfig(heth, macconf);
 80024fe:	6839      	ldr	r1, [r7, #0]
 8002500:	6878      	ldr	r0, [r7, #4]
 8002502:	f000 f871 	bl	80025e8 <ETH_SetMACConfig>

    return HAL_OK;
 8002506:	2300      	movs	r3, #0
 8002508:	e000      	b.n	800250c <HAL_ETH_SetMACConfig+0x2c>
  }
  else
  {
    return HAL_ERROR;
 800250a:	2301      	movs	r3, #1
  }
}
 800250c:	4618      	mov	r0, r3
 800250e:	3708      	adds	r7, #8
 8002510:	46bd      	mov	sp, r7
 8002512:	bd80      	pop	{r7, pc}

08002514 <HAL_ETH_SetMDIOClockRange>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
void HAL_ETH_SetMDIOClockRange(ETH_HandleTypeDef *heth)
{
 8002514:	b580      	push	{r7, lr}
 8002516:	b084      	sub	sp, #16
 8002518:	af00      	add	r7, sp, #0
 800251a:	6078      	str	r0, [r7, #4]
  uint32_t hclk;
  uint32_t tmpreg;

  /* Get the ETHERNET MACMDIOAR value */
  tmpreg = (heth->Instance)->MACMDIOAR;
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8002524:	60fb      	str	r3, [r7, #12]

  /* Clear CSR Clock Range bits */
  tmpreg &= ~ETH_MACMDIOAR_CR;
 8002526:	68fb      	ldr	r3, [r7, #12]
 8002528:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800252c:	60fb      	str	r3, [r7, #12]

  /* Get hclk frequency value */
  hclk = HAL_RCC_GetHCLKFreq();
 800252e:	f002 f825 	bl	800457c <HAL_RCC_GetHCLKFreq>
 8002532:	60b8      	str	r0, [r7, #8]

  /* Set CR bits depending on hclk value */
  if (hclk < 35000000U)
 8002534:	68bb      	ldr	r3, [r7, #8]
 8002536:	4a1a      	ldr	r2, [pc, #104]	@ (80025a0 <HAL_ETH_SetMDIOClockRange+0x8c>)
 8002538:	4293      	cmp	r3, r2
 800253a:	d804      	bhi.n	8002546 <HAL_ETH_SetMDIOClockRange+0x32>
  {
    /* CSR Clock Range between 0-35 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV16;
 800253c:	68fb      	ldr	r3, [r7, #12]
 800253e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002542:	60fb      	str	r3, [r7, #12]
 8002544:	e022      	b.n	800258c <HAL_ETH_SetMDIOClockRange+0x78>
  }
  else if (hclk < 60000000U)
 8002546:	68bb      	ldr	r3, [r7, #8]
 8002548:	4a16      	ldr	r2, [pc, #88]	@ (80025a4 <HAL_ETH_SetMDIOClockRange+0x90>)
 800254a:	4293      	cmp	r3, r2
 800254c:	d204      	bcs.n	8002558 <HAL_ETH_SetMDIOClockRange+0x44>
  {
    /* CSR Clock Range between 35-60 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV26;
 800254e:	68fb      	ldr	r3, [r7, #12]
 8002550:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 8002554:	60fb      	str	r3, [r7, #12]
 8002556:	e019      	b.n	800258c <HAL_ETH_SetMDIOClockRange+0x78>
  }
  else if (hclk < 100000000U)
 8002558:	68bb      	ldr	r3, [r7, #8]
 800255a:	4a13      	ldr	r2, [pc, #76]	@ (80025a8 <HAL_ETH_SetMDIOClockRange+0x94>)
 800255c:	4293      	cmp	r3, r2
 800255e:	d915      	bls.n	800258c <HAL_ETH_SetMDIOClockRange+0x78>
  {
    /* CSR Clock Range between 60-100 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV42;
  }
  else if (hclk < 150000000U)
 8002560:	68bb      	ldr	r3, [r7, #8]
 8002562:	4a12      	ldr	r2, [pc, #72]	@ (80025ac <HAL_ETH_SetMDIOClockRange+0x98>)
 8002564:	4293      	cmp	r3, r2
 8002566:	d804      	bhi.n	8002572 <HAL_ETH_SetMDIOClockRange+0x5e>
  {
    /* CSR Clock Range between 100-150 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV62;
 8002568:	68fb      	ldr	r3, [r7, #12]
 800256a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800256e:	60fb      	str	r3, [r7, #12]
 8002570:	e00c      	b.n	800258c <HAL_ETH_SetMDIOClockRange+0x78>
  }
  else if (hclk < 250000000U)
 8002572:	68bb      	ldr	r3, [r7, #8]
 8002574:	4a0e      	ldr	r2, [pc, #56]	@ (80025b0 <HAL_ETH_SetMDIOClockRange+0x9c>)
 8002576:	4293      	cmp	r3, r2
 8002578:	d804      	bhi.n	8002584 <HAL_ETH_SetMDIOClockRange+0x70>
  {
    /* CSR Clock Range between 150-250 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV102;
 800257a:	68fb      	ldr	r3, [r7, #12]
 800257c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002580:	60fb      	str	r3, [r7, #12]
 8002582:	e003      	b.n	800258c <HAL_ETH_SetMDIOClockRange+0x78>
  }
  else /* (hclk >= 250000000U) */
  {
    /* CSR Clock >= 250 MHz */
    tmpreg |= (uint32_t)(ETH_MACMDIOAR_CR_DIV124);
 8002584:	68fb      	ldr	r3, [r7, #12]
 8002586:	f443 63a0 	orr.w	r3, r3, #1280	@ 0x500
 800258a:	60fb      	str	r3, [r7, #12]
  }

  /* Configure the CSR Clock Range */
  (heth->Instance)->MACMDIOAR = (uint32_t)tmpreg;
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	68fa      	ldr	r2, [r7, #12]
 8002592:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
}
 8002596:	bf00      	nop
 8002598:	3710      	adds	r7, #16
 800259a:	46bd      	mov	sp, r7
 800259c:	bd80      	pop	{r7, pc}
 800259e:	bf00      	nop
 80025a0:	02160ebf 	.word	0x02160ebf
 80025a4:	03938700 	.word	0x03938700
 80025a8:	05f5e0ff 	.word	0x05f5e0ff
 80025ac:	08f0d17f 	.word	0x08f0d17f
 80025b0:	0ee6b27f 	.word	0x0ee6b27f

080025b4 <HAL_ETH_GetError>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval ETH Error Code
  */
uint32_t HAL_ETH_GetError(const ETH_HandleTypeDef *heth)
{
 80025b4:	b480      	push	{r7}
 80025b6:	b083      	sub	sp, #12
 80025b8:	af00      	add	r7, sp, #0
 80025ba:	6078      	str	r0, [r7, #4]
  return heth->ErrorCode;
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
}
 80025c2:	4618      	mov	r0, r3
 80025c4:	370c      	adds	r7, #12
 80025c6:	46bd      	mov	sp, r7
 80025c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025cc:	4770      	bx	lr

080025ce <HAL_ETH_GetDMAError>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval ETH DMA Error Code
  */
uint32_t HAL_ETH_GetDMAError(const ETH_HandleTypeDef *heth)
{
 80025ce:	b480      	push	{r7}
 80025d0:	b083      	sub	sp, #12
 80025d2:	af00      	add	r7, sp, #0
 80025d4:	6078      	str	r0, [r7, #4]
  return heth->DMAErrorCode;
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
}
 80025dc:	4618      	mov	r0, r3
 80025de:	370c      	adds	r7, #12
 80025e0:	46bd      	mov	sp, r7
 80025e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025e6:	4770      	bx	lr

080025e8 <ETH_SetMACConfig>:
/** @addtogroup ETH_Private_Functions   ETH Private Functions
  * @{
  */

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth, const ETH_MACConfigTypeDef *macconf)
{
 80025e8:	b480      	push	{r7}
 80025ea:	b085      	sub	sp, #20
 80025ec:	af00      	add	r7, sp, #0
 80025ee:	6078      	str	r0, [r7, #4]
 80025f0:	6039      	str	r1, [r7, #0]
  uint32_t macregval;

  /*------------------------ MACCR Configuration --------------------*/
  macregval = (macconf->InterPacketGapVal |
 80025f2:	683b      	ldr	r3, [r7, #0]
 80025f4:	689a      	ldr	r2, [r3, #8]
               macconf->SourceAddrControl |
 80025f6:	683b      	ldr	r3, [r7, #0]
 80025f8:	681b      	ldr	r3, [r3, #0]
  macregval = (macconf->InterPacketGapVal |
 80025fa:	431a      	orrs	r2, r3
               ((uint32_t)macconf->ChecksumOffload << 27) |
 80025fc:	683b      	ldr	r3, [r7, #0]
 80025fe:	791b      	ldrb	r3, [r3, #4]
 8002600:	06db      	lsls	r3, r3, #27
               macconf->SourceAddrControl |
 8002602:	431a      	orrs	r2, r3
               ((uint32_t)macconf->GiantPacketSizeLimitControl << 23) |
 8002604:	683b      	ldr	r3, [r7, #0]
 8002606:	7b1b      	ldrb	r3, [r3, #12]
 8002608:	05db      	lsls	r3, r3, #23
               ((uint32_t)macconf->ChecksumOffload << 27) |
 800260a:	431a      	orrs	r2, r3
               ((uint32_t)macconf->Support2KPacket  << 22) |
 800260c:	683b      	ldr	r3, [r7, #0]
 800260e:	7b5b      	ldrb	r3, [r3, #13]
 8002610:	059b      	lsls	r3, r3, #22
               ((uint32_t)macconf->GiantPacketSizeLimitControl << 23) |
 8002612:	431a      	orrs	r2, r3
               ((uint32_t)macconf->CRCStripTypePacket << 21) |
 8002614:	683b      	ldr	r3, [r7, #0]
 8002616:	7b9b      	ldrb	r3, [r3, #14]
 8002618:	055b      	lsls	r3, r3, #21
               ((uint32_t)macconf->Support2KPacket  << 22) |
 800261a:	431a      	orrs	r2, r3
               ((uint32_t)macconf->AutomaticPadCRCStrip << 20) |
 800261c:	683b      	ldr	r3, [r7, #0]
 800261e:	7bdb      	ldrb	r3, [r3, #15]
 8002620:	051b      	lsls	r3, r3, #20
               ((uint32_t)macconf->CRCStripTypePacket << 21) |
 8002622:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 19) |
 8002624:	683a      	ldr	r2, [r7, #0]
 8002626:	7c12      	ldrb	r2, [r2, #16]
 8002628:	2a00      	cmp	r2, #0
 800262a:	d102      	bne.n	8002632 <ETH_SetMACConfig+0x4a>
 800262c:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8002630:	e000      	b.n	8002634 <ETH_SetMACConfig+0x4c>
 8002632:	2200      	movs	r2, #0
               ((uint32_t)macconf->AutomaticPadCRCStrip << 20) |
 8002634:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 17) |
 8002636:	683a      	ldr	r2, [r7, #0]
 8002638:	7c52      	ldrb	r2, [r2, #17]
 800263a:	2a00      	cmp	r2, #0
 800263c:	d102      	bne.n	8002644 <ETH_SetMACConfig+0x5c>
 800263e:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8002642:	e000      	b.n	8002646 <ETH_SetMACConfig+0x5e>
 8002644:	2200      	movs	r2, #0
               ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 19) |
 8002646:	431a      	orrs	r2, r3
               ((uint32_t)macconf->JumboPacket << 16) |
 8002648:	683b      	ldr	r3, [r7, #0]
 800264a:	7c9b      	ldrb	r3, [r3, #18]
 800264c:	041b      	lsls	r3, r3, #16
               ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 17) |
 800264e:	431a      	orrs	r2, r3
               macconf->Speed |
 8002650:	683b      	ldr	r3, [r7, #0]
 8002652:	695b      	ldr	r3, [r3, #20]
               ((uint32_t)macconf->JumboPacket << 16) |
 8002654:	431a      	orrs	r2, r3
               macconf->DuplexMode |
 8002656:	683b      	ldr	r3, [r7, #0]
 8002658:	699b      	ldr	r3, [r3, #24]
               macconf->Speed |
 800265a:	431a      	orrs	r2, r3
               ((uint32_t)macconf->LoopbackMode << 12) |
 800265c:	683b      	ldr	r3, [r7, #0]
 800265e:	7f1b      	ldrb	r3, [r3, #28]
 8002660:	031b      	lsls	r3, r3, #12
               macconf->DuplexMode |
 8002662:	431a      	orrs	r2, r3
               ((uint32_t)macconf->CarrierSenseBeforeTransmit << 11) |
 8002664:	683b      	ldr	r3, [r7, #0]
 8002666:	7f5b      	ldrb	r3, [r3, #29]
 8002668:	02db      	lsls	r3, r3, #11
               ((uint32_t)macconf->LoopbackMode << 12) |
 800266a:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 10) |
 800266c:	683a      	ldr	r2, [r7, #0]
 800266e:	7f92      	ldrb	r2, [r2, #30]
 8002670:	2a00      	cmp	r2, #0
 8002672:	d102      	bne.n	800267a <ETH_SetMACConfig+0x92>
 8002674:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002678:	e000      	b.n	800267c <ETH_SetMACConfig+0x94>
 800267a:	2200      	movs	r2, #0
               ((uint32_t)macconf->CarrierSenseBeforeTransmit << 11) |
 800267c:	431a      	orrs	r2, r3
               ((uint32_t)macconf->CarrierSenseDuringTransmit << 9) |
 800267e:	683b      	ldr	r3, [r7, #0]
 8002680:	7fdb      	ldrb	r3, [r3, #31]
 8002682:	025b      	lsls	r3, r3, #9
               ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 10) |
 8002684:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 8) |
 8002686:	683a      	ldr	r2, [r7, #0]
 8002688:	f892 2020 	ldrb.w	r2, [r2, #32]
 800268c:	2a00      	cmp	r2, #0
 800268e:	d102      	bne.n	8002696 <ETH_SetMACConfig+0xae>
 8002690:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002694:	e000      	b.n	8002698 <ETH_SetMACConfig+0xb0>
 8002696:	2200      	movs	r2, #0
               ((uint32_t)macconf->CarrierSenseDuringTransmit << 9) |
 8002698:	431a      	orrs	r2, r3
               macconf->BackOffLimit |
 800269a:	683b      	ldr	r3, [r7, #0]
 800269c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
               ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 8) |
 800269e:	431a      	orrs	r2, r3
               ((uint32_t)macconf->DeferralCheck << 4) |
 80026a0:	683b      	ldr	r3, [r7, #0]
 80026a2:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80026a6:	011b      	lsls	r3, r3, #4
               macconf->BackOffLimit |
 80026a8:	431a      	orrs	r2, r3
               macconf->PreambleLength);
 80026aa:	683b      	ldr	r3, [r7, #0]
 80026ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
  macregval = (macconf->InterPacketGapVal |
 80026ae:	4313      	orrs	r3, r2
 80026b0:	60fb      	str	r3, [r7, #12]

  /* Write to MACCR */
  MODIFY_REG(heth->Instance->MACCR, ETH_MACCR_MASK, macregval);
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	681a      	ldr	r2, [r3, #0]
 80026b8:	4b56      	ldr	r3, [pc, #344]	@ (8002814 <ETH_SetMACConfig+0x22c>)
 80026ba:	4013      	ands	r3, r2
 80026bc:	687a      	ldr	r2, [r7, #4]
 80026be:	6812      	ldr	r2, [r2, #0]
 80026c0:	68f9      	ldr	r1, [r7, #12]
 80026c2:	430b      	orrs	r3, r1
 80026c4:	6013      	str	r3, [r2, #0]

  /*------------------------ MACECR Configuration --------------------*/
  macregval = ((macconf->ExtendedInterPacketGapVal << 25) |
 80026c6:	683b      	ldr	r3, [r7, #0]
 80026c8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80026ca:	065a      	lsls	r2, r3, #25
               ((uint32_t)macconf->ExtendedInterPacketGap << 24) |
 80026cc:	683b      	ldr	r3, [r7, #0]
 80026ce:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80026d2:	061b      	lsls	r3, r3, #24
  macregval = ((macconf->ExtendedInterPacketGapVal << 25) |
 80026d4:	431a      	orrs	r2, r3
               ((uint32_t)macconf->UnicastSlowProtocolPacketDetect << 18) |
 80026d6:	683b      	ldr	r3, [r7, #0]
 80026d8:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80026dc:	049b      	lsls	r3, r3, #18
               ((uint32_t)macconf->ExtendedInterPacketGap << 24) |
 80026de:	431a      	orrs	r2, r3
               ((uint32_t)macconf->SlowProtocolDetect << 17) |
 80026e0:	683b      	ldr	r3, [r7, #0]
 80026e2:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 80026e6:	045b      	lsls	r3, r3, #17
               ((uint32_t)macconf->UnicastSlowProtocolPacketDetect << 18) |
 80026e8:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->CRCCheckingRxPackets == DISABLE) ? 1U : 0U) << 16) |
 80026ea:	683a      	ldr	r2, [r7, #0]
 80026ec:	f892 2032 	ldrb.w	r2, [r2, #50]	@ 0x32
 80026f0:	2a00      	cmp	r2, #0
 80026f2:	d102      	bne.n	80026fa <ETH_SetMACConfig+0x112>
 80026f4:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80026f8:	e000      	b.n	80026fc <ETH_SetMACConfig+0x114>
 80026fa:	2200      	movs	r2, #0
               ((uint32_t)macconf->SlowProtocolDetect << 17) |
 80026fc:	431a      	orrs	r2, r3
               macconf->GiantPacketSizeLimit);
 80026fe:	683b      	ldr	r3, [r7, #0]
 8002700:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
  macregval = ((macconf->ExtendedInterPacketGapVal << 25) |
 8002702:	4313      	orrs	r3, r2
 8002704:	60fb      	str	r3, [r7, #12]

  /* Write to MACECR */
  MODIFY_REG(heth->Instance->MACECR, ETH_MACECR_MASK, macregval);
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	685a      	ldr	r2, [r3, #4]
 800270c:	4b42      	ldr	r3, [pc, #264]	@ (8002818 <ETH_SetMACConfig+0x230>)
 800270e:	4013      	ands	r3, r2
 8002710:	687a      	ldr	r2, [r7, #4]
 8002712:	6812      	ldr	r2, [r2, #0]
 8002714:	68f9      	ldr	r1, [r7, #12]
 8002716:	430b      	orrs	r3, r1
 8002718:	6053      	str	r3, [r2, #4]

  /*------------------------ MACWTR Configuration --------------------*/
  macregval = (((uint32_t)macconf->ProgrammableWatchdog << 8) |
 800271a:	683b      	ldr	r3, [r7, #0]
 800271c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002720:	021a      	lsls	r2, r3, #8
               macconf->WatchdogTimeout);
 8002722:	683b      	ldr	r3, [r7, #0]
 8002724:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
  macregval = (((uint32_t)macconf->ProgrammableWatchdog << 8) |
 8002726:	4313      	orrs	r3, r2
 8002728:	60fb      	str	r3, [r7, #12]

  /* Write to MACWTR */
  MODIFY_REG(heth->Instance->MACWTR, ETH_MACWTR_MASK, macregval);
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	68da      	ldr	r2, [r3, #12]
 8002730:	4b3a      	ldr	r3, [pc, #232]	@ (800281c <ETH_SetMACConfig+0x234>)
 8002732:	4013      	ands	r3, r2
 8002734:	687a      	ldr	r2, [r7, #4]
 8002736:	6812      	ldr	r2, [r2, #0]
 8002738:	68f9      	ldr	r1, [r7, #12]
 800273a:	430b      	orrs	r3, r1
 800273c:	60d3      	str	r3, [r2, #12]

  /*------------------------ MACTFCR Configuration --------------------*/
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 800273e:	683b      	ldr	r3, [r7, #0]
 8002740:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8002744:	005a      	lsls	r2, r3, #1
               macconf->PauseLowThreshold |
 8002746:	683b      	ldr	r3, [r7, #0]
 8002748:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 800274a:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7) |
 800274c:	683a      	ldr	r2, [r7, #0]
 800274e:	f892 204c 	ldrb.w	r2, [r2, #76]	@ 0x4c
 8002752:	2a00      	cmp	r2, #0
 8002754:	d101      	bne.n	800275a <ETH_SetMACConfig+0x172>
 8002756:	2280      	movs	r2, #128	@ 0x80
 8002758:	e000      	b.n	800275c <ETH_SetMACConfig+0x174>
 800275a:	2200      	movs	r2, #0
               macconf->PauseLowThreshold |
 800275c:	431a      	orrs	r2, r3
               (macconf->PauseTime << 16));
 800275e:	683b      	ldr	r3, [r7, #0]
 8002760:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002762:	041b      	lsls	r3, r3, #16
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 8002764:	4313      	orrs	r3, r2
 8002766:	60fb      	str	r3, [r7, #12]

  /* Write to MACTFCR */
  MODIFY_REG(heth->Instance->MACTFCR, ETH_MACTFCR_MASK, macregval);
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800276e:	f64f 730d 	movw	r3, #65293	@ 0xff0d
 8002772:	4013      	ands	r3, r2
 8002774:	687a      	ldr	r2, [r7, #4]
 8002776:	6812      	ldr	r2, [r2, #0]
 8002778:	68f9      	ldr	r1, [r7, #12]
 800277a:	430b      	orrs	r3, r1
 800277c:	6713      	str	r3, [r2, #112]	@ 0x70

  /*------------------------ MACRFCR Configuration --------------------*/
  macregval = ((uint32_t)macconf->ReceiveFlowControl |
 800277e:	683b      	ldr	r3, [r7, #0]
 8002780:	f893 3056 	ldrb.w	r3, [r3, #86]	@ 0x56
 8002784:	461a      	mov	r2, r3
               ((uint32_t)macconf->UnicastPausePacketDetect << 1));
 8002786:	683b      	ldr	r3, [r7, #0]
 8002788:	f893 3055 	ldrb.w	r3, [r3, #85]	@ 0x55
 800278c:	005b      	lsls	r3, r3, #1
  macregval = ((uint32_t)macconf->ReceiveFlowControl |
 800278e:	4313      	orrs	r3, r2
 8002790:	60fb      	str	r3, [r7, #12]

  /* Write to MACRFCR */
  MODIFY_REG(heth->Instance->MACRFCR, ETH_MACRFCR_MASK, macregval);
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800279a:	f023 0103 	bic.w	r1, r3, #3
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	68fa      	ldr	r2, [r7, #12]
 80027a4:	430a      	orrs	r2, r1
 80027a6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /*------------------------ MTLTQOMR Configuration --------------------*/
  /* Write to MTLTQOMR */
  MODIFY_REG(heth->Instance->MTLTQOMR, ETH_MTLTQOMR_MASK, macconf->TransmitQueueMode);
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	f8d3 3d00 	ldr.w	r3, [r3, #3328]	@ 0xd00
 80027b2:	f023 0172 	bic.w	r1, r3, #114	@ 0x72
 80027b6:	683b      	ldr	r3, [r7, #0]
 80027b8:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	430a      	orrs	r2, r1
 80027c0:	f8c3 2d00 	str.w	r2, [r3, #3328]	@ 0xd00

  /*------------------------ MTLRQOMR Configuration --------------------*/
  macregval = (macconf->ReceiveQueueMode |
 80027c4:	683b      	ldr	r3, [r7, #0]
 80027c6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
               ((uint32_t)((macconf->DropTCPIPChecksumErrorPacket == DISABLE) ? 1U : 0U) << 6) |
 80027c8:	683a      	ldr	r2, [r7, #0]
 80027ca:	f892 2060 	ldrb.w	r2, [r2, #96]	@ 0x60
 80027ce:	2a00      	cmp	r2, #0
 80027d0:	d101      	bne.n	80027d6 <ETH_SetMACConfig+0x1ee>
 80027d2:	2240      	movs	r2, #64	@ 0x40
 80027d4:	e000      	b.n	80027d8 <ETH_SetMACConfig+0x1f0>
 80027d6:	2200      	movs	r2, #0
  macregval = (macconf->ReceiveQueueMode |
 80027d8:	431a      	orrs	r2, r3
               ((uint32_t)macconf->ForwardRxErrorPacket << 4) |
 80027da:	683b      	ldr	r3, [r7, #0]
 80027dc:	f893 3061 	ldrb.w	r3, [r3, #97]	@ 0x61
 80027e0:	011b      	lsls	r3, r3, #4
               ((uint32_t)((macconf->DropTCPIPChecksumErrorPacket == DISABLE) ? 1U : 0U) << 6) |
 80027e2:	431a      	orrs	r2, r3
               ((uint32_t)macconf->ForwardRxUndersizedGoodPacket << 3));
 80027e4:	683b      	ldr	r3, [r7, #0]
 80027e6:	f893 3062 	ldrb.w	r3, [r3, #98]	@ 0x62
 80027ea:	00db      	lsls	r3, r3, #3
  macregval = (macconf->ReceiveQueueMode |
 80027ec:	4313      	orrs	r3, r2
 80027ee:	60fb      	str	r3, [r7, #12]

  /* Write to MTLRQOMR */
  MODIFY_REG(heth->Instance->MTLRQOMR, ETH_MTLRQOMR_MASK, macregval);
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	f8d3 3d30 	ldr.w	r3, [r3, #3376]	@ 0xd30
 80027f8:	f023 017b 	bic.w	r1, r3, #123	@ 0x7b
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	68fa      	ldr	r2, [r7, #12]
 8002802:	430a      	orrs	r2, r1
 8002804:	f8c3 2d30 	str.w	r2, [r3, #3376]	@ 0xd30
}
 8002808:	bf00      	nop
 800280a:	3714      	adds	r7, #20
 800280c:	46bd      	mov	sp, r7
 800280e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002812:	4770      	bx	lr
 8002814:	00048083 	.word	0x00048083
 8002818:	c0f88000 	.word	0xc0f88000
 800281c:	fffffef0 	.word	0xfffffef0

08002820 <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth, const ETH_DMAConfigTypeDef *dmaconf)
{
 8002820:	b480      	push	{r7}
 8002822:	b085      	sub	sp, #20
 8002824:	af00      	add	r7, sp, #0
 8002826:	6078      	str	r0, [r7, #4]
 8002828:	6039      	str	r1, [r7, #0]
  uint32_t dmaregval;

  /*------------------------ DMAMR Configuration --------------------*/
  MODIFY_REG(heth->Instance->DMAMR, ETH_DMAMR_MASK, dmaconf->DMAArbitration);
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002832:	681a      	ldr	r2, [r3, #0]
 8002834:	4b38      	ldr	r3, [pc, #224]	@ (8002918 <ETH_SetDMAConfig+0xf8>)
 8002836:	4013      	ands	r3, r2
 8002838:	683a      	ldr	r2, [r7, #0]
 800283a:	6811      	ldr	r1, [r2, #0]
 800283c:	687a      	ldr	r2, [r7, #4]
 800283e:	6812      	ldr	r2, [r2, #0]
 8002840:	430b      	orrs	r3, r1
 8002842:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8002846:	6013      	str	r3, [r2, #0]

  /*------------------------ DMASBMR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 8002848:	683b      	ldr	r3, [r7, #0]
 800284a:	791b      	ldrb	r3, [r3, #4]
 800284c:	031a      	lsls	r2, r3, #12
               dmaconf->BurstMode |
 800284e:	683b      	ldr	r3, [r7, #0]
 8002850:	689b      	ldr	r3, [r3, #8]
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 8002852:	431a      	orrs	r2, r3
               ((uint32_t)dmaconf->RebuildINCRxBurst << 15));
 8002854:	683b      	ldr	r3, [r7, #0]
 8002856:	7b1b      	ldrb	r3, [r3, #12]
 8002858:	03db      	lsls	r3, r3, #15
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 800285a:	4313      	orrs	r3, r2
 800285c:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(heth->Instance->DMASBMR, ETH_DMASBMR_MASK, dmaregval);
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002866:	685a      	ldr	r2, [r3, #4]
 8002868:	4b2c      	ldr	r3, [pc, #176]	@ (800291c <ETH_SetDMAConfig+0xfc>)
 800286a:	4013      	ands	r3, r2
 800286c:	687a      	ldr	r2, [r7, #4]
 800286e:	6812      	ldr	r2, [r2, #0]
 8002870:	68f9      	ldr	r1, [r7, #12]
 8002872:	430b      	orrs	r3, r1
 8002874:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8002878:	6053      	str	r3, [r2, #4]

  /*------------------------ DMACCR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->PBLx8Mode << 16) |
 800287a:	683b      	ldr	r3, [r7, #0]
 800287c:	7b5b      	ldrb	r3, [r3, #13]
 800287e:	041a      	lsls	r2, r3, #16
               dmaconf->MaximumSegmentSize);
 8002880:	683b      	ldr	r3, [r7, #0]
 8002882:	6a1b      	ldr	r3, [r3, #32]
  dmaregval = (((uint32_t)dmaconf->PBLx8Mode << 16) |
 8002884:	4313      	orrs	r3, r2
 8002886:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(heth->Instance->DMACCR, ETH_DMACCR_MASK, dmaregval);
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002890:	f8d3 2100 	ldr.w	r2, [r3, #256]	@ 0x100
 8002894:	4b22      	ldr	r3, [pc, #136]	@ (8002920 <ETH_SetDMAConfig+0x100>)
 8002896:	4013      	ands	r3, r2
 8002898:	687a      	ldr	r2, [r7, #4]
 800289a:	6812      	ldr	r2, [r2, #0]
 800289c:	68f9      	ldr	r1, [r7, #12]
 800289e:	430b      	orrs	r3, r1
 80028a0:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80028a4:	f8c2 3100 	str.w	r3, [r2, #256]	@ 0x100

  /*------------------------ DMACTCR Configuration --------------------*/
  dmaregval = (dmaconf->TxDMABurstLength |
 80028a8:	683b      	ldr	r3, [r7, #0]
 80028aa:	691a      	ldr	r2, [r3, #16]
               ((uint32_t)dmaconf->SecondPacketOperate << 4) |
 80028ac:	683b      	ldr	r3, [r7, #0]
 80028ae:	7d1b      	ldrb	r3, [r3, #20]
 80028b0:	011b      	lsls	r3, r3, #4
  dmaregval = (dmaconf->TxDMABurstLength |
 80028b2:	431a      	orrs	r2, r3
               ((uint32_t)dmaconf->TCPSegmentation << 12));
 80028b4:	683b      	ldr	r3, [r7, #0]
 80028b6:	7f5b      	ldrb	r3, [r3, #29]
 80028b8:	031b      	lsls	r3, r3, #12
  dmaregval = (dmaconf->TxDMABurstLength |
 80028ba:	4313      	orrs	r3, r2
 80028bc:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(heth->Instance->DMACTCR, ETH_DMACTCR_MASK, dmaregval);
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80028c6:	f8d3 2104 	ldr.w	r2, [r3, #260]	@ 0x104
 80028ca:	4b16      	ldr	r3, [pc, #88]	@ (8002924 <ETH_SetDMAConfig+0x104>)
 80028cc:	4013      	ands	r3, r2
 80028ce:	687a      	ldr	r2, [r7, #4]
 80028d0:	6812      	ldr	r2, [r2, #0]
 80028d2:	68f9      	ldr	r1, [r7, #12]
 80028d4:	430b      	orrs	r3, r1
 80028d6:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80028da:	f8c2 3104 	str.w	r3, [r2, #260]	@ 0x104

  /*------------------------ DMACRCR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->FlushRxPacket  << 31) |
 80028de:	683b      	ldr	r3, [r7, #0]
 80028e0:	7f1b      	ldrb	r3, [r3, #28]
 80028e2:	07da      	lsls	r2, r3, #31
               dmaconf->RxDMABurstLength);
 80028e4:	683b      	ldr	r3, [r7, #0]
 80028e6:	699b      	ldr	r3, [r3, #24]
  dmaregval = (((uint32_t)dmaconf->FlushRxPacket  << 31) |
 80028e8:	4313      	orrs	r3, r2
 80028ea:	60fb      	str	r3, [r7, #12]

  /* Write to DMACRCR */
  MODIFY_REG(heth->Instance->DMACRCR, ETH_DMACRCR_MASK, dmaregval);
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80028f4:	f8d3 2108 	ldr.w	r2, [r3, #264]	@ 0x108
 80028f8:	4b0b      	ldr	r3, [pc, #44]	@ (8002928 <ETH_SetDMAConfig+0x108>)
 80028fa:	4013      	ands	r3, r2
 80028fc:	687a      	ldr	r2, [r7, #4]
 80028fe:	6812      	ldr	r2, [r2, #0]
 8002900:	68f9      	ldr	r1, [r7, #12]
 8002902:	430b      	orrs	r3, r1
 8002904:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8002908:	f8c2 3108 	str.w	r3, [r2, #264]	@ 0x108
}
 800290c:	bf00      	nop
 800290e:	3714      	adds	r7, #20
 8002910:	46bd      	mov	sp, r7
 8002912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002916:	4770      	bx	lr
 8002918:	ffff87fd 	.word	0xffff87fd
 800291c:	ffff2ffe 	.word	0xffff2ffe
 8002920:	fffec000 	.word	0xfffec000
 8002924:	ffc0efef 	.word	0xffc0efef
 8002928:	7fc0ffff 	.word	0x7fc0ffff

0800292c <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 800292c:	b580      	push	{r7, lr}
 800292e:	b0a4      	sub	sp, #144	@ 0x90
 8002930:	af00      	add	r7, sp, #0
 8002932:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.AutomaticPadCRCStrip = ENABLE;
 8002934:	2301      	movs	r3, #1
 8002936:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 800293a:	2300      	movs	r3, #0
 800293c:	653b      	str	r3, [r7, #80]	@ 0x50
  macDefaultConf.CarrierSenseBeforeTransmit = DISABLE;
 800293e:	2300      	movs	r3, #0
 8002940:	f887 3049 	strb.w	r3, [r7, #73]	@ 0x49
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 8002944:	2300      	movs	r3, #0
 8002946:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
  macDefaultConf.ChecksumOffload = ENABLE;
 800294a:	2301      	movs	r3, #1
 800294c:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
  macDefaultConf.CRCCheckingRxPackets = ENABLE;
 8002950:	2301      	movs	r3, #1
 8002952:	f887 305e 	strb.w	r3, [r7, #94]	@ 0x5e
  macDefaultConf.CRCStripTypePacket = ENABLE;
 8002956:	2301      	movs	r3, #1
 8002958:	f887 303a 	strb.w	r3, [r7, #58]	@ 0x3a
  macDefaultConf.DeferralCheck = DISABLE;
 800295c:	2300      	movs	r3, #0
 800295e:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
  macDefaultConf.DropTCPIPChecksumErrorPacket = ENABLE;
 8002962:	2301      	movs	r3, #1
 8002964:	f887 308c 	strb.w	r3, [r7, #140]	@ 0x8c
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 8002968:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800296c:	647b      	str	r3, [r7, #68]	@ 0x44
  macDefaultConf.ExtendedInterPacketGap = DISABLE;
 800296e:	2300      	movs	r3, #0
 8002970:	f887 3064 	strb.w	r3, [r7, #100]	@ 0x64
  macDefaultConf.ExtendedInterPacketGapVal = 0x0U;
 8002974:	2300      	movs	r3, #0
 8002976:	66bb      	str	r3, [r7, #104]	@ 0x68
  macDefaultConf.ForwardRxErrorPacket = DISABLE;
 8002978:	2300      	movs	r3, #0
 800297a:	f887 308d 	strb.w	r3, [r7, #141]	@ 0x8d
  macDefaultConf.ForwardRxUndersizedGoodPacket = DISABLE;
 800297e:	2300      	movs	r3, #0
 8002980:	f887 308e 	strb.w	r3, [r7, #142]	@ 0x8e
  macDefaultConf.GiantPacketSizeLimit = 0x618U;
 8002984:	f44f 63c3 	mov.w	r3, #1560	@ 0x618
 8002988:	663b      	str	r3, [r7, #96]	@ 0x60
  macDefaultConf.GiantPacketSizeLimitControl = DISABLE;
 800298a:	2300      	movs	r3, #0
 800298c:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
  macDefaultConf.InterPacketGapVal = ETH_INTERPACKETGAP_96BIT;
 8002990:	2300      	movs	r3, #0
 8002992:	637b      	str	r3, [r7, #52]	@ 0x34
  macDefaultConf.Jabber = ENABLE;
 8002994:	2301      	movs	r3, #1
 8002996:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
  macDefaultConf.JumboPacket = DISABLE;
 800299a:	2300      	movs	r3, #0
 800299c:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
  macDefaultConf.LoopbackMode = DISABLE;
 80029a0:	2300      	movs	r3, #0
 80029a2:	f887 3048 	strb.w	r3, [r7, #72]	@ 0x48
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS_4;
 80029a6:	2300      	movs	r3, #0
 80029a8:	67fb      	str	r3, [r7, #124]	@ 0x7c
  macDefaultConf.PauseTime = 0x0U;
 80029aa:	2300      	movs	r3, #0
 80029ac:	677b      	str	r3, [r7, #116]	@ 0x74
  macDefaultConf.PreambleLength = ETH_PREAMBLELENGTH_7;
 80029ae:	2300      	movs	r3, #0
 80029b0:	65bb      	str	r3, [r7, #88]	@ 0x58
  macDefaultConf.ProgrammableWatchdog = DISABLE;
 80029b2:	2300      	movs	r3, #0
 80029b4:	f887 306c 	strb.w	r3, [r7, #108]	@ 0x6c
  macDefaultConf.ReceiveFlowControl = DISABLE;
 80029b8:	2300      	movs	r3, #0
 80029ba:	f887 3082 	strb.w	r3, [r7, #130]	@ 0x82
  macDefaultConf.ReceiveOwn = ENABLE;
 80029be:	2301      	movs	r3, #1
 80029c0:	f887 304a 	strb.w	r3, [r7, #74]	@ 0x4a
  macDefaultConf.ReceiveQueueMode = ETH_RECEIVESTOREFORWARD;
 80029c4:	2320      	movs	r3, #32
 80029c6:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  macDefaultConf.RetryTransmission = ENABLE;
 80029ca:	2301      	movs	r3, #1
 80029cc:	f887 304c 	strb.w	r3, [r7, #76]	@ 0x4c
  macDefaultConf.SlowProtocolDetect = DISABLE;
 80029d0:	2300      	movs	r3, #0
 80029d2:	f887 305d 	strb.w	r3, [r7, #93]	@ 0x5d
  macDefaultConf.SourceAddrControl = ETH_SOURCEADDRESS_REPLACE_ADDR0;
 80029d6:	f04f 5340 	mov.w	r3, #805306368	@ 0x30000000
 80029da:	62fb      	str	r3, [r7, #44]	@ 0x2c
  macDefaultConf.Speed = ETH_SPEED_100M;
 80029dc:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80029e0:	643b      	str	r3, [r7, #64]	@ 0x40
  macDefaultConf.Support2KPacket = DISABLE;
 80029e2:	2300      	movs	r3, #0
 80029e4:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39
  macDefaultConf.TransmitQueueMode = ETH_TRANSMITSTOREFORWARD;
 80029e8:	2302      	movs	r3, #2
 80029ea:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  macDefaultConf.TransmitFlowControl = DISABLE;
 80029ee:	2300      	movs	r3, #0
 80029f0:	f887 3080 	strb.w	r3, [r7, #128]	@ 0x80
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 80029f4:	2300      	movs	r3, #0
 80029f6:	f887 3081 	strb.w	r3, [r7, #129]	@ 0x81
  macDefaultConf.UnicastSlowProtocolPacketDetect = DISABLE;
 80029fa:	2300      	movs	r3, #0
 80029fc:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
  macDefaultConf.Watchdog = ENABLE;
 8002a00:	2301      	movs	r3, #1
 8002a02:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c
  macDefaultConf.WatchdogTimeout =  ETH_MACWTR_WTO_2KB;
 8002a06:	2300      	movs	r3, #0
 8002a08:	673b      	str	r3, [r7, #112]	@ 0x70
  macDefaultConf.ZeroQuantaPause = ENABLE;
 8002a0a:	2301      	movs	r3, #1
 8002a0c:	f887 3078 	strb.w	r3, [r7, #120]	@ 0x78

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 8002a10:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002a14:	4619      	mov	r1, r3
 8002a16:	6878      	ldr	r0, [r7, #4]
 8002a18:	f7ff fde6 	bl	80025e8 <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 8002a1c:	2301      	movs	r3, #1
 8002a1e:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 8002a20:	2301      	movs	r3, #1
 8002a22:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_RX1_TX1;
 8002a24:	2300      	movs	r3, #0
 8002a26:	60bb      	str	r3, [r7, #8]
  dmaDefaultConf.FlushRxPacket = DISABLE;
 8002a28:	2300      	movs	r3, #0
 8002a2a:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  dmaDefaultConf.PBLx8Mode = DISABLE;
 8002a2e:	2300      	movs	r3, #0
 8002a30:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.RebuildINCRxBurst = DISABLE;
 8002a32:	2300      	movs	r3, #0
 8002a34:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 8002a36:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8002a3a:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.SecondPacketOperate = DISABLE;
 8002a3c:	2300      	movs	r3, #0
 8002a3e:	773b      	strb	r3, [r7, #28]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 8002a40:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8002a44:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.TCPSegmentation = DISABLE;
 8002a46:	2300      	movs	r3, #0
 8002a48:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  dmaDefaultConf.MaximumSegmentSize = ETH_SEGMENT_SIZE_DEFAULT;
 8002a4c:	f44f 7306 	mov.w	r3, #536	@ 0x218
 8002a50:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 8002a52:	f107 0308 	add.w	r3, r7, #8
 8002a56:	4619      	mov	r1, r3
 8002a58:	6878      	ldr	r0, [r7, #4]
 8002a5a:	f7ff fee1 	bl	8002820 <ETH_SetDMAConfig>
}
 8002a5e:	bf00      	nop
 8002a60:	3790      	adds	r7, #144	@ 0x90
 8002a62:	46bd      	mov	sp, r7
 8002a64:	bd80      	pop	{r7, pc}

08002a66 <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 8002a66:	b480      	push	{r7}
 8002a68:	b085      	sub	sp, #20
 8002a6a:	af00      	add	r7, sp, #0
 8002a6c:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8002a6e:	2300      	movs	r3, #0
 8002a70:	60fb      	str	r3, [r7, #12]
 8002a72:	e01d      	b.n	8002ab0 <ETH_DMATxDescListInit+0x4a>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	68d9      	ldr	r1, [r3, #12]
 8002a78:	68fa      	ldr	r2, [r7, #12]
 8002a7a:	4613      	mov	r3, r2
 8002a7c:	005b      	lsls	r3, r3, #1
 8002a7e:	4413      	add	r3, r2
 8002a80:	00db      	lsls	r3, r3, #3
 8002a82:	440b      	add	r3, r1
 8002a84:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0U);
 8002a86:	68bb      	ldr	r3, [r7, #8]
 8002a88:	2200      	movs	r2, #0
 8002a8a:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0U);
 8002a8c:	68bb      	ldr	r3, [r7, #8]
 8002a8e:	2200      	movs	r2, #0
 8002a90:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0U);
 8002a92:	68bb      	ldr	r3, [r7, #8]
 8002a94:	2200      	movs	r2, #0
 8002a96:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0U);
 8002a98:	68bb      	ldr	r3, [r7, #8]
 8002a9a:	2200      	movs	r2, #0
 8002a9c:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 8002a9e:	68b9      	ldr	r1, [r7, #8]
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	68fa      	ldr	r2, [r7, #12]
 8002aa4:	3206      	adds	r2, #6
 8002aa6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8002aaa:	68fb      	ldr	r3, [r7, #12]
 8002aac:	3301      	adds	r3, #1
 8002aae:	60fb      	str	r3, [r7, #12]
 8002ab0:	68fb      	ldr	r3, [r7, #12]
 8002ab2:	2b03      	cmp	r3, #3
 8002ab4:	d9de      	bls.n	8002a74 <ETH_DMATxDescListInit+0xe>

  }

  heth->TxDescList.CurTxDesc = 0;
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	2200      	movs	r2, #0
 8002aba:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set Transmit Descriptor Ring Length */
  WRITE_REG(heth->Instance->DMACTDRLR, (ETH_TX_DESC_CNT - 1U));
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002ac4:	461a      	mov	r2, r3
 8002ac6:	2303      	movs	r3, #3
 8002ac8:	f8c2 312c 	str.w	r3, [r2, #300]	@ 0x12c

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMACTDLAR, (uint32_t) heth->Init.TxDesc);
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	68da      	ldr	r2, [r3, #12]
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002ad8:	f8c3 2114 	str.w	r2, [r3, #276]	@ 0x114

  /* Set Transmit Descriptor Tail pointer */
  WRITE_REG(heth->Instance->DMACTDTPR, (uint32_t) heth->Init.TxDesc);
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	68da      	ldr	r2, [r3, #12]
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002ae8:	f8c3 2120 	str.w	r2, [r3, #288]	@ 0x120
}
 8002aec:	bf00      	nop
 8002aee:	3714      	adds	r7, #20
 8002af0:	46bd      	mov	sp, r7
 8002af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002af6:	4770      	bx	lr

08002af8 <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 8002af8:	b480      	push	{r7}
 8002afa:	b085      	sub	sp, #20
 8002afc:	af00      	add	r7, sp, #0
 8002afe:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8002b00:	2300      	movs	r3, #0
 8002b02:	60fb      	str	r3, [r7, #12]
 8002b04:	e023      	b.n	8002b4e <ETH_DMARxDescListInit+0x56>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	6919      	ldr	r1, [r3, #16]
 8002b0a:	68fa      	ldr	r2, [r7, #12]
 8002b0c:	4613      	mov	r3, r2
 8002b0e:	005b      	lsls	r3, r3, #1
 8002b10:	4413      	add	r3, r2
 8002b12:	00db      	lsls	r3, r3, #3
 8002b14:	440b      	add	r3, r1
 8002b16:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0U);
 8002b18:	68bb      	ldr	r3, [r7, #8]
 8002b1a:	2200      	movs	r2, #0
 8002b1c:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0U);
 8002b1e:	68bb      	ldr	r3, [r7, #8]
 8002b20:	2200      	movs	r2, #0
 8002b22:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0U);
 8002b24:	68bb      	ldr	r3, [r7, #8]
 8002b26:	2200      	movs	r2, #0
 8002b28:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0U);
 8002b2a:	68bb      	ldr	r3, [r7, #8]
 8002b2c:	2200      	movs	r2, #0
 8002b2e:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0U);
 8002b30:	68bb      	ldr	r3, [r7, #8]
 8002b32:	2200      	movs	r2, #0
 8002b34:	611a      	str	r2, [r3, #16]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0U);
 8002b36:	68bb      	ldr	r3, [r7, #8]
 8002b38:	2200      	movs	r2, #0
 8002b3a:	615a      	str	r2, [r3, #20]

    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 8002b3c:	68b9      	ldr	r1, [r7, #8]
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	68fa      	ldr	r2, [r7, #12]
 8002b42:	3212      	adds	r2, #18
 8002b44:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8002b48:	68fb      	ldr	r3, [r7, #12]
 8002b4a:	3301      	adds	r3, #1
 8002b4c:	60fb      	str	r3, [r7, #12]
 8002b4e:	68fb      	ldr	r3, [r7, #12]
 8002b50:	2b03      	cmp	r3, #3
 8002b52:	d9d8      	bls.n	8002b06 <ETH_DMARxDescListInit+0xe>

  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0U);
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	2200      	movs	r2, #0
 8002b58:	65da      	str	r2, [r3, #92]	@ 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0U);
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	2200      	movs	r2, #0
 8002b5e:	661a      	str	r2, [r3, #96]	@ 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0U);
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	2200      	movs	r2, #0
 8002b64:	669a      	str	r2, [r3, #104]	@ 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0U);
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	2200      	movs	r2, #0
 8002b6a:	66da      	str	r2, [r3, #108]	@ 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0U);
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	2200      	movs	r2, #0
 8002b70:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set Receive Descriptor Ring Length */
  WRITE_REG(heth->Instance->DMACRDRLR, ((uint32_t)(ETH_RX_DESC_CNT - 1U)));
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002b7a:	461a      	mov	r2, r3
 8002b7c:	2303      	movs	r3, #3
 8002b7e:	f8c2 3130 	str.w	r3, [r2, #304]	@ 0x130

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMACRDLAR, (uint32_t) heth->Init.RxDesc);
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	691a      	ldr	r2, [r3, #16]
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002b8e:	f8c3 211c 	str.w	r2, [r3, #284]	@ 0x11c

  /* Set Receive Descriptor Tail pointer Address */
  WRITE_REG(heth->Instance->DMACRDTPR, ((uint32_t)(heth->Init.RxDesc + (uint32_t)(ETH_RX_DESC_CNT - 1U))));
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	691b      	ldr	r3, [r3, #16]
 8002b96:	f103 0248 	add.w	r2, r3, #72	@ 0x48
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002ba2:	f8c3 2128 	str.w	r2, [r3, #296]	@ 0x128
}
 8002ba6:	bf00      	nop
 8002ba8:	3714      	adds	r7, #20
 8002baa:	46bd      	mov	sp, r7
 8002bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bb0:	4770      	bx	lr
	...

08002bb4 <ETH_Prepare_Tx_Descriptors>:
  * @param  ItMode: Enable or disable Tx EOT interrupt
  * @retval Status
  */
static uint32_t ETH_Prepare_Tx_Descriptors(ETH_HandleTypeDef *heth, const ETH_TxPacketConfigTypeDef *pTxConfig,
                                           uint32_t ItMode)
{
 8002bb4:	b480      	push	{r7}
 8002bb6:	b091      	sub	sp, #68	@ 0x44
 8002bb8:	af00      	add	r7, sp, #0
 8002bba:	60f8      	str	r0, [r7, #12]
 8002bbc:	60b9      	str	r1, [r7, #8]
 8002bbe:	607a      	str	r2, [r7, #4]
  ETH_TxDescListTypeDef *dmatxdesclist = &heth->TxDescList;
 8002bc0:	68fb      	ldr	r3, [r7, #12]
 8002bc2:	3318      	adds	r3, #24
 8002bc4:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t descidx = dmatxdesclist->CurTxDesc;
 8002bc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bc8:	691b      	ldr	r3, [r3, #16]
 8002bca:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t firstdescidx = dmatxdesclist->CurTxDesc;
 8002bcc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bce:	691b      	ldr	r3, [r3, #16]
 8002bd0:	623b      	str	r3, [r7, #32]
  uint32_t idx;
  uint32_t descnbr = 0;
 8002bd2:	2300      	movs	r3, #0
 8002bd4:	637b      	str	r3, [r7, #52]	@ 0x34
  ETH_DMADescTypeDef *dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 8002bd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bd8:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8002bda:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002bde:	633b      	str	r3, [r7, #48]	@ 0x30

  ETH_BufferTypeDef  *txbuffer = pTxConfig->TxBuffer;
 8002be0:	68bb      	ldr	r3, [r7, #8]
 8002be2:	689b      	ldr	r3, [r3, #8]
 8002be4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint32_t           bd_count = 0;
 8002be6:	2300      	movs	r3, #0
 8002be8:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t primask_bit;

  /* Current Tx Descriptor Owned by DMA: cannot be used by the application  */
  if ((READ_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCWBF_OWN) == ETH_DMATXNDESCWBF_OWN)
 8002bea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002bec:	68db      	ldr	r3, [r3, #12]
 8002bee:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8002bf2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8002bf6:	d007      	beq.n	8002c08 <ETH_Prepare_Tx_Descriptors+0x54>
      || (dmatxdesclist->PacketAddress[descidx] != NULL))
 8002bf8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002bfa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002bfc:	3304      	adds	r3, #4
 8002bfe:	009b      	lsls	r3, r3, #2
 8002c00:	4413      	add	r3, r2
 8002c02:	685b      	ldr	r3, [r3, #4]
 8002c04:	2b00      	cmp	r3, #0
 8002c06:	d001      	beq.n	8002c0c <ETH_Prepare_Tx_Descriptors+0x58>
  {
    return HAL_ETH_ERROR_BUSY;
 8002c08:	2302      	movs	r3, #2
 8002c0a:	e266      	b.n	80030da <ETH_Prepare_Tx_Descriptors+0x526>

  /***************************************************************************/
  /*****************    Context descriptor configuration (Optional) **********/
  /***************************************************************************/
  /* If VLAN tag is enabled for this packet */
  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_VLANTAG) != (uint32_t)RESET)
 8002c0c:	68bb      	ldr	r3, [r7, #8]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	f003 0304 	and.w	r3, r3, #4
 8002c14:	2b00      	cmp	r3, #0
 8002c16:	d044      	beq.n	8002ca2 <ETH_Prepare_Tx_Descriptors+0xee>
  {
    /* Set vlan tag value */
    MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXCDESC_VT, pTxConfig->VlanTag);
 8002c18:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002c1a:	68da      	ldr	r2, [r3, #12]
 8002c1c:	4b75      	ldr	r3, [pc, #468]	@ (8002df4 <ETH_Prepare_Tx_Descriptors+0x240>)
 8002c1e:	4013      	ands	r3, r2
 8002c20:	68ba      	ldr	r2, [r7, #8]
 8002c22:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002c24:	431a      	orrs	r2, r3
 8002c26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002c28:	60da      	str	r2, [r3, #12]
    /* Set vlan tag valid bit */
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXCDESC_VLTV);
 8002c2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002c2c:	68db      	ldr	r3, [r3, #12]
 8002c2e:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8002c32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002c34:	60da      	str	r2, [r3, #12]
    /* Set the descriptor as the vlan input source */
    SET_BIT(heth->Instance->MACVIR, ETH_MACVIR_VLTI);
 8002c36:	68fb      	ldr	r3, [r7, #12]
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002c3c:	68fb      	ldr	r3, [r7, #12]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 8002c44:	661a      	str	r2, [r3, #96]	@ 0x60

    /* if inner VLAN is enabled */
    if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_INNERVLANTAG) != (uint32_t)RESET)
 8002c46:	68bb      	ldr	r3, [r7, #8]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	f003 0308 	and.w	r3, r3, #8
 8002c4e:	2b00      	cmp	r3, #0
 8002c50:	d027      	beq.n	8002ca2 <ETH_Prepare_Tx_Descriptors+0xee>
    {
      /* Set inner vlan tag value */
      MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXCDESC_IVT, (pTxConfig->InnerVlanTag << 16));
 8002c52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002c54:	689b      	ldr	r3, [r3, #8]
 8002c56:	b29a      	uxth	r2, r3
 8002c58:	68bb      	ldr	r3, [r7, #8]
 8002c5a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c5c:	041b      	lsls	r3, r3, #16
 8002c5e:	431a      	orrs	r2, r3
 8002c60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002c62:	609a      	str	r2, [r3, #8]
      /* Set inner vlan tag valid bit */
      SET_BIT(dmatxdesc->DESC3, ETH_DMATXCDESC_IVLTV);
 8002c64:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002c66:	68db      	ldr	r3, [r3, #12]
 8002c68:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8002c6c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002c6e:	60da      	str	r2, [r3, #12]

      /* Set Vlan Tag control */
      MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXCDESC_IVTIR, pTxConfig->InnerVlanCtrl);
 8002c70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002c72:	68db      	ldr	r3, [r3, #12]
 8002c74:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8002c78:	68bb      	ldr	r3, [r7, #8]
 8002c7a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c7c:	431a      	orrs	r2, r3
 8002c7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002c80:	60da      	str	r2, [r3, #12]

      /* Set the descriptor as the inner vlan input source */
      SET_BIT(heth->Instance->MACIVIR, ETH_MACIVIR_VLTI);
 8002c82:	68fb      	ldr	r3, [r7, #12]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8002c88:	68fb      	ldr	r3, [r7, #12]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 8002c90:	665a      	str	r2, [r3, #100]	@ 0x64
      /* Enable double VLAN processing */
      SET_BIT(heth->Instance->MACVTR, ETH_MACVTR_EDVLP);
 8002c92:	68fb      	ldr	r3, [r7, #12]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002c98:	68fb      	ldr	r3, [r7, #12]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 8002ca0:	651a      	str	r2, [r3, #80]	@ 0x50
    }
  }

  /* if tcp segmentation is enabled for this packet */
  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_TSO) != (uint32_t)RESET)
 8002ca2:	68bb      	ldr	r3, [r7, #8]
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	f003 0310 	and.w	r3, r3, #16
 8002caa:	2b00      	cmp	r3, #0
 8002cac:	d00e      	beq.n	8002ccc <ETH_Prepare_Tx_Descriptors+0x118>
  {
    /* Set MSS value */
    MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXCDESC_MSS, pTxConfig->MaxSegmentSize);
 8002cae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002cb0:	689a      	ldr	r2, [r3, #8]
 8002cb2:	4b51      	ldr	r3, [pc, #324]	@ (8002df8 <ETH_Prepare_Tx_Descriptors+0x244>)
 8002cb4:	4013      	ands	r3, r2
 8002cb6:	68ba      	ldr	r2, [r7, #8]
 8002cb8:	6992      	ldr	r2, [r2, #24]
 8002cba:	431a      	orrs	r2, r3
 8002cbc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002cbe:	609a      	str	r2, [r3, #8]
    /* Set MSS valid bit */
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXCDESC_TCMSSV);
 8002cc0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002cc2:	68db      	ldr	r3, [r3, #12]
 8002cc4:	f043 6280 	orr.w	r2, r3, #67108864	@ 0x4000000
 8002cc8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002cca:	60da      	str	r2, [r3, #12]
  }

  if ((READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_VLANTAG) != (uint32_t)RESET)
 8002ccc:	68bb      	ldr	r3, [r7, #8]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	f003 0304 	and.w	r3, r3, #4
 8002cd4:	2b00      	cmp	r3, #0
 8002cd6:	d105      	bne.n	8002ce4 <ETH_Prepare_Tx_Descriptors+0x130>
      || (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_TSO) != (uint32_t)RESET))
 8002cd8:	68bb      	ldr	r3, [r7, #8]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	f003 0310 	and.w	r3, r3, #16
 8002ce0:	2b00      	cmp	r3, #0
 8002ce2:	d036      	beq.n	8002d52 <ETH_Prepare_Tx_Descriptors+0x19e>
  {
    /* Set as context descriptor */
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXCDESC_CTXT);
 8002ce4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002ce6:	68db      	ldr	r3, [r3, #12]
 8002ce8:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8002cec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002cee:	60da      	str	r2, [r3, #12]
  __ASM volatile ("dmb 0xF":::"memory");
 8002cf0:	f3bf 8f5f 	dmb	sy
}
 8002cf4:	bf00      	nop
    /* Ensure rest of descriptor is written to RAM before the OWN bit */
    __DMB();
    /* Set own bit */
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXCDESC_OWN);
 8002cf6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002cf8:	68db      	ldr	r3, [r3, #12]
 8002cfa:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8002cfe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002d00:	60da      	str	r2, [r3, #12]
    /* Increment current tx descriptor index */
    INCR_TX_DESC_INDEX(descidx, 1U);
 8002d02:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002d04:	3301      	adds	r3, #1
 8002d06:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002d08:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002d0a:	2b03      	cmp	r3, #3
 8002d0c:	d902      	bls.n	8002d14 <ETH_Prepare_Tx_Descriptors+0x160>
 8002d0e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002d10:	3b04      	subs	r3, #4
 8002d12:	63fb      	str	r3, [r7, #60]	@ 0x3c
    /* Get current descriptor address */
    dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 8002d14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d16:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8002d18:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002d1c:	633b      	str	r3, [r7, #48]	@ 0x30

    descnbr += 1U;
 8002d1e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002d20:	3301      	adds	r3, #1
 8002d22:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Current Tx Descriptor Owned by DMA: cannot be used by the application  */
    if (READ_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCWBF_OWN) == ETH_DMATXNDESCWBF_OWN)
 8002d24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002d26:	68db      	ldr	r3, [r3, #12]
 8002d28:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8002d2c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8002d30:	d10f      	bne.n	8002d52 <ETH_Prepare_Tx_Descriptors+0x19e>
    {
      dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[firstdescidx];
 8002d32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d34:	6a3a      	ldr	r2, [r7, #32]
 8002d36:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002d3a:	633b      	str	r3, [r7, #48]	@ 0x30
  __ASM volatile ("dmb 0xF":::"memory");
 8002d3c:	f3bf 8f5f 	dmb	sy
}
 8002d40:	bf00      	nop
      /* Ensure rest of descriptor is written to RAM before the OWN bit */
      __DMB();
      /* Clear own bit */
      CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXCDESC_OWN);
 8002d42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002d44:	68db      	ldr	r3, [r3, #12]
 8002d46:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002d4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002d4c:	60da      	str	r2, [r3, #12]

      return HAL_ETH_ERROR_BUSY;
 8002d4e:	2302      	movs	r3, #2
 8002d50:	e1c3      	b.n	80030da <ETH_Prepare_Tx_Descriptors+0x526>

  /***************************************************************************/
  /*****************    Normal descriptors configuration     *****************/
  /***************************************************************************/

  descnbr += 1U;
 8002d52:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002d54:	3301      	adds	r3, #1
 8002d56:	637b      	str	r3, [r7, #52]	@ 0x34

  /* Set header or buffer 1 address */
  WRITE_REG(dmatxdesc->DESC0, (uint32_t)txbuffer->buffer);
 8002d58:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	461a      	mov	r2, r3
 8002d5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002d60:	601a      	str	r2, [r3, #0]
  /* Set header or buffer 1 Length */
  MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B1L, txbuffer->len);
 8002d62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002d64:	689a      	ldr	r2, [r3, #8]
 8002d66:	4b24      	ldr	r3, [pc, #144]	@ (8002df8 <ETH_Prepare_Tx_Descriptors+0x244>)
 8002d68:	4013      	ands	r3, r2
 8002d6a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002d6c:	6852      	ldr	r2, [r2, #4]
 8002d6e:	431a      	orrs	r2, r3
 8002d70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002d72:	609a      	str	r2, [r3, #8]

  if (txbuffer->next != NULL)
 8002d74:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002d76:	689b      	ldr	r3, [r3, #8]
 8002d78:	2b00      	cmp	r3, #0
 8002d7a:	d012      	beq.n	8002da2 <ETH_Prepare_Tx_Descriptors+0x1ee>
  {
    txbuffer = txbuffer->next;
 8002d7c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002d7e:	689b      	ldr	r3, [r3, #8]
 8002d80:	62fb      	str	r3, [r7, #44]	@ 0x2c
    /* Set buffer 2 address */
    WRITE_REG(dmatxdesc->DESC1, (uint32_t)txbuffer->buffer);
 8002d82:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	461a      	mov	r2, r3
 8002d88:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002d8a:	605a      	str	r2, [r3, #4]
    /* Set buffer 2 Length */
    MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B2L, (txbuffer->len << 16));
 8002d8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002d8e:	689a      	ldr	r2, [r3, #8]
 8002d90:	4b1a      	ldr	r3, [pc, #104]	@ (8002dfc <ETH_Prepare_Tx_Descriptors+0x248>)
 8002d92:	4013      	ands	r3, r2
 8002d94:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002d96:	6852      	ldr	r2, [r2, #4]
 8002d98:	0412      	lsls	r2, r2, #16
 8002d9a:	431a      	orrs	r2, r3
 8002d9c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002d9e:	609a      	str	r2, [r3, #8]
 8002da0:	e008      	b.n	8002db4 <ETH_Prepare_Tx_Descriptors+0x200>
  }
  else
  {
    WRITE_REG(dmatxdesc->DESC1, 0x0U);
 8002da2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002da4:	2200      	movs	r2, #0
 8002da6:	605a      	str	r2, [r3, #4]
    /* Set buffer 2 Length */
    MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B2L, 0x0U);
 8002da8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002daa:	689a      	ldr	r2, [r3, #8]
 8002dac:	4b13      	ldr	r3, [pc, #76]	@ (8002dfc <ETH_Prepare_Tx_Descriptors+0x248>)
 8002dae:	4013      	ands	r3, r2
 8002db0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002db2:	6093      	str	r3, [r2, #8]
  }

  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_TSO) != (uint32_t)RESET)
 8002db4:	68bb      	ldr	r3, [r7, #8]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	f003 0310 	and.w	r3, r3, #16
 8002dbc:	2b00      	cmp	r3, #0
 8002dbe:	d021      	beq.n	8002e04 <ETH_Prepare_Tx_Descriptors+0x250>
  {
    /* Set TCP Header length */
    MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_THL, (pTxConfig->TCPHeaderLen << 19));
 8002dc0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002dc2:	68db      	ldr	r3, [r3, #12]
 8002dc4:	f423 02f0 	bic.w	r2, r3, #7864320	@ 0x780000
 8002dc8:	68bb      	ldr	r3, [r7, #8]
 8002dca:	6a1b      	ldr	r3, [r3, #32]
 8002dcc:	04db      	lsls	r3, r3, #19
 8002dce:	431a      	orrs	r2, r3
 8002dd0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002dd2:	60da      	str	r2, [r3, #12]
    /* Set TCP payload length */
    MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_TPL, pTxConfig->PayloadLen);
 8002dd4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002dd6:	68da      	ldr	r2, [r3, #12]
 8002dd8:	4b09      	ldr	r3, [pc, #36]	@ (8002e00 <ETH_Prepare_Tx_Descriptors+0x24c>)
 8002dda:	4013      	ands	r3, r2
 8002ddc:	68ba      	ldr	r2, [r7, #8]
 8002dde:	69d2      	ldr	r2, [r2, #28]
 8002de0:	431a      	orrs	r2, r3
 8002de2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002de4:	60da      	str	r2, [r3, #12]
    /* Set TCP Segmentation Enabled bit */
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_TSE);
 8002de6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002de8:	68db      	ldr	r3, [r3, #12]
 8002dea:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8002dee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002df0:	60da      	str	r2, [r3, #12]
 8002df2:	e02e      	b.n	8002e52 <ETH_Prepare_Tx_Descriptors+0x29e>
 8002df4:	ffff0000 	.word	0xffff0000
 8002df8:	ffffc000 	.word	0xffffc000
 8002dfc:	c000ffff 	.word	0xc000ffff
 8002e00:	fffc0000 	.word	0xfffc0000
  }
  else
  {
    MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_FL, pTxConfig->Length);
 8002e04:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002e06:	68da      	ldr	r2, [r3, #12]
 8002e08:	4b7b      	ldr	r3, [pc, #492]	@ (8002ff8 <ETH_Prepare_Tx_Descriptors+0x444>)
 8002e0a:	4013      	ands	r3, r2
 8002e0c:	68ba      	ldr	r2, [r7, #8]
 8002e0e:	6852      	ldr	r2, [r2, #4]
 8002e10:	431a      	orrs	r2, r3
 8002e12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002e14:	60da      	str	r2, [r3, #12]

    if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_CSUM) != (uint32_t)RESET)
 8002e16:	68bb      	ldr	r3, [r7, #8]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	f003 0301 	and.w	r3, r3, #1
 8002e1e:	2b00      	cmp	r3, #0
 8002e20:	d008      	beq.n	8002e34 <ETH_Prepare_Tx_Descriptors+0x280>
    {
      MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_CIC, pTxConfig->ChecksumCtrl);
 8002e22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002e24:	68db      	ldr	r3, [r3, #12]
 8002e26:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002e2a:	68bb      	ldr	r3, [r7, #8]
 8002e2c:	695b      	ldr	r3, [r3, #20]
 8002e2e:	431a      	orrs	r2, r3
 8002e30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002e32:	60da      	str	r2, [r3, #12]
    }

    if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_CRCPAD) != (uint32_t)RESET)
 8002e34:	68bb      	ldr	r3, [r7, #8]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	f003 0320 	and.w	r3, r3, #32
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	d008      	beq.n	8002e52 <ETH_Prepare_Tx_Descriptors+0x29e>
    {
      MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_CPC, pTxConfig->CRCPadCtrl);
 8002e40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002e42:	68db      	ldr	r3, [r3, #12]
 8002e44:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8002e48:	68bb      	ldr	r3, [r7, #8]
 8002e4a:	691b      	ldr	r3, [r3, #16]
 8002e4c:	431a      	orrs	r2, r3
 8002e4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002e50:	60da      	str	r2, [r3, #12]
    }
  }

  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_VLANTAG) != (uint32_t)RESET)
 8002e52:	68bb      	ldr	r3, [r7, #8]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	f003 0304 	and.w	r3, r3, #4
 8002e5a:	2b00      	cmp	r3, #0
 8002e5c:	d008      	beq.n	8002e70 <ETH_Prepare_Tx_Descriptors+0x2bc>
  {
    /* Set Vlan Tag control */
    MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_VTIR, pTxConfig->VlanCtrl);
 8002e5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002e60:	689b      	ldr	r3, [r3, #8]
 8002e62:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8002e66:	68bb      	ldr	r3, [r7, #8]
 8002e68:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e6a:	431a      	orrs	r2, r3
 8002e6c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002e6e:	609a      	str	r2, [r3, #8]
  }

  /* Mark it as First Descriptor */
  SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_FD);
 8002e70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002e72:	68db      	ldr	r3, [r3, #12]
 8002e74:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8002e78:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002e7a:	60da      	str	r2, [r3, #12]
  /* Mark it as NORMAL descriptor */
  CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_CTXT);
 8002e7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002e7e:	68db      	ldr	r3, [r3, #12]
 8002e80:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8002e84:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002e86:	60da      	str	r2, [r3, #12]
  __ASM volatile ("dmb 0xF":::"memory");
 8002e88:	f3bf 8f5f 	dmb	sy
}
 8002e8c:	bf00      	nop
  /* Ensure rest of descriptor is written to RAM before the OWN bit */
  __DMB();
  /* set OWN bit of FIRST descriptor */
  SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_OWN);
 8002e8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002e90:	68db      	ldr	r3, [r3, #12]
 8002e92:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8002e96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002e98:	60da      	str	r2, [r3, #12]

  /* If source address insertion/replacement is enabled for this packet */
  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_SAIC) != (uint32_t)RESET)
 8002e9a:	68bb      	ldr	r3, [r7, #8]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	f003 0302 	and.w	r3, r3, #2
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	f000 80da 	beq.w	800305c <ETH_Prepare_Tx_Descriptors+0x4a8>
  {
    MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_SAIC, pTxConfig->SrcAddrCtrl);
 8002ea8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002eaa:	68db      	ldr	r3, [r3, #12]
 8002eac:	f023 7260 	bic.w	r2, r3, #58720256	@ 0x3800000
 8002eb0:	68bb      	ldr	r3, [r7, #8]
 8002eb2:	68db      	ldr	r3, [r3, #12]
 8002eb4:	431a      	orrs	r2, r3
 8002eb6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002eb8:	60da      	str	r2, [r3, #12]
  }

  /* only if the packet is split into more than one descriptors > 1 */
  while (txbuffer->next != NULL)
 8002eba:	e0cf      	b.n	800305c <ETH_Prepare_Tx_Descriptors+0x4a8>
  {
    /* Clear the LD bit of previous descriptor */
    CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_LD);
 8002ebc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002ebe:	68db      	ldr	r3, [r3, #12]
 8002ec0:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8002ec4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002ec6:	60da      	str	r2, [r3, #12]
    /* Increment current tx descriptor index */
    INCR_TX_DESC_INDEX(descidx, 1U);
 8002ec8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002eca:	3301      	adds	r3, #1
 8002ecc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002ece:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002ed0:	2b03      	cmp	r3, #3
 8002ed2:	d902      	bls.n	8002eda <ETH_Prepare_Tx_Descriptors+0x326>
 8002ed4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002ed6:	3b04      	subs	r3, #4
 8002ed8:	63fb      	str	r3, [r7, #60]	@ 0x3c
    /* Get current descriptor address */
    dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 8002eda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002edc:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8002ede:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002ee2:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Clear the FD bit of new Descriptor */
    CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_FD);
 8002ee4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002ee6:	68db      	ldr	r3, [r3, #12]
 8002ee8:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8002eec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002eee:	60da      	str	r2, [r3, #12]

    /* Current Tx Descriptor Owned by DMA: cannot be used by the application  */
    if ((READ_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_OWN) == ETH_DMATXNDESCRF_OWN)
 8002ef0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002ef2:	68db      	ldr	r3, [r3, #12]
 8002ef4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8002ef8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8002efc:	d007      	beq.n	8002f0e <ETH_Prepare_Tx_Descriptors+0x35a>
        || (dmatxdesclist->PacketAddress[descidx] != NULL))
 8002efe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002f00:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002f02:	3304      	adds	r3, #4
 8002f04:	009b      	lsls	r3, r3, #2
 8002f06:	4413      	add	r3, r2
 8002f08:	685b      	ldr	r3, [r3, #4]
 8002f0a:	2b00      	cmp	r3, #0
 8002f0c:	d029      	beq.n	8002f62 <ETH_Prepare_Tx_Descriptors+0x3ae>
    {
      descidx = firstdescidx;
 8002f0e:	6a3b      	ldr	r3, [r7, #32]
 8002f10:	63fb      	str	r3, [r7, #60]	@ 0x3c
      dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 8002f12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f14:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8002f16:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002f1a:	633b      	str	r3, [r7, #48]	@ 0x30

      /* clear previous desc own bit */
      for (idx = 0; idx < descnbr; idx ++)
 8002f1c:	2300      	movs	r3, #0
 8002f1e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002f20:	e019      	b.n	8002f56 <ETH_Prepare_Tx_Descriptors+0x3a2>
  __ASM volatile ("dmb 0xF":::"memory");
 8002f22:	f3bf 8f5f 	dmb	sy
}
 8002f26:	bf00      	nop
      {
        /* Ensure rest of descriptor is written to RAM before the OWN bit */
        __DMB();

        CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_OWN);
 8002f28:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002f2a:	68db      	ldr	r3, [r3, #12]
 8002f2c:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002f30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002f32:	60da      	str	r2, [r3, #12]

        /* Increment current tx descriptor index */
        INCR_TX_DESC_INDEX(descidx, 1U);
 8002f34:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002f36:	3301      	adds	r3, #1
 8002f38:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002f3a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002f3c:	2b03      	cmp	r3, #3
 8002f3e:	d902      	bls.n	8002f46 <ETH_Prepare_Tx_Descriptors+0x392>
 8002f40:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002f42:	3b04      	subs	r3, #4
 8002f44:	63fb      	str	r3, [r7, #60]	@ 0x3c
        /* Get current descriptor address */
        dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 8002f46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f48:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8002f4a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002f4e:	633b      	str	r3, [r7, #48]	@ 0x30
      for (idx = 0; idx < descnbr; idx ++)
 8002f50:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002f52:	3301      	adds	r3, #1
 8002f54:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002f56:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8002f58:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002f5a:	429a      	cmp	r2, r3
 8002f5c:	d3e1      	bcc.n	8002f22 <ETH_Prepare_Tx_Descriptors+0x36e>
      }

      return HAL_ETH_ERROR_BUSY;
 8002f5e:	2302      	movs	r3, #2
 8002f60:	e0bb      	b.n	80030da <ETH_Prepare_Tx_Descriptors+0x526>
    }

    descnbr += 1U;
 8002f62:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002f64:	3301      	adds	r3, #1
 8002f66:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Get the next Tx buffer in the list */
    txbuffer = txbuffer->next;
 8002f68:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002f6a:	689b      	ldr	r3, [r3, #8]
 8002f6c:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Set header or buffer 1 address */
    WRITE_REG(dmatxdesc->DESC0, (uint32_t)txbuffer->buffer);
 8002f6e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	461a      	mov	r2, r3
 8002f74:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002f76:	601a      	str	r2, [r3, #0]
    /* Set header or buffer 1 Length */
    MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B1L, txbuffer->len);
 8002f78:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002f7a:	689a      	ldr	r2, [r3, #8]
 8002f7c:	4b1f      	ldr	r3, [pc, #124]	@ (8002ffc <ETH_Prepare_Tx_Descriptors+0x448>)
 8002f7e:	4013      	ands	r3, r2
 8002f80:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002f82:	6852      	ldr	r2, [r2, #4]
 8002f84:	431a      	orrs	r2, r3
 8002f86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002f88:	609a      	str	r2, [r3, #8]

    if (txbuffer->next != NULL)
 8002f8a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002f8c:	689b      	ldr	r3, [r3, #8]
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	d012      	beq.n	8002fb8 <ETH_Prepare_Tx_Descriptors+0x404>
    {
      /* Get the next Tx buffer in the list */
      txbuffer = txbuffer->next;
 8002f92:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002f94:	689b      	ldr	r3, [r3, #8]
 8002f96:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Set buffer 2 address */
      WRITE_REG(dmatxdesc->DESC1, (uint32_t)txbuffer->buffer);
 8002f98:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	461a      	mov	r2, r3
 8002f9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002fa0:	605a      	str	r2, [r3, #4]
      /* Set buffer 2 Length */
      MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B2L, (txbuffer->len << 16));
 8002fa2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002fa4:	689a      	ldr	r2, [r3, #8]
 8002fa6:	4b16      	ldr	r3, [pc, #88]	@ (8003000 <ETH_Prepare_Tx_Descriptors+0x44c>)
 8002fa8:	4013      	ands	r3, r2
 8002faa:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002fac:	6852      	ldr	r2, [r2, #4]
 8002fae:	0412      	lsls	r2, r2, #16
 8002fb0:	431a      	orrs	r2, r3
 8002fb2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002fb4:	609a      	str	r2, [r3, #8]
 8002fb6:	e008      	b.n	8002fca <ETH_Prepare_Tx_Descriptors+0x416>
    }
    else
    {
      WRITE_REG(dmatxdesc->DESC1, 0x0U);
 8002fb8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002fba:	2200      	movs	r2, #0
 8002fbc:	605a      	str	r2, [r3, #4]
      /* Set buffer 2 Length */
      MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B2L, 0x0U);
 8002fbe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002fc0:	689a      	ldr	r2, [r3, #8]
 8002fc2:	4b0f      	ldr	r3, [pc, #60]	@ (8003000 <ETH_Prepare_Tx_Descriptors+0x44c>)
 8002fc4:	4013      	ands	r3, r2
 8002fc6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002fc8:	6093      	str	r3, [r2, #8]
    }

    if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_TSO) != (uint32_t)RESET)
 8002fca:	68bb      	ldr	r3, [r7, #8]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	f003 0310 	and.w	r3, r3, #16
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d018      	beq.n	8003008 <ETH_Prepare_Tx_Descriptors+0x454>
    {
      /* Set TCP payload length */
      MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_TPL, pTxConfig->PayloadLen);
 8002fd6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002fd8:	68da      	ldr	r2, [r3, #12]
 8002fda:	4b0a      	ldr	r3, [pc, #40]	@ (8003004 <ETH_Prepare_Tx_Descriptors+0x450>)
 8002fdc:	4013      	ands	r3, r2
 8002fde:	68ba      	ldr	r2, [r7, #8]
 8002fe0:	69d2      	ldr	r2, [r2, #28]
 8002fe2:	431a      	orrs	r2, r3
 8002fe4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002fe6:	60da      	str	r2, [r3, #12]
      /* Set TCP Segmentation Enabled bit */
      SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_TSE);
 8002fe8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002fea:	68db      	ldr	r3, [r3, #12]
 8002fec:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8002ff0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002ff2:	60da      	str	r2, [r3, #12]
 8002ff4:	e020      	b.n	8003038 <ETH_Prepare_Tx_Descriptors+0x484>
 8002ff6:	bf00      	nop
 8002ff8:	ffff8000 	.word	0xffff8000
 8002ffc:	ffffc000 	.word	0xffffc000
 8003000:	c000ffff 	.word	0xc000ffff
 8003004:	fffc0000 	.word	0xfffc0000
    }
    else
    {
      /* Set the packet length */
      MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_FL, pTxConfig->Length);
 8003008:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800300a:	68da      	ldr	r2, [r3, #12]
 800300c:	4b36      	ldr	r3, [pc, #216]	@ (80030e8 <ETH_Prepare_Tx_Descriptors+0x534>)
 800300e:	4013      	ands	r3, r2
 8003010:	68ba      	ldr	r2, [r7, #8]
 8003012:	6852      	ldr	r2, [r2, #4]
 8003014:	431a      	orrs	r2, r3
 8003016:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003018:	60da      	str	r2, [r3, #12]

      if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_CSUM) != (uint32_t)RESET)
 800301a:	68bb      	ldr	r3, [r7, #8]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	f003 0301 	and.w	r3, r3, #1
 8003022:	2b00      	cmp	r3, #0
 8003024:	d008      	beq.n	8003038 <ETH_Prepare_Tx_Descriptors+0x484>
      {
        /* Checksum Insertion Control */
        MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_CIC, pTxConfig->ChecksumCtrl);
 8003026:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003028:	68db      	ldr	r3, [r3, #12]
 800302a:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800302e:	68bb      	ldr	r3, [r7, #8]
 8003030:	695b      	ldr	r3, [r3, #20]
 8003032:	431a      	orrs	r2, r3
 8003034:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003036:	60da      	str	r2, [r3, #12]
      }
    }

    bd_count += 1U;
 8003038:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800303a:	3301      	adds	r3, #1
 800303c:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("dmb 0xF":::"memory");
 800303e:	f3bf 8f5f 	dmb	sy
}
 8003042:	bf00      	nop

    /* Ensure rest of descriptor is written to RAM before the OWN bit */
    __DMB();
    /* Set Own bit */
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_OWN);
 8003044:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003046:	68db      	ldr	r3, [r3, #12]
 8003048:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 800304c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800304e:	60da      	str	r2, [r3, #12]
    /* Mark it as NORMAL descriptor */
    CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_CTXT);
 8003050:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003052:	68db      	ldr	r3, [r3, #12]
 8003054:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8003058:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800305a:	60da      	str	r2, [r3, #12]
  while (txbuffer->next != NULL)
 800305c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800305e:	689b      	ldr	r3, [r3, #8]
 8003060:	2b00      	cmp	r3, #0
 8003062:	f47f af2b 	bne.w	8002ebc <ETH_Prepare_Tx_Descriptors+0x308>
  }

  if (ItMode != ((uint32_t)RESET))
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	2b00      	cmp	r3, #0
 800306a:	d006      	beq.n	800307a <ETH_Prepare_Tx_Descriptors+0x4c6>
  {
    /* Set Interrupt on completion bit */
    SET_BIT(dmatxdesc->DESC2, ETH_DMATXNDESCRF_IOC);
 800306c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800306e:	689b      	ldr	r3, [r3, #8]
 8003070:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8003074:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003076:	609a      	str	r2, [r3, #8]
 8003078:	e005      	b.n	8003086 <ETH_Prepare_Tx_Descriptors+0x4d2>
  }
  else
  {
    /* Clear Interrupt on completion bit */
    CLEAR_BIT(dmatxdesc->DESC2, ETH_DMATXNDESCRF_IOC);
 800307a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800307c:	689b      	ldr	r3, [r3, #8]
 800307e:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8003082:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003084:	609a      	str	r2, [r3, #8]
  }

  /* Mark it as LAST descriptor */
  SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_LD);
 8003086:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003088:	68db      	ldr	r3, [r3, #12]
 800308a:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 800308e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003090:	60da      	str	r2, [r3, #12]
  /* Save the current packet address to expose it to the application */
  dmatxdesclist->PacketAddress[descidx] = dmatxdesclist->CurrentPacketAddress;
 8003092:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003094:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003096:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003098:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800309a:	3304      	adds	r3, #4
 800309c:	009b      	lsls	r3, r3, #2
 800309e:	440b      	add	r3, r1
 80030a0:	605a      	str	r2, [r3, #4]

  dmatxdesclist->CurTxDesc = descidx;
 80030a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030a4:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80030a6:	611a      	str	r2, [r3, #16]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80030a8:	f3ef 8310 	mrs	r3, PRIMASK
 80030ac:	61bb      	str	r3, [r7, #24]
  return(result);
 80030ae:	69bb      	ldr	r3, [r7, #24]

  /* Enter critical section */
  primask_bit = __get_PRIMASK();
 80030b0:	61fb      	str	r3, [r7, #28]
 80030b2:	2301      	movs	r3, #1
 80030b4:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80030b6:	697b      	ldr	r3, [r7, #20]
 80030b8:	f383 8810 	msr	PRIMASK, r3
}
 80030bc:	bf00      	nop
  __set_PRIMASK(1);

  dmatxdesclist->BuffersInUse += bd_count + 1U;
 80030be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030c0:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80030c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80030c4:	4413      	add	r3, r2
 80030c6:	1c5a      	adds	r2, r3, #1
 80030c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030ca:	629a      	str	r2, [r3, #40]	@ 0x28
 80030cc:	69fb      	ldr	r3, [r7, #28]
 80030ce:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80030d0:	693b      	ldr	r3, [r7, #16]
 80030d2:	f383 8810 	msr	PRIMASK, r3
}
 80030d6:	bf00      	nop

  /* Exit critical section: restore previous priority mask */
  __set_PRIMASK(primask_bit);

  /* Return function status */
  return HAL_ETH_ERROR_NONE;
 80030d8:	2300      	movs	r3, #0
}
 80030da:	4618      	mov	r0, r3
 80030dc:	3744      	adds	r7, #68	@ 0x44
 80030de:	46bd      	mov	sp, r7
 80030e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030e4:	4770      	bx	lr
 80030e6:	bf00      	nop
 80030e8:	ffff8000 	.word	0xffff8000

080030ec <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 80030ec:	b480      	push	{r7}
 80030ee:	b089      	sub	sp, #36	@ 0x24
 80030f0:	af00      	add	r7, sp, #0
 80030f2:	6078      	str	r0, [r7, #4]
 80030f4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80030f6:	2300      	movs	r3, #0
 80030f8:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 80030fa:	4b89      	ldr	r3, [pc, #548]	@ (8003320 <HAL_GPIO_Init+0x234>)
 80030fc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80030fe:	e194      	b.n	800342a <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8003100:	683b      	ldr	r3, [r7, #0]
 8003102:	681a      	ldr	r2, [r3, #0]
 8003104:	2101      	movs	r1, #1
 8003106:	69fb      	ldr	r3, [r7, #28]
 8003108:	fa01 f303 	lsl.w	r3, r1, r3
 800310c:	4013      	ands	r3, r2
 800310e:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8003110:	693b      	ldr	r3, [r7, #16]
 8003112:	2b00      	cmp	r3, #0
 8003114:	f000 8186 	beq.w	8003424 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003118:	683b      	ldr	r3, [r7, #0]
 800311a:	685b      	ldr	r3, [r3, #4]
 800311c:	f003 0303 	and.w	r3, r3, #3
 8003120:	2b01      	cmp	r3, #1
 8003122:	d005      	beq.n	8003130 <HAL_GPIO_Init+0x44>
 8003124:	683b      	ldr	r3, [r7, #0]
 8003126:	685b      	ldr	r3, [r3, #4]
 8003128:	f003 0303 	and.w	r3, r3, #3
 800312c:	2b02      	cmp	r3, #2
 800312e:	d130      	bne.n	8003192 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	689b      	ldr	r3, [r3, #8]
 8003134:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8003136:	69fb      	ldr	r3, [r7, #28]
 8003138:	005b      	lsls	r3, r3, #1
 800313a:	2203      	movs	r2, #3
 800313c:	fa02 f303 	lsl.w	r3, r2, r3
 8003140:	43db      	mvns	r3, r3
 8003142:	69ba      	ldr	r2, [r7, #24]
 8003144:	4013      	ands	r3, r2
 8003146:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003148:	683b      	ldr	r3, [r7, #0]
 800314a:	68da      	ldr	r2, [r3, #12]
 800314c:	69fb      	ldr	r3, [r7, #28]
 800314e:	005b      	lsls	r3, r3, #1
 8003150:	fa02 f303 	lsl.w	r3, r2, r3
 8003154:	69ba      	ldr	r2, [r7, #24]
 8003156:	4313      	orrs	r3, r2
 8003158:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	69ba      	ldr	r2, [r7, #24]
 800315e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	685b      	ldr	r3, [r3, #4]
 8003164:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003166:	2201      	movs	r2, #1
 8003168:	69fb      	ldr	r3, [r7, #28]
 800316a:	fa02 f303 	lsl.w	r3, r2, r3
 800316e:	43db      	mvns	r3, r3
 8003170:	69ba      	ldr	r2, [r7, #24]
 8003172:	4013      	ands	r3, r2
 8003174:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003176:	683b      	ldr	r3, [r7, #0]
 8003178:	685b      	ldr	r3, [r3, #4]
 800317a:	091b      	lsrs	r3, r3, #4
 800317c:	f003 0201 	and.w	r2, r3, #1
 8003180:	69fb      	ldr	r3, [r7, #28]
 8003182:	fa02 f303 	lsl.w	r3, r2, r3
 8003186:	69ba      	ldr	r2, [r7, #24]
 8003188:	4313      	orrs	r3, r2
 800318a:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	69ba      	ldr	r2, [r7, #24]
 8003190:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003192:	683b      	ldr	r3, [r7, #0]
 8003194:	685b      	ldr	r3, [r3, #4]
 8003196:	f003 0303 	and.w	r3, r3, #3
 800319a:	2b03      	cmp	r3, #3
 800319c:	d017      	beq.n	80031ce <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	68db      	ldr	r3, [r3, #12]
 80031a2:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80031a4:	69fb      	ldr	r3, [r7, #28]
 80031a6:	005b      	lsls	r3, r3, #1
 80031a8:	2203      	movs	r2, #3
 80031aa:	fa02 f303 	lsl.w	r3, r2, r3
 80031ae:	43db      	mvns	r3, r3
 80031b0:	69ba      	ldr	r2, [r7, #24]
 80031b2:	4013      	ands	r3, r2
 80031b4:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80031b6:	683b      	ldr	r3, [r7, #0]
 80031b8:	689a      	ldr	r2, [r3, #8]
 80031ba:	69fb      	ldr	r3, [r7, #28]
 80031bc:	005b      	lsls	r3, r3, #1
 80031be:	fa02 f303 	lsl.w	r3, r2, r3
 80031c2:	69ba      	ldr	r2, [r7, #24]
 80031c4:	4313      	orrs	r3, r2
 80031c6:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	69ba      	ldr	r2, [r7, #24]
 80031cc:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80031ce:	683b      	ldr	r3, [r7, #0]
 80031d0:	685b      	ldr	r3, [r3, #4]
 80031d2:	f003 0303 	and.w	r3, r3, #3
 80031d6:	2b02      	cmp	r3, #2
 80031d8:	d123      	bne.n	8003222 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80031da:	69fb      	ldr	r3, [r7, #28]
 80031dc:	08da      	lsrs	r2, r3, #3
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	3208      	adds	r2, #8
 80031e2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80031e6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80031e8:	69fb      	ldr	r3, [r7, #28]
 80031ea:	f003 0307 	and.w	r3, r3, #7
 80031ee:	009b      	lsls	r3, r3, #2
 80031f0:	220f      	movs	r2, #15
 80031f2:	fa02 f303 	lsl.w	r3, r2, r3
 80031f6:	43db      	mvns	r3, r3
 80031f8:	69ba      	ldr	r2, [r7, #24]
 80031fa:	4013      	ands	r3, r2
 80031fc:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80031fe:	683b      	ldr	r3, [r7, #0]
 8003200:	691a      	ldr	r2, [r3, #16]
 8003202:	69fb      	ldr	r3, [r7, #28]
 8003204:	f003 0307 	and.w	r3, r3, #7
 8003208:	009b      	lsls	r3, r3, #2
 800320a:	fa02 f303 	lsl.w	r3, r2, r3
 800320e:	69ba      	ldr	r2, [r7, #24]
 8003210:	4313      	orrs	r3, r2
 8003212:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003214:	69fb      	ldr	r3, [r7, #28]
 8003216:	08da      	lsrs	r2, r3, #3
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	3208      	adds	r2, #8
 800321c:	69b9      	ldr	r1, [r7, #24]
 800321e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8003228:	69fb      	ldr	r3, [r7, #28]
 800322a:	005b      	lsls	r3, r3, #1
 800322c:	2203      	movs	r2, #3
 800322e:	fa02 f303 	lsl.w	r3, r2, r3
 8003232:	43db      	mvns	r3, r3
 8003234:	69ba      	ldr	r2, [r7, #24]
 8003236:	4013      	ands	r3, r2
 8003238:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800323a:	683b      	ldr	r3, [r7, #0]
 800323c:	685b      	ldr	r3, [r3, #4]
 800323e:	f003 0203 	and.w	r2, r3, #3
 8003242:	69fb      	ldr	r3, [r7, #28]
 8003244:	005b      	lsls	r3, r3, #1
 8003246:	fa02 f303 	lsl.w	r3, r2, r3
 800324a:	69ba      	ldr	r2, [r7, #24]
 800324c:	4313      	orrs	r3, r2
 800324e:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	69ba      	ldr	r2, [r7, #24]
 8003254:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003256:	683b      	ldr	r3, [r7, #0]
 8003258:	685b      	ldr	r3, [r3, #4]
 800325a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800325e:	2b00      	cmp	r3, #0
 8003260:	f000 80e0 	beq.w	8003424 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003264:	4b2f      	ldr	r3, [pc, #188]	@ (8003324 <HAL_GPIO_Init+0x238>)
 8003266:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800326a:	4a2e      	ldr	r2, [pc, #184]	@ (8003324 <HAL_GPIO_Init+0x238>)
 800326c:	f043 0302 	orr.w	r3, r3, #2
 8003270:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8003274:	4b2b      	ldr	r3, [pc, #172]	@ (8003324 <HAL_GPIO_Init+0x238>)
 8003276:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800327a:	f003 0302 	and.w	r3, r3, #2
 800327e:	60fb      	str	r3, [r7, #12]
 8003280:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003282:	4a29      	ldr	r2, [pc, #164]	@ (8003328 <HAL_GPIO_Init+0x23c>)
 8003284:	69fb      	ldr	r3, [r7, #28]
 8003286:	089b      	lsrs	r3, r3, #2
 8003288:	3302      	adds	r3, #2
 800328a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800328e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8003290:	69fb      	ldr	r3, [r7, #28]
 8003292:	f003 0303 	and.w	r3, r3, #3
 8003296:	009b      	lsls	r3, r3, #2
 8003298:	220f      	movs	r2, #15
 800329a:	fa02 f303 	lsl.w	r3, r2, r3
 800329e:	43db      	mvns	r3, r3
 80032a0:	69ba      	ldr	r2, [r7, #24]
 80032a2:	4013      	ands	r3, r2
 80032a4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	4a20      	ldr	r2, [pc, #128]	@ (800332c <HAL_GPIO_Init+0x240>)
 80032aa:	4293      	cmp	r3, r2
 80032ac:	d052      	beq.n	8003354 <HAL_GPIO_Init+0x268>
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	4a1f      	ldr	r2, [pc, #124]	@ (8003330 <HAL_GPIO_Init+0x244>)
 80032b2:	4293      	cmp	r3, r2
 80032b4:	d031      	beq.n	800331a <HAL_GPIO_Init+0x22e>
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	4a1e      	ldr	r2, [pc, #120]	@ (8003334 <HAL_GPIO_Init+0x248>)
 80032ba:	4293      	cmp	r3, r2
 80032bc:	d02b      	beq.n	8003316 <HAL_GPIO_Init+0x22a>
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	4a1d      	ldr	r2, [pc, #116]	@ (8003338 <HAL_GPIO_Init+0x24c>)
 80032c2:	4293      	cmp	r3, r2
 80032c4:	d025      	beq.n	8003312 <HAL_GPIO_Init+0x226>
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	4a1c      	ldr	r2, [pc, #112]	@ (800333c <HAL_GPIO_Init+0x250>)
 80032ca:	4293      	cmp	r3, r2
 80032cc:	d01f      	beq.n	800330e <HAL_GPIO_Init+0x222>
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	4a1b      	ldr	r2, [pc, #108]	@ (8003340 <HAL_GPIO_Init+0x254>)
 80032d2:	4293      	cmp	r3, r2
 80032d4:	d019      	beq.n	800330a <HAL_GPIO_Init+0x21e>
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	4a1a      	ldr	r2, [pc, #104]	@ (8003344 <HAL_GPIO_Init+0x258>)
 80032da:	4293      	cmp	r3, r2
 80032dc:	d013      	beq.n	8003306 <HAL_GPIO_Init+0x21a>
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	4a19      	ldr	r2, [pc, #100]	@ (8003348 <HAL_GPIO_Init+0x25c>)
 80032e2:	4293      	cmp	r3, r2
 80032e4:	d00d      	beq.n	8003302 <HAL_GPIO_Init+0x216>
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	4a18      	ldr	r2, [pc, #96]	@ (800334c <HAL_GPIO_Init+0x260>)
 80032ea:	4293      	cmp	r3, r2
 80032ec:	d007      	beq.n	80032fe <HAL_GPIO_Init+0x212>
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	4a17      	ldr	r2, [pc, #92]	@ (8003350 <HAL_GPIO_Init+0x264>)
 80032f2:	4293      	cmp	r3, r2
 80032f4:	d101      	bne.n	80032fa <HAL_GPIO_Init+0x20e>
 80032f6:	2309      	movs	r3, #9
 80032f8:	e02d      	b.n	8003356 <HAL_GPIO_Init+0x26a>
 80032fa:	230a      	movs	r3, #10
 80032fc:	e02b      	b.n	8003356 <HAL_GPIO_Init+0x26a>
 80032fe:	2308      	movs	r3, #8
 8003300:	e029      	b.n	8003356 <HAL_GPIO_Init+0x26a>
 8003302:	2307      	movs	r3, #7
 8003304:	e027      	b.n	8003356 <HAL_GPIO_Init+0x26a>
 8003306:	2306      	movs	r3, #6
 8003308:	e025      	b.n	8003356 <HAL_GPIO_Init+0x26a>
 800330a:	2305      	movs	r3, #5
 800330c:	e023      	b.n	8003356 <HAL_GPIO_Init+0x26a>
 800330e:	2304      	movs	r3, #4
 8003310:	e021      	b.n	8003356 <HAL_GPIO_Init+0x26a>
 8003312:	2303      	movs	r3, #3
 8003314:	e01f      	b.n	8003356 <HAL_GPIO_Init+0x26a>
 8003316:	2302      	movs	r3, #2
 8003318:	e01d      	b.n	8003356 <HAL_GPIO_Init+0x26a>
 800331a:	2301      	movs	r3, #1
 800331c:	e01b      	b.n	8003356 <HAL_GPIO_Init+0x26a>
 800331e:	bf00      	nop
 8003320:	58000080 	.word	0x58000080
 8003324:	58024400 	.word	0x58024400
 8003328:	58000400 	.word	0x58000400
 800332c:	58020000 	.word	0x58020000
 8003330:	58020400 	.word	0x58020400
 8003334:	58020800 	.word	0x58020800
 8003338:	58020c00 	.word	0x58020c00
 800333c:	58021000 	.word	0x58021000
 8003340:	58021400 	.word	0x58021400
 8003344:	58021800 	.word	0x58021800
 8003348:	58021c00 	.word	0x58021c00
 800334c:	58022000 	.word	0x58022000
 8003350:	58022400 	.word	0x58022400
 8003354:	2300      	movs	r3, #0
 8003356:	69fa      	ldr	r2, [r7, #28]
 8003358:	f002 0203 	and.w	r2, r2, #3
 800335c:	0092      	lsls	r2, r2, #2
 800335e:	4093      	lsls	r3, r2
 8003360:	69ba      	ldr	r2, [r7, #24]
 8003362:	4313      	orrs	r3, r2
 8003364:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003366:	4938      	ldr	r1, [pc, #224]	@ (8003448 <HAL_GPIO_Init+0x35c>)
 8003368:	69fb      	ldr	r3, [r7, #28]
 800336a:	089b      	lsrs	r3, r3, #2
 800336c:	3302      	adds	r3, #2
 800336e:	69ba      	ldr	r2, [r7, #24]
 8003370:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003374:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800337c:	693b      	ldr	r3, [r7, #16]
 800337e:	43db      	mvns	r3, r3
 8003380:	69ba      	ldr	r2, [r7, #24]
 8003382:	4013      	ands	r3, r2
 8003384:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003386:	683b      	ldr	r3, [r7, #0]
 8003388:	685b      	ldr	r3, [r3, #4]
 800338a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800338e:	2b00      	cmp	r3, #0
 8003390:	d003      	beq.n	800339a <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8003392:	69ba      	ldr	r2, [r7, #24]
 8003394:	693b      	ldr	r3, [r7, #16]
 8003396:	4313      	orrs	r3, r2
 8003398:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 800339a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800339e:	69bb      	ldr	r3, [r7, #24]
 80033a0:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 80033a2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80033a6:	685b      	ldr	r3, [r3, #4]
 80033a8:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80033aa:	693b      	ldr	r3, [r7, #16]
 80033ac:	43db      	mvns	r3, r3
 80033ae:	69ba      	ldr	r2, [r7, #24]
 80033b0:	4013      	ands	r3, r2
 80033b2:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80033b4:	683b      	ldr	r3, [r7, #0]
 80033b6:	685b      	ldr	r3, [r3, #4]
 80033b8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80033bc:	2b00      	cmp	r3, #0
 80033be:	d003      	beq.n	80033c8 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80033c0:	69ba      	ldr	r2, [r7, #24]
 80033c2:	693b      	ldr	r3, [r7, #16]
 80033c4:	4313      	orrs	r3, r2
 80033c6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 80033c8:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80033cc:	69bb      	ldr	r3, [r7, #24]
 80033ce:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 80033d0:	697b      	ldr	r3, [r7, #20]
 80033d2:	685b      	ldr	r3, [r3, #4]
 80033d4:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80033d6:	693b      	ldr	r3, [r7, #16]
 80033d8:	43db      	mvns	r3, r3
 80033da:	69ba      	ldr	r2, [r7, #24]
 80033dc:	4013      	ands	r3, r2
 80033de:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80033e0:	683b      	ldr	r3, [r7, #0]
 80033e2:	685b      	ldr	r3, [r3, #4]
 80033e4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80033e8:	2b00      	cmp	r3, #0
 80033ea:	d003      	beq.n	80033f4 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 80033ec:	69ba      	ldr	r2, [r7, #24]
 80033ee:	693b      	ldr	r3, [r7, #16]
 80033f0:	4313      	orrs	r3, r2
 80033f2:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 80033f4:	697b      	ldr	r3, [r7, #20]
 80033f6:	69ba      	ldr	r2, [r7, #24]
 80033f8:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 80033fa:	697b      	ldr	r3, [r7, #20]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8003400:	693b      	ldr	r3, [r7, #16]
 8003402:	43db      	mvns	r3, r3
 8003404:	69ba      	ldr	r2, [r7, #24]
 8003406:	4013      	ands	r3, r2
 8003408:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800340a:	683b      	ldr	r3, [r7, #0]
 800340c:	685b      	ldr	r3, [r3, #4]
 800340e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003412:	2b00      	cmp	r3, #0
 8003414:	d003      	beq.n	800341e <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8003416:	69ba      	ldr	r2, [r7, #24]
 8003418:	693b      	ldr	r3, [r7, #16]
 800341a:	4313      	orrs	r3, r2
 800341c:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 800341e:	697b      	ldr	r3, [r7, #20]
 8003420:	69ba      	ldr	r2, [r7, #24]
 8003422:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8003424:	69fb      	ldr	r3, [r7, #28]
 8003426:	3301      	adds	r3, #1
 8003428:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800342a:	683b      	ldr	r3, [r7, #0]
 800342c:	681a      	ldr	r2, [r3, #0]
 800342e:	69fb      	ldr	r3, [r7, #28]
 8003430:	fa22 f303 	lsr.w	r3, r2, r3
 8003434:	2b00      	cmp	r3, #0
 8003436:	f47f ae63 	bne.w	8003100 <HAL_GPIO_Init+0x14>
  }
}
 800343a:	bf00      	nop
 800343c:	bf00      	nop
 800343e:	3724      	adds	r7, #36	@ 0x24
 8003440:	46bd      	mov	sp, r7
 8003442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003446:	4770      	bx	lr
 8003448:	58000400 	.word	0x58000400

0800344c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800344c:	b480      	push	{r7}
 800344e:	b083      	sub	sp, #12
 8003450:	af00      	add	r7, sp, #0
 8003452:	6078      	str	r0, [r7, #4]
 8003454:	460b      	mov	r3, r1
 8003456:	807b      	strh	r3, [r7, #2]
 8003458:	4613      	mov	r3, r2
 800345a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800345c:	787b      	ldrb	r3, [r7, #1]
 800345e:	2b00      	cmp	r3, #0
 8003460:	d003      	beq.n	800346a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003462:	887a      	ldrh	r2, [r7, #2]
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8003468:	e003      	b.n	8003472 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 800346a:	887b      	ldrh	r3, [r7, #2]
 800346c:	041a      	lsls	r2, r3, #16
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	619a      	str	r2, [r3, #24]
}
 8003472:	bf00      	nop
 8003474:	370c      	adds	r7, #12
 8003476:	46bd      	mov	sp, r7
 8003478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800347c:	4770      	bx	lr
	...

08003480 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8003480:	b580      	push	{r7, lr}
 8003482:	b084      	sub	sp, #16
 8003484:	af00      	add	r7, sp, #0
 8003486:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8003488:	4b19      	ldr	r3, [pc, #100]	@ (80034f0 <HAL_PWREx_ConfigSupply+0x70>)
 800348a:	68db      	ldr	r3, [r3, #12]
 800348c:	f003 0304 	and.w	r3, r3, #4
 8003490:	2b04      	cmp	r3, #4
 8003492:	d00a      	beq.n	80034aa <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8003494:	4b16      	ldr	r3, [pc, #88]	@ (80034f0 <HAL_PWREx_ConfigSupply+0x70>)
 8003496:	68db      	ldr	r3, [r3, #12]
 8003498:	f003 0307 	and.w	r3, r3, #7
 800349c:	687a      	ldr	r2, [r7, #4]
 800349e:	429a      	cmp	r2, r3
 80034a0:	d001      	beq.n	80034a6 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 80034a2:	2301      	movs	r3, #1
 80034a4:	e01f      	b.n	80034e6 <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 80034a6:	2300      	movs	r3, #0
 80034a8:	e01d      	b.n	80034e6 <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 80034aa:	4b11      	ldr	r3, [pc, #68]	@ (80034f0 <HAL_PWREx_ConfigSupply+0x70>)
 80034ac:	68db      	ldr	r3, [r3, #12]
 80034ae:	f023 0207 	bic.w	r2, r3, #7
 80034b2:	490f      	ldr	r1, [pc, #60]	@ (80034f0 <HAL_PWREx_ConfigSupply+0x70>)
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	4313      	orrs	r3, r2
 80034b8:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 80034ba:	f7fd ff2b 	bl	8001314 <HAL_GetTick>
 80034be:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80034c0:	e009      	b.n	80034d6 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 80034c2:	f7fd ff27 	bl	8001314 <HAL_GetTick>
 80034c6:	4602      	mov	r2, r0
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	1ad3      	subs	r3, r2, r3
 80034cc:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80034d0:	d901      	bls.n	80034d6 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 80034d2:	2301      	movs	r3, #1
 80034d4:	e007      	b.n	80034e6 <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80034d6:	4b06      	ldr	r3, [pc, #24]	@ (80034f0 <HAL_PWREx_ConfigSupply+0x70>)
 80034d8:	685b      	ldr	r3, [r3, #4]
 80034da:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80034de:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80034e2:	d1ee      	bne.n	80034c2 <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 80034e4:	2300      	movs	r3, #0
}
 80034e6:	4618      	mov	r0, r3
 80034e8:	3710      	adds	r7, #16
 80034ea:	46bd      	mov	sp, r7
 80034ec:	bd80      	pop	{r7, pc}
 80034ee:	bf00      	nop
 80034f0:	58024800 	.word	0x58024800

080034f4 <HAL_QSPI_Init>:
  *        in the QSPI_InitTypeDef and initialize the associated handle.
  * @param hqspi QSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Init(QSPI_HandleTypeDef *hqspi)
{
 80034f4:	b580      	push	{r7, lr}
 80034f6:	b086      	sub	sp, #24
 80034f8:	af02      	add	r7, sp, #8
 80034fa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 80034fc:	f7fd ff0a 	bl	8001314 <HAL_GetTick>
 8003500:	60f8      	str	r0, [r7, #12]

  /* Check the QSPI handle allocation */
  if(hqspi == NULL)
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	2b00      	cmp	r3, #0
 8003506:	d101      	bne.n	800350c <HAL_QSPI_Init+0x18>
  {
    return HAL_ERROR;
 8003508:	2301      	movs	r3, #1
 800350a:	e05f      	b.n	80035cc <HAL_QSPI_Init+0xd8>
  if (hqspi->Init.DualFlash != QSPI_DUALFLASH_ENABLE )
  {
    assert_param(IS_QSPI_FLASH_ID(hqspi->Init.FlashID));
  }

  if(hqspi->State == HAL_QSPI_STATE_RESET)
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003512:	b2db      	uxtb	r3, r3
 8003514:	2b00      	cmp	r3, #0
 8003516:	d107      	bne.n	8003528 <HAL_QSPI_Init+0x34>

    /* Init the low level hardware */
    hqspi->MspInitCallback(hqspi);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_QSPI_MspInit(hqspi);
 8003518:	6878      	ldr	r0, [r7, #4]
 800351a:	f7fd fa73 	bl	8000a04 <HAL_QSPI_MspInit>
#endif

    /* Configure the default timeout for the QSPI memory access */
    HAL_QSPI_SetTimeout(hqspi, HAL_QSPI_TIMEOUT_DEFAULT_VALUE);
 800351e:	f241 3188 	movw	r1, #5000	@ 0x1388
 8003522:	6878      	ldr	r0, [r7, #4]
 8003524:	f000 f85a 	bl	80035dc <HAL_QSPI_SetTimeout>
  }

  /* Configure QSPI FIFO Threshold */
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES,
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	f423 51f8 	bic.w	r1, r3, #7936	@ 0x1f00
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	689b      	ldr	r3, [r3, #8]
 8003536:	3b01      	subs	r3, #1
 8003538:	021a      	lsls	r2, r3, #8
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	430a      	orrs	r2, r1
 8003540:	601a      	str	r2, [r3, #0]
             ((hqspi->Init.FifoThreshold - 1U) << QUADSPI_CR_FTHRES_Pos));

  /* Wait till BUSY flag reset */
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003546:	9300      	str	r3, [sp, #0]
 8003548:	68fb      	ldr	r3, [r7, #12]
 800354a:	2200      	movs	r2, #0
 800354c:	2120      	movs	r1, #32
 800354e:	6878      	ldr	r0, [r7, #4]
 8003550:	f000 f852 	bl	80035f8 <QSPI_WaitFlagStateUntilTimeout>
 8003554:	4603      	mov	r3, r0
 8003556:	72fb      	strb	r3, [r7, #11]

  if(status == HAL_OK)
 8003558:	7afb      	ldrb	r3, [r7, #11]
 800355a:	2b00      	cmp	r3, #0
 800355c:	d135      	bne.n	80035ca <HAL_QSPI_Init+0xd6>
  {
    /* Configure QSPI Clock Prescaler and Sample Shift */
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT | QUADSPI_CR_FSEL | QUADSPI_CR_DFM),
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	681a      	ldr	r2, [r3, #0]
 8003564:	4b1b      	ldr	r3, [pc, #108]	@ (80035d4 <HAL_QSPI_Init+0xe0>)
 8003566:	4013      	ands	r3, r2
 8003568:	687a      	ldr	r2, [r7, #4]
 800356a:	6852      	ldr	r2, [r2, #4]
 800356c:	0611      	lsls	r1, r2, #24
 800356e:	687a      	ldr	r2, [r7, #4]
 8003570:	68d2      	ldr	r2, [r2, #12]
 8003572:	4311      	orrs	r1, r2
 8003574:	687a      	ldr	r2, [r7, #4]
 8003576:	69d2      	ldr	r2, [r2, #28]
 8003578:	4311      	orrs	r1, r2
 800357a:	687a      	ldr	r2, [r7, #4]
 800357c:	6a12      	ldr	r2, [r2, #32]
 800357e:	4311      	orrs	r1, r2
 8003580:	687a      	ldr	r2, [r7, #4]
 8003582:	6812      	ldr	r2, [r2, #0]
 8003584:	430b      	orrs	r3, r1
 8003586:	6013      	str	r3, [r2, #0]
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting  | hqspi->Init.FlashID | hqspi->Init.DualFlash));

    /* Configure QSPI Flash Size, CS High Time and Clock Mode */
    MODIFY_REG(hqspi->Instance->DCR, (QUADSPI_DCR_FSIZE | QUADSPI_DCR_CSHT | QUADSPI_DCR_CKMODE),
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	685a      	ldr	r2, [r3, #4]
 800358e:	4b12      	ldr	r3, [pc, #72]	@ (80035d8 <HAL_QSPI_Init+0xe4>)
 8003590:	4013      	ands	r3, r2
 8003592:	687a      	ldr	r2, [r7, #4]
 8003594:	6912      	ldr	r2, [r2, #16]
 8003596:	0411      	lsls	r1, r2, #16
 8003598:	687a      	ldr	r2, [r7, #4]
 800359a:	6952      	ldr	r2, [r2, #20]
 800359c:	4311      	orrs	r1, r2
 800359e:	687a      	ldr	r2, [r7, #4]
 80035a0:	6992      	ldr	r2, [r2, #24]
 80035a2:	4311      	orrs	r1, r2
 80035a4:	687a      	ldr	r2, [r7, #4]
 80035a6:	6812      	ldr	r2, [r2, #0]
 80035a8:	430b      	orrs	r3, r1
 80035aa:	6053      	str	r3, [r2, #4]
               ((hqspi->Init.FlashSize << QUADSPI_DCR_FSIZE_Pos) |
                hqspi->Init.ChipSelectHighTime | hqspi->Init.ClockMode));

    /* Enable the QSPI peripheral */
    __HAL_QSPI_ENABLE(hqspi);
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	681a      	ldr	r2, [r3, #0]
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	f042 0201 	orr.w	r2, r2, #1
 80035ba:	601a      	str	r2, [r3, #0]

    /* Set QSPI error code to none */
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	2200      	movs	r2, #0
 80035c0:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Initialize the QSPI state */
    hqspi->State = HAL_QSPI_STATE_READY;
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	2201      	movs	r2, #1
 80035c6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }

  /* Return function status */
  return status;
 80035ca:	7afb      	ldrb	r3, [r7, #11]
}
 80035cc:	4618      	mov	r0, r3
 80035ce:	3710      	adds	r7, #16
 80035d0:	46bd      	mov	sp, r7
 80035d2:	bd80      	pop	{r7, pc}
 80035d4:	00ffff2f 	.word	0x00ffff2f
 80035d8:	ffe0f8fe 	.word	0xffe0f8fe

080035dc <HAL_QSPI_SetTimeout>:
  * @param  hqspi QSPI handle.
  * @param  Timeout Timeout for the QSPI memory access.
  * @retval None
  */
void HAL_QSPI_SetTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Timeout)
{
 80035dc:	b480      	push	{r7}
 80035de:	b083      	sub	sp, #12
 80035e0:	af00      	add	r7, sp, #0
 80035e2:	6078      	str	r0, [r7, #4]
 80035e4:	6039      	str	r1, [r7, #0]
  hqspi->Timeout = Timeout;
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	683a      	ldr	r2, [r7, #0]
 80035ea:	649a      	str	r2, [r3, #72]	@ 0x48
}
 80035ec:	bf00      	nop
 80035ee:	370c      	adds	r7, #12
 80035f0:	46bd      	mov	sp, r7
 80035f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035f6:	4770      	bx	lr

080035f8 <QSPI_WaitFlagStateUntilTimeout>:
  * @param  Timeout Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef QSPI_WaitFlagStateUntilTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 80035f8:	b580      	push	{r7, lr}
 80035fa:	b084      	sub	sp, #16
 80035fc:	af00      	add	r7, sp, #0
 80035fe:	60f8      	str	r0, [r7, #12]
 8003600:	60b9      	str	r1, [r7, #8]
 8003602:	603b      	str	r3, [r7, #0]
 8003604:	4613      	mov	r3, r2
 8003606:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 8003608:	e01a      	b.n	8003640 <QSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800360a:	69bb      	ldr	r3, [r7, #24]
 800360c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003610:	d016      	beq.n	8003640 <QSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if(((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003612:	f7fd fe7f 	bl	8001314 <HAL_GetTick>
 8003616:	4602      	mov	r2, r0
 8003618:	683b      	ldr	r3, [r7, #0]
 800361a:	1ad3      	subs	r3, r2, r3
 800361c:	69ba      	ldr	r2, [r7, #24]
 800361e:	429a      	cmp	r2, r3
 8003620:	d302      	bcc.n	8003628 <QSPI_WaitFlagStateUntilTimeout+0x30>
 8003622:	69bb      	ldr	r3, [r7, #24]
 8003624:	2b00      	cmp	r3, #0
 8003626:	d10b      	bne.n	8003640 <QSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hqspi->State     = HAL_QSPI_STATE_ERROR;
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	2204      	movs	r2, #4
 800362c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hqspi->ErrorCode |= HAL_QSPI_ERROR_TIMEOUT;
 8003630:	68fb      	ldr	r3, [r7, #12]
 8003632:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003634:	f043 0201 	orr.w	r2, r3, #1
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	645a      	str	r2, [r3, #68]	@ 0x44

        return HAL_ERROR;
 800363c:	2301      	movs	r3, #1
 800363e:	e00e      	b.n	800365e <QSPI_WaitFlagStateUntilTimeout+0x66>
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	689a      	ldr	r2, [r3, #8]
 8003646:	68bb      	ldr	r3, [r7, #8]
 8003648:	4013      	ands	r3, r2
 800364a:	2b00      	cmp	r3, #0
 800364c:	bf14      	ite	ne
 800364e:	2301      	movne	r3, #1
 8003650:	2300      	moveq	r3, #0
 8003652:	b2db      	uxtb	r3, r3
 8003654:	461a      	mov	r2, r3
 8003656:	79fb      	ldrb	r3, [r7, #7]
 8003658:	429a      	cmp	r2, r3
 800365a:	d1d6      	bne.n	800360a <QSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800365c:	2300      	movs	r3, #0
}
 800365e:	4618      	mov	r0, r3
 8003660:	3710      	adds	r7, #16
 8003662:	46bd      	mov	sp, r7
 8003664:	bd80      	pop	{r7, pc}
	...

08003668 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003668:	b580      	push	{r7, lr}
 800366a:	b08c      	sub	sp, #48	@ 0x30
 800366c:	af00      	add	r7, sp, #0
 800366e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	2b00      	cmp	r3, #0
 8003674:	d102      	bne.n	800367c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8003676:	2301      	movs	r3, #1
 8003678:	f000 bc48 	b.w	8003f0c <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	f003 0301 	and.w	r3, r3, #1
 8003684:	2b00      	cmp	r3, #0
 8003686:	f000 8088 	beq.w	800379a <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800368a:	4b99      	ldr	r3, [pc, #612]	@ (80038f0 <HAL_RCC_OscConfig+0x288>)
 800368c:	691b      	ldr	r3, [r3, #16]
 800368e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003692:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8003694:	4b96      	ldr	r3, [pc, #600]	@ (80038f0 <HAL_RCC_OscConfig+0x288>)
 8003696:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003698:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 800369a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800369c:	2b10      	cmp	r3, #16
 800369e:	d007      	beq.n	80036b0 <HAL_RCC_OscConfig+0x48>
 80036a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80036a2:	2b18      	cmp	r3, #24
 80036a4:	d111      	bne.n	80036ca <HAL_RCC_OscConfig+0x62>
 80036a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80036a8:	f003 0303 	and.w	r3, r3, #3
 80036ac:	2b02      	cmp	r3, #2
 80036ae:	d10c      	bne.n	80036ca <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80036b0:	4b8f      	ldr	r3, [pc, #572]	@ (80038f0 <HAL_RCC_OscConfig+0x288>)
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80036b8:	2b00      	cmp	r3, #0
 80036ba:	d06d      	beq.n	8003798 <HAL_RCC_OscConfig+0x130>
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	685b      	ldr	r3, [r3, #4]
 80036c0:	2b00      	cmp	r3, #0
 80036c2:	d169      	bne.n	8003798 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80036c4:	2301      	movs	r3, #1
 80036c6:	f000 bc21 	b.w	8003f0c <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	685b      	ldr	r3, [r3, #4]
 80036ce:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80036d2:	d106      	bne.n	80036e2 <HAL_RCC_OscConfig+0x7a>
 80036d4:	4b86      	ldr	r3, [pc, #536]	@ (80038f0 <HAL_RCC_OscConfig+0x288>)
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	4a85      	ldr	r2, [pc, #532]	@ (80038f0 <HAL_RCC_OscConfig+0x288>)
 80036da:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80036de:	6013      	str	r3, [r2, #0]
 80036e0:	e02e      	b.n	8003740 <HAL_RCC_OscConfig+0xd8>
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	685b      	ldr	r3, [r3, #4]
 80036e6:	2b00      	cmp	r3, #0
 80036e8:	d10c      	bne.n	8003704 <HAL_RCC_OscConfig+0x9c>
 80036ea:	4b81      	ldr	r3, [pc, #516]	@ (80038f0 <HAL_RCC_OscConfig+0x288>)
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	4a80      	ldr	r2, [pc, #512]	@ (80038f0 <HAL_RCC_OscConfig+0x288>)
 80036f0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80036f4:	6013      	str	r3, [r2, #0]
 80036f6:	4b7e      	ldr	r3, [pc, #504]	@ (80038f0 <HAL_RCC_OscConfig+0x288>)
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	4a7d      	ldr	r2, [pc, #500]	@ (80038f0 <HAL_RCC_OscConfig+0x288>)
 80036fc:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003700:	6013      	str	r3, [r2, #0]
 8003702:	e01d      	b.n	8003740 <HAL_RCC_OscConfig+0xd8>
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	685b      	ldr	r3, [r3, #4]
 8003708:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800370c:	d10c      	bne.n	8003728 <HAL_RCC_OscConfig+0xc0>
 800370e:	4b78      	ldr	r3, [pc, #480]	@ (80038f0 <HAL_RCC_OscConfig+0x288>)
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	4a77      	ldr	r2, [pc, #476]	@ (80038f0 <HAL_RCC_OscConfig+0x288>)
 8003714:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003718:	6013      	str	r3, [r2, #0]
 800371a:	4b75      	ldr	r3, [pc, #468]	@ (80038f0 <HAL_RCC_OscConfig+0x288>)
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	4a74      	ldr	r2, [pc, #464]	@ (80038f0 <HAL_RCC_OscConfig+0x288>)
 8003720:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003724:	6013      	str	r3, [r2, #0]
 8003726:	e00b      	b.n	8003740 <HAL_RCC_OscConfig+0xd8>
 8003728:	4b71      	ldr	r3, [pc, #452]	@ (80038f0 <HAL_RCC_OscConfig+0x288>)
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	4a70      	ldr	r2, [pc, #448]	@ (80038f0 <HAL_RCC_OscConfig+0x288>)
 800372e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003732:	6013      	str	r3, [r2, #0]
 8003734:	4b6e      	ldr	r3, [pc, #440]	@ (80038f0 <HAL_RCC_OscConfig+0x288>)
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	4a6d      	ldr	r2, [pc, #436]	@ (80038f0 <HAL_RCC_OscConfig+0x288>)
 800373a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800373e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	685b      	ldr	r3, [r3, #4]
 8003744:	2b00      	cmp	r3, #0
 8003746:	d013      	beq.n	8003770 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003748:	f7fd fde4 	bl	8001314 <HAL_GetTick>
 800374c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800374e:	e008      	b.n	8003762 <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003750:	f7fd fde0 	bl	8001314 <HAL_GetTick>
 8003754:	4602      	mov	r2, r0
 8003756:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003758:	1ad3      	subs	r3, r2, r3
 800375a:	2b64      	cmp	r3, #100	@ 0x64
 800375c:	d901      	bls.n	8003762 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800375e:	2303      	movs	r3, #3
 8003760:	e3d4      	b.n	8003f0c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003762:	4b63      	ldr	r3, [pc, #396]	@ (80038f0 <HAL_RCC_OscConfig+0x288>)
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800376a:	2b00      	cmp	r3, #0
 800376c:	d0f0      	beq.n	8003750 <HAL_RCC_OscConfig+0xe8>
 800376e:	e014      	b.n	800379a <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003770:	f7fd fdd0 	bl	8001314 <HAL_GetTick>
 8003774:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8003776:	e008      	b.n	800378a <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003778:	f7fd fdcc 	bl	8001314 <HAL_GetTick>
 800377c:	4602      	mov	r2, r0
 800377e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003780:	1ad3      	subs	r3, r2, r3
 8003782:	2b64      	cmp	r3, #100	@ 0x64
 8003784:	d901      	bls.n	800378a <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8003786:	2303      	movs	r3, #3
 8003788:	e3c0      	b.n	8003f0c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800378a:	4b59      	ldr	r3, [pc, #356]	@ (80038f0 <HAL_RCC_OscConfig+0x288>)
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003792:	2b00      	cmp	r3, #0
 8003794:	d1f0      	bne.n	8003778 <HAL_RCC_OscConfig+0x110>
 8003796:	e000      	b.n	800379a <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003798:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	f003 0302 	and.w	r3, r3, #2
 80037a2:	2b00      	cmp	r3, #0
 80037a4:	f000 80ca 	beq.w	800393c <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80037a8:	4b51      	ldr	r3, [pc, #324]	@ (80038f0 <HAL_RCC_OscConfig+0x288>)
 80037aa:	691b      	ldr	r3, [r3, #16]
 80037ac:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80037b0:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80037b2:	4b4f      	ldr	r3, [pc, #316]	@ (80038f0 <HAL_RCC_OscConfig+0x288>)
 80037b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80037b6:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 80037b8:	6a3b      	ldr	r3, [r7, #32]
 80037ba:	2b00      	cmp	r3, #0
 80037bc:	d007      	beq.n	80037ce <HAL_RCC_OscConfig+0x166>
 80037be:	6a3b      	ldr	r3, [r7, #32]
 80037c0:	2b18      	cmp	r3, #24
 80037c2:	d156      	bne.n	8003872 <HAL_RCC_OscConfig+0x20a>
 80037c4:	69fb      	ldr	r3, [r7, #28]
 80037c6:	f003 0303 	and.w	r3, r3, #3
 80037ca:	2b00      	cmp	r3, #0
 80037cc:	d151      	bne.n	8003872 <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80037ce:	4b48      	ldr	r3, [pc, #288]	@ (80038f0 <HAL_RCC_OscConfig+0x288>)
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	f003 0304 	and.w	r3, r3, #4
 80037d6:	2b00      	cmp	r3, #0
 80037d8:	d005      	beq.n	80037e6 <HAL_RCC_OscConfig+0x17e>
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	68db      	ldr	r3, [r3, #12]
 80037de:	2b00      	cmp	r3, #0
 80037e0:	d101      	bne.n	80037e6 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 80037e2:	2301      	movs	r3, #1
 80037e4:	e392      	b.n	8003f0c <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80037e6:	4b42      	ldr	r3, [pc, #264]	@ (80038f0 <HAL_RCC_OscConfig+0x288>)
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	f023 0219 	bic.w	r2, r3, #25
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	68db      	ldr	r3, [r3, #12]
 80037f2:	493f      	ldr	r1, [pc, #252]	@ (80038f0 <HAL_RCC_OscConfig+0x288>)
 80037f4:	4313      	orrs	r3, r2
 80037f6:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80037f8:	f7fd fd8c 	bl	8001314 <HAL_GetTick>
 80037fc:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80037fe:	e008      	b.n	8003812 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003800:	f7fd fd88 	bl	8001314 <HAL_GetTick>
 8003804:	4602      	mov	r2, r0
 8003806:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003808:	1ad3      	subs	r3, r2, r3
 800380a:	2b02      	cmp	r3, #2
 800380c:	d901      	bls.n	8003812 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800380e:	2303      	movs	r3, #3
 8003810:	e37c      	b.n	8003f0c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003812:	4b37      	ldr	r3, [pc, #220]	@ (80038f0 <HAL_RCC_OscConfig+0x288>)
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	f003 0304 	and.w	r3, r3, #4
 800381a:	2b00      	cmp	r3, #0
 800381c:	d0f0      	beq.n	8003800 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800381e:	f7fd fd85 	bl	800132c <HAL_GetREVID>
 8003822:	4603      	mov	r3, r0
 8003824:	f241 0203 	movw	r2, #4099	@ 0x1003
 8003828:	4293      	cmp	r3, r2
 800382a:	d817      	bhi.n	800385c <HAL_RCC_OscConfig+0x1f4>
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	691b      	ldr	r3, [r3, #16]
 8003830:	2b40      	cmp	r3, #64	@ 0x40
 8003832:	d108      	bne.n	8003846 <HAL_RCC_OscConfig+0x1de>
 8003834:	4b2e      	ldr	r3, [pc, #184]	@ (80038f0 <HAL_RCC_OscConfig+0x288>)
 8003836:	685b      	ldr	r3, [r3, #4]
 8003838:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 800383c:	4a2c      	ldr	r2, [pc, #176]	@ (80038f0 <HAL_RCC_OscConfig+0x288>)
 800383e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003842:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003844:	e07a      	b.n	800393c <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003846:	4b2a      	ldr	r3, [pc, #168]	@ (80038f0 <HAL_RCC_OscConfig+0x288>)
 8003848:	685b      	ldr	r3, [r3, #4]
 800384a:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	691b      	ldr	r3, [r3, #16]
 8003852:	031b      	lsls	r3, r3, #12
 8003854:	4926      	ldr	r1, [pc, #152]	@ (80038f0 <HAL_RCC_OscConfig+0x288>)
 8003856:	4313      	orrs	r3, r2
 8003858:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800385a:	e06f      	b.n	800393c <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800385c:	4b24      	ldr	r3, [pc, #144]	@ (80038f0 <HAL_RCC_OscConfig+0x288>)
 800385e:	685b      	ldr	r3, [r3, #4]
 8003860:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	691b      	ldr	r3, [r3, #16]
 8003868:	061b      	lsls	r3, r3, #24
 800386a:	4921      	ldr	r1, [pc, #132]	@ (80038f0 <HAL_RCC_OscConfig+0x288>)
 800386c:	4313      	orrs	r3, r2
 800386e:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003870:	e064      	b.n	800393c <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	68db      	ldr	r3, [r3, #12]
 8003876:	2b00      	cmp	r3, #0
 8003878:	d047      	beq.n	800390a <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800387a:	4b1d      	ldr	r3, [pc, #116]	@ (80038f0 <HAL_RCC_OscConfig+0x288>)
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	f023 0219 	bic.w	r2, r3, #25
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	68db      	ldr	r3, [r3, #12]
 8003886:	491a      	ldr	r1, [pc, #104]	@ (80038f0 <HAL_RCC_OscConfig+0x288>)
 8003888:	4313      	orrs	r3, r2
 800388a:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800388c:	f7fd fd42 	bl	8001314 <HAL_GetTick>
 8003890:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003892:	e008      	b.n	80038a6 <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003894:	f7fd fd3e 	bl	8001314 <HAL_GetTick>
 8003898:	4602      	mov	r2, r0
 800389a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800389c:	1ad3      	subs	r3, r2, r3
 800389e:	2b02      	cmp	r3, #2
 80038a0:	d901      	bls.n	80038a6 <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 80038a2:	2303      	movs	r3, #3
 80038a4:	e332      	b.n	8003f0c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80038a6:	4b12      	ldr	r3, [pc, #72]	@ (80038f0 <HAL_RCC_OscConfig+0x288>)
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	f003 0304 	and.w	r3, r3, #4
 80038ae:	2b00      	cmp	r3, #0
 80038b0:	d0f0      	beq.n	8003894 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80038b2:	f7fd fd3b 	bl	800132c <HAL_GetREVID>
 80038b6:	4603      	mov	r3, r0
 80038b8:	f241 0203 	movw	r2, #4099	@ 0x1003
 80038bc:	4293      	cmp	r3, r2
 80038be:	d819      	bhi.n	80038f4 <HAL_RCC_OscConfig+0x28c>
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	691b      	ldr	r3, [r3, #16]
 80038c4:	2b40      	cmp	r3, #64	@ 0x40
 80038c6:	d108      	bne.n	80038da <HAL_RCC_OscConfig+0x272>
 80038c8:	4b09      	ldr	r3, [pc, #36]	@ (80038f0 <HAL_RCC_OscConfig+0x288>)
 80038ca:	685b      	ldr	r3, [r3, #4]
 80038cc:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 80038d0:	4a07      	ldr	r2, [pc, #28]	@ (80038f0 <HAL_RCC_OscConfig+0x288>)
 80038d2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80038d6:	6053      	str	r3, [r2, #4]
 80038d8:	e030      	b.n	800393c <HAL_RCC_OscConfig+0x2d4>
 80038da:	4b05      	ldr	r3, [pc, #20]	@ (80038f0 <HAL_RCC_OscConfig+0x288>)
 80038dc:	685b      	ldr	r3, [r3, #4]
 80038de:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	691b      	ldr	r3, [r3, #16]
 80038e6:	031b      	lsls	r3, r3, #12
 80038e8:	4901      	ldr	r1, [pc, #4]	@ (80038f0 <HAL_RCC_OscConfig+0x288>)
 80038ea:	4313      	orrs	r3, r2
 80038ec:	604b      	str	r3, [r1, #4]
 80038ee:	e025      	b.n	800393c <HAL_RCC_OscConfig+0x2d4>
 80038f0:	58024400 	.word	0x58024400
 80038f4:	4b9a      	ldr	r3, [pc, #616]	@ (8003b60 <HAL_RCC_OscConfig+0x4f8>)
 80038f6:	685b      	ldr	r3, [r3, #4]
 80038f8:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	691b      	ldr	r3, [r3, #16]
 8003900:	061b      	lsls	r3, r3, #24
 8003902:	4997      	ldr	r1, [pc, #604]	@ (8003b60 <HAL_RCC_OscConfig+0x4f8>)
 8003904:	4313      	orrs	r3, r2
 8003906:	604b      	str	r3, [r1, #4]
 8003908:	e018      	b.n	800393c <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800390a:	4b95      	ldr	r3, [pc, #596]	@ (8003b60 <HAL_RCC_OscConfig+0x4f8>)
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	4a94      	ldr	r2, [pc, #592]	@ (8003b60 <HAL_RCC_OscConfig+0x4f8>)
 8003910:	f023 0301 	bic.w	r3, r3, #1
 8003914:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003916:	f7fd fcfd 	bl	8001314 <HAL_GetTick>
 800391a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800391c:	e008      	b.n	8003930 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800391e:	f7fd fcf9 	bl	8001314 <HAL_GetTick>
 8003922:	4602      	mov	r2, r0
 8003924:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003926:	1ad3      	subs	r3, r2, r3
 8003928:	2b02      	cmp	r3, #2
 800392a:	d901      	bls.n	8003930 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 800392c:	2303      	movs	r3, #3
 800392e:	e2ed      	b.n	8003f0c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8003930:	4b8b      	ldr	r3, [pc, #556]	@ (8003b60 <HAL_RCC_OscConfig+0x4f8>)
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	f003 0304 	and.w	r3, r3, #4
 8003938:	2b00      	cmp	r3, #0
 800393a:	d1f0      	bne.n	800391e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	f003 0310 	and.w	r3, r3, #16
 8003944:	2b00      	cmp	r3, #0
 8003946:	f000 80a9 	beq.w	8003a9c <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800394a:	4b85      	ldr	r3, [pc, #532]	@ (8003b60 <HAL_RCC_OscConfig+0x4f8>)
 800394c:	691b      	ldr	r3, [r3, #16]
 800394e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003952:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8003954:	4b82      	ldr	r3, [pc, #520]	@ (8003b60 <HAL_RCC_OscConfig+0x4f8>)
 8003956:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003958:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 800395a:	69bb      	ldr	r3, [r7, #24]
 800395c:	2b08      	cmp	r3, #8
 800395e:	d007      	beq.n	8003970 <HAL_RCC_OscConfig+0x308>
 8003960:	69bb      	ldr	r3, [r7, #24]
 8003962:	2b18      	cmp	r3, #24
 8003964:	d13a      	bne.n	80039dc <HAL_RCC_OscConfig+0x374>
 8003966:	697b      	ldr	r3, [r7, #20]
 8003968:	f003 0303 	and.w	r3, r3, #3
 800396c:	2b01      	cmp	r3, #1
 800396e:	d135      	bne.n	80039dc <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8003970:	4b7b      	ldr	r3, [pc, #492]	@ (8003b60 <HAL_RCC_OscConfig+0x4f8>)
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003978:	2b00      	cmp	r3, #0
 800397a:	d005      	beq.n	8003988 <HAL_RCC_OscConfig+0x320>
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	69db      	ldr	r3, [r3, #28]
 8003980:	2b80      	cmp	r3, #128	@ 0x80
 8003982:	d001      	beq.n	8003988 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 8003984:	2301      	movs	r3, #1
 8003986:	e2c1      	b.n	8003f0c <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8003988:	f7fd fcd0 	bl	800132c <HAL_GetREVID>
 800398c:	4603      	mov	r3, r0
 800398e:	f241 0203 	movw	r2, #4099	@ 0x1003
 8003992:	4293      	cmp	r3, r2
 8003994:	d817      	bhi.n	80039c6 <HAL_RCC_OscConfig+0x35e>
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	6a1b      	ldr	r3, [r3, #32]
 800399a:	2b20      	cmp	r3, #32
 800399c:	d108      	bne.n	80039b0 <HAL_RCC_OscConfig+0x348>
 800399e:	4b70      	ldr	r3, [pc, #448]	@ (8003b60 <HAL_RCC_OscConfig+0x4f8>)
 80039a0:	685b      	ldr	r3, [r3, #4]
 80039a2:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 80039a6:	4a6e      	ldr	r2, [pc, #440]	@ (8003b60 <HAL_RCC_OscConfig+0x4f8>)
 80039a8:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80039ac:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80039ae:	e075      	b.n	8003a9c <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80039b0:	4b6b      	ldr	r3, [pc, #428]	@ (8003b60 <HAL_RCC_OscConfig+0x4f8>)
 80039b2:	685b      	ldr	r3, [r3, #4]
 80039b4:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	6a1b      	ldr	r3, [r3, #32]
 80039bc:	069b      	lsls	r3, r3, #26
 80039be:	4968      	ldr	r1, [pc, #416]	@ (8003b60 <HAL_RCC_OscConfig+0x4f8>)
 80039c0:	4313      	orrs	r3, r2
 80039c2:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80039c4:	e06a      	b.n	8003a9c <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80039c6:	4b66      	ldr	r3, [pc, #408]	@ (8003b60 <HAL_RCC_OscConfig+0x4f8>)
 80039c8:	68db      	ldr	r3, [r3, #12]
 80039ca:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	6a1b      	ldr	r3, [r3, #32]
 80039d2:	061b      	lsls	r3, r3, #24
 80039d4:	4962      	ldr	r1, [pc, #392]	@ (8003b60 <HAL_RCC_OscConfig+0x4f8>)
 80039d6:	4313      	orrs	r3, r2
 80039d8:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80039da:	e05f      	b.n	8003a9c <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	69db      	ldr	r3, [r3, #28]
 80039e0:	2b00      	cmp	r3, #0
 80039e2:	d042      	beq.n	8003a6a <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 80039e4:	4b5e      	ldr	r3, [pc, #376]	@ (8003b60 <HAL_RCC_OscConfig+0x4f8>)
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	4a5d      	ldr	r2, [pc, #372]	@ (8003b60 <HAL_RCC_OscConfig+0x4f8>)
 80039ea:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80039ee:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80039f0:	f7fd fc90 	bl	8001314 <HAL_GetTick>
 80039f4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80039f6:	e008      	b.n	8003a0a <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 80039f8:	f7fd fc8c 	bl	8001314 <HAL_GetTick>
 80039fc:	4602      	mov	r2, r0
 80039fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a00:	1ad3      	subs	r3, r2, r3
 8003a02:	2b02      	cmp	r3, #2
 8003a04:	d901      	bls.n	8003a0a <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 8003a06:	2303      	movs	r3, #3
 8003a08:	e280      	b.n	8003f0c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8003a0a:	4b55      	ldr	r3, [pc, #340]	@ (8003b60 <HAL_RCC_OscConfig+0x4f8>)
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	d0f0      	beq.n	80039f8 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8003a16:	f7fd fc89 	bl	800132c <HAL_GetREVID>
 8003a1a:	4603      	mov	r3, r0
 8003a1c:	f241 0203 	movw	r2, #4099	@ 0x1003
 8003a20:	4293      	cmp	r3, r2
 8003a22:	d817      	bhi.n	8003a54 <HAL_RCC_OscConfig+0x3ec>
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	6a1b      	ldr	r3, [r3, #32]
 8003a28:	2b20      	cmp	r3, #32
 8003a2a:	d108      	bne.n	8003a3e <HAL_RCC_OscConfig+0x3d6>
 8003a2c:	4b4c      	ldr	r3, [pc, #304]	@ (8003b60 <HAL_RCC_OscConfig+0x4f8>)
 8003a2e:	685b      	ldr	r3, [r3, #4]
 8003a30:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8003a34:	4a4a      	ldr	r2, [pc, #296]	@ (8003b60 <HAL_RCC_OscConfig+0x4f8>)
 8003a36:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8003a3a:	6053      	str	r3, [r2, #4]
 8003a3c:	e02e      	b.n	8003a9c <HAL_RCC_OscConfig+0x434>
 8003a3e:	4b48      	ldr	r3, [pc, #288]	@ (8003b60 <HAL_RCC_OscConfig+0x4f8>)
 8003a40:	685b      	ldr	r3, [r3, #4]
 8003a42:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	6a1b      	ldr	r3, [r3, #32]
 8003a4a:	069b      	lsls	r3, r3, #26
 8003a4c:	4944      	ldr	r1, [pc, #272]	@ (8003b60 <HAL_RCC_OscConfig+0x4f8>)
 8003a4e:	4313      	orrs	r3, r2
 8003a50:	604b      	str	r3, [r1, #4]
 8003a52:	e023      	b.n	8003a9c <HAL_RCC_OscConfig+0x434>
 8003a54:	4b42      	ldr	r3, [pc, #264]	@ (8003b60 <HAL_RCC_OscConfig+0x4f8>)
 8003a56:	68db      	ldr	r3, [r3, #12]
 8003a58:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	6a1b      	ldr	r3, [r3, #32]
 8003a60:	061b      	lsls	r3, r3, #24
 8003a62:	493f      	ldr	r1, [pc, #252]	@ (8003b60 <HAL_RCC_OscConfig+0x4f8>)
 8003a64:	4313      	orrs	r3, r2
 8003a66:	60cb      	str	r3, [r1, #12]
 8003a68:	e018      	b.n	8003a9c <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8003a6a:	4b3d      	ldr	r3, [pc, #244]	@ (8003b60 <HAL_RCC_OscConfig+0x4f8>)
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	4a3c      	ldr	r2, [pc, #240]	@ (8003b60 <HAL_RCC_OscConfig+0x4f8>)
 8003a70:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003a74:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a76:	f7fd fc4d 	bl	8001314 <HAL_GetTick>
 8003a7a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8003a7c:	e008      	b.n	8003a90 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8003a7e:	f7fd fc49 	bl	8001314 <HAL_GetTick>
 8003a82:	4602      	mov	r2, r0
 8003a84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a86:	1ad3      	subs	r3, r2, r3
 8003a88:	2b02      	cmp	r3, #2
 8003a8a:	d901      	bls.n	8003a90 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003a8c:	2303      	movs	r3, #3
 8003a8e:	e23d      	b.n	8003f0c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8003a90:	4b33      	ldr	r3, [pc, #204]	@ (8003b60 <HAL_RCC_OscConfig+0x4f8>)
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003a98:	2b00      	cmp	r3, #0
 8003a9a:	d1f0      	bne.n	8003a7e <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	f003 0308 	and.w	r3, r3, #8
 8003aa4:	2b00      	cmp	r3, #0
 8003aa6:	d036      	beq.n	8003b16 <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	695b      	ldr	r3, [r3, #20]
 8003aac:	2b00      	cmp	r3, #0
 8003aae:	d019      	beq.n	8003ae4 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003ab0:	4b2b      	ldr	r3, [pc, #172]	@ (8003b60 <HAL_RCC_OscConfig+0x4f8>)
 8003ab2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003ab4:	4a2a      	ldr	r2, [pc, #168]	@ (8003b60 <HAL_RCC_OscConfig+0x4f8>)
 8003ab6:	f043 0301 	orr.w	r3, r3, #1
 8003aba:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003abc:	f7fd fc2a 	bl	8001314 <HAL_GetTick>
 8003ac0:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8003ac2:	e008      	b.n	8003ad6 <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003ac4:	f7fd fc26 	bl	8001314 <HAL_GetTick>
 8003ac8:	4602      	mov	r2, r0
 8003aca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003acc:	1ad3      	subs	r3, r2, r3
 8003ace:	2b02      	cmp	r3, #2
 8003ad0:	d901      	bls.n	8003ad6 <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 8003ad2:	2303      	movs	r3, #3
 8003ad4:	e21a      	b.n	8003f0c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8003ad6:	4b22      	ldr	r3, [pc, #136]	@ (8003b60 <HAL_RCC_OscConfig+0x4f8>)
 8003ad8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003ada:	f003 0302 	and.w	r3, r3, #2
 8003ade:	2b00      	cmp	r3, #0
 8003ae0:	d0f0      	beq.n	8003ac4 <HAL_RCC_OscConfig+0x45c>
 8003ae2:	e018      	b.n	8003b16 <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003ae4:	4b1e      	ldr	r3, [pc, #120]	@ (8003b60 <HAL_RCC_OscConfig+0x4f8>)
 8003ae6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003ae8:	4a1d      	ldr	r2, [pc, #116]	@ (8003b60 <HAL_RCC_OscConfig+0x4f8>)
 8003aea:	f023 0301 	bic.w	r3, r3, #1
 8003aee:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003af0:	f7fd fc10 	bl	8001314 <HAL_GetTick>
 8003af4:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8003af6:	e008      	b.n	8003b0a <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003af8:	f7fd fc0c 	bl	8001314 <HAL_GetTick>
 8003afc:	4602      	mov	r2, r0
 8003afe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b00:	1ad3      	subs	r3, r2, r3
 8003b02:	2b02      	cmp	r3, #2
 8003b04:	d901      	bls.n	8003b0a <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 8003b06:	2303      	movs	r3, #3
 8003b08:	e200      	b.n	8003f0c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8003b0a:	4b15      	ldr	r3, [pc, #84]	@ (8003b60 <HAL_RCC_OscConfig+0x4f8>)
 8003b0c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003b0e:	f003 0302 	and.w	r3, r3, #2
 8003b12:	2b00      	cmp	r3, #0
 8003b14:	d1f0      	bne.n	8003af8 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	f003 0320 	and.w	r3, r3, #32
 8003b1e:	2b00      	cmp	r3, #0
 8003b20:	d039      	beq.n	8003b96 <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	699b      	ldr	r3, [r3, #24]
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	d01c      	beq.n	8003b64 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003b2a:	4b0d      	ldr	r3, [pc, #52]	@ (8003b60 <HAL_RCC_OscConfig+0x4f8>)
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	4a0c      	ldr	r2, [pc, #48]	@ (8003b60 <HAL_RCC_OscConfig+0x4f8>)
 8003b30:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8003b34:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8003b36:	f7fd fbed 	bl	8001314 <HAL_GetTick>
 8003b3a:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8003b3c:	e008      	b.n	8003b50 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003b3e:	f7fd fbe9 	bl	8001314 <HAL_GetTick>
 8003b42:	4602      	mov	r2, r0
 8003b44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b46:	1ad3      	subs	r3, r2, r3
 8003b48:	2b02      	cmp	r3, #2
 8003b4a:	d901      	bls.n	8003b50 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8003b4c:	2303      	movs	r3, #3
 8003b4e:	e1dd      	b.n	8003f0c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8003b50:	4b03      	ldr	r3, [pc, #12]	@ (8003b60 <HAL_RCC_OscConfig+0x4f8>)
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003b58:	2b00      	cmp	r3, #0
 8003b5a:	d0f0      	beq.n	8003b3e <HAL_RCC_OscConfig+0x4d6>
 8003b5c:	e01b      	b.n	8003b96 <HAL_RCC_OscConfig+0x52e>
 8003b5e:	bf00      	nop
 8003b60:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8003b64:	4b9b      	ldr	r3, [pc, #620]	@ (8003dd4 <HAL_RCC_OscConfig+0x76c>)
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	4a9a      	ldr	r2, [pc, #616]	@ (8003dd4 <HAL_RCC_OscConfig+0x76c>)
 8003b6a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003b6e:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8003b70:	f7fd fbd0 	bl	8001314 <HAL_GetTick>
 8003b74:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8003b76:	e008      	b.n	8003b8a <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003b78:	f7fd fbcc 	bl	8001314 <HAL_GetTick>
 8003b7c:	4602      	mov	r2, r0
 8003b7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b80:	1ad3      	subs	r3, r2, r3
 8003b82:	2b02      	cmp	r3, #2
 8003b84:	d901      	bls.n	8003b8a <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 8003b86:	2303      	movs	r3, #3
 8003b88:	e1c0      	b.n	8003f0c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8003b8a:	4b92      	ldr	r3, [pc, #584]	@ (8003dd4 <HAL_RCC_OscConfig+0x76c>)
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003b92:	2b00      	cmp	r3, #0
 8003b94:	d1f0      	bne.n	8003b78 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	f003 0304 	and.w	r3, r3, #4
 8003b9e:	2b00      	cmp	r3, #0
 8003ba0:	f000 8081 	beq.w	8003ca6 <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8003ba4:	4b8c      	ldr	r3, [pc, #560]	@ (8003dd8 <HAL_RCC_OscConfig+0x770>)
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	4a8b      	ldr	r2, [pc, #556]	@ (8003dd8 <HAL_RCC_OscConfig+0x770>)
 8003baa:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003bae:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003bb0:	f7fd fbb0 	bl	8001314 <HAL_GetTick>
 8003bb4:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003bb6:	e008      	b.n	8003bca <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003bb8:	f7fd fbac 	bl	8001314 <HAL_GetTick>
 8003bbc:	4602      	mov	r2, r0
 8003bbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003bc0:	1ad3      	subs	r3, r2, r3
 8003bc2:	2b64      	cmp	r3, #100	@ 0x64
 8003bc4:	d901      	bls.n	8003bca <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 8003bc6:	2303      	movs	r3, #3
 8003bc8:	e1a0      	b.n	8003f0c <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003bca:	4b83      	ldr	r3, [pc, #524]	@ (8003dd8 <HAL_RCC_OscConfig+0x770>)
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	d0f0      	beq.n	8003bb8 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	689b      	ldr	r3, [r3, #8]
 8003bda:	2b01      	cmp	r3, #1
 8003bdc:	d106      	bne.n	8003bec <HAL_RCC_OscConfig+0x584>
 8003bde:	4b7d      	ldr	r3, [pc, #500]	@ (8003dd4 <HAL_RCC_OscConfig+0x76c>)
 8003be0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003be2:	4a7c      	ldr	r2, [pc, #496]	@ (8003dd4 <HAL_RCC_OscConfig+0x76c>)
 8003be4:	f043 0301 	orr.w	r3, r3, #1
 8003be8:	6713      	str	r3, [r2, #112]	@ 0x70
 8003bea:	e02d      	b.n	8003c48 <HAL_RCC_OscConfig+0x5e0>
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	689b      	ldr	r3, [r3, #8]
 8003bf0:	2b00      	cmp	r3, #0
 8003bf2:	d10c      	bne.n	8003c0e <HAL_RCC_OscConfig+0x5a6>
 8003bf4:	4b77      	ldr	r3, [pc, #476]	@ (8003dd4 <HAL_RCC_OscConfig+0x76c>)
 8003bf6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003bf8:	4a76      	ldr	r2, [pc, #472]	@ (8003dd4 <HAL_RCC_OscConfig+0x76c>)
 8003bfa:	f023 0301 	bic.w	r3, r3, #1
 8003bfe:	6713      	str	r3, [r2, #112]	@ 0x70
 8003c00:	4b74      	ldr	r3, [pc, #464]	@ (8003dd4 <HAL_RCC_OscConfig+0x76c>)
 8003c02:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003c04:	4a73      	ldr	r2, [pc, #460]	@ (8003dd4 <HAL_RCC_OscConfig+0x76c>)
 8003c06:	f023 0304 	bic.w	r3, r3, #4
 8003c0a:	6713      	str	r3, [r2, #112]	@ 0x70
 8003c0c:	e01c      	b.n	8003c48 <HAL_RCC_OscConfig+0x5e0>
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	689b      	ldr	r3, [r3, #8]
 8003c12:	2b05      	cmp	r3, #5
 8003c14:	d10c      	bne.n	8003c30 <HAL_RCC_OscConfig+0x5c8>
 8003c16:	4b6f      	ldr	r3, [pc, #444]	@ (8003dd4 <HAL_RCC_OscConfig+0x76c>)
 8003c18:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003c1a:	4a6e      	ldr	r2, [pc, #440]	@ (8003dd4 <HAL_RCC_OscConfig+0x76c>)
 8003c1c:	f043 0304 	orr.w	r3, r3, #4
 8003c20:	6713      	str	r3, [r2, #112]	@ 0x70
 8003c22:	4b6c      	ldr	r3, [pc, #432]	@ (8003dd4 <HAL_RCC_OscConfig+0x76c>)
 8003c24:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003c26:	4a6b      	ldr	r2, [pc, #428]	@ (8003dd4 <HAL_RCC_OscConfig+0x76c>)
 8003c28:	f043 0301 	orr.w	r3, r3, #1
 8003c2c:	6713      	str	r3, [r2, #112]	@ 0x70
 8003c2e:	e00b      	b.n	8003c48 <HAL_RCC_OscConfig+0x5e0>
 8003c30:	4b68      	ldr	r3, [pc, #416]	@ (8003dd4 <HAL_RCC_OscConfig+0x76c>)
 8003c32:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003c34:	4a67      	ldr	r2, [pc, #412]	@ (8003dd4 <HAL_RCC_OscConfig+0x76c>)
 8003c36:	f023 0301 	bic.w	r3, r3, #1
 8003c3a:	6713      	str	r3, [r2, #112]	@ 0x70
 8003c3c:	4b65      	ldr	r3, [pc, #404]	@ (8003dd4 <HAL_RCC_OscConfig+0x76c>)
 8003c3e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003c40:	4a64      	ldr	r2, [pc, #400]	@ (8003dd4 <HAL_RCC_OscConfig+0x76c>)
 8003c42:	f023 0304 	bic.w	r3, r3, #4
 8003c46:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	689b      	ldr	r3, [r3, #8]
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	d015      	beq.n	8003c7c <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003c50:	f7fd fb60 	bl	8001314 <HAL_GetTick>
 8003c54:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003c56:	e00a      	b.n	8003c6e <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003c58:	f7fd fb5c 	bl	8001314 <HAL_GetTick>
 8003c5c:	4602      	mov	r2, r0
 8003c5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c60:	1ad3      	subs	r3, r2, r3
 8003c62:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003c66:	4293      	cmp	r3, r2
 8003c68:	d901      	bls.n	8003c6e <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 8003c6a:	2303      	movs	r3, #3
 8003c6c:	e14e      	b.n	8003f0c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003c6e:	4b59      	ldr	r3, [pc, #356]	@ (8003dd4 <HAL_RCC_OscConfig+0x76c>)
 8003c70:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003c72:	f003 0302 	and.w	r3, r3, #2
 8003c76:	2b00      	cmp	r3, #0
 8003c78:	d0ee      	beq.n	8003c58 <HAL_RCC_OscConfig+0x5f0>
 8003c7a:	e014      	b.n	8003ca6 <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003c7c:	f7fd fb4a 	bl	8001314 <HAL_GetTick>
 8003c80:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8003c82:	e00a      	b.n	8003c9a <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003c84:	f7fd fb46 	bl	8001314 <HAL_GetTick>
 8003c88:	4602      	mov	r2, r0
 8003c8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c8c:	1ad3      	subs	r3, r2, r3
 8003c8e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003c92:	4293      	cmp	r3, r2
 8003c94:	d901      	bls.n	8003c9a <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 8003c96:	2303      	movs	r3, #3
 8003c98:	e138      	b.n	8003f0c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8003c9a:	4b4e      	ldr	r3, [pc, #312]	@ (8003dd4 <HAL_RCC_OscConfig+0x76c>)
 8003c9c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003c9e:	f003 0302 	and.w	r3, r3, #2
 8003ca2:	2b00      	cmp	r3, #0
 8003ca4:	d1ee      	bne.n	8003c84 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003caa:	2b00      	cmp	r3, #0
 8003cac:	f000 812d 	beq.w	8003f0a <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8003cb0:	4b48      	ldr	r3, [pc, #288]	@ (8003dd4 <HAL_RCC_OscConfig+0x76c>)
 8003cb2:	691b      	ldr	r3, [r3, #16]
 8003cb4:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003cb8:	2b18      	cmp	r3, #24
 8003cba:	f000 80bd 	beq.w	8003e38 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003cc2:	2b02      	cmp	r3, #2
 8003cc4:	f040 809e 	bne.w	8003e04 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003cc8:	4b42      	ldr	r3, [pc, #264]	@ (8003dd4 <HAL_RCC_OscConfig+0x76c>)
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	4a41      	ldr	r2, [pc, #260]	@ (8003dd4 <HAL_RCC_OscConfig+0x76c>)
 8003cce:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003cd2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003cd4:	f7fd fb1e 	bl	8001314 <HAL_GetTick>
 8003cd8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003cda:	e008      	b.n	8003cee <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003cdc:	f7fd fb1a 	bl	8001314 <HAL_GetTick>
 8003ce0:	4602      	mov	r2, r0
 8003ce2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ce4:	1ad3      	subs	r3, r2, r3
 8003ce6:	2b02      	cmp	r3, #2
 8003ce8:	d901      	bls.n	8003cee <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 8003cea:	2303      	movs	r3, #3
 8003cec:	e10e      	b.n	8003f0c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003cee:	4b39      	ldr	r3, [pc, #228]	@ (8003dd4 <HAL_RCC_OscConfig+0x76c>)
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003cf6:	2b00      	cmp	r3, #0
 8003cf8:	d1f0      	bne.n	8003cdc <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003cfa:	4b36      	ldr	r3, [pc, #216]	@ (8003dd4 <HAL_RCC_OscConfig+0x76c>)
 8003cfc:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003cfe:	4b37      	ldr	r3, [pc, #220]	@ (8003ddc <HAL_RCC_OscConfig+0x774>)
 8003d00:	4013      	ands	r3, r2
 8003d02:	687a      	ldr	r2, [r7, #4]
 8003d04:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8003d06:	687a      	ldr	r2, [r7, #4]
 8003d08:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8003d0a:	0112      	lsls	r2, r2, #4
 8003d0c:	430a      	orrs	r2, r1
 8003d0e:	4931      	ldr	r1, [pc, #196]	@ (8003dd4 <HAL_RCC_OscConfig+0x76c>)
 8003d10:	4313      	orrs	r3, r2
 8003d12:	628b      	str	r3, [r1, #40]	@ 0x28
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d18:	3b01      	subs	r3, #1
 8003d1a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003d22:	3b01      	subs	r3, #1
 8003d24:	025b      	lsls	r3, r3, #9
 8003d26:	b29b      	uxth	r3, r3
 8003d28:	431a      	orrs	r2, r3
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003d2e:	3b01      	subs	r3, #1
 8003d30:	041b      	lsls	r3, r3, #16
 8003d32:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8003d36:	431a      	orrs	r2, r3
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003d3c:	3b01      	subs	r3, #1
 8003d3e:	061b      	lsls	r3, r3, #24
 8003d40:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8003d44:	4923      	ldr	r1, [pc, #140]	@ (8003dd4 <HAL_RCC_OscConfig+0x76c>)
 8003d46:	4313      	orrs	r3, r2
 8003d48:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8003d4a:	4b22      	ldr	r3, [pc, #136]	@ (8003dd4 <HAL_RCC_OscConfig+0x76c>)
 8003d4c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d4e:	4a21      	ldr	r2, [pc, #132]	@ (8003dd4 <HAL_RCC_OscConfig+0x76c>)
 8003d50:	f023 0301 	bic.w	r3, r3, #1
 8003d54:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8003d56:	4b1f      	ldr	r3, [pc, #124]	@ (8003dd4 <HAL_RCC_OscConfig+0x76c>)
 8003d58:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003d5a:	4b21      	ldr	r3, [pc, #132]	@ (8003de0 <HAL_RCC_OscConfig+0x778>)
 8003d5c:	4013      	ands	r3, r2
 8003d5e:	687a      	ldr	r2, [r7, #4]
 8003d60:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8003d62:	00d2      	lsls	r2, r2, #3
 8003d64:	491b      	ldr	r1, [pc, #108]	@ (8003dd4 <HAL_RCC_OscConfig+0x76c>)
 8003d66:	4313      	orrs	r3, r2
 8003d68:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8003d6a:	4b1a      	ldr	r3, [pc, #104]	@ (8003dd4 <HAL_RCC_OscConfig+0x76c>)
 8003d6c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d6e:	f023 020c 	bic.w	r2, r3, #12
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d76:	4917      	ldr	r1, [pc, #92]	@ (8003dd4 <HAL_RCC_OscConfig+0x76c>)
 8003d78:	4313      	orrs	r3, r2
 8003d7a:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8003d7c:	4b15      	ldr	r3, [pc, #84]	@ (8003dd4 <HAL_RCC_OscConfig+0x76c>)
 8003d7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d80:	f023 0202 	bic.w	r2, r3, #2
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003d88:	4912      	ldr	r1, [pc, #72]	@ (8003dd4 <HAL_RCC_OscConfig+0x76c>)
 8003d8a:	4313      	orrs	r3, r2
 8003d8c:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8003d8e:	4b11      	ldr	r3, [pc, #68]	@ (8003dd4 <HAL_RCC_OscConfig+0x76c>)
 8003d90:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d92:	4a10      	ldr	r2, [pc, #64]	@ (8003dd4 <HAL_RCC_OscConfig+0x76c>)
 8003d94:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003d98:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003d9a:	4b0e      	ldr	r3, [pc, #56]	@ (8003dd4 <HAL_RCC_OscConfig+0x76c>)
 8003d9c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d9e:	4a0d      	ldr	r2, [pc, #52]	@ (8003dd4 <HAL_RCC_OscConfig+0x76c>)
 8003da0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003da4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8003da6:	4b0b      	ldr	r3, [pc, #44]	@ (8003dd4 <HAL_RCC_OscConfig+0x76c>)
 8003da8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003daa:	4a0a      	ldr	r2, [pc, #40]	@ (8003dd4 <HAL_RCC_OscConfig+0x76c>)
 8003dac:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003db0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8003db2:	4b08      	ldr	r3, [pc, #32]	@ (8003dd4 <HAL_RCC_OscConfig+0x76c>)
 8003db4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003db6:	4a07      	ldr	r2, [pc, #28]	@ (8003dd4 <HAL_RCC_OscConfig+0x76c>)
 8003db8:	f043 0301 	orr.w	r3, r3, #1
 8003dbc:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003dbe:	4b05      	ldr	r3, [pc, #20]	@ (8003dd4 <HAL_RCC_OscConfig+0x76c>)
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	4a04      	ldr	r2, [pc, #16]	@ (8003dd4 <HAL_RCC_OscConfig+0x76c>)
 8003dc4:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003dc8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003dca:	f7fd faa3 	bl	8001314 <HAL_GetTick>
 8003dce:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003dd0:	e011      	b.n	8003df6 <HAL_RCC_OscConfig+0x78e>
 8003dd2:	bf00      	nop
 8003dd4:	58024400 	.word	0x58024400
 8003dd8:	58024800 	.word	0x58024800
 8003ddc:	fffffc0c 	.word	0xfffffc0c
 8003de0:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003de4:	f7fd fa96 	bl	8001314 <HAL_GetTick>
 8003de8:	4602      	mov	r2, r0
 8003dea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003dec:	1ad3      	subs	r3, r2, r3
 8003dee:	2b02      	cmp	r3, #2
 8003df0:	d901      	bls.n	8003df6 <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 8003df2:	2303      	movs	r3, #3
 8003df4:	e08a      	b.n	8003f0c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003df6:	4b47      	ldr	r3, [pc, #284]	@ (8003f14 <HAL_RCC_OscConfig+0x8ac>)
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	d0f0      	beq.n	8003de4 <HAL_RCC_OscConfig+0x77c>
 8003e02:	e082      	b.n	8003f0a <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003e04:	4b43      	ldr	r3, [pc, #268]	@ (8003f14 <HAL_RCC_OscConfig+0x8ac>)
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	4a42      	ldr	r2, [pc, #264]	@ (8003f14 <HAL_RCC_OscConfig+0x8ac>)
 8003e0a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003e0e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e10:	f7fd fa80 	bl	8001314 <HAL_GetTick>
 8003e14:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003e16:	e008      	b.n	8003e2a <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003e18:	f7fd fa7c 	bl	8001314 <HAL_GetTick>
 8003e1c:	4602      	mov	r2, r0
 8003e1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e20:	1ad3      	subs	r3, r2, r3
 8003e22:	2b02      	cmp	r3, #2
 8003e24:	d901      	bls.n	8003e2a <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 8003e26:	2303      	movs	r3, #3
 8003e28:	e070      	b.n	8003f0c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003e2a:	4b3a      	ldr	r3, [pc, #232]	@ (8003f14 <HAL_RCC_OscConfig+0x8ac>)
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003e32:	2b00      	cmp	r3, #0
 8003e34:	d1f0      	bne.n	8003e18 <HAL_RCC_OscConfig+0x7b0>
 8003e36:	e068      	b.n	8003f0a <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8003e38:	4b36      	ldr	r3, [pc, #216]	@ (8003f14 <HAL_RCC_OscConfig+0x8ac>)
 8003e3a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e3c:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8003e3e:	4b35      	ldr	r3, [pc, #212]	@ (8003f14 <HAL_RCC_OscConfig+0x8ac>)
 8003e40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e42:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e48:	2b01      	cmp	r3, #1
 8003e4a:	d031      	beq.n	8003eb0 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003e4c:	693b      	ldr	r3, [r7, #16]
 8003e4e:	f003 0203 	and.w	r2, r3, #3
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003e56:	429a      	cmp	r2, r3
 8003e58:	d12a      	bne.n	8003eb0 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8003e5a:	693b      	ldr	r3, [r7, #16]
 8003e5c:	091b      	lsrs	r3, r3, #4
 8003e5e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003e66:	429a      	cmp	r2, r3
 8003e68:	d122      	bne.n	8003eb0 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8003e6a:	68fb      	ldr	r3, [r7, #12]
 8003e6c:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e74:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8003e76:	429a      	cmp	r2, r3
 8003e78:	d11a      	bne.n	8003eb0 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8003e7a:	68fb      	ldr	r3, [r7, #12]
 8003e7c:	0a5b      	lsrs	r3, r3, #9
 8003e7e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003e86:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8003e88:	429a      	cmp	r2, r3
 8003e8a:	d111      	bne.n	8003eb0 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	0c1b      	lsrs	r3, r3, #16
 8003e90:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e98:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8003e9a:	429a      	cmp	r2, r3
 8003e9c:	d108      	bne.n	8003eb0 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8003e9e:	68fb      	ldr	r3, [r7, #12]
 8003ea0:	0e1b      	lsrs	r3, r3, #24
 8003ea2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003eaa:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8003eac:	429a      	cmp	r2, r3
 8003eae:	d001      	beq.n	8003eb4 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 8003eb0:	2301      	movs	r3, #1
 8003eb2:	e02b      	b.n	8003f0c <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8003eb4:	4b17      	ldr	r3, [pc, #92]	@ (8003f14 <HAL_RCC_OscConfig+0x8ac>)
 8003eb6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003eb8:	08db      	lsrs	r3, r3, #3
 8003eba:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8003ebe:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003ec4:	693a      	ldr	r2, [r7, #16]
 8003ec6:	429a      	cmp	r2, r3
 8003ec8:	d01f      	beq.n	8003f0a <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8003eca:	4b12      	ldr	r3, [pc, #72]	@ (8003f14 <HAL_RCC_OscConfig+0x8ac>)
 8003ecc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ece:	4a11      	ldr	r2, [pc, #68]	@ (8003f14 <HAL_RCC_OscConfig+0x8ac>)
 8003ed0:	f023 0301 	bic.w	r3, r3, #1
 8003ed4:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003ed6:	f7fd fa1d 	bl	8001314 <HAL_GetTick>
 8003eda:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8003edc:	bf00      	nop
 8003ede:	f7fd fa19 	bl	8001314 <HAL_GetTick>
 8003ee2:	4602      	mov	r2, r0
 8003ee4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ee6:	4293      	cmp	r3, r2
 8003ee8:	d0f9      	beq.n	8003ede <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8003eea:	4b0a      	ldr	r3, [pc, #40]	@ (8003f14 <HAL_RCC_OscConfig+0x8ac>)
 8003eec:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003eee:	4b0a      	ldr	r3, [pc, #40]	@ (8003f18 <HAL_RCC_OscConfig+0x8b0>)
 8003ef0:	4013      	ands	r3, r2
 8003ef2:	687a      	ldr	r2, [r7, #4]
 8003ef4:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8003ef6:	00d2      	lsls	r2, r2, #3
 8003ef8:	4906      	ldr	r1, [pc, #24]	@ (8003f14 <HAL_RCC_OscConfig+0x8ac>)
 8003efa:	4313      	orrs	r3, r2
 8003efc:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8003efe:	4b05      	ldr	r3, [pc, #20]	@ (8003f14 <HAL_RCC_OscConfig+0x8ac>)
 8003f00:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f02:	4a04      	ldr	r2, [pc, #16]	@ (8003f14 <HAL_RCC_OscConfig+0x8ac>)
 8003f04:	f043 0301 	orr.w	r3, r3, #1
 8003f08:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8003f0a:	2300      	movs	r3, #0
}
 8003f0c:	4618      	mov	r0, r3
 8003f0e:	3730      	adds	r7, #48	@ 0x30
 8003f10:	46bd      	mov	sp, r7
 8003f12:	bd80      	pop	{r7, pc}
 8003f14:	58024400 	.word	0x58024400
 8003f18:	ffff0007 	.word	0xffff0007

08003f1c <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003f1c:	b580      	push	{r7, lr}
 8003f1e:	b086      	sub	sp, #24
 8003f20:	af00      	add	r7, sp, #0
 8003f22:	6078      	str	r0, [r7, #4]
 8003f24:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	2b00      	cmp	r3, #0
 8003f2a:	d101      	bne.n	8003f30 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003f2c:	2301      	movs	r3, #1
 8003f2e:	e19c      	b.n	800426a <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003f30:	4b8a      	ldr	r3, [pc, #552]	@ (800415c <HAL_RCC_ClockConfig+0x240>)
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	f003 030f 	and.w	r3, r3, #15
 8003f38:	683a      	ldr	r2, [r7, #0]
 8003f3a:	429a      	cmp	r2, r3
 8003f3c:	d910      	bls.n	8003f60 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003f3e:	4b87      	ldr	r3, [pc, #540]	@ (800415c <HAL_RCC_ClockConfig+0x240>)
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	f023 020f 	bic.w	r2, r3, #15
 8003f46:	4985      	ldr	r1, [pc, #532]	@ (800415c <HAL_RCC_ClockConfig+0x240>)
 8003f48:	683b      	ldr	r3, [r7, #0]
 8003f4a:	4313      	orrs	r3, r2
 8003f4c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003f4e:	4b83      	ldr	r3, [pc, #524]	@ (800415c <HAL_RCC_ClockConfig+0x240>)
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	f003 030f 	and.w	r3, r3, #15
 8003f56:	683a      	ldr	r2, [r7, #0]
 8003f58:	429a      	cmp	r2, r3
 8003f5a:	d001      	beq.n	8003f60 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8003f5c:	2301      	movs	r3, #1
 8003f5e:	e184      	b.n	800426a <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	f003 0304 	and.w	r3, r3, #4
 8003f68:	2b00      	cmp	r3, #0
 8003f6a:	d010      	beq.n	8003f8e <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	691a      	ldr	r2, [r3, #16]
 8003f70:	4b7b      	ldr	r3, [pc, #492]	@ (8004160 <HAL_RCC_ClockConfig+0x244>)
 8003f72:	699b      	ldr	r3, [r3, #24]
 8003f74:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003f78:	429a      	cmp	r2, r3
 8003f7a:	d908      	bls.n	8003f8e <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8003f7c:	4b78      	ldr	r3, [pc, #480]	@ (8004160 <HAL_RCC_ClockConfig+0x244>)
 8003f7e:	699b      	ldr	r3, [r3, #24]
 8003f80:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	691b      	ldr	r3, [r3, #16]
 8003f88:	4975      	ldr	r1, [pc, #468]	@ (8004160 <HAL_RCC_ClockConfig+0x244>)
 8003f8a:	4313      	orrs	r3, r2
 8003f8c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	f003 0308 	and.w	r3, r3, #8
 8003f96:	2b00      	cmp	r3, #0
 8003f98:	d010      	beq.n	8003fbc <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	695a      	ldr	r2, [r3, #20]
 8003f9e:	4b70      	ldr	r3, [pc, #448]	@ (8004160 <HAL_RCC_ClockConfig+0x244>)
 8003fa0:	69db      	ldr	r3, [r3, #28]
 8003fa2:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003fa6:	429a      	cmp	r2, r3
 8003fa8:	d908      	bls.n	8003fbc <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8003faa:	4b6d      	ldr	r3, [pc, #436]	@ (8004160 <HAL_RCC_ClockConfig+0x244>)
 8003fac:	69db      	ldr	r3, [r3, #28]
 8003fae:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	695b      	ldr	r3, [r3, #20]
 8003fb6:	496a      	ldr	r1, [pc, #424]	@ (8004160 <HAL_RCC_ClockConfig+0x244>)
 8003fb8:	4313      	orrs	r3, r2
 8003fba:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	f003 0310 	and.w	r3, r3, #16
 8003fc4:	2b00      	cmp	r3, #0
 8003fc6:	d010      	beq.n	8003fea <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	699a      	ldr	r2, [r3, #24]
 8003fcc:	4b64      	ldr	r3, [pc, #400]	@ (8004160 <HAL_RCC_ClockConfig+0x244>)
 8003fce:	69db      	ldr	r3, [r3, #28]
 8003fd0:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8003fd4:	429a      	cmp	r2, r3
 8003fd6:	d908      	bls.n	8003fea <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8003fd8:	4b61      	ldr	r3, [pc, #388]	@ (8004160 <HAL_RCC_ClockConfig+0x244>)
 8003fda:	69db      	ldr	r3, [r3, #28]
 8003fdc:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	699b      	ldr	r3, [r3, #24]
 8003fe4:	495e      	ldr	r1, [pc, #376]	@ (8004160 <HAL_RCC_ClockConfig+0x244>)
 8003fe6:	4313      	orrs	r3, r2
 8003fe8:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	f003 0320 	and.w	r3, r3, #32
 8003ff2:	2b00      	cmp	r3, #0
 8003ff4:	d010      	beq.n	8004018 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	69da      	ldr	r2, [r3, #28]
 8003ffa:	4b59      	ldr	r3, [pc, #356]	@ (8004160 <HAL_RCC_ClockConfig+0x244>)
 8003ffc:	6a1b      	ldr	r3, [r3, #32]
 8003ffe:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004002:	429a      	cmp	r2, r3
 8004004:	d908      	bls.n	8004018 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8004006:	4b56      	ldr	r3, [pc, #344]	@ (8004160 <HAL_RCC_ClockConfig+0x244>)
 8004008:	6a1b      	ldr	r3, [r3, #32]
 800400a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	69db      	ldr	r3, [r3, #28]
 8004012:	4953      	ldr	r1, [pc, #332]	@ (8004160 <HAL_RCC_ClockConfig+0x244>)
 8004014:	4313      	orrs	r3, r2
 8004016:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	f003 0302 	and.w	r3, r3, #2
 8004020:	2b00      	cmp	r3, #0
 8004022:	d010      	beq.n	8004046 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	68da      	ldr	r2, [r3, #12]
 8004028:	4b4d      	ldr	r3, [pc, #308]	@ (8004160 <HAL_RCC_ClockConfig+0x244>)
 800402a:	699b      	ldr	r3, [r3, #24]
 800402c:	f003 030f 	and.w	r3, r3, #15
 8004030:	429a      	cmp	r2, r3
 8004032:	d908      	bls.n	8004046 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004034:	4b4a      	ldr	r3, [pc, #296]	@ (8004160 <HAL_RCC_ClockConfig+0x244>)
 8004036:	699b      	ldr	r3, [r3, #24]
 8004038:	f023 020f 	bic.w	r2, r3, #15
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	68db      	ldr	r3, [r3, #12]
 8004040:	4947      	ldr	r1, [pc, #284]	@ (8004160 <HAL_RCC_ClockConfig+0x244>)
 8004042:	4313      	orrs	r3, r2
 8004044:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	f003 0301 	and.w	r3, r3, #1
 800404e:	2b00      	cmp	r3, #0
 8004050:	d055      	beq.n	80040fe <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8004052:	4b43      	ldr	r3, [pc, #268]	@ (8004160 <HAL_RCC_ClockConfig+0x244>)
 8004054:	699b      	ldr	r3, [r3, #24]
 8004056:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	689b      	ldr	r3, [r3, #8]
 800405e:	4940      	ldr	r1, [pc, #256]	@ (8004160 <HAL_RCC_ClockConfig+0x244>)
 8004060:	4313      	orrs	r3, r2
 8004062:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	685b      	ldr	r3, [r3, #4]
 8004068:	2b02      	cmp	r3, #2
 800406a:	d107      	bne.n	800407c <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800406c:	4b3c      	ldr	r3, [pc, #240]	@ (8004160 <HAL_RCC_ClockConfig+0x244>)
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004074:	2b00      	cmp	r3, #0
 8004076:	d121      	bne.n	80040bc <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8004078:	2301      	movs	r3, #1
 800407a:	e0f6      	b.n	800426a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	685b      	ldr	r3, [r3, #4]
 8004080:	2b03      	cmp	r3, #3
 8004082:	d107      	bne.n	8004094 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8004084:	4b36      	ldr	r3, [pc, #216]	@ (8004160 <HAL_RCC_ClockConfig+0x244>)
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800408c:	2b00      	cmp	r3, #0
 800408e:	d115      	bne.n	80040bc <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8004090:	2301      	movs	r3, #1
 8004092:	e0ea      	b.n	800426a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	685b      	ldr	r3, [r3, #4]
 8004098:	2b01      	cmp	r3, #1
 800409a:	d107      	bne.n	80040ac <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800409c:	4b30      	ldr	r3, [pc, #192]	@ (8004160 <HAL_RCC_ClockConfig+0x244>)
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80040a4:	2b00      	cmp	r3, #0
 80040a6:	d109      	bne.n	80040bc <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80040a8:	2301      	movs	r3, #1
 80040aa:	e0de      	b.n	800426a <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80040ac:	4b2c      	ldr	r3, [pc, #176]	@ (8004160 <HAL_RCC_ClockConfig+0x244>)
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	f003 0304 	and.w	r3, r3, #4
 80040b4:	2b00      	cmp	r3, #0
 80040b6:	d101      	bne.n	80040bc <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80040b8:	2301      	movs	r3, #1
 80040ba:	e0d6      	b.n	800426a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80040bc:	4b28      	ldr	r3, [pc, #160]	@ (8004160 <HAL_RCC_ClockConfig+0x244>)
 80040be:	691b      	ldr	r3, [r3, #16]
 80040c0:	f023 0207 	bic.w	r2, r3, #7
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	685b      	ldr	r3, [r3, #4]
 80040c8:	4925      	ldr	r1, [pc, #148]	@ (8004160 <HAL_RCC_ClockConfig+0x244>)
 80040ca:	4313      	orrs	r3, r2
 80040cc:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80040ce:	f7fd f921 	bl	8001314 <HAL_GetTick>
 80040d2:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80040d4:	e00a      	b.n	80040ec <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80040d6:	f7fd f91d 	bl	8001314 <HAL_GetTick>
 80040da:	4602      	mov	r2, r0
 80040dc:	697b      	ldr	r3, [r7, #20]
 80040de:	1ad3      	subs	r3, r2, r3
 80040e0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80040e4:	4293      	cmp	r3, r2
 80040e6:	d901      	bls.n	80040ec <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 80040e8:	2303      	movs	r3, #3
 80040ea:	e0be      	b.n	800426a <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80040ec:	4b1c      	ldr	r3, [pc, #112]	@ (8004160 <HAL_RCC_ClockConfig+0x244>)
 80040ee:	691b      	ldr	r3, [r3, #16]
 80040f0:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	685b      	ldr	r3, [r3, #4]
 80040f8:	00db      	lsls	r3, r3, #3
 80040fa:	429a      	cmp	r2, r3
 80040fc:	d1eb      	bne.n	80040d6 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	f003 0302 	and.w	r3, r3, #2
 8004106:	2b00      	cmp	r3, #0
 8004108:	d010      	beq.n	800412c <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	68da      	ldr	r2, [r3, #12]
 800410e:	4b14      	ldr	r3, [pc, #80]	@ (8004160 <HAL_RCC_ClockConfig+0x244>)
 8004110:	699b      	ldr	r3, [r3, #24]
 8004112:	f003 030f 	and.w	r3, r3, #15
 8004116:	429a      	cmp	r2, r3
 8004118:	d208      	bcs.n	800412c <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800411a:	4b11      	ldr	r3, [pc, #68]	@ (8004160 <HAL_RCC_ClockConfig+0x244>)
 800411c:	699b      	ldr	r3, [r3, #24]
 800411e:	f023 020f 	bic.w	r2, r3, #15
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	68db      	ldr	r3, [r3, #12]
 8004126:	490e      	ldr	r1, [pc, #56]	@ (8004160 <HAL_RCC_ClockConfig+0x244>)
 8004128:	4313      	orrs	r3, r2
 800412a:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800412c:	4b0b      	ldr	r3, [pc, #44]	@ (800415c <HAL_RCC_ClockConfig+0x240>)
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	f003 030f 	and.w	r3, r3, #15
 8004134:	683a      	ldr	r2, [r7, #0]
 8004136:	429a      	cmp	r2, r3
 8004138:	d214      	bcs.n	8004164 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800413a:	4b08      	ldr	r3, [pc, #32]	@ (800415c <HAL_RCC_ClockConfig+0x240>)
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	f023 020f 	bic.w	r2, r3, #15
 8004142:	4906      	ldr	r1, [pc, #24]	@ (800415c <HAL_RCC_ClockConfig+0x240>)
 8004144:	683b      	ldr	r3, [r7, #0]
 8004146:	4313      	orrs	r3, r2
 8004148:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800414a:	4b04      	ldr	r3, [pc, #16]	@ (800415c <HAL_RCC_ClockConfig+0x240>)
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	f003 030f 	and.w	r3, r3, #15
 8004152:	683a      	ldr	r2, [r7, #0]
 8004154:	429a      	cmp	r2, r3
 8004156:	d005      	beq.n	8004164 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8004158:	2301      	movs	r3, #1
 800415a:	e086      	b.n	800426a <HAL_RCC_ClockConfig+0x34e>
 800415c:	52002000 	.word	0x52002000
 8004160:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	f003 0304 	and.w	r3, r3, #4
 800416c:	2b00      	cmp	r3, #0
 800416e:	d010      	beq.n	8004192 <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	691a      	ldr	r2, [r3, #16]
 8004174:	4b3f      	ldr	r3, [pc, #252]	@ (8004274 <HAL_RCC_ClockConfig+0x358>)
 8004176:	699b      	ldr	r3, [r3, #24]
 8004178:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800417c:	429a      	cmp	r2, r3
 800417e:	d208      	bcs.n	8004192 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8004180:	4b3c      	ldr	r3, [pc, #240]	@ (8004274 <HAL_RCC_ClockConfig+0x358>)
 8004182:	699b      	ldr	r3, [r3, #24]
 8004184:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	691b      	ldr	r3, [r3, #16]
 800418c:	4939      	ldr	r1, [pc, #228]	@ (8004274 <HAL_RCC_ClockConfig+0x358>)
 800418e:	4313      	orrs	r3, r2
 8004190:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	f003 0308 	and.w	r3, r3, #8
 800419a:	2b00      	cmp	r3, #0
 800419c:	d010      	beq.n	80041c0 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	695a      	ldr	r2, [r3, #20]
 80041a2:	4b34      	ldr	r3, [pc, #208]	@ (8004274 <HAL_RCC_ClockConfig+0x358>)
 80041a4:	69db      	ldr	r3, [r3, #28]
 80041a6:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80041aa:	429a      	cmp	r2, r3
 80041ac:	d208      	bcs.n	80041c0 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80041ae:	4b31      	ldr	r3, [pc, #196]	@ (8004274 <HAL_RCC_ClockConfig+0x358>)
 80041b0:	69db      	ldr	r3, [r3, #28]
 80041b2:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	695b      	ldr	r3, [r3, #20]
 80041ba:	492e      	ldr	r1, [pc, #184]	@ (8004274 <HAL_RCC_ClockConfig+0x358>)
 80041bc:	4313      	orrs	r3, r2
 80041be:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	f003 0310 	and.w	r3, r3, #16
 80041c8:	2b00      	cmp	r3, #0
 80041ca:	d010      	beq.n	80041ee <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	699a      	ldr	r2, [r3, #24]
 80041d0:	4b28      	ldr	r3, [pc, #160]	@ (8004274 <HAL_RCC_ClockConfig+0x358>)
 80041d2:	69db      	ldr	r3, [r3, #28]
 80041d4:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80041d8:	429a      	cmp	r2, r3
 80041da:	d208      	bcs.n	80041ee <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80041dc:	4b25      	ldr	r3, [pc, #148]	@ (8004274 <HAL_RCC_ClockConfig+0x358>)
 80041de:	69db      	ldr	r3, [r3, #28]
 80041e0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	699b      	ldr	r3, [r3, #24]
 80041e8:	4922      	ldr	r1, [pc, #136]	@ (8004274 <HAL_RCC_ClockConfig+0x358>)
 80041ea:	4313      	orrs	r3, r2
 80041ec:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	f003 0320 	and.w	r3, r3, #32
 80041f6:	2b00      	cmp	r3, #0
 80041f8:	d010      	beq.n	800421c <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	69da      	ldr	r2, [r3, #28]
 80041fe:	4b1d      	ldr	r3, [pc, #116]	@ (8004274 <HAL_RCC_ClockConfig+0x358>)
 8004200:	6a1b      	ldr	r3, [r3, #32]
 8004202:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004206:	429a      	cmp	r2, r3
 8004208:	d208      	bcs.n	800421c <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800420a:	4b1a      	ldr	r3, [pc, #104]	@ (8004274 <HAL_RCC_ClockConfig+0x358>)
 800420c:	6a1b      	ldr	r3, [r3, #32]
 800420e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	69db      	ldr	r3, [r3, #28]
 8004216:	4917      	ldr	r1, [pc, #92]	@ (8004274 <HAL_RCC_ClockConfig+0x358>)
 8004218:	4313      	orrs	r3, r2
 800421a:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800421c:	f000 f834 	bl	8004288 <HAL_RCC_GetSysClockFreq>
 8004220:	4602      	mov	r2, r0
 8004222:	4b14      	ldr	r3, [pc, #80]	@ (8004274 <HAL_RCC_ClockConfig+0x358>)
 8004224:	699b      	ldr	r3, [r3, #24]
 8004226:	0a1b      	lsrs	r3, r3, #8
 8004228:	f003 030f 	and.w	r3, r3, #15
 800422c:	4912      	ldr	r1, [pc, #72]	@ (8004278 <HAL_RCC_ClockConfig+0x35c>)
 800422e:	5ccb      	ldrb	r3, [r1, r3]
 8004230:	f003 031f 	and.w	r3, r3, #31
 8004234:	fa22 f303 	lsr.w	r3, r2, r3
 8004238:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800423a:	4b0e      	ldr	r3, [pc, #56]	@ (8004274 <HAL_RCC_ClockConfig+0x358>)
 800423c:	699b      	ldr	r3, [r3, #24]
 800423e:	f003 030f 	and.w	r3, r3, #15
 8004242:	4a0d      	ldr	r2, [pc, #52]	@ (8004278 <HAL_RCC_ClockConfig+0x35c>)
 8004244:	5cd3      	ldrb	r3, [r2, r3]
 8004246:	f003 031f 	and.w	r3, r3, #31
 800424a:	693a      	ldr	r2, [r7, #16]
 800424c:	fa22 f303 	lsr.w	r3, r2, r3
 8004250:	4a0a      	ldr	r2, [pc, #40]	@ (800427c <HAL_RCC_ClockConfig+0x360>)
 8004252:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8004254:	4a0a      	ldr	r2, [pc, #40]	@ (8004280 <HAL_RCC_ClockConfig+0x364>)
 8004256:	693b      	ldr	r3, [r7, #16]
 8004258:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 800425a:	4b0a      	ldr	r3, [pc, #40]	@ (8004284 <HAL_RCC_ClockConfig+0x368>)
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	4618      	mov	r0, r3
 8004260:	f7fc fcb8 	bl	8000bd4 <HAL_InitTick>
 8004264:	4603      	mov	r3, r0
 8004266:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8004268:	7bfb      	ldrb	r3, [r7, #15]
}
 800426a:	4618      	mov	r0, r3
 800426c:	3718      	adds	r7, #24
 800426e:	46bd      	mov	sp, r7
 8004270:	bd80      	pop	{r7, pc}
 8004272:	bf00      	nop
 8004274:	58024400 	.word	0x58024400
 8004278:	0801a974 	.word	0x0801a974
 800427c:	24000004 	.word	0x24000004
 8004280:	24000000 	.word	0x24000000
 8004284:	24000008 	.word	0x24000008

08004288 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004288:	b480      	push	{r7}
 800428a:	b089      	sub	sp, #36	@ 0x24
 800428c:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 800428e:	4bb3      	ldr	r3, [pc, #716]	@ (800455c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004290:	691b      	ldr	r3, [r3, #16]
 8004292:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004296:	2b18      	cmp	r3, #24
 8004298:	f200 8155 	bhi.w	8004546 <HAL_RCC_GetSysClockFreq+0x2be>
 800429c:	a201      	add	r2, pc, #4	@ (adr r2, 80042a4 <HAL_RCC_GetSysClockFreq+0x1c>)
 800429e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80042a2:	bf00      	nop
 80042a4:	08004309 	.word	0x08004309
 80042a8:	08004547 	.word	0x08004547
 80042ac:	08004547 	.word	0x08004547
 80042b0:	08004547 	.word	0x08004547
 80042b4:	08004547 	.word	0x08004547
 80042b8:	08004547 	.word	0x08004547
 80042bc:	08004547 	.word	0x08004547
 80042c0:	08004547 	.word	0x08004547
 80042c4:	0800432f 	.word	0x0800432f
 80042c8:	08004547 	.word	0x08004547
 80042cc:	08004547 	.word	0x08004547
 80042d0:	08004547 	.word	0x08004547
 80042d4:	08004547 	.word	0x08004547
 80042d8:	08004547 	.word	0x08004547
 80042dc:	08004547 	.word	0x08004547
 80042e0:	08004547 	.word	0x08004547
 80042e4:	08004335 	.word	0x08004335
 80042e8:	08004547 	.word	0x08004547
 80042ec:	08004547 	.word	0x08004547
 80042f0:	08004547 	.word	0x08004547
 80042f4:	08004547 	.word	0x08004547
 80042f8:	08004547 	.word	0x08004547
 80042fc:	08004547 	.word	0x08004547
 8004300:	08004547 	.word	0x08004547
 8004304:	0800433b 	.word	0x0800433b
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004308:	4b94      	ldr	r3, [pc, #592]	@ (800455c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	f003 0320 	and.w	r3, r3, #32
 8004310:	2b00      	cmp	r3, #0
 8004312:	d009      	beq.n	8004328 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004314:	4b91      	ldr	r3, [pc, #580]	@ (800455c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	08db      	lsrs	r3, r3, #3
 800431a:	f003 0303 	and.w	r3, r3, #3
 800431e:	4a90      	ldr	r2, [pc, #576]	@ (8004560 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8004320:	fa22 f303 	lsr.w	r3, r2, r3
 8004324:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8004326:	e111      	b.n	800454c <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8004328:	4b8d      	ldr	r3, [pc, #564]	@ (8004560 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800432a:	61bb      	str	r3, [r7, #24]
      break;
 800432c:	e10e      	b.n	800454c <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 800432e:	4b8d      	ldr	r3, [pc, #564]	@ (8004564 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8004330:	61bb      	str	r3, [r7, #24]
      break;
 8004332:	e10b      	b.n	800454c <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8004334:	4b8c      	ldr	r3, [pc, #560]	@ (8004568 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8004336:	61bb      	str	r3, [r7, #24]
      break;
 8004338:	e108      	b.n	800454c <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800433a:	4b88      	ldr	r3, [pc, #544]	@ (800455c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800433c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800433e:	f003 0303 	and.w	r3, r3, #3
 8004342:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8004344:	4b85      	ldr	r3, [pc, #532]	@ (800455c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004346:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004348:	091b      	lsrs	r3, r3, #4
 800434a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800434e:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8004350:	4b82      	ldr	r3, [pc, #520]	@ (800455c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004352:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004354:	f003 0301 	and.w	r3, r3, #1
 8004358:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800435a:	4b80      	ldr	r3, [pc, #512]	@ (800455c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800435c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800435e:	08db      	lsrs	r3, r3, #3
 8004360:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8004364:	68fa      	ldr	r2, [r7, #12]
 8004366:	fb02 f303 	mul.w	r3, r2, r3
 800436a:	ee07 3a90 	vmov	s15, r3
 800436e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004372:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8004376:	693b      	ldr	r3, [r7, #16]
 8004378:	2b00      	cmp	r3, #0
 800437a:	f000 80e1 	beq.w	8004540 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 800437e:	697b      	ldr	r3, [r7, #20]
 8004380:	2b02      	cmp	r3, #2
 8004382:	f000 8083 	beq.w	800448c <HAL_RCC_GetSysClockFreq+0x204>
 8004386:	697b      	ldr	r3, [r7, #20]
 8004388:	2b02      	cmp	r3, #2
 800438a:	f200 80a1 	bhi.w	80044d0 <HAL_RCC_GetSysClockFreq+0x248>
 800438e:	697b      	ldr	r3, [r7, #20]
 8004390:	2b00      	cmp	r3, #0
 8004392:	d003      	beq.n	800439c <HAL_RCC_GetSysClockFreq+0x114>
 8004394:	697b      	ldr	r3, [r7, #20]
 8004396:	2b01      	cmp	r3, #1
 8004398:	d056      	beq.n	8004448 <HAL_RCC_GetSysClockFreq+0x1c0>
 800439a:	e099      	b.n	80044d0 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800439c:	4b6f      	ldr	r3, [pc, #444]	@ (800455c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	f003 0320 	and.w	r3, r3, #32
 80043a4:	2b00      	cmp	r3, #0
 80043a6:	d02d      	beq.n	8004404 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80043a8:	4b6c      	ldr	r3, [pc, #432]	@ (800455c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	08db      	lsrs	r3, r3, #3
 80043ae:	f003 0303 	and.w	r3, r3, #3
 80043b2:	4a6b      	ldr	r2, [pc, #428]	@ (8004560 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80043b4:	fa22 f303 	lsr.w	r3, r2, r3
 80043b8:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	ee07 3a90 	vmov	s15, r3
 80043c0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80043c4:	693b      	ldr	r3, [r7, #16]
 80043c6:	ee07 3a90 	vmov	s15, r3
 80043ca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80043ce:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80043d2:	4b62      	ldr	r3, [pc, #392]	@ (800455c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80043d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80043d6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80043da:	ee07 3a90 	vmov	s15, r3
 80043de:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80043e2:	ed97 6a02 	vldr	s12, [r7, #8]
 80043e6:	eddf 5a61 	vldr	s11, [pc, #388]	@ 800456c <HAL_RCC_GetSysClockFreq+0x2e4>
 80043ea:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80043ee:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80043f2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80043f6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80043fa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80043fe:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8004402:	e087      	b.n	8004514 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004404:	693b      	ldr	r3, [r7, #16]
 8004406:	ee07 3a90 	vmov	s15, r3
 800440a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800440e:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8004570 <HAL_RCC_GetSysClockFreq+0x2e8>
 8004412:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004416:	4b51      	ldr	r3, [pc, #324]	@ (800455c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004418:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800441a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800441e:	ee07 3a90 	vmov	s15, r3
 8004422:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004426:	ed97 6a02 	vldr	s12, [r7, #8]
 800442a:	eddf 5a50 	vldr	s11, [pc, #320]	@ 800456c <HAL_RCC_GetSysClockFreq+0x2e4>
 800442e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004432:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004436:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800443a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800443e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004442:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8004446:	e065      	b.n	8004514 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004448:	693b      	ldr	r3, [r7, #16]
 800444a:	ee07 3a90 	vmov	s15, r3
 800444e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004452:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8004574 <HAL_RCC_GetSysClockFreq+0x2ec>
 8004456:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800445a:	4b40      	ldr	r3, [pc, #256]	@ (800455c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800445c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800445e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004462:	ee07 3a90 	vmov	s15, r3
 8004466:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800446a:	ed97 6a02 	vldr	s12, [r7, #8]
 800446e:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 800456c <HAL_RCC_GetSysClockFreq+0x2e4>
 8004472:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004476:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800447a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800447e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004482:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004486:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800448a:	e043      	b.n	8004514 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800448c:	693b      	ldr	r3, [r7, #16]
 800448e:	ee07 3a90 	vmov	s15, r3
 8004492:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004496:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8004578 <HAL_RCC_GetSysClockFreq+0x2f0>
 800449a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800449e:	4b2f      	ldr	r3, [pc, #188]	@ (800455c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80044a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80044a2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80044a6:	ee07 3a90 	vmov	s15, r3
 80044aa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80044ae:	ed97 6a02 	vldr	s12, [r7, #8]
 80044b2:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 800456c <HAL_RCC_GetSysClockFreq+0x2e4>
 80044b6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80044ba:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80044be:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80044c2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80044c6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80044ca:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80044ce:	e021      	b.n	8004514 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80044d0:	693b      	ldr	r3, [r7, #16]
 80044d2:	ee07 3a90 	vmov	s15, r3
 80044d6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80044da:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8004574 <HAL_RCC_GetSysClockFreq+0x2ec>
 80044de:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80044e2:	4b1e      	ldr	r3, [pc, #120]	@ (800455c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80044e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80044e6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80044ea:	ee07 3a90 	vmov	s15, r3
 80044ee:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80044f2:	ed97 6a02 	vldr	s12, [r7, #8]
 80044f6:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 800456c <HAL_RCC_GetSysClockFreq+0x2e4>
 80044fa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80044fe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004502:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004506:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800450a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800450e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8004512:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8004514:	4b11      	ldr	r3, [pc, #68]	@ (800455c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004516:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004518:	0a5b      	lsrs	r3, r3, #9
 800451a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800451e:	3301      	adds	r3, #1
 8004520:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8004522:	683b      	ldr	r3, [r7, #0]
 8004524:	ee07 3a90 	vmov	s15, r3
 8004528:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800452c:	edd7 6a07 	vldr	s13, [r7, #28]
 8004530:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004534:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004538:	ee17 3a90 	vmov	r3, s15
 800453c:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 800453e:	e005      	b.n	800454c <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8004540:	2300      	movs	r3, #0
 8004542:	61bb      	str	r3, [r7, #24]
      break;
 8004544:	e002      	b.n	800454c <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8004546:	4b07      	ldr	r3, [pc, #28]	@ (8004564 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8004548:	61bb      	str	r3, [r7, #24]
      break;
 800454a:	bf00      	nop
  }

  return sysclockfreq;
 800454c:	69bb      	ldr	r3, [r7, #24]
}
 800454e:	4618      	mov	r0, r3
 8004550:	3724      	adds	r7, #36	@ 0x24
 8004552:	46bd      	mov	sp, r7
 8004554:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004558:	4770      	bx	lr
 800455a:	bf00      	nop
 800455c:	58024400 	.word	0x58024400
 8004560:	03d09000 	.word	0x03d09000
 8004564:	003d0900 	.word	0x003d0900
 8004568:	017d7840 	.word	0x017d7840
 800456c:	46000000 	.word	0x46000000
 8004570:	4c742400 	.word	0x4c742400
 8004574:	4a742400 	.word	0x4a742400
 8004578:	4bbebc20 	.word	0x4bbebc20

0800457c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800457c:	b580      	push	{r7, lr}
 800457e:	b082      	sub	sp, #8
 8004580:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8004582:	f7ff fe81 	bl	8004288 <HAL_RCC_GetSysClockFreq>
 8004586:	4602      	mov	r2, r0
 8004588:	4b10      	ldr	r3, [pc, #64]	@ (80045cc <HAL_RCC_GetHCLKFreq+0x50>)
 800458a:	699b      	ldr	r3, [r3, #24]
 800458c:	0a1b      	lsrs	r3, r3, #8
 800458e:	f003 030f 	and.w	r3, r3, #15
 8004592:	490f      	ldr	r1, [pc, #60]	@ (80045d0 <HAL_RCC_GetHCLKFreq+0x54>)
 8004594:	5ccb      	ldrb	r3, [r1, r3]
 8004596:	f003 031f 	and.w	r3, r3, #31
 800459a:	fa22 f303 	lsr.w	r3, r2, r3
 800459e:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80045a0:	4b0a      	ldr	r3, [pc, #40]	@ (80045cc <HAL_RCC_GetHCLKFreq+0x50>)
 80045a2:	699b      	ldr	r3, [r3, #24]
 80045a4:	f003 030f 	and.w	r3, r3, #15
 80045a8:	4a09      	ldr	r2, [pc, #36]	@ (80045d0 <HAL_RCC_GetHCLKFreq+0x54>)
 80045aa:	5cd3      	ldrb	r3, [r2, r3]
 80045ac:	f003 031f 	and.w	r3, r3, #31
 80045b0:	687a      	ldr	r2, [r7, #4]
 80045b2:	fa22 f303 	lsr.w	r3, r2, r3
 80045b6:	4a07      	ldr	r2, [pc, #28]	@ (80045d4 <HAL_RCC_GetHCLKFreq+0x58>)
 80045b8:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80045ba:	4a07      	ldr	r2, [pc, #28]	@ (80045d8 <HAL_RCC_GetHCLKFreq+0x5c>)
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 80045c0:	4b04      	ldr	r3, [pc, #16]	@ (80045d4 <HAL_RCC_GetHCLKFreq+0x58>)
 80045c2:	681b      	ldr	r3, [r3, #0]
}
 80045c4:	4618      	mov	r0, r3
 80045c6:	3708      	adds	r7, #8
 80045c8:	46bd      	mov	sp, r7
 80045ca:	bd80      	pop	{r7, pc}
 80045cc:	58024400 	.word	0x58024400
 80045d0:	0801a974 	.word	0x0801a974
 80045d4:	24000004 	.word	0x24000004
 80045d8:	24000000 	.word	0x24000000

080045dc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80045dc:	b580      	push	{r7, lr}
 80045de:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 80045e0:	f7ff ffcc 	bl	800457c <HAL_RCC_GetHCLKFreq>
 80045e4:	4602      	mov	r2, r0
 80045e6:	4b06      	ldr	r3, [pc, #24]	@ (8004600 <HAL_RCC_GetPCLK1Freq+0x24>)
 80045e8:	69db      	ldr	r3, [r3, #28]
 80045ea:	091b      	lsrs	r3, r3, #4
 80045ec:	f003 0307 	and.w	r3, r3, #7
 80045f0:	4904      	ldr	r1, [pc, #16]	@ (8004604 <HAL_RCC_GetPCLK1Freq+0x28>)
 80045f2:	5ccb      	ldrb	r3, [r1, r3]
 80045f4:	f003 031f 	and.w	r3, r3, #31
 80045f8:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 80045fc:	4618      	mov	r0, r3
 80045fe:	bd80      	pop	{r7, pc}
 8004600:	58024400 	.word	0x58024400
 8004604:	0801a974 	.word	0x0801a974

08004608 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency: Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8004608:	b480      	push	{r7}
 800460a:	b083      	sub	sp, #12
 800460c:	af00      	add	r7, sp, #0
 800460e:	6078      	str	r0, [r7, #4]
 8004610:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_D1PCLK1 | RCC_CLOCKTYPE_PCLK1 |
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	223f      	movs	r2, #63	@ 0x3f
 8004616:	601a      	str	r2, [r3, #0]
                                 RCC_CLOCKTYPE_PCLK2 |  RCC_CLOCKTYPE_D3PCLK1  ;

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8004618:	4b1a      	ldr	r3, [pc, #104]	@ (8004684 <HAL_RCC_GetClockConfig+0x7c>)
 800461a:	691b      	ldr	r3, [r3, #16]
 800461c:	f003 0207 	and.w	r2, r3, #7
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	605a      	str	r2, [r3, #4]

#if defined(RCC_D1CFGR_D1CPRE)
  /* Get the SYSCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1CPRE);
 8004624:	4b17      	ldr	r3, [pc, #92]	@ (8004684 <HAL_RCC_GetClockConfig+0x7c>)
 8004626:	699b      	ldr	r3, [r3, #24]
 8004628:	f403 6270 	and.w	r2, r3, #3840	@ 0xf00
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	609a      	str	r2, [r3, #8]

  /* Get the D1HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_HPRE);
 8004630:	4b14      	ldr	r3, [pc, #80]	@ (8004684 <HAL_RCC_GetClockConfig+0x7c>)
 8004632:	699b      	ldr	r3, [r3, #24]
 8004634:	f003 020f 	and.w	r2, r3, #15
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	60da      	str	r2, [r3, #12]

  /* Get the APB3 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB3CLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1PPRE);
 800463c:	4b11      	ldr	r3, [pc, #68]	@ (8004684 <HAL_RCC_GetClockConfig+0x7c>)
 800463e:	699b      	ldr	r3, [r3, #24]
 8004640:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	611a      	str	r2, [r3, #16]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1);
 8004648:	4b0e      	ldr	r3, [pc, #56]	@ (8004684 <HAL_RCC_GetClockConfig+0x7c>)
 800464a:	69db      	ldr	r3, [r3, #28]
 800464c:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	615a      	str	r2, [r3, #20]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2);
 8004654:	4b0b      	ldr	r3, [pc, #44]	@ (8004684 <HAL_RCC_GetClockConfig+0x7c>)
 8004656:	69db      	ldr	r3, [r3, #28]
 8004658:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	619a      	str	r2, [r3, #24]

  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->D3CFGR & RCC_D3CFGR_D3PPRE);
 8004660:	4b08      	ldr	r3, [pc, #32]	@ (8004684 <HAL_RCC_GetClockConfig+0x7c>)
 8004662:	6a1b      	ldr	r3, [r3, #32]
 8004664:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	61da      	str	r2, [r3, #28]
  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE);
#endif

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800466c:	4b06      	ldr	r3, [pc, #24]	@ (8004688 <HAL_RCC_GetClockConfig+0x80>)
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	f003 020f 	and.w	r2, r3, #15
 8004674:	683b      	ldr	r3, [r7, #0]
 8004676:	601a      	str	r2, [r3, #0]
}
 8004678:	bf00      	nop
 800467a:	370c      	adds	r7, #12
 800467c:	46bd      	mov	sp, r7
 800467e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004682:	4770      	bx	lr
 8004684:	58024400 	.word	0x58024400
 8004688:	52002000 	.word	0x52002000

0800468c <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800468c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004690:	b0ca      	sub	sp, #296	@ 0x128
 8004692:	af00      	add	r7, sp, #0
 8004694:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004698:	2300      	movs	r3, #0
 800469a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800469e:	2300      	movs	r3, #0
 80046a0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80046a4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80046a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80046ac:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 80046b0:	2500      	movs	r5, #0
 80046b2:	ea54 0305 	orrs.w	r3, r4, r5
 80046b6:	d049      	beq.n	800474c <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 80046b8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80046bc:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80046be:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80046c2:	d02f      	beq.n	8004724 <HAL_RCCEx_PeriphCLKConfig+0x98>
 80046c4:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80046c8:	d828      	bhi.n	800471c <HAL_RCCEx_PeriphCLKConfig+0x90>
 80046ca:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80046ce:	d01a      	beq.n	8004706 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 80046d0:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80046d4:	d822      	bhi.n	800471c <HAL_RCCEx_PeriphCLKConfig+0x90>
 80046d6:	2b00      	cmp	r3, #0
 80046d8:	d003      	beq.n	80046e2 <HAL_RCCEx_PeriphCLKConfig+0x56>
 80046da:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80046de:	d007      	beq.n	80046f0 <HAL_RCCEx_PeriphCLKConfig+0x64>
 80046e0:	e01c      	b.n	800471c <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80046e2:	4bb8      	ldr	r3, [pc, #736]	@ (80049c4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80046e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80046e6:	4ab7      	ldr	r2, [pc, #732]	@ (80049c4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80046e8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80046ec:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80046ee:	e01a      	b.n	8004726 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80046f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80046f4:	3308      	adds	r3, #8
 80046f6:	2102      	movs	r1, #2
 80046f8:	4618      	mov	r0, r3
 80046fa:	f001 f9d1 	bl	8005aa0 <RCCEx_PLL2_Config>
 80046fe:	4603      	mov	r3, r0
 8004700:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8004704:	e00f      	b.n	8004726 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004706:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800470a:	3328      	adds	r3, #40	@ 0x28
 800470c:	2102      	movs	r1, #2
 800470e:	4618      	mov	r0, r3
 8004710:	f001 fa78 	bl	8005c04 <RCCEx_PLL3_Config>
 8004714:	4603      	mov	r3, r0
 8004716:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800471a:	e004      	b.n	8004726 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800471c:	2301      	movs	r3, #1
 800471e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004722:	e000      	b.n	8004726 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8004724:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004726:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800472a:	2b00      	cmp	r3, #0
 800472c:	d10a      	bne.n	8004744 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 800472e:	4ba5      	ldr	r3, [pc, #660]	@ (80049c4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004730:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004732:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8004736:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800473a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800473c:	4aa1      	ldr	r2, [pc, #644]	@ (80049c4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800473e:	430b      	orrs	r3, r1
 8004740:	6513      	str	r3, [r2, #80]	@ 0x50
 8004742:	e003      	b.n	800474c <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004744:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004748:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800474c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004750:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004754:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8004758:	f04f 0900 	mov.w	r9, #0
 800475c:	ea58 0309 	orrs.w	r3, r8, r9
 8004760:	d047      	beq.n	80047f2 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8004762:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004766:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004768:	2b04      	cmp	r3, #4
 800476a:	d82a      	bhi.n	80047c2 <HAL_RCCEx_PeriphCLKConfig+0x136>
 800476c:	a201      	add	r2, pc, #4	@ (adr r2, 8004774 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 800476e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004772:	bf00      	nop
 8004774:	08004789 	.word	0x08004789
 8004778:	08004797 	.word	0x08004797
 800477c:	080047ad 	.word	0x080047ad
 8004780:	080047cb 	.word	0x080047cb
 8004784:	080047cb 	.word	0x080047cb
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004788:	4b8e      	ldr	r3, [pc, #568]	@ (80049c4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800478a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800478c:	4a8d      	ldr	r2, [pc, #564]	@ (80049c4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800478e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004792:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004794:	e01a      	b.n	80047cc <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004796:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800479a:	3308      	adds	r3, #8
 800479c:	2100      	movs	r1, #0
 800479e:	4618      	mov	r0, r3
 80047a0:	f001 f97e 	bl	8005aa0 <RCCEx_PLL2_Config>
 80047a4:	4603      	mov	r3, r0
 80047a6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80047aa:	e00f      	b.n	80047cc <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80047ac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80047b0:	3328      	adds	r3, #40	@ 0x28
 80047b2:	2100      	movs	r1, #0
 80047b4:	4618      	mov	r0, r3
 80047b6:	f001 fa25 	bl	8005c04 <RCCEx_PLL3_Config>
 80047ba:	4603      	mov	r3, r0
 80047bc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80047c0:	e004      	b.n	80047cc <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80047c2:	2301      	movs	r3, #1
 80047c4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80047c8:	e000      	b.n	80047cc <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 80047ca:	bf00      	nop
    }

    if (ret == HAL_OK)
 80047cc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80047d0:	2b00      	cmp	r3, #0
 80047d2:	d10a      	bne.n	80047ea <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80047d4:	4b7b      	ldr	r3, [pc, #492]	@ (80049c4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80047d6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80047d8:	f023 0107 	bic.w	r1, r3, #7
 80047dc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80047e0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80047e2:	4a78      	ldr	r2, [pc, #480]	@ (80049c4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80047e4:	430b      	orrs	r3, r1
 80047e6:	6513      	str	r3, [r2, #80]	@ 0x50
 80047e8:	e003      	b.n	80047f2 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80047ea:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80047ee:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 80047f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80047f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80047fa:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 80047fe:	f04f 0b00 	mov.w	fp, #0
 8004802:	ea5a 030b 	orrs.w	r3, sl, fp
 8004806:	d04c      	beq.n	80048a2 <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 8004808:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800480c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800480e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004812:	d030      	beq.n	8004876 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 8004814:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004818:	d829      	bhi.n	800486e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800481a:	2bc0      	cmp	r3, #192	@ 0xc0
 800481c:	d02d      	beq.n	800487a <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 800481e:	2bc0      	cmp	r3, #192	@ 0xc0
 8004820:	d825      	bhi.n	800486e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8004822:	2b80      	cmp	r3, #128	@ 0x80
 8004824:	d018      	beq.n	8004858 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8004826:	2b80      	cmp	r3, #128	@ 0x80
 8004828:	d821      	bhi.n	800486e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800482a:	2b00      	cmp	r3, #0
 800482c:	d002      	beq.n	8004834 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 800482e:	2b40      	cmp	r3, #64	@ 0x40
 8004830:	d007      	beq.n	8004842 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 8004832:	e01c      	b.n	800486e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004834:	4b63      	ldr	r3, [pc, #396]	@ (80049c4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004836:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004838:	4a62      	ldr	r2, [pc, #392]	@ (80049c4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800483a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800483e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8004840:	e01c      	b.n	800487c <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004842:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004846:	3308      	adds	r3, #8
 8004848:	2100      	movs	r1, #0
 800484a:	4618      	mov	r0, r3
 800484c:	f001 f928 	bl	8005aa0 <RCCEx_PLL2_Config>
 8004850:	4603      	mov	r3, r0
 8004852:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8004856:	e011      	b.n	800487c <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004858:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800485c:	3328      	adds	r3, #40	@ 0x28
 800485e:	2100      	movs	r1, #0
 8004860:	4618      	mov	r0, r3
 8004862:	f001 f9cf 	bl	8005c04 <RCCEx_PLL3_Config>
 8004866:	4603      	mov	r3, r0
 8004868:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800486c:	e006      	b.n	800487c <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800486e:	2301      	movs	r3, #1
 8004870:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004874:	e002      	b.n	800487c <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8004876:	bf00      	nop
 8004878:	e000      	b.n	800487c <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 800487a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800487c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004880:	2b00      	cmp	r3, #0
 8004882:	d10a      	bne.n	800489a <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8004884:	4b4f      	ldr	r3, [pc, #316]	@ (80049c4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004886:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004888:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 800488c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004890:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004892:	4a4c      	ldr	r2, [pc, #304]	@ (80049c4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004894:	430b      	orrs	r3, r1
 8004896:	6513      	str	r3, [r2, #80]	@ 0x50
 8004898:	e003      	b.n	80048a2 <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800489a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800489e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 80048a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80048a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80048aa:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 80048ae:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 80048b2:	2300      	movs	r3, #0
 80048b4:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 80048b8:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 80048bc:	460b      	mov	r3, r1
 80048be:	4313      	orrs	r3, r2
 80048c0:	d053      	beq.n	800496a <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 80048c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80048c6:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80048ca:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80048ce:	d035      	beq.n	800493c <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 80048d0:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80048d4:	d82e      	bhi.n	8004934 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 80048d6:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80048da:	d031      	beq.n	8004940 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 80048dc:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80048e0:	d828      	bhi.n	8004934 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 80048e2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80048e6:	d01a      	beq.n	800491e <HAL_RCCEx_PeriphCLKConfig+0x292>
 80048e8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80048ec:	d822      	bhi.n	8004934 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 80048ee:	2b00      	cmp	r3, #0
 80048f0:	d003      	beq.n	80048fa <HAL_RCCEx_PeriphCLKConfig+0x26e>
 80048f2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80048f6:	d007      	beq.n	8004908 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 80048f8:	e01c      	b.n	8004934 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80048fa:	4b32      	ldr	r3, [pc, #200]	@ (80049c4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80048fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80048fe:	4a31      	ldr	r2, [pc, #196]	@ (80049c4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004900:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004904:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004906:	e01c      	b.n	8004942 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004908:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800490c:	3308      	adds	r3, #8
 800490e:	2100      	movs	r1, #0
 8004910:	4618      	mov	r0, r3
 8004912:	f001 f8c5 	bl	8005aa0 <RCCEx_PLL2_Config>
 8004916:	4603      	mov	r3, r0
 8004918:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800491c:	e011      	b.n	8004942 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800491e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004922:	3328      	adds	r3, #40	@ 0x28
 8004924:	2100      	movs	r1, #0
 8004926:	4618      	mov	r0, r3
 8004928:	f001 f96c 	bl	8005c04 <RCCEx_PLL3_Config>
 800492c:	4603      	mov	r3, r0
 800492e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004932:	e006      	b.n	8004942 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8004934:	2301      	movs	r3, #1
 8004936:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800493a:	e002      	b.n	8004942 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 800493c:	bf00      	nop
 800493e:	e000      	b.n	8004942 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8004940:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004942:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004946:	2b00      	cmp	r3, #0
 8004948:	d10b      	bne.n	8004962 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 800494a:	4b1e      	ldr	r3, [pc, #120]	@ (80049c4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800494c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800494e:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 8004952:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004956:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800495a:	4a1a      	ldr	r2, [pc, #104]	@ (80049c4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800495c:	430b      	orrs	r3, r1
 800495e:	6593      	str	r3, [r2, #88]	@ 0x58
 8004960:	e003      	b.n	800496a <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004962:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004966:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 800496a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800496e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004972:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8004976:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 800497a:	2300      	movs	r3, #0
 800497c:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8004980:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 8004984:	460b      	mov	r3, r1
 8004986:	4313      	orrs	r3, r2
 8004988:	d056      	beq.n	8004a38 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 800498a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800498e:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8004992:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004996:	d038      	beq.n	8004a0a <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8004998:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800499c:	d831      	bhi.n	8004a02 <HAL_RCCEx_PeriphCLKConfig+0x376>
 800499e:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80049a2:	d034      	beq.n	8004a0e <HAL_RCCEx_PeriphCLKConfig+0x382>
 80049a4:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80049a8:	d82b      	bhi.n	8004a02 <HAL_RCCEx_PeriphCLKConfig+0x376>
 80049aa:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80049ae:	d01d      	beq.n	80049ec <HAL_RCCEx_PeriphCLKConfig+0x360>
 80049b0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80049b4:	d825      	bhi.n	8004a02 <HAL_RCCEx_PeriphCLKConfig+0x376>
 80049b6:	2b00      	cmp	r3, #0
 80049b8:	d006      	beq.n	80049c8 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 80049ba:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80049be:	d00a      	beq.n	80049d6 <HAL_RCCEx_PeriphCLKConfig+0x34a>
 80049c0:	e01f      	b.n	8004a02 <HAL_RCCEx_PeriphCLKConfig+0x376>
 80049c2:	bf00      	nop
 80049c4:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80049c8:	4ba2      	ldr	r3, [pc, #648]	@ (8004c54 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80049ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80049cc:	4aa1      	ldr	r2, [pc, #644]	@ (8004c54 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80049ce:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80049d2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80049d4:	e01c      	b.n	8004a10 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80049d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80049da:	3308      	adds	r3, #8
 80049dc:	2100      	movs	r1, #0
 80049de:	4618      	mov	r0, r3
 80049e0:	f001 f85e 	bl	8005aa0 <RCCEx_PLL2_Config>
 80049e4:	4603      	mov	r3, r0
 80049e6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 80049ea:	e011      	b.n	8004a10 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80049ec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80049f0:	3328      	adds	r3, #40	@ 0x28
 80049f2:	2100      	movs	r1, #0
 80049f4:	4618      	mov	r0, r3
 80049f6:	f001 f905 	bl	8005c04 <RCCEx_PLL3_Config>
 80049fa:	4603      	mov	r3, r0
 80049fc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004a00:	e006      	b.n	8004a10 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8004a02:	2301      	movs	r3, #1
 8004a04:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004a08:	e002      	b.n	8004a10 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8004a0a:	bf00      	nop
 8004a0c:	e000      	b.n	8004a10 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8004a0e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004a10:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004a14:	2b00      	cmp	r3, #0
 8004a16:	d10b      	bne.n	8004a30 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8004a18:	4b8e      	ldr	r3, [pc, #568]	@ (8004c54 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004a1a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004a1c:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8004a20:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a24:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8004a28:	4a8a      	ldr	r2, [pc, #552]	@ (8004c54 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004a2a:	430b      	orrs	r3, r1
 8004a2c:	6593      	str	r3, [r2, #88]	@ 0x58
 8004a2e:	e003      	b.n	8004a38 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004a30:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004a34:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8004a38:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a40:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8004a44:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8004a48:	2300      	movs	r3, #0
 8004a4a:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8004a4e:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8004a52:	460b      	mov	r3, r1
 8004a54:	4313      	orrs	r3, r2
 8004a56:	d03a      	beq.n	8004ace <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 8004a58:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a5c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004a5e:	2b30      	cmp	r3, #48	@ 0x30
 8004a60:	d01f      	beq.n	8004aa2 <HAL_RCCEx_PeriphCLKConfig+0x416>
 8004a62:	2b30      	cmp	r3, #48	@ 0x30
 8004a64:	d819      	bhi.n	8004a9a <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8004a66:	2b20      	cmp	r3, #32
 8004a68:	d00c      	beq.n	8004a84 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 8004a6a:	2b20      	cmp	r3, #32
 8004a6c:	d815      	bhi.n	8004a9a <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8004a6e:	2b00      	cmp	r3, #0
 8004a70:	d019      	beq.n	8004aa6 <HAL_RCCEx_PeriphCLKConfig+0x41a>
 8004a72:	2b10      	cmp	r3, #16
 8004a74:	d111      	bne.n	8004a9a <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004a76:	4b77      	ldr	r3, [pc, #476]	@ (8004c54 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004a78:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a7a:	4a76      	ldr	r2, [pc, #472]	@ (8004c54 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004a7c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004a80:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8004a82:	e011      	b.n	8004aa8 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8004a84:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a88:	3308      	adds	r3, #8
 8004a8a:	2102      	movs	r1, #2
 8004a8c:	4618      	mov	r0, r3
 8004a8e:	f001 f807 	bl	8005aa0 <RCCEx_PLL2_Config>
 8004a92:	4603      	mov	r3, r0
 8004a94:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8004a98:	e006      	b.n	8004aa8 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8004a9a:	2301      	movs	r3, #1
 8004a9c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004aa0:	e002      	b.n	8004aa8 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8004aa2:	bf00      	nop
 8004aa4:	e000      	b.n	8004aa8 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8004aa6:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004aa8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004aac:	2b00      	cmp	r3, #0
 8004aae:	d10a      	bne.n	8004ac6 <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8004ab0:	4b68      	ldr	r3, [pc, #416]	@ (8004c54 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004ab2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004ab4:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8004ab8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004abc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004abe:	4a65      	ldr	r2, [pc, #404]	@ (8004c54 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004ac0:	430b      	orrs	r3, r1
 8004ac2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004ac4:	e003      	b.n	8004ace <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004ac6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004aca:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8004ace:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ad2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ad6:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8004ada:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8004ade:	2300      	movs	r3, #0
 8004ae0:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8004ae4:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8004ae8:	460b      	mov	r3, r1
 8004aea:	4313      	orrs	r3, r2
 8004aec:	d051      	beq.n	8004b92 <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 8004aee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004af2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004af4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004af8:	d035      	beq.n	8004b66 <HAL_RCCEx_PeriphCLKConfig+0x4da>
 8004afa:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004afe:	d82e      	bhi.n	8004b5e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8004b00:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8004b04:	d031      	beq.n	8004b6a <HAL_RCCEx_PeriphCLKConfig+0x4de>
 8004b06:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8004b0a:	d828      	bhi.n	8004b5e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8004b0c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004b10:	d01a      	beq.n	8004b48 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 8004b12:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004b16:	d822      	bhi.n	8004b5e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8004b18:	2b00      	cmp	r3, #0
 8004b1a:	d003      	beq.n	8004b24 <HAL_RCCEx_PeriphCLKConfig+0x498>
 8004b1c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004b20:	d007      	beq.n	8004b32 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 8004b22:	e01c      	b.n	8004b5e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004b24:	4b4b      	ldr	r3, [pc, #300]	@ (8004c54 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004b26:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b28:	4a4a      	ldr	r2, [pc, #296]	@ (8004c54 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004b2a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004b2e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8004b30:	e01c      	b.n	8004b6c <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004b32:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b36:	3308      	adds	r3, #8
 8004b38:	2100      	movs	r1, #0
 8004b3a:	4618      	mov	r0, r3
 8004b3c:	f000 ffb0 	bl	8005aa0 <RCCEx_PLL2_Config>
 8004b40:	4603      	mov	r3, r0
 8004b42:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8004b46:	e011      	b.n	8004b6c <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004b48:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b4c:	3328      	adds	r3, #40	@ 0x28
 8004b4e:	2100      	movs	r1, #0
 8004b50:	4618      	mov	r0, r3
 8004b52:	f001 f857 	bl	8005c04 <RCCEx_PLL3_Config>
 8004b56:	4603      	mov	r3, r0
 8004b58:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8004b5c:	e006      	b.n	8004b6c <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004b5e:	2301      	movs	r3, #1
 8004b60:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004b64:	e002      	b.n	8004b6c <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8004b66:	bf00      	nop
 8004b68:	e000      	b.n	8004b6c <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8004b6a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004b6c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004b70:	2b00      	cmp	r3, #0
 8004b72:	d10a      	bne.n	8004b8a <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8004b74:	4b37      	ldr	r3, [pc, #220]	@ (8004c54 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004b76:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004b78:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8004b7c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b80:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004b82:	4a34      	ldr	r2, [pc, #208]	@ (8004c54 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004b84:	430b      	orrs	r3, r1
 8004b86:	6513      	str	r3, [r2, #80]	@ 0x50
 8004b88:	e003      	b.n	8004b92 <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004b8a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004b8e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8004b92:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b9a:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8004b9e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8004ba2:	2300      	movs	r3, #0
 8004ba4:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8004ba8:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8004bac:	460b      	mov	r3, r1
 8004bae:	4313      	orrs	r3, r2
 8004bb0:	d056      	beq.n	8004c60 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8004bb2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004bb6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004bb8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004bbc:	d033      	beq.n	8004c26 <HAL_RCCEx_PeriphCLKConfig+0x59a>
 8004bbe:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004bc2:	d82c      	bhi.n	8004c1e <HAL_RCCEx_PeriphCLKConfig+0x592>
 8004bc4:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004bc8:	d02f      	beq.n	8004c2a <HAL_RCCEx_PeriphCLKConfig+0x59e>
 8004bca:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004bce:	d826      	bhi.n	8004c1e <HAL_RCCEx_PeriphCLKConfig+0x592>
 8004bd0:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8004bd4:	d02b      	beq.n	8004c2e <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 8004bd6:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8004bda:	d820      	bhi.n	8004c1e <HAL_RCCEx_PeriphCLKConfig+0x592>
 8004bdc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004be0:	d012      	beq.n	8004c08 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 8004be2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004be6:	d81a      	bhi.n	8004c1e <HAL_RCCEx_PeriphCLKConfig+0x592>
 8004be8:	2b00      	cmp	r3, #0
 8004bea:	d022      	beq.n	8004c32 <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 8004bec:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004bf0:	d115      	bne.n	8004c1e <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004bf2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004bf6:	3308      	adds	r3, #8
 8004bf8:	2101      	movs	r1, #1
 8004bfa:	4618      	mov	r0, r3
 8004bfc:	f000 ff50 	bl	8005aa0 <RCCEx_PLL2_Config>
 8004c00:	4603      	mov	r3, r0
 8004c02:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8004c06:	e015      	b.n	8004c34 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004c08:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c0c:	3328      	adds	r3, #40	@ 0x28
 8004c0e:	2101      	movs	r1, #1
 8004c10:	4618      	mov	r0, r3
 8004c12:	f000 fff7 	bl	8005c04 <RCCEx_PLL3_Config>
 8004c16:	4603      	mov	r3, r0
 8004c18:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8004c1c:	e00a      	b.n	8004c34 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004c1e:	2301      	movs	r3, #1
 8004c20:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004c24:	e006      	b.n	8004c34 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8004c26:	bf00      	nop
 8004c28:	e004      	b.n	8004c34 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8004c2a:	bf00      	nop
 8004c2c:	e002      	b.n	8004c34 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8004c2e:	bf00      	nop
 8004c30:	e000      	b.n	8004c34 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8004c32:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004c34:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004c38:	2b00      	cmp	r3, #0
 8004c3a:	d10d      	bne.n	8004c58 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8004c3c:	4b05      	ldr	r3, [pc, #20]	@ (8004c54 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004c3e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004c40:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8004c44:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c48:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004c4a:	4a02      	ldr	r2, [pc, #8]	@ (8004c54 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004c4c:	430b      	orrs	r3, r1
 8004c4e:	6513      	str	r3, [r2, #80]	@ 0x50
 8004c50:	e006      	b.n	8004c60 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8004c52:	bf00      	nop
 8004c54:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004c58:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004c5c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8004c60:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c68:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8004c6c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8004c70:	2300      	movs	r3, #0
 8004c72:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8004c76:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8004c7a:	460b      	mov	r3, r1
 8004c7c:	4313      	orrs	r3, r2
 8004c7e:	d055      	beq.n	8004d2c <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8004c80:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c84:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8004c88:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004c8c:	d033      	beq.n	8004cf6 <HAL_RCCEx_PeriphCLKConfig+0x66a>
 8004c8e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004c92:	d82c      	bhi.n	8004cee <HAL_RCCEx_PeriphCLKConfig+0x662>
 8004c94:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004c98:	d02f      	beq.n	8004cfa <HAL_RCCEx_PeriphCLKConfig+0x66e>
 8004c9a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004c9e:	d826      	bhi.n	8004cee <HAL_RCCEx_PeriphCLKConfig+0x662>
 8004ca0:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8004ca4:	d02b      	beq.n	8004cfe <HAL_RCCEx_PeriphCLKConfig+0x672>
 8004ca6:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8004caa:	d820      	bhi.n	8004cee <HAL_RCCEx_PeriphCLKConfig+0x662>
 8004cac:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004cb0:	d012      	beq.n	8004cd8 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 8004cb2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004cb6:	d81a      	bhi.n	8004cee <HAL_RCCEx_PeriphCLKConfig+0x662>
 8004cb8:	2b00      	cmp	r3, #0
 8004cba:	d022      	beq.n	8004d02 <HAL_RCCEx_PeriphCLKConfig+0x676>
 8004cbc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004cc0:	d115      	bne.n	8004cee <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004cc2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004cc6:	3308      	adds	r3, #8
 8004cc8:	2101      	movs	r1, #1
 8004cca:	4618      	mov	r0, r3
 8004ccc:	f000 fee8 	bl	8005aa0 <RCCEx_PLL2_Config>
 8004cd0:	4603      	mov	r3, r0
 8004cd2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8004cd6:	e015      	b.n	8004d04 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004cd8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004cdc:	3328      	adds	r3, #40	@ 0x28
 8004cde:	2101      	movs	r1, #1
 8004ce0:	4618      	mov	r0, r3
 8004ce2:	f000 ff8f 	bl	8005c04 <RCCEx_PLL3_Config>
 8004ce6:	4603      	mov	r3, r0
 8004ce8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8004cec:	e00a      	b.n	8004d04 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8004cee:	2301      	movs	r3, #1
 8004cf0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004cf4:	e006      	b.n	8004d04 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8004cf6:	bf00      	nop
 8004cf8:	e004      	b.n	8004d04 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8004cfa:	bf00      	nop
 8004cfc:	e002      	b.n	8004d04 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8004cfe:	bf00      	nop
 8004d00:	e000      	b.n	8004d04 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8004d02:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004d04:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004d08:	2b00      	cmp	r3, #0
 8004d0a:	d10b      	bne.n	8004d24 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8004d0c:	4ba3      	ldr	r3, [pc, #652]	@ (8004f9c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004d0e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004d10:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8004d14:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d18:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8004d1c:	4a9f      	ldr	r2, [pc, #636]	@ (8004f9c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004d1e:	430b      	orrs	r3, r1
 8004d20:	6593      	str	r3, [r2, #88]	@ 0x58
 8004d22:	e003      	b.n	8004d2c <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004d24:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004d28:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8004d2c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d34:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8004d38:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8004d3c:	2300      	movs	r3, #0
 8004d3e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8004d42:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8004d46:	460b      	mov	r3, r1
 8004d48:	4313      	orrs	r3, r2
 8004d4a:	d037      	beq.n	8004dbc <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8004d4c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d50:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004d52:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004d56:	d00e      	beq.n	8004d76 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 8004d58:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004d5c:	d816      	bhi.n	8004d8c <HAL_RCCEx_PeriphCLKConfig+0x700>
 8004d5e:	2b00      	cmp	r3, #0
 8004d60:	d018      	beq.n	8004d94 <HAL_RCCEx_PeriphCLKConfig+0x708>
 8004d62:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004d66:	d111      	bne.n	8004d8c <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004d68:	4b8c      	ldr	r3, [pc, #560]	@ (8004f9c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004d6a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d6c:	4a8b      	ldr	r2, [pc, #556]	@ (8004f9c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004d6e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004d72:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8004d74:	e00f      	b.n	8004d96 <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004d76:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d7a:	3308      	adds	r3, #8
 8004d7c:	2101      	movs	r1, #1
 8004d7e:	4618      	mov	r0, r3
 8004d80:	f000 fe8e 	bl	8005aa0 <RCCEx_PLL2_Config>
 8004d84:	4603      	mov	r3, r0
 8004d86:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8004d8a:	e004      	b.n	8004d96 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004d8c:	2301      	movs	r3, #1
 8004d8e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004d92:	e000      	b.n	8004d96 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 8004d94:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004d96:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004d9a:	2b00      	cmp	r3, #0
 8004d9c:	d10a      	bne.n	8004db4 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8004d9e:	4b7f      	ldr	r3, [pc, #508]	@ (8004f9c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004da0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004da2:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8004da6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004daa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004dac:	4a7b      	ldr	r2, [pc, #492]	@ (8004f9c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004dae:	430b      	orrs	r3, r1
 8004db0:	6513      	str	r3, [r2, #80]	@ 0x50
 8004db2:	e003      	b.n	8004dbc <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004db4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004db8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8004dbc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004dc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004dc4:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8004dc8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004dcc:	2300      	movs	r3, #0
 8004dce:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8004dd2:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8004dd6:	460b      	mov	r3, r1
 8004dd8:	4313      	orrs	r3, r2
 8004dda:	d039      	beq.n	8004e50 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8004ddc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004de0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004de2:	2b03      	cmp	r3, #3
 8004de4:	d81c      	bhi.n	8004e20 <HAL_RCCEx_PeriphCLKConfig+0x794>
 8004de6:	a201      	add	r2, pc, #4	@ (adr r2, 8004dec <HAL_RCCEx_PeriphCLKConfig+0x760>)
 8004de8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004dec:	08004e29 	.word	0x08004e29
 8004df0:	08004dfd 	.word	0x08004dfd
 8004df4:	08004e0b 	.word	0x08004e0b
 8004df8:	08004e29 	.word	0x08004e29
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004dfc:	4b67      	ldr	r3, [pc, #412]	@ (8004f9c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004dfe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e00:	4a66      	ldr	r2, [pc, #408]	@ (8004f9c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004e02:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004e06:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8004e08:	e00f      	b.n	8004e2a <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8004e0a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e0e:	3308      	adds	r3, #8
 8004e10:	2102      	movs	r1, #2
 8004e12:	4618      	mov	r0, r3
 8004e14:	f000 fe44 	bl	8005aa0 <RCCEx_PLL2_Config>
 8004e18:	4603      	mov	r3, r0
 8004e1a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 8004e1e:	e004      	b.n	8004e2a <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8004e20:	2301      	movs	r3, #1
 8004e22:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004e26:	e000      	b.n	8004e2a <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 8004e28:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004e2a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004e2e:	2b00      	cmp	r3, #0
 8004e30:	d10a      	bne.n	8004e48 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8004e32:	4b5a      	ldr	r3, [pc, #360]	@ (8004f9c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004e34:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004e36:	f023 0103 	bic.w	r1, r3, #3
 8004e3a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e3e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004e40:	4a56      	ldr	r2, [pc, #344]	@ (8004f9c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004e42:	430b      	orrs	r3, r1
 8004e44:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004e46:	e003      	b.n	8004e50 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004e48:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004e4c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004e50:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e58:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8004e5c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004e60:	2300      	movs	r3, #0
 8004e62:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8004e66:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8004e6a:	460b      	mov	r3, r1
 8004e6c:	4313      	orrs	r3, r2
 8004e6e:	f000 809f 	beq.w	8004fb0 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004e72:	4b4b      	ldr	r3, [pc, #300]	@ (8004fa0 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	4a4a      	ldr	r2, [pc, #296]	@ (8004fa0 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8004e78:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004e7c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004e7e:	f7fc fa49 	bl	8001314 <HAL_GetTick>
 8004e82:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004e86:	e00b      	b.n	8004ea0 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004e88:	f7fc fa44 	bl	8001314 <HAL_GetTick>
 8004e8c:	4602      	mov	r2, r0
 8004e8e:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8004e92:	1ad3      	subs	r3, r2, r3
 8004e94:	2b64      	cmp	r3, #100	@ 0x64
 8004e96:	d903      	bls.n	8004ea0 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 8004e98:	2303      	movs	r3, #3
 8004e9a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004e9e:	e005      	b.n	8004eac <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004ea0:	4b3f      	ldr	r3, [pc, #252]	@ (8004fa0 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004ea8:	2b00      	cmp	r3, #0
 8004eaa:	d0ed      	beq.n	8004e88 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 8004eac:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004eb0:	2b00      	cmp	r3, #0
 8004eb2:	d179      	bne.n	8004fa8 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8004eb4:	4b39      	ldr	r3, [pc, #228]	@ (8004f9c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004eb6:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8004eb8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ebc:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8004ec0:	4053      	eors	r3, r2
 8004ec2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004ec6:	2b00      	cmp	r3, #0
 8004ec8:	d015      	beq.n	8004ef6 <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004eca:	4b34      	ldr	r3, [pc, #208]	@ (8004f9c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004ecc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004ece:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004ed2:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004ed6:	4b31      	ldr	r3, [pc, #196]	@ (8004f9c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004ed8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004eda:	4a30      	ldr	r2, [pc, #192]	@ (8004f9c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004edc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004ee0:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004ee2:	4b2e      	ldr	r3, [pc, #184]	@ (8004f9c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004ee4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004ee6:	4a2d      	ldr	r2, [pc, #180]	@ (8004f9c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004ee8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004eec:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8004eee:	4a2b      	ldr	r2, [pc, #172]	@ (8004f9c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004ef0:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8004ef4:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8004ef6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004efa:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8004efe:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004f02:	d118      	bne.n	8004f36 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004f04:	f7fc fa06 	bl	8001314 <HAL_GetTick>
 8004f08:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004f0c:	e00d      	b.n	8004f2a <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004f0e:	f7fc fa01 	bl	8001314 <HAL_GetTick>
 8004f12:	4602      	mov	r2, r0
 8004f14:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8004f18:	1ad2      	subs	r2, r2, r3
 8004f1a:	f241 3388 	movw	r3, #5000	@ 0x1388
 8004f1e:	429a      	cmp	r2, r3
 8004f20:	d903      	bls.n	8004f2a <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 8004f22:	2303      	movs	r3, #3
 8004f24:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 8004f28:	e005      	b.n	8004f36 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004f2a:	4b1c      	ldr	r3, [pc, #112]	@ (8004f9c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004f2c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004f2e:	f003 0302 	and.w	r3, r3, #2
 8004f32:	2b00      	cmp	r3, #0
 8004f34:	d0eb      	beq.n	8004f0e <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 8004f36:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004f3a:	2b00      	cmp	r3, #0
 8004f3c:	d129      	bne.n	8004f92 <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004f3e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f42:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8004f46:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004f4a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004f4e:	d10e      	bne.n	8004f6e <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 8004f50:	4b12      	ldr	r3, [pc, #72]	@ (8004f9c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004f52:	691b      	ldr	r3, [r3, #16]
 8004f54:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8004f58:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f5c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8004f60:	091a      	lsrs	r2, r3, #4
 8004f62:	4b10      	ldr	r3, [pc, #64]	@ (8004fa4 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 8004f64:	4013      	ands	r3, r2
 8004f66:	4a0d      	ldr	r2, [pc, #52]	@ (8004f9c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004f68:	430b      	orrs	r3, r1
 8004f6a:	6113      	str	r3, [r2, #16]
 8004f6c:	e005      	b.n	8004f7a <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 8004f6e:	4b0b      	ldr	r3, [pc, #44]	@ (8004f9c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004f70:	691b      	ldr	r3, [r3, #16]
 8004f72:	4a0a      	ldr	r2, [pc, #40]	@ (8004f9c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004f74:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8004f78:	6113      	str	r3, [r2, #16]
 8004f7a:	4b08      	ldr	r3, [pc, #32]	@ (8004f9c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004f7c:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8004f7e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f82:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8004f86:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004f8a:	4a04      	ldr	r2, [pc, #16]	@ (8004f9c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004f8c:	430b      	orrs	r3, r1
 8004f8e:	6713      	str	r3, [r2, #112]	@ 0x70
 8004f90:	e00e      	b.n	8004fb0 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004f92:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004f96:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 8004f9a:	e009      	b.n	8004fb0 <HAL_RCCEx_PeriphCLKConfig+0x924>
 8004f9c:	58024400 	.word	0x58024400
 8004fa0:	58024800 	.word	0x58024800
 8004fa4:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004fa8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004fac:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8004fb0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004fb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004fb8:	f002 0301 	and.w	r3, r2, #1
 8004fbc:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004fc0:	2300      	movs	r3, #0
 8004fc2:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8004fc6:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8004fca:	460b      	mov	r3, r1
 8004fcc:	4313      	orrs	r3, r2
 8004fce:	f000 8089 	beq.w	80050e4 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8004fd2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004fd6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004fd8:	2b28      	cmp	r3, #40	@ 0x28
 8004fda:	d86b      	bhi.n	80050b4 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 8004fdc:	a201      	add	r2, pc, #4	@ (adr r2, 8004fe4 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8004fde:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004fe2:	bf00      	nop
 8004fe4:	080050bd 	.word	0x080050bd
 8004fe8:	080050b5 	.word	0x080050b5
 8004fec:	080050b5 	.word	0x080050b5
 8004ff0:	080050b5 	.word	0x080050b5
 8004ff4:	080050b5 	.word	0x080050b5
 8004ff8:	080050b5 	.word	0x080050b5
 8004ffc:	080050b5 	.word	0x080050b5
 8005000:	080050b5 	.word	0x080050b5
 8005004:	08005089 	.word	0x08005089
 8005008:	080050b5 	.word	0x080050b5
 800500c:	080050b5 	.word	0x080050b5
 8005010:	080050b5 	.word	0x080050b5
 8005014:	080050b5 	.word	0x080050b5
 8005018:	080050b5 	.word	0x080050b5
 800501c:	080050b5 	.word	0x080050b5
 8005020:	080050b5 	.word	0x080050b5
 8005024:	0800509f 	.word	0x0800509f
 8005028:	080050b5 	.word	0x080050b5
 800502c:	080050b5 	.word	0x080050b5
 8005030:	080050b5 	.word	0x080050b5
 8005034:	080050b5 	.word	0x080050b5
 8005038:	080050b5 	.word	0x080050b5
 800503c:	080050b5 	.word	0x080050b5
 8005040:	080050b5 	.word	0x080050b5
 8005044:	080050bd 	.word	0x080050bd
 8005048:	080050b5 	.word	0x080050b5
 800504c:	080050b5 	.word	0x080050b5
 8005050:	080050b5 	.word	0x080050b5
 8005054:	080050b5 	.word	0x080050b5
 8005058:	080050b5 	.word	0x080050b5
 800505c:	080050b5 	.word	0x080050b5
 8005060:	080050b5 	.word	0x080050b5
 8005064:	080050bd 	.word	0x080050bd
 8005068:	080050b5 	.word	0x080050b5
 800506c:	080050b5 	.word	0x080050b5
 8005070:	080050b5 	.word	0x080050b5
 8005074:	080050b5 	.word	0x080050b5
 8005078:	080050b5 	.word	0x080050b5
 800507c:	080050b5 	.word	0x080050b5
 8005080:	080050b5 	.word	0x080050b5
 8005084:	080050bd 	.word	0x080050bd
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005088:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800508c:	3308      	adds	r3, #8
 800508e:	2101      	movs	r1, #1
 8005090:	4618      	mov	r0, r3
 8005092:	f000 fd05 	bl	8005aa0 <RCCEx_PLL2_Config>
 8005096:	4603      	mov	r3, r0
 8005098:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800509c:	e00f      	b.n	80050be <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800509e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80050a2:	3328      	adds	r3, #40	@ 0x28
 80050a4:	2101      	movs	r1, #1
 80050a6:	4618      	mov	r0, r3
 80050a8:	f000 fdac 	bl	8005c04 <RCCEx_PLL3_Config>
 80050ac:	4603      	mov	r3, r0
 80050ae:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 80050b2:	e004      	b.n	80050be <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80050b4:	2301      	movs	r3, #1
 80050b6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80050ba:	e000      	b.n	80050be <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 80050bc:	bf00      	nop
    }

    if (ret == HAL_OK)
 80050be:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80050c2:	2b00      	cmp	r3, #0
 80050c4:	d10a      	bne.n	80050dc <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 80050c6:	4bbf      	ldr	r3, [pc, #764]	@ (80053c4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80050c8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80050ca:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 80050ce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80050d2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80050d4:	4abb      	ldr	r2, [pc, #748]	@ (80053c4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80050d6:	430b      	orrs	r3, r1
 80050d8:	6553      	str	r3, [r2, #84]	@ 0x54
 80050da:	e003      	b.n	80050e4 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80050dc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80050e0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 80050e4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80050e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80050ec:	f002 0302 	and.w	r3, r2, #2
 80050f0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80050f4:	2300      	movs	r3, #0
 80050f6:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 80050fa:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 80050fe:	460b      	mov	r3, r1
 8005100:	4313      	orrs	r3, r2
 8005102:	d041      	beq.n	8005188 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8005104:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005108:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800510a:	2b05      	cmp	r3, #5
 800510c:	d824      	bhi.n	8005158 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 800510e:	a201      	add	r2, pc, #4	@ (adr r2, 8005114 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 8005110:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005114:	08005161 	.word	0x08005161
 8005118:	0800512d 	.word	0x0800512d
 800511c:	08005143 	.word	0x08005143
 8005120:	08005161 	.word	0x08005161
 8005124:	08005161 	.word	0x08005161
 8005128:	08005161 	.word	0x08005161
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800512c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005130:	3308      	adds	r3, #8
 8005132:	2101      	movs	r1, #1
 8005134:	4618      	mov	r0, r3
 8005136:	f000 fcb3 	bl	8005aa0 <RCCEx_PLL2_Config>
 800513a:	4603      	mov	r3, r0
 800513c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8005140:	e00f      	b.n	8005162 <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005142:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005146:	3328      	adds	r3, #40	@ 0x28
 8005148:	2101      	movs	r1, #1
 800514a:	4618      	mov	r0, r3
 800514c:	f000 fd5a 	bl	8005c04 <RCCEx_PLL3_Config>
 8005150:	4603      	mov	r3, r0
 8005152:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8005156:	e004      	b.n	8005162 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005158:	2301      	movs	r3, #1
 800515a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800515e:	e000      	b.n	8005162 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 8005160:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005162:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005166:	2b00      	cmp	r3, #0
 8005168:	d10a      	bne.n	8005180 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 800516a:	4b96      	ldr	r3, [pc, #600]	@ (80053c4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800516c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800516e:	f023 0107 	bic.w	r1, r3, #7
 8005172:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005176:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005178:	4a92      	ldr	r2, [pc, #584]	@ (80053c4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800517a:	430b      	orrs	r3, r1
 800517c:	6553      	str	r3, [r2, #84]	@ 0x54
 800517e:	e003      	b.n	8005188 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005180:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005184:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005188:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800518c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005190:	f002 0304 	and.w	r3, r2, #4
 8005194:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005198:	2300      	movs	r3, #0
 800519a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800519e:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 80051a2:	460b      	mov	r3, r1
 80051a4:	4313      	orrs	r3, r2
 80051a6:	d044      	beq.n	8005232 <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 80051a8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80051ac:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80051b0:	2b05      	cmp	r3, #5
 80051b2:	d825      	bhi.n	8005200 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 80051b4:	a201      	add	r2, pc, #4	@ (adr r2, 80051bc <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 80051b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80051ba:	bf00      	nop
 80051bc:	08005209 	.word	0x08005209
 80051c0:	080051d5 	.word	0x080051d5
 80051c4:	080051eb 	.word	0x080051eb
 80051c8:	08005209 	.word	0x08005209
 80051cc:	08005209 	.word	0x08005209
 80051d0:	08005209 	.word	0x08005209
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80051d4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80051d8:	3308      	adds	r3, #8
 80051da:	2101      	movs	r1, #1
 80051dc:	4618      	mov	r0, r3
 80051de:	f000 fc5f 	bl	8005aa0 <RCCEx_PLL2_Config>
 80051e2:	4603      	mov	r3, r0
 80051e4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 80051e8:	e00f      	b.n	800520a <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80051ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80051ee:	3328      	adds	r3, #40	@ 0x28
 80051f0:	2101      	movs	r1, #1
 80051f2:	4618      	mov	r0, r3
 80051f4:	f000 fd06 	bl	8005c04 <RCCEx_PLL3_Config>
 80051f8:	4603      	mov	r3, r0
 80051fa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 80051fe:	e004      	b.n	800520a <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005200:	2301      	movs	r3, #1
 8005202:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005206:	e000      	b.n	800520a <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 8005208:	bf00      	nop
    }

    if (ret == HAL_OK)
 800520a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800520e:	2b00      	cmp	r3, #0
 8005210:	d10b      	bne.n	800522a <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005212:	4b6c      	ldr	r3, [pc, #432]	@ (80053c4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005214:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005216:	f023 0107 	bic.w	r1, r3, #7
 800521a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800521e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005222:	4a68      	ldr	r2, [pc, #416]	@ (80053c4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005224:	430b      	orrs	r3, r1
 8005226:	6593      	str	r3, [r2, #88]	@ 0x58
 8005228:	e003      	b.n	8005232 <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800522a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800522e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8005232:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005236:	e9d3 2300 	ldrd	r2, r3, [r3]
 800523a:	f002 0320 	and.w	r3, r2, #32
 800523e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8005242:	2300      	movs	r3, #0
 8005244:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8005248:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800524c:	460b      	mov	r3, r1
 800524e:	4313      	orrs	r3, r2
 8005250:	d055      	beq.n	80052fe <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 8005252:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005256:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800525a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800525e:	d033      	beq.n	80052c8 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 8005260:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005264:	d82c      	bhi.n	80052c0 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8005266:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800526a:	d02f      	beq.n	80052cc <HAL_RCCEx_PeriphCLKConfig+0xc40>
 800526c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005270:	d826      	bhi.n	80052c0 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8005272:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8005276:	d02b      	beq.n	80052d0 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 8005278:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800527c:	d820      	bhi.n	80052c0 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800527e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005282:	d012      	beq.n	80052aa <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 8005284:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005288:	d81a      	bhi.n	80052c0 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800528a:	2b00      	cmp	r3, #0
 800528c:	d022      	beq.n	80052d4 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 800528e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005292:	d115      	bne.n	80052c0 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005294:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005298:	3308      	adds	r3, #8
 800529a:	2100      	movs	r1, #0
 800529c:	4618      	mov	r0, r3
 800529e:	f000 fbff 	bl	8005aa0 <RCCEx_PLL2_Config>
 80052a2:	4603      	mov	r3, r0
 80052a4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 80052a8:	e015      	b.n	80052d6 <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80052aa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80052ae:	3328      	adds	r3, #40	@ 0x28
 80052b0:	2102      	movs	r1, #2
 80052b2:	4618      	mov	r0, r3
 80052b4:	f000 fca6 	bl	8005c04 <RCCEx_PLL3_Config>
 80052b8:	4603      	mov	r3, r0
 80052ba:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 80052be:	e00a      	b.n	80052d6 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80052c0:	2301      	movs	r3, #1
 80052c2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80052c6:	e006      	b.n	80052d6 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 80052c8:	bf00      	nop
 80052ca:	e004      	b.n	80052d6 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 80052cc:	bf00      	nop
 80052ce:	e002      	b.n	80052d6 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 80052d0:	bf00      	nop
 80052d2:	e000      	b.n	80052d6 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 80052d4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80052d6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80052da:	2b00      	cmp	r3, #0
 80052dc:	d10b      	bne.n	80052f6 <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80052de:	4b39      	ldr	r3, [pc, #228]	@ (80053c4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80052e0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80052e2:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 80052e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80052ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80052ee:	4a35      	ldr	r2, [pc, #212]	@ (80053c4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80052f0:	430b      	orrs	r3, r1
 80052f2:	6553      	str	r3, [r2, #84]	@ 0x54
 80052f4:	e003      	b.n	80052fe <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80052f6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80052fa:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 80052fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005302:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005306:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 800530a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800530e:	2300      	movs	r3, #0
 8005310:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8005314:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8005318:	460b      	mov	r3, r1
 800531a:	4313      	orrs	r3, r2
 800531c:	d058      	beq.n	80053d0 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 800531e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005322:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005326:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800532a:	d033      	beq.n	8005394 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 800532c:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8005330:	d82c      	bhi.n	800538c <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8005332:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005336:	d02f      	beq.n	8005398 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 8005338:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800533c:	d826      	bhi.n	800538c <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800533e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005342:	d02b      	beq.n	800539c <HAL_RCCEx_PeriphCLKConfig+0xd10>
 8005344:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005348:	d820      	bhi.n	800538c <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800534a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800534e:	d012      	beq.n	8005376 <HAL_RCCEx_PeriphCLKConfig+0xcea>
 8005350:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005354:	d81a      	bhi.n	800538c <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8005356:	2b00      	cmp	r3, #0
 8005358:	d022      	beq.n	80053a0 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 800535a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800535e:	d115      	bne.n	800538c <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005360:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005364:	3308      	adds	r3, #8
 8005366:	2100      	movs	r1, #0
 8005368:	4618      	mov	r0, r3
 800536a:	f000 fb99 	bl	8005aa0 <RCCEx_PLL2_Config>
 800536e:	4603      	mov	r3, r0
 8005370:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8005374:	e015      	b.n	80053a2 <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8005376:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800537a:	3328      	adds	r3, #40	@ 0x28
 800537c:	2102      	movs	r1, #2
 800537e:	4618      	mov	r0, r3
 8005380:	f000 fc40 	bl	8005c04 <RCCEx_PLL3_Config>
 8005384:	4603      	mov	r3, r0
 8005386:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800538a:	e00a      	b.n	80053a2 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800538c:	2301      	movs	r3, #1
 800538e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005392:	e006      	b.n	80053a2 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8005394:	bf00      	nop
 8005396:	e004      	b.n	80053a2 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8005398:	bf00      	nop
 800539a:	e002      	b.n	80053a2 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800539c:	bf00      	nop
 800539e:	e000      	b.n	80053a2 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 80053a0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80053a2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80053a6:	2b00      	cmp	r3, #0
 80053a8:	d10e      	bne.n	80053c8 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80053aa:	4b06      	ldr	r3, [pc, #24]	@ (80053c4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80053ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80053ae:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 80053b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80053b6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80053ba:	4a02      	ldr	r2, [pc, #8]	@ (80053c4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80053bc:	430b      	orrs	r3, r1
 80053be:	6593      	str	r3, [r2, #88]	@ 0x58
 80053c0:	e006      	b.n	80053d0 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 80053c2:	bf00      	nop
 80053c4:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80053c8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80053cc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 80053d0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80053d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80053d8:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 80053dc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80053e0:	2300      	movs	r3, #0
 80053e2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80053e6:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 80053ea:	460b      	mov	r3, r1
 80053ec:	4313      	orrs	r3, r2
 80053ee:	d055      	beq.n	800549c <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 80053f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80053f4:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80053f8:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 80053fc:	d033      	beq.n	8005466 <HAL_RCCEx_PeriphCLKConfig+0xdda>
 80053fe:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8005402:	d82c      	bhi.n	800545e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8005404:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005408:	d02f      	beq.n	800546a <HAL_RCCEx_PeriphCLKConfig+0xdde>
 800540a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800540e:	d826      	bhi.n	800545e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8005410:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8005414:	d02b      	beq.n	800546e <HAL_RCCEx_PeriphCLKConfig+0xde2>
 8005416:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 800541a:	d820      	bhi.n	800545e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800541c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005420:	d012      	beq.n	8005448 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 8005422:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005426:	d81a      	bhi.n	800545e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8005428:	2b00      	cmp	r3, #0
 800542a:	d022      	beq.n	8005472 <HAL_RCCEx_PeriphCLKConfig+0xde6>
 800542c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005430:	d115      	bne.n	800545e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005432:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005436:	3308      	adds	r3, #8
 8005438:	2100      	movs	r1, #0
 800543a:	4618      	mov	r0, r3
 800543c:	f000 fb30 	bl	8005aa0 <RCCEx_PLL2_Config>
 8005440:	4603      	mov	r3, r0
 8005442:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8005446:	e015      	b.n	8005474 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8005448:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800544c:	3328      	adds	r3, #40	@ 0x28
 800544e:	2102      	movs	r1, #2
 8005450:	4618      	mov	r0, r3
 8005452:	f000 fbd7 	bl	8005c04 <RCCEx_PLL3_Config>
 8005456:	4603      	mov	r3, r0
 8005458:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800545c:	e00a      	b.n	8005474 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800545e:	2301      	movs	r3, #1
 8005460:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005464:	e006      	b.n	8005474 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8005466:	bf00      	nop
 8005468:	e004      	b.n	8005474 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800546a:	bf00      	nop
 800546c:	e002      	b.n	8005474 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800546e:	bf00      	nop
 8005470:	e000      	b.n	8005474 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8005472:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005474:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005478:	2b00      	cmp	r3, #0
 800547a:	d10b      	bne.n	8005494 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 800547c:	4ba1      	ldr	r3, [pc, #644]	@ (8005704 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800547e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005480:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8005484:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005488:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800548c:	4a9d      	ldr	r2, [pc, #628]	@ (8005704 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800548e:	430b      	orrs	r3, r1
 8005490:	6593      	str	r3, [r2, #88]	@ 0x58
 8005492:	e003      	b.n	800549c <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005494:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005498:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 800549c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80054a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054a4:	f002 0308 	and.w	r3, r2, #8
 80054a8:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80054ac:	2300      	movs	r3, #0
 80054ae:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80054b2:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 80054b6:	460b      	mov	r3, r1
 80054b8:	4313      	orrs	r3, r2
 80054ba:	d01e      	beq.n	80054fa <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 80054bc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80054c0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80054c4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80054c8:	d10c      	bne.n	80054e4 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80054ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80054ce:	3328      	adds	r3, #40	@ 0x28
 80054d0:	2102      	movs	r1, #2
 80054d2:	4618      	mov	r0, r3
 80054d4:	f000 fb96 	bl	8005c04 <RCCEx_PLL3_Config>
 80054d8:	4603      	mov	r3, r0
 80054da:	2b00      	cmp	r3, #0
 80054dc:	d002      	beq.n	80054e4 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 80054de:	2301      	movs	r3, #1
 80054e0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 80054e4:	4b87      	ldr	r3, [pc, #540]	@ (8005704 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80054e6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80054e8:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80054ec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80054f0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80054f4:	4a83      	ldr	r2, [pc, #524]	@ (8005704 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80054f6:	430b      	orrs	r3, r1
 80054f8:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80054fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80054fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005502:	f002 0310 	and.w	r3, r2, #16
 8005506:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800550a:	2300      	movs	r3, #0
 800550c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8005510:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8005514:	460b      	mov	r3, r1
 8005516:	4313      	orrs	r3, r2
 8005518:	d01e      	beq.n	8005558 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 800551a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800551e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005522:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005526:	d10c      	bne.n	8005542 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8005528:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800552c:	3328      	adds	r3, #40	@ 0x28
 800552e:	2102      	movs	r1, #2
 8005530:	4618      	mov	r0, r3
 8005532:	f000 fb67 	bl	8005c04 <RCCEx_PLL3_Config>
 8005536:	4603      	mov	r3, r0
 8005538:	2b00      	cmp	r3, #0
 800553a:	d002      	beq.n	8005542 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 800553c:	2301      	movs	r3, #1
 800553e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8005542:	4b70      	ldr	r3, [pc, #448]	@ (8005704 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005544:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005546:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800554a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800554e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005552:	4a6c      	ldr	r2, [pc, #432]	@ (8005704 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005554:	430b      	orrs	r3, r1
 8005556:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005558:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800555c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005560:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8005564:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005568:	2300      	movs	r3, #0
 800556a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800556e:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8005572:	460b      	mov	r3, r1
 8005574:	4313      	orrs	r3, r2
 8005576:	d03e      	beq.n	80055f6 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8005578:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800557c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8005580:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005584:	d022      	beq.n	80055cc <HAL_RCCEx_PeriphCLKConfig+0xf40>
 8005586:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800558a:	d81b      	bhi.n	80055c4 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 800558c:	2b00      	cmp	r3, #0
 800558e:	d003      	beq.n	8005598 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 8005590:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005594:	d00b      	beq.n	80055ae <HAL_RCCEx_PeriphCLKConfig+0xf22>
 8005596:	e015      	b.n	80055c4 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005598:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800559c:	3308      	adds	r3, #8
 800559e:	2100      	movs	r1, #0
 80055a0:	4618      	mov	r0, r3
 80055a2:	f000 fa7d 	bl	8005aa0 <RCCEx_PLL2_Config>
 80055a6:	4603      	mov	r3, r0
 80055a8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 80055ac:	e00f      	b.n	80055ce <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80055ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80055b2:	3328      	adds	r3, #40	@ 0x28
 80055b4:	2102      	movs	r1, #2
 80055b6:	4618      	mov	r0, r3
 80055b8:	f000 fb24 	bl	8005c04 <RCCEx_PLL3_Config>
 80055bc:	4603      	mov	r3, r0
 80055be:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 80055c2:	e004      	b.n	80055ce <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80055c4:	2301      	movs	r3, #1
 80055c6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80055ca:	e000      	b.n	80055ce <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 80055cc:	bf00      	nop
    }

    if (ret == HAL_OK)
 80055ce:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80055d2:	2b00      	cmp	r3, #0
 80055d4:	d10b      	bne.n	80055ee <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80055d6:	4b4b      	ldr	r3, [pc, #300]	@ (8005704 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80055d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80055da:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 80055de:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80055e2:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80055e6:	4a47      	ldr	r2, [pc, #284]	@ (8005704 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80055e8:	430b      	orrs	r3, r1
 80055ea:	6593      	str	r3, [r2, #88]	@ 0x58
 80055ec:	e003      	b.n	80055f6 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80055ee:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80055f2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80055f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80055fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055fe:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8005602:	67bb      	str	r3, [r7, #120]	@ 0x78
 8005604:	2300      	movs	r3, #0
 8005606:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8005608:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 800560c:	460b      	mov	r3, r1
 800560e:	4313      	orrs	r3, r2
 8005610:	d03b      	beq.n	800568a <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 8005612:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005616:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800561a:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800561e:	d01f      	beq.n	8005660 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 8005620:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8005624:	d818      	bhi.n	8005658 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 8005626:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800562a:	d003      	beq.n	8005634 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 800562c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005630:	d007      	beq.n	8005642 <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 8005632:	e011      	b.n	8005658 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005634:	4b33      	ldr	r3, [pc, #204]	@ (8005704 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005636:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005638:	4a32      	ldr	r2, [pc, #200]	@ (8005704 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800563a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800563e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8005640:	e00f      	b.n	8005662 <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005642:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005646:	3328      	adds	r3, #40	@ 0x28
 8005648:	2101      	movs	r1, #1
 800564a:	4618      	mov	r0, r3
 800564c:	f000 fada 	bl	8005c04 <RCCEx_PLL3_Config>
 8005650:	4603      	mov	r3, r0
 8005652:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 8005656:	e004      	b.n	8005662 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005658:	2301      	movs	r3, #1
 800565a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800565e:	e000      	b.n	8005662 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 8005660:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005662:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005666:	2b00      	cmp	r3, #0
 8005668:	d10b      	bne.n	8005682 <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800566a:	4b26      	ldr	r3, [pc, #152]	@ (8005704 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800566c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800566e:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8005672:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005676:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800567a:	4a22      	ldr	r2, [pc, #136]	@ (8005704 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800567c:	430b      	orrs	r3, r1
 800567e:	6553      	str	r3, [r2, #84]	@ 0x54
 8005680:	e003      	b.n	800568a <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005682:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005686:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800568a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800568e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005692:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8005696:	673b      	str	r3, [r7, #112]	@ 0x70
 8005698:	2300      	movs	r3, #0
 800569a:	677b      	str	r3, [r7, #116]	@ 0x74
 800569c:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 80056a0:	460b      	mov	r3, r1
 80056a2:	4313      	orrs	r3, r2
 80056a4:	d034      	beq.n	8005710 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 80056a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80056aa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80056ac:	2b00      	cmp	r3, #0
 80056ae:	d003      	beq.n	80056b8 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 80056b0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80056b4:	d007      	beq.n	80056c6 <HAL_RCCEx_PeriphCLKConfig+0x103a>
 80056b6:	e011      	b.n	80056dc <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80056b8:	4b12      	ldr	r3, [pc, #72]	@ (8005704 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80056ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80056bc:	4a11      	ldr	r2, [pc, #68]	@ (8005704 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80056be:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80056c2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 80056c4:	e00e      	b.n	80056e4 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80056c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80056ca:	3308      	adds	r3, #8
 80056cc:	2102      	movs	r1, #2
 80056ce:	4618      	mov	r0, r3
 80056d0:	f000 f9e6 	bl	8005aa0 <RCCEx_PLL2_Config>
 80056d4:	4603      	mov	r3, r0
 80056d6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 80056da:	e003      	b.n	80056e4 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 80056dc:	2301      	movs	r3, #1
 80056de:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80056e2:	bf00      	nop
    }

    if (ret == HAL_OK)
 80056e4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80056e8:	2b00      	cmp	r3, #0
 80056ea:	d10d      	bne.n	8005708 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 80056ec:	4b05      	ldr	r3, [pc, #20]	@ (8005704 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80056ee:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80056f0:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80056f4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80056f8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80056fa:	4a02      	ldr	r2, [pc, #8]	@ (8005704 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80056fc:	430b      	orrs	r3, r1
 80056fe:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8005700:	e006      	b.n	8005710 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 8005702:	bf00      	nop
 8005704:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005708:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800570c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8005710:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005714:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005718:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 800571c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800571e:	2300      	movs	r3, #0
 8005720:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005722:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8005726:	460b      	mov	r3, r1
 8005728:	4313      	orrs	r3, r2
 800572a:	d00c      	beq.n	8005746 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800572c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005730:	3328      	adds	r3, #40	@ 0x28
 8005732:	2102      	movs	r1, #2
 8005734:	4618      	mov	r0, r3
 8005736:	f000 fa65 	bl	8005c04 <RCCEx_PLL3_Config>
 800573a:	4603      	mov	r3, r0
 800573c:	2b00      	cmp	r3, #0
 800573e:	d002      	beq.n	8005746 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 8005740:	2301      	movs	r3, #1
 8005742:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8005746:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800574a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800574e:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8005752:	663b      	str	r3, [r7, #96]	@ 0x60
 8005754:	2300      	movs	r3, #0
 8005756:	667b      	str	r3, [r7, #100]	@ 0x64
 8005758:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 800575c:	460b      	mov	r3, r1
 800575e:	4313      	orrs	r3, r2
 8005760:	d038      	beq.n	80057d4 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 8005762:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005766:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800576a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800576e:	d018      	beq.n	80057a2 <HAL_RCCEx_PeriphCLKConfig+0x1116>
 8005770:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005774:	d811      	bhi.n	800579a <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8005776:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800577a:	d014      	beq.n	80057a6 <HAL_RCCEx_PeriphCLKConfig+0x111a>
 800577c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005780:	d80b      	bhi.n	800579a <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8005782:	2b00      	cmp	r3, #0
 8005784:	d011      	beq.n	80057aa <HAL_RCCEx_PeriphCLKConfig+0x111e>
 8005786:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800578a:	d106      	bne.n	800579a <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800578c:	4bc3      	ldr	r3, [pc, #780]	@ (8005a9c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800578e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005790:	4ac2      	ldr	r2, [pc, #776]	@ (8005a9c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005792:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005796:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8005798:	e008      	b.n	80057ac <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800579a:	2301      	movs	r3, #1
 800579c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80057a0:	e004      	b.n	80057ac <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 80057a2:	bf00      	nop
 80057a4:	e002      	b.n	80057ac <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 80057a6:	bf00      	nop
 80057a8:	e000      	b.n	80057ac <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 80057aa:	bf00      	nop
    }

    if (ret == HAL_OK)
 80057ac:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80057b0:	2b00      	cmp	r3, #0
 80057b2:	d10b      	bne.n	80057cc <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80057b4:	4bb9      	ldr	r3, [pc, #740]	@ (8005a9c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80057b6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80057b8:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80057bc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80057c0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80057c4:	4ab5      	ldr	r2, [pc, #724]	@ (8005a9c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80057c6:	430b      	orrs	r3, r1
 80057c8:	6553      	str	r3, [r2, #84]	@ 0x54
 80057ca:	e003      	b.n	80057d4 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80057cc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80057d0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80057d4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80057d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80057dc:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 80057e0:	65bb      	str	r3, [r7, #88]	@ 0x58
 80057e2:	2300      	movs	r3, #0
 80057e4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80057e6:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 80057ea:	460b      	mov	r3, r1
 80057ec:	4313      	orrs	r3, r2
 80057ee:	d009      	beq.n	8005804 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80057f0:	4baa      	ldr	r3, [pc, #680]	@ (8005a9c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80057f2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80057f4:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 80057f8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80057fc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80057fe:	4aa7      	ldr	r2, [pc, #668]	@ (8005a9c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005800:	430b      	orrs	r3, r1
 8005802:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8005804:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005808:	e9d3 2300 	ldrd	r2, r3, [r3]
 800580c:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8005810:	653b      	str	r3, [r7, #80]	@ 0x50
 8005812:	2300      	movs	r3, #0
 8005814:	657b      	str	r3, [r7, #84]	@ 0x54
 8005816:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 800581a:	460b      	mov	r3, r1
 800581c:	4313      	orrs	r3, r2
 800581e:	d00a      	beq.n	8005836 <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8005820:	4b9e      	ldr	r3, [pc, #632]	@ (8005a9c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005822:	691b      	ldr	r3, [r3, #16]
 8005824:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 8005828:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800582c:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8005830:	4a9a      	ldr	r2, [pc, #616]	@ (8005a9c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005832:	430b      	orrs	r3, r1
 8005834:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8005836:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800583a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800583e:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8005842:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005844:	2300      	movs	r3, #0
 8005846:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005848:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 800584c:	460b      	mov	r3, r1
 800584e:	4313      	orrs	r3, r2
 8005850:	d009      	beq.n	8005866 <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8005852:	4b92      	ldr	r3, [pc, #584]	@ (8005a9c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005854:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005856:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 800585a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800585e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005860:	4a8e      	ldr	r2, [pc, #568]	@ (8005a9c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005862:	430b      	orrs	r3, r1
 8005864:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8005866:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800586a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800586e:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8005872:	643b      	str	r3, [r7, #64]	@ 0x40
 8005874:	2300      	movs	r3, #0
 8005876:	647b      	str	r3, [r7, #68]	@ 0x44
 8005878:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 800587c:	460b      	mov	r3, r1
 800587e:	4313      	orrs	r3, r2
 8005880:	d00e      	beq.n	80058a0 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8005882:	4b86      	ldr	r3, [pc, #536]	@ (8005a9c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005884:	691b      	ldr	r3, [r3, #16]
 8005886:	4a85      	ldr	r2, [pc, #532]	@ (8005a9c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005888:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800588c:	6113      	str	r3, [r2, #16]
 800588e:	4b83      	ldr	r3, [pc, #524]	@ (8005a9c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005890:	6919      	ldr	r1, [r3, #16]
 8005892:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005896:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800589a:	4a80      	ldr	r2, [pc, #512]	@ (8005a9c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800589c:	430b      	orrs	r3, r1
 800589e:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 80058a0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80058a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80058a8:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 80058ac:	63bb      	str	r3, [r7, #56]	@ 0x38
 80058ae:	2300      	movs	r3, #0
 80058b0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80058b2:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 80058b6:	460b      	mov	r3, r1
 80058b8:	4313      	orrs	r3, r2
 80058ba:	d009      	beq.n	80058d0 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 80058bc:	4b77      	ldr	r3, [pc, #476]	@ (8005a9c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80058be:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80058c0:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 80058c4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80058c8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80058ca:	4a74      	ldr	r2, [pc, #464]	@ (8005a9c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80058cc:	430b      	orrs	r3, r1
 80058ce:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80058d0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80058d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80058d8:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 80058dc:	633b      	str	r3, [r7, #48]	@ 0x30
 80058de:	2300      	movs	r3, #0
 80058e0:	637b      	str	r3, [r7, #52]	@ 0x34
 80058e2:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 80058e6:	460b      	mov	r3, r1
 80058e8:	4313      	orrs	r3, r2
 80058ea:	d00a      	beq.n	8005902 <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80058ec:	4b6b      	ldr	r3, [pc, #428]	@ (8005a9c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80058ee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80058f0:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 80058f4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80058f8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80058fc:	4a67      	ldr	r2, [pc, #412]	@ (8005a9c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80058fe:	430b      	orrs	r3, r1
 8005900:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8005902:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005906:	e9d3 2300 	ldrd	r2, r3, [r3]
 800590a:	2100      	movs	r1, #0
 800590c:	62b9      	str	r1, [r7, #40]	@ 0x28
 800590e:	f003 0301 	and.w	r3, r3, #1
 8005912:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005914:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8005918:	460b      	mov	r3, r1
 800591a:	4313      	orrs	r3, r2
 800591c:	d011      	beq.n	8005942 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800591e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005922:	3308      	adds	r3, #8
 8005924:	2100      	movs	r1, #0
 8005926:	4618      	mov	r0, r3
 8005928:	f000 f8ba 	bl	8005aa0 <RCCEx_PLL2_Config>
 800592c:	4603      	mov	r3, r0
 800592e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8005932:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005936:	2b00      	cmp	r3, #0
 8005938:	d003      	beq.n	8005942 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800593a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800593e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8005942:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005946:	e9d3 2300 	ldrd	r2, r3, [r3]
 800594a:	2100      	movs	r1, #0
 800594c:	6239      	str	r1, [r7, #32]
 800594e:	f003 0302 	and.w	r3, r3, #2
 8005952:	627b      	str	r3, [r7, #36]	@ 0x24
 8005954:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8005958:	460b      	mov	r3, r1
 800595a:	4313      	orrs	r3, r2
 800595c:	d011      	beq.n	8005982 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800595e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005962:	3308      	adds	r3, #8
 8005964:	2101      	movs	r1, #1
 8005966:	4618      	mov	r0, r3
 8005968:	f000 f89a 	bl	8005aa0 <RCCEx_PLL2_Config>
 800596c:	4603      	mov	r3, r0
 800596e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8005972:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005976:	2b00      	cmp	r3, #0
 8005978:	d003      	beq.n	8005982 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800597a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800597e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8005982:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005986:	e9d3 2300 	ldrd	r2, r3, [r3]
 800598a:	2100      	movs	r1, #0
 800598c:	61b9      	str	r1, [r7, #24]
 800598e:	f003 0304 	and.w	r3, r3, #4
 8005992:	61fb      	str	r3, [r7, #28]
 8005994:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8005998:	460b      	mov	r3, r1
 800599a:	4313      	orrs	r3, r2
 800599c:	d011      	beq.n	80059c2 <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800599e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80059a2:	3308      	adds	r3, #8
 80059a4:	2102      	movs	r1, #2
 80059a6:	4618      	mov	r0, r3
 80059a8:	f000 f87a 	bl	8005aa0 <RCCEx_PLL2_Config>
 80059ac:	4603      	mov	r3, r0
 80059ae:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80059b2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80059b6:	2b00      	cmp	r3, #0
 80059b8:	d003      	beq.n	80059c2 <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80059ba:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80059be:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 80059c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80059c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80059ca:	2100      	movs	r1, #0
 80059cc:	6139      	str	r1, [r7, #16]
 80059ce:	f003 0308 	and.w	r3, r3, #8
 80059d2:	617b      	str	r3, [r7, #20]
 80059d4:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 80059d8:	460b      	mov	r3, r1
 80059da:	4313      	orrs	r3, r2
 80059dc:	d011      	beq.n	8005a02 <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80059de:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80059e2:	3328      	adds	r3, #40	@ 0x28
 80059e4:	2100      	movs	r1, #0
 80059e6:	4618      	mov	r0, r3
 80059e8:	f000 f90c 	bl	8005c04 <RCCEx_PLL3_Config>
 80059ec:	4603      	mov	r3, r0
 80059ee:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 80059f2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80059f6:	2b00      	cmp	r3, #0
 80059f8:	d003      	beq.n	8005a02 <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80059fa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80059fe:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8005a02:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005a06:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a0a:	2100      	movs	r1, #0
 8005a0c:	60b9      	str	r1, [r7, #8]
 8005a0e:	f003 0310 	and.w	r3, r3, #16
 8005a12:	60fb      	str	r3, [r7, #12]
 8005a14:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8005a18:	460b      	mov	r3, r1
 8005a1a:	4313      	orrs	r3, r2
 8005a1c:	d011      	beq.n	8005a42 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005a1e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005a22:	3328      	adds	r3, #40	@ 0x28
 8005a24:	2101      	movs	r1, #1
 8005a26:	4618      	mov	r0, r3
 8005a28:	f000 f8ec 	bl	8005c04 <RCCEx_PLL3_Config>
 8005a2c:	4603      	mov	r3, r0
 8005a2e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8005a32:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005a36:	2b00      	cmp	r3, #0
 8005a38:	d003      	beq.n	8005a42 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005a3a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005a3e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8005a42:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005a46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a4a:	2100      	movs	r1, #0
 8005a4c:	6039      	str	r1, [r7, #0]
 8005a4e:	f003 0320 	and.w	r3, r3, #32
 8005a52:	607b      	str	r3, [r7, #4]
 8005a54:	e9d7 1200 	ldrd	r1, r2, [r7]
 8005a58:	460b      	mov	r3, r1
 8005a5a:	4313      	orrs	r3, r2
 8005a5c:	d011      	beq.n	8005a82 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8005a5e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005a62:	3328      	adds	r3, #40	@ 0x28
 8005a64:	2102      	movs	r1, #2
 8005a66:	4618      	mov	r0, r3
 8005a68:	f000 f8cc 	bl	8005c04 <RCCEx_PLL3_Config>
 8005a6c:	4603      	mov	r3, r0
 8005a6e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8005a72:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005a76:	2b00      	cmp	r3, #0
 8005a78:	d003      	beq.n	8005a82 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005a7a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005a7e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 8005a82:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 8005a86:	2b00      	cmp	r3, #0
 8005a88:	d101      	bne.n	8005a8e <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 8005a8a:	2300      	movs	r3, #0
 8005a8c:	e000      	b.n	8005a90 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 8005a8e:	2301      	movs	r3, #1
}
 8005a90:	4618      	mov	r0, r3
 8005a92:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 8005a96:	46bd      	mov	sp, r7
 8005a98:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005a9c:	58024400 	.word	0x58024400

08005aa0 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8005aa0:	b580      	push	{r7, lr}
 8005aa2:	b084      	sub	sp, #16
 8005aa4:	af00      	add	r7, sp, #0
 8005aa6:	6078      	str	r0, [r7, #4]
 8005aa8:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005aaa:	2300      	movs	r3, #0
 8005aac:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005aae:	4b53      	ldr	r3, [pc, #332]	@ (8005bfc <RCCEx_PLL2_Config+0x15c>)
 8005ab0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ab2:	f003 0303 	and.w	r3, r3, #3
 8005ab6:	2b03      	cmp	r3, #3
 8005ab8:	d101      	bne.n	8005abe <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8005aba:	2301      	movs	r3, #1
 8005abc:	e099      	b.n	8005bf2 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8005abe:	4b4f      	ldr	r3, [pc, #316]	@ (8005bfc <RCCEx_PLL2_Config+0x15c>)
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	4a4e      	ldr	r2, [pc, #312]	@ (8005bfc <RCCEx_PLL2_Config+0x15c>)
 8005ac4:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8005ac8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005aca:	f7fb fc23 	bl	8001314 <HAL_GetTick>
 8005ace:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8005ad0:	e008      	b.n	8005ae4 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8005ad2:	f7fb fc1f 	bl	8001314 <HAL_GetTick>
 8005ad6:	4602      	mov	r2, r0
 8005ad8:	68bb      	ldr	r3, [r7, #8]
 8005ada:	1ad3      	subs	r3, r2, r3
 8005adc:	2b02      	cmp	r3, #2
 8005ade:	d901      	bls.n	8005ae4 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8005ae0:	2303      	movs	r3, #3
 8005ae2:	e086      	b.n	8005bf2 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8005ae4:	4b45      	ldr	r3, [pc, #276]	@ (8005bfc <RCCEx_PLL2_Config+0x15c>)
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005aec:	2b00      	cmp	r3, #0
 8005aee:	d1f0      	bne.n	8005ad2 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8005af0:	4b42      	ldr	r3, [pc, #264]	@ (8005bfc <RCCEx_PLL2_Config+0x15c>)
 8005af2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005af4:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	031b      	lsls	r3, r3, #12
 8005afe:	493f      	ldr	r1, [pc, #252]	@ (8005bfc <RCCEx_PLL2_Config+0x15c>)
 8005b00:	4313      	orrs	r3, r2
 8005b02:	628b      	str	r3, [r1, #40]	@ 0x28
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	685b      	ldr	r3, [r3, #4]
 8005b08:	3b01      	subs	r3, #1
 8005b0a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	689b      	ldr	r3, [r3, #8]
 8005b12:	3b01      	subs	r3, #1
 8005b14:	025b      	lsls	r3, r3, #9
 8005b16:	b29b      	uxth	r3, r3
 8005b18:	431a      	orrs	r2, r3
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	68db      	ldr	r3, [r3, #12]
 8005b1e:	3b01      	subs	r3, #1
 8005b20:	041b      	lsls	r3, r3, #16
 8005b22:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8005b26:	431a      	orrs	r2, r3
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	691b      	ldr	r3, [r3, #16]
 8005b2c:	3b01      	subs	r3, #1
 8005b2e:	061b      	lsls	r3, r3, #24
 8005b30:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8005b34:	4931      	ldr	r1, [pc, #196]	@ (8005bfc <RCCEx_PLL2_Config+0x15c>)
 8005b36:	4313      	orrs	r3, r2
 8005b38:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8005b3a:	4b30      	ldr	r3, [pc, #192]	@ (8005bfc <RCCEx_PLL2_Config+0x15c>)
 8005b3c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b3e:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	695b      	ldr	r3, [r3, #20]
 8005b46:	492d      	ldr	r1, [pc, #180]	@ (8005bfc <RCCEx_PLL2_Config+0x15c>)
 8005b48:	4313      	orrs	r3, r2
 8005b4a:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8005b4c:	4b2b      	ldr	r3, [pc, #172]	@ (8005bfc <RCCEx_PLL2_Config+0x15c>)
 8005b4e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b50:	f023 0220 	bic.w	r2, r3, #32
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	699b      	ldr	r3, [r3, #24]
 8005b58:	4928      	ldr	r1, [pc, #160]	@ (8005bfc <RCCEx_PLL2_Config+0x15c>)
 8005b5a:	4313      	orrs	r3, r2
 8005b5c:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8005b5e:	4b27      	ldr	r3, [pc, #156]	@ (8005bfc <RCCEx_PLL2_Config+0x15c>)
 8005b60:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b62:	4a26      	ldr	r2, [pc, #152]	@ (8005bfc <RCCEx_PLL2_Config+0x15c>)
 8005b64:	f023 0310 	bic.w	r3, r3, #16
 8005b68:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8005b6a:	4b24      	ldr	r3, [pc, #144]	@ (8005bfc <RCCEx_PLL2_Config+0x15c>)
 8005b6c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005b6e:	4b24      	ldr	r3, [pc, #144]	@ (8005c00 <RCCEx_PLL2_Config+0x160>)
 8005b70:	4013      	ands	r3, r2
 8005b72:	687a      	ldr	r2, [r7, #4]
 8005b74:	69d2      	ldr	r2, [r2, #28]
 8005b76:	00d2      	lsls	r2, r2, #3
 8005b78:	4920      	ldr	r1, [pc, #128]	@ (8005bfc <RCCEx_PLL2_Config+0x15c>)
 8005b7a:	4313      	orrs	r3, r2
 8005b7c:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8005b7e:	4b1f      	ldr	r3, [pc, #124]	@ (8005bfc <RCCEx_PLL2_Config+0x15c>)
 8005b80:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b82:	4a1e      	ldr	r2, [pc, #120]	@ (8005bfc <RCCEx_PLL2_Config+0x15c>)
 8005b84:	f043 0310 	orr.w	r3, r3, #16
 8005b88:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8005b8a:	683b      	ldr	r3, [r7, #0]
 8005b8c:	2b00      	cmp	r3, #0
 8005b8e:	d106      	bne.n	8005b9e <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8005b90:	4b1a      	ldr	r3, [pc, #104]	@ (8005bfc <RCCEx_PLL2_Config+0x15c>)
 8005b92:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b94:	4a19      	ldr	r2, [pc, #100]	@ (8005bfc <RCCEx_PLL2_Config+0x15c>)
 8005b96:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8005b9a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8005b9c:	e00f      	b.n	8005bbe <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8005b9e:	683b      	ldr	r3, [r7, #0]
 8005ba0:	2b01      	cmp	r3, #1
 8005ba2:	d106      	bne.n	8005bb2 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8005ba4:	4b15      	ldr	r3, [pc, #84]	@ (8005bfc <RCCEx_PLL2_Config+0x15c>)
 8005ba6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ba8:	4a14      	ldr	r2, [pc, #80]	@ (8005bfc <RCCEx_PLL2_Config+0x15c>)
 8005baa:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005bae:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8005bb0:	e005      	b.n	8005bbe <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8005bb2:	4b12      	ldr	r3, [pc, #72]	@ (8005bfc <RCCEx_PLL2_Config+0x15c>)
 8005bb4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005bb6:	4a11      	ldr	r2, [pc, #68]	@ (8005bfc <RCCEx_PLL2_Config+0x15c>)
 8005bb8:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8005bbc:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8005bbe:	4b0f      	ldr	r3, [pc, #60]	@ (8005bfc <RCCEx_PLL2_Config+0x15c>)
 8005bc0:	681b      	ldr	r3, [r3, #0]
 8005bc2:	4a0e      	ldr	r2, [pc, #56]	@ (8005bfc <RCCEx_PLL2_Config+0x15c>)
 8005bc4:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8005bc8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005bca:	f7fb fba3 	bl	8001314 <HAL_GetTick>
 8005bce:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8005bd0:	e008      	b.n	8005be4 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8005bd2:	f7fb fb9f 	bl	8001314 <HAL_GetTick>
 8005bd6:	4602      	mov	r2, r0
 8005bd8:	68bb      	ldr	r3, [r7, #8]
 8005bda:	1ad3      	subs	r3, r2, r3
 8005bdc:	2b02      	cmp	r3, #2
 8005bde:	d901      	bls.n	8005be4 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8005be0:	2303      	movs	r3, #3
 8005be2:	e006      	b.n	8005bf2 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8005be4:	4b05      	ldr	r3, [pc, #20]	@ (8005bfc <RCCEx_PLL2_Config+0x15c>)
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005bec:	2b00      	cmp	r3, #0
 8005bee:	d0f0      	beq.n	8005bd2 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8005bf0:	7bfb      	ldrb	r3, [r7, #15]
}
 8005bf2:	4618      	mov	r0, r3
 8005bf4:	3710      	adds	r7, #16
 8005bf6:	46bd      	mov	sp, r7
 8005bf8:	bd80      	pop	{r7, pc}
 8005bfa:	bf00      	nop
 8005bfc:	58024400 	.word	0x58024400
 8005c00:	ffff0007 	.word	0xffff0007

08005c04 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8005c04:	b580      	push	{r7, lr}
 8005c06:	b084      	sub	sp, #16
 8005c08:	af00      	add	r7, sp, #0
 8005c0a:	6078      	str	r0, [r7, #4]
 8005c0c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005c0e:	2300      	movs	r3, #0
 8005c10:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005c12:	4b53      	ldr	r3, [pc, #332]	@ (8005d60 <RCCEx_PLL3_Config+0x15c>)
 8005c14:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c16:	f003 0303 	and.w	r3, r3, #3
 8005c1a:	2b03      	cmp	r3, #3
 8005c1c:	d101      	bne.n	8005c22 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8005c1e:	2301      	movs	r3, #1
 8005c20:	e099      	b.n	8005d56 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8005c22:	4b4f      	ldr	r3, [pc, #316]	@ (8005d60 <RCCEx_PLL3_Config+0x15c>)
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	4a4e      	ldr	r2, [pc, #312]	@ (8005d60 <RCCEx_PLL3_Config+0x15c>)
 8005c28:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005c2c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005c2e:	f7fb fb71 	bl	8001314 <HAL_GetTick>
 8005c32:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8005c34:	e008      	b.n	8005c48 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8005c36:	f7fb fb6d 	bl	8001314 <HAL_GetTick>
 8005c3a:	4602      	mov	r2, r0
 8005c3c:	68bb      	ldr	r3, [r7, #8]
 8005c3e:	1ad3      	subs	r3, r2, r3
 8005c40:	2b02      	cmp	r3, #2
 8005c42:	d901      	bls.n	8005c48 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8005c44:	2303      	movs	r3, #3
 8005c46:	e086      	b.n	8005d56 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8005c48:	4b45      	ldr	r3, [pc, #276]	@ (8005d60 <RCCEx_PLL3_Config+0x15c>)
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005c50:	2b00      	cmp	r3, #0
 8005c52:	d1f0      	bne.n	8005c36 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8005c54:	4b42      	ldr	r3, [pc, #264]	@ (8005d60 <RCCEx_PLL3_Config+0x15c>)
 8005c56:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c58:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	051b      	lsls	r3, r3, #20
 8005c62:	493f      	ldr	r1, [pc, #252]	@ (8005d60 <RCCEx_PLL3_Config+0x15c>)
 8005c64:	4313      	orrs	r3, r2
 8005c66:	628b      	str	r3, [r1, #40]	@ 0x28
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	685b      	ldr	r3, [r3, #4]
 8005c6c:	3b01      	subs	r3, #1
 8005c6e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	689b      	ldr	r3, [r3, #8]
 8005c76:	3b01      	subs	r3, #1
 8005c78:	025b      	lsls	r3, r3, #9
 8005c7a:	b29b      	uxth	r3, r3
 8005c7c:	431a      	orrs	r2, r3
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	68db      	ldr	r3, [r3, #12]
 8005c82:	3b01      	subs	r3, #1
 8005c84:	041b      	lsls	r3, r3, #16
 8005c86:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8005c8a:	431a      	orrs	r2, r3
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	691b      	ldr	r3, [r3, #16]
 8005c90:	3b01      	subs	r3, #1
 8005c92:	061b      	lsls	r3, r3, #24
 8005c94:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8005c98:	4931      	ldr	r1, [pc, #196]	@ (8005d60 <RCCEx_PLL3_Config+0x15c>)
 8005c9a:	4313      	orrs	r3, r2
 8005c9c:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8005c9e:	4b30      	ldr	r3, [pc, #192]	@ (8005d60 <RCCEx_PLL3_Config+0x15c>)
 8005ca0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ca2:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	695b      	ldr	r3, [r3, #20]
 8005caa:	492d      	ldr	r1, [pc, #180]	@ (8005d60 <RCCEx_PLL3_Config+0x15c>)
 8005cac:	4313      	orrs	r3, r2
 8005cae:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8005cb0:	4b2b      	ldr	r3, [pc, #172]	@ (8005d60 <RCCEx_PLL3_Config+0x15c>)
 8005cb2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005cb4:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	699b      	ldr	r3, [r3, #24]
 8005cbc:	4928      	ldr	r1, [pc, #160]	@ (8005d60 <RCCEx_PLL3_Config+0x15c>)
 8005cbe:	4313      	orrs	r3, r2
 8005cc0:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8005cc2:	4b27      	ldr	r3, [pc, #156]	@ (8005d60 <RCCEx_PLL3_Config+0x15c>)
 8005cc4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005cc6:	4a26      	ldr	r2, [pc, #152]	@ (8005d60 <RCCEx_PLL3_Config+0x15c>)
 8005cc8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005ccc:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8005cce:	4b24      	ldr	r3, [pc, #144]	@ (8005d60 <RCCEx_PLL3_Config+0x15c>)
 8005cd0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005cd2:	4b24      	ldr	r3, [pc, #144]	@ (8005d64 <RCCEx_PLL3_Config+0x160>)
 8005cd4:	4013      	ands	r3, r2
 8005cd6:	687a      	ldr	r2, [r7, #4]
 8005cd8:	69d2      	ldr	r2, [r2, #28]
 8005cda:	00d2      	lsls	r2, r2, #3
 8005cdc:	4920      	ldr	r1, [pc, #128]	@ (8005d60 <RCCEx_PLL3_Config+0x15c>)
 8005cde:	4313      	orrs	r3, r2
 8005ce0:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8005ce2:	4b1f      	ldr	r3, [pc, #124]	@ (8005d60 <RCCEx_PLL3_Config+0x15c>)
 8005ce4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ce6:	4a1e      	ldr	r2, [pc, #120]	@ (8005d60 <RCCEx_PLL3_Config+0x15c>)
 8005ce8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005cec:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8005cee:	683b      	ldr	r3, [r7, #0]
 8005cf0:	2b00      	cmp	r3, #0
 8005cf2:	d106      	bne.n	8005d02 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8005cf4:	4b1a      	ldr	r3, [pc, #104]	@ (8005d60 <RCCEx_PLL3_Config+0x15c>)
 8005cf6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005cf8:	4a19      	ldr	r2, [pc, #100]	@ (8005d60 <RCCEx_PLL3_Config+0x15c>)
 8005cfa:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8005cfe:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8005d00:	e00f      	b.n	8005d22 <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8005d02:	683b      	ldr	r3, [r7, #0]
 8005d04:	2b01      	cmp	r3, #1
 8005d06:	d106      	bne.n	8005d16 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8005d08:	4b15      	ldr	r3, [pc, #84]	@ (8005d60 <RCCEx_PLL3_Config+0x15c>)
 8005d0a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d0c:	4a14      	ldr	r2, [pc, #80]	@ (8005d60 <RCCEx_PLL3_Config+0x15c>)
 8005d0e:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8005d12:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8005d14:	e005      	b.n	8005d22 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8005d16:	4b12      	ldr	r3, [pc, #72]	@ (8005d60 <RCCEx_PLL3_Config+0x15c>)
 8005d18:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d1a:	4a11      	ldr	r2, [pc, #68]	@ (8005d60 <RCCEx_PLL3_Config+0x15c>)
 8005d1c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005d20:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8005d22:	4b0f      	ldr	r3, [pc, #60]	@ (8005d60 <RCCEx_PLL3_Config+0x15c>)
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	4a0e      	ldr	r2, [pc, #56]	@ (8005d60 <RCCEx_PLL3_Config+0x15c>)
 8005d28:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005d2c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005d2e:	f7fb faf1 	bl	8001314 <HAL_GetTick>
 8005d32:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8005d34:	e008      	b.n	8005d48 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8005d36:	f7fb faed 	bl	8001314 <HAL_GetTick>
 8005d3a:	4602      	mov	r2, r0
 8005d3c:	68bb      	ldr	r3, [r7, #8]
 8005d3e:	1ad3      	subs	r3, r2, r3
 8005d40:	2b02      	cmp	r3, #2
 8005d42:	d901      	bls.n	8005d48 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8005d44:	2303      	movs	r3, #3
 8005d46:	e006      	b.n	8005d56 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8005d48:	4b05      	ldr	r3, [pc, #20]	@ (8005d60 <RCCEx_PLL3_Config+0x15c>)
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005d50:	2b00      	cmp	r3, #0
 8005d52:	d0f0      	beq.n	8005d36 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8005d54:	7bfb      	ldrb	r3, [r7, #15]
}
 8005d56:	4618      	mov	r0, r3
 8005d58:	3710      	adds	r7, #16
 8005d5a:	46bd      	mov	sp, r7
 8005d5c:	bd80      	pop	{r7, pc}
 8005d5e:	bf00      	nop
 8005d60:	58024400 	.word	0x58024400
 8005d64:	ffff0007 	.word	0xffff0007

08005d68 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8005d68:	b580      	push	{r7, lr}
 8005d6a:	b084      	sub	sp, #16
 8005d6c:	af00      	add	r7, sp, #0
 8005d6e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8005d70:	2301      	movs	r3, #1
 8005d72:	73fb      	strb	r3, [r7, #15]

  /* Check RTC handler */
  if(hrtc != NULL)
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	2b00      	cmp	r3, #0
 8005d78:	d071      	beq.n	8005e5e <HAL_RTC_Init+0xf6>
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else /*  (USE_HAL_RTC_REGISTER_CALLBACKS == 1) */
    if(hrtc->State == HAL_RTC_STATE_RESET)
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8005d80:	b2db      	uxtb	r3, r3
 8005d82:	2b00      	cmp	r3, #0
 8005d84:	d106      	bne.n	8005d94 <HAL_RTC_Init+0x2c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	2200      	movs	r2, #0
 8005d8a:	f883 2020 	strb.w	r2, [r3, #32]

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 8005d8e:	6878      	ldr	r0, [r7, #4]
 8005d90:	f7fa feee 	bl	8000b70 <HAL_RTC_MspInit>
    }
#endif /*  (USE_HAL_RTC_REGISTER_CALLBACKS == 1) */

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	2202      	movs	r2, #2
 8005d98:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Check whether the calendar needs to be initialized */
    if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	68db      	ldr	r3, [r3, #12]
 8005da2:	f003 0310 	and.w	r3, r3, #16
 8005da6:	2b10      	cmp	r3, #16
 8005da8:	d050      	beq.n	8005e4c <HAL_RTC_Init+0xe4>
    {
      /* Disable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	22ca      	movs	r2, #202	@ 0xca
 8005db0:	625a      	str	r2, [r3, #36]	@ 0x24
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	681b      	ldr	r3, [r3, #0]
 8005db6:	2253      	movs	r2, #83	@ 0x53
 8005db8:	625a      	str	r2, [r3, #36]	@ 0x24

     /* Enter Initialization mode */
      status = RTC_EnterInitMode(hrtc);
 8005dba:	6878      	ldr	r0, [r7, #4]
 8005dbc:	f000 fa4a 	bl	8006254 <RTC_EnterInitMode>
 8005dc0:	4603      	mov	r3, r0
 8005dc2:	73fb      	strb	r3, [r7, #15]
      if (status == HAL_OK)
 8005dc4:	7bfb      	ldrb	r3, [r7, #15]
 8005dc6:	2b00      	cmp	r3, #0
 8005dc8:	d124      	bne.n	8005e14 <HAL_RTC_Init+0xac>
#if defined(TAMP)
        /* Clear RTC_CR FMT, OSEL, POL and TAMPOE Bits */
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
#else
        /* Clear RTC_CR FMT, OSEL and POL Bits */
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL);
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	6899      	ldr	r1, [r3, #8]
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	681a      	ldr	r2, [r3, #0]
 8005dd4:	4b24      	ldr	r3, [pc, #144]	@ (8005e68 <HAL_RTC_Init+0x100>)
 8005dd6:	400b      	ands	r3, r1
 8005dd8:	6093      	str	r3, [r2, #8]
#endif /* TAMP */

        /* Set RTC_CR register */
        hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	6899      	ldr	r1, [r3, #8]
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	685a      	ldr	r2, [r3, #4]
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	691b      	ldr	r3, [r3, #16]
 8005de8:	431a      	orrs	r2, r3
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	699b      	ldr	r3, [r3, #24]
 8005dee:	431a      	orrs	r2, r3
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	430a      	orrs	r2, r1
 8005df6:	609a      	str	r2, [r3, #8]

        /* Configure the RTC PRER */
        hrtc->Instance->PRER = (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos) | (hrtc->Init.SynchPrediv << RTC_PRER_PREDIV_S_Pos);
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	689b      	ldr	r3, [r3, #8]
 8005dfc:	0419      	lsls	r1, r3, #16
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	68da      	ldr	r2, [r3, #12]
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	681b      	ldr	r3, [r3, #0]
 8005e06:	430a      	orrs	r2, r1
 8005e08:	611a      	str	r2, [r3, #16]

        /* Exit Initialization mode */
        status = RTC_ExitInitMode(hrtc);
 8005e0a:	6878      	ldr	r0, [r7, #4]
 8005e0c:	f000 fa56 	bl	80062bc <RTC_ExitInitMode>
 8005e10:	4603      	mov	r3, r0
 8005e12:	73fb      	strb	r3, [r7, #15]
      }
      if(status == HAL_OK)
 8005e14:	7bfb      	ldrb	r3, [r7, #15]
 8005e16:	2b00      	cmp	r3, #0
 8005e18:	d113      	bne.n	8005e42 <HAL_RTC_Init+0xda>
      {
#if defined(TAMP)
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU | RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
#else
        hrtc->Instance->OR &= ~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	681b      	ldr	r3, [r3, #0]
 8005e24:	f022 0203 	bic.w	r2, r2, #3
 8005e28:	64da      	str	r2, [r3, #76]	@ 0x4c
        hrtc->Instance->OR |= (hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	681b      	ldr	r3, [r3, #0]
 8005e2e:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	69da      	ldr	r2, [r3, #28]
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	695b      	ldr	r3, [r3, #20]
 8005e38:	431a      	orrs	r2, r3
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	681b      	ldr	r3, [r3, #0]
 8005e3e:	430a      	orrs	r2, r1
 8005e40:	64da      	str	r2, [r3, #76]	@ 0x4c
#endif /* TAMP */
      }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	22ff      	movs	r2, #255	@ 0xff
 8005e48:	625a      	str	r2, [r3, #36]	@ 0x24
 8005e4a:	e001      	b.n	8005e50 <HAL_RTC_Init+0xe8>
    }
    else
    {
      /* The calendar is already initialized */
      status = HAL_OK;
 8005e4c:	2300      	movs	r3, #0
 8005e4e:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 8005e50:	7bfb      	ldrb	r3, [r7, #15]
 8005e52:	2b00      	cmp	r3, #0
 8005e54:	d103      	bne.n	8005e5e <HAL_RTC_Init+0xf6>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_READY;
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	2201      	movs	r2, #1
 8005e5a:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
  }

  /* return status */
  return status;
 8005e5e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005e60:	4618      	mov	r0, r3
 8005e62:	3710      	adds	r7, #16
 8005e64:	46bd      	mov	sp, r7
 8005e66:	bd80      	pop	{r7, pc}
 8005e68:	ff8fffbf 	.word	0xff8fffbf

08005e6c <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8005e6c:	b590      	push	{r4, r7, lr}
 8005e6e:	b087      	sub	sp, #28
 8005e70:	af00      	add	r7, sp, #0
 8005e72:	60f8      	str	r0, [r7, #12]
 8005e74:	60b9      	str	r1, [r7, #8]
 8005e76:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8005e78:	68fb      	ldr	r3, [r7, #12]
 8005e7a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005e7e:	2b01      	cmp	r3, #1
 8005e80:	d101      	bne.n	8005e86 <HAL_RTC_SetTime+0x1a>
 8005e82:	2302      	movs	r3, #2
 8005e84:	e089      	b.n	8005f9a <HAL_RTC_SetTime+0x12e>
 8005e86:	68fb      	ldr	r3, [r7, #12]
 8005e88:	2201      	movs	r2, #1
 8005e8a:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8005e8e:	68fb      	ldr	r3, [r7, #12]
 8005e90:	2202      	movs	r2, #2
 8005e92:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005e96:	68fb      	ldr	r3, [r7, #12]
 8005e98:	681b      	ldr	r3, [r3, #0]
 8005e9a:	22ca      	movs	r2, #202	@ 0xca
 8005e9c:	625a      	str	r2, [r3, #36]	@ 0x24
 8005e9e:	68fb      	ldr	r3, [r7, #12]
 8005ea0:	681b      	ldr	r3, [r3, #0]
 8005ea2:	2253      	movs	r2, #83	@ 0x53
 8005ea4:	625a      	str	r2, [r3, #36]	@ 0x24
 /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8005ea6:	68f8      	ldr	r0, [r7, #12]
 8005ea8:	f000 f9d4 	bl	8006254 <RTC_EnterInitMode>
 8005eac:	4603      	mov	r3, r0
 8005eae:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 8005eb0:	7cfb      	ldrb	r3, [r7, #19]
 8005eb2:	2b00      	cmp	r3, #0
 8005eb4:	d161      	bne.n	8005f7a <HAL_RTC_SetTime+0x10e>
  {
    if(Format == RTC_FORMAT_BIN)
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	2b00      	cmp	r3, #0
 8005eba:	d126      	bne.n	8005f0a <HAL_RTC_SetTime+0x9e>
    {
      if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8005ebc:	68fb      	ldr	r3, [r7, #12]
 8005ebe:	681b      	ldr	r3, [r3, #0]
 8005ec0:	689b      	ldr	r3, [r3, #8]
 8005ec2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005ec6:	2b00      	cmp	r3, #0
 8005ec8:	d102      	bne.n	8005ed0 <HAL_RTC_SetTime+0x64>
        assert_param(IS_RTC_HOUR12(sTime->Hours));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 8005eca:	68bb      	ldr	r3, [r7, #8]
 8005ecc:	2200      	movs	r2, #0
 8005ece:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(sTime->Hours));
      }
      assert_param(IS_RTC_MINUTES(sTime->Minutes));
      assert_param(IS_RTC_SECONDS(sTime->Seconds));

      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8005ed0:	68bb      	ldr	r3, [r7, #8]
 8005ed2:	781b      	ldrb	r3, [r3, #0]
 8005ed4:	4618      	mov	r0, r3
 8005ed6:	f000 fa2f 	bl	8006338 <RTC_ByteToBcd2>
 8005eda:	4603      	mov	r3, r0
 8005edc:	041c      	lsls	r4, r3, #16
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8005ede:	68bb      	ldr	r3, [r7, #8]
 8005ee0:	785b      	ldrb	r3, [r3, #1]
 8005ee2:	4618      	mov	r0, r3
 8005ee4:	f000 fa28 	bl	8006338 <RTC_ByteToBcd2>
 8005ee8:	4603      	mov	r3, r0
 8005eea:	021b      	lsls	r3, r3, #8
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8005eec:	431c      	orrs	r4, r3
                          ((uint32_t)RTC_ByteToBcd2(sTime->Seconds) << RTC_TR_SU_Pos)  | \
 8005eee:	68bb      	ldr	r3, [r7, #8]
 8005ef0:	789b      	ldrb	r3, [r3, #2]
 8005ef2:	4618      	mov	r0, r3
 8005ef4:	f000 fa20 	bl	8006338 <RTC_ByteToBcd2>
 8005ef8:	4603      	mov	r3, r0
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8005efa:	ea44 0203 	orr.w	r2, r4, r3
                          (((uint32_t)sTime->TimeFormat) << RTC_TR_PM_Pos));
 8005efe:	68bb      	ldr	r3, [r7, #8]
 8005f00:	78db      	ldrb	r3, [r3, #3]
 8005f02:	059b      	lsls	r3, r3, #22
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8005f04:	4313      	orrs	r3, r2
 8005f06:	617b      	str	r3, [r7, #20]
 8005f08:	e018      	b.n	8005f3c <HAL_RTC_SetTime+0xd0>
    }
    else
    {
      if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8005f0a:	68fb      	ldr	r3, [r7, #12]
 8005f0c:	681b      	ldr	r3, [r3, #0]
 8005f0e:	689b      	ldr	r3, [r3, #8]
 8005f10:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005f14:	2b00      	cmp	r3, #0
 8005f16:	d102      	bne.n	8005f1e <HAL_RTC_SetTime+0xb2>
        assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 8005f18:	68bb      	ldr	r3, [r7, #8]
 8005f1a:	2200      	movs	r2, #0
 8005f1c:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
      }
      assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
      assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
      tmpreg = (((uint32_t)(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8005f1e:	68bb      	ldr	r3, [r7, #8]
 8005f20:	781b      	ldrb	r3, [r3, #0]
 8005f22:	041a      	lsls	r2, r3, #16
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8005f24:	68bb      	ldr	r3, [r7, #8]
 8005f26:	785b      	ldrb	r3, [r3, #1]
 8005f28:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8005f2a:	4313      	orrs	r3, r2
                ((uint32_t)(sTime->Seconds) << RTC_TR_SU_Pos)  | \
 8005f2c:	68ba      	ldr	r2, [r7, #8]
 8005f2e:	7892      	ldrb	r2, [r2, #2]
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8005f30:	431a      	orrs	r2, r3
                ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8005f32:	68bb      	ldr	r3, [r7, #8]
 8005f34:	78db      	ldrb	r3, [r3, #3]
 8005f36:	059b      	lsls	r3, r3, #22
      tmpreg = (((uint32_t)(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8005f38:	4313      	orrs	r3, r2
 8005f3a:	617b      	str	r3, [r7, #20]
    }

    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8005f3c:	68fb      	ldr	r3, [r7, #12]
 8005f3e:	681a      	ldr	r2, [r3, #0]
 8005f40:	6979      	ldr	r1, [r7, #20]
 8005f42:	4b18      	ldr	r3, [pc, #96]	@ (8005fa4 <HAL_RTC_SetTime+0x138>)
 8005f44:	400b      	ands	r3, r1
 8005f46:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured */
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 8005f48:	68fb      	ldr	r3, [r7, #12]
 8005f4a:	681b      	ldr	r3, [r3, #0]
 8005f4c:	689a      	ldr	r2, [r3, #8]
 8005f4e:	68fb      	ldr	r3, [r7, #12]
 8005f50:	681b      	ldr	r3, [r3, #0]
 8005f52:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8005f56:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8005f58:	68fb      	ldr	r3, [r7, #12]
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	6899      	ldr	r1, [r3, #8]
 8005f5e:	68bb      	ldr	r3, [r7, #8]
 8005f60:	68da      	ldr	r2, [r3, #12]
 8005f62:	68bb      	ldr	r3, [r7, #8]
 8005f64:	691b      	ldr	r3, [r3, #16]
 8005f66:	431a      	orrs	r2, r3
 8005f68:	68fb      	ldr	r3, [r7, #12]
 8005f6a:	681b      	ldr	r3, [r3, #0]
 8005f6c:	430a      	orrs	r2, r1
 8005f6e:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8005f70:	68f8      	ldr	r0, [r7, #12]
 8005f72:	f000 f9a3 	bl	80062bc <RTC_ExitInitMode>
 8005f76:	4603      	mov	r3, r0
 8005f78:	74fb      	strb	r3, [r7, #19]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005f7a:	68fb      	ldr	r3, [r7, #12]
 8005f7c:	681b      	ldr	r3, [r3, #0]
 8005f7e:	22ff      	movs	r2, #255	@ 0xff
 8005f80:	625a      	str	r2, [r3, #36]	@ 0x24

  if (status == HAL_OK)
 8005f82:	7cfb      	ldrb	r3, [r7, #19]
 8005f84:	2b00      	cmp	r3, #0
 8005f86:	d103      	bne.n	8005f90 <HAL_RTC_SetTime+0x124>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8005f88:	68fb      	ldr	r3, [r7, #12]
 8005f8a:	2201      	movs	r2, #1
 8005f8c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8005f90:	68fb      	ldr	r3, [r7, #12]
 8005f92:	2200      	movs	r2, #0
 8005f94:	f883 2020 	strb.w	r2, [r3, #32]

  return status;
 8005f98:	7cfb      	ldrb	r3, [r7, #19]
}
 8005f9a:	4618      	mov	r0, r3
 8005f9c:	371c      	adds	r7, #28
 8005f9e:	46bd      	mov	sp, r7
 8005fa0:	bd90      	pop	{r4, r7, pc}
 8005fa2:	bf00      	nop
 8005fa4:	007f7f7f 	.word	0x007f7f7f

08005fa8 <HAL_RTC_GetTime>:
  *        Reading RTC current time locks the values in calendar shadow registers until Current date is read
  *        to ensure consistency between the time and date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(const RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8005fa8:	b580      	push	{r7, lr}
 8005faa:	b086      	sub	sp, #24
 8005fac:	af00      	add	r7, sp, #0
 8005fae:	60f8      	str	r0, [r7, #12]
 8005fb0:	60b9      	str	r1, [r7, #8]
 8005fb2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds structure field from the corresponding register*/
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8005fb4:	68fb      	ldr	r3, [r7, #12]
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005fba:	68bb      	ldr	r3, [r7, #8]
 8005fbc:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8005fbe:	68fb      	ldr	r3, [r7, #12]
 8005fc0:	681b      	ldr	r3, [r3, #0]
 8005fc2:	691b      	ldr	r3, [r3, #16]
 8005fc4:	f3c3 020e 	ubfx	r2, r3, #0, #15
 8005fc8:	68bb      	ldr	r3, [r7, #8]
 8005fca:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8005fcc:	68fb      	ldr	r3, [r7, #12]
 8005fce:	681b      	ldr	r3, [r3, #0]
 8005fd0:	681a      	ldr	r2, [r3, #0]
 8005fd2:	4b22      	ldr	r3, [pc, #136]	@ (800605c <HAL_RTC_GetTime+0xb4>)
 8005fd4:	4013      	ands	r3, r2
 8005fd6:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours      = (uint8_t)((tmpreg & (RTC_TR_HT  | RTC_TR_HU))  >> RTC_TR_HU_Pos);
 8005fd8:	697b      	ldr	r3, [r7, #20]
 8005fda:	0c1b      	lsrs	r3, r3, #16
 8005fdc:	b2db      	uxtb	r3, r3
 8005fde:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005fe2:	b2da      	uxtb	r2, r3
 8005fe4:	68bb      	ldr	r3, [r7, #8]
 8005fe6:	701a      	strb	r2, [r3, #0]
  sTime->Minutes    = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 8005fe8:	697b      	ldr	r3, [r7, #20]
 8005fea:	0a1b      	lsrs	r3, r3, #8
 8005fec:	b2db      	uxtb	r3, r3
 8005fee:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005ff2:	b2da      	uxtb	r2, r3
 8005ff4:	68bb      	ldr	r3, [r7, #8]
 8005ff6:	705a      	strb	r2, [r3, #1]
  sTime->Seconds    = (uint8_t)((tmpreg & (RTC_TR_ST  | RTC_TR_SU))  >> RTC_TR_SU_Pos);
 8005ff8:	697b      	ldr	r3, [r7, #20]
 8005ffa:	b2db      	uxtb	r3, r3
 8005ffc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006000:	b2da      	uxtb	r2, r3
 8006002:	68bb      	ldr	r3, [r7, #8]
 8006004:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM))               >> RTC_TR_PM_Pos);
 8006006:	697b      	ldr	r3, [r7, #20]
 8006008:	0d9b      	lsrs	r3, r3, #22
 800600a:	b2db      	uxtb	r3, r3
 800600c:	f003 0301 	and.w	r3, r3, #1
 8006010:	b2da      	uxtb	r2, r3
 8006012:	68bb      	ldr	r3, [r7, #8]
 8006014:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	2b00      	cmp	r3, #0
 800601a:	d11a      	bne.n	8006052 <HAL_RTC_GetTime+0xaa>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours   = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 800601c:	68bb      	ldr	r3, [r7, #8]
 800601e:	781b      	ldrb	r3, [r3, #0]
 8006020:	4618      	mov	r0, r3
 8006022:	f000 f9a9 	bl	8006378 <RTC_Bcd2ToByte>
 8006026:	4603      	mov	r3, r0
 8006028:	461a      	mov	r2, r3
 800602a:	68bb      	ldr	r3, [r7, #8]
 800602c:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 800602e:	68bb      	ldr	r3, [r7, #8]
 8006030:	785b      	ldrb	r3, [r3, #1]
 8006032:	4618      	mov	r0, r3
 8006034:	f000 f9a0 	bl	8006378 <RTC_Bcd2ToByte>
 8006038:	4603      	mov	r3, r0
 800603a:	461a      	mov	r2, r3
 800603c:	68bb      	ldr	r3, [r7, #8]
 800603e:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8006040:	68bb      	ldr	r3, [r7, #8]
 8006042:	789b      	ldrb	r3, [r3, #2]
 8006044:	4618      	mov	r0, r3
 8006046:	f000 f997 	bl	8006378 <RTC_Bcd2ToByte>
 800604a:	4603      	mov	r3, r0
 800604c:	461a      	mov	r2, r3
 800604e:	68bb      	ldr	r3, [r7, #8]
 8006050:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8006052:	2300      	movs	r3, #0
}
 8006054:	4618      	mov	r0, r3
 8006056:	3718      	adds	r7, #24
 8006058:	46bd      	mov	sp, r7
 800605a:	bd80      	pop	{r7, pc}
 800605c:	007f7f7f 	.word	0x007f7f7f

08006060 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8006060:	b590      	push	{r4, r7, lr}
 8006062:	b087      	sub	sp, #28
 8006064:	af00      	add	r7, sp, #0
 8006066:	60f8      	str	r0, [r7, #12]
 8006068:	60b9      	str	r1, [r7, #8]
 800606a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800606c:	68fb      	ldr	r3, [r7, #12]
 800606e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006072:	2b01      	cmp	r3, #1
 8006074:	d101      	bne.n	800607a <HAL_RTC_SetDate+0x1a>
 8006076:	2302      	movs	r3, #2
 8006078:	e073      	b.n	8006162 <HAL_RTC_SetDate+0x102>
 800607a:	68fb      	ldr	r3, [r7, #12]
 800607c:	2201      	movs	r2, #1
 800607e:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8006082:	68fb      	ldr	r3, [r7, #12]
 8006084:	2202      	movs	r2, #2
 8006086:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	2b00      	cmp	r3, #0
 800608e:	d10e      	bne.n	80060ae <HAL_RTC_SetDate+0x4e>
 8006090:	68bb      	ldr	r3, [r7, #8]
 8006092:	785b      	ldrb	r3, [r3, #1]
 8006094:	f003 0310 	and.w	r3, r3, #16
 8006098:	2b00      	cmp	r3, #0
 800609a:	d008      	beq.n	80060ae <HAL_RTC_SetDate+0x4e>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 800609c:	68bb      	ldr	r3, [r7, #8]
 800609e:	785b      	ldrb	r3, [r3, #1]
 80060a0:	f023 0310 	bic.w	r3, r3, #16
 80060a4:	b2db      	uxtb	r3, r3
 80060a6:	330a      	adds	r3, #10
 80060a8:	b2da      	uxtb	r2, r3
 80060aa:	68bb      	ldr	r3, [r7, #8]
 80060ac:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if(Format == RTC_FORMAT_BIN)
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	2b00      	cmp	r3, #0
 80060b2:	d11c      	bne.n	80060ee <HAL_RTC_SetDate+0x8e>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 80060b4:	68bb      	ldr	r3, [r7, #8]
 80060b6:	78db      	ldrb	r3, [r3, #3]
 80060b8:	4618      	mov	r0, r3
 80060ba:	f000 f93d 	bl	8006338 <RTC_ByteToBcd2>
 80060be:	4603      	mov	r3, r0
 80060c0:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 80060c2:	68bb      	ldr	r3, [r7, #8]
 80060c4:	785b      	ldrb	r3, [r3, #1]
 80060c6:	4618      	mov	r0, r3
 80060c8:	f000 f936 	bl	8006338 <RTC_ByteToBcd2>
 80060cc:	4603      	mov	r3, r0
 80060ce:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 80060d0:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date)  << RTC_DR_DU_Pos) | \
 80060d2:	68bb      	ldr	r3, [r7, #8]
 80060d4:	789b      	ldrb	r3, [r3, #2]
 80060d6:	4618      	mov	r0, r3
 80060d8:	f000 f92e 	bl	8006338 <RTC_ByteToBcd2>
 80060dc:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 80060de:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 80060e2:	68bb      	ldr	r3, [r7, #8]
 80060e4:	781b      	ldrb	r3, [r3, #0]
 80060e6:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 80060e8:	4313      	orrs	r3, r2
 80060ea:	617b      	str	r3, [r7, #20]
 80060ec:	e00e      	b.n	800610c <HAL_RTC_SetDate+0xac>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 80060ee:	68bb      	ldr	r3, [r7, #8]
 80060f0:	78db      	ldrb	r3, [r3, #3]
 80060f2:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 80060f4:	68bb      	ldr	r3, [r7, #8]
 80060f6:	785b      	ldrb	r3, [r3, #1]
 80060f8:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 80060fa:	4313      	orrs	r3, r2
                  (((uint32_t)sDate->Date)    << RTC_DR_DU_Pos) | \
 80060fc:	68ba      	ldr	r2, [r7, #8]
 80060fe:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8006100:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 8006102:	68bb      	ldr	r3, [r7, #8]
 8006104:	781b      	ldrb	r3, [r3, #0]
 8006106:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8006108:	4313      	orrs	r3, r2
 800610a:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800610c:	68fb      	ldr	r3, [r7, #12]
 800610e:	681b      	ldr	r3, [r3, #0]
 8006110:	22ca      	movs	r2, #202	@ 0xca
 8006112:	625a      	str	r2, [r3, #36]	@ 0x24
 8006114:	68fb      	ldr	r3, [r7, #12]
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	2253      	movs	r2, #83	@ 0x53
 800611a:	625a      	str	r2, [r3, #36]	@ 0x24


  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 800611c:	68f8      	ldr	r0, [r7, #12]
 800611e:	f000 f899 	bl	8006254 <RTC_EnterInitMode>
 8006122:	4603      	mov	r3, r0
 8006124:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 8006126:	7cfb      	ldrb	r3, [r7, #19]
 8006128:	2b00      	cmp	r3, #0
 800612a:	d10a      	bne.n	8006142 <HAL_RTC_SetDate+0xe2>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 800612c:	68fb      	ldr	r3, [r7, #12]
 800612e:	681a      	ldr	r2, [r3, #0]
 8006130:	6979      	ldr	r1, [r7, #20]
 8006132:	4b0e      	ldr	r3, [pc, #56]	@ (800616c <HAL_RTC_SetDate+0x10c>)
 8006134:	400b      	ands	r3, r1
 8006136:	6053      	str	r3, [r2, #4]


    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8006138:	68f8      	ldr	r0, [r7, #12]
 800613a:	f000 f8bf 	bl	80062bc <RTC_ExitInitMode>
 800613e:	4603      	mov	r3, r0
 8006140:	74fb      	strb	r3, [r7, #19]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006142:	68fb      	ldr	r3, [r7, #12]
 8006144:	681b      	ldr	r3, [r3, #0]
 8006146:	22ff      	movs	r2, #255	@ 0xff
 8006148:	625a      	str	r2, [r3, #36]	@ 0x24

  if (status == HAL_OK)
 800614a:	7cfb      	ldrb	r3, [r7, #19]
 800614c:	2b00      	cmp	r3, #0
 800614e:	d103      	bne.n	8006158 <HAL_RTC_SetDate+0xf8>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8006150:	68fb      	ldr	r3, [r7, #12]
 8006152:	2201      	movs	r2, #1
 8006154:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8006158:	68fb      	ldr	r3, [r7, #12]
 800615a:	2200      	movs	r2, #0
 800615c:	f883 2020 	strb.w	r2, [r3, #32]

  return status;
 8006160:	7cfb      	ldrb	r3, [r7, #19]


}
 8006162:	4618      	mov	r0, r3
 8006164:	371c      	adds	r7, #28
 8006166:	46bd      	mov	sp, r7
 8006168:	bd90      	pop	{r4, r7, pc}
 800616a:	bf00      	nop
 800616c:	00ffff3f 	.word	0x00ffff3f

08006170 <HAL_RTC_GetDate>:
  *        in the higher-order calendar shadow registers to ensure consistency between the time and date values.
  *        Reading RTC current time locks the values in calendar shadow registers until Current date is read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(const RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8006170:	b580      	push	{r7, lr}
 8006172:	b086      	sub	sp, #24
 8006174:	af00      	add	r7, sp, #0
 8006176:	60f8      	str	r0, [r7, #12]
 8006178:	60b9      	str	r1, [r7, #8]
 800617a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 800617c:	68fb      	ldr	r3, [r7, #12]
 800617e:	681b      	ldr	r3, [r3, #0]
 8006180:	685a      	ldr	r2, [r3, #4]
 8006182:	4b21      	ldr	r3, [pc, #132]	@ (8006208 <HAL_RTC_GetDate+0x98>)
 8006184:	4013      	ands	r3, r2
 8006186:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year    = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 8006188:	697b      	ldr	r3, [r7, #20]
 800618a:	0c1b      	lsrs	r3, r3, #16
 800618c:	b2da      	uxtb	r2, r3
 800618e:	68bb      	ldr	r3, [r7, #8]
 8006190:	70da      	strb	r2, [r3, #3]
  sDate->Month   = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 8006192:	697b      	ldr	r3, [r7, #20]
 8006194:	0a1b      	lsrs	r3, r3, #8
 8006196:	b2db      	uxtb	r3, r3
 8006198:	f003 031f 	and.w	r3, r3, #31
 800619c:	b2da      	uxtb	r2, r3
 800619e:	68bb      	ldr	r3, [r7, #8]
 80061a0:	705a      	strb	r2, [r3, #1]
  sDate->Date    = (uint8_t)((datetmpreg & (RTC_DR_DT | RTC_DR_DU)) >> RTC_DR_DU_Pos);
 80061a2:	697b      	ldr	r3, [r7, #20]
 80061a4:	b2db      	uxtb	r3, r3
 80061a6:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80061aa:	b2da      	uxtb	r2, r3
 80061ac:	68bb      	ldr	r3, [r7, #8]
 80061ae:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU))            >> RTC_DR_WDU_Pos);
 80061b0:	697b      	ldr	r3, [r7, #20]
 80061b2:	0b5b      	lsrs	r3, r3, #13
 80061b4:	b2db      	uxtb	r3, r3
 80061b6:	f003 0307 	and.w	r3, r3, #7
 80061ba:	b2da      	uxtb	r2, r3
 80061bc:	68bb      	ldr	r3, [r7, #8]
 80061be:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	2b00      	cmp	r3, #0
 80061c4:	d11a      	bne.n	80061fc <HAL_RTC_GetDate+0x8c>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 80061c6:	68bb      	ldr	r3, [r7, #8]
 80061c8:	78db      	ldrb	r3, [r3, #3]
 80061ca:	4618      	mov	r0, r3
 80061cc:	f000 f8d4 	bl	8006378 <RTC_Bcd2ToByte>
 80061d0:	4603      	mov	r3, r0
 80061d2:	461a      	mov	r2, r3
 80061d4:	68bb      	ldr	r3, [r7, #8]
 80061d6:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 80061d8:	68bb      	ldr	r3, [r7, #8]
 80061da:	785b      	ldrb	r3, [r3, #1]
 80061dc:	4618      	mov	r0, r3
 80061de:	f000 f8cb 	bl	8006378 <RTC_Bcd2ToByte>
 80061e2:	4603      	mov	r3, r0
 80061e4:	461a      	mov	r2, r3
 80061e6:	68bb      	ldr	r3, [r7, #8]
 80061e8:	705a      	strb	r2, [r3, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 80061ea:	68bb      	ldr	r3, [r7, #8]
 80061ec:	789b      	ldrb	r3, [r3, #2]
 80061ee:	4618      	mov	r0, r3
 80061f0:	f000 f8c2 	bl	8006378 <RTC_Bcd2ToByte>
 80061f4:	4603      	mov	r3, r0
 80061f6:	461a      	mov	r2, r3
 80061f8:	68bb      	ldr	r3, [r7, #8]
 80061fa:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 80061fc:	2300      	movs	r3, #0
}
 80061fe:	4618      	mov	r0, r3
 8006200:	3718      	adds	r7, #24
 8006202:	46bd      	mov	sp, r7
 8006204:	bd80      	pop	{r7, pc}
 8006206:	bf00      	nop
 8006208:	00ffff3f 	.word	0x00ffff3f

0800620c <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 800620c:	b580      	push	{r7, lr}
 800620e:	b084      	sub	sp, #16
 8006210:	af00      	add	r7, sp, #0
 8006212:	6078      	str	r0, [r7, #4]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
#if defined(TAMP)
  hrtc->Instance->ICSR = ((uint32_t)(RTC_RSF_MASK & RTC_ICSR_RESERVED_MASK));
#else
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	681b      	ldr	r3, [r3, #0]
 8006218:	4a0d      	ldr	r2, [pc, #52]	@ (8006250 <HAL_RTC_WaitForSynchro+0x44>)
 800621a:	60da      	str	r2, [r3, #12]
#endif /* TAMP */

  tickstart = HAL_GetTick();
 800621c:	f7fb f87a 	bl	8001314 <HAL_GetTick>
 8006220:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
#if defined(TAMP)
  while ((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
#else
    while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8006222:	e009      	b.n	8006238 <HAL_RTC_WaitForSynchro+0x2c>
#endif /* TAMP */
    {
      if((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8006224:	f7fb f876 	bl	8001314 <HAL_GetTick>
 8006228:	4602      	mov	r2, r0
 800622a:	68fb      	ldr	r3, [r7, #12]
 800622c:	1ad3      	subs	r3, r2, r3
 800622e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8006232:	d901      	bls.n	8006238 <HAL_RTC_WaitForSynchro+0x2c>
      {
        return HAL_TIMEOUT;
 8006234:	2303      	movs	r3, #3
 8006236:	e007      	b.n	8006248 <HAL_RTC_WaitForSynchro+0x3c>
    while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	681b      	ldr	r3, [r3, #0]
 800623c:	68db      	ldr	r3, [r3, #12]
 800623e:	f003 0320 	and.w	r3, r3, #32
 8006242:	2b00      	cmp	r3, #0
 8006244:	d0ee      	beq.n	8006224 <HAL_RTC_WaitForSynchro+0x18>
      }
    }

  return HAL_OK;
 8006246:	2300      	movs	r3, #0
}
 8006248:	4618      	mov	r0, r3
 800624a:	3710      	adds	r7, #16
 800624c:	46bd      	mov	sp, r7
 800624e:	bd80      	pop	{r7, pc}
 8006250:	0003ff5f 	.word	0x0003ff5f

08006254 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8006254:	b580      	push	{r7, lr}
 8006256:	b084      	sub	sp, #16
 8006258:	af00      	add	r7, sp, #0
 800625a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800625c:	2300      	movs	r3, #0
 800625e:	73fb      	strb	r3, [r7, #15]
    tickstart = HAL_GetTick();

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while (((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
#else
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	681b      	ldr	r3, [r3, #0]
 8006264:	68db      	ldr	r3, [r3, #12]
 8006266:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800626a:	2b00      	cmp	r3, #0
 800626c:	d120      	bne.n	80062b0 <RTC_EnterInitMode+0x5c>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	681b      	ldr	r3, [r3, #0]
 8006272:	f04f 32ff 	mov.w	r2, #4294967295
 8006276:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 8006278:	f7fb f84c 	bl	8001314 <HAL_GetTick>
 800627c:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while (((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 800627e:	e00d      	b.n	800629c <RTC_EnterInitMode+0x48>
#endif /* TAMP */
    {
      if((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 8006280:	f7fb f848 	bl	8001314 <HAL_GetTick>
 8006284:	4602      	mov	r2, r0
 8006286:	68bb      	ldr	r3, [r7, #8]
 8006288:	1ad3      	subs	r3, r2, r3
 800628a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800628e:	d905      	bls.n	800629c <RTC_EnterInitMode+0x48>
      {
        status = HAL_TIMEOUT;
 8006290:	2303      	movs	r3, #3
 8006292:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	2203      	movs	r2, #3
 8006298:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    while (((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	681b      	ldr	r3, [r3, #0]
 80062a0:	68db      	ldr	r3, [r3, #12]
 80062a2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80062a6:	2b00      	cmp	r3, #0
 80062a8:	d102      	bne.n	80062b0 <RTC_EnterInitMode+0x5c>
 80062aa:	7bfb      	ldrb	r3, [r7, #15]
 80062ac:	2b03      	cmp	r3, #3
 80062ae:	d1e7      	bne.n	8006280 <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return status;
 80062b0:	7bfb      	ldrb	r3, [r7, #15]
}
 80062b2:	4618      	mov	r0, r3
 80062b4:	3710      	adds	r7, #16
 80062b6:	46bd      	mov	sp, r7
 80062b8:	bd80      	pop	{r7, pc}
	...

080062bc <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 80062bc:	b580      	push	{r7, lr}
 80062be:	b084      	sub	sp, #16
 80062c0:	af00      	add	r7, sp, #0
 80062c2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80062c4:	2300      	movs	r3, #0
 80062c6:	73fb      	strb	r3, [r7, #15]

  /* Exit Initialization mode */
#if defined(TAMP)
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
#else
  CLEAR_BIT(RTC->ISR, RTC_ISR_INIT);
 80062c8:	4b1a      	ldr	r3, [pc, #104]	@ (8006334 <RTC_ExitInitMode+0x78>)
 80062ca:	68db      	ldr	r3, [r3, #12]
 80062cc:	4a19      	ldr	r2, [pc, #100]	@ (8006334 <RTC_ExitInitMode+0x78>)
 80062ce:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80062d2:	60d3      	str	r3, [r2, #12]
#endif /* TAMP */

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 80062d4:	4b17      	ldr	r3, [pc, #92]	@ (8006334 <RTC_ExitInitMode+0x78>)
 80062d6:	689b      	ldr	r3, [r3, #8]
 80062d8:	f003 0320 	and.w	r3, r3, #32
 80062dc:	2b00      	cmp	r3, #0
 80062de:	d10c      	bne.n	80062fa <RTC_ExitInitMode+0x3e>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80062e0:	6878      	ldr	r0, [r7, #4]
 80062e2:	f7ff ff93 	bl	800620c <HAL_RTC_WaitForSynchro>
 80062e6:	4603      	mov	r3, r0
 80062e8:	2b00      	cmp	r3, #0
 80062ea:	d01e      	beq.n	800632a <RTC_ExitInitMode+0x6e>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	2203      	movs	r2, #3
 80062f0:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
      status = HAL_TIMEOUT;
 80062f4:	2303      	movs	r3, #3
 80062f6:	73fb      	strb	r3, [r7, #15]
 80062f8:	e017      	b.n	800632a <RTC_ExitInitMode+0x6e>
    }
  }
  else
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 80062fa:	4b0e      	ldr	r3, [pc, #56]	@ (8006334 <RTC_ExitInitMode+0x78>)
 80062fc:	689b      	ldr	r3, [r3, #8]
 80062fe:	4a0d      	ldr	r2, [pc, #52]	@ (8006334 <RTC_ExitInitMode+0x78>)
 8006300:	f023 0320 	bic.w	r3, r3, #32
 8006304:	6093      	str	r3, [r2, #8]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8006306:	6878      	ldr	r0, [r7, #4]
 8006308:	f7ff ff80 	bl	800620c <HAL_RTC_WaitForSynchro>
 800630c:	4603      	mov	r3, r0
 800630e:	2b00      	cmp	r3, #0
 8006310:	d005      	beq.n	800631e <RTC_ExitInitMode+0x62>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	2203      	movs	r2, #3
 8006316:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
      status = HAL_TIMEOUT;
 800631a:	2303      	movs	r3, #3
 800631c:	73fb      	strb	r3, [r7, #15]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800631e:	4b05      	ldr	r3, [pc, #20]	@ (8006334 <RTC_ExitInitMode+0x78>)
 8006320:	689b      	ldr	r3, [r3, #8]
 8006322:	4a04      	ldr	r2, [pc, #16]	@ (8006334 <RTC_ExitInitMode+0x78>)
 8006324:	f043 0320 	orr.w	r3, r3, #32
 8006328:	6093      	str	r3, [r2, #8]
  }

  return status;
 800632a:	7bfb      	ldrb	r3, [r7, #15]
}
 800632c:	4618      	mov	r0, r3
 800632e:	3710      	adds	r7, #16
 8006330:	46bd      	mov	sp, r7
 8006332:	bd80      	pop	{r7, pc}
 8006334:	58004000 	.word	0x58004000

08006338 <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8006338:	b480      	push	{r7}
 800633a:	b085      	sub	sp, #20
 800633c:	af00      	add	r7, sp, #0
 800633e:	4603      	mov	r3, r0
 8006340:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8006342:	2300      	movs	r3, #0
 8006344:	60fb      	str	r3, [r7, #12]
  uint8_t  bcdlow  = Value;
 8006346:	79fb      	ldrb	r3, [r7, #7]
 8006348:	72fb      	strb	r3, [r7, #11]

  while (bcdlow >= 10U)
 800634a:	e005      	b.n	8006358 <RTC_ByteToBcd2+0x20>
  {
    bcdhigh++;
 800634c:	68fb      	ldr	r3, [r7, #12]
 800634e:	3301      	adds	r3, #1
 8006350:	60fb      	str	r3, [r7, #12]
    bcdlow -= 10U;
 8006352:	7afb      	ldrb	r3, [r7, #11]
 8006354:	3b0a      	subs	r3, #10
 8006356:	72fb      	strb	r3, [r7, #11]
  while (bcdlow >= 10U)
 8006358:	7afb      	ldrb	r3, [r7, #11]
 800635a:	2b09      	cmp	r3, #9
 800635c:	d8f6      	bhi.n	800634c <RTC_ByteToBcd2+0x14>
  }

  return ((uint8_t)(bcdhigh << 4U) | bcdlow);
 800635e:	68fb      	ldr	r3, [r7, #12]
 8006360:	b2db      	uxtb	r3, r3
 8006362:	011b      	lsls	r3, r3, #4
 8006364:	b2da      	uxtb	r2, r3
 8006366:	7afb      	ldrb	r3, [r7, #11]
 8006368:	4313      	orrs	r3, r2
 800636a:	b2db      	uxtb	r3, r3
}
 800636c:	4618      	mov	r0, r3
 800636e:	3714      	adds	r7, #20
 8006370:	46bd      	mov	sp, r7
 8006372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006376:	4770      	bx	lr

08006378 <RTC_Bcd2ToByte>:
  * @brief  Convert from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 8006378:	b480      	push	{r7}
 800637a:	b085      	sub	sp, #20
 800637c:	af00      	add	r7, sp, #0
 800637e:	4603      	mov	r3, r0
 8006380:	71fb      	strb	r3, [r7, #7]
  uint8_t tmp;
  tmp = ((Value & 0xF0U) >> 4U) * 10U;
 8006382:	79fb      	ldrb	r3, [r7, #7]
 8006384:	091b      	lsrs	r3, r3, #4
 8006386:	b2db      	uxtb	r3, r3
 8006388:	461a      	mov	r2, r3
 800638a:	0092      	lsls	r2, r2, #2
 800638c:	4413      	add	r3, r2
 800638e:	005b      	lsls	r3, r3, #1
 8006390:	73fb      	strb	r3, [r7, #15]
  return (tmp + (Value & 0x0FU));
 8006392:	79fb      	ldrb	r3, [r7, #7]
 8006394:	f003 030f 	and.w	r3, r3, #15
 8006398:	b2da      	uxtb	r2, r3
 800639a:	7bfb      	ldrb	r3, [r7, #15]
 800639c:	4413      	add	r3, r2
 800639e:	b2db      	uxtb	r3, r3
}
 80063a0:	4618      	mov	r0, r3
 80063a2:	3714      	adds	r7, #20
 80063a4:	46bd      	mov	sp, r7
 80063a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063aa:	4770      	bx	lr

080063ac <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80063ac:	b580      	push	{r7, lr}
 80063ae:	b082      	sub	sp, #8
 80063b0:	af00      	add	r7, sp, #0
 80063b2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	2b00      	cmp	r3, #0
 80063b8:	d101      	bne.n	80063be <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80063ba:	2301      	movs	r3, #1
 80063bc:	e049      	b.n	8006452 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80063c4:	b2db      	uxtb	r3, r3
 80063c6:	2b00      	cmp	r3, #0
 80063c8:	d106      	bne.n	80063d8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	2200      	movs	r2, #0
 80063ce:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80063d2:	6878      	ldr	r0, [r7, #4]
 80063d4:	f000 f841 	bl	800645a <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	2202      	movs	r2, #2
 80063dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	681a      	ldr	r2, [r3, #0]
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	3304      	adds	r3, #4
 80063e8:	4619      	mov	r1, r3
 80063ea:	4610      	mov	r0, r2
 80063ec:	f000 f9e8 	bl	80067c0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	2201      	movs	r2, #1
 80063f4:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	2201      	movs	r2, #1
 80063fc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	2201      	movs	r2, #1
 8006404:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	2201      	movs	r2, #1
 800640c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	2201      	movs	r2, #1
 8006414:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	2201      	movs	r2, #1
 800641c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	2201      	movs	r2, #1
 8006424:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	2201      	movs	r2, #1
 800642c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	2201      	movs	r2, #1
 8006434:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	2201      	movs	r2, #1
 800643c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	2201      	movs	r2, #1
 8006444:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	2201      	movs	r2, #1
 800644c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006450:	2300      	movs	r3, #0
}
 8006452:	4618      	mov	r0, r3
 8006454:	3708      	adds	r7, #8
 8006456:	46bd      	mov	sp, r7
 8006458:	bd80      	pop	{r7, pc}

0800645a <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800645a:	b480      	push	{r7}
 800645c:	b083      	sub	sp, #12
 800645e:	af00      	add	r7, sp, #0
 8006460:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8006462:	bf00      	nop
 8006464:	370c      	adds	r7, #12
 8006466:	46bd      	mov	sp, r7
 8006468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800646c:	4770      	bx	lr
	...

08006470 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006470:	b480      	push	{r7}
 8006472:	b085      	sub	sp, #20
 8006474:	af00      	add	r7, sp, #0
 8006476:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800647e:	b2db      	uxtb	r3, r3
 8006480:	2b01      	cmp	r3, #1
 8006482:	d001      	beq.n	8006488 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006484:	2301      	movs	r3, #1
 8006486:	e054      	b.n	8006532 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	2202      	movs	r2, #2
 800648c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	681b      	ldr	r3, [r3, #0]
 8006494:	68da      	ldr	r2, [r3, #12]
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	681b      	ldr	r3, [r3, #0]
 800649a:	f042 0201 	orr.w	r2, r2, #1
 800649e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	4a26      	ldr	r2, [pc, #152]	@ (8006540 <HAL_TIM_Base_Start_IT+0xd0>)
 80064a6:	4293      	cmp	r3, r2
 80064a8:	d022      	beq.n	80064f0 <HAL_TIM_Base_Start_IT+0x80>
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	681b      	ldr	r3, [r3, #0]
 80064ae:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80064b2:	d01d      	beq.n	80064f0 <HAL_TIM_Base_Start_IT+0x80>
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	681b      	ldr	r3, [r3, #0]
 80064b8:	4a22      	ldr	r2, [pc, #136]	@ (8006544 <HAL_TIM_Base_Start_IT+0xd4>)
 80064ba:	4293      	cmp	r3, r2
 80064bc:	d018      	beq.n	80064f0 <HAL_TIM_Base_Start_IT+0x80>
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	681b      	ldr	r3, [r3, #0]
 80064c2:	4a21      	ldr	r2, [pc, #132]	@ (8006548 <HAL_TIM_Base_Start_IT+0xd8>)
 80064c4:	4293      	cmp	r3, r2
 80064c6:	d013      	beq.n	80064f0 <HAL_TIM_Base_Start_IT+0x80>
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	681b      	ldr	r3, [r3, #0]
 80064cc:	4a1f      	ldr	r2, [pc, #124]	@ (800654c <HAL_TIM_Base_Start_IT+0xdc>)
 80064ce:	4293      	cmp	r3, r2
 80064d0:	d00e      	beq.n	80064f0 <HAL_TIM_Base_Start_IT+0x80>
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	681b      	ldr	r3, [r3, #0]
 80064d6:	4a1e      	ldr	r2, [pc, #120]	@ (8006550 <HAL_TIM_Base_Start_IT+0xe0>)
 80064d8:	4293      	cmp	r3, r2
 80064da:	d009      	beq.n	80064f0 <HAL_TIM_Base_Start_IT+0x80>
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	681b      	ldr	r3, [r3, #0]
 80064e0:	4a1c      	ldr	r2, [pc, #112]	@ (8006554 <HAL_TIM_Base_Start_IT+0xe4>)
 80064e2:	4293      	cmp	r3, r2
 80064e4:	d004      	beq.n	80064f0 <HAL_TIM_Base_Start_IT+0x80>
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	681b      	ldr	r3, [r3, #0]
 80064ea:	4a1b      	ldr	r2, [pc, #108]	@ (8006558 <HAL_TIM_Base_Start_IT+0xe8>)
 80064ec:	4293      	cmp	r3, r2
 80064ee:	d115      	bne.n	800651c <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	681b      	ldr	r3, [r3, #0]
 80064f4:	689a      	ldr	r2, [r3, #8]
 80064f6:	4b19      	ldr	r3, [pc, #100]	@ (800655c <HAL_TIM_Base_Start_IT+0xec>)
 80064f8:	4013      	ands	r3, r2
 80064fa:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80064fc:	68fb      	ldr	r3, [r7, #12]
 80064fe:	2b06      	cmp	r3, #6
 8006500:	d015      	beq.n	800652e <HAL_TIM_Base_Start_IT+0xbe>
 8006502:	68fb      	ldr	r3, [r7, #12]
 8006504:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006508:	d011      	beq.n	800652e <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	681b      	ldr	r3, [r3, #0]
 800650e:	681a      	ldr	r2, [r3, #0]
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	681b      	ldr	r3, [r3, #0]
 8006514:	f042 0201 	orr.w	r2, r2, #1
 8006518:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800651a:	e008      	b.n	800652e <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	681b      	ldr	r3, [r3, #0]
 8006520:	681a      	ldr	r2, [r3, #0]
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	681b      	ldr	r3, [r3, #0]
 8006526:	f042 0201 	orr.w	r2, r2, #1
 800652a:	601a      	str	r2, [r3, #0]
 800652c:	e000      	b.n	8006530 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800652e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006530:	2300      	movs	r3, #0
}
 8006532:	4618      	mov	r0, r3
 8006534:	3714      	adds	r7, #20
 8006536:	46bd      	mov	sp, r7
 8006538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800653c:	4770      	bx	lr
 800653e:	bf00      	nop
 8006540:	40010000 	.word	0x40010000
 8006544:	40000400 	.word	0x40000400
 8006548:	40000800 	.word	0x40000800
 800654c:	40000c00 	.word	0x40000c00
 8006550:	40010400 	.word	0x40010400
 8006554:	40001800 	.word	0x40001800
 8006558:	40014000 	.word	0x40014000
 800655c:	00010007 	.word	0x00010007

08006560 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006560:	b580      	push	{r7, lr}
 8006562:	b084      	sub	sp, #16
 8006564:	af00      	add	r7, sp, #0
 8006566:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	681b      	ldr	r3, [r3, #0]
 800656c:	68db      	ldr	r3, [r3, #12]
 800656e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	681b      	ldr	r3, [r3, #0]
 8006574:	691b      	ldr	r3, [r3, #16]
 8006576:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8006578:	68bb      	ldr	r3, [r7, #8]
 800657a:	f003 0302 	and.w	r3, r3, #2
 800657e:	2b00      	cmp	r3, #0
 8006580:	d020      	beq.n	80065c4 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8006582:	68fb      	ldr	r3, [r7, #12]
 8006584:	f003 0302 	and.w	r3, r3, #2
 8006588:	2b00      	cmp	r3, #0
 800658a:	d01b      	beq.n	80065c4 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	681b      	ldr	r3, [r3, #0]
 8006590:	f06f 0202 	mvn.w	r2, #2
 8006594:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	2201      	movs	r2, #1
 800659a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	681b      	ldr	r3, [r3, #0]
 80065a0:	699b      	ldr	r3, [r3, #24]
 80065a2:	f003 0303 	and.w	r3, r3, #3
 80065a6:	2b00      	cmp	r3, #0
 80065a8:	d003      	beq.n	80065b2 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80065aa:	6878      	ldr	r0, [r7, #4]
 80065ac:	f000 f8e9 	bl	8006782 <HAL_TIM_IC_CaptureCallback>
 80065b0:	e005      	b.n	80065be <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80065b2:	6878      	ldr	r0, [r7, #4]
 80065b4:	f000 f8db 	bl	800676e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80065b8:	6878      	ldr	r0, [r7, #4]
 80065ba:	f000 f8ec 	bl	8006796 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	2200      	movs	r2, #0
 80065c2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80065c4:	68bb      	ldr	r3, [r7, #8]
 80065c6:	f003 0304 	and.w	r3, r3, #4
 80065ca:	2b00      	cmp	r3, #0
 80065cc:	d020      	beq.n	8006610 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80065ce:	68fb      	ldr	r3, [r7, #12]
 80065d0:	f003 0304 	and.w	r3, r3, #4
 80065d4:	2b00      	cmp	r3, #0
 80065d6:	d01b      	beq.n	8006610 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	681b      	ldr	r3, [r3, #0]
 80065dc:	f06f 0204 	mvn.w	r2, #4
 80065e0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	2202      	movs	r2, #2
 80065e6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	681b      	ldr	r3, [r3, #0]
 80065ec:	699b      	ldr	r3, [r3, #24]
 80065ee:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80065f2:	2b00      	cmp	r3, #0
 80065f4:	d003      	beq.n	80065fe <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80065f6:	6878      	ldr	r0, [r7, #4]
 80065f8:	f000 f8c3 	bl	8006782 <HAL_TIM_IC_CaptureCallback>
 80065fc:	e005      	b.n	800660a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80065fe:	6878      	ldr	r0, [r7, #4]
 8006600:	f000 f8b5 	bl	800676e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006604:	6878      	ldr	r0, [r7, #4]
 8006606:	f000 f8c6 	bl	8006796 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	2200      	movs	r2, #0
 800660e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8006610:	68bb      	ldr	r3, [r7, #8]
 8006612:	f003 0308 	and.w	r3, r3, #8
 8006616:	2b00      	cmp	r3, #0
 8006618:	d020      	beq.n	800665c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800661a:	68fb      	ldr	r3, [r7, #12]
 800661c:	f003 0308 	and.w	r3, r3, #8
 8006620:	2b00      	cmp	r3, #0
 8006622:	d01b      	beq.n	800665c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	681b      	ldr	r3, [r3, #0]
 8006628:	f06f 0208 	mvn.w	r2, #8
 800662c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	2204      	movs	r2, #4
 8006632:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	681b      	ldr	r3, [r3, #0]
 8006638:	69db      	ldr	r3, [r3, #28]
 800663a:	f003 0303 	and.w	r3, r3, #3
 800663e:	2b00      	cmp	r3, #0
 8006640:	d003      	beq.n	800664a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006642:	6878      	ldr	r0, [r7, #4]
 8006644:	f000 f89d 	bl	8006782 <HAL_TIM_IC_CaptureCallback>
 8006648:	e005      	b.n	8006656 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800664a:	6878      	ldr	r0, [r7, #4]
 800664c:	f000 f88f 	bl	800676e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006650:	6878      	ldr	r0, [r7, #4]
 8006652:	f000 f8a0 	bl	8006796 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	2200      	movs	r2, #0
 800665a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800665c:	68bb      	ldr	r3, [r7, #8]
 800665e:	f003 0310 	and.w	r3, r3, #16
 8006662:	2b00      	cmp	r3, #0
 8006664:	d020      	beq.n	80066a8 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8006666:	68fb      	ldr	r3, [r7, #12]
 8006668:	f003 0310 	and.w	r3, r3, #16
 800666c:	2b00      	cmp	r3, #0
 800666e:	d01b      	beq.n	80066a8 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	681b      	ldr	r3, [r3, #0]
 8006674:	f06f 0210 	mvn.w	r2, #16
 8006678:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	2208      	movs	r2, #8
 800667e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	681b      	ldr	r3, [r3, #0]
 8006684:	69db      	ldr	r3, [r3, #28]
 8006686:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800668a:	2b00      	cmp	r3, #0
 800668c:	d003      	beq.n	8006696 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800668e:	6878      	ldr	r0, [r7, #4]
 8006690:	f000 f877 	bl	8006782 <HAL_TIM_IC_CaptureCallback>
 8006694:	e005      	b.n	80066a2 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006696:	6878      	ldr	r0, [r7, #4]
 8006698:	f000 f869 	bl	800676e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800669c:	6878      	ldr	r0, [r7, #4]
 800669e:	f000 f87a 	bl	8006796 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	2200      	movs	r2, #0
 80066a6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80066a8:	68bb      	ldr	r3, [r7, #8]
 80066aa:	f003 0301 	and.w	r3, r3, #1
 80066ae:	2b00      	cmp	r3, #0
 80066b0:	d00c      	beq.n	80066cc <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80066b2:	68fb      	ldr	r3, [r7, #12]
 80066b4:	f003 0301 	and.w	r3, r3, #1
 80066b8:	2b00      	cmp	r3, #0
 80066ba:	d007      	beq.n	80066cc <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	681b      	ldr	r3, [r3, #0]
 80066c0:	f06f 0201 	mvn.w	r2, #1
 80066c4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80066c6:	6878      	ldr	r0, [r7, #4]
 80066c8:	f7fa f966 	bl	8000998 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80066cc:	68bb      	ldr	r3, [r7, #8]
 80066ce:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80066d2:	2b00      	cmp	r3, #0
 80066d4:	d104      	bne.n	80066e0 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 80066d6:	68bb      	ldr	r3, [r7, #8]
 80066d8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80066dc:	2b00      	cmp	r3, #0
 80066de:	d00c      	beq.n	80066fa <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80066e0:	68fb      	ldr	r3, [r7, #12]
 80066e2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80066e6:	2b00      	cmp	r3, #0
 80066e8:	d007      	beq.n	80066fa <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	681b      	ldr	r3, [r3, #0]
 80066ee:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 80066f2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80066f4:	6878      	ldr	r0, [r7, #4]
 80066f6:	f000 f90d 	bl	8006914 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80066fa:	68bb      	ldr	r3, [r7, #8]
 80066fc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006700:	2b00      	cmp	r3, #0
 8006702:	d00c      	beq.n	800671e <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006704:	68fb      	ldr	r3, [r7, #12]
 8006706:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800670a:	2b00      	cmp	r3, #0
 800670c:	d007      	beq.n	800671e <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	681b      	ldr	r3, [r3, #0]
 8006712:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8006716:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8006718:	6878      	ldr	r0, [r7, #4]
 800671a:	f000 f905 	bl	8006928 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800671e:	68bb      	ldr	r3, [r7, #8]
 8006720:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006724:	2b00      	cmp	r3, #0
 8006726:	d00c      	beq.n	8006742 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8006728:	68fb      	ldr	r3, [r7, #12]
 800672a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800672e:	2b00      	cmp	r3, #0
 8006730:	d007      	beq.n	8006742 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	681b      	ldr	r3, [r3, #0]
 8006736:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800673a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800673c:	6878      	ldr	r0, [r7, #4]
 800673e:	f000 f834 	bl	80067aa <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8006742:	68bb      	ldr	r3, [r7, #8]
 8006744:	f003 0320 	and.w	r3, r3, #32
 8006748:	2b00      	cmp	r3, #0
 800674a:	d00c      	beq.n	8006766 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800674c:	68fb      	ldr	r3, [r7, #12]
 800674e:	f003 0320 	and.w	r3, r3, #32
 8006752:	2b00      	cmp	r3, #0
 8006754:	d007      	beq.n	8006766 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	681b      	ldr	r3, [r3, #0]
 800675a:	f06f 0220 	mvn.w	r2, #32
 800675e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006760:	6878      	ldr	r0, [r7, #4]
 8006762:	f000 f8cd 	bl	8006900 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006766:	bf00      	nop
 8006768:	3710      	adds	r7, #16
 800676a:	46bd      	mov	sp, r7
 800676c:	bd80      	pop	{r7, pc}

0800676e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800676e:	b480      	push	{r7}
 8006770:	b083      	sub	sp, #12
 8006772:	af00      	add	r7, sp, #0
 8006774:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006776:	bf00      	nop
 8006778:	370c      	adds	r7, #12
 800677a:	46bd      	mov	sp, r7
 800677c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006780:	4770      	bx	lr

08006782 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006782:	b480      	push	{r7}
 8006784:	b083      	sub	sp, #12
 8006786:	af00      	add	r7, sp, #0
 8006788:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800678a:	bf00      	nop
 800678c:	370c      	adds	r7, #12
 800678e:	46bd      	mov	sp, r7
 8006790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006794:	4770      	bx	lr

08006796 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006796:	b480      	push	{r7}
 8006798:	b083      	sub	sp, #12
 800679a:	af00      	add	r7, sp, #0
 800679c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800679e:	bf00      	nop
 80067a0:	370c      	adds	r7, #12
 80067a2:	46bd      	mov	sp, r7
 80067a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067a8:	4770      	bx	lr

080067aa <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80067aa:	b480      	push	{r7}
 80067ac:	b083      	sub	sp, #12
 80067ae:	af00      	add	r7, sp, #0
 80067b0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80067b2:	bf00      	nop
 80067b4:	370c      	adds	r7, #12
 80067b6:	46bd      	mov	sp, r7
 80067b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067bc:	4770      	bx	lr
	...

080067c0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80067c0:	b480      	push	{r7}
 80067c2:	b085      	sub	sp, #20
 80067c4:	af00      	add	r7, sp, #0
 80067c6:	6078      	str	r0, [r7, #4]
 80067c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	681b      	ldr	r3, [r3, #0]
 80067ce:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	4a43      	ldr	r2, [pc, #268]	@ (80068e0 <TIM_Base_SetConfig+0x120>)
 80067d4:	4293      	cmp	r3, r2
 80067d6:	d013      	beq.n	8006800 <TIM_Base_SetConfig+0x40>
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80067de:	d00f      	beq.n	8006800 <TIM_Base_SetConfig+0x40>
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	4a40      	ldr	r2, [pc, #256]	@ (80068e4 <TIM_Base_SetConfig+0x124>)
 80067e4:	4293      	cmp	r3, r2
 80067e6:	d00b      	beq.n	8006800 <TIM_Base_SetConfig+0x40>
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	4a3f      	ldr	r2, [pc, #252]	@ (80068e8 <TIM_Base_SetConfig+0x128>)
 80067ec:	4293      	cmp	r3, r2
 80067ee:	d007      	beq.n	8006800 <TIM_Base_SetConfig+0x40>
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	4a3e      	ldr	r2, [pc, #248]	@ (80068ec <TIM_Base_SetConfig+0x12c>)
 80067f4:	4293      	cmp	r3, r2
 80067f6:	d003      	beq.n	8006800 <TIM_Base_SetConfig+0x40>
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	4a3d      	ldr	r2, [pc, #244]	@ (80068f0 <TIM_Base_SetConfig+0x130>)
 80067fc:	4293      	cmp	r3, r2
 80067fe:	d108      	bne.n	8006812 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006800:	68fb      	ldr	r3, [r7, #12]
 8006802:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006806:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006808:	683b      	ldr	r3, [r7, #0]
 800680a:	685b      	ldr	r3, [r3, #4]
 800680c:	68fa      	ldr	r2, [r7, #12]
 800680e:	4313      	orrs	r3, r2
 8006810:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	4a32      	ldr	r2, [pc, #200]	@ (80068e0 <TIM_Base_SetConfig+0x120>)
 8006816:	4293      	cmp	r3, r2
 8006818:	d01f      	beq.n	800685a <TIM_Base_SetConfig+0x9a>
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006820:	d01b      	beq.n	800685a <TIM_Base_SetConfig+0x9a>
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	4a2f      	ldr	r2, [pc, #188]	@ (80068e4 <TIM_Base_SetConfig+0x124>)
 8006826:	4293      	cmp	r3, r2
 8006828:	d017      	beq.n	800685a <TIM_Base_SetConfig+0x9a>
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	4a2e      	ldr	r2, [pc, #184]	@ (80068e8 <TIM_Base_SetConfig+0x128>)
 800682e:	4293      	cmp	r3, r2
 8006830:	d013      	beq.n	800685a <TIM_Base_SetConfig+0x9a>
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	4a2d      	ldr	r2, [pc, #180]	@ (80068ec <TIM_Base_SetConfig+0x12c>)
 8006836:	4293      	cmp	r3, r2
 8006838:	d00f      	beq.n	800685a <TIM_Base_SetConfig+0x9a>
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	4a2c      	ldr	r2, [pc, #176]	@ (80068f0 <TIM_Base_SetConfig+0x130>)
 800683e:	4293      	cmp	r3, r2
 8006840:	d00b      	beq.n	800685a <TIM_Base_SetConfig+0x9a>
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	4a2b      	ldr	r2, [pc, #172]	@ (80068f4 <TIM_Base_SetConfig+0x134>)
 8006846:	4293      	cmp	r3, r2
 8006848:	d007      	beq.n	800685a <TIM_Base_SetConfig+0x9a>
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	4a2a      	ldr	r2, [pc, #168]	@ (80068f8 <TIM_Base_SetConfig+0x138>)
 800684e:	4293      	cmp	r3, r2
 8006850:	d003      	beq.n	800685a <TIM_Base_SetConfig+0x9a>
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	4a29      	ldr	r2, [pc, #164]	@ (80068fc <TIM_Base_SetConfig+0x13c>)
 8006856:	4293      	cmp	r3, r2
 8006858:	d108      	bne.n	800686c <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800685a:	68fb      	ldr	r3, [r7, #12]
 800685c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006860:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006862:	683b      	ldr	r3, [r7, #0]
 8006864:	68db      	ldr	r3, [r3, #12]
 8006866:	68fa      	ldr	r2, [r7, #12]
 8006868:	4313      	orrs	r3, r2
 800686a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800686c:	68fb      	ldr	r3, [r7, #12]
 800686e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8006872:	683b      	ldr	r3, [r7, #0]
 8006874:	695b      	ldr	r3, [r3, #20]
 8006876:	4313      	orrs	r3, r2
 8006878:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800687a:	683b      	ldr	r3, [r7, #0]
 800687c:	689a      	ldr	r2, [r3, #8]
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006882:	683b      	ldr	r3, [r7, #0]
 8006884:	681a      	ldr	r2, [r3, #0]
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	4a14      	ldr	r2, [pc, #80]	@ (80068e0 <TIM_Base_SetConfig+0x120>)
 800688e:	4293      	cmp	r3, r2
 8006890:	d00f      	beq.n	80068b2 <TIM_Base_SetConfig+0xf2>
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	4a16      	ldr	r2, [pc, #88]	@ (80068f0 <TIM_Base_SetConfig+0x130>)
 8006896:	4293      	cmp	r3, r2
 8006898:	d00b      	beq.n	80068b2 <TIM_Base_SetConfig+0xf2>
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	4a15      	ldr	r2, [pc, #84]	@ (80068f4 <TIM_Base_SetConfig+0x134>)
 800689e:	4293      	cmp	r3, r2
 80068a0:	d007      	beq.n	80068b2 <TIM_Base_SetConfig+0xf2>
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	4a14      	ldr	r2, [pc, #80]	@ (80068f8 <TIM_Base_SetConfig+0x138>)
 80068a6:	4293      	cmp	r3, r2
 80068a8:	d003      	beq.n	80068b2 <TIM_Base_SetConfig+0xf2>
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	4a13      	ldr	r2, [pc, #76]	@ (80068fc <TIM_Base_SetConfig+0x13c>)
 80068ae:	4293      	cmp	r3, r2
 80068b0:	d103      	bne.n	80068ba <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80068b2:	683b      	ldr	r3, [r7, #0]
 80068b4:	691a      	ldr	r2, [r3, #16]
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	681b      	ldr	r3, [r3, #0]
 80068be:	f043 0204 	orr.w	r2, r3, #4
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	2201      	movs	r2, #1
 80068ca:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	68fa      	ldr	r2, [r7, #12]
 80068d0:	601a      	str	r2, [r3, #0]
}
 80068d2:	bf00      	nop
 80068d4:	3714      	adds	r7, #20
 80068d6:	46bd      	mov	sp, r7
 80068d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068dc:	4770      	bx	lr
 80068de:	bf00      	nop
 80068e0:	40010000 	.word	0x40010000
 80068e4:	40000400 	.word	0x40000400
 80068e8:	40000800 	.word	0x40000800
 80068ec:	40000c00 	.word	0x40000c00
 80068f0:	40010400 	.word	0x40010400
 80068f4:	40014000 	.word	0x40014000
 80068f8:	40014400 	.word	0x40014400
 80068fc:	40014800 	.word	0x40014800

08006900 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006900:	b480      	push	{r7}
 8006902:	b083      	sub	sp, #12
 8006904:	af00      	add	r7, sp, #0
 8006906:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006908:	bf00      	nop
 800690a:	370c      	adds	r7, #12
 800690c:	46bd      	mov	sp, r7
 800690e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006912:	4770      	bx	lr

08006914 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006914:	b480      	push	{r7}
 8006916:	b083      	sub	sp, #12
 8006918:	af00      	add	r7, sp, #0
 800691a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800691c:	bf00      	nop
 800691e:	370c      	adds	r7, #12
 8006920:	46bd      	mov	sp, r7
 8006922:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006926:	4770      	bx	lr

08006928 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8006928:	b480      	push	{r7}
 800692a:	b083      	sub	sp, #12
 800692c:	af00      	add	r7, sp, #0
 800692e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8006930:	bf00      	nop
 8006932:	370c      	adds	r7, #12
 8006934:	46bd      	mov	sp, r7
 8006936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800693a:	4770      	bx	lr

0800693c <tcpip_init_wrap>:
/* USER CODE END OS_THREAD_ATTR_CMSIS_RTOS_V2 */

/* USER CODE BEGIN 2 */
/* ETH_CODE: workaround to call LOCK_TCPIP_CORE after tcpip_init in MX_LWIP_Init
 * This is to keep the code after MX code re-generation */
static inline void tcpip_init_wrap(tcpip_init_done_fn tcpip_init_done, void *arg){
 800693c:	b580      	push	{r7, lr}
 800693e:	b082      	sub	sp, #8
 8006940:	af00      	add	r7, sp, #0
 8006942:	6078      	str	r0, [r7, #4]
 8006944:	6039      	str	r1, [r7, #0]
	tcpip_init(tcpip_init_done, arg);
 8006946:	6839      	ldr	r1, [r7, #0]
 8006948:	6878      	ldr	r0, [r7, #4]
 800694a:	f004 fe59 	bl	800b600 <tcpip_init>
	LOCK_TCPIP_CORE();
 800694e:	f000 fe4f 	bl	80075f0 <sys_lock_tcpip_core>
}
 8006952:	bf00      	nop
 8006954:	3708      	adds	r7, #8
 8006956:	46bd      	mov	sp, r7
 8006958:	bd80      	pop	{r7, pc}
	...

0800695c <MX_LWIP_Init>:

/**
  * LwIP initialization function
  */
void MX_LWIP_Init(void)
{
 800695c:	b580      	push	{r7, lr}
 800695e:	b084      	sub	sp, #16
 8006960:	af04      	add	r7, sp, #16
  /* IP addresses initialization */
  IP_ADDRESS[0] = 192;
 8006962:	4b93      	ldr	r3, [pc, #588]	@ (8006bb0 <MX_LWIP_Init+0x254>)
 8006964:	22c0      	movs	r2, #192	@ 0xc0
 8006966:	701a      	strb	r2, [r3, #0]
  IP_ADDRESS[1] = 168;
 8006968:	4b91      	ldr	r3, [pc, #580]	@ (8006bb0 <MX_LWIP_Init+0x254>)
 800696a:	22a8      	movs	r2, #168	@ 0xa8
 800696c:	705a      	strb	r2, [r3, #1]
  IP_ADDRESS[2] = 1;
 800696e:	4b90      	ldr	r3, [pc, #576]	@ (8006bb0 <MX_LWIP_Init+0x254>)
 8006970:	2201      	movs	r2, #1
 8006972:	709a      	strb	r2, [r3, #2]
  IP_ADDRESS[3] = 10;
 8006974:	4b8e      	ldr	r3, [pc, #568]	@ (8006bb0 <MX_LWIP_Init+0x254>)
 8006976:	220a      	movs	r2, #10
 8006978:	70da      	strb	r2, [r3, #3]
  NETMASK_ADDRESS[0] = 255;
 800697a:	4b8e      	ldr	r3, [pc, #568]	@ (8006bb4 <MX_LWIP_Init+0x258>)
 800697c:	22ff      	movs	r2, #255	@ 0xff
 800697e:	701a      	strb	r2, [r3, #0]
  NETMASK_ADDRESS[1] = 255;
 8006980:	4b8c      	ldr	r3, [pc, #560]	@ (8006bb4 <MX_LWIP_Init+0x258>)
 8006982:	22ff      	movs	r2, #255	@ 0xff
 8006984:	705a      	strb	r2, [r3, #1]
  NETMASK_ADDRESS[2] = 255;
 8006986:	4b8b      	ldr	r3, [pc, #556]	@ (8006bb4 <MX_LWIP_Init+0x258>)
 8006988:	22ff      	movs	r2, #255	@ 0xff
 800698a:	709a      	strb	r2, [r3, #2]
  NETMASK_ADDRESS[3] = 0;
 800698c:	4b89      	ldr	r3, [pc, #548]	@ (8006bb4 <MX_LWIP_Init+0x258>)
 800698e:	2200      	movs	r2, #0
 8006990:	70da      	strb	r2, [r3, #3]
  GATEWAY_ADDRESS[0] = 192;
 8006992:	4b89      	ldr	r3, [pc, #548]	@ (8006bb8 <MX_LWIP_Init+0x25c>)
 8006994:	22c0      	movs	r2, #192	@ 0xc0
 8006996:	701a      	strb	r2, [r3, #0]
  GATEWAY_ADDRESS[1] = 168;
 8006998:	4b87      	ldr	r3, [pc, #540]	@ (8006bb8 <MX_LWIP_Init+0x25c>)
 800699a:	22a8      	movs	r2, #168	@ 0xa8
 800699c:	705a      	strb	r2, [r3, #1]
  GATEWAY_ADDRESS[2] = 1;
 800699e:	4b86      	ldr	r3, [pc, #536]	@ (8006bb8 <MX_LWIP_Init+0x25c>)
 80069a0:	2201      	movs	r2, #1
 80069a2:	709a      	strb	r2, [r3, #2]
  GATEWAY_ADDRESS[3] = 1;
 80069a4:	4b84      	ldr	r3, [pc, #528]	@ (8006bb8 <MX_LWIP_Init+0x25c>)
 80069a6:	2201      	movs	r2, #1
 80069a8:	70da      	strb	r2, [r3, #3]

/* USER CODE BEGIN IP_ADDRESSES */
/* USER CODE END IP_ADDRESSES */

  /* Initialize the LwIP stack with RTOS */
  tcpip_init( NULL, NULL );
 80069aa:	2100      	movs	r1, #0
 80069ac:	2000      	movs	r0, #0
 80069ae:	f7ff ffc5 	bl	800693c <tcpip_init_wrap>

  /* IP addresses initialization without DHCP (IPv4) */
  IP4_ADDR(&ipaddr, IP_ADDRESS[0], IP_ADDRESS[1], IP_ADDRESS[2], IP_ADDRESS[3]);
 80069b2:	4b7f      	ldr	r3, [pc, #508]	@ (8006bb0 <MX_LWIP_Init+0x254>)
 80069b4:	781b      	ldrb	r3, [r3, #0]
 80069b6:	061a      	lsls	r2, r3, #24
 80069b8:	4b7d      	ldr	r3, [pc, #500]	@ (8006bb0 <MX_LWIP_Init+0x254>)
 80069ba:	785b      	ldrb	r3, [r3, #1]
 80069bc:	041b      	lsls	r3, r3, #16
 80069be:	431a      	orrs	r2, r3
 80069c0:	4b7b      	ldr	r3, [pc, #492]	@ (8006bb0 <MX_LWIP_Init+0x254>)
 80069c2:	789b      	ldrb	r3, [r3, #2]
 80069c4:	021b      	lsls	r3, r3, #8
 80069c6:	4313      	orrs	r3, r2
 80069c8:	4a79      	ldr	r2, [pc, #484]	@ (8006bb0 <MX_LWIP_Init+0x254>)
 80069ca:	78d2      	ldrb	r2, [r2, #3]
 80069cc:	4313      	orrs	r3, r2
 80069ce:	061a      	lsls	r2, r3, #24
 80069d0:	4b77      	ldr	r3, [pc, #476]	@ (8006bb0 <MX_LWIP_Init+0x254>)
 80069d2:	781b      	ldrb	r3, [r3, #0]
 80069d4:	0619      	lsls	r1, r3, #24
 80069d6:	4b76      	ldr	r3, [pc, #472]	@ (8006bb0 <MX_LWIP_Init+0x254>)
 80069d8:	785b      	ldrb	r3, [r3, #1]
 80069da:	041b      	lsls	r3, r3, #16
 80069dc:	4319      	orrs	r1, r3
 80069de:	4b74      	ldr	r3, [pc, #464]	@ (8006bb0 <MX_LWIP_Init+0x254>)
 80069e0:	789b      	ldrb	r3, [r3, #2]
 80069e2:	021b      	lsls	r3, r3, #8
 80069e4:	430b      	orrs	r3, r1
 80069e6:	4972      	ldr	r1, [pc, #456]	@ (8006bb0 <MX_LWIP_Init+0x254>)
 80069e8:	78c9      	ldrb	r1, [r1, #3]
 80069ea:	430b      	orrs	r3, r1
 80069ec:	021b      	lsls	r3, r3, #8
 80069ee:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 80069f2:	431a      	orrs	r2, r3
 80069f4:	4b6e      	ldr	r3, [pc, #440]	@ (8006bb0 <MX_LWIP_Init+0x254>)
 80069f6:	781b      	ldrb	r3, [r3, #0]
 80069f8:	0619      	lsls	r1, r3, #24
 80069fa:	4b6d      	ldr	r3, [pc, #436]	@ (8006bb0 <MX_LWIP_Init+0x254>)
 80069fc:	785b      	ldrb	r3, [r3, #1]
 80069fe:	041b      	lsls	r3, r3, #16
 8006a00:	4319      	orrs	r1, r3
 8006a02:	4b6b      	ldr	r3, [pc, #428]	@ (8006bb0 <MX_LWIP_Init+0x254>)
 8006a04:	789b      	ldrb	r3, [r3, #2]
 8006a06:	021b      	lsls	r3, r3, #8
 8006a08:	430b      	orrs	r3, r1
 8006a0a:	4969      	ldr	r1, [pc, #420]	@ (8006bb0 <MX_LWIP_Init+0x254>)
 8006a0c:	78c9      	ldrb	r1, [r1, #3]
 8006a0e:	430b      	orrs	r3, r1
 8006a10:	0a1b      	lsrs	r3, r3, #8
 8006a12:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 8006a16:	431a      	orrs	r2, r3
 8006a18:	4b65      	ldr	r3, [pc, #404]	@ (8006bb0 <MX_LWIP_Init+0x254>)
 8006a1a:	781b      	ldrb	r3, [r3, #0]
 8006a1c:	0619      	lsls	r1, r3, #24
 8006a1e:	4b64      	ldr	r3, [pc, #400]	@ (8006bb0 <MX_LWIP_Init+0x254>)
 8006a20:	785b      	ldrb	r3, [r3, #1]
 8006a22:	041b      	lsls	r3, r3, #16
 8006a24:	4319      	orrs	r1, r3
 8006a26:	4b62      	ldr	r3, [pc, #392]	@ (8006bb0 <MX_LWIP_Init+0x254>)
 8006a28:	789b      	ldrb	r3, [r3, #2]
 8006a2a:	021b      	lsls	r3, r3, #8
 8006a2c:	430b      	orrs	r3, r1
 8006a2e:	4960      	ldr	r1, [pc, #384]	@ (8006bb0 <MX_LWIP_Init+0x254>)
 8006a30:	78c9      	ldrb	r1, [r1, #3]
 8006a32:	430b      	orrs	r3, r1
 8006a34:	0e1b      	lsrs	r3, r3, #24
 8006a36:	4313      	orrs	r3, r2
 8006a38:	4a60      	ldr	r2, [pc, #384]	@ (8006bbc <MX_LWIP_Init+0x260>)
 8006a3a:	6013      	str	r3, [r2, #0]
  IP4_ADDR(&netmask, NETMASK_ADDRESS[0], NETMASK_ADDRESS[1] , NETMASK_ADDRESS[2], NETMASK_ADDRESS[3]);
 8006a3c:	4b5d      	ldr	r3, [pc, #372]	@ (8006bb4 <MX_LWIP_Init+0x258>)
 8006a3e:	781b      	ldrb	r3, [r3, #0]
 8006a40:	061a      	lsls	r2, r3, #24
 8006a42:	4b5c      	ldr	r3, [pc, #368]	@ (8006bb4 <MX_LWIP_Init+0x258>)
 8006a44:	785b      	ldrb	r3, [r3, #1]
 8006a46:	041b      	lsls	r3, r3, #16
 8006a48:	431a      	orrs	r2, r3
 8006a4a:	4b5a      	ldr	r3, [pc, #360]	@ (8006bb4 <MX_LWIP_Init+0x258>)
 8006a4c:	789b      	ldrb	r3, [r3, #2]
 8006a4e:	021b      	lsls	r3, r3, #8
 8006a50:	4313      	orrs	r3, r2
 8006a52:	4a58      	ldr	r2, [pc, #352]	@ (8006bb4 <MX_LWIP_Init+0x258>)
 8006a54:	78d2      	ldrb	r2, [r2, #3]
 8006a56:	4313      	orrs	r3, r2
 8006a58:	061a      	lsls	r2, r3, #24
 8006a5a:	4b56      	ldr	r3, [pc, #344]	@ (8006bb4 <MX_LWIP_Init+0x258>)
 8006a5c:	781b      	ldrb	r3, [r3, #0]
 8006a5e:	0619      	lsls	r1, r3, #24
 8006a60:	4b54      	ldr	r3, [pc, #336]	@ (8006bb4 <MX_LWIP_Init+0x258>)
 8006a62:	785b      	ldrb	r3, [r3, #1]
 8006a64:	041b      	lsls	r3, r3, #16
 8006a66:	4319      	orrs	r1, r3
 8006a68:	4b52      	ldr	r3, [pc, #328]	@ (8006bb4 <MX_LWIP_Init+0x258>)
 8006a6a:	789b      	ldrb	r3, [r3, #2]
 8006a6c:	021b      	lsls	r3, r3, #8
 8006a6e:	430b      	orrs	r3, r1
 8006a70:	4950      	ldr	r1, [pc, #320]	@ (8006bb4 <MX_LWIP_Init+0x258>)
 8006a72:	78c9      	ldrb	r1, [r1, #3]
 8006a74:	430b      	orrs	r3, r1
 8006a76:	021b      	lsls	r3, r3, #8
 8006a78:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8006a7c:	431a      	orrs	r2, r3
 8006a7e:	4b4d      	ldr	r3, [pc, #308]	@ (8006bb4 <MX_LWIP_Init+0x258>)
 8006a80:	781b      	ldrb	r3, [r3, #0]
 8006a82:	0619      	lsls	r1, r3, #24
 8006a84:	4b4b      	ldr	r3, [pc, #300]	@ (8006bb4 <MX_LWIP_Init+0x258>)
 8006a86:	785b      	ldrb	r3, [r3, #1]
 8006a88:	041b      	lsls	r3, r3, #16
 8006a8a:	4319      	orrs	r1, r3
 8006a8c:	4b49      	ldr	r3, [pc, #292]	@ (8006bb4 <MX_LWIP_Init+0x258>)
 8006a8e:	789b      	ldrb	r3, [r3, #2]
 8006a90:	021b      	lsls	r3, r3, #8
 8006a92:	430b      	orrs	r3, r1
 8006a94:	4947      	ldr	r1, [pc, #284]	@ (8006bb4 <MX_LWIP_Init+0x258>)
 8006a96:	78c9      	ldrb	r1, [r1, #3]
 8006a98:	430b      	orrs	r3, r1
 8006a9a:	0a1b      	lsrs	r3, r3, #8
 8006a9c:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 8006aa0:	431a      	orrs	r2, r3
 8006aa2:	4b44      	ldr	r3, [pc, #272]	@ (8006bb4 <MX_LWIP_Init+0x258>)
 8006aa4:	781b      	ldrb	r3, [r3, #0]
 8006aa6:	0619      	lsls	r1, r3, #24
 8006aa8:	4b42      	ldr	r3, [pc, #264]	@ (8006bb4 <MX_LWIP_Init+0x258>)
 8006aaa:	785b      	ldrb	r3, [r3, #1]
 8006aac:	041b      	lsls	r3, r3, #16
 8006aae:	4319      	orrs	r1, r3
 8006ab0:	4b40      	ldr	r3, [pc, #256]	@ (8006bb4 <MX_LWIP_Init+0x258>)
 8006ab2:	789b      	ldrb	r3, [r3, #2]
 8006ab4:	021b      	lsls	r3, r3, #8
 8006ab6:	430b      	orrs	r3, r1
 8006ab8:	493e      	ldr	r1, [pc, #248]	@ (8006bb4 <MX_LWIP_Init+0x258>)
 8006aba:	78c9      	ldrb	r1, [r1, #3]
 8006abc:	430b      	orrs	r3, r1
 8006abe:	0e1b      	lsrs	r3, r3, #24
 8006ac0:	4313      	orrs	r3, r2
 8006ac2:	4a3f      	ldr	r2, [pc, #252]	@ (8006bc0 <MX_LWIP_Init+0x264>)
 8006ac4:	6013      	str	r3, [r2, #0]
  IP4_ADDR(&gw, GATEWAY_ADDRESS[0], GATEWAY_ADDRESS[1], GATEWAY_ADDRESS[2], GATEWAY_ADDRESS[3]);
 8006ac6:	4b3c      	ldr	r3, [pc, #240]	@ (8006bb8 <MX_LWIP_Init+0x25c>)
 8006ac8:	781b      	ldrb	r3, [r3, #0]
 8006aca:	061a      	lsls	r2, r3, #24
 8006acc:	4b3a      	ldr	r3, [pc, #232]	@ (8006bb8 <MX_LWIP_Init+0x25c>)
 8006ace:	785b      	ldrb	r3, [r3, #1]
 8006ad0:	041b      	lsls	r3, r3, #16
 8006ad2:	431a      	orrs	r2, r3
 8006ad4:	4b38      	ldr	r3, [pc, #224]	@ (8006bb8 <MX_LWIP_Init+0x25c>)
 8006ad6:	789b      	ldrb	r3, [r3, #2]
 8006ad8:	021b      	lsls	r3, r3, #8
 8006ada:	4313      	orrs	r3, r2
 8006adc:	4a36      	ldr	r2, [pc, #216]	@ (8006bb8 <MX_LWIP_Init+0x25c>)
 8006ade:	78d2      	ldrb	r2, [r2, #3]
 8006ae0:	4313      	orrs	r3, r2
 8006ae2:	061a      	lsls	r2, r3, #24
 8006ae4:	4b34      	ldr	r3, [pc, #208]	@ (8006bb8 <MX_LWIP_Init+0x25c>)
 8006ae6:	781b      	ldrb	r3, [r3, #0]
 8006ae8:	0619      	lsls	r1, r3, #24
 8006aea:	4b33      	ldr	r3, [pc, #204]	@ (8006bb8 <MX_LWIP_Init+0x25c>)
 8006aec:	785b      	ldrb	r3, [r3, #1]
 8006aee:	041b      	lsls	r3, r3, #16
 8006af0:	4319      	orrs	r1, r3
 8006af2:	4b31      	ldr	r3, [pc, #196]	@ (8006bb8 <MX_LWIP_Init+0x25c>)
 8006af4:	789b      	ldrb	r3, [r3, #2]
 8006af6:	021b      	lsls	r3, r3, #8
 8006af8:	430b      	orrs	r3, r1
 8006afa:	492f      	ldr	r1, [pc, #188]	@ (8006bb8 <MX_LWIP_Init+0x25c>)
 8006afc:	78c9      	ldrb	r1, [r1, #3]
 8006afe:	430b      	orrs	r3, r1
 8006b00:	021b      	lsls	r3, r3, #8
 8006b02:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8006b06:	431a      	orrs	r2, r3
 8006b08:	4b2b      	ldr	r3, [pc, #172]	@ (8006bb8 <MX_LWIP_Init+0x25c>)
 8006b0a:	781b      	ldrb	r3, [r3, #0]
 8006b0c:	0619      	lsls	r1, r3, #24
 8006b0e:	4b2a      	ldr	r3, [pc, #168]	@ (8006bb8 <MX_LWIP_Init+0x25c>)
 8006b10:	785b      	ldrb	r3, [r3, #1]
 8006b12:	041b      	lsls	r3, r3, #16
 8006b14:	4319      	orrs	r1, r3
 8006b16:	4b28      	ldr	r3, [pc, #160]	@ (8006bb8 <MX_LWIP_Init+0x25c>)
 8006b18:	789b      	ldrb	r3, [r3, #2]
 8006b1a:	021b      	lsls	r3, r3, #8
 8006b1c:	430b      	orrs	r3, r1
 8006b1e:	4926      	ldr	r1, [pc, #152]	@ (8006bb8 <MX_LWIP_Init+0x25c>)
 8006b20:	78c9      	ldrb	r1, [r1, #3]
 8006b22:	430b      	orrs	r3, r1
 8006b24:	0a1b      	lsrs	r3, r3, #8
 8006b26:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 8006b2a:	431a      	orrs	r2, r3
 8006b2c:	4b22      	ldr	r3, [pc, #136]	@ (8006bb8 <MX_LWIP_Init+0x25c>)
 8006b2e:	781b      	ldrb	r3, [r3, #0]
 8006b30:	0619      	lsls	r1, r3, #24
 8006b32:	4b21      	ldr	r3, [pc, #132]	@ (8006bb8 <MX_LWIP_Init+0x25c>)
 8006b34:	785b      	ldrb	r3, [r3, #1]
 8006b36:	041b      	lsls	r3, r3, #16
 8006b38:	4319      	orrs	r1, r3
 8006b3a:	4b1f      	ldr	r3, [pc, #124]	@ (8006bb8 <MX_LWIP_Init+0x25c>)
 8006b3c:	789b      	ldrb	r3, [r3, #2]
 8006b3e:	021b      	lsls	r3, r3, #8
 8006b40:	430b      	orrs	r3, r1
 8006b42:	491d      	ldr	r1, [pc, #116]	@ (8006bb8 <MX_LWIP_Init+0x25c>)
 8006b44:	78c9      	ldrb	r1, [r1, #3]
 8006b46:	430b      	orrs	r3, r1
 8006b48:	0e1b      	lsrs	r3, r3, #24
 8006b4a:	4313      	orrs	r3, r2
 8006b4c:	4a1d      	ldr	r2, [pc, #116]	@ (8006bc4 <MX_LWIP_Init+0x268>)
 8006b4e:	6013      	str	r3, [r2, #0]

  /* add the network interface (IPv4/IPv6) with RTOS */
  netif_add(&gnetif, &ipaddr, &netmask, &gw, NULL, &ethernetif_init, &tcpip_input);
 8006b50:	4b1d      	ldr	r3, [pc, #116]	@ (8006bc8 <MX_LWIP_Init+0x26c>)
 8006b52:	9302      	str	r3, [sp, #8]
 8006b54:	4b1d      	ldr	r3, [pc, #116]	@ (8006bcc <MX_LWIP_Init+0x270>)
 8006b56:	9301      	str	r3, [sp, #4]
 8006b58:	2300      	movs	r3, #0
 8006b5a:	9300      	str	r3, [sp, #0]
 8006b5c:	4b19      	ldr	r3, [pc, #100]	@ (8006bc4 <MX_LWIP_Init+0x268>)
 8006b5e:	4a18      	ldr	r2, [pc, #96]	@ (8006bc0 <MX_LWIP_Init+0x264>)
 8006b60:	4916      	ldr	r1, [pc, #88]	@ (8006bbc <MX_LWIP_Init+0x260>)
 8006b62:	481b      	ldr	r0, [pc, #108]	@ (8006bd0 <MX_LWIP_Init+0x274>)
 8006b64:	f005 fbbc 	bl	800c2e0 <netif_add>

  /* Registers the default network interface */
  netif_set_default(&gnetif);
 8006b68:	4819      	ldr	r0, [pc, #100]	@ (8006bd0 <MX_LWIP_Init+0x274>)
 8006b6a:	f005 fd6f 	bl	800c64c <netif_set_default>

  /* We must always bring the network interface up connection or not... */
  netif_set_up(&gnetif);
 8006b6e:	4818      	ldr	r0, [pc, #96]	@ (8006bd0 <MX_LWIP_Init+0x274>)
 8006b70:	f005 fd7c 	bl	800c66c <netif_set_up>

  /* Set the link callback function, this function is called on change of link status*/
  netif_set_link_callback(&gnetif, ethernet_link_status_updated);
 8006b74:	4917      	ldr	r1, [pc, #92]	@ (8006bd4 <MX_LWIP_Init+0x278>)
 8006b76:	4816      	ldr	r0, [pc, #88]	@ (8006bd0 <MX_LWIP_Init+0x274>)
 8006b78:	f005 fe82 	bl	800c880 <netif_set_link_callback>

  /* Create the Ethernet link handler thread */
/* USER CODE BEGIN H7_OS_THREAD_NEW_CMSIS_RTOS_V2 */
  memset(&attributes, 0x0, sizeof(osThreadAttr_t));
 8006b7c:	2224      	movs	r2, #36	@ 0x24
 8006b7e:	2100      	movs	r1, #0
 8006b80:	4815      	ldr	r0, [pc, #84]	@ (8006bd8 <MX_LWIP_Init+0x27c>)
 8006b82:	f010 f86f 	bl	8016c64 <memset>
  attributes.name = "EthLink";
 8006b86:	4b14      	ldr	r3, [pc, #80]	@ (8006bd8 <MX_LWIP_Init+0x27c>)
 8006b88:	4a14      	ldr	r2, [pc, #80]	@ (8006bdc <MX_LWIP_Init+0x280>)
 8006b8a:	601a      	str	r2, [r3, #0]
  attributes.stack_size = INTERFACE_THREAD_STACK_SIZE;
 8006b8c:	4b12      	ldr	r3, [pc, #72]	@ (8006bd8 <MX_LWIP_Init+0x27c>)
 8006b8e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8006b92:	615a      	str	r2, [r3, #20]
  attributes.priority = osPriorityBelowNormal;
 8006b94:	4b10      	ldr	r3, [pc, #64]	@ (8006bd8 <MX_LWIP_Init+0x27c>)
 8006b96:	2210      	movs	r2, #16
 8006b98:	619a      	str	r2, [r3, #24]
  osThreadNew(ethernet_link_thread, &gnetif, &attributes);
 8006b9a:	4a0f      	ldr	r2, [pc, #60]	@ (8006bd8 <MX_LWIP_Init+0x27c>)
 8006b9c:	490c      	ldr	r1, [pc, #48]	@ (8006bd0 <MX_LWIP_Init+0x274>)
 8006b9e:	4810      	ldr	r0, [pc, #64]	@ (8006be0 <MX_LWIP_Init+0x284>)
 8006ba0:	f000 fe2f 	bl	8007802 <osThreadNew>
/* USER CODE END H7_OS_THREAD_NEW_CMSIS_RTOS_V2 */

/* USER CODE BEGIN 3 */
 /* ETH_CODE: call UNLOCK_TCPIP_CORE after we are done */
  UNLOCK_TCPIP_CORE();
 8006ba4:	f000 fd34 	bl	8007610 <sys_unlock_tcpip_core>
/* USER CODE END 3 */
}
 8006ba8:	bf00      	nop
 8006baa:	46bd      	mov	sp, r7
 8006bac:	bd80      	pop	{r7, pc}
 8006bae:	bf00      	nop
 8006bb0:	24000248 	.word	0x24000248
 8006bb4:	2400024c 	.word	0x2400024c
 8006bb8:	24000250 	.word	0x24000250
 8006bbc:	2400023c 	.word	0x2400023c
 8006bc0:	24000240 	.word	0x24000240
 8006bc4:	24000244 	.word	0x24000244
 8006bc8:	0800b53d 	.word	0x0800b53d
 8006bcc:	080070d1 	.word	0x080070d1
 8006bd0:	24000208 	.word	0x24000208
 8006bd4:	08006be5 	.word	0x08006be5
 8006bd8:	24000254 	.word	0x24000254
 8006bdc:	08017c20 	.word	0x08017c20
 8006be0:	08007381 	.word	0x08007381

08006be4 <ethernet_link_status_updated>:
  * @brief  Notify the User about the network interface config status
  * @param  netif: the network interface
  * @retval None
  */
static void ethernet_link_status_updated(struct netif *netif)
{
 8006be4:	b480      	push	{r7}
 8006be6:	b083      	sub	sp, #12
 8006be8:	af00      	add	r7, sp, #0
 8006bea:	6078      	str	r0, [r7, #4]
  else /* netif is down */
  {
/* USER CODE BEGIN 6 */
/* USER CODE END 6 */
  }
}
 8006bec:	bf00      	nop
 8006bee:	370c      	adds	r7, #12
 8006bf0:	46bd      	mov	sp, r7
 8006bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bf6:	4770      	bx	lr

08006bf8 <HAL_ETH_RxCpltCallback>:
  * @brief  Ethernet Rx Transfer completed callback
  * @param  handlerEth: ETH handler
  * @retval None
  */
void HAL_ETH_RxCpltCallback(ETH_HandleTypeDef *handlerEth)
{
 8006bf8:	b580      	push	{r7, lr}
 8006bfa:	b082      	sub	sp, #8
 8006bfc:	af00      	add	r7, sp, #0
 8006bfe:	6078      	str	r0, [r7, #4]
  osSemaphoreRelease(RxPktSemaphore);
 8006c00:	4b04      	ldr	r3, [pc, #16]	@ (8006c14 <HAL_ETH_RxCpltCallback+0x1c>)
 8006c02:	681b      	ldr	r3, [r3, #0]
 8006c04:	4618      	mov	r0, r3
 8006c06:	f001 f89d 	bl	8007d44 <osSemaphoreRelease>
}
 8006c0a:	bf00      	nop
 8006c0c:	3708      	adds	r7, #8
 8006c0e:	46bd      	mov	sp, r7
 8006c10:	bd80      	pop	{r7, pc}
 8006c12:	bf00      	nop
 8006c14:	24000280 	.word	0x24000280

08006c18 <HAL_ETH_TxCpltCallback>:
  * @brief  Ethernet Tx Transfer completed callback
  * @param  handlerEth: ETH handler
  * @retval None
  */
void HAL_ETH_TxCpltCallback(ETH_HandleTypeDef *handlerEth)
{
 8006c18:	b580      	push	{r7, lr}
 8006c1a:	b082      	sub	sp, #8
 8006c1c:	af00      	add	r7, sp, #0
 8006c1e:	6078      	str	r0, [r7, #4]
  osSemaphoreRelease(TxPktSemaphore);
 8006c20:	4b04      	ldr	r3, [pc, #16]	@ (8006c34 <HAL_ETH_TxCpltCallback+0x1c>)
 8006c22:	681b      	ldr	r3, [r3, #0]
 8006c24:	4618      	mov	r0, r3
 8006c26:	f001 f88d 	bl	8007d44 <osSemaphoreRelease>
}
 8006c2a:	bf00      	nop
 8006c2c:	3708      	adds	r7, #8
 8006c2e:	46bd      	mov	sp, r7
 8006c30:	bd80      	pop	{r7, pc}
 8006c32:	bf00      	nop
 8006c34:	24000284 	.word	0x24000284

08006c38 <HAL_ETH_ErrorCallback>:
  * @brief  Ethernet DMA transfer error callback
  * @param  handlerEth: ETH handler
  * @retval None
  */
void HAL_ETH_ErrorCallback(ETH_HandleTypeDef *handlerEth)
{
 8006c38:	b580      	push	{r7, lr}
 8006c3a:	b082      	sub	sp, #8
 8006c3c:	af00      	add	r7, sp, #0
 8006c3e:	6078      	str	r0, [r7, #4]
  if((HAL_ETH_GetDMAError(handlerEth) & ETH_DMACSR_RBU) == ETH_DMACSR_RBU)
 8006c40:	6878      	ldr	r0, [r7, #4]
 8006c42:	f7fb fcc4 	bl	80025ce <HAL_ETH_GetDMAError>
 8006c46:	4603      	mov	r3, r0
 8006c48:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006c4c:	2b80      	cmp	r3, #128	@ 0x80
 8006c4e:	d104      	bne.n	8006c5a <HAL_ETH_ErrorCallback+0x22>
  {
     osSemaphoreRelease(RxPktSemaphore);
 8006c50:	4b04      	ldr	r3, [pc, #16]	@ (8006c64 <HAL_ETH_ErrorCallback+0x2c>)
 8006c52:	681b      	ldr	r3, [r3, #0]
 8006c54:	4618      	mov	r0, r3
 8006c56:	f001 f875 	bl	8007d44 <osSemaphoreRelease>
  }
}
 8006c5a:	bf00      	nop
 8006c5c:	3708      	adds	r7, #8
 8006c5e:	46bd      	mov	sp, r7
 8006c60:	bd80      	pop	{r7, pc}
 8006c62:	bf00      	nop
 8006c64:	24000280 	.word	0x24000280

08006c68 <low_level_init>:
 *
 * @param netif the already initialized lwip network interface structure
 *        for this ethernetif
 */
static void low_level_init(struct netif *netif)
{
 8006c68:	b580      	push	{r7, lr}
 8006c6a:	b0aa      	sub	sp, #168	@ 0xa8
 8006c6c:	af00      	add	r7, sp, #0
 8006c6e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_eth_init_status = HAL_OK;
 8006c70:	2300      	movs	r3, #0
 8006c72:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f
/* USER CODE BEGIN OS_THREAD_ATTR_CMSIS_RTOS_V2 */
  osThreadAttr_t attributes;
/* USER CODE END OS_THREAD_ATTR_CMSIS_RTOS_V2 */
  uint32_t duplex, speed = 0;
 8006c76:	2300      	movs	r3, #0
 8006c78:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  int32_t PHYLinkState = 0;
 8006c7c:	2300      	movs	r3, #0
 8006c7e:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  ETH_MACConfigTypeDef MACConf = {0};
 8006c82:	f107 0310 	add.w	r3, r7, #16
 8006c86:	2264      	movs	r2, #100	@ 0x64
 8006c88:	2100      	movs	r1, #0
 8006c8a:	4618      	mov	r0, r3
 8006c8c:	f00f ffea 	bl	8016c64 <memset>
  /* Start ETH HAL Init */

   uint8_t MACAddr[6] ;
  heth.Instance = ETH;
 8006c90:	4b8a      	ldr	r3, [pc, #552]	@ (8006ebc <low_level_init+0x254>)
 8006c92:	4a8b      	ldr	r2, [pc, #556]	@ (8006ec0 <low_level_init+0x258>)
 8006c94:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 8006c96:	2300      	movs	r3, #0
 8006c98:	723b      	strb	r3, [r7, #8]
  MACAddr[1] = 0x80;
 8006c9a:	2380      	movs	r3, #128	@ 0x80
 8006c9c:	727b      	strb	r3, [r7, #9]
  MACAddr[2] = 0xE1;
 8006c9e:	23e1      	movs	r3, #225	@ 0xe1
 8006ca0:	72bb      	strb	r3, [r7, #10]
  MACAddr[3] = 0x00;
 8006ca2:	2300      	movs	r3, #0
 8006ca4:	72fb      	strb	r3, [r7, #11]
  MACAddr[4] = 0x00;
 8006ca6:	2300      	movs	r3, #0
 8006ca8:	733b      	strb	r3, [r7, #12]
  MACAddr[5] = 0x00;
 8006caa:	2300      	movs	r3, #0
 8006cac:	737b      	strb	r3, [r7, #13]
  heth.Init.MACAddr = &MACAddr[0];
 8006cae:	4a83      	ldr	r2, [pc, #524]	@ (8006ebc <low_level_init+0x254>)
 8006cb0:	f107 0308 	add.w	r3, r7, #8
 8006cb4:	6053      	str	r3, [r2, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 8006cb6:	4b81      	ldr	r3, [pc, #516]	@ (8006ebc <low_level_init+0x254>)
 8006cb8:	2201      	movs	r2, #1
 8006cba:	721a      	strb	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 8006cbc:	4b7f      	ldr	r3, [pc, #508]	@ (8006ebc <low_level_init+0x254>)
 8006cbe:	4a81      	ldr	r2, [pc, #516]	@ (8006ec4 <low_level_init+0x25c>)
 8006cc0:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 8006cc2:	4b7e      	ldr	r3, [pc, #504]	@ (8006ebc <low_level_init+0x254>)
 8006cc4:	4a80      	ldr	r2, [pc, #512]	@ (8006ec8 <low_level_init+0x260>)
 8006cc6:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1536;
 8006cc8:	4b7c      	ldr	r3, [pc, #496]	@ (8006ebc <low_level_init+0x254>)
 8006cca:	f44f 62c0 	mov.w	r2, #1536	@ 0x600
 8006cce:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  hal_eth_init_status = HAL_ETH_Init(&heth);
 8006cd0:	487a      	ldr	r0, [pc, #488]	@ (8006ebc <low_level_init+0x254>)
 8006cd2:	f7fa fca3 	bl	800161c <HAL_ETH_Init>
 8006cd6:	4603      	mov	r3, r0
 8006cd8:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 8006cdc:	2238      	movs	r2, #56	@ 0x38
 8006cde:	2100      	movs	r1, #0
 8006ce0:	487a      	ldr	r0, [pc, #488]	@ (8006ecc <low_level_init+0x264>)
 8006ce2:	f00f ffbf 	bl	8016c64 <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 8006ce6:	4b79      	ldr	r3, [pc, #484]	@ (8006ecc <low_level_init+0x264>)
 8006ce8:	2221      	movs	r2, #33	@ 0x21
 8006cea:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 8006cec:	4b77      	ldr	r3, [pc, #476]	@ (8006ecc <low_level_init+0x264>)
 8006cee:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8006cf2:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 8006cf4:	4b75      	ldr	r3, [pc, #468]	@ (8006ecc <low_level_init+0x264>)
 8006cf6:	2200      	movs	r2, #0
 8006cf8:	611a      	str	r2, [r3, #16]

  /* End ETH HAL Init */

  /* Initialize the RX POOL */
  LWIP_MEMPOOL_INIT(RX_POOL);
 8006cfa:	4875      	ldr	r0, [pc, #468]	@ (8006ed0 <low_level_init+0x268>)
 8006cfc:	f005 f9aa 	bl	800c054 <memp_init_pool>

#if LWIP_ARP || LWIP_ETHERNET
  /* set MAC hardware address length */
  netif->hwaddr_len = ETH_HWADDR_LEN;
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	2206      	movs	r2, #6
 8006d04:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  /* set MAC hardware address */
  netif->hwaddr[0] =  heth.Init.MACAddr[0];
 8006d08:	4b6c      	ldr	r3, [pc, #432]	@ (8006ebc <low_level_init+0x254>)
 8006d0a:	685b      	ldr	r3, [r3, #4]
 8006d0c:	781a      	ldrb	r2, [r3, #0]
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26
  netif->hwaddr[1] =  heth.Init.MACAddr[1];
 8006d14:	4b69      	ldr	r3, [pc, #420]	@ (8006ebc <low_level_init+0x254>)
 8006d16:	685b      	ldr	r3, [r3, #4]
 8006d18:	785a      	ldrb	r2, [r3, #1]
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27
  netif->hwaddr[2] =  heth.Init.MACAddr[2];
 8006d20:	4b66      	ldr	r3, [pc, #408]	@ (8006ebc <low_level_init+0x254>)
 8006d22:	685b      	ldr	r3, [r3, #4]
 8006d24:	789a      	ldrb	r2, [r3, #2]
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
  netif->hwaddr[3] =  heth.Init.MACAddr[3];
 8006d2c:	4b63      	ldr	r3, [pc, #396]	@ (8006ebc <low_level_init+0x254>)
 8006d2e:	685b      	ldr	r3, [r3, #4]
 8006d30:	78da      	ldrb	r2, [r3, #3]
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29
  netif->hwaddr[4] =  heth.Init.MACAddr[4];
 8006d38:	4b60      	ldr	r3, [pc, #384]	@ (8006ebc <low_level_init+0x254>)
 8006d3a:	685b      	ldr	r3, [r3, #4]
 8006d3c:	791a      	ldrb	r2, [r3, #4]
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
  netif->hwaddr[5] =  heth.Init.MACAddr[5];
 8006d44:	4b5d      	ldr	r3, [pc, #372]	@ (8006ebc <low_level_init+0x254>)
 8006d46:	685b      	ldr	r3, [r3, #4]
 8006d48:	795a      	ldrb	r2, [r3, #5]
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	f883 202b 	strb.w	r2, [r3, #43]	@ 0x2b

  /* maximum transfer unit */
  netif->mtu = ETH_MAX_PAYLOAD;
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 8006d56:	849a      	strh	r2, [r3, #36]	@ 0x24

  /* Accept broadcast address and ARP traffic */
  /* don't set NETIF_FLAG_ETHARP if this device is not an ethernet one */
  #if LWIP_ARP
    netif->flags |= NETIF_FLAG_BROADCAST | NETIF_FLAG_ETHARP;
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8006d5e:	f043 030a 	orr.w	r3, r3, #10
 8006d62:	b2da      	uxtb	r2, r3
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
  #else
    netif->flags |= NETIF_FLAG_BROADCAST;
  #endif /* LWIP_ARP */

  /* create a binary semaphore used for informing ethernetif of frame reception */
  RxPktSemaphore = osSemaphoreNew(1, 0, NULL);
 8006d6a:	2200      	movs	r2, #0
 8006d6c:	2100      	movs	r1, #0
 8006d6e:	2001      	movs	r0, #1
 8006d70:	f000 ff0d 	bl	8007b8e <osSemaphoreNew>
 8006d74:	4603      	mov	r3, r0
 8006d76:	4a57      	ldr	r2, [pc, #348]	@ (8006ed4 <low_level_init+0x26c>)
 8006d78:	6013      	str	r3, [r2, #0]

  /* create a binary semaphore used for informing ethernetif of frame transmission */
  TxPktSemaphore = osSemaphoreNew(1, 0, NULL);
 8006d7a:	2200      	movs	r2, #0
 8006d7c:	2100      	movs	r1, #0
 8006d7e:	2001      	movs	r0, #1
 8006d80:	f000 ff05 	bl	8007b8e <osSemaphoreNew>
 8006d84:	4603      	mov	r3, r0
 8006d86:	4a54      	ldr	r2, [pc, #336]	@ (8006ed8 <low_level_init+0x270>)
 8006d88:	6013      	str	r3, [r2, #0]

  /* create the task that handles the ETH_MAC */
/* USER CODE BEGIN OS_THREAD_NEW_CMSIS_RTOS_V2 */
  memset(&attributes, 0x0, sizeof(osThreadAttr_t));
 8006d8a:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8006d8e:	2224      	movs	r2, #36	@ 0x24
 8006d90:	2100      	movs	r1, #0
 8006d92:	4618      	mov	r0, r3
 8006d94:	f00f ff66 	bl	8016c64 <memset>
  attributes.name = "EthIf";
 8006d98:	4b50      	ldr	r3, [pc, #320]	@ (8006edc <low_level_init+0x274>)
 8006d9a:	677b      	str	r3, [r7, #116]	@ 0x74
  attributes.stack_size = INTERFACE_THREAD_STACK_SIZE;
 8006d9c:	f44f 73af 	mov.w	r3, #350	@ 0x15e
 8006da0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  attributes.priority = osPriorityRealtime;
 8006da4:	2330      	movs	r3, #48	@ 0x30
 8006da6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  osThreadNew(ethernetif_input, netif, &attributes);
 8006daa:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8006dae:	461a      	mov	r2, r3
 8006db0:	6879      	ldr	r1, [r7, #4]
 8006db2:	484b      	ldr	r0, [pc, #300]	@ (8006ee0 <low_level_init+0x278>)
 8006db4:	f000 fd25 	bl	8007802 <osThreadNew>
/* USER CODE END OS_THREAD_NEW_CMSIS_RTOS_V2 */

/* USER CODE BEGIN PHY_PRE_CONFIG */
reset_phy();
 8006db8:	f7f9 fae2 	bl	8000380 <reset_phy>
/* USER CODE END PHY_PRE_CONFIG */
  /* Set PHY IO functions */
  LAN8742_RegisterBusIO(&LAN8742, &LAN8742_IOCtx);
 8006dbc:	4949      	ldr	r1, [pc, #292]	@ (8006ee4 <low_level_init+0x27c>)
 8006dbe:	484a      	ldr	r0, [pc, #296]	@ (8006ee8 <low_level_init+0x280>)
 8006dc0:	f7fa f951 	bl	8001066 <LAN8742_RegisterBusIO>

  /* Initialize the LAN8742 ETH PHY */
  if(LAN8742_Init(&LAN8742) != LAN8742_STATUS_OK)
 8006dc4:	4848      	ldr	r0, [pc, #288]	@ (8006ee8 <low_level_init+0x280>)
 8006dc6:	f7fa f980 	bl	80010ca <LAN8742_Init>
 8006dca:	4603      	mov	r3, r0
 8006dcc:	2b00      	cmp	r3, #0
 8006dce:	d006      	beq.n	8006dde <low_level_init+0x176>
  {
    netif_set_link_down(netif);
 8006dd0:	6878      	ldr	r0, [r7, #4]
 8006dd2:	f005 fd23 	bl	800c81c <netif_set_link_down>
    netif_set_down(netif);
 8006dd6:	6878      	ldr	r0, [r7, #4]
 8006dd8:	f005 fcb6 	bl	800c748 <netif_set_down>
 8006ddc:	e06b      	b.n	8006eb6 <low_level_init+0x24e>
    return;
  }

  if (hal_eth_init_status == HAL_OK)
 8006dde:	f897 309f 	ldrb.w	r3, [r7, #159]	@ 0x9f
 8006de2:	2b00      	cmp	r3, #0
 8006de4:	d165      	bne.n	8006eb2 <low_level_init+0x24a>
  {
    PHYLinkState = LAN8742_GetLinkState(&LAN8742);
 8006de6:	4840      	ldr	r0, [pc, #256]	@ (8006ee8 <low_level_init+0x280>)
 8006de8:	f7fa f9bc 	bl	8001164 <LAN8742_GetLinkState>
 8006dec:	f8c7 0098 	str.w	r0, [r7, #152]	@ 0x98

    /* Get link state */
    if(PHYLinkState <= LAN8742_STATUS_LINK_DOWN)
 8006df0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006df4:	2b01      	cmp	r3, #1
 8006df6:	dc06      	bgt.n	8006e06 <low_level_init+0x19e>
    {
      netif_set_link_down(netif);
 8006df8:	6878      	ldr	r0, [r7, #4]
 8006dfa:	f005 fd0f 	bl	800c81c <netif_set_link_down>
      netif_set_down(netif);
 8006dfe:	6878      	ldr	r0, [r7, #4]
 8006e00:	f005 fca2 	bl	800c748 <netif_set_down>
 8006e04:	e057      	b.n	8006eb6 <low_level_init+0x24e>
    }
    else
    {
      switch (PHYLinkState)
 8006e06:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006e0a:	3b02      	subs	r3, #2
 8006e0c:	2b03      	cmp	r3, #3
 8006e0e:	d82b      	bhi.n	8006e68 <low_level_init+0x200>
 8006e10:	a201      	add	r2, pc, #4	@ (adr r2, 8006e18 <low_level_init+0x1b0>)
 8006e12:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006e16:	bf00      	nop
 8006e18:	08006e29 	.word	0x08006e29
 8006e1c:	08006e3b 	.word	0x08006e3b
 8006e20:	08006e4b 	.word	0x08006e4b
 8006e24:	08006e5b 	.word	0x08006e5b
      {
      case LAN8742_STATUS_100MBITS_FULLDUPLEX:
        duplex = ETH_FULLDUPLEX_MODE;
 8006e28:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8006e2c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
        speed = ETH_SPEED_100M;
 8006e30:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8006e34:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
        break;
 8006e38:	e01f      	b.n	8006e7a <low_level_init+0x212>
      case LAN8742_STATUS_100MBITS_HALFDUPLEX:
        duplex = ETH_HALFDUPLEX_MODE;
 8006e3a:	2300      	movs	r3, #0
 8006e3c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
        speed = ETH_SPEED_100M;
 8006e40:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8006e44:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
        break;
 8006e48:	e017      	b.n	8006e7a <low_level_init+0x212>
      case LAN8742_STATUS_10MBITS_FULLDUPLEX:
        duplex = ETH_FULLDUPLEX_MODE;
 8006e4a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8006e4e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
        speed = ETH_SPEED_10M;
 8006e52:	2300      	movs	r3, #0
 8006e54:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
        break;
 8006e58:	e00f      	b.n	8006e7a <low_level_init+0x212>
      case LAN8742_STATUS_10MBITS_HALFDUPLEX:
        duplex = ETH_HALFDUPLEX_MODE;
 8006e5a:	2300      	movs	r3, #0
 8006e5c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
        speed = ETH_SPEED_10M;
 8006e60:	2300      	movs	r3, #0
 8006e62:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
        break;
 8006e66:	e008      	b.n	8006e7a <low_level_init+0x212>
      default:
        duplex = ETH_FULLDUPLEX_MODE;
 8006e68:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8006e6c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
        speed = ETH_SPEED_100M;
 8006e70:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8006e74:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
        break;
 8006e78:	bf00      	nop
      }

    /* Get MAC Config MAC */
    HAL_ETH_GetMACConfig(&heth, &MACConf);
 8006e7a:	f107 0310 	add.w	r3, r7, #16
 8006e7e:	4619      	mov	r1, r3
 8006e80:	480e      	ldr	r0, [pc, #56]	@ (8006ebc <low_level_init+0x254>)
 8006e82:	f7fb f959 	bl	8002138 <HAL_ETH_GetMACConfig>
    MACConf.DuplexMode = duplex;
 8006e86:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8006e8a:	62bb      	str	r3, [r7, #40]	@ 0x28
    MACConf.Speed = speed;
 8006e8c:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8006e90:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_ETH_SetMACConfig(&heth, &MACConf);
 8006e92:	f107 0310 	add.w	r3, r7, #16
 8006e96:	4619      	mov	r1, r3
 8006e98:	4808      	ldr	r0, [pc, #32]	@ (8006ebc <low_level_init+0x254>)
 8006e9a:	f7fb fb21 	bl	80024e0 <HAL_ETH_SetMACConfig>

    HAL_ETH_Start_IT(&heth);
 8006e9e:	4807      	ldr	r0, [pc, #28]	@ (8006ebc <low_level_init+0x254>)
 8006ea0:	f7fa fcba 	bl	8001818 <HAL_ETH_Start_IT>
    netif_set_up(netif);
 8006ea4:	6878      	ldr	r0, [r7, #4]
 8006ea6:	f005 fbe1 	bl	800c66c <netif_set_up>
    netif_set_link_up(netif);
 8006eaa:	6878      	ldr	r0, [r7, #4]
 8006eac:	f005 fc80 	bl	800c7b0 <netif_set_link_up>
 8006eb0:	e001      	b.n	8006eb6 <low_level_init+0x24e>
    }

  }
  else
  {
    Error_Handler();
 8006eb2:	f7f9 fd83 	bl	80009bc <Error_Handler>
#endif /* LWIP_ARP || LWIP_ETHERNET */

/* USER CODE BEGIN LOW_LEVEL_INIT */

/* USER CODE END LOW_LEVEL_INIT */
}
 8006eb6:	37a8      	adds	r7, #168	@ 0xa8
 8006eb8:	46bd      	mov	sp, r7
 8006eba:	bd80      	pop	{r7, pc}
 8006ebc:	24000288 	.word	0x24000288
 8006ec0:	40028000 	.word	0x40028000
 8006ec4:	30040060 	.word	0x30040060
 8006ec8:	30040000 	.word	0x30040000
 8006ecc:	24000338 	.word	0x24000338
 8006ed0:	0801a984 	.word	0x0801a984
 8006ed4:	24000280 	.word	0x24000280
 8006ed8:	24000284 	.word	0x24000284
 8006edc:	08017c28 	.word	0x08017c28
 8006ee0:	0800707d 	.word	0x0800707d
 8006ee4:	24000010 	.word	0x24000010
 8006ee8:	24000370 	.word	0x24000370

08006eec <low_level_output>:
 *       to become available since the stack doesn't retry to send a packet
 *       dropped because of memory failure (except for the TCP timers).
 */

static err_t low_level_output(struct netif *netif, struct pbuf *p)
{
 8006eec:	b580      	push	{r7, lr}
 8006eee:	b092      	sub	sp, #72	@ 0x48
 8006ef0:	af00      	add	r7, sp, #0
 8006ef2:	6078      	str	r0, [r7, #4]
 8006ef4:	6039      	str	r1, [r7, #0]
  uint32_t i = 0U;
 8006ef6:	2300      	movs	r3, #0
 8006ef8:	647b      	str	r3, [r7, #68]	@ 0x44
  struct pbuf *q = NULL;
 8006efa:	2300      	movs	r3, #0
 8006efc:	643b      	str	r3, [r7, #64]	@ 0x40
  err_t errval = ERR_OK;
 8006efe:	2300      	movs	r3, #0
 8006f00:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  ETH_BufferTypeDef Txbuffer[ETH_TX_DESC_CNT] = {0};
 8006f04:	f107 030c 	add.w	r3, r7, #12
 8006f08:	2230      	movs	r2, #48	@ 0x30
 8006f0a:	2100      	movs	r1, #0
 8006f0c:	4618      	mov	r0, r3
 8006f0e:	f00f fea9 	bl	8016c64 <memset>

  memset(Txbuffer, 0 , ETH_TX_DESC_CNT*sizeof(ETH_BufferTypeDef));
 8006f12:	f107 030c 	add.w	r3, r7, #12
 8006f16:	2230      	movs	r2, #48	@ 0x30
 8006f18:	2100      	movs	r1, #0
 8006f1a:	4618      	mov	r0, r3
 8006f1c:	f00f fea2 	bl	8016c64 <memset>

  for(q = p; q != NULL; q = q->next)
 8006f20:	683b      	ldr	r3, [r7, #0]
 8006f22:	643b      	str	r3, [r7, #64]	@ 0x40
 8006f24:	e045      	b.n	8006fb2 <low_level_output+0xc6>
  {
    if(i >= ETH_TX_DESC_CNT)
 8006f26:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006f28:	2b03      	cmp	r3, #3
 8006f2a:	d902      	bls.n	8006f32 <low_level_output+0x46>
      return ERR_IF;
 8006f2c:	f06f 030b 	mvn.w	r3, #11
 8006f30:	e07f      	b.n	8007032 <low_level_output+0x146>

    Txbuffer[i].buffer = q->payload;
 8006f32:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006f34:	6859      	ldr	r1, [r3, #4]
 8006f36:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006f38:	4613      	mov	r3, r2
 8006f3a:	005b      	lsls	r3, r3, #1
 8006f3c:	4413      	add	r3, r2
 8006f3e:	009b      	lsls	r3, r3, #2
 8006f40:	3348      	adds	r3, #72	@ 0x48
 8006f42:	443b      	add	r3, r7
 8006f44:	3b3c      	subs	r3, #60	@ 0x3c
 8006f46:	6019      	str	r1, [r3, #0]
    Txbuffer[i].len = q->len;
 8006f48:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006f4a:	895b      	ldrh	r3, [r3, #10]
 8006f4c:	4619      	mov	r1, r3
 8006f4e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006f50:	4613      	mov	r3, r2
 8006f52:	005b      	lsls	r3, r3, #1
 8006f54:	4413      	add	r3, r2
 8006f56:	009b      	lsls	r3, r3, #2
 8006f58:	3348      	adds	r3, #72	@ 0x48
 8006f5a:	443b      	add	r3, r7
 8006f5c:	3b38      	subs	r3, #56	@ 0x38
 8006f5e:	6019      	str	r1, [r3, #0]

    if(i>0)
 8006f60:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006f62:	2b00      	cmp	r3, #0
 8006f64:	d011      	beq.n	8006f8a <low_level_output+0x9e>
    {
      Txbuffer[i-1].next = &Txbuffer[i];
 8006f66:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006f68:	1e5a      	subs	r2, r3, #1
 8006f6a:	f107 000c 	add.w	r0, r7, #12
 8006f6e:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8006f70:	460b      	mov	r3, r1
 8006f72:	005b      	lsls	r3, r3, #1
 8006f74:	440b      	add	r3, r1
 8006f76:	009b      	lsls	r3, r3, #2
 8006f78:	18c1      	adds	r1, r0, r3
 8006f7a:	4613      	mov	r3, r2
 8006f7c:	005b      	lsls	r3, r3, #1
 8006f7e:	4413      	add	r3, r2
 8006f80:	009b      	lsls	r3, r3, #2
 8006f82:	3348      	adds	r3, #72	@ 0x48
 8006f84:	443b      	add	r3, r7
 8006f86:	3b34      	subs	r3, #52	@ 0x34
 8006f88:	6019      	str	r1, [r3, #0]
    }

    if(q->next == NULL)
 8006f8a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006f8c:	681b      	ldr	r3, [r3, #0]
 8006f8e:	2b00      	cmp	r3, #0
 8006f90:	d109      	bne.n	8006fa6 <low_level_output+0xba>
    {
      Txbuffer[i].next = NULL;
 8006f92:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006f94:	4613      	mov	r3, r2
 8006f96:	005b      	lsls	r3, r3, #1
 8006f98:	4413      	add	r3, r2
 8006f9a:	009b      	lsls	r3, r3, #2
 8006f9c:	3348      	adds	r3, #72	@ 0x48
 8006f9e:	443b      	add	r3, r7
 8006fa0:	3b34      	subs	r3, #52	@ 0x34
 8006fa2:	2200      	movs	r2, #0
 8006fa4:	601a      	str	r2, [r3, #0]
    }

    i++;
 8006fa6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006fa8:	3301      	adds	r3, #1
 8006faa:	647b      	str	r3, [r7, #68]	@ 0x44
  for(q = p; q != NULL; q = q->next)
 8006fac:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006fae:	681b      	ldr	r3, [r3, #0]
 8006fb0:	643b      	str	r3, [r7, #64]	@ 0x40
 8006fb2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006fb4:	2b00      	cmp	r3, #0
 8006fb6:	d1b6      	bne.n	8006f26 <low_level_output+0x3a>
  }

  TxConfig.Length = p->tot_len;
 8006fb8:	683b      	ldr	r3, [r7, #0]
 8006fba:	891b      	ldrh	r3, [r3, #8]
 8006fbc:	461a      	mov	r2, r3
 8006fbe:	4b1f      	ldr	r3, [pc, #124]	@ (800703c <low_level_output+0x150>)
 8006fc0:	605a      	str	r2, [r3, #4]
  TxConfig.TxBuffer = Txbuffer;
 8006fc2:	4a1e      	ldr	r2, [pc, #120]	@ (800703c <low_level_output+0x150>)
 8006fc4:	f107 030c 	add.w	r3, r7, #12
 8006fc8:	6093      	str	r3, [r2, #8]
  TxConfig.pData = p;
 8006fca:	4a1c      	ldr	r2, [pc, #112]	@ (800703c <low_level_output+0x150>)
 8006fcc:	683b      	ldr	r3, [r7, #0]
 8006fce:	6353      	str	r3, [r2, #52]	@ 0x34

  pbuf_ref(p);
 8006fd0:	6838      	ldr	r0, [r7, #0]
 8006fd2:	f006 f8a7 	bl	800d124 <pbuf_ref>

  do
  {
    if(HAL_ETH_Transmit_IT(&heth, &TxConfig) == HAL_OK)
 8006fd6:	4919      	ldr	r1, [pc, #100]	@ (800703c <low_level_output+0x150>)
 8006fd8:	4819      	ldr	r0, [pc, #100]	@ (8007040 <low_level_output+0x154>)
 8006fda:	f7fa fd09 	bl	80019f0 <HAL_ETH_Transmit_IT>
 8006fde:	4603      	mov	r3, r0
 8006fe0:	2b00      	cmp	r3, #0
 8006fe2:	d103      	bne.n	8006fec <low_level_output+0x100>
    {
      errval = ERR_OK;
 8006fe4:	2300      	movs	r3, #0
 8006fe6:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 8006fea:	e01b      	b.n	8007024 <low_level_output+0x138>
    }
    else
    {

      if(HAL_ETH_GetError(&heth) & HAL_ETH_ERROR_BUSY)
 8006fec:	4814      	ldr	r0, [pc, #80]	@ (8007040 <low_level_output+0x154>)
 8006fee:	f7fb fae1 	bl	80025b4 <HAL_ETH_GetError>
 8006ff2:	4603      	mov	r3, r0
 8006ff4:	f003 0302 	and.w	r3, r3, #2
 8006ff8:	2b00      	cmp	r3, #0
 8006ffa:	d00d      	beq.n	8007018 <low_level_output+0x12c>
      {
        /* Wait for descriptors to become available */
        osSemaphoreAcquire(TxPktSemaphore, ETHIF_TX_TIMEOUT);
 8006ffc:	4b11      	ldr	r3, [pc, #68]	@ (8007044 <low_level_output+0x158>)
 8006ffe:	681b      	ldr	r3, [r3, #0]
 8007000:	f44f 61fa 	mov.w	r1, #2000	@ 0x7d0
 8007004:	4618      	mov	r0, r3
 8007006:	f000 fe4b 	bl	8007ca0 <osSemaphoreAcquire>
        HAL_ETH_ReleaseTxPacket(&heth);
 800700a:	480d      	ldr	r0, [pc, #52]	@ (8007040 <low_level_output+0x154>)
 800700c:	f7fa fe77 	bl	8001cfe <HAL_ETH_ReleaseTxPacket>
        errval = ERR_BUF;
 8007010:	23fe      	movs	r3, #254	@ 0xfe
 8007012:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 8007016:	e005      	b.n	8007024 <low_level_output+0x138>
      }
      else
      {
        /* Other error */
        pbuf_free(p);
 8007018:	6838      	ldr	r0, [r7, #0]
 800701a:	f005 ffdd 	bl	800cfd8 <pbuf_free>
        errval =  ERR_IF;
 800701e:	23f4      	movs	r3, #244	@ 0xf4
 8007020:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
      }
    }
  }while(errval == ERR_BUF);
 8007024:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 8007028:	f113 0f02 	cmn.w	r3, #2
 800702c:	d0d3      	beq.n	8006fd6 <low_level_output+0xea>

  return errval;
 800702e:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
}
 8007032:	4618      	mov	r0, r3
 8007034:	3748      	adds	r7, #72	@ 0x48
 8007036:	46bd      	mov	sp, r7
 8007038:	bd80      	pop	{r7, pc}
 800703a:	bf00      	nop
 800703c:	24000338 	.word	0x24000338
 8007040:	24000288 	.word	0x24000288
 8007044:	24000284 	.word	0x24000284

08007048 <low_level_input>:
 * @param netif the lwip network interface structure for this ethernetif
 * @return a pbuf filled with the received packet (including MAC header)
 *         NULL on memory error
   */
static struct pbuf * low_level_input(struct netif *netif)
{
 8007048:	b580      	push	{r7, lr}
 800704a:	b084      	sub	sp, #16
 800704c:	af00      	add	r7, sp, #0
 800704e:	6078      	str	r0, [r7, #4]
  struct pbuf *p = NULL;
 8007050:	2300      	movs	r3, #0
 8007052:	60fb      	str	r3, [r7, #12]

  if(RxAllocStatus == RX_ALLOC_OK)
 8007054:	4b07      	ldr	r3, [pc, #28]	@ (8007074 <low_level_input+0x2c>)
 8007056:	781b      	ldrb	r3, [r3, #0]
 8007058:	2b00      	cmp	r3, #0
 800705a:	d105      	bne.n	8007068 <low_level_input+0x20>
  {
    HAL_ETH_ReadData(&heth, (void **)&p);
 800705c:	f107 030c 	add.w	r3, r7, #12
 8007060:	4619      	mov	r1, r3
 8007062:	4805      	ldr	r0, [pc, #20]	@ (8007078 <low_level_input+0x30>)
 8007064:	f7fa fd15 	bl	8001a92 <HAL_ETH_ReadData>
  }

  return p;
 8007068:	68fb      	ldr	r3, [r7, #12]
}
 800706a:	4618      	mov	r0, r3
 800706c:	3710      	adds	r7, #16
 800706e:	46bd      	mov	sp, r7
 8007070:	bd80      	pop	{r7, pc}
 8007072:	bf00      	nop
 8007074:	2400027c 	.word	0x2400027c
 8007078:	24000288 	.word	0x24000288

0800707c <ethernetif_input>:
 * the appropriate input function is called.
 *
 * @param netif the lwip network interface structure for this ethernetif
 */
void ethernetif_input(void* argument)
{
 800707c:	b580      	push	{r7, lr}
 800707e:	b084      	sub	sp, #16
 8007080:	af00      	add	r7, sp, #0
 8007082:	6078      	str	r0, [r7, #4]
  struct pbuf *p = NULL;
 8007084:	2300      	movs	r3, #0
 8007086:	60fb      	str	r3, [r7, #12]
  struct netif *netif = (struct netif *) argument;
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	60bb      	str	r3, [r7, #8]

  for( ;; )
  {
    if (osSemaphoreAcquire(RxPktSemaphore, TIME_WAITING_FOR_INPUT) == osOK)
 800708c:	4b0f      	ldr	r3, [pc, #60]	@ (80070cc <ethernetif_input+0x50>)
 800708e:	681b      	ldr	r3, [r3, #0]
 8007090:	f04f 31ff 	mov.w	r1, #4294967295
 8007094:	4618      	mov	r0, r3
 8007096:	f000 fe03 	bl	8007ca0 <osSemaphoreAcquire>
 800709a:	4603      	mov	r3, r0
 800709c:	2b00      	cmp	r3, #0
 800709e:	d1f5      	bne.n	800708c <ethernetif_input+0x10>
    {
      do
      {
        p = low_level_input( netif );
 80070a0:	68b8      	ldr	r0, [r7, #8]
 80070a2:	f7ff ffd1 	bl	8007048 <low_level_input>
 80070a6:	60f8      	str	r0, [r7, #12]
        if (p != NULL)
 80070a8:	68fb      	ldr	r3, [r7, #12]
 80070aa:	2b00      	cmp	r3, #0
 80070ac:	d00a      	beq.n	80070c4 <ethernetif_input+0x48>
        {
          if (netif->input( p, netif) != ERR_OK )
 80070ae:	68bb      	ldr	r3, [r7, #8]
 80070b0:	691b      	ldr	r3, [r3, #16]
 80070b2:	68b9      	ldr	r1, [r7, #8]
 80070b4:	68f8      	ldr	r0, [r7, #12]
 80070b6:	4798      	blx	r3
 80070b8:	4603      	mov	r3, r0
 80070ba:	2b00      	cmp	r3, #0
 80070bc:	d002      	beq.n	80070c4 <ethernetif_input+0x48>
          {
            pbuf_free(p);
 80070be:	68f8      	ldr	r0, [r7, #12]
 80070c0:	f005 ff8a 	bl	800cfd8 <pbuf_free>
          }
        }
      } while(p!=NULL);
 80070c4:	68fb      	ldr	r3, [r7, #12]
 80070c6:	2b00      	cmp	r3, #0
 80070c8:	d1ea      	bne.n	80070a0 <ethernetif_input+0x24>
    if (osSemaphoreAcquire(RxPktSemaphore, TIME_WAITING_FOR_INPUT) == osOK)
 80070ca:	e7df      	b.n	800708c <ethernetif_input+0x10>
 80070cc:	24000280 	.word	0x24000280

080070d0 <ethernetif_init>:
 * @return ERR_OK if the loopif is initialized
 *         ERR_MEM if private data couldn't be allocated
 *         any other err_t on error
 */
err_t ethernetif_init(struct netif *netif)
{
 80070d0:	b580      	push	{r7, lr}
 80070d2:	b082      	sub	sp, #8
 80070d4:	af00      	add	r7, sp, #0
 80070d6:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("netif != NULL", (netif != NULL));
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	2b00      	cmp	r3, #0
 80070dc:	d106      	bne.n	80070ec <ethernetif_init+0x1c>
 80070de:	4b0e      	ldr	r3, [pc, #56]	@ (8007118 <ethernetif_init+0x48>)
 80070e0:	f240 2239 	movw	r2, #569	@ 0x239
 80070e4:	490d      	ldr	r1, [pc, #52]	@ (800711c <ethernetif_init+0x4c>)
 80070e6:	480e      	ldr	r0, [pc, #56]	@ (8007120 <ethernetif_init+0x50>)
 80070e8:	f00f fbd8 	bl	801689c <iprintf>
   * The last argument should be replaced with your link speed, in units
   * of bits per second.
   */
  // MIB2_INIT_NETIF(netif, snmp_ifType_ethernet_csmacd, LINK_SPEED_OF_YOUR_NETIF_IN_BPS);

  netif->name[0] = IFNAME0;
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	2273      	movs	r2, #115	@ 0x73
 80070f0:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e
  netif->name[1] = IFNAME1;
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	2274      	movs	r2, #116	@ 0x74
 80070f8:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
   * is available...) */

#if LWIP_IPV4
#if LWIP_ARP || LWIP_ETHERNET
#if LWIP_ARP
  netif->output = etharp_output;
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	4a09      	ldr	r2, [pc, #36]	@ (8007124 <ethernetif_init+0x54>)
 8007100:	615a      	str	r2, [r3, #20]

#if LWIP_IPV6
  netif->output_ip6 = ethip6_output;
#endif /* LWIP_IPV6 */

  netif->linkoutput = low_level_output;
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	4a08      	ldr	r2, [pc, #32]	@ (8007128 <ethernetif_init+0x58>)
 8007106:	619a      	str	r2, [r3, #24]

  /* initialize the hardware */
  low_level_init(netif);
 8007108:	6878      	ldr	r0, [r7, #4]
 800710a:	f7ff fdad 	bl	8006c68 <low_level_init>

  return ERR_OK;
 800710e:	2300      	movs	r3, #0
}
 8007110:	4618      	mov	r0, r3
 8007112:	3708      	adds	r7, #8
 8007114:	46bd      	mov	sp, r7
 8007116:	bd80      	pop	{r7, pc}
 8007118:	08017c30 	.word	0x08017c30
 800711c:	08017c4c 	.word	0x08017c4c
 8007120:	08017c5c 	.word	0x08017c5c
 8007124:	08013de1 	.word	0x08013de1
 8007128:	08006eed 	.word	0x08006eed

0800712c <pbuf_free_custom>:
  * @brief  Custom Rx pbuf free callback
  * @param  pbuf: pbuf to be freed
  * @retval None
  */
void pbuf_free_custom(struct pbuf *p)
{
 800712c:	b580      	push	{r7, lr}
 800712e:	b084      	sub	sp, #16
 8007130:	af00      	add	r7, sp, #0
 8007132:	6078      	str	r0, [r7, #4]
  struct pbuf_custom* custom_pbuf = (struct pbuf_custom*)p;
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	60fb      	str	r3, [r7, #12]
  LWIP_MEMPOOL_FREE(RX_POOL, custom_pbuf);
 8007138:	68f9      	ldr	r1, [r7, #12]
 800713a:	4809      	ldr	r0, [pc, #36]	@ (8007160 <pbuf_free_custom+0x34>)
 800713c:	f005 f87a 	bl	800c234 <memp_free_pool>

  /* If the Rx Buffer Pool was exhausted, signal the ethernetif_input task to
   * call HAL_ETH_GetRxDataBuffer to rebuild the Rx descriptors. */

  if (RxAllocStatus == RX_ALLOC_ERROR)
 8007140:	4b08      	ldr	r3, [pc, #32]	@ (8007164 <pbuf_free_custom+0x38>)
 8007142:	781b      	ldrb	r3, [r3, #0]
 8007144:	2b01      	cmp	r3, #1
 8007146:	d107      	bne.n	8007158 <pbuf_free_custom+0x2c>
  {
    RxAllocStatus = RX_ALLOC_OK;
 8007148:	4b06      	ldr	r3, [pc, #24]	@ (8007164 <pbuf_free_custom+0x38>)
 800714a:	2200      	movs	r2, #0
 800714c:	701a      	strb	r2, [r3, #0]
    osSemaphoreRelease(RxPktSemaphore);
 800714e:	4b06      	ldr	r3, [pc, #24]	@ (8007168 <pbuf_free_custom+0x3c>)
 8007150:	681b      	ldr	r3, [r3, #0]
 8007152:	4618      	mov	r0, r3
 8007154:	f000 fdf6 	bl	8007d44 <osSemaphoreRelease>
  }
}
 8007158:	bf00      	nop
 800715a:	3710      	adds	r7, #16
 800715c:	46bd      	mov	sp, r7
 800715e:	bd80      	pop	{r7, pc}
 8007160:	0801a984 	.word	0x0801a984
 8007164:	2400027c 	.word	0x2400027c
 8007168:	24000280 	.word	0x24000280

0800716c <sys_now>:
*         when LWIP_TIMERS == 1 and NO_SYS == 1
* @param  None
* @retval Current Time value
*/
u32_t sys_now(void)
{
 800716c:	b580      	push	{r7, lr}
 800716e:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 8007170:	f7fa f8d0 	bl	8001314 <HAL_GetTick>
 8007174:	4603      	mov	r3, r0
}
 8007176:	4618      	mov	r0, r3
 8007178:	bd80      	pop	{r7, pc}
	...

0800717c <HAL_ETH_MspInit>:
  * @param  ethHandle: ETH handle
  * @retval None
  */

void HAL_ETH_MspInit(ETH_HandleTypeDef* ethHandle)
{
 800717c:	b580      	push	{r7, lr}
 800717e:	b08e      	sub	sp, #56	@ 0x38
 8007180:	af00      	add	r7, sp, #0
 8007182:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007184:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007188:	2200      	movs	r2, #0
 800718a:	601a      	str	r2, [r3, #0]
 800718c:	605a      	str	r2, [r3, #4]
 800718e:	609a      	str	r2, [r3, #8]
 8007190:	60da      	str	r2, [r3, #12]
 8007192:	611a      	str	r2, [r3, #16]
  if(ethHandle->Instance==ETH)
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	681b      	ldr	r3, [r3, #0]
 8007198:	4a4d      	ldr	r2, [pc, #308]	@ (80072d0 <HAL_ETH_MspInit+0x154>)
 800719a:	4293      	cmp	r3, r2
 800719c:	f040 8093 	bne.w	80072c6 <HAL_ETH_MspInit+0x14a>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Enable Peripheral clock */
    __HAL_RCC_ETH1MAC_CLK_ENABLE();
 80071a0:	4b4c      	ldr	r3, [pc, #304]	@ (80072d4 <HAL_ETH_MspInit+0x158>)
 80071a2:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80071a6:	4a4b      	ldr	r2, [pc, #300]	@ (80072d4 <HAL_ETH_MspInit+0x158>)
 80071a8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80071ac:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 80071b0:	4b48      	ldr	r3, [pc, #288]	@ (80072d4 <HAL_ETH_MspInit+0x158>)
 80071b2:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80071b6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80071ba:	623b      	str	r3, [r7, #32]
 80071bc:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_ETH1TX_CLK_ENABLE();
 80071be:	4b45      	ldr	r3, [pc, #276]	@ (80072d4 <HAL_ETH_MspInit+0x158>)
 80071c0:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80071c4:	4a43      	ldr	r2, [pc, #268]	@ (80072d4 <HAL_ETH_MspInit+0x158>)
 80071c6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80071ca:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 80071ce:	4b41      	ldr	r3, [pc, #260]	@ (80072d4 <HAL_ETH_MspInit+0x158>)
 80071d0:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80071d4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80071d8:	61fb      	str	r3, [r7, #28]
 80071da:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_ETH1RX_CLK_ENABLE();
 80071dc:	4b3d      	ldr	r3, [pc, #244]	@ (80072d4 <HAL_ETH_MspInit+0x158>)
 80071de:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80071e2:	4a3c      	ldr	r2, [pc, #240]	@ (80072d4 <HAL_ETH_MspInit+0x158>)
 80071e4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80071e8:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 80071ec:	4b39      	ldr	r3, [pc, #228]	@ (80072d4 <HAL_ETH_MspInit+0x158>)
 80071ee:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80071f2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80071f6:	61bb      	str	r3, [r7, #24]
 80071f8:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80071fa:	4b36      	ldr	r3, [pc, #216]	@ (80072d4 <HAL_ETH_MspInit+0x158>)
 80071fc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8007200:	4a34      	ldr	r2, [pc, #208]	@ (80072d4 <HAL_ETH_MspInit+0x158>)
 8007202:	f043 0304 	orr.w	r3, r3, #4
 8007206:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800720a:	4b32      	ldr	r3, [pc, #200]	@ (80072d4 <HAL_ETH_MspInit+0x158>)
 800720c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8007210:	f003 0304 	and.w	r3, r3, #4
 8007214:	617b      	str	r3, [r7, #20]
 8007216:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8007218:	4b2e      	ldr	r3, [pc, #184]	@ (80072d4 <HAL_ETH_MspInit+0x158>)
 800721a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800721e:	4a2d      	ldr	r2, [pc, #180]	@ (80072d4 <HAL_ETH_MspInit+0x158>)
 8007220:	f043 0301 	orr.w	r3, r3, #1
 8007224:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8007228:	4b2a      	ldr	r3, [pc, #168]	@ (80072d4 <HAL_ETH_MspInit+0x158>)
 800722a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800722e:	f003 0301 	and.w	r3, r3, #1
 8007232:	613b      	str	r3, [r7, #16]
 8007234:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8007236:	4b27      	ldr	r3, [pc, #156]	@ (80072d4 <HAL_ETH_MspInit+0x158>)
 8007238:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800723c:	4a25      	ldr	r2, [pc, #148]	@ (80072d4 <HAL_ETH_MspInit+0x158>)
 800723e:	f043 0302 	orr.w	r3, r3, #2
 8007242:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8007246:	4b23      	ldr	r3, [pc, #140]	@ (80072d4 <HAL_ETH_MspInit+0x158>)
 8007248:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800724c:	f003 0302 	and.w	r3, r3, #2
 8007250:	60fb      	str	r3, [r7, #12]
 8007252:	68fb      	ldr	r3, [r7, #12]
    PC5     ------> ETH_RXD1
    PB11     ------> ETH_TX_EN
    PB12     ------> ETH_TXD0
    PB13     ------> ETH_TXD1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 8007254:	2332      	movs	r3, #50	@ 0x32
 8007256:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007258:	2302      	movs	r3, #2
 800725a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800725c:	2300      	movs	r3, #0
 800725e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007260:	2303      	movs	r3, #3
 8007262:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8007264:	230b      	movs	r3, #11
 8007266:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8007268:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800726c:	4619      	mov	r1, r3
 800726e:	481a      	ldr	r0, [pc, #104]	@ (80072d8 <HAL_ETH_MspInit+0x15c>)
 8007270:	f7fb ff3c 	bl	80030ec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_7;
 8007274:	2386      	movs	r3, #134	@ 0x86
 8007276:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007278:	2302      	movs	r3, #2
 800727a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800727c:	2300      	movs	r3, #0
 800727e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007280:	2303      	movs	r3, #3
 8007282:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8007284:	230b      	movs	r3, #11
 8007286:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007288:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800728c:	4619      	mov	r1, r3
 800728e:	4813      	ldr	r0, [pc, #76]	@ (80072dc <HAL_ETH_MspInit+0x160>)
 8007290:	f7fb ff2c 	bl	80030ec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13;
 8007294:	f44f 5360 	mov.w	r3, #14336	@ 0x3800
 8007298:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800729a:	2302      	movs	r3, #2
 800729c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800729e:	2300      	movs	r3, #0
 80072a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80072a2:	2303      	movs	r3, #3
 80072a4:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80072a6:	230b      	movs	r3, #11
 80072a8:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80072aa:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80072ae:	4619      	mov	r1, r3
 80072b0:	480b      	ldr	r0, [pc, #44]	@ (80072e0 <HAL_ETH_MspInit+0x164>)
 80072b2:	f7fb ff1b 	bl	80030ec <HAL_GPIO_Init>

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(ETH_IRQn, 5, 0);
 80072b6:	2200      	movs	r2, #0
 80072b8:	2105      	movs	r1, #5
 80072ba:	203d      	movs	r0, #61	@ 0x3d
 80072bc:	f7fa f90e 	bl	80014dc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ETH_IRQn);
 80072c0:	203d      	movs	r0, #61	@ 0x3d
 80072c2:	f7fa f925 	bl	8001510 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }
}
 80072c6:	bf00      	nop
 80072c8:	3738      	adds	r7, #56	@ 0x38
 80072ca:	46bd      	mov	sp, r7
 80072cc:	bd80      	pop	{r7, pc}
 80072ce:	bf00      	nop
 80072d0:	40028000 	.word	0x40028000
 80072d4:	58024400 	.word	0x58024400
 80072d8:	58020800 	.word	0x58020800
 80072dc:	58020000 	.word	0x58020000
 80072e0:	58020400 	.word	0x58020400

080072e4 <ETH_PHY_IO_Init>:
  * @brief  Initializes the MDIO interface GPIO and clocks.
  * @param  None
  * @retval 0 if OK, -1 if ERROR
  */
int32_t ETH_PHY_IO_Init(void)
{
 80072e4:	b580      	push	{r7, lr}
 80072e6:	af00      	add	r7, sp, #0
  /* We assume that MDIO GPIO configuration is already done
     in the ETH_MspInit() else it should be done here
  */

  /* Configure the MDIO Clock */
  HAL_ETH_SetMDIOClockRange(&heth);
 80072e8:	4802      	ldr	r0, [pc, #8]	@ (80072f4 <ETH_PHY_IO_Init+0x10>)
 80072ea:	f7fb f913 	bl	8002514 <HAL_ETH_SetMDIOClockRange>

  return 0;
 80072ee:	2300      	movs	r3, #0
}
 80072f0:	4618      	mov	r0, r3
 80072f2:	bd80      	pop	{r7, pc}
 80072f4:	24000288 	.word	0x24000288

080072f8 <ETH_PHY_IO_DeInit>:
  * @brief  De-Initializes the MDIO interface .
  * @param  None
  * @retval 0 if OK, -1 if ERROR
  */
int32_t ETH_PHY_IO_DeInit (void)
{
 80072f8:	b480      	push	{r7}
 80072fa:	af00      	add	r7, sp, #0
  return 0;
 80072fc:	2300      	movs	r3, #0
}
 80072fe:	4618      	mov	r0, r3
 8007300:	46bd      	mov	sp, r7
 8007302:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007306:	4770      	bx	lr

08007308 <ETH_PHY_IO_ReadReg>:
  * @param  RegAddr: PHY register address
  * @param  pRegVal: pointer to hold the register value
  * @retval 0 if OK -1 if Error
  */
int32_t ETH_PHY_IO_ReadReg(uint32_t DevAddr, uint32_t RegAddr, uint32_t *pRegVal)
{
 8007308:	b580      	push	{r7, lr}
 800730a:	b084      	sub	sp, #16
 800730c:	af00      	add	r7, sp, #0
 800730e:	60f8      	str	r0, [r7, #12]
 8007310:	60b9      	str	r1, [r7, #8]
 8007312:	607a      	str	r2, [r7, #4]
  if(HAL_ETH_ReadPHYRegister(&heth, DevAddr, RegAddr, pRegVal) != HAL_OK)
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	68ba      	ldr	r2, [r7, #8]
 8007318:	68f9      	ldr	r1, [r7, #12]
 800731a:	4807      	ldr	r0, [pc, #28]	@ (8007338 <ETH_PHY_IO_ReadReg+0x30>)
 800731c:	f7fa fe64 	bl	8001fe8 <HAL_ETH_ReadPHYRegister>
 8007320:	4603      	mov	r3, r0
 8007322:	2b00      	cmp	r3, #0
 8007324:	d002      	beq.n	800732c <ETH_PHY_IO_ReadReg+0x24>
  {
    return -1;
 8007326:	f04f 33ff 	mov.w	r3, #4294967295
 800732a:	e000      	b.n	800732e <ETH_PHY_IO_ReadReg+0x26>
  }

  return 0;
 800732c:	2300      	movs	r3, #0
}
 800732e:	4618      	mov	r0, r3
 8007330:	3710      	adds	r7, #16
 8007332:	46bd      	mov	sp, r7
 8007334:	bd80      	pop	{r7, pc}
 8007336:	bf00      	nop
 8007338:	24000288 	.word	0x24000288

0800733c <ETH_PHY_IO_WriteReg>:
  * @param  RegAddr: PHY register address
  * @param  RegVal: Value to be written
  * @retval 0 if OK -1 if Error
  */
int32_t ETH_PHY_IO_WriteReg(uint32_t DevAddr, uint32_t RegAddr, uint32_t RegVal)
{
 800733c:	b580      	push	{r7, lr}
 800733e:	b084      	sub	sp, #16
 8007340:	af00      	add	r7, sp, #0
 8007342:	60f8      	str	r0, [r7, #12]
 8007344:	60b9      	str	r1, [r7, #8]
 8007346:	607a      	str	r2, [r7, #4]
  if(HAL_ETH_WritePHYRegister(&heth, DevAddr, RegAddr, RegVal) != HAL_OK)
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	68ba      	ldr	r2, [r7, #8]
 800734c:	68f9      	ldr	r1, [r7, #12]
 800734e:	4807      	ldr	r0, [pc, #28]	@ (800736c <ETH_PHY_IO_WriteReg+0x30>)
 8007350:	f7fa fe9e 	bl	8002090 <HAL_ETH_WritePHYRegister>
 8007354:	4603      	mov	r3, r0
 8007356:	2b00      	cmp	r3, #0
 8007358:	d002      	beq.n	8007360 <ETH_PHY_IO_WriteReg+0x24>
  {
    return -1;
 800735a:	f04f 33ff 	mov.w	r3, #4294967295
 800735e:	e000      	b.n	8007362 <ETH_PHY_IO_WriteReg+0x26>
  }

  return 0;
 8007360:	2300      	movs	r3, #0
}
 8007362:	4618      	mov	r0, r3
 8007364:	3710      	adds	r7, #16
 8007366:	46bd      	mov	sp, r7
 8007368:	bd80      	pop	{r7, pc}
 800736a:	bf00      	nop
 800736c:	24000288 	.word	0x24000288

08007370 <ETH_PHY_IO_GetTick>:
/**
  * @brief  Get the time in millisecons used for internal PHY driver process.
  * @retval Time value
  */
int32_t ETH_PHY_IO_GetTick(void)
{
 8007370:	b580      	push	{r7, lr}
 8007372:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 8007374:	f7f9 ffce 	bl	8001314 <HAL_GetTick>
 8007378:	4603      	mov	r3, r0
}
 800737a:	4618      	mov	r0, r3
 800737c:	bd80      	pop	{r7, pc}
	...

08007380 <ethernet_link_thread>:
/**
  * @brief  Check the ETH link state then update ETH driver and netif link accordingly.
  * @retval None
  */
void ethernet_link_thread(void* argument)
{
 8007380:	b580      	push	{r7, lr}
 8007382:	b0a0      	sub	sp, #128	@ 0x80
 8007384:	af00      	add	r7, sp, #0
 8007386:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef MACConf = {0};
 8007388:	f107 0308 	add.w	r3, r7, #8
 800738c:	2264      	movs	r2, #100	@ 0x64
 800738e:	2100      	movs	r1, #0
 8007390:	4618      	mov	r0, r3
 8007392:	f00f fc67 	bl	8016c64 <memset>
  int32_t PHYLinkState = 0;
 8007396:	2300      	movs	r3, #0
 8007398:	673b      	str	r3, [r7, #112]	@ 0x70
  uint32_t linkchanged = 0U, speed = 0U, duplex = 0U;
 800739a:	2300      	movs	r3, #0
 800739c:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800739e:	2300      	movs	r3, #0
 80073a0:	67bb      	str	r3, [r7, #120]	@ 0x78
 80073a2:	2300      	movs	r3, #0
 80073a4:	677b      	str	r3, [r7, #116]	@ 0x74

  struct netif *netif = (struct netif *) argument;
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	66fb      	str	r3, [r7, #108]	@ 0x6c
   * This trick allows to keep this change through
   * code re-generation by STM32CubeMX
   */
#define HAL_ETH_Start HAL_ETH_Start_IT
  /* ETH_CODE: workaround to call LOCK_TCPIP_CORE when accessing netif link functions*/
  LOCK_TCPIP_CORE();
 80073aa:	f000 f921 	bl	80075f0 <sys_lock_tcpip_core>
/* USER CODE END ETH link init */

  for(;;)
  {
  PHYLinkState = LAN8742_GetLinkState(&LAN8742);
 80073ae:	483c      	ldr	r0, [pc, #240]	@ (80074a0 <ethernet_link_thread+0x120>)
 80073b0:	f7f9 fed8 	bl	8001164 <LAN8742_GetLinkState>
 80073b4:	6738      	str	r0, [r7, #112]	@ 0x70

  if(netif_is_link_up(netif) && (PHYLinkState <= LAN8742_STATUS_LINK_DOWN))
 80073b6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80073b8:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 80073bc:	089b      	lsrs	r3, r3, #2
 80073be:	f003 0301 	and.w	r3, r3, #1
 80073c2:	b2db      	uxtb	r3, r3
 80073c4:	2b00      	cmp	r3, #0
 80073c6:	d00c      	beq.n	80073e2 <ethernet_link_thread+0x62>
 80073c8:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80073ca:	2b01      	cmp	r3, #1
 80073cc:	dc09      	bgt.n	80073e2 <ethernet_link_thread+0x62>
  {
    HAL_ETH_Stop_IT(&heth);
 80073ce:	4835      	ldr	r0, [pc, #212]	@ (80074a4 <ethernet_link_thread+0x124>)
 80073d0:	f7fa fa96 	bl	8001900 <HAL_ETH_Stop_IT>
    netif_set_down(netif);
 80073d4:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80073d6:	f005 f9b7 	bl	800c748 <netif_set_down>
    netif_set_link_down(netif);
 80073da:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80073dc:	f005 fa1e 	bl	800c81c <netif_set_link_down>
 80073e0:	e055      	b.n	800748e <ethernet_link_thread+0x10e>
  }
  else if(!netif_is_link_up(netif) && (PHYLinkState > LAN8742_STATUS_LINK_DOWN))
 80073e2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80073e4:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 80073e8:	f003 0304 	and.w	r3, r3, #4
 80073ec:	2b00      	cmp	r3, #0
 80073ee:	d14e      	bne.n	800748e <ethernet_link_thread+0x10e>
 80073f0:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80073f2:	2b01      	cmp	r3, #1
 80073f4:	dd4b      	ble.n	800748e <ethernet_link_thread+0x10e>
  {
    switch (PHYLinkState)
 80073f6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80073f8:	3b02      	subs	r3, #2
 80073fa:	2b03      	cmp	r3, #3
 80073fc:	d82a      	bhi.n	8007454 <ethernet_link_thread+0xd4>
 80073fe:	a201      	add	r2, pc, #4	@ (adr r2, 8007404 <ethernet_link_thread+0x84>)
 8007400:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007404:	08007415 	.word	0x08007415
 8007408:	08007427 	.word	0x08007427
 800740c:	08007437 	.word	0x08007437
 8007410:	08007447 	.word	0x08007447
    {
    case LAN8742_STATUS_100MBITS_FULLDUPLEX:
      duplex = ETH_FULLDUPLEX_MODE;
 8007414:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8007418:	677b      	str	r3, [r7, #116]	@ 0x74
      speed = ETH_SPEED_100M;
 800741a:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800741e:	67bb      	str	r3, [r7, #120]	@ 0x78
      linkchanged = 1;
 8007420:	2301      	movs	r3, #1
 8007422:	67fb      	str	r3, [r7, #124]	@ 0x7c
      break;
 8007424:	e017      	b.n	8007456 <ethernet_link_thread+0xd6>
    case LAN8742_STATUS_100MBITS_HALFDUPLEX:
      duplex = ETH_HALFDUPLEX_MODE;
 8007426:	2300      	movs	r3, #0
 8007428:	677b      	str	r3, [r7, #116]	@ 0x74
      speed = ETH_SPEED_100M;
 800742a:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800742e:	67bb      	str	r3, [r7, #120]	@ 0x78
      linkchanged = 1;
 8007430:	2301      	movs	r3, #1
 8007432:	67fb      	str	r3, [r7, #124]	@ 0x7c
      break;
 8007434:	e00f      	b.n	8007456 <ethernet_link_thread+0xd6>
    case LAN8742_STATUS_10MBITS_FULLDUPLEX:
      duplex = ETH_FULLDUPLEX_MODE;
 8007436:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800743a:	677b      	str	r3, [r7, #116]	@ 0x74
      speed = ETH_SPEED_10M;
 800743c:	2300      	movs	r3, #0
 800743e:	67bb      	str	r3, [r7, #120]	@ 0x78
      linkchanged = 1;
 8007440:	2301      	movs	r3, #1
 8007442:	67fb      	str	r3, [r7, #124]	@ 0x7c
      break;
 8007444:	e007      	b.n	8007456 <ethernet_link_thread+0xd6>
    case LAN8742_STATUS_10MBITS_HALFDUPLEX:
      duplex = ETH_HALFDUPLEX_MODE;
 8007446:	2300      	movs	r3, #0
 8007448:	677b      	str	r3, [r7, #116]	@ 0x74
      speed = ETH_SPEED_10M;
 800744a:	2300      	movs	r3, #0
 800744c:	67bb      	str	r3, [r7, #120]	@ 0x78
      linkchanged = 1;
 800744e:	2301      	movs	r3, #1
 8007450:	67fb      	str	r3, [r7, #124]	@ 0x7c
      break;
 8007452:	e000      	b.n	8007456 <ethernet_link_thread+0xd6>
    default:
      break;
 8007454:	bf00      	nop
    }

    if(linkchanged)
 8007456:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8007458:	2b00      	cmp	r3, #0
 800745a:	d018      	beq.n	800748e <ethernet_link_thread+0x10e>
    {
      /* Get MAC Config MAC */
      HAL_ETH_GetMACConfig(&heth, &MACConf);
 800745c:	f107 0308 	add.w	r3, r7, #8
 8007460:	4619      	mov	r1, r3
 8007462:	4810      	ldr	r0, [pc, #64]	@ (80074a4 <ethernet_link_thread+0x124>)
 8007464:	f7fa fe68 	bl	8002138 <HAL_ETH_GetMACConfig>
      MACConf.DuplexMode = duplex;
 8007468:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800746a:	623b      	str	r3, [r7, #32]
      MACConf.Speed = speed;
 800746c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800746e:	61fb      	str	r3, [r7, #28]
      HAL_ETH_SetMACConfig(&heth, &MACConf);
 8007470:	f107 0308 	add.w	r3, r7, #8
 8007474:	4619      	mov	r1, r3
 8007476:	480b      	ldr	r0, [pc, #44]	@ (80074a4 <ethernet_link_thread+0x124>)
 8007478:	f7fb f832 	bl	80024e0 <HAL_ETH_SetMACConfig>
      HAL_ETH_Start_IT(&heth);
 800747c:	4809      	ldr	r0, [pc, #36]	@ (80074a4 <ethernet_link_thread+0x124>)
 800747e:	f7fa f9cb 	bl	8001818 <HAL_ETH_Start_IT>
      netif_set_up(netif);
 8007482:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8007484:	f005 f8f2 	bl	800c66c <netif_set_up>
      netif_set_link_up(netif);
 8007488:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800748a:	f005 f991 	bl	800c7b0 <netif_set_link_up>
    }
  }

/* USER CODE BEGIN ETH link Thread core code for User BSP */
 /* ETH_CODE: workaround to call LOCK_TCPIP_CORE when accessing netif link functions*/
  UNLOCK_TCPIP_CORE();
 800748e:	f000 f8bf 	bl	8007610 <sys_unlock_tcpip_core>
  osDelay(100);
 8007492:	2064      	movs	r0, #100	@ 0x64
 8007494:	f000 fa52 	bl	800793c <osDelay>
  LOCK_TCPIP_CORE();
 8007498:	f000 f8aa 	bl	80075f0 <sys_lock_tcpip_core>
  continue; /* skip next osDelay */
 800749c:	bf00      	nop
  PHYLinkState = LAN8742_GetLinkState(&LAN8742);
 800749e:	e786      	b.n	80073ae <ethernet_link_thread+0x2e>
 80074a0:	24000370 	.word	0x24000370
 80074a4:	24000288 	.word	0x24000288

080074a8 <HAL_ETH_RxAllocateCallback>:
    osDelay(100);
  }
}

void HAL_ETH_RxAllocateCallback(uint8_t **buff)
{
 80074a8:	b580      	push	{r7, lr}
 80074aa:	b086      	sub	sp, #24
 80074ac:	af02      	add	r7, sp, #8
 80074ae:	6078      	str	r0, [r7, #4]
/* USER CODE BEGIN HAL ETH RxAllocateCallback */
  struct pbuf_custom *p = LWIP_MEMPOOL_ALLOC(RX_POOL);
 80074b0:	4812      	ldr	r0, [pc, #72]	@ (80074fc <HAL_ETH_RxAllocateCallback+0x54>)
 80074b2:	f004 fe4b 	bl	800c14c <memp_malloc_pool>
 80074b6:	60f8      	str	r0, [r7, #12]
  if (p)
 80074b8:	68fb      	ldr	r3, [r7, #12]
 80074ba:	2b00      	cmp	r3, #0
 80074bc:	d014      	beq.n	80074e8 <HAL_ETH_RxAllocateCallback+0x40>
  {
    /* Get the buff from the struct pbuf address. */
    *buff = (uint8_t *)p + offsetof(RxBuff_t, buff);
 80074be:	68fb      	ldr	r3, [r7, #12]
 80074c0:	f103 0220 	add.w	r2, r3, #32
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	601a      	str	r2, [r3, #0]
    p->custom_free_function = pbuf_free_custom;
 80074c8:	68fb      	ldr	r3, [r7, #12]
 80074ca:	4a0d      	ldr	r2, [pc, #52]	@ (8007500 <HAL_ETH_RxAllocateCallback+0x58>)
 80074cc:	611a      	str	r2, [r3, #16]
    /* Initialize the struct pbuf.
    * This must be performed whenever a buffer's allocated because it may be
    * changed by lwIP or the app, e.g., pbuf_free decrements ref. */
    pbuf_alloced_custom(PBUF_RAW, 0, PBUF_REF, p, *buff, ETH_RX_BUFFER_SIZE);
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	681b      	ldr	r3, [r3, #0]
 80074d2:	f44f 62c0 	mov.w	r2, #1536	@ 0x600
 80074d6:	9201      	str	r2, [sp, #4]
 80074d8:	9300      	str	r3, [sp, #0]
 80074da:	68fb      	ldr	r3, [r7, #12]
 80074dc:	2241      	movs	r2, #65	@ 0x41
 80074de:	2100      	movs	r1, #0
 80074e0:	2000      	movs	r0, #0
 80074e2:	f005 fbc1 	bl	800cc68 <pbuf_alloced_custom>
  {
    RxAllocStatus = RX_ALLOC_ERROR;
    *buff = NULL;
  }
/* USER CODE END HAL ETH RxAllocateCallback */
}
 80074e6:	e005      	b.n	80074f4 <HAL_ETH_RxAllocateCallback+0x4c>
    RxAllocStatus = RX_ALLOC_ERROR;
 80074e8:	4b06      	ldr	r3, [pc, #24]	@ (8007504 <HAL_ETH_RxAllocateCallback+0x5c>)
 80074ea:	2201      	movs	r2, #1
 80074ec:	701a      	strb	r2, [r3, #0]
    *buff = NULL;
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	2200      	movs	r2, #0
 80074f2:	601a      	str	r2, [r3, #0]
}
 80074f4:	bf00      	nop
 80074f6:	3710      	adds	r7, #16
 80074f8:	46bd      	mov	sp, r7
 80074fa:	bd80      	pop	{r7, pc}
 80074fc:	0801a984 	.word	0x0801a984
 8007500:	0800712d 	.word	0x0800712d
 8007504:	2400027c 	.word	0x2400027c

08007508 <HAL_ETH_RxLinkCallback>:

void HAL_ETH_RxLinkCallback(void **pStart, void **pEnd, uint8_t *buff, uint16_t Length)
{
 8007508:	b480      	push	{r7}
 800750a:	b08d      	sub	sp, #52	@ 0x34
 800750c:	af00      	add	r7, sp, #0
 800750e:	60f8      	str	r0, [r7, #12]
 8007510:	60b9      	str	r1, [r7, #8]
 8007512:	607a      	str	r2, [r7, #4]
 8007514:	807b      	strh	r3, [r7, #2]
/* USER CODE BEGIN HAL ETH RxLinkCallback */

  struct pbuf **ppStart = (struct pbuf **)pStart;
 8007516:	68fb      	ldr	r3, [r7, #12]
 8007518:	62bb      	str	r3, [r7, #40]	@ 0x28
  struct pbuf **ppEnd = (struct pbuf **)pEnd;
 800751a:	68bb      	ldr	r3, [r7, #8]
 800751c:	627b      	str	r3, [r7, #36]	@ 0x24
  struct pbuf *p = NULL;
 800751e:	2300      	movs	r3, #0
 8007520:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /* Get the struct pbuf from the buff address. */
  p = (struct pbuf *)(buff - offsetof(RxBuff_t, buff));
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	3b20      	subs	r3, #32
 8007526:	62fb      	str	r3, [r7, #44]	@ 0x2c
  p->next = NULL;
 8007528:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800752a:	2200      	movs	r2, #0
 800752c:	601a      	str	r2, [r3, #0]
  p->tot_len = 0;
 800752e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007530:	2200      	movs	r2, #0
 8007532:	811a      	strh	r2, [r3, #8]
  p->len = Length;
 8007534:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007536:	887a      	ldrh	r2, [r7, #2]
 8007538:	815a      	strh	r2, [r3, #10]

  /* Chain the buffer. */
  if (!*ppStart)
 800753a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800753c:	681b      	ldr	r3, [r3, #0]
 800753e:	2b00      	cmp	r3, #0
 8007540:	d103      	bne.n	800754a <HAL_ETH_RxLinkCallback+0x42>
  {
    /* The first buffer of the packet. */
    *ppStart = p;
 8007542:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007544:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007546:	601a      	str	r2, [r3, #0]
 8007548:	e003      	b.n	8007552 <HAL_ETH_RxLinkCallback+0x4a>
  }
  else
  {
    /* Chain the buffer to the end of the packet. */
    (*ppEnd)->next = p;
 800754a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800754c:	681b      	ldr	r3, [r3, #0]
 800754e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007550:	601a      	str	r2, [r3, #0]
  }
  *ppEnd  = p;
 8007552:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007554:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007556:	601a      	str	r2, [r3, #0]

  /* Update the total length of all the buffers of the chain. Each pbuf in the chain should have its tot_len
   * set to its own length, plus the length of all the following pbufs in the chain. */
  for (p = *ppStart; p != NULL; p = p->next)
 8007558:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800755a:	681b      	ldr	r3, [r3, #0]
 800755c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800755e:	e009      	b.n	8007574 <HAL_ETH_RxLinkCallback+0x6c>
  {
    p->tot_len += Length;
 8007560:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007562:	891a      	ldrh	r2, [r3, #8]
 8007564:	887b      	ldrh	r3, [r7, #2]
 8007566:	4413      	add	r3, r2
 8007568:	b29a      	uxth	r2, r3
 800756a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800756c:	811a      	strh	r2, [r3, #8]
  for (p = *ppStart; p != NULL; p = p->next)
 800756e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007570:	681b      	ldr	r3, [r3, #0]
 8007572:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007574:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007576:	2b00      	cmp	r3, #0
 8007578:	d1f2      	bne.n	8007560 <HAL_ETH_RxLinkCallback+0x58>
  }

  /* Invalidate data cache because Rx DMA's writing to physical memory makes it stale. */
  SCB_InvalidateDCache_by_Addr((uint32_t *)buff, Length);
 800757a:	887b      	ldrh	r3, [r7, #2]
 800757c:	687a      	ldr	r2, [r7, #4]
 800757e:	623a      	str	r2, [r7, #32]
 8007580:	61fb      	str	r3, [r7, #28]
  \param[in]   dsize   size of memory block (in number of bytes)
*/
__STATIC_FORCEINLINE void SCB_InvalidateDCache_by_Addr (void *addr, int32_t dsize)
{
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    if ( dsize > 0 ) { 
 8007582:	69fb      	ldr	r3, [r7, #28]
 8007584:	2b00      	cmp	r3, #0
 8007586:	dd1d      	ble.n	80075c4 <HAL_ETH_RxLinkCallback+0xbc>
       int32_t op_size = dsize + (((uint32_t)addr) & (__SCB_DCACHE_LINE_SIZE - 1U));
 8007588:	6a3b      	ldr	r3, [r7, #32]
 800758a:	f003 021f 	and.w	r2, r3, #31
 800758e:	69fb      	ldr	r3, [r7, #28]
 8007590:	4413      	add	r3, r2
 8007592:	61bb      	str	r3, [r7, #24]
      uint32_t op_addr = (uint32_t)addr /* & ~(__SCB_DCACHE_LINE_SIZE - 1U) */;
 8007594:	6a3b      	ldr	r3, [r7, #32]
 8007596:	617b      	str	r3, [r7, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8007598:	f3bf 8f4f 	dsb	sy
}
 800759c:	bf00      	nop
    
      __DSB();

      do {
        SCB->DCIMVAC = op_addr;             /* register accepts only 32byte aligned values, only bits 31..5 are valid */
 800759e:	4a0d      	ldr	r2, [pc, #52]	@ (80075d4 <HAL_ETH_RxLinkCallback+0xcc>)
 80075a0:	697b      	ldr	r3, [r7, #20]
 80075a2:	f8c2 325c 	str.w	r3, [r2, #604]	@ 0x25c
        op_addr += __SCB_DCACHE_LINE_SIZE;
 80075a6:	697b      	ldr	r3, [r7, #20]
 80075a8:	3320      	adds	r3, #32
 80075aa:	617b      	str	r3, [r7, #20]
        op_size -= __SCB_DCACHE_LINE_SIZE;
 80075ac:	69bb      	ldr	r3, [r7, #24]
 80075ae:	3b20      	subs	r3, #32
 80075b0:	61bb      	str	r3, [r7, #24]
      } while ( op_size > 0 );
 80075b2:	69bb      	ldr	r3, [r7, #24]
 80075b4:	2b00      	cmp	r3, #0
 80075b6:	dcf2      	bgt.n	800759e <HAL_ETH_RxLinkCallback+0x96>
  __ASM volatile ("dsb 0xF":::"memory");
 80075b8:	f3bf 8f4f 	dsb	sy
}
 80075bc:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80075be:	f3bf 8f6f 	isb	sy
}
 80075c2:	bf00      	nop

      __DSB();
      __ISB();
    }
  #endif
}
 80075c4:	bf00      	nop

/* USER CODE END HAL ETH RxLinkCallback */
}
 80075c6:	bf00      	nop
 80075c8:	3734      	adds	r7, #52	@ 0x34
 80075ca:	46bd      	mov	sp, r7
 80075cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075d0:	4770      	bx	lr
 80075d2:	bf00      	nop
 80075d4:	e000ed00 	.word	0xe000ed00

080075d8 <HAL_ETH_TxFreeCallback>:

void HAL_ETH_TxFreeCallback(uint32_t * buff)
{
 80075d8:	b580      	push	{r7, lr}
 80075da:	b082      	sub	sp, #8
 80075dc:	af00      	add	r7, sp, #0
 80075de:	6078      	str	r0, [r7, #4]
/* USER CODE BEGIN HAL ETH TxFreeCallback */

  pbuf_free((struct pbuf *)buff);
 80075e0:	6878      	ldr	r0, [r7, #4]
 80075e2:	f005 fcf9 	bl	800cfd8 <pbuf_free>

/* USER CODE END HAL ETH TxFreeCallback */
}
 80075e6:	bf00      	nop
 80075e8:	3708      	adds	r7, #8
 80075ea:	46bd      	mov	sp, r7
 80075ec:	bd80      	pop	{r7, pc}
	...

080075f0 <sys_lock_tcpip_core>:
/* ETH_CODE: add functions needed for proper multithreading support and check */

static osThreadId_t lwip_core_lock_holder_thread_id;
static osThreadId_t lwip_tcpip_thread_id;

void sys_lock_tcpip_core(void){
 80075f0:	b580      	push	{r7, lr}
 80075f2:	af00      	add	r7, sp, #0
	sys_mutex_lock(&lock_tcpip_core);
 80075f4:	4804      	ldr	r0, [pc, #16]	@ (8007608 <sys_lock_tcpip_core+0x18>)
 80075f6:	f00e fcdf 	bl	8015fb8 <sys_mutex_lock>
	lwip_core_lock_holder_thread_id = osThreadGetId();
 80075fa:	f000 f994 	bl	8007926 <osThreadGetId>
 80075fe:	4603      	mov	r3, r0
 8007600:	4a02      	ldr	r2, [pc, #8]	@ (800760c <sys_lock_tcpip_core+0x1c>)
 8007602:	6013      	str	r3, [r2, #0]
}
 8007604:	bf00      	nop
 8007606:	bd80      	pop	{r7, pc}
 8007608:	24004cf4 	.word	0x24004cf4
 800760c:	24000390 	.word	0x24000390

08007610 <sys_unlock_tcpip_core>:

void sys_unlock_tcpip_core(void){
 8007610:	b580      	push	{r7, lr}
 8007612:	af00      	add	r7, sp, #0
	lwip_core_lock_holder_thread_id = 0;
 8007614:	4b03      	ldr	r3, [pc, #12]	@ (8007624 <sys_unlock_tcpip_core+0x14>)
 8007616:	2200      	movs	r2, #0
 8007618:	601a      	str	r2, [r3, #0]
	sys_mutex_unlock(&lock_tcpip_core);
 800761a:	4803      	ldr	r0, [pc, #12]	@ (8007628 <sys_unlock_tcpip_core+0x18>)
 800761c:	f00e fcdb 	bl	8015fd6 <sys_mutex_unlock>
}
 8007620:	bf00      	nop
 8007622:	bd80      	pop	{r7, pc}
 8007624:	24000390 	.word	0x24000390
 8007628:	24004cf4 	.word	0x24004cf4

0800762c <sys_check_core_locking>:

void sys_check_core_locking(void){
 800762c:	b580      	push	{r7, lr}
 800762e:	b082      	sub	sp, #8
 8007630:	af00      	add	r7, sp, #0
  /* Embedded systems should check we are NOT in an interrupt context here */

  LWIP_ASSERT("Function called from interrupt context", (SCB->ICSR & SCB_ICSR_VECTACTIVE_Msk) == 0);
 8007632:	4b15      	ldr	r3, [pc, #84]	@ (8007688 <sys_check_core_locking+0x5c>)
 8007634:	685b      	ldr	r3, [r3, #4]
 8007636:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800763a:	2b00      	cmp	r3, #0
 800763c:	d006      	beq.n	800764c <sys_check_core_locking+0x20>
 800763e:	4b13      	ldr	r3, [pc, #76]	@ (800768c <sys_check_core_locking+0x60>)
 8007640:	f240 32e5 	movw	r2, #997	@ 0x3e5
 8007644:	4912      	ldr	r1, [pc, #72]	@ (8007690 <sys_check_core_locking+0x64>)
 8007646:	4813      	ldr	r0, [pc, #76]	@ (8007694 <sys_check_core_locking+0x68>)
 8007648:	f00f f928 	bl	801689c <iprintf>

  if (lwip_tcpip_thread_id != 0) {
 800764c:	4b12      	ldr	r3, [pc, #72]	@ (8007698 <sys_check_core_locking+0x6c>)
 800764e:	681b      	ldr	r3, [r3, #0]
 8007650:	2b00      	cmp	r3, #0
 8007652:	d014      	beq.n	800767e <sys_check_core_locking+0x52>
	  osThreadId_t current_thread_id = osThreadGetId();
 8007654:	f000 f967 	bl	8007926 <osThreadGetId>
 8007658:	6078      	str	r0, [r7, #4]

#if LWIP_TCPIP_CORE_LOCKING
	LWIP_ASSERT("Function called without core lock", current_thread_id == lwip_core_lock_holder_thread_id);
 800765a:	4b10      	ldr	r3, [pc, #64]	@ (800769c <sys_check_core_locking+0x70>)
 800765c:	681b      	ldr	r3, [r3, #0]
 800765e:	687a      	ldr	r2, [r7, #4]
 8007660:	429a      	cmp	r2, r3
 8007662:	d006      	beq.n	8007672 <sys_check_core_locking+0x46>
 8007664:	4b09      	ldr	r3, [pc, #36]	@ (800768c <sys_check_core_locking+0x60>)
 8007666:	f240 32eb 	movw	r2, #1003	@ 0x3eb
 800766a:	490d      	ldr	r1, [pc, #52]	@ (80076a0 <sys_check_core_locking+0x74>)
 800766c:	4809      	ldr	r0, [pc, #36]	@ (8007694 <sys_check_core_locking+0x68>)
 800766e:	f00f f915 	bl	801689c <iprintf>
	/* ETH_CODE: to easily check that example has correct handling of core lock
	 * This will trigger breakpoint (__BKPT)
	 */
#warning Below check should be removed in production code
	if(current_thread_id != lwip_core_lock_holder_thread_id) __BKPT(0);
 8007672:	4b0a      	ldr	r3, [pc, #40]	@ (800769c <sys_check_core_locking+0x70>)
 8007674:	681b      	ldr	r3, [r3, #0]
 8007676:	687a      	ldr	r2, [r7, #4]
 8007678:	429a      	cmp	r2, r3
 800767a:	d000      	beq.n	800767e <sys_check_core_locking+0x52>
 800767c:	be00      	bkpt	0x0000
#else /* LWIP_TCPIP_CORE_LOCKING */
	LWIP_ASSERT("Function called from wrong thread", current_thread_id == lwip_tcpip_thread_id);
#endif /* LWIP_TCPIP_CORE_LOCKING */
	LWIP_UNUSED_ARG(current_thread_id); /* for LWIP_NOASSERT */
  }
}
 800767e:	bf00      	nop
 8007680:	3708      	adds	r7, #8
 8007682:	46bd      	mov	sp, r7
 8007684:	bd80      	pop	{r7, pc}
 8007686:	bf00      	nop
 8007688:	e000ed00 	.word	0xe000ed00
 800768c:	08017c30 	.word	0x08017c30
 8007690:	08017c84 	.word	0x08017c84
 8007694:	08017c5c 	.word	0x08017c5c
 8007698:	24000394 	.word	0x24000394
 800769c:	24000390 	.word	0x24000390
 80076a0:	08017cac 	.word	0x08017cac

080076a4 <sys_mark_tcpip_thread>:
void sys_mark_tcpip_thread(void){
 80076a4:	b580      	push	{r7, lr}
 80076a6:	af00      	add	r7, sp, #0
	lwip_tcpip_thread_id = osThreadGetId();
 80076a8:	f000 f93d 	bl	8007926 <osThreadGetId>
 80076ac:	4603      	mov	r3, r0
 80076ae:	4a02      	ldr	r2, [pc, #8]	@ (80076b8 <sys_mark_tcpip_thread+0x14>)
 80076b0:	6013      	str	r3, [r2, #0]
}
 80076b2:	bf00      	nop
 80076b4:	bd80      	pop	{r7, pc}
 80076b6:	bf00      	nop
 80076b8:	24000394 	.word	0x24000394

080076bc <__NVIC_SetPriority>:
{
 80076bc:	b480      	push	{r7}
 80076be:	b083      	sub	sp, #12
 80076c0:	af00      	add	r7, sp, #0
 80076c2:	4603      	mov	r3, r0
 80076c4:	6039      	str	r1, [r7, #0]
 80076c6:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80076c8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80076cc:	2b00      	cmp	r3, #0
 80076ce:	db0a      	blt.n	80076e6 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80076d0:	683b      	ldr	r3, [r7, #0]
 80076d2:	b2da      	uxtb	r2, r3
 80076d4:	490c      	ldr	r1, [pc, #48]	@ (8007708 <__NVIC_SetPriority+0x4c>)
 80076d6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80076da:	0112      	lsls	r2, r2, #4
 80076dc:	b2d2      	uxtb	r2, r2
 80076de:	440b      	add	r3, r1
 80076e0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80076e4:	e00a      	b.n	80076fc <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80076e6:	683b      	ldr	r3, [r7, #0]
 80076e8:	b2da      	uxtb	r2, r3
 80076ea:	4908      	ldr	r1, [pc, #32]	@ (800770c <__NVIC_SetPriority+0x50>)
 80076ec:	88fb      	ldrh	r3, [r7, #6]
 80076ee:	f003 030f 	and.w	r3, r3, #15
 80076f2:	3b04      	subs	r3, #4
 80076f4:	0112      	lsls	r2, r2, #4
 80076f6:	b2d2      	uxtb	r2, r2
 80076f8:	440b      	add	r3, r1
 80076fa:	761a      	strb	r2, [r3, #24]
}
 80076fc:	bf00      	nop
 80076fe:	370c      	adds	r7, #12
 8007700:	46bd      	mov	sp, r7
 8007702:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007706:	4770      	bx	lr
 8007708:	e000e100 	.word	0xe000e100
 800770c:	e000ed00 	.word	0xe000ed00

08007710 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8007710:	b580      	push	{r7, lr}
 8007712:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8007714:	4b05      	ldr	r3, [pc, #20]	@ (800772c <SysTick_Handler+0x1c>)
 8007716:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8007718:	f002 fca2 	bl	800a060 <xTaskGetSchedulerState>
 800771c:	4603      	mov	r3, r0
 800771e:	2b01      	cmp	r3, #1
 8007720:	d001      	beq.n	8007726 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8007722:	f003 fb99 	bl	800ae58 <xPortSysTickHandler>
  }
}
 8007726:	bf00      	nop
 8007728:	bd80      	pop	{r7, pc}
 800772a:	bf00      	nop
 800772c:	e000e010 	.word	0xe000e010

08007730 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8007730:	b580      	push	{r7, lr}
 8007732:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8007734:	2100      	movs	r1, #0
 8007736:	f06f 0004 	mvn.w	r0, #4
 800773a:	f7ff ffbf 	bl	80076bc <__NVIC_SetPriority>
#endif
}
 800773e:	bf00      	nop
 8007740:	bd80      	pop	{r7, pc}
	...

08007744 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8007744:	b480      	push	{r7}
 8007746:	b083      	sub	sp, #12
 8007748:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800774a:	f3ef 8305 	mrs	r3, IPSR
 800774e:	603b      	str	r3, [r7, #0]
  return(result);
 8007750:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8007752:	2b00      	cmp	r3, #0
 8007754:	d003      	beq.n	800775e <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8007756:	f06f 0305 	mvn.w	r3, #5
 800775a:	607b      	str	r3, [r7, #4]
 800775c:	e00c      	b.n	8007778 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800775e:	4b0a      	ldr	r3, [pc, #40]	@ (8007788 <osKernelInitialize+0x44>)
 8007760:	681b      	ldr	r3, [r3, #0]
 8007762:	2b00      	cmp	r3, #0
 8007764:	d105      	bne.n	8007772 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8007766:	4b08      	ldr	r3, [pc, #32]	@ (8007788 <osKernelInitialize+0x44>)
 8007768:	2201      	movs	r2, #1
 800776a:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800776c:	2300      	movs	r3, #0
 800776e:	607b      	str	r3, [r7, #4]
 8007770:	e002      	b.n	8007778 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8007772:	f04f 33ff 	mov.w	r3, #4294967295
 8007776:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8007778:	687b      	ldr	r3, [r7, #4]
}
 800777a:	4618      	mov	r0, r3
 800777c:	370c      	adds	r7, #12
 800777e:	46bd      	mov	sp, r7
 8007780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007784:	4770      	bx	lr
 8007786:	bf00      	nop
 8007788:	24000398 	.word	0x24000398

0800778c <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800778c:	b580      	push	{r7, lr}
 800778e:	b082      	sub	sp, #8
 8007790:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007792:	f3ef 8305 	mrs	r3, IPSR
 8007796:	603b      	str	r3, [r7, #0]
  return(result);
 8007798:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800779a:	2b00      	cmp	r3, #0
 800779c:	d003      	beq.n	80077a6 <osKernelStart+0x1a>
    stat = osErrorISR;
 800779e:	f06f 0305 	mvn.w	r3, #5
 80077a2:	607b      	str	r3, [r7, #4]
 80077a4:	e010      	b.n	80077c8 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 80077a6:	4b0b      	ldr	r3, [pc, #44]	@ (80077d4 <osKernelStart+0x48>)
 80077a8:	681b      	ldr	r3, [r3, #0]
 80077aa:	2b01      	cmp	r3, #1
 80077ac:	d109      	bne.n	80077c2 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 80077ae:	f7ff ffbf 	bl	8007730 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 80077b2:	4b08      	ldr	r3, [pc, #32]	@ (80077d4 <osKernelStart+0x48>)
 80077b4:	2202      	movs	r2, #2
 80077b6:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 80077b8:	f001 ffe2 	bl	8009780 <vTaskStartScheduler>
      stat = osOK;
 80077bc:	2300      	movs	r3, #0
 80077be:	607b      	str	r3, [r7, #4]
 80077c0:	e002      	b.n	80077c8 <osKernelStart+0x3c>
    } else {
      stat = osError;
 80077c2:	f04f 33ff 	mov.w	r3, #4294967295
 80077c6:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80077c8:	687b      	ldr	r3, [r7, #4]
}
 80077ca:	4618      	mov	r0, r3
 80077cc:	3708      	adds	r7, #8
 80077ce:	46bd      	mov	sp, r7
 80077d0:	bd80      	pop	{r7, pc}
 80077d2:	bf00      	nop
 80077d4:	24000398 	.word	0x24000398

080077d8 <osKernelGetTickCount>:
  }

  return (lock);
}

uint32_t osKernelGetTickCount (void) {
 80077d8:	b580      	push	{r7, lr}
 80077da:	b082      	sub	sp, #8
 80077dc:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80077de:	f3ef 8305 	mrs	r3, IPSR
 80077e2:	603b      	str	r3, [r7, #0]
  return(result);
 80077e4:	683b      	ldr	r3, [r7, #0]
  TickType_t ticks;

  if (IS_IRQ()) {
 80077e6:	2b00      	cmp	r3, #0
 80077e8:	d003      	beq.n	80077f2 <osKernelGetTickCount+0x1a>
    ticks = xTaskGetTickCountFromISR();
 80077ea:	f002 f8ed 	bl	80099c8 <xTaskGetTickCountFromISR>
 80077ee:	6078      	str	r0, [r7, #4]
 80077f0:	e002      	b.n	80077f8 <osKernelGetTickCount+0x20>
  } else {
    ticks = xTaskGetTickCount();
 80077f2:	f002 f8d9 	bl	80099a8 <xTaskGetTickCount>
 80077f6:	6078      	str	r0, [r7, #4]
  }

  return (ticks);
 80077f8:	687b      	ldr	r3, [r7, #4]
}
 80077fa:	4618      	mov	r0, r3
 80077fc:	3708      	adds	r7, #8
 80077fe:	46bd      	mov	sp, r7
 8007800:	bd80      	pop	{r7, pc}

08007802 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8007802:	b580      	push	{r7, lr}
 8007804:	b08e      	sub	sp, #56	@ 0x38
 8007806:	af04      	add	r7, sp, #16
 8007808:	60f8      	str	r0, [r7, #12]
 800780a:	60b9      	str	r1, [r7, #8]
 800780c:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800780e:	2300      	movs	r3, #0
 8007810:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007812:	f3ef 8305 	mrs	r3, IPSR
 8007816:	617b      	str	r3, [r7, #20]
  return(result);
 8007818:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800781a:	2b00      	cmp	r3, #0
 800781c:	d17e      	bne.n	800791c <osThreadNew+0x11a>
 800781e:	68fb      	ldr	r3, [r7, #12]
 8007820:	2b00      	cmp	r3, #0
 8007822:	d07b      	beq.n	800791c <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8007824:	2380      	movs	r3, #128	@ 0x80
 8007826:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8007828:	2318      	movs	r3, #24
 800782a:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800782c:	2300      	movs	r3, #0
 800782e:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8007830:	f04f 33ff 	mov.w	r3, #4294967295
 8007834:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8007836:	687b      	ldr	r3, [r7, #4]
 8007838:	2b00      	cmp	r3, #0
 800783a:	d045      	beq.n	80078c8 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	681b      	ldr	r3, [r3, #0]
 8007840:	2b00      	cmp	r3, #0
 8007842:	d002      	beq.n	800784a <osThreadNew+0x48>
        name = attr->name;
 8007844:	687b      	ldr	r3, [r7, #4]
 8007846:	681b      	ldr	r3, [r3, #0]
 8007848:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	699b      	ldr	r3, [r3, #24]
 800784e:	2b00      	cmp	r3, #0
 8007850:	d002      	beq.n	8007858 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	699b      	ldr	r3, [r3, #24]
 8007856:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8007858:	69fb      	ldr	r3, [r7, #28]
 800785a:	2b00      	cmp	r3, #0
 800785c:	d008      	beq.n	8007870 <osThreadNew+0x6e>
 800785e:	69fb      	ldr	r3, [r7, #28]
 8007860:	2b38      	cmp	r3, #56	@ 0x38
 8007862:	d805      	bhi.n	8007870 <osThreadNew+0x6e>
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	685b      	ldr	r3, [r3, #4]
 8007868:	f003 0301 	and.w	r3, r3, #1
 800786c:	2b00      	cmp	r3, #0
 800786e:	d001      	beq.n	8007874 <osThreadNew+0x72>
        return (NULL);
 8007870:	2300      	movs	r3, #0
 8007872:	e054      	b.n	800791e <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	695b      	ldr	r3, [r3, #20]
 8007878:	2b00      	cmp	r3, #0
 800787a:	d003      	beq.n	8007884 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	695b      	ldr	r3, [r3, #20]
 8007880:	089b      	lsrs	r3, r3, #2
 8007882:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	689b      	ldr	r3, [r3, #8]
 8007888:	2b00      	cmp	r3, #0
 800788a:	d00e      	beq.n	80078aa <osThreadNew+0xa8>
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	68db      	ldr	r3, [r3, #12]
 8007890:	2b5b      	cmp	r3, #91	@ 0x5b
 8007892:	d90a      	bls.n	80078aa <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8007898:	2b00      	cmp	r3, #0
 800789a:	d006      	beq.n	80078aa <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	695b      	ldr	r3, [r3, #20]
 80078a0:	2b00      	cmp	r3, #0
 80078a2:	d002      	beq.n	80078aa <osThreadNew+0xa8>
        mem = 1;
 80078a4:	2301      	movs	r3, #1
 80078a6:	61bb      	str	r3, [r7, #24]
 80078a8:	e010      	b.n	80078cc <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	689b      	ldr	r3, [r3, #8]
 80078ae:	2b00      	cmp	r3, #0
 80078b0:	d10c      	bne.n	80078cc <osThreadNew+0xca>
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	68db      	ldr	r3, [r3, #12]
 80078b6:	2b00      	cmp	r3, #0
 80078b8:	d108      	bne.n	80078cc <osThreadNew+0xca>
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	691b      	ldr	r3, [r3, #16]
 80078be:	2b00      	cmp	r3, #0
 80078c0:	d104      	bne.n	80078cc <osThreadNew+0xca>
          mem = 0;
 80078c2:	2300      	movs	r3, #0
 80078c4:	61bb      	str	r3, [r7, #24]
 80078c6:	e001      	b.n	80078cc <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 80078c8:	2300      	movs	r3, #0
 80078ca:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 80078cc:	69bb      	ldr	r3, [r7, #24]
 80078ce:	2b01      	cmp	r3, #1
 80078d0:	d110      	bne.n	80078f4 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80078d2:	687b      	ldr	r3, [r7, #4]
 80078d4:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 80078d6:	687a      	ldr	r2, [r7, #4]
 80078d8:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80078da:	9202      	str	r2, [sp, #8]
 80078dc:	9301      	str	r3, [sp, #4]
 80078de:	69fb      	ldr	r3, [r7, #28]
 80078e0:	9300      	str	r3, [sp, #0]
 80078e2:	68bb      	ldr	r3, [r7, #8]
 80078e4:	6a3a      	ldr	r2, [r7, #32]
 80078e6:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80078e8:	68f8      	ldr	r0, [r7, #12]
 80078ea:	f001 fd6d 	bl	80093c8 <xTaskCreateStatic>
 80078ee:	4603      	mov	r3, r0
 80078f0:	613b      	str	r3, [r7, #16]
 80078f2:	e013      	b.n	800791c <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 80078f4:	69bb      	ldr	r3, [r7, #24]
 80078f6:	2b00      	cmp	r3, #0
 80078f8:	d110      	bne.n	800791c <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 80078fa:	6a3b      	ldr	r3, [r7, #32]
 80078fc:	b29a      	uxth	r2, r3
 80078fe:	f107 0310 	add.w	r3, r7, #16
 8007902:	9301      	str	r3, [sp, #4]
 8007904:	69fb      	ldr	r3, [r7, #28]
 8007906:	9300      	str	r3, [sp, #0]
 8007908:	68bb      	ldr	r3, [r7, #8]
 800790a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800790c:	68f8      	ldr	r0, [r7, #12]
 800790e:	f001 fdbb 	bl	8009488 <xTaskCreate>
 8007912:	4603      	mov	r3, r0
 8007914:	2b01      	cmp	r3, #1
 8007916:	d001      	beq.n	800791c <osThreadNew+0x11a>
            hTask = NULL;
 8007918:	2300      	movs	r3, #0
 800791a:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800791c:	693b      	ldr	r3, [r7, #16]
}
 800791e:	4618      	mov	r0, r3
 8007920:	3728      	adds	r7, #40	@ 0x28
 8007922:	46bd      	mov	sp, r7
 8007924:	bd80      	pop	{r7, pc}

08007926 <osThreadGetId>:
  }

  return (name);
}

osThreadId_t osThreadGetId (void) {
 8007926:	b580      	push	{r7, lr}
 8007928:	b082      	sub	sp, #8
 800792a:	af00      	add	r7, sp, #0
  osThreadId_t id;

  id = (osThreadId_t)xTaskGetCurrentTaskHandle();
 800792c:	f002 fb88 	bl	800a040 <xTaskGetCurrentTaskHandle>
 8007930:	6078      	str	r0, [r7, #4]

  return (id);
 8007932:	687b      	ldr	r3, [r7, #4]
}
 8007934:	4618      	mov	r0, r3
 8007936:	3708      	adds	r7, #8
 8007938:	46bd      	mov	sp, r7
 800793a:	bd80      	pop	{r7, pc}

0800793c <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 800793c:	b580      	push	{r7, lr}
 800793e:	b084      	sub	sp, #16
 8007940:	af00      	add	r7, sp, #0
 8007942:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007944:	f3ef 8305 	mrs	r3, IPSR
 8007948:	60bb      	str	r3, [r7, #8]
  return(result);
 800794a:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800794c:	2b00      	cmp	r3, #0
 800794e:	d003      	beq.n	8007958 <osDelay+0x1c>
    stat = osErrorISR;
 8007950:	f06f 0305 	mvn.w	r3, #5
 8007954:	60fb      	str	r3, [r7, #12]
 8007956:	e007      	b.n	8007968 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8007958:	2300      	movs	r3, #0
 800795a:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	2b00      	cmp	r3, #0
 8007960:	d002      	beq.n	8007968 <osDelay+0x2c>
      vTaskDelay(ticks);
 8007962:	6878      	ldr	r0, [r7, #4]
 8007964:	f001 fed6 	bl	8009714 <vTaskDelay>
    }
  }

  return (stat);
 8007968:	68fb      	ldr	r3, [r7, #12]
}
 800796a:	4618      	mov	r0, r3
 800796c:	3710      	adds	r7, #16
 800796e:	46bd      	mov	sp, r7
 8007970:	bd80      	pop	{r7, pc}

08007972 <osMutexNew>:
}

/*---------------------------------------------------------------------------*/
#if (configUSE_OS2_MUTEX == 1)

osMutexId_t osMutexNew (const osMutexAttr_t *attr) {
 8007972:	b580      	push	{r7, lr}
 8007974:	b088      	sub	sp, #32
 8007976:	af00      	add	r7, sp, #0
 8007978:	6078      	str	r0, [r7, #4]
  int32_t  mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hMutex = NULL;
 800797a:	2300      	movs	r3, #0
 800797c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800797e:	f3ef 8305 	mrs	r3, IPSR
 8007982:	60bb      	str	r3, [r7, #8]
  return(result);
 8007984:	68bb      	ldr	r3, [r7, #8]

  if (!IS_IRQ()) {
 8007986:	2b00      	cmp	r3, #0
 8007988:	d174      	bne.n	8007a74 <osMutexNew+0x102>
    if (attr != NULL) {
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	2b00      	cmp	r3, #0
 800798e:	d003      	beq.n	8007998 <osMutexNew+0x26>
      type = attr->attr_bits;
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	685b      	ldr	r3, [r3, #4]
 8007994:	61bb      	str	r3, [r7, #24]
 8007996:	e001      	b.n	800799c <osMutexNew+0x2a>
    } else {
      type = 0U;
 8007998:	2300      	movs	r3, #0
 800799a:	61bb      	str	r3, [r7, #24]
    }

    if ((type & osMutexRecursive) == osMutexRecursive) {
 800799c:	69bb      	ldr	r3, [r7, #24]
 800799e:	f003 0301 	and.w	r3, r3, #1
 80079a2:	2b00      	cmp	r3, #0
 80079a4:	d002      	beq.n	80079ac <osMutexNew+0x3a>
      rmtx = 1U;
 80079a6:	2301      	movs	r3, #1
 80079a8:	617b      	str	r3, [r7, #20]
 80079aa:	e001      	b.n	80079b0 <osMutexNew+0x3e>
    } else {
      rmtx = 0U;
 80079ac:	2300      	movs	r3, #0
 80079ae:	617b      	str	r3, [r7, #20]
    }

    if ((type & osMutexRobust) != osMutexRobust) {
 80079b0:	69bb      	ldr	r3, [r7, #24]
 80079b2:	f003 0308 	and.w	r3, r3, #8
 80079b6:	2b00      	cmp	r3, #0
 80079b8:	d15c      	bne.n	8007a74 <osMutexNew+0x102>
      mem = -1;
 80079ba:	f04f 33ff 	mov.w	r3, #4294967295
 80079be:	613b      	str	r3, [r7, #16]

      if (attr != NULL) {
 80079c0:	687b      	ldr	r3, [r7, #4]
 80079c2:	2b00      	cmp	r3, #0
 80079c4:	d015      	beq.n	80079f2 <osMutexNew+0x80>
        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	689b      	ldr	r3, [r3, #8]
 80079ca:	2b00      	cmp	r3, #0
 80079cc:	d006      	beq.n	80079dc <osMutexNew+0x6a>
 80079ce:	687b      	ldr	r3, [r7, #4]
 80079d0:	68db      	ldr	r3, [r3, #12]
 80079d2:	2b4f      	cmp	r3, #79	@ 0x4f
 80079d4:	d902      	bls.n	80079dc <osMutexNew+0x6a>
          mem = 1;
 80079d6:	2301      	movs	r3, #1
 80079d8:	613b      	str	r3, [r7, #16]
 80079da:	e00c      	b.n	80079f6 <osMutexNew+0x84>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	689b      	ldr	r3, [r3, #8]
 80079e0:	2b00      	cmp	r3, #0
 80079e2:	d108      	bne.n	80079f6 <osMutexNew+0x84>
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	68db      	ldr	r3, [r3, #12]
 80079e8:	2b00      	cmp	r3, #0
 80079ea:	d104      	bne.n	80079f6 <osMutexNew+0x84>
            mem = 0;
 80079ec:	2300      	movs	r3, #0
 80079ee:	613b      	str	r3, [r7, #16]
 80079f0:	e001      	b.n	80079f6 <osMutexNew+0x84>
          }
        }
      }
      else {
        mem = 0;
 80079f2:	2300      	movs	r3, #0
 80079f4:	613b      	str	r3, [r7, #16]
      }

      if (mem == 1) {
 80079f6:	693b      	ldr	r3, [r7, #16]
 80079f8:	2b01      	cmp	r3, #1
 80079fa:	d112      	bne.n	8007a22 <osMutexNew+0xb0>
        #if (configSUPPORT_STATIC_ALLOCATION == 1)
          if (rmtx != 0U) {
 80079fc:	697b      	ldr	r3, [r7, #20]
 80079fe:	2b00      	cmp	r3, #0
 8007a00:	d007      	beq.n	8007a12 <osMutexNew+0xa0>
            #if (configUSE_RECURSIVE_MUTEXES == 1)
            hMutex = xSemaphoreCreateRecursiveMutexStatic (attr->cb_mem);
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	689b      	ldr	r3, [r3, #8]
 8007a06:	4619      	mov	r1, r3
 8007a08:	2004      	movs	r0, #4
 8007a0a:	f000 fd70 	bl	80084ee <xQueueCreateMutexStatic>
 8007a0e:	61f8      	str	r0, [r7, #28]
 8007a10:	e016      	b.n	8007a40 <osMutexNew+0xce>
            #endif
          }
          else {
            hMutex = xSemaphoreCreateMutexStatic (attr->cb_mem);
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	689b      	ldr	r3, [r3, #8]
 8007a16:	4619      	mov	r1, r3
 8007a18:	2001      	movs	r0, #1
 8007a1a:	f000 fd68 	bl	80084ee <xQueueCreateMutexStatic>
 8007a1e:	61f8      	str	r0, [r7, #28]
 8007a20:	e00e      	b.n	8007a40 <osMutexNew+0xce>
          }
        #endif
      }
      else {
        if (mem == 0) {
 8007a22:	693b      	ldr	r3, [r7, #16]
 8007a24:	2b00      	cmp	r3, #0
 8007a26:	d10b      	bne.n	8007a40 <osMutexNew+0xce>
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            if (rmtx != 0U) {
 8007a28:	697b      	ldr	r3, [r7, #20]
 8007a2a:	2b00      	cmp	r3, #0
 8007a2c:	d004      	beq.n	8007a38 <osMutexNew+0xc6>
              #if (configUSE_RECURSIVE_MUTEXES == 1)
              hMutex = xSemaphoreCreateRecursiveMutex ();
 8007a2e:	2004      	movs	r0, #4
 8007a30:	f000 fd45 	bl	80084be <xQueueCreateMutex>
 8007a34:	61f8      	str	r0, [r7, #28]
 8007a36:	e003      	b.n	8007a40 <osMutexNew+0xce>
              #endif
            } else {
              hMutex = xSemaphoreCreateMutex ();
 8007a38:	2001      	movs	r0, #1
 8007a3a:	f000 fd40 	bl	80084be <xQueueCreateMutex>
 8007a3e:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }

      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hMutex != NULL) {
 8007a40:	69fb      	ldr	r3, [r7, #28]
 8007a42:	2b00      	cmp	r3, #0
 8007a44:	d00c      	beq.n	8007a60 <osMutexNew+0xee>
        if (attr != NULL) {
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	2b00      	cmp	r3, #0
 8007a4a:	d003      	beq.n	8007a54 <osMutexNew+0xe2>
          name = attr->name;
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	681b      	ldr	r3, [r3, #0]
 8007a50:	60fb      	str	r3, [r7, #12]
 8007a52:	e001      	b.n	8007a58 <osMutexNew+0xe6>
        } else {
          name = NULL;
 8007a54:	2300      	movs	r3, #0
 8007a56:	60fb      	str	r3, [r7, #12]
        }
        vQueueAddToRegistry (hMutex, name);
 8007a58:	68f9      	ldr	r1, [r7, #12]
 8007a5a:	69f8      	ldr	r0, [r7, #28]
 8007a5c:	f001 fc2c 	bl	80092b8 <vQueueAddToRegistry>
      }
      #endif

      if ((hMutex != NULL) && (rmtx != 0U)) {
 8007a60:	69fb      	ldr	r3, [r7, #28]
 8007a62:	2b00      	cmp	r3, #0
 8007a64:	d006      	beq.n	8007a74 <osMutexNew+0x102>
 8007a66:	697b      	ldr	r3, [r7, #20]
 8007a68:	2b00      	cmp	r3, #0
 8007a6a:	d003      	beq.n	8007a74 <osMutexNew+0x102>
        hMutex = (SemaphoreHandle_t)((uint32_t)hMutex | 1U);
 8007a6c:	69fb      	ldr	r3, [r7, #28]
 8007a6e:	f043 0301 	orr.w	r3, r3, #1
 8007a72:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  return ((osMutexId_t)hMutex);
 8007a74:	69fb      	ldr	r3, [r7, #28]
}
 8007a76:	4618      	mov	r0, r3
 8007a78:	3720      	adds	r7, #32
 8007a7a:	46bd      	mov	sp, r7
 8007a7c:	bd80      	pop	{r7, pc}

08007a7e <osMutexAcquire>:

osStatus_t osMutexAcquire (osMutexId_t mutex_id, uint32_t timeout) {
 8007a7e:	b580      	push	{r7, lr}
 8007a80:	b086      	sub	sp, #24
 8007a82:	af00      	add	r7, sp, #0
 8007a84:	6078      	str	r0, [r7, #4]
 8007a86:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	f023 0301 	bic.w	r3, r3, #1
 8007a8e:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	f003 0301 	and.w	r3, r3, #1
 8007a96:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 8007a98:	2300      	movs	r3, #0
 8007a9a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007a9c:	f3ef 8305 	mrs	r3, IPSR
 8007aa0:	60bb      	str	r3, [r7, #8]
  return(result);
 8007aa2:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 8007aa4:	2b00      	cmp	r3, #0
 8007aa6:	d003      	beq.n	8007ab0 <osMutexAcquire+0x32>
    stat = osErrorISR;
 8007aa8:	f06f 0305 	mvn.w	r3, #5
 8007aac:	617b      	str	r3, [r7, #20]
 8007aae:	e02c      	b.n	8007b0a <osMutexAcquire+0x8c>
  }
  else if (hMutex == NULL) {
 8007ab0:	693b      	ldr	r3, [r7, #16]
 8007ab2:	2b00      	cmp	r3, #0
 8007ab4:	d103      	bne.n	8007abe <osMutexAcquire+0x40>
    stat = osErrorParameter;
 8007ab6:	f06f 0303 	mvn.w	r3, #3
 8007aba:	617b      	str	r3, [r7, #20]
 8007abc:	e025      	b.n	8007b0a <osMutexAcquire+0x8c>
  }
  else {
    if (rmtx != 0U) {
 8007abe:	68fb      	ldr	r3, [r7, #12]
 8007ac0:	2b00      	cmp	r3, #0
 8007ac2:	d011      	beq.n	8007ae8 <osMutexAcquire+0x6a>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreTakeRecursive (hMutex, timeout) != pdPASS) {
 8007ac4:	6839      	ldr	r1, [r7, #0]
 8007ac6:	6938      	ldr	r0, [r7, #16]
 8007ac8:	f000 fd61 	bl	800858e <xQueueTakeMutexRecursive>
 8007acc:	4603      	mov	r3, r0
 8007ace:	2b01      	cmp	r3, #1
 8007ad0:	d01b      	beq.n	8007b0a <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 8007ad2:	683b      	ldr	r3, [r7, #0]
 8007ad4:	2b00      	cmp	r3, #0
 8007ad6:	d003      	beq.n	8007ae0 <osMutexAcquire+0x62>
          stat = osErrorTimeout;
 8007ad8:	f06f 0301 	mvn.w	r3, #1
 8007adc:	617b      	str	r3, [r7, #20]
 8007ade:	e014      	b.n	8007b0a <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 8007ae0:	f06f 0302 	mvn.w	r3, #2
 8007ae4:	617b      	str	r3, [r7, #20]
 8007ae6:	e010      	b.n	8007b0a <osMutexAcquire+0x8c>
        }
      }
      #endif
    }
    else {
      if (xSemaphoreTake (hMutex, timeout) != pdPASS) {
 8007ae8:	6839      	ldr	r1, [r7, #0]
 8007aea:	6938      	ldr	r0, [r7, #16]
 8007aec:	f001 f906 	bl	8008cfc <xQueueSemaphoreTake>
 8007af0:	4603      	mov	r3, r0
 8007af2:	2b01      	cmp	r3, #1
 8007af4:	d009      	beq.n	8007b0a <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 8007af6:	683b      	ldr	r3, [r7, #0]
 8007af8:	2b00      	cmp	r3, #0
 8007afa:	d003      	beq.n	8007b04 <osMutexAcquire+0x86>
          stat = osErrorTimeout;
 8007afc:	f06f 0301 	mvn.w	r3, #1
 8007b00:	617b      	str	r3, [r7, #20]
 8007b02:	e002      	b.n	8007b0a <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 8007b04:	f06f 0302 	mvn.w	r3, #2
 8007b08:	617b      	str	r3, [r7, #20]
        }
      }
    }
  }

  return (stat);
 8007b0a:	697b      	ldr	r3, [r7, #20]
}
 8007b0c:	4618      	mov	r0, r3
 8007b0e:	3718      	adds	r7, #24
 8007b10:	46bd      	mov	sp, r7
 8007b12:	bd80      	pop	{r7, pc}

08007b14 <osMutexRelease>:

osStatus_t osMutexRelease (osMutexId_t mutex_id) {
 8007b14:	b580      	push	{r7, lr}
 8007b16:	b086      	sub	sp, #24
 8007b18:	af00      	add	r7, sp, #0
 8007b1a:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	f023 0301 	bic.w	r3, r3, #1
 8007b22:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	f003 0301 	and.w	r3, r3, #1
 8007b2a:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 8007b2c:	2300      	movs	r3, #0
 8007b2e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007b30:	f3ef 8305 	mrs	r3, IPSR
 8007b34:	60bb      	str	r3, [r7, #8]
  return(result);
 8007b36:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 8007b38:	2b00      	cmp	r3, #0
 8007b3a:	d003      	beq.n	8007b44 <osMutexRelease+0x30>
    stat = osErrorISR;
 8007b3c:	f06f 0305 	mvn.w	r3, #5
 8007b40:	617b      	str	r3, [r7, #20]
 8007b42:	e01f      	b.n	8007b84 <osMutexRelease+0x70>
  }
  else if (hMutex == NULL) {
 8007b44:	693b      	ldr	r3, [r7, #16]
 8007b46:	2b00      	cmp	r3, #0
 8007b48:	d103      	bne.n	8007b52 <osMutexRelease+0x3e>
    stat = osErrorParameter;
 8007b4a:	f06f 0303 	mvn.w	r3, #3
 8007b4e:	617b      	str	r3, [r7, #20]
 8007b50:	e018      	b.n	8007b84 <osMutexRelease+0x70>
  }
  else {
    if (rmtx != 0U) {
 8007b52:	68fb      	ldr	r3, [r7, #12]
 8007b54:	2b00      	cmp	r3, #0
 8007b56:	d009      	beq.n	8007b6c <osMutexRelease+0x58>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreGiveRecursive (hMutex) != pdPASS) {
 8007b58:	6938      	ldr	r0, [r7, #16]
 8007b5a:	f000 fce3 	bl	8008524 <xQueueGiveMutexRecursive>
 8007b5e:	4603      	mov	r3, r0
 8007b60:	2b01      	cmp	r3, #1
 8007b62:	d00f      	beq.n	8007b84 <osMutexRelease+0x70>
        stat = osErrorResource;
 8007b64:	f06f 0302 	mvn.w	r3, #2
 8007b68:	617b      	str	r3, [r7, #20]
 8007b6a:	e00b      	b.n	8007b84 <osMutexRelease+0x70>
      }
      #endif
    }
    else {
      if (xSemaphoreGive (hMutex) != pdPASS) {
 8007b6c:	2300      	movs	r3, #0
 8007b6e:	2200      	movs	r2, #0
 8007b70:	2100      	movs	r1, #0
 8007b72:	6938      	ldr	r0, [r7, #16]
 8007b74:	f000 fdb0 	bl	80086d8 <xQueueGenericSend>
 8007b78:	4603      	mov	r3, r0
 8007b7a:	2b01      	cmp	r3, #1
 8007b7c:	d002      	beq.n	8007b84 <osMutexRelease+0x70>
        stat = osErrorResource;
 8007b7e:	f06f 0302 	mvn.w	r3, #2
 8007b82:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 8007b84:	697b      	ldr	r3, [r7, #20]
}
 8007b86:	4618      	mov	r0, r3
 8007b88:	3718      	adds	r7, #24
 8007b8a:	46bd      	mov	sp, r7
 8007b8c:	bd80      	pop	{r7, pc}

08007b8e <osSemaphoreNew>:
}
#endif /* (configUSE_OS2_MUTEX == 1) */

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 8007b8e:	b580      	push	{r7, lr}
 8007b90:	b08a      	sub	sp, #40	@ 0x28
 8007b92:	af02      	add	r7, sp, #8
 8007b94:	60f8      	str	r0, [r7, #12]
 8007b96:	60b9      	str	r1, [r7, #8]
 8007b98:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 8007b9a:	2300      	movs	r3, #0
 8007b9c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007b9e:	f3ef 8305 	mrs	r3, IPSR
 8007ba2:	613b      	str	r3, [r7, #16]
  return(result);
 8007ba4:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 8007ba6:	2b00      	cmp	r3, #0
 8007ba8:	d175      	bne.n	8007c96 <osSemaphoreNew+0x108>
 8007baa:	68fb      	ldr	r3, [r7, #12]
 8007bac:	2b00      	cmp	r3, #0
 8007bae:	d072      	beq.n	8007c96 <osSemaphoreNew+0x108>
 8007bb0:	68ba      	ldr	r2, [r7, #8]
 8007bb2:	68fb      	ldr	r3, [r7, #12]
 8007bb4:	429a      	cmp	r2, r3
 8007bb6:	d86e      	bhi.n	8007c96 <osSemaphoreNew+0x108>
    mem = -1;
 8007bb8:	f04f 33ff 	mov.w	r3, #4294967295
 8007bbc:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	2b00      	cmp	r3, #0
 8007bc2:	d015      	beq.n	8007bf0 <osSemaphoreNew+0x62>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	689b      	ldr	r3, [r3, #8]
 8007bc8:	2b00      	cmp	r3, #0
 8007bca:	d006      	beq.n	8007bda <osSemaphoreNew+0x4c>
 8007bcc:	687b      	ldr	r3, [r7, #4]
 8007bce:	68db      	ldr	r3, [r3, #12]
 8007bd0:	2b4f      	cmp	r3, #79	@ 0x4f
 8007bd2:	d902      	bls.n	8007bda <osSemaphoreNew+0x4c>
        mem = 1;
 8007bd4:	2301      	movs	r3, #1
 8007bd6:	61bb      	str	r3, [r7, #24]
 8007bd8:	e00c      	b.n	8007bf4 <osSemaphoreNew+0x66>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	689b      	ldr	r3, [r3, #8]
 8007bde:	2b00      	cmp	r3, #0
 8007be0:	d108      	bne.n	8007bf4 <osSemaphoreNew+0x66>
 8007be2:	687b      	ldr	r3, [r7, #4]
 8007be4:	68db      	ldr	r3, [r3, #12]
 8007be6:	2b00      	cmp	r3, #0
 8007be8:	d104      	bne.n	8007bf4 <osSemaphoreNew+0x66>
          mem = 0;
 8007bea:	2300      	movs	r3, #0
 8007bec:	61bb      	str	r3, [r7, #24]
 8007bee:	e001      	b.n	8007bf4 <osSemaphoreNew+0x66>
        }
      }
    }
    else {
      mem = 0;
 8007bf0:	2300      	movs	r3, #0
 8007bf2:	61bb      	str	r3, [r7, #24]
    }

    if (mem != -1) {
 8007bf4:	69bb      	ldr	r3, [r7, #24]
 8007bf6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007bfa:	d04c      	beq.n	8007c96 <osSemaphoreNew+0x108>
      if (max_count == 1U) {
 8007bfc:	68fb      	ldr	r3, [r7, #12]
 8007bfe:	2b01      	cmp	r3, #1
 8007c00:	d128      	bne.n	8007c54 <osSemaphoreNew+0xc6>
        if (mem == 1) {
 8007c02:	69bb      	ldr	r3, [r7, #24]
 8007c04:	2b01      	cmp	r3, #1
 8007c06:	d10a      	bne.n	8007c1e <osSemaphoreNew+0x90>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	689b      	ldr	r3, [r3, #8]
 8007c0c:	2203      	movs	r2, #3
 8007c0e:	9200      	str	r2, [sp, #0]
 8007c10:	2200      	movs	r2, #0
 8007c12:	2100      	movs	r1, #0
 8007c14:	2001      	movs	r0, #1
 8007c16:	f000 fb5d 	bl	80082d4 <xQueueGenericCreateStatic>
 8007c1a:	61f8      	str	r0, [r7, #28]
 8007c1c:	e005      	b.n	8007c2a <osSemaphoreNew+0x9c>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinary();
 8007c1e:	2203      	movs	r2, #3
 8007c20:	2100      	movs	r1, #0
 8007c22:	2001      	movs	r0, #1
 8007c24:	f000 fbd3 	bl	80083ce <xQueueGenericCreate>
 8007c28:	61f8      	str	r0, [r7, #28]
          #endif
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 8007c2a:	69fb      	ldr	r3, [r7, #28]
 8007c2c:	2b00      	cmp	r3, #0
 8007c2e:	d022      	beq.n	8007c76 <osSemaphoreNew+0xe8>
 8007c30:	68bb      	ldr	r3, [r7, #8]
 8007c32:	2b00      	cmp	r3, #0
 8007c34:	d01f      	beq.n	8007c76 <osSemaphoreNew+0xe8>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8007c36:	2300      	movs	r3, #0
 8007c38:	2200      	movs	r2, #0
 8007c3a:	2100      	movs	r1, #0
 8007c3c:	69f8      	ldr	r0, [r7, #28]
 8007c3e:	f000 fd4b 	bl	80086d8 <xQueueGenericSend>
 8007c42:	4603      	mov	r3, r0
 8007c44:	2b01      	cmp	r3, #1
 8007c46:	d016      	beq.n	8007c76 <osSemaphoreNew+0xe8>
            vSemaphoreDelete (hSemaphore);
 8007c48:	69f8      	ldr	r0, [r7, #28]
 8007c4a:	f001 f9e9 	bl	8009020 <vQueueDelete>
            hSemaphore = NULL;
 8007c4e:	2300      	movs	r3, #0
 8007c50:	61fb      	str	r3, [r7, #28]
 8007c52:	e010      	b.n	8007c76 <osSemaphoreNew+0xe8>
          }
        }
      }
      else {
        if (mem == 1) {
 8007c54:	69bb      	ldr	r3, [r7, #24]
 8007c56:	2b01      	cmp	r3, #1
 8007c58:	d108      	bne.n	8007c6c <osSemaphoreNew+0xde>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	689b      	ldr	r3, [r3, #8]
 8007c5e:	461a      	mov	r2, r3
 8007c60:	68b9      	ldr	r1, [r7, #8]
 8007c62:	68f8      	ldr	r0, [r7, #12]
 8007c64:	f000 fcca 	bl	80085fc <xQueueCreateCountingSemaphoreStatic>
 8007c68:	61f8      	str	r0, [r7, #28]
 8007c6a:	e004      	b.n	8007c76 <osSemaphoreNew+0xe8>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 8007c6c:	68b9      	ldr	r1, [r7, #8]
 8007c6e:	68f8      	ldr	r0, [r7, #12]
 8007c70:	f000 fcfd 	bl	800866e <xQueueCreateCountingSemaphore>
 8007c74:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 8007c76:	69fb      	ldr	r3, [r7, #28]
 8007c78:	2b00      	cmp	r3, #0
 8007c7a:	d00c      	beq.n	8007c96 <osSemaphoreNew+0x108>
        if (attr != NULL) {
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	2b00      	cmp	r3, #0
 8007c80:	d003      	beq.n	8007c8a <osSemaphoreNew+0xfc>
          name = attr->name;
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	681b      	ldr	r3, [r3, #0]
 8007c86:	617b      	str	r3, [r7, #20]
 8007c88:	e001      	b.n	8007c8e <osSemaphoreNew+0x100>
        } else {
          name = NULL;
 8007c8a:	2300      	movs	r3, #0
 8007c8c:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hSemaphore, name);
 8007c8e:	6979      	ldr	r1, [r7, #20]
 8007c90:	69f8      	ldr	r0, [r7, #28]
 8007c92:	f001 fb11 	bl	80092b8 <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 8007c96:	69fb      	ldr	r3, [r7, #28]
}
 8007c98:	4618      	mov	r0, r3
 8007c9a:	3720      	adds	r7, #32
 8007c9c:	46bd      	mov	sp, r7
 8007c9e:	bd80      	pop	{r7, pc}

08007ca0 <osSemaphoreAcquire>:

osStatus_t osSemaphoreAcquire (osSemaphoreId_t semaphore_id, uint32_t timeout) {
 8007ca0:	b580      	push	{r7, lr}
 8007ca2:	b086      	sub	sp, #24
 8007ca4:	af00      	add	r7, sp, #0
 8007ca6:	6078      	str	r0, [r7, #4]
 8007ca8:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 8007caa:	687b      	ldr	r3, [r7, #4]
 8007cac:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 8007cae:	2300      	movs	r3, #0
 8007cb0:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 8007cb2:	693b      	ldr	r3, [r7, #16]
 8007cb4:	2b00      	cmp	r3, #0
 8007cb6:	d103      	bne.n	8007cc0 <osSemaphoreAcquire+0x20>
    stat = osErrorParameter;
 8007cb8:	f06f 0303 	mvn.w	r3, #3
 8007cbc:	617b      	str	r3, [r7, #20]
 8007cbe:	e039      	b.n	8007d34 <osSemaphoreAcquire+0x94>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007cc0:	f3ef 8305 	mrs	r3, IPSR
 8007cc4:	60fb      	str	r3, [r7, #12]
  return(result);
 8007cc6:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 8007cc8:	2b00      	cmp	r3, #0
 8007cca:	d022      	beq.n	8007d12 <osSemaphoreAcquire+0x72>
    if (timeout != 0U) {
 8007ccc:	683b      	ldr	r3, [r7, #0]
 8007cce:	2b00      	cmp	r3, #0
 8007cd0:	d003      	beq.n	8007cda <osSemaphoreAcquire+0x3a>
      stat = osErrorParameter;
 8007cd2:	f06f 0303 	mvn.w	r3, #3
 8007cd6:	617b      	str	r3, [r7, #20]
 8007cd8:	e02c      	b.n	8007d34 <osSemaphoreAcquire+0x94>
    }
    else {
      yield = pdFALSE;
 8007cda:	2300      	movs	r3, #0
 8007cdc:	60bb      	str	r3, [r7, #8]

      if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 8007cde:	f107 0308 	add.w	r3, r7, #8
 8007ce2:	461a      	mov	r2, r3
 8007ce4:	2100      	movs	r1, #0
 8007ce6:	6938      	ldr	r0, [r7, #16]
 8007ce8:	f001 f918 	bl	8008f1c <xQueueReceiveFromISR>
 8007cec:	4603      	mov	r3, r0
 8007cee:	2b01      	cmp	r3, #1
 8007cf0:	d003      	beq.n	8007cfa <osSemaphoreAcquire+0x5a>
        stat = osErrorResource;
 8007cf2:	f06f 0302 	mvn.w	r3, #2
 8007cf6:	617b      	str	r3, [r7, #20]
 8007cf8:	e01c      	b.n	8007d34 <osSemaphoreAcquire+0x94>
      } else {
        portYIELD_FROM_ISR (yield);
 8007cfa:	68bb      	ldr	r3, [r7, #8]
 8007cfc:	2b00      	cmp	r3, #0
 8007cfe:	d019      	beq.n	8007d34 <osSemaphoreAcquire+0x94>
 8007d00:	4b0f      	ldr	r3, [pc, #60]	@ (8007d40 <osSemaphoreAcquire+0xa0>)
 8007d02:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007d06:	601a      	str	r2, [r3, #0]
 8007d08:	f3bf 8f4f 	dsb	sy
 8007d0c:	f3bf 8f6f 	isb	sy
 8007d10:	e010      	b.n	8007d34 <osSemaphoreAcquire+0x94>
      }
    }
  }
  else {
    if (xSemaphoreTake (hSemaphore, (TickType_t)timeout) != pdPASS) {
 8007d12:	6839      	ldr	r1, [r7, #0]
 8007d14:	6938      	ldr	r0, [r7, #16]
 8007d16:	f000 fff1 	bl	8008cfc <xQueueSemaphoreTake>
 8007d1a:	4603      	mov	r3, r0
 8007d1c:	2b01      	cmp	r3, #1
 8007d1e:	d009      	beq.n	8007d34 <osSemaphoreAcquire+0x94>
      if (timeout != 0U) {
 8007d20:	683b      	ldr	r3, [r7, #0]
 8007d22:	2b00      	cmp	r3, #0
 8007d24:	d003      	beq.n	8007d2e <osSemaphoreAcquire+0x8e>
        stat = osErrorTimeout;
 8007d26:	f06f 0301 	mvn.w	r3, #1
 8007d2a:	617b      	str	r3, [r7, #20]
 8007d2c:	e002      	b.n	8007d34 <osSemaphoreAcquire+0x94>
      } else {
        stat = osErrorResource;
 8007d2e:	f06f 0302 	mvn.w	r3, #2
 8007d32:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 8007d34:	697b      	ldr	r3, [r7, #20]
}
 8007d36:	4618      	mov	r0, r3
 8007d38:	3718      	adds	r7, #24
 8007d3a:	46bd      	mov	sp, r7
 8007d3c:	bd80      	pop	{r7, pc}
 8007d3e:	bf00      	nop
 8007d40:	e000ed04 	.word	0xe000ed04

08007d44 <osSemaphoreRelease>:

osStatus_t osSemaphoreRelease (osSemaphoreId_t semaphore_id) {
 8007d44:	b580      	push	{r7, lr}
 8007d46:	b086      	sub	sp, #24
 8007d48:	af00      	add	r7, sp, #0
 8007d4a:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 8007d4c:	687b      	ldr	r3, [r7, #4]
 8007d4e:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 8007d50:	2300      	movs	r3, #0
 8007d52:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 8007d54:	693b      	ldr	r3, [r7, #16]
 8007d56:	2b00      	cmp	r3, #0
 8007d58:	d103      	bne.n	8007d62 <osSemaphoreRelease+0x1e>
    stat = osErrorParameter;
 8007d5a:	f06f 0303 	mvn.w	r3, #3
 8007d5e:	617b      	str	r3, [r7, #20]
 8007d60:	e02c      	b.n	8007dbc <osSemaphoreRelease+0x78>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007d62:	f3ef 8305 	mrs	r3, IPSR
 8007d66:	60fb      	str	r3, [r7, #12]
  return(result);
 8007d68:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 8007d6a:	2b00      	cmp	r3, #0
 8007d6c:	d01a      	beq.n	8007da4 <osSemaphoreRelease+0x60>
    yield = pdFALSE;
 8007d6e:	2300      	movs	r3, #0
 8007d70:	60bb      	str	r3, [r7, #8]

    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 8007d72:	f107 0308 	add.w	r3, r7, #8
 8007d76:	4619      	mov	r1, r3
 8007d78:	6938      	ldr	r0, [r7, #16]
 8007d7a:	f000 fe4d 	bl	8008a18 <xQueueGiveFromISR>
 8007d7e:	4603      	mov	r3, r0
 8007d80:	2b01      	cmp	r3, #1
 8007d82:	d003      	beq.n	8007d8c <osSemaphoreRelease+0x48>
      stat = osErrorResource;
 8007d84:	f06f 0302 	mvn.w	r3, #2
 8007d88:	617b      	str	r3, [r7, #20]
 8007d8a:	e017      	b.n	8007dbc <osSemaphoreRelease+0x78>
    } else {
      portYIELD_FROM_ISR (yield);
 8007d8c:	68bb      	ldr	r3, [r7, #8]
 8007d8e:	2b00      	cmp	r3, #0
 8007d90:	d014      	beq.n	8007dbc <osSemaphoreRelease+0x78>
 8007d92:	4b0d      	ldr	r3, [pc, #52]	@ (8007dc8 <osSemaphoreRelease+0x84>)
 8007d94:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007d98:	601a      	str	r2, [r3, #0]
 8007d9a:	f3bf 8f4f 	dsb	sy
 8007d9e:	f3bf 8f6f 	isb	sy
 8007da2:	e00b      	b.n	8007dbc <osSemaphoreRelease+0x78>
    }
  }
  else {
    if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8007da4:	2300      	movs	r3, #0
 8007da6:	2200      	movs	r2, #0
 8007da8:	2100      	movs	r1, #0
 8007daa:	6938      	ldr	r0, [r7, #16]
 8007dac:	f000 fc94 	bl	80086d8 <xQueueGenericSend>
 8007db0:	4603      	mov	r3, r0
 8007db2:	2b01      	cmp	r3, #1
 8007db4:	d002      	beq.n	8007dbc <osSemaphoreRelease+0x78>
      stat = osErrorResource;
 8007db6:	f06f 0302 	mvn.w	r3, #2
 8007dba:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 8007dbc:	697b      	ldr	r3, [r7, #20]
}
 8007dbe:	4618      	mov	r0, r3
 8007dc0:	3718      	adds	r7, #24
 8007dc2:	46bd      	mov	sp, r7
 8007dc4:	bd80      	pop	{r7, pc}
 8007dc6:	bf00      	nop
 8007dc8:	e000ed04 	.word	0xe000ed04

08007dcc <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 8007dcc:	b580      	push	{r7, lr}
 8007dce:	b08a      	sub	sp, #40	@ 0x28
 8007dd0:	af02      	add	r7, sp, #8
 8007dd2:	60f8      	str	r0, [r7, #12]
 8007dd4:	60b9      	str	r1, [r7, #8]
 8007dd6:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 8007dd8:	2300      	movs	r3, #0
 8007dda:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007ddc:	f3ef 8305 	mrs	r3, IPSR
 8007de0:	613b      	str	r3, [r7, #16]
  return(result);
 8007de2:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 8007de4:	2b00      	cmp	r3, #0
 8007de6:	d15f      	bne.n	8007ea8 <osMessageQueueNew+0xdc>
 8007de8:	68fb      	ldr	r3, [r7, #12]
 8007dea:	2b00      	cmp	r3, #0
 8007dec:	d05c      	beq.n	8007ea8 <osMessageQueueNew+0xdc>
 8007dee:	68bb      	ldr	r3, [r7, #8]
 8007df0:	2b00      	cmp	r3, #0
 8007df2:	d059      	beq.n	8007ea8 <osMessageQueueNew+0xdc>
    mem = -1;
 8007df4:	f04f 33ff 	mov.w	r3, #4294967295
 8007df8:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8007dfa:	687b      	ldr	r3, [r7, #4]
 8007dfc:	2b00      	cmp	r3, #0
 8007dfe:	d029      	beq.n	8007e54 <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	689b      	ldr	r3, [r3, #8]
 8007e04:	2b00      	cmp	r3, #0
 8007e06:	d012      	beq.n	8007e2e <osMessageQueueNew+0x62>
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	68db      	ldr	r3, [r3, #12]
 8007e0c:	2b4f      	cmp	r3, #79	@ 0x4f
 8007e0e:	d90e      	bls.n	8007e2e <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8007e14:	2b00      	cmp	r3, #0
 8007e16:	d00a      	beq.n	8007e2e <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	695a      	ldr	r2, [r3, #20]
 8007e1c:	68fb      	ldr	r3, [r7, #12]
 8007e1e:	68b9      	ldr	r1, [r7, #8]
 8007e20:	fb01 f303 	mul.w	r3, r1, r3
 8007e24:	429a      	cmp	r2, r3
 8007e26:	d302      	bcc.n	8007e2e <osMessageQueueNew+0x62>
        mem = 1;
 8007e28:	2301      	movs	r3, #1
 8007e2a:	61bb      	str	r3, [r7, #24]
 8007e2c:	e014      	b.n	8007e58 <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8007e2e:	687b      	ldr	r3, [r7, #4]
 8007e30:	689b      	ldr	r3, [r3, #8]
 8007e32:	2b00      	cmp	r3, #0
 8007e34:	d110      	bne.n	8007e58 <osMessageQueueNew+0x8c>
 8007e36:	687b      	ldr	r3, [r7, #4]
 8007e38:	68db      	ldr	r3, [r3, #12]
 8007e3a:	2b00      	cmp	r3, #0
 8007e3c:	d10c      	bne.n	8007e58 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8007e42:	2b00      	cmp	r3, #0
 8007e44:	d108      	bne.n	8007e58 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8007e46:	687b      	ldr	r3, [r7, #4]
 8007e48:	695b      	ldr	r3, [r3, #20]
 8007e4a:	2b00      	cmp	r3, #0
 8007e4c:	d104      	bne.n	8007e58 <osMessageQueueNew+0x8c>
          mem = 0;
 8007e4e:	2300      	movs	r3, #0
 8007e50:	61bb      	str	r3, [r7, #24]
 8007e52:	e001      	b.n	8007e58 <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 8007e54:	2300      	movs	r3, #0
 8007e56:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8007e58:	69bb      	ldr	r3, [r7, #24]
 8007e5a:	2b01      	cmp	r3, #1
 8007e5c:	d10b      	bne.n	8007e76 <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 8007e5e:	687b      	ldr	r3, [r7, #4]
 8007e60:	691a      	ldr	r2, [r3, #16]
 8007e62:	687b      	ldr	r3, [r7, #4]
 8007e64:	689b      	ldr	r3, [r3, #8]
 8007e66:	2100      	movs	r1, #0
 8007e68:	9100      	str	r1, [sp, #0]
 8007e6a:	68b9      	ldr	r1, [r7, #8]
 8007e6c:	68f8      	ldr	r0, [r7, #12]
 8007e6e:	f000 fa31 	bl	80082d4 <xQueueGenericCreateStatic>
 8007e72:	61f8      	str	r0, [r7, #28]
 8007e74:	e008      	b.n	8007e88 <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 8007e76:	69bb      	ldr	r3, [r7, #24]
 8007e78:	2b00      	cmp	r3, #0
 8007e7a:	d105      	bne.n	8007e88 <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 8007e7c:	2200      	movs	r2, #0
 8007e7e:	68b9      	ldr	r1, [r7, #8]
 8007e80:	68f8      	ldr	r0, [r7, #12]
 8007e82:	f000 faa4 	bl	80083ce <xQueueGenericCreate>
 8007e86:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 8007e88:	69fb      	ldr	r3, [r7, #28]
 8007e8a:	2b00      	cmp	r3, #0
 8007e8c:	d00c      	beq.n	8007ea8 <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 8007e8e:	687b      	ldr	r3, [r7, #4]
 8007e90:	2b00      	cmp	r3, #0
 8007e92:	d003      	beq.n	8007e9c <osMessageQueueNew+0xd0>
        name = attr->name;
 8007e94:	687b      	ldr	r3, [r7, #4]
 8007e96:	681b      	ldr	r3, [r3, #0]
 8007e98:	617b      	str	r3, [r7, #20]
 8007e9a:	e001      	b.n	8007ea0 <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 8007e9c:	2300      	movs	r3, #0
 8007e9e:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 8007ea0:	6979      	ldr	r1, [r7, #20]
 8007ea2:	69f8      	ldr	r0, [r7, #28]
 8007ea4:	f001 fa08 	bl	80092b8 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 8007ea8:	69fb      	ldr	r3, [r7, #28]
}
 8007eaa:	4618      	mov	r0, r3
 8007eac:	3720      	adds	r7, #32
 8007eae:	46bd      	mov	sp, r7
 8007eb0:	bd80      	pop	{r7, pc}
	...

08007eb4 <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 8007eb4:	b580      	push	{r7, lr}
 8007eb6:	b088      	sub	sp, #32
 8007eb8:	af00      	add	r7, sp, #0
 8007eba:	60f8      	str	r0, [r7, #12]
 8007ebc:	60b9      	str	r1, [r7, #8]
 8007ebe:	603b      	str	r3, [r7, #0]
 8007ec0:	4613      	mov	r3, r2
 8007ec2:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8007ec4:	68fb      	ldr	r3, [r7, #12]
 8007ec6:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8007ec8:	2300      	movs	r3, #0
 8007eca:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007ecc:	f3ef 8305 	mrs	r3, IPSR
 8007ed0:	617b      	str	r3, [r7, #20]
  return(result);
 8007ed2:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 8007ed4:	2b00      	cmp	r3, #0
 8007ed6:	d028      	beq.n	8007f2a <osMessageQueuePut+0x76>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8007ed8:	69bb      	ldr	r3, [r7, #24]
 8007eda:	2b00      	cmp	r3, #0
 8007edc:	d005      	beq.n	8007eea <osMessageQueuePut+0x36>
 8007ede:	68bb      	ldr	r3, [r7, #8]
 8007ee0:	2b00      	cmp	r3, #0
 8007ee2:	d002      	beq.n	8007eea <osMessageQueuePut+0x36>
 8007ee4:	683b      	ldr	r3, [r7, #0]
 8007ee6:	2b00      	cmp	r3, #0
 8007ee8:	d003      	beq.n	8007ef2 <osMessageQueuePut+0x3e>
      stat = osErrorParameter;
 8007eea:	f06f 0303 	mvn.w	r3, #3
 8007eee:	61fb      	str	r3, [r7, #28]
 8007ef0:	e038      	b.n	8007f64 <osMessageQueuePut+0xb0>
    }
    else {
      yield = pdFALSE;
 8007ef2:	2300      	movs	r3, #0
 8007ef4:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 8007ef6:	f107 0210 	add.w	r2, r7, #16
 8007efa:	2300      	movs	r3, #0
 8007efc:	68b9      	ldr	r1, [r7, #8]
 8007efe:	69b8      	ldr	r0, [r7, #24]
 8007f00:	f000 fcec 	bl	80088dc <xQueueGenericSendFromISR>
 8007f04:	4603      	mov	r3, r0
 8007f06:	2b01      	cmp	r3, #1
 8007f08:	d003      	beq.n	8007f12 <osMessageQueuePut+0x5e>
        stat = osErrorResource;
 8007f0a:	f06f 0302 	mvn.w	r3, #2
 8007f0e:	61fb      	str	r3, [r7, #28]
 8007f10:	e028      	b.n	8007f64 <osMessageQueuePut+0xb0>
      } else {
        portYIELD_FROM_ISR (yield);
 8007f12:	693b      	ldr	r3, [r7, #16]
 8007f14:	2b00      	cmp	r3, #0
 8007f16:	d025      	beq.n	8007f64 <osMessageQueuePut+0xb0>
 8007f18:	4b15      	ldr	r3, [pc, #84]	@ (8007f70 <osMessageQueuePut+0xbc>)
 8007f1a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007f1e:	601a      	str	r2, [r3, #0]
 8007f20:	f3bf 8f4f 	dsb	sy
 8007f24:	f3bf 8f6f 	isb	sy
 8007f28:	e01c      	b.n	8007f64 <osMessageQueuePut+0xb0>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8007f2a:	69bb      	ldr	r3, [r7, #24]
 8007f2c:	2b00      	cmp	r3, #0
 8007f2e:	d002      	beq.n	8007f36 <osMessageQueuePut+0x82>
 8007f30:	68bb      	ldr	r3, [r7, #8]
 8007f32:	2b00      	cmp	r3, #0
 8007f34:	d103      	bne.n	8007f3e <osMessageQueuePut+0x8a>
      stat = osErrorParameter;
 8007f36:	f06f 0303 	mvn.w	r3, #3
 8007f3a:	61fb      	str	r3, [r7, #28]
 8007f3c:	e012      	b.n	8007f64 <osMessageQueuePut+0xb0>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8007f3e:	2300      	movs	r3, #0
 8007f40:	683a      	ldr	r2, [r7, #0]
 8007f42:	68b9      	ldr	r1, [r7, #8]
 8007f44:	69b8      	ldr	r0, [r7, #24]
 8007f46:	f000 fbc7 	bl	80086d8 <xQueueGenericSend>
 8007f4a:	4603      	mov	r3, r0
 8007f4c:	2b01      	cmp	r3, #1
 8007f4e:	d009      	beq.n	8007f64 <osMessageQueuePut+0xb0>
        if (timeout != 0U) {
 8007f50:	683b      	ldr	r3, [r7, #0]
 8007f52:	2b00      	cmp	r3, #0
 8007f54:	d003      	beq.n	8007f5e <osMessageQueuePut+0xaa>
          stat = osErrorTimeout;
 8007f56:	f06f 0301 	mvn.w	r3, #1
 8007f5a:	61fb      	str	r3, [r7, #28]
 8007f5c:	e002      	b.n	8007f64 <osMessageQueuePut+0xb0>
        } else {
          stat = osErrorResource;
 8007f5e:	f06f 0302 	mvn.w	r3, #2
 8007f62:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8007f64:	69fb      	ldr	r3, [r7, #28]
}
 8007f66:	4618      	mov	r0, r3
 8007f68:	3720      	adds	r7, #32
 8007f6a:	46bd      	mov	sp, r7
 8007f6c:	bd80      	pop	{r7, pc}
 8007f6e:	bf00      	nop
 8007f70:	e000ed04 	.word	0xe000ed04

08007f74 <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 8007f74:	b580      	push	{r7, lr}
 8007f76:	b088      	sub	sp, #32
 8007f78:	af00      	add	r7, sp, #0
 8007f7a:	60f8      	str	r0, [r7, #12]
 8007f7c:	60b9      	str	r1, [r7, #8]
 8007f7e:	607a      	str	r2, [r7, #4]
 8007f80:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8007f82:	68fb      	ldr	r3, [r7, #12]
 8007f84:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8007f86:	2300      	movs	r3, #0
 8007f88:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007f8a:	f3ef 8305 	mrs	r3, IPSR
 8007f8e:	617b      	str	r3, [r7, #20]
  return(result);
 8007f90:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 8007f92:	2b00      	cmp	r3, #0
 8007f94:	d028      	beq.n	8007fe8 <osMessageQueueGet+0x74>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8007f96:	69bb      	ldr	r3, [r7, #24]
 8007f98:	2b00      	cmp	r3, #0
 8007f9a:	d005      	beq.n	8007fa8 <osMessageQueueGet+0x34>
 8007f9c:	68bb      	ldr	r3, [r7, #8]
 8007f9e:	2b00      	cmp	r3, #0
 8007fa0:	d002      	beq.n	8007fa8 <osMessageQueueGet+0x34>
 8007fa2:	683b      	ldr	r3, [r7, #0]
 8007fa4:	2b00      	cmp	r3, #0
 8007fa6:	d003      	beq.n	8007fb0 <osMessageQueueGet+0x3c>
      stat = osErrorParameter;
 8007fa8:	f06f 0303 	mvn.w	r3, #3
 8007fac:	61fb      	str	r3, [r7, #28]
 8007fae:	e037      	b.n	8008020 <osMessageQueueGet+0xac>
    }
    else {
      yield = pdFALSE;
 8007fb0:	2300      	movs	r3, #0
 8007fb2:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 8007fb4:	f107 0310 	add.w	r3, r7, #16
 8007fb8:	461a      	mov	r2, r3
 8007fba:	68b9      	ldr	r1, [r7, #8]
 8007fbc:	69b8      	ldr	r0, [r7, #24]
 8007fbe:	f000 ffad 	bl	8008f1c <xQueueReceiveFromISR>
 8007fc2:	4603      	mov	r3, r0
 8007fc4:	2b01      	cmp	r3, #1
 8007fc6:	d003      	beq.n	8007fd0 <osMessageQueueGet+0x5c>
        stat = osErrorResource;
 8007fc8:	f06f 0302 	mvn.w	r3, #2
 8007fcc:	61fb      	str	r3, [r7, #28]
 8007fce:	e027      	b.n	8008020 <osMessageQueueGet+0xac>
      } else {
        portYIELD_FROM_ISR (yield);
 8007fd0:	693b      	ldr	r3, [r7, #16]
 8007fd2:	2b00      	cmp	r3, #0
 8007fd4:	d024      	beq.n	8008020 <osMessageQueueGet+0xac>
 8007fd6:	4b15      	ldr	r3, [pc, #84]	@ (800802c <osMessageQueueGet+0xb8>)
 8007fd8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007fdc:	601a      	str	r2, [r3, #0]
 8007fde:	f3bf 8f4f 	dsb	sy
 8007fe2:	f3bf 8f6f 	isb	sy
 8007fe6:	e01b      	b.n	8008020 <osMessageQueueGet+0xac>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8007fe8:	69bb      	ldr	r3, [r7, #24]
 8007fea:	2b00      	cmp	r3, #0
 8007fec:	d002      	beq.n	8007ff4 <osMessageQueueGet+0x80>
 8007fee:	68bb      	ldr	r3, [r7, #8]
 8007ff0:	2b00      	cmp	r3, #0
 8007ff2:	d103      	bne.n	8007ffc <osMessageQueueGet+0x88>
      stat = osErrorParameter;
 8007ff4:	f06f 0303 	mvn.w	r3, #3
 8007ff8:	61fb      	str	r3, [r7, #28]
 8007ffa:	e011      	b.n	8008020 <osMessageQueueGet+0xac>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8007ffc:	683a      	ldr	r2, [r7, #0]
 8007ffe:	68b9      	ldr	r1, [r7, #8]
 8008000:	69b8      	ldr	r0, [r7, #24]
 8008002:	f000 fd99 	bl	8008b38 <xQueueReceive>
 8008006:	4603      	mov	r3, r0
 8008008:	2b01      	cmp	r3, #1
 800800a:	d009      	beq.n	8008020 <osMessageQueueGet+0xac>
        if (timeout != 0U) {
 800800c:	683b      	ldr	r3, [r7, #0]
 800800e:	2b00      	cmp	r3, #0
 8008010:	d003      	beq.n	800801a <osMessageQueueGet+0xa6>
          stat = osErrorTimeout;
 8008012:	f06f 0301 	mvn.w	r3, #1
 8008016:	61fb      	str	r3, [r7, #28]
 8008018:	e002      	b.n	8008020 <osMessageQueueGet+0xac>
        } else {
          stat = osErrorResource;
 800801a:	f06f 0302 	mvn.w	r3, #2
 800801e:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8008020:	69fb      	ldr	r3, [r7, #28]
}
 8008022:	4618      	mov	r0, r3
 8008024:	3720      	adds	r7, #32
 8008026:	46bd      	mov	sp, r7
 8008028:	bd80      	pop	{r7, pc}
 800802a:	bf00      	nop
 800802c:	e000ed04 	.word	0xe000ed04

08008030 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8008030:	b480      	push	{r7}
 8008032:	b085      	sub	sp, #20
 8008034:	af00      	add	r7, sp, #0
 8008036:	60f8      	str	r0, [r7, #12]
 8008038:	60b9      	str	r1, [r7, #8]
 800803a:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800803c:	68fb      	ldr	r3, [r7, #12]
 800803e:	4a07      	ldr	r2, [pc, #28]	@ (800805c <vApplicationGetIdleTaskMemory+0x2c>)
 8008040:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8008042:	68bb      	ldr	r3, [r7, #8]
 8008044:	4a06      	ldr	r2, [pc, #24]	@ (8008060 <vApplicationGetIdleTaskMemory+0x30>)
 8008046:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8008048:	687b      	ldr	r3, [r7, #4]
 800804a:	2280      	movs	r2, #128	@ 0x80
 800804c:	601a      	str	r2, [r3, #0]
}
 800804e:	bf00      	nop
 8008050:	3714      	adds	r7, #20
 8008052:	46bd      	mov	sp, r7
 8008054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008058:	4770      	bx	lr
 800805a:	bf00      	nop
 800805c:	2400039c 	.word	0x2400039c
 8008060:	240003f8 	.word	0x240003f8

08008064 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8008064:	b480      	push	{r7}
 8008066:	b085      	sub	sp, #20
 8008068:	af00      	add	r7, sp, #0
 800806a:	60f8      	str	r0, [r7, #12]
 800806c:	60b9      	str	r1, [r7, #8]
 800806e:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8008070:	68fb      	ldr	r3, [r7, #12]
 8008072:	4a07      	ldr	r2, [pc, #28]	@ (8008090 <vApplicationGetTimerTaskMemory+0x2c>)
 8008074:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8008076:	68bb      	ldr	r3, [r7, #8]
 8008078:	4a06      	ldr	r2, [pc, #24]	@ (8008094 <vApplicationGetTimerTaskMemory+0x30>)
 800807a:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800807c:	687b      	ldr	r3, [r7, #4]
 800807e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8008082:	601a      	str	r2, [r3, #0]
}
 8008084:	bf00      	nop
 8008086:	3714      	adds	r7, #20
 8008088:	46bd      	mov	sp, r7
 800808a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800808e:	4770      	bx	lr
 8008090:	240005f8 	.word	0x240005f8
 8008094:	24000654 	.word	0x24000654

08008098 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8008098:	b480      	push	{r7}
 800809a:	b083      	sub	sp, #12
 800809c:	af00      	add	r7, sp, #0
 800809e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80080a0:	687b      	ldr	r3, [r7, #4]
 80080a2:	f103 0208 	add.w	r2, r3, #8
 80080a6:	687b      	ldr	r3, [r7, #4]
 80080a8:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80080aa:	687b      	ldr	r3, [r7, #4]
 80080ac:	f04f 32ff 	mov.w	r2, #4294967295
 80080b0:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80080b2:	687b      	ldr	r3, [r7, #4]
 80080b4:	f103 0208 	add.w	r2, r3, #8
 80080b8:	687b      	ldr	r3, [r7, #4]
 80080ba:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80080bc:	687b      	ldr	r3, [r7, #4]
 80080be:	f103 0208 	add.w	r2, r3, #8
 80080c2:	687b      	ldr	r3, [r7, #4]
 80080c4:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80080c6:	687b      	ldr	r3, [r7, #4]
 80080c8:	2200      	movs	r2, #0
 80080ca:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80080cc:	bf00      	nop
 80080ce:	370c      	adds	r7, #12
 80080d0:	46bd      	mov	sp, r7
 80080d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080d6:	4770      	bx	lr

080080d8 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80080d8:	b480      	push	{r7}
 80080da:	b083      	sub	sp, #12
 80080dc:	af00      	add	r7, sp, #0
 80080de:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80080e0:	687b      	ldr	r3, [r7, #4]
 80080e2:	2200      	movs	r2, #0
 80080e4:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80080e6:	bf00      	nop
 80080e8:	370c      	adds	r7, #12
 80080ea:	46bd      	mov	sp, r7
 80080ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080f0:	4770      	bx	lr

080080f2 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80080f2:	b480      	push	{r7}
 80080f4:	b085      	sub	sp, #20
 80080f6:	af00      	add	r7, sp, #0
 80080f8:	6078      	str	r0, [r7, #4]
 80080fa:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	685b      	ldr	r3, [r3, #4]
 8008100:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8008102:	683b      	ldr	r3, [r7, #0]
 8008104:	68fa      	ldr	r2, [r7, #12]
 8008106:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8008108:	68fb      	ldr	r3, [r7, #12]
 800810a:	689a      	ldr	r2, [r3, #8]
 800810c:	683b      	ldr	r3, [r7, #0]
 800810e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8008110:	68fb      	ldr	r3, [r7, #12]
 8008112:	689b      	ldr	r3, [r3, #8]
 8008114:	683a      	ldr	r2, [r7, #0]
 8008116:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8008118:	68fb      	ldr	r3, [r7, #12]
 800811a:	683a      	ldr	r2, [r7, #0]
 800811c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800811e:	683b      	ldr	r3, [r7, #0]
 8008120:	687a      	ldr	r2, [r7, #4]
 8008122:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8008124:	687b      	ldr	r3, [r7, #4]
 8008126:	681b      	ldr	r3, [r3, #0]
 8008128:	1c5a      	adds	r2, r3, #1
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	601a      	str	r2, [r3, #0]
}
 800812e:	bf00      	nop
 8008130:	3714      	adds	r7, #20
 8008132:	46bd      	mov	sp, r7
 8008134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008138:	4770      	bx	lr

0800813a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800813a:	b480      	push	{r7}
 800813c:	b085      	sub	sp, #20
 800813e:	af00      	add	r7, sp, #0
 8008140:	6078      	str	r0, [r7, #4]
 8008142:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8008144:	683b      	ldr	r3, [r7, #0]
 8008146:	681b      	ldr	r3, [r3, #0]
 8008148:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800814a:	68bb      	ldr	r3, [r7, #8]
 800814c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008150:	d103      	bne.n	800815a <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8008152:	687b      	ldr	r3, [r7, #4]
 8008154:	691b      	ldr	r3, [r3, #16]
 8008156:	60fb      	str	r3, [r7, #12]
 8008158:	e00c      	b.n	8008174 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800815a:	687b      	ldr	r3, [r7, #4]
 800815c:	3308      	adds	r3, #8
 800815e:	60fb      	str	r3, [r7, #12]
 8008160:	e002      	b.n	8008168 <vListInsert+0x2e>
 8008162:	68fb      	ldr	r3, [r7, #12]
 8008164:	685b      	ldr	r3, [r3, #4]
 8008166:	60fb      	str	r3, [r7, #12]
 8008168:	68fb      	ldr	r3, [r7, #12]
 800816a:	685b      	ldr	r3, [r3, #4]
 800816c:	681b      	ldr	r3, [r3, #0]
 800816e:	68ba      	ldr	r2, [r7, #8]
 8008170:	429a      	cmp	r2, r3
 8008172:	d2f6      	bcs.n	8008162 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8008174:	68fb      	ldr	r3, [r7, #12]
 8008176:	685a      	ldr	r2, [r3, #4]
 8008178:	683b      	ldr	r3, [r7, #0]
 800817a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800817c:	683b      	ldr	r3, [r7, #0]
 800817e:	685b      	ldr	r3, [r3, #4]
 8008180:	683a      	ldr	r2, [r7, #0]
 8008182:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8008184:	683b      	ldr	r3, [r7, #0]
 8008186:	68fa      	ldr	r2, [r7, #12]
 8008188:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800818a:	68fb      	ldr	r3, [r7, #12]
 800818c:	683a      	ldr	r2, [r7, #0]
 800818e:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8008190:	683b      	ldr	r3, [r7, #0]
 8008192:	687a      	ldr	r2, [r7, #4]
 8008194:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8008196:	687b      	ldr	r3, [r7, #4]
 8008198:	681b      	ldr	r3, [r3, #0]
 800819a:	1c5a      	adds	r2, r3, #1
 800819c:	687b      	ldr	r3, [r7, #4]
 800819e:	601a      	str	r2, [r3, #0]
}
 80081a0:	bf00      	nop
 80081a2:	3714      	adds	r7, #20
 80081a4:	46bd      	mov	sp, r7
 80081a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081aa:	4770      	bx	lr

080081ac <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80081ac:	b480      	push	{r7}
 80081ae:	b085      	sub	sp, #20
 80081b0:	af00      	add	r7, sp, #0
 80081b2:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80081b4:	687b      	ldr	r3, [r7, #4]
 80081b6:	691b      	ldr	r3, [r3, #16]
 80081b8:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80081ba:	687b      	ldr	r3, [r7, #4]
 80081bc:	685b      	ldr	r3, [r3, #4]
 80081be:	687a      	ldr	r2, [r7, #4]
 80081c0:	6892      	ldr	r2, [r2, #8]
 80081c2:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	689b      	ldr	r3, [r3, #8]
 80081c8:	687a      	ldr	r2, [r7, #4]
 80081ca:	6852      	ldr	r2, [r2, #4]
 80081cc:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80081ce:	68fb      	ldr	r3, [r7, #12]
 80081d0:	685b      	ldr	r3, [r3, #4]
 80081d2:	687a      	ldr	r2, [r7, #4]
 80081d4:	429a      	cmp	r2, r3
 80081d6:	d103      	bne.n	80081e0 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	689a      	ldr	r2, [r3, #8]
 80081dc:	68fb      	ldr	r3, [r7, #12]
 80081de:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80081e0:	687b      	ldr	r3, [r7, #4]
 80081e2:	2200      	movs	r2, #0
 80081e4:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80081e6:	68fb      	ldr	r3, [r7, #12]
 80081e8:	681b      	ldr	r3, [r3, #0]
 80081ea:	1e5a      	subs	r2, r3, #1
 80081ec:	68fb      	ldr	r3, [r7, #12]
 80081ee:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80081f0:	68fb      	ldr	r3, [r7, #12]
 80081f2:	681b      	ldr	r3, [r3, #0]
}
 80081f4:	4618      	mov	r0, r3
 80081f6:	3714      	adds	r7, #20
 80081f8:	46bd      	mov	sp, r7
 80081fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081fe:	4770      	bx	lr

08008200 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8008200:	b580      	push	{r7, lr}
 8008202:	b084      	sub	sp, #16
 8008204:	af00      	add	r7, sp, #0
 8008206:	6078      	str	r0, [r7, #4]
 8008208:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800820a:	687b      	ldr	r3, [r7, #4]
 800820c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800820e:	68fb      	ldr	r3, [r7, #12]
 8008210:	2b00      	cmp	r3, #0
 8008212:	d10b      	bne.n	800822c <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8008214:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008218:	f383 8811 	msr	BASEPRI, r3
 800821c:	f3bf 8f6f 	isb	sy
 8008220:	f3bf 8f4f 	dsb	sy
 8008224:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8008226:	bf00      	nop
 8008228:	bf00      	nop
 800822a:	e7fd      	b.n	8008228 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800822c:	f002 fd84 	bl	800ad38 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8008230:	68fb      	ldr	r3, [r7, #12]
 8008232:	681a      	ldr	r2, [r3, #0]
 8008234:	68fb      	ldr	r3, [r7, #12]
 8008236:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008238:	68f9      	ldr	r1, [r7, #12]
 800823a:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800823c:	fb01 f303 	mul.w	r3, r1, r3
 8008240:	441a      	add	r2, r3
 8008242:	68fb      	ldr	r3, [r7, #12]
 8008244:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8008246:	68fb      	ldr	r3, [r7, #12]
 8008248:	2200      	movs	r2, #0
 800824a:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800824c:	68fb      	ldr	r3, [r7, #12]
 800824e:	681a      	ldr	r2, [r3, #0]
 8008250:	68fb      	ldr	r3, [r7, #12]
 8008252:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8008254:	68fb      	ldr	r3, [r7, #12]
 8008256:	681a      	ldr	r2, [r3, #0]
 8008258:	68fb      	ldr	r3, [r7, #12]
 800825a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800825c:	3b01      	subs	r3, #1
 800825e:	68f9      	ldr	r1, [r7, #12]
 8008260:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8008262:	fb01 f303 	mul.w	r3, r1, r3
 8008266:	441a      	add	r2, r3
 8008268:	68fb      	ldr	r3, [r7, #12]
 800826a:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800826c:	68fb      	ldr	r3, [r7, #12]
 800826e:	22ff      	movs	r2, #255	@ 0xff
 8008270:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8008274:	68fb      	ldr	r3, [r7, #12]
 8008276:	22ff      	movs	r2, #255	@ 0xff
 8008278:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 800827c:	683b      	ldr	r3, [r7, #0]
 800827e:	2b00      	cmp	r3, #0
 8008280:	d114      	bne.n	80082ac <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008282:	68fb      	ldr	r3, [r7, #12]
 8008284:	691b      	ldr	r3, [r3, #16]
 8008286:	2b00      	cmp	r3, #0
 8008288:	d01a      	beq.n	80082c0 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800828a:	68fb      	ldr	r3, [r7, #12]
 800828c:	3310      	adds	r3, #16
 800828e:	4618      	mov	r0, r3
 8008290:	f001 fd16 	bl	8009cc0 <xTaskRemoveFromEventList>
 8008294:	4603      	mov	r3, r0
 8008296:	2b00      	cmp	r3, #0
 8008298:	d012      	beq.n	80082c0 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800829a:	4b0d      	ldr	r3, [pc, #52]	@ (80082d0 <xQueueGenericReset+0xd0>)
 800829c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80082a0:	601a      	str	r2, [r3, #0]
 80082a2:	f3bf 8f4f 	dsb	sy
 80082a6:	f3bf 8f6f 	isb	sy
 80082aa:	e009      	b.n	80082c0 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80082ac:	68fb      	ldr	r3, [r7, #12]
 80082ae:	3310      	adds	r3, #16
 80082b0:	4618      	mov	r0, r3
 80082b2:	f7ff fef1 	bl	8008098 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80082b6:	68fb      	ldr	r3, [r7, #12]
 80082b8:	3324      	adds	r3, #36	@ 0x24
 80082ba:	4618      	mov	r0, r3
 80082bc:	f7ff feec 	bl	8008098 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80082c0:	f002 fd6c 	bl	800ad9c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80082c4:	2301      	movs	r3, #1
}
 80082c6:	4618      	mov	r0, r3
 80082c8:	3710      	adds	r7, #16
 80082ca:	46bd      	mov	sp, r7
 80082cc:	bd80      	pop	{r7, pc}
 80082ce:	bf00      	nop
 80082d0:	e000ed04 	.word	0xe000ed04

080082d4 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80082d4:	b580      	push	{r7, lr}
 80082d6:	b08e      	sub	sp, #56	@ 0x38
 80082d8:	af02      	add	r7, sp, #8
 80082da:	60f8      	str	r0, [r7, #12]
 80082dc:	60b9      	str	r1, [r7, #8]
 80082de:	607a      	str	r2, [r7, #4]
 80082e0:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80082e2:	68fb      	ldr	r3, [r7, #12]
 80082e4:	2b00      	cmp	r3, #0
 80082e6:	d10b      	bne.n	8008300 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 80082e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80082ec:	f383 8811 	msr	BASEPRI, r3
 80082f0:	f3bf 8f6f 	isb	sy
 80082f4:	f3bf 8f4f 	dsb	sy
 80082f8:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80082fa:	bf00      	nop
 80082fc:	bf00      	nop
 80082fe:	e7fd      	b.n	80082fc <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8008300:	683b      	ldr	r3, [r7, #0]
 8008302:	2b00      	cmp	r3, #0
 8008304:	d10b      	bne.n	800831e <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8008306:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800830a:	f383 8811 	msr	BASEPRI, r3
 800830e:	f3bf 8f6f 	isb	sy
 8008312:	f3bf 8f4f 	dsb	sy
 8008316:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8008318:	bf00      	nop
 800831a:	bf00      	nop
 800831c:	e7fd      	b.n	800831a <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	2b00      	cmp	r3, #0
 8008322:	d002      	beq.n	800832a <xQueueGenericCreateStatic+0x56>
 8008324:	68bb      	ldr	r3, [r7, #8]
 8008326:	2b00      	cmp	r3, #0
 8008328:	d001      	beq.n	800832e <xQueueGenericCreateStatic+0x5a>
 800832a:	2301      	movs	r3, #1
 800832c:	e000      	b.n	8008330 <xQueueGenericCreateStatic+0x5c>
 800832e:	2300      	movs	r3, #0
 8008330:	2b00      	cmp	r3, #0
 8008332:	d10b      	bne.n	800834c <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8008334:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008338:	f383 8811 	msr	BASEPRI, r3
 800833c:	f3bf 8f6f 	isb	sy
 8008340:	f3bf 8f4f 	dsb	sy
 8008344:	623b      	str	r3, [r7, #32]
}
 8008346:	bf00      	nop
 8008348:	bf00      	nop
 800834a:	e7fd      	b.n	8008348 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800834c:	687b      	ldr	r3, [r7, #4]
 800834e:	2b00      	cmp	r3, #0
 8008350:	d102      	bne.n	8008358 <xQueueGenericCreateStatic+0x84>
 8008352:	68bb      	ldr	r3, [r7, #8]
 8008354:	2b00      	cmp	r3, #0
 8008356:	d101      	bne.n	800835c <xQueueGenericCreateStatic+0x88>
 8008358:	2301      	movs	r3, #1
 800835a:	e000      	b.n	800835e <xQueueGenericCreateStatic+0x8a>
 800835c:	2300      	movs	r3, #0
 800835e:	2b00      	cmp	r3, #0
 8008360:	d10b      	bne.n	800837a <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8008362:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008366:	f383 8811 	msr	BASEPRI, r3
 800836a:	f3bf 8f6f 	isb	sy
 800836e:	f3bf 8f4f 	dsb	sy
 8008372:	61fb      	str	r3, [r7, #28]
}
 8008374:	bf00      	nop
 8008376:	bf00      	nop
 8008378:	e7fd      	b.n	8008376 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800837a:	2350      	movs	r3, #80	@ 0x50
 800837c:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800837e:	697b      	ldr	r3, [r7, #20]
 8008380:	2b50      	cmp	r3, #80	@ 0x50
 8008382:	d00b      	beq.n	800839c <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8008384:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008388:	f383 8811 	msr	BASEPRI, r3
 800838c:	f3bf 8f6f 	isb	sy
 8008390:	f3bf 8f4f 	dsb	sy
 8008394:	61bb      	str	r3, [r7, #24]
}
 8008396:	bf00      	nop
 8008398:	bf00      	nop
 800839a:	e7fd      	b.n	8008398 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800839c:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800839e:	683b      	ldr	r3, [r7, #0]
 80083a0:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 80083a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80083a4:	2b00      	cmp	r3, #0
 80083a6:	d00d      	beq.n	80083c4 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80083a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80083aa:	2201      	movs	r2, #1
 80083ac:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80083b0:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 80083b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80083b6:	9300      	str	r3, [sp, #0]
 80083b8:	4613      	mov	r3, r2
 80083ba:	687a      	ldr	r2, [r7, #4]
 80083bc:	68b9      	ldr	r1, [r7, #8]
 80083be:	68f8      	ldr	r0, [r7, #12]
 80083c0:	f000 f840 	bl	8008444 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80083c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 80083c6:	4618      	mov	r0, r3
 80083c8:	3730      	adds	r7, #48	@ 0x30
 80083ca:	46bd      	mov	sp, r7
 80083cc:	bd80      	pop	{r7, pc}

080083ce <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 80083ce:	b580      	push	{r7, lr}
 80083d0:	b08a      	sub	sp, #40	@ 0x28
 80083d2:	af02      	add	r7, sp, #8
 80083d4:	60f8      	str	r0, [r7, #12]
 80083d6:	60b9      	str	r1, [r7, #8]
 80083d8:	4613      	mov	r3, r2
 80083da:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80083dc:	68fb      	ldr	r3, [r7, #12]
 80083de:	2b00      	cmp	r3, #0
 80083e0:	d10b      	bne.n	80083fa <xQueueGenericCreate+0x2c>
	__asm volatile
 80083e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80083e6:	f383 8811 	msr	BASEPRI, r3
 80083ea:	f3bf 8f6f 	isb	sy
 80083ee:	f3bf 8f4f 	dsb	sy
 80083f2:	613b      	str	r3, [r7, #16]
}
 80083f4:	bf00      	nop
 80083f6:	bf00      	nop
 80083f8:	e7fd      	b.n	80083f6 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80083fa:	68fb      	ldr	r3, [r7, #12]
 80083fc:	68ba      	ldr	r2, [r7, #8]
 80083fe:	fb02 f303 	mul.w	r3, r2, r3
 8008402:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8008404:	69fb      	ldr	r3, [r7, #28]
 8008406:	3350      	adds	r3, #80	@ 0x50
 8008408:	4618      	mov	r0, r3
 800840a:	f002 fdb7 	bl	800af7c <pvPortMalloc>
 800840e:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8008410:	69bb      	ldr	r3, [r7, #24]
 8008412:	2b00      	cmp	r3, #0
 8008414:	d011      	beq.n	800843a <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8008416:	69bb      	ldr	r3, [r7, #24]
 8008418:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800841a:	697b      	ldr	r3, [r7, #20]
 800841c:	3350      	adds	r3, #80	@ 0x50
 800841e:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8008420:	69bb      	ldr	r3, [r7, #24]
 8008422:	2200      	movs	r2, #0
 8008424:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8008428:	79fa      	ldrb	r2, [r7, #7]
 800842a:	69bb      	ldr	r3, [r7, #24]
 800842c:	9300      	str	r3, [sp, #0]
 800842e:	4613      	mov	r3, r2
 8008430:	697a      	ldr	r2, [r7, #20]
 8008432:	68b9      	ldr	r1, [r7, #8]
 8008434:	68f8      	ldr	r0, [r7, #12]
 8008436:	f000 f805 	bl	8008444 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800843a:	69bb      	ldr	r3, [r7, #24]
	}
 800843c:	4618      	mov	r0, r3
 800843e:	3720      	adds	r7, #32
 8008440:	46bd      	mov	sp, r7
 8008442:	bd80      	pop	{r7, pc}

08008444 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8008444:	b580      	push	{r7, lr}
 8008446:	b084      	sub	sp, #16
 8008448:	af00      	add	r7, sp, #0
 800844a:	60f8      	str	r0, [r7, #12]
 800844c:	60b9      	str	r1, [r7, #8]
 800844e:	607a      	str	r2, [r7, #4]
 8008450:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8008452:	68bb      	ldr	r3, [r7, #8]
 8008454:	2b00      	cmp	r3, #0
 8008456:	d103      	bne.n	8008460 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8008458:	69bb      	ldr	r3, [r7, #24]
 800845a:	69ba      	ldr	r2, [r7, #24]
 800845c:	601a      	str	r2, [r3, #0]
 800845e:	e002      	b.n	8008466 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8008460:	69bb      	ldr	r3, [r7, #24]
 8008462:	687a      	ldr	r2, [r7, #4]
 8008464:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8008466:	69bb      	ldr	r3, [r7, #24]
 8008468:	68fa      	ldr	r2, [r7, #12]
 800846a:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800846c:	69bb      	ldr	r3, [r7, #24]
 800846e:	68ba      	ldr	r2, [r7, #8]
 8008470:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8008472:	2101      	movs	r1, #1
 8008474:	69b8      	ldr	r0, [r7, #24]
 8008476:	f7ff fec3 	bl	8008200 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800847a:	69bb      	ldr	r3, [r7, #24]
 800847c:	78fa      	ldrb	r2, [r7, #3]
 800847e:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8008482:	bf00      	nop
 8008484:	3710      	adds	r7, #16
 8008486:	46bd      	mov	sp, r7
 8008488:	bd80      	pop	{r7, pc}

0800848a <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 800848a:	b580      	push	{r7, lr}
 800848c:	b082      	sub	sp, #8
 800848e:	af00      	add	r7, sp, #0
 8008490:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	2b00      	cmp	r3, #0
 8008496:	d00e      	beq.n	80084b6 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8008498:	687b      	ldr	r3, [r7, #4]
 800849a:	2200      	movs	r2, #0
 800849c:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 800849e:	687b      	ldr	r3, [r7, #4]
 80084a0:	2200      	movs	r2, #0
 80084a2:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 80084a4:	687b      	ldr	r3, [r7, #4]
 80084a6:	2200      	movs	r2, #0
 80084a8:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 80084aa:	2300      	movs	r3, #0
 80084ac:	2200      	movs	r2, #0
 80084ae:	2100      	movs	r1, #0
 80084b0:	6878      	ldr	r0, [r7, #4]
 80084b2:	f000 f911 	bl	80086d8 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 80084b6:	bf00      	nop
 80084b8:	3708      	adds	r7, #8
 80084ba:	46bd      	mov	sp, r7
 80084bc:	bd80      	pop	{r7, pc}

080084be <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 80084be:	b580      	push	{r7, lr}
 80084c0:	b086      	sub	sp, #24
 80084c2:	af00      	add	r7, sp, #0
 80084c4:	4603      	mov	r3, r0
 80084c6:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 80084c8:	2301      	movs	r3, #1
 80084ca:	617b      	str	r3, [r7, #20]
 80084cc:	2300      	movs	r3, #0
 80084ce:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 80084d0:	79fb      	ldrb	r3, [r7, #7]
 80084d2:	461a      	mov	r2, r3
 80084d4:	6939      	ldr	r1, [r7, #16]
 80084d6:	6978      	ldr	r0, [r7, #20]
 80084d8:	f7ff ff79 	bl	80083ce <xQueueGenericCreate>
 80084dc:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 80084de:	68f8      	ldr	r0, [r7, #12]
 80084e0:	f7ff ffd3 	bl	800848a <prvInitialiseMutex>

		return xNewQueue;
 80084e4:	68fb      	ldr	r3, [r7, #12]
	}
 80084e6:	4618      	mov	r0, r3
 80084e8:	3718      	adds	r7, #24
 80084ea:	46bd      	mov	sp, r7
 80084ec:	bd80      	pop	{r7, pc}

080084ee <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 80084ee:	b580      	push	{r7, lr}
 80084f0:	b088      	sub	sp, #32
 80084f2:	af02      	add	r7, sp, #8
 80084f4:	4603      	mov	r3, r0
 80084f6:	6039      	str	r1, [r7, #0]
 80084f8:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 80084fa:	2301      	movs	r3, #1
 80084fc:	617b      	str	r3, [r7, #20]
 80084fe:	2300      	movs	r3, #0
 8008500:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 8008502:	79fb      	ldrb	r3, [r7, #7]
 8008504:	9300      	str	r3, [sp, #0]
 8008506:	683b      	ldr	r3, [r7, #0]
 8008508:	2200      	movs	r2, #0
 800850a:	6939      	ldr	r1, [r7, #16]
 800850c:	6978      	ldr	r0, [r7, #20]
 800850e:	f7ff fee1 	bl	80082d4 <xQueueGenericCreateStatic>
 8008512:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8008514:	68f8      	ldr	r0, [r7, #12]
 8008516:	f7ff ffb8 	bl	800848a <prvInitialiseMutex>

		return xNewQueue;
 800851a:	68fb      	ldr	r3, [r7, #12]
	}
 800851c:	4618      	mov	r0, r3
 800851e:	3718      	adds	r7, #24
 8008520:	46bd      	mov	sp, r7
 8008522:	bd80      	pop	{r7, pc}

08008524 <xQueueGiveMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueGiveMutexRecursive( QueueHandle_t xMutex )
	{
 8008524:	b590      	push	{r4, r7, lr}
 8008526:	b087      	sub	sp, #28
 8008528:	af00      	add	r7, sp, #0
 800852a:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 800852c:	687b      	ldr	r3, [r7, #4]
 800852e:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 8008530:	693b      	ldr	r3, [r7, #16]
 8008532:	2b00      	cmp	r3, #0
 8008534:	d10b      	bne.n	800854e <xQueueGiveMutexRecursive+0x2a>
	__asm volatile
 8008536:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800853a:	f383 8811 	msr	BASEPRI, r3
 800853e:	f3bf 8f6f 	isb	sy
 8008542:	f3bf 8f4f 	dsb	sy
 8008546:	60fb      	str	r3, [r7, #12]
}
 8008548:	bf00      	nop
 800854a:	bf00      	nop
 800854c:	e7fd      	b.n	800854a <xQueueGiveMutexRecursive+0x26>
		change outside of this task.  If this task does not hold the mutex then
		pxMutexHolder can never coincidentally equal the tasks handle, and as
		this is the only condition we are interested in it does not matter if
		pxMutexHolder is accessed simultaneously by another task.  Therefore no
		mutual exclusion is required to test the pxMutexHolder variable. */
		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 800854e:	693b      	ldr	r3, [r7, #16]
 8008550:	689c      	ldr	r4, [r3, #8]
 8008552:	f001 fd75 	bl	800a040 <xTaskGetCurrentTaskHandle>
 8008556:	4603      	mov	r3, r0
 8008558:	429c      	cmp	r4, r3
 800855a:	d111      	bne.n	8008580 <xQueueGiveMutexRecursive+0x5c>
			/* uxRecursiveCallCount cannot be zero if xMutexHolder is equal to
			the task handle, therefore no underflow check is required.  Also,
			uxRecursiveCallCount is only modified by the mutex holder, and as
			there can only be one, no mutual exclusion is required to modify the
			uxRecursiveCallCount member. */
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )--;
 800855c:	693b      	ldr	r3, [r7, #16]
 800855e:	68db      	ldr	r3, [r3, #12]
 8008560:	1e5a      	subs	r2, r3, #1
 8008562:	693b      	ldr	r3, [r7, #16]
 8008564:	60da      	str	r2, [r3, #12]

			/* Has the recursive call count unwound to 0? */
			if( pxMutex->u.xSemaphore.uxRecursiveCallCount == ( UBaseType_t ) 0 )
 8008566:	693b      	ldr	r3, [r7, #16]
 8008568:	68db      	ldr	r3, [r3, #12]
 800856a:	2b00      	cmp	r3, #0
 800856c:	d105      	bne.n	800857a <xQueueGiveMutexRecursive+0x56>
			{
				/* Return the mutex.  This will automatically unblock any other
				task that might be waiting to access the mutex. */
				( void ) xQueueGenericSend( pxMutex, NULL, queueMUTEX_GIVE_BLOCK_TIME, queueSEND_TO_BACK );
 800856e:	2300      	movs	r3, #0
 8008570:	2200      	movs	r2, #0
 8008572:	2100      	movs	r1, #0
 8008574:	6938      	ldr	r0, [r7, #16]
 8008576:	f000 f8af 	bl	80086d8 <xQueueGenericSend>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			xReturn = pdPASS;
 800857a:	2301      	movs	r3, #1
 800857c:	617b      	str	r3, [r7, #20]
 800857e:	e001      	b.n	8008584 <xQueueGiveMutexRecursive+0x60>
		}
		else
		{
			/* The mutex cannot be given because the calling task is not the
			holder. */
			xReturn = pdFAIL;
 8008580:	2300      	movs	r3, #0
 8008582:	617b      	str	r3, [r7, #20]

			traceGIVE_MUTEX_RECURSIVE_FAILED( pxMutex );
		}

		return xReturn;
 8008584:	697b      	ldr	r3, [r7, #20]
	}
 8008586:	4618      	mov	r0, r3
 8008588:	371c      	adds	r7, #28
 800858a:	46bd      	mov	sp, r7
 800858c:	bd90      	pop	{r4, r7, pc}

0800858e <xQueueTakeMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueTakeMutexRecursive( QueueHandle_t xMutex, TickType_t xTicksToWait )
	{
 800858e:	b590      	push	{r4, r7, lr}
 8008590:	b087      	sub	sp, #28
 8008592:	af00      	add	r7, sp, #0
 8008594:	6078      	str	r0, [r7, #4]
 8008596:	6039      	str	r1, [r7, #0]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 8008598:	687b      	ldr	r3, [r7, #4]
 800859a:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 800859c:	693b      	ldr	r3, [r7, #16]
 800859e:	2b00      	cmp	r3, #0
 80085a0:	d10b      	bne.n	80085ba <xQueueTakeMutexRecursive+0x2c>
	__asm volatile
 80085a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80085a6:	f383 8811 	msr	BASEPRI, r3
 80085aa:	f3bf 8f6f 	isb	sy
 80085ae:	f3bf 8f4f 	dsb	sy
 80085b2:	60fb      	str	r3, [r7, #12]
}
 80085b4:	bf00      	nop
 80085b6:	bf00      	nop
 80085b8:	e7fd      	b.n	80085b6 <xQueueTakeMutexRecursive+0x28>
		/* Comments regarding mutual exclusion as per those within
		xQueueGiveMutexRecursive(). */

		traceTAKE_MUTEX_RECURSIVE( pxMutex );

		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 80085ba:	693b      	ldr	r3, [r7, #16]
 80085bc:	689c      	ldr	r4, [r3, #8]
 80085be:	f001 fd3f 	bl	800a040 <xTaskGetCurrentTaskHandle>
 80085c2:	4603      	mov	r3, r0
 80085c4:	429c      	cmp	r4, r3
 80085c6:	d107      	bne.n	80085d8 <xQueueTakeMutexRecursive+0x4a>
		{
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 80085c8:	693b      	ldr	r3, [r7, #16]
 80085ca:	68db      	ldr	r3, [r3, #12]
 80085cc:	1c5a      	adds	r2, r3, #1
 80085ce:	693b      	ldr	r3, [r7, #16]
 80085d0:	60da      	str	r2, [r3, #12]
			xReturn = pdPASS;
 80085d2:	2301      	movs	r3, #1
 80085d4:	617b      	str	r3, [r7, #20]
 80085d6:	e00c      	b.n	80085f2 <xQueueTakeMutexRecursive+0x64>
		}
		else
		{
			xReturn = xQueueSemaphoreTake( pxMutex, xTicksToWait );
 80085d8:	6839      	ldr	r1, [r7, #0]
 80085da:	6938      	ldr	r0, [r7, #16]
 80085dc:	f000 fb8e 	bl	8008cfc <xQueueSemaphoreTake>
 80085e0:	6178      	str	r0, [r7, #20]

			/* pdPASS will only be returned if the mutex was successfully
			obtained.  The calling task may have entered the Blocked state
			before reaching here. */
			if( xReturn != pdFAIL )
 80085e2:	697b      	ldr	r3, [r7, #20]
 80085e4:	2b00      	cmp	r3, #0
 80085e6:	d004      	beq.n	80085f2 <xQueueTakeMutexRecursive+0x64>
			{
				( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 80085e8:	693b      	ldr	r3, [r7, #16]
 80085ea:	68db      	ldr	r3, [r3, #12]
 80085ec:	1c5a      	adds	r2, r3, #1
 80085ee:	693b      	ldr	r3, [r7, #16]
 80085f0:	60da      	str	r2, [r3, #12]
			{
				traceTAKE_MUTEX_RECURSIVE_FAILED( pxMutex );
			}
		}

		return xReturn;
 80085f2:	697b      	ldr	r3, [r7, #20]
	}
 80085f4:	4618      	mov	r0, r3
 80085f6:	371c      	adds	r7, #28
 80085f8:	46bd      	mov	sp, r7
 80085fa:	bd90      	pop	{r4, r7, pc}

080085fc <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 80085fc:	b580      	push	{r7, lr}
 80085fe:	b08a      	sub	sp, #40	@ 0x28
 8008600:	af02      	add	r7, sp, #8
 8008602:	60f8      	str	r0, [r7, #12]
 8008604:	60b9      	str	r1, [r7, #8]
 8008606:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8008608:	68fb      	ldr	r3, [r7, #12]
 800860a:	2b00      	cmp	r3, #0
 800860c:	d10b      	bne.n	8008626 <xQueueCreateCountingSemaphoreStatic+0x2a>
	__asm volatile
 800860e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008612:	f383 8811 	msr	BASEPRI, r3
 8008616:	f3bf 8f6f 	isb	sy
 800861a:	f3bf 8f4f 	dsb	sy
 800861e:	61bb      	str	r3, [r7, #24]
}
 8008620:	bf00      	nop
 8008622:	bf00      	nop
 8008624:	e7fd      	b.n	8008622 <xQueueCreateCountingSemaphoreStatic+0x26>
		configASSERT( uxInitialCount <= uxMaxCount );
 8008626:	68ba      	ldr	r2, [r7, #8]
 8008628:	68fb      	ldr	r3, [r7, #12]
 800862a:	429a      	cmp	r2, r3
 800862c:	d90b      	bls.n	8008646 <xQueueCreateCountingSemaphoreStatic+0x4a>
	__asm volatile
 800862e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008632:	f383 8811 	msr	BASEPRI, r3
 8008636:	f3bf 8f6f 	isb	sy
 800863a:	f3bf 8f4f 	dsb	sy
 800863e:	617b      	str	r3, [r7, #20]
}
 8008640:	bf00      	nop
 8008642:	bf00      	nop
 8008644:	e7fd      	b.n	8008642 <xQueueCreateCountingSemaphoreStatic+0x46>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8008646:	2302      	movs	r3, #2
 8008648:	9300      	str	r3, [sp, #0]
 800864a:	687b      	ldr	r3, [r7, #4]
 800864c:	2200      	movs	r2, #0
 800864e:	2100      	movs	r1, #0
 8008650:	68f8      	ldr	r0, [r7, #12]
 8008652:	f7ff fe3f 	bl	80082d4 <xQueueGenericCreateStatic>
 8008656:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 8008658:	69fb      	ldr	r3, [r7, #28]
 800865a:	2b00      	cmp	r3, #0
 800865c:	d002      	beq.n	8008664 <xQueueCreateCountingSemaphoreStatic+0x68>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 800865e:	69fb      	ldr	r3, [r7, #28]
 8008660:	68ba      	ldr	r2, [r7, #8]
 8008662:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8008664:	69fb      	ldr	r3, [r7, #28]
	}
 8008666:	4618      	mov	r0, r3
 8008668:	3720      	adds	r7, #32
 800866a:	46bd      	mov	sp, r7
 800866c:	bd80      	pop	{r7, pc}

0800866e <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 800866e:	b580      	push	{r7, lr}
 8008670:	b086      	sub	sp, #24
 8008672:	af00      	add	r7, sp, #0
 8008674:	6078      	str	r0, [r7, #4]
 8008676:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8008678:	687b      	ldr	r3, [r7, #4]
 800867a:	2b00      	cmp	r3, #0
 800867c:	d10b      	bne.n	8008696 <xQueueCreateCountingSemaphore+0x28>
	__asm volatile
 800867e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008682:	f383 8811 	msr	BASEPRI, r3
 8008686:	f3bf 8f6f 	isb	sy
 800868a:	f3bf 8f4f 	dsb	sy
 800868e:	613b      	str	r3, [r7, #16]
}
 8008690:	bf00      	nop
 8008692:	bf00      	nop
 8008694:	e7fd      	b.n	8008692 <xQueueCreateCountingSemaphore+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 8008696:	683a      	ldr	r2, [r7, #0]
 8008698:	687b      	ldr	r3, [r7, #4]
 800869a:	429a      	cmp	r2, r3
 800869c:	d90b      	bls.n	80086b6 <xQueueCreateCountingSemaphore+0x48>
	__asm volatile
 800869e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80086a2:	f383 8811 	msr	BASEPRI, r3
 80086a6:	f3bf 8f6f 	isb	sy
 80086aa:	f3bf 8f4f 	dsb	sy
 80086ae:	60fb      	str	r3, [r7, #12]
}
 80086b0:	bf00      	nop
 80086b2:	bf00      	nop
 80086b4:	e7fd      	b.n	80086b2 <xQueueCreateCountingSemaphore+0x44>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 80086b6:	2202      	movs	r2, #2
 80086b8:	2100      	movs	r1, #0
 80086ba:	6878      	ldr	r0, [r7, #4]
 80086bc:	f7ff fe87 	bl	80083ce <xQueueGenericCreate>
 80086c0:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 80086c2:	697b      	ldr	r3, [r7, #20]
 80086c4:	2b00      	cmp	r3, #0
 80086c6:	d002      	beq.n	80086ce <xQueueCreateCountingSemaphore+0x60>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 80086c8:	697b      	ldr	r3, [r7, #20]
 80086ca:	683a      	ldr	r2, [r7, #0]
 80086cc:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 80086ce:	697b      	ldr	r3, [r7, #20]
	}
 80086d0:	4618      	mov	r0, r3
 80086d2:	3718      	adds	r7, #24
 80086d4:	46bd      	mov	sp, r7
 80086d6:	bd80      	pop	{r7, pc}

080086d8 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80086d8:	b580      	push	{r7, lr}
 80086da:	b08e      	sub	sp, #56	@ 0x38
 80086dc:	af00      	add	r7, sp, #0
 80086de:	60f8      	str	r0, [r7, #12]
 80086e0:	60b9      	str	r1, [r7, #8]
 80086e2:	607a      	str	r2, [r7, #4]
 80086e4:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80086e6:	2300      	movs	r3, #0
 80086e8:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80086ea:	68fb      	ldr	r3, [r7, #12]
 80086ec:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 80086ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80086f0:	2b00      	cmp	r3, #0
 80086f2:	d10b      	bne.n	800870c <xQueueGenericSend+0x34>
	__asm volatile
 80086f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80086f8:	f383 8811 	msr	BASEPRI, r3
 80086fc:	f3bf 8f6f 	isb	sy
 8008700:	f3bf 8f4f 	dsb	sy
 8008704:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8008706:	bf00      	nop
 8008708:	bf00      	nop
 800870a:	e7fd      	b.n	8008708 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800870c:	68bb      	ldr	r3, [r7, #8]
 800870e:	2b00      	cmp	r3, #0
 8008710:	d103      	bne.n	800871a <xQueueGenericSend+0x42>
 8008712:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008714:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008716:	2b00      	cmp	r3, #0
 8008718:	d101      	bne.n	800871e <xQueueGenericSend+0x46>
 800871a:	2301      	movs	r3, #1
 800871c:	e000      	b.n	8008720 <xQueueGenericSend+0x48>
 800871e:	2300      	movs	r3, #0
 8008720:	2b00      	cmp	r3, #0
 8008722:	d10b      	bne.n	800873c <xQueueGenericSend+0x64>
	__asm volatile
 8008724:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008728:	f383 8811 	msr	BASEPRI, r3
 800872c:	f3bf 8f6f 	isb	sy
 8008730:	f3bf 8f4f 	dsb	sy
 8008734:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8008736:	bf00      	nop
 8008738:	bf00      	nop
 800873a:	e7fd      	b.n	8008738 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800873c:	683b      	ldr	r3, [r7, #0]
 800873e:	2b02      	cmp	r3, #2
 8008740:	d103      	bne.n	800874a <xQueueGenericSend+0x72>
 8008742:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008744:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008746:	2b01      	cmp	r3, #1
 8008748:	d101      	bne.n	800874e <xQueueGenericSend+0x76>
 800874a:	2301      	movs	r3, #1
 800874c:	e000      	b.n	8008750 <xQueueGenericSend+0x78>
 800874e:	2300      	movs	r3, #0
 8008750:	2b00      	cmp	r3, #0
 8008752:	d10b      	bne.n	800876c <xQueueGenericSend+0x94>
	__asm volatile
 8008754:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008758:	f383 8811 	msr	BASEPRI, r3
 800875c:	f3bf 8f6f 	isb	sy
 8008760:	f3bf 8f4f 	dsb	sy
 8008764:	623b      	str	r3, [r7, #32]
}
 8008766:	bf00      	nop
 8008768:	bf00      	nop
 800876a:	e7fd      	b.n	8008768 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800876c:	f001 fc78 	bl	800a060 <xTaskGetSchedulerState>
 8008770:	4603      	mov	r3, r0
 8008772:	2b00      	cmp	r3, #0
 8008774:	d102      	bne.n	800877c <xQueueGenericSend+0xa4>
 8008776:	687b      	ldr	r3, [r7, #4]
 8008778:	2b00      	cmp	r3, #0
 800877a:	d101      	bne.n	8008780 <xQueueGenericSend+0xa8>
 800877c:	2301      	movs	r3, #1
 800877e:	e000      	b.n	8008782 <xQueueGenericSend+0xaa>
 8008780:	2300      	movs	r3, #0
 8008782:	2b00      	cmp	r3, #0
 8008784:	d10b      	bne.n	800879e <xQueueGenericSend+0xc6>
	__asm volatile
 8008786:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800878a:	f383 8811 	msr	BASEPRI, r3
 800878e:	f3bf 8f6f 	isb	sy
 8008792:	f3bf 8f4f 	dsb	sy
 8008796:	61fb      	str	r3, [r7, #28]
}
 8008798:	bf00      	nop
 800879a:	bf00      	nop
 800879c:	e7fd      	b.n	800879a <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800879e:	f002 facb 	bl	800ad38 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80087a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087a4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80087a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087a8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80087aa:	429a      	cmp	r2, r3
 80087ac:	d302      	bcc.n	80087b4 <xQueueGenericSend+0xdc>
 80087ae:	683b      	ldr	r3, [r7, #0]
 80087b0:	2b02      	cmp	r3, #2
 80087b2:	d129      	bne.n	8008808 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80087b4:	683a      	ldr	r2, [r7, #0]
 80087b6:	68b9      	ldr	r1, [r7, #8]
 80087b8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80087ba:	f000 fc6d 	bl	8009098 <prvCopyDataToQueue>
 80087be:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80087c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80087c4:	2b00      	cmp	r3, #0
 80087c6:	d010      	beq.n	80087ea <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80087c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087ca:	3324      	adds	r3, #36	@ 0x24
 80087cc:	4618      	mov	r0, r3
 80087ce:	f001 fa77 	bl	8009cc0 <xTaskRemoveFromEventList>
 80087d2:	4603      	mov	r3, r0
 80087d4:	2b00      	cmp	r3, #0
 80087d6:	d013      	beq.n	8008800 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80087d8:	4b3f      	ldr	r3, [pc, #252]	@ (80088d8 <xQueueGenericSend+0x200>)
 80087da:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80087de:	601a      	str	r2, [r3, #0]
 80087e0:	f3bf 8f4f 	dsb	sy
 80087e4:	f3bf 8f6f 	isb	sy
 80087e8:	e00a      	b.n	8008800 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80087ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80087ec:	2b00      	cmp	r3, #0
 80087ee:	d007      	beq.n	8008800 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80087f0:	4b39      	ldr	r3, [pc, #228]	@ (80088d8 <xQueueGenericSend+0x200>)
 80087f2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80087f6:	601a      	str	r2, [r3, #0]
 80087f8:	f3bf 8f4f 	dsb	sy
 80087fc:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8008800:	f002 facc 	bl	800ad9c <vPortExitCritical>
				return pdPASS;
 8008804:	2301      	movs	r3, #1
 8008806:	e063      	b.n	80088d0 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8008808:	687b      	ldr	r3, [r7, #4]
 800880a:	2b00      	cmp	r3, #0
 800880c:	d103      	bne.n	8008816 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800880e:	f002 fac5 	bl	800ad9c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8008812:	2300      	movs	r3, #0
 8008814:	e05c      	b.n	80088d0 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8008816:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008818:	2b00      	cmp	r3, #0
 800881a:	d106      	bne.n	800882a <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800881c:	f107 0314 	add.w	r3, r7, #20
 8008820:	4618      	mov	r0, r3
 8008822:	f001 fab1 	bl	8009d88 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8008826:	2301      	movs	r3, #1
 8008828:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800882a:	f002 fab7 	bl	800ad9c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800882e:	f001 f80f 	bl	8009850 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8008832:	f002 fa81 	bl	800ad38 <vPortEnterCritical>
 8008836:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008838:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800883c:	b25b      	sxtb	r3, r3
 800883e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008842:	d103      	bne.n	800884c <xQueueGenericSend+0x174>
 8008844:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008846:	2200      	movs	r2, #0
 8008848:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800884c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800884e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008852:	b25b      	sxtb	r3, r3
 8008854:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008858:	d103      	bne.n	8008862 <xQueueGenericSend+0x18a>
 800885a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800885c:	2200      	movs	r2, #0
 800885e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008862:	f002 fa9b 	bl	800ad9c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8008866:	1d3a      	adds	r2, r7, #4
 8008868:	f107 0314 	add.w	r3, r7, #20
 800886c:	4611      	mov	r1, r2
 800886e:	4618      	mov	r0, r3
 8008870:	f001 faa0 	bl	8009db4 <xTaskCheckForTimeOut>
 8008874:	4603      	mov	r3, r0
 8008876:	2b00      	cmp	r3, #0
 8008878:	d124      	bne.n	80088c4 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800887a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800887c:	f000 fd04 	bl	8009288 <prvIsQueueFull>
 8008880:	4603      	mov	r3, r0
 8008882:	2b00      	cmp	r3, #0
 8008884:	d018      	beq.n	80088b8 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8008886:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008888:	3310      	adds	r3, #16
 800888a:	687a      	ldr	r2, [r7, #4]
 800888c:	4611      	mov	r1, r2
 800888e:	4618      	mov	r0, r3
 8008890:	f001 f9c4 	bl	8009c1c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8008894:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8008896:	f000 fc8f 	bl	80091b8 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800889a:	f000 ffe7 	bl	800986c <xTaskResumeAll>
 800889e:	4603      	mov	r3, r0
 80088a0:	2b00      	cmp	r3, #0
 80088a2:	f47f af7c 	bne.w	800879e <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 80088a6:	4b0c      	ldr	r3, [pc, #48]	@ (80088d8 <xQueueGenericSend+0x200>)
 80088a8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80088ac:	601a      	str	r2, [r3, #0]
 80088ae:	f3bf 8f4f 	dsb	sy
 80088b2:	f3bf 8f6f 	isb	sy
 80088b6:	e772      	b.n	800879e <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80088b8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80088ba:	f000 fc7d 	bl	80091b8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80088be:	f000 ffd5 	bl	800986c <xTaskResumeAll>
 80088c2:	e76c      	b.n	800879e <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80088c4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80088c6:	f000 fc77 	bl	80091b8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80088ca:	f000 ffcf 	bl	800986c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80088ce:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80088d0:	4618      	mov	r0, r3
 80088d2:	3738      	adds	r7, #56	@ 0x38
 80088d4:	46bd      	mov	sp, r7
 80088d6:	bd80      	pop	{r7, pc}
 80088d8:	e000ed04 	.word	0xe000ed04

080088dc <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80088dc:	b580      	push	{r7, lr}
 80088de:	b090      	sub	sp, #64	@ 0x40
 80088e0:	af00      	add	r7, sp, #0
 80088e2:	60f8      	str	r0, [r7, #12]
 80088e4:	60b9      	str	r1, [r7, #8]
 80088e6:	607a      	str	r2, [r7, #4]
 80088e8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80088ea:	68fb      	ldr	r3, [r7, #12]
 80088ec:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 80088ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80088f0:	2b00      	cmp	r3, #0
 80088f2:	d10b      	bne.n	800890c <xQueueGenericSendFromISR+0x30>
	__asm volatile
 80088f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80088f8:	f383 8811 	msr	BASEPRI, r3
 80088fc:	f3bf 8f6f 	isb	sy
 8008900:	f3bf 8f4f 	dsb	sy
 8008904:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8008906:	bf00      	nop
 8008908:	bf00      	nop
 800890a:	e7fd      	b.n	8008908 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800890c:	68bb      	ldr	r3, [r7, #8]
 800890e:	2b00      	cmp	r3, #0
 8008910:	d103      	bne.n	800891a <xQueueGenericSendFromISR+0x3e>
 8008912:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008914:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008916:	2b00      	cmp	r3, #0
 8008918:	d101      	bne.n	800891e <xQueueGenericSendFromISR+0x42>
 800891a:	2301      	movs	r3, #1
 800891c:	e000      	b.n	8008920 <xQueueGenericSendFromISR+0x44>
 800891e:	2300      	movs	r3, #0
 8008920:	2b00      	cmp	r3, #0
 8008922:	d10b      	bne.n	800893c <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8008924:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008928:	f383 8811 	msr	BASEPRI, r3
 800892c:	f3bf 8f6f 	isb	sy
 8008930:	f3bf 8f4f 	dsb	sy
 8008934:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8008936:	bf00      	nop
 8008938:	bf00      	nop
 800893a:	e7fd      	b.n	8008938 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800893c:	683b      	ldr	r3, [r7, #0]
 800893e:	2b02      	cmp	r3, #2
 8008940:	d103      	bne.n	800894a <xQueueGenericSendFromISR+0x6e>
 8008942:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008944:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008946:	2b01      	cmp	r3, #1
 8008948:	d101      	bne.n	800894e <xQueueGenericSendFromISR+0x72>
 800894a:	2301      	movs	r3, #1
 800894c:	e000      	b.n	8008950 <xQueueGenericSendFromISR+0x74>
 800894e:	2300      	movs	r3, #0
 8008950:	2b00      	cmp	r3, #0
 8008952:	d10b      	bne.n	800896c <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8008954:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008958:	f383 8811 	msr	BASEPRI, r3
 800895c:	f3bf 8f6f 	isb	sy
 8008960:	f3bf 8f4f 	dsb	sy
 8008964:	623b      	str	r3, [r7, #32]
}
 8008966:	bf00      	nop
 8008968:	bf00      	nop
 800896a:	e7fd      	b.n	8008968 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800896c:	f002 fac4 	bl	800aef8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8008970:	f3ef 8211 	mrs	r2, BASEPRI
 8008974:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008978:	f383 8811 	msr	BASEPRI, r3
 800897c:	f3bf 8f6f 	isb	sy
 8008980:	f3bf 8f4f 	dsb	sy
 8008984:	61fa      	str	r2, [r7, #28]
 8008986:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8008988:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800898a:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800898c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800898e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008990:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008992:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008994:	429a      	cmp	r2, r3
 8008996:	d302      	bcc.n	800899e <xQueueGenericSendFromISR+0xc2>
 8008998:	683b      	ldr	r3, [r7, #0]
 800899a:	2b02      	cmp	r3, #2
 800899c:	d12f      	bne.n	80089fe <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800899e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80089a0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80089a4:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 80089a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80089aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80089ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80089ae:	683a      	ldr	r2, [r7, #0]
 80089b0:	68b9      	ldr	r1, [r7, #8]
 80089b2:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80089b4:	f000 fb70 	bl	8009098 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80089b8:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 80089bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80089c0:	d112      	bne.n	80089e8 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80089c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80089c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80089c6:	2b00      	cmp	r3, #0
 80089c8:	d016      	beq.n	80089f8 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80089ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80089cc:	3324      	adds	r3, #36	@ 0x24
 80089ce:	4618      	mov	r0, r3
 80089d0:	f001 f976 	bl	8009cc0 <xTaskRemoveFromEventList>
 80089d4:	4603      	mov	r3, r0
 80089d6:	2b00      	cmp	r3, #0
 80089d8:	d00e      	beq.n	80089f8 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80089da:	687b      	ldr	r3, [r7, #4]
 80089dc:	2b00      	cmp	r3, #0
 80089de:	d00b      	beq.n	80089f8 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80089e0:	687b      	ldr	r3, [r7, #4]
 80089e2:	2201      	movs	r2, #1
 80089e4:	601a      	str	r2, [r3, #0]
 80089e6:	e007      	b.n	80089f8 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80089e8:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80089ec:	3301      	adds	r3, #1
 80089ee:	b2db      	uxtb	r3, r3
 80089f0:	b25a      	sxtb	r2, r3
 80089f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80089f4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 80089f8:	2301      	movs	r3, #1
 80089fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 80089fc:	e001      	b.n	8008a02 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80089fe:	2300      	movs	r3, #0
 8008a00:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008a02:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008a04:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8008a06:	697b      	ldr	r3, [r7, #20]
 8008a08:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8008a0c:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8008a0e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8008a10:	4618      	mov	r0, r3
 8008a12:	3740      	adds	r7, #64	@ 0x40
 8008a14:	46bd      	mov	sp, r7
 8008a16:	bd80      	pop	{r7, pc}

08008a18 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8008a18:	b580      	push	{r7, lr}
 8008a1a:	b08e      	sub	sp, #56	@ 0x38
 8008a1c:	af00      	add	r7, sp, #0
 8008a1e:	6078      	str	r0, [r7, #4]
 8008a20:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8008a22:	687b      	ldr	r3, [r7, #4]
 8008a24:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8008a26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a28:	2b00      	cmp	r3, #0
 8008a2a:	d10b      	bne.n	8008a44 <xQueueGiveFromISR+0x2c>
	__asm volatile
 8008a2c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008a30:	f383 8811 	msr	BASEPRI, r3
 8008a34:	f3bf 8f6f 	isb	sy
 8008a38:	f3bf 8f4f 	dsb	sy
 8008a3c:	623b      	str	r3, [r7, #32]
}
 8008a3e:	bf00      	nop
 8008a40:	bf00      	nop
 8008a42:	e7fd      	b.n	8008a40 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8008a44:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a46:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008a48:	2b00      	cmp	r3, #0
 8008a4a:	d00b      	beq.n	8008a64 <xQueueGiveFromISR+0x4c>
	__asm volatile
 8008a4c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008a50:	f383 8811 	msr	BASEPRI, r3
 8008a54:	f3bf 8f6f 	isb	sy
 8008a58:	f3bf 8f4f 	dsb	sy
 8008a5c:	61fb      	str	r3, [r7, #28]
}
 8008a5e:	bf00      	nop
 8008a60:	bf00      	nop
 8008a62:	e7fd      	b.n	8008a60 <xQueueGiveFromISR+0x48>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8008a64:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a66:	681b      	ldr	r3, [r3, #0]
 8008a68:	2b00      	cmp	r3, #0
 8008a6a:	d103      	bne.n	8008a74 <xQueueGiveFromISR+0x5c>
 8008a6c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a6e:	689b      	ldr	r3, [r3, #8]
 8008a70:	2b00      	cmp	r3, #0
 8008a72:	d101      	bne.n	8008a78 <xQueueGiveFromISR+0x60>
 8008a74:	2301      	movs	r3, #1
 8008a76:	e000      	b.n	8008a7a <xQueueGiveFromISR+0x62>
 8008a78:	2300      	movs	r3, #0
 8008a7a:	2b00      	cmp	r3, #0
 8008a7c:	d10b      	bne.n	8008a96 <xQueueGiveFromISR+0x7e>
	__asm volatile
 8008a7e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008a82:	f383 8811 	msr	BASEPRI, r3
 8008a86:	f3bf 8f6f 	isb	sy
 8008a8a:	f3bf 8f4f 	dsb	sy
 8008a8e:	61bb      	str	r3, [r7, #24]
}
 8008a90:	bf00      	nop
 8008a92:	bf00      	nop
 8008a94:	e7fd      	b.n	8008a92 <xQueueGiveFromISR+0x7a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8008a96:	f002 fa2f 	bl	800aef8 <vPortValidateInterruptPriority>
	__asm volatile
 8008a9a:	f3ef 8211 	mrs	r2, BASEPRI
 8008a9e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008aa2:	f383 8811 	msr	BASEPRI, r3
 8008aa6:	f3bf 8f6f 	isb	sy
 8008aaa:	f3bf 8f4f 	dsb	sy
 8008aae:	617a      	str	r2, [r7, #20]
 8008ab0:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 8008ab2:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8008ab4:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008ab6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ab8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008aba:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8008abc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008abe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008ac0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008ac2:	429a      	cmp	r2, r3
 8008ac4:	d22b      	bcs.n	8008b1e <xQueueGiveFromISR+0x106>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8008ac6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ac8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008acc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8008ad0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008ad2:	1c5a      	adds	r2, r3, #1
 8008ad4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ad6:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8008ad8:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8008adc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008ae0:	d112      	bne.n	8008b08 <xQueueGiveFromISR+0xf0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008ae2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ae4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008ae6:	2b00      	cmp	r3, #0
 8008ae8:	d016      	beq.n	8008b18 <xQueueGiveFromISR+0x100>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008aea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008aec:	3324      	adds	r3, #36	@ 0x24
 8008aee:	4618      	mov	r0, r3
 8008af0:	f001 f8e6 	bl	8009cc0 <xTaskRemoveFromEventList>
 8008af4:	4603      	mov	r3, r0
 8008af6:	2b00      	cmp	r3, #0
 8008af8:	d00e      	beq.n	8008b18 <xQueueGiveFromISR+0x100>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8008afa:	683b      	ldr	r3, [r7, #0]
 8008afc:	2b00      	cmp	r3, #0
 8008afe:	d00b      	beq.n	8008b18 <xQueueGiveFromISR+0x100>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8008b00:	683b      	ldr	r3, [r7, #0]
 8008b02:	2201      	movs	r2, #1
 8008b04:	601a      	str	r2, [r3, #0]
 8008b06:	e007      	b.n	8008b18 <xQueueGiveFromISR+0x100>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8008b08:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008b0c:	3301      	adds	r3, #1
 8008b0e:	b2db      	uxtb	r3, r3
 8008b10:	b25a      	sxtb	r2, r3
 8008b12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b14:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8008b18:	2301      	movs	r3, #1
 8008b1a:	637b      	str	r3, [r7, #52]	@ 0x34
 8008b1c:	e001      	b.n	8008b22 <xQueueGiveFromISR+0x10a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8008b1e:	2300      	movs	r3, #0
 8008b20:	637b      	str	r3, [r7, #52]	@ 0x34
 8008b22:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008b24:	60fb      	str	r3, [r7, #12]
	__asm volatile
 8008b26:	68fb      	ldr	r3, [r7, #12]
 8008b28:	f383 8811 	msr	BASEPRI, r3
}
 8008b2c:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8008b2e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8008b30:	4618      	mov	r0, r3
 8008b32:	3738      	adds	r7, #56	@ 0x38
 8008b34:	46bd      	mov	sp, r7
 8008b36:	bd80      	pop	{r7, pc}

08008b38 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8008b38:	b580      	push	{r7, lr}
 8008b3a:	b08c      	sub	sp, #48	@ 0x30
 8008b3c:	af00      	add	r7, sp, #0
 8008b3e:	60f8      	str	r0, [r7, #12]
 8008b40:	60b9      	str	r1, [r7, #8]
 8008b42:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8008b44:	2300      	movs	r3, #0
 8008b46:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8008b48:	68fb      	ldr	r3, [r7, #12]
 8008b4a:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8008b4c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008b4e:	2b00      	cmp	r3, #0
 8008b50:	d10b      	bne.n	8008b6a <xQueueReceive+0x32>
	__asm volatile
 8008b52:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008b56:	f383 8811 	msr	BASEPRI, r3
 8008b5a:	f3bf 8f6f 	isb	sy
 8008b5e:	f3bf 8f4f 	dsb	sy
 8008b62:	623b      	str	r3, [r7, #32]
}
 8008b64:	bf00      	nop
 8008b66:	bf00      	nop
 8008b68:	e7fd      	b.n	8008b66 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008b6a:	68bb      	ldr	r3, [r7, #8]
 8008b6c:	2b00      	cmp	r3, #0
 8008b6e:	d103      	bne.n	8008b78 <xQueueReceive+0x40>
 8008b70:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008b72:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008b74:	2b00      	cmp	r3, #0
 8008b76:	d101      	bne.n	8008b7c <xQueueReceive+0x44>
 8008b78:	2301      	movs	r3, #1
 8008b7a:	e000      	b.n	8008b7e <xQueueReceive+0x46>
 8008b7c:	2300      	movs	r3, #0
 8008b7e:	2b00      	cmp	r3, #0
 8008b80:	d10b      	bne.n	8008b9a <xQueueReceive+0x62>
	__asm volatile
 8008b82:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008b86:	f383 8811 	msr	BASEPRI, r3
 8008b8a:	f3bf 8f6f 	isb	sy
 8008b8e:	f3bf 8f4f 	dsb	sy
 8008b92:	61fb      	str	r3, [r7, #28]
}
 8008b94:	bf00      	nop
 8008b96:	bf00      	nop
 8008b98:	e7fd      	b.n	8008b96 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8008b9a:	f001 fa61 	bl	800a060 <xTaskGetSchedulerState>
 8008b9e:	4603      	mov	r3, r0
 8008ba0:	2b00      	cmp	r3, #0
 8008ba2:	d102      	bne.n	8008baa <xQueueReceive+0x72>
 8008ba4:	687b      	ldr	r3, [r7, #4]
 8008ba6:	2b00      	cmp	r3, #0
 8008ba8:	d101      	bne.n	8008bae <xQueueReceive+0x76>
 8008baa:	2301      	movs	r3, #1
 8008bac:	e000      	b.n	8008bb0 <xQueueReceive+0x78>
 8008bae:	2300      	movs	r3, #0
 8008bb0:	2b00      	cmp	r3, #0
 8008bb2:	d10b      	bne.n	8008bcc <xQueueReceive+0x94>
	__asm volatile
 8008bb4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008bb8:	f383 8811 	msr	BASEPRI, r3
 8008bbc:	f3bf 8f6f 	isb	sy
 8008bc0:	f3bf 8f4f 	dsb	sy
 8008bc4:	61bb      	str	r3, [r7, #24]
}
 8008bc6:	bf00      	nop
 8008bc8:	bf00      	nop
 8008bca:	e7fd      	b.n	8008bc8 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8008bcc:	f002 f8b4 	bl	800ad38 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008bd0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008bd2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008bd4:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8008bd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008bd8:	2b00      	cmp	r3, #0
 8008bda:	d01f      	beq.n	8008c1c <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8008bdc:	68b9      	ldr	r1, [r7, #8]
 8008bde:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008be0:	f000 fac4 	bl	800916c <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8008be4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008be6:	1e5a      	subs	r2, r3, #1
 8008be8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008bea:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008bec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008bee:	691b      	ldr	r3, [r3, #16]
 8008bf0:	2b00      	cmp	r3, #0
 8008bf2:	d00f      	beq.n	8008c14 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008bf4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008bf6:	3310      	adds	r3, #16
 8008bf8:	4618      	mov	r0, r3
 8008bfa:	f001 f861 	bl	8009cc0 <xTaskRemoveFromEventList>
 8008bfe:	4603      	mov	r3, r0
 8008c00:	2b00      	cmp	r3, #0
 8008c02:	d007      	beq.n	8008c14 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8008c04:	4b3c      	ldr	r3, [pc, #240]	@ (8008cf8 <xQueueReceive+0x1c0>)
 8008c06:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008c0a:	601a      	str	r2, [r3, #0]
 8008c0c:	f3bf 8f4f 	dsb	sy
 8008c10:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8008c14:	f002 f8c2 	bl	800ad9c <vPortExitCritical>
				return pdPASS;
 8008c18:	2301      	movs	r3, #1
 8008c1a:	e069      	b.n	8008cf0 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8008c1c:	687b      	ldr	r3, [r7, #4]
 8008c1e:	2b00      	cmp	r3, #0
 8008c20:	d103      	bne.n	8008c2a <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8008c22:	f002 f8bb 	bl	800ad9c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8008c26:	2300      	movs	r3, #0
 8008c28:	e062      	b.n	8008cf0 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8008c2a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008c2c:	2b00      	cmp	r3, #0
 8008c2e:	d106      	bne.n	8008c3e <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8008c30:	f107 0310 	add.w	r3, r7, #16
 8008c34:	4618      	mov	r0, r3
 8008c36:	f001 f8a7 	bl	8009d88 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8008c3a:	2301      	movs	r3, #1
 8008c3c:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8008c3e:	f002 f8ad 	bl	800ad9c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8008c42:	f000 fe05 	bl	8009850 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8008c46:	f002 f877 	bl	800ad38 <vPortEnterCritical>
 8008c4a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008c4c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008c50:	b25b      	sxtb	r3, r3
 8008c52:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008c56:	d103      	bne.n	8008c60 <xQueueReceive+0x128>
 8008c58:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008c5a:	2200      	movs	r2, #0
 8008c5c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008c60:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008c62:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008c66:	b25b      	sxtb	r3, r3
 8008c68:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008c6c:	d103      	bne.n	8008c76 <xQueueReceive+0x13e>
 8008c6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008c70:	2200      	movs	r2, #0
 8008c72:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008c76:	f002 f891 	bl	800ad9c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8008c7a:	1d3a      	adds	r2, r7, #4
 8008c7c:	f107 0310 	add.w	r3, r7, #16
 8008c80:	4611      	mov	r1, r2
 8008c82:	4618      	mov	r0, r3
 8008c84:	f001 f896 	bl	8009db4 <xTaskCheckForTimeOut>
 8008c88:	4603      	mov	r3, r0
 8008c8a:	2b00      	cmp	r3, #0
 8008c8c:	d123      	bne.n	8008cd6 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008c8e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008c90:	f000 fae4 	bl	800925c <prvIsQueueEmpty>
 8008c94:	4603      	mov	r3, r0
 8008c96:	2b00      	cmp	r3, #0
 8008c98:	d017      	beq.n	8008cca <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8008c9a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008c9c:	3324      	adds	r3, #36	@ 0x24
 8008c9e:	687a      	ldr	r2, [r7, #4]
 8008ca0:	4611      	mov	r1, r2
 8008ca2:	4618      	mov	r0, r3
 8008ca4:	f000 ffba 	bl	8009c1c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8008ca8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008caa:	f000 fa85 	bl	80091b8 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8008cae:	f000 fddd 	bl	800986c <xTaskResumeAll>
 8008cb2:	4603      	mov	r3, r0
 8008cb4:	2b00      	cmp	r3, #0
 8008cb6:	d189      	bne.n	8008bcc <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8008cb8:	4b0f      	ldr	r3, [pc, #60]	@ (8008cf8 <xQueueReceive+0x1c0>)
 8008cba:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008cbe:	601a      	str	r2, [r3, #0]
 8008cc0:	f3bf 8f4f 	dsb	sy
 8008cc4:	f3bf 8f6f 	isb	sy
 8008cc8:	e780      	b.n	8008bcc <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8008cca:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008ccc:	f000 fa74 	bl	80091b8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8008cd0:	f000 fdcc 	bl	800986c <xTaskResumeAll>
 8008cd4:	e77a      	b.n	8008bcc <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8008cd6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008cd8:	f000 fa6e 	bl	80091b8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8008cdc:	f000 fdc6 	bl	800986c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008ce0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008ce2:	f000 fabb 	bl	800925c <prvIsQueueEmpty>
 8008ce6:	4603      	mov	r3, r0
 8008ce8:	2b00      	cmp	r3, #0
 8008cea:	f43f af6f 	beq.w	8008bcc <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8008cee:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8008cf0:	4618      	mov	r0, r3
 8008cf2:	3730      	adds	r7, #48	@ 0x30
 8008cf4:	46bd      	mov	sp, r7
 8008cf6:	bd80      	pop	{r7, pc}
 8008cf8:	e000ed04 	.word	0xe000ed04

08008cfc <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8008cfc:	b580      	push	{r7, lr}
 8008cfe:	b08e      	sub	sp, #56	@ 0x38
 8008d00:	af00      	add	r7, sp, #0
 8008d02:	6078      	str	r0, [r7, #4]
 8008d04:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8008d06:	2300      	movs	r3, #0
 8008d08:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8008d0a:	687b      	ldr	r3, [r7, #4]
 8008d0c:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8008d0e:	2300      	movs	r3, #0
 8008d10:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8008d12:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008d14:	2b00      	cmp	r3, #0
 8008d16:	d10b      	bne.n	8008d30 <xQueueSemaphoreTake+0x34>
	__asm volatile
 8008d18:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008d1c:	f383 8811 	msr	BASEPRI, r3
 8008d20:	f3bf 8f6f 	isb	sy
 8008d24:	f3bf 8f4f 	dsb	sy
 8008d28:	623b      	str	r3, [r7, #32]
}
 8008d2a:	bf00      	nop
 8008d2c:	bf00      	nop
 8008d2e:	e7fd      	b.n	8008d2c <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8008d30:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008d32:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008d34:	2b00      	cmp	r3, #0
 8008d36:	d00b      	beq.n	8008d50 <xQueueSemaphoreTake+0x54>
	__asm volatile
 8008d38:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008d3c:	f383 8811 	msr	BASEPRI, r3
 8008d40:	f3bf 8f6f 	isb	sy
 8008d44:	f3bf 8f4f 	dsb	sy
 8008d48:	61fb      	str	r3, [r7, #28]
}
 8008d4a:	bf00      	nop
 8008d4c:	bf00      	nop
 8008d4e:	e7fd      	b.n	8008d4c <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8008d50:	f001 f986 	bl	800a060 <xTaskGetSchedulerState>
 8008d54:	4603      	mov	r3, r0
 8008d56:	2b00      	cmp	r3, #0
 8008d58:	d102      	bne.n	8008d60 <xQueueSemaphoreTake+0x64>
 8008d5a:	683b      	ldr	r3, [r7, #0]
 8008d5c:	2b00      	cmp	r3, #0
 8008d5e:	d101      	bne.n	8008d64 <xQueueSemaphoreTake+0x68>
 8008d60:	2301      	movs	r3, #1
 8008d62:	e000      	b.n	8008d66 <xQueueSemaphoreTake+0x6a>
 8008d64:	2300      	movs	r3, #0
 8008d66:	2b00      	cmp	r3, #0
 8008d68:	d10b      	bne.n	8008d82 <xQueueSemaphoreTake+0x86>
	__asm volatile
 8008d6a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008d6e:	f383 8811 	msr	BASEPRI, r3
 8008d72:	f3bf 8f6f 	isb	sy
 8008d76:	f3bf 8f4f 	dsb	sy
 8008d7a:	61bb      	str	r3, [r7, #24]
}
 8008d7c:	bf00      	nop
 8008d7e:	bf00      	nop
 8008d80:	e7fd      	b.n	8008d7e <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8008d82:	f001 ffd9 	bl	800ad38 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8008d86:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008d88:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008d8a:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8008d8c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008d8e:	2b00      	cmp	r3, #0
 8008d90:	d024      	beq.n	8008ddc <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8008d92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008d94:	1e5a      	subs	r2, r3, #1
 8008d96:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008d98:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8008d9a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008d9c:	681b      	ldr	r3, [r3, #0]
 8008d9e:	2b00      	cmp	r3, #0
 8008da0:	d104      	bne.n	8008dac <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8008da2:	f001 fad7 	bl	800a354 <pvTaskIncrementMutexHeldCount>
 8008da6:	4602      	mov	r2, r0
 8008da8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008daa:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008dac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008dae:	691b      	ldr	r3, [r3, #16]
 8008db0:	2b00      	cmp	r3, #0
 8008db2:	d00f      	beq.n	8008dd4 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008db4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008db6:	3310      	adds	r3, #16
 8008db8:	4618      	mov	r0, r3
 8008dba:	f000 ff81 	bl	8009cc0 <xTaskRemoveFromEventList>
 8008dbe:	4603      	mov	r3, r0
 8008dc0:	2b00      	cmp	r3, #0
 8008dc2:	d007      	beq.n	8008dd4 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8008dc4:	4b54      	ldr	r3, [pc, #336]	@ (8008f18 <xQueueSemaphoreTake+0x21c>)
 8008dc6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008dca:	601a      	str	r2, [r3, #0]
 8008dcc:	f3bf 8f4f 	dsb	sy
 8008dd0:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8008dd4:	f001 ffe2 	bl	800ad9c <vPortExitCritical>
				return pdPASS;
 8008dd8:	2301      	movs	r3, #1
 8008dda:	e098      	b.n	8008f0e <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8008ddc:	683b      	ldr	r3, [r7, #0]
 8008dde:	2b00      	cmp	r3, #0
 8008de0:	d112      	bne.n	8008e08 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8008de2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008de4:	2b00      	cmp	r3, #0
 8008de6:	d00b      	beq.n	8008e00 <xQueueSemaphoreTake+0x104>
	__asm volatile
 8008de8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008dec:	f383 8811 	msr	BASEPRI, r3
 8008df0:	f3bf 8f6f 	isb	sy
 8008df4:	f3bf 8f4f 	dsb	sy
 8008df8:	617b      	str	r3, [r7, #20]
}
 8008dfa:	bf00      	nop
 8008dfc:	bf00      	nop
 8008dfe:	e7fd      	b.n	8008dfc <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8008e00:	f001 ffcc 	bl	800ad9c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8008e04:	2300      	movs	r3, #0
 8008e06:	e082      	b.n	8008f0e <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 8008e08:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008e0a:	2b00      	cmp	r3, #0
 8008e0c:	d106      	bne.n	8008e1c <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8008e0e:	f107 030c 	add.w	r3, r7, #12
 8008e12:	4618      	mov	r0, r3
 8008e14:	f000 ffb8 	bl	8009d88 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8008e18:	2301      	movs	r3, #1
 8008e1a:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8008e1c:	f001 ffbe 	bl	800ad9c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8008e20:	f000 fd16 	bl	8009850 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8008e24:	f001 ff88 	bl	800ad38 <vPortEnterCritical>
 8008e28:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008e2a:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008e2e:	b25b      	sxtb	r3, r3
 8008e30:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008e34:	d103      	bne.n	8008e3e <xQueueSemaphoreTake+0x142>
 8008e36:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008e38:	2200      	movs	r2, #0
 8008e3a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008e3e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008e40:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008e44:	b25b      	sxtb	r3, r3
 8008e46:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008e4a:	d103      	bne.n	8008e54 <xQueueSemaphoreTake+0x158>
 8008e4c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008e4e:	2200      	movs	r2, #0
 8008e50:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008e54:	f001 ffa2 	bl	800ad9c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8008e58:	463a      	mov	r2, r7
 8008e5a:	f107 030c 	add.w	r3, r7, #12
 8008e5e:	4611      	mov	r1, r2
 8008e60:	4618      	mov	r0, r3
 8008e62:	f000 ffa7 	bl	8009db4 <xTaskCheckForTimeOut>
 8008e66:	4603      	mov	r3, r0
 8008e68:	2b00      	cmp	r3, #0
 8008e6a:	d132      	bne.n	8008ed2 <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008e6c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8008e6e:	f000 f9f5 	bl	800925c <prvIsQueueEmpty>
 8008e72:	4603      	mov	r3, r0
 8008e74:	2b00      	cmp	r3, #0
 8008e76:	d026      	beq.n	8008ec6 <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8008e78:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008e7a:	681b      	ldr	r3, [r3, #0]
 8008e7c:	2b00      	cmp	r3, #0
 8008e7e:	d109      	bne.n	8008e94 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 8008e80:	f001 ff5a 	bl	800ad38 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8008e84:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008e86:	689b      	ldr	r3, [r3, #8]
 8008e88:	4618      	mov	r0, r3
 8008e8a:	f001 f907 	bl	800a09c <xTaskPriorityInherit>
 8008e8e:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 8008e90:	f001 ff84 	bl	800ad9c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8008e94:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008e96:	3324      	adds	r3, #36	@ 0x24
 8008e98:	683a      	ldr	r2, [r7, #0]
 8008e9a:	4611      	mov	r1, r2
 8008e9c:	4618      	mov	r0, r3
 8008e9e:	f000 febd 	bl	8009c1c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8008ea2:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8008ea4:	f000 f988 	bl	80091b8 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8008ea8:	f000 fce0 	bl	800986c <xTaskResumeAll>
 8008eac:	4603      	mov	r3, r0
 8008eae:	2b00      	cmp	r3, #0
 8008eb0:	f47f af67 	bne.w	8008d82 <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 8008eb4:	4b18      	ldr	r3, [pc, #96]	@ (8008f18 <xQueueSemaphoreTake+0x21c>)
 8008eb6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008eba:	601a      	str	r2, [r3, #0]
 8008ebc:	f3bf 8f4f 	dsb	sy
 8008ec0:	f3bf 8f6f 	isb	sy
 8008ec4:	e75d      	b.n	8008d82 <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8008ec6:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8008ec8:	f000 f976 	bl	80091b8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8008ecc:	f000 fcce 	bl	800986c <xTaskResumeAll>
 8008ed0:	e757      	b.n	8008d82 <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8008ed2:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8008ed4:	f000 f970 	bl	80091b8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8008ed8:	f000 fcc8 	bl	800986c <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008edc:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8008ede:	f000 f9bd 	bl	800925c <prvIsQueueEmpty>
 8008ee2:	4603      	mov	r3, r0
 8008ee4:	2b00      	cmp	r3, #0
 8008ee6:	f43f af4c 	beq.w	8008d82 <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8008eea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008eec:	2b00      	cmp	r3, #0
 8008eee:	d00d      	beq.n	8008f0c <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 8008ef0:	f001 ff22 	bl	800ad38 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8008ef4:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8008ef6:	f000 f8b7 	bl	8009068 <prvGetDisinheritPriorityAfterTimeout>
 8008efa:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8008efc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008efe:	689b      	ldr	r3, [r3, #8]
 8008f00:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8008f02:	4618      	mov	r0, r3
 8008f04:	f001 f9a2 	bl	800a24c <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8008f08:	f001 ff48 	bl	800ad9c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8008f0c:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8008f0e:	4618      	mov	r0, r3
 8008f10:	3738      	adds	r7, #56	@ 0x38
 8008f12:	46bd      	mov	sp, r7
 8008f14:	bd80      	pop	{r7, pc}
 8008f16:	bf00      	nop
 8008f18:	e000ed04 	.word	0xe000ed04

08008f1c <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8008f1c:	b580      	push	{r7, lr}
 8008f1e:	b08e      	sub	sp, #56	@ 0x38
 8008f20:	af00      	add	r7, sp, #0
 8008f22:	60f8      	str	r0, [r7, #12]
 8008f24:	60b9      	str	r1, [r7, #8]
 8008f26:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8008f28:	68fb      	ldr	r3, [r7, #12]
 8008f2a:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8008f2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f2e:	2b00      	cmp	r3, #0
 8008f30:	d10b      	bne.n	8008f4a <xQueueReceiveFromISR+0x2e>
	__asm volatile
 8008f32:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008f36:	f383 8811 	msr	BASEPRI, r3
 8008f3a:	f3bf 8f6f 	isb	sy
 8008f3e:	f3bf 8f4f 	dsb	sy
 8008f42:	623b      	str	r3, [r7, #32]
}
 8008f44:	bf00      	nop
 8008f46:	bf00      	nop
 8008f48:	e7fd      	b.n	8008f46 <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008f4a:	68bb      	ldr	r3, [r7, #8]
 8008f4c:	2b00      	cmp	r3, #0
 8008f4e:	d103      	bne.n	8008f58 <xQueueReceiveFromISR+0x3c>
 8008f50:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f52:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008f54:	2b00      	cmp	r3, #0
 8008f56:	d101      	bne.n	8008f5c <xQueueReceiveFromISR+0x40>
 8008f58:	2301      	movs	r3, #1
 8008f5a:	e000      	b.n	8008f5e <xQueueReceiveFromISR+0x42>
 8008f5c:	2300      	movs	r3, #0
 8008f5e:	2b00      	cmp	r3, #0
 8008f60:	d10b      	bne.n	8008f7a <xQueueReceiveFromISR+0x5e>
	__asm volatile
 8008f62:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008f66:	f383 8811 	msr	BASEPRI, r3
 8008f6a:	f3bf 8f6f 	isb	sy
 8008f6e:	f3bf 8f4f 	dsb	sy
 8008f72:	61fb      	str	r3, [r7, #28]
}
 8008f74:	bf00      	nop
 8008f76:	bf00      	nop
 8008f78:	e7fd      	b.n	8008f76 <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8008f7a:	f001 ffbd 	bl	800aef8 <vPortValidateInterruptPriority>
	__asm volatile
 8008f7e:	f3ef 8211 	mrs	r2, BASEPRI
 8008f82:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008f86:	f383 8811 	msr	BASEPRI, r3
 8008f8a:	f3bf 8f6f 	isb	sy
 8008f8e:	f3bf 8f4f 	dsb	sy
 8008f92:	61ba      	str	r2, [r7, #24]
 8008f94:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8008f96:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8008f98:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008f9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f9c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008f9e:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8008fa0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008fa2:	2b00      	cmp	r3, #0
 8008fa4:	d02f      	beq.n	8009006 <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8008fa6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008fa8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008fac:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8008fb0:	68b9      	ldr	r1, [r7, #8]
 8008fb2:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8008fb4:	f000 f8da 	bl	800916c <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8008fb8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008fba:	1e5a      	subs	r2, r3, #1
 8008fbc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008fbe:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8008fc0:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8008fc4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008fc8:	d112      	bne.n	8008ff0 <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008fca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008fcc:	691b      	ldr	r3, [r3, #16]
 8008fce:	2b00      	cmp	r3, #0
 8008fd0:	d016      	beq.n	8009000 <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008fd2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008fd4:	3310      	adds	r3, #16
 8008fd6:	4618      	mov	r0, r3
 8008fd8:	f000 fe72 	bl	8009cc0 <xTaskRemoveFromEventList>
 8008fdc:	4603      	mov	r3, r0
 8008fde:	2b00      	cmp	r3, #0
 8008fe0:	d00e      	beq.n	8009000 <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8008fe2:	687b      	ldr	r3, [r7, #4]
 8008fe4:	2b00      	cmp	r3, #0
 8008fe6:	d00b      	beq.n	8009000 <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8008fe8:	687b      	ldr	r3, [r7, #4]
 8008fea:	2201      	movs	r2, #1
 8008fec:	601a      	str	r2, [r3, #0]
 8008fee:	e007      	b.n	8009000 <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8008ff0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008ff4:	3301      	adds	r3, #1
 8008ff6:	b2db      	uxtb	r3, r3
 8008ff8:	b25a      	sxtb	r2, r3
 8008ffa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ffc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 8009000:	2301      	movs	r3, #1
 8009002:	637b      	str	r3, [r7, #52]	@ 0x34
 8009004:	e001      	b.n	800900a <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 8009006:	2300      	movs	r3, #0
 8009008:	637b      	str	r3, [r7, #52]	@ 0x34
 800900a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800900c:	613b      	str	r3, [r7, #16]
	__asm volatile
 800900e:	693b      	ldr	r3, [r7, #16]
 8009010:	f383 8811 	msr	BASEPRI, r3
}
 8009014:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8009016:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8009018:	4618      	mov	r0, r3
 800901a:	3738      	adds	r7, #56	@ 0x38
 800901c:	46bd      	mov	sp, r7
 800901e:	bd80      	pop	{r7, pc}

08009020 <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 8009020:	b580      	push	{r7, lr}
 8009022:	b084      	sub	sp, #16
 8009024:	af00      	add	r7, sp, #0
 8009026:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 8009028:	687b      	ldr	r3, [r7, #4]
 800902a:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800902c:	68fb      	ldr	r3, [r7, #12]
 800902e:	2b00      	cmp	r3, #0
 8009030:	d10b      	bne.n	800904a <vQueueDelete+0x2a>
	__asm volatile
 8009032:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009036:	f383 8811 	msr	BASEPRI, r3
 800903a:	f3bf 8f6f 	isb	sy
 800903e:	f3bf 8f4f 	dsb	sy
 8009042:	60bb      	str	r3, [r7, #8]
}
 8009044:	bf00      	nop
 8009046:	bf00      	nop
 8009048:	e7fd      	b.n	8009046 <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 800904a:	68f8      	ldr	r0, [r7, #12]
 800904c:	f000 f95e 	bl	800930c <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8009050:	68fb      	ldr	r3, [r7, #12]
 8009052:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 8009056:	2b00      	cmp	r3, #0
 8009058:	d102      	bne.n	8009060 <vQueueDelete+0x40>
		{
			vPortFree( pxQueue );
 800905a:	68f8      	ldr	r0, [r7, #12]
 800905c:	f002 f85c 	bl	800b118 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 8009060:	bf00      	nop
 8009062:	3710      	adds	r7, #16
 8009064:	46bd      	mov	sp, r7
 8009066:	bd80      	pop	{r7, pc}

08009068 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8009068:	b480      	push	{r7}
 800906a:	b085      	sub	sp, #20
 800906c:	af00      	add	r7, sp, #0
 800906e:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8009070:	687b      	ldr	r3, [r7, #4]
 8009072:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009074:	2b00      	cmp	r3, #0
 8009076:	d006      	beq.n	8009086 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8009078:	687b      	ldr	r3, [r7, #4]
 800907a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800907c:	681b      	ldr	r3, [r3, #0]
 800907e:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 8009082:	60fb      	str	r3, [r7, #12]
 8009084:	e001      	b.n	800908a <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8009086:	2300      	movs	r3, #0
 8009088:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800908a:	68fb      	ldr	r3, [r7, #12]
	}
 800908c:	4618      	mov	r0, r3
 800908e:	3714      	adds	r7, #20
 8009090:	46bd      	mov	sp, r7
 8009092:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009096:	4770      	bx	lr

08009098 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8009098:	b580      	push	{r7, lr}
 800909a:	b086      	sub	sp, #24
 800909c:	af00      	add	r7, sp, #0
 800909e:	60f8      	str	r0, [r7, #12]
 80090a0:	60b9      	str	r1, [r7, #8]
 80090a2:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80090a4:	2300      	movs	r3, #0
 80090a6:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80090a8:	68fb      	ldr	r3, [r7, #12]
 80090aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80090ac:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80090ae:	68fb      	ldr	r3, [r7, #12]
 80090b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80090b2:	2b00      	cmp	r3, #0
 80090b4:	d10d      	bne.n	80090d2 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80090b6:	68fb      	ldr	r3, [r7, #12]
 80090b8:	681b      	ldr	r3, [r3, #0]
 80090ba:	2b00      	cmp	r3, #0
 80090bc:	d14d      	bne.n	800915a <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80090be:	68fb      	ldr	r3, [r7, #12]
 80090c0:	689b      	ldr	r3, [r3, #8]
 80090c2:	4618      	mov	r0, r3
 80090c4:	f001 f852 	bl	800a16c <xTaskPriorityDisinherit>
 80090c8:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80090ca:	68fb      	ldr	r3, [r7, #12]
 80090cc:	2200      	movs	r2, #0
 80090ce:	609a      	str	r2, [r3, #8]
 80090d0:	e043      	b.n	800915a <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80090d2:	687b      	ldr	r3, [r7, #4]
 80090d4:	2b00      	cmp	r3, #0
 80090d6:	d119      	bne.n	800910c <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80090d8:	68fb      	ldr	r3, [r7, #12]
 80090da:	6858      	ldr	r0, [r3, #4]
 80090dc:	68fb      	ldr	r3, [r7, #12]
 80090de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80090e0:	461a      	mov	r2, r3
 80090e2:	68b9      	ldr	r1, [r7, #8]
 80090e4:	f00d fe33 	bl	8016d4e <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80090e8:	68fb      	ldr	r3, [r7, #12]
 80090ea:	685a      	ldr	r2, [r3, #4]
 80090ec:	68fb      	ldr	r3, [r7, #12]
 80090ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80090f0:	441a      	add	r2, r3
 80090f2:	68fb      	ldr	r3, [r7, #12]
 80090f4:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80090f6:	68fb      	ldr	r3, [r7, #12]
 80090f8:	685a      	ldr	r2, [r3, #4]
 80090fa:	68fb      	ldr	r3, [r7, #12]
 80090fc:	689b      	ldr	r3, [r3, #8]
 80090fe:	429a      	cmp	r2, r3
 8009100:	d32b      	bcc.n	800915a <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8009102:	68fb      	ldr	r3, [r7, #12]
 8009104:	681a      	ldr	r2, [r3, #0]
 8009106:	68fb      	ldr	r3, [r7, #12]
 8009108:	605a      	str	r2, [r3, #4]
 800910a:	e026      	b.n	800915a <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800910c:	68fb      	ldr	r3, [r7, #12]
 800910e:	68d8      	ldr	r0, [r3, #12]
 8009110:	68fb      	ldr	r3, [r7, #12]
 8009112:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009114:	461a      	mov	r2, r3
 8009116:	68b9      	ldr	r1, [r7, #8]
 8009118:	f00d fe19 	bl	8016d4e <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800911c:	68fb      	ldr	r3, [r7, #12]
 800911e:	68da      	ldr	r2, [r3, #12]
 8009120:	68fb      	ldr	r3, [r7, #12]
 8009122:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009124:	425b      	negs	r3, r3
 8009126:	441a      	add	r2, r3
 8009128:	68fb      	ldr	r3, [r7, #12]
 800912a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800912c:	68fb      	ldr	r3, [r7, #12]
 800912e:	68da      	ldr	r2, [r3, #12]
 8009130:	68fb      	ldr	r3, [r7, #12]
 8009132:	681b      	ldr	r3, [r3, #0]
 8009134:	429a      	cmp	r2, r3
 8009136:	d207      	bcs.n	8009148 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8009138:	68fb      	ldr	r3, [r7, #12]
 800913a:	689a      	ldr	r2, [r3, #8]
 800913c:	68fb      	ldr	r3, [r7, #12]
 800913e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009140:	425b      	negs	r3, r3
 8009142:	441a      	add	r2, r3
 8009144:	68fb      	ldr	r3, [r7, #12]
 8009146:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8009148:	687b      	ldr	r3, [r7, #4]
 800914a:	2b02      	cmp	r3, #2
 800914c:	d105      	bne.n	800915a <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800914e:	693b      	ldr	r3, [r7, #16]
 8009150:	2b00      	cmp	r3, #0
 8009152:	d002      	beq.n	800915a <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8009154:	693b      	ldr	r3, [r7, #16]
 8009156:	3b01      	subs	r3, #1
 8009158:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800915a:	693b      	ldr	r3, [r7, #16]
 800915c:	1c5a      	adds	r2, r3, #1
 800915e:	68fb      	ldr	r3, [r7, #12]
 8009160:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8009162:	697b      	ldr	r3, [r7, #20]
}
 8009164:	4618      	mov	r0, r3
 8009166:	3718      	adds	r7, #24
 8009168:	46bd      	mov	sp, r7
 800916a:	bd80      	pop	{r7, pc}

0800916c <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800916c:	b580      	push	{r7, lr}
 800916e:	b082      	sub	sp, #8
 8009170:	af00      	add	r7, sp, #0
 8009172:	6078      	str	r0, [r7, #4]
 8009174:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8009176:	687b      	ldr	r3, [r7, #4]
 8009178:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800917a:	2b00      	cmp	r3, #0
 800917c:	d018      	beq.n	80091b0 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800917e:	687b      	ldr	r3, [r7, #4]
 8009180:	68da      	ldr	r2, [r3, #12]
 8009182:	687b      	ldr	r3, [r7, #4]
 8009184:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009186:	441a      	add	r2, r3
 8009188:	687b      	ldr	r3, [r7, #4]
 800918a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800918c:	687b      	ldr	r3, [r7, #4]
 800918e:	68da      	ldr	r2, [r3, #12]
 8009190:	687b      	ldr	r3, [r7, #4]
 8009192:	689b      	ldr	r3, [r3, #8]
 8009194:	429a      	cmp	r2, r3
 8009196:	d303      	bcc.n	80091a0 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8009198:	687b      	ldr	r3, [r7, #4]
 800919a:	681a      	ldr	r2, [r3, #0]
 800919c:	687b      	ldr	r3, [r7, #4]
 800919e:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80091a0:	687b      	ldr	r3, [r7, #4]
 80091a2:	68d9      	ldr	r1, [r3, #12]
 80091a4:	687b      	ldr	r3, [r7, #4]
 80091a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80091a8:	461a      	mov	r2, r3
 80091aa:	6838      	ldr	r0, [r7, #0]
 80091ac:	f00d fdcf 	bl	8016d4e <memcpy>
	}
}
 80091b0:	bf00      	nop
 80091b2:	3708      	adds	r7, #8
 80091b4:	46bd      	mov	sp, r7
 80091b6:	bd80      	pop	{r7, pc}

080091b8 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80091b8:	b580      	push	{r7, lr}
 80091ba:	b084      	sub	sp, #16
 80091bc:	af00      	add	r7, sp, #0
 80091be:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80091c0:	f001 fdba 	bl	800ad38 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80091c4:	687b      	ldr	r3, [r7, #4]
 80091c6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80091ca:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80091cc:	e011      	b.n	80091f2 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80091ce:	687b      	ldr	r3, [r7, #4]
 80091d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80091d2:	2b00      	cmp	r3, #0
 80091d4:	d012      	beq.n	80091fc <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80091d6:	687b      	ldr	r3, [r7, #4]
 80091d8:	3324      	adds	r3, #36	@ 0x24
 80091da:	4618      	mov	r0, r3
 80091dc:	f000 fd70 	bl	8009cc0 <xTaskRemoveFromEventList>
 80091e0:	4603      	mov	r3, r0
 80091e2:	2b00      	cmp	r3, #0
 80091e4:	d001      	beq.n	80091ea <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80091e6:	f000 fe49 	bl	8009e7c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80091ea:	7bfb      	ldrb	r3, [r7, #15]
 80091ec:	3b01      	subs	r3, #1
 80091ee:	b2db      	uxtb	r3, r3
 80091f0:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80091f2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80091f6:	2b00      	cmp	r3, #0
 80091f8:	dce9      	bgt.n	80091ce <prvUnlockQueue+0x16>
 80091fa:	e000      	b.n	80091fe <prvUnlockQueue+0x46>
					break;
 80091fc:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80091fe:	687b      	ldr	r3, [r7, #4]
 8009200:	22ff      	movs	r2, #255	@ 0xff
 8009202:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8009206:	f001 fdc9 	bl	800ad9c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800920a:	f001 fd95 	bl	800ad38 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800920e:	687b      	ldr	r3, [r7, #4]
 8009210:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8009214:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8009216:	e011      	b.n	800923c <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009218:	687b      	ldr	r3, [r7, #4]
 800921a:	691b      	ldr	r3, [r3, #16]
 800921c:	2b00      	cmp	r3, #0
 800921e:	d012      	beq.n	8009246 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009220:	687b      	ldr	r3, [r7, #4]
 8009222:	3310      	adds	r3, #16
 8009224:	4618      	mov	r0, r3
 8009226:	f000 fd4b 	bl	8009cc0 <xTaskRemoveFromEventList>
 800922a:	4603      	mov	r3, r0
 800922c:	2b00      	cmp	r3, #0
 800922e:	d001      	beq.n	8009234 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8009230:	f000 fe24 	bl	8009e7c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8009234:	7bbb      	ldrb	r3, [r7, #14]
 8009236:	3b01      	subs	r3, #1
 8009238:	b2db      	uxtb	r3, r3
 800923a:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800923c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009240:	2b00      	cmp	r3, #0
 8009242:	dce9      	bgt.n	8009218 <prvUnlockQueue+0x60>
 8009244:	e000      	b.n	8009248 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8009246:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8009248:	687b      	ldr	r3, [r7, #4]
 800924a:	22ff      	movs	r2, #255	@ 0xff
 800924c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8009250:	f001 fda4 	bl	800ad9c <vPortExitCritical>
}
 8009254:	bf00      	nop
 8009256:	3710      	adds	r7, #16
 8009258:	46bd      	mov	sp, r7
 800925a:	bd80      	pop	{r7, pc}

0800925c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800925c:	b580      	push	{r7, lr}
 800925e:	b084      	sub	sp, #16
 8009260:	af00      	add	r7, sp, #0
 8009262:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8009264:	f001 fd68 	bl	800ad38 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8009268:	687b      	ldr	r3, [r7, #4]
 800926a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800926c:	2b00      	cmp	r3, #0
 800926e:	d102      	bne.n	8009276 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8009270:	2301      	movs	r3, #1
 8009272:	60fb      	str	r3, [r7, #12]
 8009274:	e001      	b.n	800927a <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8009276:	2300      	movs	r3, #0
 8009278:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800927a:	f001 fd8f 	bl	800ad9c <vPortExitCritical>

	return xReturn;
 800927e:	68fb      	ldr	r3, [r7, #12]
}
 8009280:	4618      	mov	r0, r3
 8009282:	3710      	adds	r7, #16
 8009284:	46bd      	mov	sp, r7
 8009286:	bd80      	pop	{r7, pc}

08009288 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8009288:	b580      	push	{r7, lr}
 800928a:	b084      	sub	sp, #16
 800928c:	af00      	add	r7, sp, #0
 800928e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8009290:	f001 fd52 	bl	800ad38 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8009294:	687b      	ldr	r3, [r7, #4]
 8009296:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009298:	687b      	ldr	r3, [r7, #4]
 800929a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800929c:	429a      	cmp	r2, r3
 800929e:	d102      	bne.n	80092a6 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80092a0:	2301      	movs	r3, #1
 80092a2:	60fb      	str	r3, [r7, #12]
 80092a4:	e001      	b.n	80092aa <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80092a6:	2300      	movs	r3, #0
 80092a8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80092aa:	f001 fd77 	bl	800ad9c <vPortExitCritical>

	return xReturn;
 80092ae:	68fb      	ldr	r3, [r7, #12]
}
 80092b0:	4618      	mov	r0, r3
 80092b2:	3710      	adds	r7, #16
 80092b4:	46bd      	mov	sp, r7
 80092b6:	bd80      	pop	{r7, pc}

080092b8 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 80092b8:	b480      	push	{r7}
 80092ba:	b085      	sub	sp, #20
 80092bc:	af00      	add	r7, sp, #0
 80092be:	6078      	str	r0, [r7, #4]
 80092c0:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80092c2:	2300      	movs	r3, #0
 80092c4:	60fb      	str	r3, [r7, #12]
 80092c6:	e014      	b.n	80092f2 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80092c8:	4a0f      	ldr	r2, [pc, #60]	@ (8009308 <vQueueAddToRegistry+0x50>)
 80092ca:	68fb      	ldr	r3, [r7, #12]
 80092cc:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80092d0:	2b00      	cmp	r3, #0
 80092d2:	d10b      	bne.n	80092ec <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80092d4:	490c      	ldr	r1, [pc, #48]	@ (8009308 <vQueueAddToRegistry+0x50>)
 80092d6:	68fb      	ldr	r3, [r7, #12]
 80092d8:	683a      	ldr	r2, [r7, #0]
 80092da:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 80092de:	4a0a      	ldr	r2, [pc, #40]	@ (8009308 <vQueueAddToRegistry+0x50>)
 80092e0:	68fb      	ldr	r3, [r7, #12]
 80092e2:	00db      	lsls	r3, r3, #3
 80092e4:	4413      	add	r3, r2
 80092e6:	687a      	ldr	r2, [r7, #4]
 80092e8:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 80092ea:	e006      	b.n	80092fa <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80092ec:	68fb      	ldr	r3, [r7, #12]
 80092ee:	3301      	adds	r3, #1
 80092f0:	60fb      	str	r3, [r7, #12]
 80092f2:	68fb      	ldr	r3, [r7, #12]
 80092f4:	2b07      	cmp	r3, #7
 80092f6:	d9e7      	bls.n	80092c8 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80092f8:	bf00      	nop
 80092fa:	bf00      	nop
 80092fc:	3714      	adds	r7, #20
 80092fe:	46bd      	mov	sp, r7
 8009300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009304:	4770      	bx	lr
 8009306:	bf00      	nop
 8009308:	24000a54 	.word	0x24000a54

0800930c <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 800930c:	b480      	push	{r7}
 800930e:	b085      	sub	sp, #20
 8009310:	af00      	add	r7, sp, #0
 8009312:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8009314:	2300      	movs	r3, #0
 8009316:	60fb      	str	r3, [r7, #12]
 8009318:	e016      	b.n	8009348 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 800931a:	4a10      	ldr	r2, [pc, #64]	@ (800935c <vQueueUnregisterQueue+0x50>)
 800931c:	68fb      	ldr	r3, [r7, #12]
 800931e:	00db      	lsls	r3, r3, #3
 8009320:	4413      	add	r3, r2
 8009322:	685b      	ldr	r3, [r3, #4]
 8009324:	687a      	ldr	r2, [r7, #4]
 8009326:	429a      	cmp	r2, r3
 8009328:	d10b      	bne.n	8009342 <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 800932a:	4a0c      	ldr	r2, [pc, #48]	@ (800935c <vQueueUnregisterQueue+0x50>)
 800932c:	68fb      	ldr	r3, [r7, #12]
 800932e:	2100      	movs	r1, #0
 8009330:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 8009334:	4a09      	ldr	r2, [pc, #36]	@ (800935c <vQueueUnregisterQueue+0x50>)
 8009336:	68fb      	ldr	r3, [r7, #12]
 8009338:	00db      	lsls	r3, r3, #3
 800933a:	4413      	add	r3, r2
 800933c:	2200      	movs	r2, #0
 800933e:	605a      	str	r2, [r3, #4]
				break;
 8009340:	e006      	b.n	8009350 <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8009342:	68fb      	ldr	r3, [r7, #12]
 8009344:	3301      	adds	r3, #1
 8009346:	60fb      	str	r3, [r7, #12]
 8009348:	68fb      	ldr	r3, [r7, #12]
 800934a:	2b07      	cmp	r3, #7
 800934c:	d9e5      	bls.n	800931a <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 800934e:	bf00      	nop
 8009350:	bf00      	nop
 8009352:	3714      	adds	r7, #20
 8009354:	46bd      	mov	sp, r7
 8009356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800935a:	4770      	bx	lr
 800935c:	24000a54 	.word	0x24000a54

08009360 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8009360:	b580      	push	{r7, lr}
 8009362:	b086      	sub	sp, #24
 8009364:	af00      	add	r7, sp, #0
 8009366:	60f8      	str	r0, [r7, #12]
 8009368:	60b9      	str	r1, [r7, #8]
 800936a:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800936c:	68fb      	ldr	r3, [r7, #12]
 800936e:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8009370:	f001 fce2 	bl	800ad38 <vPortEnterCritical>
 8009374:	697b      	ldr	r3, [r7, #20]
 8009376:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800937a:	b25b      	sxtb	r3, r3
 800937c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009380:	d103      	bne.n	800938a <vQueueWaitForMessageRestricted+0x2a>
 8009382:	697b      	ldr	r3, [r7, #20]
 8009384:	2200      	movs	r2, #0
 8009386:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800938a:	697b      	ldr	r3, [r7, #20]
 800938c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8009390:	b25b      	sxtb	r3, r3
 8009392:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009396:	d103      	bne.n	80093a0 <vQueueWaitForMessageRestricted+0x40>
 8009398:	697b      	ldr	r3, [r7, #20]
 800939a:	2200      	movs	r2, #0
 800939c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80093a0:	f001 fcfc 	bl	800ad9c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80093a4:	697b      	ldr	r3, [r7, #20]
 80093a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80093a8:	2b00      	cmp	r3, #0
 80093aa:	d106      	bne.n	80093ba <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80093ac:	697b      	ldr	r3, [r7, #20]
 80093ae:	3324      	adds	r3, #36	@ 0x24
 80093b0:	687a      	ldr	r2, [r7, #4]
 80093b2:	68b9      	ldr	r1, [r7, #8]
 80093b4:	4618      	mov	r0, r3
 80093b6:	f000 fc57 	bl	8009c68 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80093ba:	6978      	ldr	r0, [r7, #20]
 80093bc:	f7ff fefc 	bl	80091b8 <prvUnlockQueue>
	}
 80093c0:	bf00      	nop
 80093c2:	3718      	adds	r7, #24
 80093c4:	46bd      	mov	sp, r7
 80093c6:	bd80      	pop	{r7, pc}

080093c8 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80093c8:	b580      	push	{r7, lr}
 80093ca:	b08e      	sub	sp, #56	@ 0x38
 80093cc:	af04      	add	r7, sp, #16
 80093ce:	60f8      	str	r0, [r7, #12]
 80093d0:	60b9      	str	r1, [r7, #8]
 80093d2:	607a      	str	r2, [r7, #4]
 80093d4:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80093d6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80093d8:	2b00      	cmp	r3, #0
 80093da:	d10b      	bne.n	80093f4 <xTaskCreateStatic+0x2c>
	__asm volatile
 80093dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80093e0:	f383 8811 	msr	BASEPRI, r3
 80093e4:	f3bf 8f6f 	isb	sy
 80093e8:	f3bf 8f4f 	dsb	sy
 80093ec:	623b      	str	r3, [r7, #32]
}
 80093ee:	bf00      	nop
 80093f0:	bf00      	nop
 80093f2:	e7fd      	b.n	80093f0 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80093f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80093f6:	2b00      	cmp	r3, #0
 80093f8:	d10b      	bne.n	8009412 <xTaskCreateStatic+0x4a>
	__asm volatile
 80093fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80093fe:	f383 8811 	msr	BASEPRI, r3
 8009402:	f3bf 8f6f 	isb	sy
 8009406:	f3bf 8f4f 	dsb	sy
 800940a:	61fb      	str	r3, [r7, #28]
}
 800940c:	bf00      	nop
 800940e:	bf00      	nop
 8009410:	e7fd      	b.n	800940e <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8009412:	235c      	movs	r3, #92	@ 0x5c
 8009414:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8009416:	693b      	ldr	r3, [r7, #16]
 8009418:	2b5c      	cmp	r3, #92	@ 0x5c
 800941a:	d00b      	beq.n	8009434 <xTaskCreateStatic+0x6c>
	__asm volatile
 800941c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009420:	f383 8811 	msr	BASEPRI, r3
 8009424:	f3bf 8f6f 	isb	sy
 8009428:	f3bf 8f4f 	dsb	sy
 800942c:	61bb      	str	r3, [r7, #24]
}
 800942e:	bf00      	nop
 8009430:	bf00      	nop
 8009432:	e7fd      	b.n	8009430 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8009434:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8009436:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009438:	2b00      	cmp	r3, #0
 800943a:	d01e      	beq.n	800947a <xTaskCreateStatic+0xb2>
 800943c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800943e:	2b00      	cmp	r3, #0
 8009440:	d01b      	beq.n	800947a <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8009442:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009444:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8009446:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009448:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800944a:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800944c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800944e:	2202      	movs	r2, #2
 8009450:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8009454:	2300      	movs	r3, #0
 8009456:	9303      	str	r3, [sp, #12]
 8009458:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800945a:	9302      	str	r3, [sp, #8]
 800945c:	f107 0314 	add.w	r3, r7, #20
 8009460:	9301      	str	r3, [sp, #4]
 8009462:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009464:	9300      	str	r3, [sp, #0]
 8009466:	683b      	ldr	r3, [r7, #0]
 8009468:	687a      	ldr	r2, [r7, #4]
 800946a:	68b9      	ldr	r1, [r7, #8]
 800946c:	68f8      	ldr	r0, [r7, #12]
 800946e:	f000 f850 	bl	8009512 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8009472:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8009474:	f000 f8de 	bl	8009634 <prvAddNewTaskToReadyList>
 8009478:	e001      	b.n	800947e <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800947a:	2300      	movs	r3, #0
 800947c:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800947e:	697b      	ldr	r3, [r7, #20]
	}
 8009480:	4618      	mov	r0, r3
 8009482:	3728      	adds	r7, #40	@ 0x28
 8009484:	46bd      	mov	sp, r7
 8009486:	bd80      	pop	{r7, pc}

08009488 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8009488:	b580      	push	{r7, lr}
 800948a:	b08c      	sub	sp, #48	@ 0x30
 800948c:	af04      	add	r7, sp, #16
 800948e:	60f8      	str	r0, [r7, #12]
 8009490:	60b9      	str	r1, [r7, #8]
 8009492:	603b      	str	r3, [r7, #0]
 8009494:	4613      	mov	r3, r2
 8009496:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8009498:	88fb      	ldrh	r3, [r7, #6]
 800949a:	009b      	lsls	r3, r3, #2
 800949c:	4618      	mov	r0, r3
 800949e:	f001 fd6d 	bl	800af7c <pvPortMalloc>
 80094a2:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80094a4:	697b      	ldr	r3, [r7, #20]
 80094a6:	2b00      	cmp	r3, #0
 80094a8:	d00e      	beq.n	80094c8 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80094aa:	205c      	movs	r0, #92	@ 0x5c
 80094ac:	f001 fd66 	bl	800af7c <pvPortMalloc>
 80094b0:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80094b2:	69fb      	ldr	r3, [r7, #28]
 80094b4:	2b00      	cmp	r3, #0
 80094b6:	d003      	beq.n	80094c0 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80094b8:	69fb      	ldr	r3, [r7, #28]
 80094ba:	697a      	ldr	r2, [r7, #20]
 80094bc:	631a      	str	r2, [r3, #48]	@ 0x30
 80094be:	e005      	b.n	80094cc <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80094c0:	6978      	ldr	r0, [r7, #20]
 80094c2:	f001 fe29 	bl	800b118 <vPortFree>
 80094c6:	e001      	b.n	80094cc <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80094c8:	2300      	movs	r3, #0
 80094ca:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80094cc:	69fb      	ldr	r3, [r7, #28]
 80094ce:	2b00      	cmp	r3, #0
 80094d0:	d017      	beq.n	8009502 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80094d2:	69fb      	ldr	r3, [r7, #28]
 80094d4:	2200      	movs	r2, #0
 80094d6:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80094da:	88fa      	ldrh	r2, [r7, #6]
 80094dc:	2300      	movs	r3, #0
 80094de:	9303      	str	r3, [sp, #12]
 80094e0:	69fb      	ldr	r3, [r7, #28]
 80094e2:	9302      	str	r3, [sp, #8]
 80094e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80094e6:	9301      	str	r3, [sp, #4]
 80094e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80094ea:	9300      	str	r3, [sp, #0]
 80094ec:	683b      	ldr	r3, [r7, #0]
 80094ee:	68b9      	ldr	r1, [r7, #8]
 80094f0:	68f8      	ldr	r0, [r7, #12]
 80094f2:	f000 f80e 	bl	8009512 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80094f6:	69f8      	ldr	r0, [r7, #28]
 80094f8:	f000 f89c 	bl	8009634 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80094fc:	2301      	movs	r3, #1
 80094fe:	61bb      	str	r3, [r7, #24]
 8009500:	e002      	b.n	8009508 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8009502:	f04f 33ff 	mov.w	r3, #4294967295
 8009506:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8009508:	69bb      	ldr	r3, [r7, #24]
	}
 800950a:	4618      	mov	r0, r3
 800950c:	3720      	adds	r7, #32
 800950e:	46bd      	mov	sp, r7
 8009510:	bd80      	pop	{r7, pc}

08009512 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8009512:	b580      	push	{r7, lr}
 8009514:	b088      	sub	sp, #32
 8009516:	af00      	add	r7, sp, #0
 8009518:	60f8      	str	r0, [r7, #12]
 800951a:	60b9      	str	r1, [r7, #8]
 800951c:	607a      	str	r2, [r7, #4]
 800951e:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8009520:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009522:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8009524:	687b      	ldr	r3, [r7, #4]
 8009526:	009b      	lsls	r3, r3, #2
 8009528:	461a      	mov	r2, r3
 800952a:	21a5      	movs	r1, #165	@ 0xa5
 800952c:	f00d fb9a 	bl	8016c64 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8009530:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009532:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009534:	6879      	ldr	r1, [r7, #4]
 8009536:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 800953a:	440b      	add	r3, r1
 800953c:	009b      	lsls	r3, r3, #2
 800953e:	4413      	add	r3, r2
 8009540:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8009542:	69bb      	ldr	r3, [r7, #24]
 8009544:	f023 0307 	bic.w	r3, r3, #7
 8009548:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800954a:	69bb      	ldr	r3, [r7, #24]
 800954c:	f003 0307 	and.w	r3, r3, #7
 8009550:	2b00      	cmp	r3, #0
 8009552:	d00b      	beq.n	800956c <prvInitialiseNewTask+0x5a>
	__asm volatile
 8009554:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009558:	f383 8811 	msr	BASEPRI, r3
 800955c:	f3bf 8f6f 	isb	sy
 8009560:	f3bf 8f4f 	dsb	sy
 8009564:	617b      	str	r3, [r7, #20]
}
 8009566:	bf00      	nop
 8009568:	bf00      	nop
 800956a:	e7fd      	b.n	8009568 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800956c:	68bb      	ldr	r3, [r7, #8]
 800956e:	2b00      	cmp	r3, #0
 8009570:	d01f      	beq.n	80095b2 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8009572:	2300      	movs	r3, #0
 8009574:	61fb      	str	r3, [r7, #28]
 8009576:	e012      	b.n	800959e <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8009578:	68ba      	ldr	r2, [r7, #8]
 800957a:	69fb      	ldr	r3, [r7, #28]
 800957c:	4413      	add	r3, r2
 800957e:	7819      	ldrb	r1, [r3, #0]
 8009580:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009582:	69fb      	ldr	r3, [r7, #28]
 8009584:	4413      	add	r3, r2
 8009586:	3334      	adds	r3, #52	@ 0x34
 8009588:	460a      	mov	r2, r1
 800958a:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800958c:	68ba      	ldr	r2, [r7, #8]
 800958e:	69fb      	ldr	r3, [r7, #28]
 8009590:	4413      	add	r3, r2
 8009592:	781b      	ldrb	r3, [r3, #0]
 8009594:	2b00      	cmp	r3, #0
 8009596:	d006      	beq.n	80095a6 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8009598:	69fb      	ldr	r3, [r7, #28]
 800959a:	3301      	adds	r3, #1
 800959c:	61fb      	str	r3, [r7, #28]
 800959e:	69fb      	ldr	r3, [r7, #28]
 80095a0:	2b0f      	cmp	r3, #15
 80095a2:	d9e9      	bls.n	8009578 <prvInitialiseNewTask+0x66>
 80095a4:	e000      	b.n	80095a8 <prvInitialiseNewTask+0x96>
			{
				break;
 80095a6:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80095a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80095aa:	2200      	movs	r2, #0
 80095ac:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80095b0:	e003      	b.n	80095ba <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80095b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80095b4:	2200      	movs	r2, #0
 80095b6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80095ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80095bc:	2b37      	cmp	r3, #55	@ 0x37
 80095be:	d901      	bls.n	80095c4 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80095c0:	2337      	movs	r3, #55	@ 0x37
 80095c2:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80095c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80095c6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80095c8:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80095ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80095cc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80095ce:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 80095d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80095d2:	2200      	movs	r2, #0
 80095d4:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80095d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80095d8:	3304      	adds	r3, #4
 80095da:	4618      	mov	r0, r3
 80095dc:	f7fe fd7c 	bl	80080d8 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80095e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80095e2:	3318      	adds	r3, #24
 80095e4:	4618      	mov	r0, r3
 80095e6:	f7fe fd77 	bl	80080d8 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80095ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80095ec:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80095ee:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80095f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80095f2:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80095f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80095f8:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80095fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80095fc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80095fe:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8009600:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009602:	2200      	movs	r2, #0
 8009604:	655a      	str	r2, [r3, #84]	@ 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8009606:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009608:	2200      	movs	r2, #0
 800960a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800960e:	683a      	ldr	r2, [r7, #0]
 8009610:	68f9      	ldr	r1, [r7, #12]
 8009612:	69b8      	ldr	r0, [r7, #24]
 8009614:	f001 fa60 	bl	800aad8 <pxPortInitialiseStack>
 8009618:	4602      	mov	r2, r0
 800961a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800961c:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800961e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009620:	2b00      	cmp	r3, #0
 8009622:	d002      	beq.n	800962a <prvInitialiseNewTask+0x118>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8009624:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009626:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009628:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800962a:	bf00      	nop
 800962c:	3720      	adds	r7, #32
 800962e:	46bd      	mov	sp, r7
 8009630:	bd80      	pop	{r7, pc}
	...

08009634 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8009634:	b580      	push	{r7, lr}
 8009636:	b082      	sub	sp, #8
 8009638:	af00      	add	r7, sp, #0
 800963a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800963c:	f001 fb7c 	bl	800ad38 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8009640:	4b2d      	ldr	r3, [pc, #180]	@ (80096f8 <prvAddNewTaskToReadyList+0xc4>)
 8009642:	681b      	ldr	r3, [r3, #0]
 8009644:	3301      	adds	r3, #1
 8009646:	4a2c      	ldr	r2, [pc, #176]	@ (80096f8 <prvAddNewTaskToReadyList+0xc4>)
 8009648:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800964a:	4b2c      	ldr	r3, [pc, #176]	@ (80096fc <prvAddNewTaskToReadyList+0xc8>)
 800964c:	681b      	ldr	r3, [r3, #0]
 800964e:	2b00      	cmp	r3, #0
 8009650:	d109      	bne.n	8009666 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8009652:	4a2a      	ldr	r2, [pc, #168]	@ (80096fc <prvAddNewTaskToReadyList+0xc8>)
 8009654:	687b      	ldr	r3, [r7, #4]
 8009656:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8009658:	4b27      	ldr	r3, [pc, #156]	@ (80096f8 <prvAddNewTaskToReadyList+0xc4>)
 800965a:	681b      	ldr	r3, [r3, #0]
 800965c:	2b01      	cmp	r3, #1
 800965e:	d110      	bne.n	8009682 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8009660:	f000 fc30 	bl	8009ec4 <prvInitialiseTaskLists>
 8009664:	e00d      	b.n	8009682 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8009666:	4b26      	ldr	r3, [pc, #152]	@ (8009700 <prvAddNewTaskToReadyList+0xcc>)
 8009668:	681b      	ldr	r3, [r3, #0]
 800966a:	2b00      	cmp	r3, #0
 800966c:	d109      	bne.n	8009682 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800966e:	4b23      	ldr	r3, [pc, #140]	@ (80096fc <prvAddNewTaskToReadyList+0xc8>)
 8009670:	681b      	ldr	r3, [r3, #0]
 8009672:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009674:	687b      	ldr	r3, [r7, #4]
 8009676:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009678:	429a      	cmp	r2, r3
 800967a:	d802      	bhi.n	8009682 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800967c:	4a1f      	ldr	r2, [pc, #124]	@ (80096fc <prvAddNewTaskToReadyList+0xc8>)
 800967e:	687b      	ldr	r3, [r7, #4]
 8009680:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8009682:	4b20      	ldr	r3, [pc, #128]	@ (8009704 <prvAddNewTaskToReadyList+0xd0>)
 8009684:	681b      	ldr	r3, [r3, #0]
 8009686:	3301      	adds	r3, #1
 8009688:	4a1e      	ldr	r2, [pc, #120]	@ (8009704 <prvAddNewTaskToReadyList+0xd0>)
 800968a:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800968c:	4b1d      	ldr	r3, [pc, #116]	@ (8009704 <prvAddNewTaskToReadyList+0xd0>)
 800968e:	681a      	ldr	r2, [r3, #0]
 8009690:	687b      	ldr	r3, [r7, #4]
 8009692:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8009694:	687b      	ldr	r3, [r7, #4]
 8009696:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009698:	4b1b      	ldr	r3, [pc, #108]	@ (8009708 <prvAddNewTaskToReadyList+0xd4>)
 800969a:	681b      	ldr	r3, [r3, #0]
 800969c:	429a      	cmp	r2, r3
 800969e:	d903      	bls.n	80096a8 <prvAddNewTaskToReadyList+0x74>
 80096a0:	687b      	ldr	r3, [r7, #4]
 80096a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80096a4:	4a18      	ldr	r2, [pc, #96]	@ (8009708 <prvAddNewTaskToReadyList+0xd4>)
 80096a6:	6013      	str	r3, [r2, #0]
 80096a8:	687b      	ldr	r3, [r7, #4]
 80096aa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80096ac:	4613      	mov	r3, r2
 80096ae:	009b      	lsls	r3, r3, #2
 80096b0:	4413      	add	r3, r2
 80096b2:	009b      	lsls	r3, r3, #2
 80096b4:	4a15      	ldr	r2, [pc, #84]	@ (800970c <prvAddNewTaskToReadyList+0xd8>)
 80096b6:	441a      	add	r2, r3
 80096b8:	687b      	ldr	r3, [r7, #4]
 80096ba:	3304      	adds	r3, #4
 80096bc:	4619      	mov	r1, r3
 80096be:	4610      	mov	r0, r2
 80096c0:	f7fe fd17 	bl	80080f2 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80096c4:	f001 fb6a 	bl	800ad9c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80096c8:	4b0d      	ldr	r3, [pc, #52]	@ (8009700 <prvAddNewTaskToReadyList+0xcc>)
 80096ca:	681b      	ldr	r3, [r3, #0]
 80096cc:	2b00      	cmp	r3, #0
 80096ce:	d00e      	beq.n	80096ee <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80096d0:	4b0a      	ldr	r3, [pc, #40]	@ (80096fc <prvAddNewTaskToReadyList+0xc8>)
 80096d2:	681b      	ldr	r3, [r3, #0]
 80096d4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80096d6:	687b      	ldr	r3, [r7, #4]
 80096d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80096da:	429a      	cmp	r2, r3
 80096dc:	d207      	bcs.n	80096ee <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80096de:	4b0c      	ldr	r3, [pc, #48]	@ (8009710 <prvAddNewTaskToReadyList+0xdc>)
 80096e0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80096e4:	601a      	str	r2, [r3, #0]
 80096e6:	f3bf 8f4f 	dsb	sy
 80096ea:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80096ee:	bf00      	nop
 80096f0:	3708      	adds	r7, #8
 80096f2:	46bd      	mov	sp, r7
 80096f4:	bd80      	pop	{r7, pc}
 80096f6:	bf00      	nop
 80096f8:	24000f68 	.word	0x24000f68
 80096fc:	24000a94 	.word	0x24000a94
 8009700:	24000f74 	.word	0x24000f74
 8009704:	24000f84 	.word	0x24000f84
 8009708:	24000f70 	.word	0x24000f70
 800970c:	24000a98 	.word	0x24000a98
 8009710:	e000ed04 	.word	0xe000ed04

08009714 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8009714:	b580      	push	{r7, lr}
 8009716:	b084      	sub	sp, #16
 8009718:	af00      	add	r7, sp, #0
 800971a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800971c:	2300      	movs	r3, #0
 800971e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8009720:	687b      	ldr	r3, [r7, #4]
 8009722:	2b00      	cmp	r3, #0
 8009724:	d018      	beq.n	8009758 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8009726:	4b14      	ldr	r3, [pc, #80]	@ (8009778 <vTaskDelay+0x64>)
 8009728:	681b      	ldr	r3, [r3, #0]
 800972a:	2b00      	cmp	r3, #0
 800972c:	d00b      	beq.n	8009746 <vTaskDelay+0x32>
	__asm volatile
 800972e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009732:	f383 8811 	msr	BASEPRI, r3
 8009736:	f3bf 8f6f 	isb	sy
 800973a:	f3bf 8f4f 	dsb	sy
 800973e:	60bb      	str	r3, [r7, #8]
}
 8009740:	bf00      	nop
 8009742:	bf00      	nop
 8009744:	e7fd      	b.n	8009742 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8009746:	f000 f883 	bl	8009850 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800974a:	2100      	movs	r1, #0
 800974c:	6878      	ldr	r0, [r7, #4]
 800974e:	f000 fe15 	bl	800a37c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8009752:	f000 f88b 	bl	800986c <xTaskResumeAll>
 8009756:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8009758:	68fb      	ldr	r3, [r7, #12]
 800975a:	2b00      	cmp	r3, #0
 800975c:	d107      	bne.n	800976e <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800975e:	4b07      	ldr	r3, [pc, #28]	@ (800977c <vTaskDelay+0x68>)
 8009760:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009764:	601a      	str	r2, [r3, #0]
 8009766:	f3bf 8f4f 	dsb	sy
 800976a:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800976e:	bf00      	nop
 8009770:	3710      	adds	r7, #16
 8009772:	46bd      	mov	sp, r7
 8009774:	bd80      	pop	{r7, pc}
 8009776:	bf00      	nop
 8009778:	24000f90 	.word	0x24000f90
 800977c:	e000ed04 	.word	0xe000ed04

08009780 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8009780:	b580      	push	{r7, lr}
 8009782:	b08a      	sub	sp, #40	@ 0x28
 8009784:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8009786:	2300      	movs	r3, #0
 8009788:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800978a:	2300      	movs	r3, #0
 800978c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800978e:	463a      	mov	r2, r7
 8009790:	1d39      	adds	r1, r7, #4
 8009792:	f107 0308 	add.w	r3, r7, #8
 8009796:	4618      	mov	r0, r3
 8009798:	f7fe fc4a 	bl	8008030 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800979c:	6839      	ldr	r1, [r7, #0]
 800979e:	687b      	ldr	r3, [r7, #4]
 80097a0:	68ba      	ldr	r2, [r7, #8]
 80097a2:	9202      	str	r2, [sp, #8]
 80097a4:	9301      	str	r3, [sp, #4]
 80097a6:	2300      	movs	r3, #0
 80097a8:	9300      	str	r3, [sp, #0]
 80097aa:	2300      	movs	r3, #0
 80097ac:	460a      	mov	r2, r1
 80097ae:	4922      	ldr	r1, [pc, #136]	@ (8009838 <vTaskStartScheduler+0xb8>)
 80097b0:	4822      	ldr	r0, [pc, #136]	@ (800983c <vTaskStartScheduler+0xbc>)
 80097b2:	f7ff fe09 	bl	80093c8 <xTaskCreateStatic>
 80097b6:	4603      	mov	r3, r0
 80097b8:	4a21      	ldr	r2, [pc, #132]	@ (8009840 <vTaskStartScheduler+0xc0>)
 80097ba:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80097bc:	4b20      	ldr	r3, [pc, #128]	@ (8009840 <vTaskStartScheduler+0xc0>)
 80097be:	681b      	ldr	r3, [r3, #0]
 80097c0:	2b00      	cmp	r3, #0
 80097c2:	d002      	beq.n	80097ca <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80097c4:	2301      	movs	r3, #1
 80097c6:	617b      	str	r3, [r7, #20]
 80097c8:	e001      	b.n	80097ce <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80097ca:	2300      	movs	r3, #0
 80097cc:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80097ce:	697b      	ldr	r3, [r7, #20]
 80097d0:	2b01      	cmp	r3, #1
 80097d2:	d102      	bne.n	80097da <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 80097d4:	f000 fe26 	bl	800a424 <xTimerCreateTimerTask>
 80097d8:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80097da:	697b      	ldr	r3, [r7, #20]
 80097dc:	2b01      	cmp	r3, #1
 80097de:	d116      	bne.n	800980e <vTaskStartScheduler+0x8e>
	__asm volatile
 80097e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80097e4:	f383 8811 	msr	BASEPRI, r3
 80097e8:	f3bf 8f6f 	isb	sy
 80097ec:	f3bf 8f4f 	dsb	sy
 80097f0:	613b      	str	r3, [r7, #16]
}
 80097f2:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80097f4:	4b13      	ldr	r3, [pc, #76]	@ (8009844 <vTaskStartScheduler+0xc4>)
 80097f6:	f04f 32ff 	mov.w	r2, #4294967295
 80097fa:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80097fc:	4b12      	ldr	r3, [pc, #72]	@ (8009848 <vTaskStartScheduler+0xc8>)
 80097fe:	2201      	movs	r2, #1
 8009800:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8009802:	4b12      	ldr	r3, [pc, #72]	@ (800984c <vTaskStartScheduler+0xcc>)
 8009804:	2200      	movs	r2, #0
 8009806:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8009808:	f001 f9f2 	bl	800abf0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800980c:	e00f      	b.n	800982e <vTaskStartScheduler+0xae>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800980e:	697b      	ldr	r3, [r7, #20]
 8009810:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009814:	d10b      	bne.n	800982e <vTaskStartScheduler+0xae>
	__asm volatile
 8009816:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800981a:	f383 8811 	msr	BASEPRI, r3
 800981e:	f3bf 8f6f 	isb	sy
 8009822:	f3bf 8f4f 	dsb	sy
 8009826:	60fb      	str	r3, [r7, #12]
}
 8009828:	bf00      	nop
 800982a:	bf00      	nop
 800982c:	e7fd      	b.n	800982a <vTaskStartScheduler+0xaa>
}
 800982e:	bf00      	nop
 8009830:	3718      	adds	r7, #24
 8009832:	46bd      	mov	sp, r7
 8009834:	bd80      	pop	{r7, pc}
 8009836:	bf00      	nop
 8009838:	08017cd0 	.word	0x08017cd0
 800983c:	08009e95 	.word	0x08009e95
 8009840:	24000f8c 	.word	0x24000f8c
 8009844:	24000f88 	.word	0x24000f88
 8009848:	24000f74 	.word	0x24000f74
 800984c:	24000f6c 	.word	0x24000f6c

08009850 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8009850:	b480      	push	{r7}
 8009852:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8009854:	4b04      	ldr	r3, [pc, #16]	@ (8009868 <vTaskSuspendAll+0x18>)
 8009856:	681b      	ldr	r3, [r3, #0]
 8009858:	3301      	adds	r3, #1
 800985a:	4a03      	ldr	r2, [pc, #12]	@ (8009868 <vTaskSuspendAll+0x18>)
 800985c:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800985e:	bf00      	nop
 8009860:	46bd      	mov	sp, r7
 8009862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009866:	4770      	bx	lr
 8009868:	24000f90 	.word	0x24000f90

0800986c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800986c:	b580      	push	{r7, lr}
 800986e:	b084      	sub	sp, #16
 8009870:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8009872:	2300      	movs	r3, #0
 8009874:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8009876:	2300      	movs	r3, #0
 8009878:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800987a:	4b42      	ldr	r3, [pc, #264]	@ (8009984 <xTaskResumeAll+0x118>)
 800987c:	681b      	ldr	r3, [r3, #0]
 800987e:	2b00      	cmp	r3, #0
 8009880:	d10b      	bne.n	800989a <xTaskResumeAll+0x2e>
	__asm volatile
 8009882:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009886:	f383 8811 	msr	BASEPRI, r3
 800988a:	f3bf 8f6f 	isb	sy
 800988e:	f3bf 8f4f 	dsb	sy
 8009892:	603b      	str	r3, [r7, #0]
}
 8009894:	bf00      	nop
 8009896:	bf00      	nop
 8009898:	e7fd      	b.n	8009896 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800989a:	f001 fa4d 	bl	800ad38 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800989e:	4b39      	ldr	r3, [pc, #228]	@ (8009984 <xTaskResumeAll+0x118>)
 80098a0:	681b      	ldr	r3, [r3, #0]
 80098a2:	3b01      	subs	r3, #1
 80098a4:	4a37      	ldr	r2, [pc, #220]	@ (8009984 <xTaskResumeAll+0x118>)
 80098a6:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80098a8:	4b36      	ldr	r3, [pc, #216]	@ (8009984 <xTaskResumeAll+0x118>)
 80098aa:	681b      	ldr	r3, [r3, #0]
 80098ac:	2b00      	cmp	r3, #0
 80098ae:	d162      	bne.n	8009976 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80098b0:	4b35      	ldr	r3, [pc, #212]	@ (8009988 <xTaskResumeAll+0x11c>)
 80098b2:	681b      	ldr	r3, [r3, #0]
 80098b4:	2b00      	cmp	r3, #0
 80098b6:	d05e      	beq.n	8009976 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80098b8:	e02f      	b.n	800991a <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80098ba:	4b34      	ldr	r3, [pc, #208]	@ (800998c <xTaskResumeAll+0x120>)
 80098bc:	68db      	ldr	r3, [r3, #12]
 80098be:	68db      	ldr	r3, [r3, #12]
 80098c0:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80098c2:	68fb      	ldr	r3, [r7, #12]
 80098c4:	3318      	adds	r3, #24
 80098c6:	4618      	mov	r0, r3
 80098c8:	f7fe fc70 	bl	80081ac <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80098cc:	68fb      	ldr	r3, [r7, #12]
 80098ce:	3304      	adds	r3, #4
 80098d0:	4618      	mov	r0, r3
 80098d2:	f7fe fc6b 	bl	80081ac <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80098d6:	68fb      	ldr	r3, [r7, #12]
 80098d8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80098da:	4b2d      	ldr	r3, [pc, #180]	@ (8009990 <xTaskResumeAll+0x124>)
 80098dc:	681b      	ldr	r3, [r3, #0]
 80098de:	429a      	cmp	r2, r3
 80098e0:	d903      	bls.n	80098ea <xTaskResumeAll+0x7e>
 80098e2:	68fb      	ldr	r3, [r7, #12]
 80098e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80098e6:	4a2a      	ldr	r2, [pc, #168]	@ (8009990 <xTaskResumeAll+0x124>)
 80098e8:	6013      	str	r3, [r2, #0]
 80098ea:	68fb      	ldr	r3, [r7, #12]
 80098ec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80098ee:	4613      	mov	r3, r2
 80098f0:	009b      	lsls	r3, r3, #2
 80098f2:	4413      	add	r3, r2
 80098f4:	009b      	lsls	r3, r3, #2
 80098f6:	4a27      	ldr	r2, [pc, #156]	@ (8009994 <xTaskResumeAll+0x128>)
 80098f8:	441a      	add	r2, r3
 80098fa:	68fb      	ldr	r3, [r7, #12]
 80098fc:	3304      	adds	r3, #4
 80098fe:	4619      	mov	r1, r3
 8009900:	4610      	mov	r0, r2
 8009902:	f7fe fbf6 	bl	80080f2 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8009906:	68fb      	ldr	r3, [r7, #12]
 8009908:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800990a:	4b23      	ldr	r3, [pc, #140]	@ (8009998 <xTaskResumeAll+0x12c>)
 800990c:	681b      	ldr	r3, [r3, #0]
 800990e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009910:	429a      	cmp	r2, r3
 8009912:	d302      	bcc.n	800991a <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8009914:	4b21      	ldr	r3, [pc, #132]	@ (800999c <xTaskResumeAll+0x130>)
 8009916:	2201      	movs	r2, #1
 8009918:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800991a:	4b1c      	ldr	r3, [pc, #112]	@ (800998c <xTaskResumeAll+0x120>)
 800991c:	681b      	ldr	r3, [r3, #0]
 800991e:	2b00      	cmp	r3, #0
 8009920:	d1cb      	bne.n	80098ba <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8009922:	68fb      	ldr	r3, [r7, #12]
 8009924:	2b00      	cmp	r3, #0
 8009926:	d001      	beq.n	800992c <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8009928:	f000 fb6a 	bl	800a000 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800992c:	4b1c      	ldr	r3, [pc, #112]	@ (80099a0 <xTaskResumeAll+0x134>)
 800992e:	681b      	ldr	r3, [r3, #0]
 8009930:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8009932:	687b      	ldr	r3, [r7, #4]
 8009934:	2b00      	cmp	r3, #0
 8009936:	d010      	beq.n	800995a <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8009938:	f000 f858 	bl	80099ec <xTaskIncrementTick>
 800993c:	4603      	mov	r3, r0
 800993e:	2b00      	cmp	r3, #0
 8009940:	d002      	beq.n	8009948 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8009942:	4b16      	ldr	r3, [pc, #88]	@ (800999c <xTaskResumeAll+0x130>)
 8009944:	2201      	movs	r2, #1
 8009946:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8009948:	687b      	ldr	r3, [r7, #4]
 800994a:	3b01      	subs	r3, #1
 800994c:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800994e:	687b      	ldr	r3, [r7, #4]
 8009950:	2b00      	cmp	r3, #0
 8009952:	d1f1      	bne.n	8009938 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8009954:	4b12      	ldr	r3, [pc, #72]	@ (80099a0 <xTaskResumeAll+0x134>)
 8009956:	2200      	movs	r2, #0
 8009958:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800995a:	4b10      	ldr	r3, [pc, #64]	@ (800999c <xTaskResumeAll+0x130>)
 800995c:	681b      	ldr	r3, [r3, #0]
 800995e:	2b00      	cmp	r3, #0
 8009960:	d009      	beq.n	8009976 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8009962:	2301      	movs	r3, #1
 8009964:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8009966:	4b0f      	ldr	r3, [pc, #60]	@ (80099a4 <xTaskResumeAll+0x138>)
 8009968:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800996c:	601a      	str	r2, [r3, #0]
 800996e:	f3bf 8f4f 	dsb	sy
 8009972:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8009976:	f001 fa11 	bl	800ad9c <vPortExitCritical>

	return xAlreadyYielded;
 800997a:	68bb      	ldr	r3, [r7, #8]
}
 800997c:	4618      	mov	r0, r3
 800997e:	3710      	adds	r7, #16
 8009980:	46bd      	mov	sp, r7
 8009982:	bd80      	pop	{r7, pc}
 8009984:	24000f90 	.word	0x24000f90
 8009988:	24000f68 	.word	0x24000f68
 800998c:	24000f28 	.word	0x24000f28
 8009990:	24000f70 	.word	0x24000f70
 8009994:	24000a98 	.word	0x24000a98
 8009998:	24000a94 	.word	0x24000a94
 800999c:	24000f7c 	.word	0x24000f7c
 80099a0:	24000f78 	.word	0x24000f78
 80099a4:	e000ed04 	.word	0xe000ed04

080099a8 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80099a8:	b480      	push	{r7}
 80099aa:	b083      	sub	sp, #12
 80099ac:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80099ae:	4b05      	ldr	r3, [pc, #20]	@ (80099c4 <xTaskGetTickCount+0x1c>)
 80099b0:	681b      	ldr	r3, [r3, #0]
 80099b2:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80099b4:	687b      	ldr	r3, [r7, #4]
}
 80099b6:	4618      	mov	r0, r3
 80099b8:	370c      	adds	r7, #12
 80099ba:	46bd      	mov	sp, r7
 80099bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099c0:	4770      	bx	lr
 80099c2:	bf00      	nop
 80099c4:	24000f6c 	.word	0x24000f6c

080099c8 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 80099c8:	b580      	push	{r7, lr}
 80099ca:	b082      	sub	sp, #8
 80099cc:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80099ce:	f001 fa93 	bl	800aef8 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 80099d2:	2300      	movs	r3, #0
 80099d4:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 80099d6:	4b04      	ldr	r3, [pc, #16]	@ (80099e8 <xTaskGetTickCountFromISR+0x20>)
 80099d8:	681b      	ldr	r3, [r3, #0]
 80099da:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80099dc:	683b      	ldr	r3, [r7, #0]
}
 80099de:	4618      	mov	r0, r3
 80099e0:	3708      	adds	r7, #8
 80099e2:	46bd      	mov	sp, r7
 80099e4:	bd80      	pop	{r7, pc}
 80099e6:	bf00      	nop
 80099e8:	24000f6c 	.word	0x24000f6c

080099ec <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80099ec:	b580      	push	{r7, lr}
 80099ee:	b086      	sub	sp, #24
 80099f0:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80099f2:	2300      	movs	r3, #0
 80099f4:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80099f6:	4b4f      	ldr	r3, [pc, #316]	@ (8009b34 <xTaskIncrementTick+0x148>)
 80099f8:	681b      	ldr	r3, [r3, #0]
 80099fa:	2b00      	cmp	r3, #0
 80099fc:	f040 8090 	bne.w	8009b20 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8009a00:	4b4d      	ldr	r3, [pc, #308]	@ (8009b38 <xTaskIncrementTick+0x14c>)
 8009a02:	681b      	ldr	r3, [r3, #0]
 8009a04:	3301      	adds	r3, #1
 8009a06:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8009a08:	4a4b      	ldr	r2, [pc, #300]	@ (8009b38 <xTaskIncrementTick+0x14c>)
 8009a0a:	693b      	ldr	r3, [r7, #16]
 8009a0c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8009a0e:	693b      	ldr	r3, [r7, #16]
 8009a10:	2b00      	cmp	r3, #0
 8009a12:	d121      	bne.n	8009a58 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8009a14:	4b49      	ldr	r3, [pc, #292]	@ (8009b3c <xTaskIncrementTick+0x150>)
 8009a16:	681b      	ldr	r3, [r3, #0]
 8009a18:	681b      	ldr	r3, [r3, #0]
 8009a1a:	2b00      	cmp	r3, #0
 8009a1c:	d00b      	beq.n	8009a36 <xTaskIncrementTick+0x4a>
	__asm volatile
 8009a1e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009a22:	f383 8811 	msr	BASEPRI, r3
 8009a26:	f3bf 8f6f 	isb	sy
 8009a2a:	f3bf 8f4f 	dsb	sy
 8009a2e:	603b      	str	r3, [r7, #0]
}
 8009a30:	bf00      	nop
 8009a32:	bf00      	nop
 8009a34:	e7fd      	b.n	8009a32 <xTaskIncrementTick+0x46>
 8009a36:	4b41      	ldr	r3, [pc, #260]	@ (8009b3c <xTaskIncrementTick+0x150>)
 8009a38:	681b      	ldr	r3, [r3, #0]
 8009a3a:	60fb      	str	r3, [r7, #12]
 8009a3c:	4b40      	ldr	r3, [pc, #256]	@ (8009b40 <xTaskIncrementTick+0x154>)
 8009a3e:	681b      	ldr	r3, [r3, #0]
 8009a40:	4a3e      	ldr	r2, [pc, #248]	@ (8009b3c <xTaskIncrementTick+0x150>)
 8009a42:	6013      	str	r3, [r2, #0]
 8009a44:	4a3e      	ldr	r2, [pc, #248]	@ (8009b40 <xTaskIncrementTick+0x154>)
 8009a46:	68fb      	ldr	r3, [r7, #12]
 8009a48:	6013      	str	r3, [r2, #0]
 8009a4a:	4b3e      	ldr	r3, [pc, #248]	@ (8009b44 <xTaskIncrementTick+0x158>)
 8009a4c:	681b      	ldr	r3, [r3, #0]
 8009a4e:	3301      	adds	r3, #1
 8009a50:	4a3c      	ldr	r2, [pc, #240]	@ (8009b44 <xTaskIncrementTick+0x158>)
 8009a52:	6013      	str	r3, [r2, #0]
 8009a54:	f000 fad4 	bl	800a000 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8009a58:	4b3b      	ldr	r3, [pc, #236]	@ (8009b48 <xTaskIncrementTick+0x15c>)
 8009a5a:	681b      	ldr	r3, [r3, #0]
 8009a5c:	693a      	ldr	r2, [r7, #16]
 8009a5e:	429a      	cmp	r2, r3
 8009a60:	d349      	bcc.n	8009af6 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009a62:	4b36      	ldr	r3, [pc, #216]	@ (8009b3c <xTaskIncrementTick+0x150>)
 8009a64:	681b      	ldr	r3, [r3, #0]
 8009a66:	681b      	ldr	r3, [r3, #0]
 8009a68:	2b00      	cmp	r3, #0
 8009a6a:	d104      	bne.n	8009a76 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009a6c:	4b36      	ldr	r3, [pc, #216]	@ (8009b48 <xTaskIncrementTick+0x15c>)
 8009a6e:	f04f 32ff 	mov.w	r2, #4294967295
 8009a72:	601a      	str	r2, [r3, #0]
					break;
 8009a74:	e03f      	b.n	8009af6 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009a76:	4b31      	ldr	r3, [pc, #196]	@ (8009b3c <xTaskIncrementTick+0x150>)
 8009a78:	681b      	ldr	r3, [r3, #0]
 8009a7a:	68db      	ldr	r3, [r3, #12]
 8009a7c:	68db      	ldr	r3, [r3, #12]
 8009a7e:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8009a80:	68bb      	ldr	r3, [r7, #8]
 8009a82:	685b      	ldr	r3, [r3, #4]
 8009a84:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8009a86:	693a      	ldr	r2, [r7, #16]
 8009a88:	687b      	ldr	r3, [r7, #4]
 8009a8a:	429a      	cmp	r2, r3
 8009a8c:	d203      	bcs.n	8009a96 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8009a8e:	4a2e      	ldr	r2, [pc, #184]	@ (8009b48 <xTaskIncrementTick+0x15c>)
 8009a90:	687b      	ldr	r3, [r7, #4]
 8009a92:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8009a94:	e02f      	b.n	8009af6 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009a96:	68bb      	ldr	r3, [r7, #8]
 8009a98:	3304      	adds	r3, #4
 8009a9a:	4618      	mov	r0, r3
 8009a9c:	f7fe fb86 	bl	80081ac <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8009aa0:	68bb      	ldr	r3, [r7, #8]
 8009aa2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009aa4:	2b00      	cmp	r3, #0
 8009aa6:	d004      	beq.n	8009ab2 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8009aa8:	68bb      	ldr	r3, [r7, #8]
 8009aaa:	3318      	adds	r3, #24
 8009aac:	4618      	mov	r0, r3
 8009aae:	f7fe fb7d 	bl	80081ac <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8009ab2:	68bb      	ldr	r3, [r7, #8]
 8009ab4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009ab6:	4b25      	ldr	r3, [pc, #148]	@ (8009b4c <xTaskIncrementTick+0x160>)
 8009ab8:	681b      	ldr	r3, [r3, #0]
 8009aba:	429a      	cmp	r2, r3
 8009abc:	d903      	bls.n	8009ac6 <xTaskIncrementTick+0xda>
 8009abe:	68bb      	ldr	r3, [r7, #8]
 8009ac0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009ac2:	4a22      	ldr	r2, [pc, #136]	@ (8009b4c <xTaskIncrementTick+0x160>)
 8009ac4:	6013      	str	r3, [r2, #0]
 8009ac6:	68bb      	ldr	r3, [r7, #8]
 8009ac8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009aca:	4613      	mov	r3, r2
 8009acc:	009b      	lsls	r3, r3, #2
 8009ace:	4413      	add	r3, r2
 8009ad0:	009b      	lsls	r3, r3, #2
 8009ad2:	4a1f      	ldr	r2, [pc, #124]	@ (8009b50 <xTaskIncrementTick+0x164>)
 8009ad4:	441a      	add	r2, r3
 8009ad6:	68bb      	ldr	r3, [r7, #8]
 8009ad8:	3304      	adds	r3, #4
 8009ada:	4619      	mov	r1, r3
 8009adc:	4610      	mov	r0, r2
 8009ade:	f7fe fb08 	bl	80080f2 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8009ae2:	68bb      	ldr	r3, [r7, #8]
 8009ae4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009ae6:	4b1b      	ldr	r3, [pc, #108]	@ (8009b54 <xTaskIncrementTick+0x168>)
 8009ae8:	681b      	ldr	r3, [r3, #0]
 8009aea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009aec:	429a      	cmp	r2, r3
 8009aee:	d3b8      	bcc.n	8009a62 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8009af0:	2301      	movs	r3, #1
 8009af2:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009af4:	e7b5      	b.n	8009a62 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8009af6:	4b17      	ldr	r3, [pc, #92]	@ (8009b54 <xTaskIncrementTick+0x168>)
 8009af8:	681b      	ldr	r3, [r3, #0]
 8009afa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009afc:	4914      	ldr	r1, [pc, #80]	@ (8009b50 <xTaskIncrementTick+0x164>)
 8009afe:	4613      	mov	r3, r2
 8009b00:	009b      	lsls	r3, r3, #2
 8009b02:	4413      	add	r3, r2
 8009b04:	009b      	lsls	r3, r3, #2
 8009b06:	440b      	add	r3, r1
 8009b08:	681b      	ldr	r3, [r3, #0]
 8009b0a:	2b01      	cmp	r3, #1
 8009b0c:	d901      	bls.n	8009b12 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8009b0e:	2301      	movs	r3, #1
 8009b10:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8009b12:	4b11      	ldr	r3, [pc, #68]	@ (8009b58 <xTaskIncrementTick+0x16c>)
 8009b14:	681b      	ldr	r3, [r3, #0]
 8009b16:	2b00      	cmp	r3, #0
 8009b18:	d007      	beq.n	8009b2a <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8009b1a:	2301      	movs	r3, #1
 8009b1c:	617b      	str	r3, [r7, #20]
 8009b1e:	e004      	b.n	8009b2a <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8009b20:	4b0e      	ldr	r3, [pc, #56]	@ (8009b5c <xTaskIncrementTick+0x170>)
 8009b22:	681b      	ldr	r3, [r3, #0]
 8009b24:	3301      	adds	r3, #1
 8009b26:	4a0d      	ldr	r2, [pc, #52]	@ (8009b5c <xTaskIncrementTick+0x170>)
 8009b28:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8009b2a:	697b      	ldr	r3, [r7, #20]
}
 8009b2c:	4618      	mov	r0, r3
 8009b2e:	3718      	adds	r7, #24
 8009b30:	46bd      	mov	sp, r7
 8009b32:	bd80      	pop	{r7, pc}
 8009b34:	24000f90 	.word	0x24000f90
 8009b38:	24000f6c 	.word	0x24000f6c
 8009b3c:	24000f20 	.word	0x24000f20
 8009b40:	24000f24 	.word	0x24000f24
 8009b44:	24000f80 	.word	0x24000f80
 8009b48:	24000f88 	.word	0x24000f88
 8009b4c:	24000f70 	.word	0x24000f70
 8009b50:	24000a98 	.word	0x24000a98
 8009b54:	24000a94 	.word	0x24000a94
 8009b58:	24000f7c 	.word	0x24000f7c
 8009b5c:	24000f78 	.word	0x24000f78

08009b60 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8009b60:	b480      	push	{r7}
 8009b62:	b085      	sub	sp, #20
 8009b64:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8009b66:	4b28      	ldr	r3, [pc, #160]	@ (8009c08 <vTaskSwitchContext+0xa8>)
 8009b68:	681b      	ldr	r3, [r3, #0]
 8009b6a:	2b00      	cmp	r3, #0
 8009b6c:	d003      	beq.n	8009b76 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8009b6e:	4b27      	ldr	r3, [pc, #156]	@ (8009c0c <vTaskSwitchContext+0xac>)
 8009b70:	2201      	movs	r2, #1
 8009b72:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8009b74:	e042      	b.n	8009bfc <vTaskSwitchContext+0x9c>
		xYieldPending = pdFALSE;
 8009b76:	4b25      	ldr	r3, [pc, #148]	@ (8009c0c <vTaskSwitchContext+0xac>)
 8009b78:	2200      	movs	r2, #0
 8009b7a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009b7c:	4b24      	ldr	r3, [pc, #144]	@ (8009c10 <vTaskSwitchContext+0xb0>)
 8009b7e:	681b      	ldr	r3, [r3, #0]
 8009b80:	60fb      	str	r3, [r7, #12]
 8009b82:	e011      	b.n	8009ba8 <vTaskSwitchContext+0x48>
 8009b84:	68fb      	ldr	r3, [r7, #12]
 8009b86:	2b00      	cmp	r3, #0
 8009b88:	d10b      	bne.n	8009ba2 <vTaskSwitchContext+0x42>
	__asm volatile
 8009b8a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009b8e:	f383 8811 	msr	BASEPRI, r3
 8009b92:	f3bf 8f6f 	isb	sy
 8009b96:	f3bf 8f4f 	dsb	sy
 8009b9a:	607b      	str	r3, [r7, #4]
}
 8009b9c:	bf00      	nop
 8009b9e:	bf00      	nop
 8009ba0:	e7fd      	b.n	8009b9e <vTaskSwitchContext+0x3e>
 8009ba2:	68fb      	ldr	r3, [r7, #12]
 8009ba4:	3b01      	subs	r3, #1
 8009ba6:	60fb      	str	r3, [r7, #12]
 8009ba8:	491a      	ldr	r1, [pc, #104]	@ (8009c14 <vTaskSwitchContext+0xb4>)
 8009baa:	68fa      	ldr	r2, [r7, #12]
 8009bac:	4613      	mov	r3, r2
 8009bae:	009b      	lsls	r3, r3, #2
 8009bb0:	4413      	add	r3, r2
 8009bb2:	009b      	lsls	r3, r3, #2
 8009bb4:	440b      	add	r3, r1
 8009bb6:	681b      	ldr	r3, [r3, #0]
 8009bb8:	2b00      	cmp	r3, #0
 8009bba:	d0e3      	beq.n	8009b84 <vTaskSwitchContext+0x24>
 8009bbc:	68fa      	ldr	r2, [r7, #12]
 8009bbe:	4613      	mov	r3, r2
 8009bc0:	009b      	lsls	r3, r3, #2
 8009bc2:	4413      	add	r3, r2
 8009bc4:	009b      	lsls	r3, r3, #2
 8009bc6:	4a13      	ldr	r2, [pc, #76]	@ (8009c14 <vTaskSwitchContext+0xb4>)
 8009bc8:	4413      	add	r3, r2
 8009bca:	60bb      	str	r3, [r7, #8]
 8009bcc:	68bb      	ldr	r3, [r7, #8]
 8009bce:	685b      	ldr	r3, [r3, #4]
 8009bd0:	685a      	ldr	r2, [r3, #4]
 8009bd2:	68bb      	ldr	r3, [r7, #8]
 8009bd4:	605a      	str	r2, [r3, #4]
 8009bd6:	68bb      	ldr	r3, [r7, #8]
 8009bd8:	685a      	ldr	r2, [r3, #4]
 8009bda:	68bb      	ldr	r3, [r7, #8]
 8009bdc:	3308      	adds	r3, #8
 8009bde:	429a      	cmp	r2, r3
 8009be0:	d104      	bne.n	8009bec <vTaskSwitchContext+0x8c>
 8009be2:	68bb      	ldr	r3, [r7, #8]
 8009be4:	685b      	ldr	r3, [r3, #4]
 8009be6:	685a      	ldr	r2, [r3, #4]
 8009be8:	68bb      	ldr	r3, [r7, #8]
 8009bea:	605a      	str	r2, [r3, #4]
 8009bec:	68bb      	ldr	r3, [r7, #8]
 8009bee:	685b      	ldr	r3, [r3, #4]
 8009bf0:	68db      	ldr	r3, [r3, #12]
 8009bf2:	4a09      	ldr	r2, [pc, #36]	@ (8009c18 <vTaskSwitchContext+0xb8>)
 8009bf4:	6013      	str	r3, [r2, #0]
 8009bf6:	4a06      	ldr	r2, [pc, #24]	@ (8009c10 <vTaskSwitchContext+0xb0>)
 8009bf8:	68fb      	ldr	r3, [r7, #12]
 8009bfa:	6013      	str	r3, [r2, #0]
}
 8009bfc:	bf00      	nop
 8009bfe:	3714      	adds	r7, #20
 8009c00:	46bd      	mov	sp, r7
 8009c02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c06:	4770      	bx	lr
 8009c08:	24000f90 	.word	0x24000f90
 8009c0c:	24000f7c 	.word	0x24000f7c
 8009c10:	24000f70 	.word	0x24000f70
 8009c14:	24000a98 	.word	0x24000a98
 8009c18:	24000a94 	.word	0x24000a94

08009c1c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8009c1c:	b580      	push	{r7, lr}
 8009c1e:	b084      	sub	sp, #16
 8009c20:	af00      	add	r7, sp, #0
 8009c22:	6078      	str	r0, [r7, #4]
 8009c24:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8009c26:	687b      	ldr	r3, [r7, #4]
 8009c28:	2b00      	cmp	r3, #0
 8009c2a:	d10b      	bne.n	8009c44 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8009c2c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009c30:	f383 8811 	msr	BASEPRI, r3
 8009c34:	f3bf 8f6f 	isb	sy
 8009c38:	f3bf 8f4f 	dsb	sy
 8009c3c:	60fb      	str	r3, [r7, #12]
}
 8009c3e:	bf00      	nop
 8009c40:	bf00      	nop
 8009c42:	e7fd      	b.n	8009c40 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8009c44:	4b07      	ldr	r3, [pc, #28]	@ (8009c64 <vTaskPlaceOnEventList+0x48>)
 8009c46:	681b      	ldr	r3, [r3, #0]
 8009c48:	3318      	adds	r3, #24
 8009c4a:	4619      	mov	r1, r3
 8009c4c:	6878      	ldr	r0, [r7, #4]
 8009c4e:	f7fe fa74 	bl	800813a <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8009c52:	2101      	movs	r1, #1
 8009c54:	6838      	ldr	r0, [r7, #0]
 8009c56:	f000 fb91 	bl	800a37c <prvAddCurrentTaskToDelayedList>
}
 8009c5a:	bf00      	nop
 8009c5c:	3710      	adds	r7, #16
 8009c5e:	46bd      	mov	sp, r7
 8009c60:	bd80      	pop	{r7, pc}
 8009c62:	bf00      	nop
 8009c64:	24000a94 	.word	0x24000a94

08009c68 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8009c68:	b580      	push	{r7, lr}
 8009c6a:	b086      	sub	sp, #24
 8009c6c:	af00      	add	r7, sp, #0
 8009c6e:	60f8      	str	r0, [r7, #12]
 8009c70:	60b9      	str	r1, [r7, #8]
 8009c72:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8009c74:	68fb      	ldr	r3, [r7, #12]
 8009c76:	2b00      	cmp	r3, #0
 8009c78:	d10b      	bne.n	8009c92 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8009c7a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009c7e:	f383 8811 	msr	BASEPRI, r3
 8009c82:	f3bf 8f6f 	isb	sy
 8009c86:	f3bf 8f4f 	dsb	sy
 8009c8a:	617b      	str	r3, [r7, #20]
}
 8009c8c:	bf00      	nop
 8009c8e:	bf00      	nop
 8009c90:	e7fd      	b.n	8009c8e <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8009c92:	4b0a      	ldr	r3, [pc, #40]	@ (8009cbc <vTaskPlaceOnEventListRestricted+0x54>)
 8009c94:	681b      	ldr	r3, [r3, #0]
 8009c96:	3318      	adds	r3, #24
 8009c98:	4619      	mov	r1, r3
 8009c9a:	68f8      	ldr	r0, [r7, #12]
 8009c9c:	f7fe fa29 	bl	80080f2 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8009ca0:	687b      	ldr	r3, [r7, #4]
 8009ca2:	2b00      	cmp	r3, #0
 8009ca4:	d002      	beq.n	8009cac <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8009ca6:	f04f 33ff 	mov.w	r3, #4294967295
 8009caa:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8009cac:	6879      	ldr	r1, [r7, #4]
 8009cae:	68b8      	ldr	r0, [r7, #8]
 8009cb0:	f000 fb64 	bl	800a37c <prvAddCurrentTaskToDelayedList>
	}
 8009cb4:	bf00      	nop
 8009cb6:	3718      	adds	r7, #24
 8009cb8:	46bd      	mov	sp, r7
 8009cba:	bd80      	pop	{r7, pc}
 8009cbc:	24000a94 	.word	0x24000a94

08009cc0 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8009cc0:	b580      	push	{r7, lr}
 8009cc2:	b086      	sub	sp, #24
 8009cc4:	af00      	add	r7, sp, #0
 8009cc6:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009cc8:	687b      	ldr	r3, [r7, #4]
 8009cca:	68db      	ldr	r3, [r3, #12]
 8009ccc:	68db      	ldr	r3, [r3, #12]
 8009cce:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8009cd0:	693b      	ldr	r3, [r7, #16]
 8009cd2:	2b00      	cmp	r3, #0
 8009cd4:	d10b      	bne.n	8009cee <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8009cd6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009cda:	f383 8811 	msr	BASEPRI, r3
 8009cde:	f3bf 8f6f 	isb	sy
 8009ce2:	f3bf 8f4f 	dsb	sy
 8009ce6:	60fb      	str	r3, [r7, #12]
}
 8009ce8:	bf00      	nop
 8009cea:	bf00      	nop
 8009cec:	e7fd      	b.n	8009cea <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8009cee:	693b      	ldr	r3, [r7, #16]
 8009cf0:	3318      	adds	r3, #24
 8009cf2:	4618      	mov	r0, r3
 8009cf4:	f7fe fa5a 	bl	80081ac <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009cf8:	4b1d      	ldr	r3, [pc, #116]	@ (8009d70 <xTaskRemoveFromEventList+0xb0>)
 8009cfa:	681b      	ldr	r3, [r3, #0]
 8009cfc:	2b00      	cmp	r3, #0
 8009cfe:	d11d      	bne.n	8009d3c <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8009d00:	693b      	ldr	r3, [r7, #16]
 8009d02:	3304      	adds	r3, #4
 8009d04:	4618      	mov	r0, r3
 8009d06:	f7fe fa51 	bl	80081ac <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8009d0a:	693b      	ldr	r3, [r7, #16]
 8009d0c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009d0e:	4b19      	ldr	r3, [pc, #100]	@ (8009d74 <xTaskRemoveFromEventList+0xb4>)
 8009d10:	681b      	ldr	r3, [r3, #0]
 8009d12:	429a      	cmp	r2, r3
 8009d14:	d903      	bls.n	8009d1e <xTaskRemoveFromEventList+0x5e>
 8009d16:	693b      	ldr	r3, [r7, #16]
 8009d18:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009d1a:	4a16      	ldr	r2, [pc, #88]	@ (8009d74 <xTaskRemoveFromEventList+0xb4>)
 8009d1c:	6013      	str	r3, [r2, #0]
 8009d1e:	693b      	ldr	r3, [r7, #16]
 8009d20:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009d22:	4613      	mov	r3, r2
 8009d24:	009b      	lsls	r3, r3, #2
 8009d26:	4413      	add	r3, r2
 8009d28:	009b      	lsls	r3, r3, #2
 8009d2a:	4a13      	ldr	r2, [pc, #76]	@ (8009d78 <xTaskRemoveFromEventList+0xb8>)
 8009d2c:	441a      	add	r2, r3
 8009d2e:	693b      	ldr	r3, [r7, #16]
 8009d30:	3304      	adds	r3, #4
 8009d32:	4619      	mov	r1, r3
 8009d34:	4610      	mov	r0, r2
 8009d36:	f7fe f9dc 	bl	80080f2 <vListInsertEnd>
 8009d3a:	e005      	b.n	8009d48 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8009d3c:	693b      	ldr	r3, [r7, #16]
 8009d3e:	3318      	adds	r3, #24
 8009d40:	4619      	mov	r1, r3
 8009d42:	480e      	ldr	r0, [pc, #56]	@ (8009d7c <xTaskRemoveFromEventList+0xbc>)
 8009d44:	f7fe f9d5 	bl	80080f2 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8009d48:	693b      	ldr	r3, [r7, #16]
 8009d4a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009d4c:	4b0c      	ldr	r3, [pc, #48]	@ (8009d80 <xTaskRemoveFromEventList+0xc0>)
 8009d4e:	681b      	ldr	r3, [r3, #0]
 8009d50:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009d52:	429a      	cmp	r2, r3
 8009d54:	d905      	bls.n	8009d62 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8009d56:	2301      	movs	r3, #1
 8009d58:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8009d5a:	4b0a      	ldr	r3, [pc, #40]	@ (8009d84 <xTaskRemoveFromEventList+0xc4>)
 8009d5c:	2201      	movs	r2, #1
 8009d5e:	601a      	str	r2, [r3, #0]
 8009d60:	e001      	b.n	8009d66 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8009d62:	2300      	movs	r3, #0
 8009d64:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8009d66:	697b      	ldr	r3, [r7, #20]
}
 8009d68:	4618      	mov	r0, r3
 8009d6a:	3718      	adds	r7, #24
 8009d6c:	46bd      	mov	sp, r7
 8009d6e:	bd80      	pop	{r7, pc}
 8009d70:	24000f90 	.word	0x24000f90
 8009d74:	24000f70 	.word	0x24000f70
 8009d78:	24000a98 	.word	0x24000a98
 8009d7c:	24000f28 	.word	0x24000f28
 8009d80:	24000a94 	.word	0x24000a94
 8009d84:	24000f7c 	.word	0x24000f7c

08009d88 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8009d88:	b480      	push	{r7}
 8009d8a:	b083      	sub	sp, #12
 8009d8c:	af00      	add	r7, sp, #0
 8009d8e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8009d90:	4b06      	ldr	r3, [pc, #24]	@ (8009dac <vTaskInternalSetTimeOutState+0x24>)
 8009d92:	681a      	ldr	r2, [r3, #0]
 8009d94:	687b      	ldr	r3, [r7, #4]
 8009d96:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8009d98:	4b05      	ldr	r3, [pc, #20]	@ (8009db0 <vTaskInternalSetTimeOutState+0x28>)
 8009d9a:	681a      	ldr	r2, [r3, #0]
 8009d9c:	687b      	ldr	r3, [r7, #4]
 8009d9e:	605a      	str	r2, [r3, #4]
}
 8009da0:	bf00      	nop
 8009da2:	370c      	adds	r7, #12
 8009da4:	46bd      	mov	sp, r7
 8009da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009daa:	4770      	bx	lr
 8009dac:	24000f80 	.word	0x24000f80
 8009db0:	24000f6c 	.word	0x24000f6c

08009db4 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8009db4:	b580      	push	{r7, lr}
 8009db6:	b088      	sub	sp, #32
 8009db8:	af00      	add	r7, sp, #0
 8009dba:	6078      	str	r0, [r7, #4]
 8009dbc:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8009dbe:	687b      	ldr	r3, [r7, #4]
 8009dc0:	2b00      	cmp	r3, #0
 8009dc2:	d10b      	bne.n	8009ddc <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8009dc4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009dc8:	f383 8811 	msr	BASEPRI, r3
 8009dcc:	f3bf 8f6f 	isb	sy
 8009dd0:	f3bf 8f4f 	dsb	sy
 8009dd4:	613b      	str	r3, [r7, #16]
}
 8009dd6:	bf00      	nop
 8009dd8:	bf00      	nop
 8009dda:	e7fd      	b.n	8009dd8 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8009ddc:	683b      	ldr	r3, [r7, #0]
 8009dde:	2b00      	cmp	r3, #0
 8009de0:	d10b      	bne.n	8009dfa <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8009de2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009de6:	f383 8811 	msr	BASEPRI, r3
 8009dea:	f3bf 8f6f 	isb	sy
 8009dee:	f3bf 8f4f 	dsb	sy
 8009df2:	60fb      	str	r3, [r7, #12]
}
 8009df4:	bf00      	nop
 8009df6:	bf00      	nop
 8009df8:	e7fd      	b.n	8009df6 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8009dfa:	f000 ff9d 	bl	800ad38 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8009dfe:	4b1d      	ldr	r3, [pc, #116]	@ (8009e74 <xTaskCheckForTimeOut+0xc0>)
 8009e00:	681b      	ldr	r3, [r3, #0]
 8009e02:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8009e04:	687b      	ldr	r3, [r7, #4]
 8009e06:	685b      	ldr	r3, [r3, #4]
 8009e08:	69ba      	ldr	r2, [r7, #24]
 8009e0a:	1ad3      	subs	r3, r2, r3
 8009e0c:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8009e0e:	683b      	ldr	r3, [r7, #0]
 8009e10:	681b      	ldr	r3, [r3, #0]
 8009e12:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009e16:	d102      	bne.n	8009e1e <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8009e18:	2300      	movs	r3, #0
 8009e1a:	61fb      	str	r3, [r7, #28]
 8009e1c:	e023      	b.n	8009e66 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8009e1e:	687b      	ldr	r3, [r7, #4]
 8009e20:	681a      	ldr	r2, [r3, #0]
 8009e22:	4b15      	ldr	r3, [pc, #84]	@ (8009e78 <xTaskCheckForTimeOut+0xc4>)
 8009e24:	681b      	ldr	r3, [r3, #0]
 8009e26:	429a      	cmp	r2, r3
 8009e28:	d007      	beq.n	8009e3a <xTaskCheckForTimeOut+0x86>
 8009e2a:	687b      	ldr	r3, [r7, #4]
 8009e2c:	685b      	ldr	r3, [r3, #4]
 8009e2e:	69ba      	ldr	r2, [r7, #24]
 8009e30:	429a      	cmp	r2, r3
 8009e32:	d302      	bcc.n	8009e3a <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8009e34:	2301      	movs	r3, #1
 8009e36:	61fb      	str	r3, [r7, #28]
 8009e38:	e015      	b.n	8009e66 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8009e3a:	683b      	ldr	r3, [r7, #0]
 8009e3c:	681b      	ldr	r3, [r3, #0]
 8009e3e:	697a      	ldr	r2, [r7, #20]
 8009e40:	429a      	cmp	r2, r3
 8009e42:	d20b      	bcs.n	8009e5c <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8009e44:	683b      	ldr	r3, [r7, #0]
 8009e46:	681a      	ldr	r2, [r3, #0]
 8009e48:	697b      	ldr	r3, [r7, #20]
 8009e4a:	1ad2      	subs	r2, r2, r3
 8009e4c:	683b      	ldr	r3, [r7, #0]
 8009e4e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8009e50:	6878      	ldr	r0, [r7, #4]
 8009e52:	f7ff ff99 	bl	8009d88 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8009e56:	2300      	movs	r3, #0
 8009e58:	61fb      	str	r3, [r7, #28]
 8009e5a:	e004      	b.n	8009e66 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8009e5c:	683b      	ldr	r3, [r7, #0]
 8009e5e:	2200      	movs	r2, #0
 8009e60:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8009e62:	2301      	movs	r3, #1
 8009e64:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8009e66:	f000 ff99 	bl	800ad9c <vPortExitCritical>

	return xReturn;
 8009e6a:	69fb      	ldr	r3, [r7, #28]
}
 8009e6c:	4618      	mov	r0, r3
 8009e6e:	3720      	adds	r7, #32
 8009e70:	46bd      	mov	sp, r7
 8009e72:	bd80      	pop	{r7, pc}
 8009e74:	24000f6c 	.word	0x24000f6c
 8009e78:	24000f80 	.word	0x24000f80

08009e7c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8009e7c:	b480      	push	{r7}
 8009e7e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8009e80:	4b03      	ldr	r3, [pc, #12]	@ (8009e90 <vTaskMissedYield+0x14>)
 8009e82:	2201      	movs	r2, #1
 8009e84:	601a      	str	r2, [r3, #0]
}
 8009e86:	bf00      	nop
 8009e88:	46bd      	mov	sp, r7
 8009e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e8e:	4770      	bx	lr
 8009e90:	24000f7c 	.word	0x24000f7c

08009e94 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8009e94:	b580      	push	{r7, lr}
 8009e96:	b082      	sub	sp, #8
 8009e98:	af00      	add	r7, sp, #0
 8009e9a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8009e9c:	f000 f852 	bl	8009f44 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8009ea0:	4b06      	ldr	r3, [pc, #24]	@ (8009ebc <prvIdleTask+0x28>)
 8009ea2:	681b      	ldr	r3, [r3, #0]
 8009ea4:	2b01      	cmp	r3, #1
 8009ea6:	d9f9      	bls.n	8009e9c <prvIdleTask+0x8>
			{
				taskYIELD();
 8009ea8:	4b05      	ldr	r3, [pc, #20]	@ (8009ec0 <prvIdleTask+0x2c>)
 8009eaa:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009eae:	601a      	str	r2, [r3, #0]
 8009eb0:	f3bf 8f4f 	dsb	sy
 8009eb4:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8009eb8:	e7f0      	b.n	8009e9c <prvIdleTask+0x8>
 8009eba:	bf00      	nop
 8009ebc:	24000a98 	.word	0x24000a98
 8009ec0:	e000ed04 	.word	0xe000ed04

08009ec4 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8009ec4:	b580      	push	{r7, lr}
 8009ec6:	b082      	sub	sp, #8
 8009ec8:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8009eca:	2300      	movs	r3, #0
 8009ecc:	607b      	str	r3, [r7, #4]
 8009ece:	e00c      	b.n	8009eea <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8009ed0:	687a      	ldr	r2, [r7, #4]
 8009ed2:	4613      	mov	r3, r2
 8009ed4:	009b      	lsls	r3, r3, #2
 8009ed6:	4413      	add	r3, r2
 8009ed8:	009b      	lsls	r3, r3, #2
 8009eda:	4a12      	ldr	r2, [pc, #72]	@ (8009f24 <prvInitialiseTaskLists+0x60>)
 8009edc:	4413      	add	r3, r2
 8009ede:	4618      	mov	r0, r3
 8009ee0:	f7fe f8da 	bl	8008098 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8009ee4:	687b      	ldr	r3, [r7, #4]
 8009ee6:	3301      	adds	r3, #1
 8009ee8:	607b      	str	r3, [r7, #4]
 8009eea:	687b      	ldr	r3, [r7, #4]
 8009eec:	2b37      	cmp	r3, #55	@ 0x37
 8009eee:	d9ef      	bls.n	8009ed0 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8009ef0:	480d      	ldr	r0, [pc, #52]	@ (8009f28 <prvInitialiseTaskLists+0x64>)
 8009ef2:	f7fe f8d1 	bl	8008098 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8009ef6:	480d      	ldr	r0, [pc, #52]	@ (8009f2c <prvInitialiseTaskLists+0x68>)
 8009ef8:	f7fe f8ce 	bl	8008098 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8009efc:	480c      	ldr	r0, [pc, #48]	@ (8009f30 <prvInitialiseTaskLists+0x6c>)
 8009efe:	f7fe f8cb 	bl	8008098 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8009f02:	480c      	ldr	r0, [pc, #48]	@ (8009f34 <prvInitialiseTaskLists+0x70>)
 8009f04:	f7fe f8c8 	bl	8008098 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8009f08:	480b      	ldr	r0, [pc, #44]	@ (8009f38 <prvInitialiseTaskLists+0x74>)
 8009f0a:	f7fe f8c5 	bl	8008098 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8009f0e:	4b0b      	ldr	r3, [pc, #44]	@ (8009f3c <prvInitialiseTaskLists+0x78>)
 8009f10:	4a05      	ldr	r2, [pc, #20]	@ (8009f28 <prvInitialiseTaskLists+0x64>)
 8009f12:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8009f14:	4b0a      	ldr	r3, [pc, #40]	@ (8009f40 <prvInitialiseTaskLists+0x7c>)
 8009f16:	4a05      	ldr	r2, [pc, #20]	@ (8009f2c <prvInitialiseTaskLists+0x68>)
 8009f18:	601a      	str	r2, [r3, #0]
}
 8009f1a:	bf00      	nop
 8009f1c:	3708      	adds	r7, #8
 8009f1e:	46bd      	mov	sp, r7
 8009f20:	bd80      	pop	{r7, pc}
 8009f22:	bf00      	nop
 8009f24:	24000a98 	.word	0x24000a98
 8009f28:	24000ef8 	.word	0x24000ef8
 8009f2c:	24000f0c 	.word	0x24000f0c
 8009f30:	24000f28 	.word	0x24000f28
 8009f34:	24000f3c 	.word	0x24000f3c
 8009f38:	24000f54 	.word	0x24000f54
 8009f3c:	24000f20 	.word	0x24000f20
 8009f40:	24000f24 	.word	0x24000f24

08009f44 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8009f44:	b580      	push	{r7, lr}
 8009f46:	b082      	sub	sp, #8
 8009f48:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8009f4a:	e019      	b.n	8009f80 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8009f4c:	f000 fef4 	bl	800ad38 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009f50:	4b10      	ldr	r3, [pc, #64]	@ (8009f94 <prvCheckTasksWaitingTermination+0x50>)
 8009f52:	68db      	ldr	r3, [r3, #12]
 8009f54:	68db      	ldr	r3, [r3, #12]
 8009f56:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009f58:	687b      	ldr	r3, [r7, #4]
 8009f5a:	3304      	adds	r3, #4
 8009f5c:	4618      	mov	r0, r3
 8009f5e:	f7fe f925 	bl	80081ac <uxListRemove>
				--uxCurrentNumberOfTasks;
 8009f62:	4b0d      	ldr	r3, [pc, #52]	@ (8009f98 <prvCheckTasksWaitingTermination+0x54>)
 8009f64:	681b      	ldr	r3, [r3, #0]
 8009f66:	3b01      	subs	r3, #1
 8009f68:	4a0b      	ldr	r2, [pc, #44]	@ (8009f98 <prvCheckTasksWaitingTermination+0x54>)
 8009f6a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8009f6c:	4b0b      	ldr	r3, [pc, #44]	@ (8009f9c <prvCheckTasksWaitingTermination+0x58>)
 8009f6e:	681b      	ldr	r3, [r3, #0]
 8009f70:	3b01      	subs	r3, #1
 8009f72:	4a0a      	ldr	r2, [pc, #40]	@ (8009f9c <prvCheckTasksWaitingTermination+0x58>)
 8009f74:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8009f76:	f000 ff11 	bl	800ad9c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8009f7a:	6878      	ldr	r0, [r7, #4]
 8009f7c:	f000 f810 	bl	8009fa0 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8009f80:	4b06      	ldr	r3, [pc, #24]	@ (8009f9c <prvCheckTasksWaitingTermination+0x58>)
 8009f82:	681b      	ldr	r3, [r3, #0]
 8009f84:	2b00      	cmp	r3, #0
 8009f86:	d1e1      	bne.n	8009f4c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8009f88:	bf00      	nop
 8009f8a:	bf00      	nop
 8009f8c:	3708      	adds	r7, #8
 8009f8e:	46bd      	mov	sp, r7
 8009f90:	bd80      	pop	{r7, pc}
 8009f92:	bf00      	nop
 8009f94:	24000f3c 	.word	0x24000f3c
 8009f98:	24000f68 	.word	0x24000f68
 8009f9c:	24000f50 	.word	0x24000f50

08009fa0 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8009fa0:	b580      	push	{r7, lr}
 8009fa2:	b084      	sub	sp, #16
 8009fa4:	af00      	add	r7, sp, #0
 8009fa6:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8009fa8:	687b      	ldr	r3, [r7, #4]
 8009faa:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8009fae:	2b00      	cmp	r3, #0
 8009fb0:	d108      	bne.n	8009fc4 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8009fb2:	687b      	ldr	r3, [r7, #4]
 8009fb4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009fb6:	4618      	mov	r0, r3
 8009fb8:	f001 f8ae 	bl	800b118 <vPortFree>
				vPortFree( pxTCB );
 8009fbc:	6878      	ldr	r0, [r7, #4]
 8009fbe:	f001 f8ab 	bl	800b118 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8009fc2:	e019      	b.n	8009ff8 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8009fc4:	687b      	ldr	r3, [r7, #4]
 8009fc6:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8009fca:	2b01      	cmp	r3, #1
 8009fcc:	d103      	bne.n	8009fd6 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8009fce:	6878      	ldr	r0, [r7, #4]
 8009fd0:	f001 f8a2 	bl	800b118 <vPortFree>
	}
 8009fd4:	e010      	b.n	8009ff8 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8009fd6:	687b      	ldr	r3, [r7, #4]
 8009fd8:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8009fdc:	2b02      	cmp	r3, #2
 8009fde:	d00b      	beq.n	8009ff8 <prvDeleteTCB+0x58>
	__asm volatile
 8009fe0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009fe4:	f383 8811 	msr	BASEPRI, r3
 8009fe8:	f3bf 8f6f 	isb	sy
 8009fec:	f3bf 8f4f 	dsb	sy
 8009ff0:	60fb      	str	r3, [r7, #12]
}
 8009ff2:	bf00      	nop
 8009ff4:	bf00      	nop
 8009ff6:	e7fd      	b.n	8009ff4 <prvDeleteTCB+0x54>
	}
 8009ff8:	bf00      	nop
 8009ffa:	3710      	adds	r7, #16
 8009ffc:	46bd      	mov	sp, r7
 8009ffe:	bd80      	pop	{r7, pc}

0800a000 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800a000:	b480      	push	{r7}
 800a002:	b083      	sub	sp, #12
 800a004:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a006:	4b0c      	ldr	r3, [pc, #48]	@ (800a038 <prvResetNextTaskUnblockTime+0x38>)
 800a008:	681b      	ldr	r3, [r3, #0]
 800a00a:	681b      	ldr	r3, [r3, #0]
 800a00c:	2b00      	cmp	r3, #0
 800a00e:	d104      	bne.n	800a01a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800a010:	4b0a      	ldr	r3, [pc, #40]	@ (800a03c <prvResetNextTaskUnblockTime+0x3c>)
 800a012:	f04f 32ff 	mov.w	r2, #4294967295
 800a016:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800a018:	e008      	b.n	800a02c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a01a:	4b07      	ldr	r3, [pc, #28]	@ (800a038 <prvResetNextTaskUnblockTime+0x38>)
 800a01c:	681b      	ldr	r3, [r3, #0]
 800a01e:	68db      	ldr	r3, [r3, #12]
 800a020:	68db      	ldr	r3, [r3, #12]
 800a022:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800a024:	687b      	ldr	r3, [r7, #4]
 800a026:	685b      	ldr	r3, [r3, #4]
 800a028:	4a04      	ldr	r2, [pc, #16]	@ (800a03c <prvResetNextTaskUnblockTime+0x3c>)
 800a02a:	6013      	str	r3, [r2, #0]
}
 800a02c:	bf00      	nop
 800a02e:	370c      	adds	r7, #12
 800a030:	46bd      	mov	sp, r7
 800a032:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a036:	4770      	bx	lr
 800a038:	24000f20 	.word	0x24000f20
 800a03c:	24000f88 	.word	0x24000f88

0800a040 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 800a040:	b480      	push	{r7}
 800a042:	b083      	sub	sp, #12
 800a044:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 800a046:	4b05      	ldr	r3, [pc, #20]	@ (800a05c <xTaskGetCurrentTaskHandle+0x1c>)
 800a048:	681b      	ldr	r3, [r3, #0]
 800a04a:	607b      	str	r3, [r7, #4]

		return xReturn;
 800a04c:	687b      	ldr	r3, [r7, #4]
	}
 800a04e:	4618      	mov	r0, r3
 800a050:	370c      	adds	r7, #12
 800a052:	46bd      	mov	sp, r7
 800a054:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a058:	4770      	bx	lr
 800a05a:	bf00      	nop
 800a05c:	24000a94 	.word	0x24000a94

0800a060 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800a060:	b480      	push	{r7}
 800a062:	b083      	sub	sp, #12
 800a064:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800a066:	4b0b      	ldr	r3, [pc, #44]	@ (800a094 <xTaskGetSchedulerState+0x34>)
 800a068:	681b      	ldr	r3, [r3, #0]
 800a06a:	2b00      	cmp	r3, #0
 800a06c:	d102      	bne.n	800a074 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800a06e:	2301      	movs	r3, #1
 800a070:	607b      	str	r3, [r7, #4]
 800a072:	e008      	b.n	800a086 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a074:	4b08      	ldr	r3, [pc, #32]	@ (800a098 <xTaskGetSchedulerState+0x38>)
 800a076:	681b      	ldr	r3, [r3, #0]
 800a078:	2b00      	cmp	r3, #0
 800a07a:	d102      	bne.n	800a082 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800a07c:	2302      	movs	r3, #2
 800a07e:	607b      	str	r3, [r7, #4]
 800a080:	e001      	b.n	800a086 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800a082:	2300      	movs	r3, #0
 800a084:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800a086:	687b      	ldr	r3, [r7, #4]
	}
 800a088:	4618      	mov	r0, r3
 800a08a:	370c      	adds	r7, #12
 800a08c:	46bd      	mov	sp, r7
 800a08e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a092:	4770      	bx	lr
 800a094:	24000f74 	.word	0x24000f74
 800a098:	24000f90 	.word	0x24000f90

0800a09c <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800a09c:	b580      	push	{r7, lr}
 800a09e:	b084      	sub	sp, #16
 800a0a0:	af00      	add	r7, sp, #0
 800a0a2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800a0a4:	687b      	ldr	r3, [r7, #4]
 800a0a6:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800a0a8:	2300      	movs	r3, #0
 800a0aa:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800a0ac:	687b      	ldr	r3, [r7, #4]
 800a0ae:	2b00      	cmp	r3, #0
 800a0b0:	d051      	beq.n	800a156 <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800a0b2:	68bb      	ldr	r3, [r7, #8]
 800a0b4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a0b6:	4b2a      	ldr	r3, [pc, #168]	@ (800a160 <xTaskPriorityInherit+0xc4>)
 800a0b8:	681b      	ldr	r3, [r3, #0]
 800a0ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a0bc:	429a      	cmp	r2, r3
 800a0be:	d241      	bcs.n	800a144 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800a0c0:	68bb      	ldr	r3, [r7, #8]
 800a0c2:	699b      	ldr	r3, [r3, #24]
 800a0c4:	2b00      	cmp	r3, #0
 800a0c6:	db06      	blt.n	800a0d6 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a0c8:	4b25      	ldr	r3, [pc, #148]	@ (800a160 <xTaskPriorityInherit+0xc4>)
 800a0ca:	681b      	ldr	r3, [r3, #0]
 800a0cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a0ce:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800a0d2:	68bb      	ldr	r3, [r7, #8]
 800a0d4:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800a0d6:	68bb      	ldr	r3, [r7, #8]
 800a0d8:	6959      	ldr	r1, [r3, #20]
 800a0da:	68bb      	ldr	r3, [r7, #8]
 800a0dc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a0de:	4613      	mov	r3, r2
 800a0e0:	009b      	lsls	r3, r3, #2
 800a0e2:	4413      	add	r3, r2
 800a0e4:	009b      	lsls	r3, r3, #2
 800a0e6:	4a1f      	ldr	r2, [pc, #124]	@ (800a164 <xTaskPriorityInherit+0xc8>)
 800a0e8:	4413      	add	r3, r2
 800a0ea:	4299      	cmp	r1, r3
 800a0ec:	d122      	bne.n	800a134 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a0ee:	68bb      	ldr	r3, [r7, #8]
 800a0f0:	3304      	adds	r3, #4
 800a0f2:	4618      	mov	r0, r3
 800a0f4:	f7fe f85a 	bl	80081ac <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800a0f8:	4b19      	ldr	r3, [pc, #100]	@ (800a160 <xTaskPriorityInherit+0xc4>)
 800a0fa:	681b      	ldr	r3, [r3, #0]
 800a0fc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a0fe:	68bb      	ldr	r3, [r7, #8]
 800a100:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800a102:	68bb      	ldr	r3, [r7, #8]
 800a104:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a106:	4b18      	ldr	r3, [pc, #96]	@ (800a168 <xTaskPriorityInherit+0xcc>)
 800a108:	681b      	ldr	r3, [r3, #0]
 800a10a:	429a      	cmp	r2, r3
 800a10c:	d903      	bls.n	800a116 <xTaskPriorityInherit+0x7a>
 800a10e:	68bb      	ldr	r3, [r7, #8]
 800a110:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a112:	4a15      	ldr	r2, [pc, #84]	@ (800a168 <xTaskPriorityInherit+0xcc>)
 800a114:	6013      	str	r3, [r2, #0]
 800a116:	68bb      	ldr	r3, [r7, #8]
 800a118:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a11a:	4613      	mov	r3, r2
 800a11c:	009b      	lsls	r3, r3, #2
 800a11e:	4413      	add	r3, r2
 800a120:	009b      	lsls	r3, r3, #2
 800a122:	4a10      	ldr	r2, [pc, #64]	@ (800a164 <xTaskPriorityInherit+0xc8>)
 800a124:	441a      	add	r2, r3
 800a126:	68bb      	ldr	r3, [r7, #8]
 800a128:	3304      	adds	r3, #4
 800a12a:	4619      	mov	r1, r3
 800a12c:	4610      	mov	r0, r2
 800a12e:	f7fd ffe0 	bl	80080f2 <vListInsertEnd>
 800a132:	e004      	b.n	800a13e <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800a134:	4b0a      	ldr	r3, [pc, #40]	@ (800a160 <xTaskPriorityInherit+0xc4>)
 800a136:	681b      	ldr	r3, [r3, #0]
 800a138:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a13a:	68bb      	ldr	r3, [r7, #8]
 800a13c:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800a13e:	2301      	movs	r3, #1
 800a140:	60fb      	str	r3, [r7, #12]
 800a142:	e008      	b.n	800a156 <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800a144:	68bb      	ldr	r3, [r7, #8]
 800a146:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800a148:	4b05      	ldr	r3, [pc, #20]	@ (800a160 <xTaskPriorityInherit+0xc4>)
 800a14a:	681b      	ldr	r3, [r3, #0]
 800a14c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a14e:	429a      	cmp	r2, r3
 800a150:	d201      	bcs.n	800a156 <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800a152:	2301      	movs	r3, #1
 800a154:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800a156:	68fb      	ldr	r3, [r7, #12]
	}
 800a158:	4618      	mov	r0, r3
 800a15a:	3710      	adds	r7, #16
 800a15c:	46bd      	mov	sp, r7
 800a15e:	bd80      	pop	{r7, pc}
 800a160:	24000a94 	.word	0x24000a94
 800a164:	24000a98 	.word	0x24000a98
 800a168:	24000f70 	.word	0x24000f70

0800a16c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800a16c:	b580      	push	{r7, lr}
 800a16e:	b086      	sub	sp, #24
 800a170:	af00      	add	r7, sp, #0
 800a172:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800a174:	687b      	ldr	r3, [r7, #4]
 800a176:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800a178:	2300      	movs	r3, #0
 800a17a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800a17c:	687b      	ldr	r3, [r7, #4]
 800a17e:	2b00      	cmp	r3, #0
 800a180:	d058      	beq.n	800a234 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800a182:	4b2f      	ldr	r3, [pc, #188]	@ (800a240 <xTaskPriorityDisinherit+0xd4>)
 800a184:	681b      	ldr	r3, [r3, #0]
 800a186:	693a      	ldr	r2, [r7, #16]
 800a188:	429a      	cmp	r2, r3
 800a18a:	d00b      	beq.n	800a1a4 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 800a18c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a190:	f383 8811 	msr	BASEPRI, r3
 800a194:	f3bf 8f6f 	isb	sy
 800a198:	f3bf 8f4f 	dsb	sy
 800a19c:	60fb      	str	r3, [r7, #12]
}
 800a19e:	bf00      	nop
 800a1a0:	bf00      	nop
 800a1a2:	e7fd      	b.n	800a1a0 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800a1a4:	693b      	ldr	r3, [r7, #16]
 800a1a6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a1a8:	2b00      	cmp	r3, #0
 800a1aa:	d10b      	bne.n	800a1c4 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 800a1ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a1b0:	f383 8811 	msr	BASEPRI, r3
 800a1b4:	f3bf 8f6f 	isb	sy
 800a1b8:	f3bf 8f4f 	dsb	sy
 800a1bc:	60bb      	str	r3, [r7, #8]
}
 800a1be:	bf00      	nop
 800a1c0:	bf00      	nop
 800a1c2:	e7fd      	b.n	800a1c0 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 800a1c4:	693b      	ldr	r3, [r7, #16]
 800a1c6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a1c8:	1e5a      	subs	r2, r3, #1
 800a1ca:	693b      	ldr	r3, [r7, #16]
 800a1cc:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800a1ce:	693b      	ldr	r3, [r7, #16]
 800a1d0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a1d2:	693b      	ldr	r3, [r7, #16]
 800a1d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a1d6:	429a      	cmp	r2, r3
 800a1d8:	d02c      	beq.n	800a234 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800a1da:	693b      	ldr	r3, [r7, #16]
 800a1dc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a1de:	2b00      	cmp	r3, #0
 800a1e0:	d128      	bne.n	800a234 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a1e2:	693b      	ldr	r3, [r7, #16]
 800a1e4:	3304      	adds	r3, #4
 800a1e6:	4618      	mov	r0, r3
 800a1e8:	f7fd ffe0 	bl	80081ac <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800a1ec:	693b      	ldr	r3, [r7, #16]
 800a1ee:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800a1f0:	693b      	ldr	r3, [r7, #16]
 800a1f2:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a1f4:	693b      	ldr	r3, [r7, #16]
 800a1f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a1f8:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800a1fc:	693b      	ldr	r3, [r7, #16]
 800a1fe:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800a200:	693b      	ldr	r3, [r7, #16]
 800a202:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a204:	4b0f      	ldr	r3, [pc, #60]	@ (800a244 <xTaskPriorityDisinherit+0xd8>)
 800a206:	681b      	ldr	r3, [r3, #0]
 800a208:	429a      	cmp	r2, r3
 800a20a:	d903      	bls.n	800a214 <xTaskPriorityDisinherit+0xa8>
 800a20c:	693b      	ldr	r3, [r7, #16]
 800a20e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a210:	4a0c      	ldr	r2, [pc, #48]	@ (800a244 <xTaskPriorityDisinherit+0xd8>)
 800a212:	6013      	str	r3, [r2, #0]
 800a214:	693b      	ldr	r3, [r7, #16]
 800a216:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a218:	4613      	mov	r3, r2
 800a21a:	009b      	lsls	r3, r3, #2
 800a21c:	4413      	add	r3, r2
 800a21e:	009b      	lsls	r3, r3, #2
 800a220:	4a09      	ldr	r2, [pc, #36]	@ (800a248 <xTaskPriorityDisinherit+0xdc>)
 800a222:	441a      	add	r2, r3
 800a224:	693b      	ldr	r3, [r7, #16]
 800a226:	3304      	adds	r3, #4
 800a228:	4619      	mov	r1, r3
 800a22a:	4610      	mov	r0, r2
 800a22c:	f7fd ff61 	bl	80080f2 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800a230:	2301      	movs	r3, #1
 800a232:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800a234:	697b      	ldr	r3, [r7, #20]
	}
 800a236:	4618      	mov	r0, r3
 800a238:	3718      	adds	r7, #24
 800a23a:	46bd      	mov	sp, r7
 800a23c:	bd80      	pop	{r7, pc}
 800a23e:	bf00      	nop
 800a240:	24000a94 	.word	0x24000a94
 800a244:	24000f70 	.word	0x24000f70
 800a248:	24000a98 	.word	0x24000a98

0800a24c <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800a24c:	b580      	push	{r7, lr}
 800a24e:	b088      	sub	sp, #32
 800a250:	af00      	add	r7, sp, #0
 800a252:	6078      	str	r0, [r7, #4]
 800a254:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800a256:	687b      	ldr	r3, [r7, #4]
 800a258:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800a25a:	2301      	movs	r3, #1
 800a25c:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800a25e:	687b      	ldr	r3, [r7, #4]
 800a260:	2b00      	cmp	r3, #0
 800a262:	d06c      	beq.n	800a33e <vTaskPriorityDisinheritAfterTimeout+0xf2>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800a264:	69bb      	ldr	r3, [r7, #24]
 800a266:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a268:	2b00      	cmp	r3, #0
 800a26a:	d10b      	bne.n	800a284 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 800a26c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a270:	f383 8811 	msr	BASEPRI, r3
 800a274:	f3bf 8f6f 	isb	sy
 800a278:	f3bf 8f4f 	dsb	sy
 800a27c:	60fb      	str	r3, [r7, #12]
}
 800a27e:	bf00      	nop
 800a280:	bf00      	nop
 800a282:	e7fd      	b.n	800a280 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800a284:	69bb      	ldr	r3, [r7, #24]
 800a286:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a288:	683a      	ldr	r2, [r7, #0]
 800a28a:	429a      	cmp	r2, r3
 800a28c:	d902      	bls.n	800a294 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800a28e:	683b      	ldr	r3, [r7, #0]
 800a290:	61fb      	str	r3, [r7, #28]
 800a292:	e002      	b.n	800a29a <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800a294:	69bb      	ldr	r3, [r7, #24]
 800a296:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a298:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800a29a:	69bb      	ldr	r3, [r7, #24]
 800a29c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a29e:	69fa      	ldr	r2, [r7, #28]
 800a2a0:	429a      	cmp	r2, r3
 800a2a2:	d04c      	beq.n	800a33e <vTaskPriorityDisinheritAfterTimeout+0xf2>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800a2a4:	69bb      	ldr	r3, [r7, #24]
 800a2a6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a2a8:	697a      	ldr	r2, [r7, #20]
 800a2aa:	429a      	cmp	r2, r3
 800a2ac:	d147      	bne.n	800a33e <vTaskPriorityDisinheritAfterTimeout+0xf2>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800a2ae:	4b26      	ldr	r3, [pc, #152]	@ (800a348 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 800a2b0:	681b      	ldr	r3, [r3, #0]
 800a2b2:	69ba      	ldr	r2, [r7, #24]
 800a2b4:	429a      	cmp	r2, r3
 800a2b6:	d10b      	bne.n	800a2d0 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 800a2b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a2bc:	f383 8811 	msr	BASEPRI, r3
 800a2c0:	f3bf 8f6f 	isb	sy
 800a2c4:	f3bf 8f4f 	dsb	sy
 800a2c8:	60bb      	str	r3, [r7, #8]
}
 800a2ca:	bf00      	nop
 800a2cc:	bf00      	nop
 800a2ce:	e7fd      	b.n	800a2cc <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800a2d0:	69bb      	ldr	r3, [r7, #24]
 800a2d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a2d4:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800a2d6:	69bb      	ldr	r3, [r7, #24]
 800a2d8:	69fa      	ldr	r2, [r7, #28]
 800a2da:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800a2dc:	69bb      	ldr	r3, [r7, #24]
 800a2de:	699b      	ldr	r3, [r3, #24]
 800a2e0:	2b00      	cmp	r3, #0
 800a2e2:	db04      	blt.n	800a2ee <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a2e4:	69fb      	ldr	r3, [r7, #28]
 800a2e6:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800a2ea:	69bb      	ldr	r3, [r7, #24]
 800a2ec:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800a2ee:	69bb      	ldr	r3, [r7, #24]
 800a2f0:	6959      	ldr	r1, [r3, #20]
 800a2f2:	693a      	ldr	r2, [r7, #16]
 800a2f4:	4613      	mov	r3, r2
 800a2f6:	009b      	lsls	r3, r3, #2
 800a2f8:	4413      	add	r3, r2
 800a2fa:	009b      	lsls	r3, r3, #2
 800a2fc:	4a13      	ldr	r2, [pc, #76]	@ (800a34c <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800a2fe:	4413      	add	r3, r2
 800a300:	4299      	cmp	r1, r3
 800a302:	d11c      	bne.n	800a33e <vTaskPriorityDisinheritAfterTimeout+0xf2>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a304:	69bb      	ldr	r3, [r7, #24]
 800a306:	3304      	adds	r3, #4
 800a308:	4618      	mov	r0, r3
 800a30a:	f7fd ff4f 	bl	80081ac <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800a30e:	69bb      	ldr	r3, [r7, #24]
 800a310:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a312:	4b0f      	ldr	r3, [pc, #60]	@ (800a350 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 800a314:	681b      	ldr	r3, [r3, #0]
 800a316:	429a      	cmp	r2, r3
 800a318:	d903      	bls.n	800a322 <vTaskPriorityDisinheritAfterTimeout+0xd6>
 800a31a:	69bb      	ldr	r3, [r7, #24]
 800a31c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a31e:	4a0c      	ldr	r2, [pc, #48]	@ (800a350 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 800a320:	6013      	str	r3, [r2, #0]
 800a322:	69bb      	ldr	r3, [r7, #24]
 800a324:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a326:	4613      	mov	r3, r2
 800a328:	009b      	lsls	r3, r3, #2
 800a32a:	4413      	add	r3, r2
 800a32c:	009b      	lsls	r3, r3, #2
 800a32e:	4a07      	ldr	r2, [pc, #28]	@ (800a34c <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800a330:	441a      	add	r2, r3
 800a332:	69bb      	ldr	r3, [r7, #24]
 800a334:	3304      	adds	r3, #4
 800a336:	4619      	mov	r1, r3
 800a338:	4610      	mov	r0, r2
 800a33a:	f7fd feda 	bl	80080f2 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800a33e:	bf00      	nop
 800a340:	3720      	adds	r7, #32
 800a342:	46bd      	mov	sp, r7
 800a344:	bd80      	pop	{r7, pc}
 800a346:	bf00      	nop
 800a348:	24000a94 	.word	0x24000a94
 800a34c:	24000a98 	.word	0x24000a98
 800a350:	24000f70 	.word	0x24000f70

0800a354 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800a354:	b480      	push	{r7}
 800a356:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800a358:	4b07      	ldr	r3, [pc, #28]	@ (800a378 <pvTaskIncrementMutexHeldCount+0x24>)
 800a35a:	681b      	ldr	r3, [r3, #0]
 800a35c:	2b00      	cmp	r3, #0
 800a35e:	d004      	beq.n	800a36a <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800a360:	4b05      	ldr	r3, [pc, #20]	@ (800a378 <pvTaskIncrementMutexHeldCount+0x24>)
 800a362:	681b      	ldr	r3, [r3, #0]
 800a364:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800a366:	3201      	adds	r2, #1
 800a368:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 800a36a:	4b03      	ldr	r3, [pc, #12]	@ (800a378 <pvTaskIncrementMutexHeldCount+0x24>)
 800a36c:	681b      	ldr	r3, [r3, #0]
	}
 800a36e:	4618      	mov	r0, r3
 800a370:	46bd      	mov	sp, r7
 800a372:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a376:	4770      	bx	lr
 800a378:	24000a94 	.word	0x24000a94

0800a37c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800a37c:	b580      	push	{r7, lr}
 800a37e:	b084      	sub	sp, #16
 800a380:	af00      	add	r7, sp, #0
 800a382:	6078      	str	r0, [r7, #4]
 800a384:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800a386:	4b21      	ldr	r3, [pc, #132]	@ (800a40c <prvAddCurrentTaskToDelayedList+0x90>)
 800a388:	681b      	ldr	r3, [r3, #0]
 800a38a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a38c:	4b20      	ldr	r3, [pc, #128]	@ (800a410 <prvAddCurrentTaskToDelayedList+0x94>)
 800a38e:	681b      	ldr	r3, [r3, #0]
 800a390:	3304      	adds	r3, #4
 800a392:	4618      	mov	r0, r3
 800a394:	f7fd ff0a 	bl	80081ac <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800a398:	687b      	ldr	r3, [r7, #4]
 800a39a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a39e:	d10a      	bne.n	800a3b6 <prvAddCurrentTaskToDelayedList+0x3a>
 800a3a0:	683b      	ldr	r3, [r7, #0]
 800a3a2:	2b00      	cmp	r3, #0
 800a3a4:	d007      	beq.n	800a3b6 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a3a6:	4b1a      	ldr	r3, [pc, #104]	@ (800a410 <prvAddCurrentTaskToDelayedList+0x94>)
 800a3a8:	681b      	ldr	r3, [r3, #0]
 800a3aa:	3304      	adds	r3, #4
 800a3ac:	4619      	mov	r1, r3
 800a3ae:	4819      	ldr	r0, [pc, #100]	@ (800a414 <prvAddCurrentTaskToDelayedList+0x98>)
 800a3b0:	f7fd fe9f 	bl	80080f2 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800a3b4:	e026      	b.n	800a404 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800a3b6:	68fa      	ldr	r2, [r7, #12]
 800a3b8:	687b      	ldr	r3, [r7, #4]
 800a3ba:	4413      	add	r3, r2
 800a3bc:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800a3be:	4b14      	ldr	r3, [pc, #80]	@ (800a410 <prvAddCurrentTaskToDelayedList+0x94>)
 800a3c0:	681b      	ldr	r3, [r3, #0]
 800a3c2:	68ba      	ldr	r2, [r7, #8]
 800a3c4:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800a3c6:	68ba      	ldr	r2, [r7, #8]
 800a3c8:	68fb      	ldr	r3, [r7, #12]
 800a3ca:	429a      	cmp	r2, r3
 800a3cc:	d209      	bcs.n	800a3e2 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a3ce:	4b12      	ldr	r3, [pc, #72]	@ (800a418 <prvAddCurrentTaskToDelayedList+0x9c>)
 800a3d0:	681a      	ldr	r2, [r3, #0]
 800a3d2:	4b0f      	ldr	r3, [pc, #60]	@ (800a410 <prvAddCurrentTaskToDelayedList+0x94>)
 800a3d4:	681b      	ldr	r3, [r3, #0]
 800a3d6:	3304      	adds	r3, #4
 800a3d8:	4619      	mov	r1, r3
 800a3da:	4610      	mov	r0, r2
 800a3dc:	f7fd fead 	bl	800813a <vListInsert>
}
 800a3e0:	e010      	b.n	800a404 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a3e2:	4b0e      	ldr	r3, [pc, #56]	@ (800a41c <prvAddCurrentTaskToDelayedList+0xa0>)
 800a3e4:	681a      	ldr	r2, [r3, #0]
 800a3e6:	4b0a      	ldr	r3, [pc, #40]	@ (800a410 <prvAddCurrentTaskToDelayedList+0x94>)
 800a3e8:	681b      	ldr	r3, [r3, #0]
 800a3ea:	3304      	adds	r3, #4
 800a3ec:	4619      	mov	r1, r3
 800a3ee:	4610      	mov	r0, r2
 800a3f0:	f7fd fea3 	bl	800813a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800a3f4:	4b0a      	ldr	r3, [pc, #40]	@ (800a420 <prvAddCurrentTaskToDelayedList+0xa4>)
 800a3f6:	681b      	ldr	r3, [r3, #0]
 800a3f8:	68ba      	ldr	r2, [r7, #8]
 800a3fa:	429a      	cmp	r2, r3
 800a3fc:	d202      	bcs.n	800a404 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800a3fe:	4a08      	ldr	r2, [pc, #32]	@ (800a420 <prvAddCurrentTaskToDelayedList+0xa4>)
 800a400:	68bb      	ldr	r3, [r7, #8]
 800a402:	6013      	str	r3, [r2, #0]
}
 800a404:	bf00      	nop
 800a406:	3710      	adds	r7, #16
 800a408:	46bd      	mov	sp, r7
 800a40a:	bd80      	pop	{r7, pc}
 800a40c:	24000f6c 	.word	0x24000f6c
 800a410:	24000a94 	.word	0x24000a94
 800a414:	24000f54 	.word	0x24000f54
 800a418:	24000f24 	.word	0x24000f24
 800a41c:	24000f20 	.word	0x24000f20
 800a420:	24000f88 	.word	0x24000f88

0800a424 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800a424:	b580      	push	{r7, lr}
 800a426:	b08a      	sub	sp, #40	@ 0x28
 800a428:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800a42a:	2300      	movs	r3, #0
 800a42c:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800a42e:	f000 fb13 	bl	800aa58 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800a432:	4b1d      	ldr	r3, [pc, #116]	@ (800a4a8 <xTimerCreateTimerTask+0x84>)
 800a434:	681b      	ldr	r3, [r3, #0]
 800a436:	2b00      	cmp	r3, #0
 800a438:	d021      	beq.n	800a47e <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800a43a:	2300      	movs	r3, #0
 800a43c:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800a43e:	2300      	movs	r3, #0
 800a440:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800a442:	1d3a      	adds	r2, r7, #4
 800a444:	f107 0108 	add.w	r1, r7, #8
 800a448:	f107 030c 	add.w	r3, r7, #12
 800a44c:	4618      	mov	r0, r3
 800a44e:	f7fd fe09 	bl	8008064 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800a452:	6879      	ldr	r1, [r7, #4]
 800a454:	68bb      	ldr	r3, [r7, #8]
 800a456:	68fa      	ldr	r2, [r7, #12]
 800a458:	9202      	str	r2, [sp, #8]
 800a45a:	9301      	str	r3, [sp, #4]
 800a45c:	2302      	movs	r3, #2
 800a45e:	9300      	str	r3, [sp, #0]
 800a460:	2300      	movs	r3, #0
 800a462:	460a      	mov	r2, r1
 800a464:	4911      	ldr	r1, [pc, #68]	@ (800a4ac <xTimerCreateTimerTask+0x88>)
 800a466:	4812      	ldr	r0, [pc, #72]	@ (800a4b0 <xTimerCreateTimerTask+0x8c>)
 800a468:	f7fe ffae 	bl	80093c8 <xTaskCreateStatic>
 800a46c:	4603      	mov	r3, r0
 800a46e:	4a11      	ldr	r2, [pc, #68]	@ (800a4b4 <xTimerCreateTimerTask+0x90>)
 800a470:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800a472:	4b10      	ldr	r3, [pc, #64]	@ (800a4b4 <xTimerCreateTimerTask+0x90>)
 800a474:	681b      	ldr	r3, [r3, #0]
 800a476:	2b00      	cmp	r3, #0
 800a478:	d001      	beq.n	800a47e <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800a47a:	2301      	movs	r3, #1
 800a47c:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800a47e:	697b      	ldr	r3, [r7, #20]
 800a480:	2b00      	cmp	r3, #0
 800a482:	d10b      	bne.n	800a49c <xTimerCreateTimerTask+0x78>
	__asm volatile
 800a484:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a488:	f383 8811 	msr	BASEPRI, r3
 800a48c:	f3bf 8f6f 	isb	sy
 800a490:	f3bf 8f4f 	dsb	sy
 800a494:	613b      	str	r3, [r7, #16]
}
 800a496:	bf00      	nop
 800a498:	bf00      	nop
 800a49a:	e7fd      	b.n	800a498 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800a49c:	697b      	ldr	r3, [r7, #20]
}
 800a49e:	4618      	mov	r0, r3
 800a4a0:	3718      	adds	r7, #24
 800a4a2:	46bd      	mov	sp, r7
 800a4a4:	bd80      	pop	{r7, pc}
 800a4a6:	bf00      	nop
 800a4a8:	24000fc4 	.word	0x24000fc4
 800a4ac:	08017cd8 	.word	0x08017cd8
 800a4b0:	0800a5f1 	.word	0x0800a5f1
 800a4b4:	24000fc8 	.word	0x24000fc8

0800a4b8 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800a4b8:	b580      	push	{r7, lr}
 800a4ba:	b08a      	sub	sp, #40	@ 0x28
 800a4bc:	af00      	add	r7, sp, #0
 800a4be:	60f8      	str	r0, [r7, #12]
 800a4c0:	60b9      	str	r1, [r7, #8]
 800a4c2:	607a      	str	r2, [r7, #4]
 800a4c4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800a4c6:	2300      	movs	r3, #0
 800a4c8:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800a4ca:	68fb      	ldr	r3, [r7, #12]
 800a4cc:	2b00      	cmp	r3, #0
 800a4ce:	d10b      	bne.n	800a4e8 <xTimerGenericCommand+0x30>
	__asm volatile
 800a4d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a4d4:	f383 8811 	msr	BASEPRI, r3
 800a4d8:	f3bf 8f6f 	isb	sy
 800a4dc:	f3bf 8f4f 	dsb	sy
 800a4e0:	623b      	str	r3, [r7, #32]
}
 800a4e2:	bf00      	nop
 800a4e4:	bf00      	nop
 800a4e6:	e7fd      	b.n	800a4e4 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800a4e8:	4b19      	ldr	r3, [pc, #100]	@ (800a550 <xTimerGenericCommand+0x98>)
 800a4ea:	681b      	ldr	r3, [r3, #0]
 800a4ec:	2b00      	cmp	r3, #0
 800a4ee:	d02a      	beq.n	800a546 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800a4f0:	68bb      	ldr	r3, [r7, #8]
 800a4f2:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800a4f4:	687b      	ldr	r3, [r7, #4]
 800a4f6:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800a4f8:	68fb      	ldr	r3, [r7, #12]
 800a4fa:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800a4fc:	68bb      	ldr	r3, [r7, #8]
 800a4fe:	2b05      	cmp	r3, #5
 800a500:	dc18      	bgt.n	800a534 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800a502:	f7ff fdad 	bl	800a060 <xTaskGetSchedulerState>
 800a506:	4603      	mov	r3, r0
 800a508:	2b02      	cmp	r3, #2
 800a50a:	d109      	bne.n	800a520 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800a50c:	4b10      	ldr	r3, [pc, #64]	@ (800a550 <xTimerGenericCommand+0x98>)
 800a50e:	6818      	ldr	r0, [r3, #0]
 800a510:	f107 0110 	add.w	r1, r7, #16
 800a514:	2300      	movs	r3, #0
 800a516:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a518:	f7fe f8de 	bl	80086d8 <xQueueGenericSend>
 800a51c:	6278      	str	r0, [r7, #36]	@ 0x24
 800a51e:	e012      	b.n	800a546 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800a520:	4b0b      	ldr	r3, [pc, #44]	@ (800a550 <xTimerGenericCommand+0x98>)
 800a522:	6818      	ldr	r0, [r3, #0]
 800a524:	f107 0110 	add.w	r1, r7, #16
 800a528:	2300      	movs	r3, #0
 800a52a:	2200      	movs	r2, #0
 800a52c:	f7fe f8d4 	bl	80086d8 <xQueueGenericSend>
 800a530:	6278      	str	r0, [r7, #36]	@ 0x24
 800a532:	e008      	b.n	800a546 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800a534:	4b06      	ldr	r3, [pc, #24]	@ (800a550 <xTimerGenericCommand+0x98>)
 800a536:	6818      	ldr	r0, [r3, #0]
 800a538:	f107 0110 	add.w	r1, r7, #16
 800a53c:	2300      	movs	r3, #0
 800a53e:	683a      	ldr	r2, [r7, #0]
 800a540:	f7fe f9cc 	bl	80088dc <xQueueGenericSendFromISR>
 800a544:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800a546:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800a548:	4618      	mov	r0, r3
 800a54a:	3728      	adds	r7, #40	@ 0x28
 800a54c:	46bd      	mov	sp, r7
 800a54e:	bd80      	pop	{r7, pc}
 800a550:	24000fc4 	.word	0x24000fc4

0800a554 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800a554:	b580      	push	{r7, lr}
 800a556:	b088      	sub	sp, #32
 800a558:	af02      	add	r7, sp, #8
 800a55a:	6078      	str	r0, [r7, #4]
 800a55c:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a55e:	4b23      	ldr	r3, [pc, #140]	@ (800a5ec <prvProcessExpiredTimer+0x98>)
 800a560:	681b      	ldr	r3, [r3, #0]
 800a562:	68db      	ldr	r3, [r3, #12]
 800a564:	68db      	ldr	r3, [r3, #12]
 800a566:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800a568:	697b      	ldr	r3, [r7, #20]
 800a56a:	3304      	adds	r3, #4
 800a56c:	4618      	mov	r0, r3
 800a56e:	f7fd fe1d 	bl	80081ac <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800a572:	697b      	ldr	r3, [r7, #20]
 800a574:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a578:	f003 0304 	and.w	r3, r3, #4
 800a57c:	2b00      	cmp	r3, #0
 800a57e:	d023      	beq.n	800a5c8 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800a580:	697b      	ldr	r3, [r7, #20]
 800a582:	699a      	ldr	r2, [r3, #24]
 800a584:	687b      	ldr	r3, [r7, #4]
 800a586:	18d1      	adds	r1, r2, r3
 800a588:	687b      	ldr	r3, [r7, #4]
 800a58a:	683a      	ldr	r2, [r7, #0]
 800a58c:	6978      	ldr	r0, [r7, #20]
 800a58e:	f000 f8d5 	bl	800a73c <prvInsertTimerInActiveList>
 800a592:	4603      	mov	r3, r0
 800a594:	2b00      	cmp	r3, #0
 800a596:	d020      	beq.n	800a5da <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800a598:	2300      	movs	r3, #0
 800a59a:	9300      	str	r3, [sp, #0]
 800a59c:	2300      	movs	r3, #0
 800a59e:	687a      	ldr	r2, [r7, #4]
 800a5a0:	2100      	movs	r1, #0
 800a5a2:	6978      	ldr	r0, [r7, #20]
 800a5a4:	f7ff ff88 	bl	800a4b8 <xTimerGenericCommand>
 800a5a8:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800a5aa:	693b      	ldr	r3, [r7, #16]
 800a5ac:	2b00      	cmp	r3, #0
 800a5ae:	d114      	bne.n	800a5da <prvProcessExpiredTimer+0x86>
	__asm volatile
 800a5b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a5b4:	f383 8811 	msr	BASEPRI, r3
 800a5b8:	f3bf 8f6f 	isb	sy
 800a5bc:	f3bf 8f4f 	dsb	sy
 800a5c0:	60fb      	str	r3, [r7, #12]
}
 800a5c2:	bf00      	nop
 800a5c4:	bf00      	nop
 800a5c6:	e7fd      	b.n	800a5c4 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800a5c8:	697b      	ldr	r3, [r7, #20]
 800a5ca:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a5ce:	f023 0301 	bic.w	r3, r3, #1
 800a5d2:	b2da      	uxtb	r2, r3
 800a5d4:	697b      	ldr	r3, [r7, #20]
 800a5d6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800a5da:	697b      	ldr	r3, [r7, #20]
 800a5dc:	6a1b      	ldr	r3, [r3, #32]
 800a5de:	6978      	ldr	r0, [r7, #20]
 800a5e0:	4798      	blx	r3
}
 800a5e2:	bf00      	nop
 800a5e4:	3718      	adds	r7, #24
 800a5e6:	46bd      	mov	sp, r7
 800a5e8:	bd80      	pop	{r7, pc}
 800a5ea:	bf00      	nop
 800a5ec:	24000fbc 	.word	0x24000fbc

0800a5f0 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800a5f0:	b580      	push	{r7, lr}
 800a5f2:	b084      	sub	sp, #16
 800a5f4:	af00      	add	r7, sp, #0
 800a5f6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800a5f8:	f107 0308 	add.w	r3, r7, #8
 800a5fc:	4618      	mov	r0, r3
 800a5fe:	f000 f859 	bl	800a6b4 <prvGetNextExpireTime>
 800a602:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800a604:	68bb      	ldr	r3, [r7, #8]
 800a606:	4619      	mov	r1, r3
 800a608:	68f8      	ldr	r0, [r7, #12]
 800a60a:	f000 f805 	bl	800a618 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800a60e:	f000 f8d7 	bl	800a7c0 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800a612:	bf00      	nop
 800a614:	e7f0      	b.n	800a5f8 <prvTimerTask+0x8>
	...

0800a618 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800a618:	b580      	push	{r7, lr}
 800a61a:	b084      	sub	sp, #16
 800a61c:	af00      	add	r7, sp, #0
 800a61e:	6078      	str	r0, [r7, #4]
 800a620:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800a622:	f7ff f915 	bl	8009850 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800a626:	f107 0308 	add.w	r3, r7, #8
 800a62a:	4618      	mov	r0, r3
 800a62c:	f000 f866 	bl	800a6fc <prvSampleTimeNow>
 800a630:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800a632:	68bb      	ldr	r3, [r7, #8]
 800a634:	2b00      	cmp	r3, #0
 800a636:	d130      	bne.n	800a69a <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800a638:	683b      	ldr	r3, [r7, #0]
 800a63a:	2b00      	cmp	r3, #0
 800a63c:	d10a      	bne.n	800a654 <prvProcessTimerOrBlockTask+0x3c>
 800a63e:	687a      	ldr	r2, [r7, #4]
 800a640:	68fb      	ldr	r3, [r7, #12]
 800a642:	429a      	cmp	r2, r3
 800a644:	d806      	bhi.n	800a654 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800a646:	f7ff f911 	bl	800986c <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800a64a:	68f9      	ldr	r1, [r7, #12]
 800a64c:	6878      	ldr	r0, [r7, #4]
 800a64e:	f7ff ff81 	bl	800a554 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800a652:	e024      	b.n	800a69e <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800a654:	683b      	ldr	r3, [r7, #0]
 800a656:	2b00      	cmp	r3, #0
 800a658:	d008      	beq.n	800a66c <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800a65a:	4b13      	ldr	r3, [pc, #76]	@ (800a6a8 <prvProcessTimerOrBlockTask+0x90>)
 800a65c:	681b      	ldr	r3, [r3, #0]
 800a65e:	681b      	ldr	r3, [r3, #0]
 800a660:	2b00      	cmp	r3, #0
 800a662:	d101      	bne.n	800a668 <prvProcessTimerOrBlockTask+0x50>
 800a664:	2301      	movs	r3, #1
 800a666:	e000      	b.n	800a66a <prvProcessTimerOrBlockTask+0x52>
 800a668:	2300      	movs	r3, #0
 800a66a:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800a66c:	4b0f      	ldr	r3, [pc, #60]	@ (800a6ac <prvProcessTimerOrBlockTask+0x94>)
 800a66e:	6818      	ldr	r0, [r3, #0]
 800a670:	687a      	ldr	r2, [r7, #4]
 800a672:	68fb      	ldr	r3, [r7, #12]
 800a674:	1ad3      	subs	r3, r2, r3
 800a676:	683a      	ldr	r2, [r7, #0]
 800a678:	4619      	mov	r1, r3
 800a67a:	f7fe fe71 	bl	8009360 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800a67e:	f7ff f8f5 	bl	800986c <xTaskResumeAll>
 800a682:	4603      	mov	r3, r0
 800a684:	2b00      	cmp	r3, #0
 800a686:	d10a      	bne.n	800a69e <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800a688:	4b09      	ldr	r3, [pc, #36]	@ (800a6b0 <prvProcessTimerOrBlockTask+0x98>)
 800a68a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a68e:	601a      	str	r2, [r3, #0]
 800a690:	f3bf 8f4f 	dsb	sy
 800a694:	f3bf 8f6f 	isb	sy
}
 800a698:	e001      	b.n	800a69e <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800a69a:	f7ff f8e7 	bl	800986c <xTaskResumeAll>
}
 800a69e:	bf00      	nop
 800a6a0:	3710      	adds	r7, #16
 800a6a2:	46bd      	mov	sp, r7
 800a6a4:	bd80      	pop	{r7, pc}
 800a6a6:	bf00      	nop
 800a6a8:	24000fc0 	.word	0x24000fc0
 800a6ac:	24000fc4 	.word	0x24000fc4
 800a6b0:	e000ed04 	.word	0xe000ed04

0800a6b4 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800a6b4:	b480      	push	{r7}
 800a6b6:	b085      	sub	sp, #20
 800a6b8:	af00      	add	r7, sp, #0
 800a6ba:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800a6bc:	4b0e      	ldr	r3, [pc, #56]	@ (800a6f8 <prvGetNextExpireTime+0x44>)
 800a6be:	681b      	ldr	r3, [r3, #0]
 800a6c0:	681b      	ldr	r3, [r3, #0]
 800a6c2:	2b00      	cmp	r3, #0
 800a6c4:	d101      	bne.n	800a6ca <prvGetNextExpireTime+0x16>
 800a6c6:	2201      	movs	r2, #1
 800a6c8:	e000      	b.n	800a6cc <prvGetNextExpireTime+0x18>
 800a6ca:	2200      	movs	r2, #0
 800a6cc:	687b      	ldr	r3, [r7, #4]
 800a6ce:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800a6d0:	687b      	ldr	r3, [r7, #4]
 800a6d2:	681b      	ldr	r3, [r3, #0]
 800a6d4:	2b00      	cmp	r3, #0
 800a6d6:	d105      	bne.n	800a6e4 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800a6d8:	4b07      	ldr	r3, [pc, #28]	@ (800a6f8 <prvGetNextExpireTime+0x44>)
 800a6da:	681b      	ldr	r3, [r3, #0]
 800a6dc:	68db      	ldr	r3, [r3, #12]
 800a6de:	681b      	ldr	r3, [r3, #0]
 800a6e0:	60fb      	str	r3, [r7, #12]
 800a6e2:	e001      	b.n	800a6e8 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800a6e4:	2300      	movs	r3, #0
 800a6e6:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800a6e8:	68fb      	ldr	r3, [r7, #12]
}
 800a6ea:	4618      	mov	r0, r3
 800a6ec:	3714      	adds	r7, #20
 800a6ee:	46bd      	mov	sp, r7
 800a6f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6f4:	4770      	bx	lr
 800a6f6:	bf00      	nop
 800a6f8:	24000fbc 	.word	0x24000fbc

0800a6fc <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800a6fc:	b580      	push	{r7, lr}
 800a6fe:	b084      	sub	sp, #16
 800a700:	af00      	add	r7, sp, #0
 800a702:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800a704:	f7ff f950 	bl	80099a8 <xTaskGetTickCount>
 800a708:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800a70a:	4b0b      	ldr	r3, [pc, #44]	@ (800a738 <prvSampleTimeNow+0x3c>)
 800a70c:	681b      	ldr	r3, [r3, #0]
 800a70e:	68fa      	ldr	r2, [r7, #12]
 800a710:	429a      	cmp	r2, r3
 800a712:	d205      	bcs.n	800a720 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800a714:	f000 f93a 	bl	800a98c <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800a718:	687b      	ldr	r3, [r7, #4]
 800a71a:	2201      	movs	r2, #1
 800a71c:	601a      	str	r2, [r3, #0]
 800a71e:	e002      	b.n	800a726 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800a720:	687b      	ldr	r3, [r7, #4]
 800a722:	2200      	movs	r2, #0
 800a724:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800a726:	4a04      	ldr	r2, [pc, #16]	@ (800a738 <prvSampleTimeNow+0x3c>)
 800a728:	68fb      	ldr	r3, [r7, #12]
 800a72a:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800a72c:	68fb      	ldr	r3, [r7, #12]
}
 800a72e:	4618      	mov	r0, r3
 800a730:	3710      	adds	r7, #16
 800a732:	46bd      	mov	sp, r7
 800a734:	bd80      	pop	{r7, pc}
 800a736:	bf00      	nop
 800a738:	24000fcc 	.word	0x24000fcc

0800a73c <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800a73c:	b580      	push	{r7, lr}
 800a73e:	b086      	sub	sp, #24
 800a740:	af00      	add	r7, sp, #0
 800a742:	60f8      	str	r0, [r7, #12]
 800a744:	60b9      	str	r1, [r7, #8]
 800a746:	607a      	str	r2, [r7, #4]
 800a748:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800a74a:	2300      	movs	r3, #0
 800a74c:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800a74e:	68fb      	ldr	r3, [r7, #12]
 800a750:	68ba      	ldr	r2, [r7, #8]
 800a752:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800a754:	68fb      	ldr	r3, [r7, #12]
 800a756:	68fa      	ldr	r2, [r7, #12]
 800a758:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800a75a:	68ba      	ldr	r2, [r7, #8]
 800a75c:	687b      	ldr	r3, [r7, #4]
 800a75e:	429a      	cmp	r2, r3
 800a760:	d812      	bhi.n	800a788 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a762:	687a      	ldr	r2, [r7, #4]
 800a764:	683b      	ldr	r3, [r7, #0]
 800a766:	1ad2      	subs	r2, r2, r3
 800a768:	68fb      	ldr	r3, [r7, #12]
 800a76a:	699b      	ldr	r3, [r3, #24]
 800a76c:	429a      	cmp	r2, r3
 800a76e:	d302      	bcc.n	800a776 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800a770:	2301      	movs	r3, #1
 800a772:	617b      	str	r3, [r7, #20]
 800a774:	e01b      	b.n	800a7ae <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800a776:	4b10      	ldr	r3, [pc, #64]	@ (800a7b8 <prvInsertTimerInActiveList+0x7c>)
 800a778:	681a      	ldr	r2, [r3, #0]
 800a77a:	68fb      	ldr	r3, [r7, #12]
 800a77c:	3304      	adds	r3, #4
 800a77e:	4619      	mov	r1, r3
 800a780:	4610      	mov	r0, r2
 800a782:	f7fd fcda 	bl	800813a <vListInsert>
 800a786:	e012      	b.n	800a7ae <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800a788:	687a      	ldr	r2, [r7, #4]
 800a78a:	683b      	ldr	r3, [r7, #0]
 800a78c:	429a      	cmp	r2, r3
 800a78e:	d206      	bcs.n	800a79e <prvInsertTimerInActiveList+0x62>
 800a790:	68ba      	ldr	r2, [r7, #8]
 800a792:	683b      	ldr	r3, [r7, #0]
 800a794:	429a      	cmp	r2, r3
 800a796:	d302      	bcc.n	800a79e <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800a798:	2301      	movs	r3, #1
 800a79a:	617b      	str	r3, [r7, #20]
 800a79c:	e007      	b.n	800a7ae <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800a79e:	4b07      	ldr	r3, [pc, #28]	@ (800a7bc <prvInsertTimerInActiveList+0x80>)
 800a7a0:	681a      	ldr	r2, [r3, #0]
 800a7a2:	68fb      	ldr	r3, [r7, #12]
 800a7a4:	3304      	adds	r3, #4
 800a7a6:	4619      	mov	r1, r3
 800a7a8:	4610      	mov	r0, r2
 800a7aa:	f7fd fcc6 	bl	800813a <vListInsert>
		}
	}

	return xProcessTimerNow;
 800a7ae:	697b      	ldr	r3, [r7, #20]
}
 800a7b0:	4618      	mov	r0, r3
 800a7b2:	3718      	adds	r7, #24
 800a7b4:	46bd      	mov	sp, r7
 800a7b6:	bd80      	pop	{r7, pc}
 800a7b8:	24000fc0 	.word	0x24000fc0
 800a7bc:	24000fbc 	.word	0x24000fbc

0800a7c0 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800a7c0:	b580      	push	{r7, lr}
 800a7c2:	b08e      	sub	sp, #56	@ 0x38
 800a7c4:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800a7c6:	e0ce      	b.n	800a966 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800a7c8:	687b      	ldr	r3, [r7, #4]
 800a7ca:	2b00      	cmp	r3, #0
 800a7cc:	da19      	bge.n	800a802 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800a7ce:	1d3b      	adds	r3, r7, #4
 800a7d0:	3304      	adds	r3, #4
 800a7d2:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800a7d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a7d6:	2b00      	cmp	r3, #0
 800a7d8:	d10b      	bne.n	800a7f2 <prvProcessReceivedCommands+0x32>
	__asm volatile
 800a7da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a7de:	f383 8811 	msr	BASEPRI, r3
 800a7e2:	f3bf 8f6f 	isb	sy
 800a7e6:	f3bf 8f4f 	dsb	sy
 800a7ea:	61fb      	str	r3, [r7, #28]
}
 800a7ec:	bf00      	nop
 800a7ee:	bf00      	nop
 800a7f0:	e7fd      	b.n	800a7ee <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800a7f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a7f4:	681b      	ldr	r3, [r3, #0]
 800a7f6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a7f8:	6850      	ldr	r0, [r2, #4]
 800a7fa:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a7fc:	6892      	ldr	r2, [r2, #8]
 800a7fe:	4611      	mov	r1, r2
 800a800:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800a802:	687b      	ldr	r3, [r7, #4]
 800a804:	2b00      	cmp	r3, #0
 800a806:	f2c0 80ae 	blt.w	800a966 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800a80a:	68fb      	ldr	r3, [r7, #12]
 800a80c:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800a80e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a810:	695b      	ldr	r3, [r3, #20]
 800a812:	2b00      	cmp	r3, #0
 800a814:	d004      	beq.n	800a820 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800a816:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a818:	3304      	adds	r3, #4
 800a81a:	4618      	mov	r0, r3
 800a81c:	f7fd fcc6 	bl	80081ac <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800a820:	463b      	mov	r3, r7
 800a822:	4618      	mov	r0, r3
 800a824:	f7ff ff6a 	bl	800a6fc <prvSampleTimeNow>
 800a828:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 800a82a:	687b      	ldr	r3, [r7, #4]
 800a82c:	2b09      	cmp	r3, #9
 800a82e:	f200 8097 	bhi.w	800a960 <prvProcessReceivedCommands+0x1a0>
 800a832:	a201      	add	r2, pc, #4	@ (adr r2, 800a838 <prvProcessReceivedCommands+0x78>)
 800a834:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a838:	0800a861 	.word	0x0800a861
 800a83c:	0800a861 	.word	0x0800a861
 800a840:	0800a861 	.word	0x0800a861
 800a844:	0800a8d7 	.word	0x0800a8d7
 800a848:	0800a8eb 	.word	0x0800a8eb
 800a84c:	0800a937 	.word	0x0800a937
 800a850:	0800a861 	.word	0x0800a861
 800a854:	0800a861 	.word	0x0800a861
 800a858:	0800a8d7 	.word	0x0800a8d7
 800a85c:	0800a8eb 	.word	0x0800a8eb
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800a860:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a862:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a866:	f043 0301 	orr.w	r3, r3, #1
 800a86a:	b2da      	uxtb	r2, r3
 800a86c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a86e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800a872:	68ba      	ldr	r2, [r7, #8]
 800a874:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a876:	699b      	ldr	r3, [r3, #24]
 800a878:	18d1      	adds	r1, r2, r3
 800a87a:	68bb      	ldr	r3, [r7, #8]
 800a87c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a87e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a880:	f7ff ff5c 	bl	800a73c <prvInsertTimerInActiveList>
 800a884:	4603      	mov	r3, r0
 800a886:	2b00      	cmp	r3, #0
 800a888:	d06c      	beq.n	800a964 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800a88a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a88c:	6a1b      	ldr	r3, [r3, #32]
 800a88e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a890:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800a892:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a894:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a898:	f003 0304 	and.w	r3, r3, #4
 800a89c:	2b00      	cmp	r3, #0
 800a89e:	d061      	beq.n	800a964 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800a8a0:	68ba      	ldr	r2, [r7, #8]
 800a8a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a8a4:	699b      	ldr	r3, [r3, #24]
 800a8a6:	441a      	add	r2, r3
 800a8a8:	2300      	movs	r3, #0
 800a8aa:	9300      	str	r3, [sp, #0]
 800a8ac:	2300      	movs	r3, #0
 800a8ae:	2100      	movs	r1, #0
 800a8b0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a8b2:	f7ff fe01 	bl	800a4b8 <xTimerGenericCommand>
 800a8b6:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800a8b8:	6a3b      	ldr	r3, [r7, #32]
 800a8ba:	2b00      	cmp	r3, #0
 800a8bc:	d152      	bne.n	800a964 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 800a8be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a8c2:	f383 8811 	msr	BASEPRI, r3
 800a8c6:	f3bf 8f6f 	isb	sy
 800a8ca:	f3bf 8f4f 	dsb	sy
 800a8ce:	61bb      	str	r3, [r7, #24]
}
 800a8d0:	bf00      	nop
 800a8d2:	bf00      	nop
 800a8d4:	e7fd      	b.n	800a8d2 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800a8d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a8d8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a8dc:	f023 0301 	bic.w	r3, r3, #1
 800a8e0:	b2da      	uxtb	r2, r3
 800a8e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a8e4:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800a8e8:	e03d      	b.n	800a966 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800a8ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a8ec:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a8f0:	f043 0301 	orr.w	r3, r3, #1
 800a8f4:	b2da      	uxtb	r2, r3
 800a8f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a8f8:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800a8fc:	68ba      	ldr	r2, [r7, #8]
 800a8fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a900:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800a902:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a904:	699b      	ldr	r3, [r3, #24]
 800a906:	2b00      	cmp	r3, #0
 800a908:	d10b      	bne.n	800a922 <prvProcessReceivedCommands+0x162>
	__asm volatile
 800a90a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a90e:	f383 8811 	msr	BASEPRI, r3
 800a912:	f3bf 8f6f 	isb	sy
 800a916:	f3bf 8f4f 	dsb	sy
 800a91a:	617b      	str	r3, [r7, #20]
}
 800a91c:	bf00      	nop
 800a91e:	bf00      	nop
 800a920:	e7fd      	b.n	800a91e <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800a922:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a924:	699a      	ldr	r2, [r3, #24]
 800a926:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a928:	18d1      	adds	r1, r2, r3
 800a92a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a92c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a92e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a930:	f7ff ff04 	bl	800a73c <prvInsertTimerInActiveList>
					break;
 800a934:	e017      	b.n	800a966 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800a936:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a938:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a93c:	f003 0302 	and.w	r3, r3, #2
 800a940:	2b00      	cmp	r3, #0
 800a942:	d103      	bne.n	800a94c <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 800a944:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a946:	f000 fbe7 	bl	800b118 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800a94a:	e00c      	b.n	800a966 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800a94c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a94e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a952:	f023 0301 	bic.w	r3, r3, #1
 800a956:	b2da      	uxtb	r2, r3
 800a958:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a95a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800a95e:	e002      	b.n	800a966 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 800a960:	bf00      	nop
 800a962:	e000      	b.n	800a966 <prvProcessReceivedCommands+0x1a6>
					break;
 800a964:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800a966:	4b08      	ldr	r3, [pc, #32]	@ (800a988 <prvProcessReceivedCommands+0x1c8>)
 800a968:	681b      	ldr	r3, [r3, #0]
 800a96a:	1d39      	adds	r1, r7, #4
 800a96c:	2200      	movs	r2, #0
 800a96e:	4618      	mov	r0, r3
 800a970:	f7fe f8e2 	bl	8008b38 <xQueueReceive>
 800a974:	4603      	mov	r3, r0
 800a976:	2b00      	cmp	r3, #0
 800a978:	f47f af26 	bne.w	800a7c8 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800a97c:	bf00      	nop
 800a97e:	bf00      	nop
 800a980:	3730      	adds	r7, #48	@ 0x30
 800a982:	46bd      	mov	sp, r7
 800a984:	bd80      	pop	{r7, pc}
 800a986:	bf00      	nop
 800a988:	24000fc4 	.word	0x24000fc4

0800a98c <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800a98c:	b580      	push	{r7, lr}
 800a98e:	b088      	sub	sp, #32
 800a990:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800a992:	e049      	b.n	800aa28 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800a994:	4b2e      	ldr	r3, [pc, #184]	@ (800aa50 <prvSwitchTimerLists+0xc4>)
 800a996:	681b      	ldr	r3, [r3, #0]
 800a998:	68db      	ldr	r3, [r3, #12]
 800a99a:	681b      	ldr	r3, [r3, #0]
 800a99c:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a99e:	4b2c      	ldr	r3, [pc, #176]	@ (800aa50 <prvSwitchTimerLists+0xc4>)
 800a9a0:	681b      	ldr	r3, [r3, #0]
 800a9a2:	68db      	ldr	r3, [r3, #12]
 800a9a4:	68db      	ldr	r3, [r3, #12]
 800a9a6:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800a9a8:	68fb      	ldr	r3, [r7, #12]
 800a9aa:	3304      	adds	r3, #4
 800a9ac:	4618      	mov	r0, r3
 800a9ae:	f7fd fbfd 	bl	80081ac <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800a9b2:	68fb      	ldr	r3, [r7, #12]
 800a9b4:	6a1b      	ldr	r3, [r3, #32]
 800a9b6:	68f8      	ldr	r0, [r7, #12]
 800a9b8:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800a9ba:	68fb      	ldr	r3, [r7, #12]
 800a9bc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a9c0:	f003 0304 	and.w	r3, r3, #4
 800a9c4:	2b00      	cmp	r3, #0
 800a9c6:	d02f      	beq.n	800aa28 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800a9c8:	68fb      	ldr	r3, [r7, #12]
 800a9ca:	699b      	ldr	r3, [r3, #24]
 800a9cc:	693a      	ldr	r2, [r7, #16]
 800a9ce:	4413      	add	r3, r2
 800a9d0:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800a9d2:	68ba      	ldr	r2, [r7, #8]
 800a9d4:	693b      	ldr	r3, [r7, #16]
 800a9d6:	429a      	cmp	r2, r3
 800a9d8:	d90e      	bls.n	800a9f8 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800a9da:	68fb      	ldr	r3, [r7, #12]
 800a9dc:	68ba      	ldr	r2, [r7, #8]
 800a9de:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800a9e0:	68fb      	ldr	r3, [r7, #12]
 800a9e2:	68fa      	ldr	r2, [r7, #12]
 800a9e4:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800a9e6:	4b1a      	ldr	r3, [pc, #104]	@ (800aa50 <prvSwitchTimerLists+0xc4>)
 800a9e8:	681a      	ldr	r2, [r3, #0]
 800a9ea:	68fb      	ldr	r3, [r7, #12]
 800a9ec:	3304      	adds	r3, #4
 800a9ee:	4619      	mov	r1, r3
 800a9f0:	4610      	mov	r0, r2
 800a9f2:	f7fd fba2 	bl	800813a <vListInsert>
 800a9f6:	e017      	b.n	800aa28 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800a9f8:	2300      	movs	r3, #0
 800a9fa:	9300      	str	r3, [sp, #0]
 800a9fc:	2300      	movs	r3, #0
 800a9fe:	693a      	ldr	r2, [r7, #16]
 800aa00:	2100      	movs	r1, #0
 800aa02:	68f8      	ldr	r0, [r7, #12]
 800aa04:	f7ff fd58 	bl	800a4b8 <xTimerGenericCommand>
 800aa08:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800aa0a:	687b      	ldr	r3, [r7, #4]
 800aa0c:	2b00      	cmp	r3, #0
 800aa0e:	d10b      	bne.n	800aa28 <prvSwitchTimerLists+0x9c>
	__asm volatile
 800aa10:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aa14:	f383 8811 	msr	BASEPRI, r3
 800aa18:	f3bf 8f6f 	isb	sy
 800aa1c:	f3bf 8f4f 	dsb	sy
 800aa20:	603b      	str	r3, [r7, #0]
}
 800aa22:	bf00      	nop
 800aa24:	bf00      	nop
 800aa26:	e7fd      	b.n	800aa24 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800aa28:	4b09      	ldr	r3, [pc, #36]	@ (800aa50 <prvSwitchTimerLists+0xc4>)
 800aa2a:	681b      	ldr	r3, [r3, #0]
 800aa2c:	681b      	ldr	r3, [r3, #0]
 800aa2e:	2b00      	cmp	r3, #0
 800aa30:	d1b0      	bne.n	800a994 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800aa32:	4b07      	ldr	r3, [pc, #28]	@ (800aa50 <prvSwitchTimerLists+0xc4>)
 800aa34:	681b      	ldr	r3, [r3, #0]
 800aa36:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800aa38:	4b06      	ldr	r3, [pc, #24]	@ (800aa54 <prvSwitchTimerLists+0xc8>)
 800aa3a:	681b      	ldr	r3, [r3, #0]
 800aa3c:	4a04      	ldr	r2, [pc, #16]	@ (800aa50 <prvSwitchTimerLists+0xc4>)
 800aa3e:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800aa40:	4a04      	ldr	r2, [pc, #16]	@ (800aa54 <prvSwitchTimerLists+0xc8>)
 800aa42:	697b      	ldr	r3, [r7, #20]
 800aa44:	6013      	str	r3, [r2, #0]
}
 800aa46:	bf00      	nop
 800aa48:	3718      	adds	r7, #24
 800aa4a:	46bd      	mov	sp, r7
 800aa4c:	bd80      	pop	{r7, pc}
 800aa4e:	bf00      	nop
 800aa50:	24000fbc 	.word	0x24000fbc
 800aa54:	24000fc0 	.word	0x24000fc0

0800aa58 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800aa58:	b580      	push	{r7, lr}
 800aa5a:	b082      	sub	sp, #8
 800aa5c:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800aa5e:	f000 f96b 	bl	800ad38 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800aa62:	4b15      	ldr	r3, [pc, #84]	@ (800aab8 <prvCheckForValidListAndQueue+0x60>)
 800aa64:	681b      	ldr	r3, [r3, #0]
 800aa66:	2b00      	cmp	r3, #0
 800aa68:	d120      	bne.n	800aaac <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800aa6a:	4814      	ldr	r0, [pc, #80]	@ (800aabc <prvCheckForValidListAndQueue+0x64>)
 800aa6c:	f7fd fb14 	bl	8008098 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800aa70:	4813      	ldr	r0, [pc, #76]	@ (800aac0 <prvCheckForValidListAndQueue+0x68>)
 800aa72:	f7fd fb11 	bl	8008098 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800aa76:	4b13      	ldr	r3, [pc, #76]	@ (800aac4 <prvCheckForValidListAndQueue+0x6c>)
 800aa78:	4a10      	ldr	r2, [pc, #64]	@ (800aabc <prvCheckForValidListAndQueue+0x64>)
 800aa7a:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800aa7c:	4b12      	ldr	r3, [pc, #72]	@ (800aac8 <prvCheckForValidListAndQueue+0x70>)
 800aa7e:	4a10      	ldr	r2, [pc, #64]	@ (800aac0 <prvCheckForValidListAndQueue+0x68>)
 800aa80:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800aa82:	2300      	movs	r3, #0
 800aa84:	9300      	str	r3, [sp, #0]
 800aa86:	4b11      	ldr	r3, [pc, #68]	@ (800aacc <prvCheckForValidListAndQueue+0x74>)
 800aa88:	4a11      	ldr	r2, [pc, #68]	@ (800aad0 <prvCheckForValidListAndQueue+0x78>)
 800aa8a:	2110      	movs	r1, #16
 800aa8c:	200a      	movs	r0, #10
 800aa8e:	f7fd fc21 	bl	80082d4 <xQueueGenericCreateStatic>
 800aa92:	4603      	mov	r3, r0
 800aa94:	4a08      	ldr	r2, [pc, #32]	@ (800aab8 <prvCheckForValidListAndQueue+0x60>)
 800aa96:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800aa98:	4b07      	ldr	r3, [pc, #28]	@ (800aab8 <prvCheckForValidListAndQueue+0x60>)
 800aa9a:	681b      	ldr	r3, [r3, #0]
 800aa9c:	2b00      	cmp	r3, #0
 800aa9e:	d005      	beq.n	800aaac <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800aaa0:	4b05      	ldr	r3, [pc, #20]	@ (800aab8 <prvCheckForValidListAndQueue+0x60>)
 800aaa2:	681b      	ldr	r3, [r3, #0]
 800aaa4:	490b      	ldr	r1, [pc, #44]	@ (800aad4 <prvCheckForValidListAndQueue+0x7c>)
 800aaa6:	4618      	mov	r0, r3
 800aaa8:	f7fe fc06 	bl	80092b8 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800aaac:	f000 f976 	bl	800ad9c <vPortExitCritical>
}
 800aab0:	bf00      	nop
 800aab2:	46bd      	mov	sp, r7
 800aab4:	bd80      	pop	{r7, pc}
 800aab6:	bf00      	nop
 800aab8:	24000fc4 	.word	0x24000fc4
 800aabc:	24000f94 	.word	0x24000f94
 800aac0:	24000fa8 	.word	0x24000fa8
 800aac4:	24000fbc 	.word	0x24000fbc
 800aac8:	24000fc0 	.word	0x24000fc0
 800aacc:	24001070 	.word	0x24001070
 800aad0:	24000fd0 	.word	0x24000fd0
 800aad4:	08017ce0 	.word	0x08017ce0

0800aad8 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800aad8:	b480      	push	{r7}
 800aada:	b085      	sub	sp, #20
 800aadc:	af00      	add	r7, sp, #0
 800aade:	60f8      	str	r0, [r7, #12]
 800aae0:	60b9      	str	r1, [r7, #8]
 800aae2:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800aae4:	68fb      	ldr	r3, [r7, #12]
 800aae6:	3b04      	subs	r3, #4
 800aae8:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800aaea:	68fb      	ldr	r3, [r7, #12]
 800aaec:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800aaf0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800aaf2:	68fb      	ldr	r3, [r7, #12]
 800aaf4:	3b04      	subs	r3, #4
 800aaf6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800aaf8:	68bb      	ldr	r3, [r7, #8]
 800aafa:	f023 0201 	bic.w	r2, r3, #1
 800aafe:	68fb      	ldr	r3, [r7, #12]
 800ab00:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800ab02:	68fb      	ldr	r3, [r7, #12]
 800ab04:	3b04      	subs	r3, #4
 800ab06:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800ab08:	4a0c      	ldr	r2, [pc, #48]	@ (800ab3c <pxPortInitialiseStack+0x64>)
 800ab0a:	68fb      	ldr	r3, [r7, #12]
 800ab0c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800ab0e:	68fb      	ldr	r3, [r7, #12]
 800ab10:	3b14      	subs	r3, #20
 800ab12:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800ab14:	687a      	ldr	r2, [r7, #4]
 800ab16:	68fb      	ldr	r3, [r7, #12]
 800ab18:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800ab1a:	68fb      	ldr	r3, [r7, #12]
 800ab1c:	3b04      	subs	r3, #4
 800ab1e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800ab20:	68fb      	ldr	r3, [r7, #12]
 800ab22:	f06f 0202 	mvn.w	r2, #2
 800ab26:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800ab28:	68fb      	ldr	r3, [r7, #12]
 800ab2a:	3b20      	subs	r3, #32
 800ab2c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800ab2e:	68fb      	ldr	r3, [r7, #12]
}
 800ab30:	4618      	mov	r0, r3
 800ab32:	3714      	adds	r7, #20
 800ab34:	46bd      	mov	sp, r7
 800ab36:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab3a:	4770      	bx	lr
 800ab3c:	0800ab41 	.word	0x0800ab41

0800ab40 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800ab40:	b480      	push	{r7}
 800ab42:	b085      	sub	sp, #20
 800ab44:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800ab46:	2300      	movs	r3, #0
 800ab48:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800ab4a:	4b13      	ldr	r3, [pc, #76]	@ (800ab98 <prvTaskExitError+0x58>)
 800ab4c:	681b      	ldr	r3, [r3, #0]
 800ab4e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ab52:	d00b      	beq.n	800ab6c <prvTaskExitError+0x2c>
	__asm volatile
 800ab54:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ab58:	f383 8811 	msr	BASEPRI, r3
 800ab5c:	f3bf 8f6f 	isb	sy
 800ab60:	f3bf 8f4f 	dsb	sy
 800ab64:	60fb      	str	r3, [r7, #12]
}
 800ab66:	bf00      	nop
 800ab68:	bf00      	nop
 800ab6a:	e7fd      	b.n	800ab68 <prvTaskExitError+0x28>
	__asm volatile
 800ab6c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ab70:	f383 8811 	msr	BASEPRI, r3
 800ab74:	f3bf 8f6f 	isb	sy
 800ab78:	f3bf 8f4f 	dsb	sy
 800ab7c:	60bb      	str	r3, [r7, #8]
}
 800ab7e:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800ab80:	bf00      	nop
 800ab82:	687b      	ldr	r3, [r7, #4]
 800ab84:	2b00      	cmp	r3, #0
 800ab86:	d0fc      	beq.n	800ab82 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800ab88:	bf00      	nop
 800ab8a:	bf00      	nop
 800ab8c:	3714      	adds	r7, #20
 800ab8e:	46bd      	mov	sp, r7
 800ab90:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab94:	4770      	bx	lr
 800ab96:	bf00      	nop
 800ab98:	24000024 	.word	0x24000024
 800ab9c:	00000000 	.word	0x00000000

0800aba0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800aba0:	4b07      	ldr	r3, [pc, #28]	@ (800abc0 <pxCurrentTCBConst2>)
 800aba2:	6819      	ldr	r1, [r3, #0]
 800aba4:	6808      	ldr	r0, [r1, #0]
 800aba6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800abaa:	f380 8809 	msr	PSP, r0
 800abae:	f3bf 8f6f 	isb	sy
 800abb2:	f04f 0000 	mov.w	r0, #0
 800abb6:	f380 8811 	msr	BASEPRI, r0
 800abba:	4770      	bx	lr
 800abbc:	f3af 8000 	nop.w

0800abc0 <pxCurrentTCBConst2>:
 800abc0:	24000a94 	.word	0x24000a94
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800abc4:	bf00      	nop
 800abc6:	bf00      	nop

0800abc8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800abc8:	4808      	ldr	r0, [pc, #32]	@ (800abec <prvPortStartFirstTask+0x24>)
 800abca:	6800      	ldr	r0, [r0, #0]
 800abcc:	6800      	ldr	r0, [r0, #0]
 800abce:	f380 8808 	msr	MSP, r0
 800abd2:	f04f 0000 	mov.w	r0, #0
 800abd6:	f380 8814 	msr	CONTROL, r0
 800abda:	b662      	cpsie	i
 800abdc:	b661      	cpsie	f
 800abde:	f3bf 8f4f 	dsb	sy
 800abe2:	f3bf 8f6f 	isb	sy
 800abe6:	df00      	svc	0
 800abe8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800abea:	bf00      	nop
 800abec:	e000ed08 	.word	0xe000ed08

0800abf0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800abf0:	b580      	push	{r7, lr}
 800abf2:	b086      	sub	sp, #24
 800abf4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800abf6:	4b47      	ldr	r3, [pc, #284]	@ (800ad14 <xPortStartScheduler+0x124>)
 800abf8:	681b      	ldr	r3, [r3, #0]
 800abfa:	4a47      	ldr	r2, [pc, #284]	@ (800ad18 <xPortStartScheduler+0x128>)
 800abfc:	4293      	cmp	r3, r2
 800abfe:	d10b      	bne.n	800ac18 <xPortStartScheduler+0x28>
	__asm volatile
 800ac00:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ac04:	f383 8811 	msr	BASEPRI, r3
 800ac08:	f3bf 8f6f 	isb	sy
 800ac0c:	f3bf 8f4f 	dsb	sy
 800ac10:	60fb      	str	r3, [r7, #12]
}
 800ac12:	bf00      	nop
 800ac14:	bf00      	nop
 800ac16:	e7fd      	b.n	800ac14 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800ac18:	4b3e      	ldr	r3, [pc, #248]	@ (800ad14 <xPortStartScheduler+0x124>)
 800ac1a:	681b      	ldr	r3, [r3, #0]
 800ac1c:	4a3f      	ldr	r2, [pc, #252]	@ (800ad1c <xPortStartScheduler+0x12c>)
 800ac1e:	4293      	cmp	r3, r2
 800ac20:	d10b      	bne.n	800ac3a <xPortStartScheduler+0x4a>
	__asm volatile
 800ac22:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ac26:	f383 8811 	msr	BASEPRI, r3
 800ac2a:	f3bf 8f6f 	isb	sy
 800ac2e:	f3bf 8f4f 	dsb	sy
 800ac32:	613b      	str	r3, [r7, #16]
}
 800ac34:	bf00      	nop
 800ac36:	bf00      	nop
 800ac38:	e7fd      	b.n	800ac36 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800ac3a:	4b39      	ldr	r3, [pc, #228]	@ (800ad20 <xPortStartScheduler+0x130>)
 800ac3c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800ac3e:	697b      	ldr	r3, [r7, #20]
 800ac40:	781b      	ldrb	r3, [r3, #0]
 800ac42:	b2db      	uxtb	r3, r3
 800ac44:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800ac46:	697b      	ldr	r3, [r7, #20]
 800ac48:	22ff      	movs	r2, #255	@ 0xff
 800ac4a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800ac4c:	697b      	ldr	r3, [r7, #20]
 800ac4e:	781b      	ldrb	r3, [r3, #0]
 800ac50:	b2db      	uxtb	r3, r3
 800ac52:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800ac54:	78fb      	ldrb	r3, [r7, #3]
 800ac56:	b2db      	uxtb	r3, r3
 800ac58:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800ac5c:	b2da      	uxtb	r2, r3
 800ac5e:	4b31      	ldr	r3, [pc, #196]	@ (800ad24 <xPortStartScheduler+0x134>)
 800ac60:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800ac62:	4b31      	ldr	r3, [pc, #196]	@ (800ad28 <xPortStartScheduler+0x138>)
 800ac64:	2207      	movs	r2, #7
 800ac66:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800ac68:	e009      	b.n	800ac7e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800ac6a:	4b2f      	ldr	r3, [pc, #188]	@ (800ad28 <xPortStartScheduler+0x138>)
 800ac6c:	681b      	ldr	r3, [r3, #0]
 800ac6e:	3b01      	subs	r3, #1
 800ac70:	4a2d      	ldr	r2, [pc, #180]	@ (800ad28 <xPortStartScheduler+0x138>)
 800ac72:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800ac74:	78fb      	ldrb	r3, [r7, #3]
 800ac76:	b2db      	uxtb	r3, r3
 800ac78:	005b      	lsls	r3, r3, #1
 800ac7a:	b2db      	uxtb	r3, r3
 800ac7c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800ac7e:	78fb      	ldrb	r3, [r7, #3]
 800ac80:	b2db      	uxtb	r3, r3
 800ac82:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ac86:	2b80      	cmp	r3, #128	@ 0x80
 800ac88:	d0ef      	beq.n	800ac6a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800ac8a:	4b27      	ldr	r3, [pc, #156]	@ (800ad28 <xPortStartScheduler+0x138>)
 800ac8c:	681b      	ldr	r3, [r3, #0]
 800ac8e:	f1c3 0307 	rsb	r3, r3, #7
 800ac92:	2b04      	cmp	r3, #4
 800ac94:	d00b      	beq.n	800acae <xPortStartScheduler+0xbe>
	__asm volatile
 800ac96:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ac9a:	f383 8811 	msr	BASEPRI, r3
 800ac9e:	f3bf 8f6f 	isb	sy
 800aca2:	f3bf 8f4f 	dsb	sy
 800aca6:	60bb      	str	r3, [r7, #8]
}
 800aca8:	bf00      	nop
 800acaa:	bf00      	nop
 800acac:	e7fd      	b.n	800acaa <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800acae:	4b1e      	ldr	r3, [pc, #120]	@ (800ad28 <xPortStartScheduler+0x138>)
 800acb0:	681b      	ldr	r3, [r3, #0]
 800acb2:	021b      	lsls	r3, r3, #8
 800acb4:	4a1c      	ldr	r2, [pc, #112]	@ (800ad28 <xPortStartScheduler+0x138>)
 800acb6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800acb8:	4b1b      	ldr	r3, [pc, #108]	@ (800ad28 <xPortStartScheduler+0x138>)
 800acba:	681b      	ldr	r3, [r3, #0]
 800acbc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800acc0:	4a19      	ldr	r2, [pc, #100]	@ (800ad28 <xPortStartScheduler+0x138>)
 800acc2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800acc4:	687b      	ldr	r3, [r7, #4]
 800acc6:	b2da      	uxtb	r2, r3
 800acc8:	697b      	ldr	r3, [r7, #20]
 800acca:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800accc:	4b17      	ldr	r3, [pc, #92]	@ (800ad2c <xPortStartScheduler+0x13c>)
 800acce:	681b      	ldr	r3, [r3, #0]
 800acd0:	4a16      	ldr	r2, [pc, #88]	@ (800ad2c <xPortStartScheduler+0x13c>)
 800acd2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800acd6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800acd8:	4b14      	ldr	r3, [pc, #80]	@ (800ad2c <xPortStartScheduler+0x13c>)
 800acda:	681b      	ldr	r3, [r3, #0]
 800acdc:	4a13      	ldr	r2, [pc, #76]	@ (800ad2c <xPortStartScheduler+0x13c>)
 800acde:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800ace2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800ace4:	f000 f8da 	bl	800ae9c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800ace8:	4b11      	ldr	r3, [pc, #68]	@ (800ad30 <xPortStartScheduler+0x140>)
 800acea:	2200      	movs	r2, #0
 800acec:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800acee:	f000 f8f9 	bl	800aee4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800acf2:	4b10      	ldr	r3, [pc, #64]	@ (800ad34 <xPortStartScheduler+0x144>)
 800acf4:	681b      	ldr	r3, [r3, #0]
 800acf6:	4a0f      	ldr	r2, [pc, #60]	@ (800ad34 <xPortStartScheduler+0x144>)
 800acf8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800acfc:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800acfe:	f7ff ff63 	bl	800abc8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800ad02:	f7fe ff2d 	bl	8009b60 <vTaskSwitchContext>
	prvTaskExitError();
 800ad06:	f7ff ff1b 	bl	800ab40 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800ad0a:	2300      	movs	r3, #0
}
 800ad0c:	4618      	mov	r0, r3
 800ad0e:	3718      	adds	r7, #24
 800ad10:	46bd      	mov	sp, r7
 800ad12:	bd80      	pop	{r7, pc}
 800ad14:	e000ed00 	.word	0xe000ed00
 800ad18:	410fc271 	.word	0x410fc271
 800ad1c:	410fc270 	.word	0x410fc270
 800ad20:	e000e400 	.word	0xe000e400
 800ad24:	240010c0 	.word	0x240010c0
 800ad28:	240010c4 	.word	0x240010c4
 800ad2c:	e000ed20 	.word	0xe000ed20
 800ad30:	24000024 	.word	0x24000024
 800ad34:	e000ef34 	.word	0xe000ef34

0800ad38 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800ad38:	b480      	push	{r7}
 800ad3a:	b083      	sub	sp, #12
 800ad3c:	af00      	add	r7, sp, #0
	__asm volatile
 800ad3e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ad42:	f383 8811 	msr	BASEPRI, r3
 800ad46:	f3bf 8f6f 	isb	sy
 800ad4a:	f3bf 8f4f 	dsb	sy
 800ad4e:	607b      	str	r3, [r7, #4]
}
 800ad50:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800ad52:	4b10      	ldr	r3, [pc, #64]	@ (800ad94 <vPortEnterCritical+0x5c>)
 800ad54:	681b      	ldr	r3, [r3, #0]
 800ad56:	3301      	adds	r3, #1
 800ad58:	4a0e      	ldr	r2, [pc, #56]	@ (800ad94 <vPortEnterCritical+0x5c>)
 800ad5a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800ad5c:	4b0d      	ldr	r3, [pc, #52]	@ (800ad94 <vPortEnterCritical+0x5c>)
 800ad5e:	681b      	ldr	r3, [r3, #0]
 800ad60:	2b01      	cmp	r3, #1
 800ad62:	d110      	bne.n	800ad86 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800ad64:	4b0c      	ldr	r3, [pc, #48]	@ (800ad98 <vPortEnterCritical+0x60>)
 800ad66:	681b      	ldr	r3, [r3, #0]
 800ad68:	b2db      	uxtb	r3, r3
 800ad6a:	2b00      	cmp	r3, #0
 800ad6c:	d00b      	beq.n	800ad86 <vPortEnterCritical+0x4e>
	__asm volatile
 800ad6e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ad72:	f383 8811 	msr	BASEPRI, r3
 800ad76:	f3bf 8f6f 	isb	sy
 800ad7a:	f3bf 8f4f 	dsb	sy
 800ad7e:	603b      	str	r3, [r7, #0]
}
 800ad80:	bf00      	nop
 800ad82:	bf00      	nop
 800ad84:	e7fd      	b.n	800ad82 <vPortEnterCritical+0x4a>
	}
}
 800ad86:	bf00      	nop
 800ad88:	370c      	adds	r7, #12
 800ad8a:	46bd      	mov	sp, r7
 800ad8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad90:	4770      	bx	lr
 800ad92:	bf00      	nop
 800ad94:	24000024 	.word	0x24000024
 800ad98:	e000ed04 	.word	0xe000ed04

0800ad9c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800ad9c:	b480      	push	{r7}
 800ad9e:	b083      	sub	sp, #12
 800ada0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800ada2:	4b12      	ldr	r3, [pc, #72]	@ (800adec <vPortExitCritical+0x50>)
 800ada4:	681b      	ldr	r3, [r3, #0]
 800ada6:	2b00      	cmp	r3, #0
 800ada8:	d10b      	bne.n	800adc2 <vPortExitCritical+0x26>
	__asm volatile
 800adaa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800adae:	f383 8811 	msr	BASEPRI, r3
 800adb2:	f3bf 8f6f 	isb	sy
 800adb6:	f3bf 8f4f 	dsb	sy
 800adba:	607b      	str	r3, [r7, #4]
}
 800adbc:	bf00      	nop
 800adbe:	bf00      	nop
 800adc0:	e7fd      	b.n	800adbe <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800adc2:	4b0a      	ldr	r3, [pc, #40]	@ (800adec <vPortExitCritical+0x50>)
 800adc4:	681b      	ldr	r3, [r3, #0]
 800adc6:	3b01      	subs	r3, #1
 800adc8:	4a08      	ldr	r2, [pc, #32]	@ (800adec <vPortExitCritical+0x50>)
 800adca:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800adcc:	4b07      	ldr	r3, [pc, #28]	@ (800adec <vPortExitCritical+0x50>)
 800adce:	681b      	ldr	r3, [r3, #0]
 800add0:	2b00      	cmp	r3, #0
 800add2:	d105      	bne.n	800ade0 <vPortExitCritical+0x44>
 800add4:	2300      	movs	r3, #0
 800add6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800add8:	683b      	ldr	r3, [r7, #0]
 800adda:	f383 8811 	msr	BASEPRI, r3
}
 800adde:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800ade0:	bf00      	nop
 800ade2:	370c      	adds	r7, #12
 800ade4:	46bd      	mov	sp, r7
 800ade6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800adea:	4770      	bx	lr
 800adec:	24000024 	.word	0x24000024

0800adf0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800adf0:	f3ef 8009 	mrs	r0, PSP
 800adf4:	f3bf 8f6f 	isb	sy
 800adf8:	4b15      	ldr	r3, [pc, #84]	@ (800ae50 <pxCurrentTCBConst>)
 800adfa:	681a      	ldr	r2, [r3, #0]
 800adfc:	f01e 0f10 	tst.w	lr, #16
 800ae00:	bf08      	it	eq
 800ae02:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800ae06:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ae0a:	6010      	str	r0, [r2, #0]
 800ae0c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800ae10:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800ae14:	f380 8811 	msr	BASEPRI, r0
 800ae18:	f3bf 8f4f 	dsb	sy
 800ae1c:	f3bf 8f6f 	isb	sy
 800ae20:	f7fe fe9e 	bl	8009b60 <vTaskSwitchContext>
 800ae24:	f04f 0000 	mov.w	r0, #0
 800ae28:	f380 8811 	msr	BASEPRI, r0
 800ae2c:	bc09      	pop	{r0, r3}
 800ae2e:	6819      	ldr	r1, [r3, #0]
 800ae30:	6808      	ldr	r0, [r1, #0]
 800ae32:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ae36:	f01e 0f10 	tst.w	lr, #16
 800ae3a:	bf08      	it	eq
 800ae3c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800ae40:	f380 8809 	msr	PSP, r0
 800ae44:	f3bf 8f6f 	isb	sy
 800ae48:	4770      	bx	lr
 800ae4a:	bf00      	nop
 800ae4c:	f3af 8000 	nop.w

0800ae50 <pxCurrentTCBConst>:
 800ae50:	24000a94 	.word	0x24000a94
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800ae54:	bf00      	nop
 800ae56:	bf00      	nop

0800ae58 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800ae58:	b580      	push	{r7, lr}
 800ae5a:	b082      	sub	sp, #8
 800ae5c:	af00      	add	r7, sp, #0
	__asm volatile
 800ae5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ae62:	f383 8811 	msr	BASEPRI, r3
 800ae66:	f3bf 8f6f 	isb	sy
 800ae6a:	f3bf 8f4f 	dsb	sy
 800ae6e:	607b      	str	r3, [r7, #4]
}
 800ae70:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800ae72:	f7fe fdbb 	bl	80099ec <xTaskIncrementTick>
 800ae76:	4603      	mov	r3, r0
 800ae78:	2b00      	cmp	r3, #0
 800ae7a:	d003      	beq.n	800ae84 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800ae7c:	4b06      	ldr	r3, [pc, #24]	@ (800ae98 <xPortSysTickHandler+0x40>)
 800ae7e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ae82:	601a      	str	r2, [r3, #0]
 800ae84:	2300      	movs	r3, #0
 800ae86:	603b      	str	r3, [r7, #0]
	__asm volatile
 800ae88:	683b      	ldr	r3, [r7, #0]
 800ae8a:	f383 8811 	msr	BASEPRI, r3
}
 800ae8e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800ae90:	bf00      	nop
 800ae92:	3708      	adds	r7, #8
 800ae94:	46bd      	mov	sp, r7
 800ae96:	bd80      	pop	{r7, pc}
 800ae98:	e000ed04 	.word	0xe000ed04

0800ae9c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800ae9c:	b480      	push	{r7}
 800ae9e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800aea0:	4b0b      	ldr	r3, [pc, #44]	@ (800aed0 <vPortSetupTimerInterrupt+0x34>)
 800aea2:	2200      	movs	r2, #0
 800aea4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800aea6:	4b0b      	ldr	r3, [pc, #44]	@ (800aed4 <vPortSetupTimerInterrupt+0x38>)
 800aea8:	2200      	movs	r2, #0
 800aeaa:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800aeac:	4b0a      	ldr	r3, [pc, #40]	@ (800aed8 <vPortSetupTimerInterrupt+0x3c>)
 800aeae:	681b      	ldr	r3, [r3, #0]
 800aeb0:	4a0a      	ldr	r2, [pc, #40]	@ (800aedc <vPortSetupTimerInterrupt+0x40>)
 800aeb2:	fba2 2303 	umull	r2, r3, r2, r3
 800aeb6:	099b      	lsrs	r3, r3, #6
 800aeb8:	4a09      	ldr	r2, [pc, #36]	@ (800aee0 <vPortSetupTimerInterrupt+0x44>)
 800aeba:	3b01      	subs	r3, #1
 800aebc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800aebe:	4b04      	ldr	r3, [pc, #16]	@ (800aed0 <vPortSetupTimerInterrupt+0x34>)
 800aec0:	2207      	movs	r2, #7
 800aec2:	601a      	str	r2, [r3, #0]
}
 800aec4:	bf00      	nop
 800aec6:	46bd      	mov	sp, r7
 800aec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aecc:	4770      	bx	lr
 800aece:	bf00      	nop
 800aed0:	e000e010 	.word	0xe000e010
 800aed4:	e000e018 	.word	0xe000e018
 800aed8:	24000000 	.word	0x24000000
 800aedc:	10624dd3 	.word	0x10624dd3
 800aee0:	e000e014 	.word	0xe000e014

0800aee4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800aee4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800aef4 <vPortEnableVFP+0x10>
 800aee8:	6801      	ldr	r1, [r0, #0]
 800aeea:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800aeee:	6001      	str	r1, [r0, #0]
 800aef0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800aef2:	bf00      	nop
 800aef4:	e000ed88 	.word	0xe000ed88

0800aef8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800aef8:	b480      	push	{r7}
 800aefa:	b085      	sub	sp, #20
 800aefc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800aefe:	f3ef 8305 	mrs	r3, IPSR
 800af02:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800af04:	68fb      	ldr	r3, [r7, #12]
 800af06:	2b0f      	cmp	r3, #15
 800af08:	d915      	bls.n	800af36 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800af0a:	4a18      	ldr	r2, [pc, #96]	@ (800af6c <vPortValidateInterruptPriority+0x74>)
 800af0c:	68fb      	ldr	r3, [r7, #12]
 800af0e:	4413      	add	r3, r2
 800af10:	781b      	ldrb	r3, [r3, #0]
 800af12:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800af14:	4b16      	ldr	r3, [pc, #88]	@ (800af70 <vPortValidateInterruptPriority+0x78>)
 800af16:	781b      	ldrb	r3, [r3, #0]
 800af18:	7afa      	ldrb	r2, [r7, #11]
 800af1a:	429a      	cmp	r2, r3
 800af1c:	d20b      	bcs.n	800af36 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800af1e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800af22:	f383 8811 	msr	BASEPRI, r3
 800af26:	f3bf 8f6f 	isb	sy
 800af2a:	f3bf 8f4f 	dsb	sy
 800af2e:	607b      	str	r3, [r7, #4]
}
 800af30:	bf00      	nop
 800af32:	bf00      	nop
 800af34:	e7fd      	b.n	800af32 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800af36:	4b0f      	ldr	r3, [pc, #60]	@ (800af74 <vPortValidateInterruptPriority+0x7c>)
 800af38:	681b      	ldr	r3, [r3, #0]
 800af3a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800af3e:	4b0e      	ldr	r3, [pc, #56]	@ (800af78 <vPortValidateInterruptPriority+0x80>)
 800af40:	681b      	ldr	r3, [r3, #0]
 800af42:	429a      	cmp	r2, r3
 800af44:	d90b      	bls.n	800af5e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800af46:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800af4a:	f383 8811 	msr	BASEPRI, r3
 800af4e:	f3bf 8f6f 	isb	sy
 800af52:	f3bf 8f4f 	dsb	sy
 800af56:	603b      	str	r3, [r7, #0]
}
 800af58:	bf00      	nop
 800af5a:	bf00      	nop
 800af5c:	e7fd      	b.n	800af5a <vPortValidateInterruptPriority+0x62>
	}
 800af5e:	bf00      	nop
 800af60:	3714      	adds	r7, #20
 800af62:	46bd      	mov	sp, r7
 800af64:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af68:	4770      	bx	lr
 800af6a:	bf00      	nop
 800af6c:	e000e3f0 	.word	0xe000e3f0
 800af70:	240010c0 	.word	0x240010c0
 800af74:	e000ed0c 	.word	0xe000ed0c
 800af78:	240010c4 	.word	0x240010c4

0800af7c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800af7c:	b580      	push	{r7, lr}
 800af7e:	b08a      	sub	sp, #40	@ 0x28
 800af80:	af00      	add	r7, sp, #0
 800af82:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800af84:	2300      	movs	r3, #0
 800af86:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800af88:	f7fe fc62 	bl	8009850 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800af8c:	4b5c      	ldr	r3, [pc, #368]	@ (800b100 <pvPortMalloc+0x184>)
 800af8e:	681b      	ldr	r3, [r3, #0]
 800af90:	2b00      	cmp	r3, #0
 800af92:	d101      	bne.n	800af98 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800af94:	f000 f924 	bl	800b1e0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800af98:	4b5a      	ldr	r3, [pc, #360]	@ (800b104 <pvPortMalloc+0x188>)
 800af9a:	681a      	ldr	r2, [r3, #0]
 800af9c:	687b      	ldr	r3, [r7, #4]
 800af9e:	4013      	ands	r3, r2
 800afa0:	2b00      	cmp	r3, #0
 800afa2:	f040 8095 	bne.w	800b0d0 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800afa6:	687b      	ldr	r3, [r7, #4]
 800afa8:	2b00      	cmp	r3, #0
 800afaa:	d01e      	beq.n	800afea <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800afac:	2208      	movs	r2, #8
 800afae:	687b      	ldr	r3, [r7, #4]
 800afb0:	4413      	add	r3, r2
 800afb2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800afb4:	687b      	ldr	r3, [r7, #4]
 800afb6:	f003 0307 	and.w	r3, r3, #7
 800afba:	2b00      	cmp	r3, #0
 800afbc:	d015      	beq.n	800afea <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800afbe:	687b      	ldr	r3, [r7, #4]
 800afc0:	f023 0307 	bic.w	r3, r3, #7
 800afc4:	3308      	adds	r3, #8
 800afc6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800afc8:	687b      	ldr	r3, [r7, #4]
 800afca:	f003 0307 	and.w	r3, r3, #7
 800afce:	2b00      	cmp	r3, #0
 800afd0:	d00b      	beq.n	800afea <pvPortMalloc+0x6e>
	__asm volatile
 800afd2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800afd6:	f383 8811 	msr	BASEPRI, r3
 800afda:	f3bf 8f6f 	isb	sy
 800afde:	f3bf 8f4f 	dsb	sy
 800afe2:	617b      	str	r3, [r7, #20]
}
 800afe4:	bf00      	nop
 800afe6:	bf00      	nop
 800afe8:	e7fd      	b.n	800afe6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800afea:	687b      	ldr	r3, [r7, #4]
 800afec:	2b00      	cmp	r3, #0
 800afee:	d06f      	beq.n	800b0d0 <pvPortMalloc+0x154>
 800aff0:	4b45      	ldr	r3, [pc, #276]	@ (800b108 <pvPortMalloc+0x18c>)
 800aff2:	681b      	ldr	r3, [r3, #0]
 800aff4:	687a      	ldr	r2, [r7, #4]
 800aff6:	429a      	cmp	r2, r3
 800aff8:	d86a      	bhi.n	800b0d0 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800affa:	4b44      	ldr	r3, [pc, #272]	@ (800b10c <pvPortMalloc+0x190>)
 800affc:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800affe:	4b43      	ldr	r3, [pc, #268]	@ (800b10c <pvPortMalloc+0x190>)
 800b000:	681b      	ldr	r3, [r3, #0]
 800b002:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800b004:	e004      	b.n	800b010 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800b006:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b008:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800b00a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b00c:	681b      	ldr	r3, [r3, #0]
 800b00e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800b010:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b012:	685b      	ldr	r3, [r3, #4]
 800b014:	687a      	ldr	r2, [r7, #4]
 800b016:	429a      	cmp	r2, r3
 800b018:	d903      	bls.n	800b022 <pvPortMalloc+0xa6>
 800b01a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b01c:	681b      	ldr	r3, [r3, #0]
 800b01e:	2b00      	cmp	r3, #0
 800b020:	d1f1      	bne.n	800b006 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800b022:	4b37      	ldr	r3, [pc, #220]	@ (800b100 <pvPortMalloc+0x184>)
 800b024:	681b      	ldr	r3, [r3, #0]
 800b026:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b028:	429a      	cmp	r2, r3
 800b02a:	d051      	beq.n	800b0d0 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800b02c:	6a3b      	ldr	r3, [r7, #32]
 800b02e:	681b      	ldr	r3, [r3, #0]
 800b030:	2208      	movs	r2, #8
 800b032:	4413      	add	r3, r2
 800b034:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800b036:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b038:	681a      	ldr	r2, [r3, #0]
 800b03a:	6a3b      	ldr	r3, [r7, #32]
 800b03c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800b03e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b040:	685a      	ldr	r2, [r3, #4]
 800b042:	687b      	ldr	r3, [r7, #4]
 800b044:	1ad2      	subs	r2, r2, r3
 800b046:	2308      	movs	r3, #8
 800b048:	005b      	lsls	r3, r3, #1
 800b04a:	429a      	cmp	r2, r3
 800b04c:	d920      	bls.n	800b090 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800b04e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b050:	687b      	ldr	r3, [r7, #4]
 800b052:	4413      	add	r3, r2
 800b054:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800b056:	69bb      	ldr	r3, [r7, #24]
 800b058:	f003 0307 	and.w	r3, r3, #7
 800b05c:	2b00      	cmp	r3, #0
 800b05e:	d00b      	beq.n	800b078 <pvPortMalloc+0xfc>
	__asm volatile
 800b060:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b064:	f383 8811 	msr	BASEPRI, r3
 800b068:	f3bf 8f6f 	isb	sy
 800b06c:	f3bf 8f4f 	dsb	sy
 800b070:	613b      	str	r3, [r7, #16]
}
 800b072:	bf00      	nop
 800b074:	bf00      	nop
 800b076:	e7fd      	b.n	800b074 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800b078:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b07a:	685a      	ldr	r2, [r3, #4]
 800b07c:	687b      	ldr	r3, [r7, #4]
 800b07e:	1ad2      	subs	r2, r2, r3
 800b080:	69bb      	ldr	r3, [r7, #24]
 800b082:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800b084:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b086:	687a      	ldr	r2, [r7, #4]
 800b088:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800b08a:	69b8      	ldr	r0, [r7, #24]
 800b08c:	f000 f90a 	bl	800b2a4 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800b090:	4b1d      	ldr	r3, [pc, #116]	@ (800b108 <pvPortMalloc+0x18c>)
 800b092:	681a      	ldr	r2, [r3, #0]
 800b094:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b096:	685b      	ldr	r3, [r3, #4]
 800b098:	1ad3      	subs	r3, r2, r3
 800b09a:	4a1b      	ldr	r2, [pc, #108]	@ (800b108 <pvPortMalloc+0x18c>)
 800b09c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800b09e:	4b1a      	ldr	r3, [pc, #104]	@ (800b108 <pvPortMalloc+0x18c>)
 800b0a0:	681a      	ldr	r2, [r3, #0]
 800b0a2:	4b1b      	ldr	r3, [pc, #108]	@ (800b110 <pvPortMalloc+0x194>)
 800b0a4:	681b      	ldr	r3, [r3, #0]
 800b0a6:	429a      	cmp	r2, r3
 800b0a8:	d203      	bcs.n	800b0b2 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800b0aa:	4b17      	ldr	r3, [pc, #92]	@ (800b108 <pvPortMalloc+0x18c>)
 800b0ac:	681b      	ldr	r3, [r3, #0]
 800b0ae:	4a18      	ldr	r2, [pc, #96]	@ (800b110 <pvPortMalloc+0x194>)
 800b0b0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800b0b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b0b4:	685a      	ldr	r2, [r3, #4]
 800b0b6:	4b13      	ldr	r3, [pc, #76]	@ (800b104 <pvPortMalloc+0x188>)
 800b0b8:	681b      	ldr	r3, [r3, #0]
 800b0ba:	431a      	orrs	r2, r3
 800b0bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b0be:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800b0c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b0c2:	2200      	movs	r2, #0
 800b0c4:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800b0c6:	4b13      	ldr	r3, [pc, #76]	@ (800b114 <pvPortMalloc+0x198>)
 800b0c8:	681b      	ldr	r3, [r3, #0]
 800b0ca:	3301      	adds	r3, #1
 800b0cc:	4a11      	ldr	r2, [pc, #68]	@ (800b114 <pvPortMalloc+0x198>)
 800b0ce:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800b0d0:	f7fe fbcc 	bl	800986c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800b0d4:	69fb      	ldr	r3, [r7, #28]
 800b0d6:	f003 0307 	and.w	r3, r3, #7
 800b0da:	2b00      	cmp	r3, #0
 800b0dc:	d00b      	beq.n	800b0f6 <pvPortMalloc+0x17a>
	__asm volatile
 800b0de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b0e2:	f383 8811 	msr	BASEPRI, r3
 800b0e6:	f3bf 8f6f 	isb	sy
 800b0ea:	f3bf 8f4f 	dsb	sy
 800b0ee:	60fb      	str	r3, [r7, #12]
}
 800b0f0:	bf00      	nop
 800b0f2:	bf00      	nop
 800b0f4:	e7fd      	b.n	800b0f2 <pvPortMalloc+0x176>
	return pvReturn;
 800b0f6:	69fb      	ldr	r3, [r7, #28]
}
 800b0f8:	4618      	mov	r0, r3
 800b0fa:	3728      	adds	r7, #40	@ 0x28
 800b0fc:	46bd      	mov	sp, r7
 800b0fe:	bd80      	pop	{r7, pc}
 800b100:	24004cd0 	.word	0x24004cd0
 800b104:	24004ce4 	.word	0x24004ce4
 800b108:	24004cd4 	.word	0x24004cd4
 800b10c:	24004cc8 	.word	0x24004cc8
 800b110:	24004cd8 	.word	0x24004cd8
 800b114:	24004cdc 	.word	0x24004cdc

0800b118 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800b118:	b580      	push	{r7, lr}
 800b11a:	b086      	sub	sp, #24
 800b11c:	af00      	add	r7, sp, #0
 800b11e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800b120:	687b      	ldr	r3, [r7, #4]
 800b122:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800b124:	687b      	ldr	r3, [r7, #4]
 800b126:	2b00      	cmp	r3, #0
 800b128:	d04f      	beq.n	800b1ca <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800b12a:	2308      	movs	r3, #8
 800b12c:	425b      	negs	r3, r3
 800b12e:	697a      	ldr	r2, [r7, #20]
 800b130:	4413      	add	r3, r2
 800b132:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800b134:	697b      	ldr	r3, [r7, #20]
 800b136:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800b138:	693b      	ldr	r3, [r7, #16]
 800b13a:	685a      	ldr	r2, [r3, #4]
 800b13c:	4b25      	ldr	r3, [pc, #148]	@ (800b1d4 <vPortFree+0xbc>)
 800b13e:	681b      	ldr	r3, [r3, #0]
 800b140:	4013      	ands	r3, r2
 800b142:	2b00      	cmp	r3, #0
 800b144:	d10b      	bne.n	800b15e <vPortFree+0x46>
	__asm volatile
 800b146:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b14a:	f383 8811 	msr	BASEPRI, r3
 800b14e:	f3bf 8f6f 	isb	sy
 800b152:	f3bf 8f4f 	dsb	sy
 800b156:	60fb      	str	r3, [r7, #12]
}
 800b158:	bf00      	nop
 800b15a:	bf00      	nop
 800b15c:	e7fd      	b.n	800b15a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800b15e:	693b      	ldr	r3, [r7, #16]
 800b160:	681b      	ldr	r3, [r3, #0]
 800b162:	2b00      	cmp	r3, #0
 800b164:	d00b      	beq.n	800b17e <vPortFree+0x66>
	__asm volatile
 800b166:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b16a:	f383 8811 	msr	BASEPRI, r3
 800b16e:	f3bf 8f6f 	isb	sy
 800b172:	f3bf 8f4f 	dsb	sy
 800b176:	60bb      	str	r3, [r7, #8]
}
 800b178:	bf00      	nop
 800b17a:	bf00      	nop
 800b17c:	e7fd      	b.n	800b17a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800b17e:	693b      	ldr	r3, [r7, #16]
 800b180:	685a      	ldr	r2, [r3, #4]
 800b182:	4b14      	ldr	r3, [pc, #80]	@ (800b1d4 <vPortFree+0xbc>)
 800b184:	681b      	ldr	r3, [r3, #0]
 800b186:	4013      	ands	r3, r2
 800b188:	2b00      	cmp	r3, #0
 800b18a:	d01e      	beq.n	800b1ca <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800b18c:	693b      	ldr	r3, [r7, #16]
 800b18e:	681b      	ldr	r3, [r3, #0]
 800b190:	2b00      	cmp	r3, #0
 800b192:	d11a      	bne.n	800b1ca <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800b194:	693b      	ldr	r3, [r7, #16]
 800b196:	685a      	ldr	r2, [r3, #4]
 800b198:	4b0e      	ldr	r3, [pc, #56]	@ (800b1d4 <vPortFree+0xbc>)
 800b19a:	681b      	ldr	r3, [r3, #0]
 800b19c:	43db      	mvns	r3, r3
 800b19e:	401a      	ands	r2, r3
 800b1a0:	693b      	ldr	r3, [r7, #16]
 800b1a2:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800b1a4:	f7fe fb54 	bl	8009850 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800b1a8:	693b      	ldr	r3, [r7, #16]
 800b1aa:	685a      	ldr	r2, [r3, #4]
 800b1ac:	4b0a      	ldr	r3, [pc, #40]	@ (800b1d8 <vPortFree+0xc0>)
 800b1ae:	681b      	ldr	r3, [r3, #0]
 800b1b0:	4413      	add	r3, r2
 800b1b2:	4a09      	ldr	r2, [pc, #36]	@ (800b1d8 <vPortFree+0xc0>)
 800b1b4:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800b1b6:	6938      	ldr	r0, [r7, #16]
 800b1b8:	f000 f874 	bl	800b2a4 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800b1bc:	4b07      	ldr	r3, [pc, #28]	@ (800b1dc <vPortFree+0xc4>)
 800b1be:	681b      	ldr	r3, [r3, #0]
 800b1c0:	3301      	adds	r3, #1
 800b1c2:	4a06      	ldr	r2, [pc, #24]	@ (800b1dc <vPortFree+0xc4>)
 800b1c4:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800b1c6:	f7fe fb51 	bl	800986c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800b1ca:	bf00      	nop
 800b1cc:	3718      	adds	r7, #24
 800b1ce:	46bd      	mov	sp, r7
 800b1d0:	bd80      	pop	{r7, pc}
 800b1d2:	bf00      	nop
 800b1d4:	24004ce4 	.word	0x24004ce4
 800b1d8:	24004cd4 	.word	0x24004cd4
 800b1dc:	24004ce0 	.word	0x24004ce0

0800b1e0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800b1e0:	b480      	push	{r7}
 800b1e2:	b085      	sub	sp, #20
 800b1e4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800b1e6:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 800b1ea:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800b1ec:	4b27      	ldr	r3, [pc, #156]	@ (800b28c <prvHeapInit+0xac>)
 800b1ee:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800b1f0:	68fb      	ldr	r3, [r7, #12]
 800b1f2:	f003 0307 	and.w	r3, r3, #7
 800b1f6:	2b00      	cmp	r3, #0
 800b1f8:	d00c      	beq.n	800b214 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800b1fa:	68fb      	ldr	r3, [r7, #12]
 800b1fc:	3307      	adds	r3, #7
 800b1fe:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800b200:	68fb      	ldr	r3, [r7, #12]
 800b202:	f023 0307 	bic.w	r3, r3, #7
 800b206:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800b208:	68ba      	ldr	r2, [r7, #8]
 800b20a:	68fb      	ldr	r3, [r7, #12]
 800b20c:	1ad3      	subs	r3, r2, r3
 800b20e:	4a1f      	ldr	r2, [pc, #124]	@ (800b28c <prvHeapInit+0xac>)
 800b210:	4413      	add	r3, r2
 800b212:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800b214:	68fb      	ldr	r3, [r7, #12]
 800b216:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800b218:	4a1d      	ldr	r2, [pc, #116]	@ (800b290 <prvHeapInit+0xb0>)
 800b21a:	687b      	ldr	r3, [r7, #4]
 800b21c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800b21e:	4b1c      	ldr	r3, [pc, #112]	@ (800b290 <prvHeapInit+0xb0>)
 800b220:	2200      	movs	r2, #0
 800b222:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800b224:	687b      	ldr	r3, [r7, #4]
 800b226:	68ba      	ldr	r2, [r7, #8]
 800b228:	4413      	add	r3, r2
 800b22a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800b22c:	2208      	movs	r2, #8
 800b22e:	68fb      	ldr	r3, [r7, #12]
 800b230:	1a9b      	subs	r3, r3, r2
 800b232:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800b234:	68fb      	ldr	r3, [r7, #12]
 800b236:	f023 0307 	bic.w	r3, r3, #7
 800b23a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800b23c:	68fb      	ldr	r3, [r7, #12]
 800b23e:	4a15      	ldr	r2, [pc, #84]	@ (800b294 <prvHeapInit+0xb4>)
 800b240:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800b242:	4b14      	ldr	r3, [pc, #80]	@ (800b294 <prvHeapInit+0xb4>)
 800b244:	681b      	ldr	r3, [r3, #0]
 800b246:	2200      	movs	r2, #0
 800b248:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800b24a:	4b12      	ldr	r3, [pc, #72]	@ (800b294 <prvHeapInit+0xb4>)
 800b24c:	681b      	ldr	r3, [r3, #0]
 800b24e:	2200      	movs	r2, #0
 800b250:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800b252:	687b      	ldr	r3, [r7, #4]
 800b254:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800b256:	683b      	ldr	r3, [r7, #0]
 800b258:	68fa      	ldr	r2, [r7, #12]
 800b25a:	1ad2      	subs	r2, r2, r3
 800b25c:	683b      	ldr	r3, [r7, #0]
 800b25e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800b260:	4b0c      	ldr	r3, [pc, #48]	@ (800b294 <prvHeapInit+0xb4>)
 800b262:	681a      	ldr	r2, [r3, #0]
 800b264:	683b      	ldr	r3, [r7, #0]
 800b266:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800b268:	683b      	ldr	r3, [r7, #0]
 800b26a:	685b      	ldr	r3, [r3, #4]
 800b26c:	4a0a      	ldr	r2, [pc, #40]	@ (800b298 <prvHeapInit+0xb8>)
 800b26e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800b270:	683b      	ldr	r3, [r7, #0]
 800b272:	685b      	ldr	r3, [r3, #4]
 800b274:	4a09      	ldr	r2, [pc, #36]	@ (800b29c <prvHeapInit+0xbc>)
 800b276:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800b278:	4b09      	ldr	r3, [pc, #36]	@ (800b2a0 <prvHeapInit+0xc0>)
 800b27a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800b27e:	601a      	str	r2, [r3, #0]
}
 800b280:	bf00      	nop
 800b282:	3714      	adds	r7, #20
 800b284:	46bd      	mov	sp, r7
 800b286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b28a:	4770      	bx	lr
 800b28c:	240010c8 	.word	0x240010c8
 800b290:	24004cc8 	.word	0x24004cc8
 800b294:	24004cd0 	.word	0x24004cd0
 800b298:	24004cd8 	.word	0x24004cd8
 800b29c:	24004cd4 	.word	0x24004cd4
 800b2a0:	24004ce4 	.word	0x24004ce4

0800b2a4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800b2a4:	b480      	push	{r7}
 800b2a6:	b085      	sub	sp, #20
 800b2a8:	af00      	add	r7, sp, #0
 800b2aa:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800b2ac:	4b28      	ldr	r3, [pc, #160]	@ (800b350 <prvInsertBlockIntoFreeList+0xac>)
 800b2ae:	60fb      	str	r3, [r7, #12]
 800b2b0:	e002      	b.n	800b2b8 <prvInsertBlockIntoFreeList+0x14>
 800b2b2:	68fb      	ldr	r3, [r7, #12]
 800b2b4:	681b      	ldr	r3, [r3, #0]
 800b2b6:	60fb      	str	r3, [r7, #12]
 800b2b8:	68fb      	ldr	r3, [r7, #12]
 800b2ba:	681b      	ldr	r3, [r3, #0]
 800b2bc:	687a      	ldr	r2, [r7, #4]
 800b2be:	429a      	cmp	r2, r3
 800b2c0:	d8f7      	bhi.n	800b2b2 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800b2c2:	68fb      	ldr	r3, [r7, #12]
 800b2c4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800b2c6:	68fb      	ldr	r3, [r7, #12]
 800b2c8:	685b      	ldr	r3, [r3, #4]
 800b2ca:	68ba      	ldr	r2, [r7, #8]
 800b2cc:	4413      	add	r3, r2
 800b2ce:	687a      	ldr	r2, [r7, #4]
 800b2d0:	429a      	cmp	r2, r3
 800b2d2:	d108      	bne.n	800b2e6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800b2d4:	68fb      	ldr	r3, [r7, #12]
 800b2d6:	685a      	ldr	r2, [r3, #4]
 800b2d8:	687b      	ldr	r3, [r7, #4]
 800b2da:	685b      	ldr	r3, [r3, #4]
 800b2dc:	441a      	add	r2, r3
 800b2de:	68fb      	ldr	r3, [r7, #12]
 800b2e0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800b2e2:	68fb      	ldr	r3, [r7, #12]
 800b2e4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800b2e6:	687b      	ldr	r3, [r7, #4]
 800b2e8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800b2ea:	687b      	ldr	r3, [r7, #4]
 800b2ec:	685b      	ldr	r3, [r3, #4]
 800b2ee:	68ba      	ldr	r2, [r7, #8]
 800b2f0:	441a      	add	r2, r3
 800b2f2:	68fb      	ldr	r3, [r7, #12]
 800b2f4:	681b      	ldr	r3, [r3, #0]
 800b2f6:	429a      	cmp	r2, r3
 800b2f8:	d118      	bne.n	800b32c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800b2fa:	68fb      	ldr	r3, [r7, #12]
 800b2fc:	681a      	ldr	r2, [r3, #0]
 800b2fe:	4b15      	ldr	r3, [pc, #84]	@ (800b354 <prvInsertBlockIntoFreeList+0xb0>)
 800b300:	681b      	ldr	r3, [r3, #0]
 800b302:	429a      	cmp	r2, r3
 800b304:	d00d      	beq.n	800b322 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800b306:	687b      	ldr	r3, [r7, #4]
 800b308:	685a      	ldr	r2, [r3, #4]
 800b30a:	68fb      	ldr	r3, [r7, #12]
 800b30c:	681b      	ldr	r3, [r3, #0]
 800b30e:	685b      	ldr	r3, [r3, #4]
 800b310:	441a      	add	r2, r3
 800b312:	687b      	ldr	r3, [r7, #4]
 800b314:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800b316:	68fb      	ldr	r3, [r7, #12]
 800b318:	681b      	ldr	r3, [r3, #0]
 800b31a:	681a      	ldr	r2, [r3, #0]
 800b31c:	687b      	ldr	r3, [r7, #4]
 800b31e:	601a      	str	r2, [r3, #0]
 800b320:	e008      	b.n	800b334 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800b322:	4b0c      	ldr	r3, [pc, #48]	@ (800b354 <prvInsertBlockIntoFreeList+0xb0>)
 800b324:	681a      	ldr	r2, [r3, #0]
 800b326:	687b      	ldr	r3, [r7, #4]
 800b328:	601a      	str	r2, [r3, #0]
 800b32a:	e003      	b.n	800b334 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800b32c:	68fb      	ldr	r3, [r7, #12]
 800b32e:	681a      	ldr	r2, [r3, #0]
 800b330:	687b      	ldr	r3, [r7, #4]
 800b332:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800b334:	68fa      	ldr	r2, [r7, #12]
 800b336:	687b      	ldr	r3, [r7, #4]
 800b338:	429a      	cmp	r2, r3
 800b33a:	d002      	beq.n	800b342 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800b33c:	68fb      	ldr	r3, [r7, #12]
 800b33e:	687a      	ldr	r2, [r7, #4]
 800b340:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800b342:	bf00      	nop
 800b344:	3714      	adds	r7, #20
 800b346:	46bd      	mov	sp, r7
 800b348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b34c:	4770      	bx	lr
 800b34e:	bf00      	nop
 800b350:	24004cc8 	.word	0x24004cc8
 800b354:	24004cd0 	.word	0x24004cd0

0800b358 <tcpip_timeouts_mbox_fetch>:
 * @param mbox the mbox to fetch the message from
 * @param msg the place to store the message
 */
static void
tcpip_timeouts_mbox_fetch(sys_mbox_t *mbox, void **msg)
{
 800b358:	b580      	push	{r7, lr}
 800b35a:	b084      	sub	sp, #16
 800b35c:	af00      	add	r7, sp, #0
 800b35e:	6078      	str	r0, [r7, #4]
 800b360:	6039      	str	r1, [r7, #0]
  u32_t sleeptime, res;

again:
  LWIP_ASSERT_CORE_LOCKED();
 800b362:	f7fc f963 	bl	800762c <sys_check_core_locking>

  sleeptime = sys_timeouts_sleeptime();
 800b366:	f007 fc1f 	bl	8012ba8 <sys_timeouts_sleeptime>
 800b36a:	60f8      	str	r0, [r7, #12]
  if (sleeptime == SYS_TIMEOUTS_SLEEPTIME_INFINITE) {
 800b36c:	68fb      	ldr	r3, [r7, #12]
 800b36e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b372:	d109      	bne.n	800b388 <tcpip_timeouts_mbox_fetch+0x30>
    UNLOCK_TCPIP_CORE();
 800b374:	f7fc f94c 	bl	8007610 <sys_unlock_tcpip_core>
    sys_arch_mbox_fetch(mbox, msg, 0);
 800b378:	2200      	movs	r2, #0
 800b37a:	6839      	ldr	r1, [r7, #0]
 800b37c:	6878      	ldr	r0, [r7, #4]
 800b37e:	f00a fdb7 	bl	8015ef0 <sys_arch_mbox_fetch>
    LOCK_TCPIP_CORE();
 800b382:	f7fc f935 	bl	80075f0 <sys_lock_tcpip_core>
    return;
 800b386:	e016      	b.n	800b3b6 <tcpip_timeouts_mbox_fetch+0x5e>
  } else if (sleeptime == 0) {
 800b388:	68fb      	ldr	r3, [r7, #12]
 800b38a:	2b00      	cmp	r3, #0
 800b38c:	d102      	bne.n	800b394 <tcpip_timeouts_mbox_fetch+0x3c>
    sys_check_timeouts();
 800b38e:	f007 fbcf 	bl	8012b30 <sys_check_timeouts>
    /* We try again to fetch a message from the mbox. */
    goto again;
 800b392:	e7e6      	b.n	800b362 <tcpip_timeouts_mbox_fetch+0xa>
  }

  UNLOCK_TCPIP_CORE();
 800b394:	f7fc f93c 	bl	8007610 <sys_unlock_tcpip_core>
  res = sys_arch_mbox_fetch(mbox, msg, sleeptime);
 800b398:	68fa      	ldr	r2, [r7, #12]
 800b39a:	6839      	ldr	r1, [r7, #0]
 800b39c:	6878      	ldr	r0, [r7, #4]
 800b39e:	f00a fda7 	bl	8015ef0 <sys_arch_mbox_fetch>
 800b3a2:	60b8      	str	r0, [r7, #8]
  LOCK_TCPIP_CORE();
 800b3a4:	f7fc f924 	bl	80075f0 <sys_lock_tcpip_core>
  if (res == SYS_ARCH_TIMEOUT) {
 800b3a8:	68bb      	ldr	r3, [r7, #8]
 800b3aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b3ae:	d102      	bne.n	800b3b6 <tcpip_timeouts_mbox_fetch+0x5e>
    /* If a SYS_ARCH_TIMEOUT value is returned, a timeout occurred
       before a message could be fetched. */
    sys_check_timeouts();
 800b3b0:	f007 fbbe 	bl	8012b30 <sys_check_timeouts>
    /* We try again to fetch a message from the mbox. */
    goto again;
 800b3b4:	e7d5      	b.n	800b362 <tcpip_timeouts_mbox_fetch+0xa>
  }
}
 800b3b6:	3710      	adds	r7, #16
 800b3b8:	46bd      	mov	sp, r7
 800b3ba:	bd80      	pop	{r7, pc}

0800b3bc <tcpip_thread>:
 *
 * @param arg unused argument
 */
static void
tcpip_thread(void *arg)
{
 800b3bc:	b580      	push	{r7, lr}
 800b3be:	b084      	sub	sp, #16
 800b3c0:	af00      	add	r7, sp, #0
 800b3c2:	6078      	str	r0, [r7, #4]
  struct tcpip_msg *msg;
  LWIP_UNUSED_ARG(arg);

  LWIP_MARK_TCPIP_THREAD();
 800b3c4:	f7fc f96e 	bl	80076a4 <sys_mark_tcpip_thread>

  LOCK_TCPIP_CORE();
 800b3c8:	f7fc f912 	bl	80075f0 <sys_lock_tcpip_core>
  if (tcpip_init_done != NULL) {
 800b3cc:	4b0f      	ldr	r3, [pc, #60]	@ (800b40c <tcpip_thread+0x50>)
 800b3ce:	681b      	ldr	r3, [r3, #0]
 800b3d0:	2b00      	cmp	r3, #0
 800b3d2:	d005      	beq.n	800b3e0 <tcpip_thread+0x24>
    tcpip_init_done(tcpip_init_done_arg);
 800b3d4:	4b0d      	ldr	r3, [pc, #52]	@ (800b40c <tcpip_thread+0x50>)
 800b3d6:	681b      	ldr	r3, [r3, #0]
 800b3d8:	4a0d      	ldr	r2, [pc, #52]	@ (800b410 <tcpip_thread+0x54>)
 800b3da:	6812      	ldr	r2, [r2, #0]
 800b3dc:	4610      	mov	r0, r2
 800b3de:	4798      	blx	r3
  }

  while (1) {                          /* MAIN Loop */
    LWIP_TCPIP_THREAD_ALIVE();
    /* wait for a message, timeouts are processed while waiting */
    TCPIP_MBOX_FETCH(&tcpip_mbox, (void **)&msg);
 800b3e0:	f107 030c 	add.w	r3, r7, #12
 800b3e4:	4619      	mov	r1, r3
 800b3e6:	480b      	ldr	r0, [pc, #44]	@ (800b414 <tcpip_thread+0x58>)
 800b3e8:	f7ff ffb6 	bl	800b358 <tcpip_timeouts_mbox_fetch>
    if (msg == NULL) {
 800b3ec:	68fb      	ldr	r3, [r7, #12]
 800b3ee:	2b00      	cmp	r3, #0
 800b3f0:	d106      	bne.n	800b400 <tcpip_thread+0x44>
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: invalid message: NULL\n"));
      LWIP_ASSERT("tcpip_thread: invalid message", 0);
 800b3f2:	4b09      	ldr	r3, [pc, #36]	@ (800b418 <tcpip_thread+0x5c>)
 800b3f4:	2291      	movs	r2, #145	@ 0x91
 800b3f6:	4909      	ldr	r1, [pc, #36]	@ (800b41c <tcpip_thread+0x60>)
 800b3f8:	4809      	ldr	r0, [pc, #36]	@ (800b420 <tcpip_thread+0x64>)
 800b3fa:	f00b fa4f 	bl	801689c <iprintf>
      continue;
 800b3fe:	e003      	b.n	800b408 <tcpip_thread+0x4c>
    }
    tcpip_thread_handle_msg(msg);
 800b400:	68fb      	ldr	r3, [r7, #12]
 800b402:	4618      	mov	r0, r3
 800b404:	f000 f80e 	bl	800b424 <tcpip_thread_handle_msg>
    TCPIP_MBOX_FETCH(&tcpip_mbox, (void **)&msg);
 800b408:	e7ea      	b.n	800b3e0 <tcpip_thread+0x24>
 800b40a:	bf00      	nop
 800b40c:	24004ce8 	.word	0x24004ce8
 800b410:	24004cec 	.word	0x24004cec
 800b414:	24004cf0 	.word	0x24004cf0
 800b418:	08017ce8 	.word	0x08017ce8
 800b41c:	08017d18 	.word	0x08017d18
 800b420:	08017d38 	.word	0x08017d38

0800b424 <tcpip_thread_handle_msg>:
/* Handle a single tcpip_msg
 * This is in its own function for access by tests only.
 */
static void
tcpip_thread_handle_msg(struct tcpip_msg *msg)
{
 800b424:	b580      	push	{r7, lr}
 800b426:	b082      	sub	sp, #8
 800b428:	af00      	add	r7, sp, #0
 800b42a:	6078      	str	r0, [r7, #4]
  switch (msg->type) {
 800b42c:	687b      	ldr	r3, [r7, #4]
 800b42e:	781b      	ldrb	r3, [r3, #0]
 800b430:	2b02      	cmp	r3, #2
 800b432:	d026      	beq.n	800b482 <tcpip_thread_handle_msg+0x5e>
 800b434:	2b02      	cmp	r3, #2
 800b436:	dc2b      	bgt.n	800b490 <tcpip_thread_handle_msg+0x6c>
 800b438:	2b00      	cmp	r3, #0
 800b43a:	d002      	beq.n	800b442 <tcpip_thread_handle_msg+0x1e>
 800b43c:	2b01      	cmp	r3, #1
 800b43e:	d015      	beq.n	800b46c <tcpip_thread_handle_msg+0x48>
 800b440:	e026      	b.n	800b490 <tcpip_thread_handle_msg+0x6c>
#endif /* !LWIP_TCPIP_CORE_LOCKING */

#if !LWIP_TCPIP_CORE_LOCKING_INPUT
    case TCPIP_MSG_INPKT:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: PACKET %p\n", (void *)msg));
      if (msg->msg.inp.input_fn(msg->msg.inp.p, msg->msg.inp.netif) != ERR_OK) {
 800b442:	687b      	ldr	r3, [r7, #4]
 800b444:	68db      	ldr	r3, [r3, #12]
 800b446:	687a      	ldr	r2, [r7, #4]
 800b448:	6850      	ldr	r0, [r2, #4]
 800b44a:	687a      	ldr	r2, [r7, #4]
 800b44c:	6892      	ldr	r2, [r2, #8]
 800b44e:	4611      	mov	r1, r2
 800b450:	4798      	blx	r3
 800b452:	4603      	mov	r3, r0
 800b454:	2b00      	cmp	r3, #0
 800b456:	d004      	beq.n	800b462 <tcpip_thread_handle_msg+0x3e>
        pbuf_free(msg->msg.inp.p);
 800b458:	687b      	ldr	r3, [r7, #4]
 800b45a:	685b      	ldr	r3, [r3, #4]
 800b45c:	4618      	mov	r0, r3
 800b45e:	f001 fdbb 	bl	800cfd8 <pbuf_free>
      }
      memp_free(MEMP_TCPIP_MSG_INPKT, msg);
 800b462:	6879      	ldr	r1, [r7, #4]
 800b464:	2009      	movs	r0, #9
 800b466:	f000 ff09 	bl	800c27c <memp_free>
      break;
 800b46a:	e018      	b.n	800b49e <tcpip_thread_handle_msg+0x7a>
      break;
#endif /* LWIP_TCPIP_TIMEOUT && LWIP_TIMERS */

    case TCPIP_MSG_CALLBACK:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: CALLBACK %p\n", (void *)msg));
      msg->msg.cb.function(msg->msg.cb.ctx);
 800b46c:	687b      	ldr	r3, [r7, #4]
 800b46e:	685b      	ldr	r3, [r3, #4]
 800b470:	687a      	ldr	r2, [r7, #4]
 800b472:	6892      	ldr	r2, [r2, #8]
 800b474:	4610      	mov	r0, r2
 800b476:	4798      	blx	r3
      memp_free(MEMP_TCPIP_MSG_API, msg);
 800b478:	6879      	ldr	r1, [r7, #4]
 800b47a:	2008      	movs	r0, #8
 800b47c:	f000 fefe 	bl	800c27c <memp_free>
      break;
 800b480:	e00d      	b.n	800b49e <tcpip_thread_handle_msg+0x7a>

    case TCPIP_MSG_CALLBACK_STATIC:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: CALLBACK_STATIC %p\n", (void *)msg));
      msg->msg.cb.function(msg->msg.cb.ctx);
 800b482:	687b      	ldr	r3, [r7, #4]
 800b484:	685b      	ldr	r3, [r3, #4]
 800b486:	687a      	ldr	r2, [r7, #4]
 800b488:	6892      	ldr	r2, [r2, #8]
 800b48a:	4610      	mov	r0, r2
 800b48c:	4798      	blx	r3
      break;
 800b48e:	e006      	b.n	800b49e <tcpip_thread_handle_msg+0x7a>

    default:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: invalid message: %d\n", msg->type));
      LWIP_ASSERT("tcpip_thread: invalid message", 0);
 800b490:	4b05      	ldr	r3, [pc, #20]	@ (800b4a8 <tcpip_thread_handle_msg+0x84>)
 800b492:	22cf      	movs	r2, #207	@ 0xcf
 800b494:	4905      	ldr	r1, [pc, #20]	@ (800b4ac <tcpip_thread_handle_msg+0x88>)
 800b496:	4806      	ldr	r0, [pc, #24]	@ (800b4b0 <tcpip_thread_handle_msg+0x8c>)
 800b498:	f00b fa00 	bl	801689c <iprintf>
      break;
 800b49c:	bf00      	nop
  }
}
 800b49e:	bf00      	nop
 800b4a0:	3708      	adds	r7, #8
 800b4a2:	46bd      	mov	sp, r7
 800b4a4:	bd80      	pop	{r7, pc}
 800b4a6:	bf00      	nop
 800b4a8:	08017ce8 	.word	0x08017ce8
 800b4ac:	08017d18 	.word	0x08017d18
 800b4b0:	08017d38 	.word	0x08017d38

0800b4b4 <tcpip_inpkt>:
 * @param inp the network interface on which the packet was received
 * @param input_fn input function to call
 */
err_t
tcpip_inpkt(struct pbuf *p, struct netif *inp, netif_input_fn input_fn)
{
 800b4b4:	b580      	push	{r7, lr}
 800b4b6:	b086      	sub	sp, #24
 800b4b8:	af00      	add	r7, sp, #0
 800b4ba:	60f8      	str	r0, [r7, #12]
 800b4bc:	60b9      	str	r1, [r7, #8]
 800b4be:	607a      	str	r2, [r7, #4]
  UNLOCK_TCPIP_CORE();
  return ret;
#else /* LWIP_TCPIP_CORE_LOCKING_INPUT */
  struct tcpip_msg *msg;

  LWIP_ASSERT("Invalid mbox", sys_mbox_valid_val(tcpip_mbox));
 800b4c0:	481a      	ldr	r0, [pc, #104]	@ (800b52c <tcpip_inpkt+0x78>)
 800b4c2:	f00a fd46 	bl	8015f52 <sys_mbox_valid>
 800b4c6:	4603      	mov	r3, r0
 800b4c8:	2b00      	cmp	r3, #0
 800b4ca:	d105      	bne.n	800b4d8 <tcpip_inpkt+0x24>
 800b4cc:	4b18      	ldr	r3, [pc, #96]	@ (800b530 <tcpip_inpkt+0x7c>)
 800b4ce:	22fc      	movs	r2, #252	@ 0xfc
 800b4d0:	4918      	ldr	r1, [pc, #96]	@ (800b534 <tcpip_inpkt+0x80>)
 800b4d2:	4819      	ldr	r0, [pc, #100]	@ (800b538 <tcpip_inpkt+0x84>)
 800b4d4:	f00b f9e2 	bl	801689c <iprintf>

  msg = (struct tcpip_msg *)memp_malloc(MEMP_TCPIP_MSG_INPKT);
 800b4d8:	2009      	movs	r0, #9
 800b4da:	f000 fe59 	bl	800c190 <memp_malloc>
 800b4de:	6178      	str	r0, [r7, #20]
  if (msg == NULL) {
 800b4e0:	697b      	ldr	r3, [r7, #20]
 800b4e2:	2b00      	cmp	r3, #0
 800b4e4:	d102      	bne.n	800b4ec <tcpip_inpkt+0x38>
    return ERR_MEM;
 800b4e6:	f04f 33ff 	mov.w	r3, #4294967295
 800b4ea:	e01a      	b.n	800b522 <tcpip_inpkt+0x6e>
  }

  msg->type = TCPIP_MSG_INPKT;
 800b4ec:	697b      	ldr	r3, [r7, #20]
 800b4ee:	2200      	movs	r2, #0
 800b4f0:	701a      	strb	r2, [r3, #0]
  msg->msg.inp.p = p;
 800b4f2:	697b      	ldr	r3, [r7, #20]
 800b4f4:	68fa      	ldr	r2, [r7, #12]
 800b4f6:	605a      	str	r2, [r3, #4]
  msg->msg.inp.netif = inp;
 800b4f8:	697b      	ldr	r3, [r7, #20]
 800b4fa:	68ba      	ldr	r2, [r7, #8]
 800b4fc:	609a      	str	r2, [r3, #8]
  msg->msg.inp.input_fn = input_fn;
 800b4fe:	697b      	ldr	r3, [r7, #20]
 800b500:	687a      	ldr	r2, [r7, #4]
 800b502:	60da      	str	r2, [r3, #12]
  if (sys_mbox_trypost(&tcpip_mbox, msg) != ERR_OK) {
 800b504:	6979      	ldr	r1, [r7, #20]
 800b506:	4809      	ldr	r0, [pc, #36]	@ (800b52c <tcpip_inpkt+0x78>)
 800b508:	f00a fcd8 	bl	8015ebc <sys_mbox_trypost>
 800b50c:	4603      	mov	r3, r0
 800b50e:	2b00      	cmp	r3, #0
 800b510:	d006      	beq.n	800b520 <tcpip_inpkt+0x6c>
    memp_free(MEMP_TCPIP_MSG_INPKT, msg);
 800b512:	6979      	ldr	r1, [r7, #20]
 800b514:	2009      	movs	r0, #9
 800b516:	f000 feb1 	bl	800c27c <memp_free>
    return ERR_MEM;
 800b51a:	f04f 33ff 	mov.w	r3, #4294967295
 800b51e:	e000      	b.n	800b522 <tcpip_inpkt+0x6e>
  }
  return ERR_OK;
 800b520:	2300      	movs	r3, #0
#endif /* LWIP_TCPIP_CORE_LOCKING_INPUT */
}
 800b522:	4618      	mov	r0, r3
 800b524:	3718      	adds	r7, #24
 800b526:	46bd      	mov	sp, r7
 800b528:	bd80      	pop	{r7, pc}
 800b52a:	bf00      	nop
 800b52c:	24004cf0 	.word	0x24004cf0
 800b530:	08017ce8 	.word	0x08017ce8
 800b534:	08017d60 	.word	0x08017d60
 800b538:	08017d38 	.word	0x08017d38

0800b53c <tcpip_input>:
 *          NETIF_FLAG_ETHERNET flags)
 * @param inp the network interface on which the packet was received
 */
err_t
tcpip_input(struct pbuf *p, struct netif *inp)
{
 800b53c:	b580      	push	{r7, lr}
 800b53e:	b082      	sub	sp, #8
 800b540:	af00      	add	r7, sp, #0
 800b542:	6078      	str	r0, [r7, #4]
 800b544:	6039      	str	r1, [r7, #0]
#if LWIP_ETHERNET
  if (inp->flags & (NETIF_FLAG_ETHARP | NETIF_FLAG_ETHERNET)) {
 800b546:	683b      	ldr	r3, [r7, #0]
 800b548:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800b54c:	f003 0318 	and.w	r3, r3, #24
 800b550:	2b00      	cmp	r3, #0
 800b552:	d006      	beq.n	800b562 <tcpip_input+0x26>
    return tcpip_inpkt(p, inp, ethernet_input);
 800b554:	4a08      	ldr	r2, [pc, #32]	@ (800b578 <tcpip_input+0x3c>)
 800b556:	6839      	ldr	r1, [r7, #0]
 800b558:	6878      	ldr	r0, [r7, #4]
 800b55a:	f7ff ffab 	bl	800b4b4 <tcpip_inpkt>
 800b55e:	4603      	mov	r3, r0
 800b560:	e005      	b.n	800b56e <tcpip_input+0x32>
  } else
#endif /* LWIP_ETHERNET */
    return tcpip_inpkt(p, inp, ip_input);
 800b562:	4a06      	ldr	r2, [pc, #24]	@ (800b57c <tcpip_input+0x40>)
 800b564:	6839      	ldr	r1, [r7, #0]
 800b566:	6878      	ldr	r0, [r7, #4]
 800b568:	f7ff ffa4 	bl	800b4b4 <tcpip_inpkt>
 800b56c:	4603      	mov	r3, r0
}
 800b56e:	4618      	mov	r0, r3
 800b570:	3708      	adds	r7, #8
 800b572:	46bd      	mov	sp, r7
 800b574:	bd80      	pop	{r7, pc}
 800b576:	bf00      	nop
 800b578:	08015cd5 	.word	0x08015cd5
 800b57c:	08014881 	.word	0x08014881

0800b580 <tcpip_try_callback>:
 *
 * @see tcpip_callback
 */
err_t
tcpip_try_callback(tcpip_callback_fn function, void *ctx)
{
 800b580:	b580      	push	{r7, lr}
 800b582:	b084      	sub	sp, #16
 800b584:	af00      	add	r7, sp, #0
 800b586:	6078      	str	r0, [r7, #4]
 800b588:	6039      	str	r1, [r7, #0]
  struct tcpip_msg *msg;

  LWIP_ASSERT("Invalid mbox", sys_mbox_valid_val(tcpip_mbox));
 800b58a:	4819      	ldr	r0, [pc, #100]	@ (800b5f0 <tcpip_try_callback+0x70>)
 800b58c:	f00a fce1 	bl	8015f52 <sys_mbox_valid>
 800b590:	4603      	mov	r3, r0
 800b592:	2b00      	cmp	r3, #0
 800b594:	d106      	bne.n	800b5a4 <tcpip_try_callback+0x24>
 800b596:	4b17      	ldr	r3, [pc, #92]	@ (800b5f4 <tcpip_try_callback+0x74>)
 800b598:	f240 125d 	movw	r2, #349	@ 0x15d
 800b59c:	4916      	ldr	r1, [pc, #88]	@ (800b5f8 <tcpip_try_callback+0x78>)
 800b59e:	4817      	ldr	r0, [pc, #92]	@ (800b5fc <tcpip_try_callback+0x7c>)
 800b5a0:	f00b f97c 	bl	801689c <iprintf>

  msg = (struct tcpip_msg *)memp_malloc(MEMP_TCPIP_MSG_API);
 800b5a4:	2008      	movs	r0, #8
 800b5a6:	f000 fdf3 	bl	800c190 <memp_malloc>
 800b5aa:	60f8      	str	r0, [r7, #12]
  if (msg == NULL) {
 800b5ac:	68fb      	ldr	r3, [r7, #12]
 800b5ae:	2b00      	cmp	r3, #0
 800b5b0:	d102      	bne.n	800b5b8 <tcpip_try_callback+0x38>
    return ERR_MEM;
 800b5b2:	f04f 33ff 	mov.w	r3, #4294967295
 800b5b6:	e017      	b.n	800b5e8 <tcpip_try_callback+0x68>
  }

  msg->type = TCPIP_MSG_CALLBACK;
 800b5b8:	68fb      	ldr	r3, [r7, #12]
 800b5ba:	2201      	movs	r2, #1
 800b5bc:	701a      	strb	r2, [r3, #0]
  msg->msg.cb.function = function;
 800b5be:	68fb      	ldr	r3, [r7, #12]
 800b5c0:	687a      	ldr	r2, [r7, #4]
 800b5c2:	605a      	str	r2, [r3, #4]
  msg->msg.cb.ctx = ctx;
 800b5c4:	68fb      	ldr	r3, [r7, #12]
 800b5c6:	683a      	ldr	r2, [r7, #0]
 800b5c8:	609a      	str	r2, [r3, #8]

  if (sys_mbox_trypost(&tcpip_mbox, msg) != ERR_OK) {
 800b5ca:	68f9      	ldr	r1, [r7, #12]
 800b5cc:	4808      	ldr	r0, [pc, #32]	@ (800b5f0 <tcpip_try_callback+0x70>)
 800b5ce:	f00a fc75 	bl	8015ebc <sys_mbox_trypost>
 800b5d2:	4603      	mov	r3, r0
 800b5d4:	2b00      	cmp	r3, #0
 800b5d6:	d006      	beq.n	800b5e6 <tcpip_try_callback+0x66>
    memp_free(MEMP_TCPIP_MSG_API, msg);
 800b5d8:	68f9      	ldr	r1, [r7, #12]
 800b5da:	2008      	movs	r0, #8
 800b5dc:	f000 fe4e 	bl	800c27c <memp_free>
    return ERR_MEM;
 800b5e0:	f04f 33ff 	mov.w	r3, #4294967295
 800b5e4:	e000      	b.n	800b5e8 <tcpip_try_callback+0x68>
  }
  return ERR_OK;
 800b5e6:	2300      	movs	r3, #0
}
 800b5e8:	4618      	mov	r0, r3
 800b5ea:	3710      	adds	r7, #16
 800b5ec:	46bd      	mov	sp, r7
 800b5ee:	bd80      	pop	{r7, pc}
 800b5f0:	24004cf0 	.word	0x24004cf0
 800b5f4:	08017ce8 	.word	0x08017ce8
 800b5f8:	08017d60 	.word	0x08017d60
 800b5fc:	08017d38 	.word	0x08017d38

0800b600 <tcpip_init>:
 * @param initfunc a function to call when tcpip_thread is running and finished initializing
 * @param arg argument to pass to initfunc
 */
void
tcpip_init(tcpip_init_done_fn initfunc, void *arg)
{
 800b600:	b580      	push	{r7, lr}
 800b602:	b084      	sub	sp, #16
 800b604:	af02      	add	r7, sp, #8
 800b606:	6078      	str	r0, [r7, #4]
 800b608:	6039      	str	r1, [r7, #0]
  lwip_init();
 800b60a:	f000 f92e 	bl	800b86a <lwip_init>

  tcpip_init_done = initfunc;
 800b60e:	4a17      	ldr	r2, [pc, #92]	@ (800b66c <tcpip_init+0x6c>)
 800b610:	687b      	ldr	r3, [r7, #4]
 800b612:	6013      	str	r3, [r2, #0]
  tcpip_init_done_arg = arg;
 800b614:	4a16      	ldr	r2, [pc, #88]	@ (800b670 <tcpip_init+0x70>)
 800b616:	683b      	ldr	r3, [r7, #0]
 800b618:	6013      	str	r3, [r2, #0]
  if (sys_mbox_new(&tcpip_mbox, TCPIP_MBOX_SIZE) != ERR_OK) {
 800b61a:	2106      	movs	r1, #6
 800b61c:	4815      	ldr	r0, [pc, #84]	@ (800b674 <tcpip_init+0x74>)
 800b61e:	f00a fc33 	bl	8015e88 <sys_mbox_new>
 800b622:	4603      	mov	r3, r0
 800b624:	2b00      	cmp	r3, #0
 800b626:	d006      	beq.n	800b636 <tcpip_init+0x36>
    LWIP_ASSERT("failed to create tcpip_thread mbox", 0);
 800b628:	4b13      	ldr	r3, [pc, #76]	@ (800b678 <tcpip_init+0x78>)
 800b62a:	f240 2261 	movw	r2, #609	@ 0x261
 800b62e:	4913      	ldr	r1, [pc, #76]	@ (800b67c <tcpip_init+0x7c>)
 800b630:	4813      	ldr	r0, [pc, #76]	@ (800b680 <tcpip_init+0x80>)
 800b632:	f00b f933 	bl	801689c <iprintf>
  }
#if LWIP_TCPIP_CORE_LOCKING
  if (sys_mutex_new(&lock_tcpip_core) != ERR_OK) {
 800b636:	4813      	ldr	r0, [pc, #76]	@ (800b684 <tcpip_init+0x84>)
 800b638:	f00a fca8 	bl	8015f8c <sys_mutex_new>
 800b63c:	4603      	mov	r3, r0
 800b63e:	2b00      	cmp	r3, #0
 800b640:	d006      	beq.n	800b650 <tcpip_init+0x50>
    LWIP_ASSERT("failed to create lock_tcpip_core", 0);
 800b642:	4b0d      	ldr	r3, [pc, #52]	@ (800b678 <tcpip_init+0x78>)
 800b644:	f240 2265 	movw	r2, #613	@ 0x265
 800b648:	490f      	ldr	r1, [pc, #60]	@ (800b688 <tcpip_init+0x88>)
 800b64a:	480d      	ldr	r0, [pc, #52]	@ (800b680 <tcpip_init+0x80>)
 800b64c:	f00b f926 	bl	801689c <iprintf>
  }
#endif /* LWIP_TCPIP_CORE_LOCKING */

  sys_thread_new(TCPIP_THREAD_NAME, tcpip_thread, NULL, TCPIP_THREAD_STACKSIZE, TCPIP_THREAD_PRIO);
 800b650:	2318      	movs	r3, #24
 800b652:	9300      	str	r3, [sp, #0]
 800b654:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b658:	2200      	movs	r2, #0
 800b65a:	490c      	ldr	r1, [pc, #48]	@ (800b68c <tcpip_init+0x8c>)
 800b65c:	480c      	ldr	r0, [pc, #48]	@ (800b690 <tcpip_init+0x90>)
 800b65e:	f00a fcc7 	bl	8015ff0 <sys_thread_new>
}
 800b662:	bf00      	nop
 800b664:	3708      	adds	r7, #8
 800b666:	46bd      	mov	sp, r7
 800b668:	bd80      	pop	{r7, pc}
 800b66a:	bf00      	nop
 800b66c:	24004ce8 	.word	0x24004ce8
 800b670:	24004cec 	.word	0x24004cec
 800b674:	24004cf0 	.word	0x24004cf0
 800b678:	08017ce8 	.word	0x08017ce8
 800b67c:	08017d70 	.word	0x08017d70
 800b680:	08017d38 	.word	0x08017d38
 800b684:	24004cf4 	.word	0x24004cf4
 800b688:	08017d94 	.word	0x08017d94
 800b68c:	0800b3bd 	.word	0x0800b3bd
 800b690:	08017db8 	.word	0x08017db8

0800b694 <lwip_htons>:
 * @param n u16_t in host byte order
 * @return n in network byte order
 */
u16_t
lwip_htons(u16_t n)
{
 800b694:	b480      	push	{r7}
 800b696:	b083      	sub	sp, #12
 800b698:	af00      	add	r7, sp, #0
 800b69a:	4603      	mov	r3, r0
 800b69c:	80fb      	strh	r3, [r7, #6]
  return PP_HTONS(n);
 800b69e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800b6a2:	021b      	lsls	r3, r3, #8
 800b6a4:	b21a      	sxth	r2, r3
 800b6a6:	88fb      	ldrh	r3, [r7, #6]
 800b6a8:	0a1b      	lsrs	r3, r3, #8
 800b6aa:	b29b      	uxth	r3, r3
 800b6ac:	b21b      	sxth	r3, r3
 800b6ae:	4313      	orrs	r3, r2
 800b6b0:	b21b      	sxth	r3, r3
 800b6b2:	b29b      	uxth	r3, r3
}
 800b6b4:	4618      	mov	r0, r3
 800b6b6:	370c      	adds	r7, #12
 800b6b8:	46bd      	mov	sp, r7
 800b6ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6be:	4770      	bx	lr

0800b6c0 <lwip_htonl>:
 * @param n u32_t in host byte order
 * @return n in network byte order
 */
u32_t
lwip_htonl(u32_t n)
{
 800b6c0:	b480      	push	{r7}
 800b6c2:	b083      	sub	sp, #12
 800b6c4:	af00      	add	r7, sp, #0
 800b6c6:	6078      	str	r0, [r7, #4]
  return PP_HTONL(n);
 800b6c8:	687b      	ldr	r3, [r7, #4]
 800b6ca:	061a      	lsls	r2, r3, #24
 800b6cc:	687b      	ldr	r3, [r7, #4]
 800b6ce:	021b      	lsls	r3, r3, #8
 800b6d0:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800b6d4:	431a      	orrs	r2, r3
 800b6d6:	687b      	ldr	r3, [r7, #4]
 800b6d8:	0a1b      	lsrs	r3, r3, #8
 800b6da:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 800b6de:	431a      	orrs	r2, r3
 800b6e0:	687b      	ldr	r3, [r7, #4]
 800b6e2:	0e1b      	lsrs	r3, r3, #24
 800b6e4:	4313      	orrs	r3, r2
}
 800b6e6:	4618      	mov	r0, r3
 800b6e8:	370c      	adds	r7, #12
 800b6ea:	46bd      	mov	sp, r7
 800b6ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6f0:	4770      	bx	lr

0800b6f2 <lwip_standard_chksum>:
 * @param len length of data to be summed
 * @return host order (!) lwip checksum (non-inverted Internet sum)
 */
u16_t
lwip_standard_chksum(const void *dataptr, int len)
{
 800b6f2:	b480      	push	{r7}
 800b6f4:	b089      	sub	sp, #36	@ 0x24
 800b6f6:	af00      	add	r7, sp, #0
 800b6f8:	6078      	str	r0, [r7, #4]
 800b6fa:	6039      	str	r1, [r7, #0]
  const u8_t *pb = (const u8_t *)dataptr;
 800b6fc:	687b      	ldr	r3, [r7, #4]
 800b6fe:	61fb      	str	r3, [r7, #28]
  const u16_t *ps;
  u16_t t = 0;
 800b700:	2300      	movs	r3, #0
 800b702:	81fb      	strh	r3, [r7, #14]
  u32_t sum = 0;
 800b704:	2300      	movs	r3, #0
 800b706:	617b      	str	r3, [r7, #20]
  int odd = ((mem_ptr_t)pb & 1);
 800b708:	69fb      	ldr	r3, [r7, #28]
 800b70a:	f003 0301 	and.w	r3, r3, #1
 800b70e:	613b      	str	r3, [r7, #16]

  /* Get aligned to u16_t */
  if (odd && len > 0) {
 800b710:	693b      	ldr	r3, [r7, #16]
 800b712:	2b00      	cmp	r3, #0
 800b714:	d00d      	beq.n	800b732 <lwip_standard_chksum+0x40>
 800b716:	683b      	ldr	r3, [r7, #0]
 800b718:	2b00      	cmp	r3, #0
 800b71a:	dd0a      	ble.n	800b732 <lwip_standard_chksum+0x40>
    ((u8_t *)&t)[1] = *pb++;
 800b71c:	69fa      	ldr	r2, [r7, #28]
 800b71e:	1c53      	adds	r3, r2, #1
 800b720:	61fb      	str	r3, [r7, #28]
 800b722:	f107 030e 	add.w	r3, r7, #14
 800b726:	3301      	adds	r3, #1
 800b728:	7812      	ldrb	r2, [r2, #0]
 800b72a:	701a      	strb	r2, [r3, #0]
    len--;
 800b72c:	683b      	ldr	r3, [r7, #0]
 800b72e:	3b01      	subs	r3, #1
 800b730:	603b      	str	r3, [r7, #0]
  }

  /* Add the bulk of the data */
  ps = (const u16_t *)(const void *)pb;
 800b732:	69fb      	ldr	r3, [r7, #28]
 800b734:	61bb      	str	r3, [r7, #24]
  while (len > 1) {
 800b736:	e00a      	b.n	800b74e <lwip_standard_chksum+0x5c>
    sum += *ps++;
 800b738:	69bb      	ldr	r3, [r7, #24]
 800b73a:	1c9a      	adds	r2, r3, #2
 800b73c:	61ba      	str	r2, [r7, #24]
 800b73e:	881b      	ldrh	r3, [r3, #0]
 800b740:	461a      	mov	r2, r3
 800b742:	697b      	ldr	r3, [r7, #20]
 800b744:	4413      	add	r3, r2
 800b746:	617b      	str	r3, [r7, #20]
    len -= 2;
 800b748:	683b      	ldr	r3, [r7, #0]
 800b74a:	3b02      	subs	r3, #2
 800b74c:	603b      	str	r3, [r7, #0]
  while (len > 1) {
 800b74e:	683b      	ldr	r3, [r7, #0]
 800b750:	2b01      	cmp	r3, #1
 800b752:	dcf1      	bgt.n	800b738 <lwip_standard_chksum+0x46>
  }

  /* Consume left-over byte, if any */
  if (len > 0) {
 800b754:	683b      	ldr	r3, [r7, #0]
 800b756:	2b00      	cmp	r3, #0
 800b758:	dd04      	ble.n	800b764 <lwip_standard_chksum+0x72>
    ((u8_t *)&t)[0] = *(const u8_t *)ps;
 800b75a:	f107 030e 	add.w	r3, r7, #14
 800b75e:	69ba      	ldr	r2, [r7, #24]
 800b760:	7812      	ldrb	r2, [r2, #0]
 800b762:	701a      	strb	r2, [r3, #0]
  }

  /* Add end bytes */
  sum += t;
 800b764:	89fb      	ldrh	r3, [r7, #14]
 800b766:	461a      	mov	r2, r3
 800b768:	697b      	ldr	r3, [r7, #20]
 800b76a:	4413      	add	r3, r2
 800b76c:	617b      	str	r3, [r7, #20]

  /* Fold 32-bit sum to 16 bits
     calling this twice is probably faster than if statements... */
  sum = FOLD_U32T(sum);
 800b76e:	697b      	ldr	r3, [r7, #20]
 800b770:	0c1a      	lsrs	r2, r3, #16
 800b772:	697b      	ldr	r3, [r7, #20]
 800b774:	b29b      	uxth	r3, r3
 800b776:	4413      	add	r3, r2
 800b778:	617b      	str	r3, [r7, #20]
  sum = FOLD_U32T(sum);
 800b77a:	697b      	ldr	r3, [r7, #20]
 800b77c:	0c1a      	lsrs	r2, r3, #16
 800b77e:	697b      	ldr	r3, [r7, #20]
 800b780:	b29b      	uxth	r3, r3
 800b782:	4413      	add	r3, r2
 800b784:	617b      	str	r3, [r7, #20]

  /* Swap if alignment was odd */
  if (odd) {
 800b786:	693b      	ldr	r3, [r7, #16]
 800b788:	2b00      	cmp	r3, #0
 800b78a:	d007      	beq.n	800b79c <lwip_standard_chksum+0xaa>
    sum = SWAP_BYTES_IN_WORD(sum);
 800b78c:	697b      	ldr	r3, [r7, #20]
 800b78e:	021b      	lsls	r3, r3, #8
 800b790:	b29a      	uxth	r2, r3
 800b792:	697b      	ldr	r3, [r7, #20]
 800b794:	0a1b      	lsrs	r3, r3, #8
 800b796:	b2db      	uxtb	r3, r3
 800b798:	4313      	orrs	r3, r2
 800b79a:	617b      	str	r3, [r7, #20]
  }

  return (u16_t)sum;
 800b79c:	697b      	ldr	r3, [r7, #20]
 800b79e:	b29b      	uxth	r3, r3
}
 800b7a0:	4618      	mov	r0, r3
 800b7a2:	3724      	adds	r7, #36	@ 0x24
 800b7a4:	46bd      	mov	sp, r7
 800b7a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7aa:	4770      	bx	lr

0800b7ac <inet_chksum>:
 * @return checksum (as u16_t) to be saved directly in the protocol header
 */

u16_t
inet_chksum(const void *dataptr, u16_t len)
{
 800b7ac:	b580      	push	{r7, lr}
 800b7ae:	b082      	sub	sp, #8
 800b7b0:	af00      	add	r7, sp, #0
 800b7b2:	6078      	str	r0, [r7, #4]
 800b7b4:	460b      	mov	r3, r1
 800b7b6:	807b      	strh	r3, [r7, #2]
  return (u16_t)~(unsigned int)LWIP_CHKSUM(dataptr, len);
 800b7b8:	887b      	ldrh	r3, [r7, #2]
 800b7ba:	4619      	mov	r1, r3
 800b7bc:	6878      	ldr	r0, [r7, #4]
 800b7be:	f7ff ff98 	bl	800b6f2 <lwip_standard_chksum>
 800b7c2:	4603      	mov	r3, r0
 800b7c4:	43db      	mvns	r3, r3
 800b7c6:	b29b      	uxth	r3, r3
}
 800b7c8:	4618      	mov	r0, r3
 800b7ca:	3708      	adds	r7, #8
 800b7cc:	46bd      	mov	sp, r7
 800b7ce:	bd80      	pop	{r7, pc}

0800b7d0 <inet_chksum_pbuf>:
 * @param p pbuf chain over that the checksum should be calculated
 * @return checksum (as u16_t) to be saved directly in the protocol header
 */
u16_t
inet_chksum_pbuf(struct pbuf *p)
{
 800b7d0:	b580      	push	{r7, lr}
 800b7d2:	b086      	sub	sp, #24
 800b7d4:	af00      	add	r7, sp, #0
 800b7d6:	6078      	str	r0, [r7, #4]
  u32_t acc;
  struct pbuf *q;
  int swapped = 0;
 800b7d8:	2300      	movs	r3, #0
 800b7da:	60fb      	str	r3, [r7, #12]

  acc = 0;
 800b7dc:	2300      	movs	r3, #0
 800b7de:	617b      	str	r3, [r7, #20]
  for (q = p; q != NULL; q = q->next) {
 800b7e0:	687b      	ldr	r3, [r7, #4]
 800b7e2:	613b      	str	r3, [r7, #16]
 800b7e4:	e02b      	b.n	800b83e <inet_chksum_pbuf+0x6e>
    acc += LWIP_CHKSUM(q->payload, q->len);
 800b7e6:	693b      	ldr	r3, [r7, #16]
 800b7e8:	685a      	ldr	r2, [r3, #4]
 800b7ea:	693b      	ldr	r3, [r7, #16]
 800b7ec:	895b      	ldrh	r3, [r3, #10]
 800b7ee:	4619      	mov	r1, r3
 800b7f0:	4610      	mov	r0, r2
 800b7f2:	f7ff ff7e 	bl	800b6f2 <lwip_standard_chksum>
 800b7f6:	4603      	mov	r3, r0
 800b7f8:	461a      	mov	r2, r3
 800b7fa:	697b      	ldr	r3, [r7, #20]
 800b7fc:	4413      	add	r3, r2
 800b7fe:	617b      	str	r3, [r7, #20]
    acc = FOLD_U32T(acc);
 800b800:	697b      	ldr	r3, [r7, #20]
 800b802:	0c1a      	lsrs	r2, r3, #16
 800b804:	697b      	ldr	r3, [r7, #20]
 800b806:	b29b      	uxth	r3, r3
 800b808:	4413      	add	r3, r2
 800b80a:	617b      	str	r3, [r7, #20]
    if (q->len % 2 != 0) {
 800b80c:	693b      	ldr	r3, [r7, #16]
 800b80e:	895b      	ldrh	r3, [r3, #10]
 800b810:	f003 0301 	and.w	r3, r3, #1
 800b814:	b29b      	uxth	r3, r3
 800b816:	2b00      	cmp	r3, #0
 800b818:	d00e      	beq.n	800b838 <inet_chksum_pbuf+0x68>
      swapped = !swapped;
 800b81a:	68fb      	ldr	r3, [r7, #12]
 800b81c:	2b00      	cmp	r3, #0
 800b81e:	bf0c      	ite	eq
 800b820:	2301      	moveq	r3, #1
 800b822:	2300      	movne	r3, #0
 800b824:	b2db      	uxtb	r3, r3
 800b826:	60fb      	str	r3, [r7, #12]
      acc = SWAP_BYTES_IN_WORD(acc);
 800b828:	697b      	ldr	r3, [r7, #20]
 800b82a:	021b      	lsls	r3, r3, #8
 800b82c:	b29a      	uxth	r2, r3
 800b82e:	697b      	ldr	r3, [r7, #20]
 800b830:	0a1b      	lsrs	r3, r3, #8
 800b832:	b2db      	uxtb	r3, r3
 800b834:	4313      	orrs	r3, r2
 800b836:	617b      	str	r3, [r7, #20]
  for (q = p; q != NULL; q = q->next) {
 800b838:	693b      	ldr	r3, [r7, #16]
 800b83a:	681b      	ldr	r3, [r3, #0]
 800b83c:	613b      	str	r3, [r7, #16]
 800b83e:	693b      	ldr	r3, [r7, #16]
 800b840:	2b00      	cmp	r3, #0
 800b842:	d1d0      	bne.n	800b7e6 <inet_chksum_pbuf+0x16>
    }
  }

  if (swapped) {
 800b844:	68fb      	ldr	r3, [r7, #12]
 800b846:	2b00      	cmp	r3, #0
 800b848:	d007      	beq.n	800b85a <inet_chksum_pbuf+0x8a>
    acc = SWAP_BYTES_IN_WORD(acc);
 800b84a:	697b      	ldr	r3, [r7, #20]
 800b84c:	021b      	lsls	r3, r3, #8
 800b84e:	b29a      	uxth	r2, r3
 800b850:	697b      	ldr	r3, [r7, #20]
 800b852:	0a1b      	lsrs	r3, r3, #8
 800b854:	b2db      	uxtb	r3, r3
 800b856:	4313      	orrs	r3, r2
 800b858:	617b      	str	r3, [r7, #20]
  }
  return (u16_t)~(acc & 0xffffUL);
 800b85a:	697b      	ldr	r3, [r7, #20]
 800b85c:	b29b      	uxth	r3, r3
 800b85e:	43db      	mvns	r3, r3
 800b860:	b29b      	uxth	r3, r3
}
 800b862:	4618      	mov	r0, r3
 800b864:	3718      	adds	r7, #24
 800b866:	46bd      	mov	sp, r7
 800b868:	bd80      	pop	{r7, pc}

0800b86a <lwip_init>:
 * Initialize all modules.
 * Use this in NO_SYS mode. Use tcpip_init() otherwise.
 */
void
lwip_init(void)
{
 800b86a:	b580      	push	{r7, lr}
 800b86c:	b082      	sub	sp, #8
 800b86e:	af00      	add	r7, sp, #0
#ifndef LWIP_SKIP_CONST_CHECK
  int a = 0;
 800b870:	2300      	movs	r3, #0
 800b872:	607b      	str	r3, [r7, #4]
#endif

  /* Modules initialization */
  stats_init();
#if !NO_SYS
  sys_init();
 800b874:	f00a fb7e 	bl	8015f74 <sys_init>
#endif /* !NO_SYS */
  mem_init();
 800b878:	f000 f8d2 	bl	800ba20 <mem_init>
  memp_init();
 800b87c:	f000 fc1a 	bl	800c0b4 <memp_init>
  pbuf_init();
  netif_init();
 800b880:	f000 fd26 	bl	800c2d0 <netif_init>
#endif /* LWIP_IPV4 */
#if LWIP_RAW
  raw_init();
#endif /* LWIP_RAW */
#if LWIP_UDP
  udp_init();
 800b884:	f007 f9ca 	bl	8012c1c <udp_init>
#endif /* LWIP_UDP */
#if LWIP_TCP
  tcp_init();
 800b888:	f001 fee2 	bl	800d650 <tcp_init>
#if PPP_SUPPORT
  ppp_init();
#endif

#if LWIP_TIMERS
  sys_timeouts_init();
 800b88c:	f007 f906 	bl	8012a9c <sys_timeouts_init>
#endif /* LWIP_TIMERS */
}
 800b890:	bf00      	nop
 800b892:	3708      	adds	r7, #8
 800b894:	46bd      	mov	sp, r7
 800b896:	bd80      	pop	{r7, pc}

0800b898 <ptr_to_mem>:
#define mem_overflow_check_element(mem)
#endif /* MEM_OVERFLOW_CHECK */

static struct mem *
ptr_to_mem(mem_size_t ptr)
{
 800b898:	b480      	push	{r7}
 800b89a:	b083      	sub	sp, #12
 800b89c:	af00      	add	r7, sp, #0
 800b89e:	6078      	str	r0, [r7, #4]
  return (struct mem *)(void *)&ram[ptr];
 800b8a0:	4b04      	ldr	r3, [pc, #16]	@ (800b8b4 <ptr_to_mem+0x1c>)
 800b8a2:	681a      	ldr	r2, [r3, #0]
 800b8a4:	687b      	ldr	r3, [r7, #4]
 800b8a6:	4413      	add	r3, r2
}
 800b8a8:	4618      	mov	r0, r3
 800b8aa:	370c      	adds	r7, #12
 800b8ac:	46bd      	mov	sp, r7
 800b8ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8b2:	4770      	bx	lr
 800b8b4:	24004d10 	.word	0x24004d10

0800b8b8 <mem_to_ptr>:

static mem_size_t
mem_to_ptr(void *mem)
{
 800b8b8:	b480      	push	{r7}
 800b8ba:	b083      	sub	sp, #12
 800b8bc:	af00      	add	r7, sp, #0
 800b8be:	6078      	str	r0, [r7, #4]
  return (mem_size_t)((u8_t *)mem - ram);
 800b8c0:	4b04      	ldr	r3, [pc, #16]	@ (800b8d4 <mem_to_ptr+0x1c>)
 800b8c2:	681b      	ldr	r3, [r3, #0]
 800b8c4:	687a      	ldr	r2, [r7, #4]
 800b8c6:	1ad3      	subs	r3, r2, r3
}
 800b8c8:	4618      	mov	r0, r3
 800b8ca:	370c      	adds	r7, #12
 800b8cc:	46bd      	mov	sp, r7
 800b8ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8d2:	4770      	bx	lr
 800b8d4:	24004d10 	.word	0x24004d10

0800b8d8 <plug_holes>:
 * This assumes access to the heap is protected by the calling function
 * already.
 */
static void
plug_holes(struct mem *mem)
{
 800b8d8:	b590      	push	{r4, r7, lr}
 800b8da:	b085      	sub	sp, #20
 800b8dc:	af00      	add	r7, sp, #0
 800b8de:	6078      	str	r0, [r7, #4]
  struct mem *nmem;
  struct mem *pmem;

  LWIP_ASSERT("plug_holes: mem >= ram", (u8_t *)mem >= ram);
 800b8e0:	4b45      	ldr	r3, [pc, #276]	@ (800b9f8 <plug_holes+0x120>)
 800b8e2:	681b      	ldr	r3, [r3, #0]
 800b8e4:	687a      	ldr	r2, [r7, #4]
 800b8e6:	429a      	cmp	r2, r3
 800b8e8:	d206      	bcs.n	800b8f8 <plug_holes+0x20>
 800b8ea:	4b44      	ldr	r3, [pc, #272]	@ (800b9fc <plug_holes+0x124>)
 800b8ec:	f240 12df 	movw	r2, #479	@ 0x1df
 800b8f0:	4943      	ldr	r1, [pc, #268]	@ (800ba00 <plug_holes+0x128>)
 800b8f2:	4844      	ldr	r0, [pc, #272]	@ (800ba04 <plug_holes+0x12c>)
 800b8f4:	f00a ffd2 	bl	801689c <iprintf>
  LWIP_ASSERT("plug_holes: mem < ram_end", (u8_t *)mem < (u8_t *)ram_end);
 800b8f8:	4b43      	ldr	r3, [pc, #268]	@ (800ba08 <plug_holes+0x130>)
 800b8fa:	681b      	ldr	r3, [r3, #0]
 800b8fc:	687a      	ldr	r2, [r7, #4]
 800b8fe:	429a      	cmp	r2, r3
 800b900:	d306      	bcc.n	800b910 <plug_holes+0x38>
 800b902:	4b3e      	ldr	r3, [pc, #248]	@ (800b9fc <plug_holes+0x124>)
 800b904:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 800b908:	4940      	ldr	r1, [pc, #256]	@ (800ba0c <plug_holes+0x134>)
 800b90a:	483e      	ldr	r0, [pc, #248]	@ (800ba04 <plug_holes+0x12c>)
 800b90c:	f00a ffc6 	bl	801689c <iprintf>
  LWIP_ASSERT("plug_holes: mem->used == 0", mem->used == 0);
 800b910:	687b      	ldr	r3, [r7, #4]
 800b912:	7a1b      	ldrb	r3, [r3, #8]
 800b914:	2b00      	cmp	r3, #0
 800b916:	d006      	beq.n	800b926 <plug_holes+0x4e>
 800b918:	4b38      	ldr	r3, [pc, #224]	@ (800b9fc <plug_holes+0x124>)
 800b91a:	f240 12e1 	movw	r2, #481	@ 0x1e1
 800b91e:	493c      	ldr	r1, [pc, #240]	@ (800ba10 <plug_holes+0x138>)
 800b920:	4838      	ldr	r0, [pc, #224]	@ (800ba04 <plug_holes+0x12c>)
 800b922:	f00a ffbb 	bl	801689c <iprintf>

  /* plug hole forward */
  LWIP_ASSERT("plug_holes: mem->next <= MEM_SIZE_ALIGNED", mem->next <= MEM_SIZE_ALIGNED);
 800b926:	687b      	ldr	r3, [r7, #4]
 800b928:	681b      	ldr	r3, [r3, #0]
 800b92a:	4a3a      	ldr	r2, [pc, #232]	@ (800ba14 <plug_holes+0x13c>)
 800b92c:	4293      	cmp	r3, r2
 800b92e:	d906      	bls.n	800b93e <plug_holes+0x66>
 800b930:	4b32      	ldr	r3, [pc, #200]	@ (800b9fc <plug_holes+0x124>)
 800b932:	f44f 72f2 	mov.w	r2, #484	@ 0x1e4
 800b936:	4938      	ldr	r1, [pc, #224]	@ (800ba18 <plug_holes+0x140>)
 800b938:	4832      	ldr	r0, [pc, #200]	@ (800ba04 <plug_holes+0x12c>)
 800b93a:	f00a ffaf 	bl	801689c <iprintf>

  nmem = ptr_to_mem(mem->next);
 800b93e:	687b      	ldr	r3, [r7, #4]
 800b940:	681b      	ldr	r3, [r3, #0]
 800b942:	4618      	mov	r0, r3
 800b944:	f7ff ffa8 	bl	800b898 <ptr_to_mem>
 800b948:	60f8      	str	r0, [r7, #12]
  if (mem != nmem && nmem->used == 0 && (u8_t *)nmem != (u8_t *)ram_end) {
 800b94a:	687a      	ldr	r2, [r7, #4]
 800b94c:	68fb      	ldr	r3, [r7, #12]
 800b94e:	429a      	cmp	r2, r3
 800b950:	d024      	beq.n	800b99c <plug_holes+0xc4>
 800b952:	68fb      	ldr	r3, [r7, #12]
 800b954:	7a1b      	ldrb	r3, [r3, #8]
 800b956:	2b00      	cmp	r3, #0
 800b958:	d120      	bne.n	800b99c <plug_holes+0xc4>
 800b95a:	4b2b      	ldr	r3, [pc, #172]	@ (800ba08 <plug_holes+0x130>)
 800b95c:	681b      	ldr	r3, [r3, #0]
 800b95e:	68fa      	ldr	r2, [r7, #12]
 800b960:	429a      	cmp	r2, r3
 800b962:	d01b      	beq.n	800b99c <plug_holes+0xc4>
    /* if mem->next is unused and not end of ram, combine mem and mem->next */
    if (lfree == nmem) {
 800b964:	4b2d      	ldr	r3, [pc, #180]	@ (800ba1c <plug_holes+0x144>)
 800b966:	681b      	ldr	r3, [r3, #0]
 800b968:	68fa      	ldr	r2, [r7, #12]
 800b96a:	429a      	cmp	r2, r3
 800b96c:	d102      	bne.n	800b974 <plug_holes+0x9c>
      lfree = mem;
 800b96e:	4a2b      	ldr	r2, [pc, #172]	@ (800ba1c <plug_holes+0x144>)
 800b970:	687b      	ldr	r3, [r7, #4]
 800b972:	6013      	str	r3, [r2, #0]
    }
    mem->next = nmem->next;
 800b974:	68fb      	ldr	r3, [r7, #12]
 800b976:	681a      	ldr	r2, [r3, #0]
 800b978:	687b      	ldr	r3, [r7, #4]
 800b97a:	601a      	str	r2, [r3, #0]
    if (nmem->next != MEM_SIZE_ALIGNED) {
 800b97c:	68fb      	ldr	r3, [r7, #12]
 800b97e:	681b      	ldr	r3, [r3, #0]
 800b980:	4a24      	ldr	r2, [pc, #144]	@ (800ba14 <plug_holes+0x13c>)
 800b982:	4293      	cmp	r3, r2
 800b984:	d00a      	beq.n	800b99c <plug_holes+0xc4>
      ptr_to_mem(nmem->next)->prev = mem_to_ptr(mem);
 800b986:	68fb      	ldr	r3, [r7, #12]
 800b988:	681b      	ldr	r3, [r3, #0]
 800b98a:	4618      	mov	r0, r3
 800b98c:	f7ff ff84 	bl	800b898 <ptr_to_mem>
 800b990:	4604      	mov	r4, r0
 800b992:	6878      	ldr	r0, [r7, #4]
 800b994:	f7ff ff90 	bl	800b8b8 <mem_to_ptr>
 800b998:	4603      	mov	r3, r0
 800b99a:	6063      	str	r3, [r4, #4]
    }
  }

  /* plug hole backward */
  pmem = ptr_to_mem(mem->prev);
 800b99c:	687b      	ldr	r3, [r7, #4]
 800b99e:	685b      	ldr	r3, [r3, #4]
 800b9a0:	4618      	mov	r0, r3
 800b9a2:	f7ff ff79 	bl	800b898 <ptr_to_mem>
 800b9a6:	60b8      	str	r0, [r7, #8]
  if (pmem != mem && pmem->used == 0) {
 800b9a8:	68ba      	ldr	r2, [r7, #8]
 800b9aa:	687b      	ldr	r3, [r7, #4]
 800b9ac:	429a      	cmp	r2, r3
 800b9ae:	d01f      	beq.n	800b9f0 <plug_holes+0x118>
 800b9b0:	68bb      	ldr	r3, [r7, #8]
 800b9b2:	7a1b      	ldrb	r3, [r3, #8]
 800b9b4:	2b00      	cmp	r3, #0
 800b9b6:	d11b      	bne.n	800b9f0 <plug_holes+0x118>
    /* if mem->prev is unused, combine mem and mem->prev */
    if (lfree == mem) {
 800b9b8:	4b18      	ldr	r3, [pc, #96]	@ (800ba1c <plug_holes+0x144>)
 800b9ba:	681b      	ldr	r3, [r3, #0]
 800b9bc:	687a      	ldr	r2, [r7, #4]
 800b9be:	429a      	cmp	r2, r3
 800b9c0:	d102      	bne.n	800b9c8 <plug_holes+0xf0>
      lfree = pmem;
 800b9c2:	4a16      	ldr	r2, [pc, #88]	@ (800ba1c <plug_holes+0x144>)
 800b9c4:	68bb      	ldr	r3, [r7, #8]
 800b9c6:	6013      	str	r3, [r2, #0]
    }
    pmem->next = mem->next;
 800b9c8:	687b      	ldr	r3, [r7, #4]
 800b9ca:	681a      	ldr	r2, [r3, #0]
 800b9cc:	68bb      	ldr	r3, [r7, #8]
 800b9ce:	601a      	str	r2, [r3, #0]
    if (mem->next != MEM_SIZE_ALIGNED) {
 800b9d0:	687b      	ldr	r3, [r7, #4]
 800b9d2:	681b      	ldr	r3, [r3, #0]
 800b9d4:	4a0f      	ldr	r2, [pc, #60]	@ (800ba14 <plug_holes+0x13c>)
 800b9d6:	4293      	cmp	r3, r2
 800b9d8:	d00a      	beq.n	800b9f0 <plug_holes+0x118>
      ptr_to_mem(mem->next)->prev = mem_to_ptr(pmem);
 800b9da:	687b      	ldr	r3, [r7, #4]
 800b9dc:	681b      	ldr	r3, [r3, #0]
 800b9de:	4618      	mov	r0, r3
 800b9e0:	f7ff ff5a 	bl	800b898 <ptr_to_mem>
 800b9e4:	4604      	mov	r4, r0
 800b9e6:	68b8      	ldr	r0, [r7, #8]
 800b9e8:	f7ff ff66 	bl	800b8b8 <mem_to_ptr>
 800b9ec:	4603      	mov	r3, r0
 800b9ee:	6063      	str	r3, [r4, #4]
    }
  }
}
 800b9f0:	bf00      	nop
 800b9f2:	3714      	adds	r7, #20
 800b9f4:	46bd      	mov	sp, r7
 800b9f6:	bd90      	pop	{r4, r7, pc}
 800b9f8:	24004d10 	.word	0x24004d10
 800b9fc:	08017dc8 	.word	0x08017dc8
 800ba00:	08017df8 	.word	0x08017df8
 800ba04:	08017e10 	.word	0x08017e10
 800ba08:	24004d14 	.word	0x24004d14
 800ba0c:	08017e38 	.word	0x08017e38
 800ba10:	08017e54 	.word	0x08017e54
 800ba14:	0001ffe8 	.word	0x0001ffe8
 800ba18:	08017e70 	.word	0x08017e70
 800ba1c:	24004d1c 	.word	0x24004d1c

0800ba20 <mem_init>:
/**
 * Zero the heap and initialize start, end and lowest-free
 */
void
mem_init(void)
{
 800ba20:	b580      	push	{r7, lr}
 800ba22:	b082      	sub	sp, #8
 800ba24:	af00      	add	r7, sp, #0

  LWIP_ASSERT("Sanity check alignment",
              (SIZEOF_STRUCT_MEM & (MEM_ALIGNMENT - 1)) == 0);

  /* align the heap */
  ram = (u8_t *)LWIP_MEM_ALIGN(LWIP_RAM_HEAP_POINTER);
 800ba26:	4b1b      	ldr	r3, [pc, #108]	@ (800ba94 <mem_init+0x74>)
 800ba28:	4a1b      	ldr	r2, [pc, #108]	@ (800ba98 <mem_init+0x78>)
 800ba2a:	601a      	str	r2, [r3, #0]
  /* initialize the start of the heap */
  mem = (struct mem *)(void *)ram;
 800ba2c:	4b19      	ldr	r3, [pc, #100]	@ (800ba94 <mem_init+0x74>)
 800ba2e:	681b      	ldr	r3, [r3, #0]
 800ba30:	607b      	str	r3, [r7, #4]
  mem->next = MEM_SIZE_ALIGNED;
 800ba32:	687b      	ldr	r3, [r7, #4]
 800ba34:	4a19      	ldr	r2, [pc, #100]	@ (800ba9c <mem_init+0x7c>)
 800ba36:	601a      	str	r2, [r3, #0]
  mem->prev = 0;
 800ba38:	687b      	ldr	r3, [r7, #4]
 800ba3a:	2200      	movs	r2, #0
 800ba3c:	605a      	str	r2, [r3, #4]
  mem->used = 0;
 800ba3e:	687b      	ldr	r3, [r7, #4]
 800ba40:	2200      	movs	r2, #0
 800ba42:	721a      	strb	r2, [r3, #8]
  /* initialize the end of the heap */
  ram_end = ptr_to_mem(MEM_SIZE_ALIGNED);
 800ba44:	4815      	ldr	r0, [pc, #84]	@ (800ba9c <mem_init+0x7c>)
 800ba46:	f7ff ff27 	bl	800b898 <ptr_to_mem>
 800ba4a:	4603      	mov	r3, r0
 800ba4c:	4a14      	ldr	r2, [pc, #80]	@ (800baa0 <mem_init+0x80>)
 800ba4e:	6013      	str	r3, [r2, #0]
  ram_end->used = 1;
 800ba50:	4b13      	ldr	r3, [pc, #76]	@ (800baa0 <mem_init+0x80>)
 800ba52:	681b      	ldr	r3, [r3, #0]
 800ba54:	2201      	movs	r2, #1
 800ba56:	721a      	strb	r2, [r3, #8]
  ram_end->next = MEM_SIZE_ALIGNED;
 800ba58:	4b11      	ldr	r3, [pc, #68]	@ (800baa0 <mem_init+0x80>)
 800ba5a:	681b      	ldr	r3, [r3, #0]
 800ba5c:	4a0f      	ldr	r2, [pc, #60]	@ (800ba9c <mem_init+0x7c>)
 800ba5e:	601a      	str	r2, [r3, #0]
  ram_end->prev = MEM_SIZE_ALIGNED;
 800ba60:	4b0f      	ldr	r3, [pc, #60]	@ (800baa0 <mem_init+0x80>)
 800ba62:	681b      	ldr	r3, [r3, #0]
 800ba64:	4a0d      	ldr	r2, [pc, #52]	@ (800ba9c <mem_init+0x7c>)
 800ba66:	605a      	str	r2, [r3, #4]
  MEM_SANITY();

  /* initialize the lowest-free pointer to the start of the heap */
  lfree = (struct mem *)(void *)ram;
 800ba68:	4b0a      	ldr	r3, [pc, #40]	@ (800ba94 <mem_init+0x74>)
 800ba6a:	681b      	ldr	r3, [r3, #0]
 800ba6c:	4a0d      	ldr	r2, [pc, #52]	@ (800baa4 <mem_init+0x84>)
 800ba6e:	6013      	str	r3, [r2, #0]

  MEM_STATS_AVAIL(avail, MEM_SIZE_ALIGNED);

  if (sys_mutex_new(&mem_mutex) != ERR_OK) {
 800ba70:	480d      	ldr	r0, [pc, #52]	@ (800baa8 <mem_init+0x88>)
 800ba72:	f00a fa8b 	bl	8015f8c <sys_mutex_new>
 800ba76:	4603      	mov	r3, r0
 800ba78:	2b00      	cmp	r3, #0
 800ba7a:	d006      	beq.n	800ba8a <mem_init+0x6a>
    LWIP_ASSERT("failed to create mem_mutex", 0);
 800ba7c:	4b0b      	ldr	r3, [pc, #44]	@ (800baac <mem_init+0x8c>)
 800ba7e:	f240 221f 	movw	r2, #543	@ 0x21f
 800ba82:	490b      	ldr	r1, [pc, #44]	@ (800bab0 <mem_init+0x90>)
 800ba84:	480b      	ldr	r0, [pc, #44]	@ (800bab4 <mem_init+0x94>)
 800ba86:	f00a ff09 	bl	801689c <iprintf>
  }
}
 800ba8a:	bf00      	nop
 800ba8c:	3708      	adds	r7, #8
 800ba8e:	46bd      	mov	sp, r7
 800ba90:	bd80      	pop	{r7, pc}
 800ba92:	bf00      	nop
 800ba94:	24004d10 	.word	0x24004d10
 800ba98:	30020000 	.word	0x30020000
 800ba9c:	0001ffe8 	.word	0x0001ffe8
 800baa0:	24004d14 	.word	0x24004d14
 800baa4:	24004d1c 	.word	0x24004d1c
 800baa8:	24004d18 	.word	0x24004d18
 800baac:	08017dc8 	.word	0x08017dc8
 800bab0:	08017e9c 	.word	0x08017e9c
 800bab4:	08017e10 	.word	0x08017e10

0800bab8 <mem_link_valid>:
/* Check if a struct mem is correctly linked.
 * If not, double-free is a possible reason.
 */
static int
mem_link_valid(struct mem *mem)
{
 800bab8:	b580      	push	{r7, lr}
 800baba:	b086      	sub	sp, #24
 800babc:	af00      	add	r7, sp, #0
 800babe:	6078      	str	r0, [r7, #4]
  struct mem *nmem, *pmem;
  mem_size_t rmem_idx;
  rmem_idx = mem_to_ptr(mem);
 800bac0:	6878      	ldr	r0, [r7, #4]
 800bac2:	f7ff fef9 	bl	800b8b8 <mem_to_ptr>
 800bac6:	6178      	str	r0, [r7, #20]
  nmem = ptr_to_mem(mem->next);
 800bac8:	687b      	ldr	r3, [r7, #4]
 800baca:	681b      	ldr	r3, [r3, #0]
 800bacc:	4618      	mov	r0, r3
 800bace:	f7ff fee3 	bl	800b898 <ptr_to_mem>
 800bad2:	6138      	str	r0, [r7, #16]
  pmem = ptr_to_mem(mem->prev);
 800bad4:	687b      	ldr	r3, [r7, #4]
 800bad6:	685b      	ldr	r3, [r3, #4]
 800bad8:	4618      	mov	r0, r3
 800bada:	f7ff fedd 	bl	800b898 <ptr_to_mem>
 800bade:	60f8      	str	r0, [r7, #12]
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 800bae0:	687b      	ldr	r3, [r7, #4]
 800bae2:	681b      	ldr	r3, [r3, #0]
 800bae4:	4a11      	ldr	r2, [pc, #68]	@ (800bb2c <mem_link_valid+0x74>)
 800bae6:	4293      	cmp	r3, r2
 800bae8:	d818      	bhi.n	800bb1c <mem_link_valid+0x64>
 800baea:	687b      	ldr	r3, [r7, #4]
 800baec:	685b      	ldr	r3, [r3, #4]
 800baee:	4a0f      	ldr	r2, [pc, #60]	@ (800bb2c <mem_link_valid+0x74>)
 800baf0:	4293      	cmp	r3, r2
 800baf2:	d813      	bhi.n	800bb1c <mem_link_valid+0x64>
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 800baf4:	687b      	ldr	r3, [r7, #4]
 800baf6:	685b      	ldr	r3, [r3, #4]
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 800baf8:	697a      	ldr	r2, [r7, #20]
 800bafa:	429a      	cmp	r2, r3
 800bafc:	d004      	beq.n	800bb08 <mem_link_valid+0x50>
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 800bafe:	68fb      	ldr	r3, [r7, #12]
 800bb00:	681b      	ldr	r3, [r3, #0]
 800bb02:	697a      	ldr	r2, [r7, #20]
 800bb04:	429a      	cmp	r2, r3
 800bb06:	d109      	bne.n	800bb1c <mem_link_valid+0x64>
      ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
 800bb08:	4b09      	ldr	r3, [pc, #36]	@ (800bb30 <mem_link_valid+0x78>)
 800bb0a:	681b      	ldr	r3, [r3, #0]
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 800bb0c:	693a      	ldr	r2, [r7, #16]
 800bb0e:	429a      	cmp	r2, r3
 800bb10:	d006      	beq.n	800bb20 <mem_link_valid+0x68>
      ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
 800bb12:	693b      	ldr	r3, [r7, #16]
 800bb14:	685b      	ldr	r3, [r3, #4]
 800bb16:	697a      	ldr	r2, [r7, #20]
 800bb18:	429a      	cmp	r2, r3
 800bb1a:	d001      	beq.n	800bb20 <mem_link_valid+0x68>
    return 0;
 800bb1c:	2300      	movs	r3, #0
 800bb1e:	e000      	b.n	800bb22 <mem_link_valid+0x6a>
  }
  return 1;
 800bb20:	2301      	movs	r3, #1
}
 800bb22:	4618      	mov	r0, r3
 800bb24:	3718      	adds	r7, #24
 800bb26:	46bd      	mov	sp, r7
 800bb28:	bd80      	pop	{r7, pc}
 800bb2a:	bf00      	nop
 800bb2c:	0001ffe8 	.word	0x0001ffe8
 800bb30:	24004d14 	.word	0x24004d14

0800bb34 <mem_free>:
 * @param rmem is the data portion of a struct mem as returned by a previous
 *             call to mem_malloc()
 */
void
mem_free(void *rmem)
{
 800bb34:	b580      	push	{r7, lr}
 800bb36:	b088      	sub	sp, #32
 800bb38:	af00      	add	r7, sp, #0
 800bb3a:	6078      	str	r0, [r7, #4]
  struct mem *mem;
  LWIP_MEM_FREE_DECL_PROTECT();

  if (rmem == NULL) {
 800bb3c:	687b      	ldr	r3, [r7, #4]
 800bb3e:	2b00      	cmp	r3, #0
 800bb40:	d070      	beq.n	800bc24 <mem_free+0xf0>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("mem_free(p == NULL) was called.\n"));
    return;
  }
  if ((((mem_ptr_t)rmem) & (MEM_ALIGNMENT - 1)) != 0) {
 800bb42:	687b      	ldr	r3, [r7, #4]
 800bb44:	f003 0303 	and.w	r3, r3, #3
 800bb48:	2b00      	cmp	r3, #0
 800bb4a:	d00d      	beq.n	800bb68 <mem_free+0x34>
    LWIP_MEM_ILLEGAL_FREE("mem_free: sanity check alignment");
 800bb4c:	4b37      	ldr	r3, [pc, #220]	@ (800bc2c <mem_free+0xf8>)
 800bb4e:	f240 2273 	movw	r2, #627	@ 0x273
 800bb52:	4937      	ldr	r1, [pc, #220]	@ (800bc30 <mem_free+0xfc>)
 800bb54:	4837      	ldr	r0, [pc, #220]	@ (800bc34 <mem_free+0x100>)
 800bb56:	f00a fea1 	bl	801689c <iprintf>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: sanity check alignment\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 800bb5a:	f00a fa69 	bl	8016030 <sys_arch_protect>
 800bb5e:	60f8      	str	r0, [r7, #12]
 800bb60:	68f8      	ldr	r0, [r7, #12]
 800bb62:	f00a fa73 	bl	801604c <sys_arch_unprotect>
    return;
 800bb66:	e05e      	b.n	800bc26 <mem_free+0xf2>
  }

  /* Get the corresponding struct mem: */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));
 800bb68:	687b      	ldr	r3, [r7, #4]
 800bb6a:	3b0c      	subs	r3, #12
 800bb6c:	61fb      	str	r3, [r7, #28]

  if ((u8_t *)mem < ram || (u8_t *)rmem + MIN_SIZE_ALIGNED > (u8_t *)ram_end) {
 800bb6e:	4b32      	ldr	r3, [pc, #200]	@ (800bc38 <mem_free+0x104>)
 800bb70:	681b      	ldr	r3, [r3, #0]
 800bb72:	69fa      	ldr	r2, [r7, #28]
 800bb74:	429a      	cmp	r2, r3
 800bb76:	d306      	bcc.n	800bb86 <mem_free+0x52>
 800bb78:	687b      	ldr	r3, [r7, #4]
 800bb7a:	f103 020c 	add.w	r2, r3, #12
 800bb7e:	4b2f      	ldr	r3, [pc, #188]	@ (800bc3c <mem_free+0x108>)
 800bb80:	681b      	ldr	r3, [r3, #0]
 800bb82:	429a      	cmp	r2, r3
 800bb84:	d90d      	bls.n	800bba2 <mem_free+0x6e>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory");
 800bb86:	4b29      	ldr	r3, [pc, #164]	@ (800bc2c <mem_free+0xf8>)
 800bb88:	f240 227f 	movw	r2, #639	@ 0x27f
 800bb8c:	492c      	ldr	r1, [pc, #176]	@ (800bc40 <mem_free+0x10c>)
 800bb8e:	4829      	ldr	r0, [pc, #164]	@ (800bc34 <mem_free+0x100>)
 800bb90:	f00a fe84 	bl	801689c <iprintf>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 800bb94:	f00a fa4c 	bl	8016030 <sys_arch_protect>
 800bb98:	6138      	str	r0, [r7, #16]
 800bb9a:	6938      	ldr	r0, [r7, #16]
 800bb9c:	f00a fa56 	bl	801604c <sys_arch_unprotect>
    return;
 800bba0:	e041      	b.n	800bc26 <mem_free+0xf2>
  }
#if MEM_OVERFLOW_CHECK
  mem_overflow_check_element(mem);
#endif
  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();
 800bba2:	4828      	ldr	r0, [pc, #160]	@ (800bc44 <mem_free+0x110>)
 800bba4:	f00a fa08 	bl	8015fb8 <sys_mutex_lock>
  /* mem has to be in a used state */
  if (!mem->used) {
 800bba8:	69fb      	ldr	r3, [r7, #28]
 800bbaa:	7a1b      	ldrb	r3, [r3, #8]
 800bbac:	2b00      	cmp	r3, #0
 800bbae:	d110      	bne.n	800bbd2 <mem_free+0x9e>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: double free");
 800bbb0:	4b1e      	ldr	r3, [pc, #120]	@ (800bc2c <mem_free+0xf8>)
 800bbb2:	f44f 7223 	mov.w	r2, #652	@ 0x28c
 800bbb6:	4924      	ldr	r1, [pc, #144]	@ (800bc48 <mem_free+0x114>)
 800bbb8:	481e      	ldr	r0, [pc, #120]	@ (800bc34 <mem_free+0x100>)
 800bbba:	f00a fe6f 	bl	801689c <iprintf>
    LWIP_MEM_FREE_UNPROTECT();
 800bbbe:	4821      	ldr	r0, [pc, #132]	@ (800bc44 <mem_free+0x110>)
 800bbc0:	f00a fa09 	bl	8015fd6 <sys_mutex_unlock>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory: double free?\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 800bbc4:	f00a fa34 	bl	8016030 <sys_arch_protect>
 800bbc8:	6178      	str	r0, [r7, #20]
 800bbca:	6978      	ldr	r0, [r7, #20]
 800bbcc:	f00a fa3e 	bl	801604c <sys_arch_unprotect>
    return;
 800bbd0:	e029      	b.n	800bc26 <mem_free+0xf2>
  }

  if (!mem_link_valid(mem)) {
 800bbd2:	69f8      	ldr	r0, [r7, #28]
 800bbd4:	f7ff ff70 	bl	800bab8 <mem_link_valid>
 800bbd8:	4603      	mov	r3, r0
 800bbda:	2b00      	cmp	r3, #0
 800bbdc:	d110      	bne.n	800bc00 <mem_free+0xcc>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: non-linked: double free");
 800bbde:	4b13      	ldr	r3, [pc, #76]	@ (800bc2c <mem_free+0xf8>)
 800bbe0:	f240 2295 	movw	r2, #661	@ 0x295
 800bbe4:	4919      	ldr	r1, [pc, #100]	@ (800bc4c <mem_free+0x118>)
 800bbe6:	4813      	ldr	r0, [pc, #76]	@ (800bc34 <mem_free+0x100>)
 800bbe8:	f00a fe58 	bl	801689c <iprintf>
    LWIP_MEM_FREE_UNPROTECT();
 800bbec:	4815      	ldr	r0, [pc, #84]	@ (800bc44 <mem_free+0x110>)
 800bbee:	f00a f9f2 	bl	8015fd6 <sys_mutex_unlock>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory: non-linked: double free?\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 800bbf2:	f00a fa1d 	bl	8016030 <sys_arch_protect>
 800bbf6:	61b8      	str	r0, [r7, #24]
 800bbf8:	69b8      	ldr	r0, [r7, #24]
 800bbfa:	f00a fa27 	bl	801604c <sys_arch_unprotect>
    return;
 800bbfe:	e012      	b.n	800bc26 <mem_free+0xf2>
  }

  /* mem is now unused. */
  mem->used = 0;
 800bc00:	69fb      	ldr	r3, [r7, #28]
 800bc02:	2200      	movs	r2, #0
 800bc04:	721a      	strb	r2, [r3, #8]

  if (mem < lfree) {
 800bc06:	4b12      	ldr	r3, [pc, #72]	@ (800bc50 <mem_free+0x11c>)
 800bc08:	681b      	ldr	r3, [r3, #0]
 800bc0a:	69fa      	ldr	r2, [r7, #28]
 800bc0c:	429a      	cmp	r2, r3
 800bc0e:	d202      	bcs.n	800bc16 <mem_free+0xe2>
    /* the newly freed struct is now the lowest */
    lfree = mem;
 800bc10:	4a0f      	ldr	r2, [pc, #60]	@ (800bc50 <mem_free+0x11c>)
 800bc12:	69fb      	ldr	r3, [r7, #28]
 800bc14:	6013      	str	r3, [r2, #0]
  }

  MEM_STATS_DEC_USED(used, mem->next - (mem_size_t)(((u8_t *)mem - ram)));

  /* finally, see if prev or next are free also */
  plug_holes(mem);
 800bc16:	69f8      	ldr	r0, [r7, #28]
 800bc18:	f7ff fe5e 	bl	800b8d8 <plug_holes>
  MEM_SANITY();
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
 800bc1c:	4809      	ldr	r0, [pc, #36]	@ (800bc44 <mem_free+0x110>)
 800bc1e:	f00a f9da 	bl	8015fd6 <sys_mutex_unlock>
 800bc22:	e000      	b.n	800bc26 <mem_free+0xf2>
    return;
 800bc24:	bf00      	nop
}
 800bc26:	3720      	adds	r7, #32
 800bc28:	46bd      	mov	sp, r7
 800bc2a:	bd80      	pop	{r7, pc}
 800bc2c:	08017dc8 	.word	0x08017dc8
 800bc30:	08017eb8 	.word	0x08017eb8
 800bc34:	08017e10 	.word	0x08017e10
 800bc38:	24004d10 	.word	0x24004d10
 800bc3c:	24004d14 	.word	0x24004d14
 800bc40:	08017edc 	.word	0x08017edc
 800bc44:	24004d18 	.word	0x24004d18
 800bc48:	08017ef8 	.word	0x08017ef8
 800bc4c:	08017f20 	.word	0x08017f20
 800bc50:	24004d1c 	.word	0x24004d1c

0800bc54 <mem_trim>:
 *         or NULL if newsize is > old size, in which case rmem is NOT touched
 *         or freed!
 */
void *
mem_trim(void *rmem, mem_size_t new_size)
{
 800bc54:	b580      	push	{r7, lr}
 800bc56:	b08a      	sub	sp, #40	@ 0x28
 800bc58:	af00      	add	r7, sp, #0
 800bc5a:	6078      	str	r0, [r7, #4]
 800bc5c:	6039      	str	r1, [r7, #0]
  /* use the FREE_PROTECT here: it protects with sem OR SYS_ARCH_PROTECT */
  LWIP_MEM_FREE_DECL_PROTECT();

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  newsize = (mem_size_t)LWIP_MEM_ALIGN_SIZE(new_size);
 800bc5e:	683b      	ldr	r3, [r7, #0]
 800bc60:	3303      	adds	r3, #3
 800bc62:	f023 0303 	bic.w	r3, r3, #3
 800bc66:	627b      	str	r3, [r7, #36]	@ 0x24
  if (newsize < MIN_SIZE_ALIGNED) {
 800bc68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bc6a:	2b0b      	cmp	r3, #11
 800bc6c:	d801      	bhi.n	800bc72 <mem_trim+0x1e>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    newsize = MIN_SIZE_ALIGNED;
 800bc6e:	230c      	movs	r3, #12
 800bc70:	627b      	str	r3, [r7, #36]	@ 0x24
  }
#if MEM_OVERFLOW_CHECK
  newsize += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
#endif
  if ((newsize > MEM_SIZE_ALIGNED) || (newsize < new_size)) {
 800bc72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bc74:	4a6e      	ldr	r2, [pc, #440]	@ (800be30 <mem_trim+0x1dc>)
 800bc76:	4293      	cmp	r3, r2
 800bc78:	d803      	bhi.n	800bc82 <mem_trim+0x2e>
 800bc7a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800bc7c:	683b      	ldr	r3, [r7, #0]
 800bc7e:	429a      	cmp	r2, r3
 800bc80:	d201      	bcs.n	800bc86 <mem_trim+0x32>
    return NULL;
 800bc82:	2300      	movs	r3, #0
 800bc84:	e0d0      	b.n	800be28 <mem_trim+0x1d4>
  }

  LWIP_ASSERT("mem_trim: legal memory", (u8_t *)rmem >= (u8_t *)ram &&
 800bc86:	4b6b      	ldr	r3, [pc, #428]	@ (800be34 <mem_trim+0x1e0>)
 800bc88:	681b      	ldr	r3, [r3, #0]
 800bc8a:	687a      	ldr	r2, [r7, #4]
 800bc8c:	429a      	cmp	r2, r3
 800bc8e:	d304      	bcc.n	800bc9a <mem_trim+0x46>
 800bc90:	4b69      	ldr	r3, [pc, #420]	@ (800be38 <mem_trim+0x1e4>)
 800bc92:	681b      	ldr	r3, [r3, #0]
 800bc94:	687a      	ldr	r2, [r7, #4]
 800bc96:	429a      	cmp	r2, r3
 800bc98:	d306      	bcc.n	800bca8 <mem_trim+0x54>
 800bc9a:	4b68      	ldr	r3, [pc, #416]	@ (800be3c <mem_trim+0x1e8>)
 800bc9c:	f240 22d1 	movw	r2, #721	@ 0x2d1
 800bca0:	4967      	ldr	r1, [pc, #412]	@ (800be40 <mem_trim+0x1ec>)
 800bca2:	4868      	ldr	r0, [pc, #416]	@ (800be44 <mem_trim+0x1f0>)
 800bca4:	f00a fdfa 	bl	801689c <iprintf>
              (u8_t *)rmem < (u8_t *)ram_end);

  if ((u8_t *)rmem < (u8_t *)ram || (u8_t *)rmem >= (u8_t *)ram_end) {
 800bca8:	4b62      	ldr	r3, [pc, #392]	@ (800be34 <mem_trim+0x1e0>)
 800bcaa:	681b      	ldr	r3, [r3, #0]
 800bcac:	687a      	ldr	r2, [r7, #4]
 800bcae:	429a      	cmp	r2, r3
 800bcb0:	d304      	bcc.n	800bcbc <mem_trim+0x68>
 800bcb2:	4b61      	ldr	r3, [pc, #388]	@ (800be38 <mem_trim+0x1e4>)
 800bcb4:	681b      	ldr	r3, [r3, #0]
 800bcb6:	687a      	ldr	r2, [r7, #4]
 800bcb8:	429a      	cmp	r2, r3
 800bcba:	d307      	bcc.n	800bccc <mem_trim+0x78>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_trim: illegal memory\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 800bcbc:	f00a f9b8 	bl	8016030 <sys_arch_protect>
 800bcc0:	60b8      	str	r0, [r7, #8]
 800bcc2:	68b8      	ldr	r0, [r7, #8]
 800bcc4:	f00a f9c2 	bl	801604c <sys_arch_unprotect>
    return rmem;
 800bcc8:	687b      	ldr	r3, [r7, #4]
 800bcca:	e0ad      	b.n	800be28 <mem_trim+0x1d4>
  }
  /* Get the corresponding struct mem ... */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));
 800bccc:	687b      	ldr	r3, [r7, #4]
 800bcce:	3b0c      	subs	r3, #12
 800bcd0:	623b      	str	r3, [r7, #32]
#if MEM_OVERFLOW_CHECK
  mem_overflow_check_element(mem);
#endif
  /* ... and its offset pointer */
  ptr = mem_to_ptr(mem);
 800bcd2:	6a38      	ldr	r0, [r7, #32]
 800bcd4:	f7ff fdf0 	bl	800b8b8 <mem_to_ptr>
 800bcd8:	61f8      	str	r0, [r7, #28]

  size = (mem_size_t)((mem_size_t)(mem->next - ptr) - (SIZEOF_STRUCT_MEM + MEM_SANITY_OVERHEAD));
 800bcda:	6a3b      	ldr	r3, [r7, #32]
 800bcdc:	681a      	ldr	r2, [r3, #0]
 800bcde:	69fb      	ldr	r3, [r7, #28]
 800bce0:	1ad3      	subs	r3, r2, r3
 800bce2:	3b0c      	subs	r3, #12
 800bce4:	61bb      	str	r3, [r7, #24]
  LWIP_ASSERT("mem_trim can only shrink memory", newsize <= size);
 800bce6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800bce8:	69bb      	ldr	r3, [r7, #24]
 800bcea:	429a      	cmp	r2, r3
 800bcec:	d906      	bls.n	800bcfc <mem_trim+0xa8>
 800bcee:	4b53      	ldr	r3, [pc, #332]	@ (800be3c <mem_trim+0x1e8>)
 800bcf0:	f44f 7239 	mov.w	r2, #740	@ 0x2e4
 800bcf4:	4954      	ldr	r1, [pc, #336]	@ (800be48 <mem_trim+0x1f4>)
 800bcf6:	4853      	ldr	r0, [pc, #332]	@ (800be44 <mem_trim+0x1f0>)
 800bcf8:	f00a fdd0 	bl	801689c <iprintf>
  if (newsize > size) {
 800bcfc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800bcfe:	69bb      	ldr	r3, [r7, #24]
 800bd00:	429a      	cmp	r2, r3
 800bd02:	d901      	bls.n	800bd08 <mem_trim+0xb4>
    /* not supported */
    return NULL;
 800bd04:	2300      	movs	r3, #0
 800bd06:	e08f      	b.n	800be28 <mem_trim+0x1d4>
  }
  if (newsize == size) {
 800bd08:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800bd0a:	69bb      	ldr	r3, [r7, #24]
 800bd0c:	429a      	cmp	r2, r3
 800bd0e:	d101      	bne.n	800bd14 <mem_trim+0xc0>
    /* No change in size, simply return */
    return rmem;
 800bd10:	687b      	ldr	r3, [r7, #4]
 800bd12:	e089      	b.n	800be28 <mem_trim+0x1d4>
  }

  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();
 800bd14:	484d      	ldr	r0, [pc, #308]	@ (800be4c <mem_trim+0x1f8>)
 800bd16:	f00a f94f 	bl	8015fb8 <sys_mutex_lock>

  mem2 = ptr_to_mem(mem->next);
 800bd1a:	6a3b      	ldr	r3, [r7, #32]
 800bd1c:	681b      	ldr	r3, [r3, #0]
 800bd1e:	4618      	mov	r0, r3
 800bd20:	f7ff fdba 	bl	800b898 <ptr_to_mem>
 800bd24:	6178      	str	r0, [r7, #20]
  if (mem2->used == 0) {
 800bd26:	697b      	ldr	r3, [r7, #20]
 800bd28:	7a1b      	ldrb	r3, [r3, #8]
 800bd2a:	2b00      	cmp	r3, #0
 800bd2c:	d13c      	bne.n	800bda8 <mem_trim+0x154>
    /* The next struct is unused, we can simply move it at little */
    mem_size_t next;
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 800bd2e:	6a3b      	ldr	r3, [r7, #32]
 800bd30:	681b      	ldr	r3, [r3, #0]
 800bd32:	4a3f      	ldr	r2, [pc, #252]	@ (800be30 <mem_trim+0x1dc>)
 800bd34:	4293      	cmp	r3, r2
 800bd36:	d106      	bne.n	800bd46 <mem_trim+0xf2>
 800bd38:	4b40      	ldr	r3, [pc, #256]	@ (800be3c <mem_trim+0x1e8>)
 800bd3a:	f240 22f5 	movw	r2, #757	@ 0x2f5
 800bd3e:	4944      	ldr	r1, [pc, #272]	@ (800be50 <mem_trim+0x1fc>)
 800bd40:	4840      	ldr	r0, [pc, #256]	@ (800be44 <mem_trim+0x1f0>)
 800bd42:	f00a fdab 	bl	801689c <iprintf>
    /* remember the old next pointer */
    next = mem2->next;
 800bd46:	697b      	ldr	r3, [r7, #20]
 800bd48:	681b      	ldr	r3, [r3, #0]
 800bd4a:	60fb      	str	r3, [r7, #12]
    /* create new struct mem which is moved directly after the shrinked mem */
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 800bd4c:	69fa      	ldr	r2, [r7, #28]
 800bd4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bd50:	4413      	add	r3, r2
 800bd52:	330c      	adds	r3, #12
 800bd54:	613b      	str	r3, [r7, #16]
    if (lfree == mem2) {
 800bd56:	4b3f      	ldr	r3, [pc, #252]	@ (800be54 <mem_trim+0x200>)
 800bd58:	681b      	ldr	r3, [r3, #0]
 800bd5a:	697a      	ldr	r2, [r7, #20]
 800bd5c:	429a      	cmp	r2, r3
 800bd5e:	d105      	bne.n	800bd6c <mem_trim+0x118>
      lfree = ptr_to_mem(ptr2);
 800bd60:	6938      	ldr	r0, [r7, #16]
 800bd62:	f7ff fd99 	bl	800b898 <ptr_to_mem>
 800bd66:	4603      	mov	r3, r0
 800bd68:	4a3a      	ldr	r2, [pc, #232]	@ (800be54 <mem_trim+0x200>)
 800bd6a:	6013      	str	r3, [r2, #0]
    }
    mem2 = ptr_to_mem(ptr2);
 800bd6c:	6938      	ldr	r0, [r7, #16]
 800bd6e:	f7ff fd93 	bl	800b898 <ptr_to_mem>
 800bd72:	6178      	str	r0, [r7, #20]
    mem2->used = 0;
 800bd74:	697b      	ldr	r3, [r7, #20]
 800bd76:	2200      	movs	r2, #0
 800bd78:	721a      	strb	r2, [r3, #8]
    /* restore the next pointer */
    mem2->next = next;
 800bd7a:	697b      	ldr	r3, [r7, #20]
 800bd7c:	68fa      	ldr	r2, [r7, #12]
 800bd7e:	601a      	str	r2, [r3, #0]
    /* link it back to mem */
    mem2->prev = ptr;
 800bd80:	697b      	ldr	r3, [r7, #20]
 800bd82:	69fa      	ldr	r2, [r7, #28]
 800bd84:	605a      	str	r2, [r3, #4]
    /* link mem to it */
    mem->next = ptr2;
 800bd86:	6a3b      	ldr	r3, [r7, #32]
 800bd88:	693a      	ldr	r2, [r7, #16]
 800bd8a:	601a      	str	r2, [r3, #0]
    /* last thing to restore linked list: as we have moved mem2,
     * let 'mem2->next->prev' point to mem2 again. but only if mem2->next is not
     * the end of the heap */
    if (mem2->next != MEM_SIZE_ALIGNED) {
 800bd8c:	697b      	ldr	r3, [r7, #20]
 800bd8e:	681b      	ldr	r3, [r3, #0]
 800bd90:	4a27      	ldr	r2, [pc, #156]	@ (800be30 <mem_trim+0x1dc>)
 800bd92:	4293      	cmp	r3, r2
 800bd94:	d044      	beq.n	800be20 <mem_trim+0x1cc>
      ptr_to_mem(mem2->next)->prev = ptr2;
 800bd96:	697b      	ldr	r3, [r7, #20]
 800bd98:	681b      	ldr	r3, [r3, #0]
 800bd9a:	4618      	mov	r0, r3
 800bd9c:	f7ff fd7c 	bl	800b898 <ptr_to_mem>
 800bda0:	4602      	mov	r2, r0
 800bda2:	693b      	ldr	r3, [r7, #16]
 800bda4:	6053      	str	r3, [r2, #4]
 800bda6:	e03b      	b.n	800be20 <mem_trim+0x1cc>
    }
    MEM_STATS_DEC_USED(used, (size - newsize));
    /* no need to plug holes, we've already done that */
  } else if (newsize + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED <= size) {
 800bda8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bdaa:	3318      	adds	r3, #24
 800bdac:	69ba      	ldr	r2, [r7, #24]
 800bdae:	429a      	cmp	r2, r3
 800bdb0:	d336      	bcc.n	800be20 <mem_trim+0x1cc>
     * Old size ('size') must be big enough to contain at least 'newsize' plus a struct mem
     * ('SIZEOF_STRUCT_MEM') with some data ('MIN_SIZE_ALIGNED').
     * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
     *       region that couldn't hold data, but when mem->next gets freed,
     *       the 2 regions would be combined, resulting in more free memory */
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 800bdb2:	69fa      	ldr	r2, [r7, #28]
 800bdb4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bdb6:	4413      	add	r3, r2
 800bdb8:	330c      	adds	r3, #12
 800bdba:	613b      	str	r3, [r7, #16]
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 800bdbc:	6a3b      	ldr	r3, [r7, #32]
 800bdbe:	681b      	ldr	r3, [r3, #0]
 800bdc0:	4a1b      	ldr	r2, [pc, #108]	@ (800be30 <mem_trim+0x1dc>)
 800bdc2:	4293      	cmp	r3, r2
 800bdc4:	d106      	bne.n	800bdd4 <mem_trim+0x180>
 800bdc6:	4b1d      	ldr	r3, [pc, #116]	@ (800be3c <mem_trim+0x1e8>)
 800bdc8:	f240 3216 	movw	r2, #790	@ 0x316
 800bdcc:	4920      	ldr	r1, [pc, #128]	@ (800be50 <mem_trim+0x1fc>)
 800bdce:	481d      	ldr	r0, [pc, #116]	@ (800be44 <mem_trim+0x1f0>)
 800bdd0:	f00a fd64 	bl	801689c <iprintf>
    mem2 = ptr_to_mem(ptr2);
 800bdd4:	6938      	ldr	r0, [r7, #16]
 800bdd6:	f7ff fd5f 	bl	800b898 <ptr_to_mem>
 800bdda:	6178      	str	r0, [r7, #20]
    if (mem2 < lfree) {
 800bddc:	4b1d      	ldr	r3, [pc, #116]	@ (800be54 <mem_trim+0x200>)
 800bdde:	681b      	ldr	r3, [r3, #0]
 800bde0:	697a      	ldr	r2, [r7, #20]
 800bde2:	429a      	cmp	r2, r3
 800bde4:	d202      	bcs.n	800bdec <mem_trim+0x198>
      lfree = mem2;
 800bde6:	4a1b      	ldr	r2, [pc, #108]	@ (800be54 <mem_trim+0x200>)
 800bde8:	697b      	ldr	r3, [r7, #20]
 800bdea:	6013      	str	r3, [r2, #0]
    }
    mem2->used = 0;
 800bdec:	697b      	ldr	r3, [r7, #20]
 800bdee:	2200      	movs	r2, #0
 800bdf0:	721a      	strb	r2, [r3, #8]
    mem2->next = mem->next;
 800bdf2:	6a3b      	ldr	r3, [r7, #32]
 800bdf4:	681a      	ldr	r2, [r3, #0]
 800bdf6:	697b      	ldr	r3, [r7, #20]
 800bdf8:	601a      	str	r2, [r3, #0]
    mem2->prev = ptr;
 800bdfa:	697b      	ldr	r3, [r7, #20]
 800bdfc:	69fa      	ldr	r2, [r7, #28]
 800bdfe:	605a      	str	r2, [r3, #4]
    mem->next = ptr2;
 800be00:	6a3b      	ldr	r3, [r7, #32]
 800be02:	693a      	ldr	r2, [r7, #16]
 800be04:	601a      	str	r2, [r3, #0]
    if (mem2->next != MEM_SIZE_ALIGNED) {
 800be06:	697b      	ldr	r3, [r7, #20]
 800be08:	681b      	ldr	r3, [r3, #0]
 800be0a:	4a09      	ldr	r2, [pc, #36]	@ (800be30 <mem_trim+0x1dc>)
 800be0c:	4293      	cmp	r3, r2
 800be0e:	d007      	beq.n	800be20 <mem_trim+0x1cc>
      ptr_to_mem(mem2->next)->prev = ptr2;
 800be10:	697b      	ldr	r3, [r7, #20]
 800be12:	681b      	ldr	r3, [r3, #0]
 800be14:	4618      	mov	r0, r3
 800be16:	f7ff fd3f 	bl	800b898 <ptr_to_mem>
 800be1a:	4602      	mov	r2, r0
 800be1c:	693b      	ldr	r3, [r7, #16]
 800be1e:	6053      	str	r3, [r2, #4]
#endif
  MEM_SANITY();
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
 800be20:	480a      	ldr	r0, [pc, #40]	@ (800be4c <mem_trim+0x1f8>)
 800be22:	f00a f8d8 	bl	8015fd6 <sys_mutex_unlock>
  return rmem;
 800be26:	687b      	ldr	r3, [r7, #4]
}
 800be28:	4618      	mov	r0, r3
 800be2a:	3728      	adds	r7, #40	@ 0x28
 800be2c:	46bd      	mov	sp, r7
 800be2e:	bd80      	pop	{r7, pc}
 800be30:	0001ffe8 	.word	0x0001ffe8
 800be34:	24004d10 	.word	0x24004d10
 800be38:	24004d14 	.word	0x24004d14
 800be3c:	08017dc8 	.word	0x08017dc8
 800be40:	08017f54 	.word	0x08017f54
 800be44:	08017e10 	.word	0x08017e10
 800be48:	08017f6c 	.word	0x08017f6c
 800be4c:	24004d18 	.word	0x24004d18
 800be50:	08017f8c 	.word	0x08017f8c
 800be54:	24004d1c 	.word	0x24004d1c

0800be58 <mem_malloc>:
 *
 * Note that the returned value will always be aligned (as defined by MEM_ALIGNMENT).
 */
void *
mem_malloc(mem_size_t size_in)
{
 800be58:	b580      	push	{r7, lr}
 800be5a:	b088      	sub	sp, #32
 800be5c:	af00      	add	r7, sp, #0
 800be5e:	6078      	str	r0, [r7, #4]
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  u8_t local_mem_free_count = 0;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_ALLOC_DECL_PROTECT();

  if (size_in == 0) {
 800be60:	687b      	ldr	r3, [r7, #4]
 800be62:	2b00      	cmp	r3, #0
 800be64:	d101      	bne.n	800be6a <mem_malloc+0x12>
    return NULL;
 800be66:	2300      	movs	r3, #0
 800be68:	e0d9      	b.n	800c01e <mem_malloc+0x1c6>
  }

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  size = (mem_size_t)LWIP_MEM_ALIGN_SIZE(size_in);
 800be6a:	687b      	ldr	r3, [r7, #4]
 800be6c:	3303      	adds	r3, #3
 800be6e:	f023 0303 	bic.w	r3, r3, #3
 800be72:	61bb      	str	r3, [r7, #24]
  if (size < MIN_SIZE_ALIGNED) {
 800be74:	69bb      	ldr	r3, [r7, #24]
 800be76:	2b0b      	cmp	r3, #11
 800be78:	d801      	bhi.n	800be7e <mem_malloc+0x26>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    size = MIN_SIZE_ALIGNED;
 800be7a:	230c      	movs	r3, #12
 800be7c:	61bb      	str	r3, [r7, #24]
  }
#if MEM_OVERFLOW_CHECK
  size += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
#endif
  if ((size > MEM_SIZE_ALIGNED) || (size < size_in)) {
 800be7e:	69bb      	ldr	r3, [r7, #24]
 800be80:	4a69      	ldr	r2, [pc, #420]	@ (800c028 <mem_malloc+0x1d0>)
 800be82:	4293      	cmp	r3, r2
 800be84:	d803      	bhi.n	800be8e <mem_malloc+0x36>
 800be86:	69ba      	ldr	r2, [r7, #24]
 800be88:	687b      	ldr	r3, [r7, #4]
 800be8a:	429a      	cmp	r2, r3
 800be8c:	d201      	bcs.n	800be92 <mem_malloc+0x3a>
    return NULL;
 800be8e:	2300      	movs	r3, #0
 800be90:	e0c5      	b.n	800c01e <mem_malloc+0x1c6>
  }

  /* protect the heap from concurrent access */
  sys_mutex_lock(&mem_mutex);
 800be92:	4866      	ldr	r0, [pc, #408]	@ (800c02c <mem_malloc+0x1d4>)
 800be94:	f00a f890 	bl	8015fb8 <sys_mutex_lock>
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

    /* Scan through the heap searching for a free block that is big enough,
     * beginning with the lowest free block.
     */
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 800be98:	4b65      	ldr	r3, [pc, #404]	@ (800c030 <mem_malloc+0x1d8>)
 800be9a:	681b      	ldr	r3, [r3, #0]
 800be9c:	4618      	mov	r0, r3
 800be9e:	f7ff fd0b 	bl	800b8b8 <mem_to_ptr>
 800bea2:	61f8      	str	r0, [r7, #28]
 800bea4:	e0b0      	b.n	800c008 <mem_malloc+0x1b0>
         ptr = ptr_to_mem(ptr)->next) {
      mem = ptr_to_mem(ptr);
 800bea6:	69f8      	ldr	r0, [r7, #28]
 800bea8:	f7ff fcf6 	bl	800b898 <ptr_to_mem>
 800beac:	6138      	str	r0, [r7, #16]
        local_mem_free_count = 1;
        break;
      }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

      if ((!mem->used) &&
 800beae:	693b      	ldr	r3, [r7, #16]
 800beb0:	7a1b      	ldrb	r3, [r3, #8]
 800beb2:	2b00      	cmp	r3, #0
 800beb4:	f040 80a2 	bne.w	800bffc <mem_malloc+0x1a4>
          (mem->next - (ptr + SIZEOF_STRUCT_MEM)) >= size) {
 800beb8:	693b      	ldr	r3, [r7, #16]
 800beba:	681a      	ldr	r2, [r3, #0]
 800bebc:	69fb      	ldr	r3, [r7, #28]
 800bebe:	1ad3      	subs	r3, r2, r3
 800bec0:	3b0c      	subs	r3, #12
      if ((!mem->used) &&
 800bec2:	69ba      	ldr	r2, [r7, #24]
 800bec4:	429a      	cmp	r2, r3
 800bec6:	f200 8099 	bhi.w	800bffc <mem_malloc+0x1a4>
        /* mem is not used and at least perfect fit is possible:
         * mem->next - (ptr + SIZEOF_STRUCT_MEM) gives us the 'user data size' of mem */

        if (mem->next - (ptr + SIZEOF_STRUCT_MEM) >= (size + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED)) {
 800beca:	693b      	ldr	r3, [r7, #16]
 800becc:	681a      	ldr	r2, [r3, #0]
 800bece:	69fb      	ldr	r3, [r7, #28]
 800bed0:	1ad3      	subs	r3, r2, r3
 800bed2:	f1a3 020c 	sub.w	r2, r3, #12
 800bed6:	69bb      	ldr	r3, [r7, #24]
 800bed8:	3318      	adds	r3, #24
 800beda:	429a      	cmp	r2, r3
 800bedc:	d331      	bcc.n	800bf42 <mem_malloc+0xea>
           * struct mem would fit in but no data between mem2 and mem2->next
           * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
           *       region that couldn't hold data, but when mem->next gets freed,
           *       the 2 regions would be combined, resulting in more free memory
           */
          ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + size);
 800bede:	69fa      	ldr	r2, [r7, #28]
 800bee0:	69bb      	ldr	r3, [r7, #24]
 800bee2:	4413      	add	r3, r2
 800bee4:	330c      	adds	r3, #12
 800bee6:	60fb      	str	r3, [r7, #12]
          LWIP_ASSERT("invalid next ptr",ptr2 != MEM_SIZE_ALIGNED);
 800bee8:	68fb      	ldr	r3, [r7, #12]
 800beea:	4a4f      	ldr	r2, [pc, #316]	@ (800c028 <mem_malloc+0x1d0>)
 800beec:	4293      	cmp	r3, r2
 800beee:	d106      	bne.n	800befe <mem_malloc+0xa6>
 800bef0:	4b50      	ldr	r3, [pc, #320]	@ (800c034 <mem_malloc+0x1dc>)
 800bef2:	f240 3287 	movw	r2, #903	@ 0x387
 800bef6:	4950      	ldr	r1, [pc, #320]	@ (800c038 <mem_malloc+0x1e0>)
 800bef8:	4850      	ldr	r0, [pc, #320]	@ (800c03c <mem_malloc+0x1e4>)
 800befa:	f00a fccf 	bl	801689c <iprintf>
          /* create mem2 struct */
          mem2 = ptr_to_mem(ptr2);
 800befe:	68f8      	ldr	r0, [r7, #12]
 800bf00:	f7ff fcca 	bl	800b898 <ptr_to_mem>
 800bf04:	60b8      	str	r0, [r7, #8]
          mem2->used = 0;
 800bf06:	68bb      	ldr	r3, [r7, #8]
 800bf08:	2200      	movs	r2, #0
 800bf0a:	721a      	strb	r2, [r3, #8]
          mem2->next = mem->next;
 800bf0c:	693b      	ldr	r3, [r7, #16]
 800bf0e:	681a      	ldr	r2, [r3, #0]
 800bf10:	68bb      	ldr	r3, [r7, #8]
 800bf12:	601a      	str	r2, [r3, #0]
          mem2->prev = ptr;
 800bf14:	68bb      	ldr	r3, [r7, #8]
 800bf16:	69fa      	ldr	r2, [r7, #28]
 800bf18:	605a      	str	r2, [r3, #4]
          /* and insert it between mem and mem->next */
          mem->next = ptr2;
 800bf1a:	693b      	ldr	r3, [r7, #16]
 800bf1c:	68fa      	ldr	r2, [r7, #12]
 800bf1e:	601a      	str	r2, [r3, #0]
          mem->used = 1;
 800bf20:	693b      	ldr	r3, [r7, #16]
 800bf22:	2201      	movs	r2, #1
 800bf24:	721a      	strb	r2, [r3, #8]

          if (mem2->next != MEM_SIZE_ALIGNED) {
 800bf26:	68bb      	ldr	r3, [r7, #8]
 800bf28:	681b      	ldr	r3, [r3, #0]
 800bf2a:	4a3f      	ldr	r2, [pc, #252]	@ (800c028 <mem_malloc+0x1d0>)
 800bf2c:	4293      	cmp	r3, r2
 800bf2e:	d00b      	beq.n	800bf48 <mem_malloc+0xf0>
            ptr_to_mem(mem2->next)->prev = ptr2;
 800bf30:	68bb      	ldr	r3, [r7, #8]
 800bf32:	681b      	ldr	r3, [r3, #0]
 800bf34:	4618      	mov	r0, r3
 800bf36:	f7ff fcaf 	bl	800b898 <ptr_to_mem>
 800bf3a:	4602      	mov	r2, r0
 800bf3c:	68fb      	ldr	r3, [r7, #12]
 800bf3e:	6053      	str	r3, [r2, #4]
 800bf40:	e002      	b.n	800bf48 <mem_malloc+0xf0>
           * take care of this).
           * -> near fit or exact fit: do not split, no mem2 creation
           * also can't move mem->next directly behind mem, since mem->next
           * will always be used at this point!
           */
          mem->used = 1;
 800bf42:	693b      	ldr	r3, [r7, #16]
 800bf44:	2201      	movs	r2, #1
 800bf46:	721a      	strb	r2, [r3, #8]
          MEM_STATS_INC_USED(used, mem->next - mem_to_ptr(mem));
        }
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
mem_malloc_adjust_lfree:
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
        if (mem == lfree) {
 800bf48:	4b39      	ldr	r3, [pc, #228]	@ (800c030 <mem_malloc+0x1d8>)
 800bf4a:	681b      	ldr	r3, [r3, #0]
 800bf4c:	693a      	ldr	r2, [r7, #16]
 800bf4e:	429a      	cmp	r2, r3
 800bf50:	d127      	bne.n	800bfa2 <mem_malloc+0x14a>
          struct mem *cur = lfree;
 800bf52:	4b37      	ldr	r3, [pc, #220]	@ (800c030 <mem_malloc+0x1d8>)
 800bf54:	681b      	ldr	r3, [r3, #0]
 800bf56:	617b      	str	r3, [r7, #20]
          /* Find next free block after mem and update lowest free pointer */
          while (cur->used && cur != ram_end) {
 800bf58:	e005      	b.n	800bf66 <mem_malloc+0x10e>
              /* If mem_free or mem_trim have run, we have to restart since they
                 could have altered our current struct mem or lfree. */
              goto mem_malloc_adjust_lfree;
            }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
            cur = ptr_to_mem(cur->next);
 800bf5a:	697b      	ldr	r3, [r7, #20]
 800bf5c:	681b      	ldr	r3, [r3, #0]
 800bf5e:	4618      	mov	r0, r3
 800bf60:	f7ff fc9a 	bl	800b898 <ptr_to_mem>
 800bf64:	6178      	str	r0, [r7, #20]
          while (cur->used && cur != ram_end) {
 800bf66:	697b      	ldr	r3, [r7, #20]
 800bf68:	7a1b      	ldrb	r3, [r3, #8]
 800bf6a:	2b00      	cmp	r3, #0
 800bf6c:	d004      	beq.n	800bf78 <mem_malloc+0x120>
 800bf6e:	4b34      	ldr	r3, [pc, #208]	@ (800c040 <mem_malloc+0x1e8>)
 800bf70:	681b      	ldr	r3, [r3, #0]
 800bf72:	697a      	ldr	r2, [r7, #20]
 800bf74:	429a      	cmp	r2, r3
 800bf76:	d1f0      	bne.n	800bf5a <mem_malloc+0x102>
          }
          lfree = cur;
 800bf78:	4a2d      	ldr	r2, [pc, #180]	@ (800c030 <mem_malloc+0x1d8>)
 800bf7a:	697b      	ldr	r3, [r7, #20]
 800bf7c:	6013      	str	r3, [r2, #0]
          LWIP_ASSERT("mem_malloc: !lfree->used", ((lfree == ram_end) || (!lfree->used)));
 800bf7e:	4b2c      	ldr	r3, [pc, #176]	@ (800c030 <mem_malloc+0x1d8>)
 800bf80:	681a      	ldr	r2, [r3, #0]
 800bf82:	4b2f      	ldr	r3, [pc, #188]	@ (800c040 <mem_malloc+0x1e8>)
 800bf84:	681b      	ldr	r3, [r3, #0]
 800bf86:	429a      	cmp	r2, r3
 800bf88:	d00b      	beq.n	800bfa2 <mem_malloc+0x14a>
 800bf8a:	4b29      	ldr	r3, [pc, #164]	@ (800c030 <mem_malloc+0x1d8>)
 800bf8c:	681b      	ldr	r3, [r3, #0]
 800bf8e:	7a1b      	ldrb	r3, [r3, #8]
 800bf90:	2b00      	cmp	r3, #0
 800bf92:	d006      	beq.n	800bfa2 <mem_malloc+0x14a>
 800bf94:	4b27      	ldr	r3, [pc, #156]	@ (800c034 <mem_malloc+0x1dc>)
 800bf96:	f240 32b5 	movw	r2, #949	@ 0x3b5
 800bf9a:	492a      	ldr	r1, [pc, #168]	@ (800c044 <mem_malloc+0x1ec>)
 800bf9c:	4827      	ldr	r0, [pc, #156]	@ (800c03c <mem_malloc+0x1e4>)
 800bf9e:	f00a fc7d 	bl	801689c <iprintf>
        }
        LWIP_MEM_ALLOC_UNPROTECT();
        sys_mutex_unlock(&mem_mutex);
 800bfa2:	4822      	ldr	r0, [pc, #136]	@ (800c02c <mem_malloc+0x1d4>)
 800bfa4:	f00a f817 	bl	8015fd6 <sys_mutex_unlock>
        LWIP_ASSERT("mem_malloc: allocated memory not above ram_end.",
 800bfa8:	693a      	ldr	r2, [r7, #16]
 800bfaa:	69bb      	ldr	r3, [r7, #24]
 800bfac:	4413      	add	r3, r2
 800bfae:	330c      	adds	r3, #12
 800bfb0:	4a23      	ldr	r2, [pc, #140]	@ (800c040 <mem_malloc+0x1e8>)
 800bfb2:	6812      	ldr	r2, [r2, #0]
 800bfb4:	4293      	cmp	r3, r2
 800bfb6:	d906      	bls.n	800bfc6 <mem_malloc+0x16e>
 800bfb8:	4b1e      	ldr	r3, [pc, #120]	@ (800c034 <mem_malloc+0x1dc>)
 800bfba:	f240 32b9 	movw	r2, #953	@ 0x3b9
 800bfbe:	4922      	ldr	r1, [pc, #136]	@ (800c048 <mem_malloc+0x1f0>)
 800bfc0:	481e      	ldr	r0, [pc, #120]	@ (800c03c <mem_malloc+0x1e4>)
 800bfc2:	f00a fc6b 	bl	801689c <iprintf>
                    (mem_ptr_t)mem + SIZEOF_STRUCT_MEM + size <= (mem_ptr_t)ram_end);
        LWIP_ASSERT("mem_malloc: allocated memory properly aligned.",
 800bfc6:	693b      	ldr	r3, [r7, #16]
 800bfc8:	f003 0303 	and.w	r3, r3, #3
 800bfcc:	2b00      	cmp	r3, #0
 800bfce:	d006      	beq.n	800bfde <mem_malloc+0x186>
 800bfd0:	4b18      	ldr	r3, [pc, #96]	@ (800c034 <mem_malloc+0x1dc>)
 800bfd2:	f240 32bb 	movw	r2, #955	@ 0x3bb
 800bfd6:	491d      	ldr	r1, [pc, #116]	@ (800c04c <mem_malloc+0x1f4>)
 800bfd8:	4818      	ldr	r0, [pc, #96]	@ (800c03c <mem_malloc+0x1e4>)
 800bfda:	f00a fc5f 	bl	801689c <iprintf>
                    ((mem_ptr_t)mem + SIZEOF_STRUCT_MEM) % MEM_ALIGNMENT == 0);
        LWIP_ASSERT("mem_malloc: sanity check alignment",
 800bfde:	693b      	ldr	r3, [r7, #16]
 800bfe0:	f003 0303 	and.w	r3, r3, #3
 800bfe4:	2b00      	cmp	r3, #0
 800bfe6:	d006      	beq.n	800bff6 <mem_malloc+0x19e>
 800bfe8:	4b12      	ldr	r3, [pc, #72]	@ (800c034 <mem_malloc+0x1dc>)
 800bfea:	f240 32bd 	movw	r2, #957	@ 0x3bd
 800bfee:	4918      	ldr	r1, [pc, #96]	@ (800c050 <mem_malloc+0x1f8>)
 800bff0:	4812      	ldr	r0, [pc, #72]	@ (800c03c <mem_malloc+0x1e4>)
 800bff2:	f00a fc53 	bl	801689c <iprintf>

#if MEM_OVERFLOW_CHECK
        mem_overflow_init_element(mem, size_in);
#endif
        MEM_SANITY();
        return (u8_t *)mem + SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET;
 800bff6:	693b      	ldr	r3, [r7, #16]
 800bff8:	330c      	adds	r3, #12
 800bffa:	e010      	b.n	800c01e <mem_malloc+0x1c6>
         ptr = ptr_to_mem(ptr)->next) {
 800bffc:	69f8      	ldr	r0, [r7, #28]
 800bffe:	f7ff fc4b 	bl	800b898 <ptr_to_mem>
 800c002:	4603      	mov	r3, r0
 800c004:	681b      	ldr	r3, [r3, #0]
 800c006:	61fb      	str	r3, [r7, #28]
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 800c008:	69ba      	ldr	r2, [r7, #24]
 800c00a:	4b07      	ldr	r3, [pc, #28]	@ (800c028 <mem_malloc+0x1d0>)
 800c00c:	1a9b      	subs	r3, r3, r2
 800c00e:	69fa      	ldr	r2, [r7, #28]
 800c010:	429a      	cmp	r2, r3
 800c012:	f4ff af48 	bcc.w	800bea6 <mem_malloc+0x4e>
    /* if we got interrupted by a mem_free, try again */
  } while (local_mem_free_count != 0);
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  MEM_STATS_INC(err);
  LWIP_MEM_ALLOC_UNPROTECT();
  sys_mutex_unlock(&mem_mutex);
 800c016:	4805      	ldr	r0, [pc, #20]	@ (800c02c <mem_malloc+0x1d4>)
 800c018:	f009 ffdd 	bl	8015fd6 <sys_mutex_unlock>
  LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("mem_malloc: could not allocate %"S16_F" bytes\n", (s16_t)size));
  return NULL;
 800c01c:	2300      	movs	r3, #0
}
 800c01e:	4618      	mov	r0, r3
 800c020:	3720      	adds	r7, #32
 800c022:	46bd      	mov	sp, r7
 800c024:	bd80      	pop	{r7, pc}
 800c026:	bf00      	nop
 800c028:	0001ffe8 	.word	0x0001ffe8
 800c02c:	24004d18 	.word	0x24004d18
 800c030:	24004d1c 	.word	0x24004d1c
 800c034:	08017dc8 	.word	0x08017dc8
 800c038:	08017f8c 	.word	0x08017f8c
 800c03c:	08017e10 	.word	0x08017e10
 800c040:	24004d14 	.word	0x24004d14
 800c044:	08017fa0 	.word	0x08017fa0
 800c048:	08017fbc 	.word	0x08017fbc
 800c04c:	08017fec 	.word	0x08017fec
 800c050:	0801801c 	.word	0x0801801c

0800c054 <memp_init_pool>:
 *
 * @param desc pool to initialize
 */
void
memp_init_pool(const struct memp_desc *desc)
{
 800c054:	b480      	push	{r7}
 800c056:	b085      	sub	sp, #20
 800c058:	af00      	add	r7, sp, #0
 800c05a:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(desc);
#else
  int i;
  struct memp *memp;

  *desc->tab = NULL;
 800c05c:	687b      	ldr	r3, [r7, #4]
 800c05e:	689b      	ldr	r3, [r3, #8]
 800c060:	2200      	movs	r2, #0
 800c062:	601a      	str	r2, [r3, #0]
  memp = (struct memp *)LWIP_MEM_ALIGN(desc->base);
 800c064:	687b      	ldr	r3, [r7, #4]
 800c066:	685b      	ldr	r3, [r3, #4]
 800c068:	3303      	adds	r3, #3
 800c06a:	f023 0303 	bic.w	r3, r3, #3
 800c06e:	60bb      	str	r3, [r7, #8]
                                       + MEM_SANITY_REGION_AFTER_ALIGNED
#endif
                                      ));
#endif
  /* create a linked list of memp elements */
  for (i = 0; i < desc->num; ++i) {
 800c070:	2300      	movs	r3, #0
 800c072:	60fb      	str	r3, [r7, #12]
 800c074:	e011      	b.n	800c09a <memp_init_pool+0x46>
    memp->next = *desc->tab;
 800c076:	687b      	ldr	r3, [r7, #4]
 800c078:	689b      	ldr	r3, [r3, #8]
 800c07a:	681a      	ldr	r2, [r3, #0]
 800c07c:	68bb      	ldr	r3, [r7, #8]
 800c07e:	601a      	str	r2, [r3, #0]
    *desc->tab = memp;
 800c080:	687b      	ldr	r3, [r7, #4]
 800c082:	689b      	ldr	r3, [r3, #8]
 800c084:	68ba      	ldr	r2, [r7, #8]
 800c086:	601a      	str	r2, [r3, #0]
#if MEMP_OVERFLOW_CHECK
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */
    /* cast through void* to get rid of alignment warnings */
    memp = (struct memp *)(void *)((u8_t *)memp + MEMP_SIZE + desc->size
 800c088:	687b      	ldr	r3, [r7, #4]
 800c08a:	881b      	ldrh	r3, [r3, #0]
 800c08c:	461a      	mov	r2, r3
 800c08e:	68bb      	ldr	r3, [r7, #8]
 800c090:	4413      	add	r3, r2
 800c092:	60bb      	str	r3, [r7, #8]
  for (i = 0; i < desc->num; ++i) {
 800c094:	68fb      	ldr	r3, [r7, #12]
 800c096:	3301      	adds	r3, #1
 800c098:	60fb      	str	r3, [r7, #12]
 800c09a:	687b      	ldr	r3, [r7, #4]
 800c09c:	885b      	ldrh	r3, [r3, #2]
 800c09e:	461a      	mov	r2, r3
 800c0a0:	68fb      	ldr	r3, [r7, #12]
 800c0a2:	4293      	cmp	r3, r2
 800c0a4:	dbe7      	blt.n	800c076 <memp_init_pool+0x22>
#endif /* !MEMP_MEM_MALLOC */

#if MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY)
  desc->stats->name  = desc->desc;
#endif /* MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY) */
}
 800c0a6:	bf00      	nop
 800c0a8:	bf00      	nop
 800c0aa:	3714      	adds	r7, #20
 800c0ac:	46bd      	mov	sp, r7
 800c0ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0b2:	4770      	bx	lr

0800c0b4 <memp_init>:
 *
 * Carves out memp_memory into linked lists for each pool-type.
 */
void
memp_init(void)
{
 800c0b4:	b580      	push	{r7, lr}
 800c0b6:	b082      	sub	sp, #8
 800c0b8:	af00      	add	r7, sp, #0
  u16_t i;

  /* for every pool: */
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 800c0ba:	2300      	movs	r3, #0
 800c0bc:	80fb      	strh	r3, [r7, #6]
 800c0be:	e009      	b.n	800c0d4 <memp_init+0x20>
    memp_init_pool(memp_pools[i]);
 800c0c0:	88fb      	ldrh	r3, [r7, #6]
 800c0c2:	4a08      	ldr	r2, [pc, #32]	@ (800c0e4 <memp_init+0x30>)
 800c0c4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800c0c8:	4618      	mov	r0, r3
 800c0ca:	f7ff ffc3 	bl	800c054 <memp_init_pool>
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 800c0ce:	88fb      	ldrh	r3, [r7, #6]
 800c0d0:	3301      	adds	r3, #1
 800c0d2:	80fb      	strh	r3, [r7, #6]
 800c0d4:	88fb      	ldrh	r3, [r7, #6]
 800c0d6:	2b0c      	cmp	r3, #12
 800c0d8:	d9f2      	bls.n	800c0c0 <memp_init+0xc>

#if MEMP_OVERFLOW_CHECK >= 2
  /* check everything a first time to see if it worked */
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */
}
 800c0da:	bf00      	nop
 800c0dc:	bf00      	nop
 800c0de:	3708      	adds	r7, #8
 800c0e0:	46bd      	mov	sp, r7
 800c0e2:	bd80      	pop	{r7, pc}
 800c0e4:	0801aa2c 	.word	0x0801aa2c

0800c0e8 <do_memp_malloc_pool>:
#if !MEMP_OVERFLOW_CHECK
do_memp_malloc_pool(const struct memp_desc *desc)
#else
do_memp_malloc_pool_fn(const struct memp_desc *desc, const char *file, const int line)
#endif
{
 800c0e8:	b580      	push	{r7, lr}
 800c0ea:	b084      	sub	sp, #16
 800c0ec:	af00      	add	r7, sp, #0
 800c0ee:	6078      	str	r0, [r7, #4]

#if MEMP_MEM_MALLOC
  memp = (struct memp *)mem_malloc(MEMP_SIZE + MEMP_ALIGN_SIZE(desc->size));
  SYS_ARCH_PROTECT(old_level);
#else /* MEMP_MEM_MALLOC */
  SYS_ARCH_PROTECT(old_level);
 800c0f0:	f009 ff9e 	bl	8016030 <sys_arch_protect>
 800c0f4:	60f8      	str	r0, [r7, #12]

  memp = *desc->tab;
 800c0f6:	687b      	ldr	r3, [r7, #4]
 800c0f8:	689b      	ldr	r3, [r3, #8]
 800c0fa:	681b      	ldr	r3, [r3, #0]
 800c0fc:	60bb      	str	r3, [r7, #8]
#endif /* MEMP_MEM_MALLOC */

  if (memp != NULL) {
 800c0fe:	68bb      	ldr	r3, [r7, #8]
 800c100:	2b00      	cmp	r3, #0
 800c102:	d015      	beq.n	800c130 <do_memp_malloc_pool+0x48>
#if !MEMP_MEM_MALLOC
#if MEMP_OVERFLOW_CHECK == 1
    memp_overflow_check_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */

    *desc->tab = memp->next;
 800c104:	687b      	ldr	r3, [r7, #4]
 800c106:	689b      	ldr	r3, [r3, #8]
 800c108:	68ba      	ldr	r2, [r7, #8]
 800c10a:	6812      	ldr	r2, [r2, #0]
 800c10c:	601a      	str	r2, [r3, #0]
    memp->line = line;
#if MEMP_MEM_MALLOC
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_MEM_MALLOC */
#endif /* MEMP_OVERFLOW_CHECK */
    LWIP_ASSERT("memp_malloc: memp properly aligned",
 800c10e:	68bb      	ldr	r3, [r7, #8]
 800c110:	f003 0303 	and.w	r3, r3, #3
 800c114:	2b00      	cmp	r3, #0
 800c116:	d006      	beq.n	800c126 <do_memp_malloc_pool+0x3e>
 800c118:	4b09      	ldr	r3, [pc, #36]	@ (800c140 <do_memp_malloc_pool+0x58>)
 800c11a:	f44f 728c 	mov.w	r2, #280	@ 0x118
 800c11e:	4909      	ldr	r1, [pc, #36]	@ (800c144 <do_memp_malloc_pool+0x5c>)
 800c120:	4809      	ldr	r0, [pc, #36]	@ (800c148 <do_memp_malloc_pool+0x60>)
 800c122:	f00a fbbb 	bl	801689c <iprintf>
    desc->stats->used++;
    if (desc->stats->used > desc->stats->max) {
      desc->stats->max = desc->stats->used;
    }
#endif
    SYS_ARCH_UNPROTECT(old_level);
 800c126:	68f8      	ldr	r0, [r7, #12]
 800c128:	f009 ff90 	bl	801604c <sys_arch_unprotect>
    /* cast through u8_t* to get rid of alignment warnings */
    return ((u8_t *)memp + MEMP_SIZE);
 800c12c:	68bb      	ldr	r3, [r7, #8]
 800c12e:	e003      	b.n	800c138 <do_memp_malloc_pool+0x50>
  } else {
#if MEMP_STATS
    desc->stats->err++;
#endif
    SYS_ARCH_UNPROTECT(old_level);
 800c130:	68f8      	ldr	r0, [r7, #12]
 800c132:	f009 ff8b 	bl	801604c <sys_arch_unprotect>
    LWIP_DEBUGF(MEMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("memp_malloc: out of memory in pool %s\n", desc->desc));
  }

  return NULL;
 800c136:	2300      	movs	r3, #0
}
 800c138:	4618      	mov	r0, r3
 800c13a:	3710      	adds	r7, #16
 800c13c:	46bd      	mov	sp, r7
 800c13e:	bd80      	pop	{r7, pc}
 800c140:	08018040 	.word	0x08018040
 800c144:	08018070 	.word	0x08018070
 800c148:	08018094 	.word	0x08018094

0800c14c <memp_malloc_pool>:
#if !MEMP_OVERFLOW_CHECK
memp_malloc_pool(const struct memp_desc *desc)
#else
memp_malloc_pool_fn(const struct memp_desc *desc, const char *file, const int line)
#endif
{
 800c14c:	b580      	push	{r7, lr}
 800c14e:	b082      	sub	sp, #8
 800c150:	af00      	add	r7, sp, #0
 800c152:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("invalid pool desc", desc != NULL);
 800c154:	687b      	ldr	r3, [r7, #4]
 800c156:	2b00      	cmp	r3, #0
 800c158:	d106      	bne.n	800c168 <memp_malloc_pool+0x1c>
 800c15a:	4b0a      	ldr	r3, [pc, #40]	@ (800c184 <memp_malloc_pool+0x38>)
 800c15c:	f44f 729e 	mov.w	r2, #316	@ 0x13c
 800c160:	4909      	ldr	r1, [pc, #36]	@ (800c188 <memp_malloc_pool+0x3c>)
 800c162:	480a      	ldr	r0, [pc, #40]	@ (800c18c <memp_malloc_pool+0x40>)
 800c164:	f00a fb9a 	bl	801689c <iprintf>
  if (desc == NULL) {
 800c168:	687b      	ldr	r3, [r7, #4]
 800c16a:	2b00      	cmp	r3, #0
 800c16c:	d101      	bne.n	800c172 <memp_malloc_pool+0x26>
    return NULL;
 800c16e:	2300      	movs	r3, #0
 800c170:	e003      	b.n	800c17a <memp_malloc_pool+0x2e>
  }

#if !MEMP_OVERFLOW_CHECK
  return do_memp_malloc_pool(desc);
 800c172:	6878      	ldr	r0, [r7, #4]
 800c174:	f7ff ffb8 	bl	800c0e8 <do_memp_malloc_pool>
 800c178:	4603      	mov	r3, r0
#else
  return do_memp_malloc_pool_fn(desc, file, line);
#endif
}
 800c17a:	4618      	mov	r0, r3
 800c17c:	3708      	adds	r7, #8
 800c17e:	46bd      	mov	sp, r7
 800c180:	bd80      	pop	{r7, pc}
 800c182:	bf00      	nop
 800c184:	08018040 	.word	0x08018040
 800c188:	080180bc 	.word	0x080180bc
 800c18c:	08018094 	.word	0x08018094

0800c190 <memp_malloc>:
#if !MEMP_OVERFLOW_CHECK
memp_malloc(memp_t type)
#else
memp_malloc_fn(memp_t type, const char *file, const int line)
#endif
{
 800c190:	b580      	push	{r7, lr}
 800c192:	b084      	sub	sp, #16
 800c194:	af00      	add	r7, sp, #0
 800c196:	4603      	mov	r3, r0
 800c198:	71fb      	strb	r3, [r7, #7]
  void *memp;
  LWIP_ERROR("memp_malloc: type < MEMP_MAX", (type < MEMP_MAX), return NULL;);
 800c19a:	79fb      	ldrb	r3, [r7, #7]
 800c19c:	2b0c      	cmp	r3, #12
 800c19e:	d908      	bls.n	800c1b2 <memp_malloc+0x22>
 800c1a0:	4b0a      	ldr	r3, [pc, #40]	@ (800c1cc <memp_malloc+0x3c>)
 800c1a2:	f240 1257 	movw	r2, #343	@ 0x157
 800c1a6:	490a      	ldr	r1, [pc, #40]	@ (800c1d0 <memp_malloc+0x40>)
 800c1a8:	480a      	ldr	r0, [pc, #40]	@ (800c1d4 <memp_malloc+0x44>)
 800c1aa:	f00a fb77 	bl	801689c <iprintf>
 800c1ae:	2300      	movs	r3, #0
 800c1b0:	e008      	b.n	800c1c4 <memp_malloc+0x34>
#if MEMP_OVERFLOW_CHECK >= 2
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */

#if !MEMP_OVERFLOW_CHECK
  memp = do_memp_malloc_pool(memp_pools[type]);
 800c1b2:	79fb      	ldrb	r3, [r7, #7]
 800c1b4:	4a08      	ldr	r2, [pc, #32]	@ (800c1d8 <memp_malloc+0x48>)
 800c1b6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800c1ba:	4618      	mov	r0, r3
 800c1bc:	f7ff ff94 	bl	800c0e8 <do_memp_malloc_pool>
 800c1c0:	60f8      	str	r0, [r7, #12]
#else
  memp = do_memp_malloc_pool_fn(memp_pools[type], file, line);
#endif

  return memp;
 800c1c2:	68fb      	ldr	r3, [r7, #12]
}
 800c1c4:	4618      	mov	r0, r3
 800c1c6:	3710      	adds	r7, #16
 800c1c8:	46bd      	mov	sp, r7
 800c1ca:	bd80      	pop	{r7, pc}
 800c1cc:	08018040 	.word	0x08018040
 800c1d0:	080180d0 	.word	0x080180d0
 800c1d4:	08018094 	.word	0x08018094
 800c1d8:	0801aa2c 	.word	0x0801aa2c

0800c1dc <do_memp_free_pool>:

static void
do_memp_free_pool(const struct memp_desc *desc, void *mem)
{
 800c1dc:	b580      	push	{r7, lr}
 800c1de:	b084      	sub	sp, #16
 800c1e0:	af00      	add	r7, sp, #0
 800c1e2:	6078      	str	r0, [r7, #4]
 800c1e4:	6039      	str	r1, [r7, #0]
  struct memp *memp;
  SYS_ARCH_DECL_PROTECT(old_level);

  LWIP_ASSERT("memp_free: mem properly aligned",
 800c1e6:	683b      	ldr	r3, [r7, #0]
 800c1e8:	f003 0303 	and.w	r3, r3, #3
 800c1ec:	2b00      	cmp	r3, #0
 800c1ee:	d006      	beq.n	800c1fe <do_memp_free_pool+0x22>
 800c1f0:	4b0d      	ldr	r3, [pc, #52]	@ (800c228 <do_memp_free_pool+0x4c>)
 800c1f2:	f44f 72b6 	mov.w	r2, #364	@ 0x16c
 800c1f6:	490d      	ldr	r1, [pc, #52]	@ (800c22c <do_memp_free_pool+0x50>)
 800c1f8:	480d      	ldr	r0, [pc, #52]	@ (800c230 <do_memp_free_pool+0x54>)
 800c1fa:	f00a fb4f 	bl	801689c <iprintf>
              ((mem_ptr_t)mem % MEM_ALIGNMENT) == 0);

  /* cast through void* to get rid of alignment warnings */
  memp = (struct memp *)(void *)((u8_t *)mem - MEMP_SIZE);
 800c1fe:	683b      	ldr	r3, [r7, #0]
 800c200:	60fb      	str	r3, [r7, #12]

  SYS_ARCH_PROTECT(old_level);
 800c202:	f009 ff15 	bl	8016030 <sys_arch_protect>
 800c206:	60b8      	str	r0, [r7, #8]
#if MEMP_MEM_MALLOC
  LWIP_UNUSED_ARG(desc);
  SYS_ARCH_UNPROTECT(old_level);
  mem_free(memp);
#else /* MEMP_MEM_MALLOC */
  memp->next = *desc->tab;
 800c208:	687b      	ldr	r3, [r7, #4]
 800c20a:	689b      	ldr	r3, [r3, #8]
 800c20c:	681a      	ldr	r2, [r3, #0]
 800c20e:	68fb      	ldr	r3, [r7, #12]
 800c210:	601a      	str	r2, [r3, #0]
  *desc->tab = memp;
 800c212:	687b      	ldr	r3, [r7, #4]
 800c214:	689b      	ldr	r3, [r3, #8]
 800c216:	68fa      	ldr	r2, [r7, #12]
 800c218:	601a      	str	r2, [r3, #0]

#if MEMP_SANITY_CHECK
  LWIP_ASSERT("memp sanity", memp_sanity(desc));
#endif /* MEMP_SANITY_CHECK */

  SYS_ARCH_UNPROTECT(old_level);
 800c21a:	68b8      	ldr	r0, [r7, #8]
 800c21c:	f009 ff16 	bl	801604c <sys_arch_unprotect>
#endif /* !MEMP_MEM_MALLOC */
}
 800c220:	bf00      	nop
 800c222:	3710      	adds	r7, #16
 800c224:	46bd      	mov	sp, r7
 800c226:	bd80      	pop	{r7, pc}
 800c228:	08018040 	.word	0x08018040
 800c22c:	080180f0 	.word	0x080180f0
 800c230:	08018094 	.word	0x08018094

0800c234 <memp_free_pool>:
 * @param desc the pool where to put mem
 * @param mem the memp element to free
 */
void
memp_free_pool(const struct memp_desc *desc, void *mem)
{
 800c234:	b580      	push	{r7, lr}
 800c236:	b082      	sub	sp, #8
 800c238:	af00      	add	r7, sp, #0
 800c23a:	6078      	str	r0, [r7, #4]
 800c23c:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT("invalid pool desc", desc != NULL);
 800c23e:	687b      	ldr	r3, [r7, #4]
 800c240:	2b00      	cmp	r3, #0
 800c242:	d106      	bne.n	800c252 <memp_free_pool+0x1e>
 800c244:	4b0a      	ldr	r3, [pc, #40]	@ (800c270 <memp_free_pool+0x3c>)
 800c246:	f240 1295 	movw	r2, #405	@ 0x195
 800c24a:	490a      	ldr	r1, [pc, #40]	@ (800c274 <memp_free_pool+0x40>)
 800c24c:	480a      	ldr	r0, [pc, #40]	@ (800c278 <memp_free_pool+0x44>)
 800c24e:	f00a fb25 	bl	801689c <iprintf>
  if ((desc == NULL) || (mem == NULL)) {
 800c252:	687b      	ldr	r3, [r7, #4]
 800c254:	2b00      	cmp	r3, #0
 800c256:	d007      	beq.n	800c268 <memp_free_pool+0x34>
 800c258:	683b      	ldr	r3, [r7, #0]
 800c25a:	2b00      	cmp	r3, #0
 800c25c:	d004      	beq.n	800c268 <memp_free_pool+0x34>
    return;
  }

  do_memp_free_pool(desc, mem);
 800c25e:	6839      	ldr	r1, [r7, #0]
 800c260:	6878      	ldr	r0, [r7, #4]
 800c262:	f7ff ffbb 	bl	800c1dc <do_memp_free_pool>
 800c266:	e000      	b.n	800c26a <memp_free_pool+0x36>
    return;
 800c268:	bf00      	nop
}
 800c26a:	3708      	adds	r7, #8
 800c26c:	46bd      	mov	sp, r7
 800c26e:	bd80      	pop	{r7, pc}
 800c270:	08018040 	.word	0x08018040
 800c274:	080180bc 	.word	0x080180bc
 800c278:	08018094 	.word	0x08018094

0800c27c <memp_free>:
 * @param type the pool where to put mem
 * @param mem the memp element to free
 */
void
memp_free(memp_t type, void *mem)
{
 800c27c:	b580      	push	{r7, lr}
 800c27e:	b082      	sub	sp, #8
 800c280:	af00      	add	r7, sp, #0
 800c282:	4603      	mov	r3, r0
 800c284:	6039      	str	r1, [r7, #0]
 800c286:	71fb      	strb	r3, [r7, #7]
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  struct memp *old_first;
#endif

  LWIP_ERROR("memp_free: type < MEMP_MAX", (type < MEMP_MAX), return;);
 800c288:	79fb      	ldrb	r3, [r7, #7]
 800c28a:	2b0c      	cmp	r3, #12
 800c28c:	d907      	bls.n	800c29e <memp_free+0x22>
 800c28e:	4b0c      	ldr	r3, [pc, #48]	@ (800c2c0 <memp_free+0x44>)
 800c290:	f44f 72d5 	mov.w	r2, #426	@ 0x1aa
 800c294:	490b      	ldr	r1, [pc, #44]	@ (800c2c4 <memp_free+0x48>)
 800c296:	480c      	ldr	r0, [pc, #48]	@ (800c2c8 <memp_free+0x4c>)
 800c298:	f00a fb00 	bl	801689c <iprintf>
 800c29c:	e00c      	b.n	800c2b8 <memp_free+0x3c>

  if (mem == NULL) {
 800c29e:	683b      	ldr	r3, [r7, #0]
 800c2a0:	2b00      	cmp	r3, #0
 800c2a2:	d008      	beq.n	800c2b6 <memp_free+0x3a>

#ifdef LWIP_HOOK_MEMP_AVAILABLE
  old_first = *memp_pools[type]->tab;
#endif

  do_memp_free_pool(memp_pools[type], mem);
 800c2a4:	79fb      	ldrb	r3, [r7, #7]
 800c2a6:	4a09      	ldr	r2, [pc, #36]	@ (800c2cc <memp_free+0x50>)
 800c2a8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800c2ac:	6839      	ldr	r1, [r7, #0]
 800c2ae:	4618      	mov	r0, r3
 800c2b0:	f7ff ff94 	bl	800c1dc <do_memp_free_pool>
 800c2b4:	e000      	b.n	800c2b8 <memp_free+0x3c>
    return;
 800c2b6:	bf00      	nop
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  if (old_first == NULL) {
    LWIP_HOOK_MEMP_AVAILABLE(type);
  }
#endif
}
 800c2b8:	3708      	adds	r7, #8
 800c2ba:	46bd      	mov	sp, r7
 800c2bc:	bd80      	pop	{r7, pc}
 800c2be:	bf00      	nop
 800c2c0:	08018040 	.word	0x08018040
 800c2c4:	08018110 	.word	0x08018110
 800c2c8:	08018094 	.word	0x08018094
 800c2cc:	0801aa2c 	.word	0x0801aa2c

0800c2d0 <netif_init>:
}
#endif /* LWIP_HAVE_LOOPIF */

void
netif_init(void)
{
 800c2d0:	b480      	push	{r7}
 800c2d2:	af00      	add	r7, sp, #0

  netif_set_link_up(&loop_netif);
  netif_set_up(&loop_netif);

#endif /* LWIP_HAVE_LOOPIF */
}
 800c2d4:	bf00      	nop
 800c2d6:	46bd      	mov	sp, r7
 800c2d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2dc:	4770      	bx	lr
	...

0800c2e0 <netif_add>:
netif_add(struct netif *netif,
#if LWIP_IPV4
          const ip4_addr_t *ipaddr, const ip4_addr_t *netmask, const ip4_addr_t *gw,
#endif /* LWIP_IPV4 */
          void *state, netif_init_fn init, netif_input_fn input)
{
 800c2e0:	b580      	push	{r7, lr}
 800c2e2:	b086      	sub	sp, #24
 800c2e4:	af00      	add	r7, sp, #0
 800c2e6:	60f8      	str	r0, [r7, #12]
 800c2e8:	60b9      	str	r1, [r7, #8]
 800c2ea:	607a      	str	r2, [r7, #4]
 800c2ec:	603b      	str	r3, [r7, #0]
#if LWIP_IPV6
  s8_t i;
#endif

  LWIP_ASSERT_CORE_LOCKED();
 800c2ee:	f7fb f99d 	bl	800762c <sys_check_core_locking>
    LWIP_ASSERT("single netif already set", 0);
    return NULL;
  }
#endif

  LWIP_ERROR("netif_add: invalid netif", netif != NULL, return NULL);
 800c2f2:	68fb      	ldr	r3, [r7, #12]
 800c2f4:	2b00      	cmp	r3, #0
 800c2f6:	d108      	bne.n	800c30a <netif_add+0x2a>
 800c2f8:	4b57      	ldr	r3, [pc, #348]	@ (800c458 <netif_add+0x178>)
 800c2fa:	f240 1227 	movw	r2, #295	@ 0x127
 800c2fe:	4957      	ldr	r1, [pc, #348]	@ (800c45c <netif_add+0x17c>)
 800c300:	4857      	ldr	r0, [pc, #348]	@ (800c460 <netif_add+0x180>)
 800c302:	f00a facb 	bl	801689c <iprintf>
 800c306:	2300      	movs	r3, #0
 800c308:	e0a2      	b.n	800c450 <netif_add+0x170>
  LWIP_ERROR("netif_add: No init function given", init != NULL, return NULL);
 800c30a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c30c:	2b00      	cmp	r3, #0
 800c30e:	d108      	bne.n	800c322 <netif_add+0x42>
 800c310:	4b51      	ldr	r3, [pc, #324]	@ (800c458 <netif_add+0x178>)
 800c312:	f44f 7294 	mov.w	r2, #296	@ 0x128
 800c316:	4953      	ldr	r1, [pc, #332]	@ (800c464 <netif_add+0x184>)
 800c318:	4851      	ldr	r0, [pc, #324]	@ (800c460 <netif_add+0x180>)
 800c31a:	f00a fabf 	bl	801689c <iprintf>
 800c31e:	2300      	movs	r3, #0
 800c320:	e096      	b.n	800c450 <netif_add+0x170>

#if LWIP_IPV4
  if (ipaddr == NULL) {
 800c322:	68bb      	ldr	r3, [r7, #8]
 800c324:	2b00      	cmp	r3, #0
 800c326:	d101      	bne.n	800c32c <netif_add+0x4c>
    ipaddr = ip_2_ip4(IP4_ADDR_ANY);
 800c328:	4b4f      	ldr	r3, [pc, #316]	@ (800c468 <netif_add+0x188>)
 800c32a:	60bb      	str	r3, [r7, #8]
  }
  if (netmask == NULL) {
 800c32c:	687b      	ldr	r3, [r7, #4]
 800c32e:	2b00      	cmp	r3, #0
 800c330:	d101      	bne.n	800c336 <netif_add+0x56>
    netmask = ip_2_ip4(IP4_ADDR_ANY);
 800c332:	4b4d      	ldr	r3, [pc, #308]	@ (800c468 <netif_add+0x188>)
 800c334:	607b      	str	r3, [r7, #4]
  }
  if (gw == NULL) {
 800c336:	683b      	ldr	r3, [r7, #0]
 800c338:	2b00      	cmp	r3, #0
 800c33a:	d101      	bne.n	800c340 <netif_add+0x60>
    gw = ip_2_ip4(IP4_ADDR_ANY);
 800c33c:	4b4a      	ldr	r3, [pc, #296]	@ (800c468 <netif_add+0x188>)
 800c33e:	603b      	str	r3, [r7, #0]
  }

  /* reset new interface configuration state */
  ip_addr_set_zero_ip4(&netif->ip_addr);
 800c340:	68fb      	ldr	r3, [r7, #12]
 800c342:	2200      	movs	r2, #0
 800c344:	605a      	str	r2, [r3, #4]
  ip_addr_set_zero_ip4(&netif->netmask);
 800c346:	68fb      	ldr	r3, [r7, #12]
 800c348:	2200      	movs	r2, #0
 800c34a:	609a      	str	r2, [r3, #8]
  ip_addr_set_zero_ip4(&netif->gw);
 800c34c:	68fb      	ldr	r3, [r7, #12]
 800c34e:	2200      	movs	r2, #0
 800c350:	60da      	str	r2, [r3, #12]
  netif->output = netif_null_output_ip4;
 800c352:	68fb      	ldr	r3, [r7, #12]
 800c354:	4a45      	ldr	r2, [pc, #276]	@ (800c46c <netif_add+0x18c>)
 800c356:	615a      	str	r2, [r3, #20]
#endif /* LWIP_IPV6_ADDRESS_LIFETIMES */
  }
  netif->output_ip6 = netif_null_output_ip6;
#endif /* LWIP_IPV6 */
  NETIF_SET_CHECKSUM_CTRL(netif, NETIF_CHECKSUM_ENABLE_ALL);
  netif->mtu = 0;
 800c358:	68fb      	ldr	r3, [r7, #12]
 800c35a:	2200      	movs	r2, #0
 800c35c:	849a      	strh	r2, [r3, #36]	@ 0x24
  netif->flags = 0;
 800c35e:	68fb      	ldr	r3, [r7, #12]
 800c360:	2200      	movs	r2, #0
 800c362:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
#endif /* LWIP_IPV6 */
#if LWIP_NETIF_STATUS_CALLBACK
  netif->status_callback = NULL;
#endif /* LWIP_NETIF_STATUS_CALLBACK */
#if LWIP_NETIF_LINK_CALLBACK
  netif->link_callback = NULL;
 800c366:	68fb      	ldr	r3, [r7, #12]
 800c368:	2200      	movs	r2, #0
 800c36a:	61da      	str	r2, [r3, #28]
  netif->loop_first = NULL;
  netif->loop_last = NULL;
#endif /* ENABLE_LOOPBACK */

  /* remember netif specific state information data */
  netif->state = state;
 800c36c:	68fb      	ldr	r3, [r7, #12]
 800c36e:	6a3a      	ldr	r2, [r7, #32]
 800c370:	621a      	str	r2, [r3, #32]
  netif->num = netif_num;
 800c372:	4b3f      	ldr	r3, [pc, #252]	@ (800c470 <netif_add+0x190>)
 800c374:	781a      	ldrb	r2, [r3, #0]
 800c376:	68fb      	ldr	r3, [r7, #12]
 800c378:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  netif->input = input;
 800c37c:	68fb      	ldr	r3, [r7, #12]
 800c37e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800c380:	611a      	str	r2, [r3, #16]
#if ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS
  netif->loop_cnt_current = 0;
#endif /* ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS */

#if LWIP_IPV4
  netif_set_addr(netif, ipaddr, netmask, gw);
 800c382:	683b      	ldr	r3, [r7, #0]
 800c384:	687a      	ldr	r2, [r7, #4]
 800c386:	68b9      	ldr	r1, [r7, #8]
 800c388:	68f8      	ldr	r0, [r7, #12]
 800c38a:	f000 f913 	bl	800c5b4 <netif_set_addr>
#endif /* LWIP_IPV4 */

  /* call user specified initialization function for netif */
  if (init(netif) != ERR_OK) {
 800c38e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c390:	68f8      	ldr	r0, [r7, #12]
 800c392:	4798      	blx	r3
 800c394:	4603      	mov	r3, r0
 800c396:	2b00      	cmp	r3, #0
 800c398:	d001      	beq.n	800c39e <netif_add+0xbe>
    return NULL;
 800c39a:	2300      	movs	r3, #0
 800c39c:	e058      	b.n	800c450 <netif_add+0x170>
     */
  {
    struct netif *netif2;
    int num_netifs;
    do {
      if (netif->num == 255) {
 800c39e:	68fb      	ldr	r3, [r7, #12]
 800c3a0:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800c3a4:	2bff      	cmp	r3, #255	@ 0xff
 800c3a6:	d103      	bne.n	800c3b0 <netif_add+0xd0>
        netif->num = 0;
 800c3a8:	68fb      	ldr	r3, [r7, #12]
 800c3aa:	2200      	movs	r2, #0
 800c3ac:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      }
      num_netifs = 0;
 800c3b0:	2300      	movs	r3, #0
 800c3b2:	613b      	str	r3, [r7, #16]
      for (netif2 = netif_list; netif2 != NULL; netif2 = netif2->next) {
 800c3b4:	4b2f      	ldr	r3, [pc, #188]	@ (800c474 <netif_add+0x194>)
 800c3b6:	681b      	ldr	r3, [r3, #0]
 800c3b8:	617b      	str	r3, [r7, #20]
 800c3ba:	e02b      	b.n	800c414 <netif_add+0x134>
        LWIP_ASSERT("netif already added", netif2 != netif);
 800c3bc:	697a      	ldr	r2, [r7, #20]
 800c3be:	68fb      	ldr	r3, [r7, #12]
 800c3c0:	429a      	cmp	r2, r3
 800c3c2:	d106      	bne.n	800c3d2 <netif_add+0xf2>
 800c3c4:	4b24      	ldr	r3, [pc, #144]	@ (800c458 <netif_add+0x178>)
 800c3c6:	f240 128b 	movw	r2, #395	@ 0x18b
 800c3ca:	492b      	ldr	r1, [pc, #172]	@ (800c478 <netif_add+0x198>)
 800c3cc:	4824      	ldr	r0, [pc, #144]	@ (800c460 <netif_add+0x180>)
 800c3ce:	f00a fa65 	bl	801689c <iprintf>
        num_netifs++;
 800c3d2:	693b      	ldr	r3, [r7, #16]
 800c3d4:	3301      	adds	r3, #1
 800c3d6:	613b      	str	r3, [r7, #16]
        LWIP_ASSERT("too many netifs, max. supported number is 255", num_netifs <= 255);
 800c3d8:	693b      	ldr	r3, [r7, #16]
 800c3da:	2bff      	cmp	r3, #255	@ 0xff
 800c3dc:	dd06      	ble.n	800c3ec <netif_add+0x10c>
 800c3de:	4b1e      	ldr	r3, [pc, #120]	@ (800c458 <netif_add+0x178>)
 800c3e0:	f240 128d 	movw	r2, #397	@ 0x18d
 800c3e4:	4925      	ldr	r1, [pc, #148]	@ (800c47c <netif_add+0x19c>)
 800c3e6:	481e      	ldr	r0, [pc, #120]	@ (800c460 <netif_add+0x180>)
 800c3e8:	f00a fa58 	bl	801689c <iprintf>
        if (netif2->num == netif->num) {
 800c3ec:	697b      	ldr	r3, [r7, #20]
 800c3ee:	f893 2030 	ldrb.w	r2, [r3, #48]	@ 0x30
 800c3f2:	68fb      	ldr	r3, [r7, #12]
 800c3f4:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800c3f8:	429a      	cmp	r2, r3
 800c3fa:	d108      	bne.n	800c40e <netif_add+0x12e>
          netif->num++;
 800c3fc:	68fb      	ldr	r3, [r7, #12]
 800c3fe:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800c402:	3301      	adds	r3, #1
 800c404:	b2da      	uxtb	r2, r3
 800c406:	68fb      	ldr	r3, [r7, #12]
 800c408:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
          break;
 800c40c:	e005      	b.n	800c41a <netif_add+0x13a>
      for (netif2 = netif_list; netif2 != NULL; netif2 = netif2->next) {
 800c40e:	697b      	ldr	r3, [r7, #20]
 800c410:	681b      	ldr	r3, [r3, #0]
 800c412:	617b      	str	r3, [r7, #20]
 800c414:	697b      	ldr	r3, [r7, #20]
 800c416:	2b00      	cmp	r3, #0
 800c418:	d1d0      	bne.n	800c3bc <netif_add+0xdc>
        }
      }
    } while (netif2 != NULL);
 800c41a:	697b      	ldr	r3, [r7, #20]
 800c41c:	2b00      	cmp	r3, #0
 800c41e:	d1be      	bne.n	800c39e <netif_add+0xbe>
  }
  if (netif->num == 254) {
 800c420:	68fb      	ldr	r3, [r7, #12]
 800c422:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800c426:	2bfe      	cmp	r3, #254	@ 0xfe
 800c428:	d103      	bne.n	800c432 <netif_add+0x152>
    netif_num = 0;
 800c42a:	4b11      	ldr	r3, [pc, #68]	@ (800c470 <netif_add+0x190>)
 800c42c:	2200      	movs	r2, #0
 800c42e:	701a      	strb	r2, [r3, #0]
 800c430:	e006      	b.n	800c440 <netif_add+0x160>
  } else {
    netif_num = (u8_t)(netif->num + 1);
 800c432:	68fb      	ldr	r3, [r7, #12]
 800c434:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800c438:	3301      	adds	r3, #1
 800c43a:	b2da      	uxtb	r2, r3
 800c43c:	4b0c      	ldr	r3, [pc, #48]	@ (800c470 <netif_add+0x190>)
 800c43e:	701a      	strb	r2, [r3, #0]
  }

  /* add this netif to the list */
  netif->next = netif_list;
 800c440:	4b0c      	ldr	r3, [pc, #48]	@ (800c474 <netif_add+0x194>)
 800c442:	681a      	ldr	r2, [r3, #0]
 800c444:	68fb      	ldr	r3, [r7, #12]
 800c446:	601a      	str	r2, [r3, #0]
  netif_list = netif;
 800c448:	4a0a      	ldr	r2, [pc, #40]	@ (800c474 <netif_add+0x194>)
 800c44a:	68fb      	ldr	r3, [r7, #12]
 800c44c:	6013      	str	r3, [r2, #0]
#endif /* LWIP_IPV4 */
  LWIP_DEBUGF(NETIF_DEBUG, ("\n"));

  netif_invoke_ext_callback(netif, LWIP_NSC_NETIF_ADDED, NULL);

  return netif;
 800c44e:	68fb      	ldr	r3, [r7, #12]
}
 800c450:	4618      	mov	r0, r3
 800c452:	3718      	adds	r7, #24
 800c454:	46bd      	mov	sp, r7
 800c456:	bd80      	pop	{r7, pc}
 800c458:	0801812c 	.word	0x0801812c
 800c45c:	080181c0 	.word	0x080181c0
 800c460:	0801817c 	.word	0x0801817c
 800c464:	080181dc 	.word	0x080181dc
 800c468:	0801aaa0 	.word	0x0801aaa0
 800c46c:	0800c8a3 	.word	0x0800c8a3
 800c470:	24007df4 	.word	0x24007df4
 800c474:	24007dec 	.word	0x24007dec
 800c478:	08018200 	.word	0x08018200
 800c47c:	08018214 	.word	0x08018214

0800c480 <netif_do_ip_addr_changed>:

static void
netif_do_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 800c480:	b580      	push	{r7, lr}
 800c482:	b082      	sub	sp, #8
 800c484:	af00      	add	r7, sp, #0
 800c486:	6078      	str	r0, [r7, #4]
 800c488:	6039      	str	r1, [r7, #0]
#if LWIP_TCP
  tcp_netif_ip_addr_changed(old_addr, new_addr);
 800c48a:	6839      	ldr	r1, [r7, #0]
 800c48c:	6878      	ldr	r0, [r7, #4]
 800c48e:	f002 fc31 	bl	800ecf4 <tcp_netif_ip_addr_changed>
#endif /* LWIP_TCP */
#if LWIP_UDP
  udp_netif_ip_addr_changed(old_addr, new_addr);
 800c492:	6839      	ldr	r1, [r7, #0]
 800c494:	6878      	ldr	r0, [r7, #4]
 800c496:	f007 f825 	bl	80134e4 <udp_netif_ip_addr_changed>
#endif /* LWIP_UDP */
#if LWIP_RAW
  raw_netif_ip_addr_changed(old_addr, new_addr);
#endif /* LWIP_RAW */
}
 800c49a:	bf00      	nop
 800c49c:	3708      	adds	r7, #8
 800c49e:	46bd      	mov	sp, r7
 800c4a0:	bd80      	pop	{r7, pc}
	...

0800c4a4 <netif_do_set_ipaddr>:

#if LWIP_IPV4
static int
netif_do_set_ipaddr(struct netif *netif, const ip4_addr_t *ipaddr, ip_addr_t *old_addr)
{
 800c4a4:	b580      	push	{r7, lr}
 800c4a6:	b086      	sub	sp, #24
 800c4a8:	af00      	add	r7, sp, #0
 800c4aa:	60f8      	str	r0, [r7, #12]
 800c4ac:	60b9      	str	r1, [r7, #8]
 800c4ae:	607a      	str	r2, [r7, #4]
  LWIP_ASSERT("invalid pointer", ipaddr != NULL);
 800c4b0:	68bb      	ldr	r3, [r7, #8]
 800c4b2:	2b00      	cmp	r3, #0
 800c4b4:	d106      	bne.n	800c4c4 <netif_do_set_ipaddr+0x20>
 800c4b6:	4b1d      	ldr	r3, [pc, #116]	@ (800c52c <netif_do_set_ipaddr+0x88>)
 800c4b8:	f240 12cb 	movw	r2, #459	@ 0x1cb
 800c4bc:	491c      	ldr	r1, [pc, #112]	@ (800c530 <netif_do_set_ipaddr+0x8c>)
 800c4be:	481d      	ldr	r0, [pc, #116]	@ (800c534 <netif_do_set_ipaddr+0x90>)
 800c4c0:	f00a f9ec 	bl	801689c <iprintf>
  LWIP_ASSERT("invalid pointer", old_addr != NULL);
 800c4c4:	687b      	ldr	r3, [r7, #4]
 800c4c6:	2b00      	cmp	r3, #0
 800c4c8:	d106      	bne.n	800c4d8 <netif_do_set_ipaddr+0x34>
 800c4ca:	4b18      	ldr	r3, [pc, #96]	@ (800c52c <netif_do_set_ipaddr+0x88>)
 800c4cc:	f44f 72e6 	mov.w	r2, #460	@ 0x1cc
 800c4d0:	4917      	ldr	r1, [pc, #92]	@ (800c530 <netif_do_set_ipaddr+0x8c>)
 800c4d2:	4818      	ldr	r0, [pc, #96]	@ (800c534 <netif_do_set_ipaddr+0x90>)
 800c4d4:	f00a f9e2 	bl	801689c <iprintf>

  /* address is actually being changed? */
  if (ip4_addr_cmp(ipaddr, netif_ip4_addr(netif)) == 0) {
 800c4d8:	68bb      	ldr	r3, [r7, #8]
 800c4da:	681a      	ldr	r2, [r3, #0]
 800c4dc:	68fb      	ldr	r3, [r7, #12]
 800c4de:	3304      	adds	r3, #4
 800c4e0:	681b      	ldr	r3, [r3, #0]
 800c4e2:	429a      	cmp	r2, r3
 800c4e4:	d01c      	beq.n	800c520 <netif_do_set_ipaddr+0x7c>
    ip_addr_t new_addr;
    *ip_2_ip4(&new_addr) = *ipaddr;
 800c4e6:	68bb      	ldr	r3, [r7, #8]
 800c4e8:	681b      	ldr	r3, [r3, #0]
 800c4ea:	617b      	str	r3, [r7, #20]
    IP_SET_TYPE_VAL(new_addr, IPADDR_TYPE_V4);

    ip_addr_copy(*old_addr, *netif_ip_addr4(netif));
 800c4ec:	68fb      	ldr	r3, [r7, #12]
 800c4ee:	3304      	adds	r3, #4
 800c4f0:	681a      	ldr	r2, [r3, #0]
 800c4f2:	687b      	ldr	r3, [r7, #4]
 800c4f4:	601a      	str	r2, [r3, #0]

    LWIP_DEBUGF(NETIF_DEBUG | LWIP_DBG_STATE, ("netif_set_ipaddr: netif address being changed\n"));
    netif_do_ip_addr_changed(old_addr, &new_addr);
 800c4f6:	f107 0314 	add.w	r3, r7, #20
 800c4fa:	4619      	mov	r1, r3
 800c4fc:	6878      	ldr	r0, [r7, #4]
 800c4fe:	f7ff ffbf 	bl	800c480 <netif_do_ip_addr_changed>

    mib2_remove_ip4(netif);
    mib2_remove_route_ip4(0, netif);
    /* set new IP address to netif */
    ip4_addr_set(ip_2_ip4(&netif->ip_addr), ipaddr);
 800c502:	68bb      	ldr	r3, [r7, #8]
 800c504:	2b00      	cmp	r3, #0
 800c506:	d002      	beq.n	800c50e <netif_do_set_ipaddr+0x6a>
 800c508:	68bb      	ldr	r3, [r7, #8]
 800c50a:	681b      	ldr	r3, [r3, #0]
 800c50c:	e000      	b.n	800c510 <netif_do_set_ipaddr+0x6c>
 800c50e:	2300      	movs	r3, #0
 800c510:	68fa      	ldr	r2, [r7, #12]
 800c512:	6053      	str	r3, [r2, #4]
    IP_SET_TYPE_VAL(netif->ip_addr, IPADDR_TYPE_V4);
    mib2_add_ip4(netif);
    mib2_add_route_ip4(0, netif);

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4);
 800c514:	2101      	movs	r1, #1
 800c516:	68f8      	ldr	r0, [r7, #12]
 800c518:	f000 f8d6 	bl	800c6c8 <netif_issue_reports>

    NETIF_STATUS_CALLBACK(netif);
    return 1; /* address changed */
 800c51c:	2301      	movs	r3, #1
 800c51e:	e000      	b.n	800c522 <netif_do_set_ipaddr+0x7e>
  }
  return 0; /* address unchanged */
 800c520:	2300      	movs	r3, #0
}
 800c522:	4618      	mov	r0, r3
 800c524:	3718      	adds	r7, #24
 800c526:	46bd      	mov	sp, r7
 800c528:	bd80      	pop	{r7, pc}
 800c52a:	bf00      	nop
 800c52c:	0801812c 	.word	0x0801812c
 800c530:	08018244 	.word	0x08018244
 800c534:	0801817c 	.word	0x0801817c

0800c538 <netif_do_set_netmask>:
  }
}

static int
netif_do_set_netmask(struct netif *netif, const ip4_addr_t *netmask, ip_addr_t *old_nm)
{
 800c538:	b480      	push	{r7}
 800c53a:	b085      	sub	sp, #20
 800c53c:	af00      	add	r7, sp, #0
 800c53e:	60f8      	str	r0, [r7, #12]
 800c540:	60b9      	str	r1, [r7, #8]
 800c542:	607a      	str	r2, [r7, #4]
  /* address is actually being changed? */
  if (ip4_addr_cmp(netmask, netif_ip4_netmask(netif)) == 0) {
 800c544:	68bb      	ldr	r3, [r7, #8]
 800c546:	681a      	ldr	r2, [r3, #0]
 800c548:	68fb      	ldr	r3, [r7, #12]
 800c54a:	3308      	adds	r3, #8
 800c54c:	681b      	ldr	r3, [r3, #0]
 800c54e:	429a      	cmp	r2, r3
 800c550:	d00a      	beq.n	800c568 <netif_do_set_netmask+0x30>
#else
    LWIP_UNUSED_ARG(old_nm);
#endif
    mib2_remove_route_ip4(0, netif);
    /* set new netmask to netif */
    ip4_addr_set(ip_2_ip4(&netif->netmask), netmask);
 800c552:	68bb      	ldr	r3, [r7, #8]
 800c554:	2b00      	cmp	r3, #0
 800c556:	d002      	beq.n	800c55e <netif_do_set_netmask+0x26>
 800c558:	68bb      	ldr	r3, [r7, #8]
 800c55a:	681b      	ldr	r3, [r3, #0]
 800c55c:	e000      	b.n	800c560 <netif_do_set_netmask+0x28>
 800c55e:	2300      	movs	r3, #0
 800c560:	68fa      	ldr	r2, [r7, #12]
 800c562:	6093      	str	r3, [r2, #8]
                netif->name[0], netif->name[1],
                ip4_addr1_16(netif_ip4_netmask(netif)),
                ip4_addr2_16(netif_ip4_netmask(netif)),
                ip4_addr3_16(netif_ip4_netmask(netif)),
                ip4_addr4_16(netif_ip4_netmask(netif))));
    return 1; /* netmask changed */
 800c564:	2301      	movs	r3, #1
 800c566:	e000      	b.n	800c56a <netif_do_set_netmask+0x32>
  }
  return 0; /* netmask unchanged */
 800c568:	2300      	movs	r3, #0
}
 800c56a:	4618      	mov	r0, r3
 800c56c:	3714      	adds	r7, #20
 800c56e:	46bd      	mov	sp, r7
 800c570:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c574:	4770      	bx	lr

0800c576 <netif_do_set_gw>:
  }
}

static int
netif_do_set_gw(struct netif *netif, const ip4_addr_t *gw, ip_addr_t *old_gw)
{
 800c576:	b480      	push	{r7}
 800c578:	b085      	sub	sp, #20
 800c57a:	af00      	add	r7, sp, #0
 800c57c:	60f8      	str	r0, [r7, #12]
 800c57e:	60b9      	str	r1, [r7, #8]
 800c580:	607a      	str	r2, [r7, #4]
  /* address is actually being changed? */
  if (ip4_addr_cmp(gw, netif_ip4_gw(netif)) == 0) {
 800c582:	68bb      	ldr	r3, [r7, #8]
 800c584:	681a      	ldr	r2, [r3, #0]
 800c586:	68fb      	ldr	r3, [r7, #12]
 800c588:	330c      	adds	r3, #12
 800c58a:	681b      	ldr	r3, [r3, #0]
 800c58c:	429a      	cmp	r2, r3
 800c58e:	d00a      	beq.n	800c5a6 <netif_do_set_gw+0x30>
    ip_addr_copy(*old_gw, *netif_ip_gw4(netif));
#else
    LWIP_UNUSED_ARG(old_gw);
#endif

    ip4_addr_set(ip_2_ip4(&netif->gw), gw);
 800c590:	68bb      	ldr	r3, [r7, #8]
 800c592:	2b00      	cmp	r3, #0
 800c594:	d002      	beq.n	800c59c <netif_do_set_gw+0x26>
 800c596:	68bb      	ldr	r3, [r7, #8]
 800c598:	681b      	ldr	r3, [r3, #0]
 800c59a:	e000      	b.n	800c59e <netif_do_set_gw+0x28>
 800c59c:	2300      	movs	r3, #0
 800c59e:	68fa      	ldr	r2, [r7, #12]
 800c5a0:	60d3      	str	r3, [r2, #12]
                netif->name[0], netif->name[1],
                ip4_addr1_16(netif_ip4_gw(netif)),
                ip4_addr2_16(netif_ip4_gw(netif)),
                ip4_addr3_16(netif_ip4_gw(netif)),
                ip4_addr4_16(netif_ip4_gw(netif))));
    return 1; /* gateway changed */
 800c5a2:	2301      	movs	r3, #1
 800c5a4:	e000      	b.n	800c5a8 <netif_do_set_gw+0x32>
  }
  return 0; /* gateway unchanged */
 800c5a6:	2300      	movs	r3, #0
}
 800c5a8:	4618      	mov	r0, r3
 800c5aa:	3714      	adds	r7, #20
 800c5ac:	46bd      	mov	sp, r7
 800c5ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5b2:	4770      	bx	lr

0800c5b4 <netif_set_addr>:
 * @param gw the new default gateway
 */
void
netif_set_addr(struct netif *netif, const ip4_addr_t *ipaddr, const ip4_addr_t *netmask,
               const ip4_addr_t *gw)
{
 800c5b4:	b580      	push	{r7, lr}
 800c5b6:	b088      	sub	sp, #32
 800c5b8:	af00      	add	r7, sp, #0
 800c5ba:	60f8      	str	r0, [r7, #12]
 800c5bc:	60b9      	str	r1, [r7, #8]
 800c5be:	607a      	str	r2, [r7, #4]
 800c5c0:	603b      	str	r3, [r7, #0]
  ip_addr_t old_nm_val;
  ip_addr_t old_gw_val;
  ip_addr_t *old_nm = &old_nm_val;
  ip_addr_t *old_gw = &old_gw_val;
#else
  ip_addr_t *old_nm = NULL;
 800c5c2:	2300      	movs	r3, #0
 800c5c4:	61fb      	str	r3, [r7, #28]
  ip_addr_t *old_gw = NULL;
 800c5c6:	2300      	movs	r3, #0
 800c5c8:	61bb      	str	r3, [r7, #24]
#endif
  ip_addr_t old_addr;
  int remove;

  LWIP_ASSERT_CORE_LOCKED();
 800c5ca:	f7fb f82f 	bl	800762c <sys_check_core_locking>

  /* Don't propagate NULL pointer (IPv4 ANY) to subsequent functions */
  if (ipaddr == NULL) {
 800c5ce:	68bb      	ldr	r3, [r7, #8]
 800c5d0:	2b00      	cmp	r3, #0
 800c5d2:	d101      	bne.n	800c5d8 <netif_set_addr+0x24>
    ipaddr = IP4_ADDR_ANY4;
 800c5d4:	4b1c      	ldr	r3, [pc, #112]	@ (800c648 <netif_set_addr+0x94>)
 800c5d6:	60bb      	str	r3, [r7, #8]
  }
  if (netmask == NULL) {
 800c5d8:	687b      	ldr	r3, [r7, #4]
 800c5da:	2b00      	cmp	r3, #0
 800c5dc:	d101      	bne.n	800c5e2 <netif_set_addr+0x2e>
    netmask = IP4_ADDR_ANY4;
 800c5de:	4b1a      	ldr	r3, [pc, #104]	@ (800c648 <netif_set_addr+0x94>)
 800c5e0:	607b      	str	r3, [r7, #4]
  }
  if (gw == NULL) {
 800c5e2:	683b      	ldr	r3, [r7, #0]
 800c5e4:	2b00      	cmp	r3, #0
 800c5e6:	d101      	bne.n	800c5ec <netif_set_addr+0x38>
    gw = IP4_ADDR_ANY4;
 800c5e8:	4b17      	ldr	r3, [pc, #92]	@ (800c648 <netif_set_addr+0x94>)
 800c5ea:	603b      	str	r3, [r7, #0]
  }

  remove = ip4_addr_isany(ipaddr);
 800c5ec:	68bb      	ldr	r3, [r7, #8]
 800c5ee:	2b00      	cmp	r3, #0
 800c5f0:	d003      	beq.n	800c5fa <netif_set_addr+0x46>
 800c5f2:	68bb      	ldr	r3, [r7, #8]
 800c5f4:	681b      	ldr	r3, [r3, #0]
 800c5f6:	2b00      	cmp	r3, #0
 800c5f8:	d101      	bne.n	800c5fe <netif_set_addr+0x4a>
 800c5fa:	2301      	movs	r3, #1
 800c5fc:	e000      	b.n	800c600 <netif_set_addr+0x4c>
 800c5fe:	2300      	movs	r3, #0
 800c600:	617b      	str	r3, [r7, #20]
  if (remove) {
 800c602:	697b      	ldr	r3, [r7, #20]
 800c604:	2b00      	cmp	r3, #0
 800c606:	d006      	beq.n	800c616 <netif_set_addr+0x62>
    /* when removing an address, we have to remove it *before* changing netmask/gw
       to ensure that tcp RST segment can be sent correctly */
    if (netif_do_set_ipaddr(netif, ipaddr, &old_addr)) {
 800c608:	f107 0310 	add.w	r3, r7, #16
 800c60c:	461a      	mov	r2, r3
 800c60e:	68b9      	ldr	r1, [r7, #8]
 800c610:	68f8      	ldr	r0, [r7, #12]
 800c612:	f7ff ff47 	bl	800c4a4 <netif_do_set_ipaddr>
      change_reason |= LWIP_NSC_IPV4_ADDRESS_CHANGED;
      cb_args.ipv4_changed.old_address = &old_addr;
#endif
    }
  }
  if (netif_do_set_netmask(netif, netmask, old_nm)) {
 800c616:	69fa      	ldr	r2, [r7, #28]
 800c618:	6879      	ldr	r1, [r7, #4]
 800c61a:	68f8      	ldr	r0, [r7, #12]
 800c61c:	f7ff ff8c 	bl	800c538 <netif_do_set_netmask>
#if LWIP_NETIF_EXT_STATUS_CALLBACK
    change_reason |= LWIP_NSC_IPV4_NETMASK_CHANGED;
    cb_args.ipv4_changed.old_netmask = old_nm;
#endif
  }
  if (netif_do_set_gw(netif, gw, old_gw)) {
 800c620:	69ba      	ldr	r2, [r7, #24]
 800c622:	6839      	ldr	r1, [r7, #0]
 800c624:	68f8      	ldr	r0, [r7, #12]
 800c626:	f7ff ffa6 	bl	800c576 <netif_do_set_gw>
#if LWIP_NETIF_EXT_STATUS_CALLBACK
    change_reason |= LWIP_NSC_IPV4_GATEWAY_CHANGED;
    cb_args.ipv4_changed.old_gw = old_gw;
#endif
  }
  if (!remove) {
 800c62a:	697b      	ldr	r3, [r7, #20]
 800c62c:	2b00      	cmp	r3, #0
 800c62e:	d106      	bne.n	800c63e <netif_set_addr+0x8a>
    /* set ipaddr last to ensure netmask/gw have been set when status callback is called */
    if (netif_do_set_ipaddr(netif, ipaddr, &old_addr)) {
 800c630:	f107 0310 	add.w	r3, r7, #16
 800c634:	461a      	mov	r2, r3
 800c636:	68b9      	ldr	r1, [r7, #8]
 800c638:	68f8      	ldr	r0, [r7, #12]
 800c63a:	f7ff ff33 	bl	800c4a4 <netif_do_set_ipaddr>
  if (change_reason != LWIP_NSC_NONE) {
    change_reason |= LWIP_NSC_IPV4_SETTINGS_CHANGED;
    netif_invoke_ext_callback(netif, change_reason, &cb_args);
  }
#endif
}
 800c63e:	bf00      	nop
 800c640:	3720      	adds	r7, #32
 800c642:	46bd      	mov	sp, r7
 800c644:	bd80      	pop	{r7, pc}
 800c646:	bf00      	nop
 800c648:	0801aaa0 	.word	0x0801aaa0

0800c64c <netif_set_default>:
 *
 * @param netif the default network interface
 */
void
netif_set_default(struct netif *netif)
{
 800c64c:	b580      	push	{r7, lr}
 800c64e:	b082      	sub	sp, #8
 800c650:	af00      	add	r7, sp, #0
 800c652:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();
 800c654:	f7fa ffea 	bl	800762c <sys_check_core_locking>
    mib2_remove_route_ip4(1, netif);
  } else {
    /* install default route */
    mib2_add_route_ip4(1, netif);
  }
  netif_default = netif;
 800c658:	4a03      	ldr	r2, [pc, #12]	@ (800c668 <netif_set_default+0x1c>)
 800c65a:	687b      	ldr	r3, [r7, #4]
 800c65c:	6013      	str	r3, [r2, #0]
  LWIP_DEBUGF(NETIF_DEBUG, ("netif: setting default interface %c%c\n",
                            netif ? netif->name[0] : '\'', netif ? netif->name[1] : '\''));
}
 800c65e:	bf00      	nop
 800c660:	3708      	adds	r7, #8
 800c662:	46bd      	mov	sp, r7
 800c664:	bd80      	pop	{r7, pc}
 800c666:	bf00      	nop
 800c668:	24007df0 	.word	0x24007df0

0800c66c <netif_set_up>:
 * Bring an interface up, available for processing
 * traffic.
 */
void
netif_set_up(struct netif *netif)
{
 800c66c:	b580      	push	{r7, lr}
 800c66e:	b082      	sub	sp, #8
 800c670:	af00      	add	r7, sp, #0
 800c672:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();
 800c674:	f7fa ffda 	bl	800762c <sys_check_core_locking>

  LWIP_ERROR("netif_set_up: invalid netif", netif != NULL, return);
 800c678:	687b      	ldr	r3, [r7, #4]
 800c67a:	2b00      	cmp	r3, #0
 800c67c:	d107      	bne.n	800c68e <netif_set_up+0x22>
 800c67e:	4b0f      	ldr	r3, [pc, #60]	@ (800c6bc <netif_set_up+0x50>)
 800c680:	f44f 7254 	mov.w	r2, #848	@ 0x350
 800c684:	490e      	ldr	r1, [pc, #56]	@ (800c6c0 <netif_set_up+0x54>)
 800c686:	480f      	ldr	r0, [pc, #60]	@ (800c6c4 <netif_set_up+0x58>)
 800c688:	f00a f908 	bl	801689c <iprintf>
 800c68c:	e013      	b.n	800c6b6 <netif_set_up+0x4a>

  if (!(netif->flags & NETIF_FLAG_UP)) {
 800c68e:	687b      	ldr	r3, [r7, #4]
 800c690:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800c694:	f003 0301 	and.w	r3, r3, #1
 800c698:	2b00      	cmp	r3, #0
 800c69a:	d10c      	bne.n	800c6b6 <netif_set_up+0x4a>
    netif_set_flags(netif, NETIF_FLAG_UP);
 800c69c:	687b      	ldr	r3, [r7, #4]
 800c69e:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800c6a2:	f043 0301 	orr.w	r3, r3, #1
 800c6a6:	b2da      	uxtb	r2, r3
 800c6a8:	687b      	ldr	r3, [r7, #4]
 800c6aa:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
      args.status_changed.state = 1;
      netif_invoke_ext_callback(netif, LWIP_NSC_STATUS_CHANGED, &args);
    }
#endif

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4 | NETIF_REPORT_TYPE_IPV6);
 800c6ae:	2103      	movs	r1, #3
 800c6b0:	6878      	ldr	r0, [r7, #4]
 800c6b2:	f000 f809 	bl	800c6c8 <netif_issue_reports>
#if LWIP_IPV6
    nd6_restart_netif(netif);
#endif /* LWIP_IPV6 */
  }
}
 800c6b6:	3708      	adds	r7, #8
 800c6b8:	46bd      	mov	sp, r7
 800c6ba:	bd80      	pop	{r7, pc}
 800c6bc:	0801812c 	.word	0x0801812c
 800c6c0:	080182b4 	.word	0x080182b4
 800c6c4:	0801817c 	.word	0x0801817c

0800c6c8 <netif_issue_reports>:

/** Send ARP/IGMP/MLD/RS events, e.g. on link-up/netif-up or addr-change
 */
static void
netif_issue_reports(struct netif *netif, u8_t report_type)
{
 800c6c8:	b580      	push	{r7, lr}
 800c6ca:	b082      	sub	sp, #8
 800c6cc:	af00      	add	r7, sp, #0
 800c6ce:	6078      	str	r0, [r7, #4]
 800c6d0:	460b      	mov	r3, r1
 800c6d2:	70fb      	strb	r3, [r7, #3]
  LWIP_ASSERT("netif_issue_reports: invalid netif", netif != NULL);
 800c6d4:	687b      	ldr	r3, [r7, #4]
 800c6d6:	2b00      	cmp	r3, #0
 800c6d8:	d106      	bne.n	800c6e8 <netif_issue_reports+0x20>
 800c6da:	4b18      	ldr	r3, [pc, #96]	@ (800c73c <netif_issue_reports+0x74>)
 800c6dc:	f240 326d 	movw	r2, #877	@ 0x36d
 800c6e0:	4917      	ldr	r1, [pc, #92]	@ (800c740 <netif_issue_reports+0x78>)
 800c6e2:	4818      	ldr	r0, [pc, #96]	@ (800c744 <netif_issue_reports+0x7c>)
 800c6e4:	f00a f8da 	bl	801689c <iprintf>

  /* Only send reports when both link and admin states are up */
  if (!(netif->flags & NETIF_FLAG_LINK_UP) ||
 800c6e8:	687b      	ldr	r3, [r7, #4]
 800c6ea:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800c6ee:	f003 0304 	and.w	r3, r3, #4
 800c6f2:	2b00      	cmp	r3, #0
 800c6f4:	d01e      	beq.n	800c734 <netif_issue_reports+0x6c>
      !(netif->flags & NETIF_FLAG_UP)) {
 800c6f6:	687b      	ldr	r3, [r7, #4]
 800c6f8:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800c6fc:	f003 0301 	and.w	r3, r3, #1
  if (!(netif->flags & NETIF_FLAG_LINK_UP) ||
 800c700:	2b00      	cmp	r3, #0
 800c702:	d017      	beq.n	800c734 <netif_issue_reports+0x6c>
    return;
  }

#if LWIP_IPV4
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 800c704:	78fb      	ldrb	r3, [r7, #3]
 800c706:	f003 0301 	and.w	r3, r3, #1
 800c70a:	2b00      	cmp	r3, #0
 800c70c:	d013      	beq.n	800c736 <netif_issue_reports+0x6e>
      !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 800c70e:	687b      	ldr	r3, [r7, #4]
 800c710:	3304      	adds	r3, #4
 800c712:	681b      	ldr	r3, [r3, #0]
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 800c714:	2b00      	cmp	r3, #0
 800c716:	d00e      	beq.n	800c736 <netif_issue_reports+0x6e>
#if LWIP_ARP
    /* For Ethernet network interfaces, we would like to send a "gratuitous ARP" */
    if (netif->flags & (NETIF_FLAG_ETHARP)) {
 800c718:	687b      	ldr	r3, [r7, #4]
 800c71a:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800c71e:	f003 0308 	and.w	r3, r3, #8
 800c722:	2b00      	cmp	r3, #0
 800c724:	d007      	beq.n	800c736 <netif_issue_reports+0x6e>
      etharp_gratuitous(netif);
 800c726:	687b      	ldr	r3, [r7, #4]
 800c728:	3304      	adds	r3, #4
 800c72a:	4619      	mov	r1, r3
 800c72c:	6878      	ldr	r0, [r7, #4]
 800c72e:	f007 fe47 	bl	80143c0 <etharp_request>
 800c732:	e000      	b.n	800c736 <netif_issue_reports+0x6e>
    return;
 800c734:	bf00      	nop
    /* send mld memberships */
    mld6_report_groups(netif);
#endif /* LWIP_IPV6_MLD */
  }
#endif /* LWIP_IPV6 */
}
 800c736:	3708      	adds	r7, #8
 800c738:	46bd      	mov	sp, r7
 800c73a:	bd80      	pop	{r7, pc}
 800c73c:	0801812c 	.word	0x0801812c
 800c740:	080182d0 	.word	0x080182d0
 800c744:	0801817c 	.word	0x0801817c

0800c748 <netif_set_down>:
 * @ingroup netif
 * Bring an interface down, disabling any traffic processing.
 */
void
netif_set_down(struct netif *netif)
{
 800c748:	b580      	push	{r7, lr}
 800c74a:	b082      	sub	sp, #8
 800c74c:	af00      	add	r7, sp, #0
 800c74e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();
 800c750:	f7fa ff6c 	bl	800762c <sys_check_core_locking>

  LWIP_ERROR("netif_set_down: invalid netif", netif != NULL, return);
 800c754:	687b      	ldr	r3, [r7, #4]
 800c756:	2b00      	cmp	r3, #0
 800c758:	d107      	bne.n	800c76a <netif_set_down+0x22>
 800c75a:	4b12      	ldr	r3, [pc, #72]	@ (800c7a4 <netif_set_down+0x5c>)
 800c75c:	f240 329b 	movw	r2, #923	@ 0x39b
 800c760:	4911      	ldr	r1, [pc, #68]	@ (800c7a8 <netif_set_down+0x60>)
 800c762:	4812      	ldr	r0, [pc, #72]	@ (800c7ac <netif_set_down+0x64>)
 800c764:	f00a f89a 	bl	801689c <iprintf>
 800c768:	e019      	b.n	800c79e <netif_set_down+0x56>

  if (netif->flags & NETIF_FLAG_UP) {
 800c76a:	687b      	ldr	r3, [r7, #4]
 800c76c:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800c770:	f003 0301 	and.w	r3, r3, #1
 800c774:	2b00      	cmp	r3, #0
 800c776:	d012      	beq.n	800c79e <netif_set_down+0x56>
      args.status_changed.state = 0;
      netif_invoke_ext_callback(netif, LWIP_NSC_STATUS_CHANGED, &args);
    }
#endif

    netif_clear_flags(netif, NETIF_FLAG_UP);
 800c778:	687b      	ldr	r3, [r7, #4]
 800c77a:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800c77e:	f023 0301 	bic.w	r3, r3, #1
 800c782:	b2da      	uxtb	r2, r3
 800c784:	687b      	ldr	r3, [r7, #4]
 800c786:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
    MIB2_COPY_SYSUPTIME_TO(&netif->ts);

#if LWIP_IPV4 && LWIP_ARP
    if (netif->flags & NETIF_FLAG_ETHARP) {
 800c78a:	687b      	ldr	r3, [r7, #4]
 800c78c:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800c790:	f003 0308 	and.w	r3, r3, #8
 800c794:	2b00      	cmp	r3, #0
 800c796:	d002      	beq.n	800c79e <netif_set_down+0x56>
      etharp_cleanup_netif(netif);
 800c798:	6878      	ldr	r0, [r7, #4]
 800c79a:	f007 f9cb 	bl	8013b34 <etharp_cleanup_netif>
    nd6_cleanup_netif(netif);
#endif /* LWIP_IPV6 */

    NETIF_STATUS_CALLBACK(netif);
  }
}
 800c79e:	3708      	adds	r7, #8
 800c7a0:	46bd      	mov	sp, r7
 800c7a2:	bd80      	pop	{r7, pc}
 800c7a4:	0801812c 	.word	0x0801812c
 800c7a8:	080182f4 	.word	0x080182f4
 800c7ac:	0801817c 	.word	0x0801817c

0800c7b0 <netif_set_link_up>:
 * @ingroup netif
 * Called by a driver when its link goes up
 */
void
netif_set_link_up(struct netif *netif)
{
 800c7b0:	b580      	push	{r7, lr}
 800c7b2:	b082      	sub	sp, #8
 800c7b4:	af00      	add	r7, sp, #0
 800c7b6:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();
 800c7b8:	f7fa ff38 	bl	800762c <sys_check_core_locking>

  LWIP_ERROR("netif_set_link_up: invalid netif", netif != NULL, return);
 800c7bc:	687b      	ldr	r3, [r7, #4]
 800c7be:	2b00      	cmp	r3, #0
 800c7c0:	d107      	bne.n	800c7d2 <netif_set_link_up+0x22>
 800c7c2:	4b13      	ldr	r3, [pc, #76]	@ (800c810 <netif_set_link_up+0x60>)
 800c7c4:	f44f 7278 	mov.w	r2, #992	@ 0x3e0
 800c7c8:	4912      	ldr	r1, [pc, #72]	@ (800c814 <netif_set_link_up+0x64>)
 800c7ca:	4813      	ldr	r0, [pc, #76]	@ (800c818 <netif_set_link_up+0x68>)
 800c7cc:	f00a f866 	bl	801689c <iprintf>
 800c7d0:	e01b      	b.n	800c80a <netif_set_link_up+0x5a>

  if (!(netif->flags & NETIF_FLAG_LINK_UP)) {
 800c7d2:	687b      	ldr	r3, [r7, #4]
 800c7d4:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800c7d8:	f003 0304 	and.w	r3, r3, #4
 800c7dc:	2b00      	cmp	r3, #0
 800c7de:	d114      	bne.n	800c80a <netif_set_link_up+0x5a>
    netif_set_flags(netif, NETIF_FLAG_LINK_UP);
 800c7e0:	687b      	ldr	r3, [r7, #4]
 800c7e2:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800c7e6:	f043 0304 	orr.w	r3, r3, #4
 800c7ea:	b2da      	uxtb	r2, r3
 800c7ec:	687b      	ldr	r3, [r7, #4]
 800c7ee:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

#if LWIP_AUTOIP
    autoip_network_changed(netif);
#endif /* LWIP_AUTOIP */

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4 | NETIF_REPORT_TYPE_IPV6);
 800c7f2:	2103      	movs	r1, #3
 800c7f4:	6878      	ldr	r0, [r7, #4]
 800c7f6:	f7ff ff67 	bl	800c6c8 <netif_issue_reports>
#if LWIP_IPV6
    nd6_restart_netif(netif);
#endif /* LWIP_IPV6 */

    NETIF_LINK_CALLBACK(netif);
 800c7fa:	687b      	ldr	r3, [r7, #4]
 800c7fc:	69db      	ldr	r3, [r3, #28]
 800c7fe:	2b00      	cmp	r3, #0
 800c800:	d003      	beq.n	800c80a <netif_set_link_up+0x5a>
 800c802:	687b      	ldr	r3, [r7, #4]
 800c804:	69db      	ldr	r3, [r3, #28]
 800c806:	6878      	ldr	r0, [r7, #4]
 800c808:	4798      	blx	r3
      args.link_changed.state = 1;
      netif_invoke_ext_callback(netif, LWIP_NSC_LINK_CHANGED, &args);
    }
#endif
  }
}
 800c80a:	3708      	adds	r7, #8
 800c80c:	46bd      	mov	sp, r7
 800c80e:	bd80      	pop	{r7, pc}
 800c810:	0801812c 	.word	0x0801812c
 800c814:	08018314 	.word	0x08018314
 800c818:	0801817c 	.word	0x0801817c

0800c81c <netif_set_link_down>:
 * @ingroup netif
 * Called by a driver when its link goes down
 */
void
netif_set_link_down(struct netif *netif)
{
 800c81c:	b580      	push	{r7, lr}
 800c81e:	b082      	sub	sp, #8
 800c820:	af00      	add	r7, sp, #0
 800c822:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();
 800c824:	f7fa ff02 	bl	800762c <sys_check_core_locking>

  LWIP_ERROR("netif_set_link_down: invalid netif", netif != NULL, return);
 800c828:	687b      	ldr	r3, [r7, #4]
 800c82a:	2b00      	cmp	r3, #0
 800c82c:	d107      	bne.n	800c83e <netif_set_link_down+0x22>
 800c82e:	4b11      	ldr	r3, [pc, #68]	@ (800c874 <netif_set_link_down+0x58>)
 800c830:	f240 4206 	movw	r2, #1030	@ 0x406
 800c834:	4910      	ldr	r1, [pc, #64]	@ (800c878 <netif_set_link_down+0x5c>)
 800c836:	4811      	ldr	r0, [pc, #68]	@ (800c87c <netif_set_link_down+0x60>)
 800c838:	f00a f830 	bl	801689c <iprintf>
 800c83c:	e017      	b.n	800c86e <netif_set_link_down+0x52>

  if (netif->flags & NETIF_FLAG_LINK_UP) {
 800c83e:	687b      	ldr	r3, [r7, #4]
 800c840:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800c844:	f003 0304 	and.w	r3, r3, #4
 800c848:	2b00      	cmp	r3, #0
 800c84a:	d010      	beq.n	800c86e <netif_set_link_down+0x52>
    netif_clear_flags(netif, NETIF_FLAG_LINK_UP);
 800c84c:	687b      	ldr	r3, [r7, #4]
 800c84e:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800c852:	f023 0304 	bic.w	r3, r3, #4
 800c856:	b2da      	uxtb	r2, r3
 800c858:	687b      	ldr	r3, [r7, #4]
 800c85a:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
    NETIF_LINK_CALLBACK(netif);
 800c85e:	687b      	ldr	r3, [r7, #4]
 800c860:	69db      	ldr	r3, [r3, #28]
 800c862:	2b00      	cmp	r3, #0
 800c864:	d003      	beq.n	800c86e <netif_set_link_down+0x52>
 800c866:	687b      	ldr	r3, [r7, #4]
 800c868:	69db      	ldr	r3, [r3, #28]
 800c86a:	6878      	ldr	r0, [r7, #4]
 800c86c:	4798      	blx	r3
      args.link_changed.state = 0;
      netif_invoke_ext_callback(netif, LWIP_NSC_LINK_CHANGED, &args);
    }
#endif
  }
}
 800c86e:	3708      	adds	r7, #8
 800c870:	46bd      	mov	sp, r7
 800c872:	bd80      	pop	{r7, pc}
 800c874:	0801812c 	.word	0x0801812c
 800c878:	08018338 	.word	0x08018338
 800c87c:	0801817c 	.word	0x0801817c

0800c880 <netif_set_link_callback>:
 * @ingroup netif
 * Set callback to be called when link is brought up/down
 */
void
netif_set_link_callback(struct netif *netif, netif_status_callback_fn link_callback)
{
 800c880:	b580      	push	{r7, lr}
 800c882:	b082      	sub	sp, #8
 800c884:	af00      	add	r7, sp, #0
 800c886:	6078      	str	r0, [r7, #4]
 800c888:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();
 800c88a:	f7fa fecf 	bl	800762c <sys_check_core_locking>

  if (netif) {
 800c88e:	687b      	ldr	r3, [r7, #4]
 800c890:	2b00      	cmp	r3, #0
 800c892:	d002      	beq.n	800c89a <netif_set_link_callback+0x1a>
    netif->link_callback = link_callback;
 800c894:	687b      	ldr	r3, [r7, #4]
 800c896:	683a      	ldr	r2, [r7, #0]
 800c898:	61da      	str	r2, [r3, #28]
  }
}
 800c89a:	bf00      	nop
 800c89c:	3708      	adds	r7, #8
 800c89e:	46bd      	mov	sp, r7
 800c8a0:	bd80      	pop	{r7, pc}

0800c8a2 <netif_null_output_ip4>:
#if LWIP_IPV4
/** Dummy IPv4 output function for netifs not supporting IPv4
 */
static err_t
netif_null_output_ip4(struct netif *netif, struct pbuf *p, const ip4_addr_t *ipaddr)
{
 800c8a2:	b480      	push	{r7}
 800c8a4:	b085      	sub	sp, #20
 800c8a6:	af00      	add	r7, sp, #0
 800c8a8:	60f8      	str	r0, [r7, #12]
 800c8aa:	60b9      	str	r1, [r7, #8]
 800c8ac:	607a      	str	r2, [r7, #4]
  LWIP_UNUSED_ARG(netif);
  LWIP_UNUSED_ARG(p);
  LWIP_UNUSED_ARG(ipaddr);

  return ERR_IF;
 800c8ae:	f06f 030b 	mvn.w	r3, #11
}
 800c8b2:	4618      	mov	r0, r3
 800c8b4:	3714      	adds	r7, #20
 800c8b6:	46bd      	mov	sp, r7
 800c8b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8bc:	4770      	bx	lr
	...

0800c8c0 <netif_get_by_index>:
*
* @param idx index of netif to find
*/
struct netif *
netif_get_by_index(u8_t idx)
{
 800c8c0:	b580      	push	{r7, lr}
 800c8c2:	b084      	sub	sp, #16
 800c8c4:	af00      	add	r7, sp, #0
 800c8c6:	4603      	mov	r3, r0
 800c8c8:	71fb      	strb	r3, [r7, #7]
  struct netif *netif;

  LWIP_ASSERT_CORE_LOCKED();
 800c8ca:	f7fa feaf 	bl	800762c <sys_check_core_locking>

  if (idx != NETIF_NO_INDEX) {
 800c8ce:	79fb      	ldrb	r3, [r7, #7]
 800c8d0:	2b00      	cmp	r3, #0
 800c8d2:	d013      	beq.n	800c8fc <netif_get_by_index+0x3c>
    NETIF_FOREACH(netif) {
 800c8d4:	4b0c      	ldr	r3, [pc, #48]	@ (800c908 <netif_get_by_index+0x48>)
 800c8d6:	681b      	ldr	r3, [r3, #0]
 800c8d8:	60fb      	str	r3, [r7, #12]
 800c8da:	e00c      	b.n	800c8f6 <netif_get_by_index+0x36>
      if (idx == netif_get_index(netif)) {
 800c8dc:	68fb      	ldr	r3, [r7, #12]
 800c8de:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800c8e2:	3301      	adds	r3, #1
 800c8e4:	b2db      	uxtb	r3, r3
 800c8e6:	79fa      	ldrb	r2, [r7, #7]
 800c8e8:	429a      	cmp	r2, r3
 800c8ea:	d101      	bne.n	800c8f0 <netif_get_by_index+0x30>
        return netif; /* found! */
 800c8ec:	68fb      	ldr	r3, [r7, #12]
 800c8ee:	e006      	b.n	800c8fe <netif_get_by_index+0x3e>
    NETIF_FOREACH(netif) {
 800c8f0:	68fb      	ldr	r3, [r7, #12]
 800c8f2:	681b      	ldr	r3, [r3, #0]
 800c8f4:	60fb      	str	r3, [r7, #12]
 800c8f6:	68fb      	ldr	r3, [r7, #12]
 800c8f8:	2b00      	cmp	r3, #0
 800c8fa:	d1ef      	bne.n	800c8dc <netif_get_by_index+0x1c>
      }
    }
  }

  return NULL;
 800c8fc:	2300      	movs	r3, #0
}
 800c8fe:	4618      	mov	r0, r3
 800c900:	3710      	adds	r7, #16
 800c902:	46bd      	mov	sp, r7
 800c904:	bd80      	pop	{r7, pc}
 800c906:	bf00      	nop
 800c908:	24007dec 	.word	0x24007dec

0800c90c <pbuf_free_ooseq>:
#if !NO_SYS
static
#endif /* !NO_SYS */
void
pbuf_free_ooseq(void)
{
 800c90c:	b580      	push	{r7, lr}
 800c90e:	b082      	sub	sp, #8
 800c910:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb;
  SYS_ARCH_SET(pbuf_free_ooseq_pending, 0);
 800c912:	f009 fb8d 	bl	8016030 <sys_arch_protect>
 800c916:	6038      	str	r0, [r7, #0]
 800c918:	4b0d      	ldr	r3, [pc, #52]	@ (800c950 <pbuf_free_ooseq+0x44>)
 800c91a:	2200      	movs	r2, #0
 800c91c:	701a      	strb	r2, [r3, #0]
 800c91e:	6838      	ldr	r0, [r7, #0]
 800c920:	f009 fb94 	bl	801604c <sys_arch_unprotect>

  for (pcb = tcp_active_pcbs; NULL != pcb; pcb = pcb->next) {
 800c924:	4b0b      	ldr	r3, [pc, #44]	@ (800c954 <pbuf_free_ooseq+0x48>)
 800c926:	681b      	ldr	r3, [r3, #0]
 800c928:	607b      	str	r3, [r7, #4]
 800c92a:	e00a      	b.n	800c942 <pbuf_free_ooseq+0x36>
    if (pcb->ooseq != NULL) {
 800c92c:	687b      	ldr	r3, [r7, #4]
 800c92e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c930:	2b00      	cmp	r3, #0
 800c932:	d003      	beq.n	800c93c <pbuf_free_ooseq+0x30>
      /** Free the ooseq pbufs of one PCB only */
      LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free_ooseq: freeing out-of-sequence pbufs\n"));
      tcp_free_ooseq(pcb);
 800c934:	6878      	ldr	r0, [r7, #4]
 800c936:	f002 fa1b 	bl	800ed70 <tcp_free_ooseq>
      return;
 800c93a:	e005      	b.n	800c948 <pbuf_free_ooseq+0x3c>
  for (pcb = tcp_active_pcbs; NULL != pcb; pcb = pcb->next) {
 800c93c:	687b      	ldr	r3, [r7, #4]
 800c93e:	68db      	ldr	r3, [r3, #12]
 800c940:	607b      	str	r3, [r7, #4]
 800c942:	687b      	ldr	r3, [r7, #4]
 800c944:	2b00      	cmp	r3, #0
 800c946:	d1f1      	bne.n	800c92c <pbuf_free_ooseq+0x20>
    }
  }
}
 800c948:	3708      	adds	r7, #8
 800c94a:	46bd      	mov	sp, r7
 800c94c:	bd80      	pop	{r7, pc}
 800c94e:	bf00      	nop
 800c950:	24007df5 	.word	0x24007df5
 800c954:	24007e04 	.word	0x24007e04

0800c958 <pbuf_free_ooseq_callback>:
/**
 * Just a callback function for tcpip_callback() that calls pbuf_free_ooseq().
 */
static void
pbuf_free_ooseq_callback(void *arg)
{
 800c958:	b580      	push	{r7, lr}
 800c95a:	b082      	sub	sp, #8
 800c95c:	af00      	add	r7, sp, #0
 800c95e:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(arg);
  pbuf_free_ooseq();
 800c960:	f7ff ffd4 	bl	800c90c <pbuf_free_ooseq>
}
 800c964:	bf00      	nop
 800c966:	3708      	adds	r7, #8
 800c968:	46bd      	mov	sp, r7
 800c96a:	bd80      	pop	{r7, pc}

0800c96c <pbuf_pool_is_empty>:
#endif /* !NO_SYS */

/** Queue a call to pbuf_free_ooseq if not already queued. */
static void
pbuf_pool_is_empty(void)
{
 800c96c:	b580      	push	{r7, lr}
 800c96e:	b082      	sub	sp, #8
 800c970:	af00      	add	r7, sp, #0
#ifndef PBUF_POOL_FREE_OOSEQ_QUEUE_CALL
  SYS_ARCH_SET(pbuf_free_ooseq_pending, 1);
#else /* PBUF_POOL_FREE_OOSEQ_QUEUE_CALL */
  u8_t queued;
  SYS_ARCH_DECL_PROTECT(old_level);
  SYS_ARCH_PROTECT(old_level);
 800c972:	f009 fb5d 	bl	8016030 <sys_arch_protect>
 800c976:	6078      	str	r0, [r7, #4]
  queued = pbuf_free_ooseq_pending;
 800c978:	4b0f      	ldr	r3, [pc, #60]	@ (800c9b8 <pbuf_pool_is_empty+0x4c>)
 800c97a:	781b      	ldrb	r3, [r3, #0]
 800c97c:	70fb      	strb	r3, [r7, #3]
  pbuf_free_ooseq_pending = 1;
 800c97e:	4b0e      	ldr	r3, [pc, #56]	@ (800c9b8 <pbuf_pool_is_empty+0x4c>)
 800c980:	2201      	movs	r2, #1
 800c982:	701a      	strb	r2, [r3, #0]
  SYS_ARCH_UNPROTECT(old_level);
 800c984:	6878      	ldr	r0, [r7, #4]
 800c986:	f009 fb61 	bl	801604c <sys_arch_unprotect>

  if (!queued) {
 800c98a:	78fb      	ldrb	r3, [r7, #3]
 800c98c:	2b00      	cmp	r3, #0
 800c98e:	d10f      	bne.n	800c9b0 <pbuf_pool_is_empty+0x44>
    /* queue a call to pbuf_free_ooseq if not already queued */
    PBUF_POOL_FREE_OOSEQ_QUEUE_CALL();
 800c990:	2100      	movs	r1, #0
 800c992:	480a      	ldr	r0, [pc, #40]	@ (800c9bc <pbuf_pool_is_empty+0x50>)
 800c994:	f7fe fdf4 	bl	800b580 <tcpip_try_callback>
 800c998:	4603      	mov	r3, r0
 800c99a:	2b00      	cmp	r3, #0
 800c99c:	d008      	beq.n	800c9b0 <pbuf_pool_is_empty+0x44>
 800c99e:	f009 fb47 	bl	8016030 <sys_arch_protect>
 800c9a2:	6078      	str	r0, [r7, #4]
 800c9a4:	4b04      	ldr	r3, [pc, #16]	@ (800c9b8 <pbuf_pool_is_empty+0x4c>)
 800c9a6:	2200      	movs	r2, #0
 800c9a8:	701a      	strb	r2, [r3, #0]
 800c9aa:	6878      	ldr	r0, [r7, #4]
 800c9ac:	f009 fb4e 	bl	801604c <sys_arch_unprotect>
  }
#endif /* PBUF_POOL_FREE_OOSEQ_QUEUE_CALL */
}
 800c9b0:	bf00      	nop
 800c9b2:	3708      	adds	r7, #8
 800c9b4:	46bd      	mov	sp, r7
 800c9b6:	bd80      	pop	{r7, pc}
 800c9b8:	24007df5 	.word	0x24007df5
 800c9bc:	0800c959 	.word	0x0800c959

0800c9c0 <pbuf_init_alloced_pbuf>:
#endif /* !LWIP_TCP || !TCP_QUEUE_OOSEQ || !PBUF_POOL_FREE_OOSEQ */

/* Initialize members of struct pbuf after allocation */
static void
pbuf_init_alloced_pbuf(struct pbuf *p, void *payload, u16_t tot_len, u16_t len, pbuf_type type, u8_t flags)
{
 800c9c0:	b480      	push	{r7}
 800c9c2:	b085      	sub	sp, #20
 800c9c4:	af00      	add	r7, sp, #0
 800c9c6:	60f8      	str	r0, [r7, #12]
 800c9c8:	60b9      	str	r1, [r7, #8]
 800c9ca:	4611      	mov	r1, r2
 800c9cc:	461a      	mov	r2, r3
 800c9ce:	460b      	mov	r3, r1
 800c9d0:	80fb      	strh	r3, [r7, #6]
 800c9d2:	4613      	mov	r3, r2
 800c9d4:	80bb      	strh	r3, [r7, #4]
  p->next = NULL;
 800c9d6:	68fb      	ldr	r3, [r7, #12]
 800c9d8:	2200      	movs	r2, #0
 800c9da:	601a      	str	r2, [r3, #0]
  p->payload = payload;
 800c9dc:	68fb      	ldr	r3, [r7, #12]
 800c9de:	68ba      	ldr	r2, [r7, #8]
 800c9e0:	605a      	str	r2, [r3, #4]
  p->tot_len = tot_len;
 800c9e2:	68fb      	ldr	r3, [r7, #12]
 800c9e4:	88fa      	ldrh	r2, [r7, #6]
 800c9e6:	811a      	strh	r2, [r3, #8]
  p->len = len;
 800c9e8:	68fb      	ldr	r3, [r7, #12]
 800c9ea:	88ba      	ldrh	r2, [r7, #4]
 800c9ec:	815a      	strh	r2, [r3, #10]
  p->type_internal = (u8_t)type;
 800c9ee:	8b3b      	ldrh	r3, [r7, #24]
 800c9f0:	b2da      	uxtb	r2, r3
 800c9f2:	68fb      	ldr	r3, [r7, #12]
 800c9f4:	731a      	strb	r2, [r3, #12]
  p->flags = flags;
 800c9f6:	68fb      	ldr	r3, [r7, #12]
 800c9f8:	7f3a      	ldrb	r2, [r7, #28]
 800c9fa:	735a      	strb	r2, [r3, #13]
  p->ref = 1;
 800c9fc:	68fb      	ldr	r3, [r7, #12]
 800c9fe:	2201      	movs	r2, #1
 800ca00:	739a      	strb	r2, [r3, #14]
  p->if_idx = NETIF_NO_INDEX;
 800ca02:	68fb      	ldr	r3, [r7, #12]
 800ca04:	2200      	movs	r2, #0
 800ca06:	73da      	strb	r2, [r3, #15]
}
 800ca08:	bf00      	nop
 800ca0a:	3714      	adds	r7, #20
 800ca0c:	46bd      	mov	sp, r7
 800ca0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca12:	4770      	bx	lr

0800ca14 <pbuf_alloc>:
 * @return the allocated pbuf. If multiple pbufs where allocated, this
 * is the first pbuf of a pbuf chain.
 */
struct pbuf *
pbuf_alloc(pbuf_layer layer, u16_t length, pbuf_type type)
{
 800ca14:	b580      	push	{r7, lr}
 800ca16:	b08c      	sub	sp, #48	@ 0x30
 800ca18:	af02      	add	r7, sp, #8
 800ca1a:	4603      	mov	r3, r0
 800ca1c:	71fb      	strb	r3, [r7, #7]
 800ca1e:	460b      	mov	r3, r1
 800ca20:	80bb      	strh	r3, [r7, #4]
 800ca22:	4613      	mov	r3, r2
 800ca24:	807b      	strh	r3, [r7, #2]
  struct pbuf *p;
  u16_t offset = (u16_t)layer;
 800ca26:	79fb      	ldrb	r3, [r7, #7]
 800ca28:	847b      	strh	r3, [r7, #34]	@ 0x22
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F")\n", length));

  switch (type) {
 800ca2a:	887b      	ldrh	r3, [r7, #2]
 800ca2c:	f5b3 7f20 	cmp.w	r3, #640	@ 0x280
 800ca30:	d07f      	beq.n	800cb32 <pbuf_alloc+0x11e>
 800ca32:	f5b3 7f20 	cmp.w	r3, #640	@ 0x280
 800ca36:	f300 80c7 	bgt.w	800cbc8 <pbuf_alloc+0x1b4>
 800ca3a:	f5b3 7fc1 	cmp.w	r3, #386	@ 0x182
 800ca3e:	d010      	beq.n	800ca62 <pbuf_alloc+0x4e>
 800ca40:	f5b3 7fc1 	cmp.w	r3, #386	@ 0x182
 800ca44:	f300 80c0 	bgt.w	800cbc8 <pbuf_alloc+0x1b4>
 800ca48:	2b01      	cmp	r3, #1
 800ca4a:	d002      	beq.n	800ca52 <pbuf_alloc+0x3e>
 800ca4c:	2b41      	cmp	r3, #65	@ 0x41
 800ca4e:	f040 80bb 	bne.w	800cbc8 <pbuf_alloc+0x1b4>
    case PBUF_REF: /* fall through */
    case PBUF_ROM:
      p = pbuf_alloc_reference(NULL, length, type);
 800ca52:	887a      	ldrh	r2, [r7, #2]
 800ca54:	88bb      	ldrh	r3, [r7, #4]
 800ca56:	4619      	mov	r1, r3
 800ca58:	2000      	movs	r0, #0
 800ca5a:	f000 f8d1 	bl	800cc00 <pbuf_alloc_reference>
 800ca5e:	6278      	str	r0, [r7, #36]	@ 0x24
      break;
 800ca60:	e0bc      	b.n	800cbdc <pbuf_alloc+0x1c8>
    case PBUF_POOL: {
      struct pbuf *q, *last;
      u16_t rem_len; /* remaining length */
      p = NULL;
 800ca62:	2300      	movs	r3, #0
 800ca64:	627b      	str	r3, [r7, #36]	@ 0x24
      last = NULL;
 800ca66:	2300      	movs	r3, #0
 800ca68:	61fb      	str	r3, [r7, #28]
      rem_len = length;
 800ca6a:	88bb      	ldrh	r3, [r7, #4]
 800ca6c:	837b      	strh	r3, [r7, #26]
      do {
        u16_t qlen;
        q = (struct pbuf *)memp_malloc(MEMP_PBUF_POOL);
 800ca6e:	200c      	movs	r0, #12
 800ca70:	f7ff fb8e 	bl	800c190 <memp_malloc>
 800ca74:	6138      	str	r0, [r7, #16]
        if (q == NULL) {
 800ca76:	693b      	ldr	r3, [r7, #16]
 800ca78:	2b00      	cmp	r3, #0
 800ca7a:	d109      	bne.n	800ca90 <pbuf_alloc+0x7c>
          PBUF_POOL_IS_EMPTY();
 800ca7c:	f7ff ff76 	bl	800c96c <pbuf_pool_is_empty>
          /* free chain so far allocated */
          if (p) {
 800ca80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ca82:	2b00      	cmp	r3, #0
 800ca84:	d002      	beq.n	800ca8c <pbuf_alloc+0x78>
            pbuf_free(p);
 800ca86:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800ca88:	f000 faa6 	bl	800cfd8 <pbuf_free>
          }
          /* bail out unsuccessfully */
          return NULL;
 800ca8c:	2300      	movs	r3, #0
 800ca8e:	e0a6      	b.n	800cbde <pbuf_alloc+0x1ca>
        }
        qlen = LWIP_MIN(rem_len, (u16_t)(PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)));
 800ca90:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800ca92:	3303      	adds	r3, #3
 800ca94:	b29b      	uxth	r3, r3
 800ca96:	f023 0303 	bic.w	r3, r3, #3
 800ca9a:	b29b      	uxth	r3, r3
 800ca9c:	f5c3 7314 	rsb	r3, r3, #592	@ 0x250
 800caa0:	b29b      	uxth	r3, r3
 800caa2:	8b7a      	ldrh	r2, [r7, #26]
 800caa4:	4293      	cmp	r3, r2
 800caa6:	bf28      	it	cs
 800caa8:	4613      	movcs	r3, r2
 800caaa:	81fb      	strh	r3, [r7, #14]
        pbuf_init_alloced_pbuf(q, LWIP_MEM_ALIGN((void *)((u8_t *)q + SIZEOF_STRUCT_PBUF + offset)),
 800caac:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800caae:	3310      	adds	r3, #16
 800cab0:	693a      	ldr	r2, [r7, #16]
 800cab2:	4413      	add	r3, r2
 800cab4:	3303      	adds	r3, #3
 800cab6:	f023 0303 	bic.w	r3, r3, #3
 800caba:	4618      	mov	r0, r3
 800cabc:	89f9      	ldrh	r1, [r7, #14]
 800cabe:	8b7a      	ldrh	r2, [r7, #26]
 800cac0:	2300      	movs	r3, #0
 800cac2:	9301      	str	r3, [sp, #4]
 800cac4:	887b      	ldrh	r3, [r7, #2]
 800cac6:	9300      	str	r3, [sp, #0]
 800cac8:	460b      	mov	r3, r1
 800caca:	4601      	mov	r1, r0
 800cacc:	6938      	ldr	r0, [r7, #16]
 800cace:	f7ff ff77 	bl	800c9c0 <pbuf_init_alloced_pbuf>
                               rem_len, qlen, type, 0);
        LWIP_ASSERT("pbuf_alloc: pbuf q->payload properly aligned",
 800cad2:	693b      	ldr	r3, [r7, #16]
 800cad4:	685b      	ldr	r3, [r3, #4]
 800cad6:	f003 0303 	and.w	r3, r3, #3
 800cada:	2b00      	cmp	r3, #0
 800cadc:	d006      	beq.n	800caec <pbuf_alloc+0xd8>
 800cade:	4b42      	ldr	r3, [pc, #264]	@ (800cbe8 <pbuf_alloc+0x1d4>)
 800cae0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800cae4:	4941      	ldr	r1, [pc, #260]	@ (800cbec <pbuf_alloc+0x1d8>)
 800cae6:	4842      	ldr	r0, [pc, #264]	@ (800cbf0 <pbuf_alloc+0x1dc>)
 800cae8:	f009 fed8 	bl	801689c <iprintf>
                    ((mem_ptr_t)q->payload % MEM_ALIGNMENT) == 0);
        LWIP_ASSERT("PBUF_POOL_BUFSIZE must be bigger than MEM_ALIGNMENT",
 800caec:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800caee:	3303      	adds	r3, #3
 800caf0:	f023 0303 	bic.w	r3, r3, #3
 800caf4:	f5b3 7f14 	cmp.w	r3, #592	@ 0x250
 800caf8:	d106      	bne.n	800cb08 <pbuf_alloc+0xf4>
 800cafa:	4b3b      	ldr	r3, [pc, #236]	@ (800cbe8 <pbuf_alloc+0x1d4>)
 800cafc:	f44f 7281 	mov.w	r2, #258	@ 0x102
 800cb00:	493c      	ldr	r1, [pc, #240]	@ (800cbf4 <pbuf_alloc+0x1e0>)
 800cb02:	483b      	ldr	r0, [pc, #236]	@ (800cbf0 <pbuf_alloc+0x1dc>)
 800cb04:	f009 feca 	bl	801689c <iprintf>
                    (PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)) > 0 );
        if (p == NULL) {
 800cb08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cb0a:	2b00      	cmp	r3, #0
 800cb0c:	d102      	bne.n	800cb14 <pbuf_alloc+0x100>
          /* allocated head of pbuf chain (into p) */
          p = q;
 800cb0e:	693b      	ldr	r3, [r7, #16]
 800cb10:	627b      	str	r3, [r7, #36]	@ 0x24
 800cb12:	e002      	b.n	800cb1a <pbuf_alloc+0x106>
        } else {
          /* make previous pbuf point to this pbuf */
          last->next = q;
 800cb14:	69fb      	ldr	r3, [r7, #28]
 800cb16:	693a      	ldr	r2, [r7, #16]
 800cb18:	601a      	str	r2, [r3, #0]
        }
        last = q;
 800cb1a:	693b      	ldr	r3, [r7, #16]
 800cb1c:	61fb      	str	r3, [r7, #28]
        rem_len = (u16_t)(rem_len - qlen);
 800cb1e:	8b7a      	ldrh	r2, [r7, #26]
 800cb20:	89fb      	ldrh	r3, [r7, #14]
 800cb22:	1ad3      	subs	r3, r2, r3
 800cb24:	837b      	strh	r3, [r7, #26]
        offset = 0;
 800cb26:	2300      	movs	r3, #0
 800cb28:	847b      	strh	r3, [r7, #34]	@ 0x22
      } while (rem_len > 0);
 800cb2a:	8b7b      	ldrh	r3, [r7, #26]
 800cb2c:	2b00      	cmp	r3, #0
 800cb2e:	d19e      	bne.n	800ca6e <pbuf_alloc+0x5a>
      break;
 800cb30:	e054      	b.n	800cbdc <pbuf_alloc+0x1c8>
    }
    case PBUF_RAM: {
      u16_t payload_len = (u16_t)(LWIP_MEM_ALIGN_SIZE(offset) + LWIP_MEM_ALIGN_SIZE(length));
 800cb32:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800cb34:	3303      	adds	r3, #3
 800cb36:	b29b      	uxth	r3, r3
 800cb38:	f023 0303 	bic.w	r3, r3, #3
 800cb3c:	b29a      	uxth	r2, r3
 800cb3e:	88bb      	ldrh	r3, [r7, #4]
 800cb40:	3303      	adds	r3, #3
 800cb42:	b29b      	uxth	r3, r3
 800cb44:	f023 0303 	bic.w	r3, r3, #3
 800cb48:	b29b      	uxth	r3, r3
 800cb4a:	4413      	add	r3, r2
 800cb4c:	833b      	strh	r3, [r7, #24]
      mem_size_t alloc_len = (mem_size_t)(LWIP_MEM_ALIGN_SIZE(SIZEOF_STRUCT_PBUF) + payload_len);
 800cb4e:	8b3b      	ldrh	r3, [r7, #24]
 800cb50:	3310      	adds	r3, #16
 800cb52:	617b      	str	r3, [r7, #20]

      /* bug #50040: Check for integer overflow when calculating alloc_len */
      if ((payload_len < LWIP_MEM_ALIGN_SIZE(length)) ||
 800cb54:	8b3a      	ldrh	r2, [r7, #24]
 800cb56:	88bb      	ldrh	r3, [r7, #4]
 800cb58:	3303      	adds	r3, #3
 800cb5a:	f023 0303 	bic.w	r3, r3, #3
 800cb5e:	429a      	cmp	r2, r3
 800cb60:	d306      	bcc.n	800cb70 <pbuf_alloc+0x15c>
          (alloc_len < LWIP_MEM_ALIGN_SIZE(length))) {
 800cb62:	88bb      	ldrh	r3, [r7, #4]
 800cb64:	3303      	adds	r3, #3
 800cb66:	f023 0303 	bic.w	r3, r3, #3
      if ((payload_len < LWIP_MEM_ALIGN_SIZE(length)) ||
 800cb6a:	697a      	ldr	r2, [r7, #20]
 800cb6c:	429a      	cmp	r2, r3
 800cb6e:	d201      	bcs.n	800cb74 <pbuf_alloc+0x160>
        return NULL;
 800cb70:	2300      	movs	r3, #0
 800cb72:	e034      	b.n	800cbde <pbuf_alloc+0x1ca>
      }

      /* If pbuf is to be allocated in RAM, allocate memory for it. */
      p = (struct pbuf *)mem_malloc(alloc_len);
 800cb74:	6978      	ldr	r0, [r7, #20]
 800cb76:	f7ff f96f 	bl	800be58 <mem_malloc>
 800cb7a:	6278      	str	r0, [r7, #36]	@ 0x24
      if (p == NULL) {
 800cb7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cb7e:	2b00      	cmp	r3, #0
 800cb80:	d101      	bne.n	800cb86 <pbuf_alloc+0x172>
        return NULL;
 800cb82:	2300      	movs	r3, #0
 800cb84:	e02b      	b.n	800cbde <pbuf_alloc+0x1ca>
      }
      pbuf_init_alloced_pbuf(p, LWIP_MEM_ALIGN((void *)((u8_t *)p + SIZEOF_STRUCT_PBUF + offset)),
 800cb86:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800cb88:	3310      	adds	r3, #16
 800cb8a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800cb8c:	4413      	add	r3, r2
 800cb8e:	3303      	adds	r3, #3
 800cb90:	f023 0303 	bic.w	r3, r3, #3
 800cb94:	4618      	mov	r0, r3
 800cb96:	88b9      	ldrh	r1, [r7, #4]
 800cb98:	88ba      	ldrh	r2, [r7, #4]
 800cb9a:	2300      	movs	r3, #0
 800cb9c:	9301      	str	r3, [sp, #4]
 800cb9e:	887b      	ldrh	r3, [r7, #2]
 800cba0:	9300      	str	r3, [sp, #0]
 800cba2:	460b      	mov	r3, r1
 800cba4:	4601      	mov	r1, r0
 800cba6:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800cba8:	f7ff ff0a 	bl	800c9c0 <pbuf_init_alloced_pbuf>
                             length, length, type, 0);
      LWIP_ASSERT("pbuf_alloc: pbuf->payload properly aligned",
 800cbac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cbae:	685b      	ldr	r3, [r3, #4]
 800cbb0:	f003 0303 	and.w	r3, r3, #3
 800cbb4:	2b00      	cmp	r3, #0
 800cbb6:	d010      	beq.n	800cbda <pbuf_alloc+0x1c6>
 800cbb8:	4b0b      	ldr	r3, [pc, #44]	@ (800cbe8 <pbuf_alloc+0x1d4>)
 800cbba:	f44f 7291 	mov.w	r2, #290	@ 0x122
 800cbbe:	490e      	ldr	r1, [pc, #56]	@ (800cbf8 <pbuf_alloc+0x1e4>)
 800cbc0:	480b      	ldr	r0, [pc, #44]	@ (800cbf0 <pbuf_alloc+0x1dc>)
 800cbc2:	f009 fe6b 	bl	801689c <iprintf>
                  ((mem_ptr_t)p->payload % MEM_ALIGNMENT) == 0);
      break;
 800cbc6:	e008      	b.n	800cbda <pbuf_alloc+0x1c6>
    }
    default:
      LWIP_ASSERT("pbuf_alloc: erroneous type", 0);
 800cbc8:	4b07      	ldr	r3, [pc, #28]	@ (800cbe8 <pbuf_alloc+0x1d4>)
 800cbca:	f240 1227 	movw	r2, #295	@ 0x127
 800cbce:	490b      	ldr	r1, [pc, #44]	@ (800cbfc <pbuf_alloc+0x1e8>)
 800cbd0:	4807      	ldr	r0, [pc, #28]	@ (800cbf0 <pbuf_alloc+0x1dc>)
 800cbd2:	f009 fe63 	bl	801689c <iprintf>
      return NULL;
 800cbd6:	2300      	movs	r3, #0
 800cbd8:	e001      	b.n	800cbde <pbuf_alloc+0x1ca>
      break;
 800cbda:	bf00      	nop
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F") == %p\n", length, (void *)p));
  return p;
 800cbdc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800cbde:	4618      	mov	r0, r3
 800cbe0:	3728      	adds	r7, #40	@ 0x28
 800cbe2:	46bd      	mov	sp, r7
 800cbe4:	bd80      	pop	{r7, pc}
 800cbe6:	bf00      	nop
 800cbe8:	0801835c 	.word	0x0801835c
 800cbec:	0801838c 	.word	0x0801838c
 800cbf0:	080183bc 	.word	0x080183bc
 800cbf4:	080183e4 	.word	0x080183e4
 800cbf8:	08018418 	.word	0x08018418
 800cbfc:	08018444 	.word	0x08018444

0800cc00 <pbuf_alloc_reference>:
 *
 * @return the allocated pbuf.
 */
struct pbuf *
pbuf_alloc_reference(void *payload, u16_t length, pbuf_type type)
{
 800cc00:	b580      	push	{r7, lr}
 800cc02:	b086      	sub	sp, #24
 800cc04:	af02      	add	r7, sp, #8
 800cc06:	6078      	str	r0, [r7, #4]
 800cc08:	460b      	mov	r3, r1
 800cc0a:	807b      	strh	r3, [r7, #2]
 800cc0c:	4613      	mov	r3, r2
 800cc0e:	803b      	strh	r3, [r7, #0]
  struct pbuf *p;
  LWIP_ASSERT("invalid pbuf_type", (type == PBUF_REF) || (type == PBUF_ROM));
 800cc10:	883b      	ldrh	r3, [r7, #0]
 800cc12:	2b41      	cmp	r3, #65	@ 0x41
 800cc14:	d009      	beq.n	800cc2a <pbuf_alloc_reference+0x2a>
 800cc16:	883b      	ldrh	r3, [r7, #0]
 800cc18:	2b01      	cmp	r3, #1
 800cc1a:	d006      	beq.n	800cc2a <pbuf_alloc_reference+0x2a>
 800cc1c:	4b0f      	ldr	r3, [pc, #60]	@ (800cc5c <pbuf_alloc_reference+0x5c>)
 800cc1e:	f44f 72a5 	mov.w	r2, #330	@ 0x14a
 800cc22:	490f      	ldr	r1, [pc, #60]	@ (800cc60 <pbuf_alloc_reference+0x60>)
 800cc24:	480f      	ldr	r0, [pc, #60]	@ (800cc64 <pbuf_alloc_reference+0x64>)
 800cc26:	f009 fe39 	bl	801689c <iprintf>
  /* only allocate memory for the pbuf structure */
  p = (struct pbuf *)memp_malloc(MEMP_PBUF);
 800cc2a:	200b      	movs	r0, #11
 800cc2c:	f7ff fab0 	bl	800c190 <memp_malloc>
 800cc30:	60f8      	str	r0, [r7, #12]
  if (p == NULL) {
 800cc32:	68fb      	ldr	r3, [r7, #12]
 800cc34:	2b00      	cmp	r3, #0
 800cc36:	d101      	bne.n	800cc3c <pbuf_alloc_reference+0x3c>
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                ("pbuf_alloc_reference: Could not allocate MEMP_PBUF for PBUF_%s.\n",
                 (type == PBUF_ROM) ? "ROM" : "REF"));
    return NULL;
 800cc38:	2300      	movs	r3, #0
 800cc3a:	e00b      	b.n	800cc54 <pbuf_alloc_reference+0x54>
  }
  pbuf_init_alloced_pbuf(p, payload, length, length, type, 0);
 800cc3c:	8879      	ldrh	r1, [r7, #2]
 800cc3e:	887a      	ldrh	r2, [r7, #2]
 800cc40:	2300      	movs	r3, #0
 800cc42:	9301      	str	r3, [sp, #4]
 800cc44:	883b      	ldrh	r3, [r7, #0]
 800cc46:	9300      	str	r3, [sp, #0]
 800cc48:	460b      	mov	r3, r1
 800cc4a:	6879      	ldr	r1, [r7, #4]
 800cc4c:	68f8      	ldr	r0, [r7, #12]
 800cc4e:	f7ff feb7 	bl	800c9c0 <pbuf_init_alloced_pbuf>
  return p;
 800cc52:	68fb      	ldr	r3, [r7, #12]
}
 800cc54:	4618      	mov	r0, r3
 800cc56:	3710      	adds	r7, #16
 800cc58:	46bd      	mov	sp, r7
 800cc5a:	bd80      	pop	{r7, pc}
 800cc5c:	0801835c 	.word	0x0801835c
 800cc60:	08018460 	.word	0x08018460
 800cc64:	080183bc 	.word	0x080183bc

0800cc68 <pbuf_alloced_custom>:
 *        big enough to hold 'length' plus the header size
 */
struct pbuf *
pbuf_alloced_custom(pbuf_layer l, u16_t length, pbuf_type type, struct pbuf_custom *p,
                    void *payload_mem, u16_t payload_mem_len)
{
 800cc68:	b580      	push	{r7, lr}
 800cc6a:	b088      	sub	sp, #32
 800cc6c:	af02      	add	r7, sp, #8
 800cc6e:	607b      	str	r3, [r7, #4]
 800cc70:	4603      	mov	r3, r0
 800cc72:	73fb      	strb	r3, [r7, #15]
 800cc74:	460b      	mov	r3, r1
 800cc76:	81bb      	strh	r3, [r7, #12]
 800cc78:	4613      	mov	r3, r2
 800cc7a:	817b      	strh	r3, [r7, #10]
  u16_t offset = (u16_t)l;
 800cc7c:	7bfb      	ldrb	r3, [r7, #15]
 800cc7e:	827b      	strh	r3, [r7, #18]
  void *payload;
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloced_custom(length=%"U16_F")\n", length));

  if (LWIP_MEM_ALIGN_SIZE(offset) + length > payload_mem_len) {
 800cc80:	8a7b      	ldrh	r3, [r7, #18]
 800cc82:	3303      	adds	r3, #3
 800cc84:	f023 0203 	bic.w	r2, r3, #3
 800cc88:	89bb      	ldrh	r3, [r7, #12]
 800cc8a:	441a      	add	r2, r3
 800cc8c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800cc8e:	429a      	cmp	r2, r3
 800cc90:	d901      	bls.n	800cc96 <pbuf_alloced_custom+0x2e>
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_WARNING, ("pbuf_alloced_custom(length=%"U16_F") buffer too short\n", length));
    return NULL;
 800cc92:	2300      	movs	r3, #0
 800cc94:	e018      	b.n	800ccc8 <pbuf_alloced_custom+0x60>
  }

  if (payload_mem != NULL) {
 800cc96:	6a3b      	ldr	r3, [r7, #32]
 800cc98:	2b00      	cmp	r3, #0
 800cc9a:	d007      	beq.n	800ccac <pbuf_alloced_custom+0x44>
    payload = (u8_t *)payload_mem + LWIP_MEM_ALIGN_SIZE(offset);
 800cc9c:	8a7b      	ldrh	r3, [r7, #18]
 800cc9e:	3303      	adds	r3, #3
 800cca0:	f023 0303 	bic.w	r3, r3, #3
 800cca4:	6a3a      	ldr	r2, [r7, #32]
 800cca6:	4413      	add	r3, r2
 800cca8:	617b      	str	r3, [r7, #20]
 800ccaa:	e001      	b.n	800ccb0 <pbuf_alloced_custom+0x48>
  } else {
    payload = NULL;
 800ccac:	2300      	movs	r3, #0
 800ccae:	617b      	str	r3, [r7, #20]
  }
  pbuf_init_alloced_pbuf(&p->pbuf, payload, length, length, type, PBUF_FLAG_IS_CUSTOM);
 800ccb0:	6878      	ldr	r0, [r7, #4]
 800ccb2:	89b9      	ldrh	r1, [r7, #12]
 800ccb4:	89ba      	ldrh	r2, [r7, #12]
 800ccb6:	2302      	movs	r3, #2
 800ccb8:	9301      	str	r3, [sp, #4]
 800ccba:	897b      	ldrh	r3, [r7, #10]
 800ccbc:	9300      	str	r3, [sp, #0]
 800ccbe:	460b      	mov	r3, r1
 800ccc0:	6979      	ldr	r1, [r7, #20]
 800ccc2:	f7ff fe7d 	bl	800c9c0 <pbuf_init_alloced_pbuf>
  return &p->pbuf;
 800ccc6:	687b      	ldr	r3, [r7, #4]
}
 800ccc8:	4618      	mov	r0, r3
 800ccca:	3718      	adds	r7, #24
 800cccc:	46bd      	mov	sp, r7
 800ccce:	bd80      	pop	{r7, pc}

0800ccd0 <pbuf_realloc>:
 *
 * @note Despite its name, pbuf_realloc cannot grow the size of a pbuf (chain).
 */
void
pbuf_realloc(struct pbuf *p, u16_t new_len)
{
 800ccd0:	b580      	push	{r7, lr}
 800ccd2:	b084      	sub	sp, #16
 800ccd4:	af00      	add	r7, sp, #0
 800ccd6:	6078      	str	r0, [r7, #4]
 800ccd8:	460b      	mov	r3, r1
 800ccda:	807b      	strh	r3, [r7, #2]
  struct pbuf *q;
  u16_t rem_len; /* remaining length */
  u16_t shrink;

  LWIP_ASSERT("pbuf_realloc: p != NULL", p != NULL);
 800ccdc:	687b      	ldr	r3, [r7, #4]
 800ccde:	2b00      	cmp	r3, #0
 800cce0:	d106      	bne.n	800ccf0 <pbuf_realloc+0x20>
 800cce2:	4b39      	ldr	r3, [pc, #228]	@ (800cdc8 <pbuf_realloc+0xf8>)
 800cce4:	f44f 72cc 	mov.w	r2, #408	@ 0x198
 800cce8:	4938      	ldr	r1, [pc, #224]	@ (800cdcc <pbuf_realloc+0xfc>)
 800ccea:	4839      	ldr	r0, [pc, #228]	@ (800cdd0 <pbuf_realloc+0x100>)
 800ccec:	f009 fdd6 	bl	801689c <iprintf>

  /* desired length larger than current length? */
  if (new_len >= p->tot_len) {
 800ccf0:	687b      	ldr	r3, [r7, #4]
 800ccf2:	891b      	ldrh	r3, [r3, #8]
 800ccf4:	887a      	ldrh	r2, [r7, #2]
 800ccf6:	429a      	cmp	r2, r3
 800ccf8:	d261      	bcs.n	800cdbe <pbuf_realloc+0xee>
    return;
  }

  /* the pbuf chain grows by (new_len - p->tot_len) bytes
   * (which may be negative in case of shrinking) */
  shrink = (u16_t)(p->tot_len - new_len);
 800ccfa:	687b      	ldr	r3, [r7, #4]
 800ccfc:	891a      	ldrh	r2, [r3, #8]
 800ccfe:	887b      	ldrh	r3, [r7, #2]
 800cd00:	1ad3      	subs	r3, r2, r3
 800cd02:	813b      	strh	r3, [r7, #8]

  /* first, step over any pbufs that should remain in the chain */
  rem_len = new_len;
 800cd04:	887b      	ldrh	r3, [r7, #2]
 800cd06:	817b      	strh	r3, [r7, #10]
  q = p;
 800cd08:	687b      	ldr	r3, [r7, #4]
 800cd0a:	60fb      	str	r3, [r7, #12]
  /* should this pbuf be kept? */
  while (rem_len > q->len) {
 800cd0c:	e018      	b.n	800cd40 <pbuf_realloc+0x70>
    /* decrease remaining length by pbuf length */
    rem_len = (u16_t)(rem_len - q->len);
 800cd0e:	68fb      	ldr	r3, [r7, #12]
 800cd10:	895b      	ldrh	r3, [r3, #10]
 800cd12:	897a      	ldrh	r2, [r7, #10]
 800cd14:	1ad3      	subs	r3, r2, r3
 800cd16:	817b      	strh	r3, [r7, #10]
    /* decrease total length indicator */
    q->tot_len = (u16_t)(q->tot_len - shrink);
 800cd18:	68fb      	ldr	r3, [r7, #12]
 800cd1a:	891a      	ldrh	r2, [r3, #8]
 800cd1c:	893b      	ldrh	r3, [r7, #8]
 800cd1e:	1ad3      	subs	r3, r2, r3
 800cd20:	b29a      	uxth	r2, r3
 800cd22:	68fb      	ldr	r3, [r7, #12]
 800cd24:	811a      	strh	r2, [r3, #8]
    /* proceed to next pbuf in chain */
    q = q->next;
 800cd26:	68fb      	ldr	r3, [r7, #12]
 800cd28:	681b      	ldr	r3, [r3, #0]
 800cd2a:	60fb      	str	r3, [r7, #12]
    LWIP_ASSERT("pbuf_realloc: q != NULL", q != NULL);
 800cd2c:	68fb      	ldr	r3, [r7, #12]
 800cd2e:	2b00      	cmp	r3, #0
 800cd30:	d106      	bne.n	800cd40 <pbuf_realloc+0x70>
 800cd32:	4b25      	ldr	r3, [pc, #148]	@ (800cdc8 <pbuf_realloc+0xf8>)
 800cd34:	f240 12af 	movw	r2, #431	@ 0x1af
 800cd38:	4926      	ldr	r1, [pc, #152]	@ (800cdd4 <pbuf_realloc+0x104>)
 800cd3a:	4825      	ldr	r0, [pc, #148]	@ (800cdd0 <pbuf_realloc+0x100>)
 800cd3c:	f009 fdae 	bl	801689c <iprintf>
  while (rem_len > q->len) {
 800cd40:	68fb      	ldr	r3, [r7, #12]
 800cd42:	895b      	ldrh	r3, [r3, #10]
 800cd44:	897a      	ldrh	r2, [r7, #10]
 800cd46:	429a      	cmp	r2, r3
 800cd48:	d8e1      	bhi.n	800cd0e <pbuf_realloc+0x3e>
  /* we have now reached the new last pbuf (in q) */
  /* rem_len == desired length for pbuf q */

  /* shrink allocated memory for PBUF_RAM */
  /* (other types merely adjust their length fields */
  if (pbuf_match_allocsrc(q, PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP) && (rem_len != q->len)
 800cd4a:	68fb      	ldr	r3, [r7, #12]
 800cd4c:	7b1b      	ldrb	r3, [r3, #12]
 800cd4e:	f003 030f 	and.w	r3, r3, #15
 800cd52:	2b00      	cmp	r3, #0
 800cd54:	d11f      	bne.n	800cd96 <pbuf_realloc+0xc6>
 800cd56:	68fb      	ldr	r3, [r7, #12]
 800cd58:	895b      	ldrh	r3, [r3, #10]
 800cd5a:	897a      	ldrh	r2, [r7, #10]
 800cd5c:	429a      	cmp	r2, r3
 800cd5e:	d01a      	beq.n	800cd96 <pbuf_realloc+0xc6>
#if LWIP_SUPPORT_CUSTOM_PBUF
      && ((q->flags & PBUF_FLAG_IS_CUSTOM) == 0)
 800cd60:	68fb      	ldr	r3, [r7, #12]
 800cd62:	7b5b      	ldrb	r3, [r3, #13]
 800cd64:	f003 0302 	and.w	r3, r3, #2
 800cd68:	2b00      	cmp	r3, #0
 800cd6a:	d114      	bne.n	800cd96 <pbuf_realloc+0xc6>
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
     ) {
    /* reallocate and adjust the length of the pbuf that will be split */
    q = (struct pbuf *)mem_trim(q, (mem_size_t)(((u8_t *)q->payload - (u8_t *)q) + rem_len));
 800cd6c:	68fb      	ldr	r3, [r7, #12]
 800cd6e:	685a      	ldr	r2, [r3, #4]
 800cd70:	68fb      	ldr	r3, [r7, #12]
 800cd72:	1ad2      	subs	r2, r2, r3
 800cd74:	897b      	ldrh	r3, [r7, #10]
 800cd76:	4413      	add	r3, r2
 800cd78:	4619      	mov	r1, r3
 800cd7a:	68f8      	ldr	r0, [r7, #12]
 800cd7c:	f7fe ff6a 	bl	800bc54 <mem_trim>
 800cd80:	60f8      	str	r0, [r7, #12]
    LWIP_ASSERT("mem_trim returned q == NULL", q != NULL);
 800cd82:	68fb      	ldr	r3, [r7, #12]
 800cd84:	2b00      	cmp	r3, #0
 800cd86:	d106      	bne.n	800cd96 <pbuf_realloc+0xc6>
 800cd88:	4b0f      	ldr	r3, [pc, #60]	@ (800cdc8 <pbuf_realloc+0xf8>)
 800cd8a:	f240 12bd 	movw	r2, #445	@ 0x1bd
 800cd8e:	4912      	ldr	r1, [pc, #72]	@ (800cdd8 <pbuf_realloc+0x108>)
 800cd90:	480f      	ldr	r0, [pc, #60]	@ (800cdd0 <pbuf_realloc+0x100>)
 800cd92:	f009 fd83 	bl	801689c <iprintf>
  }
  /* adjust length fields for new last pbuf */
  q->len = rem_len;
 800cd96:	68fb      	ldr	r3, [r7, #12]
 800cd98:	897a      	ldrh	r2, [r7, #10]
 800cd9a:	815a      	strh	r2, [r3, #10]
  q->tot_len = q->len;
 800cd9c:	68fb      	ldr	r3, [r7, #12]
 800cd9e:	895a      	ldrh	r2, [r3, #10]
 800cda0:	68fb      	ldr	r3, [r7, #12]
 800cda2:	811a      	strh	r2, [r3, #8]

  /* any remaining pbufs in chain? */
  if (q->next != NULL) {
 800cda4:	68fb      	ldr	r3, [r7, #12]
 800cda6:	681b      	ldr	r3, [r3, #0]
 800cda8:	2b00      	cmp	r3, #0
 800cdaa:	d004      	beq.n	800cdb6 <pbuf_realloc+0xe6>
    /* free remaining pbufs in chain */
    pbuf_free(q->next);
 800cdac:	68fb      	ldr	r3, [r7, #12]
 800cdae:	681b      	ldr	r3, [r3, #0]
 800cdb0:	4618      	mov	r0, r3
 800cdb2:	f000 f911 	bl	800cfd8 <pbuf_free>
  }
  /* q is last packet in chain */
  q->next = NULL;
 800cdb6:	68fb      	ldr	r3, [r7, #12]
 800cdb8:	2200      	movs	r2, #0
 800cdba:	601a      	str	r2, [r3, #0]
 800cdbc:	e000      	b.n	800cdc0 <pbuf_realloc+0xf0>
    return;
 800cdbe:	bf00      	nop

}
 800cdc0:	3710      	adds	r7, #16
 800cdc2:	46bd      	mov	sp, r7
 800cdc4:	bd80      	pop	{r7, pc}
 800cdc6:	bf00      	nop
 800cdc8:	0801835c 	.word	0x0801835c
 800cdcc:	08018474 	.word	0x08018474
 800cdd0:	080183bc 	.word	0x080183bc
 800cdd4:	0801848c 	.word	0x0801848c
 800cdd8:	080184a4 	.word	0x080184a4

0800cddc <pbuf_add_header_impl>:
 * @return non-zero on failure, zero on success.
 *
 */
static u8_t
pbuf_add_header_impl(struct pbuf *p, size_t header_size_increment, u8_t force)
{
 800cddc:	b580      	push	{r7, lr}
 800cdde:	b086      	sub	sp, #24
 800cde0:	af00      	add	r7, sp, #0
 800cde2:	60f8      	str	r0, [r7, #12]
 800cde4:	60b9      	str	r1, [r7, #8]
 800cde6:	4613      	mov	r3, r2
 800cde8:	71fb      	strb	r3, [r7, #7]
  u16_t type_internal;
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 800cdea:	68fb      	ldr	r3, [r7, #12]
 800cdec:	2b00      	cmp	r3, #0
 800cdee:	d106      	bne.n	800cdfe <pbuf_add_header_impl+0x22>
 800cdf0:	4b2b      	ldr	r3, [pc, #172]	@ (800cea0 <pbuf_add_header_impl+0xc4>)
 800cdf2:	f240 12df 	movw	r2, #479	@ 0x1df
 800cdf6:	492b      	ldr	r1, [pc, #172]	@ (800cea4 <pbuf_add_header_impl+0xc8>)
 800cdf8:	482b      	ldr	r0, [pc, #172]	@ (800cea8 <pbuf_add_header_impl+0xcc>)
 800cdfa:	f009 fd4f 	bl	801689c <iprintf>
  if ((p == NULL) || (header_size_increment > 0xFFFF)) {
 800cdfe:	68fb      	ldr	r3, [r7, #12]
 800ce00:	2b00      	cmp	r3, #0
 800ce02:	d003      	beq.n	800ce0c <pbuf_add_header_impl+0x30>
 800ce04:	68bb      	ldr	r3, [r7, #8]
 800ce06:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800ce0a:	d301      	bcc.n	800ce10 <pbuf_add_header_impl+0x34>
    return 1;
 800ce0c:	2301      	movs	r3, #1
 800ce0e:	e043      	b.n	800ce98 <pbuf_add_header_impl+0xbc>
  }
  if (header_size_increment == 0) {
 800ce10:	68bb      	ldr	r3, [r7, #8]
 800ce12:	2b00      	cmp	r3, #0
 800ce14:	d101      	bne.n	800ce1a <pbuf_add_header_impl+0x3e>
    return 0;
 800ce16:	2300      	movs	r3, #0
 800ce18:	e03e      	b.n	800ce98 <pbuf_add_header_impl+0xbc>
  }

  increment_magnitude = (u16_t)header_size_increment;
 800ce1a:	68bb      	ldr	r3, [r7, #8]
 800ce1c:	827b      	strh	r3, [r7, #18]
  /* Do not allow tot_len to wrap as a result. */
  if ((u16_t)(increment_magnitude + p->tot_len) < increment_magnitude) {
 800ce1e:	68fb      	ldr	r3, [r7, #12]
 800ce20:	891a      	ldrh	r2, [r3, #8]
 800ce22:	8a7b      	ldrh	r3, [r7, #18]
 800ce24:	4413      	add	r3, r2
 800ce26:	b29b      	uxth	r3, r3
 800ce28:	8a7a      	ldrh	r2, [r7, #18]
 800ce2a:	429a      	cmp	r2, r3
 800ce2c:	d901      	bls.n	800ce32 <pbuf_add_header_impl+0x56>
    return 1;
 800ce2e:	2301      	movs	r3, #1
 800ce30:	e032      	b.n	800ce98 <pbuf_add_header_impl+0xbc>
  }

  type_internal = p->type_internal;
 800ce32:	68fb      	ldr	r3, [r7, #12]
 800ce34:	7b1b      	ldrb	r3, [r3, #12]
 800ce36:	823b      	strh	r3, [r7, #16]

  /* pbuf types containing payloads? */
  if (type_internal & PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS) {
 800ce38:	8a3b      	ldrh	r3, [r7, #16]
 800ce3a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ce3e:	2b00      	cmp	r3, #0
 800ce40:	d00c      	beq.n	800ce5c <pbuf_add_header_impl+0x80>
    /* set new payload pointer */
    payload = (u8_t *)p->payload - header_size_increment;
 800ce42:	68fb      	ldr	r3, [r7, #12]
 800ce44:	685a      	ldr	r2, [r3, #4]
 800ce46:	68bb      	ldr	r3, [r7, #8]
 800ce48:	425b      	negs	r3, r3
 800ce4a:	4413      	add	r3, r2
 800ce4c:	617b      	str	r3, [r7, #20]
    /* boundary check fails? */
    if ((u8_t *)payload < (u8_t *)p + SIZEOF_STRUCT_PBUF) {
 800ce4e:	68fb      	ldr	r3, [r7, #12]
 800ce50:	3310      	adds	r3, #16
 800ce52:	697a      	ldr	r2, [r7, #20]
 800ce54:	429a      	cmp	r2, r3
 800ce56:	d20d      	bcs.n	800ce74 <pbuf_add_header_impl+0x98>
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE,
                   ("pbuf_add_header: failed as %p < %p (not enough space for new header size)\n",
                    (void *)payload, (void *)((u8_t *)p + SIZEOF_STRUCT_PBUF)));
      /* bail out unsuccessfully */
      return 1;
 800ce58:	2301      	movs	r3, #1
 800ce5a:	e01d      	b.n	800ce98 <pbuf_add_header_impl+0xbc>
    }
    /* pbuf types referring to external payloads? */
  } else {
    /* hide a header in the payload? */
    if (force) {
 800ce5c:	79fb      	ldrb	r3, [r7, #7]
 800ce5e:	2b00      	cmp	r3, #0
 800ce60:	d006      	beq.n	800ce70 <pbuf_add_header_impl+0x94>
      payload = (u8_t *)p->payload - header_size_increment;
 800ce62:	68fb      	ldr	r3, [r7, #12]
 800ce64:	685a      	ldr	r2, [r3, #4]
 800ce66:	68bb      	ldr	r3, [r7, #8]
 800ce68:	425b      	negs	r3, r3
 800ce6a:	4413      	add	r3, r2
 800ce6c:	617b      	str	r3, [r7, #20]
 800ce6e:	e001      	b.n	800ce74 <pbuf_add_header_impl+0x98>
    } else {
      /* cannot expand payload to front (yet!)
       * bail out unsuccessfully */
      return 1;
 800ce70:	2301      	movs	r3, #1
 800ce72:	e011      	b.n	800ce98 <pbuf_add_header_impl+0xbc>
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_add_header: old %p new %p (%"U16_F")\n",
              (void *)p->payload, (void *)payload, increment_magnitude));

  /* modify pbuf fields */
  p->payload = payload;
 800ce74:	68fb      	ldr	r3, [r7, #12]
 800ce76:	697a      	ldr	r2, [r7, #20]
 800ce78:	605a      	str	r2, [r3, #4]
  p->len = (u16_t)(p->len + increment_magnitude);
 800ce7a:	68fb      	ldr	r3, [r7, #12]
 800ce7c:	895a      	ldrh	r2, [r3, #10]
 800ce7e:	8a7b      	ldrh	r3, [r7, #18]
 800ce80:	4413      	add	r3, r2
 800ce82:	b29a      	uxth	r2, r3
 800ce84:	68fb      	ldr	r3, [r7, #12]
 800ce86:	815a      	strh	r2, [r3, #10]
  p->tot_len = (u16_t)(p->tot_len + increment_magnitude);
 800ce88:	68fb      	ldr	r3, [r7, #12]
 800ce8a:	891a      	ldrh	r2, [r3, #8]
 800ce8c:	8a7b      	ldrh	r3, [r7, #18]
 800ce8e:	4413      	add	r3, r2
 800ce90:	b29a      	uxth	r2, r3
 800ce92:	68fb      	ldr	r3, [r7, #12]
 800ce94:	811a      	strh	r2, [r3, #8]


  return 0;
 800ce96:	2300      	movs	r3, #0
}
 800ce98:	4618      	mov	r0, r3
 800ce9a:	3718      	adds	r7, #24
 800ce9c:	46bd      	mov	sp, r7
 800ce9e:	bd80      	pop	{r7, pc}
 800cea0:	0801835c 	.word	0x0801835c
 800cea4:	080184c0 	.word	0x080184c0
 800cea8:	080183bc 	.word	0x080183bc

0800ceac <pbuf_add_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_add_header(struct pbuf *p, size_t header_size_increment)
{
 800ceac:	b580      	push	{r7, lr}
 800ceae:	b082      	sub	sp, #8
 800ceb0:	af00      	add	r7, sp, #0
 800ceb2:	6078      	str	r0, [r7, #4]
 800ceb4:	6039      	str	r1, [r7, #0]
  return pbuf_add_header_impl(p, header_size_increment, 0);
 800ceb6:	2200      	movs	r2, #0
 800ceb8:	6839      	ldr	r1, [r7, #0]
 800ceba:	6878      	ldr	r0, [r7, #4]
 800cebc:	f7ff ff8e 	bl	800cddc <pbuf_add_header_impl>
 800cec0:	4603      	mov	r3, r0
}
 800cec2:	4618      	mov	r0, r3
 800cec4:	3708      	adds	r7, #8
 800cec6:	46bd      	mov	sp, r7
 800cec8:	bd80      	pop	{r7, pc}
	...

0800cecc <pbuf_remove_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_remove_header(struct pbuf *p, size_t header_size_decrement)
{
 800cecc:	b580      	push	{r7, lr}
 800cece:	b084      	sub	sp, #16
 800ced0:	af00      	add	r7, sp, #0
 800ced2:	6078      	str	r0, [r7, #4]
 800ced4:	6039      	str	r1, [r7, #0]
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 800ced6:	687b      	ldr	r3, [r7, #4]
 800ced8:	2b00      	cmp	r3, #0
 800ceda:	d106      	bne.n	800ceea <pbuf_remove_header+0x1e>
 800cedc:	4b20      	ldr	r3, [pc, #128]	@ (800cf60 <pbuf_remove_header+0x94>)
 800cede:	f240 224b 	movw	r2, #587	@ 0x24b
 800cee2:	4920      	ldr	r1, [pc, #128]	@ (800cf64 <pbuf_remove_header+0x98>)
 800cee4:	4820      	ldr	r0, [pc, #128]	@ (800cf68 <pbuf_remove_header+0x9c>)
 800cee6:	f009 fcd9 	bl	801689c <iprintf>
  if ((p == NULL) || (header_size_decrement > 0xFFFF)) {
 800ceea:	687b      	ldr	r3, [r7, #4]
 800ceec:	2b00      	cmp	r3, #0
 800ceee:	d003      	beq.n	800cef8 <pbuf_remove_header+0x2c>
 800cef0:	683b      	ldr	r3, [r7, #0]
 800cef2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800cef6:	d301      	bcc.n	800cefc <pbuf_remove_header+0x30>
    return 1;
 800cef8:	2301      	movs	r3, #1
 800cefa:	e02c      	b.n	800cf56 <pbuf_remove_header+0x8a>
  }
  if (header_size_decrement == 0) {
 800cefc:	683b      	ldr	r3, [r7, #0]
 800cefe:	2b00      	cmp	r3, #0
 800cf00:	d101      	bne.n	800cf06 <pbuf_remove_header+0x3a>
    return 0;
 800cf02:	2300      	movs	r3, #0
 800cf04:	e027      	b.n	800cf56 <pbuf_remove_header+0x8a>
  }

  increment_magnitude = (u16_t)header_size_decrement;
 800cf06:	683b      	ldr	r3, [r7, #0]
 800cf08:	81fb      	strh	r3, [r7, #14]
  /* Check that we aren't going to move off the end of the pbuf */
  LWIP_ERROR("increment_magnitude <= p->len", (increment_magnitude <= p->len), return 1;);
 800cf0a:	687b      	ldr	r3, [r7, #4]
 800cf0c:	895b      	ldrh	r3, [r3, #10]
 800cf0e:	89fa      	ldrh	r2, [r7, #14]
 800cf10:	429a      	cmp	r2, r3
 800cf12:	d908      	bls.n	800cf26 <pbuf_remove_header+0x5a>
 800cf14:	4b12      	ldr	r3, [pc, #72]	@ (800cf60 <pbuf_remove_header+0x94>)
 800cf16:	f240 2255 	movw	r2, #597	@ 0x255
 800cf1a:	4914      	ldr	r1, [pc, #80]	@ (800cf6c <pbuf_remove_header+0xa0>)
 800cf1c:	4812      	ldr	r0, [pc, #72]	@ (800cf68 <pbuf_remove_header+0x9c>)
 800cf1e:	f009 fcbd 	bl	801689c <iprintf>
 800cf22:	2301      	movs	r3, #1
 800cf24:	e017      	b.n	800cf56 <pbuf_remove_header+0x8a>

  /* remember current payload pointer */
  payload = p->payload;
 800cf26:	687b      	ldr	r3, [r7, #4]
 800cf28:	685b      	ldr	r3, [r3, #4]
 800cf2a:	60bb      	str	r3, [r7, #8]
  LWIP_UNUSED_ARG(payload); /* only used in LWIP_DEBUGF below */

  /* increase payload pointer (guarded by length check above) */
  p->payload = (u8_t *)p->payload + header_size_decrement;
 800cf2c:	687b      	ldr	r3, [r7, #4]
 800cf2e:	685a      	ldr	r2, [r3, #4]
 800cf30:	683b      	ldr	r3, [r7, #0]
 800cf32:	441a      	add	r2, r3
 800cf34:	687b      	ldr	r3, [r7, #4]
 800cf36:	605a      	str	r2, [r3, #4]
  /* modify pbuf length fields */
  p->len = (u16_t)(p->len - increment_magnitude);
 800cf38:	687b      	ldr	r3, [r7, #4]
 800cf3a:	895a      	ldrh	r2, [r3, #10]
 800cf3c:	89fb      	ldrh	r3, [r7, #14]
 800cf3e:	1ad3      	subs	r3, r2, r3
 800cf40:	b29a      	uxth	r2, r3
 800cf42:	687b      	ldr	r3, [r7, #4]
 800cf44:	815a      	strh	r2, [r3, #10]
  p->tot_len = (u16_t)(p->tot_len - increment_magnitude);
 800cf46:	687b      	ldr	r3, [r7, #4]
 800cf48:	891a      	ldrh	r2, [r3, #8]
 800cf4a:	89fb      	ldrh	r3, [r7, #14]
 800cf4c:	1ad3      	subs	r3, r2, r3
 800cf4e:	b29a      	uxth	r2, r3
 800cf50:	687b      	ldr	r3, [r7, #4]
 800cf52:	811a      	strh	r2, [r3, #8]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_remove_header: old %p new %p (%"U16_F")\n",
              (void *)payload, (void *)p->payload, increment_magnitude));

  return 0;
 800cf54:	2300      	movs	r3, #0
}
 800cf56:	4618      	mov	r0, r3
 800cf58:	3710      	adds	r7, #16
 800cf5a:	46bd      	mov	sp, r7
 800cf5c:	bd80      	pop	{r7, pc}
 800cf5e:	bf00      	nop
 800cf60:	0801835c 	.word	0x0801835c
 800cf64:	080184c0 	.word	0x080184c0
 800cf68:	080183bc 	.word	0x080183bc
 800cf6c:	080184cc 	.word	0x080184cc

0800cf70 <pbuf_header_impl>:

static u8_t
pbuf_header_impl(struct pbuf *p, s16_t header_size_increment, u8_t force)
{
 800cf70:	b580      	push	{r7, lr}
 800cf72:	b082      	sub	sp, #8
 800cf74:	af00      	add	r7, sp, #0
 800cf76:	6078      	str	r0, [r7, #4]
 800cf78:	460b      	mov	r3, r1
 800cf7a:	807b      	strh	r3, [r7, #2]
 800cf7c:	4613      	mov	r3, r2
 800cf7e:	707b      	strb	r3, [r7, #1]
  if (header_size_increment < 0) {
 800cf80:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800cf84:	2b00      	cmp	r3, #0
 800cf86:	da08      	bge.n	800cf9a <pbuf_header_impl+0x2a>
    return pbuf_remove_header(p, (size_t) - header_size_increment);
 800cf88:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800cf8c:	425b      	negs	r3, r3
 800cf8e:	4619      	mov	r1, r3
 800cf90:	6878      	ldr	r0, [r7, #4]
 800cf92:	f7ff ff9b 	bl	800cecc <pbuf_remove_header>
 800cf96:	4603      	mov	r3, r0
 800cf98:	e007      	b.n	800cfaa <pbuf_header_impl+0x3a>
  } else {
    return pbuf_add_header_impl(p, (size_t)header_size_increment, force);
 800cf9a:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800cf9e:	787a      	ldrb	r2, [r7, #1]
 800cfa0:	4619      	mov	r1, r3
 800cfa2:	6878      	ldr	r0, [r7, #4]
 800cfa4:	f7ff ff1a 	bl	800cddc <pbuf_add_header_impl>
 800cfa8:	4603      	mov	r3, r0
  }
}
 800cfaa:	4618      	mov	r0, r3
 800cfac:	3708      	adds	r7, #8
 800cfae:	46bd      	mov	sp, r7
 800cfb0:	bd80      	pop	{r7, pc}

0800cfb2 <pbuf_header_force>:
 * Same as pbuf_header but does not check if 'header_size > 0' is allowed.
 * This is used internally only, to allow PBUF_REF for RX.
 */
u8_t
pbuf_header_force(struct pbuf *p, s16_t header_size_increment)
{
 800cfb2:	b580      	push	{r7, lr}
 800cfb4:	b082      	sub	sp, #8
 800cfb6:	af00      	add	r7, sp, #0
 800cfb8:	6078      	str	r0, [r7, #4]
 800cfba:	460b      	mov	r3, r1
 800cfbc:	807b      	strh	r3, [r7, #2]
  return pbuf_header_impl(p, header_size_increment, 1);
 800cfbe:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800cfc2:	2201      	movs	r2, #1
 800cfc4:	4619      	mov	r1, r3
 800cfc6:	6878      	ldr	r0, [r7, #4]
 800cfc8:	f7ff ffd2 	bl	800cf70 <pbuf_header_impl>
 800cfcc:	4603      	mov	r3, r0
}
 800cfce:	4618      	mov	r0, r3
 800cfd0:	3708      	adds	r7, #8
 800cfd2:	46bd      	mov	sp, r7
 800cfd4:	bd80      	pop	{r7, pc}
	...

0800cfd8 <pbuf_free>:
 * 1->1->1 becomes .......
 *
 */
u8_t
pbuf_free(struct pbuf *p)
{
 800cfd8:	b580      	push	{r7, lr}
 800cfda:	b088      	sub	sp, #32
 800cfdc:	af00      	add	r7, sp, #0
 800cfde:	6078      	str	r0, [r7, #4]
  u8_t alloc_src;
  struct pbuf *q;
  u8_t count;

  if (p == NULL) {
 800cfe0:	687b      	ldr	r3, [r7, #4]
 800cfe2:	2b00      	cmp	r3, #0
 800cfe4:	d10b      	bne.n	800cffe <pbuf_free+0x26>
    LWIP_ASSERT("p != NULL", p != NULL);
 800cfe6:	687b      	ldr	r3, [r7, #4]
 800cfe8:	2b00      	cmp	r3, #0
 800cfea:	d106      	bne.n	800cffa <pbuf_free+0x22>
 800cfec:	4b3b      	ldr	r3, [pc, #236]	@ (800d0dc <pbuf_free+0x104>)
 800cfee:	f44f 7237 	mov.w	r2, #732	@ 0x2dc
 800cff2:	493b      	ldr	r1, [pc, #236]	@ (800d0e0 <pbuf_free+0x108>)
 800cff4:	483b      	ldr	r0, [pc, #236]	@ (800d0e4 <pbuf_free+0x10c>)
 800cff6:	f009 fc51 	bl	801689c <iprintf>
    /* if assertions are disabled, proceed with debug output */
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                ("pbuf_free(p == NULL) was called.\n"));
    return 0;
 800cffa:	2300      	movs	r3, #0
 800cffc:	e069      	b.n	800d0d2 <pbuf_free+0xfa>
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free(%p)\n", (void *)p));

  PERF_START;

  count = 0;
 800cffe:	2300      	movs	r3, #0
 800d000:	77fb      	strb	r3, [r7, #31]
  /* de-allocate all consecutive pbufs from the head of the chain that
   * obtain a zero reference count after decrementing*/
  while (p != NULL) {
 800d002:	e062      	b.n	800d0ca <pbuf_free+0xf2>
    LWIP_PBUF_REF_T ref;
    SYS_ARCH_DECL_PROTECT(old_level);
    /* Since decrementing ref cannot be guaranteed to be a single machine operation
     * we must protect it. We put the new ref into a local variable to prevent
     * further protection. */
    SYS_ARCH_PROTECT(old_level);
 800d004:	f009 f814 	bl	8016030 <sys_arch_protect>
 800d008:	61b8      	str	r0, [r7, #24]
    /* all pbufs in a chain are referenced at least once */
    LWIP_ASSERT("pbuf_free: p->ref > 0", p->ref > 0);
 800d00a:	687b      	ldr	r3, [r7, #4]
 800d00c:	7b9b      	ldrb	r3, [r3, #14]
 800d00e:	2b00      	cmp	r3, #0
 800d010:	d106      	bne.n	800d020 <pbuf_free+0x48>
 800d012:	4b32      	ldr	r3, [pc, #200]	@ (800d0dc <pbuf_free+0x104>)
 800d014:	f240 22f1 	movw	r2, #753	@ 0x2f1
 800d018:	4933      	ldr	r1, [pc, #204]	@ (800d0e8 <pbuf_free+0x110>)
 800d01a:	4832      	ldr	r0, [pc, #200]	@ (800d0e4 <pbuf_free+0x10c>)
 800d01c:	f009 fc3e 	bl	801689c <iprintf>
    /* decrease reference count (number of pointers to pbuf) */
    ref = --(p->ref);
 800d020:	687b      	ldr	r3, [r7, #4]
 800d022:	7b9b      	ldrb	r3, [r3, #14]
 800d024:	3b01      	subs	r3, #1
 800d026:	b2da      	uxtb	r2, r3
 800d028:	687b      	ldr	r3, [r7, #4]
 800d02a:	739a      	strb	r2, [r3, #14]
 800d02c:	687b      	ldr	r3, [r7, #4]
 800d02e:	7b9b      	ldrb	r3, [r3, #14]
 800d030:	75fb      	strb	r3, [r7, #23]
    SYS_ARCH_UNPROTECT(old_level);
 800d032:	69b8      	ldr	r0, [r7, #24]
 800d034:	f009 f80a 	bl	801604c <sys_arch_unprotect>
    /* this pbuf is no longer referenced to? */
    if (ref == 0) {
 800d038:	7dfb      	ldrb	r3, [r7, #23]
 800d03a:	2b00      	cmp	r3, #0
 800d03c:	d143      	bne.n	800d0c6 <pbuf_free+0xee>
      /* remember next pbuf in chain for next iteration */
      q = p->next;
 800d03e:	687b      	ldr	r3, [r7, #4]
 800d040:	681b      	ldr	r3, [r3, #0]
 800d042:	613b      	str	r3, [r7, #16]
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: deallocating %p\n", (void *)p));
      alloc_src = pbuf_get_allocsrc(p);
 800d044:	687b      	ldr	r3, [r7, #4]
 800d046:	7b1b      	ldrb	r3, [r3, #12]
 800d048:	f003 030f 	and.w	r3, r3, #15
 800d04c:	73fb      	strb	r3, [r7, #15]
#if LWIP_SUPPORT_CUSTOM_PBUF
      /* is this a custom pbuf? */
      if ((p->flags & PBUF_FLAG_IS_CUSTOM) != 0) {
 800d04e:	687b      	ldr	r3, [r7, #4]
 800d050:	7b5b      	ldrb	r3, [r3, #13]
 800d052:	f003 0302 	and.w	r3, r3, #2
 800d056:	2b00      	cmp	r3, #0
 800d058:	d011      	beq.n	800d07e <pbuf_free+0xa6>
        struct pbuf_custom *pc = (struct pbuf_custom *)p;
 800d05a:	687b      	ldr	r3, [r7, #4]
 800d05c:	60bb      	str	r3, [r7, #8]
        LWIP_ASSERT("pc->custom_free_function != NULL", pc->custom_free_function != NULL);
 800d05e:	68bb      	ldr	r3, [r7, #8]
 800d060:	691b      	ldr	r3, [r3, #16]
 800d062:	2b00      	cmp	r3, #0
 800d064:	d106      	bne.n	800d074 <pbuf_free+0x9c>
 800d066:	4b1d      	ldr	r3, [pc, #116]	@ (800d0dc <pbuf_free+0x104>)
 800d068:	f240 22ff 	movw	r2, #767	@ 0x2ff
 800d06c:	491f      	ldr	r1, [pc, #124]	@ (800d0ec <pbuf_free+0x114>)
 800d06e:	481d      	ldr	r0, [pc, #116]	@ (800d0e4 <pbuf_free+0x10c>)
 800d070:	f009 fc14 	bl	801689c <iprintf>
        pc->custom_free_function(p);
 800d074:	68bb      	ldr	r3, [r7, #8]
 800d076:	691b      	ldr	r3, [r3, #16]
 800d078:	6878      	ldr	r0, [r7, #4]
 800d07a:	4798      	blx	r3
 800d07c:	e01d      	b.n	800d0ba <pbuf_free+0xe2>
      } else
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
      {
        /* is this a pbuf from the pool? */
        if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_MEMP_PBUF_POOL) {
 800d07e:	7bfb      	ldrb	r3, [r7, #15]
 800d080:	2b02      	cmp	r3, #2
 800d082:	d104      	bne.n	800d08e <pbuf_free+0xb6>
          memp_free(MEMP_PBUF_POOL, p);
 800d084:	6879      	ldr	r1, [r7, #4]
 800d086:	200c      	movs	r0, #12
 800d088:	f7ff f8f8 	bl	800c27c <memp_free>
 800d08c:	e015      	b.n	800d0ba <pbuf_free+0xe2>
          /* is this a ROM or RAM referencing pbuf? */
        } else if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_MEMP_PBUF) {
 800d08e:	7bfb      	ldrb	r3, [r7, #15]
 800d090:	2b01      	cmp	r3, #1
 800d092:	d104      	bne.n	800d09e <pbuf_free+0xc6>
          memp_free(MEMP_PBUF, p);
 800d094:	6879      	ldr	r1, [r7, #4]
 800d096:	200b      	movs	r0, #11
 800d098:	f7ff f8f0 	bl	800c27c <memp_free>
 800d09c:	e00d      	b.n	800d0ba <pbuf_free+0xe2>
          /* type == PBUF_RAM */
        } else if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP) {
 800d09e:	7bfb      	ldrb	r3, [r7, #15]
 800d0a0:	2b00      	cmp	r3, #0
 800d0a2:	d103      	bne.n	800d0ac <pbuf_free+0xd4>
          mem_free(p);
 800d0a4:	6878      	ldr	r0, [r7, #4]
 800d0a6:	f7fe fd45 	bl	800bb34 <mem_free>
 800d0aa:	e006      	b.n	800d0ba <pbuf_free+0xe2>
        } else {
          /* @todo: support freeing other types */
          LWIP_ASSERT("invalid pbuf type", 0);
 800d0ac:	4b0b      	ldr	r3, [pc, #44]	@ (800d0dc <pbuf_free+0x104>)
 800d0ae:	f240 320f 	movw	r2, #783	@ 0x30f
 800d0b2:	490f      	ldr	r1, [pc, #60]	@ (800d0f0 <pbuf_free+0x118>)
 800d0b4:	480b      	ldr	r0, [pc, #44]	@ (800d0e4 <pbuf_free+0x10c>)
 800d0b6:	f009 fbf1 	bl	801689c <iprintf>
        }
      }
      count++;
 800d0ba:	7ffb      	ldrb	r3, [r7, #31]
 800d0bc:	3301      	adds	r3, #1
 800d0be:	77fb      	strb	r3, [r7, #31]
      /* proceed to next pbuf */
      p = q;
 800d0c0:	693b      	ldr	r3, [r7, #16]
 800d0c2:	607b      	str	r3, [r7, #4]
 800d0c4:	e001      	b.n	800d0ca <pbuf_free+0xf2>
      /* p->ref > 0, this pbuf is still referenced to */
      /* (and so the remaining pbufs in chain as well) */
    } else {
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: %p has ref %"U16_F", ending here.\n", (void *)p, (u16_t)ref));
      /* stop walking through the chain */
      p = NULL;
 800d0c6:	2300      	movs	r3, #0
 800d0c8:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 800d0ca:	687b      	ldr	r3, [r7, #4]
 800d0cc:	2b00      	cmp	r3, #0
 800d0ce:	d199      	bne.n	800d004 <pbuf_free+0x2c>
    }
  }
  PERF_STOP("pbuf_free");
  /* return number of de-allocated pbufs */
  return count;
 800d0d0:	7ffb      	ldrb	r3, [r7, #31]
}
 800d0d2:	4618      	mov	r0, r3
 800d0d4:	3720      	adds	r7, #32
 800d0d6:	46bd      	mov	sp, r7
 800d0d8:	bd80      	pop	{r7, pc}
 800d0da:	bf00      	nop
 800d0dc:	0801835c 	.word	0x0801835c
 800d0e0:	080184c0 	.word	0x080184c0
 800d0e4:	080183bc 	.word	0x080183bc
 800d0e8:	080184ec 	.word	0x080184ec
 800d0ec:	08018504 	.word	0x08018504
 800d0f0:	08018528 	.word	0x08018528

0800d0f4 <pbuf_clen>:
 * @param p first pbuf of chain
 * @return the number of pbufs in a chain
 */
u16_t
pbuf_clen(const struct pbuf *p)
{
 800d0f4:	b480      	push	{r7}
 800d0f6:	b085      	sub	sp, #20
 800d0f8:	af00      	add	r7, sp, #0
 800d0fa:	6078      	str	r0, [r7, #4]
  u16_t len;

  len = 0;
 800d0fc:	2300      	movs	r3, #0
 800d0fe:	81fb      	strh	r3, [r7, #14]
  while (p != NULL) {
 800d100:	e005      	b.n	800d10e <pbuf_clen+0x1a>
    ++len;
 800d102:	89fb      	ldrh	r3, [r7, #14]
 800d104:	3301      	adds	r3, #1
 800d106:	81fb      	strh	r3, [r7, #14]
    p = p->next;
 800d108:	687b      	ldr	r3, [r7, #4]
 800d10a:	681b      	ldr	r3, [r3, #0]
 800d10c:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 800d10e:	687b      	ldr	r3, [r7, #4]
 800d110:	2b00      	cmp	r3, #0
 800d112:	d1f6      	bne.n	800d102 <pbuf_clen+0xe>
  }
  return len;
 800d114:	89fb      	ldrh	r3, [r7, #14]
}
 800d116:	4618      	mov	r0, r3
 800d118:	3714      	adds	r7, #20
 800d11a:	46bd      	mov	sp, r7
 800d11c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d120:	4770      	bx	lr
	...

0800d124 <pbuf_ref>:
 * @param p pbuf to increase reference counter of
 *
 */
void
pbuf_ref(struct pbuf *p)
{
 800d124:	b580      	push	{r7, lr}
 800d126:	b084      	sub	sp, #16
 800d128:	af00      	add	r7, sp, #0
 800d12a:	6078      	str	r0, [r7, #4]
  /* pbuf given? */
  if (p != NULL) {
 800d12c:	687b      	ldr	r3, [r7, #4]
 800d12e:	2b00      	cmp	r3, #0
 800d130:	d016      	beq.n	800d160 <pbuf_ref+0x3c>
    SYS_ARCH_SET(p->ref, (LWIP_PBUF_REF_T)(p->ref + 1));
 800d132:	f008 ff7d 	bl	8016030 <sys_arch_protect>
 800d136:	60f8      	str	r0, [r7, #12]
 800d138:	687b      	ldr	r3, [r7, #4]
 800d13a:	7b9b      	ldrb	r3, [r3, #14]
 800d13c:	3301      	adds	r3, #1
 800d13e:	b2da      	uxtb	r2, r3
 800d140:	687b      	ldr	r3, [r7, #4]
 800d142:	739a      	strb	r2, [r3, #14]
 800d144:	68f8      	ldr	r0, [r7, #12]
 800d146:	f008 ff81 	bl	801604c <sys_arch_unprotect>
    LWIP_ASSERT("pbuf ref overflow", p->ref > 0);
 800d14a:	687b      	ldr	r3, [r7, #4]
 800d14c:	7b9b      	ldrb	r3, [r3, #14]
 800d14e:	2b00      	cmp	r3, #0
 800d150:	d106      	bne.n	800d160 <pbuf_ref+0x3c>
 800d152:	4b05      	ldr	r3, [pc, #20]	@ (800d168 <pbuf_ref+0x44>)
 800d154:	f240 3242 	movw	r2, #834	@ 0x342
 800d158:	4904      	ldr	r1, [pc, #16]	@ (800d16c <pbuf_ref+0x48>)
 800d15a:	4805      	ldr	r0, [pc, #20]	@ (800d170 <pbuf_ref+0x4c>)
 800d15c:	f009 fb9e 	bl	801689c <iprintf>
  }
}
 800d160:	bf00      	nop
 800d162:	3710      	adds	r7, #16
 800d164:	46bd      	mov	sp, r7
 800d166:	bd80      	pop	{r7, pc}
 800d168:	0801835c 	.word	0x0801835c
 800d16c:	0801853c 	.word	0x0801853c
 800d170:	080183bc 	.word	0x080183bc

0800d174 <pbuf_cat>:
 *
 * @see pbuf_chain()
 */
void
pbuf_cat(struct pbuf *h, struct pbuf *t)
{
 800d174:	b580      	push	{r7, lr}
 800d176:	b084      	sub	sp, #16
 800d178:	af00      	add	r7, sp, #0
 800d17a:	6078      	str	r0, [r7, #4]
 800d17c:	6039      	str	r1, [r7, #0]
  struct pbuf *p;

  LWIP_ERROR("(h != NULL) && (t != NULL) (programmer violates API)",
 800d17e:	687b      	ldr	r3, [r7, #4]
 800d180:	2b00      	cmp	r3, #0
 800d182:	d002      	beq.n	800d18a <pbuf_cat+0x16>
 800d184:	683b      	ldr	r3, [r7, #0]
 800d186:	2b00      	cmp	r3, #0
 800d188:	d107      	bne.n	800d19a <pbuf_cat+0x26>
 800d18a:	4b20      	ldr	r3, [pc, #128]	@ (800d20c <pbuf_cat+0x98>)
 800d18c:	f240 3259 	movw	r2, #857	@ 0x359
 800d190:	491f      	ldr	r1, [pc, #124]	@ (800d210 <pbuf_cat+0x9c>)
 800d192:	4820      	ldr	r0, [pc, #128]	@ (800d214 <pbuf_cat+0xa0>)
 800d194:	f009 fb82 	bl	801689c <iprintf>
 800d198:	e034      	b.n	800d204 <pbuf_cat+0x90>
             ((h != NULL) && (t != NULL)), return;);

  /* proceed to last pbuf of chain */
  for (p = h; p->next != NULL; p = p->next) {
 800d19a:	687b      	ldr	r3, [r7, #4]
 800d19c:	60fb      	str	r3, [r7, #12]
 800d19e:	e00a      	b.n	800d1b6 <pbuf_cat+0x42>
    /* add total length of second chain to all totals of first chain */
    p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 800d1a0:	68fb      	ldr	r3, [r7, #12]
 800d1a2:	891a      	ldrh	r2, [r3, #8]
 800d1a4:	683b      	ldr	r3, [r7, #0]
 800d1a6:	891b      	ldrh	r3, [r3, #8]
 800d1a8:	4413      	add	r3, r2
 800d1aa:	b29a      	uxth	r2, r3
 800d1ac:	68fb      	ldr	r3, [r7, #12]
 800d1ae:	811a      	strh	r2, [r3, #8]
  for (p = h; p->next != NULL; p = p->next) {
 800d1b0:	68fb      	ldr	r3, [r7, #12]
 800d1b2:	681b      	ldr	r3, [r3, #0]
 800d1b4:	60fb      	str	r3, [r7, #12]
 800d1b6:	68fb      	ldr	r3, [r7, #12]
 800d1b8:	681b      	ldr	r3, [r3, #0]
 800d1ba:	2b00      	cmp	r3, #0
 800d1bc:	d1f0      	bne.n	800d1a0 <pbuf_cat+0x2c>
  }
  /* { p is last pbuf of first h chain, p->next == NULL } */
  LWIP_ASSERT("p->tot_len == p->len (of last pbuf in chain)", p->tot_len == p->len);
 800d1be:	68fb      	ldr	r3, [r7, #12]
 800d1c0:	891a      	ldrh	r2, [r3, #8]
 800d1c2:	68fb      	ldr	r3, [r7, #12]
 800d1c4:	895b      	ldrh	r3, [r3, #10]
 800d1c6:	429a      	cmp	r2, r3
 800d1c8:	d006      	beq.n	800d1d8 <pbuf_cat+0x64>
 800d1ca:	4b10      	ldr	r3, [pc, #64]	@ (800d20c <pbuf_cat+0x98>)
 800d1cc:	f240 3262 	movw	r2, #866	@ 0x362
 800d1d0:	4911      	ldr	r1, [pc, #68]	@ (800d218 <pbuf_cat+0xa4>)
 800d1d2:	4810      	ldr	r0, [pc, #64]	@ (800d214 <pbuf_cat+0xa0>)
 800d1d4:	f009 fb62 	bl	801689c <iprintf>
  LWIP_ASSERT("p->next == NULL", p->next == NULL);
 800d1d8:	68fb      	ldr	r3, [r7, #12]
 800d1da:	681b      	ldr	r3, [r3, #0]
 800d1dc:	2b00      	cmp	r3, #0
 800d1de:	d006      	beq.n	800d1ee <pbuf_cat+0x7a>
 800d1e0:	4b0a      	ldr	r3, [pc, #40]	@ (800d20c <pbuf_cat+0x98>)
 800d1e2:	f240 3263 	movw	r2, #867	@ 0x363
 800d1e6:	490d      	ldr	r1, [pc, #52]	@ (800d21c <pbuf_cat+0xa8>)
 800d1e8:	480a      	ldr	r0, [pc, #40]	@ (800d214 <pbuf_cat+0xa0>)
 800d1ea:	f009 fb57 	bl	801689c <iprintf>
  /* add total length of second chain to last pbuf total of first chain */
  p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 800d1ee:	68fb      	ldr	r3, [r7, #12]
 800d1f0:	891a      	ldrh	r2, [r3, #8]
 800d1f2:	683b      	ldr	r3, [r7, #0]
 800d1f4:	891b      	ldrh	r3, [r3, #8]
 800d1f6:	4413      	add	r3, r2
 800d1f8:	b29a      	uxth	r2, r3
 800d1fa:	68fb      	ldr	r3, [r7, #12]
 800d1fc:	811a      	strh	r2, [r3, #8]
  /* chain last pbuf of head (p) with first of tail (t) */
  p->next = t;
 800d1fe:	68fb      	ldr	r3, [r7, #12]
 800d200:	683a      	ldr	r2, [r7, #0]
 800d202:	601a      	str	r2, [r3, #0]
  /* p->next now references t, but the caller will drop its reference to t,
   * so netto there is no change to the reference count of t.
   */
}
 800d204:	3710      	adds	r7, #16
 800d206:	46bd      	mov	sp, r7
 800d208:	bd80      	pop	{r7, pc}
 800d20a:	bf00      	nop
 800d20c:	0801835c 	.word	0x0801835c
 800d210:	08018550 	.word	0x08018550
 800d214:	080183bc 	.word	0x080183bc
 800d218:	08018588 	.word	0x08018588
 800d21c:	080185b8 	.word	0x080185b8

0800d220 <pbuf_chain>:
 * The ->ref field of the first pbuf of the tail chain is adjusted.
 *
 */
void
pbuf_chain(struct pbuf *h, struct pbuf *t)
{
 800d220:	b580      	push	{r7, lr}
 800d222:	b082      	sub	sp, #8
 800d224:	af00      	add	r7, sp, #0
 800d226:	6078      	str	r0, [r7, #4]
 800d228:	6039      	str	r1, [r7, #0]
  pbuf_cat(h, t);
 800d22a:	6839      	ldr	r1, [r7, #0]
 800d22c:	6878      	ldr	r0, [r7, #4]
 800d22e:	f7ff ffa1 	bl	800d174 <pbuf_cat>
  /* t is now referenced by h */
  pbuf_ref(t);
 800d232:	6838      	ldr	r0, [r7, #0]
 800d234:	f7ff ff76 	bl	800d124 <pbuf_ref>
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_chain: %p references %p\n", (void *)h, (void *)t));
}
 800d238:	bf00      	nop
 800d23a:	3708      	adds	r7, #8
 800d23c:	46bd      	mov	sp, r7
 800d23e:	bd80      	pop	{r7, pc}

0800d240 <pbuf_copy>:
 *         ERR_ARG if one of the pbufs is NULL or p_to is not big
 *                 enough to hold p_from
 */
err_t
pbuf_copy(struct pbuf *p_to, const struct pbuf *p_from)
{
 800d240:	b580      	push	{r7, lr}
 800d242:	b086      	sub	sp, #24
 800d244:	af00      	add	r7, sp, #0
 800d246:	6078      	str	r0, [r7, #4]
 800d248:	6039      	str	r1, [r7, #0]
  size_t offset_to = 0, offset_from = 0, len;
 800d24a:	2300      	movs	r3, #0
 800d24c:	617b      	str	r3, [r7, #20]
 800d24e:	2300      	movs	r3, #0
 800d250:	613b      	str	r3, [r7, #16]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy(%p, %p)\n",
              (const void *)p_to, (const void *)p_from));

  /* is the target big enough to hold the source? */
  LWIP_ERROR("pbuf_copy: target not big enough to hold source", ((p_to != NULL) &&
 800d252:	687b      	ldr	r3, [r7, #4]
 800d254:	2b00      	cmp	r3, #0
 800d256:	d008      	beq.n	800d26a <pbuf_copy+0x2a>
 800d258:	683b      	ldr	r3, [r7, #0]
 800d25a:	2b00      	cmp	r3, #0
 800d25c:	d005      	beq.n	800d26a <pbuf_copy+0x2a>
 800d25e:	687b      	ldr	r3, [r7, #4]
 800d260:	891a      	ldrh	r2, [r3, #8]
 800d262:	683b      	ldr	r3, [r7, #0]
 800d264:	891b      	ldrh	r3, [r3, #8]
 800d266:	429a      	cmp	r2, r3
 800d268:	d209      	bcs.n	800d27e <pbuf_copy+0x3e>
 800d26a:	4b57      	ldr	r3, [pc, #348]	@ (800d3c8 <pbuf_copy+0x188>)
 800d26c:	f240 32c9 	movw	r2, #969	@ 0x3c9
 800d270:	4956      	ldr	r1, [pc, #344]	@ (800d3cc <pbuf_copy+0x18c>)
 800d272:	4857      	ldr	r0, [pc, #348]	@ (800d3d0 <pbuf_copy+0x190>)
 800d274:	f009 fb12 	bl	801689c <iprintf>
 800d278:	f06f 030f 	mvn.w	r3, #15
 800d27c:	e09f      	b.n	800d3be <pbuf_copy+0x17e>
             (p_from != NULL) && (p_to->tot_len >= p_from->tot_len)), return ERR_ARG;);

  /* iterate through pbuf chain */
  do {
    /* copy one part of the original chain */
    if ((p_to->len - offset_to) >= (p_from->len - offset_from)) {
 800d27e:	687b      	ldr	r3, [r7, #4]
 800d280:	895b      	ldrh	r3, [r3, #10]
 800d282:	461a      	mov	r2, r3
 800d284:	697b      	ldr	r3, [r7, #20]
 800d286:	1ad2      	subs	r2, r2, r3
 800d288:	683b      	ldr	r3, [r7, #0]
 800d28a:	895b      	ldrh	r3, [r3, #10]
 800d28c:	4619      	mov	r1, r3
 800d28e:	693b      	ldr	r3, [r7, #16]
 800d290:	1acb      	subs	r3, r1, r3
 800d292:	429a      	cmp	r2, r3
 800d294:	d306      	bcc.n	800d2a4 <pbuf_copy+0x64>
      /* complete current p_from fits into current p_to */
      len = p_from->len - offset_from;
 800d296:	683b      	ldr	r3, [r7, #0]
 800d298:	895b      	ldrh	r3, [r3, #10]
 800d29a:	461a      	mov	r2, r3
 800d29c:	693b      	ldr	r3, [r7, #16]
 800d29e:	1ad3      	subs	r3, r2, r3
 800d2a0:	60fb      	str	r3, [r7, #12]
 800d2a2:	e005      	b.n	800d2b0 <pbuf_copy+0x70>
    } else {
      /* current p_from does not fit into current p_to */
      len = p_to->len - offset_to;
 800d2a4:	687b      	ldr	r3, [r7, #4]
 800d2a6:	895b      	ldrh	r3, [r3, #10]
 800d2a8:	461a      	mov	r2, r3
 800d2aa:	697b      	ldr	r3, [r7, #20]
 800d2ac:	1ad3      	subs	r3, r2, r3
 800d2ae:	60fb      	str	r3, [r7, #12]
    }
    MEMCPY((u8_t *)p_to->payload + offset_to, (u8_t *)p_from->payload + offset_from, len);
 800d2b0:	687b      	ldr	r3, [r7, #4]
 800d2b2:	685a      	ldr	r2, [r3, #4]
 800d2b4:	697b      	ldr	r3, [r7, #20]
 800d2b6:	18d0      	adds	r0, r2, r3
 800d2b8:	683b      	ldr	r3, [r7, #0]
 800d2ba:	685a      	ldr	r2, [r3, #4]
 800d2bc:	693b      	ldr	r3, [r7, #16]
 800d2be:	4413      	add	r3, r2
 800d2c0:	68fa      	ldr	r2, [r7, #12]
 800d2c2:	4619      	mov	r1, r3
 800d2c4:	f009 fd43 	bl	8016d4e <memcpy>
    offset_to += len;
 800d2c8:	697a      	ldr	r2, [r7, #20]
 800d2ca:	68fb      	ldr	r3, [r7, #12]
 800d2cc:	4413      	add	r3, r2
 800d2ce:	617b      	str	r3, [r7, #20]
    offset_from += len;
 800d2d0:	693a      	ldr	r2, [r7, #16]
 800d2d2:	68fb      	ldr	r3, [r7, #12]
 800d2d4:	4413      	add	r3, r2
 800d2d6:	613b      	str	r3, [r7, #16]
    LWIP_ASSERT("offset_to <= p_to->len", offset_to <= p_to->len);
 800d2d8:	687b      	ldr	r3, [r7, #4]
 800d2da:	895b      	ldrh	r3, [r3, #10]
 800d2dc:	461a      	mov	r2, r3
 800d2de:	697b      	ldr	r3, [r7, #20]
 800d2e0:	4293      	cmp	r3, r2
 800d2e2:	d906      	bls.n	800d2f2 <pbuf_copy+0xb2>
 800d2e4:	4b38      	ldr	r3, [pc, #224]	@ (800d3c8 <pbuf_copy+0x188>)
 800d2e6:	f240 32d9 	movw	r2, #985	@ 0x3d9
 800d2ea:	493a      	ldr	r1, [pc, #232]	@ (800d3d4 <pbuf_copy+0x194>)
 800d2ec:	4838      	ldr	r0, [pc, #224]	@ (800d3d0 <pbuf_copy+0x190>)
 800d2ee:	f009 fad5 	bl	801689c <iprintf>
    LWIP_ASSERT("offset_from <= p_from->len", offset_from <= p_from->len);
 800d2f2:	683b      	ldr	r3, [r7, #0]
 800d2f4:	895b      	ldrh	r3, [r3, #10]
 800d2f6:	461a      	mov	r2, r3
 800d2f8:	693b      	ldr	r3, [r7, #16]
 800d2fa:	4293      	cmp	r3, r2
 800d2fc:	d906      	bls.n	800d30c <pbuf_copy+0xcc>
 800d2fe:	4b32      	ldr	r3, [pc, #200]	@ (800d3c8 <pbuf_copy+0x188>)
 800d300:	f240 32da 	movw	r2, #986	@ 0x3da
 800d304:	4934      	ldr	r1, [pc, #208]	@ (800d3d8 <pbuf_copy+0x198>)
 800d306:	4832      	ldr	r0, [pc, #200]	@ (800d3d0 <pbuf_copy+0x190>)
 800d308:	f009 fac8 	bl	801689c <iprintf>
    if (offset_from >= p_from->len) {
 800d30c:	683b      	ldr	r3, [r7, #0]
 800d30e:	895b      	ldrh	r3, [r3, #10]
 800d310:	461a      	mov	r2, r3
 800d312:	693b      	ldr	r3, [r7, #16]
 800d314:	4293      	cmp	r3, r2
 800d316:	d304      	bcc.n	800d322 <pbuf_copy+0xe2>
      /* on to next p_from (if any) */
      offset_from = 0;
 800d318:	2300      	movs	r3, #0
 800d31a:	613b      	str	r3, [r7, #16]
      p_from = p_from->next;
 800d31c:	683b      	ldr	r3, [r7, #0]
 800d31e:	681b      	ldr	r3, [r3, #0]
 800d320:	603b      	str	r3, [r7, #0]
    }
    if (offset_to == p_to->len) {
 800d322:	687b      	ldr	r3, [r7, #4]
 800d324:	895b      	ldrh	r3, [r3, #10]
 800d326:	461a      	mov	r2, r3
 800d328:	697b      	ldr	r3, [r7, #20]
 800d32a:	4293      	cmp	r3, r2
 800d32c:	d114      	bne.n	800d358 <pbuf_copy+0x118>
      /* on to next p_to (if any) */
      offset_to = 0;
 800d32e:	2300      	movs	r3, #0
 800d330:	617b      	str	r3, [r7, #20]
      p_to = p_to->next;
 800d332:	687b      	ldr	r3, [r7, #4]
 800d334:	681b      	ldr	r3, [r3, #0]
 800d336:	607b      	str	r3, [r7, #4]
      LWIP_ERROR("p_to != NULL", (p_to != NULL) || (p_from == NULL), return ERR_ARG;);
 800d338:	687b      	ldr	r3, [r7, #4]
 800d33a:	2b00      	cmp	r3, #0
 800d33c:	d10c      	bne.n	800d358 <pbuf_copy+0x118>
 800d33e:	683b      	ldr	r3, [r7, #0]
 800d340:	2b00      	cmp	r3, #0
 800d342:	d009      	beq.n	800d358 <pbuf_copy+0x118>
 800d344:	4b20      	ldr	r3, [pc, #128]	@ (800d3c8 <pbuf_copy+0x188>)
 800d346:	f44f 7279 	mov.w	r2, #996	@ 0x3e4
 800d34a:	4924      	ldr	r1, [pc, #144]	@ (800d3dc <pbuf_copy+0x19c>)
 800d34c:	4820      	ldr	r0, [pc, #128]	@ (800d3d0 <pbuf_copy+0x190>)
 800d34e:	f009 faa5 	bl	801689c <iprintf>
 800d352:	f06f 030f 	mvn.w	r3, #15
 800d356:	e032      	b.n	800d3be <pbuf_copy+0x17e>
    }

    if ((p_from != NULL) && (p_from->len == p_from->tot_len)) {
 800d358:	683b      	ldr	r3, [r7, #0]
 800d35a:	2b00      	cmp	r3, #0
 800d35c:	d013      	beq.n	800d386 <pbuf_copy+0x146>
 800d35e:	683b      	ldr	r3, [r7, #0]
 800d360:	895a      	ldrh	r2, [r3, #10]
 800d362:	683b      	ldr	r3, [r7, #0]
 800d364:	891b      	ldrh	r3, [r3, #8]
 800d366:	429a      	cmp	r2, r3
 800d368:	d10d      	bne.n	800d386 <pbuf_copy+0x146>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 800d36a:	683b      	ldr	r3, [r7, #0]
 800d36c:	681b      	ldr	r3, [r3, #0]
 800d36e:	2b00      	cmp	r3, #0
 800d370:	d009      	beq.n	800d386 <pbuf_copy+0x146>
 800d372:	4b15      	ldr	r3, [pc, #84]	@ (800d3c8 <pbuf_copy+0x188>)
 800d374:	f240 32e9 	movw	r2, #1001	@ 0x3e9
 800d378:	4919      	ldr	r1, [pc, #100]	@ (800d3e0 <pbuf_copy+0x1a0>)
 800d37a:	4815      	ldr	r0, [pc, #84]	@ (800d3d0 <pbuf_copy+0x190>)
 800d37c:	f009 fa8e 	bl	801689c <iprintf>
 800d380:	f06f 0305 	mvn.w	r3, #5
 800d384:	e01b      	b.n	800d3be <pbuf_copy+0x17e>
                 (p_from->next == NULL), return ERR_VAL;);
    }
    if ((p_to != NULL) && (p_to->len == p_to->tot_len)) {
 800d386:	687b      	ldr	r3, [r7, #4]
 800d388:	2b00      	cmp	r3, #0
 800d38a:	d013      	beq.n	800d3b4 <pbuf_copy+0x174>
 800d38c:	687b      	ldr	r3, [r7, #4]
 800d38e:	895a      	ldrh	r2, [r3, #10]
 800d390:	687b      	ldr	r3, [r7, #4]
 800d392:	891b      	ldrh	r3, [r3, #8]
 800d394:	429a      	cmp	r2, r3
 800d396:	d10d      	bne.n	800d3b4 <pbuf_copy+0x174>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 800d398:	687b      	ldr	r3, [r7, #4]
 800d39a:	681b      	ldr	r3, [r3, #0]
 800d39c:	2b00      	cmp	r3, #0
 800d39e:	d009      	beq.n	800d3b4 <pbuf_copy+0x174>
 800d3a0:	4b09      	ldr	r3, [pc, #36]	@ (800d3c8 <pbuf_copy+0x188>)
 800d3a2:	f240 32ee 	movw	r2, #1006	@ 0x3ee
 800d3a6:	490e      	ldr	r1, [pc, #56]	@ (800d3e0 <pbuf_copy+0x1a0>)
 800d3a8:	4809      	ldr	r0, [pc, #36]	@ (800d3d0 <pbuf_copy+0x190>)
 800d3aa:	f009 fa77 	bl	801689c <iprintf>
 800d3ae:	f06f 0305 	mvn.w	r3, #5
 800d3b2:	e004      	b.n	800d3be <pbuf_copy+0x17e>
                 (p_to->next == NULL), return ERR_VAL;);
    }
  } while (p_from);
 800d3b4:	683b      	ldr	r3, [r7, #0]
 800d3b6:	2b00      	cmp	r3, #0
 800d3b8:	f47f af61 	bne.w	800d27e <pbuf_copy+0x3e>
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy: end of chain reached.\n"));
  return ERR_OK;
 800d3bc:	2300      	movs	r3, #0
}
 800d3be:	4618      	mov	r0, r3
 800d3c0:	3718      	adds	r7, #24
 800d3c2:	46bd      	mov	sp, r7
 800d3c4:	bd80      	pop	{r7, pc}
 800d3c6:	bf00      	nop
 800d3c8:	0801835c 	.word	0x0801835c
 800d3cc:	08018604 	.word	0x08018604
 800d3d0:	080183bc 	.word	0x080183bc
 800d3d4:	08018634 	.word	0x08018634
 800d3d8:	0801864c 	.word	0x0801864c
 800d3dc:	08018668 	.word	0x08018668
 800d3e0:	08018678 	.word	0x08018678

0800d3e4 <pbuf_copy_partial>:
 * @param offset offset into the packet buffer from where to begin copying len bytes
 * @return the number of bytes copied, or 0 on failure
 */
u16_t
pbuf_copy_partial(const struct pbuf *buf, void *dataptr, u16_t len, u16_t offset)
{
 800d3e4:	b580      	push	{r7, lr}
 800d3e6:	b088      	sub	sp, #32
 800d3e8:	af00      	add	r7, sp, #0
 800d3ea:	60f8      	str	r0, [r7, #12]
 800d3ec:	60b9      	str	r1, [r7, #8]
 800d3ee:	4611      	mov	r1, r2
 800d3f0:	461a      	mov	r2, r3
 800d3f2:	460b      	mov	r3, r1
 800d3f4:	80fb      	strh	r3, [r7, #6]
 800d3f6:	4613      	mov	r3, r2
 800d3f8:	80bb      	strh	r3, [r7, #4]
  const struct pbuf *p;
  u16_t left = 0;
 800d3fa:	2300      	movs	r3, #0
 800d3fc:	837b      	strh	r3, [r7, #26]
  u16_t buf_copy_len;
  u16_t copied_total = 0;
 800d3fe:	2300      	movs	r3, #0
 800d400:	82fb      	strh	r3, [r7, #22]

  LWIP_ERROR("pbuf_copy_partial: invalid buf", (buf != NULL), return 0;);
 800d402:	68fb      	ldr	r3, [r7, #12]
 800d404:	2b00      	cmp	r3, #0
 800d406:	d108      	bne.n	800d41a <pbuf_copy_partial+0x36>
 800d408:	4b2b      	ldr	r3, [pc, #172]	@ (800d4b8 <pbuf_copy_partial+0xd4>)
 800d40a:	f240 420a 	movw	r2, #1034	@ 0x40a
 800d40e:	492b      	ldr	r1, [pc, #172]	@ (800d4bc <pbuf_copy_partial+0xd8>)
 800d410:	482b      	ldr	r0, [pc, #172]	@ (800d4c0 <pbuf_copy_partial+0xdc>)
 800d412:	f009 fa43 	bl	801689c <iprintf>
 800d416:	2300      	movs	r3, #0
 800d418:	e04a      	b.n	800d4b0 <pbuf_copy_partial+0xcc>
  LWIP_ERROR("pbuf_copy_partial: invalid dataptr", (dataptr != NULL), return 0;);
 800d41a:	68bb      	ldr	r3, [r7, #8]
 800d41c:	2b00      	cmp	r3, #0
 800d41e:	d108      	bne.n	800d432 <pbuf_copy_partial+0x4e>
 800d420:	4b25      	ldr	r3, [pc, #148]	@ (800d4b8 <pbuf_copy_partial+0xd4>)
 800d422:	f240 420b 	movw	r2, #1035	@ 0x40b
 800d426:	4927      	ldr	r1, [pc, #156]	@ (800d4c4 <pbuf_copy_partial+0xe0>)
 800d428:	4825      	ldr	r0, [pc, #148]	@ (800d4c0 <pbuf_copy_partial+0xdc>)
 800d42a:	f009 fa37 	bl	801689c <iprintf>
 800d42e:	2300      	movs	r3, #0
 800d430:	e03e      	b.n	800d4b0 <pbuf_copy_partial+0xcc>

  /* Note some systems use byte copy if dataptr or one of the pbuf payload pointers are unaligned. */
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 800d432:	68fb      	ldr	r3, [r7, #12]
 800d434:	61fb      	str	r3, [r7, #28]
 800d436:	e034      	b.n	800d4a2 <pbuf_copy_partial+0xbe>
    if ((offset != 0) && (offset >= p->len)) {
 800d438:	88bb      	ldrh	r3, [r7, #4]
 800d43a:	2b00      	cmp	r3, #0
 800d43c:	d00a      	beq.n	800d454 <pbuf_copy_partial+0x70>
 800d43e:	69fb      	ldr	r3, [r7, #28]
 800d440:	895b      	ldrh	r3, [r3, #10]
 800d442:	88ba      	ldrh	r2, [r7, #4]
 800d444:	429a      	cmp	r2, r3
 800d446:	d305      	bcc.n	800d454 <pbuf_copy_partial+0x70>
      /* don't copy from this buffer -> on to the next */
      offset = (u16_t)(offset - p->len);
 800d448:	69fb      	ldr	r3, [r7, #28]
 800d44a:	895b      	ldrh	r3, [r3, #10]
 800d44c:	88ba      	ldrh	r2, [r7, #4]
 800d44e:	1ad3      	subs	r3, r2, r3
 800d450:	80bb      	strh	r3, [r7, #4]
 800d452:	e023      	b.n	800d49c <pbuf_copy_partial+0xb8>
    } else {
      /* copy from this buffer. maybe only partially. */
      buf_copy_len = (u16_t)(p->len - offset);
 800d454:	69fb      	ldr	r3, [r7, #28]
 800d456:	895a      	ldrh	r2, [r3, #10]
 800d458:	88bb      	ldrh	r3, [r7, #4]
 800d45a:	1ad3      	subs	r3, r2, r3
 800d45c:	833b      	strh	r3, [r7, #24]
      if (buf_copy_len > len) {
 800d45e:	8b3a      	ldrh	r2, [r7, #24]
 800d460:	88fb      	ldrh	r3, [r7, #6]
 800d462:	429a      	cmp	r2, r3
 800d464:	d901      	bls.n	800d46a <pbuf_copy_partial+0x86>
        buf_copy_len = len;
 800d466:	88fb      	ldrh	r3, [r7, #6]
 800d468:	833b      	strh	r3, [r7, #24]
      }
      /* copy the necessary parts of the buffer */
      MEMCPY(&((char *)dataptr)[left], &((char *)p->payload)[offset], buf_copy_len);
 800d46a:	8b7b      	ldrh	r3, [r7, #26]
 800d46c:	68ba      	ldr	r2, [r7, #8]
 800d46e:	18d0      	adds	r0, r2, r3
 800d470:	69fb      	ldr	r3, [r7, #28]
 800d472:	685a      	ldr	r2, [r3, #4]
 800d474:	88bb      	ldrh	r3, [r7, #4]
 800d476:	4413      	add	r3, r2
 800d478:	8b3a      	ldrh	r2, [r7, #24]
 800d47a:	4619      	mov	r1, r3
 800d47c:	f009 fc67 	bl	8016d4e <memcpy>
      copied_total = (u16_t)(copied_total + buf_copy_len);
 800d480:	8afa      	ldrh	r2, [r7, #22]
 800d482:	8b3b      	ldrh	r3, [r7, #24]
 800d484:	4413      	add	r3, r2
 800d486:	82fb      	strh	r3, [r7, #22]
      left = (u16_t)(left + buf_copy_len);
 800d488:	8b7a      	ldrh	r2, [r7, #26]
 800d48a:	8b3b      	ldrh	r3, [r7, #24]
 800d48c:	4413      	add	r3, r2
 800d48e:	837b      	strh	r3, [r7, #26]
      len = (u16_t)(len - buf_copy_len);
 800d490:	88fa      	ldrh	r2, [r7, #6]
 800d492:	8b3b      	ldrh	r3, [r7, #24]
 800d494:	1ad3      	subs	r3, r2, r3
 800d496:	80fb      	strh	r3, [r7, #6]
      offset = 0;
 800d498:	2300      	movs	r3, #0
 800d49a:	80bb      	strh	r3, [r7, #4]
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 800d49c:	69fb      	ldr	r3, [r7, #28]
 800d49e:	681b      	ldr	r3, [r3, #0]
 800d4a0:	61fb      	str	r3, [r7, #28]
 800d4a2:	88fb      	ldrh	r3, [r7, #6]
 800d4a4:	2b00      	cmp	r3, #0
 800d4a6:	d002      	beq.n	800d4ae <pbuf_copy_partial+0xca>
 800d4a8:	69fb      	ldr	r3, [r7, #28]
 800d4aa:	2b00      	cmp	r3, #0
 800d4ac:	d1c4      	bne.n	800d438 <pbuf_copy_partial+0x54>
    }
  }
  return copied_total;
 800d4ae:	8afb      	ldrh	r3, [r7, #22]
}
 800d4b0:	4618      	mov	r0, r3
 800d4b2:	3720      	adds	r7, #32
 800d4b4:	46bd      	mov	sp, r7
 800d4b6:	bd80      	pop	{r7, pc}
 800d4b8:	0801835c 	.word	0x0801835c
 800d4bc:	080186a4 	.word	0x080186a4
 800d4c0:	080183bc 	.word	0x080183bc
 800d4c4:	080186c4 	.word	0x080186c4

0800d4c8 <pbuf_take>:
 *
 * @return ERR_OK if successful, ERR_MEM if the pbuf is not big enough
 */
err_t
pbuf_take(struct pbuf *buf, const void *dataptr, u16_t len)
{
 800d4c8:	b580      	push	{r7, lr}
 800d4ca:	b088      	sub	sp, #32
 800d4cc:	af00      	add	r7, sp, #0
 800d4ce:	60f8      	str	r0, [r7, #12]
 800d4d0:	60b9      	str	r1, [r7, #8]
 800d4d2:	4613      	mov	r3, r2
 800d4d4:	80fb      	strh	r3, [r7, #6]
  struct pbuf *p;
  size_t buf_copy_len;
  size_t total_copy_len = len;
 800d4d6:	88fb      	ldrh	r3, [r7, #6]
 800d4d8:	617b      	str	r3, [r7, #20]
  size_t copied_total = 0;
 800d4da:	2300      	movs	r3, #0
 800d4dc:	613b      	str	r3, [r7, #16]

  LWIP_ERROR("pbuf_take: invalid buf", (buf != NULL), return ERR_ARG;);
 800d4de:	68fb      	ldr	r3, [r7, #12]
 800d4e0:	2b00      	cmp	r3, #0
 800d4e2:	d109      	bne.n	800d4f8 <pbuf_take+0x30>
 800d4e4:	4b3a      	ldr	r3, [pc, #232]	@ (800d5d0 <pbuf_take+0x108>)
 800d4e6:	f240 42b3 	movw	r2, #1203	@ 0x4b3
 800d4ea:	493a      	ldr	r1, [pc, #232]	@ (800d5d4 <pbuf_take+0x10c>)
 800d4ec:	483a      	ldr	r0, [pc, #232]	@ (800d5d8 <pbuf_take+0x110>)
 800d4ee:	f009 f9d5 	bl	801689c <iprintf>
 800d4f2:	f06f 030f 	mvn.w	r3, #15
 800d4f6:	e067      	b.n	800d5c8 <pbuf_take+0x100>
  LWIP_ERROR("pbuf_take: invalid dataptr", (dataptr != NULL), return ERR_ARG;);
 800d4f8:	68bb      	ldr	r3, [r7, #8]
 800d4fa:	2b00      	cmp	r3, #0
 800d4fc:	d109      	bne.n	800d512 <pbuf_take+0x4a>
 800d4fe:	4b34      	ldr	r3, [pc, #208]	@ (800d5d0 <pbuf_take+0x108>)
 800d500:	f240 42b4 	movw	r2, #1204	@ 0x4b4
 800d504:	4935      	ldr	r1, [pc, #212]	@ (800d5dc <pbuf_take+0x114>)
 800d506:	4834      	ldr	r0, [pc, #208]	@ (800d5d8 <pbuf_take+0x110>)
 800d508:	f009 f9c8 	bl	801689c <iprintf>
 800d50c:	f06f 030f 	mvn.w	r3, #15
 800d510:	e05a      	b.n	800d5c8 <pbuf_take+0x100>
  LWIP_ERROR("pbuf_take: buf not large enough", (buf->tot_len >= len), return ERR_MEM;);
 800d512:	68fb      	ldr	r3, [r7, #12]
 800d514:	891b      	ldrh	r3, [r3, #8]
 800d516:	88fa      	ldrh	r2, [r7, #6]
 800d518:	429a      	cmp	r2, r3
 800d51a:	d909      	bls.n	800d530 <pbuf_take+0x68>
 800d51c:	4b2c      	ldr	r3, [pc, #176]	@ (800d5d0 <pbuf_take+0x108>)
 800d51e:	f240 42b5 	movw	r2, #1205	@ 0x4b5
 800d522:	492f      	ldr	r1, [pc, #188]	@ (800d5e0 <pbuf_take+0x118>)
 800d524:	482c      	ldr	r0, [pc, #176]	@ (800d5d8 <pbuf_take+0x110>)
 800d526:	f009 f9b9 	bl	801689c <iprintf>
 800d52a:	f04f 33ff 	mov.w	r3, #4294967295
 800d52e:	e04b      	b.n	800d5c8 <pbuf_take+0x100>

  if ((buf == NULL) || (dataptr == NULL) || (buf->tot_len < len)) {
 800d530:	68fb      	ldr	r3, [r7, #12]
 800d532:	2b00      	cmp	r3, #0
 800d534:	d007      	beq.n	800d546 <pbuf_take+0x7e>
 800d536:	68bb      	ldr	r3, [r7, #8]
 800d538:	2b00      	cmp	r3, #0
 800d53a:	d004      	beq.n	800d546 <pbuf_take+0x7e>
 800d53c:	68fb      	ldr	r3, [r7, #12]
 800d53e:	891b      	ldrh	r3, [r3, #8]
 800d540:	88fa      	ldrh	r2, [r7, #6]
 800d542:	429a      	cmp	r2, r3
 800d544:	d902      	bls.n	800d54c <pbuf_take+0x84>
    return ERR_ARG;
 800d546:	f06f 030f 	mvn.w	r3, #15
 800d54a:	e03d      	b.n	800d5c8 <pbuf_take+0x100>
  }

  /* Note some systems use byte copy if dataptr or one of the pbuf payload pointers are unaligned. */
  for (p = buf; total_copy_len != 0; p = p->next) {
 800d54c:	68fb      	ldr	r3, [r7, #12]
 800d54e:	61fb      	str	r3, [r7, #28]
 800d550:	e028      	b.n	800d5a4 <pbuf_take+0xdc>
    LWIP_ASSERT("pbuf_take: invalid pbuf", p != NULL);
 800d552:	69fb      	ldr	r3, [r7, #28]
 800d554:	2b00      	cmp	r3, #0
 800d556:	d106      	bne.n	800d566 <pbuf_take+0x9e>
 800d558:	4b1d      	ldr	r3, [pc, #116]	@ (800d5d0 <pbuf_take+0x108>)
 800d55a:	f240 42bd 	movw	r2, #1213	@ 0x4bd
 800d55e:	4921      	ldr	r1, [pc, #132]	@ (800d5e4 <pbuf_take+0x11c>)
 800d560:	481d      	ldr	r0, [pc, #116]	@ (800d5d8 <pbuf_take+0x110>)
 800d562:	f009 f99b 	bl	801689c <iprintf>
    buf_copy_len = total_copy_len;
 800d566:	697b      	ldr	r3, [r7, #20]
 800d568:	61bb      	str	r3, [r7, #24]
    if (buf_copy_len > p->len) {
 800d56a:	69fb      	ldr	r3, [r7, #28]
 800d56c:	895b      	ldrh	r3, [r3, #10]
 800d56e:	461a      	mov	r2, r3
 800d570:	69bb      	ldr	r3, [r7, #24]
 800d572:	4293      	cmp	r3, r2
 800d574:	d902      	bls.n	800d57c <pbuf_take+0xb4>
      /* this pbuf cannot hold all remaining data */
      buf_copy_len = p->len;
 800d576:	69fb      	ldr	r3, [r7, #28]
 800d578:	895b      	ldrh	r3, [r3, #10]
 800d57a:	61bb      	str	r3, [r7, #24]
    }
    /* copy the necessary parts of the buffer */
    MEMCPY(p->payload, &((const char *)dataptr)[copied_total], buf_copy_len);
 800d57c:	69fb      	ldr	r3, [r7, #28]
 800d57e:	6858      	ldr	r0, [r3, #4]
 800d580:	68ba      	ldr	r2, [r7, #8]
 800d582:	693b      	ldr	r3, [r7, #16]
 800d584:	4413      	add	r3, r2
 800d586:	69ba      	ldr	r2, [r7, #24]
 800d588:	4619      	mov	r1, r3
 800d58a:	f009 fbe0 	bl	8016d4e <memcpy>
    total_copy_len -= buf_copy_len;
 800d58e:	697a      	ldr	r2, [r7, #20]
 800d590:	69bb      	ldr	r3, [r7, #24]
 800d592:	1ad3      	subs	r3, r2, r3
 800d594:	617b      	str	r3, [r7, #20]
    copied_total += buf_copy_len;
 800d596:	693a      	ldr	r2, [r7, #16]
 800d598:	69bb      	ldr	r3, [r7, #24]
 800d59a:	4413      	add	r3, r2
 800d59c:	613b      	str	r3, [r7, #16]
  for (p = buf; total_copy_len != 0; p = p->next) {
 800d59e:	69fb      	ldr	r3, [r7, #28]
 800d5a0:	681b      	ldr	r3, [r3, #0]
 800d5a2:	61fb      	str	r3, [r7, #28]
 800d5a4:	697b      	ldr	r3, [r7, #20]
 800d5a6:	2b00      	cmp	r3, #0
 800d5a8:	d1d3      	bne.n	800d552 <pbuf_take+0x8a>
  }
  LWIP_ASSERT("did not copy all data", total_copy_len == 0 && copied_total == len);
 800d5aa:	697b      	ldr	r3, [r7, #20]
 800d5ac:	2b00      	cmp	r3, #0
 800d5ae:	d103      	bne.n	800d5b8 <pbuf_take+0xf0>
 800d5b0:	88fb      	ldrh	r3, [r7, #6]
 800d5b2:	693a      	ldr	r2, [r7, #16]
 800d5b4:	429a      	cmp	r2, r3
 800d5b6:	d006      	beq.n	800d5c6 <pbuf_take+0xfe>
 800d5b8:	4b05      	ldr	r3, [pc, #20]	@ (800d5d0 <pbuf_take+0x108>)
 800d5ba:	f44f 6299 	mov.w	r2, #1224	@ 0x4c8
 800d5be:	490a      	ldr	r1, [pc, #40]	@ (800d5e8 <pbuf_take+0x120>)
 800d5c0:	4805      	ldr	r0, [pc, #20]	@ (800d5d8 <pbuf_take+0x110>)
 800d5c2:	f009 f96b 	bl	801689c <iprintf>
  return ERR_OK;
 800d5c6:	2300      	movs	r3, #0
}
 800d5c8:	4618      	mov	r0, r3
 800d5ca:	3720      	adds	r7, #32
 800d5cc:	46bd      	mov	sp, r7
 800d5ce:	bd80      	pop	{r7, pc}
 800d5d0:	0801835c 	.word	0x0801835c
 800d5d4:	08018734 	.word	0x08018734
 800d5d8:	080183bc 	.word	0x080183bc
 800d5dc:	0801874c 	.word	0x0801874c
 800d5e0:	08018768 	.word	0x08018768
 800d5e4:	08018788 	.word	0x08018788
 800d5e8:	080187a0 	.word	0x080187a0

0800d5ec <pbuf_clone>:
 *
 * @return a new pbuf or NULL if allocation fails
 */
struct pbuf *
pbuf_clone(pbuf_layer layer, pbuf_type type, struct pbuf *p)
{
 800d5ec:	b580      	push	{r7, lr}
 800d5ee:	b084      	sub	sp, #16
 800d5f0:	af00      	add	r7, sp, #0
 800d5f2:	4603      	mov	r3, r0
 800d5f4:	603a      	str	r2, [r7, #0]
 800d5f6:	71fb      	strb	r3, [r7, #7]
 800d5f8:	460b      	mov	r3, r1
 800d5fa:	80bb      	strh	r3, [r7, #4]
  struct pbuf *q;
  err_t err;
  q = pbuf_alloc(layer, p->tot_len, type);
 800d5fc:	683b      	ldr	r3, [r7, #0]
 800d5fe:	8919      	ldrh	r1, [r3, #8]
 800d600:	88ba      	ldrh	r2, [r7, #4]
 800d602:	79fb      	ldrb	r3, [r7, #7]
 800d604:	4618      	mov	r0, r3
 800d606:	f7ff fa05 	bl	800ca14 <pbuf_alloc>
 800d60a:	60f8      	str	r0, [r7, #12]
  if (q == NULL) {
 800d60c:	68fb      	ldr	r3, [r7, #12]
 800d60e:	2b00      	cmp	r3, #0
 800d610:	d101      	bne.n	800d616 <pbuf_clone+0x2a>
    return NULL;
 800d612:	2300      	movs	r3, #0
 800d614:	e011      	b.n	800d63a <pbuf_clone+0x4e>
  }
  err = pbuf_copy(q, p);
 800d616:	6839      	ldr	r1, [r7, #0]
 800d618:	68f8      	ldr	r0, [r7, #12]
 800d61a:	f7ff fe11 	bl	800d240 <pbuf_copy>
 800d61e:	4603      	mov	r3, r0
 800d620:	72fb      	strb	r3, [r7, #11]
  LWIP_UNUSED_ARG(err); /* in case of LWIP_NOASSERT */
  LWIP_ASSERT("pbuf_copy failed", err == ERR_OK);
 800d622:	f997 300b 	ldrsb.w	r3, [r7, #11]
 800d626:	2b00      	cmp	r3, #0
 800d628:	d006      	beq.n	800d638 <pbuf_clone+0x4c>
 800d62a:	4b06      	ldr	r3, [pc, #24]	@ (800d644 <pbuf_clone+0x58>)
 800d62c:	f240 5224 	movw	r2, #1316	@ 0x524
 800d630:	4905      	ldr	r1, [pc, #20]	@ (800d648 <pbuf_clone+0x5c>)
 800d632:	4806      	ldr	r0, [pc, #24]	@ (800d64c <pbuf_clone+0x60>)
 800d634:	f009 f932 	bl	801689c <iprintf>
  return q;
 800d638:	68fb      	ldr	r3, [r7, #12]
}
 800d63a:	4618      	mov	r0, r3
 800d63c:	3710      	adds	r7, #16
 800d63e:	46bd      	mov	sp, r7
 800d640:	bd80      	pop	{r7, pc}
 800d642:	bf00      	nop
 800d644:	0801835c 	.word	0x0801835c
 800d648:	080187d0 	.word	0x080187d0
 800d64c:	080183bc 	.word	0x080183bc

0800d650 <tcp_init>:
/**
 * Initialize this module.
 */
void
tcp_init(void)
{
 800d650:	b580      	push	{r7, lr}
 800d652:	af00      	add	r7, sp, #0
#ifdef LWIP_RAND
  tcp_port = TCP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
 800d654:	f009 f822 	bl	801669c <rand>
 800d658:	4603      	mov	r3, r0
 800d65a:	b29b      	uxth	r3, r3
 800d65c:	f3c3 030d 	ubfx	r3, r3, #0, #14
 800d660:	b29b      	uxth	r3, r3
 800d662:	f5a3 4380 	sub.w	r3, r3, #16384	@ 0x4000
 800d666:	b29a      	uxth	r2, r3
 800d668:	4b01      	ldr	r3, [pc, #4]	@ (800d670 <tcp_init+0x20>)
 800d66a:	801a      	strh	r2, [r3, #0]
#endif /* LWIP_RAND */
}
 800d66c:	bf00      	nop
 800d66e:	bd80      	pop	{r7, pc}
 800d670:	24000028 	.word	0x24000028

0800d674 <tcp_free>:

/** Free a tcp pcb */
void
tcp_free(struct tcp_pcb *pcb)
{
 800d674:	b580      	push	{r7, lr}
 800d676:	b082      	sub	sp, #8
 800d678:	af00      	add	r7, sp, #0
 800d67a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 800d67c:	687b      	ldr	r3, [r7, #4]
 800d67e:	7d1b      	ldrb	r3, [r3, #20]
 800d680:	2b01      	cmp	r3, #1
 800d682:	d105      	bne.n	800d690 <tcp_free+0x1c>
 800d684:	4b06      	ldr	r3, [pc, #24]	@ (800d6a0 <tcp_free+0x2c>)
 800d686:	22d4      	movs	r2, #212	@ 0xd4
 800d688:	4906      	ldr	r1, [pc, #24]	@ (800d6a4 <tcp_free+0x30>)
 800d68a:	4807      	ldr	r0, [pc, #28]	@ (800d6a8 <tcp_free+0x34>)
 800d68c:	f009 f906 	bl	801689c <iprintf>
#if LWIP_TCP_PCB_NUM_EXT_ARGS
  tcp_ext_arg_invoke_callbacks_destroyed(pcb->ext_args);
#endif
  memp_free(MEMP_TCP_PCB, pcb);
 800d690:	6879      	ldr	r1, [r7, #4]
 800d692:	2001      	movs	r0, #1
 800d694:	f7fe fdf2 	bl	800c27c <memp_free>
}
 800d698:	bf00      	nop
 800d69a:	3708      	adds	r7, #8
 800d69c:	46bd      	mov	sp, r7
 800d69e:	bd80      	pop	{r7, pc}
 800d6a0:	0801885c 	.word	0x0801885c
 800d6a4:	0801888c 	.word	0x0801888c
 800d6a8:	080188a0 	.word	0x080188a0

0800d6ac <tcp_free_listen>:

/** Free a tcp listen pcb */
static void
tcp_free_listen(struct tcp_pcb *pcb)
{
 800d6ac:	b580      	push	{r7, lr}
 800d6ae:	b082      	sub	sp, #8
 800d6b0:	af00      	add	r7, sp, #0
 800d6b2:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_free_listen: !LISTEN", pcb->state != LISTEN);
 800d6b4:	687b      	ldr	r3, [r7, #4]
 800d6b6:	7d1b      	ldrb	r3, [r3, #20]
 800d6b8:	2b01      	cmp	r3, #1
 800d6ba:	d105      	bne.n	800d6c8 <tcp_free_listen+0x1c>
 800d6bc:	4b06      	ldr	r3, [pc, #24]	@ (800d6d8 <tcp_free_listen+0x2c>)
 800d6be:	22df      	movs	r2, #223	@ 0xdf
 800d6c0:	4906      	ldr	r1, [pc, #24]	@ (800d6dc <tcp_free_listen+0x30>)
 800d6c2:	4807      	ldr	r0, [pc, #28]	@ (800d6e0 <tcp_free_listen+0x34>)
 800d6c4:	f009 f8ea 	bl	801689c <iprintf>
#if LWIP_TCP_PCB_NUM_EXT_ARGS
  tcp_ext_arg_invoke_callbacks_destroyed(pcb->ext_args);
#endif
  memp_free(MEMP_TCP_PCB_LISTEN, pcb);
 800d6c8:	6879      	ldr	r1, [r7, #4]
 800d6ca:	2002      	movs	r0, #2
 800d6cc:	f7fe fdd6 	bl	800c27c <memp_free>
}
 800d6d0:	bf00      	nop
 800d6d2:	3708      	adds	r7, #8
 800d6d4:	46bd      	mov	sp, r7
 800d6d6:	bd80      	pop	{r7, pc}
 800d6d8:	0801885c 	.word	0x0801885c
 800d6dc:	080188c8 	.word	0x080188c8
 800d6e0:	080188a0 	.word	0x080188a0

0800d6e4 <tcp_tmr>:
/**
 * Called periodically to dispatch TCP timers.
 */
void
tcp_tmr(void)
{
 800d6e4:	b580      	push	{r7, lr}
 800d6e6:	af00      	add	r7, sp, #0
  /* Call tcp_fasttmr() every 250 ms */
  tcp_fasttmr();
 800d6e8:	f000 feaa 	bl	800e440 <tcp_fasttmr>

  if (++tcp_timer & 1) {
 800d6ec:	4b07      	ldr	r3, [pc, #28]	@ (800d70c <tcp_tmr+0x28>)
 800d6ee:	781b      	ldrb	r3, [r3, #0]
 800d6f0:	3301      	adds	r3, #1
 800d6f2:	b2da      	uxtb	r2, r3
 800d6f4:	4b05      	ldr	r3, [pc, #20]	@ (800d70c <tcp_tmr+0x28>)
 800d6f6:	701a      	strb	r2, [r3, #0]
 800d6f8:	4b04      	ldr	r3, [pc, #16]	@ (800d70c <tcp_tmr+0x28>)
 800d6fa:	781b      	ldrb	r3, [r3, #0]
 800d6fc:	f003 0301 	and.w	r3, r3, #1
 800d700:	2b00      	cmp	r3, #0
 800d702:	d001      	beq.n	800d708 <tcp_tmr+0x24>
    /* Call tcp_slowtmr() every 500 ms, i.e., every other timer
       tcp_tmr() is called. */
    tcp_slowtmr();
 800d704:	f000 fb5a 	bl	800ddbc <tcp_slowtmr>
  }
}
 800d708:	bf00      	nop
 800d70a:	bd80      	pop	{r7, pc}
 800d70c:	24007e0d 	.word	0x24007e0d

0800d710 <tcp_remove_listener>:
/** Called when a listen pcb is closed. Iterates one pcb list and removes the
 * closed listener pcb from pcb->listener if matching.
 */
static void
tcp_remove_listener(struct tcp_pcb *list, struct tcp_pcb_listen *lpcb)
{
 800d710:	b580      	push	{r7, lr}
 800d712:	b084      	sub	sp, #16
 800d714:	af00      	add	r7, sp, #0
 800d716:	6078      	str	r0, [r7, #4]
 800d718:	6039      	str	r1, [r7, #0]
  struct tcp_pcb *pcb;

  LWIP_ASSERT("tcp_remove_listener: invalid listener", lpcb != NULL);
 800d71a:	683b      	ldr	r3, [r7, #0]
 800d71c:	2b00      	cmp	r3, #0
 800d71e:	d105      	bne.n	800d72c <tcp_remove_listener+0x1c>
 800d720:	4b0d      	ldr	r3, [pc, #52]	@ (800d758 <tcp_remove_listener+0x48>)
 800d722:	22ff      	movs	r2, #255	@ 0xff
 800d724:	490d      	ldr	r1, [pc, #52]	@ (800d75c <tcp_remove_listener+0x4c>)
 800d726:	480e      	ldr	r0, [pc, #56]	@ (800d760 <tcp_remove_listener+0x50>)
 800d728:	f009 f8b8 	bl	801689c <iprintf>

  for (pcb = list; pcb != NULL; pcb = pcb->next) {
 800d72c:	687b      	ldr	r3, [r7, #4]
 800d72e:	60fb      	str	r3, [r7, #12]
 800d730:	e00a      	b.n	800d748 <tcp_remove_listener+0x38>
    if (pcb->listener == lpcb) {
 800d732:	68fb      	ldr	r3, [r7, #12]
 800d734:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800d736:	683a      	ldr	r2, [r7, #0]
 800d738:	429a      	cmp	r2, r3
 800d73a:	d102      	bne.n	800d742 <tcp_remove_listener+0x32>
      pcb->listener = NULL;
 800d73c:	68fb      	ldr	r3, [r7, #12]
 800d73e:	2200      	movs	r2, #0
 800d740:	67da      	str	r2, [r3, #124]	@ 0x7c
  for (pcb = list; pcb != NULL; pcb = pcb->next) {
 800d742:	68fb      	ldr	r3, [r7, #12]
 800d744:	68db      	ldr	r3, [r3, #12]
 800d746:	60fb      	str	r3, [r7, #12]
 800d748:	68fb      	ldr	r3, [r7, #12]
 800d74a:	2b00      	cmp	r3, #0
 800d74c:	d1f1      	bne.n	800d732 <tcp_remove_listener+0x22>
    }
  }
}
 800d74e:	bf00      	nop
 800d750:	bf00      	nop
 800d752:	3710      	adds	r7, #16
 800d754:	46bd      	mov	sp, r7
 800d756:	bd80      	pop	{r7, pc}
 800d758:	0801885c 	.word	0x0801885c
 800d75c:	080188e4 	.word	0x080188e4
 800d760:	080188a0 	.word	0x080188a0

0800d764 <tcp_listen_closed>:
/** Called when a listen pcb is closed. Iterates all pcb lists and removes the
 * closed listener pcb from pcb->listener if matching.
 */
static void
tcp_listen_closed(struct tcp_pcb *pcb)
{
 800d764:	b580      	push	{r7, lr}
 800d766:	b084      	sub	sp, #16
 800d768:	af00      	add	r7, sp, #0
 800d76a:	6078      	str	r0, [r7, #4]
#if LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG
  size_t i;
  LWIP_ASSERT("pcb != NULL", pcb != NULL);
 800d76c:	687b      	ldr	r3, [r7, #4]
 800d76e:	2b00      	cmp	r3, #0
 800d770:	d106      	bne.n	800d780 <tcp_listen_closed+0x1c>
 800d772:	4b14      	ldr	r3, [pc, #80]	@ (800d7c4 <tcp_listen_closed+0x60>)
 800d774:	f240 1211 	movw	r2, #273	@ 0x111
 800d778:	4913      	ldr	r1, [pc, #76]	@ (800d7c8 <tcp_listen_closed+0x64>)
 800d77a:	4814      	ldr	r0, [pc, #80]	@ (800d7cc <tcp_listen_closed+0x68>)
 800d77c:	f009 f88e 	bl	801689c <iprintf>
  LWIP_ASSERT("pcb->state == LISTEN", pcb->state == LISTEN);
 800d780:	687b      	ldr	r3, [r7, #4]
 800d782:	7d1b      	ldrb	r3, [r3, #20]
 800d784:	2b01      	cmp	r3, #1
 800d786:	d006      	beq.n	800d796 <tcp_listen_closed+0x32>
 800d788:	4b0e      	ldr	r3, [pc, #56]	@ (800d7c4 <tcp_listen_closed+0x60>)
 800d78a:	f44f 7289 	mov.w	r2, #274	@ 0x112
 800d78e:	4910      	ldr	r1, [pc, #64]	@ (800d7d0 <tcp_listen_closed+0x6c>)
 800d790:	480e      	ldr	r0, [pc, #56]	@ (800d7cc <tcp_listen_closed+0x68>)
 800d792:	f009 f883 	bl	801689c <iprintf>
  for (i = 1; i < LWIP_ARRAYSIZE(tcp_pcb_lists); i++) {
 800d796:	2301      	movs	r3, #1
 800d798:	60fb      	str	r3, [r7, #12]
 800d79a:	e00b      	b.n	800d7b4 <tcp_listen_closed+0x50>
    tcp_remove_listener(*tcp_pcb_lists[i], (struct tcp_pcb_listen *)pcb);
 800d79c:	4a0d      	ldr	r2, [pc, #52]	@ (800d7d4 <tcp_listen_closed+0x70>)
 800d79e:	68fb      	ldr	r3, [r7, #12]
 800d7a0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d7a4:	681b      	ldr	r3, [r3, #0]
 800d7a6:	6879      	ldr	r1, [r7, #4]
 800d7a8:	4618      	mov	r0, r3
 800d7aa:	f7ff ffb1 	bl	800d710 <tcp_remove_listener>
  for (i = 1; i < LWIP_ARRAYSIZE(tcp_pcb_lists); i++) {
 800d7ae:	68fb      	ldr	r3, [r7, #12]
 800d7b0:	3301      	adds	r3, #1
 800d7b2:	60fb      	str	r3, [r7, #12]
 800d7b4:	68fb      	ldr	r3, [r7, #12]
 800d7b6:	2b03      	cmp	r3, #3
 800d7b8:	d9f0      	bls.n	800d79c <tcp_listen_closed+0x38>
  }
#endif
  LWIP_UNUSED_ARG(pcb);
}
 800d7ba:	bf00      	nop
 800d7bc:	bf00      	nop
 800d7be:	3710      	adds	r7, #16
 800d7c0:	46bd      	mov	sp, r7
 800d7c2:	bd80      	pop	{r7, pc}
 800d7c4:	0801885c 	.word	0x0801885c
 800d7c8:	0801890c 	.word	0x0801890c
 800d7cc:	080188a0 	.word	0x080188a0
 800d7d0:	08018918 	.word	0x08018918
 800d7d4:	0801aa78 	.word	0x0801aa78

0800d7d8 <tcp_close_shutdown>:
 * @return ERR_OK if connection has been closed
 *         another err_t if closing failed and pcb is not freed
 */
static err_t
tcp_close_shutdown(struct tcp_pcb *pcb, u8_t rst_on_unacked_data)
{
 800d7d8:	b5b0      	push	{r4, r5, r7, lr}
 800d7da:	b088      	sub	sp, #32
 800d7dc:	af04      	add	r7, sp, #16
 800d7de:	6078      	str	r0, [r7, #4]
 800d7e0:	460b      	mov	r3, r1
 800d7e2:	70fb      	strb	r3, [r7, #3]
  LWIP_ASSERT("tcp_close_shutdown: invalid pcb", pcb != NULL);
 800d7e4:	687b      	ldr	r3, [r7, #4]
 800d7e6:	2b00      	cmp	r3, #0
 800d7e8:	d106      	bne.n	800d7f8 <tcp_close_shutdown+0x20>
 800d7ea:	4b63      	ldr	r3, [pc, #396]	@ (800d978 <tcp_close_shutdown+0x1a0>)
 800d7ec:	f44f 72af 	mov.w	r2, #350	@ 0x15e
 800d7f0:	4962      	ldr	r1, [pc, #392]	@ (800d97c <tcp_close_shutdown+0x1a4>)
 800d7f2:	4863      	ldr	r0, [pc, #396]	@ (800d980 <tcp_close_shutdown+0x1a8>)
 800d7f4:	f009 f852 	bl	801689c <iprintf>

  if (rst_on_unacked_data && ((pcb->state == ESTABLISHED) || (pcb->state == CLOSE_WAIT))) {
 800d7f8:	78fb      	ldrb	r3, [r7, #3]
 800d7fa:	2b00      	cmp	r3, #0
 800d7fc:	d066      	beq.n	800d8cc <tcp_close_shutdown+0xf4>
 800d7fe:	687b      	ldr	r3, [r7, #4]
 800d800:	7d1b      	ldrb	r3, [r3, #20]
 800d802:	2b04      	cmp	r3, #4
 800d804:	d003      	beq.n	800d80e <tcp_close_shutdown+0x36>
 800d806:	687b      	ldr	r3, [r7, #4]
 800d808:	7d1b      	ldrb	r3, [r3, #20]
 800d80a:	2b07      	cmp	r3, #7
 800d80c:	d15e      	bne.n	800d8cc <tcp_close_shutdown+0xf4>
    if ((pcb->refused_data != NULL) || (pcb->rcv_wnd != TCP_WND_MAX(pcb))) {
 800d80e:	687b      	ldr	r3, [r7, #4]
 800d810:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800d812:	2b00      	cmp	r3, #0
 800d814:	d104      	bne.n	800d820 <tcp_close_shutdown+0x48>
 800d816:	687b      	ldr	r3, [r7, #4]
 800d818:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800d81a:	f5b3 6f06 	cmp.w	r3, #2144	@ 0x860
 800d81e:	d055      	beq.n	800d8cc <tcp_close_shutdown+0xf4>
      /* Not all data received by application, send RST to tell the remote
         side about this. */
      LWIP_ASSERT("pcb->flags & TF_RXCLOSED", pcb->flags & TF_RXCLOSED);
 800d820:	687b      	ldr	r3, [r7, #4]
 800d822:	8b5b      	ldrh	r3, [r3, #26]
 800d824:	f003 0310 	and.w	r3, r3, #16
 800d828:	2b00      	cmp	r3, #0
 800d82a:	d106      	bne.n	800d83a <tcp_close_shutdown+0x62>
 800d82c:	4b52      	ldr	r3, [pc, #328]	@ (800d978 <tcp_close_shutdown+0x1a0>)
 800d82e:	f44f 72b2 	mov.w	r2, #356	@ 0x164
 800d832:	4954      	ldr	r1, [pc, #336]	@ (800d984 <tcp_close_shutdown+0x1ac>)
 800d834:	4852      	ldr	r0, [pc, #328]	@ (800d980 <tcp_close_shutdown+0x1a8>)
 800d836:	f009 f831 	bl	801689c <iprintf>

      /* don't call tcp_abort here: we must not deallocate the pcb since
         that might not be expected when calling tcp_close */
      tcp_rst(pcb, pcb->snd_nxt, pcb->rcv_nxt, &pcb->local_ip, &pcb->remote_ip,
 800d83a:	687b      	ldr	r3, [r7, #4]
 800d83c:	6d18      	ldr	r0, [r3, #80]	@ 0x50
 800d83e:	687b      	ldr	r3, [r7, #4]
 800d840:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 800d842:	687d      	ldr	r5, [r7, #4]
 800d844:	687b      	ldr	r3, [r7, #4]
 800d846:	3304      	adds	r3, #4
 800d848:	687a      	ldr	r2, [r7, #4]
 800d84a:	8ad2      	ldrh	r2, [r2, #22]
 800d84c:	6879      	ldr	r1, [r7, #4]
 800d84e:	8b09      	ldrh	r1, [r1, #24]
 800d850:	9102      	str	r1, [sp, #8]
 800d852:	9201      	str	r2, [sp, #4]
 800d854:	9300      	str	r3, [sp, #0]
 800d856:	462b      	mov	r3, r5
 800d858:	4622      	mov	r2, r4
 800d85a:	4601      	mov	r1, r0
 800d85c:	6878      	ldr	r0, [r7, #4]
 800d85e:	f004 fe99 	bl	8012594 <tcp_rst>
              pcb->local_port, pcb->remote_port);

      tcp_pcb_purge(pcb);
 800d862:	6878      	ldr	r0, [r7, #4]
 800d864:	f001 f8d0 	bl	800ea08 <tcp_pcb_purge>
      TCP_RMV_ACTIVE(pcb);
 800d868:	4b47      	ldr	r3, [pc, #284]	@ (800d988 <tcp_close_shutdown+0x1b0>)
 800d86a:	681b      	ldr	r3, [r3, #0]
 800d86c:	687a      	ldr	r2, [r7, #4]
 800d86e:	429a      	cmp	r2, r3
 800d870:	d105      	bne.n	800d87e <tcp_close_shutdown+0xa6>
 800d872:	4b45      	ldr	r3, [pc, #276]	@ (800d988 <tcp_close_shutdown+0x1b0>)
 800d874:	681b      	ldr	r3, [r3, #0]
 800d876:	68db      	ldr	r3, [r3, #12]
 800d878:	4a43      	ldr	r2, [pc, #268]	@ (800d988 <tcp_close_shutdown+0x1b0>)
 800d87a:	6013      	str	r3, [r2, #0]
 800d87c:	e013      	b.n	800d8a6 <tcp_close_shutdown+0xce>
 800d87e:	4b42      	ldr	r3, [pc, #264]	@ (800d988 <tcp_close_shutdown+0x1b0>)
 800d880:	681b      	ldr	r3, [r3, #0]
 800d882:	60fb      	str	r3, [r7, #12]
 800d884:	e00c      	b.n	800d8a0 <tcp_close_shutdown+0xc8>
 800d886:	68fb      	ldr	r3, [r7, #12]
 800d888:	68db      	ldr	r3, [r3, #12]
 800d88a:	687a      	ldr	r2, [r7, #4]
 800d88c:	429a      	cmp	r2, r3
 800d88e:	d104      	bne.n	800d89a <tcp_close_shutdown+0xc2>
 800d890:	687b      	ldr	r3, [r7, #4]
 800d892:	68da      	ldr	r2, [r3, #12]
 800d894:	68fb      	ldr	r3, [r7, #12]
 800d896:	60da      	str	r2, [r3, #12]
 800d898:	e005      	b.n	800d8a6 <tcp_close_shutdown+0xce>
 800d89a:	68fb      	ldr	r3, [r7, #12]
 800d89c:	68db      	ldr	r3, [r3, #12]
 800d89e:	60fb      	str	r3, [r7, #12]
 800d8a0:	68fb      	ldr	r3, [r7, #12]
 800d8a2:	2b00      	cmp	r3, #0
 800d8a4:	d1ef      	bne.n	800d886 <tcp_close_shutdown+0xae>
 800d8a6:	687b      	ldr	r3, [r7, #4]
 800d8a8:	2200      	movs	r2, #0
 800d8aa:	60da      	str	r2, [r3, #12]
 800d8ac:	4b37      	ldr	r3, [pc, #220]	@ (800d98c <tcp_close_shutdown+0x1b4>)
 800d8ae:	2201      	movs	r2, #1
 800d8b0:	701a      	strb	r2, [r3, #0]
      /* Deallocate the pcb since we already sent a RST for it */
      if (tcp_input_pcb == pcb) {
 800d8b2:	4b37      	ldr	r3, [pc, #220]	@ (800d990 <tcp_close_shutdown+0x1b8>)
 800d8b4:	681b      	ldr	r3, [r3, #0]
 800d8b6:	687a      	ldr	r2, [r7, #4]
 800d8b8:	429a      	cmp	r2, r3
 800d8ba:	d102      	bne.n	800d8c2 <tcp_close_shutdown+0xea>
        /* prevent using a deallocated pcb: free it from tcp_input later */
        tcp_trigger_input_pcb_close();
 800d8bc:	f003 fd66 	bl	801138c <tcp_trigger_input_pcb_close>
 800d8c0:	e002      	b.n	800d8c8 <tcp_close_shutdown+0xf0>
      } else {
        tcp_free(pcb);
 800d8c2:	6878      	ldr	r0, [r7, #4]
 800d8c4:	f7ff fed6 	bl	800d674 <tcp_free>
      }
      return ERR_OK;
 800d8c8:	2300      	movs	r3, #0
 800d8ca:	e050      	b.n	800d96e <tcp_close_shutdown+0x196>
    }
  }

  /* - states which free the pcb are handled here,
     - states which send FIN and change state are handled in tcp_close_shutdown_fin() */
  switch (pcb->state) {
 800d8cc:	687b      	ldr	r3, [r7, #4]
 800d8ce:	7d1b      	ldrb	r3, [r3, #20]
 800d8d0:	2b02      	cmp	r3, #2
 800d8d2:	d03b      	beq.n	800d94c <tcp_close_shutdown+0x174>
 800d8d4:	2b02      	cmp	r3, #2
 800d8d6:	dc44      	bgt.n	800d962 <tcp_close_shutdown+0x18a>
 800d8d8:	2b00      	cmp	r3, #0
 800d8da:	d002      	beq.n	800d8e2 <tcp_close_shutdown+0x10a>
 800d8dc:	2b01      	cmp	r3, #1
 800d8de:	d02a      	beq.n	800d936 <tcp_close_shutdown+0x15e>
 800d8e0:	e03f      	b.n	800d962 <tcp_close_shutdown+0x18a>
       * and the user needs some way to free it should the need arise.
       * Calling tcp_close() with a pcb that has already been closed, (i.e. twice)
       * or for a pcb that has been used and then entered the CLOSED state
       * is erroneous, but this should never happen as the pcb has in those cases
       * been freed, and so any remaining handles are bogus. */
      if (pcb->local_port != 0) {
 800d8e2:	687b      	ldr	r3, [r7, #4]
 800d8e4:	8adb      	ldrh	r3, [r3, #22]
 800d8e6:	2b00      	cmp	r3, #0
 800d8e8:	d021      	beq.n	800d92e <tcp_close_shutdown+0x156>
        TCP_RMV(&tcp_bound_pcbs, pcb);
 800d8ea:	4b2a      	ldr	r3, [pc, #168]	@ (800d994 <tcp_close_shutdown+0x1bc>)
 800d8ec:	681b      	ldr	r3, [r3, #0]
 800d8ee:	687a      	ldr	r2, [r7, #4]
 800d8f0:	429a      	cmp	r2, r3
 800d8f2:	d105      	bne.n	800d900 <tcp_close_shutdown+0x128>
 800d8f4:	4b27      	ldr	r3, [pc, #156]	@ (800d994 <tcp_close_shutdown+0x1bc>)
 800d8f6:	681b      	ldr	r3, [r3, #0]
 800d8f8:	68db      	ldr	r3, [r3, #12]
 800d8fa:	4a26      	ldr	r2, [pc, #152]	@ (800d994 <tcp_close_shutdown+0x1bc>)
 800d8fc:	6013      	str	r3, [r2, #0]
 800d8fe:	e013      	b.n	800d928 <tcp_close_shutdown+0x150>
 800d900:	4b24      	ldr	r3, [pc, #144]	@ (800d994 <tcp_close_shutdown+0x1bc>)
 800d902:	681b      	ldr	r3, [r3, #0]
 800d904:	60bb      	str	r3, [r7, #8]
 800d906:	e00c      	b.n	800d922 <tcp_close_shutdown+0x14a>
 800d908:	68bb      	ldr	r3, [r7, #8]
 800d90a:	68db      	ldr	r3, [r3, #12]
 800d90c:	687a      	ldr	r2, [r7, #4]
 800d90e:	429a      	cmp	r2, r3
 800d910:	d104      	bne.n	800d91c <tcp_close_shutdown+0x144>
 800d912:	687b      	ldr	r3, [r7, #4]
 800d914:	68da      	ldr	r2, [r3, #12]
 800d916:	68bb      	ldr	r3, [r7, #8]
 800d918:	60da      	str	r2, [r3, #12]
 800d91a:	e005      	b.n	800d928 <tcp_close_shutdown+0x150>
 800d91c:	68bb      	ldr	r3, [r7, #8]
 800d91e:	68db      	ldr	r3, [r3, #12]
 800d920:	60bb      	str	r3, [r7, #8]
 800d922:	68bb      	ldr	r3, [r7, #8]
 800d924:	2b00      	cmp	r3, #0
 800d926:	d1ef      	bne.n	800d908 <tcp_close_shutdown+0x130>
 800d928:	687b      	ldr	r3, [r7, #4]
 800d92a:	2200      	movs	r2, #0
 800d92c:	60da      	str	r2, [r3, #12]
      }
      tcp_free(pcb);
 800d92e:	6878      	ldr	r0, [r7, #4]
 800d930:	f7ff fea0 	bl	800d674 <tcp_free>
      break;
 800d934:	e01a      	b.n	800d96c <tcp_close_shutdown+0x194>
    case LISTEN:
      tcp_listen_closed(pcb);
 800d936:	6878      	ldr	r0, [r7, #4]
 800d938:	f7ff ff14 	bl	800d764 <tcp_listen_closed>
      tcp_pcb_remove(&tcp_listen_pcbs.pcbs, pcb);
 800d93c:	6879      	ldr	r1, [r7, #4]
 800d93e:	4816      	ldr	r0, [pc, #88]	@ (800d998 <tcp_close_shutdown+0x1c0>)
 800d940:	f001 f8b2 	bl	800eaa8 <tcp_pcb_remove>
      tcp_free_listen(pcb);
 800d944:	6878      	ldr	r0, [r7, #4]
 800d946:	f7ff feb1 	bl	800d6ac <tcp_free_listen>
      break;
 800d94a:	e00f      	b.n	800d96c <tcp_close_shutdown+0x194>
    case SYN_SENT:
      TCP_PCB_REMOVE_ACTIVE(pcb);
 800d94c:	6879      	ldr	r1, [r7, #4]
 800d94e:	480e      	ldr	r0, [pc, #56]	@ (800d988 <tcp_close_shutdown+0x1b0>)
 800d950:	f001 f8aa 	bl	800eaa8 <tcp_pcb_remove>
 800d954:	4b0d      	ldr	r3, [pc, #52]	@ (800d98c <tcp_close_shutdown+0x1b4>)
 800d956:	2201      	movs	r2, #1
 800d958:	701a      	strb	r2, [r3, #0]
      tcp_free(pcb);
 800d95a:	6878      	ldr	r0, [r7, #4]
 800d95c:	f7ff fe8a 	bl	800d674 <tcp_free>
      MIB2_STATS_INC(mib2.tcpattemptfails);
      break;
 800d960:	e004      	b.n	800d96c <tcp_close_shutdown+0x194>
    default:
      return tcp_close_shutdown_fin(pcb);
 800d962:	6878      	ldr	r0, [r7, #4]
 800d964:	f000 f81a 	bl	800d99c <tcp_close_shutdown_fin>
 800d968:	4603      	mov	r3, r0
 800d96a:	e000      	b.n	800d96e <tcp_close_shutdown+0x196>
  }
  return ERR_OK;
 800d96c:	2300      	movs	r3, #0
}
 800d96e:	4618      	mov	r0, r3
 800d970:	3710      	adds	r7, #16
 800d972:	46bd      	mov	sp, r7
 800d974:	bdb0      	pop	{r4, r5, r7, pc}
 800d976:	bf00      	nop
 800d978:	0801885c 	.word	0x0801885c
 800d97c:	08018930 	.word	0x08018930
 800d980:	080188a0 	.word	0x080188a0
 800d984:	08018950 	.word	0x08018950
 800d988:	24007e04 	.word	0x24007e04
 800d98c:	24007e0c 	.word	0x24007e0c
 800d990:	24007e44 	.word	0x24007e44
 800d994:	24007dfc 	.word	0x24007dfc
 800d998:	24007e00 	.word	0x24007e00

0800d99c <tcp_close_shutdown_fin>:

static err_t
tcp_close_shutdown_fin(struct tcp_pcb *pcb)
{
 800d99c:	b580      	push	{r7, lr}
 800d99e:	b084      	sub	sp, #16
 800d9a0:	af00      	add	r7, sp, #0
 800d9a2:	6078      	str	r0, [r7, #4]
  err_t err;
  LWIP_ASSERT("pcb != NULL", pcb != NULL);
 800d9a4:	687b      	ldr	r3, [r7, #4]
 800d9a6:	2b00      	cmp	r3, #0
 800d9a8:	d106      	bne.n	800d9b8 <tcp_close_shutdown_fin+0x1c>
 800d9aa:	4b2e      	ldr	r3, [pc, #184]	@ (800da64 <tcp_close_shutdown_fin+0xc8>)
 800d9ac:	f44f 72ce 	mov.w	r2, #412	@ 0x19c
 800d9b0:	492d      	ldr	r1, [pc, #180]	@ (800da68 <tcp_close_shutdown_fin+0xcc>)
 800d9b2:	482e      	ldr	r0, [pc, #184]	@ (800da6c <tcp_close_shutdown_fin+0xd0>)
 800d9b4:	f008 ff72 	bl	801689c <iprintf>

  switch (pcb->state) {
 800d9b8:	687b      	ldr	r3, [r7, #4]
 800d9ba:	7d1b      	ldrb	r3, [r3, #20]
 800d9bc:	2b07      	cmp	r3, #7
 800d9be:	d020      	beq.n	800da02 <tcp_close_shutdown_fin+0x66>
 800d9c0:	2b07      	cmp	r3, #7
 800d9c2:	dc2b      	bgt.n	800da1c <tcp_close_shutdown_fin+0x80>
 800d9c4:	2b03      	cmp	r3, #3
 800d9c6:	d002      	beq.n	800d9ce <tcp_close_shutdown_fin+0x32>
 800d9c8:	2b04      	cmp	r3, #4
 800d9ca:	d00d      	beq.n	800d9e8 <tcp_close_shutdown_fin+0x4c>
 800d9cc:	e026      	b.n	800da1c <tcp_close_shutdown_fin+0x80>
    case SYN_RCVD:
      err = tcp_send_fin(pcb);
 800d9ce:	6878      	ldr	r0, [r7, #4]
 800d9d0:	f003 feec 	bl	80117ac <tcp_send_fin>
 800d9d4:	4603      	mov	r3, r0
 800d9d6:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 800d9d8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800d9dc:	2b00      	cmp	r3, #0
 800d9de:	d11f      	bne.n	800da20 <tcp_close_shutdown_fin+0x84>
        tcp_backlog_accepted(pcb);
        MIB2_STATS_INC(mib2.tcpattemptfails);
        pcb->state = FIN_WAIT_1;
 800d9e0:	687b      	ldr	r3, [r7, #4]
 800d9e2:	2205      	movs	r2, #5
 800d9e4:	751a      	strb	r2, [r3, #20]
      }
      break;
 800d9e6:	e01b      	b.n	800da20 <tcp_close_shutdown_fin+0x84>
    case ESTABLISHED:
      err = tcp_send_fin(pcb);
 800d9e8:	6878      	ldr	r0, [r7, #4]
 800d9ea:	f003 fedf 	bl	80117ac <tcp_send_fin>
 800d9ee:	4603      	mov	r3, r0
 800d9f0:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 800d9f2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800d9f6:	2b00      	cmp	r3, #0
 800d9f8:	d114      	bne.n	800da24 <tcp_close_shutdown_fin+0x88>
        MIB2_STATS_INC(mib2.tcpestabresets);
        pcb->state = FIN_WAIT_1;
 800d9fa:	687b      	ldr	r3, [r7, #4]
 800d9fc:	2205      	movs	r2, #5
 800d9fe:	751a      	strb	r2, [r3, #20]
      }
      break;
 800da00:	e010      	b.n	800da24 <tcp_close_shutdown_fin+0x88>
    case CLOSE_WAIT:
      err = tcp_send_fin(pcb);
 800da02:	6878      	ldr	r0, [r7, #4]
 800da04:	f003 fed2 	bl	80117ac <tcp_send_fin>
 800da08:	4603      	mov	r3, r0
 800da0a:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 800da0c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800da10:	2b00      	cmp	r3, #0
 800da12:	d109      	bne.n	800da28 <tcp_close_shutdown_fin+0x8c>
        MIB2_STATS_INC(mib2.tcpestabresets);
        pcb->state = LAST_ACK;
 800da14:	687b      	ldr	r3, [r7, #4]
 800da16:	2209      	movs	r2, #9
 800da18:	751a      	strb	r2, [r3, #20]
      }
      break;
 800da1a:	e005      	b.n	800da28 <tcp_close_shutdown_fin+0x8c>
    default:
      /* Has already been closed, do nothing. */
      return ERR_OK;
 800da1c:	2300      	movs	r3, #0
 800da1e:	e01c      	b.n	800da5a <tcp_close_shutdown_fin+0xbe>
      break;
 800da20:	bf00      	nop
 800da22:	e002      	b.n	800da2a <tcp_close_shutdown_fin+0x8e>
      break;
 800da24:	bf00      	nop
 800da26:	e000      	b.n	800da2a <tcp_close_shutdown_fin+0x8e>
      break;
 800da28:	bf00      	nop
  }

  if (err == ERR_OK) {
 800da2a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800da2e:	2b00      	cmp	r3, #0
 800da30:	d103      	bne.n	800da3a <tcp_close_shutdown_fin+0x9e>
    /* To ensure all data has been sent when tcp_close returns, we have
       to make sure tcp_output doesn't fail.
       Since we don't really have to ensure all data has been sent when tcp_close
       returns (unsent data is sent from tcp timer functions, also), we don't care
       for the return value of tcp_output for now. */
    tcp_output(pcb);
 800da32:	6878      	ldr	r0, [r7, #4]
 800da34:	f003 fff8 	bl	8011a28 <tcp_output>
 800da38:	e00d      	b.n	800da56 <tcp_close_shutdown_fin+0xba>
  } else if (err == ERR_MEM) {
 800da3a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800da3e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800da42:	d108      	bne.n	800da56 <tcp_close_shutdown_fin+0xba>
    /* Mark this pcb for closing. Closing is retried from tcp_tmr. */
    tcp_set_flags(pcb, TF_CLOSEPEND);
 800da44:	687b      	ldr	r3, [r7, #4]
 800da46:	8b5b      	ldrh	r3, [r3, #26]
 800da48:	f043 0308 	orr.w	r3, r3, #8
 800da4c:	b29a      	uxth	r2, r3
 800da4e:	687b      	ldr	r3, [r7, #4]
 800da50:	835a      	strh	r2, [r3, #26]
    /* We have to return ERR_OK from here to indicate to the callers that this
       pcb should not be used any more as it will be freed soon via tcp_tmr.
       This is OK here since sending FIN does not guarantee a time frime for
       actually freeing the pcb, either (it is left in closure states for
       remote ACK or timeout) */
    return ERR_OK;
 800da52:	2300      	movs	r3, #0
 800da54:	e001      	b.n	800da5a <tcp_close_shutdown_fin+0xbe>
  }
  return err;
 800da56:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800da5a:	4618      	mov	r0, r3
 800da5c:	3710      	adds	r7, #16
 800da5e:	46bd      	mov	sp, r7
 800da60:	bd80      	pop	{r7, pc}
 800da62:	bf00      	nop
 800da64:	0801885c 	.word	0x0801885c
 800da68:	0801890c 	.word	0x0801890c
 800da6c:	080188a0 	.word	0x080188a0

0800da70 <tcp_close>:
 * @return ERR_OK if connection has been closed
 *         another err_t if closing failed and pcb is not freed
 */
err_t
tcp_close(struct tcp_pcb *pcb)
{
 800da70:	b580      	push	{r7, lr}
 800da72:	b082      	sub	sp, #8
 800da74:	af00      	add	r7, sp, #0
 800da76:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();
 800da78:	f7f9 fdd8 	bl	800762c <sys_check_core_locking>

  LWIP_ERROR("tcp_close: invalid pcb", pcb != NULL, return ERR_ARG);
 800da7c:	687b      	ldr	r3, [r7, #4]
 800da7e:	2b00      	cmp	r3, #0
 800da80:	d109      	bne.n	800da96 <tcp_close+0x26>
 800da82:	4b0f      	ldr	r3, [pc, #60]	@ (800dac0 <tcp_close+0x50>)
 800da84:	f44f 72f4 	mov.w	r2, #488	@ 0x1e8
 800da88:	490e      	ldr	r1, [pc, #56]	@ (800dac4 <tcp_close+0x54>)
 800da8a:	480f      	ldr	r0, [pc, #60]	@ (800dac8 <tcp_close+0x58>)
 800da8c:	f008 ff06 	bl	801689c <iprintf>
 800da90:	f06f 030f 	mvn.w	r3, #15
 800da94:	e00f      	b.n	800dab6 <tcp_close+0x46>
  LWIP_DEBUGF(TCP_DEBUG, ("tcp_close: closing in "));

  tcp_debug_print_state(pcb->state);

  if (pcb->state != LISTEN) {
 800da96:	687b      	ldr	r3, [r7, #4]
 800da98:	7d1b      	ldrb	r3, [r3, #20]
 800da9a:	2b01      	cmp	r3, #1
 800da9c:	d006      	beq.n	800daac <tcp_close+0x3c>
    /* Set a flag not to receive any more data... */
    tcp_set_flags(pcb, TF_RXCLOSED);
 800da9e:	687b      	ldr	r3, [r7, #4]
 800daa0:	8b5b      	ldrh	r3, [r3, #26]
 800daa2:	f043 0310 	orr.w	r3, r3, #16
 800daa6:	b29a      	uxth	r2, r3
 800daa8:	687b      	ldr	r3, [r7, #4]
 800daaa:	835a      	strh	r2, [r3, #26]
  }
  /* ... and close */
  return tcp_close_shutdown(pcb, 1);
 800daac:	2101      	movs	r1, #1
 800daae:	6878      	ldr	r0, [r7, #4]
 800dab0:	f7ff fe92 	bl	800d7d8 <tcp_close_shutdown>
 800dab4:	4603      	mov	r3, r0
}
 800dab6:	4618      	mov	r0, r3
 800dab8:	3708      	adds	r7, #8
 800daba:	46bd      	mov	sp, r7
 800dabc:	bd80      	pop	{r7, pc}
 800dabe:	bf00      	nop
 800dac0:	0801885c 	.word	0x0801885c
 800dac4:	0801896c 	.word	0x0801896c
 800dac8:	080188a0 	.word	0x080188a0

0800dacc <tcp_abandon>:
 * @param pcb the tcp_pcb to abort
 * @param reset boolean to indicate whether a reset should be sent
 */
void
tcp_abandon(struct tcp_pcb *pcb, int reset)
{
 800dacc:	b580      	push	{r7, lr}
 800dace:	b08e      	sub	sp, #56	@ 0x38
 800dad0:	af04      	add	r7, sp, #16
 800dad2:	6078      	str	r0, [r7, #4]
 800dad4:	6039      	str	r1, [r7, #0]
#if LWIP_CALLBACK_API
  tcp_err_fn errf;
#endif /* LWIP_CALLBACK_API */
  void *errf_arg;

  LWIP_ASSERT_CORE_LOCKED();
 800dad6:	f7f9 fda9 	bl	800762c <sys_check_core_locking>

  LWIP_ERROR("tcp_abandon: invalid pcb", pcb != NULL, return);
 800dada:	687b      	ldr	r3, [r7, #4]
 800dadc:	2b00      	cmp	r3, #0
 800dade:	d107      	bne.n	800daf0 <tcp_abandon+0x24>
 800dae0:	4b52      	ldr	r3, [pc, #328]	@ (800dc2c <tcp_abandon+0x160>)
 800dae2:	f240 223d 	movw	r2, #573	@ 0x23d
 800dae6:	4952      	ldr	r1, [pc, #328]	@ (800dc30 <tcp_abandon+0x164>)
 800dae8:	4852      	ldr	r0, [pc, #328]	@ (800dc34 <tcp_abandon+0x168>)
 800daea:	f008 fed7 	bl	801689c <iprintf>
 800daee:	e099      	b.n	800dc24 <tcp_abandon+0x158>

  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_abort/tcp_abandon for listen-pcbs",
 800daf0:	687b      	ldr	r3, [r7, #4]
 800daf2:	7d1b      	ldrb	r3, [r3, #20]
 800daf4:	2b01      	cmp	r3, #1
 800daf6:	d106      	bne.n	800db06 <tcp_abandon+0x3a>
 800daf8:	4b4c      	ldr	r3, [pc, #304]	@ (800dc2c <tcp_abandon+0x160>)
 800dafa:	f44f 7210 	mov.w	r2, #576	@ 0x240
 800dafe:	494e      	ldr	r1, [pc, #312]	@ (800dc38 <tcp_abandon+0x16c>)
 800db00:	484c      	ldr	r0, [pc, #304]	@ (800dc34 <tcp_abandon+0x168>)
 800db02:	f008 fecb 	bl	801689c <iprintf>
              pcb->state != LISTEN);
  /* Figure out on which TCP PCB list we are, and remove us. If we
     are in an active state, call the receive function associated with
     the PCB with a NULL argument, and send an RST to the remote end. */
  if (pcb->state == TIME_WAIT) {
 800db06:	687b      	ldr	r3, [r7, #4]
 800db08:	7d1b      	ldrb	r3, [r3, #20]
 800db0a:	2b0a      	cmp	r3, #10
 800db0c:	d107      	bne.n	800db1e <tcp_abandon+0x52>
    tcp_pcb_remove(&tcp_tw_pcbs, pcb);
 800db0e:	6879      	ldr	r1, [r7, #4]
 800db10:	484a      	ldr	r0, [pc, #296]	@ (800dc3c <tcp_abandon+0x170>)
 800db12:	f000 ffc9 	bl	800eaa8 <tcp_pcb_remove>
    tcp_free(pcb);
 800db16:	6878      	ldr	r0, [r7, #4]
 800db18:	f7ff fdac 	bl	800d674 <tcp_free>
 800db1c:	e082      	b.n	800dc24 <tcp_abandon+0x158>
  } else {
    int send_rst = 0;
 800db1e:	2300      	movs	r3, #0
 800db20:	627b      	str	r3, [r7, #36]	@ 0x24
    u16_t local_port = 0;
 800db22:	2300      	movs	r3, #0
 800db24:	847b      	strh	r3, [r7, #34]	@ 0x22
    enum tcp_state last_state;
    seqno = pcb->snd_nxt;
 800db26:	687b      	ldr	r3, [r7, #4]
 800db28:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800db2a:	61bb      	str	r3, [r7, #24]
    ackno = pcb->rcv_nxt;
 800db2c:	687b      	ldr	r3, [r7, #4]
 800db2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800db30:	617b      	str	r3, [r7, #20]
#if LWIP_CALLBACK_API
    errf = pcb->errf;
 800db32:	687b      	ldr	r3, [r7, #4]
 800db34:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800db38:	613b      	str	r3, [r7, #16]
#endif /* LWIP_CALLBACK_API */
    errf_arg = pcb->callback_arg;
 800db3a:	687b      	ldr	r3, [r7, #4]
 800db3c:	691b      	ldr	r3, [r3, #16]
 800db3e:	60fb      	str	r3, [r7, #12]
    if (pcb->state == CLOSED) {
 800db40:	687b      	ldr	r3, [r7, #4]
 800db42:	7d1b      	ldrb	r3, [r3, #20]
 800db44:	2b00      	cmp	r3, #0
 800db46:	d126      	bne.n	800db96 <tcp_abandon+0xca>
      if (pcb->local_port != 0) {
 800db48:	687b      	ldr	r3, [r7, #4]
 800db4a:	8adb      	ldrh	r3, [r3, #22]
 800db4c:	2b00      	cmp	r3, #0
 800db4e:	d02e      	beq.n	800dbae <tcp_abandon+0xe2>
        /* bound, not yet opened */
        TCP_RMV(&tcp_bound_pcbs, pcb);
 800db50:	4b3b      	ldr	r3, [pc, #236]	@ (800dc40 <tcp_abandon+0x174>)
 800db52:	681b      	ldr	r3, [r3, #0]
 800db54:	687a      	ldr	r2, [r7, #4]
 800db56:	429a      	cmp	r2, r3
 800db58:	d105      	bne.n	800db66 <tcp_abandon+0x9a>
 800db5a:	4b39      	ldr	r3, [pc, #228]	@ (800dc40 <tcp_abandon+0x174>)
 800db5c:	681b      	ldr	r3, [r3, #0]
 800db5e:	68db      	ldr	r3, [r3, #12]
 800db60:	4a37      	ldr	r2, [pc, #220]	@ (800dc40 <tcp_abandon+0x174>)
 800db62:	6013      	str	r3, [r2, #0]
 800db64:	e013      	b.n	800db8e <tcp_abandon+0xc2>
 800db66:	4b36      	ldr	r3, [pc, #216]	@ (800dc40 <tcp_abandon+0x174>)
 800db68:	681b      	ldr	r3, [r3, #0]
 800db6a:	61fb      	str	r3, [r7, #28]
 800db6c:	e00c      	b.n	800db88 <tcp_abandon+0xbc>
 800db6e:	69fb      	ldr	r3, [r7, #28]
 800db70:	68db      	ldr	r3, [r3, #12]
 800db72:	687a      	ldr	r2, [r7, #4]
 800db74:	429a      	cmp	r2, r3
 800db76:	d104      	bne.n	800db82 <tcp_abandon+0xb6>
 800db78:	687b      	ldr	r3, [r7, #4]
 800db7a:	68da      	ldr	r2, [r3, #12]
 800db7c:	69fb      	ldr	r3, [r7, #28]
 800db7e:	60da      	str	r2, [r3, #12]
 800db80:	e005      	b.n	800db8e <tcp_abandon+0xc2>
 800db82:	69fb      	ldr	r3, [r7, #28]
 800db84:	68db      	ldr	r3, [r3, #12]
 800db86:	61fb      	str	r3, [r7, #28]
 800db88:	69fb      	ldr	r3, [r7, #28]
 800db8a:	2b00      	cmp	r3, #0
 800db8c:	d1ef      	bne.n	800db6e <tcp_abandon+0xa2>
 800db8e:	687b      	ldr	r3, [r7, #4]
 800db90:	2200      	movs	r2, #0
 800db92:	60da      	str	r2, [r3, #12]
 800db94:	e00b      	b.n	800dbae <tcp_abandon+0xe2>
      }
    } else {
      send_rst = reset;
 800db96:	683b      	ldr	r3, [r7, #0]
 800db98:	627b      	str	r3, [r7, #36]	@ 0x24
      local_port = pcb->local_port;
 800db9a:	687b      	ldr	r3, [r7, #4]
 800db9c:	8adb      	ldrh	r3, [r3, #22]
 800db9e:	847b      	strh	r3, [r7, #34]	@ 0x22
      TCP_PCB_REMOVE_ACTIVE(pcb);
 800dba0:	6879      	ldr	r1, [r7, #4]
 800dba2:	4828      	ldr	r0, [pc, #160]	@ (800dc44 <tcp_abandon+0x178>)
 800dba4:	f000 ff80 	bl	800eaa8 <tcp_pcb_remove>
 800dba8:	4b27      	ldr	r3, [pc, #156]	@ (800dc48 <tcp_abandon+0x17c>)
 800dbaa:	2201      	movs	r2, #1
 800dbac:	701a      	strb	r2, [r3, #0]
    }
    if (pcb->unacked != NULL) {
 800dbae:	687b      	ldr	r3, [r7, #4]
 800dbb0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800dbb2:	2b00      	cmp	r3, #0
 800dbb4:	d004      	beq.n	800dbc0 <tcp_abandon+0xf4>
      tcp_segs_free(pcb->unacked);
 800dbb6:	687b      	ldr	r3, [r7, #4]
 800dbb8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800dbba:	4618      	mov	r0, r3
 800dbbc:	f000 fd20 	bl	800e600 <tcp_segs_free>
    }
    if (pcb->unsent != NULL) {
 800dbc0:	687b      	ldr	r3, [r7, #4]
 800dbc2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800dbc4:	2b00      	cmp	r3, #0
 800dbc6:	d004      	beq.n	800dbd2 <tcp_abandon+0x106>
      tcp_segs_free(pcb->unsent);
 800dbc8:	687b      	ldr	r3, [r7, #4]
 800dbca:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800dbcc:	4618      	mov	r0, r3
 800dbce:	f000 fd17 	bl	800e600 <tcp_segs_free>
    }
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL) {
 800dbd2:	687b      	ldr	r3, [r7, #4]
 800dbd4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800dbd6:	2b00      	cmp	r3, #0
 800dbd8:	d004      	beq.n	800dbe4 <tcp_abandon+0x118>
      tcp_segs_free(pcb->ooseq);
 800dbda:	687b      	ldr	r3, [r7, #4]
 800dbdc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800dbde:	4618      	mov	r0, r3
 800dbe0:	f000 fd0e 	bl	800e600 <tcp_segs_free>
    }
#endif /* TCP_QUEUE_OOSEQ */
    tcp_backlog_accepted(pcb);
    if (send_rst) {
 800dbe4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dbe6:	2b00      	cmp	r3, #0
 800dbe8:	d00e      	beq.n	800dc08 <tcp_abandon+0x13c>
      LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_abandon: sending RST\n"));
      tcp_rst(pcb, seqno, ackno, &pcb->local_ip, &pcb->remote_ip, local_port, pcb->remote_port);
 800dbea:	6879      	ldr	r1, [r7, #4]
 800dbec:	687b      	ldr	r3, [r7, #4]
 800dbee:	3304      	adds	r3, #4
 800dbf0:	687a      	ldr	r2, [r7, #4]
 800dbf2:	8b12      	ldrh	r2, [r2, #24]
 800dbf4:	9202      	str	r2, [sp, #8]
 800dbf6:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 800dbf8:	9201      	str	r2, [sp, #4]
 800dbfa:	9300      	str	r3, [sp, #0]
 800dbfc:	460b      	mov	r3, r1
 800dbfe:	697a      	ldr	r2, [r7, #20]
 800dc00:	69b9      	ldr	r1, [r7, #24]
 800dc02:	6878      	ldr	r0, [r7, #4]
 800dc04:	f004 fcc6 	bl	8012594 <tcp_rst>
    }
    last_state = pcb->state;
 800dc08:	687b      	ldr	r3, [r7, #4]
 800dc0a:	7d1b      	ldrb	r3, [r3, #20]
 800dc0c:	72fb      	strb	r3, [r7, #11]
    tcp_free(pcb);
 800dc0e:	6878      	ldr	r0, [r7, #4]
 800dc10:	f7ff fd30 	bl	800d674 <tcp_free>
    TCP_EVENT_ERR(last_state, errf, errf_arg, ERR_ABRT);
 800dc14:	693b      	ldr	r3, [r7, #16]
 800dc16:	2b00      	cmp	r3, #0
 800dc18:	d004      	beq.n	800dc24 <tcp_abandon+0x158>
 800dc1a:	693b      	ldr	r3, [r7, #16]
 800dc1c:	f06f 010c 	mvn.w	r1, #12
 800dc20:	68f8      	ldr	r0, [r7, #12]
 800dc22:	4798      	blx	r3
  }
}
 800dc24:	3728      	adds	r7, #40	@ 0x28
 800dc26:	46bd      	mov	sp, r7
 800dc28:	bd80      	pop	{r7, pc}
 800dc2a:	bf00      	nop
 800dc2c:	0801885c 	.word	0x0801885c
 800dc30:	080189a0 	.word	0x080189a0
 800dc34:	080188a0 	.word	0x080188a0
 800dc38:	080189bc 	.word	0x080189bc
 800dc3c:	24007e08 	.word	0x24007e08
 800dc40:	24007dfc 	.word	0x24007dfc
 800dc44:	24007e04 	.word	0x24007e04
 800dc48:	24007e0c 	.word	0x24007e0c

0800dc4c <tcp_abort>:
 *
 * @param pcb the tcp pcb to abort
 */
void
tcp_abort(struct tcp_pcb *pcb)
{
 800dc4c:	b580      	push	{r7, lr}
 800dc4e:	b082      	sub	sp, #8
 800dc50:	af00      	add	r7, sp, #0
 800dc52:	6078      	str	r0, [r7, #4]
  tcp_abandon(pcb, 1);
 800dc54:	2101      	movs	r1, #1
 800dc56:	6878      	ldr	r0, [r7, #4]
 800dc58:	f7ff ff38 	bl	800dacc <tcp_abandon>
}
 800dc5c:	bf00      	nop
 800dc5e:	3708      	adds	r7, #8
 800dc60:	46bd      	mov	sp, r7
 800dc62:	bd80      	pop	{r7, pc}

0800dc64 <tcp_update_rcv_ann_wnd>:
 * Returns how much extra window would be advertised if we sent an
 * update now.
 */
u32_t
tcp_update_rcv_ann_wnd(struct tcp_pcb *pcb)
{
 800dc64:	b580      	push	{r7, lr}
 800dc66:	b084      	sub	sp, #16
 800dc68:	af00      	add	r7, sp, #0
 800dc6a:	6078      	str	r0, [r7, #4]
  u32_t new_right_edge;

  LWIP_ASSERT("tcp_update_rcv_ann_wnd: invalid pcb", pcb != NULL);
 800dc6c:	687b      	ldr	r3, [r7, #4]
 800dc6e:	2b00      	cmp	r3, #0
 800dc70:	d106      	bne.n	800dc80 <tcp_update_rcv_ann_wnd+0x1c>
 800dc72:	4b25      	ldr	r3, [pc, #148]	@ (800dd08 <tcp_update_rcv_ann_wnd+0xa4>)
 800dc74:	f240 32a6 	movw	r2, #934	@ 0x3a6
 800dc78:	4924      	ldr	r1, [pc, #144]	@ (800dd0c <tcp_update_rcv_ann_wnd+0xa8>)
 800dc7a:	4825      	ldr	r0, [pc, #148]	@ (800dd10 <tcp_update_rcv_ann_wnd+0xac>)
 800dc7c:	f008 fe0e 	bl	801689c <iprintf>
  new_right_edge = pcb->rcv_nxt + pcb->rcv_wnd;
 800dc80:	687b      	ldr	r3, [r7, #4]
 800dc82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800dc84:	687a      	ldr	r2, [r7, #4]
 800dc86:	8d12      	ldrh	r2, [r2, #40]	@ 0x28
 800dc88:	4413      	add	r3, r2
 800dc8a:	60fb      	str	r3, [r7, #12]

  if (TCP_SEQ_GEQ(new_right_edge, pcb->rcv_ann_right_edge + LWIP_MIN((TCP_WND / 2), pcb->mss))) {
 800dc8c:	687b      	ldr	r3, [r7, #4]
 800dc8e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800dc90:	687a      	ldr	r2, [r7, #4]
 800dc92:	8e52      	ldrh	r2, [r2, #50]	@ 0x32
 800dc94:	f5b2 6f86 	cmp.w	r2, #1072	@ 0x430
 800dc98:	bf28      	it	cs
 800dc9a:	f44f 6286 	movcs.w	r2, #1072	@ 0x430
 800dc9e:	b292      	uxth	r2, r2
 800dca0:	4413      	add	r3, r2
 800dca2:	68fa      	ldr	r2, [r7, #12]
 800dca4:	1ad3      	subs	r3, r2, r3
 800dca6:	2b00      	cmp	r3, #0
 800dca8:	db08      	blt.n	800dcbc <tcp_update_rcv_ann_wnd+0x58>
    /* we can advertise more window */
    pcb->rcv_ann_wnd = pcb->rcv_wnd;
 800dcaa:	687b      	ldr	r3, [r7, #4]
 800dcac:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 800dcae:	687b      	ldr	r3, [r7, #4]
 800dcb0:	855a      	strh	r2, [r3, #42]	@ 0x2a
    return new_right_edge - pcb->rcv_ann_right_edge;
 800dcb2:	687b      	ldr	r3, [r7, #4]
 800dcb4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800dcb6:	68fa      	ldr	r2, [r7, #12]
 800dcb8:	1ad3      	subs	r3, r2, r3
 800dcba:	e020      	b.n	800dcfe <tcp_update_rcv_ann_wnd+0x9a>
  } else {
    if (TCP_SEQ_GT(pcb->rcv_nxt, pcb->rcv_ann_right_edge)) {
 800dcbc:	687b      	ldr	r3, [r7, #4]
 800dcbe:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800dcc0:	687b      	ldr	r3, [r7, #4]
 800dcc2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800dcc4:	1ad3      	subs	r3, r2, r3
 800dcc6:	2b00      	cmp	r3, #0
 800dcc8:	dd03      	ble.n	800dcd2 <tcp_update_rcv_ann_wnd+0x6e>
      /* Can happen due to other end sending out of advertised window,
       * but within actual available (but not yet advertised) window */
      pcb->rcv_ann_wnd = 0;
 800dcca:	687b      	ldr	r3, [r7, #4]
 800dccc:	2200      	movs	r2, #0
 800dcce:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800dcd0:	e014      	b.n	800dcfc <tcp_update_rcv_ann_wnd+0x98>
    } else {
      /* keep the right edge of window constant */
      u32_t new_rcv_ann_wnd = pcb->rcv_ann_right_edge - pcb->rcv_nxt;
 800dcd2:	687b      	ldr	r3, [r7, #4]
 800dcd4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800dcd6:	687b      	ldr	r3, [r7, #4]
 800dcd8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800dcda:	1ad3      	subs	r3, r2, r3
 800dcdc:	60bb      	str	r3, [r7, #8]
#if !LWIP_WND_SCALE
      LWIP_ASSERT("new_rcv_ann_wnd <= 0xffff", new_rcv_ann_wnd <= 0xffff);
 800dcde:	68bb      	ldr	r3, [r7, #8]
 800dce0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800dce4:	d306      	bcc.n	800dcf4 <tcp_update_rcv_ann_wnd+0x90>
 800dce6:	4b08      	ldr	r3, [pc, #32]	@ (800dd08 <tcp_update_rcv_ann_wnd+0xa4>)
 800dce8:	f240 32b6 	movw	r2, #950	@ 0x3b6
 800dcec:	4909      	ldr	r1, [pc, #36]	@ (800dd14 <tcp_update_rcv_ann_wnd+0xb0>)
 800dcee:	4808      	ldr	r0, [pc, #32]	@ (800dd10 <tcp_update_rcv_ann_wnd+0xac>)
 800dcf0:	f008 fdd4 	bl	801689c <iprintf>
#endif
      pcb->rcv_ann_wnd = (tcpwnd_size_t)new_rcv_ann_wnd;
 800dcf4:	68bb      	ldr	r3, [r7, #8]
 800dcf6:	b29a      	uxth	r2, r3
 800dcf8:	687b      	ldr	r3, [r7, #4]
 800dcfa:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }
    return 0;
 800dcfc:	2300      	movs	r3, #0
  }
}
 800dcfe:	4618      	mov	r0, r3
 800dd00:	3710      	adds	r7, #16
 800dd02:	46bd      	mov	sp, r7
 800dd04:	bd80      	pop	{r7, pc}
 800dd06:	bf00      	nop
 800dd08:	0801885c 	.word	0x0801885c
 800dd0c:	08018ab8 	.word	0x08018ab8
 800dd10:	080188a0 	.word	0x080188a0
 800dd14:	08018adc 	.word	0x08018adc

0800dd18 <tcp_recved>:
 * @param pcb the tcp_pcb for which data is read
 * @param len the amount of bytes that have been read by the application
 */
void
tcp_recved(struct tcp_pcb *pcb, u16_t len)
{
 800dd18:	b580      	push	{r7, lr}
 800dd1a:	b084      	sub	sp, #16
 800dd1c:	af00      	add	r7, sp, #0
 800dd1e:	6078      	str	r0, [r7, #4]
 800dd20:	460b      	mov	r3, r1
 800dd22:	807b      	strh	r3, [r7, #2]
  u32_t wnd_inflation;
  tcpwnd_size_t rcv_wnd;

  LWIP_ASSERT_CORE_LOCKED();
 800dd24:	f7f9 fc82 	bl	800762c <sys_check_core_locking>

  LWIP_ERROR("tcp_recved: invalid pcb", pcb != NULL, return);
 800dd28:	687b      	ldr	r3, [r7, #4]
 800dd2a:	2b00      	cmp	r3, #0
 800dd2c:	d107      	bne.n	800dd3e <tcp_recved+0x26>
 800dd2e:	4b1f      	ldr	r3, [pc, #124]	@ (800ddac <tcp_recved+0x94>)
 800dd30:	f240 32cf 	movw	r2, #975	@ 0x3cf
 800dd34:	491e      	ldr	r1, [pc, #120]	@ (800ddb0 <tcp_recved+0x98>)
 800dd36:	481f      	ldr	r0, [pc, #124]	@ (800ddb4 <tcp_recved+0x9c>)
 800dd38:	f008 fdb0 	bl	801689c <iprintf>
 800dd3c:	e032      	b.n	800dda4 <tcp_recved+0x8c>

  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_recved for listen-pcbs",
 800dd3e:	687b      	ldr	r3, [r7, #4]
 800dd40:	7d1b      	ldrb	r3, [r3, #20]
 800dd42:	2b01      	cmp	r3, #1
 800dd44:	d106      	bne.n	800dd54 <tcp_recved+0x3c>
 800dd46:	4b19      	ldr	r3, [pc, #100]	@ (800ddac <tcp_recved+0x94>)
 800dd48:	f240 32d2 	movw	r2, #978	@ 0x3d2
 800dd4c:	491a      	ldr	r1, [pc, #104]	@ (800ddb8 <tcp_recved+0xa0>)
 800dd4e:	4819      	ldr	r0, [pc, #100]	@ (800ddb4 <tcp_recved+0x9c>)
 800dd50:	f008 fda4 	bl	801689c <iprintf>
              pcb->state != LISTEN);

  rcv_wnd = (tcpwnd_size_t)(pcb->rcv_wnd + len);
 800dd54:	687b      	ldr	r3, [r7, #4]
 800dd56:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 800dd58:	887b      	ldrh	r3, [r7, #2]
 800dd5a:	4413      	add	r3, r2
 800dd5c:	81fb      	strh	r3, [r7, #14]
  if ((rcv_wnd > TCP_WND_MAX(pcb)) || (rcv_wnd < pcb->rcv_wnd)) {
 800dd5e:	89fb      	ldrh	r3, [r7, #14]
 800dd60:	f5b3 6f06 	cmp.w	r3, #2144	@ 0x860
 800dd64:	d804      	bhi.n	800dd70 <tcp_recved+0x58>
 800dd66:	687b      	ldr	r3, [r7, #4]
 800dd68:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800dd6a:	89fa      	ldrh	r2, [r7, #14]
 800dd6c:	429a      	cmp	r2, r3
 800dd6e:	d204      	bcs.n	800dd7a <tcp_recved+0x62>
    /* window got too big or tcpwnd_size_t overflow */
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_recved: window got too big or tcpwnd_size_t overflow\n"));
    pcb->rcv_wnd = TCP_WND_MAX(pcb);
 800dd70:	687b      	ldr	r3, [r7, #4]
 800dd72:	f44f 6206 	mov.w	r2, #2144	@ 0x860
 800dd76:	851a      	strh	r2, [r3, #40]	@ 0x28
 800dd78:	e002      	b.n	800dd80 <tcp_recved+0x68>
  } else  {
    pcb->rcv_wnd = rcv_wnd;
 800dd7a:	687b      	ldr	r3, [r7, #4]
 800dd7c:	89fa      	ldrh	r2, [r7, #14]
 800dd7e:	851a      	strh	r2, [r3, #40]	@ 0x28
  }

  wnd_inflation = tcp_update_rcv_ann_wnd(pcb);
 800dd80:	6878      	ldr	r0, [r7, #4]
 800dd82:	f7ff ff6f 	bl	800dc64 <tcp_update_rcv_ann_wnd>
 800dd86:	60b8      	str	r0, [r7, #8]

  /* If the change in the right edge of window is significant (default
   * watermark is TCP_WND/4), then send an explicit update now.
   * Otherwise wait for a packet to be sent in the normal course of
   * events (or more window to be available later) */
  if (wnd_inflation >= TCP_WND_UPDATE_THRESHOLD) {
 800dd88:	68bb      	ldr	r3, [r7, #8]
 800dd8a:	f5b3 7f06 	cmp.w	r3, #536	@ 0x218
 800dd8e:	d309      	bcc.n	800dda4 <tcp_recved+0x8c>
    tcp_ack_now(pcb);
 800dd90:	687b      	ldr	r3, [r7, #4]
 800dd92:	8b5b      	ldrh	r3, [r3, #26]
 800dd94:	f043 0302 	orr.w	r3, r3, #2
 800dd98:	b29a      	uxth	r2, r3
 800dd9a:	687b      	ldr	r3, [r7, #4]
 800dd9c:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 800dd9e:	6878      	ldr	r0, [r7, #4]
 800dda0:	f003 fe42 	bl	8011a28 <tcp_output>
  }

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_recved: received %"U16_F" bytes, wnd %"TCPWNDSIZE_F" (%"TCPWNDSIZE_F").\n",
                          len, pcb->rcv_wnd, (u16_t)(TCP_WND_MAX(pcb) - pcb->rcv_wnd)));
}
 800dda4:	3710      	adds	r7, #16
 800dda6:	46bd      	mov	sp, r7
 800dda8:	bd80      	pop	{r7, pc}
 800ddaa:	bf00      	nop
 800ddac:	0801885c 	.word	0x0801885c
 800ddb0:	08018af8 	.word	0x08018af8
 800ddb4:	080188a0 	.word	0x080188a0
 800ddb8:	08018b10 	.word	0x08018b10

0800ddbc <tcp_slowtmr>:
 *
 * Automatically called from tcp_tmr().
 */
void
tcp_slowtmr(void)
{
 800ddbc:	b5b0      	push	{r4, r5, r7, lr}
 800ddbe:	b090      	sub	sp, #64	@ 0x40
 800ddc0:	af04      	add	r7, sp, #16
  tcpwnd_size_t eff_wnd;
  u8_t pcb_remove;      /* flag if a PCB should be removed */
  u8_t pcb_reset;       /* flag if a RST should be sent when removing */
  err_t err;

  err = ERR_OK;
 800ddc2:	2300      	movs	r3, #0
 800ddc4:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25

  ++tcp_ticks;
 800ddc8:	4b95      	ldr	r3, [pc, #596]	@ (800e020 <tcp_slowtmr+0x264>)
 800ddca:	681b      	ldr	r3, [r3, #0]
 800ddcc:	3301      	adds	r3, #1
 800ddce:	4a94      	ldr	r2, [pc, #592]	@ (800e020 <tcp_slowtmr+0x264>)
 800ddd0:	6013      	str	r3, [r2, #0]
  ++tcp_timer_ctr;
 800ddd2:	4b94      	ldr	r3, [pc, #592]	@ (800e024 <tcp_slowtmr+0x268>)
 800ddd4:	781b      	ldrb	r3, [r3, #0]
 800ddd6:	3301      	adds	r3, #1
 800ddd8:	b2da      	uxtb	r2, r3
 800ddda:	4b92      	ldr	r3, [pc, #584]	@ (800e024 <tcp_slowtmr+0x268>)
 800dddc:	701a      	strb	r2, [r3, #0]
 800ddde:	e000      	b.n	800dde2 <tcp_slowtmr+0x26>
        prev->polltmr = 0;
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: polling application\n"));
        tcp_active_pcbs_changed = 0;
        TCP_EVENT_POLL(prev, err);
        if (tcp_active_pcbs_changed) {
          goto tcp_slowtmr_start;
 800dde0:	bf00      	nop
  prev = NULL;
 800dde2:	2300      	movs	r3, #0
 800dde4:	62bb      	str	r3, [r7, #40]	@ 0x28
  pcb = tcp_active_pcbs;
 800dde6:	4b90      	ldr	r3, [pc, #576]	@ (800e028 <tcp_slowtmr+0x26c>)
 800dde8:	681b      	ldr	r3, [r3, #0]
 800ddea:	62fb      	str	r3, [r7, #44]	@ 0x2c
  while (pcb != NULL) {
 800ddec:	e29d      	b.n	800e32a <tcp_slowtmr+0x56e>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != CLOSED\n", pcb->state != CLOSED);
 800ddee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ddf0:	7d1b      	ldrb	r3, [r3, #20]
 800ddf2:	2b00      	cmp	r3, #0
 800ddf4:	d106      	bne.n	800de04 <tcp_slowtmr+0x48>
 800ddf6:	4b8d      	ldr	r3, [pc, #564]	@ (800e02c <tcp_slowtmr+0x270>)
 800ddf8:	f240 42be 	movw	r2, #1214	@ 0x4be
 800ddfc:	498c      	ldr	r1, [pc, #560]	@ (800e030 <tcp_slowtmr+0x274>)
 800ddfe:	488d      	ldr	r0, [pc, #564]	@ (800e034 <tcp_slowtmr+0x278>)
 800de00:	f008 fd4c 	bl	801689c <iprintf>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != LISTEN\n", pcb->state != LISTEN);
 800de04:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800de06:	7d1b      	ldrb	r3, [r3, #20]
 800de08:	2b01      	cmp	r3, #1
 800de0a:	d106      	bne.n	800de1a <tcp_slowtmr+0x5e>
 800de0c:	4b87      	ldr	r3, [pc, #540]	@ (800e02c <tcp_slowtmr+0x270>)
 800de0e:	f240 42bf 	movw	r2, #1215	@ 0x4bf
 800de12:	4989      	ldr	r1, [pc, #548]	@ (800e038 <tcp_slowtmr+0x27c>)
 800de14:	4887      	ldr	r0, [pc, #540]	@ (800e034 <tcp_slowtmr+0x278>)
 800de16:	f008 fd41 	bl	801689c <iprintf>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != TIME-WAIT\n", pcb->state != TIME_WAIT);
 800de1a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800de1c:	7d1b      	ldrb	r3, [r3, #20]
 800de1e:	2b0a      	cmp	r3, #10
 800de20:	d106      	bne.n	800de30 <tcp_slowtmr+0x74>
 800de22:	4b82      	ldr	r3, [pc, #520]	@ (800e02c <tcp_slowtmr+0x270>)
 800de24:	f44f 6298 	mov.w	r2, #1216	@ 0x4c0
 800de28:	4984      	ldr	r1, [pc, #528]	@ (800e03c <tcp_slowtmr+0x280>)
 800de2a:	4882      	ldr	r0, [pc, #520]	@ (800e034 <tcp_slowtmr+0x278>)
 800de2c:	f008 fd36 	bl	801689c <iprintf>
    if (pcb->last_timer == tcp_timer_ctr) {
 800de30:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800de32:	7f9a      	ldrb	r2, [r3, #30]
 800de34:	4b7b      	ldr	r3, [pc, #492]	@ (800e024 <tcp_slowtmr+0x268>)
 800de36:	781b      	ldrb	r3, [r3, #0]
 800de38:	429a      	cmp	r2, r3
 800de3a:	d105      	bne.n	800de48 <tcp_slowtmr+0x8c>
      prev = pcb;
 800de3c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800de3e:	62bb      	str	r3, [r7, #40]	@ 0x28
      pcb = pcb->next;
 800de40:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800de42:	68db      	ldr	r3, [r3, #12]
 800de44:	62fb      	str	r3, [r7, #44]	@ 0x2c
      continue;
 800de46:	e270      	b.n	800e32a <tcp_slowtmr+0x56e>
    pcb->last_timer = tcp_timer_ctr;
 800de48:	4b76      	ldr	r3, [pc, #472]	@ (800e024 <tcp_slowtmr+0x268>)
 800de4a:	781a      	ldrb	r2, [r3, #0]
 800de4c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800de4e:	779a      	strb	r2, [r3, #30]
    pcb_remove = 0;
 800de50:	2300      	movs	r3, #0
 800de52:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    pcb_reset = 0;
 800de56:	2300      	movs	r3, #0
 800de58:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
    if (pcb->state == SYN_SENT && pcb->nrtx >= TCP_SYNMAXRTX) {
 800de5c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800de5e:	7d1b      	ldrb	r3, [r3, #20]
 800de60:	2b02      	cmp	r3, #2
 800de62:	d10a      	bne.n	800de7a <tcp_slowtmr+0xbe>
 800de64:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800de66:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800de6a:	2b05      	cmp	r3, #5
 800de6c:	d905      	bls.n	800de7a <tcp_slowtmr+0xbe>
      ++pcb_remove;
 800de6e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800de72:	3301      	adds	r3, #1
 800de74:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800de78:	e11e      	b.n	800e0b8 <tcp_slowtmr+0x2fc>
    } else if (pcb->nrtx >= TCP_MAXRTX) {
 800de7a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800de7c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800de80:	2b0b      	cmp	r3, #11
 800de82:	d905      	bls.n	800de90 <tcp_slowtmr+0xd4>
      ++pcb_remove;
 800de84:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800de88:	3301      	adds	r3, #1
 800de8a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800de8e:	e113      	b.n	800e0b8 <tcp_slowtmr+0x2fc>
      if (pcb->persist_backoff > 0) {
 800de90:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800de92:	f893 3099 	ldrb.w	r3, [r3, #153]	@ 0x99
 800de96:	2b00      	cmp	r3, #0
 800de98:	d075      	beq.n	800df86 <tcp_slowtmr+0x1ca>
        LWIP_ASSERT("tcp_slowtimr: persist ticking with in-flight data", pcb->unacked == NULL);
 800de9a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800de9c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800de9e:	2b00      	cmp	r3, #0
 800dea0:	d006      	beq.n	800deb0 <tcp_slowtmr+0xf4>
 800dea2:	4b62      	ldr	r3, [pc, #392]	@ (800e02c <tcp_slowtmr+0x270>)
 800dea4:	f240 42d4 	movw	r2, #1236	@ 0x4d4
 800dea8:	4965      	ldr	r1, [pc, #404]	@ (800e040 <tcp_slowtmr+0x284>)
 800deaa:	4862      	ldr	r0, [pc, #392]	@ (800e034 <tcp_slowtmr+0x278>)
 800deac:	f008 fcf6 	bl	801689c <iprintf>
        LWIP_ASSERT("tcp_slowtimr: persist ticking with empty send buffer", pcb->unsent != NULL);
 800deb0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800deb2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800deb4:	2b00      	cmp	r3, #0
 800deb6:	d106      	bne.n	800dec6 <tcp_slowtmr+0x10a>
 800deb8:	4b5c      	ldr	r3, [pc, #368]	@ (800e02c <tcp_slowtmr+0x270>)
 800deba:	f240 42d5 	movw	r2, #1237	@ 0x4d5
 800debe:	4961      	ldr	r1, [pc, #388]	@ (800e044 <tcp_slowtmr+0x288>)
 800dec0:	485c      	ldr	r0, [pc, #368]	@ (800e034 <tcp_slowtmr+0x278>)
 800dec2:	f008 fceb 	bl	801689c <iprintf>
        if (pcb->persist_probe >= TCP_MAXRTX) {
 800dec6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dec8:	f893 309a 	ldrb.w	r3, [r3, #154]	@ 0x9a
 800decc:	2b0b      	cmp	r3, #11
 800dece:	d905      	bls.n	800dedc <tcp_slowtmr+0x120>
          ++pcb_remove; /* max probes reached */
 800ded0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800ded4:	3301      	adds	r3, #1
 800ded6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800deda:	e0ed      	b.n	800e0b8 <tcp_slowtmr+0x2fc>
          u8_t backoff_cnt = tcp_persist_backoff[pcb->persist_backoff - 1];
 800dedc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dede:	f893 3099 	ldrb.w	r3, [r3, #153]	@ 0x99
 800dee2:	3b01      	subs	r3, #1
 800dee4:	4a58      	ldr	r2, [pc, #352]	@ (800e048 <tcp_slowtmr+0x28c>)
 800dee6:	5cd3      	ldrb	r3, [r2, r3]
 800dee8:	747b      	strb	r3, [r7, #17]
          if (pcb->persist_cnt < backoff_cnt) {
 800deea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800deec:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 800def0:	7c7a      	ldrb	r2, [r7, #17]
 800def2:	429a      	cmp	r2, r3
 800def4:	d907      	bls.n	800df06 <tcp_slowtmr+0x14a>
            pcb->persist_cnt++;
 800def6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800def8:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 800defc:	3301      	adds	r3, #1
 800defe:	b2da      	uxtb	r2, r3
 800df00:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800df02:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
          if (pcb->persist_cnt >= backoff_cnt) {
 800df06:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800df08:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 800df0c:	7c7a      	ldrb	r2, [r7, #17]
 800df0e:	429a      	cmp	r2, r3
 800df10:	f200 80d2 	bhi.w	800e0b8 <tcp_slowtmr+0x2fc>
            int next_slot = 1; /* increment timer to next slot */
 800df14:	2301      	movs	r3, #1
 800df16:	623b      	str	r3, [r7, #32]
            if (pcb->snd_wnd == 0) {
 800df18:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800df1a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800df1e:	2b00      	cmp	r3, #0
 800df20:	d108      	bne.n	800df34 <tcp_slowtmr+0x178>
              if (tcp_zero_window_probe(pcb) != ERR_OK) {
 800df22:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800df24:	f004 fc2a 	bl	801277c <tcp_zero_window_probe>
 800df28:	4603      	mov	r3, r0
 800df2a:	2b00      	cmp	r3, #0
 800df2c:	d014      	beq.n	800df58 <tcp_slowtmr+0x19c>
                next_slot = 0; /* try probe again with current slot */
 800df2e:	2300      	movs	r3, #0
 800df30:	623b      	str	r3, [r7, #32]
 800df32:	e011      	b.n	800df58 <tcp_slowtmr+0x19c>
              if (tcp_split_unsent_seg(pcb, (u16_t)pcb->snd_wnd) == ERR_OK) {
 800df34:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800df36:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800df3a:	4619      	mov	r1, r3
 800df3c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800df3e:	f003 faed 	bl	801151c <tcp_split_unsent_seg>
 800df42:	4603      	mov	r3, r0
 800df44:	2b00      	cmp	r3, #0
 800df46:	d107      	bne.n	800df58 <tcp_slowtmr+0x19c>
                if (tcp_output(pcb) == ERR_OK) {
 800df48:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800df4a:	f003 fd6d 	bl	8011a28 <tcp_output>
 800df4e:	4603      	mov	r3, r0
 800df50:	2b00      	cmp	r3, #0
 800df52:	d101      	bne.n	800df58 <tcp_slowtmr+0x19c>
                  next_slot = 0;
 800df54:	2300      	movs	r3, #0
 800df56:	623b      	str	r3, [r7, #32]
            if (next_slot) {
 800df58:	6a3b      	ldr	r3, [r7, #32]
 800df5a:	2b00      	cmp	r3, #0
 800df5c:	f000 80ac 	beq.w	800e0b8 <tcp_slowtmr+0x2fc>
              pcb->persist_cnt = 0;
 800df60:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800df62:	2200      	movs	r2, #0
 800df64:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
              if (pcb->persist_backoff < sizeof(tcp_persist_backoff)) {
 800df68:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800df6a:	f893 3099 	ldrb.w	r3, [r3, #153]	@ 0x99
 800df6e:	2b06      	cmp	r3, #6
 800df70:	f200 80a2 	bhi.w	800e0b8 <tcp_slowtmr+0x2fc>
                pcb->persist_backoff++;
 800df74:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800df76:	f893 3099 	ldrb.w	r3, [r3, #153]	@ 0x99
 800df7a:	3301      	adds	r3, #1
 800df7c:	b2da      	uxtb	r2, r3
 800df7e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800df80:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99
 800df84:	e098      	b.n	800e0b8 <tcp_slowtmr+0x2fc>
        if ((pcb->rtime >= 0) && (pcb->rtime < 0x7FFF)) {
 800df86:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800df88:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 800df8c:	2b00      	cmp	r3, #0
 800df8e:	db0f      	blt.n	800dfb0 <tcp_slowtmr+0x1f4>
 800df90:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800df92:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 800df96:	f647 72ff 	movw	r2, #32767	@ 0x7fff
 800df9a:	4293      	cmp	r3, r2
 800df9c:	d008      	beq.n	800dfb0 <tcp_slowtmr+0x1f4>
          ++pcb->rtime;
 800df9e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dfa0:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 800dfa4:	b29b      	uxth	r3, r3
 800dfa6:	3301      	adds	r3, #1
 800dfa8:	b29b      	uxth	r3, r3
 800dfaa:	b21a      	sxth	r2, r3
 800dfac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dfae:	861a      	strh	r2, [r3, #48]	@ 0x30
        if (pcb->rtime >= pcb->rto) {
 800dfb0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dfb2:	f9b3 2030 	ldrsh.w	r2, [r3, #48]	@ 0x30
 800dfb6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dfb8:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	@ 0x40
 800dfbc:	429a      	cmp	r2, r3
 800dfbe:	db7b      	blt.n	800e0b8 <tcp_slowtmr+0x2fc>
          if ((tcp_rexmit_rto_prepare(pcb) == ERR_OK) || ((pcb->unacked == NULL) && (pcb->unsent != NULL))) {
 800dfc0:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800dfc2:	f004 f827 	bl	8012014 <tcp_rexmit_rto_prepare>
 800dfc6:	4603      	mov	r3, r0
 800dfc8:	2b00      	cmp	r3, #0
 800dfca:	d007      	beq.n	800dfdc <tcp_slowtmr+0x220>
 800dfcc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dfce:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800dfd0:	2b00      	cmp	r3, #0
 800dfd2:	d171      	bne.n	800e0b8 <tcp_slowtmr+0x2fc>
 800dfd4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dfd6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800dfd8:	2b00      	cmp	r3, #0
 800dfda:	d06d      	beq.n	800e0b8 <tcp_slowtmr+0x2fc>
            if (pcb->state != SYN_SENT) {
 800dfdc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dfde:	7d1b      	ldrb	r3, [r3, #20]
 800dfe0:	2b02      	cmp	r3, #2
 800dfe2:	d03a      	beq.n	800e05a <tcp_slowtmr+0x29e>
              u8_t backoff_idx = LWIP_MIN(pcb->nrtx, sizeof(tcp_backoff) - 1);
 800dfe4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dfe6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800dfea:	2b0c      	cmp	r3, #12
 800dfec:	bf28      	it	cs
 800dfee:	230c      	movcs	r3, #12
 800dff0:	76fb      	strb	r3, [r7, #27]
              int calc_rto = ((pcb->sa >> 3) + pcb->sv) << tcp_backoff[backoff_idx];
 800dff2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dff4:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	@ 0x3c
 800dff8:	10db      	asrs	r3, r3, #3
 800dffa:	b21b      	sxth	r3, r3
 800dffc:	461a      	mov	r2, r3
 800dffe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e000:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	@ 0x3e
 800e004:	4413      	add	r3, r2
 800e006:	7efa      	ldrb	r2, [r7, #27]
 800e008:	4910      	ldr	r1, [pc, #64]	@ (800e04c <tcp_slowtmr+0x290>)
 800e00a:	5c8a      	ldrb	r2, [r1, r2]
 800e00c:	4093      	lsls	r3, r2
 800e00e:	617b      	str	r3, [r7, #20]
              pcb->rto = (s16_t)LWIP_MIN(calc_rto, 0x7FFF);
 800e010:	697b      	ldr	r3, [r7, #20]
 800e012:	f647 72fe 	movw	r2, #32766	@ 0x7ffe
 800e016:	4293      	cmp	r3, r2
 800e018:	dc1a      	bgt.n	800e050 <tcp_slowtmr+0x294>
 800e01a:	697b      	ldr	r3, [r7, #20]
 800e01c:	b21a      	sxth	r2, r3
 800e01e:	e019      	b.n	800e054 <tcp_slowtmr+0x298>
 800e020:	24007df8 	.word	0x24007df8
 800e024:	24007e0e 	.word	0x24007e0e
 800e028:	24007e04 	.word	0x24007e04
 800e02c:	0801885c 	.word	0x0801885c
 800e030:	08018ba0 	.word	0x08018ba0
 800e034:	080188a0 	.word	0x080188a0
 800e038:	08018bcc 	.word	0x08018bcc
 800e03c:	08018bf8 	.word	0x08018bf8
 800e040:	08018c28 	.word	0x08018c28
 800e044:	08018c5c 	.word	0x08018c5c
 800e048:	0801aa70 	.word	0x0801aa70
 800e04c:	0801aa60 	.word	0x0801aa60
 800e050:	f647 72ff 	movw	r2, #32767	@ 0x7fff
 800e054:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e056:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
            pcb->rtime = 0;
 800e05a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e05c:	2200      	movs	r2, #0
 800e05e:	861a      	strh	r2, [r3, #48]	@ 0x30
            eff_wnd = LWIP_MIN(pcb->cwnd, pcb->snd_wnd);
 800e060:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e062:	f8b3 2060 	ldrh.w	r2, [r3, #96]	@ 0x60
 800e066:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e068:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 800e06c:	4293      	cmp	r3, r2
 800e06e:	bf28      	it	cs
 800e070:	4613      	movcs	r3, r2
 800e072:	827b      	strh	r3, [r7, #18]
            pcb->ssthresh = eff_wnd >> 1;
 800e074:	8a7b      	ldrh	r3, [r7, #18]
 800e076:	085b      	lsrs	r3, r3, #1
 800e078:	b29a      	uxth	r2, r3
 800e07a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e07c:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a
            if (pcb->ssthresh < (tcpwnd_size_t)(pcb->mss << 1)) {
 800e080:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e082:	f8b3 204a 	ldrh.w	r2, [r3, #74]	@ 0x4a
 800e086:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e088:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800e08a:	005b      	lsls	r3, r3, #1
 800e08c:	b29b      	uxth	r3, r3
 800e08e:	429a      	cmp	r2, r3
 800e090:	d206      	bcs.n	800e0a0 <tcp_slowtmr+0x2e4>
              pcb->ssthresh = (tcpwnd_size_t)(pcb->mss << 1);
 800e092:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e094:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800e096:	005b      	lsls	r3, r3, #1
 800e098:	b29a      	uxth	r2, r3
 800e09a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e09c:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a
            pcb->cwnd = pcb->mss;
 800e0a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e0a2:	8e5a      	ldrh	r2, [r3, #50]	@ 0x32
 800e0a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e0a6:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
            pcb->bytes_acked = 0;
 800e0aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e0ac:	2200      	movs	r2, #0
 800e0ae:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
            tcp_rexmit_rto_commit(pcb);
 800e0b2:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800e0b4:	f004 f81e 	bl	80120f4 <tcp_rexmit_rto_commit>
    if (pcb->state == FIN_WAIT_2) {
 800e0b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e0ba:	7d1b      	ldrb	r3, [r3, #20]
 800e0bc:	2b06      	cmp	r3, #6
 800e0be:	d111      	bne.n	800e0e4 <tcp_slowtmr+0x328>
      if (pcb->flags & TF_RXCLOSED) {
 800e0c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e0c2:	8b5b      	ldrh	r3, [r3, #26]
 800e0c4:	f003 0310 	and.w	r3, r3, #16
 800e0c8:	2b00      	cmp	r3, #0
 800e0ca:	d00b      	beq.n	800e0e4 <tcp_slowtmr+0x328>
        if ((u32_t)(tcp_ticks - pcb->tmr) >
 800e0cc:	4b9c      	ldr	r3, [pc, #624]	@ (800e340 <tcp_slowtmr+0x584>)
 800e0ce:	681a      	ldr	r2, [r3, #0]
 800e0d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e0d2:	6a1b      	ldr	r3, [r3, #32]
 800e0d4:	1ad3      	subs	r3, r2, r3
 800e0d6:	2b28      	cmp	r3, #40	@ 0x28
 800e0d8:	d904      	bls.n	800e0e4 <tcp_slowtmr+0x328>
          ++pcb_remove;
 800e0da:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800e0de:	3301      	adds	r3, #1
 800e0e0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (ip_get_option(pcb, SOF_KEEPALIVE) &&
 800e0e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e0e6:	7a5b      	ldrb	r3, [r3, #9]
 800e0e8:	f003 0308 	and.w	r3, r3, #8
 800e0ec:	2b00      	cmp	r3, #0
 800e0ee:	d04a      	beq.n	800e186 <tcp_slowtmr+0x3ca>
        ((pcb->state == ESTABLISHED) ||
 800e0f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e0f2:	7d1b      	ldrb	r3, [r3, #20]
    if (ip_get_option(pcb, SOF_KEEPALIVE) &&
 800e0f4:	2b04      	cmp	r3, #4
 800e0f6:	d003      	beq.n	800e100 <tcp_slowtmr+0x344>
         (pcb->state == CLOSE_WAIT))) {
 800e0f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e0fa:	7d1b      	ldrb	r3, [r3, #20]
        ((pcb->state == ESTABLISHED) ||
 800e0fc:	2b07      	cmp	r3, #7
 800e0fe:	d142      	bne.n	800e186 <tcp_slowtmr+0x3ca>
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 800e100:	4b8f      	ldr	r3, [pc, #572]	@ (800e340 <tcp_slowtmr+0x584>)
 800e102:	681a      	ldr	r2, [r3, #0]
 800e104:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e106:	6a1b      	ldr	r3, [r3, #32]
 800e108:	1ad2      	subs	r2, r2, r3
          (pcb->keep_idle + TCP_KEEP_DUR(pcb)) / TCP_SLOW_INTERVAL) {
 800e10a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e10c:	f8d3 1094 	ldr.w	r1, [r3, #148]	@ 0x94
 800e110:	4b8c      	ldr	r3, [pc, #560]	@ (800e344 <tcp_slowtmr+0x588>)
 800e112:	440b      	add	r3, r1
 800e114:	498c      	ldr	r1, [pc, #560]	@ (800e348 <tcp_slowtmr+0x58c>)
 800e116:	fba1 1303 	umull	r1, r3, r1, r3
 800e11a:	095b      	lsrs	r3, r3, #5
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 800e11c:	429a      	cmp	r2, r3
 800e11e:	d90a      	bls.n	800e136 <tcp_slowtmr+0x37a>
        ++pcb_remove;
 800e120:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800e124:	3301      	adds	r3, #1
 800e126:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        ++pcb_reset;
 800e12a:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800e12e:	3301      	adds	r3, #1
 800e130:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 800e134:	e027      	b.n	800e186 <tcp_slowtmr+0x3ca>
      } else if ((u32_t)(tcp_ticks - pcb->tmr) >
 800e136:	4b82      	ldr	r3, [pc, #520]	@ (800e340 <tcp_slowtmr+0x584>)
 800e138:	681a      	ldr	r2, [r3, #0]
 800e13a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e13c:	6a1b      	ldr	r3, [r3, #32]
 800e13e:	1ad2      	subs	r2, r2, r3
                 (pcb->keep_idle + pcb->keep_cnt_sent * TCP_KEEP_INTVL(pcb))
 800e140:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e142:	f8d3 1094 	ldr.w	r1, [r3, #148]	@ 0x94
 800e146:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e148:	f893 309b 	ldrb.w	r3, [r3, #155]	@ 0x9b
 800e14c:	4618      	mov	r0, r3
 800e14e:	4b7f      	ldr	r3, [pc, #508]	@ (800e34c <tcp_slowtmr+0x590>)
 800e150:	fb00 f303 	mul.w	r3, r0, r3
 800e154:	440b      	add	r3, r1
                 / TCP_SLOW_INTERVAL) {
 800e156:	497c      	ldr	r1, [pc, #496]	@ (800e348 <tcp_slowtmr+0x58c>)
 800e158:	fba1 1303 	umull	r1, r3, r1, r3
 800e15c:	095b      	lsrs	r3, r3, #5
      } else if ((u32_t)(tcp_ticks - pcb->tmr) >
 800e15e:	429a      	cmp	r2, r3
 800e160:	d911      	bls.n	800e186 <tcp_slowtmr+0x3ca>
        err = tcp_keepalive(pcb);
 800e162:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800e164:	f004 faca 	bl	80126fc <tcp_keepalive>
 800e168:	4603      	mov	r3, r0
 800e16a:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
        if (err == ERR_OK) {
 800e16e:	f997 3025 	ldrsb.w	r3, [r7, #37]	@ 0x25
 800e172:	2b00      	cmp	r3, #0
 800e174:	d107      	bne.n	800e186 <tcp_slowtmr+0x3ca>
          pcb->keep_cnt_sent++;
 800e176:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e178:	f893 309b 	ldrb.w	r3, [r3, #155]	@ 0x9b
 800e17c:	3301      	adds	r3, #1
 800e17e:	b2da      	uxtb	r2, r3
 800e180:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e182:	f883 209b 	strb.w	r2, [r3, #155]	@ 0x9b
    if (pcb->ooseq != NULL &&
 800e186:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e188:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800e18a:	2b00      	cmp	r3, #0
 800e18c:	d011      	beq.n	800e1b2 <tcp_slowtmr+0x3f6>
        (tcp_ticks - pcb->tmr >= (u32_t)pcb->rto * TCP_OOSEQ_TIMEOUT)) {
 800e18e:	4b6c      	ldr	r3, [pc, #432]	@ (800e340 <tcp_slowtmr+0x584>)
 800e190:	681a      	ldr	r2, [r3, #0]
 800e192:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e194:	6a1b      	ldr	r3, [r3, #32]
 800e196:	1ad2      	subs	r2, r2, r3
 800e198:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e19a:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	@ 0x40
 800e19e:	4619      	mov	r1, r3
 800e1a0:	460b      	mov	r3, r1
 800e1a2:	005b      	lsls	r3, r3, #1
 800e1a4:	440b      	add	r3, r1
 800e1a6:	005b      	lsls	r3, r3, #1
    if (pcb->ooseq != NULL &&
 800e1a8:	429a      	cmp	r2, r3
 800e1aa:	d302      	bcc.n	800e1b2 <tcp_slowtmr+0x3f6>
      tcp_free_ooseq(pcb);
 800e1ac:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800e1ae:	f000 fddf 	bl	800ed70 <tcp_free_ooseq>
    if (pcb->state == SYN_RCVD) {
 800e1b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e1b4:	7d1b      	ldrb	r3, [r3, #20]
 800e1b6:	2b03      	cmp	r3, #3
 800e1b8:	d10b      	bne.n	800e1d2 <tcp_slowtmr+0x416>
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 800e1ba:	4b61      	ldr	r3, [pc, #388]	@ (800e340 <tcp_slowtmr+0x584>)
 800e1bc:	681a      	ldr	r2, [r3, #0]
 800e1be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e1c0:	6a1b      	ldr	r3, [r3, #32]
 800e1c2:	1ad3      	subs	r3, r2, r3
 800e1c4:	2b28      	cmp	r3, #40	@ 0x28
 800e1c6:	d904      	bls.n	800e1d2 <tcp_slowtmr+0x416>
        ++pcb_remove;
 800e1c8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800e1cc:	3301      	adds	r3, #1
 800e1ce:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (pcb->state == LAST_ACK) {
 800e1d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e1d4:	7d1b      	ldrb	r3, [r3, #20]
 800e1d6:	2b09      	cmp	r3, #9
 800e1d8:	d10b      	bne.n	800e1f2 <tcp_slowtmr+0x436>
      if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 800e1da:	4b59      	ldr	r3, [pc, #356]	@ (800e340 <tcp_slowtmr+0x584>)
 800e1dc:	681a      	ldr	r2, [r3, #0]
 800e1de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e1e0:	6a1b      	ldr	r3, [r3, #32]
 800e1e2:	1ad3      	subs	r3, r2, r3
 800e1e4:	2bf0      	cmp	r3, #240	@ 0xf0
 800e1e6:	d904      	bls.n	800e1f2 <tcp_slowtmr+0x436>
        ++pcb_remove;
 800e1e8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800e1ec:	3301      	adds	r3, #1
 800e1ee:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (pcb_remove) {
 800e1f2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800e1f6:	2b00      	cmp	r3, #0
 800e1f8:	d060      	beq.n	800e2bc <tcp_slowtmr+0x500>
      tcp_err_fn err_fn = pcb->errf;
 800e1fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e1fc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e200:	60fb      	str	r3, [r7, #12]
      tcp_pcb_purge(pcb);
 800e202:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800e204:	f000 fc00 	bl	800ea08 <tcp_pcb_purge>
      if (prev != NULL) {
 800e208:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e20a:	2b00      	cmp	r3, #0
 800e20c:	d010      	beq.n	800e230 <tcp_slowtmr+0x474>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_active_pcbs", pcb != tcp_active_pcbs);
 800e20e:	4b50      	ldr	r3, [pc, #320]	@ (800e350 <tcp_slowtmr+0x594>)
 800e210:	681b      	ldr	r3, [r3, #0]
 800e212:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800e214:	429a      	cmp	r2, r3
 800e216:	d106      	bne.n	800e226 <tcp_slowtmr+0x46a>
 800e218:	4b4e      	ldr	r3, [pc, #312]	@ (800e354 <tcp_slowtmr+0x598>)
 800e21a:	f240 526d 	movw	r2, #1389	@ 0x56d
 800e21e:	494e      	ldr	r1, [pc, #312]	@ (800e358 <tcp_slowtmr+0x59c>)
 800e220:	484e      	ldr	r0, [pc, #312]	@ (800e35c <tcp_slowtmr+0x5a0>)
 800e222:	f008 fb3b 	bl	801689c <iprintf>
        prev->next = pcb->next;
 800e226:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e228:	68da      	ldr	r2, [r3, #12]
 800e22a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e22c:	60da      	str	r2, [r3, #12]
 800e22e:	e00f      	b.n	800e250 <tcp_slowtmr+0x494>
        LWIP_ASSERT("tcp_slowtmr: first pcb == tcp_active_pcbs", tcp_active_pcbs == pcb);
 800e230:	4b47      	ldr	r3, [pc, #284]	@ (800e350 <tcp_slowtmr+0x594>)
 800e232:	681b      	ldr	r3, [r3, #0]
 800e234:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800e236:	429a      	cmp	r2, r3
 800e238:	d006      	beq.n	800e248 <tcp_slowtmr+0x48c>
 800e23a:	4b46      	ldr	r3, [pc, #280]	@ (800e354 <tcp_slowtmr+0x598>)
 800e23c:	f240 5271 	movw	r2, #1393	@ 0x571
 800e240:	4947      	ldr	r1, [pc, #284]	@ (800e360 <tcp_slowtmr+0x5a4>)
 800e242:	4846      	ldr	r0, [pc, #280]	@ (800e35c <tcp_slowtmr+0x5a0>)
 800e244:	f008 fb2a 	bl	801689c <iprintf>
        tcp_active_pcbs = pcb->next;
 800e248:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e24a:	68db      	ldr	r3, [r3, #12]
 800e24c:	4a40      	ldr	r2, [pc, #256]	@ (800e350 <tcp_slowtmr+0x594>)
 800e24e:	6013      	str	r3, [r2, #0]
      if (pcb_reset) {
 800e250:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800e254:	2b00      	cmp	r3, #0
 800e256:	d013      	beq.n	800e280 <tcp_slowtmr+0x4c4>
        tcp_rst(pcb, pcb->snd_nxt, pcb->rcv_nxt, &pcb->local_ip, &pcb->remote_ip,
 800e258:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e25a:	6d18      	ldr	r0, [r3, #80]	@ 0x50
 800e25c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e25e:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 800e260:	6afd      	ldr	r5, [r7, #44]	@ 0x2c
 800e262:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e264:	3304      	adds	r3, #4
 800e266:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800e268:	8ad2      	ldrh	r2, [r2, #22]
 800e26a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800e26c:	8b09      	ldrh	r1, [r1, #24]
 800e26e:	9102      	str	r1, [sp, #8]
 800e270:	9201      	str	r2, [sp, #4]
 800e272:	9300      	str	r3, [sp, #0]
 800e274:	462b      	mov	r3, r5
 800e276:	4622      	mov	r2, r4
 800e278:	4601      	mov	r1, r0
 800e27a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800e27c:	f004 f98a 	bl	8012594 <tcp_rst>
      err_arg = pcb->callback_arg;
 800e280:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e282:	691b      	ldr	r3, [r3, #16]
 800e284:	60bb      	str	r3, [r7, #8]
      last_state = pcb->state;
 800e286:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e288:	7d1b      	ldrb	r3, [r3, #20]
 800e28a:	71fb      	strb	r3, [r7, #7]
      pcb2 = pcb;
 800e28c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e28e:	603b      	str	r3, [r7, #0]
      pcb = pcb->next;
 800e290:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e292:	68db      	ldr	r3, [r3, #12]
 800e294:	62fb      	str	r3, [r7, #44]	@ 0x2c
      tcp_free(pcb2);
 800e296:	6838      	ldr	r0, [r7, #0]
 800e298:	f7ff f9ec 	bl	800d674 <tcp_free>
      tcp_active_pcbs_changed = 0;
 800e29c:	4b31      	ldr	r3, [pc, #196]	@ (800e364 <tcp_slowtmr+0x5a8>)
 800e29e:	2200      	movs	r2, #0
 800e2a0:	701a      	strb	r2, [r3, #0]
      TCP_EVENT_ERR(last_state, err_fn, err_arg, ERR_ABRT);
 800e2a2:	68fb      	ldr	r3, [r7, #12]
 800e2a4:	2b00      	cmp	r3, #0
 800e2a6:	d004      	beq.n	800e2b2 <tcp_slowtmr+0x4f6>
 800e2a8:	68fb      	ldr	r3, [r7, #12]
 800e2aa:	f06f 010c 	mvn.w	r1, #12
 800e2ae:	68b8      	ldr	r0, [r7, #8]
 800e2b0:	4798      	blx	r3
      if (tcp_active_pcbs_changed) {
 800e2b2:	4b2c      	ldr	r3, [pc, #176]	@ (800e364 <tcp_slowtmr+0x5a8>)
 800e2b4:	781b      	ldrb	r3, [r3, #0]
 800e2b6:	2b00      	cmp	r3, #0
 800e2b8:	d037      	beq.n	800e32a <tcp_slowtmr+0x56e>
        goto tcp_slowtmr_start;
 800e2ba:	e592      	b.n	800dde2 <tcp_slowtmr+0x26>
      prev = pcb;
 800e2bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e2be:	62bb      	str	r3, [r7, #40]	@ 0x28
      pcb = pcb->next;
 800e2c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e2c2:	68db      	ldr	r3, [r3, #12]
 800e2c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
      ++prev->polltmr;
 800e2c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e2c8:	7f1b      	ldrb	r3, [r3, #28]
 800e2ca:	3301      	adds	r3, #1
 800e2cc:	b2da      	uxtb	r2, r3
 800e2ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e2d0:	771a      	strb	r2, [r3, #28]
      if (prev->polltmr >= prev->pollinterval) {
 800e2d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e2d4:	7f1a      	ldrb	r2, [r3, #28]
 800e2d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e2d8:	7f5b      	ldrb	r3, [r3, #29]
 800e2da:	429a      	cmp	r2, r3
 800e2dc:	d325      	bcc.n	800e32a <tcp_slowtmr+0x56e>
        prev->polltmr = 0;
 800e2de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e2e0:	2200      	movs	r2, #0
 800e2e2:	771a      	strb	r2, [r3, #28]
        tcp_active_pcbs_changed = 0;
 800e2e4:	4b1f      	ldr	r3, [pc, #124]	@ (800e364 <tcp_slowtmr+0x5a8>)
 800e2e6:	2200      	movs	r2, #0
 800e2e8:	701a      	strb	r2, [r3, #0]
        TCP_EVENT_POLL(prev, err);
 800e2ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e2ec:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800e2f0:	2b00      	cmp	r3, #0
 800e2f2:	d00b      	beq.n	800e30c <tcp_slowtmr+0x550>
 800e2f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e2f6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800e2fa:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800e2fc:	6912      	ldr	r2, [r2, #16]
 800e2fe:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800e300:	4610      	mov	r0, r2
 800e302:	4798      	blx	r3
 800e304:	4603      	mov	r3, r0
 800e306:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 800e30a:	e002      	b.n	800e312 <tcp_slowtmr+0x556>
 800e30c:	2300      	movs	r3, #0
 800e30e:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
        if (tcp_active_pcbs_changed) {
 800e312:	4b14      	ldr	r3, [pc, #80]	@ (800e364 <tcp_slowtmr+0x5a8>)
 800e314:	781b      	ldrb	r3, [r3, #0]
 800e316:	2b00      	cmp	r3, #0
 800e318:	f47f ad62 	bne.w	800dde0 <tcp_slowtmr+0x24>
        }
        /* if err == ERR_ABRT, 'prev' is already deallocated */
        if (err == ERR_OK) {
 800e31c:	f997 3025 	ldrsb.w	r3, [r7, #37]	@ 0x25
 800e320:	2b00      	cmp	r3, #0
 800e322:	d102      	bne.n	800e32a <tcp_slowtmr+0x56e>
          tcp_output(prev);
 800e324:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800e326:	f003 fb7f 	bl	8011a28 <tcp_output>
  while (pcb != NULL) {
 800e32a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e32c:	2b00      	cmp	r3, #0
 800e32e:	f47f ad5e 	bne.w	800ddee <tcp_slowtmr+0x32>
    }
  }


  /* Steps through all of the TIME-WAIT PCBs. */
  prev = NULL;
 800e332:	2300      	movs	r3, #0
 800e334:	62bb      	str	r3, [r7, #40]	@ 0x28
  pcb = tcp_tw_pcbs;
 800e336:	4b0c      	ldr	r3, [pc, #48]	@ (800e368 <tcp_slowtmr+0x5ac>)
 800e338:	681b      	ldr	r3, [r3, #0]
 800e33a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  while (pcb != NULL) {
 800e33c:	e069      	b.n	800e412 <tcp_slowtmr+0x656>
 800e33e:	bf00      	nop
 800e340:	24007df8 	.word	0x24007df8
 800e344:	000a4cb8 	.word	0x000a4cb8
 800e348:	10624dd3 	.word	0x10624dd3
 800e34c:	000124f8 	.word	0x000124f8
 800e350:	24007e04 	.word	0x24007e04
 800e354:	0801885c 	.word	0x0801885c
 800e358:	08018c94 	.word	0x08018c94
 800e35c:	080188a0 	.word	0x080188a0
 800e360:	08018cc0 	.word	0x08018cc0
 800e364:	24007e0c 	.word	0x24007e0c
 800e368:	24007e08 	.word	0x24007e08
    LWIP_ASSERT("tcp_slowtmr: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 800e36c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e36e:	7d1b      	ldrb	r3, [r3, #20]
 800e370:	2b0a      	cmp	r3, #10
 800e372:	d006      	beq.n	800e382 <tcp_slowtmr+0x5c6>
 800e374:	4b2b      	ldr	r3, [pc, #172]	@ (800e424 <tcp_slowtmr+0x668>)
 800e376:	f240 52a1 	movw	r2, #1441	@ 0x5a1
 800e37a:	492b      	ldr	r1, [pc, #172]	@ (800e428 <tcp_slowtmr+0x66c>)
 800e37c:	482b      	ldr	r0, [pc, #172]	@ (800e42c <tcp_slowtmr+0x670>)
 800e37e:	f008 fa8d 	bl	801689c <iprintf>
    pcb_remove = 0;
 800e382:	2300      	movs	r3, #0
 800e384:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

    /* Check if this PCB has stayed long enough in TIME-WAIT */
    if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 800e388:	4b29      	ldr	r3, [pc, #164]	@ (800e430 <tcp_slowtmr+0x674>)
 800e38a:	681a      	ldr	r2, [r3, #0]
 800e38c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e38e:	6a1b      	ldr	r3, [r3, #32]
 800e390:	1ad3      	subs	r3, r2, r3
 800e392:	2bf0      	cmp	r3, #240	@ 0xf0
 800e394:	d904      	bls.n	800e3a0 <tcp_slowtmr+0x5e4>
      ++pcb_remove;
 800e396:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800e39a:	3301      	adds	r3, #1
 800e39c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }

    /* If the PCB should be removed, do it. */
    if (pcb_remove) {
 800e3a0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800e3a4:	2b00      	cmp	r3, #0
 800e3a6:	d02f      	beq.n	800e408 <tcp_slowtmr+0x64c>
      struct tcp_pcb *pcb2;
      tcp_pcb_purge(pcb);
 800e3a8:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800e3aa:	f000 fb2d 	bl	800ea08 <tcp_pcb_purge>
      /* Remove PCB from tcp_tw_pcbs list. */
      if (prev != NULL) {
 800e3ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e3b0:	2b00      	cmp	r3, #0
 800e3b2:	d010      	beq.n	800e3d6 <tcp_slowtmr+0x61a>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_tw_pcbs", pcb != tcp_tw_pcbs);
 800e3b4:	4b1f      	ldr	r3, [pc, #124]	@ (800e434 <tcp_slowtmr+0x678>)
 800e3b6:	681b      	ldr	r3, [r3, #0]
 800e3b8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800e3ba:	429a      	cmp	r2, r3
 800e3bc:	d106      	bne.n	800e3cc <tcp_slowtmr+0x610>
 800e3be:	4b19      	ldr	r3, [pc, #100]	@ (800e424 <tcp_slowtmr+0x668>)
 800e3c0:	f240 52af 	movw	r2, #1455	@ 0x5af
 800e3c4:	491c      	ldr	r1, [pc, #112]	@ (800e438 <tcp_slowtmr+0x67c>)
 800e3c6:	4819      	ldr	r0, [pc, #100]	@ (800e42c <tcp_slowtmr+0x670>)
 800e3c8:	f008 fa68 	bl	801689c <iprintf>
        prev->next = pcb->next;
 800e3cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e3ce:	68da      	ldr	r2, [r3, #12]
 800e3d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e3d2:	60da      	str	r2, [r3, #12]
 800e3d4:	e00f      	b.n	800e3f6 <tcp_slowtmr+0x63a>
      } else {
        /* This PCB was the first. */
        LWIP_ASSERT("tcp_slowtmr: first pcb == tcp_tw_pcbs", tcp_tw_pcbs == pcb);
 800e3d6:	4b17      	ldr	r3, [pc, #92]	@ (800e434 <tcp_slowtmr+0x678>)
 800e3d8:	681b      	ldr	r3, [r3, #0]
 800e3da:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800e3dc:	429a      	cmp	r2, r3
 800e3de:	d006      	beq.n	800e3ee <tcp_slowtmr+0x632>
 800e3e0:	4b10      	ldr	r3, [pc, #64]	@ (800e424 <tcp_slowtmr+0x668>)
 800e3e2:	f240 52b3 	movw	r2, #1459	@ 0x5b3
 800e3e6:	4915      	ldr	r1, [pc, #84]	@ (800e43c <tcp_slowtmr+0x680>)
 800e3e8:	4810      	ldr	r0, [pc, #64]	@ (800e42c <tcp_slowtmr+0x670>)
 800e3ea:	f008 fa57 	bl	801689c <iprintf>
        tcp_tw_pcbs = pcb->next;
 800e3ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e3f0:	68db      	ldr	r3, [r3, #12]
 800e3f2:	4a10      	ldr	r2, [pc, #64]	@ (800e434 <tcp_slowtmr+0x678>)
 800e3f4:	6013      	str	r3, [r2, #0]
      }
      pcb2 = pcb;
 800e3f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e3f8:	61fb      	str	r3, [r7, #28]
      pcb = pcb->next;
 800e3fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e3fc:	68db      	ldr	r3, [r3, #12]
 800e3fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
      tcp_free(pcb2);
 800e400:	69f8      	ldr	r0, [r7, #28]
 800e402:	f7ff f937 	bl	800d674 <tcp_free>
 800e406:	e004      	b.n	800e412 <tcp_slowtmr+0x656>
    } else {
      prev = pcb;
 800e408:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e40a:	62bb      	str	r3, [r7, #40]	@ 0x28
      pcb = pcb->next;
 800e40c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e40e:	68db      	ldr	r3, [r3, #12]
 800e410:	62fb      	str	r3, [r7, #44]	@ 0x2c
  while (pcb != NULL) {
 800e412:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e414:	2b00      	cmp	r3, #0
 800e416:	d1a9      	bne.n	800e36c <tcp_slowtmr+0x5b0>
    }
  }
}
 800e418:	bf00      	nop
 800e41a:	bf00      	nop
 800e41c:	3730      	adds	r7, #48	@ 0x30
 800e41e:	46bd      	mov	sp, r7
 800e420:	bdb0      	pop	{r4, r5, r7, pc}
 800e422:	bf00      	nop
 800e424:	0801885c 	.word	0x0801885c
 800e428:	08018cec 	.word	0x08018cec
 800e42c:	080188a0 	.word	0x080188a0
 800e430:	24007df8 	.word	0x24007df8
 800e434:	24007e08 	.word	0x24007e08
 800e438:	08018d1c 	.word	0x08018d1c
 800e43c:	08018d44 	.word	0x08018d44

0800e440 <tcp_fasttmr>:
 *
 * Automatically called from tcp_tmr().
 */
void
tcp_fasttmr(void)
{
 800e440:	b580      	push	{r7, lr}
 800e442:	b082      	sub	sp, #8
 800e444:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb;

  ++tcp_timer_ctr;
 800e446:	4b2d      	ldr	r3, [pc, #180]	@ (800e4fc <tcp_fasttmr+0xbc>)
 800e448:	781b      	ldrb	r3, [r3, #0]
 800e44a:	3301      	adds	r3, #1
 800e44c:	b2da      	uxtb	r2, r3
 800e44e:	4b2b      	ldr	r3, [pc, #172]	@ (800e4fc <tcp_fasttmr+0xbc>)
 800e450:	701a      	strb	r2, [r3, #0]

tcp_fasttmr_start:
  pcb = tcp_active_pcbs;
 800e452:	4b2b      	ldr	r3, [pc, #172]	@ (800e500 <tcp_fasttmr+0xc0>)
 800e454:	681b      	ldr	r3, [r3, #0]
 800e456:	607b      	str	r3, [r7, #4]

  while (pcb != NULL) {
 800e458:	e048      	b.n	800e4ec <tcp_fasttmr+0xac>
    if (pcb->last_timer != tcp_timer_ctr) {
 800e45a:	687b      	ldr	r3, [r7, #4]
 800e45c:	7f9a      	ldrb	r2, [r3, #30]
 800e45e:	4b27      	ldr	r3, [pc, #156]	@ (800e4fc <tcp_fasttmr+0xbc>)
 800e460:	781b      	ldrb	r3, [r3, #0]
 800e462:	429a      	cmp	r2, r3
 800e464:	d03f      	beq.n	800e4e6 <tcp_fasttmr+0xa6>
      struct tcp_pcb *next;
      pcb->last_timer = tcp_timer_ctr;
 800e466:	4b25      	ldr	r3, [pc, #148]	@ (800e4fc <tcp_fasttmr+0xbc>)
 800e468:	781a      	ldrb	r2, [r3, #0]
 800e46a:	687b      	ldr	r3, [r7, #4]
 800e46c:	779a      	strb	r2, [r3, #30]
      /* send delayed ACKs */
      if (pcb->flags & TF_ACK_DELAY) {
 800e46e:	687b      	ldr	r3, [r7, #4]
 800e470:	8b5b      	ldrh	r3, [r3, #26]
 800e472:	f003 0301 	and.w	r3, r3, #1
 800e476:	2b00      	cmp	r3, #0
 800e478:	d010      	beq.n	800e49c <tcp_fasttmr+0x5c>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_fasttmr: delayed ACK\n"));
        tcp_ack_now(pcb);
 800e47a:	687b      	ldr	r3, [r7, #4]
 800e47c:	8b5b      	ldrh	r3, [r3, #26]
 800e47e:	f043 0302 	orr.w	r3, r3, #2
 800e482:	b29a      	uxth	r2, r3
 800e484:	687b      	ldr	r3, [r7, #4]
 800e486:	835a      	strh	r2, [r3, #26]
        tcp_output(pcb);
 800e488:	6878      	ldr	r0, [r7, #4]
 800e48a:	f003 facd 	bl	8011a28 <tcp_output>
        tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 800e48e:	687b      	ldr	r3, [r7, #4]
 800e490:	8b5b      	ldrh	r3, [r3, #26]
 800e492:	f023 0303 	bic.w	r3, r3, #3
 800e496:	b29a      	uxth	r2, r3
 800e498:	687b      	ldr	r3, [r7, #4]
 800e49a:	835a      	strh	r2, [r3, #26]
      }
      /* send pending FIN */
      if (pcb->flags & TF_CLOSEPEND) {
 800e49c:	687b      	ldr	r3, [r7, #4]
 800e49e:	8b5b      	ldrh	r3, [r3, #26]
 800e4a0:	f003 0308 	and.w	r3, r3, #8
 800e4a4:	2b00      	cmp	r3, #0
 800e4a6:	d009      	beq.n	800e4bc <tcp_fasttmr+0x7c>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_fasttmr: pending FIN\n"));
        tcp_clear_flags(pcb, TF_CLOSEPEND);
 800e4a8:	687b      	ldr	r3, [r7, #4]
 800e4aa:	8b5b      	ldrh	r3, [r3, #26]
 800e4ac:	f023 0308 	bic.w	r3, r3, #8
 800e4b0:	b29a      	uxth	r2, r3
 800e4b2:	687b      	ldr	r3, [r7, #4]
 800e4b4:	835a      	strh	r2, [r3, #26]
        tcp_close_shutdown_fin(pcb);
 800e4b6:	6878      	ldr	r0, [r7, #4]
 800e4b8:	f7ff fa70 	bl	800d99c <tcp_close_shutdown_fin>
      }

      next = pcb->next;
 800e4bc:	687b      	ldr	r3, [r7, #4]
 800e4be:	68db      	ldr	r3, [r3, #12]
 800e4c0:	603b      	str	r3, [r7, #0]

      /* If there is data which was previously "refused" by upper layer */
      if (pcb->refused_data != NULL) {
 800e4c2:	687b      	ldr	r3, [r7, #4]
 800e4c4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800e4c6:	2b00      	cmp	r3, #0
 800e4c8:	d00a      	beq.n	800e4e0 <tcp_fasttmr+0xa0>
        tcp_active_pcbs_changed = 0;
 800e4ca:	4b0e      	ldr	r3, [pc, #56]	@ (800e504 <tcp_fasttmr+0xc4>)
 800e4cc:	2200      	movs	r2, #0
 800e4ce:	701a      	strb	r2, [r3, #0]
        tcp_process_refused_data(pcb);
 800e4d0:	6878      	ldr	r0, [r7, #4]
 800e4d2:	f000 f819 	bl	800e508 <tcp_process_refused_data>
        if (tcp_active_pcbs_changed) {
 800e4d6:	4b0b      	ldr	r3, [pc, #44]	@ (800e504 <tcp_fasttmr+0xc4>)
 800e4d8:	781b      	ldrb	r3, [r3, #0]
 800e4da:	2b00      	cmp	r3, #0
 800e4dc:	d000      	beq.n	800e4e0 <tcp_fasttmr+0xa0>
          /* application callback has changed the pcb list: restart the loop */
          goto tcp_fasttmr_start;
 800e4de:	e7b8      	b.n	800e452 <tcp_fasttmr+0x12>
        }
      }
      pcb = next;
 800e4e0:	683b      	ldr	r3, [r7, #0]
 800e4e2:	607b      	str	r3, [r7, #4]
 800e4e4:	e002      	b.n	800e4ec <tcp_fasttmr+0xac>
    } else {
      pcb = pcb->next;
 800e4e6:	687b      	ldr	r3, [r7, #4]
 800e4e8:	68db      	ldr	r3, [r3, #12]
 800e4ea:	607b      	str	r3, [r7, #4]
  while (pcb != NULL) {
 800e4ec:	687b      	ldr	r3, [r7, #4]
 800e4ee:	2b00      	cmp	r3, #0
 800e4f0:	d1b3      	bne.n	800e45a <tcp_fasttmr+0x1a>
    }
  }
}
 800e4f2:	bf00      	nop
 800e4f4:	bf00      	nop
 800e4f6:	3708      	adds	r7, #8
 800e4f8:	46bd      	mov	sp, r7
 800e4fa:	bd80      	pop	{r7, pc}
 800e4fc:	24007e0e 	.word	0x24007e0e
 800e500:	24007e04 	.word	0x24007e04
 800e504:	24007e0c 	.word	0x24007e0c

0800e508 <tcp_process_refused_data>:
}

/** Pass pcb->refused_data to the recv callback */
err_t
tcp_process_refused_data(struct tcp_pcb *pcb)
{
 800e508:	b590      	push	{r4, r7, lr}
 800e50a:	b085      	sub	sp, #20
 800e50c:	af00      	add	r7, sp, #0
 800e50e:	6078      	str	r0, [r7, #4]
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
  struct pbuf *rest;
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */

  LWIP_ERROR("tcp_process_refused_data: invalid pcb", pcb != NULL, return ERR_ARG);
 800e510:	687b      	ldr	r3, [r7, #4]
 800e512:	2b00      	cmp	r3, #0
 800e514:	d109      	bne.n	800e52a <tcp_process_refused_data+0x22>
 800e516:	4b37      	ldr	r3, [pc, #220]	@ (800e5f4 <tcp_process_refused_data+0xec>)
 800e518:	f240 6209 	movw	r2, #1545	@ 0x609
 800e51c:	4936      	ldr	r1, [pc, #216]	@ (800e5f8 <tcp_process_refused_data+0xf0>)
 800e51e:	4837      	ldr	r0, [pc, #220]	@ (800e5fc <tcp_process_refused_data+0xf4>)
 800e520:	f008 f9bc 	bl	801689c <iprintf>
 800e524:	f06f 030f 	mvn.w	r3, #15
 800e528:	e060      	b.n	800e5ec <tcp_process_refused_data+0xe4>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
  while (pcb->refused_data != NULL)
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
  {
    err_t err;
    u8_t refused_flags = pcb->refused_data->flags;
 800e52a:	687b      	ldr	r3, [r7, #4]
 800e52c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800e52e:	7b5b      	ldrb	r3, [r3, #13]
 800e530:	73bb      	strb	r3, [r7, #14]
    /* set pcb->refused_data to NULL in case the callback frees it and then
       closes the pcb */
    struct pbuf *refused_data = pcb->refused_data;
 800e532:	687b      	ldr	r3, [r7, #4]
 800e534:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800e536:	60bb      	str	r3, [r7, #8]
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
    pbuf_split_64k(refused_data, &rest);
    pcb->refused_data = rest;
#else /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
    pcb->refused_data = NULL;
 800e538:	687b      	ldr	r3, [r7, #4]
 800e53a:	2200      	movs	r2, #0
 800e53c:	679a      	str	r2, [r3, #120]	@ 0x78
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
    /* Notify again application with data previously received. */
    LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_input: notify kept packet\n"));
    TCP_EVENT_RECV(pcb, refused_data, ERR_OK, err);
 800e53e:	687b      	ldr	r3, [r7, #4]
 800e540:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800e544:	2b00      	cmp	r3, #0
 800e546:	d00b      	beq.n	800e560 <tcp_process_refused_data+0x58>
 800e548:	687b      	ldr	r3, [r7, #4]
 800e54a:	f8d3 4084 	ldr.w	r4, [r3, #132]	@ 0x84
 800e54e:	687b      	ldr	r3, [r7, #4]
 800e550:	6918      	ldr	r0, [r3, #16]
 800e552:	2300      	movs	r3, #0
 800e554:	68ba      	ldr	r2, [r7, #8]
 800e556:	6879      	ldr	r1, [r7, #4]
 800e558:	47a0      	blx	r4
 800e55a:	4603      	mov	r3, r0
 800e55c:	73fb      	strb	r3, [r7, #15]
 800e55e:	e007      	b.n	800e570 <tcp_process_refused_data+0x68>
 800e560:	2300      	movs	r3, #0
 800e562:	68ba      	ldr	r2, [r7, #8]
 800e564:	6879      	ldr	r1, [r7, #4]
 800e566:	2000      	movs	r0, #0
 800e568:	f000 f8a4 	bl	800e6b4 <tcp_recv_null>
 800e56c:	4603      	mov	r3, r0
 800e56e:	73fb      	strb	r3, [r7, #15]
    if (err == ERR_OK) {
 800e570:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800e574:	2b00      	cmp	r3, #0
 800e576:	d12a      	bne.n	800e5ce <tcp_process_refused_data+0xc6>
      /* did refused_data include a FIN? */
      if ((refused_flags & PBUF_FLAG_TCP_FIN)
 800e578:	7bbb      	ldrb	r3, [r7, #14]
 800e57a:	f003 0320 	and.w	r3, r3, #32
 800e57e:	2b00      	cmp	r3, #0
 800e580:	d033      	beq.n	800e5ea <tcp_process_refused_data+0xe2>
          && (rest == NULL)
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
         ) {
        /* correct rcv_wnd as the application won't call tcp_recved()
           for the FIN's seqno */
        if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 800e582:	687b      	ldr	r3, [r7, #4]
 800e584:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800e586:	f5b3 6f06 	cmp.w	r3, #2144	@ 0x860
 800e58a:	d005      	beq.n	800e598 <tcp_process_refused_data+0x90>
          pcb->rcv_wnd++;
 800e58c:	687b      	ldr	r3, [r7, #4]
 800e58e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800e590:	3301      	adds	r3, #1
 800e592:	b29a      	uxth	r2, r3
 800e594:	687b      	ldr	r3, [r7, #4]
 800e596:	851a      	strh	r2, [r3, #40]	@ 0x28
        }
        TCP_EVENT_CLOSED(pcb, err);
 800e598:	687b      	ldr	r3, [r7, #4]
 800e59a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800e59e:	2b00      	cmp	r3, #0
 800e5a0:	d00b      	beq.n	800e5ba <tcp_process_refused_data+0xb2>
 800e5a2:	687b      	ldr	r3, [r7, #4]
 800e5a4:	f8d3 4084 	ldr.w	r4, [r3, #132]	@ 0x84
 800e5a8:	687b      	ldr	r3, [r7, #4]
 800e5aa:	6918      	ldr	r0, [r3, #16]
 800e5ac:	2300      	movs	r3, #0
 800e5ae:	2200      	movs	r2, #0
 800e5b0:	6879      	ldr	r1, [r7, #4]
 800e5b2:	47a0      	blx	r4
 800e5b4:	4603      	mov	r3, r0
 800e5b6:	73fb      	strb	r3, [r7, #15]
 800e5b8:	e001      	b.n	800e5be <tcp_process_refused_data+0xb6>
 800e5ba:	2300      	movs	r3, #0
 800e5bc:	73fb      	strb	r3, [r7, #15]
        if (err == ERR_ABRT) {
 800e5be:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800e5c2:	f113 0f0d 	cmn.w	r3, #13
 800e5c6:	d110      	bne.n	800e5ea <tcp_process_refused_data+0xe2>
          return ERR_ABRT;
 800e5c8:	f06f 030c 	mvn.w	r3, #12
 800e5cc:	e00e      	b.n	800e5ec <tcp_process_refused_data+0xe4>
        }
      }
    } else if (err == ERR_ABRT) {
 800e5ce:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800e5d2:	f113 0f0d 	cmn.w	r3, #13
 800e5d6:	d102      	bne.n	800e5de <tcp_process_refused_data+0xd6>
      /* if err == ERR_ABRT, 'pcb' is already deallocated */
      /* Drop incoming packets because pcb is "full" (only if the incoming
         segment contains data). */
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_input: drop incoming packets, because pcb is \"full\"\n"));
      return ERR_ABRT;
 800e5d8:	f06f 030c 	mvn.w	r3, #12
 800e5dc:	e006      	b.n	800e5ec <tcp_process_refused_data+0xe4>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
      if (rest != NULL) {
        pbuf_cat(refused_data, rest);
      }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
      pcb->refused_data = refused_data;
 800e5de:	687b      	ldr	r3, [r7, #4]
 800e5e0:	68ba      	ldr	r2, [r7, #8]
 800e5e2:	679a      	str	r2, [r3, #120]	@ 0x78
      return ERR_INPROGRESS;
 800e5e4:	f06f 0304 	mvn.w	r3, #4
 800e5e8:	e000      	b.n	800e5ec <tcp_process_refused_data+0xe4>
    }
  }
  return ERR_OK;
 800e5ea:	2300      	movs	r3, #0
}
 800e5ec:	4618      	mov	r0, r3
 800e5ee:	3714      	adds	r7, #20
 800e5f0:	46bd      	mov	sp, r7
 800e5f2:	bd90      	pop	{r4, r7, pc}
 800e5f4:	0801885c 	.word	0x0801885c
 800e5f8:	08018d6c 	.word	0x08018d6c
 800e5fc:	080188a0 	.word	0x080188a0

0800e600 <tcp_segs_free>:
 *
 * @param seg tcp_seg list of TCP segments to free
 */
void
tcp_segs_free(struct tcp_seg *seg)
{
 800e600:	b580      	push	{r7, lr}
 800e602:	b084      	sub	sp, #16
 800e604:	af00      	add	r7, sp, #0
 800e606:	6078      	str	r0, [r7, #4]
  while (seg != NULL) {
 800e608:	e007      	b.n	800e61a <tcp_segs_free+0x1a>
    struct tcp_seg *next = seg->next;
 800e60a:	687b      	ldr	r3, [r7, #4]
 800e60c:	681b      	ldr	r3, [r3, #0]
 800e60e:	60fb      	str	r3, [r7, #12]
    tcp_seg_free(seg);
 800e610:	6878      	ldr	r0, [r7, #4]
 800e612:	f000 f80a 	bl	800e62a <tcp_seg_free>
    seg = next;
 800e616:	68fb      	ldr	r3, [r7, #12]
 800e618:	607b      	str	r3, [r7, #4]
  while (seg != NULL) {
 800e61a:	687b      	ldr	r3, [r7, #4]
 800e61c:	2b00      	cmp	r3, #0
 800e61e:	d1f4      	bne.n	800e60a <tcp_segs_free+0xa>
  }
}
 800e620:	bf00      	nop
 800e622:	bf00      	nop
 800e624:	3710      	adds	r7, #16
 800e626:	46bd      	mov	sp, r7
 800e628:	bd80      	pop	{r7, pc}

0800e62a <tcp_seg_free>:
 *
 * @param seg single tcp_seg to free
 */
void
tcp_seg_free(struct tcp_seg *seg)
{
 800e62a:	b580      	push	{r7, lr}
 800e62c:	b082      	sub	sp, #8
 800e62e:	af00      	add	r7, sp, #0
 800e630:	6078      	str	r0, [r7, #4]
  if (seg != NULL) {
 800e632:	687b      	ldr	r3, [r7, #4]
 800e634:	2b00      	cmp	r3, #0
 800e636:	d00c      	beq.n	800e652 <tcp_seg_free+0x28>
    if (seg->p != NULL) {
 800e638:	687b      	ldr	r3, [r7, #4]
 800e63a:	685b      	ldr	r3, [r3, #4]
 800e63c:	2b00      	cmp	r3, #0
 800e63e:	d004      	beq.n	800e64a <tcp_seg_free+0x20>
      pbuf_free(seg->p);
 800e640:	687b      	ldr	r3, [r7, #4]
 800e642:	685b      	ldr	r3, [r3, #4]
 800e644:	4618      	mov	r0, r3
 800e646:	f7fe fcc7 	bl	800cfd8 <pbuf_free>
#if TCP_DEBUG
      seg->p = NULL;
#endif /* TCP_DEBUG */
    }
    memp_free(MEMP_TCP_SEG, seg);
 800e64a:	6879      	ldr	r1, [r7, #4]
 800e64c:	2003      	movs	r0, #3
 800e64e:	f7fd fe15 	bl	800c27c <memp_free>
  }
}
 800e652:	bf00      	nop
 800e654:	3708      	adds	r7, #8
 800e656:	46bd      	mov	sp, r7
 800e658:	bd80      	pop	{r7, pc}
	...

0800e65c <tcp_seg_copy>:
 * @param seg the old tcp_seg
 * @return a copy of seg
 */
struct tcp_seg *
tcp_seg_copy(struct tcp_seg *seg)
{
 800e65c:	b580      	push	{r7, lr}
 800e65e:	b084      	sub	sp, #16
 800e660:	af00      	add	r7, sp, #0
 800e662:	6078      	str	r0, [r7, #4]
  struct tcp_seg *cseg;

  LWIP_ASSERT("tcp_seg_copy: invalid seg", seg != NULL);
 800e664:	687b      	ldr	r3, [r7, #4]
 800e666:	2b00      	cmp	r3, #0
 800e668:	d106      	bne.n	800e678 <tcp_seg_copy+0x1c>
 800e66a:	4b0f      	ldr	r3, [pc, #60]	@ (800e6a8 <tcp_seg_copy+0x4c>)
 800e66c:	f240 6282 	movw	r2, #1666	@ 0x682
 800e670:	490e      	ldr	r1, [pc, #56]	@ (800e6ac <tcp_seg_copy+0x50>)
 800e672:	480f      	ldr	r0, [pc, #60]	@ (800e6b0 <tcp_seg_copy+0x54>)
 800e674:	f008 f912 	bl	801689c <iprintf>

  cseg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG);
 800e678:	2003      	movs	r0, #3
 800e67a:	f7fd fd89 	bl	800c190 <memp_malloc>
 800e67e:	60f8      	str	r0, [r7, #12]
  if (cseg == NULL) {
 800e680:	68fb      	ldr	r3, [r7, #12]
 800e682:	2b00      	cmp	r3, #0
 800e684:	d101      	bne.n	800e68a <tcp_seg_copy+0x2e>
    return NULL;
 800e686:	2300      	movs	r3, #0
 800e688:	e00a      	b.n	800e6a0 <tcp_seg_copy+0x44>
  }
  SMEMCPY((u8_t *)cseg, (const u8_t *)seg, sizeof(struct tcp_seg));
 800e68a:	2210      	movs	r2, #16
 800e68c:	6879      	ldr	r1, [r7, #4]
 800e68e:	68f8      	ldr	r0, [r7, #12]
 800e690:	f008 fb5d 	bl	8016d4e <memcpy>
  pbuf_ref(cseg->p);
 800e694:	68fb      	ldr	r3, [r7, #12]
 800e696:	685b      	ldr	r3, [r3, #4]
 800e698:	4618      	mov	r0, r3
 800e69a:	f7fe fd43 	bl	800d124 <pbuf_ref>
  return cseg;
 800e69e:	68fb      	ldr	r3, [r7, #12]
}
 800e6a0:	4618      	mov	r0, r3
 800e6a2:	3710      	adds	r7, #16
 800e6a4:	46bd      	mov	sp, r7
 800e6a6:	bd80      	pop	{r7, pc}
 800e6a8:	0801885c 	.word	0x0801885c
 800e6ac:	08018db0 	.word	0x08018db0
 800e6b0:	080188a0 	.word	0x080188a0

0800e6b4 <tcp_recv_null>:
 * Default receive callback that is called if the user didn't register
 * a recv callback for the pcb.
 */
err_t
tcp_recv_null(void *arg, struct tcp_pcb *pcb, struct pbuf *p, err_t err)
{
 800e6b4:	b580      	push	{r7, lr}
 800e6b6:	b084      	sub	sp, #16
 800e6b8:	af00      	add	r7, sp, #0
 800e6ba:	60f8      	str	r0, [r7, #12]
 800e6bc:	60b9      	str	r1, [r7, #8]
 800e6be:	607a      	str	r2, [r7, #4]
 800e6c0:	70fb      	strb	r3, [r7, #3]
  LWIP_UNUSED_ARG(arg);

  LWIP_ERROR("tcp_recv_null: invalid pcb", pcb != NULL, return ERR_ARG);
 800e6c2:	68bb      	ldr	r3, [r7, #8]
 800e6c4:	2b00      	cmp	r3, #0
 800e6c6:	d109      	bne.n	800e6dc <tcp_recv_null+0x28>
 800e6c8:	4b12      	ldr	r3, [pc, #72]	@ (800e714 <tcp_recv_null+0x60>)
 800e6ca:	f44f 62d3 	mov.w	r2, #1688	@ 0x698
 800e6ce:	4912      	ldr	r1, [pc, #72]	@ (800e718 <tcp_recv_null+0x64>)
 800e6d0:	4812      	ldr	r0, [pc, #72]	@ (800e71c <tcp_recv_null+0x68>)
 800e6d2:	f008 f8e3 	bl	801689c <iprintf>
 800e6d6:	f06f 030f 	mvn.w	r3, #15
 800e6da:	e016      	b.n	800e70a <tcp_recv_null+0x56>

  if (p != NULL) {
 800e6dc:	687b      	ldr	r3, [r7, #4]
 800e6de:	2b00      	cmp	r3, #0
 800e6e0:	d009      	beq.n	800e6f6 <tcp_recv_null+0x42>
    tcp_recved(pcb, p->tot_len);
 800e6e2:	687b      	ldr	r3, [r7, #4]
 800e6e4:	891b      	ldrh	r3, [r3, #8]
 800e6e6:	4619      	mov	r1, r3
 800e6e8:	68b8      	ldr	r0, [r7, #8]
 800e6ea:	f7ff fb15 	bl	800dd18 <tcp_recved>
    pbuf_free(p);
 800e6ee:	6878      	ldr	r0, [r7, #4]
 800e6f0:	f7fe fc72 	bl	800cfd8 <pbuf_free>
 800e6f4:	e008      	b.n	800e708 <tcp_recv_null+0x54>
  } else if (err == ERR_OK) {
 800e6f6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800e6fa:	2b00      	cmp	r3, #0
 800e6fc:	d104      	bne.n	800e708 <tcp_recv_null+0x54>
    return tcp_close(pcb);
 800e6fe:	68b8      	ldr	r0, [r7, #8]
 800e700:	f7ff f9b6 	bl	800da70 <tcp_close>
 800e704:	4603      	mov	r3, r0
 800e706:	e000      	b.n	800e70a <tcp_recv_null+0x56>
  }
  return ERR_OK;
 800e708:	2300      	movs	r3, #0
}
 800e70a:	4618      	mov	r0, r3
 800e70c:	3710      	adds	r7, #16
 800e70e:	46bd      	mov	sp, r7
 800e710:	bd80      	pop	{r7, pc}
 800e712:	bf00      	nop
 800e714:	0801885c 	.word	0x0801885c
 800e718:	08018dcc 	.word	0x08018dcc
 800e71c:	080188a0 	.word	0x080188a0

0800e720 <tcp_kill_prio>:
 *
 * @param prio minimum priority
 */
static void
tcp_kill_prio(u8_t prio)
{
 800e720:	b580      	push	{r7, lr}
 800e722:	b086      	sub	sp, #24
 800e724:	af00      	add	r7, sp, #0
 800e726:	4603      	mov	r3, r0
 800e728:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;
  u8_t mprio;

  mprio = LWIP_MIN(TCP_PRIO_MAX, prio);
 800e72a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800e72e:	2b00      	cmp	r3, #0
 800e730:	db01      	blt.n	800e736 <tcp_kill_prio+0x16>
 800e732:	79fb      	ldrb	r3, [r7, #7]
 800e734:	e000      	b.n	800e738 <tcp_kill_prio+0x18>
 800e736:	237f      	movs	r3, #127	@ 0x7f
 800e738:	72fb      	strb	r3, [r7, #11]

  /* We want to kill connections with a lower prio, so bail out if 
   * supplied prio is 0 - there can never be a lower prio
   */
  if (mprio == 0) {
 800e73a:	7afb      	ldrb	r3, [r7, #11]
 800e73c:	2b00      	cmp	r3, #0
 800e73e:	d034      	beq.n	800e7aa <tcp_kill_prio+0x8a>
  /* We only want kill connections with a lower prio, so decrement prio by one 
   * and start searching for oldest connection with same or lower priority than mprio.
   * We want to find the connections with the lowest possible prio, and among
   * these the one with the longest inactivity time.
   */
  mprio--;
 800e740:	7afb      	ldrb	r3, [r7, #11]
 800e742:	3b01      	subs	r3, #1
 800e744:	72fb      	strb	r3, [r7, #11]

  inactivity = 0;
 800e746:	2300      	movs	r3, #0
 800e748:	60fb      	str	r3, [r7, #12]
  inactive = NULL;
 800e74a:	2300      	movs	r3, #0
 800e74c:	613b      	str	r3, [r7, #16]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800e74e:	4b19      	ldr	r3, [pc, #100]	@ (800e7b4 <tcp_kill_prio+0x94>)
 800e750:	681b      	ldr	r3, [r3, #0]
 800e752:	617b      	str	r3, [r7, #20]
 800e754:	e01f      	b.n	800e796 <tcp_kill_prio+0x76>
        /* lower prio is always a kill candidate */
    if ((pcb->prio < mprio) ||
 800e756:	697b      	ldr	r3, [r7, #20]
 800e758:	7d5b      	ldrb	r3, [r3, #21]
 800e75a:	7afa      	ldrb	r2, [r7, #11]
 800e75c:	429a      	cmp	r2, r3
 800e75e:	d80c      	bhi.n	800e77a <tcp_kill_prio+0x5a>
        /* longer inactivity is also a kill candidate */
        ((pcb->prio == mprio) && ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity))) {
 800e760:	697b      	ldr	r3, [r7, #20]
 800e762:	7d5b      	ldrb	r3, [r3, #21]
    if ((pcb->prio < mprio) ||
 800e764:	7afa      	ldrb	r2, [r7, #11]
 800e766:	429a      	cmp	r2, r3
 800e768:	d112      	bne.n	800e790 <tcp_kill_prio+0x70>
        ((pcb->prio == mprio) && ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity))) {
 800e76a:	4b13      	ldr	r3, [pc, #76]	@ (800e7b8 <tcp_kill_prio+0x98>)
 800e76c:	681a      	ldr	r2, [r3, #0]
 800e76e:	697b      	ldr	r3, [r7, #20]
 800e770:	6a1b      	ldr	r3, [r3, #32]
 800e772:	1ad3      	subs	r3, r2, r3
 800e774:	68fa      	ldr	r2, [r7, #12]
 800e776:	429a      	cmp	r2, r3
 800e778:	d80a      	bhi.n	800e790 <tcp_kill_prio+0x70>
      inactivity = tcp_ticks - pcb->tmr;
 800e77a:	4b0f      	ldr	r3, [pc, #60]	@ (800e7b8 <tcp_kill_prio+0x98>)
 800e77c:	681a      	ldr	r2, [r3, #0]
 800e77e:	697b      	ldr	r3, [r7, #20]
 800e780:	6a1b      	ldr	r3, [r3, #32]
 800e782:	1ad3      	subs	r3, r2, r3
 800e784:	60fb      	str	r3, [r7, #12]
      inactive   = pcb;
 800e786:	697b      	ldr	r3, [r7, #20]
 800e788:	613b      	str	r3, [r7, #16]
      mprio      = pcb->prio;
 800e78a:	697b      	ldr	r3, [r7, #20]
 800e78c:	7d5b      	ldrb	r3, [r3, #21]
 800e78e:	72fb      	strb	r3, [r7, #11]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800e790:	697b      	ldr	r3, [r7, #20]
 800e792:	68db      	ldr	r3, [r3, #12]
 800e794:	617b      	str	r3, [r7, #20]
 800e796:	697b      	ldr	r3, [r7, #20]
 800e798:	2b00      	cmp	r3, #0
 800e79a:	d1dc      	bne.n	800e756 <tcp_kill_prio+0x36>
    }
  }
  if (inactive != NULL) {
 800e79c:	693b      	ldr	r3, [r7, #16]
 800e79e:	2b00      	cmp	r3, #0
 800e7a0:	d004      	beq.n	800e7ac <tcp_kill_prio+0x8c>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_prio: killing oldest PCB %p (%"S32_F")\n",
                            (void *)inactive, inactivity));
    tcp_abort(inactive);
 800e7a2:	6938      	ldr	r0, [r7, #16]
 800e7a4:	f7ff fa52 	bl	800dc4c <tcp_abort>
 800e7a8:	e000      	b.n	800e7ac <tcp_kill_prio+0x8c>
    return;
 800e7aa:	bf00      	nop
  }
}
 800e7ac:	3718      	adds	r7, #24
 800e7ae:	46bd      	mov	sp, r7
 800e7b0:	bd80      	pop	{r7, pc}
 800e7b2:	bf00      	nop
 800e7b4:	24007e04 	.word	0x24007e04
 800e7b8:	24007df8 	.word	0x24007df8

0800e7bc <tcp_kill_state>:
 * Kills the oldest connection that is in specific state.
 * Called from tcp_alloc() for LAST_ACK and CLOSING if no more connections are available.
 */
static void
tcp_kill_state(enum tcp_state state)
{
 800e7bc:	b580      	push	{r7, lr}
 800e7be:	b086      	sub	sp, #24
 800e7c0:	af00      	add	r7, sp, #0
 800e7c2:	4603      	mov	r3, r0
 800e7c4:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;

  LWIP_ASSERT("invalid state", (state == CLOSING) || (state == LAST_ACK));
 800e7c6:	79fb      	ldrb	r3, [r7, #7]
 800e7c8:	2b08      	cmp	r3, #8
 800e7ca:	d009      	beq.n	800e7e0 <tcp_kill_state+0x24>
 800e7cc:	79fb      	ldrb	r3, [r7, #7]
 800e7ce:	2b09      	cmp	r3, #9
 800e7d0:	d006      	beq.n	800e7e0 <tcp_kill_state+0x24>
 800e7d2:	4b1a      	ldr	r3, [pc, #104]	@ (800e83c <tcp_kill_state+0x80>)
 800e7d4:	f240 62dd 	movw	r2, #1757	@ 0x6dd
 800e7d8:	4919      	ldr	r1, [pc, #100]	@ (800e840 <tcp_kill_state+0x84>)
 800e7da:	481a      	ldr	r0, [pc, #104]	@ (800e844 <tcp_kill_state+0x88>)
 800e7dc:	f008 f85e 	bl	801689c <iprintf>

  inactivity = 0;
 800e7e0:	2300      	movs	r3, #0
 800e7e2:	60fb      	str	r3, [r7, #12]
  inactive = NULL;
 800e7e4:	2300      	movs	r3, #0
 800e7e6:	613b      	str	r3, [r7, #16]
  /* Go through the list of active pcbs and get the oldest pcb that is in state
     CLOSING/LAST_ACK. */
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800e7e8:	4b17      	ldr	r3, [pc, #92]	@ (800e848 <tcp_kill_state+0x8c>)
 800e7ea:	681b      	ldr	r3, [r3, #0]
 800e7ec:	617b      	str	r3, [r7, #20]
 800e7ee:	e017      	b.n	800e820 <tcp_kill_state+0x64>
    if (pcb->state == state) {
 800e7f0:	697b      	ldr	r3, [r7, #20]
 800e7f2:	7d1b      	ldrb	r3, [r3, #20]
 800e7f4:	79fa      	ldrb	r2, [r7, #7]
 800e7f6:	429a      	cmp	r2, r3
 800e7f8:	d10f      	bne.n	800e81a <tcp_kill_state+0x5e>
      if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 800e7fa:	4b14      	ldr	r3, [pc, #80]	@ (800e84c <tcp_kill_state+0x90>)
 800e7fc:	681a      	ldr	r2, [r3, #0]
 800e7fe:	697b      	ldr	r3, [r7, #20]
 800e800:	6a1b      	ldr	r3, [r3, #32]
 800e802:	1ad3      	subs	r3, r2, r3
 800e804:	68fa      	ldr	r2, [r7, #12]
 800e806:	429a      	cmp	r2, r3
 800e808:	d807      	bhi.n	800e81a <tcp_kill_state+0x5e>
        inactivity = tcp_ticks - pcb->tmr;
 800e80a:	4b10      	ldr	r3, [pc, #64]	@ (800e84c <tcp_kill_state+0x90>)
 800e80c:	681a      	ldr	r2, [r3, #0]
 800e80e:	697b      	ldr	r3, [r7, #20]
 800e810:	6a1b      	ldr	r3, [r3, #32]
 800e812:	1ad3      	subs	r3, r2, r3
 800e814:	60fb      	str	r3, [r7, #12]
        inactive = pcb;
 800e816:	697b      	ldr	r3, [r7, #20]
 800e818:	613b      	str	r3, [r7, #16]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800e81a:	697b      	ldr	r3, [r7, #20]
 800e81c:	68db      	ldr	r3, [r3, #12]
 800e81e:	617b      	str	r3, [r7, #20]
 800e820:	697b      	ldr	r3, [r7, #20]
 800e822:	2b00      	cmp	r3, #0
 800e824:	d1e4      	bne.n	800e7f0 <tcp_kill_state+0x34>
      }
    }
  }
  if (inactive != NULL) {
 800e826:	693b      	ldr	r3, [r7, #16]
 800e828:	2b00      	cmp	r3, #0
 800e82a:	d003      	beq.n	800e834 <tcp_kill_state+0x78>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_closing: killing oldest %s PCB %p (%"S32_F")\n",
                            tcp_state_str[state], (void *)inactive, inactivity));
    /* Don't send a RST, since no data is lost. */
    tcp_abandon(inactive, 0);
 800e82c:	2100      	movs	r1, #0
 800e82e:	6938      	ldr	r0, [r7, #16]
 800e830:	f7ff f94c 	bl	800dacc <tcp_abandon>
  }
}
 800e834:	bf00      	nop
 800e836:	3718      	adds	r7, #24
 800e838:	46bd      	mov	sp, r7
 800e83a:	bd80      	pop	{r7, pc}
 800e83c:	0801885c 	.word	0x0801885c
 800e840:	08018de8 	.word	0x08018de8
 800e844:	080188a0 	.word	0x080188a0
 800e848:	24007e04 	.word	0x24007e04
 800e84c:	24007df8 	.word	0x24007df8

0800e850 <tcp_kill_timewait>:
 * Kills the oldest connection that is in TIME_WAIT state.
 * Called from tcp_alloc() if no more connections are available.
 */
static void
tcp_kill_timewait(void)
{
 800e850:	b580      	push	{r7, lr}
 800e852:	b084      	sub	sp, #16
 800e854:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;

  inactivity = 0;
 800e856:	2300      	movs	r3, #0
 800e858:	607b      	str	r3, [r7, #4]
  inactive = NULL;
 800e85a:	2300      	movs	r3, #0
 800e85c:	60bb      	str	r3, [r7, #8]
  /* Go through the list of TIME_WAIT pcbs and get the oldest pcb. */
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 800e85e:	4b12      	ldr	r3, [pc, #72]	@ (800e8a8 <tcp_kill_timewait+0x58>)
 800e860:	681b      	ldr	r3, [r3, #0]
 800e862:	60fb      	str	r3, [r7, #12]
 800e864:	e012      	b.n	800e88c <tcp_kill_timewait+0x3c>
    if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 800e866:	4b11      	ldr	r3, [pc, #68]	@ (800e8ac <tcp_kill_timewait+0x5c>)
 800e868:	681a      	ldr	r2, [r3, #0]
 800e86a:	68fb      	ldr	r3, [r7, #12]
 800e86c:	6a1b      	ldr	r3, [r3, #32]
 800e86e:	1ad3      	subs	r3, r2, r3
 800e870:	687a      	ldr	r2, [r7, #4]
 800e872:	429a      	cmp	r2, r3
 800e874:	d807      	bhi.n	800e886 <tcp_kill_timewait+0x36>
      inactivity = tcp_ticks - pcb->tmr;
 800e876:	4b0d      	ldr	r3, [pc, #52]	@ (800e8ac <tcp_kill_timewait+0x5c>)
 800e878:	681a      	ldr	r2, [r3, #0]
 800e87a:	68fb      	ldr	r3, [r7, #12]
 800e87c:	6a1b      	ldr	r3, [r3, #32]
 800e87e:	1ad3      	subs	r3, r2, r3
 800e880:	607b      	str	r3, [r7, #4]
      inactive = pcb;
 800e882:	68fb      	ldr	r3, [r7, #12]
 800e884:	60bb      	str	r3, [r7, #8]
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 800e886:	68fb      	ldr	r3, [r7, #12]
 800e888:	68db      	ldr	r3, [r3, #12]
 800e88a:	60fb      	str	r3, [r7, #12]
 800e88c:	68fb      	ldr	r3, [r7, #12]
 800e88e:	2b00      	cmp	r3, #0
 800e890:	d1e9      	bne.n	800e866 <tcp_kill_timewait+0x16>
    }
  }
  if (inactive != NULL) {
 800e892:	68bb      	ldr	r3, [r7, #8]
 800e894:	2b00      	cmp	r3, #0
 800e896:	d002      	beq.n	800e89e <tcp_kill_timewait+0x4e>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_timewait: killing oldest TIME-WAIT PCB %p (%"S32_F")\n",
                            (void *)inactive, inactivity));
    tcp_abort(inactive);
 800e898:	68b8      	ldr	r0, [r7, #8]
 800e89a:	f7ff f9d7 	bl	800dc4c <tcp_abort>
  }
}
 800e89e:	bf00      	nop
 800e8a0:	3710      	adds	r7, #16
 800e8a2:	46bd      	mov	sp, r7
 800e8a4:	bd80      	pop	{r7, pc}
 800e8a6:	bf00      	nop
 800e8a8:	24007e08 	.word	0x24007e08
 800e8ac:	24007df8 	.word	0x24007df8

0800e8b0 <tcp_handle_closepend>:
 * now send the FIN (which failed before), the pcb might be in a state that is
 * OK for us to now free it.
 */
static void
tcp_handle_closepend(void)
{
 800e8b0:	b580      	push	{r7, lr}
 800e8b2:	b082      	sub	sp, #8
 800e8b4:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb = tcp_active_pcbs;
 800e8b6:	4b10      	ldr	r3, [pc, #64]	@ (800e8f8 <tcp_handle_closepend+0x48>)
 800e8b8:	681b      	ldr	r3, [r3, #0]
 800e8ba:	607b      	str	r3, [r7, #4]

  while (pcb != NULL) {
 800e8bc:	e014      	b.n	800e8e8 <tcp_handle_closepend+0x38>
    struct tcp_pcb *next = pcb->next;
 800e8be:	687b      	ldr	r3, [r7, #4]
 800e8c0:	68db      	ldr	r3, [r3, #12]
 800e8c2:	603b      	str	r3, [r7, #0]
    /* send pending FIN */
    if (pcb->flags & TF_CLOSEPEND) {
 800e8c4:	687b      	ldr	r3, [r7, #4]
 800e8c6:	8b5b      	ldrh	r3, [r3, #26]
 800e8c8:	f003 0308 	and.w	r3, r3, #8
 800e8cc:	2b00      	cmp	r3, #0
 800e8ce:	d009      	beq.n	800e8e4 <tcp_handle_closepend+0x34>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_handle_closepend: pending FIN\n"));
      tcp_clear_flags(pcb, TF_CLOSEPEND);
 800e8d0:	687b      	ldr	r3, [r7, #4]
 800e8d2:	8b5b      	ldrh	r3, [r3, #26]
 800e8d4:	f023 0308 	bic.w	r3, r3, #8
 800e8d8:	b29a      	uxth	r2, r3
 800e8da:	687b      	ldr	r3, [r7, #4]
 800e8dc:	835a      	strh	r2, [r3, #26]
      tcp_close_shutdown_fin(pcb);
 800e8de:	6878      	ldr	r0, [r7, #4]
 800e8e0:	f7ff f85c 	bl	800d99c <tcp_close_shutdown_fin>
    }
    pcb = next;
 800e8e4:	683b      	ldr	r3, [r7, #0]
 800e8e6:	607b      	str	r3, [r7, #4]
  while (pcb != NULL) {
 800e8e8:	687b      	ldr	r3, [r7, #4]
 800e8ea:	2b00      	cmp	r3, #0
 800e8ec:	d1e7      	bne.n	800e8be <tcp_handle_closepend+0xe>
  }
}
 800e8ee:	bf00      	nop
 800e8f0:	bf00      	nop
 800e8f2:	3708      	adds	r7, #8
 800e8f4:	46bd      	mov	sp, r7
 800e8f6:	bd80      	pop	{r7, pc}
 800e8f8:	24007e04 	.word	0x24007e04

0800e8fc <tcp_alloc>:
 * @param prio priority for the new pcb
 * @return a new tcp_pcb that initially is in state CLOSED
 */
struct tcp_pcb *
tcp_alloc(u8_t prio)
{
 800e8fc:	b580      	push	{r7, lr}
 800e8fe:	b084      	sub	sp, #16
 800e900:	af00      	add	r7, sp, #0
 800e902:	4603      	mov	r3, r0
 800e904:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb;

  LWIP_ASSERT_CORE_LOCKED();
 800e906:	f7f8 fe91 	bl	800762c <sys_check_core_locking>

  pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 800e90a:	2001      	movs	r0, #1
 800e90c:	f7fd fc40 	bl	800c190 <memp_malloc>
 800e910:	60f8      	str	r0, [r7, #12]
  if (pcb == NULL) {
 800e912:	68fb      	ldr	r3, [r7, #12]
 800e914:	2b00      	cmp	r3, #0
 800e916:	d126      	bne.n	800e966 <tcp_alloc+0x6a>
    /* Try to send FIN for all pcbs stuck in TF_CLOSEPEND first */
    tcp_handle_closepend();
 800e918:	f7ff ffca 	bl	800e8b0 <tcp_handle_closepend>

    /* Try killing oldest connection in TIME-WAIT. */
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest TIME-WAIT connection\n"));
    tcp_kill_timewait();
 800e91c:	f7ff ff98 	bl	800e850 <tcp_kill_timewait>
    /* Try to allocate a tcp_pcb again. */
    pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 800e920:	2001      	movs	r0, #1
 800e922:	f7fd fc35 	bl	800c190 <memp_malloc>
 800e926:	60f8      	str	r0, [r7, #12]
    if (pcb == NULL) {
 800e928:	68fb      	ldr	r3, [r7, #12]
 800e92a:	2b00      	cmp	r3, #0
 800e92c:	d11b      	bne.n	800e966 <tcp_alloc+0x6a>
      /* Try killing oldest connection in LAST-ACK (these wouldn't go to TIME-WAIT). */
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest LAST-ACK connection\n"));
      tcp_kill_state(LAST_ACK);
 800e92e:	2009      	movs	r0, #9
 800e930:	f7ff ff44 	bl	800e7bc <tcp_kill_state>
      /* Try to allocate a tcp_pcb again. */
      pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 800e934:	2001      	movs	r0, #1
 800e936:	f7fd fc2b 	bl	800c190 <memp_malloc>
 800e93a:	60f8      	str	r0, [r7, #12]
      if (pcb == NULL) {
 800e93c:	68fb      	ldr	r3, [r7, #12]
 800e93e:	2b00      	cmp	r3, #0
 800e940:	d111      	bne.n	800e966 <tcp_alloc+0x6a>
        /* Try killing oldest connection in CLOSING. */
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest CLOSING connection\n"));
        tcp_kill_state(CLOSING);
 800e942:	2008      	movs	r0, #8
 800e944:	f7ff ff3a 	bl	800e7bc <tcp_kill_state>
        /* Try to allocate a tcp_pcb again. */
        pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 800e948:	2001      	movs	r0, #1
 800e94a:	f7fd fc21 	bl	800c190 <memp_malloc>
 800e94e:	60f8      	str	r0, [r7, #12]
        if (pcb == NULL) {
 800e950:	68fb      	ldr	r3, [r7, #12]
 800e952:	2b00      	cmp	r3, #0
 800e954:	d107      	bne.n	800e966 <tcp_alloc+0x6a>
          /* Try killing oldest active connection with lower priority than the new one. */
          LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing oldest connection with prio lower than %d\n", prio));
          tcp_kill_prio(prio);
 800e956:	79fb      	ldrb	r3, [r7, #7]
 800e958:	4618      	mov	r0, r3
 800e95a:	f7ff fee1 	bl	800e720 <tcp_kill_prio>
          /* Try to allocate a tcp_pcb again. */
          pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 800e95e:	2001      	movs	r0, #1
 800e960:	f7fd fc16 	bl	800c190 <memp_malloc>
 800e964:	60f8      	str	r0, [r7, #12]
    if (pcb != NULL) {
      /* adjust err stats: memp_malloc failed above */
      MEMP_STATS_DEC(err, MEMP_TCP_PCB);
    }
  }
  if (pcb != NULL) {
 800e966:	68fb      	ldr	r3, [r7, #12]
 800e968:	2b00      	cmp	r3, #0
 800e96a:	d03f      	beq.n	800e9ec <tcp_alloc+0xf0>
    /* zero out the whole pcb, so there is no need to initialize members to zero */
    memset(pcb, 0, sizeof(struct tcp_pcb));
 800e96c:	229c      	movs	r2, #156	@ 0x9c
 800e96e:	2100      	movs	r1, #0
 800e970:	68f8      	ldr	r0, [r7, #12]
 800e972:	f008 f977 	bl	8016c64 <memset>
    pcb->prio = prio;
 800e976:	68fb      	ldr	r3, [r7, #12]
 800e978:	79fa      	ldrb	r2, [r7, #7]
 800e97a:	755a      	strb	r2, [r3, #21]
    pcb->snd_buf = TCP_SND_BUF;
 800e97c:	68fb      	ldr	r3, [r7, #12]
 800e97e:	f44f 6286 	mov.w	r2, #1072	@ 0x430
 800e982:	f8a3 2064 	strh.w	r2, [r3, #100]	@ 0x64
    /* Start with a window that does not need scaling. When window scaling is
       enabled and used, the window is enlarged when both sides agree on scaling. */
    pcb->rcv_wnd = pcb->rcv_ann_wnd = TCPWND_MIN16(TCP_WND);
 800e986:	68fb      	ldr	r3, [r7, #12]
 800e988:	f44f 6206 	mov.w	r2, #2144	@ 0x860
 800e98c:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800e98e:	68fb      	ldr	r3, [r7, #12]
 800e990:	8d5a      	ldrh	r2, [r3, #42]	@ 0x2a
 800e992:	68fb      	ldr	r3, [r7, #12]
 800e994:	851a      	strh	r2, [r3, #40]	@ 0x28
    pcb->ttl = TCP_TTL;
 800e996:	68fb      	ldr	r3, [r7, #12]
 800e998:	22ff      	movs	r2, #255	@ 0xff
 800e99a:	72da      	strb	r2, [r3, #11]
    /* As initial send MSS, we use TCP_MSS but limit it to 536.
       The send MSS is updated when an MSS option is received. */
    pcb->mss = INITIAL_MSS;
 800e99c:	68fb      	ldr	r3, [r7, #12]
 800e99e:	f44f 7206 	mov.w	r2, #536	@ 0x218
 800e9a2:	865a      	strh	r2, [r3, #50]	@ 0x32
    pcb->rto = 3000 / TCP_SLOW_INTERVAL;
 800e9a4:	68fb      	ldr	r3, [r7, #12]
 800e9a6:	2206      	movs	r2, #6
 800e9a8:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
    pcb->sv = 3000 / TCP_SLOW_INTERVAL;
 800e9ac:	68fb      	ldr	r3, [r7, #12]
 800e9ae:	2206      	movs	r2, #6
 800e9b0:	87da      	strh	r2, [r3, #62]	@ 0x3e
    pcb->rtime = -1;
 800e9b2:	68fb      	ldr	r3, [r7, #12]
 800e9b4:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800e9b8:	861a      	strh	r2, [r3, #48]	@ 0x30
    pcb->cwnd = 1;
 800e9ba:	68fb      	ldr	r3, [r7, #12]
 800e9bc:	2201      	movs	r2, #1
 800e9be:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
    pcb->tmr = tcp_ticks;
 800e9c2:	4b0d      	ldr	r3, [pc, #52]	@ (800e9f8 <tcp_alloc+0xfc>)
 800e9c4:	681a      	ldr	r2, [r3, #0]
 800e9c6:	68fb      	ldr	r3, [r7, #12]
 800e9c8:	621a      	str	r2, [r3, #32]
    pcb->last_timer = tcp_timer_ctr;
 800e9ca:	4b0c      	ldr	r3, [pc, #48]	@ (800e9fc <tcp_alloc+0x100>)
 800e9cc:	781a      	ldrb	r2, [r3, #0]
 800e9ce:	68fb      	ldr	r3, [r7, #12]
 800e9d0:	779a      	strb	r2, [r3, #30]
    of using the largest advertised receive window.  We've seen complications with
    receiving TCPs that use window scaling and/or window auto-tuning where the
    initial advertised window is very small and then grows rapidly once the
    connection is established. To avoid these complications, we set ssthresh to the
    largest effective cwnd (amount of in-flight data) that the sender can have. */
    pcb->ssthresh = TCP_SND_BUF;
 800e9d2:	68fb      	ldr	r3, [r7, #12]
 800e9d4:	f44f 6286 	mov.w	r2, #1072	@ 0x430
 800e9d8:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a

#if LWIP_CALLBACK_API
    pcb->recv = tcp_recv_null;
 800e9dc:	68fb      	ldr	r3, [r7, #12]
 800e9de:	4a08      	ldr	r2, [pc, #32]	@ (800ea00 <tcp_alloc+0x104>)
 800e9e0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#endif /* LWIP_CALLBACK_API */

    /* Init KEEPALIVE timer */
    pcb->keep_idle  = TCP_KEEPIDLE_DEFAULT;
 800e9e4:	68fb      	ldr	r3, [r7, #12]
 800e9e6:	4a07      	ldr	r2, [pc, #28]	@ (800ea04 <tcp_alloc+0x108>)
 800e9e8:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
#if LWIP_TCP_KEEPALIVE
    pcb->keep_intvl = TCP_KEEPINTVL_DEFAULT;
    pcb->keep_cnt   = TCP_KEEPCNT_DEFAULT;
#endif /* LWIP_TCP_KEEPALIVE */
  }
  return pcb;
 800e9ec:	68fb      	ldr	r3, [r7, #12]
}
 800e9ee:	4618      	mov	r0, r3
 800e9f0:	3710      	adds	r7, #16
 800e9f2:	46bd      	mov	sp, r7
 800e9f4:	bd80      	pop	{r7, pc}
 800e9f6:	bf00      	nop
 800e9f8:	24007df8 	.word	0x24007df8
 800e9fc:	24007e0e 	.word	0x24007e0e
 800ea00:	0800e6b5 	.word	0x0800e6b5
 800ea04:	006ddd00 	.word	0x006ddd00

0800ea08 <tcp_pcb_purge>:
 *
 * @param pcb tcp_pcb to purge. The pcb itself is not deallocated!
 */
void
tcp_pcb_purge(struct tcp_pcb *pcb)
{
 800ea08:	b580      	push	{r7, lr}
 800ea0a:	b082      	sub	sp, #8
 800ea0c:	af00      	add	r7, sp, #0
 800ea0e:	6078      	str	r0, [r7, #4]
  LWIP_ERROR("tcp_pcb_purge: invalid pcb", pcb != NULL, return);
 800ea10:	687b      	ldr	r3, [r7, #4]
 800ea12:	2b00      	cmp	r3, #0
 800ea14:	d107      	bne.n	800ea26 <tcp_pcb_purge+0x1e>
 800ea16:	4b21      	ldr	r3, [pc, #132]	@ (800ea9c <tcp_pcb_purge+0x94>)
 800ea18:	f640 0251 	movw	r2, #2129	@ 0x851
 800ea1c:	4920      	ldr	r1, [pc, #128]	@ (800eaa0 <tcp_pcb_purge+0x98>)
 800ea1e:	4821      	ldr	r0, [pc, #132]	@ (800eaa4 <tcp_pcb_purge+0x9c>)
 800ea20:	f007 ff3c 	bl	801689c <iprintf>
 800ea24:	e037      	b.n	800ea96 <tcp_pcb_purge+0x8e>

  if (pcb->state != CLOSED &&
 800ea26:	687b      	ldr	r3, [r7, #4]
 800ea28:	7d1b      	ldrb	r3, [r3, #20]
 800ea2a:	2b00      	cmp	r3, #0
 800ea2c:	d033      	beq.n	800ea96 <tcp_pcb_purge+0x8e>
      pcb->state != TIME_WAIT &&
 800ea2e:	687b      	ldr	r3, [r7, #4]
 800ea30:	7d1b      	ldrb	r3, [r3, #20]
  if (pcb->state != CLOSED &&
 800ea32:	2b0a      	cmp	r3, #10
 800ea34:	d02f      	beq.n	800ea96 <tcp_pcb_purge+0x8e>
      pcb->state != LISTEN) {
 800ea36:	687b      	ldr	r3, [r7, #4]
 800ea38:	7d1b      	ldrb	r3, [r3, #20]
      pcb->state != TIME_WAIT &&
 800ea3a:	2b01      	cmp	r3, #1
 800ea3c:	d02b      	beq.n	800ea96 <tcp_pcb_purge+0x8e>

    LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge\n"));

    tcp_backlog_accepted(pcb);

    if (pcb->refused_data != NULL) {
 800ea3e:	687b      	ldr	r3, [r7, #4]
 800ea40:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800ea42:	2b00      	cmp	r3, #0
 800ea44:	d007      	beq.n	800ea56 <tcp_pcb_purge+0x4e>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->refused_data\n"));
      pbuf_free(pcb->refused_data);
 800ea46:	687b      	ldr	r3, [r7, #4]
 800ea48:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800ea4a:	4618      	mov	r0, r3
 800ea4c:	f7fe fac4 	bl	800cfd8 <pbuf_free>
      pcb->refused_data = NULL;
 800ea50:	687b      	ldr	r3, [r7, #4]
 800ea52:	2200      	movs	r2, #0
 800ea54:	679a      	str	r2, [r3, #120]	@ 0x78
    }
    if (pcb->unacked != NULL) {
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->unacked\n"));
    }
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL) {
 800ea56:	687b      	ldr	r3, [r7, #4]
 800ea58:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ea5a:	2b00      	cmp	r3, #0
 800ea5c:	d002      	beq.n	800ea64 <tcp_pcb_purge+0x5c>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->ooseq\n"));
      tcp_free_ooseq(pcb);
 800ea5e:	6878      	ldr	r0, [r7, #4]
 800ea60:	f000 f986 	bl	800ed70 <tcp_free_ooseq>
    }
#endif /* TCP_QUEUE_OOSEQ */

    /* Stop the retransmission timer as it will expect data on unacked
       queue if it fires */
    pcb->rtime = -1;
 800ea64:	687b      	ldr	r3, [r7, #4]
 800ea66:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800ea6a:	861a      	strh	r2, [r3, #48]	@ 0x30

    tcp_segs_free(pcb->unsent);
 800ea6c:	687b      	ldr	r3, [r7, #4]
 800ea6e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ea70:	4618      	mov	r0, r3
 800ea72:	f7ff fdc5 	bl	800e600 <tcp_segs_free>
    tcp_segs_free(pcb->unacked);
 800ea76:	687b      	ldr	r3, [r7, #4]
 800ea78:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ea7a:	4618      	mov	r0, r3
 800ea7c:	f7ff fdc0 	bl	800e600 <tcp_segs_free>
    pcb->unacked = pcb->unsent = NULL;
 800ea80:	687b      	ldr	r3, [r7, #4]
 800ea82:	2200      	movs	r2, #0
 800ea84:	66da      	str	r2, [r3, #108]	@ 0x6c
 800ea86:	687b      	ldr	r3, [r7, #4]
 800ea88:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 800ea8a:	687b      	ldr	r3, [r7, #4]
 800ea8c:	671a      	str	r2, [r3, #112]	@ 0x70
#if TCP_OVERSIZE
    pcb->unsent_oversize = 0;
 800ea8e:	687b      	ldr	r3, [r7, #4]
 800ea90:	2200      	movs	r2, #0
 800ea92:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
#endif /* TCP_OVERSIZE */
  }
}
 800ea96:	3708      	adds	r7, #8
 800ea98:	46bd      	mov	sp, r7
 800ea9a:	bd80      	pop	{r7, pc}
 800ea9c:	0801885c 	.word	0x0801885c
 800eaa0:	08018ea8 	.word	0x08018ea8
 800eaa4:	080188a0 	.word	0x080188a0

0800eaa8 <tcp_pcb_remove>:
 * @param pcblist PCB list to purge.
 * @param pcb tcp_pcb to purge. The pcb itself is NOT deallocated!
 */
void
tcp_pcb_remove(struct tcp_pcb **pcblist, struct tcp_pcb *pcb)
{
 800eaa8:	b580      	push	{r7, lr}
 800eaaa:	b084      	sub	sp, #16
 800eaac:	af00      	add	r7, sp, #0
 800eaae:	6078      	str	r0, [r7, #4]
 800eab0:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT("tcp_pcb_remove: invalid pcb", pcb != NULL);
 800eab2:	683b      	ldr	r3, [r7, #0]
 800eab4:	2b00      	cmp	r3, #0
 800eab6:	d106      	bne.n	800eac6 <tcp_pcb_remove+0x1e>
 800eab8:	4b3e      	ldr	r3, [pc, #248]	@ (800ebb4 <tcp_pcb_remove+0x10c>)
 800eaba:	f640 0283 	movw	r2, #2179	@ 0x883
 800eabe:	493e      	ldr	r1, [pc, #248]	@ (800ebb8 <tcp_pcb_remove+0x110>)
 800eac0:	483e      	ldr	r0, [pc, #248]	@ (800ebbc <tcp_pcb_remove+0x114>)
 800eac2:	f007 feeb 	bl	801689c <iprintf>
  LWIP_ASSERT("tcp_pcb_remove: invalid pcblist", pcblist != NULL);
 800eac6:	687b      	ldr	r3, [r7, #4]
 800eac8:	2b00      	cmp	r3, #0
 800eaca:	d106      	bne.n	800eada <tcp_pcb_remove+0x32>
 800eacc:	4b39      	ldr	r3, [pc, #228]	@ (800ebb4 <tcp_pcb_remove+0x10c>)
 800eace:	f640 0284 	movw	r2, #2180	@ 0x884
 800ead2:	493b      	ldr	r1, [pc, #236]	@ (800ebc0 <tcp_pcb_remove+0x118>)
 800ead4:	4839      	ldr	r0, [pc, #228]	@ (800ebbc <tcp_pcb_remove+0x114>)
 800ead6:	f007 fee1 	bl	801689c <iprintf>

  TCP_RMV(pcblist, pcb);
 800eada:	687b      	ldr	r3, [r7, #4]
 800eadc:	681b      	ldr	r3, [r3, #0]
 800eade:	683a      	ldr	r2, [r7, #0]
 800eae0:	429a      	cmp	r2, r3
 800eae2:	d105      	bne.n	800eaf0 <tcp_pcb_remove+0x48>
 800eae4:	687b      	ldr	r3, [r7, #4]
 800eae6:	681b      	ldr	r3, [r3, #0]
 800eae8:	68da      	ldr	r2, [r3, #12]
 800eaea:	687b      	ldr	r3, [r7, #4]
 800eaec:	601a      	str	r2, [r3, #0]
 800eaee:	e013      	b.n	800eb18 <tcp_pcb_remove+0x70>
 800eaf0:	687b      	ldr	r3, [r7, #4]
 800eaf2:	681b      	ldr	r3, [r3, #0]
 800eaf4:	60fb      	str	r3, [r7, #12]
 800eaf6:	e00c      	b.n	800eb12 <tcp_pcb_remove+0x6a>
 800eaf8:	68fb      	ldr	r3, [r7, #12]
 800eafa:	68db      	ldr	r3, [r3, #12]
 800eafc:	683a      	ldr	r2, [r7, #0]
 800eafe:	429a      	cmp	r2, r3
 800eb00:	d104      	bne.n	800eb0c <tcp_pcb_remove+0x64>
 800eb02:	683b      	ldr	r3, [r7, #0]
 800eb04:	68da      	ldr	r2, [r3, #12]
 800eb06:	68fb      	ldr	r3, [r7, #12]
 800eb08:	60da      	str	r2, [r3, #12]
 800eb0a:	e005      	b.n	800eb18 <tcp_pcb_remove+0x70>
 800eb0c:	68fb      	ldr	r3, [r7, #12]
 800eb0e:	68db      	ldr	r3, [r3, #12]
 800eb10:	60fb      	str	r3, [r7, #12]
 800eb12:	68fb      	ldr	r3, [r7, #12]
 800eb14:	2b00      	cmp	r3, #0
 800eb16:	d1ef      	bne.n	800eaf8 <tcp_pcb_remove+0x50>
 800eb18:	683b      	ldr	r3, [r7, #0]
 800eb1a:	2200      	movs	r2, #0
 800eb1c:	60da      	str	r2, [r3, #12]

  tcp_pcb_purge(pcb);
 800eb1e:	6838      	ldr	r0, [r7, #0]
 800eb20:	f7ff ff72 	bl	800ea08 <tcp_pcb_purge>

  /* if there is an outstanding delayed ACKs, send it */
  if ((pcb->state != TIME_WAIT) &&
 800eb24:	683b      	ldr	r3, [r7, #0]
 800eb26:	7d1b      	ldrb	r3, [r3, #20]
 800eb28:	2b0a      	cmp	r3, #10
 800eb2a:	d013      	beq.n	800eb54 <tcp_pcb_remove+0xac>
      (pcb->state != LISTEN) &&
 800eb2c:	683b      	ldr	r3, [r7, #0]
 800eb2e:	7d1b      	ldrb	r3, [r3, #20]
  if ((pcb->state != TIME_WAIT) &&
 800eb30:	2b01      	cmp	r3, #1
 800eb32:	d00f      	beq.n	800eb54 <tcp_pcb_remove+0xac>
      (pcb->flags & TF_ACK_DELAY)) {
 800eb34:	683b      	ldr	r3, [r7, #0]
 800eb36:	8b5b      	ldrh	r3, [r3, #26]
 800eb38:	f003 0301 	and.w	r3, r3, #1
      (pcb->state != LISTEN) &&
 800eb3c:	2b00      	cmp	r3, #0
 800eb3e:	d009      	beq.n	800eb54 <tcp_pcb_remove+0xac>
    tcp_ack_now(pcb);
 800eb40:	683b      	ldr	r3, [r7, #0]
 800eb42:	8b5b      	ldrh	r3, [r3, #26]
 800eb44:	f043 0302 	orr.w	r3, r3, #2
 800eb48:	b29a      	uxth	r2, r3
 800eb4a:	683b      	ldr	r3, [r7, #0]
 800eb4c:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 800eb4e:	6838      	ldr	r0, [r7, #0]
 800eb50:	f002 ff6a 	bl	8011a28 <tcp_output>
  }

  if (pcb->state != LISTEN) {
 800eb54:	683b      	ldr	r3, [r7, #0]
 800eb56:	7d1b      	ldrb	r3, [r3, #20]
 800eb58:	2b01      	cmp	r3, #1
 800eb5a:	d020      	beq.n	800eb9e <tcp_pcb_remove+0xf6>
    LWIP_ASSERT("unsent segments leaking", pcb->unsent == NULL);
 800eb5c:	683b      	ldr	r3, [r7, #0]
 800eb5e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800eb60:	2b00      	cmp	r3, #0
 800eb62:	d006      	beq.n	800eb72 <tcp_pcb_remove+0xca>
 800eb64:	4b13      	ldr	r3, [pc, #76]	@ (800ebb4 <tcp_pcb_remove+0x10c>)
 800eb66:	f640 0293 	movw	r2, #2195	@ 0x893
 800eb6a:	4916      	ldr	r1, [pc, #88]	@ (800ebc4 <tcp_pcb_remove+0x11c>)
 800eb6c:	4813      	ldr	r0, [pc, #76]	@ (800ebbc <tcp_pcb_remove+0x114>)
 800eb6e:	f007 fe95 	bl	801689c <iprintf>
    LWIP_ASSERT("unacked segments leaking", pcb->unacked == NULL);
 800eb72:	683b      	ldr	r3, [r7, #0]
 800eb74:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800eb76:	2b00      	cmp	r3, #0
 800eb78:	d006      	beq.n	800eb88 <tcp_pcb_remove+0xe0>
 800eb7a:	4b0e      	ldr	r3, [pc, #56]	@ (800ebb4 <tcp_pcb_remove+0x10c>)
 800eb7c:	f640 0294 	movw	r2, #2196	@ 0x894
 800eb80:	4911      	ldr	r1, [pc, #68]	@ (800ebc8 <tcp_pcb_remove+0x120>)
 800eb82:	480e      	ldr	r0, [pc, #56]	@ (800ebbc <tcp_pcb_remove+0x114>)
 800eb84:	f007 fe8a 	bl	801689c <iprintf>
#if TCP_QUEUE_OOSEQ
    LWIP_ASSERT("ooseq segments leaking", pcb->ooseq == NULL);
 800eb88:	683b      	ldr	r3, [r7, #0]
 800eb8a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800eb8c:	2b00      	cmp	r3, #0
 800eb8e:	d006      	beq.n	800eb9e <tcp_pcb_remove+0xf6>
 800eb90:	4b08      	ldr	r3, [pc, #32]	@ (800ebb4 <tcp_pcb_remove+0x10c>)
 800eb92:	f640 0296 	movw	r2, #2198	@ 0x896
 800eb96:	490d      	ldr	r1, [pc, #52]	@ (800ebcc <tcp_pcb_remove+0x124>)
 800eb98:	4808      	ldr	r0, [pc, #32]	@ (800ebbc <tcp_pcb_remove+0x114>)
 800eb9a:	f007 fe7f 	bl	801689c <iprintf>
#endif /* TCP_QUEUE_OOSEQ */
  }

  pcb->state = CLOSED;
 800eb9e:	683b      	ldr	r3, [r7, #0]
 800eba0:	2200      	movs	r2, #0
 800eba2:	751a      	strb	r2, [r3, #20]
  /* reset the local port to prevent the pcb from being 'bound' */
  pcb->local_port = 0;
 800eba4:	683b      	ldr	r3, [r7, #0]
 800eba6:	2200      	movs	r2, #0
 800eba8:	82da      	strh	r2, [r3, #22]

  LWIP_ASSERT("tcp_pcb_remove: tcp_pcbs_sane()", tcp_pcbs_sane());
}
 800ebaa:	bf00      	nop
 800ebac:	3710      	adds	r7, #16
 800ebae:	46bd      	mov	sp, r7
 800ebb0:	bd80      	pop	{r7, pc}
 800ebb2:	bf00      	nop
 800ebb4:	0801885c 	.word	0x0801885c
 800ebb8:	08018ec4 	.word	0x08018ec4
 800ebbc:	080188a0 	.word	0x080188a0
 800ebc0:	08018ee0 	.word	0x08018ee0
 800ebc4:	08018f00 	.word	0x08018f00
 800ebc8:	08018f18 	.word	0x08018f18
 800ebcc:	08018f34 	.word	0x08018f34

0800ebd0 <tcp_next_iss>:
 *
 * @return u32_t pseudo random sequence number
 */
u32_t
tcp_next_iss(struct tcp_pcb *pcb)
{
 800ebd0:	b580      	push	{r7, lr}
 800ebd2:	b082      	sub	sp, #8
 800ebd4:	af00      	add	r7, sp, #0
 800ebd6:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_next_iss: invalid pcb", pcb != NULL);
  return LWIP_HOOK_TCP_ISN(&pcb->local_ip, pcb->local_port, &pcb->remote_ip, pcb->remote_port);
#else /* LWIP_HOOK_TCP_ISN */
  static u32_t iss = 6510;

  LWIP_ASSERT("tcp_next_iss: invalid pcb", pcb != NULL);
 800ebd8:	687b      	ldr	r3, [r7, #4]
 800ebda:	2b00      	cmp	r3, #0
 800ebdc:	d106      	bne.n	800ebec <tcp_next_iss+0x1c>
 800ebde:	4b0a      	ldr	r3, [pc, #40]	@ (800ec08 <tcp_next_iss+0x38>)
 800ebe0:	f640 02af 	movw	r2, #2223	@ 0x8af
 800ebe4:	4909      	ldr	r1, [pc, #36]	@ (800ec0c <tcp_next_iss+0x3c>)
 800ebe6:	480a      	ldr	r0, [pc, #40]	@ (800ec10 <tcp_next_iss+0x40>)
 800ebe8:	f007 fe58 	bl	801689c <iprintf>
  LWIP_UNUSED_ARG(pcb);

  iss += tcp_ticks;       /* XXX */
 800ebec:	4b09      	ldr	r3, [pc, #36]	@ (800ec14 <tcp_next_iss+0x44>)
 800ebee:	681a      	ldr	r2, [r3, #0]
 800ebf0:	4b09      	ldr	r3, [pc, #36]	@ (800ec18 <tcp_next_iss+0x48>)
 800ebf2:	681b      	ldr	r3, [r3, #0]
 800ebf4:	4413      	add	r3, r2
 800ebf6:	4a07      	ldr	r2, [pc, #28]	@ (800ec14 <tcp_next_iss+0x44>)
 800ebf8:	6013      	str	r3, [r2, #0]
  return iss;
 800ebfa:	4b06      	ldr	r3, [pc, #24]	@ (800ec14 <tcp_next_iss+0x44>)
 800ebfc:	681b      	ldr	r3, [r3, #0]
#endif /* LWIP_HOOK_TCP_ISN */
}
 800ebfe:	4618      	mov	r0, r3
 800ec00:	3708      	adds	r7, #8
 800ec02:	46bd      	mov	sp, r7
 800ec04:	bd80      	pop	{r7, pc}
 800ec06:	bf00      	nop
 800ec08:	0801885c 	.word	0x0801885c
 800ec0c:	08018f4c 	.word	0x08018f4c
 800ec10:	080188a0 	.word	0x080188a0
 800ec14:	2400002c 	.word	0x2400002c
 800ec18:	24007df8 	.word	0x24007df8

0800ec1c <tcp_eff_send_mss_netif>:
 * by calculating the minimum of TCP_MSS and the mtu (if set) of the target
 * netif (if not NULL).
 */
u16_t
tcp_eff_send_mss_netif(u16_t sendmss, struct netif *outif, const ip_addr_t *dest)
{
 800ec1c:	b580      	push	{r7, lr}
 800ec1e:	b086      	sub	sp, #24
 800ec20:	af00      	add	r7, sp, #0
 800ec22:	4603      	mov	r3, r0
 800ec24:	60b9      	str	r1, [r7, #8]
 800ec26:	607a      	str	r2, [r7, #4]
 800ec28:	81fb      	strh	r3, [r7, #14]
  u16_t mss_s;
  u16_t mtu;

  LWIP_UNUSED_ARG(dest); /* in case IPv6 is disabled */

  LWIP_ASSERT("tcp_eff_send_mss_netif: invalid dst_ip", dest != NULL);
 800ec2a:	687b      	ldr	r3, [r7, #4]
 800ec2c:	2b00      	cmp	r3, #0
 800ec2e:	d106      	bne.n	800ec3e <tcp_eff_send_mss_netif+0x22>
 800ec30:	4b14      	ldr	r3, [pc, #80]	@ (800ec84 <tcp_eff_send_mss_netif+0x68>)
 800ec32:	f640 02c5 	movw	r2, #2245	@ 0x8c5
 800ec36:	4914      	ldr	r1, [pc, #80]	@ (800ec88 <tcp_eff_send_mss_netif+0x6c>)
 800ec38:	4814      	ldr	r0, [pc, #80]	@ (800ec8c <tcp_eff_send_mss_netif+0x70>)
 800ec3a:	f007 fe2f 	bl	801689c <iprintf>
  else
#endif /* LWIP_IPV4 */
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
  {
    if (outif == NULL) {
 800ec3e:	68bb      	ldr	r3, [r7, #8]
 800ec40:	2b00      	cmp	r3, #0
 800ec42:	d101      	bne.n	800ec48 <tcp_eff_send_mss_netif+0x2c>
      return sendmss;
 800ec44:	89fb      	ldrh	r3, [r7, #14]
 800ec46:	e019      	b.n	800ec7c <tcp_eff_send_mss_netif+0x60>
    }
    mtu = outif->mtu;
 800ec48:	68bb      	ldr	r3, [r7, #8]
 800ec4a:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 800ec4c:	82fb      	strh	r3, [r7, #22]
  }
#endif /* LWIP_IPV4 */

  if (mtu != 0) {
 800ec4e:	8afb      	ldrh	r3, [r7, #22]
 800ec50:	2b00      	cmp	r3, #0
 800ec52:	d012      	beq.n	800ec7a <tcp_eff_send_mss_netif+0x5e>
    else
#endif /* LWIP_IPV4 */
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
    {
      offset = IP_HLEN + TCP_HLEN;
 800ec54:	2328      	movs	r3, #40	@ 0x28
 800ec56:	82bb      	strh	r3, [r7, #20]
    }
#endif /* LWIP_IPV4 */
    mss_s = (mtu > offset) ? (u16_t)(mtu - offset) : 0;
 800ec58:	8afa      	ldrh	r2, [r7, #22]
 800ec5a:	8abb      	ldrh	r3, [r7, #20]
 800ec5c:	429a      	cmp	r2, r3
 800ec5e:	d904      	bls.n	800ec6a <tcp_eff_send_mss_netif+0x4e>
 800ec60:	8afa      	ldrh	r2, [r7, #22]
 800ec62:	8abb      	ldrh	r3, [r7, #20]
 800ec64:	1ad3      	subs	r3, r2, r3
 800ec66:	b29b      	uxth	r3, r3
 800ec68:	e000      	b.n	800ec6c <tcp_eff_send_mss_netif+0x50>
 800ec6a:	2300      	movs	r3, #0
 800ec6c:	827b      	strh	r3, [r7, #18]
    /* RFC 1122, chap 4.2.2.6:
     * Eff.snd.MSS = min(SendMSS+20, MMS_S) - TCPhdrsize - IPoptionsize
     * We correct for TCP options in tcp_write(), and don't support IP options.
     */
    sendmss = LWIP_MIN(sendmss, mss_s);
 800ec6e:	8a7a      	ldrh	r2, [r7, #18]
 800ec70:	89fb      	ldrh	r3, [r7, #14]
 800ec72:	4293      	cmp	r3, r2
 800ec74:	bf28      	it	cs
 800ec76:	4613      	movcs	r3, r2
 800ec78:	81fb      	strh	r3, [r7, #14]
  }
  return sendmss;
 800ec7a:	89fb      	ldrh	r3, [r7, #14]
}
 800ec7c:	4618      	mov	r0, r3
 800ec7e:	3718      	adds	r7, #24
 800ec80:	46bd      	mov	sp, r7
 800ec82:	bd80      	pop	{r7, pc}
 800ec84:	0801885c 	.word	0x0801885c
 800ec88:	08018f68 	.word	0x08018f68
 800ec8c:	080188a0 	.word	0x080188a0

0800ec90 <tcp_netif_ip_addr_changed_pcblist>:
#endif /* TCP_CALCULATE_EFF_SEND_MSS */

/** Helper function for tcp_netif_ip_addr_changed() that iterates a pcb list */
static void
tcp_netif_ip_addr_changed_pcblist(const ip_addr_t *old_addr, struct tcp_pcb *pcb_list)
{
 800ec90:	b580      	push	{r7, lr}
 800ec92:	b084      	sub	sp, #16
 800ec94:	af00      	add	r7, sp, #0
 800ec96:	6078      	str	r0, [r7, #4]
 800ec98:	6039      	str	r1, [r7, #0]
  struct tcp_pcb *pcb;
  pcb = pcb_list;
 800ec9a:	683b      	ldr	r3, [r7, #0]
 800ec9c:	60fb      	str	r3, [r7, #12]

  LWIP_ASSERT("tcp_netif_ip_addr_changed_pcblist: invalid old_addr", old_addr != NULL);
 800ec9e:	687b      	ldr	r3, [r7, #4]
 800eca0:	2b00      	cmp	r3, #0
 800eca2:	d119      	bne.n	800ecd8 <tcp_netif_ip_addr_changed_pcblist+0x48>
 800eca4:	4b10      	ldr	r3, [pc, #64]	@ (800ece8 <tcp_netif_ip_addr_changed_pcblist+0x58>)
 800eca6:	f44f 6210 	mov.w	r2, #2304	@ 0x900
 800ecaa:	4910      	ldr	r1, [pc, #64]	@ (800ecec <tcp_netif_ip_addr_changed_pcblist+0x5c>)
 800ecac:	4810      	ldr	r0, [pc, #64]	@ (800ecf0 <tcp_netif_ip_addr_changed_pcblist+0x60>)
 800ecae:	f007 fdf5 	bl	801689c <iprintf>

  while (pcb != NULL) {
 800ecb2:	e011      	b.n	800ecd8 <tcp_netif_ip_addr_changed_pcblist+0x48>
    /* PCB bound to current local interface address? */
    if (ip_addr_cmp(&pcb->local_ip, old_addr)
 800ecb4:	68fb      	ldr	r3, [r7, #12]
 800ecb6:	681a      	ldr	r2, [r3, #0]
 800ecb8:	687b      	ldr	r3, [r7, #4]
 800ecba:	681b      	ldr	r3, [r3, #0]
 800ecbc:	429a      	cmp	r2, r3
 800ecbe:	d108      	bne.n	800ecd2 <tcp_netif_ip_addr_changed_pcblist+0x42>
        /* connections to link-local addresses must persist (RFC3927 ch. 1.9) */
        && (!IP_IS_V4_VAL(pcb->local_ip) || !ip4_addr_islinklocal(ip_2_ip4(&pcb->local_ip)))
#endif /* LWIP_AUTOIP */
       ) {
      /* this connection must be aborted */
      struct tcp_pcb *next = pcb->next;
 800ecc0:	68fb      	ldr	r3, [r7, #12]
 800ecc2:	68db      	ldr	r3, [r3, #12]
 800ecc4:	60bb      	str	r3, [r7, #8]
      LWIP_DEBUGF(NETIF_DEBUG | LWIP_DBG_STATE, ("netif_set_ipaddr: aborting TCP pcb %p\n", (void *)pcb));
      tcp_abort(pcb);
 800ecc6:	68f8      	ldr	r0, [r7, #12]
 800ecc8:	f7fe ffc0 	bl	800dc4c <tcp_abort>
      pcb = next;
 800eccc:	68bb      	ldr	r3, [r7, #8]
 800ecce:	60fb      	str	r3, [r7, #12]
 800ecd0:	e002      	b.n	800ecd8 <tcp_netif_ip_addr_changed_pcblist+0x48>
    } else {
      pcb = pcb->next;
 800ecd2:	68fb      	ldr	r3, [r7, #12]
 800ecd4:	68db      	ldr	r3, [r3, #12]
 800ecd6:	60fb      	str	r3, [r7, #12]
  while (pcb != NULL) {
 800ecd8:	68fb      	ldr	r3, [r7, #12]
 800ecda:	2b00      	cmp	r3, #0
 800ecdc:	d1ea      	bne.n	800ecb4 <tcp_netif_ip_addr_changed_pcblist+0x24>
    }
  }
}
 800ecde:	bf00      	nop
 800ece0:	bf00      	nop
 800ece2:	3710      	adds	r7, #16
 800ece4:	46bd      	mov	sp, r7
 800ece6:	bd80      	pop	{r7, pc}
 800ece8:	0801885c 	.word	0x0801885c
 800ecec:	08018f90 	.word	0x08018f90
 800ecf0:	080188a0 	.word	0x080188a0

0800ecf4 <tcp_netif_ip_addr_changed>:
 * @param old_addr IP address of the netif before change
 * @param new_addr IP address of the netif after change or NULL if netif has been removed
 */
void
tcp_netif_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 800ecf4:	b580      	push	{r7, lr}
 800ecf6:	b084      	sub	sp, #16
 800ecf8:	af00      	add	r7, sp, #0
 800ecfa:	6078      	str	r0, [r7, #4]
 800ecfc:	6039      	str	r1, [r7, #0]
  struct tcp_pcb_listen *lpcb;

  if (!ip_addr_isany(old_addr)) {
 800ecfe:	687b      	ldr	r3, [r7, #4]
 800ed00:	2b00      	cmp	r3, #0
 800ed02:	d02a      	beq.n	800ed5a <tcp_netif_ip_addr_changed+0x66>
 800ed04:	687b      	ldr	r3, [r7, #4]
 800ed06:	681b      	ldr	r3, [r3, #0]
 800ed08:	2b00      	cmp	r3, #0
 800ed0a:	d026      	beq.n	800ed5a <tcp_netif_ip_addr_changed+0x66>
    tcp_netif_ip_addr_changed_pcblist(old_addr, tcp_active_pcbs);
 800ed0c:	4b15      	ldr	r3, [pc, #84]	@ (800ed64 <tcp_netif_ip_addr_changed+0x70>)
 800ed0e:	681b      	ldr	r3, [r3, #0]
 800ed10:	4619      	mov	r1, r3
 800ed12:	6878      	ldr	r0, [r7, #4]
 800ed14:	f7ff ffbc 	bl	800ec90 <tcp_netif_ip_addr_changed_pcblist>
    tcp_netif_ip_addr_changed_pcblist(old_addr, tcp_bound_pcbs);
 800ed18:	4b13      	ldr	r3, [pc, #76]	@ (800ed68 <tcp_netif_ip_addr_changed+0x74>)
 800ed1a:	681b      	ldr	r3, [r3, #0]
 800ed1c:	4619      	mov	r1, r3
 800ed1e:	6878      	ldr	r0, [r7, #4]
 800ed20:	f7ff ffb6 	bl	800ec90 <tcp_netif_ip_addr_changed_pcblist>

    if (!ip_addr_isany(new_addr)) {
 800ed24:	683b      	ldr	r3, [r7, #0]
 800ed26:	2b00      	cmp	r3, #0
 800ed28:	d017      	beq.n	800ed5a <tcp_netif_ip_addr_changed+0x66>
 800ed2a:	683b      	ldr	r3, [r7, #0]
 800ed2c:	681b      	ldr	r3, [r3, #0]
 800ed2e:	2b00      	cmp	r3, #0
 800ed30:	d013      	beq.n	800ed5a <tcp_netif_ip_addr_changed+0x66>
      /* PCB bound to current local interface address? */
      for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 800ed32:	4b0e      	ldr	r3, [pc, #56]	@ (800ed6c <tcp_netif_ip_addr_changed+0x78>)
 800ed34:	681b      	ldr	r3, [r3, #0]
 800ed36:	60fb      	str	r3, [r7, #12]
 800ed38:	e00c      	b.n	800ed54 <tcp_netif_ip_addr_changed+0x60>
        /* PCB bound to current local interface address? */
        if (ip_addr_cmp(&lpcb->local_ip, old_addr)) {
 800ed3a:	68fb      	ldr	r3, [r7, #12]
 800ed3c:	681a      	ldr	r2, [r3, #0]
 800ed3e:	687b      	ldr	r3, [r7, #4]
 800ed40:	681b      	ldr	r3, [r3, #0]
 800ed42:	429a      	cmp	r2, r3
 800ed44:	d103      	bne.n	800ed4e <tcp_netif_ip_addr_changed+0x5a>
          /* The PCB is listening to the old ipaddr and
            * is set to listen to the new one instead */
          ip_addr_copy(lpcb->local_ip, *new_addr);
 800ed46:	683b      	ldr	r3, [r7, #0]
 800ed48:	681a      	ldr	r2, [r3, #0]
 800ed4a:	68fb      	ldr	r3, [r7, #12]
 800ed4c:	601a      	str	r2, [r3, #0]
      for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 800ed4e:	68fb      	ldr	r3, [r7, #12]
 800ed50:	68db      	ldr	r3, [r3, #12]
 800ed52:	60fb      	str	r3, [r7, #12]
 800ed54:	68fb      	ldr	r3, [r7, #12]
 800ed56:	2b00      	cmp	r3, #0
 800ed58:	d1ef      	bne.n	800ed3a <tcp_netif_ip_addr_changed+0x46>
        }
      }
    }
  }
}
 800ed5a:	bf00      	nop
 800ed5c:	3710      	adds	r7, #16
 800ed5e:	46bd      	mov	sp, r7
 800ed60:	bd80      	pop	{r7, pc}
 800ed62:	bf00      	nop
 800ed64:	24007e04 	.word	0x24007e04
 800ed68:	24007dfc 	.word	0x24007dfc
 800ed6c:	24007e00 	.word	0x24007e00

0800ed70 <tcp_free_ooseq>:

#if TCP_QUEUE_OOSEQ
/* Free all ooseq pbufs (and possibly reset SACK state) */
void
tcp_free_ooseq(struct tcp_pcb *pcb)
{
 800ed70:	b580      	push	{r7, lr}
 800ed72:	b082      	sub	sp, #8
 800ed74:	af00      	add	r7, sp, #0
 800ed76:	6078      	str	r0, [r7, #4]
  if (pcb->ooseq) {
 800ed78:	687b      	ldr	r3, [r7, #4]
 800ed7a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ed7c:	2b00      	cmp	r3, #0
 800ed7e:	d007      	beq.n	800ed90 <tcp_free_ooseq+0x20>
    tcp_segs_free(pcb->ooseq);
 800ed80:	687b      	ldr	r3, [r7, #4]
 800ed82:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ed84:	4618      	mov	r0, r3
 800ed86:	f7ff fc3b 	bl	800e600 <tcp_segs_free>
    pcb->ooseq = NULL;
 800ed8a:	687b      	ldr	r3, [r7, #4]
 800ed8c:	2200      	movs	r2, #0
 800ed8e:	675a      	str	r2, [r3, #116]	@ 0x74
#if LWIP_TCP_SACK_OUT
    memset(pcb->rcv_sacks, 0, sizeof(pcb->rcv_sacks));
#endif /* LWIP_TCP_SACK_OUT */
  }
}
 800ed90:	bf00      	nop
 800ed92:	3708      	adds	r7, #8
 800ed94:	46bd      	mov	sp, r7
 800ed96:	bd80      	pop	{r7, pc}

0800ed98 <tcp_input>:
 * @param p received TCP segment to process (p->payload pointing to the TCP header)
 * @param inp network interface on which this segment was received
 */
void
tcp_input(struct pbuf *p, struct netif *inp)
{
 800ed98:	b590      	push	{r4, r7, lr}
 800ed9a:	b08d      	sub	sp, #52	@ 0x34
 800ed9c:	af04      	add	r7, sp, #16
 800ed9e:	6078      	str	r0, [r7, #4]
 800eda0:	6039      	str	r1, [r7, #0]
#endif /* SO_REUSE */
  u8_t hdrlen_bytes;
  err_t err;

  LWIP_UNUSED_ARG(inp);
  LWIP_ASSERT_CORE_LOCKED();
 800eda2:	f7f8 fc43 	bl	800762c <sys_check_core_locking>
  LWIP_ASSERT("tcp_input: invalid pbuf", p != NULL);
 800eda6:	687b      	ldr	r3, [r7, #4]
 800eda8:	2b00      	cmp	r3, #0
 800edaa:	d105      	bne.n	800edb8 <tcp_input+0x20>
 800edac:	4b9b      	ldr	r3, [pc, #620]	@ (800f01c <tcp_input+0x284>)
 800edae:	2283      	movs	r2, #131	@ 0x83
 800edb0:	499b      	ldr	r1, [pc, #620]	@ (800f020 <tcp_input+0x288>)
 800edb2:	489c      	ldr	r0, [pc, #624]	@ (800f024 <tcp_input+0x28c>)
 800edb4:	f007 fd72 	bl	801689c <iprintf>
  PERF_START;

  TCP_STATS_INC(tcp.recv);
  MIB2_STATS_INC(mib2.tcpinsegs);

  tcphdr = (struct tcp_hdr *)p->payload;
 800edb8:	687b      	ldr	r3, [r7, #4]
 800edba:	685b      	ldr	r3, [r3, #4]
 800edbc:	4a9a      	ldr	r2, [pc, #616]	@ (800f028 <tcp_input+0x290>)
 800edbe:	6013      	str	r3, [r2, #0]
#if TCP_INPUT_DEBUG
  tcp_debug_print(tcphdr);
#endif

  /* Check that TCP header fits in payload */
  if (p->len < TCP_HLEN) {
 800edc0:	687b      	ldr	r3, [r7, #4]
 800edc2:	895b      	ldrh	r3, [r3, #10]
 800edc4:	2b13      	cmp	r3, #19
 800edc6:	f240 83d1 	bls.w	800f56c <tcp_input+0x7d4>
    TCP_STATS_INC(tcp.lenerr);
    goto dropped;
  }

  /* Don't even process incoming broadcasts/multicasts. */
  if (ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif()) ||
 800edca:	4b98      	ldr	r3, [pc, #608]	@ (800f02c <tcp_input+0x294>)
 800edcc:	695b      	ldr	r3, [r3, #20]
 800edce:	4a97      	ldr	r2, [pc, #604]	@ (800f02c <tcp_input+0x294>)
 800edd0:	6812      	ldr	r2, [r2, #0]
 800edd2:	4611      	mov	r1, r2
 800edd4:	4618      	mov	r0, r3
 800edd6:	f005 ff53 	bl	8014c80 <ip4_addr_isbroadcast_u32>
 800edda:	4603      	mov	r3, r0
 800eddc:	2b00      	cmp	r3, #0
 800edde:	f040 83c7 	bne.w	800f570 <tcp_input+0x7d8>
      ip_addr_ismulticast(ip_current_dest_addr())) {
 800ede2:	4b92      	ldr	r3, [pc, #584]	@ (800f02c <tcp_input+0x294>)
 800ede4:	695b      	ldr	r3, [r3, #20]
 800ede6:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
  if (ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif()) ||
 800edea:	2be0      	cmp	r3, #224	@ 0xe0
 800edec:	f000 83c0 	beq.w	800f570 <tcp_input+0x7d8>
    }
  }
#endif /* CHECKSUM_CHECK_TCP */

  /* sanity-check header length */
  hdrlen_bytes = TCPH_HDRLEN_BYTES(tcphdr);
 800edf0:	4b8d      	ldr	r3, [pc, #564]	@ (800f028 <tcp_input+0x290>)
 800edf2:	681b      	ldr	r3, [r3, #0]
 800edf4:	899b      	ldrh	r3, [r3, #12]
 800edf6:	b29b      	uxth	r3, r3
 800edf8:	4618      	mov	r0, r3
 800edfa:	f7fc fc4b 	bl	800b694 <lwip_htons>
 800edfe:	4603      	mov	r3, r0
 800ee00:	0b1b      	lsrs	r3, r3, #12
 800ee02:	b29b      	uxth	r3, r3
 800ee04:	b2db      	uxtb	r3, r3
 800ee06:	009b      	lsls	r3, r3, #2
 800ee08:	74bb      	strb	r3, [r7, #18]
  if ((hdrlen_bytes < TCP_HLEN) || (hdrlen_bytes > p->tot_len)) {
 800ee0a:	7cbb      	ldrb	r3, [r7, #18]
 800ee0c:	2b13      	cmp	r3, #19
 800ee0e:	f240 83b1 	bls.w	800f574 <tcp_input+0x7dc>
 800ee12:	7cbb      	ldrb	r3, [r7, #18]
 800ee14:	b29a      	uxth	r2, r3
 800ee16:	687b      	ldr	r3, [r7, #4]
 800ee18:	891b      	ldrh	r3, [r3, #8]
 800ee1a:	429a      	cmp	r2, r3
 800ee1c:	f200 83aa 	bhi.w	800f574 <tcp_input+0x7dc>
    goto dropped;
  }

  /* Move the payload pointer in the pbuf so that it points to the
     TCP data instead of the TCP header. */
  tcphdr_optlen = (u16_t)(hdrlen_bytes - TCP_HLEN);
 800ee20:	7cbb      	ldrb	r3, [r7, #18]
 800ee22:	b29b      	uxth	r3, r3
 800ee24:	3b14      	subs	r3, #20
 800ee26:	b29a      	uxth	r2, r3
 800ee28:	4b81      	ldr	r3, [pc, #516]	@ (800f030 <tcp_input+0x298>)
 800ee2a:	801a      	strh	r2, [r3, #0]
  tcphdr_opt2 = NULL;
 800ee2c:	4b81      	ldr	r3, [pc, #516]	@ (800f034 <tcp_input+0x29c>)
 800ee2e:	2200      	movs	r2, #0
 800ee30:	601a      	str	r2, [r3, #0]
  if (p->len >= hdrlen_bytes) {
 800ee32:	687b      	ldr	r3, [r7, #4]
 800ee34:	895a      	ldrh	r2, [r3, #10]
 800ee36:	7cbb      	ldrb	r3, [r7, #18]
 800ee38:	b29b      	uxth	r3, r3
 800ee3a:	429a      	cmp	r2, r3
 800ee3c:	d309      	bcc.n	800ee52 <tcp_input+0xba>
    /* all options are in the first pbuf */
    tcphdr_opt1len = tcphdr_optlen;
 800ee3e:	4b7c      	ldr	r3, [pc, #496]	@ (800f030 <tcp_input+0x298>)
 800ee40:	881a      	ldrh	r2, [r3, #0]
 800ee42:	4b7d      	ldr	r3, [pc, #500]	@ (800f038 <tcp_input+0x2a0>)
 800ee44:	801a      	strh	r2, [r3, #0]
    pbuf_remove_header(p, hdrlen_bytes); /* cannot fail */
 800ee46:	7cbb      	ldrb	r3, [r7, #18]
 800ee48:	4619      	mov	r1, r3
 800ee4a:	6878      	ldr	r0, [r7, #4]
 800ee4c:	f7fe f83e 	bl	800cecc <pbuf_remove_header>
 800ee50:	e04e      	b.n	800eef0 <tcp_input+0x158>
  } else {
    u16_t opt2len;
    /* TCP header fits into first pbuf, options don't - data is in the next pbuf */
    /* there must be a next pbuf, due to hdrlen_bytes sanity check above */
    LWIP_ASSERT("p->next != NULL", p->next != NULL);
 800ee52:	687b      	ldr	r3, [r7, #4]
 800ee54:	681b      	ldr	r3, [r3, #0]
 800ee56:	2b00      	cmp	r3, #0
 800ee58:	d105      	bne.n	800ee66 <tcp_input+0xce>
 800ee5a:	4b70      	ldr	r3, [pc, #448]	@ (800f01c <tcp_input+0x284>)
 800ee5c:	22c2      	movs	r2, #194	@ 0xc2
 800ee5e:	4977      	ldr	r1, [pc, #476]	@ (800f03c <tcp_input+0x2a4>)
 800ee60:	4870      	ldr	r0, [pc, #448]	@ (800f024 <tcp_input+0x28c>)
 800ee62:	f007 fd1b 	bl	801689c <iprintf>

    /* advance over the TCP header (cannot fail) */
    pbuf_remove_header(p, TCP_HLEN);
 800ee66:	2114      	movs	r1, #20
 800ee68:	6878      	ldr	r0, [r7, #4]
 800ee6a:	f7fe f82f 	bl	800cecc <pbuf_remove_header>

    /* determine how long the first and second parts of the options are */
    tcphdr_opt1len = p->len;
 800ee6e:	687b      	ldr	r3, [r7, #4]
 800ee70:	895a      	ldrh	r2, [r3, #10]
 800ee72:	4b71      	ldr	r3, [pc, #452]	@ (800f038 <tcp_input+0x2a0>)
 800ee74:	801a      	strh	r2, [r3, #0]
    opt2len = (u16_t)(tcphdr_optlen - tcphdr_opt1len);
 800ee76:	4b6e      	ldr	r3, [pc, #440]	@ (800f030 <tcp_input+0x298>)
 800ee78:	881a      	ldrh	r2, [r3, #0]
 800ee7a:	4b6f      	ldr	r3, [pc, #444]	@ (800f038 <tcp_input+0x2a0>)
 800ee7c:	881b      	ldrh	r3, [r3, #0]
 800ee7e:	1ad3      	subs	r3, r2, r3
 800ee80:	823b      	strh	r3, [r7, #16]

    /* options continue in the next pbuf: set p to zero length and hide the
        options in the next pbuf (adjusting p->tot_len) */
    pbuf_remove_header(p, tcphdr_opt1len);
 800ee82:	4b6d      	ldr	r3, [pc, #436]	@ (800f038 <tcp_input+0x2a0>)
 800ee84:	881b      	ldrh	r3, [r3, #0]
 800ee86:	4619      	mov	r1, r3
 800ee88:	6878      	ldr	r0, [r7, #4]
 800ee8a:	f7fe f81f 	bl	800cecc <pbuf_remove_header>

    /* check that the options fit in the second pbuf */
    if (opt2len > p->next->len) {
 800ee8e:	687b      	ldr	r3, [r7, #4]
 800ee90:	681b      	ldr	r3, [r3, #0]
 800ee92:	895b      	ldrh	r3, [r3, #10]
 800ee94:	8a3a      	ldrh	r2, [r7, #16]
 800ee96:	429a      	cmp	r2, r3
 800ee98:	f200 836e 	bhi.w	800f578 <tcp_input+0x7e0>
      TCP_STATS_INC(tcp.lenerr);
      goto dropped;
    }

    /* remember the pointer to the second part of the options */
    tcphdr_opt2 = (u8_t *)p->next->payload;
 800ee9c:	687b      	ldr	r3, [r7, #4]
 800ee9e:	681b      	ldr	r3, [r3, #0]
 800eea0:	685b      	ldr	r3, [r3, #4]
 800eea2:	4a64      	ldr	r2, [pc, #400]	@ (800f034 <tcp_input+0x29c>)
 800eea4:	6013      	str	r3, [r2, #0]

    /* advance p->next to point after the options, and manually
        adjust p->tot_len to keep it consistent with the changed p->next */
    pbuf_remove_header(p->next, opt2len);
 800eea6:	687b      	ldr	r3, [r7, #4]
 800eea8:	681b      	ldr	r3, [r3, #0]
 800eeaa:	8a3a      	ldrh	r2, [r7, #16]
 800eeac:	4611      	mov	r1, r2
 800eeae:	4618      	mov	r0, r3
 800eeb0:	f7fe f80c 	bl	800cecc <pbuf_remove_header>
    p->tot_len = (u16_t)(p->tot_len - opt2len);
 800eeb4:	687b      	ldr	r3, [r7, #4]
 800eeb6:	891a      	ldrh	r2, [r3, #8]
 800eeb8:	8a3b      	ldrh	r3, [r7, #16]
 800eeba:	1ad3      	subs	r3, r2, r3
 800eebc:	b29a      	uxth	r2, r3
 800eebe:	687b      	ldr	r3, [r7, #4]
 800eec0:	811a      	strh	r2, [r3, #8]

    LWIP_ASSERT("p->len == 0", p->len == 0);
 800eec2:	687b      	ldr	r3, [r7, #4]
 800eec4:	895b      	ldrh	r3, [r3, #10]
 800eec6:	2b00      	cmp	r3, #0
 800eec8:	d005      	beq.n	800eed6 <tcp_input+0x13e>
 800eeca:	4b54      	ldr	r3, [pc, #336]	@ (800f01c <tcp_input+0x284>)
 800eecc:	22df      	movs	r2, #223	@ 0xdf
 800eece:	495c      	ldr	r1, [pc, #368]	@ (800f040 <tcp_input+0x2a8>)
 800eed0:	4854      	ldr	r0, [pc, #336]	@ (800f024 <tcp_input+0x28c>)
 800eed2:	f007 fce3 	bl	801689c <iprintf>
    LWIP_ASSERT("p->tot_len == p->next->tot_len", p->tot_len == p->next->tot_len);
 800eed6:	687b      	ldr	r3, [r7, #4]
 800eed8:	891a      	ldrh	r2, [r3, #8]
 800eeda:	687b      	ldr	r3, [r7, #4]
 800eedc:	681b      	ldr	r3, [r3, #0]
 800eede:	891b      	ldrh	r3, [r3, #8]
 800eee0:	429a      	cmp	r2, r3
 800eee2:	d005      	beq.n	800eef0 <tcp_input+0x158>
 800eee4:	4b4d      	ldr	r3, [pc, #308]	@ (800f01c <tcp_input+0x284>)
 800eee6:	22e0      	movs	r2, #224	@ 0xe0
 800eee8:	4956      	ldr	r1, [pc, #344]	@ (800f044 <tcp_input+0x2ac>)
 800eeea:	484e      	ldr	r0, [pc, #312]	@ (800f024 <tcp_input+0x28c>)
 800eeec:	f007 fcd6 	bl	801689c <iprintf>
  }

  /* Convert fields in TCP header to host byte order. */
  tcphdr->src = lwip_ntohs(tcphdr->src);
 800eef0:	4b4d      	ldr	r3, [pc, #308]	@ (800f028 <tcp_input+0x290>)
 800eef2:	681b      	ldr	r3, [r3, #0]
 800eef4:	881b      	ldrh	r3, [r3, #0]
 800eef6:	b29b      	uxth	r3, r3
 800eef8:	4a4b      	ldr	r2, [pc, #300]	@ (800f028 <tcp_input+0x290>)
 800eefa:	6814      	ldr	r4, [r2, #0]
 800eefc:	4618      	mov	r0, r3
 800eefe:	f7fc fbc9 	bl	800b694 <lwip_htons>
 800ef02:	4603      	mov	r3, r0
 800ef04:	8023      	strh	r3, [r4, #0]
  tcphdr->dest = lwip_ntohs(tcphdr->dest);
 800ef06:	4b48      	ldr	r3, [pc, #288]	@ (800f028 <tcp_input+0x290>)
 800ef08:	681b      	ldr	r3, [r3, #0]
 800ef0a:	885b      	ldrh	r3, [r3, #2]
 800ef0c:	b29b      	uxth	r3, r3
 800ef0e:	4a46      	ldr	r2, [pc, #280]	@ (800f028 <tcp_input+0x290>)
 800ef10:	6814      	ldr	r4, [r2, #0]
 800ef12:	4618      	mov	r0, r3
 800ef14:	f7fc fbbe 	bl	800b694 <lwip_htons>
 800ef18:	4603      	mov	r3, r0
 800ef1a:	8063      	strh	r3, [r4, #2]
  seqno = tcphdr->seqno = lwip_ntohl(tcphdr->seqno);
 800ef1c:	4b42      	ldr	r3, [pc, #264]	@ (800f028 <tcp_input+0x290>)
 800ef1e:	681b      	ldr	r3, [r3, #0]
 800ef20:	685b      	ldr	r3, [r3, #4]
 800ef22:	4a41      	ldr	r2, [pc, #260]	@ (800f028 <tcp_input+0x290>)
 800ef24:	6814      	ldr	r4, [r2, #0]
 800ef26:	4618      	mov	r0, r3
 800ef28:	f7fc fbca 	bl	800b6c0 <lwip_htonl>
 800ef2c:	4603      	mov	r3, r0
 800ef2e:	6063      	str	r3, [r4, #4]
 800ef30:	6863      	ldr	r3, [r4, #4]
 800ef32:	4a45      	ldr	r2, [pc, #276]	@ (800f048 <tcp_input+0x2b0>)
 800ef34:	6013      	str	r3, [r2, #0]
  ackno = tcphdr->ackno = lwip_ntohl(tcphdr->ackno);
 800ef36:	4b3c      	ldr	r3, [pc, #240]	@ (800f028 <tcp_input+0x290>)
 800ef38:	681b      	ldr	r3, [r3, #0]
 800ef3a:	689b      	ldr	r3, [r3, #8]
 800ef3c:	4a3a      	ldr	r2, [pc, #232]	@ (800f028 <tcp_input+0x290>)
 800ef3e:	6814      	ldr	r4, [r2, #0]
 800ef40:	4618      	mov	r0, r3
 800ef42:	f7fc fbbd 	bl	800b6c0 <lwip_htonl>
 800ef46:	4603      	mov	r3, r0
 800ef48:	60a3      	str	r3, [r4, #8]
 800ef4a:	68a3      	ldr	r3, [r4, #8]
 800ef4c:	4a3f      	ldr	r2, [pc, #252]	@ (800f04c <tcp_input+0x2b4>)
 800ef4e:	6013      	str	r3, [r2, #0]
  tcphdr->wnd = lwip_ntohs(tcphdr->wnd);
 800ef50:	4b35      	ldr	r3, [pc, #212]	@ (800f028 <tcp_input+0x290>)
 800ef52:	681b      	ldr	r3, [r3, #0]
 800ef54:	89db      	ldrh	r3, [r3, #14]
 800ef56:	b29b      	uxth	r3, r3
 800ef58:	4a33      	ldr	r2, [pc, #204]	@ (800f028 <tcp_input+0x290>)
 800ef5a:	6814      	ldr	r4, [r2, #0]
 800ef5c:	4618      	mov	r0, r3
 800ef5e:	f7fc fb99 	bl	800b694 <lwip_htons>
 800ef62:	4603      	mov	r3, r0
 800ef64:	81e3      	strh	r3, [r4, #14]

  flags = TCPH_FLAGS(tcphdr);
 800ef66:	4b30      	ldr	r3, [pc, #192]	@ (800f028 <tcp_input+0x290>)
 800ef68:	681b      	ldr	r3, [r3, #0]
 800ef6a:	899b      	ldrh	r3, [r3, #12]
 800ef6c:	b29b      	uxth	r3, r3
 800ef6e:	4618      	mov	r0, r3
 800ef70:	f7fc fb90 	bl	800b694 <lwip_htons>
 800ef74:	4603      	mov	r3, r0
 800ef76:	b2db      	uxtb	r3, r3
 800ef78:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800ef7c:	b2da      	uxtb	r2, r3
 800ef7e:	4b34      	ldr	r3, [pc, #208]	@ (800f050 <tcp_input+0x2b8>)
 800ef80:	701a      	strb	r2, [r3, #0]
  tcplen = p->tot_len;
 800ef82:	687b      	ldr	r3, [r7, #4]
 800ef84:	891a      	ldrh	r2, [r3, #8]
 800ef86:	4b33      	ldr	r3, [pc, #204]	@ (800f054 <tcp_input+0x2bc>)
 800ef88:	801a      	strh	r2, [r3, #0]
  if (flags & (TCP_FIN | TCP_SYN)) {
 800ef8a:	4b31      	ldr	r3, [pc, #196]	@ (800f050 <tcp_input+0x2b8>)
 800ef8c:	781b      	ldrb	r3, [r3, #0]
 800ef8e:	f003 0303 	and.w	r3, r3, #3
 800ef92:	2b00      	cmp	r3, #0
 800ef94:	d00c      	beq.n	800efb0 <tcp_input+0x218>
    tcplen++;
 800ef96:	4b2f      	ldr	r3, [pc, #188]	@ (800f054 <tcp_input+0x2bc>)
 800ef98:	881b      	ldrh	r3, [r3, #0]
 800ef9a:	3301      	adds	r3, #1
 800ef9c:	b29a      	uxth	r2, r3
 800ef9e:	4b2d      	ldr	r3, [pc, #180]	@ (800f054 <tcp_input+0x2bc>)
 800efa0:	801a      	strh	r2, [r3, #0]
    if (tcplen < p->tot_len) {
 800efa2:	687b      	ldr	r3, [r7, #4]
 800efa4:	891a      	ldrh	r2, [r3, #8]
 800efa6:	4b2b      	ldr	r3, [pc, #172]	@ (800f054 <tcp_input+0x2bc>)
 800efa8:	881b      	ldrh	r3, [r3, #0]
 800efaa:	429a      	cmp	r2, r3
 800efac:	f200 82e6 	bhi.w	800f57c <tcp_input+0x7e4>
    }
  }

  /* Demultiplex an incoming segment. First, we check if it is destined
     for an active connection. */
  prev = NULL;
 800efb0:	2300      	movs	r3, #0
 800efb2:	61bb      	str	r3, [r7, #24]

  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800efb4:	4b28      	ldr	r3, [pc, #160]	@ (800f058 <tcp_input+0x2c0>)
 800efb6:	681b      	ldr	r3, [r3, #0]
 800efb8:	61fb      	str	r3, [r7, #28]
 800efba:	e09d      	b.n	800f0f8 <tcp_input+0x360>
    LWIP_ASSERT("tcp_input: active pcb->state != CLOSED", pcb->state != CLOSED);
 800efbc:	69fb      	ldr	r3, [r7, #28]
 800efbe:	7d1b      	ldrb	r3, [r3, #20]
 800efc0:	2b00      	cmp	r3, #0
 800efc2:	d105      	bne.n	800efd0 <tcp_input+0x238>
 800efc4:	4b15      	ldr	r3, [pc, #84]	@ (800f01c <tcp_input+0x284>)
 800efc6:	22fb      	movs	r2, #251	@ 0xfb
 800efc8:	4924      	ldr	r1, [pc, #144]	@ (800f05c <tcp_input+0x2c4>)
 800efca:	4816      	ldr	r0, [pc, #88]	@ (800f024 <tcp_input+0x28c>)
 800efcc:	f007 fc66 	bl	801689c <iprintf>
    LWIP_ASSERT("tcp_input: active pcb->state != TIME-WAIT", pcb->state != TIME_WAIT);
 800efd0:	69fb      	ldr	r3, [r7, #28]
 800efd2:	7d1b      	ldrb	r3, [r3, #20]
 800efd4:	2b0a      	cmp	r3, #10
 800efd6:	d105      	bne.n	800efe4 <tcp_input+0x24c>
 800efd8:	4b10      	ldr	r3, [pc, #64]	@ (800f01c <tcp_input+0x284>)
 800efda:	22fc      	movs	r2, #252	@ 0xfc
 800efdc:	4920      	ldr	r1, [pc, #128]	@ (800f060 <tcp_input+0x2c8>)
 800efde:	4811      	ldr	r0, [pc, #68]	@ (800f024 <tcp_input+0x28c>)
 800efe0:	f007 fc5c 	bl	801689c <iprintf>
    LWIP_ASSERT("tcp_input: active pcb->state != LISTEN", pcb->state != LISTEN);
 800efe4:	69fb      	ldr	r3, [r7, #28]
 800efe6:	7d1b      	ldrb	r3, [r3, #20]
 800efe8:	2b01      	cmp	r3, #1
 800efea:	d105      	bne.n	800eff8 <tcp_input+0x260>
 800efec:	4b0b      	ldr	r3, [pc, #44]	@ (800f01c <tcp_input+0x284>)
 800efee:	22fd      	movs	r2, #253	@ 0xfd
 800eff0:	491c      	ldr	r1, [pc, #112]	@ (800f064 <tcp_input+0x2cc>)
 800eff2:	480c      	ldr	r0, [pc, #48]	@ (800f024 <tcp_input+0x28c>)
 800eff4:	f007 fc52 	bl	801689c <iprintf>

    /* check if PCB is bound to specific netif */
    if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 800eff8:	69fb      	ldr	r3, [r7, #28]
 800effa:	7a1b      	ldrb	r3, [r3, #8]
 800effc:	2b00      	cmp	r3, #0
 800effe:	d033      	beq.n	800f068 <tcp_input+0x2d0>
        (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 800f000:	69fb      	ldr	r3, [r7, #28]
 800f002:	7a1a      	ldrb	r2, [r3, #8]
 800f004:	4b09      	ldr	r3, [pc, #36]	@ (800f02c <tcp_input+0x294>)
 800f006:	685b      	ldr	r3, [r3, #4]
 800f008:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800f00c:	3301      	adds	r3, #1
 800f00e:	b2db      	uxtb	r3, r3
    if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 800f010:	429a      	cmp	r2, r3
 800f012:	d029      	beq.n	800f068 <tcp_input+0x2d0>
      prev = pcb;
 800f014:	69fb      	ldr	r3, [r7, #28]
 800f016:	61bb      	str	r3, [r7, #24]
      continue;
 800f018:	e06b      	b.n	800f0f2 <tcp_input+0x35a>
 800f01a:	bf00      	nop
 800f01c:	08018fc4 	.word	0x08018fc4
 800f020:	08018ff8 	.word	0x08018ff8
 800f024:	08019010 	.word	0x08019010
 800f028:	24007e20 	.word	0x24007e20
 800f02c:	24004cf8 	.word	0x24004cf8
 800f030:	24007e24 	.word	0x24007e24
 800f034:	24007e28 	.word	0x24007e28
 800f038:	24007e26 	.word	0x24007e26
 800f03c:	08019038 	.word	0x08019038
 800f040:	08019048 	.word	0x08019048
 800f044:	08019054 	.word	0x08019054
 800f048:	24007e30 	.word	0x24007e30
 800f04c:	24007e34 	.word	0x24007e34
 800f050:	24007e3c 	.word	0x24007e3c
 800f054:	24007e3a 	.word	0x24007e3a
 800f058:	24007e04 	.word	0x24007e04
 800f05c:	08019074 	.word	0x08019074
 800f060:	0801909c 	.word	0x0801909c
 800f064:	080190c8 	.word	0x080190c8
    }

    if (pcb->remote_port == tcphdr->src &&
 800f068:	69fb      	ldr	r3, [r7, #28]
 800f06a:	8b1a      	ldrh	r2, [r3, #24]
 800f06c:	4b72      	ldr	r3, [pc, #456]	@ (800f238 <tcp_input+0x4a0>)
 800f06e:	681b      	ldr	r3, [r3, #0]
 800f070:	881b      	ldrh	r3, [r3, #0]
 800f072:	b29b      	uxth	r3, r3
 800f074:	429a      	cmp	r2, r3
 800f076:	d13a      	bne.n	800f0ee <tcp_input+0x356>
        pcb->local_port == tcphdr->dest &&
 800f078:	69fb      	ldr	r3, [r7, #28]
 800f07a:	8ada      	ldrh	r2, [r3, #22]
 800f07c:	4b6e      	ldr	r3, [pc, #440]	@ (800f238 <tcp_input+0x4a0>)
 800f07e:	681b      	ldr	r3, [r3, #0]
 800f080:	885b      	ldrh	r3, [r3, #2]
 800f082:	b29b      	uxth	r3, r3
    if (pcb->remote_port == tcphdr->src &&
 800f084:	429a      	cmp	r2, r3
 800f086:	d132      	bne.n	800f0ee <tcp_input+0x356>
        ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 800f088:	69fb      	ldr	r3, [r7, #28]
 800f08a:	685a      	ldr	r2, [r3, #4]
 800f08c:	4b6b      	ldr	r3, [pc, #428]	@ (800f23c <tcp_input+0x4a4>)
 800f08e:	691b      	ldr	r3, [r3, #16]
        pcb->local_port == tcphdr->dest &&
 800f090:	429a      	cmp	r2, r3
 800f092:	d12c      	bne.n	800f0ee <tcp_input+0x356>
        ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 800f094:	69fb      	ldr	r3, [r7, #28]
 800f096:	681a      	ldr	r2, [r3, #0]
 800f098:	4b68      	ldr	r3, [pc, #416]	@ (800f23c <tcp_input+0x4a4>)
 800f09a:	695b      	ldr	r3, [r3, #20]
        ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 800f09c:	429a      	cmp	r2, r3
 800f09e:	d126      	bne.n	800f0ee <tcp_input+0x356>
      /* Move this PCB to the front of the list so that subsequent
         lookups will be faster (we exploit locality in TCP segment
         arrivals). */
      LWIP_ASSERT("tcp_input: pcb->next != pcb (before cache)", pcb->next != pcb);
 800f0a0:	69fb      	ldr	r3, [r7, #28]
 800f0a2:	68db      	ldr	r3, [r3, #12]
 800f0a4:	69fa      	ldr	r2, [r7, #28]
 800f0a6:	429a      	cmp	r2, r3
 800f0a8:	d106      	bne.n	800f0b8 <tcp_input+0x320>
 800f0aa:	4b65      	ldr	r3, [pc, #404]	@ (800f240 <tcp_input+0x4a8>)
 800f0ac:	f240 120d 	movw	r2, #269	@ 0x10d
 800f0b0:	4964      	ldr	r1, [pc, #400]	@ (800f244 <tcp_input+0x4ac>)
 800f0b2:	4865      	ldr	r0, [pc, #404]	@ (800f248 <tcp_input+0x4b0>)
 800f0b4:	f007 fbf2 	bl	801689c <iprintf>
      if (prev != NULL) {
 800f0b8:	69bb      	ldr	r3, [r7, #24]
 800f0ba:	2b00      	cmp	r3, #0
 800f0bc:	d00a      	beq.n	800f0d4 <tcp_input+0x33c>
        prev->next = pcb->next;
 800f0be:	69fb      	ldr	r3, [r7, #28]
 800f0c0:	68da      	ldr	r2, [r3, #12]
 800f0c2:	69bb      	ldr	r3, [r7, #24]
 800f0c4:	60da      	str	r2, [r3, #12]
        pcb->next = tcp_active_pcbs;
 800f0c6:	4b61      	ldr	r3, [pc, #388]	@ (800f24c <tcp_input+0x4b4>)
 800f0c8:	681a      	ldr	r2, [r3, #0]
 800f0ca:	69fb      	ldr	r3, [r7, #28]
 800f0cc:	60da      	str	r2, [r3, #12]
        tcp_active_pcbs = pcb;
 800f0ce:	4a5f      	ldr	r2, [pc, #380]	@ (800f24c <tcp_input+0x4b4>)
 800f0d0:	69fb      	ldr	r3, [r7, #28]
 800f0d2:	6013      	str	r3, [r2, #0]
      } else {
        TCP_STATS_INC(tcp.cachehit);
      }
      LWIP_ASSERT("tcp_input: pcb->next != pcb (after cache)", pcb->next != pcb);
 800f0d4:	69fb      	ldr	r3, [r7, #28]
 800f0d6:	68db      	ldr	r3, [r3, #12]
 800f0d8:	69fa      	ldr	r2, [r7, #28]
 800f0da:	429a      	cmp	r2, r3
 800f0dc:	d111      	bne.n	800f102 <tcp_input+0x36a>
 800f0de:	4b58      	ldr	r3, [pc, #352]	@ (800f240 <tcp_input+0x4a8>)
 800f0e0:	f240 1215 	movw	r2, #277	@ 0x115
 800f0e4:	495a      	ldr	r1, [pc, #360]	@ (800f250 <tcp_input+0x4b8>)
 800f0e6:	4858      	ldr	r0, [pc, #352]	@ (800f248 <tcp_input+0x4b0>)
 800f0e8:	f007 fbd8 	bl	801689c <iprintf>
      break;
 800f0ec:	e009      	b.n	800f102 <tcp_input+0x36a>
    }
    prev = pcb;
 800f0ee:	69fb      	ldr	r3, [r7, #28]
 800f0f0:	61bb      	str	r3, [r7, #24]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800f0f2:	69fb      	ldr	r3, [r7, #28]
 800f0f4:	68db      	ldr	r3, [r3, #12]
 800f0f6:	61fb      	str	r3, [r7, #28]
 800f0f8:	69fb      	ldr	r3, [r7, #28]
 800f0fa:	2b00      	cmp	r3, #0
 800f0fc:	f47f af5e 	bne.w	800efbc <tcp_input+0x224>
 800f100:	e000      	b.n	800f104 <tcp_input+0x36c>
      break;
 800f102:	bf00      	nop
  }

  if (pcb == NULL) {
 800f104:	69fb      	ldr	r3, [r7, #28]
 800f106:	2b00      	cmp	r3, #0
 800f108:	f040 80aa 	bne.w	800f260 <tcp_input+0x4c8>
    /* If it did not go to an active connection, we check the connections
       in the TIME-WAIT state. */
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 800f10c:	4b51      	ldr	r3, [pc, #324]	@ (800f254 <tcp_input+0x4bc>)
 800f10e:	681b      	ldr	r3, [r3, #0]
 800f110:	61fb      	str	r3, [r7, #28]
 800f112:	e03f      	b.n	800f194 <tcp_input+0x3fc>
      LWIP_ASSERT("tcp_input: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 800f114:	69fb      	ldr	r3, [r7, #28]
 800f116:	7d1b      	ldrb	r3, [r3, #20]
 800f118:	2b0a      	cmp	r3, #10
 800f11a:	d006      	beq.n	800f12a <tcp_input+0x392>
 800f11c:	4b48      	ldr	r3, [pc, #288]	@ (800f240 <tcp_input+0x4a8>)
 800f11e:	f240 121f 	movw	r2, #287	@ 0x11f
 800f122:	494d      	ldr	r1, [pc, #308]	@ (800f258 <tcp_input+0x4c0>)
 800f124:	4848      	ldr	r0, [pc, #288]	@ (800f248 <tcp_input+0x4b0>)
 800f126:	f007 fbb9 	bl	801689c <iprintf>

      /* check if PCB is bound to specific netif */
      if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 800f12a:	69fb      	ldr	r3, [r7, #28]
 800f12c:	7a1b      	ldrb	r3, [r3, #8]
 800f12e:	2b00      	cmp	r3, #0
 800f130:	d009      	beq.n	800f146 <tcp_input+0x3ae>
          (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 800f132:	69fb      	ldr	r3, [r7, #28]
 800f134:	7a1a      	ldrb	r2, [r3, #8]
 800f136:	4b41      	ldr	r3, [pc, #260]	@ (800f23c <tcp_input+0x4a4>)
 800f138:	685b      	ldr	r3, [r3, #4]
 800f13a:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800f13e:	3301      	adds	r3, #1
 800f140:	b2db      	uxtb	r3, r3
      if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 800f142:	429a      	cmp	r2, r3
 800f144:	d122      	bne.n	800f18c <tcp_input+0x3f4>
        continue;
      }

      if (pcb->remote_port == tcphdr->src &&
 800f146:	69fb      	ldr	r3, [r7, #28]
 800f148:	8b1a      	ldrh	r2, [r3, #24]
 800f14a:	4b3b      	ldr	r3, [pc, #236]	@ (800f238 <tcp_input+0x4a0>)
 800f14c:	681b      	ldr	r3, [r3, #0]
 800f14e:	881b      	ldrh	r3, [r3, #0]
 800f150:	b29b      	uxth	r3, r3
 800f152:	429a      	cmp	r2, r3
 800f154:	d11b      	bne.n	800f18e <tcp_input+0x3f6>
          pcb->local_port == tcphdr->dest &&
 800f156:	69fb      	ldr	r3, [r7, #28]
 800f158:	8ada      	ldrh	r2, [r3, #22]
 800f15a:	4b37      	ldr	r3, [pc, #220]	@ (800f238 <tcp_input+0x4a0>)
 800f15c:	681b      	ldr	r3, [r3, #0]
 800f15e:	885b      	ldrh	r3, [r3, #2]
 800f160:	b29b      	uxth	r3, r3
      if (pcb->remote_port == tcphdr->src &&
 800f162:	429a      	cmp	r2, r3
 800f164:	d113      	bne.n	800f18e <tcp_input+0x3f6>
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 800f166:	69fb      	ldr	r3, [r7, #28]
 800f168:	685a      	ldr	r2, [r3, #4]
 800f16a:	4b34      	ldr	r3, [pc, #208]	@ (800f23c <tcp_input+0x4a4>)
 800f16c:	691b      	ldr	r3, [r3, #16]
          pcb->local_port == tcphdr->dest &&
 800f16e:	429a      	cmp	r2, r3
 800f170:	d10d      	bne.n	800f18e <tcp_input+0x3f6>
          ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 800f172:	69fb      	ldr	r3, [r7, #28]
 800f174:	681a      	ldr	r2, [r3, #0]
 800f176:	4b31      	ldr	r3, [pc, #196]	@ (800f23c <tcp_input+0x4a4>)
 800f178:	695b      	ldr	r3, [r3, #20]
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 800f17a:	429a      	cmp	r2, r3
 800f17c:	d107      	bne.n	800f18e <tcp_input+0x3f6>
#ifdef LWIP_HOOK_TCP_INPACKET_PCB
        if (LWIP_HOOK_TCP_INPACKET_PCB(pcb, tcphdr, tcphdr_optlen, tcphdr_opt1len,
                                       tcphdr_opt2, p) == ERR_OK)
#endif
        {
          tcp_timewait_input(pcb);
 800f17e:	69f8      	ldr	r0, [r7, #28]
 800f180:	f000 fb56 	bl	800f830 <tcp_timewait_input>
        }
        pbuf_free(p);
 800f184:	6878      	ldr	r0, [r7, #4]
 800f186:	f7fd ff27 	bl	800cfd8 <pbuf_free>
        return;
 800f18a:	e1fd      	b.n	800f588 <tcp_input+0x7f0>
        continue;
 800f18c:	bf00      	nop
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 800f18e:	69fb      	ldr	r3, [r7, #28]
 800f190:	68db      	ldr	r3, [r3, #12]
 800f192:	61fb      	str	r3, [r7, #28]
 800f194:	69fb      	ldr	r3, [r7, #28]
 800f196:	2b00      	cmp	r3, #0
 800f198:	d1bc      	bne.n	800f114 <tcp_input+0x37c>
      }
    }

    /* Finally, if we still did not get a match, we check all PCBs that
       are LISTENing for incoming connections. */
    prev = NULL;
 800f19a:	2300      	movs	r3, #0
 800f19c:	61bb      	str	r3, [r7, #24]
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 800f19e:	4b2f      	ldr	r3, [pc, #188]	@ (800f25c <tcp_input+0x4c4>)
 800f1a0:	681b      	ldr	r3, [r3, #0]
 800f1a2:	617b      	str	r3, [r7, #20]
 800f1a4:	e02a      	b.n	800f1fc <tcp_input+0x464>
      /* check if PCB is bound to specific netif */
      if ((lpcb->netif_idx != NETIF_NO_INDEX) &&
 800f1a6:	697b      	ldr	r3, [r7, #20]
 800f1a8:	7a1b      	ldrb	r3, [r3, #8]
 800f1aa:	2b00      	cmp	r3, #0
 800f1ac:	d00c      	beq.n	800f1c8 <tcp_input+0x430>
          (lpcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 800f1ae:	697b      	ldr	r3, [r7, #20]
 800f1b0:	7a1a      	ldrb	r2, [r3, #8]
 800f1b2:	4b22      	ldr	r3, [pc, #136]	@ (800f23c <tcp_input+0x4a4>)
 800f1b4:	685b      	ldr	r3, [r3, #4]
 800f1b6:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800f1ba:	3301      	adds	r3, #1
 800f1bc:	b2db      	uxtb	r3, r3
      if ((lpcb->netif_idx != NETIF_NO_INDEX) &&
 800f1be:	429a      	cmp	r2, r3
 800f1c0:	d002      	beq.n	800f1c8 <tcp_input+0x430>
        prev = (struct tcp_pcb *)lpcb;
 800f1c2:	697b      	ldr	r3, [r7, #20]
 800f1c4:	61bb      	str	r3, [r7, #24]
        continue;
 800f1c6:	e016      	b.n	800f1f6 <tcp_input+0x45e>
      }

      if (lpcb->local_port == tcphdr->dest) {
 800f1c8:	697b      	ldr	r3, [r7, #20]
 800f1ca:	8ada      	ldrh	r2, [r3, #22]
 800f1cc:	4b1a      	ldr	r3, [pc, #104]	@ (800f238 <tcp_input+0x4a0>)
 800f1ce:	681b      	ldr	r3, [r3, #0]
 800f1d0:	885b      	ldrh	r3, [r3, #2]
 800f1d2:	b29b      	uxth	r3, r3
 800f1d4:	429a      	cmp	r2, r3
 800f1d6:	d10c      	bne.n	800f1f2 <tcp_input+0x45a>
          lpcb_prev = prev;
#else /* SO_REUSE */
          break;
#endif /* SO_REUSE */
        } else if (IP_ADDR_PCB_VERSION_MATCH_EXACT(lpcb, ip_current_dest_addr())) {
          if (ip_addr_cmp(&lpcb->local_ip, ip_current_dest_addr())) {
 800f1d8:	697b      	ldr	r3, [r7, #20]
 800f1da:	681a      	ldr	r2, [r3, #0]
 800f1dc:	4b17      	ldr	r3, [pc, #92]	@ (800f23c <tcp_input+0x4a4>)
 800f1de:	695b      	ldr	r3, [r3, #20]
 800f1e0:	429a      	cmp	r2, r3
 800f1e2:	d00f      	beq.n	800f204 <tcp_input+0x46c>
            /* found an exact match */
            break;
          } else if (ip_addr_isany(&lpcb->local_ip)) {
 800f1e4:	697b      	ldr	r3, [r7, #20]
 800f1e6:	2b00      	cmp	r3, #0
 800f1e8:	d00d      	beq.n	800f206 <tcp_input+0x46e>
 800f1ea:	697b      	ldr	r3, [r7, #20]
 800f1ec:	681b      	ldr	r3, [r3, #0]
 800f1ee:	2b00      	cmp	r3, #0
 800f1f0:	d009      	beq.n	800f206 <tcp_input+0x46e>
            break;
#endif /* SO_REUSE */
          }
        }
      }
      prev = (struct tcp_pcb *)lpcb;
 800f1f2:	697b      	ldr	r3, [r7, #20]
 800f1f4:	61bb      	str	r3, [r7, #24]
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 800f1f6:	697b      	ldr	r3, [r7, #20]
 800f1f8:	68db      	ldr	r3, [r3, #12]
 800f1fa:	617b      	str	r3, [r7, #20]
 800f1fc:	697b      	ldr	r3, [r7, #20]
 800f1fe:	2b00      	cmp	r3, #0
 800f200:	d1d1      	bne.n	800f1a6 <tcp_input+0x40e>
 800f202:	e000      	b.n	800f206 <tcp_input+0x46e>
            break;
 800f204:	bf00      	nop
      /* only pass to ANY if no specific local IP has been found */
      lpcb = lpcb_any;
      prev = lpcb_prev;
    }
#endif /* SO_REUSE */
    if (lpcb != NULL) {
 800f206:	697b      	ldr	r3, [r7, #20]
 800f208:	2b00      	cmp	r3, #0
 800f20a:	d029      	beq.n	800f260 <tcp_input+0x4c8>
      /* Move this PCB to the front of the list so that subsequent
         lookups will be faster (we exploit locality in TCP segment
         arrivals). */
      if (prev != NULL) {
 800f20c:	69bb      	ldr	r3, [r7, #24]
 800f20e:	2b00      	cmp	r3, #0
 800f210:	d00a      	beq.n	800f228 <tcp_input+0x490>
        ((struct tcp_pcb_listen *)prev)->next = lpcb->next;
 800f212:	697b      	ldr	r3, [r7, #20]
 800f214:	68da      	ldr	r2, [r3, #12]
 800f216:	69bb      	ldr	r3, [r7, #24]
 800f218:	60da      	str	r2, [r3, #12]
        /* our successor is the remainder of the listening list */
        lpcb->next = tcp_listen_pcbs.listen_pcbs;
 800f21a:	4b10      	ldr	r3, [pc, #64]	@ (800f25c <tcp_input+0x4c4>)
 800f21c:	681a      	ldr	r2, [r3, #0]
 800f21e:	697b      	ldr	r3, [r7, #20]
 800f220:	60da      	str	r2, [r3, #12]
        /* put this listening pcb at the head of the listening list */
        tcp_listen_pcbs.listen_pcbs = lpcb;
 800f222:	4a0e      	ldr	r2, [pc, #56]	@ (800f25c <tcp_input+0x4c4>)
 800f224:	697b      	ldr	r3, [r7, #20]
 800f226:	6013      	str	r3, [r2, #0]
#ifdef LWIP_HOOK_TCP_INPACKET_PCB
      if (LWIP_HOOK_TCP_INPACKET_PCB((struct tcp_pcb *)lpcb, tcphdr, tcphdr_optlen,
                                     tcphdr_opt1len, tcphdr_opt2, p) == ERR_OK)
#endif
      {
        tcp_listen_input(lpcb);
 800f228:	6978      	ldr	r0, [r7, #20]
 800f22a:	f000 fa03 	bl	800f634 <tcp_listen_input>
      }
      pbuf_free(p);
 800f22e:	6878      	ldr	r0, [r7, #4]
 800f230:	f7fd fed2 	bl	800cfd8 <pbuf_free>
      return;
 800f234:	e1a8      	b.n	800f588 <tcp_input+0x7f0>
 800f236:	bf00      	nop
 800f238:	24007e20 	.word	0x24007e20
 800f23c:	24004cf8 	.word	0x24004cf8
 800f240:	08018fc4 	.word	0x08018fc4
 800f244:	080190f0 	.word	0x080190f0
 800f248:	08019010 	.word	0x08019010
 800f24c:	24007e04 	.word	0x24007e04
 800f250:	0801911c 	.word	0x0801911c
 800f254:	24007e08 	.word	0x24007e08
 800f258:	08019148 	.word	0x08019148
 800f25c:	24007e00 	.word	0x24007e00
      tcphdr_opt1len, tcphdr_opt2, p) != ERR_OK) {
    pbuf_free(p);
    return;
  }
#endif
  if (pcb != NULL) {
 800f260:	69fb      	ldr	r3, [r7, #28]
 800f262:	2b00      	cmp	r3, #0
 800f264:	f000 8158 	beq.w	800f518 <tcp_input+0x780>
#if TCP_INPUT_DEBUG
    tcp_debug_print_state(pcb->state);
#endif /* TCP_INPUT_DEBUG */

    /* Set up a tcp_seg structure. */
    inseg.next = NULL;
 800f268:	4b95      	ldr	r3, [pc, #596]	@ (800f4c0 <tcp_input+0x728>)
 800f26a:	2200      	movs	r2, #0
 800f26c:	601a      	str	r2, [r3, #0]
    inseg.len = p->tot_len;
 800f26e:	687b      	ldr	r3, [r7, #4]
 800f270:	891a      	ldrh	r2, [r3, #8]
 800f272:	4b93      	ldr	r3, [pc, #588]	@ (800f4c0 <tcp_input+0x728>)
 800f274:	811a      	strh	r2, [r3, #8]
    inseg.p = p;
 800f276:	4a92      	ldr	r2, [pc, #584]	@ (800f4c0 <tcp_input+0x728>)
 800f278:	687b      	ldr	r3, [r7, #4]
 800f27a:	6053      	str	r3, [r2, #4]
    inseg.tcphdr = tcphdr;
 800f27c:	4b91      	ldr	r3, [pc, #580]	@ (800f4c4 <tcp_input+0x72c>)
 800f27e:	681b      	ldr	r3, [r3, #0]
 800f280:	4a8f      	ldr	r2, [pc, #572]	@ (800f4c0 <tcp_input+0x728>)
 800f282:	60d3      	str	r3, [r2, #12]

    recv_data = NULL;
 800f284:	4b90      	ldr	r3, [pc, #576]	@ (800f4c8 <tcp_input+0x730>)
 800f286:	2200      	movs	r2, #0
 800f288:	601a      	str	r2, [r3, #0]
    recv_flags = 0;
 800f28a:	4b90      	ldr	r3, [pc, #576]	@ (800f4cc <tcp_input+0x734>)
 800f28c:	2200      	movs	r2, #0
 800f28e:	701a      	strb	r2, [r3, #0]
    recv_acked = 0;
 800f290:	4b8f      	ldr	r3, [pc, #572]	@ (800f4d0 <tcp_input+0x738>)
 800f292:	2200      	movs	r2, #0
 800f294:	801a      	strh	r2, [r3, #0]

    if (flags & TCP_PSH) {
 800f296:	4b8f      	ldr	r3, [pc, #572]	@ (800f4d4 <tcp_input+0x73c>)
 800f298:	781b      	ldrb	r3, [r3, #0]
 800f29a:	f003 0308 	and.w	r3, r3, #8
 800f29e:	2b00      	cmp	r3, #0
 800f2a0:	d006      	beq.n	800f2b0 <tcp_input+0x518>
      p->flags |= PBUF_FLAG_PUSH;
 800f2a2:	687b      	ldr	r3, [r7, #4]
 800f2a4:	7b5b      	ldrb	r3, [r3, #13]
 800f2a6:	f043 0301 	orr.w	r3, r3, #1
 800f2aa:	b2da      	uxtb	r2, r3
 800f2ac:	687b      	ldr	r3, [r7, #4]
 800f2ae:	735a      	strb	r2, [r3, #13]
    }

    /* If there is data which was previously "refused" by upper layer */
    if (pcb->refused_data != NULL) {
 800f2b0:	69fb      	ldr	r3, [r7, #28]
 800f2b2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800f2b4:	2b00      	cmp	r3, #0
 800f2b6:	d017      	beq.n	800f2e8 <tcp_input+0x550>
      if ((tcp_process_refused_data(pcb) == ERR_ABRT) ||
 800f2b8:	69f8      	ldr	r0, [r7, #28]
 800f2ba:	f7ff f925 	bl	800e508 <tcp_process_refused_data>
 800f2be:	4603      	mov	r3, r0
 800f2c0:	f113 0f0d 	cmn.w	r3, #13
 800f2c4:	d007      	beq.n	800f2d6 <tcp_input+0x53e>
          ((pcb->refused_data != NULL) && (tcplen > 0))) {
 800f2c6:	69fb      	ldr	r3, [r7, #28]
 800f2c8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
      if ((tcp_process_refused_data(pcb) == ERR_ABRT) ||
 800f2ca:	2b00      	cmp	r3, #0
 800f2cc:	d00c      	beq.n	800f2e8 <tcp_input+0x550>
          ((pcb->refused_data != NULL) && (tcplen > 0))) {
 800f2ce:	4b82      	ldr	r3, [pc, #520]	@ (800f4d8 <tcp_input+0x740>)
 800f2d0:	881b      	ldrh	r3, [r3, #0]
 800f2d2:	2b00      	cmp	r3, #0
 800f2d4:	d008      	beq.n	800f2e8 <tcp_input+0x550>
        /* pcb has been aborted or refused data is still refused and the new
           segment contains data */
        if (pcb->rcv_ann_wnd == 0) {
 800f2d6:	69fb      	ldr	r3, [r7, #28]
 800f2d8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800f2da:	2b00      	cmp	r3, #0
 800f2dc:	f040 80e3 	bne.w	800f4a6 <tcp_input+0x70e>
          /* this is a zero-window probe, we respond to it with current RCV.NXT
          and drop the data segment */
          tcp_send_empty_ack(pcb);
 800f2e0:	69f8      	ldr	r0, [r7, #28]
 800f2e2:	f003 f9a9 	bl	8012638 <tcp_send_empty_ack>
        }
        TCP_STATS_INC(tcp.drop);
        MIB2_STATS_INC(mib2.tcpinerrs);
        goto aborted;
 800f2e6:	e0de      	b.n	800f4a6 <tcp_input+0x70e>
      }
    }
    tcp_input_pcb = pcb;
 800f2e8:	4a7c      	ldr	r2, [pc, #496]	@ (800f4dc <tcp_input+0x744>)
 800f2ea:	69fb      	ldr	r3, [r7, #28]
 800f2ec:	6013      	str	r3, [r2, #0]
    err = tcp_process(pcb);
 800f2ee:	69f8      	ldr	r0, [r7, #28]
 800f2f0:	f000 fb18 	bl	800f924 <tcp_process>
 800f2f4:	4603      	mov	r3, r0
 800f2f6:	74fb      	strb	r3, [r7, #19]
    /* A return value of ERR_ABRT means that tcp_abort() was called
       and that the pcb has been freed. If so, we don't do anything. */
    if (err != ERR_ABRT) {
 800f2f8:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800f2fc:	f113 0f0d 	cmn.w	r3, #13
 800f300:	f000 80d3 	beq.w	800f4aa <tcp_input+0x712>
      if (recv_flags & TF_RESET) {
 800f304:	4b71      	ldr	r3, [pc, #452]	@ (800f4cc <tcp_input+0x734>)
 800f306:	781b      	ldrb	r3, [r3, #0]
 800f308:	f003 0308 	and.w	r3, r3, #8
 800f30c:	2b00      	cmp	r3, #0
 800f30e:	d015      	beq.n	800f33c <tcp_input+0x5a4>
        /* TF_RESET means that the connection was reset by the other
           end. We then call the error callback to inform the
           application that the connection is dead before we
           deallocate the PCB. */
        TCP_EVENT_ERR(pcb->state, pcb->errf, pcb->callback_arg, ERR_RST);
 800f310:	69fb      	ldr	r3, [r7, #28]
 800f312:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f316:	2b00      	cmp	r3, #0
 800f318:	d008      	beq.n	800f32c <tcp_input+0x594>
 800f31a:	69fb      	ldr	r3, [r7, #28]
 800f31c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f320:	69fa      	ldr	r2, [r7, #28]
 800f322:	6912      	ldr	r2, [r2, #16]
 800f324:	f06f 010d 	mvn.w	r1, #13
 800f328:	4610      	mov	r0, r2
 800f32a:	4798      	blx	r3
        tcp_pcb_remove(&tcp_active_pcbs, pcb);
 800f32c:	69f9      	ldr	r1, [r7, #28]
 800f32e:	486c      	ldr	r0, [pc, #432]	@ (800f4e0 <tcp_input+0x748>)
 800f330:	f7ff fbba 	bl	800eaa8 <tcp_pcb_remove>
        tcp_free(pcb);
 800f334:	69f8      	ldr	r0, [r7, #28]
 800f336:	f7fe f99d 	bl	800d674 <tcp_free>
 800f33a:	e0da      	b.n	800f4f2 <tcp_input+0x75a>
      } else {
        err = ERR_OK;
 800f33c:	2300      	movs	r3, #0
 800f33e:	74fb      	strb	r3, [r7, #19]
        /* If the application has registered a "sent" function to be
           called when new send buffer space is available, we call it
           now. */
        if (recv_acked > 0) {
 800f340:	4b63      	ldr	r3, [pc, #396]	@ (800f4d0 <tcp_input+0x738>)
 800f342:	881b      	ldrh	r3, [r3, #0]
 800f344:	2b00      	cmp	r3, #0
 800f346:	d01d      	beq.n	800f384 <tcp_input+0x5ec>
          while (acked > 0) {
            acked16 = (u16_t)LWIP_MIN(acked, 0xffffu);
            acked -= acked16;
#else
          {
            acked16 = recv_acked;
 800f348:	4b61      	ldr	r3, [pc, #388]	@ (800f4d0 <tcp_input+0x738>)
 800f34a:	881b      	ldrh	r3, [r3, #0]
 800f34c:	81fb      	strh	r3, [r7, #14]
#endif
            TCP_EVENT_SENT(pcb, (u16_t)acked16, err);
 800f34e:	69fb      	ldr	r3, [r7, #28]
 800f350:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f354:	2b00      	cmp	r3, #0
 800f356:	d00a      	beq.n	800f36e <tcp_input+0x5d6>
 800f358:	69fb      	ldr	r3, [r7, #28]
 800f35a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f35e:	69fa      	ldr	r2, [r7, #28]
 800f360:	6910      	ldr	r0, [r2, #16]
 800f362:	89fa      	ldrh	r2, [r7, #14]
 800f364:	69f9      	ldr	r1, [r7, #28]
 800f366:	4798      	blx	r3
 800f368:	4603      	mov	r3, r0
 800f36a:	74fb      	strb	r3, [r7, #19]
 800f36c:	e001      	b.n	800f372 <tcp_input+0x5da>
 800f36e:	2300      	movs	r3, #0
 800f370:	74fb      	strb	r3, [r7, #19]
            if (err == ERR_ABRT) {
 800f372:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800f376:	f113 0f0d 	cmn.w	r3, #13
 800f37a:	f000 8098 	beq.w	800f4ae <tcp_input+0x716>
              goto aborted;
            }
          }
          recv_acked = 0;
 800f37e:	4b54      	ldr	r3, [pc, #336]	@ (800f4d0 <tcp_input+0x738>)
 800f380:	2200      	movs	r2, #0
 800f382:	801a      	strh	r2, [r3, #0]
        }
        if (tcp_input_delayed_close(pcb)) {
 800f384:	69f8      	ldr	r0, [r7, #28]
 800f386:	f000 f915 	bl	800f5b4 <tcp_input_delayed_close>
 800f38a:	4603      	mov	r3, r0
 800f38c:	2b00      	cmp	r3, #0
 800f38e:	f040 8090 	bne.w	800f4b2 <tcp_input+0x71a>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
        while (recv_data != NULL) {
          struct pbuf *rest = NULL;
          pbuf_split_64k(recv_data, &rest);
#else /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
        if (recv_data != NULL) {
 800f392:	4b4d      	ldr	r3, [pc, #308]	@ (800f4c8 <tcp_input+0x730>)
 800f394:	681b      	ldr	r3, [r3, #0]
 800f396:	2b00      	cmp	r3, #0
 800f398:	d041      	beq.n	800f41e <tcp_input+0x686>
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */

          LWIP_ASSERT("pcb->refused_data == NULL", pcb->refused_data == NULL);
 800f39a:	69fb      	ldr	r3, [r7, #28]
 800f39c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800f39e:	2b00      	cmp	r3, #0
 800f3a0:	d006      	beq.n	800f3b0 <tcp_input+0x618>
 800f3a2:	4b50      	ldr	r3, [pc, #320]	@ (800f4e4 <tcp_input+0x74c>)
 800f3a4:	f44f 72f3 	mov.w	r2, #486	@ 0x1e6
 800f3a8:	494f      	ldr	r1, [pc, #316]	@ (800f4e8 <tcp_input+0x750>)
 800f3aa:	4850      	ldr	r0, [pc, #320]	@ (800f4ec <tcp_input+0x754>)
 800f3ac:	f007 fa76 	bl	801689c <iprintf>
          if (pcb->flags & TF_RXCLOSED) {
 800f3b0:	69fb      	ldr	r3, [r7, #28]
 800f3b2:	8b5b      	ldrh	r3, [r3, #26]
 800f3b4:	f003 0310 	and.w	r3, r3, #16
 800f3b8:	2b00      	cmp	r3, #0
 800f3ba:	d008      	beq.n	800f3ce <tcp_input+0x636>
            /* received data although already closed -> abort (send RST) to
               notify the remote host that not all data has been processed */
            pbuf_free(recv_data);
 800f3bc:	4b42      	ldr	r3, [pc, #264]	@ (800f4c8 <tcp_input+0x730>)
 800f3be:	681b      	ldr	r3, [r3, #0]
 800f3c0:	4618      	mov	r0, r3
 800f3c2:	f7fd fe09 	bl	800cfd8 <pbuf_free>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
            if (rest != NULL) {
              pbuf_free(rest);
            }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            tcp_abort(pcb);
 800f3c6:	69f8      	ldr	r0, [r7, #28]
 800f3c8:	f7fe fc40 	bl	800dc4c <tcp_abort>
            goto aborted;
 800f3cc:	e091      	b.n	800f4f2 <tcp_input+0x75a>
          }

          /* Notify application that data has been received. */
          TCP_EVENT_RECV(pcb, recv_data, ERR_OK, err);
 800f3ce:	69fb      	ldr	r3, [r7, #28]
 800f3d0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800f3d4:	2b00      	cmp	r3, #0
 800f3d6:	d00c      	beq.n	800f3f2 <tcp_input+0x65a>
 800f3d8:	69fb      	ldr	r3, [r7, #28]
 800f3da:	f8d3 4084 	ldr.w	r4, [r3, #132]	@ 0x84
 800f3de:	69fb      	ldr	r3, [r7, #28]
 800f3e0:	6918      	ldr	r0, [r3, #16]
 800f3e2:	4b39      	ldr	r3, [pc, #228]	@ (800f4c8 <tcp_input+0x730>)
 800f3e4:	681a      	ldr	r2, [r3, #0]
 800f3e6:	2300      	movs	r3, #0
 800f3e8:	69f9      	ldr	r1, [r7, #28]
 800f3ea:	47a0      	blx	r4
 800f3ec:	4603      	mov	r3, r0
 800f3ee:	74fb      	strb	r3, [r7, #19]
 800f3f0:	e008      	b.n	800f404 <tcp_input+0x66c>
 800f3f2:	4b35      	ldr	r3, [pc, #212]	@ (800f4c8 <tcp_input+0x730>)
 800f3f4:	681a      	ldr	r2, [r3, #0]
 800f3f6:	2300      	movs	r3, #0
 800f3f8:	69f9      	ldr	r1, [r7, #28]
 800f3fa:	2000      	movs	r0, #0
 800f3fc:	f7ff f95a 	bl	800e6b4 <tcp_recv_null>
 800f400:	4603      	mov	r3, r0
 800f402:	74fb      	strb	r3, [r7, #19]
          if (err == ERR_ABRT) {
 800f404:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800f408:	f113 0f0d 	cmn.w	r3, #13
 800f40c:	d053      	beq.n	800f4b6 <tcp_input+0x71e>
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            goto aborted;
          }

          /* If the upper layer can't receive this data, store it */
          if (err != ERR_OK) {
 800f40e:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800f412:	2b00      	cmp	r3, #0
 800f414:	d003      	beq.n	800f41e <tcp_input+0x686>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
            if (rest != NULL) {
              pbuf_cat(recv_data, rest);
            }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            pcb->refused_data = recv_data;
 800f416:	4b2c      	ldr	r3, [pc, #176]	@ (800f4c8 <tcp_input+0x730>)
 800f418:	681a      	ldr	r2, [r3, #0]
 800f41a:	69fb      	ldr	r3, [r7, #28]
 800f41c:	679a      	str	r2, [r3, #120]	@ 0x78
          }
        }

        /* If a FIN segment was received, we call the callback
           function with a NULL buffer to indicate EOF. */
        if (recv_flags & TF_GOT_FIN) {
 800f41e:	4b2b      	ldr	r3, [pc, #172]	@ (800f4cc <tcp_input+0x734>)
 800f420:	781b      	ldrb	r3, [r3, #0]
 800f422:	f003 0320 	and.w	r3, r3, #32
 800f426:	2b00      	cmp	r3, #0
 800f428:	d030      	beq.n	800f48c <tcp_input+0x6f4>
          if (pcb->refused_data != NULL) {
 800f42a:	69fb      	ldr	r3, [r7, #28]
 800f42c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800f42e:	2b00      	cmp	r3, #0
 800f430:	d009      	beq.n	800f446 <tcp_input+0x6ae>
            /* Delay this if we have refused data. */
            pcb->refused_data->flags |= PBUF_FLAG_TCP_FIN;
 800f432:	69fb      	ldr	r3, [r7, #28]
 800f434:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800f436:	7b5a      	ldrb	r2, [r3, #13]
 800f438:	69fb      	ldr	r3, [r7, #28]
 800f43a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800f43c:	f042 0220 	orr.w	r2, r2, #32
 800f440:	b2d2      	uxtb	r2, r2
 800f442:	735a      	strb	r2, [r3, #13]
 800f444:	e022      	b.n	800f48c <tcp_input+0x6f4>
          } else {
            /* correct rcv_wnd as the application won't call tcp_recved()
               for the FIN's seqno */
            if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 800f446:	69fb      	ldr	r3, [r7, #28]
 800f448:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800f44a:	f5b3 6f06 	cmp.w	r3, #2144	@ 0x860
 800f44e:	d005      	beq.n	800f45c <tcp_input+0x6c4>
              pcb->rcv_wnd++;
 800f450:	69fb      	ldr	r3, [r7, #28]
 800f452:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800f454:	3301      	adds	r3, #1
 800f456:	b29a      	uxth	r2, r3
 800f458:	69fb      	ldr	r3, [r7, #28]
 800f45a:	851a      	strh	r2, [r3, #40]	@ 0x28
            }
            TCP_EVENT_CLOSED(pcb, err);
 800f45c:	69fb      	ldr	r3, [r7, #28]
 800f45e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800f462:	2b00      	cmp	r3, #0
 800f464:	d00b      	beq.n	800f47e <tcp_input+0x6e6>
 800f466:	69fb      	ldr	r3, [r7, #28]
 800f468:	f8d3 4084 	ldr.w	r4, [r3, #132]	@ 0x84
 800f46c:	69fb      	ldr	r3, [r7, #28]
 800f46e:	6918      	ldr	r0, [r3, #16]
 800f470:	2300      	movs	r3, #0
 800f472:	2200      	movs	r2, #0
 800f474:	69f9      	ldr	r1, [r7, #28]
 800f476:	47a0      	blx	r4
 800f478:	4603      	mov	r3, r0
 800f47a:	74fb      	strb	r3, [r7, #19]
 800f47c:	e001      	b.n	800f482 <tcp_input+0x6ea>
 800f47e:	2300      	movs	r3, #0
 800f480:	74fb      	strb	r3, [r7, #19]
            if (err == ERR_ABRT) {
 800f482:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800f486:	f113 0f0d 	cmn.w	r3, #13
 800f48a:	d016      	beq.n	800f4ba <tcp_input+0x722>
              goto aborted;
            }
          }
        }

        tcp_input_pcb = NULL;
 800f48c:	4b13      	ldr	r3, [pc, #76]	@ (800f4dc <tcp_input+0x744>)
 800f48e:	2200      	movs	r2, #0
 800f490:	601a      	str	r2, [r3, #0]
        if (tcp_input_delayed_close(pcb)) {
 800f492:	69f8      	ldr	r0, [r7, #28]
 800f494:	f000 f88e 	bl	800f5b4 <tcp_input_delayed_close>
 800f498:	4603      	mov	r3, r0
 800f49a:	2b00      	cmp	r3, #0
 800f49c:	d128      	bne.n	800f4f0 <tcp_input+0x758>
          goto aborted;
        }
        /* Try to send something out. */
        tcp_output(pcb);
 800f49e:	69f8      	ldr	r0, [r7, #28]
 800f4a0:	f002 fac2 	bl	8011a28 <tcp_output>
 800f4a4:	e025      	b.n	800f4f2 <tcp_input+0x75a>
        goto aborted;
 800f4a6:	bf00      	nop
 800f4a8:	e023      	b.n	800f4f2 <tcp_input+0x75a>
#endif /* TCP_INPUT_DEBUG */
      }
    }
    /* Jump target if pcb has been aborted in a callback (by calling tcp_abort()).
       Below this line, 'pcb' may not be dereferenced! */
aborted:
 800f4aa:	bf00      	nop
 800f4ac:	e021      	b.n	800f4f2 <tcp_input+0x75a>
              goto aborted;
 800f4ae:	bf00      	nop
 800f4b0:	e01f      	b.n	800f4f2 <tcp_input+0x75a>
          goto aborted;
 800f4b2:	bf00      	nop
 800f4b4:	e01d      	b.n	800f4f2 <tcp_input+0x75a>
            goto aborted;
 800f4b6:	bf00      	nop
 800f4b8:	e01b      	b.n	800f4f2 <tcp_input+0x75a>
              goto aborted;
 800f4ba:	bf00      	nop
 800f4bc:	e019      	b.n	800f4f2 <tcp_input+0x75a>
 800f4be:	bf00      	nop
 800f4c0:	24007e10 	.word	0x24007e10
 800f4c4:	24007e20 	.word	0x24007e20
 800f4c8:	24007e40 	.word	0x24007e40
 800f4cc:	24007e3d 	.word	0x24007e3d
 800f4d0:	24007e38 	.word	0x24007e38
 800f4d4:	24007e3c 	.word	0x24007e3c
 800f4d8:	24007e3a 	.word	0x24007e3a
 800f4dc:	24007e44 	.word	0x24007e44
 800f4e0:	24007e04 	.word	0x24007e04
 800f4e4:	08018fc4 	.word	0x08018fc4
 800f4e8:	08019178 	.word	0x08019178
 800f4ec:	08019010 	.word	0x08019010
          goto aborted;
 800f4f0:	bf00      	nop
    tcp_input_pcb = NULL;
 800f4f2:	4b27      	ldr	r3, [pc, #156]	@ (800f590 <tcp_input+0x7f8>)
 800f4f4:	2200      	movs	r2, #0
 800f4f6:	601a      	str	r2, [r3, #0]
    recv_data = NULL;
 800f4f8:	4b26      	ldr	r3, [pc, #152]	@ (800f594 <tcp_input+0x7fc>)
 800f4fa:	2200      	movs	r2, #0
 800f4fc:	601a      	str	r2, [r3, #0]

    /* give up our reference to inseg.p */
    if (inseg.p != NULL) {
 800f4fe:	4b26      	ldr	r3, [pc, #152]	@ (800f598 <tcp_input+0x800>)
 800f500:	685b      	ldr	r3, [r3, #4]
 800f502:	2b00      	cmp	r3, #0
 800f504:	d03f      	beq.n	800f586 <tcp_input+0x7ee>
      pbuf_free(inseg.p);
 800f506:	4b24      	ldr	r3, [pc, #144]	@ (800f598 <tcp_input+0x800>)
 800f508:	685b      	ldr	r3, [r3, #4]
 800f50a:	4618      	mov	r0, r3
 800f50c:	f7fd fd64 	bl	800cfd8 <pbuf_free>
      inseg.p = NULL;
 800f510:	4b21      	ldr	r3, [pc, #132]	@ (800f598 <tcp_input+0x800>)
 800f512:	2200      	movs	r2, #0
 800f514:	605a      	str	r2, [r3, #4]
    pbuf_free(p);
  }

  LWIP_ASSERT("tcp_input: tcp_pcbs_sane()", tcp_pcbs_sane());
  PERF_STOP("tcp_input");
  return;
 800f516:	e036      	b.n	800f586 <tcp_input+0x7ee>
    if (!(TCPH_FLAGS(tcphdr) & TCP_RST)) {
 800f518:	4b20      	ldr	r3, [pc, #128]	@ (800f59c <tcp_input+0x804>)
 800f51a:	681b      	ldr	r3, [r3, #0]
 800f51c:	899b      	ldrh	r3, [r3, #12]
 800f51e:	b29b      	uxth	r3, r3
 800f520:	4618      	mov	r0, r3
 800f522:	f7fc f8b7 	bl	800b694 <lwip_htons>
 800f526:	4603      	mov	r3, r0
 800f528:	b2db      	uxtb	r3, r3
 800f52a:	f003 0304 	and.w	r3, r3, #4
 800f52e:	2b00      	cmp	r3, #0
 800f530:	d118      	bne.n	800f564 <tcp_input+0x7cc>
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 800f532:	4b1b      	ldr	r3, [pc, #108]	@ (800f5a0 <tcp_input+0x808>)
 800f534:	6819      	ldr	r1, [r3, #0]
 800f536:	4b1b      	ldr	r3, [pc, #108]	@ (800f5a4 <tcp_input+0x80c>)
 800f538:	881b      	ldrh	r3, [r3, #0]
 800f53a:	461a      	mov	r2, r3
 800f53c:	4b1a      	ldr	r3, [pc, #104]	@ (800f5a8 <tcp_input+0x810>)
 800f53e:	681b      	ldr	r3, [r3, #0]
 800f540:	18d0      	adds	r0, r2, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800f542:	4b16      	ldr	r3, [pc, #88]	@ (800f59c <tcp_input+0x804>)
 800f544:	681b      	ldr	r3, [r3, #0]
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 800f546:	885b      	ldrh	r3, [r3, #2]
 800f548:	b29b      	uxth	r3, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800f54a:	4a14      	ldr	r2, [pc, #80]	@ (800f59c <tcp_input+0x804>)
 800f54c:	6812      	ldr	r2, [r2, #0]
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 800f54e:	8812      	ldrh	r2, [r2, #0]
 800f550:	b292      	uxth	r2, r2
 800f552:	9202      	str	r2, [sp, #8]
 800f554:	9301      	str	r3, [sp, #4]
 800f556:	4b15      	ldr	r3, [pc, #84]	@ (800f5ac <tcp_input+0x814>)
 800f558:	9300      	str	r3, [sp, #0]
 800f55a:	4b15      	ldr	r3, [pc, #84]	@ (800f5b0 <tcp_input+0x818>)
 800f55c:	4602      	mov	r2, r0
 800f55e:	2000      	movs	r0, #0
 800f560:	f003 f818 	bl	8012594 <tcp_rst>
    pbuf_free(p);
 800f564:	6878      	ldr	r0, [r7, #4]
 800f566:	f7fd fd37 	bl	800cfd8 <pbuf_free>
  return;
 800f56a:	e00c      	b.n	800f586 <tcp_input+0x7ee>
    goto dropped;
 800f56c:	bf00      	nop
 800f56e:	e006      	b.n	800f57e <tcp_input+0x7e6>
    goto dropped;
 800f570:	bf00      	nop
 800f572:	e004      	b.n	800f57e <tcp_input+0x7e6>
    goto dropped;
 800f574:	bf00      	nop
 800f576:	e002      	b.n	800f57e <tcp_input+0x7e6>
      goto dropped;
 800f578:	bf00      	nop
 800f57a:	e000      	b.n	800f57e <tcp_input+0x7e6>
      goto dropped;
 800f57c:	bf00      	nop
dropped:
  TCP_STATS_INC(tcp.drop);
  MIB2_STATS_INC(mib2.tcpinerrs);
  pbuf_free(p);
 800f57e:	6878      	ldr	r0, [r7, #4]
 800f580:	f7fd fd2a 	bl	800cfd8 <pbuf_free>
 800f584:	e000      	b.n	800f588 <tcp_input+0x7f0>
  return;
 800f586:	bf00      	nop
}
 800f588:	3724      	adds	r7, #36	@ 0x24
 800f58a:	46bd      	mov	sp, r7
 800f58c:	bd90      	pop	{r4, r7, pc}
 800f58e:	bf00      	nop
 800f590:	24007e44 	.word	0x24007e44
 800f594:	24007e40 	.word	0x24007e40
 800f598:	24007e10 	.word	0x24007e10
 800f59c:	24007e20 	.word	0x24007e20
 800f5a0:	24007e34 	.word	0x24007e34
 800f5a4:	24007e3a 	.word	0x24007e3a
 800f5a8:	24007e30 	.word	0x24007e30
 800f5ac:	24004d08 	.word	0x24004d08
 800f5b0:	24004d0c 	.word	0x24004d0c

0800f5b4 <tcp_input_delayed_close>:
 * any more.
 * @returns 1 if the pcb has been closed and deallocated, 0 otherwise
 */
static int
tcp_input_delayed_close(struct tcp_pcb *pcb)
{
 800f5b4:	b580      	push	{r7, lr}
 800f5b6:	b082      	sub	sp, #8
 800f5b8:	af00      	add	r7, sp, #0
 800f5ba:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_input_delayed_close: invalid pcb", pcb != NULL);
 800f5bc:	687b      	ldr	r3, [r7, #4]
 800f5be:	2b00      	cmp	r3, #0
 800f5c0:	d106      	bne.n	800f5d0 <tcp_input_delayed_close+0x1c>
 800f5c2:	4b17      	ldr	r3, [pc, #92]	@ (800f620 <tcp_input_delayed_close+0x6c>)
 800f5c4:	f240 225a 	movw	r2, #602	@ 0x25a
 800f5c8:	4916      	ldr	r1, [pc, #88]	@ (800f624 <tcp_input_delayed_close+0x70>)
 800f5ca:	4817      	ldr	r0, [pc, #92]	@ (800f628 <tcp_input_delayed_close+0x74>)
 800f5cc:	f007 f966 	bl	801689c <iprintf>

  if (recv_flags & TF_CLOSED) {
 800f5d0:	4b16      	ldr	r3, [pc, #88]	@ (800f62c <tcp_input_delayed_close+0x78>)
 800f5d2:	781b      	ldrb	r3, [r3, #0]
 800f5d4:	f003 0310 	and.w	r3, r3, #16
 800f5d8:	2b00      	cmp	r3, #0
 800f5da:	d01c      	beq.n	800f616 <tcp_input_delayed_close+0x62>
    /* The connection has been closed and we will deallocate the
        PCB. */
    if (!(pcb->flags & TF_RXCLOSED)) {
 800f5dc:	687b      	ldr	r3, [r7, #4]
 800f5de:	8b5b      	ldrh	r3, [r3, #26]
 800f5e0:	f003 0310 	and.w	r3, r3, #16
 800f5e4:	2b00      	cmp	r3, #0
 800f5e6:	d10d      	bne.n	800f604 <tcp_input_delayed_close+0x50>
      /* Connection closed although the application has only shut down the
          tx side: call the PCB's err callback and indicate the closure to
          ensure the application doesn't continue using the PCB. */
      TCP_EVENT_ERR(pcb->state, pcb->errf, pcb->callback_arg, ERR_CLSD);
 800f5e8:	687b      	ldr	r3, [r7, #4]
 800f5ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f5ee:	2b00      	cmp	r3, #0
 800f5f0:	d008      	beq.n	800f604 <tcp_input_delayed_close+0x50>
 800f5f2:	687b      	ldr	r3, [r7, #4]
 800f5f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f5f8:	687a      	ldr	r2, [r7, #4]
 800f5fa:	6912      	ldr	r2, [r2, #16]
 800f5fc:	f06f 010e 	mvn.w	r1, #14
 800f600:	4610      	mov	r0, r2
 800f602:	4798      	blx	r3
    }
    tcp_pcb_remove(&tcp_active_pcbs, pcb);
 800f604:	6879      	ldr	r1, [r7, #4]
 800f606:	480a      	ldr	r0, [pc, #40]	@ (800f630 <tcp_input_delayed_close+0x7c>)
 800f608:	f7ff fa4e 	bl	800eaa8 <tcp_pcb_remove>
    tcp_free(pcb);
 800f60c:	6878      	ldr	r0, [r7, #4]
 800f60e:	f7fe f831 	bl	800d674 <tcp_free>
    return 1;
 800f612:	2301      	movs	r3, #1
 800f614:	e000      	b.n	800f618 <tcp_input_delayed_close+0x64>
  }
  return 0;
 800f616:	2300      	movs	r3, #0
}
 800f618:	4618      	mov	r0, r3
 800f61a:	3708      	adds	r7, #8
 800f61c:	46bd      	mov	sp, r7
 800f61e:	bd80      	pop	{r7, pc}
 800f620:	08018fc4 	.word	0x08018fc4
 800f624:	08019194 	.word	0x08019194
 800f628:	08019010 	.word	0x08019010
 800f62c:	24007e3d 	.word	0x24007e3d
 800f630:	24007e04 	.word	0x24007e04

0800f634 <tcp_listen_input>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static void
tcp_listen_input(struct tcp_pcb_listen *pcb)
{
 800f634:	b590      	push	{r4, r7, lr}
 800f636:	b08b      	sub	sp, #44	@ 0x2c
 800f638:	af04      	add	r7, sp, #16
 800f63a:	6078      	str	r0, [r7, #4]
  struct tcp_pcb *npcb;
  u32_t iss;
  err_t rc;

  if (flags & TCP_RST) {
 800f63c:	4b6f      	ldr	r3, [pc, #444]	@ (800f7fc <tcp_listen_input+0x1c8>)
 800f63e:	781b      	ldrb	r3, [r3, #0]
 800f640:	f003 0304 	and.w	r3, r3, #4
 800f644:	2b00      	cmp	r3, #0
 800f646:	f040 80d2 	bne.w	800f7ee <tcp_listen_input+0x1ba>
    /* An incoming RST should be ignored. Return. */
    return;
  }

  LWIP_ASSERT("tcp_listen_input: invalid pcb", pcb != NULL);
 800f64a:	687b      	ldr	r3, [r7, #4]
 800f64c:	2b00      	cmp	r3, #0
 800f64e:	d106      	bne.n	800f65e <tcp_listen_input+0x2a>
 800f650:	4b6b      	ldr	r3, [pc, #428]	@ (800f800 <tcp_listen_input+0x1cc>)
 800f652:	f240 2281 	movw	r2, #641	@ 0x281
 800f656:	496b      	ldr	r1, [pc, #428]	@ (800f804 <tcp_listen_input+0x1d0>)
 800f658:	486b      	ldr	r0, [pc, #428]	@ (800f808 <tcp_listen_input+0x1d4>)
 800f65a:	f007 f91f 	bl	801689c <iprintf>

  /* In the LISTEN state, we check for incoming SYN segments,
     creates a new PCB, and responds with a SYN|ACK. */
  if (flags & TCP_ACK) {
 800f65e:	4b67      	ldr	r3, [pc, #412]	@ (800f7fc <tcp_listen_input+0x1c8>)
 800f660:	781b      	ldrb	r3, [r3, #0]
 800f662:	f003 0310 	and.w	r3, r3, #16
 800f666:	2b00      	cmp	r3, #0
 800f668:	d019      	beq.n	800f69e <tcp_listen_input+0x6a>
    /* For incoming segments with the ACK flag set, respond with a
       RST. */
    LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_listen_input: ACK in LISTEN, sending reset\n"));
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800f66a:	4b68      	ldr	r3, [pc, #416]	@ (800f80c <tcp_listen_input+0x1d8>)
 800f66c:	6819      	ldr	r1, [r3, #0]
 800f66e:	4b68      	ldr	r3, [pc, #416]	@ (800f810 <tcp_listen_input+0x1dc>)
 800f670:	881b      	ldrh	r3, [r3, #0]
 800f672:	461a      	mov	r2, r3
 800f674:	4b67      	ldr	r3, [pc, #412]	@ (800f814 <tcp_listen_input+0x1e0>)
 800f676:	681b      	ldr	r3, [r3, #0]
 800f678:	18d0      	adds	r0, r2, r3
            ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800f67a:	4b67      	ldr	r3, [pc, #412]	@ (800f818 <tcp_listen_input+0x1e4>)
 800f67c:	681b      	ldr	r3, [r3, #0]
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800f67e:	885b      	ldrh	r3, [r3, #2]
 800f680:	b29b      	uxth	r3, r3
            ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800f682:	4a65      	ldr	r2, [pc, #404]	@ (800f818 <tcp_listen_input+0x1e4>)
 800f684:	6812      	ldr	r2, [r2, #0]
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800f686:	8812      	ldrh	r2, [r2, #0]
 800f688:	b292      	uxth	r2, r2
 800f68a:	9202      	str	r2, [sp, #8]
 800f68c:	9301      	str	r3, [sp, #4]
 800f68e:	4b63      	ldr	r3, [pc, #396]	@ (800f81c <tcp_listen_input+0x1e8>)
 800f690:	9300      	str	r3, [sp, #0]
 800f692:	4b63      	ldr	r3, [pc, #396]	@ (800f820 <tcp_listen_input+0x1ec>)
 800f694:	4602      	mov	r2, r0
 800f696:	6878      	ldr	r0, [r7, #4]
 800f698:	f002 ff7c 	bl	8012594 <tcp_rst>
      tcp_abandon(npcb, 0);
      return;
    }
    tcp_output(npcb);
  }
  return;
 800f69c:	e0a9      	b.n	800f7f2 <tcp_listen_input+0x1be>
  } else if (flags & TCP_SYN) {
 800f69e:	4b57      	ldr	r3, [pc, #348]	@ (800f7fc <tcp_listen_input+0x1c8>)
 800f6a0:	781b      	ldrb	r3, [r3, #0]
 800f6a2:	f003 0302 	and.w	r3, r3, #2
 800f6a6:	2b00      	cmp	r3, #0
 800f6a8:	f000 80a3 	beq.w	800f7f2 <tcp_listen_input+0x1be>
    npcb = tcp_alloc(pcb->prio);
 800f6ac:	687b      	ldr	r3, [r7, #4]
 800f6ae:	7d5b      	ldrb	r3, [r3, #21]
 800f6b0:	4618      	mov	r0, r3
 800f6b2:	f7ff f923 	bl	800e8fc <tcp_alloc>
 800f6b6:	6178      	str	r0, [r7, #20]
    if (npcb == NULL) {
 800f6b8:	697b      	ldr	r3, [r7, #20]
 800f6ba:	2b00      	cmp	r3, #0
 800f6bc:	d111      	bne.n	800f6e2 <tcp_listen_input+0xae>
      TCP_EVENT_ACCEPT(pcb, NULL, pcb->callback_arg, ERR_MEM, err);
 800f6be:	687b      	ldr	r3, [r7, #4]
 800f6c0:	699b      	ldr	r3, [r3, #24]
 800f6c2:	2b00      	cmp	r3, #0
 800f6c4:	d00a      	beq.n	800f6dc <tcp_listen_input+0xa8>
 800f6c6:	687b      	ldr	r3, [r7, #4]
 800f6c8:	699b      	ldr	r3, [r3, #24]
 800f6ca:	687a      	ldr	r2, [r7, #4]
 800f6cc:	6910      	ldr	r0, [r2, #16]
 800f6ce:	f04f 32ff 	mov.w	r2, #4294967295
 800f6d2:	2100      	movs	r1, #0
 800f6d4:	4798      	blx	r3
 800f6d6:	4603      	mov	r3, r0
 800f6d8:	73bb      	strb	r3, [r7, #14]
      return;
 800f6da:	e08b      	b.n	800f7f4 <tcp_listen_input+0x1c0>
      TCP_EVENT_ACCEPT(pcb, NULL, pcb->callback_arg, ERR_MEM, err);
 800f6dc:	23f0      	movs	r3, #240	@ 0xf0
 800f6de:	73bb      	strb	r3, [r7, #14]
      return;
 800f6e0:	e088      	b.n	800f7f4 <tcp_listen_input+0x1c0>
    ip_addr_copy(npcb->local_ip, *ip_current_dest_addr());
 800f6e2:	4b50      	ldr	r3, [pc, #320]	@ (800f824 <tcp_listen_input+0x1f0>)
 800f6e4:	695a      	ldr	r2, [r3, #20]
 800f6e6:	697b      	ldr	r3, [r7, #20]
 800f6e8:	601a      	str	r2, [r3, #0]
    ip_addr_copy(npcb->remote_ip, *ip_current_src_addr());
 800f6ea:	4b4e      	ldr	r3, [pc, #312]	@ (800f824 <tcp_listen_input+0x1f0>)
 800f6ec:	691a      	ldr	r2, [r3, #16]
 800f6ee:	697b      	ldr	r3, [r7, #20]
 800f6f0:	605a      	str	r2, [r3, #4]
    npcb->local_port = pcb->local_port;
 800f6f2:	687b      	ldr	r3, [r7, #4]
 800f6f4:	8ada      	ldrh	r2, [r3, #22]
 800f6f6:	697b      	ldr	r3, [r7, #20]
 800f6f8:	82da      	strh	r2, [r3, #22]
    npcb->remote_port = tcphdr->src;
 800f6fa:	4b47      	ldr	r3, [pc, #284]	@ (800f818 <tcp_listen_input+0x1e4>)
 800f6fc:	681b      	ldr	r3, [r3, #0]
 800f6fe:	881b      	ldrh	r3, [r3, #0]
 800f700:	b29a      	uxth	r2, r3
 800f702:	697b      	ldr	r3, [r7, #20]
 800f704:	831a      	strh	r2, [r3, #24]
    npcb->state = SYN_RCVD;
 800f706:	697b      	ldr	r3, [r7, #20]
 800f708:	2203      	movs	r2, #3
 800f70a:	751a      	strb	r2, [r3, #20]
    npcb->rcv_nxt = seqno + 1;
 800f70c:	4b41      	ldr	r3, [pc, #260]	@ (800f814 <tcp_listen_input+0x1e0>)
 800f70e:	681b      	ldr	r3, [r3, #0]
 800f710:	1c5a      	adds	r2, r3, #1
 800f712:	697b      	ldr	r3, [r7, #20]
 800f714:	625a      	str	r2, [r3, #36]	@ 0x24
    npcb->rcv_ann_right_edge = npcb->rcv_nxt;
 800f716:	697b      	ldr	r3, [r7, #20]
 800f718:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800f71a:	697b      	ldr	r3, [r7, #20]
 800f71c:	62da      	str	r2, [r3, #44]	@ 0x2c
    iss = tcp_next_iss(npcb);
 800f71e:	6978      	ldr	r0, [r7, #20]
 800f720:	f7ff fa56 	bl	800ebd0 <tcp_next_iss>
 800f724:	6138      	str	r0, [r7, #16]
    npcb->snd_wl2 = iss;
 800f726:	697b      	ldr	r3, [r7, #20]
 800f728:	693a      	ldr	r2, [r7, #16]
 800f72a:	659a      	str	r2, [r3, #88]	@ 0x58
    npcb->snd_nxt = iss;
 800f72c:	697b      	ldr	r3, [r7, #20]
 800f72e:	693a      	ldr	r2, [r7, #16]
 800f730:	651a      	str	r2, [r3, #80]	@ 0x50
    npcb->lastack = iss;
 800f732:	697b      	ldr	r3, [r7, #20]
 800f734:	693a      	ldr	r2, [r7, #16]
 800f736:	645a      	str	r2, [r3, #68]	@ 0x44
    npcb->snd_lbb = iss;
 800f738:	697b      	ldr	r3, [r7, #20]
 800f73a:	693a      	ldr	r2, [r7, #16]
 800f73c:	65da      	str	r2, [r3, #92]	@ 0x5c
    npcb->snd_wl1 = seqno - 1;/* initialise to seqno-1 to force window update */
 800f73e:	4b35      	ldr	r3, [pc, #212]	@ (800f814 <tcp_listen_input+0x1e0>)
 800f740:	681b      	ldr	r3, [r3, #0]
 800f742:	1e5a      	subs	r2, r3, #1
 800f744:	697b      	ldr	r3, [r7, #20]
 800f746:	655a      	str	r2, [r3, #84]	@ 0x54
    npcb->callback_arg = pcb->callback_arg;
 800f748:	687b      	ldr	r3, [r7, #4]
 800f74a:	691a      	ldr	r2, [r3, #16]
 800f74c:	697b      	ldr	r3, [r7, #20]
 800f74e:	611a      	str	r2, [r3, #16]
    npcb->listener = pcb;
 800f750:	697b      	ldr	r3, [r7, #20]
 800f752:	687a      	ldr	r2, [r7, #4]
 800f754:	67da      	str	r2, [r3, #124]	@ 0x7c
    npcb->so_options = pcb->so_options & SOF_INHERITED;
 800f756:	687b      	ldr	r3, [r7, #4]
 800f758:	7a5b      	ldrb	r3, [r3, #9]
 800f75a:	f003 030c 	and.w	r3, r3, #12
 800f75e:	b2da      	uxtb	r2, r3
 800f760:	697b      	ldr	r3, [r7, #20]
 800f762:	725a      	strb	r2, [r3, #9]
    npcb->netif_idx = pcb->netif_idx;
 800f764:	687b      	ldr	r3, [r7, #4]
 800f766:	7a1a      	ldrb	r2, [r3, #8]
 800f768:	697b      	ldr	r3, [r7, #20]
 800f76a:	721a      	strb	r2, [r3, #8]
    TCP_REG_ACTIVE(npcb);
 800f76c:	4b2e      	ldr	r3, [pc, #184]	@ (800f828 <tcp_listen_input+0x1f4>)
 800f76e:	681a      	ldr	r2, [r3, #0]
 800f770:	697b      	ldr	r3, [r7, #20]
 800f772:	60da      	str	r2, [r3, #12]
 800f774:	4a2c      	ldr	r2, [pc, #176]	@ (800f828 <tcp_listen_input+0x1f4>)
 800f776:	697b      	ldr	r3, [r7, #20]
 800f778:	6013      	str	r3, [r2, #0]
 800f77a:	f003 f8cd 	bl	8012918 <tcp_timer_needed>
 800f77e:	4b2b      	ldr	r3, [pc, #172]	@ (800f82c <tcp_listen_input+0x1f8>)
 800f780:	2201      	movs	r2, #1
 800f782:	701a      	strb	r2, [r3, #0]
    tcp_parseopt(npcb);
 800f784:	6978      	ldr	r0, [r7, #20]
 800f786:	f001 fd8b 	bl	80112a0 <tcp_parseopt>
    npcb->snd_wnd = tcphdr->wnd;
 800f78a:	4b23      	ldr	r3, [pc, #140]	@ (800f818 <tcp_listen_input+0x1e4>)
 800f78c:	681b      	ldr	r3, [r3, #0]
 800f78e:	89db      	ldrh	r3, [r3, #14]
 800f790:	b29a      	uxth	r2, r3
 800f792:	697b      	ldr	r3, [r7, #20]
 800f794:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
    npcb->snd_wnd_max = npcb->snd_wnd;
 800f798:	697b      	ldr	r3, [r7, #20]
 800f79a:	f8b3 2060 	ldrh.w	r2, [r3, #96]	@ 0x60
 800f79e:	697b      	ldr	r3, [r7, #20]
 800f7a0:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
    npcb->mss = tcp_eff_send_mss(npcb->mss, &npcb->local_ip, &npcb->remote_ip);
 800f7a4:	697b      	ldr	r3, [r7, #20]
 800f7a6:	8e5c      	ldrh	r4, [r3, #50]	@ 0x32
 800f7a8:	697b      	ldr	r3, [r7, #20]
 800f7aa:	3304      	adds	r3, #4
 800f7ac:	4618      	mov	r0, r3
 800f7ae:	f004 ffcd 	bl	801474c <ip4_route>
 800f7b2:	4601      	mov	r1, r0
 800f7b4:	697b      	ldr	r3, [r7, #20]
 800f7b6:	3304      	adds	r3, #4
 800f7b8:	461a      	mov	r2, r3
 800f7ba:	4620      	mov	r0, r4
 800f7bc:	f7ff fa2e 	bl	800ec1c <tcp_eff_send_mss_netif>
 800f7c0:	4603      	mov	r3, r0
 800f7c2:	461a      	mov	r2, r3
 800f7c4:	697b      	ldr	r3, [r7, #20]
 800f7c6:	865a      	strh	r2, [r3, #50]	@ 0x32
    rc = tcp_enqueue_flags(npcb, TCP_SYN | TCP_ACK);
 800f7c8:	2112      	movs	r1, #18
 800f7ca:	6978      	ldr	r0, [r7, #20]
 800f7cc:	f002 f83e 	bl	801184c <tcp_enqueue_flags>
 800f7d0:	4603      	mov	r3, r0
 800f7d2:	73fb      	strb	r3, [r7, #15]
    if (rc != ERR_OK) {
 800f7d4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800f7d8:	2b00      	cmp	r3, #0
 800f7da:	d004      	beq.n	800f7e6 <tcp_listen_input+0x1b2>
      tcp_abandon(npcb, 0);
 800f7dc:	2100      	movs	r1, #0
 800f7de:	6978      	ldr	r0, [r7, #20]
 800f7e0:	f7fe f974 	bl	800dacc <tcp_abandon>
      return;
 800f7e4:	e006      	b.n	800f7f4 <tcp_listen_input+0x1c0>
    tcp_output(npcb);
 800f7e6:	6978      	ldr	r0, [r7, #20]
 800f7e8:	f002 f91e 	bl	8011a28 <tcp_output>
  return;
 800f7ec:	e001      	b.n	800f7f2 <tcp_listen_input+0x1be>
    return;
 800f7ee:	bf00      	nop
 800f7f0:	e000      	b.n	800f7f4 <tcp_listen_input+0x1c0>
  return;
 800f7f2:	bf00      	nop
}
 800f7f4:	371c      	adds	r7, #28
 800f7f6:	46bd      	mov	sp, r7
 800f7f8:	bd90      	pop	{r4, r7, pc}
 800f7fa:	bf00      	nop
 800f7fc:	24007e3c 	.word	0x24007e3c
 800f800:	08018fc4 	.word	0x08018fc4
 800f804:	080191bc 	.word	0x080191bc
 800f808:	08019010 	.word	0x08019010
 800f80c:	24007e34 	.word	0x24007e34
 800f810:	24007e3a 	.word	0x24007e3a
 800f814:	24007e30 	.word	0x24007e30
 800f818:	24007e20 	.word	0x24007e20
 800f81c:	24004d08 	.word	0x24004d08
 800f820:	24004d0c 	.word	0x24004d0c
 800f824:	24004cf8 	.word	0x24004cf8
 800f828:	24007e04 	.word	0x24007e04
 800f82c:	24007e0c 	.word	0x24007e0c

0800f830 <tcp_timewait_input>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static void
tcp_timewait_input(struct tcp_pcb *pcb)
{
 800f830:	b580      	push	{r7, lr}
 800f832:	b086      	sub	sp, #24
 800f834:	af04      	add	r7, sp, #16
 800f836:	6078      	str	r0, [r7, #4]
  /* RFC 1337: in TIME_WAIT, ignore RST and ACK FINs + any 'acceptable' segments */
  /* RFC 793 3.9 Event Processing - Segment Arrives:
   * - first check sequence number - we skip that one in TIME_WAIT (always
   *   acceptable since we only send ACKs)
   * - second check the RST bit (... return) */
  if (flags & TCP_RST) {
 800f838:	4b2f      	ldr	r3, [pc, #188]	@ (800f8f8 <tcp_timewait_input+0xc8>)
 800f83a:	781b      	ldrb	r3, [r3, #0]
 800f83c:	f003 0304 	and.w	r3, r3, #4
 800f840:	2b00      	cmp	r3, #0
 800f842:	d153      	bne.n	800f8ec <tcp_timewait_input+0xbc>
    return;
  }

  LWIP_ASSERT("tcp_timewait_input: invalid pcb", pcb != NULL);
 800f844:	687b      	ldr	r3, [r7, #4]
 800f846:	2b00      	cmp	r3, #0
 800f848:	d106      	bne.n	800f858 <tcp_timewait_input+0x28>
 800f84a:	4b2c      	ldr	r3, [pc, #176]	@ (800f8fc <tcp_timewait_input+0xcc>)
 800f84c:	f240 22ee 	movw	r2, #750	@ 0x2ee
 800f850:	492b      	ldr	r1, [pc, #172]	@ (800f900 <tcp_timewait_input+0xd0>)
 800f852:	482c      	ldr	r0, [pc, #176]	@ (800f904 <tcp_timewait_input+0xd4>)
 800f854:	f007 f822 	bl	801689c <iprintf>

  /* - fourth, check the SYN bit, */
  if (flags & TCP_SYN) {
 800f858:	4b27      	ldr	r3, [pc, #156]	@ (800f8f8 <tcp_timewait_input+0xc8>)
 800f85a:	781b      	ldrb	r3, [r3, #0]
 800f85c:	f003 0302 	and.w	r3, r3, #2
 800f860:	2b00      	cmp	r3, #0
 800f862:	d02a      	beq.n	800f8ba <tcp_timewait_input+0x8a>
    /* If an incoming segment is not acceptable, an acknowledgment
       should be sent in reply */
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd)) {
 800f864:	4b28      	ldr	r3, [pc, #160]	@ (800f908 <tcp_timewait_input+0xd8>)
 800f866:	681a      	ldr	r2, [r3, #0]
 800f868:	687b      	ldr	r3, [r7, #4]
 800f86a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f86c:	1ad3      	subs	r3, r2, r3
 800f86e:	2b00      	cmp	r3, #0
 800f870:	db2d      	blt.n	800f8ce <tcp_timewait_input+0x9e>
 800f872:	4b25      	ldr	r3, [pc, #148]	@ (800f908 <tcp_timewait_input+0xd8>)
 800f874:	681a      	ldr	r2, [r3, #0]
 800f876:	687b      	ldr	r3, [r7, #4]
 800f878:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f87a:	6879      	ldr	r1, [r7, #4]
 800f87c:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 800f87e:	440b      	add	r3, r1
 800f880:	1ad3      	subs	r3, r2, r3
 800f882:	2b00      	cmp	r3, #0
 800f884:	dc23      	bgt.n	800f8ce <tcp_timewait_input+0x9e>
      /* If the SYN is in the window it is an error, send a reset */
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800f886:	4b21      	ldr	r3, [pc, #132]	@ (800f90c <tcp_timewait_input+0xdc>)
 800f888:	6819      	ldr	r1, [r3, #0]
 800f88a:	4b21      	ldr	r3, [pc, #132]	@ (800f910 <tcp_timewait_input+0xe0>)
 800f88c:	881b      	ldrh	r3, [r3, #0]
 800f88e:	461a      	mov	r2, r3
 800f890:	4b1d      	ldr	r3, [pc, #116]	@ (800f908 <tcp_timewait_input+0xd8>)
 800f892:	681b      	ldr	r3, [r3, #0]
 800f894:	18d0      	adds	r0, r2, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800f896:	4b1f      	ldr	r3, [pc, #124]	@ (800f914 <tcp_timewait_input+0xe4>)
 800f898:	681b      	ldr	r3, [r3, #0]
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800f89a:	885b      	ldrh	r3, [r3, #2]
 800f89c:	b29b      	uxth	r3, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800f89e:	4a1d      	ldr	r2, [pc, #116]	@ (800f914 <tcp_timewait_input+0xe4>)
 800f8a0:	6812      	ldr	r2, [r2, #0]
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800f8a2:	8812      	ldrh	r2, [r2, #0]
 800f8a4:	b292      	uxth	r2, r2
 800f8a6:	9202      	str	r2, [sp, #8]
 800f8a8:	9301      	str	r3, [sp, #4]
 800f8aa:	4b1b      	ldr	r3, [pc, #108]	@ (800f918 <tcp_timewait_input+0xe8>)
 800f8ac:	9300      	str	r3, [sp, #0]
 800f8ae:	4b1b      	ldr	r3, [pc, #108]	@ (800f91c <tcp_timewait_input+0xec>)
 800f8b0:	4602      	mov	r2, r0
 800f8b2:	6878      	ldr	r0, [r7, #4]
 800f8b4:	f002 fe6e 	bl	8012594 <tcp_rst>
      return;
 800f8b8:	e01b      	b.n	800f8f2 <tcp_timewait_input+0xc2>
    }
  } else if (flags & TCP_FIN) {
 800f8ba:	4b0f      	ldr	r3, [pc, #60]	@ (800f8f8 <tcp_timewait_input+0xc8>)
 800f8bc:	781b      	ldrb	r3, [r3, #0]
 800f8be:	f003 0301 	and.w	r3, r3, #1
 800f8c2:	2b00      	cmp	r3, #0
 800f8c4:	d003      	beq.n	800f8ce <tcp_timewait_input+0x9e>
    /* - eighth, check the FIN bit: Remain in the TIME-WAIT state.
         Restart the 2 MSL time-wait timeout.*/
    pcb->tmr = tcp_ticks;
 800f8c6:	4b16      	ldr	r3, [pc, #88]	@ (800f920 <tcp_timewait_input+0xf0>)
 800f8c8:	681a      	ldr	r2, [r3, #0]
 800f8ca:	687b      	ldr	r3, [r7, #4]
 800f8cc:	621a      	str	r2, [r3, #32]
  }

  if ((tcplen > 0)) {
 800f8ce:	4b10      	ldr	r3, [pc, #64]	@ (800f910 <tcp_timewait_input+0xe0>)
 800f8d0:	881b      	ldrh	r3, [r3, #0]
 800f8d2:	2b00      	cmp	r3, #0
 800f8d4:	d00c      	beq.n	800f8f0 <tcp_timewait_input+0xc0>
    /* Acknowledge data, FIN or out-of-window SYN */
    tcp_ack_now(pcb);
 800f8d6:	687b      	ldr	r3, [r7, #4]
 800f8d8:	8b5b      	ldrh	r3, [r3, #26]
 800f8da:	f043 0302 	orr.w	r3, r3, #2
 800f8de:	b29a      	uxth	r2, r3
 800f8e0:	687b      	ldr	r3, [r7, #4]
 800f8e2:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 800f8e4:	6878      	ldr	r0, [r7, #4]
 800f8e6:	f002 f89f 	bl	8011a28 <tcp_output>
  }
  return;
 800f8ea:	e001      	b.n	800f8f0 <tcp_timewait_input+0xc0>
    return;
 800f8ec:	bf00      	nop
 800f8ee:	e000      	b.n	800f8f2 <tcp_timewait_input+0xc2>
  return;
 800f8f0:	bf00      	nop
}
 800f8f2:	3708      	adds	r7, #8
 800f8f4:	46bd      	mov	sp, r7
 800f8f6:	bd80      	pop	{r7, pc}
 800f8f8:	24007e3c 	.word	0x24007e3c
 800f8fc:	08018fc4 	.word	0x08018fc4
 800f900:	080191dc 	.word	0x080191dc
 800f904:	08019010 	.word	0x08019010
 800f908:	24007e30 	.word	0x24007e30
 800f90c:	24007e34 	.word	0x24007e34
 800f910:	24007e3a 	.word	0x24007e3a
 800f914:	24007e20 	.word	0x24007e20
 800f918:	24004d08 	.word	0x24004d08
 800f91c:	24004d0c 	.word	0x24004d0c
 800f920:	24007df8 	.word	0x24007df8

0800f924 <tcp_process>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static err_t
tcp_process(struct tcp_pcb *pcb)
{
 800f924:	b590      	push	{r4, r7, lr}
 800f926:	b08d      	sub	sp, #52	@ 0x34
 800f928:	af04      	add	r7, sp, #16
 800f92a:	6078      	str	r0, [r7, #4]
  struct tcp_seg *rseg;
  u8_t acceptable = 0;
 800f92c:	2300      	movs	r3, #0
 800f92e:	76fb      	strb	r3, [r7, #27]
  err_t err;

  err = ERR_OK;
 800f930:	2300      	movs	r3, #0
 800f932:	76bb      	strb	r3, [r7, #26]

  LWIP_ASSERT("tcp_process: invalid pcb", pcb != NULL);
 800f934:	687b      	ldr	r3, [r7, #4]
 800f936:	2b00      	cmp	r3, #0
 800f938:	d106      	bne.n	800f948 <tcp_process+0x24>
 800f93a:	4b9d      	ldr	r3, [pc, #628]	@ (800fbb0 <tcp_process+0x28c>)
 800f93c:	f44f 7247 	mov.w	r2, #796	@ 0x31c
 800f940:	499c      	ldr	r1, [pc, #624]	@ (800fbb4 <tcp_process+0x290>)
 800f942:	489d      	ldr	r0, [pc, #628]	@ (800fbb8 <tcp_process+0x294>)
 800f944:	f006 ffaa 	bl	801689c <iprintf>

  /* Process incoming RST segments. */
  if (flags & TCP_RST) {
 800f948:	4b9c      	ldr	r3, [pc, #624]	@ (800fbbc <tcp_process+0x298>)
 800f94a:	781b      	ldrb	r3, [r3, #0]
 800f94c:	f003 0304 	and.w	r3, r3, #4
 800f950:	2b00      	cmp	r3, #0
 800f952:	d04e      	beq.n	800f9f2 <tcp_process+0xce>
    /* First, determine if the reset is acceptable. */
    if (pcb->state == SYN_SENT) {
 800f954:	687b      	ldr	r3, [r7, #4]
 800f956:	7d1b      	ldrb	r3, [r3, #20]
 800f958:	2b02      	cmp	r3, #2
 800f95a:	d108      	bne.n	800f96e <tcp_process+0x4a>
      /* "In the SYN-SENT state (a RST received in response to an initial SYN),
          the RST is acceptable if the ACK field acknowledges the SYN." */
      if (ackno == pcb->snd_nxt) {
 800f95c:	687b      	ldr	r3, [r7, #4]
 800f95e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800f960:	4b97      	ldr	r3, [pc, #604]	@ (800fbc0 <tcp_process+0x29c>)
 800f962:	681b      	ldr	r3, [r3, #0]
 800f964:	429a      	cmp	r2, r3
 800f966:	d123      	bne.n	800f9b0 <tcp_process+0x8c>
        acceptable = 1;
 800f968:	2301      	movs	r3, #1
 800f96a:	76fb      	strb	r3, [r7, #27]
 800f96c:	e020      	b.n	800f9b0 <tcp_process+0x8c>
      }
    } else {
      /* "In all states except SYN-SENT, all reset (RST) segments are validated
          by checking their SEQ-fields." */
      if (seqno == pcb->rcv_nxt) {
 800f96e:	687b      	ldr	r3, [r7, #4]
 800f970:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800f972:	4b94      	ldr	r3, [pc, #592]	@ (800fbc4 <tcp_process+0x2a0>)
 800f974:	681b      	ldr	r3, [r3, #0]
 800f976:	429a      	cmp	r2, r3
 800f978:	d102      	bne.n	800f980 <tcp_process+0x5c>
        acceptable = 1;
 800f97a:	2301      	movs	r3, #1
 800f97c:	76fb      	strb	r3, [r7, #27]
 800f97e:	e017      	b.n	800f9b0 <tcp_process+0x8c>
      } else  if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 800f980:	4b90      	ldr	r3, [pc, #576]	@ (800fbc4 <tcp_process+0x2a0>)
 800f982:	681a      	ldr	r2, [r3, #0]
 800f984:	687b      	ldr	r3, [r7, #4]
 800f986:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f988:	1ad3      	subs	r3, r2, r3
 800f98a:	2b00      	cmp	r3, #0
 800f98c:	db10      	blt.n	800f9b0 <tcp_process+0x8c>
 800f98e:	4b8d      	ldr	r3, [pc, #564]	@ (800fbc4 <tcp_process+0x2a0>)
 800f990:	681a      	ldr	r2, [r3, #0]
 800f992:	687b      	ldr	r3, [r7, #4]
 800f994:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f996:	6879      	ldr	r1, [r7, #4]
 800f998:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 800f99a:	440b      	add	r3, r1
 800f99c:	1ad3      	subs	r3, r2, r3
 800f99e:	2b00      	cmp	r3, #0
 800f9a0:	dc06      	bgt.n	800f9b0 <tcp_process+0x8c>
                                  pcb->rcv_nxt + pcb->rcv_wnd)) {
        /* If the sequence number is inside the window, we send a challenge ACK
           and wait for a re-send with matching sequence number.
           This follows RFC 5961 section 3.2 and addresses CVE-2004-0230
           (RST spoofing attack), which is present in RFC 793 RST handling. */
        tcp_ack_now(pcb);
 800f9a2:	687b      	ldr	r3, [r7, #4]
 800f9a4:	8b5b      	ldrh	r3, [r3, #26]
 800f9a6:	f043 0302 	orr.w	r3, r3, #2
 800f9aa:	b29a      	uxth	r2, r3
 800f9ac:	687b      	ldr	r3, [r7, #4]
 800f9ae:	835a      	strh	r2, [r3, #26]
      }
    }

    if (acceptable) {
 800f9b0:	7efb      	ldrb	r3, [r7, #27]
 800f9b2:	2b00      	cmp	r3, #0
 800f9b4:	d01b      	beq.n	800f9ee <tcp_process+0xca>
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_process: Connection RESET\n"));
      LWIP_ASSERT("tcp_input: pcb->state != CLOSED", pcb->state != CLOSED);
 800f9b6:	687b      	ldr	r3, [r7, #4]
 800f9b8:	7d1b      	ldrb	r3, [r3, #20]
 800f9ba:	2b00      	cmp	r3, #0
 800f9bc:	d106      	bne.n	800f9cc <tcp_process+0xa8>
 800f9be:	4b7c      	ldr	r3, [pc, #496]	@ (800fbb0 <tcp_process+0x28c>)
 800f9c0:	f44f 724e 	mov.w	r2, #824	@ 0x338
 800f9c4:	4980      	ldr	r1, [pc, #512]	@ (800fbc8 <tcp_process+0x2a4>)
 800f9c6:	487c      	ldr	r0, [pc, #496]	@ (800fbb8 <tcp_process+0x294>)
 800f9c8:	f006 ff68 	bl	801689c <iprintf>
      recv_flags |= TF_RESET;
 800f9cc:	4b7f      	ldr	r3, [pc, #508]	@ (800fbcc <tcp_process+0x2a8>)
 800f9ce:	781b      	ldrb	r3, [r3, #0]
 800f9d0:	f043 0308 	orr.w	r3, r3, #8
 800f9d4:	b2da      	uxtb	r2, r3
 800f9d6:	4b7d      	ldr	r3, [pc, #500]	@ (800fbcc <tcp_process+0x2a8>)
 800f9d8:	701a      	strb	r2, [r3, #0]
      tcp_clear_flags(pcb, TF_ACK_DELAY);
 800f9da:	687b      	ldr	r3, [r7, #4]
 800f9dc:	8b5b      	ldrh	r3, [r3, #26]
 800f9de:	f023 0301 	bic.w	r3, r3, #1
 800f9e2:	b29a      	uxth	r2, r3
 800f9e4:	687b      	ldr	r3, [r7, #4]
 800f9e6:	835a      	strh	r2, [r3, #26]
      return ERR_RST;
 800f9e8:	f06f 030d 	mvn.w	r3, #13
 800f9ec:	e37a      	b.n	80100e4 <tcp_process+0x7c0>
    } else {
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_process: unacceptable reset seqno %"U32_F" rcv_nxt %"U32_F"\n",
                                    seqno, pcb->rcv_nxt));
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_process: unacceptable reset seqno %"U32_F" rcv_nxt %"U32_F"\n",
                              seqno, pcb->rcv_nxt));
      return ERR_OK;
 800f9ee:	2300      	movs	r3, #0
 800f9f0:	e378      	b.n	80100e4 <tcp_process+0x7c0>
    }
  }

  if ((flags & TCP_SYN) && (pcb->state != SYN_SENT && pcb->state != SYN_RCVD)) {
 800f9f2:	4b72      	ldr	r3, [pc, #456]	@ (800fbbc <tcp_process+0x298>)
 800f9f4:	781b      	ldrb	r3, [r3, #0]
 800f9f6:	f003 0302 	and.w	r3, r3, #2
 800f9fa:	2b00      	cmp	r3, #0
 800f9fc:	d010      	beq.n	800fa20 <tcp_process+0xfc>
 800f9fe:	687b      	ldr	r3, [r7, #4]
 800fa00:	7d1b      	ldrb	r3, [r3, #20]
 800fa02:	2b02      	cmp	r3, #2
 800fa04:	d00c      	beq.n	800fa20 <tcp_process+0xfc>
 800fa06:	687b      	ldr	r3, [r7, #4]
 800fa08:	7d1b      	ldrb	r3, [r3, #20]
 800fa0a:	2b03      	cmp	r3, #3
 800fa0c:	d008      	beq.n	800fa20 <tcp_process+0xfc>
    /* Cope with new connection attempt after remote end crashed */
    tcp_ack_now(pcb);
 800fa0e:	687b      	ldr	r3, [r7, #4]
 800fa10:	8b5b      	ldrh	r3, [r3, #26]
 800fa12:	f043 0302 	orr.w	r3, r3, #2
 800fa16:	b29a      	uxth	r2, r3
 800fa18:	687b      	ldr	r3, [r7, #4]
 800fa1a:	835a      	strh	r2, [r3, #26]
    return ERR_OK;
 800fa1c:	2300      	movs	r3, #0
 800fa1e:	e361      	b.n	80100e4 <tcp_process+0x7c0>
  }

  if ((pcb->flags & TF_RXCLOSED) == 0) {
 800fa20:	687b      	ldr	r3, [r7, #4]
 800fa22:	8b5b      	ldrh	r3, [r3, #26]
 800fa24:	f003 0310 	and.w	r3, r3, #16
 800fa28:	2b00      	cmp	r3, #0
 800fa2a:	d103      	bne.n	800fa34 <tcp_process+0x110>
    /* Update the PCB (in)activity timer unless rx is closed (see tcp_shutdown) */
    pcb->tmr = tcp_ticks;
 800fa2c:	4b68      	ldr	r3, [pc, #416]	@ (800fbd0 <tcp_process+0x2ac>)
 800fa2e:	681a      	ldr	r2, [r3, #0]
 800fa30:	687b      	ldr	r3, [r7, #4]
 800fa32:	621a      	str	r2, [r3, #32]
  }
  pcb->keep_cnt_sent = 0;
 800fa34:	687b      	ldr	r3, [r7, #4]
 800fa36:	2200      	movs	r2, #0
 800fa38:	f883 209b 	strb.w	r2, [r3, #155]	@ 0x9b
  pcb->persist_probe = 0;
 800fa3c:	687b      	ldr	r3, [r7, #4]
 800fa3e:	2200      	movs	r2, #0
 800fa40:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a

  tcp_parseopt(pcb);
 800fa44:	6878      	ldr	r0, [r7, #4]
 800fa46:	f001 fc2b 	bl	80112a0 <tcp_parseopt>

  /* Do different things depending on the TCP state. */
  switch (pcb->state) {
 800fa4a:	687b      	ldr	r3, [r7, #4]
 800fa4c:	7d1b      	ldrb	r3, [r3, #20]
 800fa4e:	3b02      	subs	r3, #2
 800fa50:	2b07      	cmp	r3, #7
 800fa52:	f200 8337 	bhi.w	80100c4 <tcp_process+0x7a0>
 800fa56:	a201      	add	r2, pc, #4	@ (adr r2, 800fa5c <tcp_process+0x138>)
 800fa58:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fa5c:	0800fa7d 	.word	0x0800fa7d
 800fa60:	0800fcad 	.word	0x0800fcad
 800fa64:	0800fe25 	.word	0x0800fe25
 800fa68:	0800fe4f 	.word	0x0800fe4f
 800fa6c:	0800ff73 	.word	0x0800ff73
 800fa70:	0800fe25 	.word	0x0800fe25
 800fa74:	0800ffff 	.word	0x0800ffff
 800fa78:	0801008f 	.word	0x0801008f
    case SYN_SENT:
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("SYN-SENT: ackno %"U32_F" pcb->snd_nxt %"U32_F" unacked %"U32_F"\n", ackno,
                                    pcb->snd_nxt, lwip_ntohl(pcb->unacked->tcphdr->seqno)));
      /* received SYN ACK with expected sequence number? */
      if ((flags & TCP_ACK) && (flags & TCP_SYN)
 800fa7c:	4b4f      	ldr	r3, [pc, #316]	@ (800fbbc <tcp_process+0x298>)
 800fa7e:	781b      	ldrb	r3, [r3, #0]
 800fa80:	f003 0310 	and.w	r3, r3, #16
 800fa84:	2b00      	cmp	r3, #0
 800fa86:	f000 80e4 	beq.w	800fc52 <tcp_process+0x32e>
 800fa8a:	4b4c      	ldr	r3, [pc, #304]	@ (800fbbc <tcp_process+0x298>)
 800fa8c:	781b      	ldrb	r3, [r3, #0]
 800fa8e:	f003 0302 	and.w	r3, r3, #2
 800fa92:	2b00      	cmp	r3, #0
 800fa94:	f000 80dd 	beq.w	800fc52 <tcp_process+0x32e>
          && (ackno == pcb->lastack + 1)) {
 800fa98:	687b      	ldr	r3, [r7, #4]
 800fa9a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800fa9c:	1c5a      	adds	r2, r3, #1
 800fa9e:	4b48      	ldr	r3, [pc, #288]	@ (800fbc0 <tcp_process+0x29c>)
 800faa0:	681b      	ldr	r3, [r3, #0]
 800faa2:	429a      	cmp	r2, r3
 800faa4:	f040 80d5 	bne.w	800fc52 <tcp_process+0x32e>
        pcb->rcv_nxt = seqno + 1;
 800faa8:	4b46      	ldr	r3, [pc, #280]	@ (800fbc4 <tcp_process+0x2a0>)
 800faaa:	681b      	ldr	r3, [r3, #0]
 800faac:	1c5a      	adds	r2, r3, #1
 800faae:	687b      	ldr	r3, [r7, #4]
 800fab0:	625a      	str	r2, [r3, #36]	@ 0x24
        pcb->rcv_ann_right_edge = pcb->rcv_nxt;
 800fab2:	687b      	ldr	r3, [r7, #4]
 800fab4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800fab6:	687b      	ldr	r3, [r7, #4]
 800fab8:	62da      	str	r2, [r3, #44]	@ 0x2c
        pcb->lastack = ackno;
 800faba:	4b41      	ldr	r3, [pc, #260]	@ (800fbc0 <tcp_process+0x29c>)
 800fabc:	681a      	ldr	r2, [r3, #0]
 800fabe:	687b      	ldr	r3, [r7, #4]
 800fac0:	645a      	str	r2, [r3, #68]	@ 0x44
        pcb->snd_wnd = tcphdr->wnd;
 800fac2:	4b44      	ldr	r3, [pc, #272]	@ (800fbd4 <tcp_process+0x2b0>)
 800fac4:	681b      	ldr	r3, [r3, #0]
 800fac6:	89db      	ldrh	r3, [r3, #14]
 800fac8:	b29a      	uxth	r2, r3
 800faca:	687b      	ldr	r3, [r7, #4]
 800facc:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
        pcb->snd_wnd_max = pcb->snd_wnd;
 800fad0:	687b      	ldr	r3, [r7, #4]
 800fad2:	f8b3 2060 	ldrh.w	r2, [r3, #96]	@ 0x60
 800fad6:	687b      	ldr	r3, [r7, #4]
 800fad8:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
        pcb->snd_wl1 = seqno - 1; /* initialise to seqno - 1 to force window update */
 800fadc:	4b39      	ldr	r3, [pc, #228]	@ (800fbc4 <tcp_process+0x2a0>)
 800fade:	681b      	ldr	r3, [r3, #0]
 800fae0:	1e5a      	subs	r2, r3, #1
 800fae2:	687b      	ldr	r3, [r7, #4]
 800fae4:	655a      	str	r2, [r3, #84]	@ 0x54
        pcb->state = ESTABLISHED;
 800fae6:	687b      	ldr	r3, [r7, #4]
 800fae8:	2204      	movs	r2, #4
 800faea:	751a      	strb	r2, [r3, #20]

#if TCP_CALCULATE_EFF_SEND_MSS
        pcb->mss = tcp_eff_send_mss(pcb->mss, &pcb->local_ip, &pcb->remote_ip);
 800faec:	687b      	ldr	r3, [r7, #4]
 800faee:	8e5c      	ldrh	r4, [r3, #50]	@ 0x32
 800faf0:	687b      	ldr	r3, [r7, #4]
 800faf2:	3304      	adds	r3, #4
 800faf4:	4618      	mov	r0, r3
 800faf6:	f004 fe29 	bl	801474c <ip4_route>
 800fafa:	4601      	mov	r1, r0
 800fafc:	687b      	ldr	r3, [r7, #4]
 800fafe:	3304      	adds	r3, #4
 800fb00:	461a      	mov	r2, r3
 800fb02:	4620      	mov	r0, r4
 800fb04:	f7ff f88a 	bl	800ec1c <tcp_eff_send_mss_netif>
 800fb08:	4603      	mov	r3, r0
 800fb0a:	461a      	mov	r2, r3
 800fb0c:	687b      	ldr	r3, [r7, #4]
 800fb0e:	865a      	strh	r2, [r3, #50]	@ 0x32
#endif /* TCP_CALCULATE_EFF_SEND_MSS */

        pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 800fb10:	687b      	ldr	r3, [r7, #4]
 800fb12:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800fb14:	009a      	lsls	r2, r3, #2
 800fb16:	687b      	ldr	r3, [r7, #4]
 800fb18:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800fb1a:	005b      	lsls	r3, r3, #1
 800fb1c:	f241 111c 	movw	r1, #4380	@ 0x111c
 800fb20:	428b      	cmp	r3, r1
 800fb22:	bf38      	it	cc
 800fb24:	460b      	movcc	r3, r1
 800fb26:	429a      	cmp	r2, r3
 800fb28:	d204      	bcs.n	800fb34 <tcp_process+0x210>
 800fb2a:	687b      	ldr	r3, [r7, #4]
 800fb2c:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800fb2e:	009b      	lsls	r3, r3, #2
 800fb30:	b29b      	uxth	r3, r3
 800fb32:	e00d      	b.n	800fb50 <tcp_process+0x22c>
 800fb34:	687b      	ldr	r3, [r7, #4]
 800fb36:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800fb38:	005b      	lsls	r3, r3, #1
 800fb3a:	f241 121c 	movw	r2, #4380	@ 0x111c
 800fb3e:	4293      	cmp	r3, r2
 800fb40:	d904      	bls.n	800fb4c <tcp_process+0x228>
 800fb42:	687b      	ldr	r3, [r7, #4]
 800fb44:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800fb46:	005b      	lsls	r3, r3, #1
 800fb48:	b29b      	uxth	r3, r3
 800fb4a:	e001      	b.n	800fb50 <tcp_process+0x22c>
 800fb4c:	f241 131c 	movw	r3, #4380	@ 0x111c
 800fb50:	687a      	ldr	r2, [r7, #4]
 800fb52:	f8a2 3048 	strh.w	r3, [r2, #72]	@ 0x48
        LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_process (SENT): cwnd %"TCPWNDSIZE_F
                                     " ssthresh %"TCPWNDSIZE_F"\n",
                                     pcb->cwnd, pcb->ssthresh));
        LWIP_ASSERT("pcb->snd_queuelen > 0", (pcb->snd_queuelen > 0));
 800fb56:	687b      	ldr	r3, [r7, #4]
 800fb58:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 800fb5c:	2b00      	cmp	r3, #0
 800fb5e:	d106      	bne.n	800fb6e <tcp_process+0x24a>
 800fb60:	4b13      	ldr	r3, [pc, #76]	@ (800fbb0 <tcp_process+0x28c>)
 800fb62:	f44f 725b 	mov.w	r2, #876	@ 0x36c
 800fb66:	491c      	ldr	r1, [pc, #112]	@ (800fbd8 <tcp_process+0x2b4>)
 800fb68:	4813      	ldr	r0, [pc, #76]	@ (800fbb8 <tcp_process+0x294>)
 800fb6a:	f006 fe97 	bl	801689c <iprintf>
        --pcb->snd_queuelen;
 800fb6e:	687b      	ldr	r3, [r7, #4]
 800fb70:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 800fb74:	3b01      	subs	r3, #1
 800fb76:	b29a      	uxth	r2, r3
 800fb78:	687b      	ldr	r3, [r7, #4]
 800fb7a:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66
        LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_process: SYN-SENT --queuelen %"TCPWNDSIZE_F"\n", (tcpwnd_size_t)pcb->snd_queuelen));
        rseg = pcb->unacked;
 800fb7e:	687b      	ldr	r3, [r7, #4]
 800fb80:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800fb82:	61fb      	str	r3, [r7, #28]
        if (rseg == NULL) {
 800fb84:	69fb      	ldr	r3, [r7, #28]
 800fb86:	2b00      	cmp	r3, #0
 800fb88:	d12a      	bne.n	800fbe0 <tcp_process+0x2bc>
          /* might happen if tcp_output fails in tcp_rexmit_rto()
             in which case the segment is on the unsent list */
          rseg = pcb->unsent;
 800fb8a:	687b      	ldr	r3, [r7, #4]
 800fb8c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800fb8e:	61fb      	str	r3, [r7, #28]
          LWIP_ASSERT("no segment to free", rseg != NULL);
 800fb90:	69fb      	ldr	r3, [r7, #28]
 800fb92:	2b00      	cmp	r3, #0
 800fb94:	d106      	bne.n	800fba4 <tcp_process+0x280>
 800fb96:	4b06      	ldr	r3, [pc, #24]	@ (800fbb0 <tcp_process+0x28c>)
 800fb98:	f44f 725d 	mov.w	r2, #884	@ 0x374
 800fb9c:	490f      	ldr	r1, [pc, #60]	@ (800fbdc <tcp_process+0x2b8>)
 800fb9e:	4806      	ldr	r0, [pc, #24]	@ (800fbb8 <tcp_process+0x294>)
 800fba0:	f006 fe7c 	bl	801689c <iprintf>
          pcb->unsent = rseg->next;
 800fba4:	69fb      	ldr	r3, [r7, #28]
 800fba6:	681a      	ldr	r2, [r3, #0]
 800fba8:	687b      	ldr	r3, [r7, #4]
 800fbaa:	66da      	str	r2, [r3, #108]	@ 0x6c
 800fbac:	e01c      	b.n	800fbe8 <tcp_process+0x2c4>
 800fbae:	bf00      	nop
 800fbb0:	08018fc4 	.word	0x08018fc4
 800fbb4:	080191fc 	.word	0x080191fc
 800fbb8:	08019010 	.word	0x08019010
 800fbbc:	24007e3c 	.word	0x24007e3c
 800fbc0:	24007e34 	.word	0x24007e34
 800fbc4:	24007e30 	.word	0x24007e30
 800fbc8:	08019218 	.word	0x08019218
 800fbcc:	24007e3d 	.word	0x24007e3d
 800fbd0:	24007df8 	.word	0x24007df8
 800fbd4:	24007e20 	.word	0x24007e20
 800fbd8:	08019238 	.word	0x08019238
 800fbdc:	08019250 	.word	0x08019250
        } else {
          pcb->unacked = rseg->next;
 800fbe0:	69fb      	ldr	r3, [r7, #28]
 800fbe2:	681a      	ldr	r2, [r3, #0]
 800fbe4:	687b      	ldr	r3, [r7, #4]
 800fbe6:	671a      	str	r2, [r3, #112]	@ 0x70
        }
        tcp_seg_free(rseg);
 800fbe8:	69f8      	ldr	r0, [r7, #28]
 800fbea:	f7fe fd1e 	bl	800e62a <tcp_seg_free>

        /* If there's nothing left to acknowledge, stop the retransmit
           timer, otherwise reset it to start again */
        if (pcb->unacked == NULL) {
 800fbee:	687b      	ldr	r3, [r7, #4]
 800fbf0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800fbf2:	2b00      	cmp	r3, #0
 800fbf4:	d104      	bne.n	800fc00 <tcp_process+0x2dc>
          pcb->rtime = -1;
 800fbf6:	687b      	ldr	r3, [r7, #4]
 800fbf8:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800fbfc:	861a      	strh	r2, [r3, #48]	@ 0x30
 800fbfe:	e006      	b.n	800fc0e <tcp_process+0x2ea>
        } else {
          pcb->rtime = 0;
 800fc00:	687b      	ldr	r3, [r7, #4]
 800fc02:	2200      	movs	r2, #0
 800fc04:	861a      	strh	r2, [r3, #48]	@ 0x30
          pcb->nrtx = 0;
 800fc06:	687b      	ldr	r3, [r7, #4]
 800fc08:	2200      	movs	r2, #0
 800fc0a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        }

        /* Call the user specified function to call when successfully
         * connected. */
        TCP_EVENT_CONNECTED(pcb, ERR_OK, err);
 800fc0e:	687b      	ldr	r3, [r7, #4]
 800fc10:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800fc14:	2b00      	cmp	r3, #0
 800fc16:	d00a      	beq.n	800fc2e <tcp_process+0x30a>
 800fc18:	687b      	ldr	r3, [r7, #4]
 800fc1a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800fc1e:	687a      	ldr	r2, [r7, #4]
 800fc20:	6910      	ldr	r0, [r2, #16]
 800fc22:	2200      	movs	r2, #0
 800fc24:	6879      	ldr	r1, [r7, #4]
 800fc26:	4798      	blx	r3
 800fc28:	4603      	mov	r3, r0
 800fc2a:	76bb      	strb	r3, [r7, #26]
 800fc2c:	e001      	b.n	800fc32 <tcp_process+0x30e>
 800fc2e:	2300      	movs	r3, #0
 800fc30:	76bb      	strb	r3, [r7, #26]
        if (err == ERR_ABRT) {
 800fc32:	f997 301a 	ldrsb.w	r3, [r7, #26]
 800fc36:	f113 0f0d 	cmn.w	r3, #13
 800fc3a:	d102      	bne.n	800fc42 <tcp_process+0x31e>
          return ERR_ABRT;
 800fc3c:	f06f 030c 	mvn.w	r3, #12
 800fc40:	e250      	b.n	80100e4 <tcp_process+0x7c0>
        }
        tcp_ack_now(pcb);
 800fc42:	687b      	ldr	r3, [r7, #4]
 800fc44:	8b5b      	ldrh	r3, [r3, #26]
 800fc46:	f043 0302 	orr.w	r3, r3, #2
 800fc4a:	b29a      	uxth	r2, r3
 800fc4c:	687b      	ldr	r3, [r7, #4]
 800fc4e:	835a      	strh	r2, [r3, #26]
        if (pcb->nrtx < TCP_SYNMAXRTX) {
          pcb->rtime = 0;
          tcp_rexmit_rto(pcb);
        }
      }
      break;
 800fc50:	e23a      	b.n	80100c8 <tcp_process+0x7a4>
      else if (flags & TCP_ACK) {
 800fc52:	4b98      	ldr	r3, [pc, #608]	@ (800feb4 <tcp_process+0x590>)
 800fc54:	781b      	ldrb	r3, [r3, #0]
 800fc56:	f003 0310 	and.w	r3, r3, #16
 800fc5a:	2b00      	cmp	r3, #0
 800fc5c:	f000 8234 	beq.w	80100c8 <tcp_process+0x7a4>
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800fc60:	4b95      	ldr	r3, [pc, #596]	@ (800feb8 <tcp_process+0x594>)
 800fc62:	6819      	ldr	r1, [r3, #0]
 800fc64:	4b95      	ldr	r3, [pc, #596]	@ (800febc <tcp_process+0x598>)
 800fc66:	881b      	ldrh	r3, [r3, #0]
 800fc68:	461a      	mov	r2, r3
 800fc6a:	4b95      	ldr	r3, [pc, #596]	@ (800fec0 <tcp_process+0x59c>)
 800fc6c:	681b      	ldr	r3, [r3, #0]
 800fc6e:	18d0      	adds	r0, r2, r3
                ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800fc70:	4b94      	ldr	r3, [pc, #592]	@ (800fec4 <tcp_process+0x5a0>)
 800fc72:	681b      	ldr	r3, [r3, #0]
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800fc74:	885b      	ldrh	r3, [r3, #2]
 800fc76:	b29b      	uxth	r3, r3
                ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800fc78:	4a92      	ldr	r2, [pc, #584]	@ (800fec4 <tcp_process+0x5a0>)
 800fc7a:	6812      	ldr	r2, [r2, #0]
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800fc7c:	8812      	ldrh	r2, [r2, #0]
 800fc7e:	b292      	uxth	r2, r2
 800fc80:	9202      	str	r2, [sp, #8]
 800fc82:	9301      	str	r3, [sp, #4]
 800fc84:	4b90      	ldr	r3, [pc, #576]	@ (800fec8 <tcp_process+0x5a4>)
 800fc86:	9300      	str	r3, [sp, #0]
 800fc88:	4b90      	ldr	r3, [pc, #576]	@ (800fecc <tcp_process+0x5a8>)
 800fc8a:	4602      	mov	r2, r0
 800fc8c:	6878      	ldr	r0, [r7, #4]
 800fc8e:	f002 fc81 	bl	8012594 <tcp_rst>
        if (pcb->nrtx < TCP_SYNMAXRTX) {
 800fc92:	687b      	ldr	r3, [r7, #4]
 800fc94:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800fc98:	2b05      	cmp	r3, #5
 800fc9a:	f200 8215 	bhi.w	80100c8 <tcp_process+0x7a4>
          pcb->rtime = 0;
 800fc9e:	687b      	ldr	r3, [r7, #4]
 800fca0:	2200      	movs	r2, #0
 800fca2:	861a      	strh	r2, [r3, #48]	@ 0x30
          tcp_rexmit_rto(pcb);
 800fca4:	6878      	ldr	r0, [r7, #4]
 800fca6:	f002 fa4d 	bl	8012144 <tcp_rexmit_rto>
      break;
 800fcaa:	e20d      	b.n	80100c8 <tcp_process+0x7a4>
    case SYN_RCVD:
      if (flags & TCP_ACK) {
 800fcac:	4b81      	ldr	r3, [pc, #516]	@ (800feb4 <tcp_process+0x590>)
 800fcae:	781b      	ldrb	r3, [r3, #0]
 800fcb0:	f003 0310 	and.w	r3, r3, #16
 800fcb4:	2b00      	cmp	r3, #0
 800fcb6:	f000 80a1 	beq.w	800fdfc <tcp_process+0x4d8>
        /* expected ACK number? */
        if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 800fcba:	4b7f      	ldr	r3, [pc, #508]	@ (800feb8 <tcp_process+0x594>)
 800fcbc:	681a      	ldr	r2, [r3, #0]
 800fcbe:	687b      	ldr	r3, [r7, #4]
 800fcc0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800fcc2:	1ad3      	subs	r3, r2, r3
 800fcc4:	3b01      	subs	r3, #1
 800fcc6:	2b00      	cmp	r3, #0
 800fcc8:	db7e      	blt.n	800fdc8 <tcp_process+0x4a4>
 800fcca:	4b7b      	ldr	r3, [pc, #492]	@ (800feb8 <tcp_process+0x594>)
 800fccc:	681a      	ldr	r2, [r3, #0]
 800fcce:	687b      	ldr	r3, [r7, #4]
 800fcd0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800fcd2:	1ad3      	subs	r3, r2, r3
 800fcd4:	2b00      	cmp	r3, #0
 800fcd6:	dc77      	bgt.n	800fdc8 <tcp_process+0x4a4>
          pcb->state = ESTABLISHED;
 800fcd8:	687b      	ldr	r3, [r7, #4]
 800fcda:	2204      	movs	r2, #4
 800fcdc:	751a      	strb	r2, [r3, #20]
          LWIP_DEBUGF(TCP_DEBUG, ("TCP connection established %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
#if LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG
          if (pcb->listener == NULL) {
 800fcde:	687b      	ldr	r3, [r7, #4]
 800fce0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800fce2:	2b00      	cmp	r3, #0
 800fce4:	d102      	bne.n	800fcec <tcp_process+0x3c8>
            /* listen pcb might be closed by now */
            err = ERR_VAL;
 800fce6:	23fa      	movs	r3, #250	@ 0xfa
 800fce8:	76bb      	strb	r3, [r7, #26]
 800fcea:	e01d      	b.n	800fd28 <tcp_process+0x404>
          } else
#endif /* LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG */
          {
#if LWIP_CALLBACK_API
            LWIP_ASSERT("pcb->listener->accept != NULL", pcb->listener->accept != NULL);
 800fcec:	687b      	ldr	r3, [r7, #4]
 800fcee:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800fcf0:	699b      	ldr	r3, [r3, #24]
 800fcf2:	2b00      	cmp	r3, #0
 800fcf4:	d106      	bne.n	800fd04 <tcp_process+0x3e0>
 800fcf6:	4b76      	ldr	r3, [pc, #472]	@ (800fed0 <tcp_process+0x5ac>)
 800fcf8:	f44f 726a 	mov.w	r2, #936	@ 0x3a8
 800fcfc:	4975      	ldr	r1, [pc, #468]	@ (800fed4 <tcp_process+0x5b0>)
 800fcfe:	4876      	ldr	r0, [pc, #472]	@ (800fed8 <tcp_process+0x5b4>)
 800fd00:	f006 fdcc 	bl	801689c <iprintf>
#endif
            tcp_backlog_accepted(pcb);
            /* Call the accept function. */
            TCP_EVENT_ACCEPT(pcb->listener, pcb, pcb->callback_arg, ERR_OK, err);
 800fd04:	687b      	ldr	r3, [r7, #4]
 800fd06:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800fd08:	699b      	ldr	r3, [r3, #24]
 800fd0a:	2b00      	cmp	r3, #0
 800fd0c:	d00a      	beq.n	800fd24 <tcp_process+0x400>
 800fd0e:	687b      	ldr	r3, [r7, #4]
 800fd10:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800fd12:	699b      	ldr	r3, [r3, #24]
 800fd14:	687a      	ldr	r2, [r7, #4]
 800fd16:	6910      	ldr	r0, [r2, #16]
 800fd18:	2200      	movs	r2, #0
 800fd1a:	6879      	ldr	r1, [r7, #4]
 800fd1c:	4798      	blx	r3
 800fd1e:	4603      	mov	r3, r0
 800fd20:	76bb      	strb	r3, [r7, #26]
 800fd22:	e001      	b.n	800fd28 <tcp_process+0x404>
 800fd24:	23f0      	movs	r3, #240	@ 0xf0
 800fd26:	76bb      	strb	r3, [r7, #26]
          }
          if (err != ERR_OK) {
 800fd28:	f997 301a 	ldrsb.w	r3, [r7, #26]
 800fd2c:	2b00      	cmp	r3, #0
 800fd2e:	d00a      	beq.n	800fd46 <tcp_process+0x422>
            /* If the accept function returns with an error, we abort
             * the connection. */
            /* Already aborted? */
            if (err != ERR_ABRT) {
 800fd30:	f997 301a 	ldrsb.w	r3, [r7, #26]
 800fd34:	f113 0f0d 	cmn.w	r3, #13
 800fd38:	d002      	beq.n	800fd40 <tcp_process+0x41c>
              tcp_abort(pcb);
 800fd3a:	6878      	ldr	r0, [r7, #4]
 800fd3c:	f7fd ff86 	bl	800dc4c <tcp_abort>
            }
            return ERR_ABRT;
 800fd40:	f06f 030c 	mvn.w	r3, #12
 800fd44:	e1ce      	b.n	80100e4 <tcp_process+0x7c0>
          }
          /* If there was any data contained within this ACK,
           * we'd better pass it on to the application as well. */
          tcp_receive(pcb);
 800fd46:	6878      	ldr	r0, [r7, #4]
 800fd48:	f000 fae0 	bl	801030c <tcp_receive>

          /* Prevent ACK for SYN to generate a sent event */
          if (recv_acked != 0) {
 800fd4c:	4b63      	ldr	r3, [pc, #396]	@ (800fedc <tcp_process+0x5b8>)
 800fd4e:	881b      	ldrh	r3, [r3, #0]
 800fd50:	2b00      	cmp	r3, #0
 800fd52:	d005      	beq.n	800fd60 <tcp_process+0x43c>
            recv_acked--;
 800fd54:	4b61      	ldr	r3, [pc, #388]	@ (800fedc <tcp_process+0x5b8>)
 800fd56:	881b      	ldrh	r3, [r3, #0]
 800fd58:	3b01      	subs	r3, #1
 800fd5a:	b29a      	uxth	r2, r3
 800fd5c:	4b5f      	ldr	r3, [pc, #380]	@ (800fedc <tcp_process+0x5b8>)
 800fd5e:	801a      	strh	r2, [r3, #0]
          }

          pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 800fd60:	687b      	ldr	r3, [r7, #4]
 800fd62:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800fd64:	009a      	lsls	r2, r3, #2
 800fd66:	687b      	ldr	r3, [r7, #4]
 800fd68:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800fd6a:	005b      	lsls	r3, r3, #1
 800fd6c:	f241 111c 	movw	r1, #4380	@ 0x111c
 800fd70:	428b      	cmp	r3, r1
 800fd72:	bf38      	it	cc
 800fd74:	460b      	movcc	r3, r1
 800fd76:	429a      	cmp	r2, r3
 800fd78:	d204      	bcs.n	800fd84 <tcp_process+0x460>
 800fd7a:	687b      	ldr	r3, [r7, #4]
 800fd7c:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800fd7e:	009b      	lsls	r3, r3, #2
 800fd80:	b29b      	uxth	r3, r3
 800fd82:	e00d      	b.n	800fda0 <tcp_process+0x47c>
 800fd84:	687b      	ldr	r3, [r7, #4]
 800fd86:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800fd88:	005b      	lsls	r3, r3, #1
 800fd8a:	f241 121c 	movw	r2, #4380	@ 0x111c
 800fd8e:	4293      	cmp	r3, r2
 800fd90:	d904      	bls.n	800fd9c <tcp_process+0x478>
 800fd92:	687b      	ldr	r3, [r7, #4]
 800fd94:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800fd96:	005b      	lsls	r3, r3, #1
 800fd98:	b29b      	uxth	r3, r3
 800fd9a:	e001      	b.n	800fda0 <tcp_process+0x47c>
 800fd9c:	f241 131c 	movw	r3, #4380	@ 0x111c
 800fda0:	687a      	ldr	r2, [r7, #4]
 800fda2:	f8a2 3048 	strh.w	r3, [r2, #72]	@ 0x48
          LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_process (SYN_RCVD): cwnd %"TCPWNDSIZE_F
                                       " ssthresh %"TCPWNDSIZE_F"\n",
                                       pcb->cwnd, pcb->ssthresh));

          if (recv_flags & TF_GOT_FIN) {
 800fda6:	4b4e      	ldr	r3, [pc, #312]	@ (800fee0 <tcp_process+0x5bc>)
 800fda8:	781b      	ldrb	r3, [r3, #0]
 800fdaa:	f003 0320 	and.w	r3, r3, #32
 800fdae:	2b00      	cmp	r3, #0
 800fdb0:	d037      	beq.n	800fe22 <tcp_process+0x4fe>
            tcp_ack_now(pcb);
 800fdb2:	687b      	ldr	r3, [r7, #4]
 800fdb4:	8b5b      	ldrh	r3, [r3, #26]
 800fdb6:	f043 0302 	orr.w	r3, r3, #2
 800fdba:	b29a      	uxth	r2, r3
 800fdbc:	687b      	ldr	r3, [r7, #4]
 800fdbe:	835a      	strh	r2, [r3, #26]
            pcb->state = CLOSE_WAIT;
 800fdc0:	687b      	ldr	r3, [r7, #4]
 800fdc2:	2207      	movs	r2, #7
 800fdc4:	751a      	strb	r2, [r3, #20]
          if (recv_flags & TF_GOT_FIN) {
 800fdc6:	e02c      	b.n	800fe22 <tcp_process+0x4fe>
          }
        } else {
          /* incorrect ACK number, send RST */
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800fdc8:	4b3b      	ldr	r3, [pc, #236]	@ (800feb8 <tcp_process+0x594>)
 800fdca:	6819      	ldr	r1, [r3, #0]
 800fdcc:	4b3b      	ldr	r3, [pc, #236]	@ (800febc <tcp_process+0x598>)
 800fdce:	881b      	ldrh	r3, [r3, #0]
 800fdd0:	461a      	mov	r2, r3
 800fdd2:	4b3b      	ldr	r3, [pc, #236]	@ (800fec0 <tcp_process+0x59c>)
 800fdd4:	681b      	ldr	r3, [r3, #0]
 800fdd6:	18d0      	adds	r0, r2, r3
                  ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800fdd8:	4b3a      	ldr	r3, [pc, #232]	@ (800fec4 <tcp_process+0x5a0>)
 800fdda:	681b      	ldr	r3, [r3, #0]
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800fddc:	885b      	ldrh	r3, [r3, #2]
 800fdde:	b29b      	uxth	r3, r3
                  ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800fde0:	4a38      	ldr	r2, [pc, #224]	@ (800fec4 <tcp_process+0x5a0>)
 800fde2:	6812      	ldr	r2, [r2, #0]
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800fde4:	8812      	ldrh	r2, [r2, #0]
 800fde6:	b292      	uxth	r2, r2
 800fde8:	9202      	str	r2, [sp, #8]
 800fdea:	9301      	str	r3, [sp, #4]
 800fdec:	4b36      	ldr	r3, [pc, #216]	@ (800fec8 <tcp_process+0x5a4>)
 800fdee:	9300      	str	r3, [sp, #0]
 800fdf0:	4b36      	ldr	r3, [pc, #216]	@ (800fecc <tcp_process+0x5a8>)
 800fdf2:	4602      	mov	r2, r0
 800fdf4:	6878      	ldr	r0, [r7, #4]
 800fdf6:	f002 fbcd 	bl	8012594 <tcp_rst>
        }
      } else if ((flags & TCP_SYN) && (seqno == pcb->rcv_nxt - 1)) {
        /* Looks like another copy of the SYN - retransmit our SYN-ACK */
        tcp_rexmit(pcb);
      }
      break;
 800fdfa:	e167      	b.n	80100cc <tcp_process+0x7a8>
      } else if ((flags & TCP_SYN) && (seqno == pcb->rcv_nxt - 1)) {
 800fdfc:	4b2d      	ldr	r3, [pc, #180]	@ (800feb4 <tcp_process+0x590>)
 800fdfe:	781b      	ldrb	r3, [r3, #0]
 800fe00:	f003 0302 	and.w	r3, r3, #2
 800fe04:	2b00      	cmp	r3, #0
 800fe06:	f000 8161 	beq.w	80100cc <tcp_process+0x7a8>
 800fe0a:	687b      	ldr	r3, [r7, #4]
 800fe0c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fe0e:	1e5a      	subs	r2, r3, #1
 800fe10:	4b2b      	ldr	r3, [pc, #172]	@ (800fec0 <tcp_process+0x59c>)
 800fe12:	681b      	ldr	r3, [r3, #0]
 800fe14:	429a      	cmp	r2, r3
 800fe16:	f040 8159 	bne.w	80100cc <tcp_process+0x7a8>
        tcp_rexmit(pcb);
 800fe1a:	6878      	ldr	r0, [r7, #4]
 800fe1c:	f002 f9b4 	bl	8012188 <tcp_rexmit>
      break;
 800fe20:	e154      	b.n	80100cc <tcp_process+0x7a8>
 800fe22:	e153      	b.n	80100cc <tcp_process+0x7a8>
    case CLOSE_WAIT:
    /* FALLTHROUGH */
    case ESTABLISHED:
      tcp_receive(pcb);
 800fe24:	6878      	ldr	r0, [r7, #4]
 800fe26:	f000 fa71 	bl	801030c <tcp_receive>
      if (recv_flags & TF_GOT_FIN) { /* passive close */
 800fe2a:	4b2d      	ldr	r3, [pc, #180]	@ (800fee0 <tcp_process+0x5bc>)
 800fe2c:	781b      	ldrb	r3, [r3, #0]
 800fe2e:	f003 0320 	and.w	r3, r3, #32
 800fe32:	2b00      	cmp	r3, #0
 800fe34:	f000 814c 	beq.w	80100d0 <tcp_process+0x7ac>
        tcp_ack_now(pcb);
 800fe38:	687b      	ldr	r3, [r7, #4]
 800fe3a:	8b5b      	ldrh	r3, [r3, #26]
 800fe3c:	f043 0302 	orr.w	r3, r3, #2
 800fe40:	b29a      	uxth	r2, r3
 800fe42:	687b      	ldr	r3, [r7, #4]
 800fe44:	835a      	strh	r2, [r3, #26]
        pcb->state = CLOSE_WAIT;
 800fe46:	687b      	ldr	r3, [r7, #4]
 800fe48:	2207      	movs	r2, #7
 800fe4a:	751a      	strb	r2, [r3, #20]
      }
      break;
 800fe4c:	e140      	b.n	80100d0 <tcp_process+0x7ac>
    case FIN_WAIT_1:
      tcp_receive(pcb);
 800fe4e:	6878      	ldr	r0, [r7, #4]
 800fe50:	f000 fa5c 	bl	801030c <tcp_receive>
      if (recv_flags & TF_GOT_FIN) {
 800fe54:	4b22      	ldr	r3, [pc, #136]	@ (800fee0 <tcp_process+0x5bc>)
 800fe56:	781b      	ldrb	r3, [r3, #0]
 800fe58:	f003 0320 	and.w	r3, r3, #32
 800fe5c:	2b00      	cmp	r3, #0
 800fe5e:	d071      	beq.n	800ff44 <tcp_process+0x620>
        if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 800fe60:	4b14      	ldr	r3, [pc, #80]	@ (800feb4 <tcp_process+0x590>)
 800fe62:	781b      	ldrb	r3, [r3, #0]
 800fe64:	f003 0310 	and.w	r3, r3, #16
 800fe68:	2b00      	cmp	r3, #0
 800fe6a:	d060      	beq.n	800ff2e <tcp_process+0x60a>
 800fe6c:	687b      	ldr	r3, [r7, #4]
 800fe6e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800fe70:	4b11      	ldr	r3, [pc, #68]	@ (800feb8 <tcp_process+0x594>)
 800fe72:	681b      	ldr	r3, [r3, #0]
 800fe74:	429a      	cmp	r2, r3
 800fe76:	d15a      	bne.n	800ff2e <tcp_process+0x60a>
            pcb->unsent == NULL) {
 800fe78:	687b      	ldr	r3, [r7, #4]
 800fe7a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
        if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 800fe7c:	2b00      	cmp	r3, #0
 800fe7e:	d156      	bne.n	800ff2e <tcp_process+0x60a>
          LWIP_DEBUGF(TCP_DEBUG,
                      ("TCP connection closed: FIN_WAIT_1 %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
          tcp_ack_now(pcb);
 800fe80:	687b      	ldr	r3, [r7, #4]
 800fe82:	8b5b      	ldrh	r3, [r3, #26]
 800fe84:	f043 0302 	orr.w	r3, r3, #2
 800fe88:	b29a      	uxth	r2, r3
 800fe8a:	687b      	ldr	r3, [r7, #4]
 800fe8c:	835a      	strh	r2, [r3, #26]
          tcp_pcb_purge(pcb);
 800fe8e:	6878      	ldr	r0, [r7, #4]
 800fe90:	f7fe fdba 	bl	800ea08 <tcp_pcb_purge>
          TCP_RMV_ACTIVE(pcb);
 800fe94:	4b13      	ldr	r3, [pc, #76]	@ (800fee4 <tcp_process+0x5c0>)
 800fe96:	681b      	ldr	r3, [r3, #0]
 800fe98:	687a      	ldr	r2, [r7, #4]
 800fe9a:	429a      	cmp	r2, r3
 800fe9c:	d105      	bne.n	800feaa <tcp_process+0x586>
 800fe9e:	4b11      	ldr	r3, [pc, #68]	@ (800fee4 <tcp_process+0x5c0>)
 800fea0:	681b      	ldr	r3, [r3, #0]
 800fea2:	68db      	ldr	r3, [r3, #12]
 800fea4:	4a0f      	ldr	r2, [pc, #60]	@ (800fee4 <tcp_process+0x5c0>)
 800fea6:	6013      	str	r3, [r2, #0]
 800fea8:	e02e      	b.n	800ff08 <tcp_process+0x5e4>
 800feaa:	4b0e      	ldr	r3, [pc, #56]	@ (800fee4 <tcp_process+0x5c0>)
 800feac:	681b      	ldr	r3, [r3, #0]
 800feae:	617b      	str	r3, [r7, #20]
 800feb0:	e027      	b.n	800ff02 <tcp_process+0x5de>
 800feb2:	bf00      	nop
 800feb4:	24007e3c 	.word	0x24007e3c
 800feb8:	24007e34 	.word	0x24007e34
 800febc:	24007e3a 	.word	0x24007e3a
 800fec0:	24007e30 	.word	0x24007e30
 800fec4:	24007e20 	.word	0x24007e20
 800fec8:	24004d08 	.word	0x24004d08
 800fecc:	24004d0c 	.word	0x24004d0c
 800fed0:	08018fc4 	.word	0x08018fc4
 800fed4:	08019264 	.word	0x08019264
 800fed8:	08019010 	.word	0x08019010
 800fedc:	24007e38 	.word	0x24007e38
 800fee0:	24007e3d 	.word	0x24007e3d
 800fee4:	24007e04 	.word	0x24007e04
 800fee8:	697b      	ldr	r3, [r7, #20]
 800feea:	68db      	ldr	r3, [r3, #12]
 800feec:	687a      	ldr	r2, [r7, #4]
 800feee:	429a      	cmp	r2, r3
 800fef0:	d104      	bne.n	800fefc <tcp_process+0x5d8>
 800fef2:	687b      	ldr	r3, [r7, #4]
 800fef4:	68da      	ldr	r2, [r3, #12]
 800fef6:	697b      	ldr	r3, [r7, #20]
 800fef8:	60da      	str	r2, [r3, #12]
 800fefa:	e005      	b.n	800ff08 <tcp_process+0x5e4>
 800fefc:	697b      	ldr	r3, [r7, #20]
 800fefe:	68db      	ldr	r3, [r3, #12]
 800ff00:	617b      	str	r3, [r7, #20]
 800ff02:	697b      	ldr	r3, [r7, #20]
 800ff04:	2b00      	cmp	r3, #0
 800ff06:	d1ef      	bne.n	800fee8 <tcp_process+0x5c4>
 800ff08:	687b      	ldr	r3, [r7, #4]
 800ff0a:	2200      	movs	r2, #0
 800ff0c:	60da      	str	r2, [r3, #12]
 800ff0e:	4b77      	ldr	r3, [pc, #476]	@ (80100ec <tcp_process+0x7c8>)
 800ff10:	2201      	movs	r2, #1
 800ff12:	701a      	strb	r2, [r3, #0]
          pcb->state = TIME_WAIT;
 800ff14:	687b      	ldr	r3, [r7, #4]
 800ff16:	220a      	movs	r2, #10
 800ff18:	751a      	strb	r2, [r3, #20]
          TCP_REG(&tcp_tw_pcbs, pcb);
 800ff1a:	4b75      	ldr	r3, [pc, #468]	@ (80100f0 <tcp_process+0x7cc>)
 800ff1c:	681a      	ldr	r2, [r3, #0]
 800ff1e:	687b      	ldr	r3, [r7, #4]
 800ff20:	60da      	str	r2, [r3, #12]
 800ff22:	4a73      	ldr	r2, [pc, #460]	@ (80100f0 <tcp_process+0x7cc>)
 800ff24:	687b      	ldr	r3, [r7, #4]
 800ff26:	6013      	str	r3, [r2, #0]
 800ff28:	f002 fcf6 	bl	8012918 <tcp_timer_needed>
        }
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
                 pcb->unsent == NULL) {
        pcb->state = FIN_WAIT_2;
      }
      break;
 800ff2c:	e0d2      	b.n	80100d4 <tcp_process+0x7b0>
          tcp_ack_now(pcb);
 800ff2e:	687b      	ldr	r3, [r7, #4]
 800ff30:	8b5b      	ldrh	r3, [r3, #26]
 800ff32:	f043 0302 	orr.w	r3, r3, #2
 800ff36:	b29a      	uxth	r2, r3
 800ff38:	687b      	ldr	r3, [r7, #4]
 800ff3a:	835a      	strh	r2, [r3, #26]
          pcb->state = CLOSING;
 800ff3c:	687b      	ldr	r3, [r7, #4]
 800ff3e:	2208      	movs	r2, #8
 800ff40:	751a      	strb	r2, [r3, #20]
      break;
 800ff42:	e0c7      	b.n	80100d4 <tcp_process+0x7b0>
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 800ff44:	4b6b      	ldr	r3, [pc, #428]	@ (80100f4 <tcp_process+0x7d0>)
 800ff46:	781b      	ldrb	r3, [r3, #0]
 800ff48:	f003 0310 	and.w	r3, r3, #16
 800ff4c:	2b00      	cmp	r3, #0
 800ff4e:	f000 80c1 	beq.w	80100d4 <tcp_process+0x7b0>
 800ff52:	687b      	ldr	r3, [r7, #4]
 800ff54:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800ff56:	4b68      	ldr	r3, [pc, #416]	@ (80100f8 <tcp_process+0x7d4>)
 800ff58:	681b      	ldr	r3, [r3, #0]
 800ff5a:	429a      	cmp	r2, r3
 800ff5c:	f040 80ba 	bne.w	80100d4 <tcp_process+0x7b0>
                 pcb->unsent == NULL) {
 800ff60:	687b      	ldr	r3, [r7, #4]
 800ff62:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 800ff64:	2b00      	cmp	r3, #0
 800ff66:	f040 80b5 	bne.w	80100d4 <tcp_process+0x7b0>
        pcb->state = FIN_WAIT_2;
 800ff6a:	687b      	ldr	r3, [r7, #4]
 800ff6c:	2206      	movs	r2, #6
 800ff6e:	751a      	strb	r2, [r3, #20]
      break;
 800ff70:	e0b0      	b.n	80100d4 <tcp_process+0x7b0>
    case FIN_WAIT_2:
      tcp_receive(pcb);
 800ff72:	6878      	ldr	r0, [r7, #4]
 800ff74:	f000 f9ca 	bl	801030c <tcp_receive>
      if (recv_flags & TF_GOT_FIN) {
 800ff78:	4b60      	ldr	r3, [pc, #384]	@ (80100fc <tcp_process+0x7d8>)
 800ff7a:	781b      	ldrb	r3, [r3, #0]
 800ff7c:	f003 0320 	and.w	r3, r3, #32
 800ff80:	2b00      	cmp	r3, #0
 800ff82:	f000 80a9 	beq.w	80100d8 <tcp_process+0x7b4>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: FIN_WAIT_2 %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        tcp_ack_now(pcb);
 800ff86:	687b      	ldr	r3, [r7, #4]
 800ff88:	8b5b      	ldrh	r3, [r3, #26]
 800ff8a:	f043 0302 	orr.w	r3, r3, #2
 800ff8e:	b29a      	uxth	r2, r3
 800ff90:	687b      	ldr	r3, [r7, #4]
 800ff92:	835a      	strh	r2, [r3, #26]
        tcp_pcb_purge(pcb);
 800ff94:	6878      	ldr	r0, [r7, #4]
 800ff96:	f7fe fd37 	bl	800ea08 <tcp_pcb_purge>
        TCP_RMV_ACTIVE(pcb);
 800ff9a:	4b59      	ldr	r3, [pc, #356]	@ (8010100 <tcp_process+0x7dc>)
 800ff9c:	681b      	ldr	r3, [r3, #0]
 800ff9e:	687a      	ldr	r2, [r7, #4]
 800ffa0:	429a      	cmp	r2, r3
 800ffa2:	d105      	bne.n	800ffb0 <tcp_process+0x68c>
 800ffa4:	4b56      	ldr	r3, [pc, #344]	@ (8010100 <tcp_process+0x7dc>)
 800ffa6:	681b      	ldr	r3, [r3, #0]
 800ffa8:	68db      	ldr	r3, [r3, #12]
 800ffaa:	4a55      	ldr	r2, [pc, #340]	@ (8010100 <tcp_process+0x7dc>)
 800ffac:	6013      	str	r3, [r2, #0]
 800ffae:	e013      	b.n	800ffd8 <tcp_process+0x6b4>
 800ffb0:	4b53      	ldr	r3, [pc, #332]	@ (8010100 <tcp_process+0x7dc>)
 800ffb2:	681b      	ldr	r3, [r3, #0]
 800ffb4:	613b      	str	r3, [r7, #16]
 800ffb6:	e00c      	b.n	800ffd2 <tcp_process+0x6ae>
 800ffb8:	693b      	ldr	r3, [r7, #16]
 800ffba:	68db      	ldr	r3, [r3, #12]
 800ffbc:	687a      	ldr	r2, [r7, #4]
 800ffbe:	429a      	cmp	r2, r3
 800ffc0:	d104      	bne.n	800ffcc <tcp_process+0x6a8>
 800ffc2:	687b      	ldr	r3, [r7, #4]
 800ffc4:	68da      	ldr	r2, [r3, #12]
 800ffc6:	693b      	ldr	r3, [r7, #16]
 800ffc8:	60da      	str	r2, [r3, #12]
 800ffca:	e005      	b.n	800ffd8 <tcp_process+0x6b4>
 800ffcc:	693b      	ldr	r3, [r7, #16]
 800ffce:	68db      	ldr	r3, [r3, #12]
 800ffd0:	613b      	str	r3, [r7, #16]
 800ffd2:	693b      	ldr	r3, [r7, #16]
 800ffd4:	2b00      	cmp	r3, #0
 800ffd6:	d1ef      	bne.n	800ffb8 <tcp_process+0x694>
 800ffd8:	687b      	ldr	r3, [r7, #4]
 800ffda:	2200      	movs	r2, #0
 800ffdc:	60da      	str	r2, [r3, #12]
 800ffde:	4b43      	ldr	r3, [pc, #268]	@ (80100ec <tcp_process+0x7c8>)
 800ffe0:	2201      	movs	r2, #1
 800ffe2:	701a      	strb	r2, [r3, #0]
        pcb->state = TIME_WAIT;
 800ffe4:	687b      	ldr	r3, [r7, #4]
 800ffe6:	220a      	movs	r2, #10
 800ffe8:	751a      	strb	r2, [r3, #20]
        TCP_REG(&tcp_tw_pcbs, pcb);
 800ffea:	4b41      	ldr	r3, [pc, #260]	@ (80100f0 <tcp_process+0x7cc>)
 800ffec:	681a      	ldr	r2, [r3, #0]
 800ffee:	687b      	ldr	r3, [r7, #4]
 800fff0:	60da      	str	r2, [r3, #12]
 800fff2:	4a3f      	ldr	r2, [pc, #252]	@ (80100f0 <tcp_process+0x7cc>)
 800fff4:	687b      	ldr	r3, [r7, #4]
 800fff6:	6013      	str	r3, [r2, #0]
 800fff8:	f002 fc8e 	bl	8012918 <tcp_timer_needed>
      }
      break;
 800fffc:	e06c      	b.n	80100d8 <tcp_process+0x7b4>
    case CLOSING:
      tcp_receive(pcb);
 800fffe:	6878      	ldr	r0, [r7, #4]
 8010000:	f000 f984 	bl	801030c <tcp_receive>
      if ((flags & TCP_ACK) && ackno == pcb->snd_nxt && pcb->unsent == NULL) {
 8010004:	4b3b      	ldr	r3, [pc, #236]	@ (80100f4 <tcp_process+0x7d0>)
 8010006:	781b      	ldrb	r3, [r3, #0]
 8010008:	f003 0310 	and.w	r3, r3, #16
 801000c:	2b00      	cmp	r3, #0
 801000e:	d065      	beq.n	80100dc <tcp_process+0x7b8>
 8010010:	687b      	ldr	r3, [r7, #4]
 8010012:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8010014:	4b38      	ldr	r3, [pc, #224]	@ (80100f8 <tcp_process+0x7d4>)
 8010016:	681b      	ldr	r3, [r3, #0]
 8010018:	429a      	cmp	r2, r3
 801001a:	d15f      	bne.n	80100dc <tcp_process+0x7b8>
 801001c:	687b      	ldr	r3, [r7, #4]
 801001e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8010020:	2b00      	cmp	r3, #0
 8010022:	d15b      	bne.n	80100dc <tcp_process+0x7b8>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: CLOSING %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        tcp_pcb_purge(pcb);
 8010024:	6878      	ldr	r0, [r7, #4]
 8010026:	f7fe fcef 	bl	800ea08 <tcp_pcb_purge>
        TCP_RMV_ACTIVE(pcb);
 801002a:	4b35      	ldr	r3, [pc, #212]	@ (8010100 <tcp_process+0x7dc>)
 801002c:	681b      	ldr	r3, [r3, #0]
 801002e:	687a      	ldr	r2, [r7, #4]
 8010030:	429a      	cmp	r2, r3
 8010032:	d105      	bne.n	8010040 <tcp_process+0x71c>
 8010034:	4b32      	ldr	r3, [pc, #200]	@ (8010100 <tcp_process+0x7dc>)
 8010036:	681b      	ldr	r3, [r3, #0]
 8010038:	68db      	ldr	r3, [r3, #12]
 801003a:	4a31      	ldr	r2, [pc, #196]	@ (8010100 <tcp_process+0x7dc>)
 801003c:	6013      	str	r3, [r2, #0]
 801003e:	e013      	b.n	8010068 <tcp_process+0x744>
 8010040:	4b2f      	ldr	r3, [pc, #188]	@ (8010100 <tcp_process+0x7dc>)
 8010042:	681b      	ldr	r3, [r3, #0]
 8010044:	60fb      	str	r3, [r7, #12]
 8010046:	e00c      	b.n	8010062 <tcp_process+0x73e>
 8010048:	68fb      	ldr	r3, [r7, #12]
 801004a:	68db      	ldr	r3, [r3, #12]
 801004c:	687a      	ldr	r2, [r7, #4]
 801004e:	429a      	cmp	r2, r3
 8010050:	d104      	bne.n	801005c <tcp_process+0x738>
 8010052:	687b      	ldr	r3, [r7, #4]
 8010054:	68da      	ldr	r2, [r3, #12]
 8010056:	68fb      	ldr	r3, [r7, #12]
 8010058:	60da      	str	r2, [r3, #12]
 801005a:	e005      	b.n	8010068 <tcp_process+0x744>
 801005c:	68fb      	ldr	r3, [r7, #12]
 801005e:	68db      	ldr	r3, [r3, #12]
 8010060:	60fb      	str	r3, [r7, #12]
 8010062:	68fb      	ldr	r3, [r7, #12]
 8010064:	2b00      	cmp	r3, #0
 8010066:	d1ef      	bne.n	8010048 <tcp_process+0x724>
 8010068:	687b      	ldr	r3, [r7, #4]
 801006a:	2200      	movs	r2, #0
 801006c:	60da      	str	r2, [r3, #12]
 801006e:	4b1f      	ldr	r3, [pc, #124]	@ (80100ec <tcp_process+0x7c8>)
 8010070:	2201      	movs	r2, #1
 8010072:	701a      	strb	r2, [r3, #0]
        pcb->state = TIME_WAIT;
 8010074:	687b      	ldr	r3, [r7, #4]
 8010076:	220a      	movs	r2, #10
 8010078:	751a      	strb	r2, [r3, #20]
        TCP_REG(&tcp_tw_pcbs, pcb);
 801007a:	4b1d      	ldr	r3, [pc, #116]	@ (80100f0 <tcp_process+0x7cc>)
 801007c:	681a      	ldr	r2, [r3, #0]
 801007e:	687b      	ldr	r3, [r7, #4]
 8010080:	60da      	str	r2, [r3, #12]
 8010082:	4a1b      	ldr	r2, [pc, #108]	@ (80100f0 <tcp_process+0x7cc>)
 8010084:	687b      	ldr	r3, [r7, #4]
 8010086:	6013      	str	r3, [r2, #0]
 8010088:	f002 fc46 	bl	8012918 <tcp_timer_needed>
      }
      break;
 801008c:	e026      	b.n	80100dc <tcp_process+0x7b8>
    case LAST_ACK:
      tcp_receive(pcb);
 801008e:	6878      	ldr	r0, [r7, #4]
 8010090:	f000 f93c 	bl	801030c <tcp_receive>
      if ((flags & TCP_ACK) && ackno == pcb->snd_nxt && pcb->unsent == NULL) {
 8010094:	4b17      	ldr	r3, [pc, #92]	@ (80100f4 <tcp_process+0x7d0>)
 8010096:	781b      	ldrb	r3, [r3, #0]
 8010098:	f003 0310 	and.w	r3, r3, #16
 801009c:	2b00      	cmp	r3, #0
 801009e:	d01f      	beq.n	80100e0 <tcp_process+0x7bc>
 80100a0:	687b      	ldr	r3, [r7, #4]
 80100a2:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80100a4:	4b14      	ldr	r3, [pc, #80]	@ (80100f8 <tcp_process+0x7d4>)
 80100a6:	681b      	ldr	r3, [r3, #0]
 80100a8:	429a      	cmp	r2, r3
 80100aa:	d119      	bne.n	80100e0 <tcp_process+0x7bc>
 80100ac:	687b      	ldr	r3, [r7, #4]
 80100ae:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80100b0:	2b00      	cmp	r3, #0
 80100b2:	d115      	bne.n	80100e0 <tcp_process+0x7bc>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: LAST_ACK %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        /* bugfix #21699: don't set pcb->state to CLOSED here or we risk leaking segments */
        recv_flags |= TF_CLOSED;
 80100b4:	4b11      	ldr	r3, [pc, #68]	@ (80100fc <tcp_process+0x7d8>)
 80100b6:	781b      	ldrb	r3, [r3, #0]
 80100b8:	f043 0310 	orr.w	r3, r3, #16
 80100bc:	b2da      	uxtb	r2, r3
 80100be:	4b0f      	ldr	r3, [pc, #60]	@ (80100fc <tcp_process+0x7d8>)
 80100c0:	701a      	strb	r2, [r3, #0]
      }
      break;
 80100c2:	e00d      	b.n	80100e0 <tcp_process+0x7bc>
    default:
      break;
 80100c4:	bf00      	nop
 80100c6:	e00c      	b.n	80100e2 <tcp_process+0x7be>
      break;
 80100c8:	bf00      	nop
 80100ca:	e00a      	b.n	80100e2 <tcp_process+0x7be>
      break;
 80100cc:	bf00      	nop
 80100ce:	e008      	b.n	80100e2 <tcp_process+0x7be>
      break;
 80100d0:	bf00      	nop
 80100d2:	e006      	b.n	80100e2 <tcp_process+0x7be>
      break;
 80100d4:	bf00      	nop
 80100d6:	e004      	b.n	80100e2 <tcp_process+0x7be>
      break;
 80100d8:	bf00      	nop
 80100da:	e002      	b.n	80100e2 <tcp_process+0x7be>
      break;
 80100dc:	bf00      	nop
 80100de:	e000      	b.n	80100e2 <tcp_process+0x7be>
      break;
 80100e0:	bf00      	nop
  }
  return ERR_OK;
 80100e2:	2300      	movs	r3, #0
}
 80100e4:	4618      	mov	r0, r3
 80100e6:	3724      	adds	r7, #36	@ 0x24
 80100e8:	46bd      	mov	sp, r7
 80100ea:	bd90      	pop	{r4, r7, pc}
 80100ec:	24007e0c 	.word	0x24007e0c
 80100f0:	24007e08 	.word	0x24007e08
 80100f4:	24007e3c 	.word	0x24007e3c
 80100f8:	24007e34 	.word	0x24007e34
 80100fc:	24007e3d 	.word	0x24007e3d
 8010100:	24007e04 	.word	0x24007e04

08010104 <tcp_oos_insert_segment>:
 *
 * Called from tcp_receive()
 */
static void
tcp_oos_insert_segment(struct tcp_seg *cseg, struct tcp_seg *next)
{
 8010104:	b590      	push	{r4, r7, lr}
 8010106:	b085      	sub	sp, #20
 8010108:	af00      	add	r7, sp, #0
 801010a:	6078      	str	r0, [r7, #4]
 801010c:	6039      	str	r1, [r7, #0]
  struct tcp_seg *old_seg;

  LWIP_ASSERT("tcp_oos_insert_segment: invalid cseg", cseg != NULL);
 801010e:	687b      	ldr	r3, [r7, #4]
 8010110:	2b00      	cmp	r3, #0
 8010112:	d106      	bne.n	8010122 <tcp_oos_insert_segment+0x1e>
 8010114:	4b3b      	ldr	r3, [pc, #236]	@ (8010204 <tcp_oos_insert_segment+0x100>)
 8010116:	f240 421f 	movw	r2, #1055	@ 0x41f
 801011a:	493b      	ldr	r1, [pc, #236]	@ (8010208 <tcp_oos_insert_segment+0x104>)
 801011c:	483b      	ldr	r0, [pc, #236]	@ (801020c <tcp_oos_insert_segment+0x108>)
 801011e:	f006 fbbd 	bl	801689c <iprintf>

  if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 8010122:	687b      	ldr	r3, [r7, #4]
 8010124:	68db      	ldr	r3, [r3, #12]
 8010126:	899b      	ldrh	r3, [r3, #12]
 8010128:	b29b      	uxth	r3, r3
 801012a:	4618      	mov	r0, r3
 801012c:	f7fb fab2 	bl	800b694 <lwip_htons>
 8010130:	4603      	mov	r3, r0
 8010132:	b2db      	uxtb	r3, r3
 8010134:	f003 0301 	and.w	r3, r3, #1
 8010138:	2b00      	cmp	r3, #0
 801013a:	d028      	beq.n	801018e <tcp_oos_insert_segment+0x8a>
    /* received segment overlaps all following segments */
    tcp_segs_free(next);
 801013c:	6838      	ldr	r0, [r7, #0]
 801013e:	f7fe fa5f 	bl	800e600 <tcp_segs_free>
    next = NULL;
 8010142:	2300      	movs	r3, #0
 8010144:	603b      	str	r3, [r7, #0]
 8010146:	e056      	b.n	80101f6 <tcp_oos_insert_segment+0xf2>
       oos queue may have segments with FIN flag */
    while (next &&
           TCP_SEQ_GEQ((seqno + cseg->len),
                       (next->tcphdr->seqno + next->len))) {
      /* cseg with FIN already processed */
      if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
 8010148:	683b      	ldr	r3, [r7, #0]
 801014a:	68db      	ldr	r3, [r3, #12]
 801014c:	899b      	ldrh	r3, [r3, #12]
 801014e:	b29b      	uxth	r3, r3
 8010150:	4618      	mov	r0, r3
 8010152:	f7fb fa9f 	bl	800b694 <lwip_htons>
 8010156:	4603      	mov	r3, r0
 8010158:	b2db      	uxtb	r3, r3
 801015a:	f003 0301 	and.w	r3, r3, #1
 801015e:	2b00      	cmp	r3, #0
 8010160:	d00d      	beq.n	801017e <tcp_oos_insert_segment+0x7a>
        TCPH_SET_FLAG(cseg->tcphdr, TCP_FIN);
 8010162:	687b      	ldr	r3, [r7, #4]
 8010164:	68db      	ldr	r3, [r3, #12]
 8010166:	899b      	ldrh	r3, [r3, #12]
 8010168:	b29c      	uxth	r4, r3
 801016a:	2001      	movs	r0, #1
 801016c:	f7fb fa92 	bl	800b694 <lwip_htons>
 8010170:	4603      	mov	r3, r0
 8010172:	461a      	mov	r2, r3
 8010174:	687b      	ldr	r3, [r7, #4]
 8010176:	68db      	ldr	r3, [r3, #12]
 8010178:	4322      	orrs	r2, r4
 801017a:	b292      	uxth	r2, r2
 801017c:	819a      	strh	r2, [r3, #12]
      }
      old_seg = next;
 801017e:	683b      	ldr	r3, [r7, #0]
 8010180:	60fb      	str	r3, [r7, #12]
      next = next->next;
 8010182:	683b      	ldr	r3, [r7, #0]
 8010184:	681b      	ldr	r3, [r3, #0]
 8010186:	603b      	str	r3, [r7, #0]
      tcp_seg_free(old_seg);
 8010188:	68f8      	ldr	r0, [r7, #12]
 801018a:	f7fe fa4e 	bl	800e62a <tcp_seg_free>
    while (next &&
 801018e:	683b      	ldr	r3, [r7, #0]
 8010190:	2b00      	cmp	r3, #0
 8010192:	d00e      	beq.n	80101b2 <tcp_oos_insert_segment+0xae>
           TCP_SEQ_GEQ((seqno + cseg->len),
 8010194:	687b      	ldr	r3, [r7, #4]
 8010196:	891b      	ldrh	r3, [r3, #8]
 8010198:	461a      	mov	r2, r3
 801019a:	4b1d      	ldr	r3, [pc, #116]	@ (8010210 <tcp_oos_insert_segment+0x10c>)
 801019c:	681b      	ldr	r3, [r3, #0]
 801019e:	441a      	add	r2, r3
 80101a0:	683b      	ldr	r3, [r7, #0]
 80101a2:	68db      	ldr	r3, [r3, #12]
 80101a4:	685b      	ldr	r3, [r3, #4]
 80101a6:	6839      	ldr	r1, [r7, #0]
 80101a8:	8909      	ldrh	r1, [r1, #8]
 80101aa:	440b      	add	r3, r1
 80101ac:	1ad3      	subs	r3, r2, r3
    while (next &&
 80101ae:	2b00      	cmp	r3, #0
 80101b0:	daca      	bge.n	8010148 <tcp_oos_insert_segment+0x44>
    }
    if (next &&
 80101b2:	683b      	ldr	r3, [r7, #0]
 80101b4:	2b00      	cmp	r3, #0
 80101b6:	d01e      	beq.n	80101f6 <tcp_oos_insert_segment+0xf2>
        TCP_SEQ_GT(seqno + cseg->len, next->tcphdr->seqno)) {
 80101b8:	687b      	ldr	r3, [r7, #4]
 80101ba:	891b      	ldrh	r3, [r3, #8]
 80101bc:	461a      	mov	r2, r3
 80101be:	4b14      	ldr	r3, [pc, #80]	@ (8010210 <tcp_oos_insert_segment+0x10c>)
 80101c0:	681b      	ldr	r3, [r3, #0]
 80101c2:	441a      	add	r2, r3
 80101c4:	683b      	ldr	r3, [r7, #0]
 80101c6:	68db      	ldr	r3, [r3, #12]
 80101c8:	685b      	ldr	r3, [r3, #4]
 80101ca:	1ad3      	subs	r3, r2, r3
    if (next &&
 80101cc:	2b00      	cmp	r3, #0
 80101ce:	dd12      	ble.n	80101f6 <tcp_oos_insert_segment+0xf2>
      /* We need to trim the incoming segment. */
      cseg->len = (u16_t)(next->tcphdr->seqno - seqno);
 80101d0:	683b      	ldr	r3, [r7, #0]
 80101d2:	68db      	ldr	r3, [r3, #12]
 80101d4:	685b      	ldr	r3, [r3, #4]
 80101d6:	b29a      	uxth	r2, r3
 80101d8:	4b0d      	ldr	r3, [pc, #52]	@ (8010210 <tcp_oos_insert_segment+0x10c>)
 80101da:	681b      	ldr	r3, [r3, #0]
 80101dc:	b29b      	uxth	r3, r3
 80101de:	1ad3      	subs	r3, r2, r3
 80101e0:	b29a      	uxth	r2, r3
 80101e2:	687b      	ldr	r3, [r7, #4]
 80101e4:	811a      	strh	r2, [r3, #8]
      pbuf_realloc(cseg->p, cseg->len);
 80101e6:	687b      	ldr	r3, [r7, #4]
 80101e8:	685a      	ldr	r2, [r3, #4]
 80101ea:	687b      	ldr	r3, [r7, #4]
 80101ec:	891b      	ldrh	r3, [r3, #8]
 80101ee:	4619      	mov	r1, r3
 80101f0:	4610      	mov	r0, r2
 80101f2:	f7fc fd6d 	bl	800ccd0 <pbuf_realloc>
    }
  }
  cseg->next = next;
 80101f6:	687b      	ldr	r3, [r7, #4]
 80101f8:	683a      	ldr	r2, [r7, #0]
 80101fa:	601a      	str	r2, [r3, #0]
}
 80101fc:	bf00      	nop
 80101fe:	3714      	adds	r7, #20
 8010200:	46bd      	mov	sp, r7
 8010202:	bd90      	pop	{r4, r7, pc}
 8010204:	08018fc4 	.word	0x08018fc4
 8010208:	08019284 	.word	0x08019284
 801020c:	08019010 	.word	0x08019010
 8010210:	24007e30 	.word	0x24007e30

08010214 <tcp_free_acked_segments>:

/** Remove segments from a list if the incoming ACK acknowledges them */
static struct tcp_seg *
tcp_free_acked_segments(struct tcp_pcb *pcb, struct tcp_seg *seg_list, const char *dbg_list_name,
                        struct tcp_seg *dbg_other_seg_list)
{
 8010214:	b5b0      	push	{r4, r5, r7, lr}
 8010216:	b086      	sub	sp, #24
 8010218:	af00      	add	r7, sp, #0
 801021a:	60f8      	str	r0, [r7, #12]
 801021c:	60b9      	str	r1, [r7, #8]
 801021e:	607a      	str	r2, [r7, #4]
 8010220:	603b      	str	r3, [r7, #0]
  u16_t clen;

  LWIP_UNUSED_ARG(dbg_list_name);
  LWIP_UNUSED_ARG(dbg_other_seg_list);

  while (seg_list != NULL &&
 8010222:	e03e      	b.n	80102a2 <tcp_free_acked_segments+0x8e>
    LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: removing %"U32_F":%"U32_F" from pcb->%s\n",
                                  lwip_ntohl(seg_list->tcphdr->seqno),
                                  lwip_ntohl(seg_list->tcphdr->seqno) + TCP_TCPLEN(seg_list),
                                  dbg_list_name));

    next = seg_list;
 8010224:	68bb      	ldr	r3, [r7, #8]
 8010226:	617b      	str	r3, [r7, #20]
    seg_list = seg_list->next;
 8010228:	68bb      	ldr	r3, [r7, #8]
 801022a:	681b      	ldr	r3, [r3, #0]
 801022c:	60bb      	str	r3, [r7, #8]

    clen = pbuf_clen(next->p);
 801022e:	697b      	ldr	r3, [r7, #20]
 8010230:	685b      	ldr	r3, [r3, #4]
 8010232:	4618      	mov	r0, r3
 8010234:	f7fc ff5e 	bl	800d0f4 <pbuf_clen>
 8010238:	4603      	mov	r3, r0
 801023a:	827b      	strh	r3, [r7, #18]
    LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_receive: queuelen %"TCPWNDSIZE_F" ... ",
                                 (tcpwnd_size_t)pcb->snd_queuelen));
    LWIP_ASSERT("pcb->snd_queuelen >= pbuf_clen(next->p)", (pcb->snd_queuelen >= clen));
 801023c:	68fb      	ldr	r3, [r7, #12]
 801023e:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8010242:	8a7a      	ldrh	r2, [r7, #18]
 8010244:	429a      	cmp	r2, r3
 8010246:	d906      	bls.n	8010256 <tcp_free_acked_segments+0x42>
 8010248:	4b2a      	ldr	r3, [pc, #168]	@ (80102f4 <tcp_free_acked_segments+0xe0>)
 801024a:	f240 4257 	movw	r2, #1111	@ 0x457
 801024e:	492a      	ldr	r1, [pc, #168]	@ (80102f8 <tcp_free_acked_segments+0xe4>)
 8010250:	482a      	ldr	r0, [pc, #168]	@ (80102fc <tcp_free_acked_segments+0xe8>)
 8010252:	f006 fb23 	bl	801689c <iprintf>

    pcb->snd_queuelen = (u16_t)(pcb->snd_queuelen - clen);
 8010256:	68fb      	ldr	r3, [r7, #12]
 8010258:	f8b3 2066 	ldrh.w	r2, [r3, #102]	@ 0x66
 801025c:	8a7b      	ldrh	r3, [r7, #18]
 801025e:	1ad3      	subs	r3, r2, r3
 8010260:	b29a      	uxth	r2, r3
 8010262:	68fb      	ldr	r3, [r7, #12]
 8010264:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66
    recv_acked = (tcpwnd_size_t)(recv_acked + next->len);
 8010268:	697b      	ldr	r3, [r7, #20]
 801026a:	891a      	ldrh	r2, [r3, #8]
 801026c:	4b24      	ldr	r3, [pc, #144]	@ (8010300 <tcp_free_acked_segments+0xec>)
 801026e:	881b      	ldrh	r3, [r3, #0]
 8010270:	4413      	add	r3, r2
 8010272:	b29a      	uxth	r2, r3
 8010274:	4b22      	ldr	r3, [pc, #136]	@ (8010300 <tcp_free_acked_segments+0xec>)
 8010276:	801a      	strh	r2, [r3, #0]
    tcp_seg_free(next);
 8010278:	6978      	ldr	r0, [r7, #20]
 801027a:	f7fe f9d6 	bl	800e62a <tcp_seg_free>

    LWIP_DEBUGF(TCP_QLEN_DEBUG, ("%"TCPWNDSIZE_F" (after freeing %s)\n",
                                 (tcpwnd_size_t)pcb->snd_queuelen,
                                 dbg_list_name));
    if (pcb->snd_queuelen != 0) {
 801027e:	68fb      	ldr	r3, [r7, #12]
 8010280:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8010284:	2b00      	cmp	r3, #0
 8010286:	d00c      	beq.n	80102a2 <tcp_free_acked_segments+0x8e>
      LWIP_ASSERT("tcp_receive: valid queue length",
 8010288:	68bb      	ldr	r3, [r7, #8]
 801028a:	2b00      	cmp	r3, #0
 801028c:	d109      	bne.n	80102a2 <tcp_free_acked_segments+0x8e>
 801028e:	683b      	ldr	r3, [r7, #0]
 8010290:	2b00      	cmp	r3, #0
 8010292:	d106      	bne.n	80102a2 <tcp_free_acked_segments+0x8e>
 8010294:	4b17      	ldr	r3, [pc, #92]	@ (80102f4 <tcp_free_acked_segments+0xe0>)
 8010296:	f240 4261 	movw	r2, #1121	@ 0x461
 801029a:	491a      	ldr	r1, [pc, #104]	@ (8010304 <tcp_free_acked_segments+0xf0>)
 801029c:	4817      	ldr	r0, [pc, #92]	@ (80102fc <tcp_free_acked_segments+0xe8>)
 801029e:	f006 fafd 	bl	801689c <iprintf>
  while (seg_list != NULL &&
 80102a2:	68bb      	ldr	r3, [r7, #8]
 80102a4:	2b00      	cmp	r3, #0
 80102a6:	d020      	beq.n	80102ea <tcp_free_acked_segments+0xd6>
         TCP_SEQ_LEQ(lwip_ntohl(seg_list->tcphdr->seqno) +
 80102a8:	68bb      	ldr	r3, [r7, #8]
 80102aa:	68db      	ldr	r3, [r3, #12]
 80102ac:	685b      	ldr	r3, [r3, #4]
 80102ae:	4618      	mov	r0, r3
 80102b0:	f7fb fa06 	bl	800b6c0 <lwip_htonl>
 80102b4:	4604      	mov	r4, r0
 80102b6:	68bb      	ldr	r3, [r7, #8]
 80102b8:	891b      	ldrh	r3, [r3, #8]
 80102ba:	461d      	mov	r5, r3
 80102bc:	68bb      	ldr	r3, [r7, #8]
 80102be:	68db      	ldr	r3, [r3, #12]
 80102c0:	899b      	ldrh	r3, [r3, #12]
 80102c2:	b29b      	uxth	r3, r3
 80102c4:	4618      	mov	r0, r3
 80102c6:	f7fb f9e5 	bl	800b694 <lwip_htons>
 80102ca:	4603      	mov	r3, r0
 80102cc:	b2db      	uxtb	r3, r3
 80102ce:	f003 0303 	and.w	r3, r3, #3
 80102d2:	2b00      	cmp	r3, #0
 80102d4:	d001      	beq.n	80102da <tcp_free_acked_segments+0xc6>
 80102d6:	2301      	movs	r3, #1
 80102d8:	e000      	b.n	80102dc <tcp_free_acked_segments+0xc8>
 80102da:	2300      	movs	r3, #0
 80102dc:	442b      	add	r3, r5
 80102de:	18e2      	adds	r2, r4, r3
 80102e0:	4b09      	ldr	r3, [pc, #36]	@ (8010308 <tcp_free_acked_segments+0xf4>)
 80102e2:	681b      	ldr	r3, [r3, #0]
 80102e4:	1ad3      	subs	r3, r2, r3
  while (seg_list != NULL &&
 80102e6:	2b00      	cmp	r3, #0
 80102e8:	dd9c      	ble.n	8010224 <tcp_free_acked_segments+0x10>
                  seg_list != NULL || dbg_other_seg_list != NULL);
    }
  }
  return seg_list;
 80102ea:	68bb      	ldr	r3, [r7, #8]
}
 80102ec:	4618      	mov	r0, r3
 80102ee:	3718      	adds	r7, #24
 80102f0:	46bd      	mov	sp, r7
 80102f2:	bdb0      	pop	{r4, r5, r7, pc}
 80102f4:	08018fc4 	.word	0x08018fc4
 80102f8:	080192ac 	.word	0x080192ac
 80102fc:	08019010 	.word	0x08019010
 8010300:	24007e38 	.word	0x24007e38
 8010304:	080192d4 	.word	0x080192d4
 8010308:	24007e34 	.word	0x24007e34

0801030c <tcp_receive>:
 *
 * Called from tcp_process().
 */
static void
tcp_receive(struct tcp_pcb *pcb)
{
 801030c:	b5b0      	push	{r4, r5, r7, lr}
 801030e:	b094      	sub	sp, #80	@ 0x50
 8010310:	af00      	add	r7, sp, #0
 8010312:	6078      	str	r0, [r7, #4]
  s16_t m;
  u32_t right_wnd_edge;
  int found_dupack = 0;
 8010314:	2300      	movs	r3, #0
 8010316:	64bb      	str	r3, [r7, #72]	@ 0x48

  LWIP_ASSERT("tcp_receive: invalid pcb", pcb != NULL);
 8010318:	687b      	ldr	r3, [r7, #4]
 801031a:	2b00      	cmp	r3, #0
 801031c:	d106      	bne.n	801032c <tcp_receive+0x20>
 801031e:	4b91      	ldr	r3, [pc, #580]	@ (8010564 <tcp_receive+0x258>)
 8010320:	f240 427b 	movw	r2, #1147	@ 0x47b
 8010324:	4990      	ldr	r1, [pc, #576]	@ (8010568 <tcp_receive+0x25c>)
 8010326:	4891      	ldr	r0, [pc, #580]	@ (801056c <tcp_receive+0x260>)
 8010328:	f006 fab8 	bl	801689c <iprintf>
  LWIP_ASSERT("tcp_receive: wrong state", pcb->state >= ESTABLISHED);
 801032c:	687b      	ldr	r3, [r7, #4]
 801032e:	7d1b      	ldrb	r3, [r3, #20]
 8010330:	2b03      	cmp	r3, #3
 8010332:	d806      	bhi.n	8010342 <tcp_receive+0x36>
 8010334:	4b8b      	ldr	r3, [pc, #556]	@ (8010564 <tcp_receive+0x258>)
 8010336:	f240 427c 	movw	r2, #1148	@ 0x47c
 801033a:	498d      	ldr	r1, [pc, #564]	@ (8010570 <tcp_receive+0x264>)
 801033c:	488b      	ldr	r0, [pc, #556]	@ (801056c <tcp_receive+0x260>)
 801033e:	f006 faad 	bl	801689c <iprintf>

  if (flags & TCP_ACK) {
 8010342:	4b8c      	ldr	r3, [pc, #560]	@ (8010574 <tcp_receive+0x268>)
 8010344:	781b      	ldrb	r3, [r3, #0]
 8010346:	f003 0310 	and.w	r3, r3, #16
 801034a:	2b00      	cmp	r3, #0
 801034c:	f000 8264 	beq.w	8010818 <tcp_receive+0x50c>
    right_wnd_edge = pcb->snd_wnd + pcb->snd_wl2;
 8010350:	687b      	ldr	r3, [r7, #4]
 8010352:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8010356:	461a      	mov	r2, r3
 8010358:	687b      	ldr	r3, [r7, #4]
 801035a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801035c:	4413      	add	r3, r2
 801035e:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Update window. */
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 8010360:	687b      	ldr	r3, [r7, #4]
 8010362:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8010364:	4b84      	ldr	r3, [pc, #528]	@ (8010578 <tcp_receive+0x26c>)
 8010366:	681b      	ldr	r3, [r3, #0]
 8010368:	1ad3      	subs	r3, r2, r3
 801036a:	2b00      	cmp	r3, #0
 801036c:	db1b      	blt.n	80103a6 <tcp_receive+0x9a>
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 801036e:	687b      	ldr	r3, [r7, #4]
 8010370:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8010372:	4b81      	ldr	r3, [pc, #516]	@ (8010578 <tcp_receive+0x26c>)
 8010374:	681b      	ldr	r3, [r3, #0]
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 8010376:	429a      	cmp	r2, r3
 8010378:	d106      	bne.n	8010388 <tcp_receive+0x7c>
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 801037a:	687b      	ldr	r3, [r7, #4]
 801037c:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 801037e:	4b7f      	ldr	r3, [pc, #508]	@ (801057c <tcp_receive+0x270>)
 8010380:	681b      	ldr	r3, [r3, #0]
 8010382:	1ad3      	subs	r3, r2, r3
 8010384:	2b00      	cmp	r3, #0
 8010386:	db0e      	blt.n	80103a6 <tcp_receive+0x9a>
        (pcb->snd_wl2 == ackno && (u32_t)SND_WND_SCALE(pcb, tcphdr->wnd) > pcb->snd_wnd)) {
 8010388:	687b      	ldr	r3, [r7, #4]
 801038a:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 801038c:	4b7b      	ldr	r3, [pc, #492]	@ (801057c <tcp_receive+0x270>)
 801038e:	681b      	ldr	r3, [r3, #0]
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 8010390:	429a      	cmp	r2, r3
 8010392:	d125      	bne.n	80103e0 <tcp_receive+0xd4>
        (pcb->snd_wl2 == ackno && (u32_t)SND_WND_SCALE(pcb, tcphdr->wnd) > pcb->snd_wnd)) {
 8010394:	4b7a      	ldr	r3, [pc, #488]	@ (8010580 <tcp_receive+0x274>)
 8010396:	681b      	ldr	r3, [r3, #0]
 8010398:	89db      	ldrh	r3, [r3, #14]
 801039a:	b29a      	uxth	r2, r3
 801039c:	687b      	ldr	r3, [r7, #4]
 801039e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 80103a2:	429a      	cmp	r2, r3
 80103a4:	d91c      	bls.n	80103e0 <tcp_receive+0xd4>
      pcb->snd_wnd = SND_WND_SCALE(pcb, tcphdr->wnd);
 80103a6:	4b76      	ldr	r3, [pc, #472]	@ (8010580 <tcp_receive+0x274>)
 80103a8:	681b      	ldr	r3, [r3, #0]
 80103aa:	89db      	ldrh	r3, [r3, #14]
 80103ac:	b29a      	uxth	r2, r3
 80103ae:	687b      	ldr	r3, [r7, #4]
 80103b0:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
      /* keep track of the biggest window announced by the remote host to calculate
         the maximum segment size */
      if (pcb->snd_wnd_max < pcb->snd_wnd) {
 80103b4:	687b      	ldr	r3, [r7, #4]
 80103b6:	f8b3 2062 	ldrh.w	r2, [r3, #98]	@ 0x62
 80103ba:	687b      	ldr	r3, [r7, #4]
 80103bc:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 80103c0:	429a      	cmp	r2, r3
 80103c2:	d205      	bcs.n	80103d0 <tcp_receive+0xc4>
        pcb->snd_wnd_max = pcb->snd_wnd;
 80103c4:	687b      	ldr	r3, [r7, #4]
 80103c6:	f8b3 2060 	ldrh.w	r2, [r3, #96]	@ 0x60
 80103ca:	687b      	ldr	r3, [r7, #4]
 80103cc:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
      }
      pcb->snd_wl1 = seqno;
 80103d0:	4b69      	ldr	r3, [pc, #420]	@ (8010578 <tcp_receive+0x26c>)
 80103d2:	681a      	ldr	r2, [r3, #0]
 80103d4:	687b      	ldr	r3, [r7, #4]
 80103d6:	655a      	str	r2, [r3, #84]	@ 0x54
      pcb->snd_wl2 = ackno;
 80103d8:	4b68      	ldr	r3, [pc, #416]	@ (801057c <tcp_receive+0x270>)
 80103da:	681a      	ldr	r2, [r3, #0]
 80103dc:	687b      	ldr	r3, [r7, #4]
 80103de:	659a      	str	r2, [r3, #88]	@ 0x58
     * If it only passes 1, should reset dupack counter
     *
     */

    /* Clause 1 */
    if (TCP_SEQ_LEQ(ackno, pcb->lastack)) {
 80103e0:	4b66      	ldr	r3, [pc, #408]	@ (801057c <tcp_receive+0x270>)
 80103e2:	681a      	ldr	r2, [r3, #0]
 80103e4:	687b      	ldr	r3, [r7, #4]
 80103e6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80103e8:	1ad3      	subs	r3, r2, r3
 80103ea:	2b00      	cmp	r3, #0
 80103ec:	dc58      	bgt.n	80104a0 <tcp_receive+0x194>
      /* Clause 2 */
      if (tcplen == 0) {
 80103ee:	4b65      	ldr	r3, [pc, #404]	@ (8010584 <tcp_receive+0x278>)
 80103f0:	881b      	ldrh	r3, [r3, #0]
 80103f2:	2b00      	cmp	r3, #0
 80103f4:	d14b      	bne.n	801048e <tcp_receive+0x182>
        /* Clause 3 */
        if (pcb->snd_wl2 + pcb->snd_wnd == right_wnd_edge) {
 80103f6:	687b      	ldr	r3, [r7, #4]
 80103f8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80103fa:	687a      	ldr	r2, [r7, #4]
 80103fc:	f8b2 2060 	ldrh.w	r2, [r2, #96]	@ 0x60
 8010400:	4413      	add	r3, r2
 8010402:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8010404:	429a      	cmp	r2, r3
 8010406:	d142      	bne.n	801048e <tcp_receive+0x182>
          /* Clause 4 */
          if (pcb->rtime >= 0) {
 8010408:	687b      	ldr	r3, [r7, #4]
 801040a:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 801040e:	2b00      	cmp	r3, #0
 8010410:	db3d      	blt.n	801048e <tcp_receive+0x182>
            /* Clause 5 */
            if (pcb->lastack == ackno) {
 8010412:	687b      	ldr	r3, [r7, #4]
 8010414:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8010416:	4b59      	ldr	r3, [pc, #356]	@ (801057c <tcp_receive+0x270>)
 8010418:	681b      	ldr	r3, [r3, #0]
 801041a:	429a      	cmp	r2, r3
 801041c:	d137      	bne.n	801048e <tcp_receive+0x182>
              found_dupack = 1;
 801041e:	2301      	movs	r3, #1
 8010420:	64bb      	str	r3, [r7, #72]	@ 0x48
              if ((u8_t)(pcb->dupacks + 1) > pcb->dupacks) {
 8010422:	687b      	ldr	r3, [r7, #4]
 8010424:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8010428:	2bff      	cmp	r3, #255	@ 0xff
 801042a:	d007      	beq.n	801043c <tcp_receive+0x130>
                ++pcb->dupacks;
 801042c:	687b      	ldr	r3, [r7, #4]
 801042e:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8010432:	3301      	adds	r3, #1
 8010434:	b2da      	uxtb	r2, r3
 8010436:	687b      	ldr	r3, [r7, #4]
 8010438:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
              }
              if (pcb->dupacks > 3) {
 801043c:	687b      	ldr	r3, [r7, #4]
 801043e:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8010442:	2b03      	cmp	r3, #3
 8010444:	d91b      	bls.n	801047e <tcp_receive+0x172>
                /* Inflate the congestion window */
                TCP_WND_INC(pcb->cwnd, pcb->mss);
 8010446:	687b      	ldr	r3, [r7, #4]
 8010448:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 801044c:	687b      	ldr	r3, [r7, #4]
 801044e:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8010450:	4413      	add	r3, r2
 8010452:	b29a      	uxth	r2, r3
 8010454:	687b      	ldr	r3, [r7, #4]
 8010456:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 801045a:	429a      	cmp	r2, r3
 801045c:	d30a      	bcc.n	8010474 <tcp_receive+0x168>
 801045e:	687b      	ldr	r3, [r7, #4]
 8010460:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 8010464:	687b      	ldr	r3, [r7, #4]
 8010466:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8010468:	4413      	add	r3, r2
 801046a:	b29a      	uxth	r2, r3
 801046c:	687b      	ldr	r3, [r7, #4]
 801046e:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
 8010472:	e004      	b.n	801047e <tcp_receive+0x172>
 8010474:	687b      	ldr	r3, [r7, #4]
 8010476:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 801047a:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
              }
              if (pcb->dupacks >= 3) {
 801047e:	687b      	ldr	r3, [r7, #4]
 8010480:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8010484:	2b02      	cmp	r3, #2
 8010486:	d902      	bls.n	801048e <tcp_receive+0x182>
                /* Do fast retransmit (checked via TF_INFR, not via dupacks count) */
                tcp_rexmit_fast(pcb);
 8010488:	6878      	ldr	r0, [r7, #4]
 801048a:	f001 fee9 	bl	8012260 <tcp_rexmit_fast>
          }
        }
      }
      /* If Clause (1) or more is true, but not a duplicate ack, reset
       * count of consecutive duplicate acks */
      if (!found_dupack) {
 801048e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8010490:	2b00      	cmp	r3, #0
 8010492:	f040 8161 	bne.w	8010758 <tcp_receive+0x44c>
        pcb->dupacks = 0;
 8010496:	687b      	ldr	r3, [r7, #4]
 8010498:	2200      	movs	r2, #0
 801049a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 801049e:	e15b      	b.n	8010758 <tcp_receive+0x44c>
      }
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 80104a0:	4b36      	ldr	r3, [pc, #216]	@ (801057c <tcp_receive+0x270>)
 80104a2:	681a      	ldr	r2, [r3, #0]
 80104a4:	687b      	ldr	r3, [r7, #4]
 80104a6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80104a8:	1ad3      	subs	r3, r2, r3
 80104aa:	3b01      	subs	r3, #1
 80104ac:	2b00      	cmp	r3, #0
 80104ae:	f2c0 814e 	blt.w	801074e <tcp_receive+0x442>
 80104b2:	4b32      	ldr	r3, [pc, #200]	@ (801057c <tcp_receive+0x270>)
 80104b4:	681a      	ldr	r2, [r3, #0]
 80104b6:	687b      	ldr	r3, [r7, #4]
 80104b8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80104ba:	1ad3      	subs	r3, r2, r3
 80104bc:	2b00      	cmp	r3, #0
 80104be:	f300 8146 	bgt.w	801074e <tcp_receive+0x442>
      tcpwnd_size_t acked;

      /* Reset the "IN Fast Retransmit" flag, since we are no longer
         in fast retransmit. Also reset the congestion window to the
         slow start threshold. */
      if (pcb->flags & TF_INFR) {
 80104c2:	687b      	ldr	r3, [r7, #4]
 80104c4:	8b5b      	ldrh	r3, [r3, #26]
 80104c6:	f003 0304 	and.w	r3, r3, #4
 80104ca:	2b00      	cmp	r3, #0
 80104cc:	d010      	beq.n	80104f0 <tcp_receive+0x1e4>
        tcp_clear_flags(pcb, TF_INFR);
 80104ce:	687b      	ldr	r3, [r7, #4]
 80104d0:	8b5b      	ldrh	r3, [r3, #26]
 80104d2:	f023 0304 	bic.w	r3, r3, #4
 80104d6:	b29a      	uxth	r2, r3
 80104d8:	687b      	ldr	r3, [r7, #4]
 80104da:	835a      	strh	r2, [r3, #26]
        pcb->cwnd = pcb->ssthresh;
 80104dc:	687b      	ldr	r3, [r7, #4]
 80104de:	f8b3 204a 	ldrh.w	r2, [r3, #74]	@ 0x4a
 80104e2:	687b      	ldr	r3, [r7, #4]
 80104e4:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
        pcb->bytes_acked = 0;
 80104e8:	687b      	ldr	r3, [r7, #4]
 80104ea:	2200      	movs	r2, #0
 80104ec:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
      }

      /* Reset the number of retransmissions. */
      pcb->nrtx = 0;
 80104f0:	687b      	ldr	r3, [r7, #4]
 80104f2:	2200      	movs	r2, #0
 80104f4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Reset the retransmission time-out. */
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 80104f8:	687b      	ldr	r3, [r7, #4]
 80104fa:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	@ 0x3c
 80104fe:	10db      	asrs	r3, r3, #3
 8010500:	b21b      	sxth	r3, r3
 8010502:	b29a      	uxth	r2, r3
 8010504:	687b      	ldr	r3, [r7, #4]
 8010506:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	@ 0x3e
 801050a:	b29b      	uxth	r3, r3
 801050c:	4413      	add	r3, r2
 801050e:	b29b      	uxth	r3, r3
 8010510:	b21a      	sxth	r2, r3
 8010512:	687b      	ldr	r3, [r7, #4]
 8010514:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

      /* Record how much data this ACK acks */
      acked = (tcpwnd_size_t)(ackno - pcb->lastack);
 8010518:	4b18      	ldr	r3, [pc, #96]	@ (801057c <tcp_receive+0x270>)
 801051a:	681b      	ldr	r3, [r3, #0]
 801051c:	b29a      	uxth	r2, r3
 801051e:	687b      	ldr	r3, [r7, #4]
 8010520:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8010522:	b29b      	uxth	r3, r3
 8010524:	1ad3      	subs	r3, r2, r3
 8010526:	85fb      	strh	r3, [r7, #46]	@ 0x2e

      /* Reset the fast retransmit variables. */
      pcb->dupacks = 0;
 8010528:	687b      	ldr	r3, [r7, #4]
 801052a:	2200      	movs	r2, #0
 801052c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
      pcb->lastack = ackno;
 8010530:	4b12      	ldr	r3, [pc, #72]	@ (801057c <tcp_receive+0x270>)
 8010532:	681a      	ldr	r2, [r3, #0]
 8010534:	687b      	ldr	r3, [r7, #4]
 8010536:	645a      	str	r2, [r3, #68]	@ 0x44

      /* Update the congestion control variables (cwnd and
         ssthresh). */
      if (pcb->state >= ESTABLISHED) {
 8010538:	687b      	ldr	r3, [r7, #4]
 801053a:	7d1b      	ldrb	r3, [r3, #20]
 801053c:	2b03      	cmp	r3, #3
 801053e:	f240 8097 	bls.w	8010670 <tcp_receive+0x364>
        if (pcb->cwnd < pcb->ssthresh) {
 8010542:	687b      	ldr	r3, [r7, #4]
 8010544:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 8010548:	687b      	ldr	r3, [r7, #4]
 801054a:	f8b3 304a 	ldrh.w	r3, [r3, #74]	@ 0x4a
 801054e:	429a      	cmp	r2, r3
 8010550:	d245      	bcs.n	80105de <tcp_receive+0x2d2>
          tcpwnd_size_t increase;
          /* limit to 1 SMSS segment during period following RTO */
          u8_t num_seg = (pcb->flags & TF_RTO) ? 1 : 2;
 8010552:	687b      	ldr	r3, [r7, #4]
 8010554:	8b5b      	ldrh	r3, [r3, #26]
 8010556:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 801055a:	2b00      	cmp	r3, #0
 801055c:	d014      	beq.n	8010588 <tcp_receive+0x27c>
 801055e:	2301      	movs	r3, #1
 8010560:	e013      	b.n	801058a <tcp_receive+0x27e>
 8010562:	bf00      	nop
 8010564:	08018fc4 	.word	0x08018fc4
 8010568:	080192f4 	.word	0x080192f4
 801056c:	08019010 	.word	0x08019010
 8010570:	08019310 	.word	0x08019310
 8010574:	24007e3c 	.word	0x24007e3c
 8010578:	24007e30 	.word	0x24007e30
 801057c:	24007e34 	.word	0x24007e34
 8010580:	24007e20 	.word	0x24007e20
 8010584:	24007e3a 	.word	0x24007e3a
 8010588:	2302      	movs	r3, #2
 801058a:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
          /* RFC 3465, section 2.2 Slow Start */
          increase = LWIP_MIN(acked, (tcpwnd_size_t)(num_seg * pcb->mss));
 801058e:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8010592:	b29a      	uxth	r2, r3
 8010594:	687b      	ldr	r3, [r7, #4]
 8010596:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8010598:	fb12 f303 	smulbb	r3, r2, r3
 801059c:	b29b      	uxth	r3, r3
 801059e:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 80105a0:	4293      	cmp	r3, r2
 80105a2:	bf28      	it	cs
 80105a4:	4613      	movcs	r3, r2
 80105a6:	857b      	strh	r3, [r7, #42]	@ 0x2a
          TCP_WND_INC(pcb->cwnd, increase);
 80105a8:	687b      	ldr	r3, [r7, #4]
 80105aa:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 80105ae:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 80105b0:	4413      	add	r3, r2
 80105b2:	b29a      	uxth	r2, r3
 80105b4:	687b      	ldr	r3, [r7, #4]
 80105b6:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 80105ba:	429a      	cmp	r2, r3
 80105bc:	d309      	bcc.n	80105d2 <tcp_receive+0x2c6>
 80105be:	687b      	ldr	r3, [r7, #4]
 80105c0:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 80105c4:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 80105c6:	4413      	add	r3, r2
 80105c8:	b29a      	uxth	r2, r3
 80105ca:	687b      	ldr	r3, [r7, #4]
 80105cc:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
 80105d0:	e04e      	b.n	8010670 <tcp_receive+0x364>
 80105d2:	687b      	ldr	r3, [r7, #4]
 80105d4:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80105d8:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
 80105dc:	e048      	b.n	8010670 <tcp_receive+0x364>
          LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_receive: slow start cwnd %"TCPWNDSIZE_F"\n", pcb->cwnd));
        } else {
          /* RFC 3465, section 2.1 Congestion Avoidance */
          TCP_WND_INC(pcb->bytes_acked, acked);
 80105de:	687b      	ldr	r3, [r7, #4]
 80105e0:	f8b3 206a 	ldrh.w	r2, [r3, #106]	@ 0x6a
 80105e4:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80105e6:	4413      	add	r3, r2
 80105e8:	b29a      	uxth	r2, r3
 80105ea:	687b      	ldr	r3, [r7, #4]
 80105ec:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80105f0:	429a      	cmp	r2, r3
 80105f2:	d309      	bcc.n	8010608 <tcp_receive+0x2fc>
 80105f4:	687b      	ldr	r3, [r7, #4]
 80105f6:	f8b3 206a 	ldrh.w	r2, [r3, #106]	@ 0x6a
 80105fa:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80105fc:	4413      	add	r3, r2
 80105fe:	b29a      	uxth	r2, r3
 8010600:	687b      	ldr	r3, [r7, #4]
 8010602:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8010606:	e004      	b.n	8010612 <tcp_receive+0x306>
 8010608:	687b      	ldr	r3, [r7, #4]
 801060a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 801060e:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          if (pcb->bytes_acked >= pcb->cwnd) {
 8010612:	687b      	ldr	r3, [r7, #4]
 8010614:	f8b3 206a 	ldrh.w	r2, [r3, #106]	@ 0x6a
 8010618:	687b      	ldr	r3, [r7, #4]
 801061a:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 801061e:	429a      	cmp	r2, r3
 8010620:	d326      	bcc.n	8010670 <tcp_receive+0x364>
            pcb->bytes_acked = (tcpwnd_size_t)(pcb->bytes_acked - pcb->cwnd);
 8010622:	687b      	ldr	r3, [r7, #4]
 8010624:	f8b3 206a 	ldrh.w	r2, [r3, #106]	@ 0x6a
 8010628:	687b      	ldr	r3, [r7, #4]
 801062a:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 801062e:	1ad3      	subs	r3, r2, r3
 8010630:	b29a      	uxth	r2, r3
 8010632:	687b      	ldr	r3, [r7, #4]
 8010634:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
            TCP_WND_INC(pcb->cwnd, pcb->mss);
 8010638:	687b      	ldr	r3, [r7, #4]
 801063a:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 801063e:	687b      	ldr	r3, [r7, #4]
 8010640:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8010642:	4413      	add	r3, r2
 8010644:	b29a      	uxth	r2, r3
 8010646:	687b      	ldr	r3, [r7, #4]
 8010648:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 801064c:	429a      	cmp	r2, r3
 801064e:	d30a      	bcc.n	8010666 <tcp_receive+0x35a>
 8010650:	687b      	ldr	r3, [r7, #4]
 8010652:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 8010656:	687b      	ldr	r3, [r7, #4]
 8010658:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 801065a:	4413      	add	r3, r2
 801065c:	b29a      	uxth	r2, r3
 801065e:	687b      	ldr	r3, [r7, #4]
 8010660:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
 8010664:	e004      	b.n	8010670 <tcp_receive+0x364>
 8010666:	687b      	ldr	r3, [r7, #4]
 8010668:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 801066c:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
                                    pcb->unacked != NULL ?
                                    lwip_ntohl(pcb->unacked->tcphdr->seqno) + TCP_TCPLEN(pcb->unacked) : 0));

      /* Remove segment from the unacknowledged list if the incoming
         ACK acknowledges them. */
      pcb->unacked = tcp_free_acked_segments(pcb, pcb->unacked, "unacked", pcb->unsent);
 8010670:	687b      	ldr	r3, [r7, #4]
 8010672:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8010674:	687b      	ldr	r3, [r7, #4]
 8010676:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8010678:	4a98      	ldr	r2, [pc, #608]	@ (80108dc <tcp_receive+0x5d0>)
 801067a:	6878      	ldr	r0, [r7, #4]
 801067c:	f7ff fdca 	bl	8010214 <tcp_free_acked_segments>
 8010680:	4602      	mov	r2, r0
 8010682:	687b      	ldr	r3, [r7, #4]
 8010684:	671a      	str	r2, [r3, #112]	@ 0x70
         on the list are acknowledged by the ACK. This may seem
         strange since an "unsent" segment shouldn't be acked. The
         rationale is that lwIP puts all outstanding segments on the
         ->unsent list after a retransmission, so these segments may
         in fact have been sent once. */
      pcb->unsent = tcp_free_acked_segments(pcb, pcb->unsent, "unsent", pcb->unacked);
 8010686:	687b      	ldr	r3, [r7, #4]
 8010688:	6ed9      	ldr	r1, [r3, #108]	@ 0x6c
 801068a:	687b      	ldr	r3, [r7, #4]
 801068c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801068e:	4a94      	ldr	r2, [pc, #592]	@ (80108e0 <tcp_receive+0x5d4>)
 8010690:	6878      	ldr	r0, [r7, #4]
 8010692:	f7ff fdbf 	bl	8010214 <tcp_free_acked_segments>
 8010696:	4602      	mov	r2, r0
 8010698:	687b      	ldr	r3, [r7, #4]
 801069a:	66da      	str	r2, [r3, #108]	@ 0x6c

      /* If there's nothing left to acknowledge, stop the retransmit
         timer, otherwise reset it to start again */
      if (pcb->unacked == NULL) {
 801069c:	687b      	ldr	r3, [r7, #4]
 801069e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80106a0:	2b00      	cmp	r3, #0
 80106a2:	d104      	bne.n	80106ae <tcp_receive+0x3a2>
        pcb->rtime = -1;
 80106a4:	687b      	ldr	r3, [r7, #4]
 80106a6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80106aa:	861a      	strh	r2, [r3, #48]	@ 0x30
 80106ac:	e002      	b.n	80106b4 <tcp_receive+0x3a8>
      } else {
        pcb->rtime = 0;
 80106ae:	687b      	ldr	r3, [r7, #4]
 80106b0:	2200      	movs	r2, #0
 80106b2:	861a      	strh	r2, [r3, #48]	@ 0x30
      }

      pcb->polltmr = 0;
 80106b4:	687b      	ldr	r3, [r7, #4]
 80106b6:	2200      	movs	r2, #0
 80106b8:	771a      	strb	r2, [r3, #28]

#if TCP_OVERSIZE
      if (pcb->unsent == NULL) {
 80106ba:	687b      	ldr	r3, [r7, #4]
 80106bc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80106be:	2b00      	cmp	r3, #0
 80106c0:	d103      	bne.n	80106ca <tcp_receive+0x3be>
        pcb->unsent_oversize = 0;
 80106c2:	687b      	ldr	r3, [r7, #4]
 80106c4:	2200      	movs	r2, #0
 80106c6:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
        /* Inform neighbor reachability of forward progress. */
        nd6_reachability_hint(ip6_current_src_addr());
      }
#endif /* LWIP_IPV6 && LWIP_ND6_TCP_REACHABILITY_HINTS*/

      pcb->snd_buf = (tcpwnd_size_t)(pcb->snd_buf + recv_acked);
 80106ca:	687b      	ldr	r3, [r7, #4]
 80106cc:	f8b3 2064 	ldrh.w	r2, [r3, #100]	@ 0x64
 80106d0:	4b84      	ldr	r3, [pc, #528]	@ (80108e4 <tcp_receive+0x5d8>)
 80106d2:	881b      	ldrh	r3, [r3, #0]
 80106d4:	4413      	add	r3, r2
 80106d6:	b29a      	uxth	r2, r3
 80106d8:	687b      	ldr	r3, [r7, #4]
 80106da:	f8a3 2064 	strh.w	r2, [r3, #100]	@ 0x64
      /* check if this ACK ends our retransmission of in-flight data */
      if (pcb->flags & TF_RTO) {
 80106de:	687b      	ldr	r3, [r7, #4]
 80106e0:	8b5b      	ldrh	r3, [r3, #26]
 80106e2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80106e6:	2b00      	cmp	r3, #0
 80106e8:	d035      	beq.n	8010756 <tcp_receive+0x44a>
        /* RTO is done if
            1) both queues are empty or
            2) unacked is empty and unsent head contains data not part of RTO or
            3) unacked head contains data not part of RTO */
        if (pcb->unacked == NULL) {
 80106ea:	687b      	ldr	r3, [r7, #4]
 80106ec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80106ee:	2b00      	cmp	r3, #0
 80106f0:	d118      	bne.n	8010724 <tcp_receive+0x418>
          if ((pcb->unsent == NULL) ||
 80106f2:	687b      	ldr	r3, [r7, #4]
 80106f4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80106f6:	2b00      	cmp	r3, #0
 80106f8:	d00c      	beq.n	8010714 <tcp_receive+0x408>
              (TCP_SEQ_LEQ(pcb->rto_end, lwip_ntohl(pcb->unsent->tcphdr->seqno)))) {
 80106fa:	687b      	ldr	r3, [r7, #4]
 80106fc:	6cdc      	ldr	r4, [r3, #76]	@ 0x4c
 80106fe:	687b      	ldr	r3, [r7, #4]
 8010700:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8010702:	68db      	ldr	r3, [r3, #12]
 8010704:	685b      	ldr	r3, [r3, #4]
 8010706:	4618      	mov	r0, r3
 8010708:	f7fa ffda 	bl	800b6c0 <lwip_htonl>
 801070c:	4603      	mov	r3, r0
 801070e:	1ae3      	subs	r3, r4, r3
          if ((pcb->unsent == NULL) ||
 8010710:	2b00      	cmp	r3, #0
 8010712:	dc20      	bgt.n	8010756 <tcp_receive+0x44a>
            tcp_clear_flags(pcb, TF_RTO);
 8010714:	687b      	ldr	r3, [r7, #4]
 8010716:	8b5b      	ldrh	r3, [r3, #26]
 8010718:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 801071c:	b29a      	uxth	r2, r3
 801071e:	687b      	ldr	r3, [r7, #4]
 8010720:	835a      	strh	r2, [r3, #26]
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8010722:	e018      	b.n	8010756 <tcp_receive+0x44a>
          }
        } else if (TCP_SEQ_LEQ(pcb->rto_end, lwip_ntohl(pcb->unacked->tcphdr->seqno))) {
 8010724:	687b      	ldr	r3, [r7, #4]
 8010726:	6cdc      	ldr	r4, [r3, #76]	@ 0x4c
 8010728:	687b      	ldr	r3, [r7, #4]
 801072a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801072c:	68db      	ldr	r3, [r3, #12]
 801072e:	685b      	ldr	r3, [r3, #4]
 8010730:	4618      	mov	r0, r3
 8010732:	f7fa ffc5 	bl	800b6c0 <lwip_htonl>
 8010736:	4603      	mov	r3, r0
 8010738:	1ae3      	subs	r3, r4, r3
 801073a:	2b00      	cmp	r3, #0
 801073c:	dc0b      	bgt.n	8010756 <tcp_receive+0x44a>
          tcp_clear_flags(pcb, TF_RTO);
 801073e:	687b      	ldr	r3, [r7, #4]
 8010740:	8b5b      	ldrh	r3, [r3, #26]
 8010742:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8010746:	b29a      	uxth	r2, r3
 8010748:	687b      	ldr	r3, [r7, #4]
 801074a:	835a      	strh	r2, [r3, #26]
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 801074c:	e003      	b.n	8010756 <tcp_receive+0x44a>
        }
      }
      /* End of ACK for new data processing. */
    } else {
      /* Out of sequence ACK, didn't really ack anything */
      tcp_send_empty_ack(pcb);
 801074e:	6878      	ldr	r0, [r7, #4]
 8010750:	f001 ff72 	bl	8012638 <tcp_send_empty_ack>
 8010754:	e000      	b.n	8010758 <tcp_receive+0x44c>
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8010756:	bf00      	nop
                                pcb->rttest, pcb->rtseq, ackno));

    /* RTT estimation calculations. This is done by checking if the
       incoming segment acknowledges the segment we use to take a
       round-trip time measurement. */
    if (pcb->rttest && TCP_SEQ_LT(pcb->rtseq, ackno)) {
 8010758:	687b      	ldr	r3, [r7, #4]
 801075a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801075c:	2b00      	cmp	r3, #0
 801075e:	d05b      	beq.n	8010818 <tcp_receive+0x50c>
 8010760:	687b      	ldr	r3, [r7, #4]
 8010762:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8010764:	4b60      	ldr	r3, [pc, #384]	@ (80108e8 <tcp_receive+0x5dc>)
 8010766:	681b      	ldr	r3, [r3, #0]
 8010768:	1ad3      	subs	r3, r2, r3
 801076a:	2b00      	cmp	r3, #0
 801076c:	da54      	bge.n	8010818 <tcp_receive+0x50c>
      /* diff between this shouldn't exceed 32K since this are tcp timer ticks
         and a round-trip shouldn't be that long... */
      m = (s16_t)(tcp_ticks - pcb->rttest);
 801076e:	4b5f      	ldr	r3, [pc, #380]	@ (80108ec <tcp_receive+0x5e0>)
 8010770:	681b      	ldr	r3, [r3, #0]
 8010772:	b29a      	uxth	r2, r3
 8010774:	687b      	ldr	r3, [r7, #4]
 8010776:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8010778:	b29b      	uxth	r3, r3
 801077a:	1ad3      	subs	r3, r2, r3
 801077c:	b29b      	uxth	r3, r3
 801077e:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e

      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_receive: experienced rtt %"U16_F" ticks (%"U16_F" msec).\n",
                                  m, (u16_t)(m * TCP_SLOW_INTERVAL)));

      /* This is taken directly from VJs original code in his paper */
      m = (s16_t)(m - (pcb->sa >> 3));
 8010782:	f8b7 204e 	ldrh.w	r2, [r7, #78]	@ 0x4e
 8010786:	687b      	ldr	r3, [r7, #4]
 8010788:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	@ 0x3c
 801078c:	10db      	asrs	r3, r3, #3
 801078e:	b21b      	sxth	r3, r3
 8010790:	b29b      	uxth	r3, r3
 8010792:	1ad3      	subs	r3, r2, r3
 8010794:	b29b      	uxth	r3, r3
 8010796:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
      pcb->sa = (s16_t)(pcb->sa + m);
 801079a:	687b      	ldr	r3, [r7, #4]
 801079c:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	@ 0x3c
 80107a0:	b29a      	uxth	r2, r3
 80107a2:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 80107a6:	4413      	add	r3, r2
 80107a8:	b29b      	uxth	r3, r3
 80107aa:	b21a      	sxth	r2, r3
 80107ac:	687b      	ldr	r3, [r7, #4]
 80107ae:	879a      	strh	r2, [r3, #60]	@ 0x3c
      if (m < 0) {
 80107b0:	f9b7 304e 	ldrsh.w	r3, [r7, #78]	@ 0x4e
 80107b4:	2b00      	cmp	r3, #0
 80107b6:	da05      	bge.n	80107c4 <tcp_receive+0x4b8>
        m = (s16_t) - m;
 80107b8:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 80107bc:	425b      	negs	r3, r3
 80107be:	b29b      	uxth	r3, r3
 80107c0:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
      }
      m = (s16_t)(m - (pcb->sv >> 2));
 80107c4:	f8b7 204e 	ldrh.w	r2, [r7, #78]	@ 0x4e
 80107c8:	687b      	ldr	r3, [r7, #4]
 80107ca:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	@ 0x3e
 80107ce:	109b      	asrs	r3, r3, #2
 80107d0:	b21b      	sxth	r3, r3
 80107d2:	b29b      	uxth	r3, r3
 80107d4:	1ad3      	subs	r3, r2, r3
 80107d6:	b29b      	uxth	r3, r3
 80107d8:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
      pcb->sv = (s16_t)(pcb->sv + m);
 80107dc:	687b      	ldr	r3, [r7, #4]
 80107de:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	@ 0x3e
 80107e2:	b29a      	uxth	r2, r3
 80107e4:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 80107e8:	4413      	add	r3, r2
 80107ea:	b29b      	uxth	r3, r3
 80107ec:	b21a      	sxth	r2, r3
 80107ee:	687b      	ldr	r3, [r7, #4]
 80107f0:	87da      	strh	r2, [r3, #62]	@ 0x3e
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 80107f2:	687b      	ldr	r3, [r7, #4]
 80107f4:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	@ 0x3c
 80107f8:	10db      	asrs	r3, r3, #3
 80107fa:	b21b      	sxth	r3, r3
 80107fc:	b29a      	uxth	r2, r3
 80107fe:	687b      	ldr	r3, [r7, #4]
 8010800:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	@ 0x3e
 8010804:	b29b      	uxth	r3, r3
 8010806:	4413      	add	r3, r2
 8010808:	b29b      	uxth	r3, r3
 801080a:	b21a      	sxth	r2, r3
 801080c:	687b      	ldr	r3, [r7, #4]
 801080e:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_receive: RTO %"U16_F" (%"U16_F" milliseconds)\n",
                                  pcb->rto, (u16_t)(pcb->rto * TCP_SLOW_INTERVAL)));

      pcb->rttest = 0;
 8010812:	687b      	ldr	r3, [r7, #4]
 8010814:	2200      	movs	r2, #0
 8010816:	635a      	str	r2, [r3, #52]	@ 0x34

  /* If the incoming segment contains data, we must process it
     further unless the pcb already received a FIN.
     (RFC 793, chapter 3.9, "SEGMENT ARRIVES" in states CLOSE-WAIT, CLOSING,
     LAST-ACK and TIME-WAIT: "Ignore the segment text.") */
  if ((tcplen > 0) && (pcb->state < CLOSE_WAIT)) {
 8010818:	4b35      	ldr	r3, [pc, #212]	@ (80108f0 <tcp_receive+0x5e4>)
 801081a:	881b      	ldrh	r3, [r3, #0]
 801081c:	2b00      	cmp	r3, #0
 801081e:	f000 84df 	beq.w	80111e0 <tcp_receive+0xed4>
 8010822:	687b      	ldr	r3, [r7, #4]
 8010824:	7d1b      	ldrb	r3, [r3, #20]
 8010826:	2b06      	cmp	r3, #6
 8010828:	f200 84da 	bhi.w	80111e0 <tcp_receive+0xed4>
       this if the sequence number of the incoming segment is less
       than rcv_nxt, and the sequence number plus the length of the
       segment is larger than rcv_nxt. */
    /*    if (TCP_SEQ_LT(seqno, pcb->rcv_nxt)) {
          if (TCP_SEQ_LT(pcb->rcv_nxt, seqno + tcplen)) {*/
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 801082c:	687b      	ldr	r3, [r7, #4]
 801082e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8010830:	4b30      	ldr	r3, [pc, #192]	@ (80108f4 <tcp_receive+0x5e8>)
 8010832:	681b      	ldr	r3, [r3, #0]
 8010834:	1ad3      	subs	r3, r2, r3
 8010836:	3b01      	subs	r3, #1
 8010838:	2b00      	cmp	r3, #0
 801083a:	f2c0 808f 	blt.w	801095c <tcp_receive+0x650>
 801083e:	687b      	ldr	r3, [r7, #4]
 8010840:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8010842:	4b2b      	ldr	r3, [pc, #172]	@ (80108f0 <tcp_receive+0x5e4>)
 8010844:	881b      	ldrh	r3, [r3, #0]
 8010846:	4619      	mov	r1, r3
 8010848:	4b2a      	ldr	r3, [pc, #168]	@ (80108f4 <tcp_receive+0x5e8>)
 801084a:	681b      	ldr	r3, [r3, #0]
 801084c:	440b      	add	r3, r1
 801084e:	1ad3      	subs	r3, r2, r3
 8010850:	3301      	adds	r3, #1
 8010852:	2b00      	cmp	r3, #0
 8010854:	f300 8082 	bgt.w	801095c <tcp_receive+0x650>

         After we are done with adjusting the pbuf pointers we must
         adjust the ->data pointer in the seg and the segment
         length.*/

      struct pbuf *p = inseg.p;
 8010858:	4b27      	ldr	r3, [pc, #156]	@ (80108f8 <tcp_receive+0x5ec>)
 801085a:	685b      	ldr	r3, [r3, #4]
 801085c:	647b      	str	r3, [r7, #68]	@ 0x44
      u32_t off32 = pcb->rcv_nxt - seqno;
 801085e:	687b      	ldr	r3, [r7, #4]
 8010860:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8010862:	4b24      	ldr	r3, [pc, #144]	@ (80108f4 <tcp_receive+0x5e8>)
 8010864:	681b      	ldr	r3, [r3, #0]
 8010866:	1ad3      	subs	r3, r2, r3
 8010868:	627b      	str	r3, [r7, #36]	@ 0x24
      u16_t new_tot_len, off;
      LWIP_ASSERT("inseg.p != NULL", inseg.p);
 801086a:	4b23      	ldr	r3, [pc, #140]	@ (80108f8 <tcp_receive+0x5ec>)
 801086c:	685b      	ldr	r3, [r3, #4]
 801086e:	2b00      	cmp	r3, #0
 8010870:	d106      	bne.n	8010880 <tcp_receive+0x574>
 8010872:	4b22      	ldr	r3, [pc, #136]	@ (80108fc <tcp_receive+0x5f0>)
 8010874:	f240 5294 	movw	r2, #1428	@ 0x594
 8010878:	4921      	ldr	r1, [pc, #132]	@ (8010900 <tcp_receive+0x5f4>)
 801087a:	4822      	ldr	r0, [pc, #136]	@ (8010904 <tcp_receive+0x5f8>)
 801087c:	f006 f80e 	bl	801689c <iprintf>
      LWIP_ASSERT("insane offset!", (off32 < 0xffff));
 8010880:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010882:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8010886:	4293      	cmp	r3, r2
 8010888:	d906      	bls.n	8010898 <tcp_receive+0x58c>
 801088a:	4b1c      	ldr	r3, [pc, #112]	@ (80108fc <tcp_receive+0x5f0>)
 801088c:	f240 5295 	movw	r2, #1429	@ 0x595
 8010890:	491d      	ldr	r1, [pc, #116]	@ (8010908 <tcp_receive+0x5fc>)
 8010892:	481c      	ldr	r0, [pc, #112]	@ (8010904 <tcp_receive+0x5f8>)
 8010894:	f006 f802 	bl	801689c <iprintf>
      off = (u16_t)off32;
 8010898:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801089a:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
      LWIP_ASSERT("pbuf too short!", (((s32_t)inseg.p->tot_len) >= off));
 801089e:	4b16      	ldr	r3, [pc, #88]	@ (80108f8 <tcp_receive+0x5ec>)
 80108a0:	685b      	ldr	r3, [r3, #4]
 80108a2:	891b      	ldrh	r3, [r3, #8]
 80108a4:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 80108a8:	429a      	cmp	r2, r3
 80108aa:	d906      	bls.n	80108ba <tcp_receive+0x5ae>
 80108ac:	4b13      	ldr	r3, [pc, #76]	@ (80108fc <tcp_receive+0x5f0>)
 80108ae:	f240 5297 	movw	r2, #1431	@ 0x597
 80108b2:	4916      	ldr	r1, [pc, #88]	@ (801090c <tcp_receive+0x600>)
 80108b4:	4813      	ldr	r0, [pc, #76]	@ (8010904 <tcp_receive+0x5f8>)
 80108b6:	f005 fff1 	bl	801689c <iprintf>
      inseg.len -= off;
 80108ba:	4b0f      	ldr	r3, [pc, #60]	@ (80108f8 <tcp_receive+0x5ec>)
 80108bc:	891a      	ldrh	r2, [r3, #8]
 80108be:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 80108c2:	1ad3      	subs	r3, r2, r3
 80108c4:	b29a      	uxth	r2, r3
 80108c6:	4b0c      	ldr	r3, [pc, #48]	@ (80108f8 <tcp_receive+0x5ec>)
 80108c8:	811a      	strh	r2, [r3, #8]
      new_tot_len = (u16_t)(inseg.p->tot_len - off);
 80108ca:	4b0b      	ldr	r3, [pc, #44]	@ (80108f8 <tcp_receive+0x5ec>)
 80108cc:	685b      	ldr	r3, [r3, #4]
 80108ce:	891a      	ldrh	r2, [r3, #8]
 80108d0:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 80108d4:	1ad3      	subs	r3, r2, r3
 80108d6:	847b      	strh	r3, [r7, #34]	@ 0x22
      while (p->len < off) {
 80108d8:	e02a      	b.n	8010930 <tcp_receive+0x624>
 80108da:	bf00      	nop
 80108dc:	0801932c 	.word	0x0801932c
 80108e0:	08019334 	.word	0x08019334
 80108e4:	24007e38 	.word	0x24007e38
 80108e8:	24007e34 	.word	0x24007e34
 80108ec:	24007df8 	.word	0x24007df8
 80108f0:	24007e3a 	.word	0x24007e3a
 80108f4:	24007e30 	.word	0x24007e30
 80108f8:	24007e10 	.word	0x24007e10
 80108fc:	08018fc4 	.word	0x08018fc4
 8010900:	0801933c 	.word	0x0801933c
 8010904:	08019010 	.word	0x08019010
 8010908:	0801934c 	.word	0x0801934c
 801090c:	0801935c 	.word	0x0801935c
        off -= p->len;
 8010910:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8010912:	895b      	ldrh	r3, [r3, #10]
 8010914:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 8010918:	1ad3      	subs	r3, r2, r3
 801091a:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
        /* all pbufs up to and including this one have len==0, so tot_len is equal */
        p->tot_len = new_tot_len;
 801091e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8010920:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 8010922:	811a      	strh	r2, [r3, #8]
        p->len = 0;
 8010924:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8010926:	2200      	movs	r2, #0
 8010928:	815a      	strh	r2, [r3, #10]
        p = p->next;
 801092a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801092c:	681b      	ldr	r3, [r3, #0]
 801092e:	647b      	str	r3, [r7, #68]	@ 0x44
      while (p->len < off) {
 8010930:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8010932:	895b      	ldrh	r3, [r3, #10]
 8010934:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 8010938:	429a      	cmp	r2, r3
 801093a:	d8e9      	bhi.n	8010910 <tcp_receive+0x604>
      }
      /* cannot fail... */
      pbuf_remove_header(p, off);
 801093c:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8010940:	4619      	mov	r1, r3
 8010942:	6c78      	ldr	r0, [r7, #68]	@ 0x44
 8010944:	f7fc fac2 	bl	800cecc <pbuf_remove_header>
      inseg.tcphdr->seqno = seqno = pcb->rcv_nxt;
 8010948:	687b      	ldr	r3, [r7, #4]
 801094a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801094c:	4a90      	ldr	r2, [pc, #576]	@ (8010b90 <tcp_receive+0x884>)
 801094e:	6013      	str	r3, [r2, #0]
 8010950:	4b90      	ldr	r3, [pc, #576]	@ (8010b94 <tcp_receive+0x888>)
 8010952:	68db      	ldr	r3, [r3, #12]
 8010954:	4a8e      	ldr	r2, [pc, #568]	@ (8010b90 <tcp_receive+0x884>)
 8010956:	6812      	ldr	r2, [r2, #0]
 8010958:	605a      	str	r2, [r3, #4]
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 801095a:	e00d      	b.n	8010978 <tcp_receive+0x66c>
    } else {
      if (TCP_SEQ_LT(seqno, pcb->rcv_nxt)) {
 801095c:	4b8c      	ldr	r3, [pc, #560]	@ (8010b90 <tcp_receive+0x884>)
 801095e:	681a      	ldr	r2, [r3, #0]
 8010960:	687b      	ldr	r3, [r7, #4]
 8010962:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010964:	1ad3      	subs	r3, r2, r3
 8010966:	2b00      	cmp	r3, #0
 8010968:	da06      	bge.n	8010978 <tcp_receive+0x66c>
        /* the whole segment is < rcv_nxt */
        /* must be a duplicate of a packet that has already been correctly handled */

        LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: duplicate seqno %"U32_F"\n", seqno));
        tcp_ack_now(pcb);
 801096a:	687b      	ldr	r3, [r7, #4]
 801096c:	8b5b      	ldrh	r3, [r3, #26]
 801096e:	f043 0302 	orr.w	r3, r3, #2
 8010972:	b29a      	uxth	r2, r3
 8010974:	687b      	ldr	r3, [r7, #4]
 8010976:	835a      	strh	r2, [r3, #26]
    }

    /* The sequence number must be within the window (above rcv_nxt
       and below rcv_nxt + rcv_wnd) in order to be further
       processed. */
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 8010978:	4b85      	ldr	r3, [pc, #532]	@ (8010b90 <tcp_receive+0x884>)
 801097a:	681a      	ldr	r2, [r3, #0]
 801097c:	687b      	ldr	r3, [r7, #4]
 801097e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010980:	1ad3      	subs	r3, r2, r3
 8010982:	2b00      	cmp	r3, #0
 8010984:	f2c0 8427 	blt.w	80111d6 <tcp_receive+0xeca>
 8010988:	4b81      	ldr	r3, [pc, #516]	@ (8010b90 <tcp_receive+0x884>)
 801098a:	681a      	ldr	r2, [r3, #0]
 801098c:	687b      	ldr	r3, [r7, #4]
 801098e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010990:	6879      	ldr	r1, [r7, #4]
 8010992:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 8010994:	440b      	add	r3, r1
 8010996:	1ad3      	subs	r3, r2, r3
 8010998:	3301      	adds	r3, #1
 801099a:	2b00      	cmp	r3, #0
 801099c:	f300 841b 	bgt.w	80111d6 <tcp_receive+0xeca>
                        pcb->rcv_nxt + pcb->rcv_wnd - 1)) {
      if (pcb->rcv_nxt == seqno) {
 80109a0:	687b      	ldr	r3, [r7, #4]
 80109a2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80109a4:	4b7a      	ldr	r3, [pc, #488]	@ (8010b90 <tcp_receive+0x884>)
 80109a6:	681b      	ldr	r3, [r3, #0]
 80109a8:	429a      	cmp	r2, r3
 80109aa:	f040 8298 	bne.w	8010ede <tcp_receive+0xbd2>
        /* The incoming segment is the next in sequence. We check if
           we have to trim the end of the segment and update rcv_nxt
           and pass the data to the application. */
        tcplen = TCP_TCPLEN(&inseg);
 80109ae:	4b79      	ldr	r3, [pc, #484]	@ (8010b94 <tcp_receive+0x888>)
 80109b0:	891c      	ldrh	r4, [r3, #8]
 80109b2:	4b78      	ldr	r3, [pc, #480]	@ (8010b94 <tcp_receive+0x888>)
 80109b4:	68db      	ldr	r3, [r3, #12]
 80109b6:	899b      	ldrh	r3, [r3, #12]
 80109b8:	b29b      	uxth	r3, r3
 80109ba:	4618      	mov	r0, r3
 80109bc:	f7fa fe6a 	bl	800b694 <lwip_htons>
 80109c0:	4603      	mov	r3, r0
 80109c2:	b2db      	uxtb	r3, r3
 80109c4:	f003 0303 	and.w	r3, r3, #3
 80109c8:	2b00      	cmp	r3, #0
 80109ca:	d001      	beq.n	80109d0 <tcp_receive+0x6c4>
 80109cc:	2301      	movs	r3, #1
 80109ce:	e000      	b.n	80109d2 <tcp_receive+0x6c6>
 80109d0:	2300      	movs	r3, #0
 80109d2:	4423      	add	r3, r4
 80109d4:	b29a      	uxth	r2, r3
 80109d6:	4b70      	ldr	r3, [pc, #448]	@ (8010b98 <tcp_receive+0x88c>)
 80109d8:	801a      	strh	r2, [r3, #0]

        if (tcplen > pcb->rcv_wnd) {
 80109da:	687b      	ldr	r3, [r7, #4]
 80109dc:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 80109de:	4b6e      	ldr	r3, [pc, #440]	@ (8010b98 <tcp_receive+0x88c>)
 80109e0:	881b      	ldrh	r3, [r3, #0]
 80109e2:	429a      	cmp	r2, r3
 80109e4:	d274      	bcs.n	8010ad0 <tcp_receive+0x7c4>
          LWIP_DEBUGF(TCP_INPUT_DEBUG,
                      ("tcp_receive: other end overran receive window"
                       "seqno %"U32_F" len %"U16_F" right edge %"U32_F"\n",
                       seqno, tcplen, pcb->rcv_nxt + pcb->rcv_wnd));
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 80109e6:	4b6b      	ldr	r3, [pc, #428]	@ (8010b94 <tcp_receive+0x888>)
 80109e8:	68db      	ldr	r3, [r3, #12]
 80109ea:	899b      	ldrh	r3, [r3, #12]
 80109ec:	b29b      	uxth	r3, r3
 80109ee:	4618      	mov	r0, r3
 80109f0:	f7fa fe50 	bl	800b694 <lwip_htons>
 80109f4:	4603      	mov	r3, r0
 80109f6:	b2db      	uxtb	r3, r3
 80109f8:	f003 0301 	and.w	r3, r3, #1
 80109fc:	2b00      	cmp	r3, #0
 80109fe:	d01e      	beq.n	8010a3e <tcp_receive+0x732>
            /* Must remove the FIN from the header as we're trimming
             * that byte of sequence-space from the packet */
            TCPH_FLAGS_SET(inseg.tcphdr, TCPH_FLAGS(inseg.tcphdr) & ~(unsigned int)TCP_FIN);
 8010a00:	4b64      	ldr	r3, [pc, #400]	@ (8010b94 <tcp_receive+0x888>)
 8010a02:	68db      	ldr	r3, [r3, #12]
 8010a04:	899b      	ldrh	r3, [r3, #12]
 8010a06:	b29b      	uxth	r3, r3
 8010a08:	b21b      	sxth	r3, r3
 8010a0a:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8010a0e:	b21c      	sxth	r4, r3
 8010a10:	4b60      	ldr	r3, [pc, #384]	@ (8010b94 <tcp_receive+0x888>)
 8010a12:	68db      	ldr	r3, [r3, #12]
 8010a14:	899b      	ldrh	r3, [r3, #12]
 8010a16:	b29b      	uxth	r3, r3
 8010a18:	4618      	mov	r0, r3
 8010a1a:	f7fa fe3b 	bl	800b694 <lwip_htons>
 8010a1e:	4603      	mov	r3, r0
 8010a20:	b2db      	uxtb	r3, r3
 8010a22:	f003 033e 	and.w	r3, r3, #62	@ 0x3e
 8010a26:	b29b      	uxth	r3, r3
 8010a28:	4618      	mov	r0, r3
 8010a2a:	f7fa fe33 	bl	800b694 <lwip_htons>
 8010a2e:	4603      	mov	r3, r0
 8010a30:	b21b      	sxth	r3, r3
 8010a32:	4323      	orrs	r3, r4
 8010a34:	b21a      	sxth	r2, r3
 8010a36:	4b57      	ldr	r3, [pc, #348]	@ (8010b94 <tcp_receive+0x888>)
 8010a38:	68db      	ldr	r3, [r3, #12]
 8010a3a:	b292      	uxth	r2, r2
 8010a3c:	819a      	strh	r2, [r3, #12]
          }
          /* Adjust length of segment to fit in the window. */
          TCPWND_CHECK16(pcb->rcv_wnd);
          inseg.len = (u16_t)pcb->rcv_wnd;
 8010a3e:	687b      	ldr	r3, [r7, #4]
 8010a40:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 8010a42:	4b54      	ldr	r3, [pc, #336]	@ (8010b94 <tcp_receive+0x888>)
 8010a44:	811a      	strh	r2, [r3, #8]
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 8010a46:	4b53      	ldr	r3, [pc, #332]	@ (8010b94 <tcp_receive+0x888>)
 8010a48:	68db      	ldr	r3, [r3, #12]
 8010a4a:	899b      	ldrh	r3, [r3, #12]
 8010a4c:	b29b      	uxth	r3, r3
 8010a4e:	4618      	mov	r0, r3
 8010a50:	f7fa fe20 	bl	800b694 <lwip_htons>
 8010a54:	4603      	mov	r3, r0
 8010a56:	b2db      	uxtb	r3, r3
 8010a58:	f003 0302 	and.w	r3, r3, #2
 8010a5c:	2b00      	cmp	r3, #0
 8010a5e:	d005      	beq.n	8010a6c <tcp_receive+0x760>
            inseg.len -= 1;
 8010a60:	4b4c      	ldr	r3, [pc, #304]	@ (8010b94 <tcp_receive+0x888>)
 8010a62:	891b      	ldrh	r3, [r3, #8]
 8010a64:	3b01      	subs	r3, #1
 8010a66:	b29a      	uxth	r2, r3
 8010a68:	4b4a      	ldr	r3, [pc, #296]	@ (8010b94 <tcp_receive+0x888>)
 8010a6a:	811a      	strh	r2, [r3, #8]
          }
          pbuf_realloc(inseg.p, inseg.len);
 8010a6c:	4b49      	ldr	r3, [pc, #292]	@ (8010b94 <tcp_receive+0x888>)
 8010a6e:	685b      	ldr	r3, [r3, #4]
 8010a70:	4a48      	ldr	r2, [pc, #288]	@ (8010b94 <tcp_receive+0x888>)
 8010a72:	8912      	ldrh	r2, [r2, #8]
 8010a74:	4611      	mov	r1, r2
 8010a76:	4618      	mov	r0, r3
 8010a78:	f7fc f92a 	bl	800ccd0 <pbuf_realloc>
          tcplen = TCP_TCPLEN(&inseg);
 8010a7c:	4b45      	ldr	r3, [pc, #276]	@ (8010b94 <tcp_receive+0x888>)
 8010a7e:	891c      	ldrh	r4, [r3, #8]
 8010a80:	4b44      	ldr	r3, [pc, #272]	@ (8010b94 <tcp_receive+0x888>)
 8010a82:	68db      	ldr	r3, [r3, #12]
 8010a84:	899b      	ldrh	r3, [r3, #12]
 8010a86:	b29b      	uxth	r3, r3
 8010a88:	4618      	mov	r0, r3
 8010a8a:	f7fa fe03 	bl	800b694 <lwip_htons>
 8010a8e:	4603      	mov	r3, r0
 8010a90:	b2db      	uxtb	r3, r3
 8010a92:	f003 0303 	and.w	r3, r3, #3
 8010a96:	2b00      	cmp	r3, #0
 8010a98:	d001      	beq.n	8010a9e <tcp_receive+0x792>
 8010a9a:	2301      	movs	r3, #1
 8010a9c:	e000      	b.n	8010aa0 <tcp_receive+0x794>
 8010a9e:	2300      	movs	r3, #0
 8010aa0:	4423      	add	r3, r4
 8010aa2:	b29a      	uxth	r2, r3
 8010aa4:	4b3c      	ldr	r3, [pc, #240]	@ (8010b98 <tcp_receive+0x88c>)
 8010aa6:	801a      	strh	r2, [r3, #0]
          LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 8010aa8:	4b3b      	ldr	r3, [pc, #236]	@ (8010b98 <tcp_receive+0x88c>)
 8010aaa:	881b      	ldrh	r3, [r3, #0]
 8010aac:	461a      	mov	r2, r3
 8010aae:	4b38      	ldr	r3, [pc, #224]	@ (8010b90 <tcp_receive+0x884>)
 8010ab0:	681b      	ldr	r3, [r3, #0]
 8010ab2:	441a      	add	r2, r3
 8010ab4:	687b      	ldr	r3, [r7, #4]
 8010ab6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010ab8:	6879      	ldr	r1, [r7, #4]
 8010aba:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 8010abc:	440b      	add	r3, r1
 8010abe:	429a      	cmp	r2, r3
 8010ac0:	d006      	beq.n	8010ad0 <tcp_receive+0x7c4>
 8010ac2:	4b36      	ldr	r3, [pc, #216]	@ (8010b9c <tcp_receive+0x890>)
 8010ac4:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8010ac8:	4935      	ldr	r1, [pc, #212]	@ (8010ba0 <tcp_receive+0x894>)
 8010aca:	4836      	ldr	r0, [pc, #216]	@ (8010ba4 <tcp_receive+0x898>)
 8010acc:	f005 fee6 	bl	801689c <iprintf>
        }
#if TCP_QUEUE_OOSEQ
        /* Received in-sequence data, adjust ooseq data if:
           - FIN has been received or
           - inseq overlaps with ooseq */
        if (pcb->ooseq != NULL) {
 8010ad0:	687b      	ldr	r3, [r7, #4]
 8010ad2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8010ad4:	2b00      	cmp	r3, #0
 8010ad6:	f000 80e6 	beq.w	8010ca6 <tcp_receive+0x99a>
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 8010ada:	4b2e      	ldr	r3, [pc, #184]	@ (8010b94 <tcp_receive+0x888>)
 8010adc:	68db      	ldr	r3, [r3, #12]
 8010ade:	899b      	ldrh	r3, [r3, #12]
 8010ae0:	b29b      	uxth	r3, r3
 8010ae2:	4618      	mov	r0, r3
 8010ae4:	f7fa fdd6 	bl	800b694 <lwip_htons>
 8010ae8:	4603      	mov	r3, r0
 8010aea:	b2db      	uxtb	r3, r3
 8010aec:	f003 0301 	and.w	r3, r3, #1
 8010af0:	2b00      	cmp	r3, #0
 8010af2:	d010      	beq.n	8010b16 <tcp_receive+0x80a>
            LWIP_DEBUGF(TCP_INPUT_DEBUG,
                        ("tcp_receive: received in-order FIN, binning ooseq queue\n"));
            /* Received in-order FIN means anything that was received
             * out of order must now have been received in-order, so
             * bin the ooseq queue */
            while (pcb->ooseq != NULL) {
 8010af4:	e00a      	b.n	8010b0c <tcp_receive+0x800>
              struct tcp_seg *old_ooseq = pcb->ooseq;
 8010af6:	687b      	ldr	r3, [r7, #4]
 8010af8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8010afa:	60fb      	str	r3, [r7, #12]
              pcb->ooseq = pcb->ooseq->next;
 8010afc:	687b      	ldr	r3, [r7, #4]
 8010afe:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8010b00:	681a      	ldr	r2, [r3, #0]
 8010b02:	687b      	ldr	r3, [r7, #4]
 8010b04:	675a      	str	r2, [r3, #116]	@ 0x74
              tcp_seg_free(old_ooseq);
 8010b06:	68f8      	ldr	r0, [r7, #12]
 8010b08:	f7fd fd8f 	bl	800e62a <tcp_seg_free>
            while (pcb->ooseq != NULL) {
 8010b0c:	687b      	ldr	r3, [r7, #4]
 8010b0e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8010b10:	2b00      	cmp	r3, #0
 8010b12:	d1f0      	bne.n	8010af6 <tcp_receive+0x7ea>
 8010b14:	e0c7      	b.n	8010ca6 <tcp_receive+0x99a>
            }
          } else {
            struct tcp_seg *next = pcb->ooseq;
 8010b16:	687b      	ldr	r3, [r7, #4]
 8010b18:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8010b1a:	63fb      	str	r3, [r7, #60]	@ 0x3c
            /* Remove all segments on ooseq that are covered by inseg already.
             * FIN is copied from ooseq to inseg if present. */
            while (next &&
 8010b1c:	e051      	b.n	8010bc2 <tcp_receive+0x8b6>
                   TCP_SEQ_GEQ(seqno + tcplen,
                               next->tcphdr->seqno + next->len)) {
              struct tcp_seg *tmp;
              /* inseg cannot have FIN here (already processed above) */
              if ((TCPH_FLAGS(next->tcphdr) & TCP_FIN) != 0 &&
 8010b1e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010b20:	68db      	ldr	r3, [r3, #12]
 8010b22:	899b      	ldrh	r3, [r3, #12]
 8010b24:	b29b      	uxth	r3, r3
 8010b26:	4618      	mov	r0, r3
 8010b28:	f7fa fdb4 	bl	800b694 <lwip_htons>
 8010b2c:	4603      	mov	r3, r0
 8010b2e:	b2db      	uxtb	r3, r3
 8010b30:	f003 0301 	and.w	r3, r3, #1
 8010b34:	2b00      	cmp	r3, #0
 8010b36:	d03c      	beq.n	8010bb2 <tcp_receive+0x8a6>
                  (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) == 0) {
 8010b38:	4b16      	ldr	r3, [pc, #88]	@ (8010b94 <tcp_receive+0x888>)
 8010b3a:	68db      	ldr	r3, [r3, #12]
 8010b3c:	899b      	ldrh	r3, [r3, #12]
 8010b3e:	b29b      	uxth	r3, r3
 8010b40:	4618      	mov	r0, r3
 8010b42:	f7fa fda7 	bl	800b694 <lwip_htons>
 8010b46:	4603      	mov	r3, r0
 8010b48:	b2db      	uxtb	r3, r3
 8010b4a:	f003 0302 	and.w	r3, r3, #2
              if ((TCPH_FLAGS(next->tcphdr) & TCP_FIN) != 0 &&
 8010b4e:	2b00      	cmp	r3, #0
 8010b50:	d12f      	bne.n	8010bb2 <tcp_receive+0x8a6>
                TCPH_SET_FLAG(inseg.tcphdr, TCP_FIN);
 8010b52:	4b10      	ldr	r3, [pc, #64]	@ (8010b94 <tcp_receive+0x888>)
 8010b54:	68db      	ldr	r3, [r3, #12]
 8010b56:	899b      	ldrh	r3, [r3, #12]
 8010b58:	b29c      	uxth	r4, r3
 8010b5a:	2001      	movs	r0, #1
 8010b5c:	f7fa fd9a 	bl	800b694 <lwip_htons>
 8010b60:	4603      	mov	r3, r0
 8010b62:	461a      	mov	r2, r3
 8010b64:	4b0b      	ldr	r3, [pc, #44]	@ (8010b94 <tcp_receive+0x888>)
 8010b66:	68db      	ldr	r3, [r3, #12]
 8010b68:	4322      	orrs	r2, r4
 8010b6a:	b292      	uxth	r2, r2
 8010b6c:	819a      	strh	r2, [r3, #12]
                tcplen = TCP_TCPLEN(&inseg);
 8010b6e:	4b09      	ldr	r3, [pc, #36]	@ (8010b94 <tcp_receive+0x888>)
 8010b70:	891c      	ldrh	r4, [r3, #8]
 8010b72:	4b08      	ldr	r3, [pc, #32]	@ (8010b94 <tcp_receive+0x888>)
 8010b74:	68db      	ldr	r3, [r3, #12]
 8010b76:	899b      	ldrh	r3, [r3, #12]
 8010b78:	b29b      	uxth	r3, r3
 8010b7a:	4618      	mov	r0, r3
 8010b7c:	f7fa fd8a 	bl	800b694 <lwip_htons>
 8010b80:	4603      	mov	r3, r0
 8010b82:	b2db      	uxtb	r3, r3
 8010b84:	f003 0303 	and.w	r3, r3, #3
 8010b88:	2b00      	cmp	r3, #0
 8010b8a:	d00d      	beq.n	8010ba8 <tcp_receive+0x89c>
 8010b8c:	2301      	movs	r3, #1
 8010b8e:	e00c      	b.n	8010baa <tcp_receive+0x89e>
 8010b90:	24007e30 	.word	0x24007e30
 8010b94:	24007e10 	.word	0x24007e10
 8010b98:	24007e3a 	.word	0x24007e3a
 8010b9c:	08018fc4 	.word	0x08018fc4
 8010ba0:	0801936c 	.word	0x0801936c
 8010ba4:	08019010 	.word	0x08019010
 8010ba8:	2300      	movs	r3, #0
 8010baa:	4423      	add	r3, r4
 8010bac:	b29a      	uxth	r2, r3
 8010bae:	4b98      	ldr	r3, [pc, #608]	@ (8010e10 <tcp_receive+0xb04>)
 8010bb0:	801a      	strh	r2, [r3, #0]
              }
              tmp = next;
 8010bb2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010bb4:	613b      	str	r3, [r7, #16]
              next = next->next;
 8010bb6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010bb8:	681b      	ldr	r3, [r3, #0]
 8010bba:	63fb      	str	r3, [r7, #60]	@ 0x3c
              tcp_seg_free(tmp);
 8010bbc:	6938      	ldr	r0, [r7, #16]
 8010bbe:	f7fd fd34 	bl	800e62a <tcp_seg_free>
            while (next &&
 8010bc2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010bc4:	2b00      	cmp	r3, #0
 8010bc6:	d00e      	beq.n	8010be6 <tcp_receive+0x8da>
                   TCP_SEQ_GEQ(seqno + tcplen,
 8010bc8:	4b91      	ldr	r3, [pc, #580]	@ (8010e10 <tcp_receive+0xb04>)
 8010bca:	881b      	ldrh	r3, [r3, #0]
 8010bcc:	461a      	mov	r2, r3
 8010bce:	4b91      	ldr	r3, [pc, #580]	@ (8010e14 <tcp_receive+0xb08>)
 8010bd0:	681b      	ldr	r3, [r3, #0]
 8010bd2:	441a      	add	r2, r3
 8010bd4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010bd6:	68db      	ldr	r3, [r3, #12]
 8010bd8:	685b      	ldr	r3, [r3, #4]
 8010bda:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8010bdc:	8909      	ldrh	r1, [r1, #8]
 8010bde:	440b      	add	r3, r1
 8010be0:	1ad3      	subs	r3, r2, r3
            while (next &&
 8010be2:	2b00      	cmp	r3, #0
 8010be4:	da9b      	bge.n	8010b1e <tcp_receive+0x812>
            }
            /* Now trim right side of inseg if it overlaps with the first
             * segment on ooseq */
            if (next &&
 8010be6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010be8:	2b00      	cmp	r3, #0
 8010bea:	d059      	beq.n	8010ca0 <tcp_receive+0x994>
                TCP_SEQ_GT(seqno + tcplen,
 8010bec:	4b88      	ldr	r3, [pc, #544]	@ (8010e10 <tcp_receive+0xb04>)
 8010bee:	881b      	ldrh	r3, [r3, #0]
 8010bf0:	461a      	mov	r2, r3
 8010bf2:	4b88      	ldr	r3, [pc, #544]	@ (8010e14 <tcp_receive+0xb08>)
 8010bf4:	681b      	ldr	r3, [r3, #0]
 8010bf6:	441a      	add	r2, r3
 8010bf8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010bfa:	68db      	ldr	r3, [r3, #12]
 8010bfc:	685b      	ldr	r3, [r3, #4]
 8010bfe:	1ad3      	subs	r3, r2, r3
            if (next &&
 8010c00:	2b00      	cmp	r3, #0
 8010c02:	dd4d      	ble.n	8010ca0 <tcp_receive+0x994>
                           next->tcphdr->seqno)) {
              /* inseg cannot have FIN here (already processed above) */
              inseg.len = (u16_t)(next->tcphdr->seqno - seqno);
 8010c04:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010c06:	68db      	ldr	r3, [r3, #12]
 8010c08:	685b      	ldr	r3, [r3, #4]
 8010c0a:	b29a      	uxth	r2, r3
 8010c0c:	4b81      	ldr	r3, [pc, #516]	@ (8010e14 <tcp_receive+0xb08>)
 8010c0e:	681b      	ldr	r3, [r3, #0]
 8010c10:	b29b      	uxth	r3, r3
 8010c12:	1ad3      	subs	r3, r2, r3
 8010c14:	b29a      	uxth	r2, r3
 8010c16:	4b80      	ldr	r3, [pc, #512]	@ (8010e18 <tcp_receive+0xb0c>)
 8010c18:	811a      	strh	r2, [r3, #8]
              if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 8010c1a:	4b7f      	ldr	r3, [pc, #508]	@ (8010e18 <tcp_receive+0xb0c>)
 8010c1c:	68db      	ldr	r3, [r3, #12]
 8010c1e:	899b      	ldrh	r3, [r3, #12]
 8010c20:	b29b      	uxth	r3, r3
 8010c22:	4618      	mov	r0, r3
 8010c24:	f7fa fd36 	bl	800b694 <lwip_htons>
 8010c28:	4603      	mov	r3, r0
 8010c2a:	b2db      	uxtb	r3, r3
 8010c2c:	f003 0302 	and.w	r3, r3, #2
 8010c30:	2b00      	cmp	r3, #0
 8010c32:	d005      	beq.n	8010c40 <tcp_receive+0x934>
                inseg.len -= 1;
 8010c34:	4b78      	ldr	r3, [pc, #480]	@ (8010e18 <tcp_receive+0xb0c>)
 8010c36:	891b      	ldrh	r3, [r3, #8]
 8010c38:	3b01      	subs	r3, #1
 8010c3a:	b29a      	uxth	r2, r3
 8010c3c:	4b76      	ldr	r3, [pc, #472]	@ (8010e18 <tcp_receive+0xb0c>)
 8010c3e:	811a      	strh	r2, [r3, #8]
              }
              pbuf_realloc(inseg.p, inseg.len);
 8010c40:	4b75      	ldr	r3, [pc, #468]	@ (8010e18 <tcp_receive+0xb0c>)
 8010c42:	685b      	ldr	r3, [r3, #4]
 8010c44:	4a74      	ldr	r2, [pc, #464]	@ (8010e18 <tcp_receive+0xb0c>)
 8010c46:	8912      	ldrh	r2, [r2, #8]
 8010c48:	4611      	mov	r1, r2
 8010c4a:	4618      	mov	r0, r3
 8010c4c:	f7fc f840 	bl	800ccd0 <pbuf_realloc>
              tcplen = TCP_TCPLEN(&inseg);
 8010c50:	4b71      	ldr	r3, [pc, #452]	@ (8010e18 <tcp_receive+0xb0c>)
 8010c52:	891c      	ldrh	r4, [r3, #8]
 8010c54:	4b70      	ldr	r3, [pc, #448]	@ (8010e18 <tcp_receive+0xb0c>)
 8010c56:	68db      	ldr	r3, [r3, #12]
 8010c58:	899b      	ldrh	r3, [r3, #12]
 8010c5a:	b29b      	uxth	r3, r3
 8010c5c:	4618      	mov	r0, r3
 8010c5e:	f7fa fd19 	bl	800b694 <lwip_htons>
 8010c62:	4603      	mov	r3, r0
 8010c64:	b2db      	uxtb	r3, r3
 8010c66:	f003 0303 	and.w	r3, r3, #3
 8010c6a:	2b00      	cmp	r3, #0
 8010c6c:	d001      	beq.n	8010c72 <tcp_receive+0x966>
 8010c6e:	2301      	movs	r3, #1
 8010c70:	e000      	b.n	8010c74 <tcp_receive+0x968>
 8010c72:	2300      	movs	r3, #0
 8010c74:	4423      	add	r3, r4
 8010c76:	b29a      	uxth	r2, r3
 8010c78:	4b65      	ldr	r3, [pc, #404]	@ (8010e10 <tcp_receive+0xb04>)
 8010c7a:	801a      	strh	r2, [r3, #0]
              LWIP_ASSERT("tcp_receive: segment not trimmed correctly to ooseq queue\n",
 8010c7c:	4b64      	ldr	r3, [pc, #400]	@ (8010e10 <tcp_receive+0xb04>)
 8010c7e:	881b      	ldrh	r3, [r3, #0]
 8010c80:	461a      	mov	r2, r3
 8010c82:	4b64      	ldr	r3, [pc, #400]	@ (8010e14 <tcp_receive+0xb08>)
 8010c84:	681b      	ldr	r3, [r3, #0]
 8010c86:	441a      	add	r2, r3
 8010c88:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010c8a:	68db      	ldr	r3, [r3, #12]
 8010c8c:	685b      	ldr	r3, [r3, #4]
 8010c8e:	429a      	cmp	r2, r3
 8010c90:	d006      	beq.n	8010ca0 <tcp_receive+0x994>
 8010c92:	4b62      	ldr	r3, [pc, #392]	@ (8010e1c <tcp_receive+0xb10>)
 8010c94:	f240 52fc 	movw	r2, #1532	@ 0x5fc
 8010c98:	4961      	ldr	r1, [pc, #388]	@ (8010e20 <tcp_receive+0xb14>)
 8010c9a:	4862      	ldr	r0, [pc, #392]	@ (8010e24 <tcp_receive+0xb18>)
 8010c9c:	f005 fdfe 	bl	801689c <iprintf>
                          (seqno + tcplen) == next->tcphdr->seqno);
            }
            pcb->ooseq = next;
 8010ca0:	687b      	ldr	r3, [r7, #4]
 8010ca2:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8010ca4:	675a      	str	r2, [r3, #116]	@ 0x74
          }
        }
#endif /* TCP_QUEUE_OOSEQ */

        pcb->rcv_nxt = seqno + tcplen;
 8010ca6:	4b5a      	ldr	r3, [pc, #360]	@ (8010e10 <tcp_receive+0xb04>)
 8010ca8:	881b      	ldrh	r3, [r3, #0]
 8010caa:	461a      	mov	r2, r3
 8010cac:	4b59      	ldr	r3, [pc, #356]	@ (8010e14 <tcp_receive+0xb08>)
 8010cae:	681b      	ldr	r3, [r3, #0]
 8010cb0:	441a      	add	r2, r3
 8010cb2:	687b      	ldr	r3, [r7, #4]
 8010cb4:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update the receiver's (our) window. */
        LWIP_ASSERT("tcp_receive: tcplen > rcv_wnd\n", pcb->rcv_wnd >= tcplen);
 8010cb6:	687b      	ldr	r3, [r7, #4]
 8010cb8:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 8010cba:	4b55      	ldr	r3, [pc, #340]	@ (8010e10 <tcp_receive+0xb04>)
 8010cbc:	881b      	ldrh	r3, [r3, #0]
 8010cbe:	429a      	cmp	r2, r3
 8010cc0:	d206      	bcs.n	8010cd0 <tcp_receive+0x9c4>
 8010cc2:	4b56      	ldr	r3, [pc, #344]	@ (8010e1c <tcp_receive+0xb10>)
 8010cc4:	f240 6207 	movw	r2, #1543	@ 0x607
 8010cc8:	4957      	ldr	r1, [pc, #348]	@ (8010e28 <tcp_receive+0xb1c>)
 8010cca:	4856      	ldr	r0, [pc, #344]	@ (8010e24 <tcp_receive+0xb18>)
 8010ccc:	f005 fde6 	bl	801689c <iprintf>
        pcb->rcv_wnd -= tcplen;
 8010cd0:	687b      	ldr	r3, [r7, #4]
 8010cd2:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 8010cd4:	4b4e      	ldr	r3, [pc, #312]	@ (8010e10 <tcp_receive+0xb04>)
 8010cd6:	881b      	ldrh	r3, [r3, #0]
 8010cd8:	1ad3      	subs	r3, r2, r3
 8010cda:	b29a      	uxth	r2, r3
 8010cdc:	687b      	ldr	r3, [r7, #4]
 8010cde:	851a      	strh	r2, [r3, #40]	@ 0x28

        tcp_update_rcv_ann_wnd(pcb);
 8010ce0:	6878      	ldr	r0, [r7, #4]
 8010ce2:	f7fc ffbf 	bl	800dc64 <tcp_update_rcv_ann_wnd>
           chains its data on this pbuf as well.

           If the segment was a FIN, we set the TF_GOT_FIN flag that will
           be used to indicate to the application that the remote side has
           closed its end of the connection. */
        if (inseg.p->tot_len > 0) {
 8010ce6:	4b4c      	ldr	r3, [pc, #304]	@ (8010e18 <tcp_receive+0xb0c>)
 8010ce8:	685b      	ldr	r3, [r3, #4]
 8010cea:	891b      	ldrh	r3, [r3, #8]
 8010cec:	2b00      	cmp	r3, #0
 8010cee:	d006      	beq.n	8010cfe <tcp_receive+0x9f2>
          recv_data = inseg.p;
 8010cf0:	4b49      	ldr	r3, [pc, #292]	@ (8010e18 <tcp_receive+0xb0c>)
 8010cf2:	685b      	ldr	r3, [r3, #4]
 8010cf4:	4a4d      	ldr	r2, [pc, #308]	@ (8010e2c <tcp_receive+0xb20>)
 8010cf6:	6013      	str	r3, [r2, #0]
          /* Since this pbuf now is the responsibility of the
             application, we delete our reference to it so that we won't
             (mistakingly) deallocate it. */
          inseg.p = NULL;
 8010cf8:	4b47      	ldr	r3, [pc, #284]	@ (8010e18 <tcp_receive+0xb0c>)
 8010cfa:	2200      	movs	r2, #0
 8010cfc:	605a      	str	r2, [r3, #4]
        }
        if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 8010cfe:	4b46      	ldr	r3, [pc, #280]	@ (8010e18 <tcp_receive+0xb0c>)
 8010d00:	68db      	ldr	r3, [r3, #12]
 8010d02:	899b      	ldrh	r3, [r3, #12]
 8010d04:	b29b      	uxth	r3, r3
 8010d06:	4618      	mov	r0, r3
 8010d08:	f7fa fcc4 	bl	800b694 <lwip_htons>
 8010d0c:	4603      	mov	r3, r0
 8010d0e:	b2db      	uxtb	r3, r3
 8010d10:	f003 0301 	and.w	r3, r3, #1
 8010d14:	2b00      	cmp	r3, #0
 8010d16:	f000 80b8 	beq.w	8010e8a <tcp_receive+0xb7e>
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: received FIN.\n"));
          recv_flags |= TF_GOT_FIN;
 8010d1a:	4b45      	ldr	r3, [pc, #276]	@ (8010e30 <tcp_receive+0xb24>)
 8010d1c:	781b      	ldrb	r3, [r3, #0]
 8010d1e:	f043 0320 	orr.w	r3, r3, #32
 8010d22:	b2da      	uxtb	r2, r3
 8010d24:	4b42      	ldr	r3, [pc, #264]	@ (8010e30 <tcp_receive+0xb24>)
 8010d26:	701a      	strb	r2, [r3, #0]
        }

#if TCP_QUEUE_OOSEQ
        /* We now check if we have segments on the ->ooseq queue that
           are now in sequence. */
        while (pcb->ooseq != NULL &&
 8010d28:	e0af      	b.n	8010e8a <tcp_receive+0xb7e>
               pcb->ooseq->tcphdr->seqno == pcb->rcv_nxt) {

          struct tcp_seg *cseg = pcb->ooseq;
 8010d2a:	687b      	ldr	r3, [r7, #4]
 8010d2c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8010d2e:	60bb      	str	r3, [r7, #8]
          seqno = pcb->ooseq->tcphdr->seqno;
 8010d30:	687b      	ldr	r3, [r7, #4]
 8010d32:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8010d34:	68db      	ldr	r3, [r3, #12]
 8010d36:	685b      	ldr	r3, [r3, #4]
 8010d38:	4a36      	ldr	r2, [pc, #216]	@ (8010e14 <tcp_receive+0xb08>)
 8010d3a:	6013      	str	r3, [r2, #0]

          pcb->rcv_nxt += TCP_TCPLEN(cseg);
 8010d3c:	68bb      	ldr	r3, [r7, #8]
 8010d3e:	891b      	ldrh	r3, [r3, #8]
 8010d40:	461c      	mov	r4, r3
 8010d42:	68bb      	ldr	r3, [r7, #8]
 8010d44:	68db      	ldr	r3, [r3, #12]
 8010d46:	899b      	ldrh	r3, [r3, #12]
 8010d48:	b29b      	uxth	r3, r3
 8010d4a:	4618      	mov	r0, r3
 8010d4c:	f7fa fca2 	bl	800b694 <lwip_htons>
 8010d50:	4603      	mov	r3, r0
 8010d52:	b2db      	uxtb	r3, r3
 8010d54:	f003 0303 	and.w	r3, r3, #3
 8010d58:	2b00      	cmp	r3, #0
 8010d5a:	d001      	beq.n	8010d60 <tcp_receive+0xa54>
 8010d5c:	2301      	movs	r3, #1
 8010d5e:	e000      	b.n	8010d62 <tcp_receive+0xa56>
 8010d60:	2300      	movs	r3, #0
 8010d62:	191a      	adds	r2, r3, r4
 8010d64:	687b      	ldr	r3, [r7, #4]
 8010d66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010d68:	441a      	add	r2, r3
 8010d6a:	687b      	ldr	r3, [r7, #4]
 8010d6c:	625a      	str	r2, [r3, #36]	@ 0x24
          LWIP_ASSERT("tcp_receive: ooseq tcplen > rcv_wnd\n",
 8010d6e:	687b      	ldr	r3, [r7, #4]
 8010d70:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8010d72:	461c      	mov	r4, r3
 8010d74:	68bb      	ldr	r3, [r7, #8]
 8010d76:	891b      	ldrh	r3, [r3, #8]
 8010d78:	461d      	mov	r5, r3
 8010d7a:	68bb      	ldr	r3, [r7, #8]
 8010d7c:	68db      	ldr	r3, [r3, #12]
 8010d7e:	899b      	ldrh	r3, [r3, #12]
 8010d80:	b29b      	uxth	r3, r3
 8010d82:	4618      	mov	r0, r3
 8010d84:	f7fa fc86 	bl	800b694 <lwip_htons>
 8010d88:	4603      	mov	r3, r0
 8010d8a:	b2db      	uxtb	r3, r3
 8010d8c:	f003 0303 	and.w	r3, r3, #3
 8010d90:	2b00      	cmp	r3, #0
 8010d92:	d001      	beq.n	8010d98 <tcp_receive+0xa8c>
 8010d94:	2301      	movs	r3, #1
 8010d96:	e000      	b.n	8010d9a <tcp_receive+0xa8e>
 8010d98:	2300      	movs	r3, #0
 8010d9a:	442b      	add	r3, r5
 8010d9c:	429c      	cmp	r4, r3
 8010d9e:	d206      	bcs.n	8010dae <tcp_receive+0xaa2>
 8010da0:	4b1e      	ldr	r3, [pc, #120]	@ (8010e1c <tcp_receive+0xb10>)
 8010da2:	f240 622b 	movw	r2, #1579	@ 0x62b
 8010da6:	4923      	ldr	r1, [pc, #140]	@ (8010e34 <tcp_receive+0xb28>)
 8010da8:	481e      	ldr	r0, [pc, #120]	@ (8010e24 <tcp_receive+0xb18>)
 8010daa:	f005 fd77 	bl	801689c <iprintf>
                      pcb->rcv_wnd >= TCP_TCPLEN(cseg));
          pcb->rcv_wnd -= TCP_TCPLEN(cseg);
 8010dae:	68bb      	ldr	r3, [r7, #8]
 8010db0:	891b      	ldrh	r3, [r3, #8]
 8010db2:	461c      	mov	r4, r3
 8010db4:	68bb      	ldr	r3, [r7, #8]
 8010db6:	68db      	ldr	r3, [r3, #12]
 8010db8:	899b      	ldrh	r3, [r3, #12]
 8010dba:	b29b      	uxth	r3, r3
 8010dbc:	4618      	mov	r0, r3
 8010dbe:	f7fa fc69 	bl	800b694 <lwip_htons>
 8010dc2:	4603      	mov	r3, r0
 8010dc4:	b2db      	uxtb	r3, r3
 8010dc6:	f003 0303 	and.w	r3, r3, #3
 8010dca:	2b00      	cmp	r3, #0
 8010dcc:	d001      	beq.n	8010dd2 <tcp_receive+0xac6>
 8010dce:	2301      	movs	r3, #1
 8010dd0:	e000      	b.n	8010dd4 <tcp_receive+0xac8>
 8010dd2:	2300      	movs	r3, #0
 8010dd4:	1919      	adds	r1, r3, r4
 8010dd6:	687b      	ldr	r3, [r7, #4]
 8010dd8:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 8010dda:	b28b      	uxth	r3, r1
 8010ddc:	1ad3      	subs	r3, r2, r3
 8010dde:	b29a      	uxth	r2, r3
 8010de0:	687b      	ldr	r3, [r7, #4]
 8010de2:	851a      	strh	r2, [r3, #40]	@ 0x28

          tcp_update_rcv_ann_wnd(pcb);
 8010de4:	6878      	ldr	r0, [r7, #4]
 8010de6:	f7fc ff3d 	bl	800dc64 <tcp_update_rcv_ann_wnd>

          if (cseg->p->tot_len > 0) {
 8010dea:	68bb      	ldr	r3, [r7, #8]
 8010dec:	685b      	ldr	r3, [r3, #4]
 8010dee:	891b      	ldrh	r3, [r3, #8]
 8010df0:	2b00      	cmp	r3, #0
 8010df2:	d028      	beq.n	8010e46 <tcp_receive+0xb3a>
            /* Chain this pbuf onto the pbuf that we will pass to
               the application. */
            /* With window scaling, this can overflow recv_data->tot_len, but
               that's not a problem since we explicitly fix that before passing
               recv_data to the application. */
            if (recv_data) {
 8010df4:	4b0d      	ldr	r3, [pc, #52]	@ (8010e2c <tcp_receive+0xb20>)
 8010df6:	681b      	ldr	r3, [r3, #0]
 8010df8:	2b00      	cmp	r3, #0
 8010dfa:	d01d      	beq.n	8010e38 <tcp_receive+0xb2c>
              pbuf_cat(recv_data, cseg->p);
 8010dfc:	4b0b      	ldr	r3, [pc, #44]	@ (8010e2c <tcp_receive+0xb20>)
 8010dfe:	681a      	ldr	r2, [r3, #0]
 8010e00:	68bb      	ldr	r3, [r7, #8]
 8010e02:	685b      	ldr	r3, [r3, #4]
 8010e04:	4619      	mov	r1, r3
 8010e06:	4610      	mov	r0, r2
 8010e08:	f7fc f9b4 	bl	800d174 <pbuf_cat>
 8010e0c:	e018      	b.n	8010e40 <tcp_receive+0xb34>
 8010e0e:	bf00      	nop
 8010e10:	24007e3a 	.word	0x24007e3a
 8010e14:	24007e30 	.word	0x24007e30
 8010e18:	24007e10 	.word	0x24007e10
 8010e1c:	08018fc4 	.word	0x08018fc4
 8010e20:	080193a4 	.word	0x080193a4
 8010e24:	08019010 	.word	0x08019010
 8010e28:	080193e0 	.word	0x080193e0
 8010e2c:	24007e40 	.word	0x24007e40
 8010e30:	24007e3d 	.word	0x24007e3d
 8010e34:	08019400 	.word	0x08019400
            } else {
              recv_data = cseg->p;
 8010e38:	68bb      	ldr	r3, [r7, #8]
 8010e3a:	685b      	ldr	r3, [r3, #4]
 8010e3c:	4a70      	ldr	r2, [pc, #448]	@ (8011000 <tcp_receive+0xcf4>)
 8010e3e:	6013      	str	r3, [r2, #0]
            }
            cseg->p = NULL;
 8010e40:	68bb      	ldr	r3, [r7, #8]
 8010e42:	2200      	movs	r2, #0
 8010e44:	605a      	str	r2, [r3, #4]
          }
          if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 8010e46:	68bb      	ldr	r3, [r7, #8]
 8010e48:	68db      	ldr	r3, [r3, #12]
 8010e4a:	899b      	ldrh	r3, [r3, #12]
 8010e4c:	b29b      	uxth	r3, r3
 8010e4e:	4618      	mov	r0, r3
 8010e50:	f7fa fc20 	bl	800b694 <lwip_htons>
 8010e54:	4603      	mov	r3, r0
 8010e56:	b2db      	uxtb	r3, r3
 8010e58:	f003 0301 	and.w	r3, r3, #1
 8010e5c:	2b00      	cmp	r3, #0
 8010e5e:	d00d      	beq.n	8010e7c <tcp_receive+0xb70>
            LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: dequeued FIN.\n"));
            recv_flags |= TF_GOT_FIN;
 8010e60:	4b68      	ldr	r3, [pc, #416]	@ (8011004 <tcp_receive+0xcf8>)
 8010e62:	781b      	ldrb	r3, [r3, #0]
 8010e64:	f043 0320 	orr.w	r3, r3, #32
 8010e68:	b2da      	uxtb	r2, r3
 8010e6a:	4b66      	ldr	r3, [pc, #408]	@ (8011004 <tcp_receive+0xcf8>)
 8010e6c:	701a      	strb	r2, [r3, #0]
            if (pcb->state == ESTABLISHED) { /* force passive close or we can move to active close */
 8010e6e:	687b      	ldr	r3, [r7, #4]
 8010e70:	7d1b      	ldrb	r3, [r3, #20]
 8010e72:	2b04      	cmp	r3, #4
 8010e74:	d102      	bne.n	8010e7c <tcp_receive+0xb70>
              pcb->state = CLOSE_WAIT;
 8010e76:	687b      	ldr	r3, [r7, #4]
 8010e78:	2207      	movs	r2, #7
 8010e7a:	751a      	strb	r2, [r3, #20]
            }
          }

          pcb->ooseq = cseg->next;
 8010e7c:	68bb      	ldr	r3, [r7, #8]
 8010e7e:	681a      	ldr	r2, [r3, #0]
 8010e80:	687b      	ldr	r3, [r7, #4]
 8010e82:	675a      	str	r2, [r3, #116]	@ 0x74
          tcp_seg_free(cseg);
 8010e84:	68b8      	ldr	r0, [r7, #8]
 8010e86:	f7fd fbd0 	bl	800e62a <tcp_seg_free>
        while (pcb->ooseq != NULL &&
 8010e8a:	687b      	ldr	r3, [r7, #4]
 8010e8c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8010e8e:	2b00      	cmp	r3, #0
 8010e90:	d008      	beq.n	8010ea4 <tcp_receive+0xb98>
               pcb->ooseq->tcphdr->seqno == pcb->rcv_nxt) {
 8010e92:	687b      	ldr	r3, [r7, #4]
 8010e94:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8010e96:	68db      	ldr	r3, [r3, #12]
 8010e98:	685a      	ldr	r2, [r3, #4]
 8010e9a:	687b      	ldr	r3, [r7, #4]
 8010e9c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        while (pcb->ooseq != NULL &&
 8010e9e:	429a      	cmp	r2, r3
 8010ea0:	f43f af43 	beq.w	8010d2a <tcp_receive+0xa1e>
#endif /* LWIP_TCP_SACK_OUT */
#endif /* TCP_QUEUE_OOSEQ */


        /* Acknowledge the segment(s). */
        tcp_ack(pcb);
 8010ea4:	687b      	ldr	r3, [r7, #4]
 8010ea6:	8b5b      	ldrh	r3, [r3, #26]
 8010ea8:	f003 0301 	and.w	r3, r3, #1
 8010eac:	2b00      	cmp	r3, #0
 8010eae:	d00e      	beq.n	8010ece <tcp_receive+0xbc2>
 8010eb0:	687b      	ldr	r3, [r7, #4]
 8010eb2:	8b5b      	ldrh	r3, [r3, #26]
 8010eb4:	f023 0301 	bic.w	r3, r3, #1
 8010eb8:	b29a      	uxth	r2, r3
 8010eba:	687b      	ldr	r3, [r7, #4]
 8010ebc:	835a      	strh	r2, [r3, #26]
 8010ebe:	687b      	ldr	r3, [r7, #4]
 8010ec0:	8b5b      	ldrh	r3, [r3, #26]
 8010ec2:	f043 0302 	orr.w	r3, r3, #2
 8010ec6:	b29a      	uxth	r2, r3
 8010ec8:	687b      	ldr	r3, [r7, #4]
 8010eca:	835a      	strh	r2, [r3, #26]
      if (pcb->rcv_nxt == seqno) {
 8010ecc:	e187      	b.n	80111de <tcp_receive+0xed2>
        tcp_ack(pcb);
 8010ece:	687b      	ldr	r3, [r7, #4]
 8010ed0:	8b5b      	ldrh	r3, [r3, #26]
 8010ed2:	f043 0301 	orr.w	r3, r3, #1
 8010ed6:	b29a      	uxth	r2, r3
 8010ed8:	687b      	ldr	r3, [r7, #4]
 8010eda:	835a      	strh	r2, [r3, #26]
      if (pcb->rcv_nxt == seqno) {
 8010edc:	e17f      	b.n	80111de <tcp_receive+0xed2>
      } else {
        /* We get here if the incoming segment is out-of-sequence. */

#if TCP_QUEUE_OOSEQ
        /* We queue the segment on the ->ooseq queue. */
        if (pcb->ooseq == NULL) {
 8010ede:	687b      	ldr	r3, [r7, #4]
 8010ee0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8010ee2:	2b00      	cmp	r3, #0
 8010ee4:	d106      	bne.n	8010ef4 <tcp_receive+0xbe8>
          pcb->ooseq = tcp_seg_copy(&inseg);
 8010ee6:	4848      	ldr	r0, [pc, #288]	@ (8011008 <tcp_receive+0xcfc>)
 8010ee8:	f7fd fbb8 	bl	800e65c <tcp_seg_copy>
 8010eec:	4602      	mov	r2, r0
 8010eee:	687b      	ldr	r3, [r7, #4]
 8010ef0:	675a      	str	r2, [r3, #116]	@ 0x74
 8010ef2:	e16c      	b.n	80111ce <tcp_receive+0xec2>
#if LWIP_TCP_SACK_OUT
          /* This is the left edge of the lowest possible SACK range.
             It may start before the newly received segment (possibly adjusted below). */
          u32_t sackbeg = TCP_SEQ_LT(seqno, pcb->ooseq->tcphdr->seqno) ? seqno : pcb->ooseq->tcphdr->seqno;
#endif /* LWIP_TCP_SACK_OUT */
          struct tcp_seg *next, *prev = NULL;
 8010ef4:	2300      	movs	r3, #0
 8010ef6:	637b      	str	r3, [r7, #52]	@ 0x34
          for (next = pcb->ooseq; next != NULL; next = next->next) {
 8010ef8:	687b      	ldr	r3, [r7, #4]
 8010efa:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8010efc:	63bb      	str	r3, [r7, #56]	@ 0x38
 8010efe:	e156      	b.n	80111ae <tcp_receive+0xea2>
            if (seqno == next->tcphdr->seqno) {
 8010f00:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010f02:	68db      	ldr	r3, [r3, #12]
 8010f04:	685a      	ldr	r2, [r3, #4]
 8010f06:	4b41      	ldr	r3, [pc, #260]	@ (801100c <tcp_receive+0xd00>)
 8010f08:	681b      	ldr	r3, [r3, #0]
 8010f0a:	429a      	cmp	r2, r3
 8010f0c:	d11d      	bne.n	8010f4a <tcp_receive+0xc3e>
              /* The sequence number of the incoming segment is the
                 same as the sequence number of the segment on
                 ->ooseq. We check the lengths to see which one to
                 discard. */
              if (inseg.len > next->len) {
 8010f0e:	4b3e      	ldr	r3, [pc, #248]	@ (8011008 <tcp_receive+0xcfc>)
 8010f10:	891a      	ldrh	r2, [r3, #8]
 8010f12:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010f14:	891b      	ldrh	r3, [r3, #8]
 8010f16:	429a      	cmp	r2, r3
 8010f18:	f240 814e 	bls.w	80111b8 <tcp_receive+0xeac>
                /* The incoming segment is larger than the old
                   segment. We replace some segments with the new
                   one. */
                struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 8010f1c:	483a      	ldr	r0, [pc, #232]	@ (8011008 <tcp_receive+0xcfc>)
 8010f1e:	f7fd fb9d 	bl	800e65c <tcp_seg_copy>
 8010f22:	6178      	str	r0, [r7, #20]
                if (cseg != NULL) {
 8010f24:	697b      	ldr	r3, [r7, #20]
 8010f26:	2b00      	cmp	r3, #0
 8010f28:	f000 8148 	beq.w	80111bc <tcp_receive+0xeb0>
                  if (prev != NULL) {
 8010f2c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010f2e:	2b00      	cmp	r3, #0
 8010f30:	d003      	beq.n	8010f3a <tcp_receive+0xc2e>
                    prev->next = cseg;
 8010f32:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010f34:	697a      	ldr	r2, [r7, #20]
 8010f36:	601a      	str	r2, [r3, #0]
 8010f38:	e002      	b.n	8010f40 <tcp_receive+0xc34>
                  } else {
                    pcb->ooseq = cseg;
 8010f3a:	687b      	ldr	r3, [r7, #4]
 8010f3c:	697a      	ldr	r2, [r7, #20]
 8010f3e:	675a      	str	r2, [r3, #116]	@ 0x74
                  }
                  tcp_oos_insert_segment(cseg, next);
 8010f40:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8010f42:	6978      	ldr	r0, [r7, #20]
 8010f44:	f7ff f8de 	bl	8010104 <tcp_oos_insert_segment>
                }
                break;
 8010f48:	e138      	b.n	80111bc <tcp_receive+0xeb0>
                   segment was smaller than the old one; in either
                   case, we ditch the incoming segment. */
                break;
              }
            } else {
              if (prev == NULL) {
 8010f4a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010f4c:	2b00      	cmp	r3, #0
 8010f4e:	d117      	bne.n	8010f80 <tcp_receive+0xc74>
                if (TCP_SEQ_LT(seqno, next->tcphdr->seqno)) {
 8010f50:	4b2e      	ldr	r3, [pc, #184]	@ (801100c <tcp_receive+0xd00>)
 8010f52:	681a      	ldr	r2, [r3, #0]
 8010f54:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010f56:	68db      	ldr	r3, [r3, #12]
 8010f58:	685b      	ldr	r3, [r3, #4]
 8010f5a:	1ad3      	subs	r3, r2, r3
 8010f5c:	2b00      	cmp	r3, #0
 8010f5e:	da57      	bge.n	8011010 <tcp_receive+0xd04>
                  /* The sequence number of the incoming segment is lower
                     than the sequence number of the first segment on the
                     queue. We put the incoming segment first on the
                     queue. */
                  struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 8010f60:	4829      	ldr	r0, [pc, #164]	@ (8011008 <tcp_receive+0xcfc>)
 8010f62:	f7fd fb7b 	bl	800e65c <tcp_seg_copy>
 8010f66:	61b8      	str	r0, [r7, #24]
                  if (cseg != NULL) {
 8010f68:	69bb      	ldr	r3, [r7, #24]
 8010f6a:	2b00      	cmp	r3, #0
 8010f6c:	f000 8128 	beq.w	80111c0 <tcp_receive+0xeb4>
                    pcb->ooseq = cseg;
 8010f70:	687b      	ldr	r3, [r7, #4]
 8010f72:	69ba      	ldr	r2, [r7, #24]
 8010f74:	675a      	str	r2, [r3, #116]	@ 0x74
                    tcp_oos_insert_segment(cseg, next);
 8010f76:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8010f78:	69b8      	ldr	r0, [r7, #24]
 8010f7a:	f7ff f8c3 	bl	8010104 <tcp_oos_insert_segment>
                  }
                  break;
 8010f7e:	e11f      	b.n	80111c0 <tcp_receive+0xeb4>
                }
              } else {
                /*if (TCP_SEQ_LT(prev->tcphdr->seqno, seqno) &&
                  TCP_SEQ_LT(seqno, next->tcphdr->seqno)) {*/
                if (TCP_SEQ_BETWEEN(seqno, prev->tcphdr->seqno + 1, next->tcphdr->seqno - 1)) {
 8010f80:	4b22      	ldr	r3, [pc, #136]	@ (801100c <tcp_receive+0xd00>)
 8010f82:	681a      	ldr	r2, [r3, #0]
 8010f84:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010f86:	68db      	ldr	r3, [r3, #12]
 8010f88:	685b      	ldr	r3, [r3, #4]
 8010f8a:	1ad3      	subs	r3, r2, r3
 8010f8c:	3b01      	subs	r3, #1
 8010f8e:	2b00      	cmp	r3, #0
 8010f90:	db3e      	blt.n	8011010 <tcp_receive+0xd04>
 8010f92:	4b1e      	ldr	r3, [pc, #120]	@ (801100c <tcp_receive+0xd00>)
 8010f94:	681a      	ldr	r2, [r3, #0]
 8010f96:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010f98:	68db      	ldr	r3, [r3, #12]
 8010f9a:	685b      	ldr	r3, [r3, #4]
 8010f9c:	1ad3      	subs	r3, r2, r3
 8010f9e:	3301      	adds	r3, #1
 8010fa0:	2b00      	cmp	r3, #0
 8010fa2:	dc35      	bgt.n	8011010 <tcp_receive+0xd04>
                  /* The sequence number of the incoming segment is in
                     between the sequence numbers of the previous and
                     the next segment on ->ooseq. We trim trim the previous
                     segment, delete next segments that included in received segment
                     and trim received, if needed. */
                  struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 8010fa4:	4818      	ldr	r0, [pc, #96]	@ (8011008 <tcp_receive+0xcfc>)
 8010fa6:	f7fd fb59 	bl	800e65c <tcp_seg_copy>
 8010faa:	61f8      	str	r0, [r7, #28]
                  if (cseg != NULL) {
 8010fac:	69fb      	ldr	r3, [r7, #28]
 8010fae:	2b00      	cmp	r3, #0
 8010fb0:	f000 8108 	beq.w	80111c4 <tcp_receive+0xeb8>
                    if (TCP_SEQ_GT(prev->tcphdr->seqno + prev->len, seqno)) {
 8010fb4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010fb6:	68db      	ldr	r3, [r3, #12]
 8010fb8:	685b      	ldr	r3, [r3, #4]
 8010fba:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8010fbc:	8912      	ldrh	r2, [r2, #8]
 8010fbe:	441a      	add	r2, r3
 8010fc0:	4b12      	ldr	r3, [pc, #72]	@ (801100c <tcp_receive+0xd00>)
 8010fc2:	681b      	ldr	r3, [r3, #0]
 8010fc4:	1ad3      	subs	r3, r2, r3
 8010fc6:	2b00      	cmp	r3, #0
 8010fc8:	dd12      	ble.n	8010ff0 <tcp_receive+0xce4>
                      /* We need to trim the prev segment. */
                      prev->len = (u16_t)(seqno - prev->tcphdr->seqno);
 8010fca:	4b10      	ldr	r3, [pc, #64]	@ (801100c <tcp_receive+0xd00>)
 8010fcc:	681b      	ldr	r3, [r3, #0]
 8010fce:	b29a      	uxth	r2, r3
 8010fd0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010fd2:	68db      	ldr	r3, [r3, #12]
 8010fd4:	685b      	ldr	r3, [r3, #4]
 8010fd6:	b29b      	uxth	r3, r3
 8010fd8:	1ad3      	subs	r3, r2, r3
 8010fda:	b29a      	uxth	r2, r3
 8010fdc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010fde:	811a      	strh	r2, [r3, #8]
                      pbuf_realloc(prev->p, prev->len);
 8010fe0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010fe2:	685a      	ldr	r2, [r3, #4]
 8010fe4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010fe6:	891b      	ldrh	r3, [r3, #8]
 8010fe8:	4619      	mov	r1, r3
 8010fea:	4610      	mov	r0, r2
 8010fec:	f7fb fe70 	bl	800ccd0 <pbuf_realloc>
                    }
                    prev->next = cseg;
 8010ff0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010ff2:	69fa      	ldr	r2, [r7, #28]
 8010ff4:	601a      	str	r2, [r3, #0]
                    tcp_oos_insert_segment(cseg, next);
 8010ff6:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8010ff8:	69f8      	ldr	r0, [r7, #28]
 8010ffa:	f7ff f883 	bl	8010104 <tcp_oos_insert_segment>
                  }
                  break;
 8010ffe:	e0e1      	b.n	80111c4 <tcp_receive+0xeb8>
 8011000:	24007e40 	.word	0x24007e40
 8011004:	24007e3d 	.word	0x24007e3d
 8011008:	24007e10 	.word	0x24007e10
 801100c:	24007e30 	.word	0x24007e30
#endif /* LWIP_TCP_SACK_OUT */

              /* We don't use 'prev' below, so let's set it to current 'next'.
                 This way even if we break the loop below, 'prev' will be pointing
                 at the segment right in front of the newly added one. */
              prev = next;
 8011010:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011012:	637b      	str	r3, [r7, #52]	@ 0x34

              /* If the "next" segment is the last segment on the
                 ooseq queue, we add the incoming segment to the end
                 of the list. */
              if (next->next == NULL &&
 8011014:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011016:	681b      	ldr	r3, [r3, #0]
 8011018:	2b00      	cmp	r3, #0
 801101a:	f040 80c5 	bne.w	80111a8 <tcp_receive+0xe9c>
                  TCP_SEQ_GT(seqno, next->tcphdr->seqno)) {
 801101e:	4b7f      	ldr	r3, [pc, #508]	@ (801121c <tcp_receive+0xf10>)
 8011020:	681a      	ldr	r2, [r3, #0]
 8011022:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011024:	68db      	ldr	r3, [r3, #12]
 8011026:	685b      	ldr	r3, [r3, #4]
 8011028:	1ad3      	subs	r3, r2, r3
              if (next->next == NULL &&
 801102a:	2b00      	cmp	r3, #0
 801102c:	f340 80bc 	ble.w	80111a8 <tcp_receive+0xe9c>
                if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
 8011030:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011032:	68db      	ldr	r3, [r3, #12]
 8011034:	899b      	ldrh	r3, [r3, #12]
 8011036:	b29b      	uxth	r3, r3
 8011038:	4618      	mov	r0, r3
 801103a:	f7fa fb2b 	bl	800b694 <lwip_htons>
 801103e:	4603      	mov	r3, r0
 8011040:	b2db      	uxtb	r3, r3
 8011042:	f003 0301 	and.w	r3, r3, #1
 8011046:	2b00      	cmp	r3, #0
 8011048:	f040 80be 	bne.w	80111c8 <tcp_receive+0xebc>
                  /* segment "next" already contains all data */
                  break;
                }
                next->next = tcp_seg_copy(&inseg);
 801104c:	4874      	ldr	r0, [pc, #464]	@ (8011220 <tcp_receive+0xf14>)
 801104e:	f7fd fb05 	bl	800e65c <tcp_seg_copy>
 8011052:	4602      	mov	r2, r0
 8011054:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011056:	601a      	str	r2, [r3, #0]
                if (next->next != NULL) {
 8011058:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801105a:	681b      	ldr	r3, [r3, #0]
 801105c:	2b00      	cmp	r3, #0
 801105e:	f000 80b5 	beq.w	80111cc <tcp_receive+0xec0>
                  if (TCP_SEQ_GT(next->tcphdr->seqno + next->len, seqno)) {
 8011062:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011064:	68db      	ldr	r3, [r3, #12]
 8011066:	685b      	ldr	r3, [r3, #4]
 8011068:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 801106a:	8912      	ldrh	r2, [r2, #8]
 801106c:	441a      	add	r2, r3
 801106e:	4b6b      	ldr	r3, [pc, #428]	@ (801121c <tcp_receive+0xf10>)
 8011070:	681b      	ldr	r3, [r3, #0]
 8011072:	1ad3      	subs	r3, r2, r3
 8011074:	2b00      	cmp	r3, #0
 8011076:	dd12      	ble.n	801109e <tcp_receive+0xd92>
                    /* We need to trim the last segment. */
                    next->len = (u16_t)(seqno - next->tcphdr->seqno);
 8011078:	4b68      	ldr	r3, [pc, #416]	@ (801121c <tcp_receive+0xf10>)
 801107a:	681b      	ldr	r3, [r3, #0]
 801107c:	b29a      	uxth	r2, r3
 801107e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011080:	68db      	ldr	r3, [r3, #12]
 8011082:	685b      	ldr	r3, [r3, #4]
 8011084:	b29b      	uxth	r3, r3
 8011086:	1ad3      	subs	r3, r2, r3
 8011088:	b29a      	uxth	r2, r3
 801108a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801108c:	811a      	strh	r2, [r3, #8]
                    pbuf_realloc(next->p, next->len);
 801108e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011090:	685a      	ldr	r2, [r3, #4]
 8011092:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011094:	891b      	ldrh	r3, [r3, #8]
 8011096:	4619      	mov	r1, r3
 8011098:	4610      	mov	r0, r2
 801109a:	f7fb fe19 	bl	800ccd0 <pbuf_realloc>
                  }
                  /* check if the remote side overruns our receive window */
                  if (TCP_SEQ_GT((u32_t)tcplen + seqno, pcb->rcv_nxt + (u32_t)pcb->rcv_wnd)) {
 801109e:	4b61      	ldr	r3, [pc, #388]	@ (8011224 <tcp_receive+0xf18>)
 80110a0:	881b      	ldrh	r3, [r3, #0]
 80110a2:	461a      	mov	r2, r3
 80110a4:	4b5d      	ldr	r3, [pc, #372]	@ (801121c <tcp_receive+0xf10>)
 80110a6:	681b      	ldr	r3, [r3, #0]
 80110a8:	441a      	add	r2, r3
 80110aa:	687b      	ldr	r3, [r7, #4]
 80110ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80110ae:	6879      	ldr	r1, [r7, #4]
 80110b0:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 80110b2:	440b      	add	r3, r1
 80110b4:	1ad3      	subs	r3, r2, r3
 80110b6:	2b00      	cmp	r3, #0
 80110b8:	f340 8088 	ble.w	80111cc <tcp_receive+0xec0>
                    LWIP_DEBUGF(TCP_INPUT_DEBUG,
                                ("tcp_receive: other end overran receive window"
                                 "seqno %"U32_F" len %"U16_F" right edge %"U32_F"\n",
                                 seqno, tcplen, pcb->rcv_nxt + pcb->rcv_wnd));
                    if (TCPH_FLAGS(next->next->tcphdr) & TCP_FIN) {
 80110bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80110be:	681b      	ldr	r3, [r3, #0]
 80110c0:	68db      	ldr	r3, [r3, #12]
 80110c2:	899b      	ldrh	r3, [r3, #12]
 80110c4:	b29b      	uxth	r3, r3
 80110c6:	4618      	mov	r0, r3
 80110c8:	f7fa fae4 	bl	800b694 <lwip_htons>
 80110cc:	4603      	mov	r3, r0
 80110ce:	b2db      	uxtb	r3, r3
 80110d0:	f003 0301 	and.w	r3, r3, #1
 80110d4:	2b00      	cmp	r3, #0
 80110d6:	d021      	beq.n	801111c <tcp_receive+0xe10>
                      /* Must remove the FIN from the header as we're trimming
                       * that byte of sequence-space from the packet */
                      TCPH_FLAGS_SET(next->next->tcphdr, TCPH_FLAGS(next->next->tcphdr) & ~TCP_FIN);
 80110d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80110da:	681b      	ldr	r3, [r3, #0]
 80110dc:	68db      	ldr	r3, [r3, #12]
 80110de:	899b      	ldrh	r3, [r3, #12]
 80110e0:	b29b      	uxth	r3, r3
 80110e2:	b21b      	sxth	r3, r3
 80110e4:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80110e8:	b21c      	sxth	r4, r3
 80110ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80110ec:	681b      	ldr	r3, [r3, #0]
 80110ee:	68db      	ldr	r3, [r3, #12]
 80110f0:	899b      	ldrh	r3, [r3, #12]
 80110f2:	b29b      	uxth	r3, r3
 80110f4:	4618      	mov	r0, r3
 80110f6:	f7fa facd 	bl	800b694 <lwip_htons>
 80110fa:	4603      	mov	r3, r0
 80110fc:	b2db      	uxtb	r3, r3
 80110fe:	f003 033e 	and.w	r3, r3, #62	@ 0x3e
 8011102:	b29b      	uxth	r3, r3
 8011104:	4618      	mov	r0, r3
 8011106:	f7fa fac5 	bl	800b694 <lwip_htons>
 801110a:	4603      	mov	r3, r0
 801110c:	b21b      	sxth	r3, r3
 801110e:	4323      	orrs	r3, r4
 8011110:	b21a      	sxth	r2, r3
 8011112:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011114:	681b      	ldr	r3, [r3, #0]
 8011116:	68db      	ldr	r3, [r3, #12]
 8011118:	b292      	uxth	r2, r2
 801111a:	819a      	strh	r2, [r3, #12]
                    }
                    /* Adjust length of segment to fit in the window. */
                    next->next->len = (u16_t)(pcb->rcv_nxt + pcb->rcv_wnd - seqno);
 801111c:	687b      	ldr	r3, [r7, #4]
 801111e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011120:	b29a      	uxth	r2, r3
 8011122:	687b      	ldr	r3, [r7, #4]
 8011124:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8011126:	4413      	add	r3, r2
 8011128:	b299      	uxth	r1, r3
 801112a:	4b3c      	ldr	r3, [pc, #240]	@ (801121c <tcp_receive+0xf10>)
 801112c:	681b      	ldr	r3, [r3, #0]
 801112e:	b29a      	uxth	r2, r3
 8011130:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011132:	681b      	ldr	r3, [r3, #0]
 8011134:	1a8a      	subs	r2, r1, r2
 8011136:	b292      	uxth	r2, r2
 8011138:	811a      	strh	r2, [r3, #8]
                    pbuf_realloc(next->next->p, next->next->len);
 801113a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801113c:	681b      	ldr	r3, [r3, #0]
 801113e:	685a      	ldr	r2, [r3, #4]
 8011140:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011142:	681b      	ldr	r3, [r3, #0]
 8011144:	891b      	ldrh	r3, [r3, #8]
 8011146:	4619      	mov	r1, r3
 8011148:	4610      	mov	r0, r2
 801114a:	f7fb fdc1 	bl	800ccd0 <pbuf_realloc>
                    tcplen = TCP_TCPLEN(next->next);
 801114e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011150:	681b      	ldr	r3, [r3, #0]
 8011152:	891c      	ldrh	r4, [r3, #8]
 8011154:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011156:	681b      	ldr	r3, [r3, #0]
 8011158:	68db      	ldr	r3, [r3, #12]
 801115a:	899b      	ldrh	r3, [r3, #12]
 801115c:	b29b      	uxth	r3, r3
 801115e:	4618      	mov	r0, r3
 8011160:	f7fa fa98 	bl	800b694 <lwip_htons>
 8011164:	4603      	mov	r3, r0
 8011166:	b2db      	uxtb	r3, r3
 8011168:	f003 0303 	and.w	r3, r3, #3
 801116c:	2b00      	cmp	r3, #0
 801116e:	d001      	beq.n	8011174 <tcp_receive+0xe68>
 8011170:	2301      	movs	r3, #1
 8011172:	e000      	b.n	8011176 <tcp_receive+0xe6a>
 8011174:	2300      	movs	r3, #0
 8011176:	4423      	add	r3, r4
 8011178:	b29a      	uxth	r2, r3
 801117a:	4b2a      	ldr	r3, [pc, #168]	@ (8011224 <tcp_receive+0xf18>)
 801117c:	801a      	strh	r2, [r3, #0]
                    LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 801117e:	4b29      	ldr	r3, [pc, #164]	@ (8011224 <tcp_receive+0xf18>)
 8011180:	881b      	ldrh	r3, [r3, #0]
 8011182:	461a      	mov	r2, r3
 8011184:	4b25      	ldr	r3, [pc, #148]	@ (801121c <tcp_receive+0xf10>)
 8011186:	681b      	ldr	r3, [r3, #0]
 8011188:	441a      	add	r2, r3
 801118a:	687b      	ldr	r3, [r7, #4]
 801118c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801118e:	6879      	ldr	r1, [r7, #4]
 8011190:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 8011192:	440b      	add	r3, r1
 8011194:	429a      	cmp	r2, r3
 8011196:	d019      	beq.n	80111cc <tcp_receive+0xec0>
 8011198:	4b23      	ldr	r3, [pc, #140]	@ (8011228 <tcp_receive+0xf1c>)
 801119a:	f44f 62df 	mov.w	r2, #1784	@ 0x6f8
 801119e:	4923      	ldr	r1, [pc, #140]	@ (801122c <tcp_receive+0xf20>)
 80111a0:	4823      	ldr	r0, [pc, #140]	@ (8011230 <tcp_receive+0xf24>)
 80111a2:	f005 fb7b 	bl	801689c <iprintf>
                                (seqno + tcplen) == (pcb->rcv_nxt + pcb->rcv_wnd));
                  }
                }
                break;
 80111a6:	e011      	b.n	80111cc <tcp_receive+0xec0>
          for (next = pcb->ooseq; next != NULL; next = next->next) {
 80111a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80111aa:	681b      	ldr	r3, [r3, #0]
 80111ac:	63bb      	str	r3, [r7, #56]	@ 0x38
 80111ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80111b0:	2b00      	cmp	r3, #0
 80111b2:	f47f aea5 	bne.w	8010f00 <tcp_receive+0xbf4>
 80111b6:	e00a      	b.n	80111ce <tcp_receive+0xec2>
                break;
 80111b8:	bf00      	nop
 80111ba:	e008      	b.n	80111ce <tcp_receive+0xec2>
                break;
 80111bc:	bf00      	nop
 80111be:	e006      	b.n	80111ce <tcp_receive+0xec2>
                  break;
 80111c0:	bf00      	nop
 80111c2:	e004      	b.n	80111ce <tcp_receive+0xec2>
                  break;
 80111c4:	bf00      	nop
 80111c6:	e002      	b.n	80111ce <tcp_receive+0xec2>
                  break;
 80111c8:	bf00      	nop
 80111ca:	e000      	b.n	80111ce <tcp_receive+0xec2>
                break;
 80111cc:	bf00      	nop
#endif /* TCP_OOSEQ_BYTES_LIMIT || TCP_OOSEQ_PBUFS_LIMIT */
#endif /* TCP_QUEUE_OOSEQ */

        /* We send the ACK packet after we've (potentially) dealt with SACKs,
           so they can be included in the acknowledgment. */
        tcp_send_empty_ack(pcb);
 80111ce:	6878      	ldr	r0, [r7, #4]
 80111d0:	f001 fa32 	bl	8012638 <tcp_send_empty_ack>
      if (pcb->rcv_nxt == seqno) {
 80111d4:	e003      	b.n	80111de <tcp_receive+0xed2>
      }
    } else {
      /* The incoming segment is not within the window. */
      tcp_send_empty_ack(pcb);
 80111d6:	6878      	ldr	r0, [r7, #4]
 80111d8:	f001 fa2e 	bl	8012638 <tcp_send_empty_ack>
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 80111dc:	e01a      	b.n	8011214 <tcp_receive+0xf08>
 80111de:	e019      	b.n	8011214 <tcp_receive+0xf08>
    }
  } else {
    /* Segments with length 0 is taken care of here. Segments that
       fall out of the window are ACKed. */
    if (!TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd - 1)) {
 80111e0:	4b0e      	ldr	r3, [pc, #56]	@ (801121c <tcp_receive+0xf10>)
 80111e2:	681a      	ldr	r2, [r3, #0]
 80111e4:	687b      	ldr	r3, [r7, #4]
 80111e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80111e8:	1ad3      	subs	r3, r2, r3
 80111ea:	2b00      	cmp	r3, #0
 80111ec:	db0a      	blt.n	8011204 <tcp_receive+0xef8>
 80111ee:	4b0b      	ldr	r3, [pc, #44]	@ (801121c <tcp_receive+0xf10>)
 80111f0:	681a      	ldr	r2, [r3, #0]
 80111f2:	687b      	ldr	r3, [r7, #4]
 80111f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80111f6:	6879      	ldr	r1, [r7, #4]
 80111f8:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 80111fa:	440b      	add	r3, r1
 80111fc:	1ad3      	subs	r3, r2, r3
 80111fe:	3301      	adds	r3, #1
 8011200:	2b00      	cmp	r3, #0
 8011202:	dd07      	ble.n	8011214 <tcp_receive+0xf08>
      tcp_ack_now(pcb);
 8011204:	687b      	ldr	r3, [r7, #4]
 8011206:	8b5b      	ldrh	r3, [r3, #26]
 8011208:	f043 0302 	orr.w	r3, r3, #2
 801120c:	b29a      	uxth	r2, r3
 801120e:	687b      	ldr	r3, [r7, #4]
 8011210:	835a      	strh	r2, [r3, #26]
    }
  }
}
 8011212:	e7ff      	b.n	8011214 <tcp_receive+0xf08>
 8011214:	bf00      	nop
 8011216:	3750      	adds	r7, #80	@ 0x50
 8011218:	46bd      	mov	sp, r7
 801121a:	bdb0      	pop	{r4, r5, r7, pc}
 801121c:	24007e30 	.word	0x24007e30
 8011220:	24007e10 	.word	0x24007e10
 8011224:	24007e3a 	.word	0x24007e3a
 8011228:	08018fc4 	.word	0x08018fc4
 801122c:	0801936c 	.word	0x0801936c
 8011230:	08019010 	.word	0x08019010

08011234 <tcp_get_next_optbyte>:

static u8_t
tcp_get_next_optbyte(void)
{
 8011234:	b480      	push	{r7}
 8011236:	b083      	sub	sp, #12
 8011238:	af00      	add	r7, sp, #0
  u16_t optidx = tcp_optidx++;
 801123a:	4b15      	ldr	r3, [pc, #84]	@ (8011290 <tcp_get_next_optbyte+0x5c>)
 801123c:	881b      	ldrh	r3, [r3, #0]
 801123e:	1c5a      	adds	r2, r3, #1
 8011240:	b291      	uxth	r1, r2
 8011242:	4a13      	ldr	r2, [pc, #76]	@ (8011290 <tcp_get_next_optbyte+0x5c>)
 8011244:	8011      	strh	r1, [r2, #0]
 8011246:	80fb      	strh	r3, [r7, #6]
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 8011248:	4b12      	ldr	r3, [pc, #72]	@ (8011294 <tcp_get_next_optbyte+0x60>)
 801124a:	681b      	ldr	r3, [r3, #0]
 801124c:	2b00      	cmp	r3, #0
 801124e:	d004      	beq.n	801125a <tcp_get_next_optbyte+0x26>
 8011250:	4b11      	ldr	r3, [pc, #68]	@ (8011298 <tcp_get_next_optbyte+0x64>)
 8011252:	881b      	ldrh	r3, [r3, #0]
 8011254:	88fa      	ldrh	r2, [r7, #6]
 8011256:	429a      	cmp	r2, r3
 8011258:	d208      	bcs.n	801126c <tcp_get_next_optbyte+0x38>
    u8_t *opts = (u8_t *)tcphdr + TCP_HLEN;
 801125a:	4b10      	ldr	r3, [pc, #64]	@ (801129c <tcp_get_next_optbyte+0x68>)
 801125c:	681b      	ldr	r3, [r3, #0]
 801125e:	3314      	adds	r3, #20
 8011260:	603b      	str	r3, [r7, #0]
    return opts[optidx];
 8011262:	88fb      	ldrh	r3, [r7, #6]
 8011264:	683a      	ldr	r2, [r7, #0]
 8011266:	4413      	add	r3, r2
 8011268:	781b      	ldrb	r3, [r3, #0]
 801126a:	e00b      	b.n	8011284 <tcp_get_next_optbyte+0x50>
  } else {
    u8_t idx = (u8_t)(optidx - tcphdr_opt1len);
 801126c:	88fb      	ldrh	r3, [r7, #6]
 801126e:	b2da      	uxtb	r2, r3
 8011270:	4b09      	ldr	r3, [pc, #36]	@ (8011298 <tcp_get_next_optbyte+0x64>)
 8011272:	881b      	ldrh	r3, [r3, #0]
 8011274:	b2db      	uxtb	r3, r3
 8011276:	1ad3      	subs	r3, r2, r3
 8011278:	717b      	strb	r3, [r7, #5]
    return tcphdr_opt2[idx];
 801127a:	4b06      	ldr	r3, [pc, #24]	@ (8011294 <tcp_get_next_optbyte+0x60>)
 801127c:	681a      	ldr	r2, [r3, #0]
 801127e:	797b      	ldrb	r3, [r7, #5]
 8011280:	4413      	add	r3, r2
 8011282:	781b      	ldrb	r3, [r3, #0]
  }
}
 8011284:	4618      	mov	r0, r3
 8011286:	370c      	adds	r7, #12
 8011288:	46bd      	mov	sp, r7
 801128a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801128e:	4770      	bx	lr
 8011290:	24007e2c 	.word	0x24007e2c
 8011294:	24007e28 	.word	0x24007e28
 8011298:	24007e26 	.word	0x24007e26
 801129c:	24007e20 	.word	0x24007e20

080112a0 <tcp_parseopt>:
 *
 * @param pcb the tcp_pcb for which a segment arrived
 */
static void
tcp_parseopt(struct tcp_pcb *pcb)
{
 80112a0:	b580      	push	{r7, lr}
 80112a2:	b084      	sub	sp, #16
 80112a4:	af00      	add	r7, sp, #0
 80112a6:	6078      	str	r0, [r7, #4]
  u16_t mss;
#if LWIP_TCP_TIMESTAMPS
  u32_t tsval;
#endif

  LWIP_ASSERT("tcp_parseopt: invalid pcb", pcb != NULL);
 80112a8:	687b      	ldr	r3, [r7, #4]
 80112aa:	2b00      	cmp	r3, #0
 80112ac:	d106      	bne.n	80112bc <tcp_parseopt+0x1c>
 80112ae:	4b32      	ldr	r3, [pc, #200]	@ (8011378 <tcp_parseopt+0xd8>)
 80112b0:	f240 727d 	movw	r2, #1917	@ 0x77d
 80112b4:	4931      	ldr	r1, [pc, #196]	@ (801137c <tcp_parseopt+0xdc>)
 80112b6:	4832      	ldr	r0, [pc, #200]	@ (8011380 <tcp_parseopt+0xe0>)
 80112b8:	f005 faf0 	bl	801689c <iprintf>

  /* Parse the TCP MSS option, if present. */
  if (tcphdr_optlen != 0) {
 80112bc:	4b31      	ldr	r3, [pc, #196]	@ (8011384 <tcp_parseopt+0xe4>)
 80112be:	881b      	ldrh	r3, [r3, #0]
 80112c0:	2b00      	cmp	r3, #0
 80112c2:	d056      	beq.n	8011372 <tcp_parseopt+0xd2>
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 80112c4:	4b30      	ldr	r3, [pc, #192]	@ (8011388 <tcp_parseopt+0xe8>)
 80112c6:	2200      	movs	r2, #0
 80112c8:	801a      	strh	r2, [r3, #0]
 80112ca:	e046      	b.n	801135a <tcp_parseopt+0xba>
      u8_t opt = tcp_get_next_optbyte();
 80112cc:	f7ff ffb2 	bl	8011234 <tcp_get_next_optbyte>
 80112d0:	4603      	mov	r3, r0
 80112d2:	73fb      	strb	r3, [r7, #15]
      switch (opt) {
 80112d4:	7bfb      	ldrb	r3, [r7, #15]
 80112d6:	2b02      	cmp	r3, #2
 80112d8:	d006      	beq.n	80112e8 <tcp_parseopt+0x48>
 80112da:	2b02      	cmp	r3, #2
 80112dc:	dc2a      	bgt.n	8011334 <tcp_parseopt+0x94>
 80112de:	2b00      	cmp	r3, #0
 80112e0:	d042      	beq.n	8011368 <tcp_parseopt+0xc8>
 80112e2:	2b01      	cmp	r3, #1
 80112e4:	d038      	beq.n	8011358 <tcp_parseopt+0xb8>
 80112e6:	e025      	b.n	8011334 <tcp_parseopt+0x94>
          /* NOP option. */
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: NOP\n"));
          break;
        case LWIP_TCP_OPT_MSS:
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: MSS\n"));
          if (tcp_get_next_optbyte() != LWIP_TCP_OPT_LEN_MSS || (tcp_optidx - 2 + LWIP_TCP_OPT_LEN_MSS) > tcphdr_optlen) {
 80112e8:	f7ff ffa4 	bl	8011234 <tcp_get_next_optbyte>
 80112ec:	4603      	mov	r3, r0
 80112ee:	2b04      	cmp	r3, #4
 80112f0:	d13c      	bne.n	801136c <tcp_parseopt+0xcc>
 80112f2:	4b25      	ldr	r3, [pc, #148]	@ (8011388 <tcp_parseopt+0xe8>)
 80112f4:	881b      	ldrh	r3, [r3, #0]
 80112f6:	3301      	adds	r3, #1
 80112f8:	4a22      	ldr	r2, [pc, #136]	@ (8011384 <tcp_parseopt+0xe4>)
 80112fa:	8812      	ldrh	r2, [r2, #0]
 80112fc:	4293      	cmp	r3, r2
 80112fe:	da35      	bge.n	801136c <tcp_parseopt+0xcc>
            /* Bad length */
            LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: bad length\n"));
            return;
          }
          /* An MSS option with the right option length. */
          mss = (u16_t)(tcp_get_next_optbyte() << 8);
 8011300:	f7ff ff98 	bl	8011234 <tcp_get_next_optbyte>
 8011304:	4603      	mov	r3, r0
 8011306:	021b      	lsls	r3, r3, #8
 8011308:	81bb      	strh	r3, [r7, #12]
          mss |= tcp_get_next_optbyte();
 801130a:	f7ff ff93 	bl	8011234 <tcp_get_next_optbyte>
 801130e:	4603      	mov	r3, r0
 8011310:	461a      	mov	r2, r3
 8011312:	89bb      	ldrh	r3, [r7, #12]
 8011314:	4313      	orrs	r3, r2
 8011316:	81bb      	strh	r3, [r7, #12]
          /* Limit the mss to the configured TCP_MSS and prevent division by zero */
          pcb->mss = ((mss > TCP_MSS) || (mss == 0)) ? TCP_MSS : mss;
 8011318:	89bb      	ldrh	r3, [r7, #12]
 801131a:	f5b3 7f06 	cmp.w	r3, #536	@ 0x218
 801131e:	d804      	bhi.n	801132a <tcp_parseopt+0x8a>
 8011320:	89bb      	ldrh	r3, [r7, #12]
 8011322:	2b00      	cmp	r3, #0
 8011324:	d001      	beq.n	801132a <tcp_parseopt+0x8a>
 8011326:	89ba      	ldrh	r2, [r7, #12]
 8011328:	e001      	b.n	801132e <tcp_parseopt+0x8e>
 801132a:	f44f 7206 	mov.w	r2, #536	@ 0x218
 801132e:	687b      	ldr	r3, [r7, #4]
 8011330:	865a      	strh	r2, [r3, #50]	@ 0x32
          break;
 8011332:	e012      	b.n	801135a <tcp_parseopt+0xba>
          }
          break;
#endif /* LWIP_TCP_SACK_OUT */
        default:
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: other\n"));
          data = tcp_get_next_optbyte();
 8011334:	f7ff ff7e 	bl	8011234 <tcp_get_next_optbyte>
 8011338:	4603      	mov	r3, r0
 801133a:	72fb      	strb	r3, [r7, #11]
          if (data < 2) {
 801133c:	7afb      	ldrb	r3, [r7, #11]
 801133e:	2b01      	cmp	r3, #1
 8011340:	d916      	bls.n	8011370 <tcp_parseopt+0xd0>
               and we don't process them further. */
            return;
          }
          /* All other options have a length field, so that we easily
             can skip past them. */
          tcp_optidx += data - 2;
 8011342:	7afb      	ldrb	r3, [r7, #11]
 8011344:	b29a      	uxth	r2, r3
 8011346:	4b10      	ldr	r3, [pc, #64]	@ (8011388 <tcp_parseopt+0xe8>)
 8011348:	881b      	ldrh	r3, [r3, #0]
 801134a:	4413      	add	r3, r2
 801134c:	b29b      	uxth	r3, r3
 801134e:	3b02      	subs	r3, #2
 8011350:	b29a      	uxth	r2, r3
 8011352:	4b0d      	ldr	r3, [pc, #52]	@ (8011388 <tcp_parseopt+0xe8>)
 8011354:	801a      	strh	r2, [r3, #0]
 8011356:	e000      	b.n	801135a <tcp_parseopt+0xba>
          break;
 8011358:	bf00      	nop
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 801135a:	4b0b      	ldr	r3, [pc, #44]	@ (8011388 <tcp_parseopt+0xe8>)
 801135c:	881a      	ldrh	r2, [r3, #0]
 801135e:	4b09      	ldr	r3, [pc, #36]	@ (8011384 <tcp_parseopt+0xe4>)
 8011360:	881b      	ldrh	r3, [r3, #0]
 8011362:	429a      	cmp	r2, r3
 8011364:	d3b2      	bcc.n	80112cc <tcp_parseopt+0x2c>
 8011366:	e004      	b.n	8011372 <tcp_parseopt+0xd2>
          return;
 8011368:	bf00      	nop
 801136a:	e002      	b.n	8011372 <tcp_parseopt+0xd2>
            return;
 801136c:	bf00      	nop
 801136e:	e000      	b.n	8011372 <tcp_parseopt+0xd2>
            return;
 8011370:	bf00      	nop
      }
    }
  }
}
 8011372:	3710      	adds	r7, #16
 8011374:	46bd      	mov	sp, r7
 8011376:	bd80      	pop	{r7, pc}
 8011378:	08018fc4 	.word	0x08018fc4
 801137c:	08019428 	.word	0x08019428
 8011380:	08019010 	.word	0x08019010
 8011384:	24007e24 	.word	0x24007e24
 8011388:	24007e2c 	.word	0x24007e2c

0801138c <tcp_trigger_input_pcb_close>:

void
tcp_trigger_input_pcb_close(void)
{
 801138c:	b480      	push	{r7}
 801138e:	af00      	add	r7, sp, #0
  recv_flags |= TF_CLOSED;
 8011390:	4b05      	ldr	r3, [pc, #20]	@ (80113a8 <tcp_trigger_input_pcb_close+0x1c>)
 8011392:	781b      	ldrb	r3, [r3, #0]
 8011394:	f043 0310 	orr.w	r3, r3, #16
 8011398:	b2da      	uxtb	r2, r3
 801139a:	4b03      	ldr	r3, [pc, #12]	@ (80113a8 <tcp_trigger_input_pcb_close+0x1c>)
 801139c:	701a      	strb	r2, [r3, #0]
}
 801139e:	bf00      	nop
 80113a0:	46bd      	mov	sp, r7
 80113a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80113a6:	4770      	bx	lr
 80113a8:	24007e3d 	.word	0x24007e3d

080113ac <tcp_route>:
static err_t tcp_output_segment(struct tcp_seg *seg, struct tcp_pcb *pcb, struct netif *netif);

/* tcp_route: common code that returns a fixed bound netif or calls ip_route */
static struct netif *
tcp_route(const struct tcp_pcb *pcb, const ip_addr_t *src, const ip_addr_t *dst)
{
 80113ac:	b580      	push	{r7, lr}
 80113ae:	b084      	sub	sp, #16
 80113b0:	af00      	add	r7, sp, #0
 80113b2:	60f8      	str	r0, [r7, #12]
 80113b4:	60b9      	str	r1, [r7, #8]
 80113b6:	607a      	str	r2, [r7, #4]
  LWIP_UNUSED_ARG(src); /* in case IPv4-only and source-based routing is disabled */

  if ((pcb != NULL) && (pcb->netif_idx != NETIF_NO_INDEX)) {
 80113b8:	68fb      	ldr	r3, [r7, #12]
 80113ba:	2b00      	cmp	r3, #0
 80113bc:	d00a      	beq.n	80113d4 <tcp_route+0x28>
 80113be:	68fb      	ldr	r3, [r7, #12]
 80113c0:	7a1b      	ldrb	r3, [r3, #8]
 80113c2:	2b00      	cmp	r3, #0
 80113c4:	d006      	beq.n	80113d4 <tcp_route+0x28>
    return netif_get_by_index(pcb->netif_idx);
 80113c6:	68fb      	ldr	r3, [r7, #12]
 80113c8:	7a1b      	ldrb	r3, [r3, #8]
 80113ca:	4618      	mov	r0, r3
 80113cc:	f7fb fa78 	bl	800c8c0 <netif_get_by_index>
 80113d0:	4603      	mov	r3, r0
 80113d2:	e003      	b.n	80113dc <tcp_route+0x30>
  } else {
    return ip_route(src, dst);
 80113d4:	6878      	ldr	r0, [r7, #4]
 80113d6:	f003 f9b9 	bl	801474c <ip4_route>
 80113da:	4603      	mov	r3, r0
  }
}
 80113dc:	4618      	mov	r0, r3
 80113de:	3710      	adds	r7, #16
 80113e0:	46bd      	mov	sp, r7
 80113e2:	bd80      	pop	{r7, pc}

080113e4 <tcp_create_segment>:
 * The TCP header is filled in except ackno and wnd.
 * p is freed on failure.
 */
static struct tcp_seg *
tcp_create_segment(const struct tcp_pcb *pcb, struct pbuf *p, u8_t hdrflags, u32_t seqno, u8_t optflags)
{
 80113e4:	b590      	push	{r4, r7, lr}
 80113e6:	b087      	sub	sp, #28
 80113e8:	af00      	add	r7, sp, #0
 80113ea:	60f8      	str	r0, [r7, #12]
 80113ec:	60b9      	str	r1, [r7, #8]
 80113ee:	603b      	str	r3, [r7, #0]
 80113f0:	4613      	mov	r3, r2
 80113f2:	71fb      	strb	r3, [r7, #7]
  struct tcp_seg *seg;
  u8_t optlen;

  LWIP_ASSERT("tcp_create_segment: invalid pcb", pcb != NULL);
 80113f4:	68fb      	ldr	r3, [r7, #12]
 80113f6:	2b00      	cmp	r3, #0
 80113f8:	d105      	bne.n	8011406 <tcp_create_segment+0x22>
 80113fa:	4b43      	ldr	r3, [pc, #268]	@ (8011508 <tcp_create_segment+0x124>)
 80113fc:	22a3      	movs	r2, #163	@ 0xa3
 80113fe:	4943      	ldr	r1, [pc, #268]	@ (801150c <tcp_create_segment+0x128>)
 8011400:	4843      	ldr	r0, [pc, #268]	@ (8011510 <tcp_create_segment+0x12c>)
 8011402:	f005 fa4b 	bl	801689c <iprintf>
  LWIP_ASSERT("tcp_create_segment: invalid pbuf", p != NULL);
 8011406:	68bb      	ldr	r3, [r7, #8]
 8011408:	2b00      	cmp	r3, #0
 801140a:	d105      	bne.n	8011418 <tcp_create_segment+0x34>
 801140c:	4b3e      	ldr	r3, [pc, #248]	@ (8011508 <tcp_create_segment+0x124>)
 801140e:	22a4      	movs	r2, #164	@ 0xa4
 8011410:	4940      	ldr	r1, [pc, #256]	@ (8011514 <tcp_create_segment+0x130>)
 8011412:	483f      	ldr	r0, [pc, #252]	@ (8011510 <tcp_create_segment+0x12c>)
 8011414:	f005 fa42 	bl	801689c <iprintf>

  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 8011418:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 801141c:	009b      	lsls	r3, r3, #2
 801141e:	b2db      	uxtb	r3, r3
 8011420:	f003 0304 	and.w	r3, r3, #4
 8011424:	75fb      	strb	r3, [r7, #23]

  if ((seg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG)) == NULL) {
 8011426:	2003      	movs	r0, #3
 8011428:	f7fa feb2 	bl	800c190 <memp_malloc>
 801142c:	6138      	str	r0, [r7, #16]
 801142e:	693b      	ldr	r3, [r7, #16]
 8011430:	2b00      	cmp	r3, #0
 8011432:	d104      	bne.n	801143e <tcp_create_segment+0x5a>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_create_segment: no memory.\n"));
    pbuf_free(p);
 8011434:	68b8      	ldr	r0, [r7, #8]
 8011436:	f7fb fdcf 	bl	800cfd8 <pbuf_free>
    return NULL;
 801143a:	2300      	movs	r3, #0
 801143c:	e060      	b.n	8011500 <tcp_create_segment+0x11c>
  }
  seg->flags = optflags;
 801143e:	693b      	ldr	r3, [r7, #16]
 8011440:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 8011444:	729a      	strb	r2, [r3, #10]
  seg->next = NULL;
 8011446:	693b      	ldr	r3, [r7, #16]
 8011448:	2200      	movs	r2, #0
 801144a:	601a      	str	r2, [r3, #0]
  seg->p = p;
 801144c:	693b      	ldr	r3, [r7, #16]
 801144e:	68ba      	ldr	r2, [r7, #8]
 8011450:	605a      	str	r2, [r3, #4]
  LWIP_ASSERT("p->tot_len >= optlen", p->tot_len >= optlen);
 8011452:	68bb      	ldr	r3, [r7, #8]
 8011454:	891a      	ldrh	r2, [r3, #8]
 8011456:	7dfb      	ldrb	r3, [r7, #23]
 8011458:	b29b      	uxth	r3, r3
 801145a:	429a      	cmp	r2, r3
 801145c:	d205      	bcs.n	801146a <tcp_create_segment+0x86>
 801145e:	4b2a      	ldr	r3, [pc, #168]	@ (8011508 <tcp_create_segment+0x124>)
 8011460:	22b0      	movs	r2, #176	@ 0xb0
 8011462:	492d      	ldr	r1, [pc, #180]	@ (8011518 <tcp_create_segment+0x134>)
 8011464:	482a      	ldr	r0, [pc, #168]	@ (8011510 <tcp_create_segment+0x12c>)
 8011466:	f005 fa19 	bl	801689c <iprintf>
  seg->len = p->tot_len - optlen;
 801146a:	68bb      	ldr	r3, [r7, #8]
 801146c:	891a      	ldrh	r2, [r3, #8]
 801146e:	7dfb      	ldrb	r3, [r7, #23]
 8011470:	b29b      	uxth	r3, r3
 8011472:	1ad3      	subs	r3, r2, r3
 8011474:	b29a      	uxth	r2, r3
 8011476:	693b      	ldr	r3, [r7, #16]
 8011478:	811a      	strh	r2, [r3, #8]
  LWIP_ASSERT("invalid optflags passed: TF_SEG_DATA_CHECKSUMMED",
              (optflags & TF_SEG_DATA_CHECKSUMMED) == 0);
#endif /* TCP_CHECKSUM_ON_COPY */

  /* build TCP header */
  if (pbuf_add_header(p, TCP_HLEN)) {
 801147a:	2114      	movs	r1, #20
 801147c:	68b8      	ldr	r0, [r7, #8]
 801147e:	f7fb fd15 	bl	800ceac <pbuf_add_header>
 8011482:	4603      	mov	r3, r0
 8011484:	2b00      	cmp	r3, #0
 8011486:	d004      	beq.n	8011492 <tcp_create_segment+0xae>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_create_segment: no room for TCP header in pbuf.\n"));
    TCP_STATS_INC(tcp.err);
    tcp_seg_free(seg);
 8011488:	6938      	ldr	r0, [r7, #16]
 801148a:	f7fd f8ce 	bl	800e62a <tcp_seg_free>
    return NULL;
 801148e:	2300      	movs	r3, #0
 8011490:	e036      	b.n	8011500 <tcp_create_segment+0x11c>
  }
  seg->tcphdr = (struct tcp_hdr *)seg->p->payload;
 8011492:	693b      	ldr	r3, [r7, #16]
 8011494:	685b      	ldr	r3, [r3, #4]
 8011496:	685a      	ldr	r2, [r3, #4]
 8011498:	693b      	ldr	r3, [r7, #16]
 801149a:	60da      	str	r2, [r3, #12]
  seg->tcphdr->src = lwip_htons(pcb->local_port);
 801149c:	68fb      	ldr	r3, [r7, #12]
 801149e:	8ada      	ldrh	r2, [r3, #22]
 80114a0:	693b      	ldr	r3, [r7, #16]
 80114a2:	68dc      	ldr	r4, [r3, #12]
 80114a4:	4610      	mov	r0, r2
 80114a6:	f7fa f8f5 	bl	800b694 <lwip_htons>
 80114aa:	4603      	mov	r3, r0
 80114ac:	8023      	strh	r3, [r4, #0]
  seg->tcphdr->dest = lwip_htons(pcb->remote_port);
 80114ae:	68fb      	ldr	r3, [r7, #12]
 80114b0:	8b1a      	ldrh	r2, [r3, #24]
 80114b2:	693b      	ldr	r3, [r7, #16]
 80114b4:	68dc      	ldr	r4, [r3, #12]
 80114b6:	4610      	mov	r0, r2
 80114b8:	f7fa f8ec 	bl	800b694 <lwip_htons>
 80114bc:	4603      	mov	r3, r0
 80114be:	8063      	strh	r3, [r4, #2]
  seg->tcphdr->seqno = lwip_htonl(seqno);
 80114c0:	693b      	ldr	r3, [r7, #16]
 80114c2:	68dc      	ldr	r4, [r3, #12]
 80114c4:	6838      	ldr	r0, [r7, #0]
 80114c6:	f7fa f8fb 	bl	800b6c0 <lwip_htonl>
 80114ca:	4603      	mov	r3, r0
 80114cc:	6063      	str	r3, [r4, #4]
  /* ackno is set in tcp_output */
  TCPH_HDRLEN_FLAGS_SET(seg->tcphdr, (5 + optlen / 4), hdrflags);
 80114ce:	7dfb      	ldrb	r3, [r7, #23]
 80114d0:	089b      	lsrs	r3, r3, #2
 80114d2:	b2db      	uxtb	r3, r3
 80114d4:	3305      	adds	r3, #5
 80114d6:	b29b      	uxth	r3, r3
 80114d8:	031b      	lsls	r3, r3, #12
 80114da:	b29a      	uxth	r2, r3
 80114dc:	79fb      	ldrb	r3, [r7, #7]
 80114de:	b29b      	uxth	r3, r3
 80114e0:	4313      	orrs	r3, r2
 80114e2:	b29a      	uxth	r2, r3
 80114e4:	693b      	ldr	r3, [r7, #16]
 80114e6:	68dc      	ldr	r4, [r3, #12]
 80114e8:	4610      	mov	r0, r2
 80114ea:	f7fa f8d3 	bl	800b694 <lwip_htons>
 80114ee:	4603      	mov	r3, r0
 80114f0:	81a3      	strh	r3, [r4, #12]
  /* wnd and chksum are set in tcp_output */
  seg->tcphdr->urgp = 0;
 80114f2:	693b      	ldr	r3, [r7, #16]
 80114f4:	68db      	ldr	r3, [r3, #12]
 80114f6:	2200      	movs	r2, #0
 80114f8:	749a      	strb	r2, [r3, #18]
 80114fa:	2200      	movs	r2, #0
 80114fc:	74da      	strb	r2, [r3, #19]
  return seg;
 80114fe:	693b      	ldr	r3, [r7, #16]
}
 8011500:	4618      	mov	r0, r3
 8011502:	371c      	adds	r7, #28
 8011504:	46bd      	mov	sp, r7
 8011506:	bd90      	pop	{r4, r7, pc}
 8011508:	08019444 	.word	0x08019444
 801150c:	08019478 	.word	0x08019478
 8011510:	08019498 	.word	0x08019498
 8011514:	080194c0 	.word	0x080194c0
 8011518:	080194e4 	.word	0x080194e4

0801151c <tcp_split_unsent_seg>:
 * @param pcb the tcp_pcb for which to split the unsent head
 * @param split the amount of payload to remain in the head
 */
err_t
tcp_split_unsent_seg(struct tcp_pcb *pcb, u16_t split)
{
 801151c:	b590      	push	{r4, r7, lr}
 801151e:	b08b      	sub	sp, #44	@ 0x2c
 8011520:	af02      	add	r7, sp, #8
 8011522:	6078      	str	r0, [r7, #4]
 8011524:	460b      	mov	r3, r1
 8011526:	807b      	strh	r3, [r7, #2]
  struct tcp_seg *seg = NULL, *useg = NULL;
 8011528:	2300      	movs	r3, #0
 801152a:	61fb      	str	r3, [r7, #28]
 801152c:	2300      	movs	r3, #0
 801152e:	617b      	str	r3, [r7, #20]
  struct pbuf *p = NULL;
 8011530:	2300      	movs	r3, #0
 8011532:	613b      	str	r3, [r7, #16]
  u16_t chksum = 0;
  u8_t chksum_swapped = 0;
  struct pbuf *q;
#endif /* TCP_CHECKSUM_ON_COPY */

  LWIP_ASSERT("tcp_split_unsent_seg: invalid pcb", pcb != NULL);
 8011534:	687b      	ldr	r3, [r7, #4]
 8011536:	2b00      	cmp	r3, #0
 8011538:	d106      	bne.n	8011548 <tcp_split_unsent_seg+0x2c>
 801153a:	4b95      	ldr	r3, [pc, #596]	@ (8011790 <tcp_split_unsent_seg+0x274>)
 801153c:	f240 324b 	movw	r2, #843	@ 0x34b
 8011540:	4994      	ldr	r1, [pc, #592]	@ (8011794 <tcp_split_unsent_seg+0x278>)
 8011542:	4895      	ldr	r0, [pc, #596]	@ (8011798 <tcp_split_unsent_seg+0x27c>)
 8011544:	f005 f9aa 	bl	801689c <iprintf>

  useg = pcb->unsent;
 8011548:	687b      	ldr	r3, [r7, #4]
 801154a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801154c:	617b      	str	r3, [r7, #20]
  if (useg == NULL) {
 801154e:	697b      	ldr	r3, [r7, #20]
 8011550:	2b00      	cmp	r3, #0
 8011552:	d102      	bne.n	801155a <tcp_split_unsent_seg+0x3e>
    return ERR_MEM;
 8011554:	f04f 33ff 	mov.w	r3, #4294967295
 8011558:	e116      	b.n	8011788 <tcp_split_unsent_seg+0x26c>
  }

  if (split == 0) {
 801155a:	887b      	ldrh	r3, [r7, #2]
 801155c:	2b00      	cmp	r3, #0
 801155e:	d109      	bne.n	8011574 <tcp_split_unsent_seg+0x58>
    LWIP_ASSERT("Can't split segment into length 0", 0);
 8011560:	4b8b      	ldr	r3, [pc, #556]	@ (8011790 <tcp_split_unsent_seg+0x274>)
 8011562:	f240 3253 	movw	r2, #851	@ 0x353
 8011566:	498d      	ldr	r1, [pc, #564]	@ (801179c <tcp_split_unsent_seg+0x280>)
 8011568:	488b      	ldr	r0, [pc, #556]	@ (8011798 <tcp_split_unsent_seg+0x27c>)
 801156a:	f005 f997 	bl	801689c <iprintf>
    return ERR_VAL;
 801156e:	f06f 0305 	mvn.w	r3, #5
 8011572:	e109      	b.n	8011788 <tcp_split_unsent_seg+0x26c>
  }

  if (useg->len <= split) {
 8011574:	697b      	ldr	r3, [r7, #20]
 8011576:	891b      	ldrh	r3, [r3, #8]
 8011578:	887a      	ldrh	r2, [r7, #2]
 801157a:	429a      	cmp	r2, r3
 801157c:	d301      	bcc.n	8011582 <tcp_split_unsent_seg+0x66>
    return ERR_OK;
 801157e:	2300      	movs	r3, #0
 8011580:	e102      	b.n	8011788 <tcp_split_unsent_seg+0x26c>
  }

  LWIP_ASSERT("split <= mss", split <= pcb->mss);
 8011582:	687b      	ldr	r3, [r7, #4]
 8011584:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8011586:	887a      	ldrh	r2, [r7, #2]
 8011588:	429a      	cmp	r2, r3
 801158a:	d906      	bls.n	801159a <tcp_split_unsent_seg+0x7e>
 801158c:	4b80      	ldr	r3, [pc, #512]	@ (8011790 <tcp_split_unsent_seg+0x274>)
 801158e:	f240 325b 	movw	r2, #859	@ 0x35b
 8011592:	4983      	ldr	r1, [pc, #524]	@ (80117a0 <tcp_split_unsent_seg+0x284>)
 8011594:	4880      	ldr	r0, [pc, #512]	@ (8011798 <tcp_split_unsent_seg+0x27c>)
 8011596:	f005 f981 	bl	801689c <iprintf>
  LWIP_ASSERT("useg->len > 0", useg->len > 0);
 801159a:	697b      	ldr	r3, [r7, #20]
 801159c:	891b      	ldrh	r3, [r3, #8]
 801159e:	2b00      	cmp	r3, #0
 80115a0:	d106      	bne.n	80115b0 <tcp_split_unsent_seg+0x94>
 80115a2:	4b7b      	ldr	r3, [pc, #492]	@ (8011790 <tcp_split_unsent_seg+0x274>)
 80115a4:	f44f 7257 	mov.w	r2, #860	@ 0x35c
 80115a8:	497e      	ldr	r1, [pc, #504]	@ (80117a4 <tcp_split_unsent_seg+0x288>)
 80115aa:	487b      	ldr	r0, [pc, #492]	@ (8011798 <tcp_split_unsent_seg+0x27c>)
 80115ac:	f005 f976 	bl	801689c <iprintf>
   * to split this packet so we may actually exceed the max value by
   * one!
   */
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue: split_unsent_seg: %u\n", (unsigned int)pcb->snd_queuelen));

  optflags = useg->flags;
 80115b0:	697b      	ldr	r3, [r7, #20]
 80115b2:	7a9b      	ldrb	r3, [r3, #10]
 80115b4:	73fb      	strb	r3, [r7, #15]
#if TCP_CHECKSUM_ON_COPY
  /* Remove since checksum is not stored until after tcp_create_segment() */
  optflags &= ~TF_SEG_DATA_CHECKSUMMED;
#endif /* TCP_CHECKSUM_ON_COPY */
  optlen = LWIP_TCP_OPT_LENGTH(optflags);
 80115b6:	7bfb      	ldrb	r3, [r7, #15]
 80115b8:	009b      	lsls	r3, r3, #2
 80115ba:	b2db      	uxtb	r3, r3
 80115bc:	f003 0304 	and.w	r3, r3, #4
 80115c0:	73bb      	strb	r3, [r7, #14]
  remainder = useg->len - split;
 80115c2:	697b      	ldr	r3, [r7, #20]
 80115c4:	891a      	ldrh	r2, [r3, #8]
 80115c6:	887b      	ldrh	r3, [r7, #2]
 80115c8:	1ad3      	subs	r3, r2, r3
 80115ca:	81bb      	strh	r3, [r7, #12]

  /* Create new pbuf for the remainder of the split */
  p = pbuf_alloc(PBUF_TRANSPORT, remainder + optlen, PBUF_RAM);
 80115cc:	7bbb      	ldrb	r3, [r7, #14]
 80115ce:	b29a      	uxth	r2, r3
 80115d0:	89bb      	ldrh	r3, [r7, #12]
 80115d2:	4413      	add	r3, r2
 80115d4:	b29b      	uxth	r3, r3
 80115d6:	f44f 7220 	mov.w	r2, #640	@ 0x280
 80115da:	4619      	mov	r1, r3
 80115dc:	2036      	movs	r0, #54	@ 0x36
 80115de:	f7fb fa19 	bl	800ca14 <pbuf_alloc>
 80115e2:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 80115e4:	693b      	ldr	r3, [r7, #16]
 80115e6:	2b00      	cmp	r3, #0
 80115e8:	f000 80b7 	beq.w	801175a <tcp_split_unsent_seg+0x23e>
                ("tcp_split_unsent_seg: could not allocate memory for pbuf remainder %u\n", remainder));
    goto memerr;
  }

  /* Offset into the original pbuf is past TCP/IP headers, options, and split amount */
  offset = useg->p->tot_len - useg->len + split;
 80115ec:	697b      	ldr	r3, [r7, #20]
 80115ee:	685b      	ldr	r3, [r3, #4]
 80115f0:	891a      	ldrh	r2, [r3, #8]
 80115f2:	697b      	ldr	r3, [r7, #20]
 80115f4:	891b      	ldrh	r3, [r3, #8]
 80115f6:	1ad3      	subs	r3, r2, r3
 80115f8:	b29a      	uxth	r2, r3
 80115fa:	887b      	ldrh	r3, [r7, #2]
 80115fc:	4413      	add	r3, r2
 80115fe:	817b      	strh	r3, [r7, #10]
  /* Copy remainder into new pbuf, headers and options will not be filled out */
  if (pbuf_copy_partial(useg->p, (u8_t *)p->payload + optlen, remainder, offset ) != remainder) {
 8011600:	697b      	ldr	r3, [r7, #20]
 8011602:	6858      	ldr	r0, [r3, #4]
 8011604:	693b      	ldr	r3, [r7, #16]
 8011606:	685a      	ldr	r2, [r3, #4]
 8011608:	7bbb      	ldrb	r3, [r7, #14]
 801160a:	18d1      	adds	r1, r2, r3
 801160c:	897b      	ldrh	r3, [r7, #10]
 801160e:	89ba      	ldrh	r2, [r7, #12]
 8011610:	f7fb fee8 	bl	800d3e4 <pbuf_copy_partial>
 8011614:	4603      	mov	r3, r0
 8011616:	461a      	mov	r2, r3
 8011618:	89bb      	ldrh	r3, [r7, #12]
 801161a:	4293      	cmp	r3, r2
 801161c:	f040 809f 	bne.w	801175e <tcp_split_unsent_seg+0x242>
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Options are created when calling tcp_output() */

  /* Migrate flags from original segment */
  split_flags = TCPH_FLAGS(useg->tcphdr);
 8011620:	697b      	ldr	r3, [r7, #20]
 8011622:	68db      	ldr	r3, [r3, #12]
 8011624:	899b      	ldrh	r3, [r3, #12]
 8011626:	b29b      	uxth	r3, r3
 8011628:	4618      	mov	r0, r3
 801162a:	f7fa f833 	bl	800b694 <lwip_htons>
 801162e:	4603      	mov	r3, r0
 8011630:	b2db      	uxtb	r3, r3
 8011632:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8011636:	76fb      	strb	r3, [r7, #27]
  remainder_flags = 0; /* ACK added in tcp_output() */
 8011638:	2300      	movs	r3, #0
 801163a:	76bb      	strb	r3, [r7, #26]

  if (split_flags & TCP_PSH) {
 801163c:	7efb      	ldrb	r3, [r7, #27]
 801163e:	f003 0308 	and.w	r3, r3, #8
 8011642:	2b00      	cmp	r3, #0
 8011644:	d007      	beq.n	8011656 <tcp_split_unsent_seg+0x13a>
    split_flags &= ~TCP_PSH;
 8011646:	7efb      	ldrb	r3, [r7, #27]
 8011648:	f023 0308 	bic.w	r3, r3, #8
 801164c:	76fb      	strb	r3, [r7, #27]
    remainder_flags |= TCP_PSH;
 801164e:	7ebb      	ldrb	r3, [r7, #26]
 8011650:	f043 0308 	orr.w	r3, r3, #8
 8011654:	76bb      	strb	r3, [r7, #26]
  }
  if (split_flags & TCP_FIN) {
 8011656:	7efb      	ldrb	r3, [r7, #27]
 8011658:	f003 0301 	and.w	r3, r3, #1
 801165c:	2b00      	cmp	r3, #0
 801165e:	d007      	beq.n	8011670 <tcp_split_unsent_seg+0x154>
    split_flags &= ~TCP_FIN;
 8011660:	7efb      	ldrb	r3, [r7, #27]
 8011662:	f023 0301 	bic.w	r3, r3, #1
 8011666:	76fb      	strb	r3, [r7, #27]
    remainder_flags |= TCP_FIN;
 8011668:	7ebb      	ldrb	r3, [r7, #26]
 801166a:	f043 0301 	orr.w	r3, r3, #1
 801166e:	76bb      	strb	r3, [r7, #26]
  }
  /* SYN should be left on split, RST should not be present with data */

  seg = tcp_create_segment(pcb, p, remainder_flags, lwip_ntohl(useg->tcphdr->seqno) + split, optflags);
 8011670:	697b      	ldr	r3, [r7, #20]
 8011672:	68db      	ldr	r3, [r3, #12]
 8011674:	685b      	ldr	r3, [r3, #4]
 8011676:	4618      	mov	r0, r3
 8011678:	f7fa f822 	bl	800b6c0 <lwip_htonl>
 801167c:	4602      	mov	r2, r0
 801167e:	887b      	ldrh	r3, [r7, #2]
 8011680:	18d1      	adds	r1, r2, r3
 8011682:	7eba      	ldrb	r2, [r7, #26]
 8011684:	7bfb      	ldrb	r3, [r7, #15]
 8011686:	9300      	str	r3, [sp, #0]
 8011688:	460b      	mov	r3, r1
 801168a:	6939      	ldr	r1, [r7, #16]
 801168c:	6878      	ldr	r0, [r7, #4]
 801168e:	f7ff fea9 	bl	80113e4 <tcp_create_segment>
 8011692:	61f8      	str	r0, [r7, #28]
  if (seg == NULL) {
 8011694:	69fb      	ldr	r3, [r7, #28]
 8011696:	2b00      	cmp	r3, #0
 8011698:	d063      	beq.n	8011762 <tcp_split_unsent_seg+0x246>
  seg->chksum_swapped = chksum_swapped;
  seg->flags |= TF_SEG_DATA_CHECKSUMMED;
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Remove this segment from the queue since trimming it may free pbufs */
  pcb->snd_queuelen -= pbuf_clen(useg->p);
 801169a:	697b      	ldr	r3, [r7, #20]
 801169c:	685b      	ldr	r3, [r3, #4]
 801169e:	4618      	mov	r0, r3
 80116a0:	f7fb fd28 	bl	800d0f4 <pbuf_clen>
 80116a4:	4603      	mov	r3, r0
 80116a6:	461a      	mov	r2, r3
 80116a8:	687b      	ldr	r3, [r7, #4]
 80116aa:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 80116ae:	1a9b      	subs	r3, r3, r2
 80116b0:	b29a      	uxth	r2, r3
 80116b2:	687b      	ldr	r3, [r7, #4]
 80116b4:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66

  /* Trim the original pbuf into our split size.  At this point our remainder segment must be setup
  successfully because we are modifying the original segment */
  pbuf_realloc(useg->p, useg->p->tot_len - remainder);
 80116b8:	697b      	ldr	r3, [r7, #20]
 80116ba:	6858      	ldr	r0, [r3, #4]
 80116bc:	697b      	ldr	r3, [r7, #20]
 80116be:	685b      	ldr	r3, [r3, #4]
 80116c0:	891a      	ldrh	r2, [r3, #8]
 80116c2:	89bb      	ldrh	r3, [r7, #12]
 80116c4:	1ad3      	subs	r3, r2, r3
 80116c6:	b29b      	uxth	r3, r3
 80116c8:	4619      	mov	r1, r3
 80116ca:	f7fb fb01 	bl	800ccd0 <pbuf_realloc>
  useg->len -= remainder;
 80116ce:	697b      	ldr	r3, [r7, #20]
 80116d0:	891a      	ldrh	r2, [r3, #8]
 80116d2:	89bb      	ldrh	r3, [r7, #12]
 80116d4:	1ad3      	subs	r3, r2, r3
 80116d6:	b29a      	uxth	r2, r3
 80116d8:	697b      	ldr	r3, [r7, #20]
 80116da:	811a      	strh	r2, [r3, #8]
  TCPH_SET_FLAG(useg->tcphdr, split_flags);
 80116dc:	697b      	ldr	r3, [r7, #20]
 80116de:	68db      	ldr	r3, [r3, #12]
 80116e0:	899b      	ldrh	r3, [r3, #12]
 80116e2:	b29c      	uxth	r4, r3
 80116e4:	7efb      	ldrb	r3, [r7, #27]
 80116e6:	b29b      	uxth	r3, r3
 80116e8:	4618      	mov	r0, r3
 80116ea:	f7f9 ffd3 	bl	800b694 <lwip_htons>
 80116ee:	4603      	mov	r3, r0
 80116f0:	461a      	mov	r2, r3
 80116f2:	697b      	ldr	r3, [r7, #20]
 80116f4:	68db      	ldr	r3, [r3, #12]
 80116f6:	4322      	orrs	r2, r4
 80116f8:	b292      	uxth	r2, r2
 80116fa:	819a      	strh	r2, [r3, #12]
  /* By trimming, realloc may have actually shrunk the pbuf, so clear oversize_left */
  useg->oversize_left = 0;
#endif /* TCP_OVERSIZE_DBGCHECK */

  /* Add back to the queue with new trimmed pbuf */
  pcb->snd_queuelen += pbuf_clen(useg->p);
 80116fc:	697b      	ldr	r3, [r7, #20]
 80116fe:	685b      	ldr	r3, [r3, #4]
 8011700:	4618      	mov	r0, r3
 8011702:	f7fb fcf7 	bl	800d0f4 <pbuf_clen>
 8011706:	4603      	mov	r3, r0
 8011708:	461a      	mov	r2, r3
 801170a:	687b      	ldr	r3, [r7, #4]
 801170c:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8011710:	4413      	add	r3, r2
 8011712:	b29a      	uxth	r2, r3
 8011714:	687b      	ldr	r3, [r7, #4]
 8011716:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Update number of segments on the queues. Note that length now may
   * exceed TCP_SND_QUEUELEN! We don't have to touch pcb->snd_buf
   * because the total amount of data is constant when packet is split */
  pcb->snd_queuelen += pbuf_clen(seg->p);
 801171a:	69fb      	ldr	r3, [r7, #28]
 801171c:	685b      	ldr	r3, [r3, #4]
 801171e:	4618      	mov	r0, r3
 8011720:	f7fb fce8 	bl	800d0f4 <pbuf_clen>
 8011724:	4603      	mov	r3, r0
 8011726:	461a      	mov	r2, r3
 8011728:	687b      	ldr	r3, [r7, #4]
 801172a:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 801172e:	4413      	add	r3, r2
 8011730:	b29a      	uxth	r2, r3
 8011732:	687b      	ldr	r3, [r7, #4]
 8011734:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66

  /* Finally insert remainder into queue after split (which stays head) */
  seg->next = useg->next;
 8011738:	697b      	ldr	r3, [r7, #20]
 801173a:	681a      	ldr	r2, [r3, #0]
 801173c:	69fb      	ldr	r3, [r7, #28]
 801173e:	601a      	str	r2, [r3, #0]
  useg->next = seg;
 8011740:	697b      	ldr	r3, [r7, #20]
 8011742:	69fa      	ldr	r2, [r7, #28]
 8011744:	601a      	str	r2, [r3, #0]

#if TCP_OVERSIZE
  /* If remainder is last segment on the unsent, ensure we clear the oversize amount
   * because the remainder is always sized to the exact remaining amount */
  if (seg->next == NULL) {
 8011746:	69fb      	ldr	r3, [r7, #28]
 8011748:	681b      	ldr	r3, [r3, #0]
 801174a:	2b00      	cmp	r3, #0
 801174c:	d103      	bne.n	8011756 <tcp_split_unsent_seg+0x23a>
    pcb->unsent_oversize = 0;
 801174e:	687b      	ldr	r3, [r7, #4]
 8011750:	2200      	movs	r2, #0
 8011752:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  }
#endif /* TCP_OVERSIZE */

  return ERR_OK;
 8011756:	2300      	movs	r3, #0
 8011758:	e016      	b.n	8011788 <tcp_split_unsent_seg+0x26c>
    goto memerr;
 801175a:	bf00      	nop
 801175c:	e002      	b.n	8011764 <tcp_split_unsent_seg+0x248>
    goto memerr;
 801175e:	bf00      	nop
 8011760:	e000      	b.n	8011764 <tcp_split_unsent_seg+0x248>
    goto memerr;
 8011762:	bf00      	nop
memerr:
  TCP_STATS_INC(tcp.memerr);

  LWIP_ASSERT("seg == NULL", seg == NULL);
 8011764:	69fb      	ldr	r3, [r7, #28]
 8011766:	2b00      	cmp	r3, #0
 8011768:	d006      	beq.n	8011778 <tcp_split_unsent_seg+0x25c>
 801176a:	4b09      	ldr	r3, [pc, #36]	@ (8011790 <tcp_split_unsent_seg+0x274>)
 801176c:	f44f 7276 	mov.w	r2, #984	@ 0x3d8
 8011770:	490d      	ldr	r1, [pc, #52]	@ (80117a8 <tcp_split_unsent_seg+0x28c>)
 8011772:	4809      	ldr	r0, [pc, #36]	@ (8011798 <tcp_split_unsent_seg+0x27c>)
 8011774:	f005 f892 	bl	801689c <iprintf>
  if (p != NULL) {
 8011778:	693b      	ldr	r3, [r7, #16]
 801177a:	2b00      	cmp	r3, #0
 801177c:	d002      	beq.n	8011784 <tcp_split_unsent_seg+0x268>
    pbuf_free(p);
 801177e:	6938      	ldr	r0, [r7, #16]
 8011780:	f7fb fc2a 	bl	800cfd8 <pbuf_free>
  }

  return ERR_MEM;
 8011784:	f04f 33ff 	mov.w	r3, #4294967295
}
 8011788:	4618      	mov	r0, r3
 801178a:	3724      	adds	r7, #36	@ 0x24
 801178c:	46bd      	mov	sp, r7
 801178e:	bd90      	pop	{r4, r7, pc}
 8011790:	08019444 	.word	0x08019444
 8011794:	080197d8 	.word	0x080197d8
 8011798:	08019498 	.word	0x08019498
 801179c:	080197fc 	.word	0x080197fc
 80117a0:	08019820 	.word	0x08019820
 80117a4:	08019830 	.word	0x08019830
 80117a8:	08019840 	.word	0x08019840

080117ac <tcp_send_fin>:
 * @param pcb the tcp_pcb over which to send a segment
 * @return ERR_OK if sent, another err_t otherwise
 */
err_t
tcp_send_fin(struct tcp_pcb *pcb)
{
 80117ac:	b590      	push	{r4, r7, lr}
 80117ae:	b085      	sub	sp, #20
 80117b0:	af00      	add	r7, sp, #0
 80117b2:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_send_fin: invalid pcb", pcb != NULL);
 80117b4:	687b      	ldr	r3, [r7, #4]
 80117b6:	2b00      	cmp	r3, #0
 80117b8:	d106      	bne.n	80117c8 <tcp_send_fin+0x1c>
 80117ba:	4b21      	ldr	r3, [pc, #132]	@ (8011840 <tcp_send_fin+0x94>)
 80117bc:	f240 32eb 	movw	r2, #1003	@ 0x3eb
 80117c0:	4920      	ldr	r1, [pc, #128]	@ (8011844 <tcp_send_fin+0x98>)
 80117c2:	4821      	ldr	r0, [pc, #132]	@ (8011848 <tcp_send_fin+0x9c>)
 80117c4:	f005 f86a 	bl	801689c <iprintf>

  /* first, try to add the fin to the last unsent segment */
  if (pcb->unsent != NULL) {
 80117c8:	687b      	ldr	r3, [r7, #4]
 80117ca:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80117cc:	2b00      	cmp	r3, #0
 80117ce:	d02e      	beq.n	801182e <tcp_send_fin+0x82>
    struct tcp_seg *last_unsent;
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 80117d0:	687b      	ldr	r3, [r7, #4]
 80117d2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80117d4:	60fb      	str	r3, [r7, #12]
 80117d6:	e002      	b.n	80117de <tcp_send_fin+0x32>
         last_unsent = last_unsent->next);
 80117d8:	68fb      	ldr	r3, [r7, #12]
 80117da:	681b      	ldr	r3, [r3, #0]
 80117dc:	60fb      	str	r3, [r7, #12]
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 80117de:	68fb      	ldr	r3, [r7, #12]
 80117e0:	681b      	ldr	r3, [r3, #0]
 80117e2:	2b00      	cmp	r3, #0
 80117e4:	d1f8      	bne.n	80117d8 <tcp_send_fin+0x2c>

    if ((TCPH_FLAGS(last_unsent->tcphdr) & (TCP_SYN | TCP_FIN | TCP_RST)) == 0) {
 80117e6:	68fb      	ldr	r3, [r7, #12]
 80117e8:	68db      	ldr	r3, [r3, #12]
 80117ea:	899b      	ldrh	r3, [r3, #12]
 80117ec:	b29b      	uxth	r3, r3
 80117ee:	4618      	mov	r0, r3
 80117f0:	f7f9 ff50 	bl	800b694 <lwip_htons>
 80117f4:	4603      	mov	r3, r0
 80117f6:	b2db      	uxtb	r3, r3
 80117f8:	f003 0307 	and.w	r3, r3, #7
 80117fc:	2b00      	cmp	r3, #0
 80117fe:	d116      	bne.n	801182e <tcp_send_fin+0x82>
      /* no SYN/FIN/RST flag in the header, we can add the FIN flag */
      TCPH_SET_FLAG(last_unsent->tcphdr, TCP_FIN);
 8011800:	68fb      	ldr	r3, [r7, #12]
 8011802:	68db      	ldr	r3, [r3, #12]
 8011804:	899b      	ldrh	r3, [r3, #12]
 8011806:	b29c      	uxth	r4, r3
 8011808:	2001      	movs	r0, #1
 801180a:	f7f9 ff43 	bl	800b694 <lwip_htons>
 801180e:	4603      	mov	r3, r0
 8011810:	461a      	mov	r2, r3
 8011812:	68fb      	ldr	r3, [r7, #12]
 8011814:	68db      	ldr	r3, [r3, #12]
 8011816:	4322      	orrs	r2, r4
 8011818:	b292      	uxth	r2, r2
 801181a:	819a      	strh	r2, [r3, #12]
      tcp_set_flags(pcb, TF_FIN);
 801181c:	687b      	ldr	r3, [r7, #4]
 801181e:	8b5b      	ldrh	r3, [r3, #26]
 8011820:	f043 0320 	orr.w	r3, r3, #32
 8011824:	b29a      	uxth	r2, r3
 8011826:	687b      	ldr	r3, [r7, #4]
 8011828:	835a      	strh	r2, [r3, #26]
      return ERR_OK;
 801182a:	2300      	movs	r3, #0
 801182c:	e004      	b.n	8011838 <tcp_send_fin+0x8c>
    }
  }
  /* no data, no length, flags, copy=1, no optdata */
  return tcp_enqueue_flags(pcb, TCP_FIN);
 801182e:	2101      	movs	r1, #1
 8011830:	6878      	ldr	r0, [r7, #4]
 8011832:	f000 f80b 	bl	801184c <tcp_enqueue_flags>
 8011836:	4603      	mov	r3, r0
}
 8011838:	4618      	mov	r0, r3
 801183a:	3714      	adds	r7, #20
 801183c:	46bd      	mov	sp, r7
 801183e:	bd90      	pop	{r4, r7, pc}
 8011840:	08019444 	.word	0x08019444
 8011844:	0801984c 	.word	0x0801984c
 8011848:	08019498 	.word	0x08019498

0801184c <tcp_enqueue_flags>:
 * @param pcb Protocol control block for the TCP connection.
 * @param flags TCP header flags to set in the outgoing segment.
 */
err_t
tcp_enqueue_flags(struct tcp_pcb *pcb, u8_t flags)
{
 801184c:	b580      	push	{r7, lr}
 801184e:	b08a      	sub	sp, #40	@ 0x28
 8011850:	af02      	add	r7, sp, #8
 8011852:	6078      	str	r0, [r7, #4]
 8011854:	460b      	mov	r3, r1
 8011856:	70fb      	strb	r3, [r7, #3]
  struct pbuf *p;
  struct tcp_seg *seg;
  u8_t optflags = 0;
 8011858:	2300      	movs	r3, #0
 801185a:	77fb      	strb	r3, [r7, #31]
  u8_t optlen = 0;
 801185c:	2300      	movs	r3, #0
 801185e:	75fb      	strb	r3, [r7, #23]

  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue_flags: queuelen: %"U16_F"\n", (u16_t)pcb->snd_queuelen));

  LWIP_ASSERT("tcp_enqueue_flags: need either TCP_SYN or TCP_FIN in flags (programmer violates API)",
 8011860:	78fb      	ldrb	r3, [r7, #3]
 8011862:	f003 0303 	and.w	r3, r3, #3
 8011866:	2b00      	cmp	r3, #0
 8011868:	d106      	bne.n	8011878 <tcp_enqueue_flags+0x2c>
 801186a:	4b67      	ldr	r3, [pc, #412]	@ (8011a08 <tcp_enqueue_flags+0x1bc>)
 801186c:	f240 4211 	movw	r2, #1041	@ 0x411
 8011870:	4966      	ldr	r1, [pc, #408]	@ (8011a0c <tcp_enqueue_flags+0x1c0>)
 8011872:	4867      	ldr	r0, [pc, #412]	@ (8011a10 <tcp_enqueue_flags+0x1c4>)
 8011874:	f005 f812 	bl	801689c <iprintf>
              (flags & (TCP_SYN | TCP_FIN)) != 0);
  LWIP_ASSERT("tcp_enqueue_flags: invalid pcb", pcb != NULL);
 8011878:	687b      	ldr	r3, [r7, #4]
 801187a:	2b00      	cmp	r3, #0
 801187c:	d106      	bne.n	801188c <tcp_enqueue_flags+0x40>
 801187e:	4b62      	ldr	r3, [pc, #392]	@ (8011a08 <tcp_enqueue_flags+0x1bc>)
 8011880:	f240 4213 	movw	r2, #1043	@ 0x413
 8011884:	4963      	ldr	r1, [pc, #396]	@ (8011a14 <tcp_enqueue_flags+0x1c8>)
 8011886:	4862      	ldr	r0, [pc, #392]	@ (8011a10 <tcp_enqueue_flags+0x1c4>)
 8011888:	f005 f808 	bl	801689c <iprintf>

  /* No need to check pcb->snd_queuelen if only SYN or FIN are allowed! */

  /* Get options for this segment. This is a special case since this is the
     only place where a SYN can be sent. */
  if (flags & TCP_SYN) {
 801188c:	78fb      	ldrb	r3, [r7, #3]
 801188e:	f003 0302 	and.w	r3, r3, #2
 8011892:	2b00      	cmp	r3, #0
 8011894:	d001      	beq.n	801189a <tcp_enqueue_flags+0x4e>
    optflags = TF_SEG_OPTS_MSS;
 8011896:	2301      	movs	r3, #1
 8011898:	77fb      	strb	r3, [r7, #31]
    /* Make sure the timestamp option is only included in data segments if we
       agreed about it with the remote host (and in active open SYN segments). */
    optflags |= TF_SEG_OPTS_TS;
  }
#endif /* LWIP_TCP_TIMESTAMPS */
  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 801189a:	7ffb      	ldrb	r3, [r7, #31]
 801189c:	009b      	lsls	r3, r3, #2
 801189e:	b2db      	uxtb	r3, r3
 80118a0:	f003 0304 	and.w	r3, r3, #4
 80118a4:	75fb      	strb	r3, [r7, #23]

  /* Allocate pbuf with room for TCP header + options */
  if ((p = pbuf_alloc(PBUF_TRANSPORT, optlen, PBUF_RAM)) == NULL) {
 80118a6:	7dfb      	ldrb	r3, [r7, #23]
 80118a8:	b29b      	uxth	r3, r3
 80118aa:	f44f 7220 	mov.w	r2, #640	@ 0x280
 80118ae:	4619      	mov	r1, r3
 80118b0:	2036      	movs	r0, #54	@ 0x36
 80118b2:	f7fb f8af 	bl	800ca14 <pbuf_alloc>
 80118b6:	6138      	str	r0, [r7, #16]
 80118b8:	693b      	ldr	r3, [r7, #16]
 80118ba:	2b00      	cmp	r3, #0
 80118bc:	d109      	bne.n	80118d2 <tcp_enqueue_flags+0x86>
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 80118be:	687b      	ldr	r3, [r7, #4]
 80118c0:	8b5b      	ldrh	r3, [r3, #26]
 80118c2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80118c6:	b29a      	uxth	r2, r3
 80118c8:	687b      	ldr	r3, [r7, #4]
 80118ca:	835a      	strh	r2, [r3, #26]
    TCP_STATS_INC(tcp.memerr);
    return ERR_MEM;
 80118cc:	f04f 33ff 	mov.w	r3, #4294967295
 80118d0:	e095      	b.n	80119fe <tcp_enqueue_flags+0x1b2>
  }
  LWIP_ASSERT("tcp_enqueue_flags: check that first pbuf can hold optlen",
 80118d2:	693b      	ldr	r3, [r7, #16]
 80118d4:	895a      	ldrh	r2, [r3, #10]
 80118d6:	7dfb      	ldrb	r3, [r7, #23]
 80118d8:	b29b      	uxth	r3, r3
 80118da:	429a      	cmp	r2, r3
 80118dc:	d206      	bcs.n	80118ec <tcp_enqueue_flags+0xa0>
 80118de:	4b4a      	ldr	r3, [pc, #296]	@ (8011a08 <tcp_enqueue_flags+0x1bc>)
 80118e0:	f240 4239 	movw	r2, #1081	@ 0x439
 80118e4:	494c      	ldr	r1, [pc, #304]	@ (8011a18 <tcp_enqueue_flags+0x1cc>)
 80118e6:	484a      	ldr	r0, [pc, #296]	@ (8011a10 <tcp_enqueue_flags+0x1c4>)
 80118e8:	f004 ffd8 	bl	801689c <iprintf>
              (p->len >= optlen));

  /* Allocate memory for tcp_seg, and fill in fields. */
  if ((seg = tcp_create_segment(pcb, p, flags, pcb->snd_lbb, optflags)) == NULL) {
 80118ec:	687b      	ldr	r3, [r7, #4]
 80118ee:	6dd9      	ldr	r1, [r3, #92]	@ 0x5c
 80118f0:	78fa      	ldrb	r2, [r7, #3]
 80118f2:	7ffb      	ldrb	r3, [r7, #31]
 80118f4:	9300      	str	r3, [sp, #0]
 80118f6:	460b      	mov	r3, r1
 80118f8:	6939      	ldr	r1, [r7, #16]
 80118fa:	6878      	ldr	r0, [r7, #4]
 80118fc:	f7ff fd72 	bl	80113e4 <tcp_create_segment>
 8011900:	60f8      	str	r0, [r7, #12]
 8011902:	68fb      	ldr	r3, [r7, #12]
 8011904:	2b00      	cmp	r3, #0
 8011906:	d109      	bne.n	801191c <tcp_enqueue_flags+0xd0>
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 8011908:	687b      	ldr	r3, [r7, #4]
 801190a:	8b5b      	ldrh	r3, [r3, #26]
 801190c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011910:	b29a      	uxth	r2, r3
 8011912:	687b      	ldr	r3, [r7, #4]
 8011914:	835a      	strh	r2, [r3, #26]
    TCP_STATS_INC(tcp.memerr);
    return ERR_MEM;
 8011916:	f04f 33ff 	mov.w	r3, #4294967295
 801191a:	e070      	b.n	80119fe <tcp_enqueue_flags+0x1b2>
  }
  LWIP_ASSERT("seg->tcphdr not aligned", ((mem_ptr_t)seg->tcphdr % LWIP_MIN(MEM_ALIGNMENT, 4)) == 0);
 801191c:	68fb      	ldr	r3, [r7, #12]
 801191e:	68db      	ldr	r3, [r3, #12]
 8011920:	f003 0303 	and.w	r3, r3, #3
 8011924:	2b00      	cmp	r3, #0
 8011926:	d006      	beq.n	8011936 <tcp_enqueue_flags+0xea>
 8011928:	4b37      	ldr	r3, [pc, #220]	@ (8011a08 <tcp_enqueue_flags+0x1bc>)
 801192a:	f240 4242 	movw	r2, #1090	@ 0x442
 801192e:	493b      	ldr	r1, [pc, #236]	@ (8011a1c <tcp_enqueue_flags+0x1d0>)
 8011930:	4837      	ldr	r0, [pc, #220]	@ (8011a10 <tcp_enqueue_flags+0x1c4>)
 8011932:	f004 ffb3 	bl	801689c <iprintf>
  LWIP_ASSERT("tcp_enqueue_flags: invalid segment length", seg->len == 0);
 8011936:	68fb      	ldr	r3, [r7, #12]
 8011938:	891b      	ldrh	r3, [r3, #8]
 801193a:	2b00      	cmp	r3, #0
 801193c:	d006      	beq.n	801194c <tcp_enqueue_flags+0x100>
 801193e:	4b32      	ldr	r3, [pc, #200]	@ (8011a08 <tcp_enqueue_flags+0x1bc>)
 8011940:	f240 4243 	movw	r2, #1091	@ 0x443
 8011944:	4936      	ldr	r1, [pc, #216]	@ (8011a20 <tcp_enqueue_flags+0x1d4>)
 8011946:	4832      	ldr	r0, [pc, #200]	@ (8011a10 <tcp_enqueue_flags+0x1c4>)
 8011948:	f004 ffa8 	bl	801689c <iprintf>
               lwip_ntohl(seg->tcphdr->seqno),
               lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg),
               (u16_t)flags));

  /* Now append seg to pcb->unsent queue */
  if (pcb->unsent == NULL) {
 801194c:	687b      	ldr	r3, [r7, #4]
 801194e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8011950:	2b00      	cmp	r3, #0
 8011952:	d103      	bne.n	801195c <tcp_enqueue_flags+0x110>
    pcb->unsent = seg;
 8011954:	687b      	ldr	r3, [r7, #4]
 8011956:	68fa      	ldr	r2, [r7, #12]
 8011958:	66da      	str	r2, [r3, #108]	@ 0x6c
 801195a:	e00d      	b.n	8011978 <tcp_enqueue_flags+0x12c>
  } else {
    struct tcp_seg *useg;
    for (useg = pcb->unsent; useg->next != NULL; useg = useg->next);
 801195c:	687b      	ldr	r3, [r7, #4]
 801195e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8011960:	61bb      	str	r3, [r7, #24]
 8011962:	e002      	b.n	801196a <tcp_enqueue_flags+0x11e>
 8011964:	69bb      	ldr	r3, [r7, #24]
 8011966:	681b      	ldr	r3, [r3, #0]
 8011968:	61bb      	str	r3, [r7, #24]
 801196a:	69bb      	ldr	r3, [r7, #24]
 801196c:	681b      	ldr	r3, [r3, #0]
 801196e:	2b00      	cmp	r3, #0
 8011970:	d1f8      	bne.n	8011964 <tcp_enqueue_flags+0x118>
    useg->next = seg;
 8011972:	69bb      	ldr	r3, [r7, #24]
 8011974:	68fa      	ldr	r2, [r7, #12]
 8011976:	601a      	str	r2, [r3, #0]
  }
#if TCP_OVERSIZE
  /* The new unsent tail has no space */
  pcb->unsent_oversize = 0;
 8011978:	687b      	ldr	r3, [r7, #4]
 801197a:	2200      	movs	r2, #0
 801197c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
#endif /* TCP_OVERSIZE */

  /* SYN and FIN bump the sequence number */
  if ((flags & TCP_SYN) || (flags & TCP_FIN)) {
 8011980:	78fb      	ldrb	r3, [r7, #3]
 8011982:	f003 0302 	and.w	r3, r3, #2
 8011986:	2b00      	cmp	r3, #0
 8011988:	d104      	bne.n	8011994 <tcp_enqueue_flags+0x148>
 801198a:	78fb      	ldrb	r3, [r7, #3]
 801198c:	f003 0301 	and.w	r3, r3, #1
 8011990:	2b00      	cmp	r3, #0
 8011992:	d004      	beq.n	801199e <tcp_enqueue_flags+0x152>
    pcb->snd_lbb++;
 8011994:	687b      	ldr	r3, [r7, #4]
 8011996:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8011998:	1c5a      	adds	r2, r3, #1
 801199a:	687b      	ldr	r3, [r7, #4]
 801199c:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* optlen does not influence snd_buf */
  }
  if (flags & TCP_FIN) {
 801199e:	78fb      	ldrb	r3, [r7, #3]
 80119a0:	f003 0301 	and.w	r3, r3, #1
 80119a4:	2b00      	cmp	r3, #0
 80119a6:	d006      	beq.n	80119b6 <tcp_enqueue_flags+0x16a>
    tcp_set_flags(pcb, TF_FIN);
 80119a8:	687b      	ldr	r3, [r7, #4]
 80119aa:	8b5b      	ldrh	r3, [r3, #26]
 80119ac:	f043 0320 	orr.w	r3, r3, #32
 80119b0:	b29a      	uxth	r2, r3
 80119b2:	687b      	ldr	r3, [r7, #4]
 80119b4:	835a      	strh	r2, [r3, #26]
  }

  /* update number of segments on the queues */
  pcb->snd_queuelen += pbuf_clen(seg->p);
 80119b6:	68fb      	ldr	r3, [r7, #12]
 80119b8:	685b      	ldr	r3, [r3, #4]
 80119ba:	4618      	mov	r0, r3
 80119bc:	f7fb fb9a 	bl	800d0f4 <pbuf_clen>
 80119c0:	4603      	mov	r3, r0
 80119c2:	461a      	mov	r2, r3
 80119c4:	687b      	ldr	r3, [r7, #4]
 80119c6:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 80119ca:	4413      	add	r3, r2
 80119cc:	b29a      	uxth	r2, r3
 80119ce:	687b      	ldr	r3, [r7, #4]
 80119d0:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue_flags: %"S16_F" (after enqueued)\n", pcb->snd_queuelen));
  if (pcb->snd_queuelen != 0) {
 80119d4:	687b      	ldr	r3, [r7, #4]
 80119d6:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 80119da:	2b00      	cmp	r3, #0
 80119dc:	d00e      	beq.n	80119fc <tcp_enqueue_flags+0x1b0>
    LWIP_ASSERT("tcp_enqueue_flags: invalid queue length",
 80119de:	687b      	ldr	r3, [r7, #4]
 80119e0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80119e2:	2b00      	cmp	r3, #0
 80119e4:	d10a      	bne.n	80119fc <tcp_enqueue_flags+0x1b0>
 80119e6:	687b      	ldr	r3, [r7, #4]
 80119e8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80119ea:	2b00      	cmp	r3, #0
 80119ec:	d106      	bne.n	80119fc <tcp_enqueue_flags+0x1b0>
 80119ee:	4b06      	ldr	r3, [pc, #24]	@ (8011a08 <tcp_enqueue_flags+0x1bc>)
 80119f0:	f240 4265 	movw	r2, #1125	@ 0x465
 80119f4:	490b      	ldr	r1, [pc, #44]	@ (8011a24 <tcp_enqueue_flags+0x1d8>)
 80119f6:	4806      	ldr	r0, [pc, #24]	@ (8011a10 <tcp_enqueue_flags+0x1c4>)
 80119f8:	f004 ff50 	bl	801689c <iprintf>
                pcb->unacked != NULL || pcb->unsent != NULL);
  }

  return ERR_OK;
 80119fc:	2300      	movs	r3, #0
}
 80119fe:	4618      	mov	r0, r3
 8011a00:	3720      	adds	r7, #32
 8011a02:	46bd      	mov	sp, r7
 8011a04:	bd80      	pop	{r7, pc}
 8011a06:	bf00      	nop
 8011a08:	08019444 	.word	0x08019444
 8011a0c:	08019868 	.word	0x08019868
 8011a10:	08019498 	.word	0x08019498
 8011a14:	080198c0 	.word	0x080198c0
 8011a18:	080198e0 	.word	0x080198e0
 8011a1c:	0801991c 	.word	0x0801991c
 8011a20:	08019934 	.word	0x08019934
 8011a24:	08019960 	.word	0x08019960

08011a28 <tcp_output>:
 * @return ERR_OK if data has been sent or nothing to send
 *         another err_t on error
 */
err_t
tcp_output(struct tcp_pcb *pcb)
{
 8011a28:	b5b0      	push	{r4, r5, r7, lr}
 8011a2a:	b08a      	sub	sp, #40	@ 0x28
 8011a2c:	af00      	add	r7, sp, #0
 8011a2e:	6078      	str	r0, [r7, #4]
  struct netif *netif;
#if TCP_CWND_DEBUG
  s16_t i = 0;
#endif /* TCP_CWND_DEBUG */

  LWIP_ASSERT_CORE_LOCKED();
 8011a30:	f7f5 fdfc 	bl	800762c <sys_check_core_locking>

  LWIP_ASSERT("tcp_output: invalid pcb", pcb != NULL);
 8011a34:	687b      	ldr	r3, [r7, #4]
 8011a36:	2b00      	cmp	r3, #0
 8011a38:	d106      	bne.n	8011a48 <tcp_output+0x20>
 8011a3a:	4b8a      	ldr	r3, [pc, #552]	@ (8011c64 <tcp_output+0x23c>)
 8011a3c:	f240 42e1 	movw	r2, #1249	@ 0x4e1
 8011a40:	4989      	ldr	r1, [pc, #548]	@ (8011c68 <tcp_output+0x240>)
 8011a42:	488a      	ldr	r0, [pc, #552]	@ (8011c6c <tcp_output+0x244>)
 8011a44:	f004 ff2a 	bl	801689c <iprintf>
  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_output for listen-pcbs",
 8011a48:	687b      	ldr	r3, [r7, #4]
 8011a4a:	7d1b      	ldrb	r3, [r3, #20]
 8011a4c:	2b01      	cmp	r3, #1
 8011a4e:	d106      	bne.n	8011a5e <tcp_output+0x36>
 8011a50:	4b84      	ldr	r3, [pc, #528]	@ (8011c64 <tcp_output+0x23c>)
 8011a52:	f240 42e3 	movw	r2, #1251	@ 0x4e3
 8011a56:	4986      	ldr	r1, [pc, #536]	@ (8011c70 <tcp_output+0x248>)
 8011a58:	4884      	ldr	r0, [pc, #528]	@ (8011c6c <tcp_output+0x244>)
 8011a5a:	f004 ff1f 	bl	801689c <iprintf>

  /* First, check if we are invoked by the TCP input processing
     code. If so, we do not output anything. Instead, we rely on the
     input processing code to call us when input processing is done
     with. */
  if (tcp_input_pcb == pcb) {
 8011a5e:	4b85      	ldr	r3, [pc, #532]	@ (8011c74 <tcp_output+0x24c>)
 8011a60:	681b      	ldr	r3, [r3, #0]
 8011a62:	687a      	ldr	r2, [r7, #4]
 8011a64:	429a      	cmp	r2, r3
 8011a66:	d101      	bne.n	8011a6c <tcp_output+0x44>
    return ERR_OK;
 8011a68:	2300      	movs	r3, #0
 8011a6a:	e1ce      	b.n	8011e0a <tcp_output+0x3e2>
  }

  wnd = LWIP_MIN(pcb->snd_wnd, pcb->cwnd);
 8011a6c:	687b      	ldr	r3, [r7, #4]
 8011a6e:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 8011a72:	687b      	ldr	r3, [r7, #4]
 8011a74:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8011a78:	4293      	cmp	r3, r2
 8011a7a:	bf28      	it	cs
 8011a7c:	4613      	movcs	r3, r2
 8011a7e:	b29b      	uxth	r3, r3
 8011a80:	61bb      	str	r3, [r7, #24]

  seg = pcb->unsent;
 8011a82:	687b      	ldr	r3, [r7, #4]
 8011a84:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8011a86:	627b      	str	r3, [r7, #36]	@ 0x24

  if (seg == NULL) {
 8011a88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011a8a:	2b00      	cmp	r3, #0
 8011a8c:	d10b      	bne.n	8011aa6 <tcp_output+0x7e>
                                 ", seg == NULL, ack %"U32_F"\n",
                                 pcb->snd_wnd, pcb->cwnd, wnd, pcb->lastack));

    /* If the TF_ACK_NOW flag is set and the ->unsent queue is empty, construct
     * an empty ACK segment and send it. */
    if (pcb->flags & TF_ACK_NOW) {
 8011a8e:	687b      	ldr	r3, [r7, #4]
 8011a90:	8b5b      	ldrh	r3, [r3, #26]
 8011a92:	f003 0302 	and.w	r3, r3, #2
 8011a96:	2b00      	cmp	r3, #0
 8011a98:	f000 81aa 	beq.w	8011df0 <tcp_output+0x3c8>
      return tcp_send_empty_ack(pcb);
 8011a9c:	6878      	ldr	r0, [r7, #4]
 8011a9e:	f000 fdcb 	bl	8012638 <tcp_send_empty_ack>
 8011aa2:	4603      	mov	r3, r0
 8011aa4:	e1b1      	b.n	8011e0a <tcp_output+0x3e2>
                 pcb->snd_wnd, pcb->cwnd, wnd,
                 lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len,
                 lwip_ntohl(seg->tcphdr->seqno), pcb->lastack));
  }

  netif = tcp_route(pcb, &pcb->local_ip, &pcb->remote_ip);
 8011aa6:	6879      	ldr	r1, [r7, #4]
 8011aa8:	687b      	ldr	r3, [r7, #4]
 8011aaa:	3304      	adds	r3, #4
 8011aac:	461a      	mov	r2, r3
 8011aae:	6878      	ldr	r0, [r7, #4]
 8011ab0:	f7ff fc7c 	bl	80113ac <tcp_route>
 8011ab4:	6178      	str	r0, [r7, #20]
  if (netif == NULL) {
 8011ab6:	697b      	ldr	r3, [r7, #20]
 8011ab8:	2b00      	cmp	r3, #0
 8011aba:	d102      	bne.n	8011ac2 <tcp_output+0x9a>
    return ERR_RTE;
 8011abc:	f06f 0303 	mvn.w	r3, #3
 8011ac0:	e1a3      	b.n	8011e0a <tcp_output+0x3e2>
  }

  /* If we don't have a local IP address, we get one from netif */
  if (ip_addr_isany(&pcb->local_ip)) {
 8011ac2:	687b      	ldr	r3, [r7, #4]
 8011ac4:	2b00      	cmp	r3, #0
 8011ac6:	d003      	beq.n	8011ad0 <tcp_output+0xa8>
 8011ac8:	687b      	ldr	r3, [r7, #4]
 8011aca:	681b      	ldr	r3, [r3, #0]
 8011acc:	2b00      	cmp	r3, #0
 8011ace:	d111      	bne.n	8011af4 <tcp_output+0xcc>
    const ip_addr_t *local_ip = ip_netif_get_local_ip(netif, &pcb->remote_ip);
 8011ad0:	697b      	ldr	r3, [r7, #20]
 8011ad2:	2b00      	cmp	r3, #0
 8011ad4:	d002      	beq.n	8011adc <tcp_output+0xb4>
 8011ad6:	697b      	ldr	r3, [r7, #20]
 8011ad8:	3304      	adds	r3, #4
 8011ada:	e000      	b.n	8011ade <tcp_output+0xb6>
 8011adc:	2300      	movs	r3, #0
 8011ade:	613b      	str	r3, [r7, #16]
    if (local_ip == NULL) {
 8011ae0:	693b      	ldr	r3, [r7, #16]
 8011ae2:	2b00      	cmp	r3, #0
 8011ae4:	d102      	bne.n	8011aec <tcp_output+0xc4>
      return ERR_RTE;
 8011ae6:	f06f 0303 	mvn.w	r3, #3
 8011aea:	e18e      	b.n	8011e0a <tcp_output+0x3e2>
    }
    ip_addr_copy(pcb->local_ip, *local_ip);
 8011aec:	693b      	ldr	r3, [r7, #16]
 8011aee:	681a      	ldr	r2, [r3, #0]
 8011af0:	687b      	ldr	r3, [r7, #4]
 8011af2:	601a      	str	r2, [r3, #0]
  }

  /* Handle the current segment not fitting within the window */
  if (lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len > wnd) {
 8011af4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011af6:	68db      	ldr	r3, [r3, #12]
 8011af8:	685b      	ldr	r3, [r3, #4]
 8011afa:	4618      	mov	r0, r3
 8011afc:	f7f9 fde0 	bl	800b6c0 <lwip_htonl>
 8011b00:	4602      	mov	r2, r0
 8011b02:	687b      	ldr	r3, [r7, #4]
 8011b04:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8011b06:	1ad3      	subs	r3, r2, r3
 8011b08:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8011b0a:	8912      	ldrh	r2, [r2, #8]
 8011b0c:	4413      	add	r3, r2
 8011b0e:	69ba      	ldr	r2, [r7, #24]
 8011b10:	429a      	cmp	r2, r3
 8011b12:	d227      	bcs.n	8011b64 <tcp_output+0x13c>
     * within the remaining (could be 0) send window and RTO timer is not running (we
     * have no in-flight data). If window is still too small after persist timer fires,
     * then we split the segment. We don't consider the congestion window since a cwnd
     * smaller than 1 SMSS implies in-flight data
     */
    if (wnd == pcb->snd_wnd && pcb->unacked == NULL && pcb->persist_backoff == 0) {
 8011b14:	687b      	ldr	r3, [r7, #4]
 8011b16:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8011b1a:	461a      	mov	r2, r3
 8011b1c:	69bb      	ldr	r3, [r7, #24]
 8011b1e:	4293      	cmp	r3, r2
 8011b20:	d114      	bne.n	8011b4c <tcp_output+0x124>
 8011b22:	687b      	ldr	r3, [r7, #4]
 8011b24:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8011b26:	2b00      	cmp	r3, #0
 8011b28:	d110      	bne.n	8011b4c <tcp_output+0x124>
 8011b2a:	687b      	ldr	r3, [r7, #4]
 8011b2c:	f893 3099 	ldrb.w	r3, [r3, #153]	@ 0x99
 8011b30:	2b00      	cmp	r3, #0
 8011b32:	d10b      	bne.n	8011b4c <tcp_output+0x124>
      pcb->persist_cnt = 0;
 8011b34:	687b      	ldr	r3, [r7, #4]
 8011b36:	2200      	movs	r2, #0
 8011b38:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
      pcb->persist_backoff = 1;
 8011b3c:	687b      	ldr	r3, [r7, #4]
 8011b3e:	2201      	movs	r2, #1
 8011b40:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99
      pcb->persist_probe = 0;
 8011b44:	687b      	ldr	r3, [r7, #4]
 8011b46:	2200      	movs	r2, #0
 8011b48:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a
    }
    /* We need an ACK, but can't send data now, so send an empty ACK */
    if (pcb->flags & TF_ACK_NOW) {
 8011b4c:	687b      	ldr	r3, [r7, #4]
 8011b4e:	8b5b      	ldrh	r3, [r3, #26]
 8011b50:	f003 0302 	and.w	r3, r3, #2
 8011b54:	2b00      	cmp	r3, #0
 8011b56:	f000 814d 	beq.w	8011df4 <tcp_output+0x3cc>
      return tcp_send_empty_ack(pcb);
 8011b5a:	6878      	ldr	r0, [r7, #4]
 8011b5c:	f000 fd6c 	bl	8012638 <tcp_send_empty_ack>
 8011b60:	4603      	mov	r3, r0
 8011b62:	e152      	b.n	8011e0a <tcp_output+0x3e2>
    }
    goto output_done;
  }
  /* Stop persist timer, above conditions are not active */
  pcb->persist_backoff = 0;
 8011b64:	687b      	ldr	r3, [r7, #4]
 8011b66:	2200      	movs	r2, #0
 8011b68:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99

  /* useg should point to last segment on unacked queue */
  useg = pcb->unacked;
 8011b6c:	687b      	ldr	r3, [r7, #4]
 8011b6e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8011b70:	623b      	str	r3, [r7, #32]
  if (useg != NULL) {
 8011b72:	6a3b      	ldr	r3, [r7, #32]
 8011b74:	2b00      	cmp	r3, #0
 8011b76:	f000 811c 	beq.w	8011db2 <tcp_output+0x38a>
    for (; useg->next != NULL; useg = useg->next);
 8011b7a:	e002      	b.n	8011b82 <tcp_output+0x15a>
 8011b7c:	6a3b      	ldr	r3, [r7, #32]
 8011b7e:	681b      	ldr	r3, [r3, #0]
 8011b80:	623b      	str	r3, [r7, #32]
 8011b82:	6a3b      	ldr	r3, [r7, #32]
 8011b84:	681b      	ldr	r3, [r3, #0]
 8011b86:	2b00      	cmp	r3, #0
 8011b88:	d1f8      	bne.n	8011b7c <tcp_output+0x154>
  }
  /* data available and window allows it to be sent? */
  while (seg != NULL &&
 8011b8a:	e112      	b.n	8011db2 <tcp_output+0x38a>
         lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len <= wnd) {
    LWIP_ASSERT("RST not expected here!",
 8011b8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011b8e:	68db      	ldr	r3, [r3, #12]
 8011b90:	899b      	ldrh	r3, [r3, #12]
 8011b92:	b29b      	uxth	r3, r3
 8011b94:	4618      	mov	r0, r3
 8011b96:	f7f9 fd7d 	bl	800b694 <lwip_htons>
 8011b9a:	4603      	mov	r3, r0
 8011b9c:	b2db      	uxtb	r3, r3
 8011b9e:	f003 0304 	and.w	r3, r3, #4
 8011ba2:	2b00      	cmp	r3, #0
 8011ba4:	d006      	beq.n	8011bb4 <tcp_output+0x18c>
 8011ba6:	4b2f      	ldr	r3, [pc, #188]	@ (8011c64 <tcp_output+0x23c>)
 8011ba8:	f240 5236 	movw	r2, #1334	@ 0x536
 8011bac:	4932      	ldr	r1, [pc, #200]	@ (8011c78 <tcp_output+0x250>)
 8011bae:	482f      	ldr	r0, [pc, #188]	@ (8011c6c <tcp_output+0x244>)
 8011bb0:	f004 fe74 	bl	801689c <iprintf>
     * - if tcp_write had a memory error before (prevent delayed ACK timeout) or
     * - if FIN was already enqueued for this PCB (SYN is always alone in a segment -
     *   either seg->next != NULL or pcb->unacked == NULL;
     *   RST is no sent using tcp_write/tcp_output.
     */
    if ((tcp_do_output_nagle(pcb) == 0) &&
 8011bb4:	687b      	ldr	r3, [r7, #4]
 8011bb6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8011bb8:	2b00      	cmp	r3, #0
 8011bba:	d01f      	beq.n	8011bfc <tcp_output+0x1d4>
 8011bbc:	687b      	ldr	r3, [r7, #4]
 8011bbe:	8b5b      	ldrh	r3, [r3, #26]
 8011bc0:	f003 0344 	and.w	r3, r3, #68	@ 0x44
 8011bc4:	2b00      	cmp	r3, #0
 8011bc6:	d119      	bne.n	8011bfc <tcp_output+0x1d4>
 8011bc8:	687b      	ldr	r3, [r7, #4]
 8011bca:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8011bcc:	2b00      	cmp	r3, #0
 8011bce:	d00b      	beq.n	8011be8 <tcp_output+0x1c0>
 8011bd0:	687b      	ldr	r3, [r7, #4]
 8011bd2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8011bd4:	681b      	ldr	r3, [r3, #0]
 8011bd6:	2b00      	cmp	r3, #0
 8011bd8:	d110      	bne.n	8011bfc <tcp_output+0x1d4>
 8011bda:	687b      	ldr	r3, [r7, #4]
 8011bdc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8011bde:	891a      	ldrh	r2, [r3, #8]
 8011be0:	687b      	ldr	r3, [r7, #4]
 8011be2:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8011be4:	429a      	cmp	r2, r3
 8011be6:	d209      	bcs.n	8011bfc <tcp_output+0x1d4>
 8011be8:	687b      	ldr	r3, [r7, #4]
 8011bea:	f8b3 3064 	ldrh.w	r3, [r3, #100]	@ 0x64
 8011bee:	2b00      	cmp	r3, #0
 8011bf0:	d004      	beq.n	8011bfc <tcp_output+0x1d4>
 8011bf2:	687b      	ldr	r3, [r7, #4]
 8011bf4:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8011bf8:	2b08      	cmp	r3, #8
 8011bfa:	d901      	bls.n	8011c00 <tcp_output+0x1d8>
 8011bfc:	2301      	movs	r3, #1
 8011bfe:	e000      	b.n	8011c02 <tcp_output+0x1da>
 8011c00:	2300      	movs	r3, #0
 8011c02:	2b00      	cmp	r3, #0
 8011c04:	d106      	bne.n	8011c14 <tcp_output+0x1ec>
        ((pcb->flags & (TF_NAGLEMEMERR | TF_FIN)) == 0)) {
 8011c06:	687b      	ldr	r3, [r7, #4]
 8011c08:	8b5b      	ldrh	r3, [r3, #26]
 8011c0a:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
    if ((tcp_do_output_nagle(pcb) == 0) &&
 8011c0e:	2b00      	cmp	r3, #0
 8011c10:	f000 80e4 	beq.w	8011ddc <tcp_output+0x3b4>
                                 pcb->lastack,
                                 lwip_ntohl(seg->tcphdr->seqno), pcb->lastack, i));
    ++i;
#endif /* TCP_CWND_DEBUG */

    if (pcb->state != SYN_SENT) {
 8011c14:	687b      	ldr	r3, [r7, #4]
 8011c16:	7d1b      	ldrb	r3, [r3, #20]
 8011c18:	2b02      	cmp	r3, #2
 8011c1a:	d00d      	beq.n	8011c38 <tcp_output+0x210>
      TCPH_SET_FLAG(seg->tcphdr, TCP_ACK);
 8011c1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011c1e:	68db      	ldr	r3, [r3, #12]
 8011c20:	899b      	ldrh	r3, [r3, #12]
 8011c22:	b29c      	uxth	r4, r3
 8011c24:	2010      	movs	r0, #16
 8011c26:	f7f9 fd35 	bl	800b694 <lwip_htons>
 8011c2a:	4603      	mov	r3, r0
 8011c2c:	461a      	mov	r2, r3
 8011c2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011c30:	68db      	ldr	r3, [r3, #12]
 8011c32:	4322      	orrs	r2, r4
 8011c34:	b292      	uxth	r2, r2
 8011c36:	819a      	strh	r2, [r3, #12]
    }

    err = tcp_output_segment(seg, pcb, netif);
 8011c38:	697a      	ldr	r2, [r7, #20]
 8011c3a:	6879      	ldr	r1, [r7, #4]
 8011c3c:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8011c3e:	f000 f909 	bl	8011e54 <tcp_output_segment>
 8011c42:	4603      	mov	r3, r0
 8011c44:	73fb      	strb	r3, [r7, #15]
    if (err != ERR_OK) {
 8011c46:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8011c4a:	2b00      	cmp	r3, #0
 8011c4c:	d016      	beq.n	8011c7c <tcp_output+0x254>
      /* segment could not be sent, for whatever reason */
      tcp_set_flags(pcb, TF_NAGLEMEMERR);
 8011c4e:	687b      	ldr	r3, [r7, #4]
 8011c50:	8b5b      	ldrh	r3, [r3, #26]
 8011c52:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011c56:	b29a      	uxth	r2, r3
 8011c58:	687b      	ldr	r3, [r7, #4]
 8011c5a:	835a      	strh	r2, [r3, #26]
      return err;
 8011c5c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8011c60:	e0d3      	b.n	8011e0a <tcp_output+0x3e2>
 8011c62:	bf00      	nop
 8011c64:	08019444 	.word	0x08019444
 8011c68:	08019988 	.word	0x08019988
 8011c6c:	08019498 	.word	0x08019498
 8011c70:	080199a0 	.word	0x080199a0
 8011c74:	24007e44 	.word	0x24007e44
 8011c78:	080199c8 	.word	0x080199c8
    }
#if TCP_OVERSIZE_DBGCHECK
    seg->oversize_left = 0;
#endif /* TCP_OVERSIZE_DBGCHECK */
    pcb->unsent = seg->next;
 8011c7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011c7e:	681a      	ldr	r2, [r3, #0]
 8011c80:	687b      	ldr	r3, [r7, #4]
 8011c82:	66da      	str	r2, [r3, #108]	@ 0x6c
    if (pcb->state != SYN_SENT) {
 8011c84:	687b      	ldr	r3, [r7, #4]
 8011c86:	7d1b      	ldrb	r3, [r3, #20]
 8011c88:	2b02      	cmp	r3, #2
 8011c8a:	d006      	beq.n	8011c9a <tcp_output+0x272>
      tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 8011c8c:	687b      	ldr	r3, [r7, #4]
 8011c8e:	8b5b      	ldrh	r3, [r3, #26]
 8011c90:	f023 0303 	bic.w	r3, r3, #3
 8011c94:	b29a      	uxth	r2, r3
 8011c96:	687b      	ldr	r3, [r7, #4]
 8011c98:	835a      	strh	r2, [r3, #26]
    }
    snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 8011c9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011c9c:	68db      	ldr	r3, [r3, #12]
 8011c9e:	685b      	ldr	r3, [r3, #4]
 8011ca0:	4618      	mov	r0, r3
 8011ca2:	f7f9 fd0d 	bl	800b6c0 <lwip_htonl>
 8011ca6:	4604      	mov	r4, r0
 8011ca8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011caa:	891b      	ldrh	r3, [r3, #8]
 8011cac:	461d      	mov	r5, r3
 8011cae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011cb0:	68db      	ldr	r3, [r3, #12]
 8011cb2:	899b      	ldrh	r3, [r3, #12]
 8011cb4:	b29b      	uxth	r3, r3
 8011cb6:	4618      	mov	r0, r3
 8011cb8:	f7f9 fcec 	bl	800b694 <lwip_htons>
 8011cbc:	4603      	mov	r3, r0
 8011cbe:	b2db      	uxtb	r3, r3
 8011cc0:	f003 0303 	and.w	r3, r3, #3
 8011cc4:	2b00      	cmp	r3, #0
 8011cc6:	d001      	beq.n	8011ccc <tcp_output+0x2a4>
 8011cc8:	2301      	movs	r3, #1
 8011cca:	e000      	b.n	8011cce <tcp_output+0x2a6>
 8011ccc:	2300      	movs	r3, #0
 8011cce:	442b      	add	r3, r5
 8011cd0:	4423      	add	r3, r4
 8011cd2:	60bb      	str	r3, [r7, #8]
    if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 8011cd4:	687b      	ldr	r3, [r7, #4]
 8011cd6:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8011cd8:	68bb      	ldr	r3, [r7, #8]
 8011cda:	1ad3      	subs	r3, r2, r3
 8011cdc:	2b00      	cmp	r3, #0
 8011cde:	da02      	bge.n	8011ce6 <tcp_output+0x2be>
      pcb->snd_nxt = snd_nxt;
 8011ce0:	687b      	ldr	r3, [r7, #4]
 8011ce2:	68ba      	ldr	r2, [r7, #8]
 8011ce4:	651a      	str	r2, [r3, #80]	@ 0x50
    }
    /* put segment on unacknowledged list if length > 0 */
    if (TCP_TCPLEN(seg) > 0) {
 8011ce6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011ce8:	891b      	ldrh	r3, [r3, #8]
 8011cea:	461c      	mov	r4, r3
 8011cec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011cee:	68db      	ldr	r3, [r3, #12]
 8011cf0:	899b      	ldrh	r3, [r3, #12]
 8011cf2:	b29b      	uxth	r3, r3
 8011cf4:	4618      	mov	r0, r3
 8011cf6:	f7f9 fccd 	bl	800b694 <lwip_htons>
 8011cfa:	4603      	mov	r3, r0
 8011cfc:	b2db      	uxtb	r3, r3
 8011cfe:	f003 0303 	and.w	r3, r3, #3
 8011d02:	2b00      	cmp	r3, #0
 8011d04:	d001      	beq.n	8011d0a <tcp_output+0x2e2>
 8011d06:	2301      	movs	r3, #1
 8011d08:	e000      	b.n	8011d0c <tcp_output+0x2e4>
 8011d0a:	2300      	movs	r3, #0
 8011d0c:	4423      	add	r3, r4
 8011d0e:	2b00      	cmp	r3, #0
 8011d10:	d049      	beq.n	8011da6 <tcp_output+0x37e>
      seg->next = NULL;
 8011d12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011d14:	2200      	movs	r2, #0
 8011d16:	601a      	str	r2, [r3, #0]
      /* unacked list is empty? */
      if (pcb->unacked == NULL) {
 8011d18:	687b      	ldr	r3, [r7, #4]
 8011d1a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8011d1c:	2b00      	cmp	r3, #0
 8011d1e:	d105      	bne.n	8011d2c <tcp_output+0x304>
        pcb->unacked = seg;
 8011d20:	687b      	ldr	r3, [r7, #4]
 8011d22:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8011d24:	671a      	str	r2, [r3, #112]	@ 0x70
        useg = seg;
 8011d26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011d28:	623b      	str	r3, [r7, #32]
 8011d2a:	e03f      	b.n	8011dac <tcp_output+0x384>
        /* unacked list is not empty? */
      } else {
        /* In the case of fast retransmit, the packet should not go to the tail
         * of the unacked queue, but rather somewhere before it. We need to check for
         * this case. -STJ Jul 27, 2004 */
        if (TCP_SEQ_LT(lwip_ntohl(seg->tcphdr->seqno), lwip_ntohl(useg->tcphdr->seqno))) {
 8011d2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011d2e:	68db      	ldr	r3, [r3, #12]
 8011d30:	685b      	ldr	r3, [r3, #4]
 8011d32:	4618      	mov	r0, r3
 8011d34:	f7f9 fcc4 	bl	800b6c0 <lwip_htonl>
 8011d38:	4604      	mov	r4, r0
 8011d3a:	6a3b      	ldr	r3, [r7, #32]
 8011d3c:	68db      	ldr	r3, [r3, #12]
 8011d3e:	685b      	ldr	r3, [r3, #4]
 8011d40:	4618      	mov	r0, r3
 8011d42:	f7f9 fcbd 	bl	800b6c0 <lwip_htonl>
 8011d46:	4603      	mov	r3, r0
 8011d48:	1ae3      	subs	r3, r4, r3
 8011d4a:	2b00      	cmp	r3, #0
 8011d4c:	da24      	bge.n	8011d98 <tcp_output+0x370>
          /* add segment to before tail of unacked list, keeping the list sorted */
          struct tcp_seg **cur_seg = &(pcb->unacked);
 8011d4e:	687b      	ldr	r3, [r7, #4]
 8011d50:	3370      	adds	r3, #112	@ 0x70
 8011d52:	61fb      	str	r3, [r7, #28]
          while (*cur_seg &&
 8011d54:	e002      	b.n	8011d5c <tcp_output+0x334>
                 TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
            cur_seg = &((*cur_seg)->next );
 8011d56:	69fb      	ldr	r3, [r7, #28]
 8011d58:	681b      	ldr	r3, [r3, #0]
 8011d5a:	61fb      	str	r3, [r7, #28]
          while (*cur_seg &&
 8011d5c:	69fb      	ldr	r3, [r7, #28]
 8011d5e:	681b      	ldr	r3, [r3, #0]
 8011d60:	2b00      	cmp	r3, #0
 8011d62:	d011      	beq.n	8011d88 <tcp_output+0x360>
                 TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
 8011d64:	69fb      	ldr	r3, [r7, #28]
 8011d66:	681b      	ldr	r3, [r3, #0]
 8011d68:	68db      	ldr	r3, [r3, #12]
 8011d6a:	685b      	ldr	r3, [r3, #4]
 8011d6c:	4618      	mov	r0, r3
 8011d6e:	f7f9 fca7 	bl	800b6c0 <lwip_htonl>
 8011d72:	4604      	mov	r4, r0
 8011d74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011d76:	68db      	ldr	r3, [r3, #12]
 8011d78:	685b      	ldr	r3, [r3, #4]
 8011d7a:	4618      	mov	r0, r3
 8011d7c:	f7f9 fca0 	bl	800b6c0 <lwip_htonl>
 8011d80:	4603      	mov	r3, r0
 8011d82:	1ae3      	subs	r3, r4, r3
          while (*cur_seg &&
 8011d84:	2b00      	cmp	r3, #0
 8011d86:	dbe6      	blt.n	8011d56 <tcp_output+0x32e>
          }
          seg->next = (*cur_seg);
 8011d88:	69fb      	ldr	r3, [r7, #28]
 8011d8a:	681a      	ldr	r2, [r3, #0]
 8011d8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011d8e:	601a      	str	r2, [r3, #0]
          (*cur_seg) = seg;
 8011d90:	69fb      	ldr	r3, [r7, #28]
 8011d92:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8011d94:	601a      	str	r2, [r3, #0]
 8011d96:	e009      	b.n	8011dac <tcp_output+0x384>
        } else {
          /* add segment to tail of unacked list */
          useg->next = seg;
 8011d98:	6a3b      	ldr	r3, [r7, #32]
 8011d9a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8011d9c:	601a      	str	r2, [r3, #0]
          useg = useg->next;
 8011d9e:	6a3b      	ldr	r3, [r7, #32]
 8011da0:	681b      	ldr	r3, [r3, #0]
 8011da2:	623b      	str	r3, [r7, #32]
 8011da4:	e002      	b.n	8011dac <tcp_output+0x384>
        }
      }
      /* do not queue empty segments on the unacked list */
    } else {
      tcp_seg_free(seg);
 8011da6:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8011da8:	f7fc fc3f 	bl	800e62a <tcp_seg_free>
    }
    seg = pcb->unsent;
 8011dac:	687b      	ldr	r3, [r7, #4]
 8011dae:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8011db0:	627b      	str	r3, [r7, #36]	@ 0x24
  while (seg != NULL &&
 8011db2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011db4:	2b00      	cmp	r3, #0
 8011db6:	d012      	beq.n	8011dde <tcp_output+0x3b6>
         lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len <= wnd) {
 8011db8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011dba:	68db      	ldr	r3, [r3, #12]
 8011dbc:	685b      	ldr	r3, [r3, #4]
 8011dbe:	4618      	mov	r0, r3
 8011dc0:	f7f9 fc7e 	bl	800b6c0 <lwip_htonl>
 8011dc4:	4602      	mov	r2, r0
 8011dc6:	687b      	ldr	r3, [r7, #4]
 8011dc8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8011dca:	1ad3      	subs	r3, r2, r3
 8011dcc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8011dce:	8912      	ldrh	r2, [r2, #8]
 8011dd0:	4413      	add	r3, r2
  while (seg != NULL &&
 8011dd2:	69ba      	ldr	r2, [r7, #24]
 8011dd4:	429a      	cmp	r2, r3
 8011dd6:	f4bf aed9 	bcs.w	8011b8c <tcp_output+0x164>
 8011dda:	e000      	b.n	8011dde <tcp_output+0x3b6>
      break;
 8011ddc:	bf00      	nop
  }
#if TCP_OVERSIZE
  if (pcb->unsent == NULL) {
 8011dde:	687b      	ldr	r3, [r7, #4]
 8011de0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8011de2:	2b00      	cmp	r3, #0
 8011de4:	d108      	bne.n	8011df8 <tcp_output+0x3d0>
    /* last unsent has been removed, reset unsent_oversize */
    pcb->unsent_oversize = 0;
 8011de6:	687b      	ldr	r3, [r7, #4]
 8011de8:	2200      	movs	r2, #0
 8011dea:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
 8011dee:	e004      	b.n	8011dfa <tcp_output+0x3d2>
    goto output_done;
 8011df0:	bf00      	nop
 8011df2:	e002      	b.n	8011dfa <tcp_output+0x3d2>
    goto output_done;
 8011df4:	bf00      	nop
 8011df6:	e000      	b.n	8011dfa <tcp_output+0x3d2>
  }
#endif /* TCP_OVERSIZE */

output_done:
 8011df8:	bf00      	nop
  tcp_clear_flags(pcb, TF_NAGLEMEMERR);
 8011dfa:	687b      	ldr	r3, [r7, #4]
 8011dfc:	8b5b      	ldrh	r3, [r3, #26]
 8011dfe:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8011e02:	b29a      	uxth	r2, r3
 8011e04:	687b      	ldr	r3, [r7, #4]
 8011e06:	835a      	strh	r2, [r3, #26]
  return ERR_OK;
 8011e08:	2300      	movs	r3, #0
}
 8011e0a:	4618      	mov	r0, r3
 8011e0c:	3728      	adds	r7, #40	@ 0x28
 8011e0e:	46bd      	mov	sp, r7
 8011e10:	bdb0      	pop	{r4, r5, r7, pc}
 8011e12:	bf00      	nop

08011e14 <tcp_output_segment_busy>:
 * @arg seg the tcp segment to check
 * @return 1 if ref != 1, 0 if ref == 1
 */
static int
tcp_output_segment_busy(const struct tcp_seg *seg)
{
 8011e14:	b580      	push	{r7, lr}
 8011e16:	b082      	sub	sp, #8
 8011e18:	af00      	add	r7, sp, #0
 8011e1a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_output_segment_busy: invalid seg", seg != NULL);
 8011e1c:	687b      	ldr	r3, [r7, #4]
 8011e1e:	2b00      	cmp	r3, #0
 8011e20:	d106      	bne.n	8011e30 <tcp_output_segment_busy+0x1c>
 8011e22:	4b09      	ldr	r3, [pc, #36]	@ (8011e48 <tcp_output_segment_busy+0x34>)
 8011e24:	f240 529a 	movw	r2, #1434	@ 0x59a
 8011e28:	4908      	ldr	r1, [pc, #32]	@ (8011e4c <tcp_output_segment_busy+0x38>)
 8011e2a:	4809      	ldr	r0, [pc, #36]	@ (8011e50 <tcp_output_segment_busy+0x3c>)
 8011e2c:	f004 fd36 	bl	801689c <iprintf>

  /* We only need to check the first pbuf here:
     If a pbuf is queued for transmission, a driver calls pbuf_ref(),
     which only changes the ref count of the first pbuf */
  if (seg->p->ref != 1) {
 8011e30:	687b      	ldr	r3, [r7, #4]
 8011e32:	685b      	ldr	r3, [r3, #4]
 8011e34:	7b9b      	ldrb	r3, [r3, #14]
 8011e36:	2b01      	cmp	r3, #1
 8011e38:	d001      	beq.n	8011e3e <tcp_output_segment_busy+0x2a>
    /* other reference found */
    return 1;
 8011e3a:	2301      	movs	r3, #1
 8011e3c:	e000      	b.n	8011e40 <tcp_output_segment_busy+0x2c>
  }
  /* no other references found */
  return 0;
 8011e3e:	2300      	movs	r3, #0
}
 8011e40:	4618      	mov	r0, r3
 8011e42:	3708      	adds	r7, #8
 8011e44:	46bd      	mov	sp, r7
 8011e46:	bd80      	pop	{r7, pc}
 8011e48:	08019444 	.word	0x08019444
 8011e4c:	080199e0 	.word	0x080199e0
 8011e50:	08019498 	.word	0x08019498

08011e54 <tcp_output_segment>:
 * @param pcb the tcp_pcb for the TCP connection used to send the segment
 * @param netif the netif used to send the segment
 */
static err_t
tcp_output_segment(struct tcp_seg *seg, struct tcp_pcb *pcb, struct netif *netif)
{
 8011e54:	b5b0      	push	{r4, r5, r7, lr}
 8011e56:	b08c      	sub	sp, #48	@ 0x30
 8011e58:	af04      	add	r7, sp, #16
 8011e5a:	60f8      	str	r0, [r7, #12]
 8011e5c:	60b9      	str	r1, [r7, #8]
 8011e5e:	607a      	str	r2, [r7, #4]
  u32_t *opts;
#if TCP_CHECKSUM_ON_COPY
  int seg_chksum_was_swapped = 0;
#endif

  LWIP_ASSERT("tcp_output_segment: invalid seg", seg != NULL);
 8011e60:	68fb      	ldr	r3, [r7, #12]
 8011e62:	2b00      	cmp	r3, #0
 8011e64:	d106      	bne.n	8011e74 <tcp_output_segment+0x20>
 8011e66:	4b64      	ldr	r3, [pc, #400]	@ (8011ff8 <tcp_output_segment+0x1a4>)
 8011e68:	f44f 62b7 	mov.w	r2, #1464	@ 0x5b8
 8011e6c:	4963      	ldr	r1, [pc, #396]	@ (8011ffc <tcp_output_segment+0x1a8>)
 8011e6e:	4864      	ldr	r0, [pc, #400]	@ (8012000 <tcp_output_segment+0x1ac>)
 8011e70:	f004 fd14 	bl	801689c <iprintf>
  LWIP_ASSERT("tcp_output_segment: invalid pcb", pcb != NULL);
 8011e74:	68bb      	ldr	r3, [r7, #8]
 8011e76:	2b00      	cmp	r3, #0
 8011e78:	d106      	bne.n	8011e88 <tcp_output_segment+0x34>
 8011e7a:	4b5f      	ldr	r3, [pc, #380]	@ (8011ff8 <tcp_output_segment+0x1a4>)
 8011e7c:	f240 52b9 	movw	r2, #1465	@ 0x5b9
 8011e80:	4960      	ldr	r1, [pc, #384]	@ (8012004 <tcp_output_segment+0x1b0>)
 8011e82:	485f      	ldr	r0, [pc, #380]	@ (8012000 <tcp_output_segment+0x1ac>)
 8011e84:	f004 fd0a 	bl	801689c <iprintf>
  LWIP_ASSERT("tcp_output_segment: invalid netif", netif != NULL);
 8011e88:	687b      	ldr	r3, [r7, #4]
 8011e8a:	2b00      	cmp	r3, #0
 8011e8c:	d106      	bne.n	8011e9c <tcp_output_segment+0x48>
 8011e8e:	4b5a      	ldr	r3, [pc, #360]	@ (8011ff8 <tcp_output_segment+0x1a4>)
 8011e90:	f240 52ba 	movw	r2, #1466	@ 0x5ba
 8011e94:	495c      	ldr	r1, [pc, #368]	@ (8012008 <tcp_output_segment+0x1b4>)
 8011e96:	485a      	ldr	r0, [pc, #360]	@ (8012000 <tcp_output_segment+0x1ac>)
 8011e98:	f004 fd00 	bl	801689c <iprintf>

  if (tcp_output_segment_busy(seg)) {
 8011e9c:	68f8      	ldr	r0, [r7, #12]
 8011e9e:	f7ff ffb9 	bl	8011e14 <tcp_output_segment_busy>
 8011ea2:	4603      	mov	r3, r0
 8011ea4:	2b00      	cmp	r3, #0
 8011ea6:	d001      	beq.n	8011eac <tcp_output_segment+0x58>
    /* This should not happen: rexmit functions should have checked this.
       However, since this function modifies p->len, we must not continue in this case. */
    LWIP_DEBUGF(TCP_RTO_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_output_segment: segment busy\n"));
    return ERR_OK;
 8011ea8:	2300      	movs	r3, #0
 8011eaa:	e0a1      	b.n	8011ff0 <tcp_output_segment+0x19c>
  }

  /* The TCP header has already been constructed, but the ackno and
   wnd fields remain. */
  seg->tcphdr->ackno = lwip_htonl(pcb->rcv_nxt);
 8011eac:	68bb      	ldr	r3, [r7, #8]
 8011eae:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8011eb0:	68fb      	ldr	r3, [r7, #12]
 8011eb2:	68dc      	ldr	r4, [r3, #12]
 8011eb4:	4610      	mov	r0, r2
 8011eb6:	f7f9 fc03 	bl	800b6c0 <lwip_htonl>
 8011eba:	4603      	mov	r3, r0
 8011ebc:	60a3      	str	r3, [r4, #8]
       the window scale option) is never scaled. */
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(pcb->rcv_ann_wnd));
  } else
#endif /* LWIP_WND_SCALE */
  {
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
 8011ebe:	68bb      	ldr	r3, [r7, #8]
 8011ec0:	8d5a      	ldrh	r2, [r3, #42]	@ 0x2a
 8011ec2:	68fb      	ldr	r3, [r7, #12]
 8011ec4:	68dc      	ldr	r4, [r3, #12]
 8011ec6:	4610      	mov	r0, r2
 8011ec8:	f7f9 fbe4 	bl	800b694 <lwip_htons>
 8011ecc:	4603      	mov	r3, r0
 8011ece:	81e3      	strh	r3, [r4, #14]
  }

  pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 8011ed0:	68bb      	ldr	r3, [r7, #8]
 8011ed2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011ed4:	68ba      	ldr	r2, [r7, #8]
 8011ed6:	8d52      	ldrh	r2, [r2, #42]	@ 0x2a
 8011ed8:	441a      	add	r2, r3
 8011eda:	68bb      	ldr	r3, [r7, #8]
 8011edc:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Add any requested options.  NB MSS option is only set on SYN
     packets, so ignore it here */
  /* cast through void* to get rid of alignment warnings */
  opts = (u32_t *)(void *)(seg->tcphdr + 1);
 8011ede:	68fb      	ldr	r3, [r7, #12]
 8011ee0:	68db      	ldr	r3, [r3, #12]
 8011ee2:	3314      	adds	r3, #20
 8011ee4:	61fb      	str	r3, [r7, #28]
  if (seg->flags & TF_SEG_OPTS_MSS) {
 8011ee6:	68fb      	ldr	r3, [r7, #12]
 8011ee8:	7a9b      	ldrb	r3, [r3, #10]
 8011eea:	f003 0301 	and.w	r3, r3, #1
 8011eee:	2b00      	cmp	r3, #0
 8011ef0:	d015      	beq.n	8011f1e <tcp_output_segment+0xca>
    u16_t mss;
#if TCP_CALCULATE_EFF_SEND_MSS
    mss = tcp_eff_send_mss_netif(TCP_MSS, netif, &pcb->remote_ip);
 8011ef2:	68bb      	ldr	r3, [r7, #8]
 8011ef4:	3304      	adds	r3, #4
 8011ef6:	461a      	mov	r2, r3
 8011ef8:	6879      	ldr	r1, [r7, #4]
 8011efa:	f44f 7006 	mov.w	r0, #536	@ 0x218
 8011efe:	f7fc fe8d 	bl	800ec1c <tcp_eff_send_mss_netif>
 8011f02:	4603      	mov	r3, r0
 8011f04:	837b      	strh	r3, [r7, #26]
#else /* TCP_CALCULATE_EFF_SEND_MSS */
    mss = TCP_MSS;
#endif /* TCP_CALCULATE_EFF_SEND_MSS */
    *opts = TCP_BUILD_MSS_OPTION(mss);
 8011f06:	8b7b      	ldrh	r3, [r7, #26]
 8011f08:	f043 7301 	orr.w	r3, r3, #33816576	@ 0x2040000
 8011f0c:	4618      	mov	r0, r3
 8011f0e:	f7f9 fbd7 	bl	800b6c0 <lwip_htonl>
 8011f12:	4602      	mov	r2, r0
 8011f14:	69fb      	ldr	r3, [r7, #28]
 8011f16:	601a      	str	r2, [r3, #0]
    opts += 1;
 8011f18:	69fb      	ldr	r3, [r7, #28]
 8011f1a:	3304      	adds	r3, #4
 8011f1c:	61fb      	str	r3, [r7, #28]
  }
#endif

  /* Set retransmission timer running if it is not currently enabled
     This must be set before checking the route. */
  if (pcb->rtime < 0) {
 8011f1e:	68bb      	ldr	r3, [r7, #8]
 8011f20:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 8011f24:	2b00      	cmp	r3, #0
 8011f26:	da02      	bge.n	8011f2e <tcp_output_segment+0xda>
    pcb->rtime = 0;
 8011f28:	68bb      	ldr	r3, [r7, #8]
 8011f2a:	2200      	movs	r2, #0
 8011f2c:	861a      	strh	r2, [r3, #48]	@ 0x30
  }

  if (pcb->rttest == 0) {
 8011f2e:	68bb      	ldr	r3, [r7, #8]
 8011f30:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8011f32:	2b00      	cmp	r3, #0
 8011f34:	d10c      	bne.n	8011f50 <tcp_output_segment+0xfc>
    pcb->rttest = tcp_ticks;
 8011f36:	4b35      	ldr	r3, [pc, #212]	@ (801200c <tcp_output_segment+0x1b8>)
 8011f38:	681a      	ldr	r2, [r3, #0]
 8011f3a:	68bb      	ldr	r3, [r7, #8]
 8011f3c:	635a      	str	r2, [r3, #52]	@ 0x34
    pcb->rtseq = lwip_ntohl(seg->tcphdr->seqno);
 8011f3e:	68fb      	ldr	r3, [r7, #12]
 8011f40:	68db      	ldr	r3, [r3, #12]
 8011f42:	685b      	ldr	r3, [r3, #4]
 8011f44:	4618      	mov	r0, r3
 8011f46:	f7f9 fbbb 	bl	800b6c0 <lwip_htonl>
 8011f4a:	4602      	mov	r2, r0
 8011f4c:	68bb      	ldr	r3, [r7, #8]
 8011f4e:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_output_segment: %"U32_F":%"U32_F"\n",
                                 lwip_htonl(seg->tcphdr->seqno), lwip_htonl(seg->tcphdr->seqno) +
                                 seg->len));

  len = (u16_t)((u8_t *)seg->tcphdr - (u8_t *)seg->p->payload);
 8011f50:	68fb      	ldr	r3, [r7, #12]
 8011f52:	68da      	ldr	r2, [r3, #12]
 8011f54:	68fb      	ldr	r3, [r7, #12]
 8011f56:	685b      	ldr	r3, [r3, #4]
 8011f58:	685b      	ldr	r3, [r3, #4]
 8011f5a:	1ad3      	subs	r3, r2, r3
 8011f5c:	833b      	strh	r3, [r7, #24]
  if (len == 0) {
    /** Exclude retransmitted segments from this count. */
    MIB2_STATS_INC(mib2.tcpoutsegs);
  }

  seg->p->len -= len;
 8011f5e:	68fb      	ldr	r3, [r7, #12]
 8011f60:	685b      	ldr	r3, [r3, #4]
 8011f62:	8959      	ldrh	r1, [r3, #10]
 8011f64:	68fb      	ldr	r3, [r7, #12]
 8011f66:	685b      	ldr	r3, [r3, #4]
 8011f68:	8b3a      	ldrh	r2, [r7, #24]
 8011f6a:	1a8a      	subs	r2, r1, r2
 8011f6c:	b292      	uxth	r2, r2
 8011f6e:	815a      	strh	r2, [r3, #10]
  seg->p->tot_len -= len;
 8011f70:	68fb      	ldr	r3, [r7, #12]
 8011f72:	685b      	ldr	r3, [r3, #4]
 8011f74:	8919      	ldrh	r1, [r3, #8]
 8011f76:	68fb      	ldr	r3, [r7, #12]
 8011f78:	685b      	ldr	r3, [r3, #4]
 8011f7a:	8b3a      	ldrh	r2, [r7, #24]
 8011f7c:	1a8a      	subs	r2, r1, r2
 8011f7e:	b292      	uxth	r2, r2
 8011f80:	811a      	strh	r2, [r3, #8]

  seg->p->payload = seg->tcphdr;
 8011f82:	68fb      	ldr	r3, [r7, #12]
 8011f84:	685b      	ldr	r3, [r3, #4]
 8011f86:	68fa      	ldr	r2, [r7, #12]
 8011f88:	68d2      	ldr	r2, [r2, #12]
 8011f8a:	605a      	str	r2, [r3, #4]

  seg->tcphdr->chksum = 0;
 8011f8c:	68fb      	ldr	r3, [r7, #12]
 8011f8e:	68db      	ldr	r3, [r3, #12]
 8011f90:	2200      	movs	r2, #0
 8011f92:	741a      	strb	r2, [r3, #16]
 8011f94:	2200      	movs	r2, #0
 8011f96:	745a      	strb	r2, [r3, #17]

#ifdef LWIP_HOOK_TCP_OUT_ADD_TCPOPTS
  opts = LWIP_HOOK_TCP_OUT_ADD_TCPOPTS(seg->p, seg->tcphdr, pcb, opts);
#endif
  LWIP_ASSERT("options not filled", (u8_t *)opts == ((u8_t *)(seg->tcphdr + 1)) + LWIP_TCP_OPT_LENGTH_SEGMENT(seg->flags, pcb));
 8011f98:	68fb      	ldr	r3, [r7, #12]
 8011f9a:	68da      	ldr	r2, [r3, #12]
 8011f9c:	68fb      	ldr	r3, [r7, #12]
 8011f9e:	7a9b      	ldrb	r3, [r3, #10]
 8011fa0:	f003 0301 	and.w	r3, r3, #1
 8011fa4:	2b00      	cmp	r3, #0
 8011fa6:	d001      	beq.n	8011fac <tcp_output_segment+0x158>
 8011fa8:	2318      	movs	r3, #24
 8011faa:	e000      	b.n	8011fae <tcp_output_segment+0x15a>
 8011fac:	2314      	movs	r3, #20
 8011fae:	4413      	add	r3, r2
 8011fb0:	69fa      	ldr	r2, [r7, #28]
 8011fb2:	429a      	cmp	r2, r3
 8011fb4:	d006      	beq.n	8011fc4 <tcp_output_segment+0x170>
 8011fb6:	4b10      	ldr	r3, [pc, #64]	@ (8011ff8 <tcp_output_segment+0x1a4>)
 8011fb8:	f240 621c 	movw	r2, #1564	@ 0x61c
 8011fbc:	4914      	ldr	r1, [pc, #80]	@ (8012010 <tcp_output_segment+0x1bc>)
 8011fbe:	4810      	ldr	r0, [pc, #64]	@ (8012000 <tcp_output_segment+0x1ac>)
 8011fc0:	f004 fc6c 	bl	801689c <iprintf>
  }
#endif /* CHECKSUM_GEN_TCP */
  TCP_STATS_INC(tcp.xmit);

  NETIF_SET_HINTS(netif, &(pcb->netif_hints));
  err = ip_output_if(seg->p, &pcb->local_ip, &pcb->remote_ip, pcb->ttl,
 8011fc4:	68fb      	ldr	r3, [r7, #12]
 8011fc6:	6858      	ldr	r0, [r3, #4]
 8011fc8:	68b9      	ldr	r1, [r7, #8]
 8011fca:	68bb      	ldr	r3, [r7, #8]
 8011fcc:	1d1c      	adds	r4, r3, #4
 8011fce:	68bb      	ldr	r3, [r7, #8]
 8011fd0:	7add      	ldrb	r5, [r3, #11]
 8011fd2:	68bb      	ldr	r3, [r7, #8]
 8011fd4:	7a9b      	ldrb	r3, [r3, #10]
 8011fd6:	687a      	ldr	r2, [r7, #4]
 8011fd8:	9202      	str	r2, [sp, #8]
 8011fda:	2206      	movs	r2, #6
 8011fdc:	9201      	str	r2, [sp, #4]
 8011fde:	9300      	str	r3, [sp, #0]
 8011fe0:	462b      	mov	r3, r5
 8011fe2:	4622      	mov	r2, r4
 8011fe4:	f002 fd72 	bl	8014acc <ip4_output_if>
 8011fe8:	4603      	mov	r3, r0
 8011fea:	75fb      	strb	r3, [r7, #23]
    seg->chksum = SWAP_BYTES_IN_WORD(seg->chksum);
    seg->chksum_swapped = 1;
  }
#endif

  return err;
 8011fec:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8011ff0:	4618      	mov	r0, r3
 8011ff2:	3720      	adds	r7, #32
 8011ff4:	46bd      	mov	sp, r7
 8011ff6:	bdb0      	pop	{r4, r5, r7, pc}
 8011ff8:	08019444 	.word	0x08019444
 8011ffc:	08019a08 	.word	0x08019a08
 8012000:	08019498 	.word	0x08019498
 8012004:	08019a28 	.word	0x08019a28
 8012008:	08019a48 	.word	0x08019a48
 801200c:	24007df8 	.word	0x24007df8
 8012010:	08019a6c 	.word	0x08019a6c

08012014 <tcp_rexmit_rto_prepare>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
err_t
tcp_rexmit_rto_prepare(struct tcp_pcb *pcb)
{
 8012014:	b5b0      	push	{r4, r5, r7, lr}
 8012016:	b084      	sub	sp, #16
 8012018:	af00      	add	r7, sp, #0
 801201a:	6078      	str	r0, [r7, #4]
  struct tcp_seg *seg;

  LWIP_ASSERT("tcp_rexmit_rto_prepare: invalid pcb", pcb != NULL);
 801201c:	687b      	ldr	r3, [r7, #4]
 801201e:	2b00      	cmp	r3, #0
 8012020:	d106      	bne.n	8012030 <tcp_rexmit_rto_prepare+0x1c>
 8012022:	4b31      	ldr	r3, [pc, #196]	@ (80120e8 <tcp_rexmit_rto_prepare+0xd4>)
 8012024:	f240 6263 	movw	r2, #1635	@ 0x663
 8012028:	4930      	ldr	r1, [pc, #192]	@ (80120ec <tcp_rexmit_rto_prepare+0xd8>)
 801202a:	4831      	ldr	r0, [pc, #196]	@ (80120f0 <tcp_rexmit_rto_prepare+0xdc>)
 801202c:	f004 fc36 	bl	801689c <iprintf>

  if (pcb->unacked == NULL) {
 8012030:	687b      	ldr	r3, [r7, #4]
 8012032:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8012034:	2b00      	cmp	r3, #0
 8012036:	d102      	bne.n	801203e <tcp_rexmit_rto_prepare+0x2a>
    return ERR_VAL;
 8012038:	f06f 0305 	mvn.w	r3, #5
 801203c:	e050      	b.n	80120e0 <tcp_rexmit_rto_prepare+0xcc>

  /* Move all unacked segments to the head of the unsent queue.
     However, give up if any of the unsent pbufs are still referenced by the
     netif driver due to deferred transmission. No point loading the link further
     if it is struggling to flush its buffered writes. */
  for (seg = pcb->unacked; seg->next != NULL; seg = seg->next) {
 801203e:	687b      	ldr	r3, [r7, #4]
 8012040:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8012042:	60fb      	str	r3, [r7, #12]
 8012044:	e00b      	b.n	801205e <tcp_rexmit_rto_prepare+0x4a>
    if (tcp_output_segment_busy(seg)) {
 8012046:	68f8      	ldr	r0, [r7, #12]
 8012048:	f7ff fee4 	bl	8011e14 <tcp_output_segment_busy>
 801204c:	4603      	mov	r3, r0
 801204e:	2b00      	cmp	r3, #0
 8012050:	d002      	beq.n	8012058 <tcp_rexmit_rto_prepare+0x44>
      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit_rto: segment busy\n"));
      return ERR_VAL;
 8012052:	f06f 0305 	mvn.w	r3, #5
 8012056:	e043      	b.n	80120e0 <tcp_rexmit_rto_prepare+0xcc>
  for (seg = pcb->unacked; seg->next != NULL; seg = seg->next) {
 8012058:	68fb      	ldr	r3, [r7, #12]
 801205a:	681b      	ldr	r3, [r3, #0]
 801205c:	60fb      	str	r3, [r7, #12]
 801205e:	68fb      	ldr	r3, [r7, #12]
 8012060:	681b      	ldr	r3, [r3, #0]
 8012062:	2b00      	cmp	r3, #0
 8012064:	d1ef      	bne.n	8012046 <tcp_rexmit_rto_prepare+0x32>
    }
  }
  if (tcp_output_segment_busy(seg)) {
 8012066:	68f8      	ldr	r0, [r7, #12]
 8012068:	f7ff fed4 	bl	8011e14 <tcp_output_segment_busy>
 801206c:	4603      	mov	r3, r0
 801206e:	2b00      	cmp	r3, #0
 8012070:	d002      	beq.n	8012078 <tcp_rexmit_rto_prepare+0x64>
    LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit_rto: segment busy\n"));
    return ERR_VAL;
 8012072:	f06f 0305 	mvn.w	r3, #5
 8012076:	e033      	b.n	80120e0 <tcp_rexmit_rto_prepare+0xcc>
  }
  /* concatenate unsent queue after unacked queue */
  seg->next = pcb->unsent;
 8012078:	687b      	ldr	r3, [r7, #4]
 801207a:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 801207c:	68fb      	ldr	r3, [r7, #12]
 801207e:	601a      	str	r2, [r3, #0]
  if (pcb->unsent == NULL) {
    pcb->unsent_oversize = seg->oversize_left;
  }
#endif /* TCP_OVERSIZE_DBGCHECK */
  /* unsent queue is the concatenated queue (of unacked, unsent) */
  pcb->unsent = pcb->unacked;
 8012080:	687b      	ldr	r3, [r7, #4]
 8012082:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8012084:	687b      	ldr	r3, [r7, #4]
 8012086:	66da      	str	r2, [r3, #108]	@ 0x6c
  /* unacked queue is now empty */
  pcb->unacked = NULL;
 8012088:	687b      	ldr	r3, [r7, #4]
 801208a:	2200      	movs	r2, #0
 801208c:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Mark RTO in-progress */
  tcp_set_flags(pcb, TF_RTO);
 801208e:	687b      	ldr	r3, [r7, #4]
 8012090:	8b5b      	ldrh	r3, [r3, #26]
 8012092:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8012096:	b29a      	uxth	r2, r3
 8012098:	687b      	ldr	r3, [r7, #4]
 801209a:	835a      	strh	r2, [r3, #26]
  /* Record the next byte following retransmit */
  pcb->rto_end = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 801209c:	68fb      	ldr	r3, [r7, #12]
 801209e:	68db      	ldr	r3, [r3, #12]
 80120a0:	685b      	ldr	r3, [r3, #4]
 80120a2:	4618      	mov	r0, r3
 80120a4:	f7f9 fb0c 	bl	800b6c0 <lwip_htonl>
 80120a8:	4604      	mov	r4, r0
 80120aa:	68fb      	ldr	r3, [r7, #12]
 80120ac:	891b      	ldrh	r3, [r3, #8]
 80120ae:	461d      	mov	r5, r3
 80120b0:	68fb      	ldr	r3, [r7, #12]
 80120b2:	68db      	ldr	r3, [r3, #12]
 80120b4:	899b      	ldrh	r3, [r3, #12]
 80120b6:	b29b      	uxth	r3, r3
 80120b8:	4618      	mov	r0, r3
 80120ba:	f7f9 faeb 	bl	800b694 <lwip_htons>
 80120be:	4603      	mov	r3, r0
 80120c0:	b2db      	uxtb	r3, r3
 80120c2:	f003 0303 	and.w	r3, r3, #3
 80120c6:	2b00      	cmp	r3, #0
 80120c8:	d001      	beq.n	80120ce <tcp_rexmit_rto_prepare+0xba>
 80120ca:	2301      	movs	r3, #1
 80120cc:	e000      	b.n	80120d0 <tcp_rexmit_rto_prepare+0xbc>
 80120ce:	2300      	movs	r3, #0
 80120d0:	442b      	add	r3, r5
 80120d2:	18e2      	adds	r2, r4, r3
 80120d4:	687b      	ldr	r3, [r7, #4]
 80120d6:	64da      	str	r2, [r3, #76]	@ 0x4c
  /* Don't take any RTT measurements after retransmitting. */
  pcb->rttest = 0;
 80120d8:	687b      	ldr	r3, [r7, #4]
 80120da:	2200      	movs	r2, #0
 80120dc:	635a      	str	r2, [r3, #52]	@ 0x34

  return ERR_OK;
 80120de:	2300      	movs	r3, #0
}
 80120e0:	4618      	mov	r0, r3
 80120e2:	3710      	adds	r7, #16
 80120e4:	46bd      	mov	sp, r7
 80120e6:	bdb0      	pop	{r4, r5, r7, pc}
 80120e8:	08019444 	.word	0x08019444
 80120ec:	08019a80 	.word	0x08019a80
 80120f0:	08019498 	.word	0x08019498

080120f4 <tcp_rexmit_rto_commit>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
void
tcp_rexmit_rto_commit(struct tcp_pcb *pcb)
{
 80120f4:	b580      	push	{r7, lr}
 80120f6:	b082      	sub	sp, #8
 80120f8:	af00      	add	r7, sp, #0
 80120fa:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_rto_commit: invalid pcb", pcb != NULL);
 80120fc:	687b      	ldr	r3, [r7, #4]
 80120fe:	2b00      	cmp	r3, #0
 8012100:	d106      	bne.n	8012110 <tcp_rexmit_rto_commit+0x1c>
 8012102:	4b0d      	ldr	r3, [pc, #52]	@ (8012138 <tcp_rexmit_rto_commit+0x44>)
 8012104:	f44f 62d3 	mov.w	r2, #1688	@ 0x698
 8012108:	490c      	ldr	r1, [pc, #48]	@ (801213c <tcp_rexmit_rto_commit+0x48>)
 801210a:	480d      	ldr	r0, [pc, #52]	@ (8012140 <tcp_rexmit_rto_commit+0x4c>)
 801210c:	f004 fbc6 	bl	801689c <iprintf>

  /* increment number of retransmissions */
  if (pcb->nrtx < 0xFF) {
 8012110:	687b      	ldr	r3, [r7, #4]
 8012112:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8012116:	2bff      	cmp	r3, #255	@ 0xff
 8012118:	d007      	beq.n	801212a <tcp_rexmit_rto_commit+0x36>
    ++pcb->nrtx;
 801211a:	687b      	ldr	r3, [r7, #4]
 801211c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8012120:	3301      	adds	r3, #1
 8012122:	b2da      	uxtb	r2, r3
 8012124:	687b      	ldr	r3, [r7, #4]
 8012126:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  }
  /* Do the actual retransmission */
  tcp_output(pcb);
 801212a:	6878      	ldr	r0, [r7, #4]
 801212c:	f7ff fc7c 	bl	8011a28 <tcp_output>
}
 8012130:	bf00      	nop
 8012132:	3708      	adds	r7, #8
 8012134:	46bd      	mov	sp, r7
 8012136:	bd80      	pop	{r7, pc}
 8012138:	08019444 	.word	0x08019444
 801213c:	08019aa4 	.word	0x08019aa4
 8012140:	08019498 	.word	0x08019498

08012144 <tcp_rexmit_rto>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
void
tcp_rexmit_rto(struct tcp_pcb *pcb)
{
 8012144:	b580      	push	{r7, lr}
 8012146:	b082      	sub	sp, #8
 8012148:	af00      	add	r7, sp, #0
 801214a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_rto: invalid pcb", pcb != NULL);
 801214c:	687b      	ldr	r3, [r7, #4]
 801214e:	2b00      	cmp	r3, #0
 8012150:	d106      	bne.n	8012160 <tcp_rexmit_rto+0x1c>
 8012152:	4b0a      	ldr	r3, [pc, #40]	@ (801217c <tcp_rexmit_rto+0x38>)
 8012154:	f240 62ad 	movw	r2, #1709	@ 0x6ad
 8012158:	4909      	ldr	r1, [pc, #36]	@ (8012180 <tcp_rexmit_rto+0x3c>)
 801215a:	480a      	ldr	r0, [pc, #40]	@ (8012184 <tcp_rexmit_rto+0x40>)
 801215c:	f004 fb9e 	bl	801689c <iprintf>

  if (tcp_rexmit_rto_prepare(pcb) == ERR_OK) {
 8012160:	6878      	ldr	r0, [r7, #4]
 8012162:	f7ff ff57 	bl	8012014 <tcp_rexmit_rto_prepare>
 8012166:	4603      	mov	r3, r0
 8012168:	2b00      	cmp	r3, #0
 801216a:	d102      	bne.n	8012172 <tcp_rexmit_rto+0x2e>
    tcp_rexmit_rto_commit(pcb);
 801216c:	6878      	ldr	r0, [r7, #4]
 801216e:	f7ff ffc1 	bl	80120f4 <tcp_rexmit_rto_commit>
  }
}
 8012172:	bf00      	nop
 8012174:	3708      	adds	r7, #8
 8012176:	46bd      	mov	sp, r7
 8012178:	bd80      	pop	{r7, pc}
 801217a:	bf00      	nop
 801217c:	08019444 	.word	0x08019444
 8012180:	08019ac8 	.word	0x08019ac8
 8012184:	08019498 	.word	0x08019498

08012188 <tcp_rexmit>:
 *
 * @param pcb the tcp_pcb for which to retransmit the first unacked segment
 */
err_t
tcp_rexmit(struct tcp_pcb *pcb)
{
 8012188:	b590      	push	{r4, r7, lr}
 801218a:	b085      	sub	sp, #20
 801218c:	af00      	add	r7, sp, #0
 801218e:	6078      	str	r0, [r7, #4]
  struct tcp_seg *seg;
  struct tcp_seg **cur_seg;

  LWIP_ASSERT("tcp_rexmit: invalid pcb", pcb != NULL);
 8012190:	687b      	ldr	r3, [r7, #4]
 8012192:	2b00      	cmp	r3, #0
 8012194:	d106      	bne.n	80121a4 <tcp_rexmit+0x1c>
 8012196:	4b2f      	ldr	r3, [pc, #188]	@ (8012254 <tcp_rexmit+0xcc>)
 8012198:	f240 62c1 	movw	r2, #1729	@ 0x6c1
 801219c:	492e      	ldr	r1, [pc, #184]	@ (8012258 <tcp_rexmit+0xd0>)
 801219e:	482f      	ldr	r0, [pc, #188]	@ (801225c <tcp_rexmit+0xd4>)
 80121a0:	f004 fb7c 	bl	801689c <iprintf>

  if (pcb->unacked == NULL) {
 80121a4:	687b      	ldr	r3, [r7, #4]
 80121a6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80121a8:	2b00      	cmp	r3, #0
 80121aa:	d102      	bne.n	80121b2 <tcp_rexmit+0x2a>
    return ERR_VAL;
 80121ac:	f06f 0305 	mvn.w	r3, #5
 80121b0:	e04c      	b.n	801224c <tcp_rexmit+0xc4>
  }

  seg = pcb->unacked;
 80121b2:	687b      	ldr	r3, [r7, #4]
 80121b4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80121b6:	60bb      	str	r3, [r7, #8]

  /* Give up if the segment is still referenced by the netif driver
     due to deferred transmission. */
  if (tcp_output_segment_busy(seg)) {
 80121b8:	68b8      	ldr	r0, [r7, #8]
 80121ba:	f7ff fe2b 	bl	8011e14 <tcp_output_segment_busy>
 80121be:	4603      	mov	r3, r0
 80121c0:	2b00      	cmp	r3, #0
 80121c2:	d002      	beq.n	80121ca <tcp_rexmit+0x42>
    LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit busy\n"));
    return ERR_VAL;
 80121c4:	f06f 0305 	mvn.w	r3, #5
 80121c8:	e040      	b.n	801224c <tcp_rexmit+0xc4>
  }

  /* Move the first unacked segment to the unsent queue */
  /* Keep the unsent queue sorted. */
  pcb->unacked = seg->next;
 80121ca:	68bb      	ldr	r3, [r7, #8]
 80121cc:	681a      	ldr	r2, [r3, #0]
 80121ce:	687b      	ldr	r3, [r7, #4]
 80121d0:	671a      	str	r2, [r3, #112]	@ 0x70

  cur_seg = &(pcb->unsent);
 80121d2:	687b      	ldr	r3, [r7, #4]
 80121d4:	336c      	adds	r3, #108	@ 0x6c
 80121d6:	60fb      	str	r3, [r7, #12]
  while (*cur_seg &&
 80121d8:	e002      	b.n	80121e0 <tcp_rexmit+0x58>
         TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
    cur_seg = &((*cur_seg)->next );
 80121da:	68fb      	ldr	r3, [r7, #12]
 80121dc:	681b      	ldr	r3, [r3, #0]
 80121de:	60fb      	str	r3, [r7, #12]
  while (*cur_seg &&
 80121e0:	68fb      	ldr	r3, [r7, #12]
 80121e2:	681b      	ldr	r3, [r3, #0]
 80121e4:	2b00      	cmp	r3, #0
 80121e6:	d011      	beq.n	801220c <tcp_rexmit+0x84>
         TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
 80121e8:	68fb      	ldr	r3, [r7, #12]
 80121ea:	681b      	ldr	r3, [r3, #0]
 80121ec:	68db      	ldr	r3, [r3, #12]
 80121ee:	685b      	ldr	r3, [r3, #4]
 80121f0:	4618      	mov	r0, r3
 80121f2:	f7f9 fa65 	bl	800b6c0 <lwip_htonl>
 80121f6:	4604      	mov	r4, r0
 80121f8:	68bb      	ldr	r3, [r7, #8]
 80121fa:	68db      	ldr	r3, [r3, #12]
 80121fc:	685b      	ldr	r3, [r3, #4]
 80121fe:	4618      	mov	r0, r3
 8012200:	f7f9 fa5e 	bl	800b6c0 <lwip_htonl>
 8012204:	4603      	mov	r3, r0
 8012206:	1ae3      	subs	r3, r4, r3
  while (*cur_seg &&
 8012208:	2b00      	cmp	r3, #0
 801220a:	dbe6      	blt.n	80121da <tcp_rexmit+0x52>
  }
  seg->next = *cur_seg;
 801220c:	68fb      	ldr	r3, [r7, #12]
 801220e:	681a      	ldr	r2, [r3, #0]
 8012210:	68bb      	ldr	r3, [r7, #8]
 8012212:	601a      	str	r2, [r3, #0]
  *cur_seg = seg;
 8012214:	68fb      	ldr	r3, [r7, #12]
 8012216:	68ba      	ldr	r2, [r7, #8]
 8012218:	601a      	str	r2, [r3, #0]
#if TCP_OVERSIZE
  if (seg->next == NULL) {
 801221a:	68bb      	ldr	r3, [r7, #8]
 801221c:	681b      	ldr	r3, [r3, #0]
 801221e:	2b00      	cmp	r3, #0
 8012220:	d103      	bne.n	801222a <tcp_rexmit+0xa2>
    /* the retransmitted segment is last in unsent, so reset unsent_oversize */
    pcb->unsent_oversize = 0;
 8012222:	687b      	ldr	r3, [r7, #4]
 8012224:	2200      	movs	r2, #0
 8012226:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  }
#endif /* TCP_OVERSIZE */

  if (pcb->nrtx < 0xFF) {
 801222a:	687b      	ldr	r3, [r7, #4]
 801222c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8012230:	2bff      	cmp	r3, #255	@ 0xff
 8012232:	d007      	beq.n	8012244 <tcp_rexmit+0xbc>
    ++pcb->nrtx;
 8012234:	687b      	ldr	r3, [r7, #4]
 8012236:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 801223a:	3301      	adds	r3, #1
 801223c:	b2da      	uxtb	r2, r3
 801223e:	687b      	ldr	r3, [r7, #4]
 8012240:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  }

  /* Don't take any rtt measurements after retransmitting. */
  pcb->rttest = 0;
 8012244:	687b      	ldr	r3, [r7, #4]
 8012246:	2200      	movs	r2, #0
 8012248:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Do the actual retransmission. */
  MIB2_STATS_INC(mib2.tcpretranssegs);
  /* No need to call tcp_output: we are always called from tcp_input()
     and thus tcp_output directly returns. */
  return ERR_OK;
 801224a:	2300      	movs	r3, #0
}
 801224c:	4618      	mov	r0, r3
 801224e:	3714      	adds	r7, #20
 8012250:	46bd      	mov	sp, r7
 8012252:	bd90      	pop	{r4, r7, pc}
 8012254:	08019444 	.word	0x08019444
 8012258:	08019ae4 	.word	0x08019ae4
 801225c:	08019498 	.word	0x08019498

08012260 <tcp_rexmit_fast>:
 *
 * @param pcb the tcp_pcb for which to retransmit the first unacked segment
 */
void
tcp_rexmit_fast(struct tcp_pcb *pcb)
{
 8012260:	b580      	push	{r7, lr}
 8012262:	b082      	sub	sp, #8
 8012264:	af00      	add	r7, sp, #0
 8012266:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_fast: invalid pcb", pcb != NULL);
 8012268:	687b      	ldr	r3, [r7, #4]
 801226a:	2b00      	cmp	r3, #0
 801226c:	d106      	bne.n	801227c <tcp_rexmit_fast+0x1c>
 801226e:	4b2a      	ldr	r3, [pc, #168]	@ (8012318 <tcp_rexmit_fast+0xb8>)
 8012270:	f240 62f9 	movw	r2, #1785	@ 0x6f9
 8012274:	4929      	ldr	r1, [pc, #164]	@ (801231c <tcp_rexmit_fast+0xbc>)
 8012276:	482a      	ldr	r0, [pc, #168]	@ (8012320 <tcp_rexmit_fast+0xc0>)
 8012278:	f004 fb10 	bl	801689c <iprintf>

  if (pcb->unacked != NULL && !(pcb->flags & TF_INFR)) {
 801227c:	687b      	ldr	r3, [r7, #4]
 801227e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8012280:	2b00      	cmp	r3, #0
 8012282:	d045      	beq.n	8012310 <tcp_rexmit_fast+0xb0>
 8012284:	687b      	ldr	r3, [r7, #4]
 8012286:	8b5b      	ldrh	r3, [r3, #26]
 8012288:	f003 0304 	and.w	r3, r3, #4
 801228c:	2b00      	cmp	r3, #0
 801228e:	d13f      	bne.n	8012310 <tcp_rexmit_fast+0xb0>
    LWIP_DEBUGF(TCP_FR_DEBUG,
                ("tcp_receive: dupacks %"U16_F" (%"U32_F
                 "), fast retransmit %"U32_F"\n",
                 (u16_t)pcb->dupacks, pcb->lastack,
                 lwip_ntohl(pcb->unacked->tcphdr->seqno)));
    if (tcp_rexmit(pcb) == ERR_OK) {
 8012290:	6878      	ldr	r0, [r7, #4]
 8012292:	f7ff ff79 	bl	8012188 <tcp_rexmit>
 8012296:	4603      	mov	r3, r0
 8012298:	2b00      	cmp	r3, #0
 801229a:	d139      	bne.n	8012310 <tcp_rexmit_fast+0xb0>
      /* Set ssthresh to half of the minimum of the current
       * cwnd and the advertised window */
      pcb->ssthresh = LWIP_MIN(pcb->cwnd, pcb->snd_wnd) / 2;
 801229c:	687b      	ldr	r3, [r7, #4]
 801229e:	f8b3 2060 	ldrh.w	r2, [r3, #96]	@ 0x60
 80122a2:	687b      	ldr	r3, [r7, #4]
 80122a4:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 80122a8:	4293      	cmp	r3, r2
 80122aa:	bf28      	it	cs
 80122ac:	4613      	movcs	r3, r2
 80122ae:	b29b      	uxth	r3, r3
 80122b0:	2b00      	cmp	r3, #0
 80122b2:	da00      	bge.n	80122b6 <tcp_rexmit_fast+0x56>
 80122b4:	3301      	adds	r3, #1
 80122b6:	105b      	asrs	r3, r3, #1
 80122b8:	b29a      	uxth	r2, r3
 80122ba:	687b      	ldr	r3, [r7, #4]
 80122bc:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a

      /* The minimum value for ssthresh should be 2 MSS */
      if (pcb->ssthresh < (2U * pcb->mss)) {
 80122c0:	687b      	ldr	r3, [r7, #4]
 80122c2:	f8b3 304a 	ldrh.w	r3, [r3, #74]	@ 0x4a
 80122c6:	461a      	mov	r2, r3
 80122c8:	687b      	ldr	r3, [r7, #4]
 80122ca:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80122cc:	005b      	lsls	r3, r3, #1
 80122ce:	429a      	cmp	r2, r3
 80122d0:	d206      	bcs.n	80122e0 <tcp_rexmit_fast+0x80>
        LWIP_DEBUGF(TCP_FR_DEBUG,
                    ("tcp_receive: The minimum value for ssthresh %"TCPWNDSIZE_F
                     " should be min 2 mss %"U16_F"...\n",
                     pcb->ssthresh, (u16_t)(2 * pcb->mss)));
        pcb->ssthresh = 2 * pcb->mss;
 80122d2:	687b      	ldr	r3, [r7, #4]
 80122d4:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80122d6:	005b      	lsls	r3, r3, #1
 80122d8:	b29a      	uxth	r2, r3
 80122da:	687b      	ldr	r3, [r7, #4]
 80122dc:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a
      }

      pcb->cwnd = pcb->ssthresh + 3 * pcb->mss;
 80122e0:	687b      	ldr	r3, [r7, #4]
 80122e2:	f8b3 204a 	ldrh.w	r2, [r3, #74]	@ 0x4a
 80122e6:	687b      	ldr	r3, [r7, #4]
 80122e8:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80122ea:	4619      	mov	r1, r3
 80122ec:	0049      	lsls	r1, r1, #1
 80122ee:	440b      	add	r3, r1
 80122f0:	b29b      	uxth	r3, r3
 80122f2:	4413      	add	r3, r2
 80122f4:	b29a      	uxth	r2, r3
 80122f6:	687b      	ldr	r3, [r7, #4]
 80122f8:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
      tcp_set_flags(pcb, TF_INFR);
 80122fc:	687b      	ldr	r3, [r7, #4]
 80122fe:	8b5b      	ldrh	r3, [r3, #26]
 8012300:	f043 0304 	orr.w	r3, r3, #4
 8012304:	b29a      	uxth	r2, r3
 8012306:	687b      	ldr	r3, [r7, #4]
 8012308:	835a      	strh	r2, [r3, #26]

      /* Reset the retransmission timer to prevent immediate rto retransmissions */
      pcb->rtime = 0;
 801230a:	687b      	ldr	r3, [r7, #4]
 801230c:	2200      	movs	r2, #0
 801230e:	861a      	strh	r2, [r3, #48]	@ 0x30
    }
  }
}
 8012310:	bf00      	nop
 8012312:	3708      	adds	r7, #8
 8012314:	46bd      	mov	sp, r7
 8012316:	bd80      	pop	{r7, pc}
 8012318:	08019444 	.word	0x08019444
 801231c:	08019afc 	.word	0x08019afc
 8012320:	08019498 	.word	0x08019498

08012324 <tcp_output_alloc_header_common>:

static struct pbuf *
tcp_output_alloc_header_common(u32_t ackno, u16_t optlen, u16_t datalen,
                        u32_t seqno_be /* already in network byte order */,
                        u16_t src_port, u16_t dst_port, u8_t flags, u16_t wnd)
{
 8012324:	b580      	push	{r7, lr}
 8012326:	b086      	sub	sp, #24
 8012328:	af00      	add	r7, sp, #0
 801232a:	60f8      	str	r0, [r7, #12]
 801232c:	607b      	str	r3, [r7, #4]
 801232e:	460b      	mov	r3, r1
 8012330:	817b      	strh	r3, [r7, #10]
 8012332:	4613      	mov	r3, r2
 8012334:	813b      	strh	r3, [r7, #8]
  struct tcp_hdr *tcphdr;
  struct pbuf *p;

  p = pbuf_alloc(PBUF_IP, TCP_HLEN + optlen + datalen, PBUF_RAM);
 8012336:	897a      	ldrh	r2, [r7, #10]
 8012338:	893b      	ldrh	r3, [r7, #8]
 801233a:	4413      	add	r3, r2
 801233c:	b29b      	uxth	r3, r3
 801233e:	3314      	adds	r3, #20
 8012340:	b29b      	uxth	r3, r3
 8012342:	f44f 7220 	mov.w	r2, #640	@ 0x280
 8012346:	4619      	mov	r1, r3
 8012348:	2022      	movs	r0, #34	@ 0x22
 801234a:	f7fa fb63 	bl	800ca14 <pbuf_alloc>
 801234e:	6178      	str	r0, [r7, #20]
  if (p != NULL) {
 8012350:	697b      	ldr	r3, [r7, #20]
 8012352:	2b00      	cmp	r3, #0
 8012354:	d04d      	beq.n	80123f2 <tcp_output_alloc_header_common+0xce>
    LWIP_ASSERT("check that first pbuf can hold struct tcp_hdr",
 8012356:	897b      	ldrh	r3, [r7, #10]
 8012358:	3313      	adds	r3, #19
 801235a:	697a      	ldr	r2, [r7, #20]
 801235c:	8952      	ldrh	r2, [r2, #10]
 801235e:	4293      	cmp	r3, r2
 8012360:	db06      	blt.n	8012370 <tcp_output_alloc_header_common+0x4c>
 8012362:	4b26      	ldr	r3, [pc, #152]	@ (80123fc <tcp_output_alloc_header_common+0xd8>)
 8012364:	f240 7223 	movw	r2, #1827	@ 0x723
 8012368:	4925      	ldr	r1, [pc, #148]	@ (8012400 <tcp_output_alloc_header_common+0xdc>)
 801236a:	4826      	ldr	r0, [pc, #152]	@ (8012404 <tcp_output_alloc_header_common+0xe0>)
 801236c:	f004 fa96 	bl	801689c <iprintf>
                (p->len >= TCP_HLEN + optlen));
    tcphdr = (struct tcp_hdr *)p->payload;
 8012370:	697b      	ldr	r3, [r7, #20]
 8012372:	685b      	ldr	r3, [r3, #4]
 8012374:	613b      	str	r3, [r7, #16]
    tcphdr->src = lwip_htons(src_port);
 8012376:	8c3b      	ldrh	r3, [r7, #32]
 8012378:	4618      	mov	r0, r3
 801237a:	f7f9 f98b 	bl	800b694 <lwip_htons>
 801237e:	4603      	mov	r3, r0
 8012380:	461a      	mov	r2, r3
 8012382:	693b      	ldr	r3, [r7, #16]
 8012384:	801a      	strh	r2, [r3, #0]
    tcphdr->dest = lwip_htons(dst_port);
 8012386:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8012388:	4618      	mov	r0, r3
 801238a:	f7f9 f983 	bl	800b694 <lwip_htons>
 801238e:	4603      	mov	r3, r0
 8012390:	461a      	mov	r2, r3
 8012392:	693b      	ldr	r3, [r7, #16]
 8012394:	805a      	strh	r2, [r3, #2]
    tcphdr->seqno = seqno_be;
 8012396:	693b      	ldr	r3, [r7, #16]
 8012398:	687a      	ldr	r2, [r7, #4]
 801239a:	605a      	str	r2, [r3, #4]
    tcphdr->ackno = lwip_htonl(ackno);
 801239c:	68f8      	ldr	r0, [r7, #12]
 801239e:	f7f9 f98f 	bl	800b6c0 <lwip_htonl>
 80123a2:	4602      	mov	r2, r0
 80123a4:	693b      	ldr	r3, [r7, #16]
 80123a6:	609a      	str	r2, [r3, #8]
    TCPH_HDRLEN_FLAGS_SET(tcphdr, (5 + optlen / 4), flags);
 80123a8:	897b      	ldrh	r3, [r7, #10]
 80123aa:	089b      	lsrs	r3, r3, #2
 80123ac:	b29b      	uxth	r3, r3
 80123ae:	3305      	adds	r3, #5
 80123b0:	b29b      	uxth	r3, r3
 80123b2:	031b      	lsls	r3, r3, #12
 80123b4:	b29a      	uxth	r2, r3
 80123b6:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80123ba:	b29b      	uxth	r3, r3
 80123bc:	4313      	orrs	r3, r2
 80123be:	b29b      	uxth	r3, r3
 80123c0:	4618      	mov	r0, r3
 80123c2:	f7f9 f967 	bl	800b694 <lwip_htons>
 80123c6:	4603      	mov	r3, r0
 80123c8:	461a      	mov	r2, r3
 80123ca:	693b      	ldr	r3, [r7, #16]
 80123cc:	819a      	strh	r2, [r3, #12]
    tcphdr->wnd = lwip_htons(wnd);
 80123ce:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 80123d0:	4618      	mov	r0, r3
 80123d2:	f7f9 f95f 	bl	800b694 <lwip_htons>
 80123d6:	4603      	mov	r3, r0
 80123d8:	461a      	mov	r2, r3
 80123da:	693b      	ldr	r3, [r7, #16]
 80123dc:	81da      	strh	r2, [r3, #14]
    tcphdr->chksum = 0;
 80123de:	693b      	ldr	r3, [r7, #16]
 80123e0:	2200      	movs	r2, #0
 80123e2:	741a      	strb	r2, [r3, #16]
 80123e4:	2200      	movs	r2, #0
 80123e6:	745a      	strb	r2, [r3, #17]
    tcphdr->urgp = 0;
 80123e8:	693b      	ldr	r3, [r7, #16]
 80123ea:	2200      	movs	r2, #0
 80123ec:	749a      	strb	r2, [r3, #18]
 80123ee:	2200      	movs	r2, #0
 80123f0:	74da      	strb	r2, [r3, #19]
  }
  return p;
 80123f2:	697b      	ldr	r3, [r7, #20]
}
 80123f4:	4618      	mov	r0, r3
 80123f6:	3718      	adds	r7, #24
 80123f8:	46bd      	mov	sp, r7
 80123fa:	bd80      	pop	{r7, pc}
 80123fc:	08019444 	.word	0x08019444
 8012400:	08019b1c 	.word	0x08019b1c
 8012404:	08019498 	.word	0x08019498

08012408 <tcp_output_alloc_header>:
 * @return pbuf with p->payload being the tcp_hdr
 */
static struct pbuf *
tcp_output_alloc_header(struct tcp_pcb *pcb, u16_t optlen, u16_t datalen,
                        u32_t seqno_be /* already in network byte order */)
{
 8012408:	b5b0      	push	{r4, r5, r7, lr}
 801240a:	b08a      	sub	sp, #40	@ 0x28
 801240c:	af04      	add	r7, sp, #16
 801240e:	60f8      	str	r0, [r7, #12]
 8012410:	607b      	str	r3, [r7, #4]
 8012412:	460b      	mov	r3, r1
 8012414:	817b      	strh	r3, [r7, #10]
 8012416:	4613      	mov	r3, r2
 8012418:	813b      	strh	r3, [r7, #8]
  struct pbuf *p;

  LWIP_ASSERT("tcp_output_alloc_header: invalid pcb", pcb != NULL);
 801241a:	68fb      	ldr	r3, [r7, #12]
 801241c:	2b00      	cmp	r3, #0
 801241e:	d106      	bne.n	801242e <tcp_output_alloc_header+0x26>
 8012420:	4b15      	ldr	r3, [pc, #84]	@ (8012478 <tcp_output_alloc_header+0x70>)
 8012422:	f240 7242 	movw	r2, #1858	@ 0x742
 8012426:	4915      	ldr	r1, [pc, #84]	@ (801247c <tcp_output_alloc_header+0x74>)
 8012428:	4815      	ldr	r0, [pc, #84]	@ (8012480 <tcp_output_alloc_header+0x78>)
 801242a:	f004 fa37 	bl	801689c <iprintf>

  p = tcp_output_alloc_header_common(pcb->rcv_nxt, optlen, datalen,
 801242e:	68fb      	ldr	r3, [r7, #12]
 8012430:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 8012432:	68fb      	ldr	r3, [r7, #12]
 8012434:	8adb      	ldrh	r3, [r3, #22]
 8012436:	68fa      	ldr	r2, [r7, #12]
 8012438:	8b12      	ldrh	r2, [r2, #24]
 801243a:	68f9      	ldr	r1, [r7, #12]
 801243c:	8d49      	ldrh	r1, [r1, #42]	@ 0x2a
 801243e:	893d      	ldrh	r5, [r7, #8]
 8012440:	897c      	ldrh	r4, [r7, #10]
 8012442:	9103      	str	r1, [sp, #12]
 8012444:	2110      	movs	r1, #16
 8012446:	9102      	str	r1, [sp, #8]
 8012448:	9201      	str	r2, [sp, #4]
 801244a:	9300      	str	r3, [sp, #0]
 801244c:	687b      	ldr	r3, [r7, #4]
 801244e:	462a      	mov	r2, r5
 8012450:	4621      	mov	r1, r4
 8012452:	f7ff ff67 	bl	8012324 <tcp_output_alloc_header_common>
 8012456:	6178      	str	r0, [r7, #20]
    seqno_be, pcb->local_port, pcb->remote_port, TCP_ACK,
    TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
  if (p != NULL) {
 8012458:	697b      	ldr	r3, [r7, #20]
 801245a:	2b00      	cmp	r3, #0
 801245c:	d006      	beq.n	801246c <tcp_output_alloc_header+0x64>
    /* If we're sending a packet, update the announced right window edge */
    pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 801245e:	68fb      	ldr	r3, [r7, #12]
 8012460:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012462:	68fa      	ldr	r2, [r7, #12]
 8012464:	8d52      	ldrh	r2, [r2, #42]	@ 0x2a
 8012466:	441a      	add	r2, r3
 8012468:	68fb      	ldr	r3, [r7, #12]
 801246a:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  return p;
 801246c:	697b      	ldr	r3, [r7, #20]
}
 801246e:	4618      	mov	r0, r3
 8012470:	3718      	adds	r7, #24
 8012472:	46bd      	mov	sp, r7
 8012474:	bdb0      	pop	{r4, r5, r7, pc}
 8012476:	bf00      	nop
 8012478:	08019444 	.word	0x08019444
 801247c:	08019b4c 	.word	0x08019b4c
 8012480:	08019498 	.word	0x08019498

08012484 <tcp_output_fill_options>:

/* Fill in options for control segments */
static void
tcp_output_fill_options(const struct tcp_pcb *pcb, struct pbuf *p, u8_t optflags, u8_t num_sacks)
{
 8012484:	b580      	push	{r7, lr}
 8012486:	b088      	sub	sp, #32
 8012488:	af00      	add	r7, sp, #0
 801248a:	60f8      	str	r0, [r7, #12]
 801248c:	60b9      	str	r1, [r7, #8]
 801248e:	4611      	mov	r1, r2
 8012490:	461a      	mov	r2, r3
 8012492:	460b      	mov	r3, r1
 8012494:	71fb      	strb	r3, [r7, #7]
 8012496:	4613      	mov	r3, r2
 8012498:	71bb      	strb	r3, [r7, #6]
  struct tcp_hdr *tcphdr;
  u32_t *opts;
  u16_t sacks_len = 0;
 801249a:	2300      	movs	r3, #0
 801249c:	83fb      	strh	r3, [r7, #30]

  LWIP_ASSERT("tcp_output_fill_options: invalid pbuf", p != NULL);
 801249e:	68bb      	ldr	r3, [r7, #8]
 80124a0:	2b00      	cmp	r3, #0
 80124a2:	d106      	bne.n	80124b2 <tcp_output_fill_options+0x2e>
 80124a4:	4b12      	ldr	r3, [pc, #72]	@ (80124f0 <tcp_output_fill_options+0x6c>)
 80124a6:	f240 7256 	movw	r2, #1878	@ 0x756
 80124aa:	4912      	ldr	r1, [pc, #72]	@ (80124f4 <tcp_output_fill_options+0x70>)
 80124ac:	4812      	ldr	r0, [pc, #72]	@ (80124f8 <tcp_output_fill_options+0x74>)
 80124ae:	f004 f9f5 	bl	801689c <iprintf>

  tcphdr = (struct tcp_hdr *)p->payload;
 80124b2:	68bb      	ldr	r3, [r7, #8]
 80124b4:	685b      	ldr	r3, [r3, #4]
 80124b6:	61bb      	str	r3, [r7, #24]
  opts = (u32_t *)(void *)(tcphdr + 1);
 80124b8:	69bb      	ldr	r3, [r7, #24]
 80124ba:	3314      	adds	r3, #20
 80124bc:	617b      	str	r3, [r7, #20]
  opts = LWIP_HOOK_TCP_OUT_ADD_TCPOPTS(p, tcphdr, pcb, opts);
#endif

  LWIP_UNUSED_ARG(pcb);
  LWIP_UNUSED_ARG(sacks_len);
  LWIP_ASSERT("options not filled", (u8_t *)opts == ((u8_t *)(tcphdr + 1)) + sacks_len * 4 + LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb));
 80124be:	8bfb      	ldrh	r3, [r7, #30]
 80124c0:	009b      	lsls	r3, r3, #2
 80124c2:	461a      	mov	r2, r3
 80124c4:	79fb      	ldrb	r3, [r7, #7]
 80124c6:	009b      	lsls	r3, r3, #2
 80124c8:	f003 0304 	and.w	r3, r3, #4
 80124cc:	4413      	add	r3, r2
 80124ce:	3314      	adds	r3, #20
 80124d0:	69ba      	ldr	r2, [r7, #24]
 80124d2:	4413      	add	r3, r2
 80124d4:	697a      	ldr	r2, [r7, #20]
 80124d6:	429a      	cmp	r2, r3
 80124d8:	d006      	beq.n	80124e8 <tcp_output_fill_options+0x64>
 80124da:	4b05      	ldr	r3, [pc, #20]	@ (80124f0 <tcp_output_fill_options+0x6c>)
 80124dc:	f240 7275 	movw	r2, #1909	@ 0x775
 80124e0:	4906      	ldr	r1, [pc, #24]	@ (80124fc <tcp_output_fill_options+0x78>)
 80124e2:	4805      	ldr	r0, [pc, #20]	@ (80124f8 <tcp_output_fill_options+0x74>)
 80124e4:	f004 f9da 	bl	801689c <iprintf>
  LWIP_UNUSED_ARG(optflags); /* for LWIP_NOASSERT */
  LWIP_UNUSED_ARG(opts); /* for LWIP_NOASSERT */
}
 80124e8:	bf00      	nop
 80124ea:	3720      	adds	r7, #32
 80124ec:	46bd      	mov	sp, r7
 80124ee:	bd80      	pop	{r7, pc}
 80124f0:	08019444 	.word	0x08019444
 80124f4:	08019b74 	.word	0x08019b74
 80124f8:	08019498 	.word	0x08019498
 80124fc:	08019a6c 	.word	0x08019a6c

08012500 <tcp_output_control_segment>:
 * header checksum and calling ip_output_if while handling netif hints and stats.
 */
static err_t
tcp_output_control_segment(const struct tcp_pcb *pcb, struct pbuf *p,
                           const ip_addr_t *src, const ip_addr_t *dst)
{
 8012500:	b580      	push	{r7, lr}
 8012502:	b08a      	sub	sp, #40	@ 0x28
 8012504:	af04      	add	r7, sp, #16
 8012506:	60f8      	str	r0, [r7, #12]
 8012508:	60b9      	str	r1, [r7, #8]
 801250a:	607a      	str	r2, [r7, #4]
 801250c:	603b      	str	r3, [r7, #0]
  err_t err;
  struct netif *netif;

  LWIP_ASSERT("tcp_output_control_segment: invalid pbuf", p != NULL);
 801250e:	68bb      	ldr	r3, [r7, #8]
 8012510:	2b00      	cmp	r3, #0
 8012512:	d106      	bne.n	8012522 <tcp_output_control_segment+0x22>
 8012514:	4b1c      	ldr	r3, [pc, #112]	@ (8012588 <tcp_output_control_segment+0x88>)
 8012516:	f240 7287 	movw	r2, #1927	@ 0x787
 801251a:	491c      	ldr	r1, [pc, #112]	@ (801258c <tcp_output_control_segment+0x8c>)
 801251c:	481c      	ldr	r0, [pc, #112]	@ (8012590 <tcp_output_control_segment+0x90>)
 801251e:	f004 f9bd 	bl	801689c <iprintf>

  netif = tcp_route(pcb, src, dst);
 8012522:	683a      	ldr	r2, [r7, #0]
 8012524:	6879      	ldr	r1, [r7, #4]
 8012526:	68f8      	ldr	r0, [r7, #12]
 8012528:	f7fe ff40 	bl	80113ac <tcp_route>
 801252c:	6138      	str	r0, [r7, #16]
  if (netif == NULL) {
 801252e:	693b      	ldr	r3, [r7, #16]
 8012530:	2b00      	cmp	r3, #0
 8012532:	d102      	bne.n	801253a <tcp_output_control_segment+0x3a>
    err = ERR_RTE;
 8012534:	23fc      	movs	r3, #252	@ 0xfc
 8012536:	75fb      	strb	r3, [r7, #23]
 8012538:	e01c      	b.n	8012574 <tcp_output_control_segment+0x74>
      struct tcp_hdr *tcphdr = (struct tcp_hdr *)p->payload;
      tcphdr->chksum = ip_chksum_pseudo(p, IP_PROTO_TCP, p->tot_len,
                                        src, dst);
    }
#endif
    if (pcb != NULL) {
 801253a:	68fb      	ldr	r3, [r7, #12]
 801253c:	2b00      	cmp	r3, #0
 801253e:	d006      	beq.n	801254e <tcp_output_control_segment+0x4e>
      NETIF_SET_HINTS(netif, LWIP_CONST_CAST(struct netif_hint*, &(pcb->netif_hints)));
      ttl = pcb->ttl;
 8012540:	68fb      	ldr	r3, [r7, #12]
 8012542:	7adb      	ldrb	r3, [r3, #11]
 8012544:	75bb      	strb	r3, [r7, #22]
      tos = pcb->tos;
 8012546:	68fb      	ldr	r3, [r7, #12]
 8012548:	7a9b      	ldrb	r3, [r3, #10]
 801254a:	757b      	strb	r3, [r7, #21]
 801254c:	e003      	b.n	8012556 <tcp_output_control_segment+0x56>
    } else {
      /* Send output with hardcoded TTL/HL since we have no access to the pcb */
      ttl = TCP_TTL;
 801254e:	23ff      	movs	r3, #255	@ 0xff
 8012550:	75bb      	strb	r3, [r7, #22]
      tos = 0;
 8012552:	2300      	movs	r3, #0
 8012554:	757b      	strb	r3, [r7, #21]
    }
    TCP_STATS_INC(tcp.xmit);
    err = ip_output_if(p, src, dst, ttl, tos, IP_PROTO_TCP, netif);
 8012556:	7dba      	ldrb	r2, [r7, #22]
 8012558:	693b      	ldr	r3, [r7, #16]
 801255a:	9302      	str	r3, [sp, #8]
 801255c:	2306      	movs	r3, #6
 801255e:	9301      	str	r3, [sp, #4]
 8012560:	7d7b      	ldrb	r3, [r7, #21]
 8012562:	9300      	str	r3, [sp, #0]
 8012564:	4613      	mov	r3, r2
 8012566:	683a      	ldr	r2, [r7, #0]
 8012568:	6879      	ldr	r1, [r7, #4]
 801256a:	68b8      	ldr	r0, [r7, #8]
 801256c:	f002 faae 	bl	8014acc <ip4_output_if>
 8012570:	4603      	mov	r3, r0
 8012572:	75fb      	strb	r3, [r7, #23]
    NETIF_RESET_HINTS(netif);
  }
  pbuf_free(p);
 8012574:	68b8      	ldr	r0, [r7, #8]
 8012576:	f7fa fd2f 	bl	800cfd8 <pbuf_free>
  return err;
 801257a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 801257e:	4618      	mov	r0, r3
 8012580:	3718      	adds	r7, #24
 8012582:	46bd      	mov	sp, r7
 8012584:	bd80      	pop	{r7, pc}
 8012586:	bf00      	nop
 8012588:	08019444 	.word	0x08019444
 801258c:	08019b9c 	.word	0x08019b9c
 8012590:	08019498 	.word	0x08019498

08012594 <tcp_rst>:
 */
void
tcp_rst(const struct tcp_pcb *pcb, u32_t seqno, u32_t ackno,
        const ip_addr_t *local_ip, const ip_addr_t *remote_ip,
        u16_t local_port, u16_t remote_port)
{
 8012594:	b590      	push	{r4, r7, lr}
 8012596:	b08b      	sub	sp, #44	@ 0x2c
 8012598:	af04      	add	r7, sp, #16
 801259a:	60f8      	str	r0, [r7, #12]
 801259c:	60b9      	str	r1, [r7, #8]
 801259e:	607a      	str	r2, [r7, #4]
 80125a0:	603b      	str	r3, [r7, #0]
  struct pbuf *p;
  u16_t wnd;
  u8_t optlen;

  LWIP_ASSERT("tcp_rst: invalid local_ip", local_ip != NULL);
 80125a2:	683b      	ldr	r3, [r7, #0]
 80125a4:	2b00      	cmp	r3, #0
 80125a6:	d106      	bne.n	80125b6 <tcp_rst+0x22>
 80125a8:	4b1f      	ldr	r3, [pc, #124]	@ (8012628 <tcp_rst+0x94>)
 80125aa:	f240 72c4 	movw	r2, #1988	@ 0x7c4
 80125ae:	491f      	ldr	r1, [pc, #124]	@ (801262c <tcp_rst+0x98>)
 80125b0:	481f      	ldr	r0, [pc, #124]	@ (8012630 <tcp_rst+0x9c>)
 80125b2:	f004 f973 	bl	801689c <iprintf>
  LWIP_ASSERT("tcp_rst: invalid remote_ip", remote_ip != NULL);
 80125b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80125b8:	2b00      	cmp	r3, #0
 80125ba:	d106      	bne.n	80125ca <tcp_rst+0x36>
 80125bc:	4b1a      	ldr	r3, [pc, #104]	@ (8012628 <tcp_rst+0x94>)
 80125be:	f240 72c5 	movw	r2, #1989	@ 0x7c5
 80125c2:	491c      	ldr	r1, [pc, #112]	@ (8012634 <tcp_rst+0xa0>)
 80125c4:	481a      	ldr	r0, [pc, #104]	@ (8012630 <tcp_rst+0x9c>)
 80125c6:	f004 f969 	bl	801689c <iprintf>

  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 80125ca:	2300      	movs	r3, #0
 80125cc:	75fb      	strb	r3, [r7, #23]

#if LWIP_WND_SCALE
  wnd = PP_HTONS(((TCP_WND >> TCP_RCV_SCALE) & 0xFFFF));
#else
  wnd = PP_HTONS(TCP_WND);
 80125ce:	f246 0308 	movw	r3, #24584	@ 0x6008
 80125d2:	82bb      	strh	r3, [r7, #20]
#endif

  p = tcp_output_alloc_header_common(ackno, optlen, 0, lwip_htonl(seqno), local_port,
 80125d4:	7dfb      	ldrb	r3, [r7, #23]
 80125d6:	b29c      	uxth	r4, r3
 80125d8:	68b8      	ldr	r0, [r7, #8]
 80125da:	f7f9 f871 	bl	800b6c0 <lwip_htonl>
 80125de:	4602      	mov	r2, r0
 80125e0:	8abb      	ldrh	r3, [r7, #20]
 80125e2:	9303      	str	r3, [sp, #12]
 80125e4:	2314      	movs	r3, #20
 80125e6:	9302      	str	r3, [sp, #8]
 80125e8:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 80125ea:	9301      	str	r3, [sp, #4]
 80125ec:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 80125ee:	9300      	str	r3, [sp, #0]
 80125f0:	4613      	mov	r3, r2
 80125f2:	2200      	movs	r2, #0
 80125f4:	4621      	mov	r1, r4
 80125f6:	6878      	ldr	r0, [r7, #4]
 80125f8:	f7ff fe94 	bl	8012324 <tcp_output_alloc_header_common>
 80125fc:	6138      	str	r0, [r7, #16]
    remote_port, TCP_RST | TCP_ACK, wnd);
  if (p == NULL) {
 80125fe:	693b      	ldr	r3, [r7, #16]
 8012600:	2b00      	cmp	r3, #0
 8012602:	d00c      	beq.n	801261e <tcp_rst+0x8a>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_rst: could not allocate memory for pbuf\n"));
    return;
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 8012604:	7dfb      	ldrb	r3, [r7, #23]
 8012606:	2200      	movs	r2, #0
 8012608:	6939      	ldr	r1, [r7, #16]
 801260a:	68f8      	ldr	r0, [r7, #12]
 801260c:	f7ff ff3a 	bl	8012484 <tcp_output_fill_options>

  MIB2_STATS_INC(mib2.tcpoutrsts);

  tcp_output_control_segment(pcb, p, local_ip, remote_ip);
 8012610:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012612:	683a      	ldr	r2, [r7, #0]
 8012614:	6939      	ldr	r1, [r7, #16]
 8012616:	68f8      	ldr	r0, [r7, #12]
 8012618:	f7ff ff72 	bl	8012500 <tcp_output_control_segment>
 801261c:	e000      	b.n	8012620 <tcp_rst+0x8c>
    return;
 801261e:	bf00      	nop
  LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_rst: seqno %"U32_F" ackno %"U32_F".\n", seqno, ackno));
}
 8012620:	371c      	adds	r7, #28
 8012622:	46bd      	mov	sp, r7
 8012624:	bd90      	pop	{r4, r7, pc}
 8012626:	bf00      	nop
 8012628:	08019444 	.word	0x08019444
 801262c:	08019bc8 	.word	0x08019bc8
 8012630:	08019498 	.word	0x08019498
 8012634:	08019be4 	.word	0x08019be4

08012638 <tcp_send_empty_ack>:
 *
 * @param pcb Protocol control block for the TCP connection to send the ACK
 */
err_t
tcp_send_empty_ack(struct tcp_pcb *pcb)
{
 8012638:	b590      	push	{r4, r7, lr}
 801263a:	b087      	sub	sp, #28
 801263c:	af00      	add	r7, sp, #0
 801263e:	6078      	str	r0, [r7, #4]
  err_t err;
  struct pbuf *p;
  u8_t optlen, optflags = 0;
 8012640:	2300      	movs	r3, #0
 8012642:	75fb      	strb	r3, [r7, #23]
  u8_t num_sacks = 0;
 8012644:	2300      	movs	r3, #0
 8012646:	75bb      	strb	r3, [r7, #22]

  LWIP_ASSERT("tcp_send_empty_ack: invalid pcb", pcb != NULL);
 8012648:	687b      	ldr	r3, [r7, #4]
 801264a:	2b00      	cmp	r3, #0
 801264c:	d106      	bne.n	801265c <tcp_send_empty_ack+0x24>
 801264e:	4b28      	ldr	r3, [pc, #160]	@ (80126f0 <tcp_send_empty_ack+0xb8>)
 8012650:	f240 72ea 	movw	r2, #2026	@ 0x7ea
 8012654:	4927      	ldr	r1, [pc, #156]	@ (80126f4 <tcp_send_empty_ack+0xbc>)
 8012656:	4828      	ldr	r0, [pc, #160]	@ (80126f8 <tcp_send_empty_ack+0xc0>)
 8012658:	f004 f920 	bl	801689c <iprintf>
#if LWIP_TCP_TIMESTAMPS
  if (pcb->flags & TF_TIMESTAMP) {
    optflags = TF_SEG_OPTS_TS;
  }
#endif
  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 801265c:	7dfb      	ldrb	r3, [r7, #23]
 801265e:	009b      	lsls	r3, r3, #2
 8012660:	b2db      	uxtb	r3, r3
 8012662:	f003 0304 	and.w	r3, r3, #4
 8012666:	757b      	strb	r3, [r7, #21]
  if ((num_sacks = tcp_get_num_sacks(pcb, optlen)) > 0) {
    optlen += 4 + num_sacks * 8; /* 4 bytes for header (including 2*NOP), plus 8B for each SACK */
  }
#endif

  p = tcp_output_alloc_header(pcb, optlen, 0, lwip_htonl(pcb->snd_nxt));
 8012668:	7d7b      	ldrb	r3, [r7, #21]
 801266a:	b29c      	uxth	r4, r3
 801266c:	687b      	ldr	r3, [r7, #4]
 801266e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8012670:	4618      	mov	r0, r3
 8012672:	f7f9 f825 	bl	800b6c0 <lwip_htonl>
 8012676:	4603      	mov	r3, r0
 8012678:	2200      	movs	r2, #0
 801267a:	4621      	mov	r1, r4
 801267c:	6878      	ldr	r0, [r7, #4]
 801267e:	f7ff fec3 	bl	8012408 <tcp_output_alloc_header>
 8012682:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 8012684:	693b      	ldr	r3, [r7, #16]
 8012686:	2b00      	cmp	r3, #0
 8012688:	d109      	bne.n	801269e <tcp_send_empty_ack+0x66>
    /* let tcp_fasttmr retry sending this ACK */
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 801268a:	687b      	ldr	r3, [r7, #4]
 801268c:	8b5b      	ldrh	r3, [r3, #26]
 801268e:	f043 0303 	orr.w	r3, r3, #3
 8012692:	b29a      	uxth	r2, r3
 8012694:	687b      	ldr	r3, [r7, #4]
 8012696:	835a      	strh	r2, [r3, #26]
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_output: (ACK) could not allocate pbuf\n"));
    return ERR_BUF;
 8012698:	f06f 0301 	mvn.w	r3, #1
 801269c:	e023      	b.n	80126e6 <tcp_send_empty_ack+0xae>
  }
  tcp_output_fill_options(pcb, p, optflags, num_sacks);
 801269e:	7dbb      	ldrb	r3, [r7, #22]
 80126a0:	7dfa      	ldrb	r2, [r7, #23]
 80126a2:	6939      	ldr	r1, [r7, #16]
 80126a4:	6878      	ldr	r0, [r7, #4]
 80126a6:	f7ff feed 	bl	8012484 <tcp_output_fill_options>
  pcb->ts_lastacksent = pcb->rcv_nxt;
#endif

  LWIP_DEBUGF(TCP_OUTPUT_DEBUG,
              ("tcp_output: sending ACK for %"U32_F"\n", pcb->rcv_nxt));
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 80126aa:	687a      	ldr	r2, [r7, #4]
 80126ac:	687b      	ldr	r3, [r7, #4]
 80126ae:	3304      	adds	r3, #4
 80126b0:	6939      	ldr	r1, [r7, #16]
 80126b2:	6878      	ldr	r0, [r7, #4]
 80126b4:	f7ff ff24 	bl	8012500 <tcp_output_control_segment>
 80126b8:	4603      	mov	r3, r0
 80126ba:	73fb      	strb	r3, [r7, #15]
  if (err != ERR_OK) {
 80126bc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80126c0:	2b00      	cmp	r3, #0
 80126c2:	d007      	beq.n	80126d4 <tcp_send_empty_ack+0x9c>
    /* let tcp_fasttmr retry sending this ACK */
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 80126c4:	687b      	ldr	r3, [r7, #4]
 80126c6:	8b5b      	ldrh	r3, [r3, #26]
 80126c8:	f043 0303 	orr.w	r3, r3, #3
 80126cc:	b29a      	uxth	r2, r3
 80126ce:	687b      	ldr	r3, [r7, #4]
 80126d0:	835a      	strh	r2, [r3, #26]
 80126d2:	e006      	b.n	80126e2 <tcp_send_empty_ack+0xaa>
  } else {
    /* remove ACK flags from the PCB, as we sent an empty ACK now */
    tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 80126d4:	687b      	ldr	r3, [r7, #4]
 80126d6:	8b5b      	ldrh	r3, [r3, #26]
 80126d8:	f023 0303 	bic.w	r3, r3, #3
 80126dc:	b29a      	uxth	r2, r3
 80126de:	687b      	ldr	r3, [r7, #4]
 80126e0:	835a      	strh	r2, [r3, #26]
  }

  return err;
 80126e2:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80126e6:	4618      	mov	r0, r3
 80126e8:	371c      	adds	r7, #28
 80126ea:	46bd      	mov	sp, r7
 80126ec:	bd90      	pop	{r4, r7, pc}
 80126ee:	bf00      	nop
 80126f0:	08019444 	.word	0x08019444
 80126f4:	08019c00 	.word	0x08019c00
 80126f8:	08019498 	.word	0x08019498

080126fc <tcp_keepalive>:
 *
 * @param pcb the tcp_pcb for which to send a keepalive packet
 */
err_t
tcp_keepalive(struct tcp_pcb *pcb)
{
 80126fc:	b590      	push	{r4, r7, lr}
 80126fe:	b087      	sub	sp, #28
 8012700:	af00      	add	r7, sp, #0
 8012702:	6078      	str	r0, [r7, #4]
  err_t err;
  struct pbuf *p;
  u8_t optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 8012704:	2300      	movs	r3, #0
 8012706:	75fb      	strb	r3, [r7, #23]

  LWIP_ASSERT("tcp_keepalive: invalid pcb", pcb != NULL);
 8012708:	687b      	ldr	r3, [r7, #4]
 801270a:	2b00      	cmp	r3, #0
 801270c:	d106      	bne.n	801271c <tcp_keepalive+0x20>
 801270e:	4b18      	ldr	r3, [pc, #96]	@ (8012770 <tcp_keepalive+0x74>)
 8012710:	f640 0224 	movw	r2, #2084	@ 0x824
 8012714:	4917      	ldr	r1, [pc, #92]	@ (8012774 <tcp_keepalive+0x78>)
 8012716:	4818      	ldr	r0, [pc, #96]	@ (8012778 <tcp_keepalive+0x7c>)
 8012718:	f004 f8c0 	bl	801689c <iprintf>
  LWIP_DEBUGF(TCP_DEBUG, ("\n"));

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_keepalive: tcp_ticks %"U32_F"   pcb->tmr %"U32_F" pcb->keep_cnt_sent %"U16_F"\n",
                          tcp_ticks, pcb->tmr, (u16_t)pcb->keep_cnt_sent));

  p = tcp_output_alloc_header(pcb, optlen, 0, lwip_htonl(pcb->snd_nxt - 1));
 801271c:	7dfb      	ldrb	r3, [r7, #23]
 801271e:	b29c      	uxth	r4, r3
 8012720:	687b      	ldr	r3, [r7, #4]
 8012722:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8012724:	3b01      	subs	r3, #1
 8012726:	4618      	mov	r0, r3
 8012728:	f7f8 ffca 	bl	800b6c0 <lwip_htonl>
 801272c:	4603      	mov	r3, r0
 801272e:	2200      	movs	r2, #0
 8012730:	4621      	mov	r1, r4
 8012732:	6878      	ldr	r0, [r7, #4]
 8012734:	f7ff fe68 	bl	8012408 <tcp_output_alloc_header>
 8012738:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 801273a:	693b      	ldr	r3, [r7, #16]
 801273c:	2b00      	cmp	r3, #0
 801273e:	d102      	bne.n	8012746 <tcp_keepalive+0x4a>
    LWIP_DEBUGF(TCP_DEBUG,
                ("tcp_keepalive: could not allocate memory for pbuf\n"));
    return ERR_MEM;
 8012740:	f04f 33ff 	mov.w	r3, #4294967295
 8012744:	e010      	b.n	8012768 <tcp_keepalive+0x6c>
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 8012746:	7dfb      	ldrb	r3, [r7, #23]
 8012748:	2200      	movs	r2, #0
 801274a:	6939      	ldr	r1, [r7, #16]
 801274c:	6878      	ldr	r0, [r7, #4]
 801274e:	f7ff fe99 	bl	8012484 <tcp_output_fill_options>
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 8012752:	687a      	ldr	r2, [r7, #4]
 8012754:	687b      	ldr	r3, [r7, #4]
 8012756:	3304      	adds	r3, #4
 8012758:	6939      	ldr	r1, [r7, #16]
 801275a:	6878      	ldr	r0, [r7, #4]
 801275c:	f7ff fed0 	bl	8012500 <tcp_output_control_segment>
 8012760:	4603      	mov	r3, r0
 8012762:	73fb      	strb	r3, [r7, #15]

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_keepalive: seqno %"U32_F" ackno %"U32_F" err %d.\n",
                          pcb->snd_nxt - 1, pcb->rcv_nxt, (int)err));
  return err;
 8012764:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8012768:	4618      	mov	r0, r3
 801276a:	371c      	adds	r7, #28
 801276c:	46bd      	mov	sp, r7
 801276e:	bd90      	pop	{r4, r7, pc}
 8012770:	08019444 	.word	0x08019444
 8012774:	08019c20 	.word	0x08019c20
 8012778:	08019498 	.word	0x08019498

0801277c <tcp_zero_window_probe>:
 *
 * @param pcb the tcp_pcb for which to send a zero-window probe packet
 */
err_t
tcp_zero_window_probe(struct tcp_pcb *pcb)
{
 801277c:	b590      	push	{r4, r7, lr}
 801277e:	b08b      	sub	sp, #44	@ 0x2c
 8012780:	af00      	add	r7, sp, #0
 8012782:	6078      	str	r0, [r7, #4]
  struct tcp_hdr *tcphdr;
  struct tcp_seg *seg;
  u16_t len;
  u8_t is_fin;
  u32_t snd_nxt;
  u8_t optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 8012784:	2300      	movs	r3, #0
 8012786:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  LWIP_ASSERT("tcp_zero_window_probe: invalid pcb", pcb != NULL);
 801278a:	687b      	ldr	r3, [r7, #4]
 801278c:	2b00      	cmp	r3, #0
 801278e:	d106      	bne.n	801279e <tcp_zero_window_probe+0x22>
 8012790:	4b4c      	ldr	r3, [pc, #304]	@ (80128c4 <tcp_zero_window_probe+0x148>)
 8012792:	f640 024f 	movw	r2, #2127	@ 0x84f
 8012796:	494c      	ldr	r1, [pc, #304]	@ (80128c8 <tcp_zero_window_probe+0x14c>)
 8012798:	484c      	ldr	r0, [pc, #304]	@ (80128cc <tcp_zero_window_probe+0x150>)
 801279a:	f004 f87f 	bl	801689c <iprintf>
              ("tcp_zero_window_probe: tcp_ticks %"U32_F
               "   pcb->tmr %"U32_F" pcb->keep_cnt_sent %"U16_F"\n",
               tcp_ticks, pcb->tmr, (u16_t)pcb->keep_cnt_sent));

  /* Only consider unsent, persist timer should be off when there is data in-flight */
  seg = pcb->unsent;
 801279e:	687b      	ldr	r3, [r7, #4]
 80127a0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80127a2:	623b      	str	r3, [r7, #32]
  if (seg == NULL) {
 80127a4:	6a3b      	ldr	r3, [r7, #32]
 80127a6:	2b00      	cmp	r3, #0
 80127a8:	d101      	bne.n	80127ae <tcp_zero_window_probe+0x32>
    /* Not expected, persist timer should be off when the send buffer is empty */
    return ERR_OK;
 80127aa:	2300      	movs	r3, #0
 80127ac:	e086      	b.n	80128bc <tcp_zero_window_probe+0x140>

  /* increment probe count. NOTE: we record probe even if it fails
     to actually transmit due to an error. This ensures memory exhaustion/
     routing problem doesn't leave a zero-window pcb as an indefinite zombie.
     RTO mechanism has similar behavior, see pcb->nrtx */
  if (pcb->persist_probe < 0xFF) {
 80127ae:	687b      	ldr	r3, [r7, #4]
 80127b0:	f893 309a 	ldrb.w	r3, [r3, #154]	@ 0x9a
 80127b4:	2bff      	cmp	r3, #255	@ 0xff
 80127b6:	d007      	beq.n	80127c8 <tcp_zero_window_probe+0x4c>
    ++pcb->persist_probe;
 80127b8:	687b      	ldr	r3, [r7, #4]
 80127ba:	f893 309a 	ldrb.w	r3, [r3, #154]	@ 0x9a
 80127be:	3301      	adds	r3, #1
 80127c0:	b2da      	uxtb	r2, r3
 80127c2:	687b      	ldr	r3, [r7, #4]
 80127c4:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a
  }

  is_fin = ((TCPH_FLAGS(seg->tcphdr) & TCP_FIN) != 0) && (seg->len == 0);
 80127c8:	6a3b      	ldr	r3, [r7, #32]
 80127ca:	68db      	ldr	r3, [r3, #12]
 80127cc:	899b      	ldrh	r3, [r3, #12]
 80127ce:	b29b      	uxth	r3, r3
 80127d0:	4618      	mov	r0, r3
 80127d2:	f7f8 ff5f 	bl	800b694 <lwip_htons>
 80127d6:	4603      	mov	r3, r0
 80127d8:	b2db      	uxtb	r3, r3
 80127da:	f003 0301 	and.w	r3, r3, #1
 80127de:	2b00      	cmp	r3, #0
 80127e0:	d005      	beq.n	80127ee <tcp_zero_window_probe+0x72>
 80127e2:	6a3b      	ldr	r3, [r7, #32]
 80127e4:	891b      	ldrh	r3, [r3, #8]
 80127e6:	2b00      	cmp	r3, #0
 80127e8:	d101      	bne.n	80127ee <tcp_zero_window_probe+0x72>
 80127ea:	2301      	movs	r3, #1
 80127ec:	e000      	b.n	80127f0 <tcp_zero_window_probe+0x74>
 80127ee:	2300      	movs	r3, #0
 80127f0:	77fb      	strb	r3, [r7, #31]
  /* we want to send one seqno: either FIN or data (no options) */
  len = is_fin ? 0 : 1;
 80127f2:	7ffb      	ldrb	r3, [r7, #31]
 80127f4:	2b00      	cmp	r3, #0
 80127f6:	bf0c      	ite	eq
 80127f8:	2301      	moveq	r3, #1
 80127fa:	2300      	movne	r3, #0
 80127fc:	b2db      	uxtb	r3, r3
 80127fe:	83bb      	strh	r3, [r7, #28]

  p = tcp_output_alloc_header(pcb, optlen, len, seg->tcphdr->seqno);
 8012800:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8012804:	b299      	uxth	r1, r3
 8012806:	6a3b      	ldr	r3, [r7, #32]
 8012808:	68db      	ldr	r3, [r3, #12]
 801280a:	685b      	ldr	r3, [r3, #4]
 801280c:	8bba      	ldrh	r2, [r7, #28]
 801280e:	6878      	ldr	r0, [r7, #4]
 8012810:	f7ff fdfa 	bl	8012408 <tcp_output_alloc_header>
 8012814:	61b8      	str	r0, [r7, #24]
  if (p == NULL) {
 8012816:	69bb      	ldr	r3, [r7, #24]
 8012818:	2b00      	cmp	r3, #0
 801281a:	d102      	bne.n	8012822 <tcp_zero_window_probe+0xa6>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_zero_window_probe: no memory for pbuf\n"));
    return ERR_MEM;
 801281c:	f04f 33ff 	mov.w	r3, #4294967295
 8012820:	e04c      	b.n	80128bc <tcp_zero_window_probe+0x140>
  }
  tcphdr = (struct tcp_hdr *)p->payload;
 8012822:	69bb      	ldr	r3, [r7, #24]
 8012824:	685b      	ldr	r3, [r3, #4]
 8012826:	617b      	str	r3, [r7, #20]

  if (is_fin) {
 8012828:	7ffb      	ldrb	r3, [r7, #31]
 801282a:	2b00      	cmp	r3, #0
 801282c:	d011      	beq.n	8012852 <tcp_zero_window_probe+0xd6>
    /* FIN segment, no data */
    TCPH_FLAGS_SET(tcphdr, TCP_ACK | TCP_FIN);
 801282e:	697b      	ldr	r3, [r7, #20]
 8012830:	899b      	ldrh	r3, [r3, #12]
 8012832:	b29b      	uxth	r3, r3
 8012834:	b21b      	sxth	r3, r3
 8012836:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 801283a:	b21c      	sxth	r4, r3
 801283c:	2011      	movs	r0, #17
 801283e:	f7f8 ff29 	bl	800b694 <lwip_htons>
 8012842:	4603      	mov	r3, r0
 8012844:	b21b      	sxth	r3, r3
 8012846:	4323      	orrs	r3, r4
 8012848:	b21b      	sxth	r3, r3
 801284a:	b29a      	uxth	r2, r3
 801284c:	697b      	ldr	r3, [r7, #20]
 801284e:	819a      	strh	r2, [r3, #12]
 8012850:	e010      	b.n	8012874 <tcp_zero_window_probe+0xf8>
  } else {
    /* Data segment, copy in one byte from the head of the unacked queue */
    char *d = ((char *)p->payload + TCP_HLEN);
 8012852:	69bb      	ldr	r3, [r7, #24]
 8012854:	685b      	ldr	r3, [r3, #4]
 8012856:	3314      	adds	r3, #20
 8012858:	613b      	str	r3, [r7, #16]
    /* Depending on whether the segment has already been sent (unacked) or not
       (unsent), seg->p->payload points to the IP header or TCP header.
       Ensure we copy the first TCP data byte: */
    pbuf_copy_partial(seg->p, d, 1, seg->p->tot_len - seg->len);
 801285a:	6a3b      	ldr	r3, [r7, #32]
 801285c:	6858      	ldr	r0, [r3, #4]
 801285e:	6a3b      	ldr	r3, [r7, #32]
 8012860:	685b      	ldr	r3, [r3, #4]
 8012862:	891a      	ldrh	r2, [r3, #8]
 8012864:	6a3b      	ldr	r3, [r7, #32]
 8012866:	891b      	ldrh	r3, [r3, #8]
 8012868:	1ad3      	subs	r3, r2, r3
 801286a:	b29b      	uxth	r3, r3
 801286c:	2201      	movs	r2, #1
 801286e:	6939      	ldr	r1, [r7, #16]
 8012870:	f7fa fdb8 	bl	800d3e4 <pbuf_copy_partial>
  }

  /* The byte may be acknowledged without the window being opened. */
  snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + 1;
 8012874:	6a3b      	ldr	r3, [r7, #32]
 8012876:	68db      	ldr	r3, [r3, #12]
 8012878:	685b      	ldr	r3, [r3, #4]
 801287a:	4618      	mov	r0, r3
 801287c:	f7f8 ff20 	bl	800b6c0 <lwip_htonl>
 8012880:	4603      	mov	r3, r0
 8012882:	3301      	adds	r3, #1
 8012884:	60fb      	str	r3, [r7, #12]
  if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 8012886:	687b      	ldr	r3, [r7, #4]
 8012888:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 801288a:	68fb      	ldr	r3, [r7, #12]
 801288c:	1ad3      	subs	r3, r2, r3
 801288e:	2b00      	cmp	r3, #0
 8012890:	da02      	bge.n	8012898 <tcp_zero_window_probe+0x11c>
    pcb->snd_nxt = snd_nxt;
 8012892:	687b      	ldr	r3, [r7, #4]
 8012894:	68fa      	ldr	r2, [r7, #12]
 8012896:	651a      	str	r2, [r3, #80]	@ 0x50
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 8012898:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801289c:	2200      	movs	r2, #0
 801289e:	69b9      	ldr	r1, [r7, #24]
 80128a0:	6878      	ldr	r0, [r7, #4]
 80128a2:	f7ff fdef 	bl	8012484 <tcp_output_fill_options>

  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 80128a6:	687a      	ldr	r2, [r7, #4]
 80128a8:	687b      	ldr	r3, [r7, #4]
 80128aa:	3304      	adds	r3, #4
 80128ac:	69b9      	ldr	r1, [r7, #24]
 80128ae:	6878      	ldr	r0, [r7, #4]
 80128b0:	f7ff fe26 	bl	8012500 <tcp_output_control_segment>
 80128b4:	4603      	mov	r3, r0
 80128b6:	72fb      	strb	r3, [r7, #11]

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_zero_window_probe: seqno %"U32_F
                          " ackno %"U32_F" err %d.\n",
                          pcb->snd_nxt - 1, pcb->rcv_nxt, (int)err));
  return err;
 80128b8:	f997 300b 	ldrsb.w	r3, [r7, #11]
}
 80128bc:	4618      	mov	r0, r3
 80128be:	372c      	adds	r7, #44	@ 0x2c
 80128c0:	46bd      	mov	sp, r7
 80128c2:	bd90      	pop	{r4, r7, pc}
 80128c4:	08019444 	.word	0x08019444
 80128c8:	08019c3c 	.word	0x08019c3c
 80128cc:	08019498 	.word	0x08019498

080128d0 <tcpip_tcp_timer>:
 *
 * @param arg unused argument
 */
static void
tcpip_tcp_timer(void *arg)
{
 80128d0:	b580      	push	{r7, lr}
 80128d2:	b082      	sub	sp, #8
 80128d4:	af00      	add	r7, sp, #0
 80128d6:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(arg);

  /* call TCP timer handler */
  tcp_tmr();
 80128d8:	f7fa ff04 	bl	800d6e4 <tcp_tmr>
  /* timer still needed? */
  if (tcp_active_pcbs || tcp_tw_pcbs) {
 80128dc:	4b0a      	ldr	r3, [pc, #40]	@ (8012908 <tcpip_tcp_timer+0x38>)
 80128de:	681b      	ldr	r3, [r3, #0]
 80128e0:	2b00      	cmp	r3, #0
 80128e2:	d103      	bne.n	80128ec <tcpip_tcp_timer+0x1c>
 80128e4:	4b09      	ldr	r3, [pc, #36]	@ (801290c <tcpip_tcp_timer+0x3c>)
 80128e6:	681b      	ldr	r3, [r3, #0]
 80128e8:	2b00      	cmp	r3, #0
 80128ea:	d005      	beq.n	80128f8 <tcpip_tcp_timer+0x28>
    /* restart timer */
    sys_timeout(TCP_TMR_INTERVAL, tcpip_tcp_timer, NULL);
 80128ec:	2200      	movs	r2, #0
 80128ee:	4908      	ldr	r1, [pc, #32]	@ (8012910 <tcpip_tcp_timer+0x40>)
 80128f0:	20fa      	movs	r0, #250	@ 0xfa
 80128f2:	f000 f8f5 	bl	8012ae0 <sys_timeout>
 80128f6:	e003      	b.n	8012900 <tcpip_tcp_timer+0x30>
  } else {
    /* disable timer */
    tcpip_tcp_timer_active = 0;
 80128f8:	4b06      	ldr	r3, [pc, #24]	@ (8012914 <tcpip_tcp_timer+0x44>)
 80128fa:	2200      	movs	r2, #0
 80128fc:	601a      	str	r2, [r3, #0]
  }
}
 80128fe:	bf00      	nop
 8012900:	bf00      	nop
 8012902:	3708      	adds	r7, #8
 8012904:	46bd      	mov	sp, r7
 8012906:	bd80      	pop	{r7, pc}
 8012908:	24007e04 	.word	0x24007e04
 801290c:	24007e08 	.word	0x24007e08
 8012910:	080128d1 	.word	0x080128d1
 8012914:	24007e50 	.word	0x24007e50

08012918 <tcp_timer_needed>:
 * the reason is to have the TCP timer only running when
 * there are active (or time-wait) PCBs.
 */
void
tcp_timer_needed(void)
{
 8012918:	b580      	push	{r7, lr}
 801291a:	af00      	add	r7, sp, #0
  LWIP_ASSERT_CORE_LOCKED();
 801291c:	f7f4 fe86 	bl	800762c <sys_check_core_locking>

  /* timer is off but needed again? */
  if (!tcpip_tcp_timer_active && (tcp_active_pcbs || tcp_tw_pcbs)) {
 8012920:	4b0a      	ldr	r3, [pc, #40]	@ (801294c <tcp_timer_needed+0x34>)
 8012922:	681b      	ldr	r3, [r3, #0]
 8012924:	2b00      	cmp	r3, #0
 8012926:	d10f      	bne.n	8012948 <tcp_timer_needed+0x30>
 8012928:	4b09      	ldr	r3, [pc, #36]	@ (8012950 <tcp_timer_needed+0x38>)
 801292a:	681b      	ldr	r3, [r3, #0]
 801292c:	2b00      	cmp	r3, #0
 801292e:	d103      	bne.n	8012938 <tcp_timer_needed+0x20>
 8012930:	4b08      	ldr	r3, [pc, #32]	@ (8012954 <tcp_timer_needed+0x3c>)
 8012932:	681b      	ldr	r3, [r3, #0]
 8012934:	2b00      	cmp	r3, #0
 8012936:	d007      	beq.n	8012948 <tcp_timer_needed+0x30>
    /* enable and start timer */
    tcpip_tcp_timer_active = 1;
 8012938:	4b04      	ldr	r3, [pc, #16]	@ (801294c <tcp_timer_needed+0x34>)
 801293a:	2201      	movs	r2, #1
 801293c:	601a      	str	r2, [r3, #0]
    sys_timeout(TCP_TMR_INTERVAL, tcpip_tcp_timer, NULL);
 801293e:	2200      	movs	r2, #0
 8012940:	4905      	ldr	r1, [pc, #20]	@ (8012958 <tcp_timer_needed+0x40>)
 8012942:	20fa      	movs	r0, #250	@ 0xfa
 8012944:	f000 f8cc 	bl	8012ae0 <sys_timeout>
  }
}
 8012948:	bf00      	nop
 801294a:	bd80      	pop	{r7, pc}
 801294c:	24007e50 	.word	0x24007e50
 8012950:	24007e04 	.word	0x24007e04
 8012954:	24007e08 	.word	0x24007e08
 8012958:	080128d1 	.word	0x080128d1

0801295c <sys_timeout_abs>:
#if LWIP_DEBUG_TIMERNAMES
sys_timeout_abs(u32_t abs_time, sys_timeout_handler handler, void *arg, const char *handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
sys_timeout_abs(u32_t abs_time, sys_timeout_handler handler, void *arg)
#endif
{
 801295c:	b580      	push	{r7, lr}
 801295e:	b086      	sub	sp, #24
 8012960:	af00      	add	r7, sp, #0
 8012962:	60f8      	str	r0, [r7, #12]
 8012964:	60b9      	str	r1, [r7, #8]
 8012966:	607a      	str	r2, [r7, #4]
  struct sys_timeo *timeout, *t;

  timeout = (struct sys_timeo *)memp_malloc(MEMP_SYS_TIMEOUT);
 8012968:	200a      	movs	r0, #10
 801296a:	f7f9 fc11 	bl	800c190 <memp_malloc>
 801296e:	6138      	str	r0, [r7, #16]
  if (timeout == NULL) {
 8012970:	693b      	ldr	r3, [r7, #16]
 8012972:	2b00      	cmp	r3, #0
 8012974:	d109      	bne.n	801298a <sys_timeout_abs+0x2e>
    LWIP_ASSERT("sys_timeout: timeout != NULL, pool MEMP_SYS_TIMEOUT is empty", timeout != NULL);
 8012976:	693b      	ldr	r3, [r7, #16]
 8012978:	2b00      	cmp	r3, #0
 801297a:	d151      	bne.n	8012a20 <sys_timeout_abs+0xc4>
 801297c:	4b2a      	ldr	r3, [pc, #168]	@ (8012a28 <sys_timeout_abs+0xcc>)
 801297e:	22be      	movs	r2, #190	@ 0xbe
 8012980:	492a      	ldr	r1, [pc, #168]	@ (8012a2c <sys_timeout_abs+0xd0>)
 8012982:	482b      	ldr	r0, [pc, #172]	@ (8012a30 <sys_timeout_abs+0xd4>)
 8012984:	f003 ff8a 	bl	801689c <iprintf>
    return;
 8012988:	e04a      	b.n	8012a20 <sys_timeout_abs+0xc4>
  }

  timeout->next = NULL;
 801298a:	693b      	ldr	r3, [r7, #16]
 801298c:	2200      	movs	r2, #0
 801298e:	601a      	str	r2, [r3, #0]
  timeout->h = handler;
 8012990:	693b      	ldr	r3, [r7, #16]
 8012992:	68ba      	ldr	r2, [r7, #8]
 8012994:	609a      	str	r2, [r3, #8]
  timeout->arg = arg;
 8012996:	693b      	ldr	r3, [r7, #16]
 8012998:	687a      	ldr	r2, [r7, #4]
 801299a:	60da      	str	r2, [r3, #12]
  timeout->time = abs_time;
 801299c:	693b      	ldr	r3, [r7, #16]
 801299e:	68fa      	ldr	r2, [r7, #12]
 80129a0:	605a      	str	r2, [r3, #4]
  timeout->handler_name = handler_name;
  LWIP_DEBUGF(TIMERS_DEBUG, ("sys_timeout: %p abs_time=%"U32_F" handler=%s arg=%p\n",
                             (void *)timeout, abs_time, handler_name, (void *)arg));
#endif /* LWIP_DEBUG_TIMERNAMES */

  if (next_timeout == NULL) {
 80129a2:	4b24      	ldr	r3, [pc, #144]	@ (8012a34 <sys_timeout_abs+0xd8>)
 80129a4:	681b      	ldr	r3, [r3, #0]
 80129a6:	2b00      	cmp	r3, #0
 80129a8:	d103      	bne.n	80129b2 <sys_timeout_abs+0x56>
    next_timeout = timeout;
 80129aa:	4a22      	ldr	r2, [pc, #136]	@ (8012a34 <sys_timeout_abs+0xd8>)
 80129ac:	693b      	ldr	r3, [r7, #16]
 80129ae:	6013      	str	r3, [r2, #0]
    return;
 80129b0:	e037      	b.n	8012a22 <sys_timeout_abs+0xc6>
  }
  if (TIME_LESS_THAN(timeout->time, next_timeout->time)) {
 80129b2:	693b      	ldr	r3, [r7, #16]
 80129b4:	685a      	ldr	r2, [r3, #4]
 80129b6:	4b1f      	ldr	r3, [pc, #124]	@ (8012a34 <sys_timeout_abs+0xd8>)
 80129b8:	681b      	ldr	r3, [r3, #0]
 80129ba:	685b      	ldr	r3, [r3, #4]
 80129bc:	1ad3      	subs	r3, r2, r3
 80129be:	0fdb      	lsrs	r3, r3, #31
 80129c0:	f003 0301 	and.w	r3, r3, #1
 80129c4:	b2db      	uxtb	r3, r3
 80129c6:	2b00      	cmp	r3, #0
 80129c8:	d007      	beq.n	80129da <sys_timeout_abs+0x7e>
    timeout->next = next_timeout;
 80129ca:	4b1a      	ldr	r3, [pc, #104]	@ (8012a34 <sys_timeout_abs+0xd8>)
 80129cc:	681a      	ldr	r2, [r3, #0]
 80129ce:	693b      	ldr	r3, [r7, #16]
 80129d0:	601a      	str	r2, [r3, #0]
    next_timeout = timeout;
 80129d2:	4a18      	ldr	r2, [pc, #96]	@ (8012a34 <sys_timeout_abs+0xd8>)
 80129d4:	693b      	ldr	r3, [r7, #16]
 80129d6:	6013      	str	r3, [r2, #0]
 80129d8:	e023      	b.n	8012a22 <sys_timeout_abs+0xc6>
  } else {
    for (t = next_timeout; t != NULL; t = t->next) {
 80129da:	4b16      	ldr	r3, [pc, #88]	@ (8012a34 <sys_timeout_abs+0xd8>)
 80129dc:	681b      	ldr	r3, [r3, #0]
 80129de:	617b      	str	r3, [r7, #20]
 80129e0:	e01a      	b.n	8012a18 <sys_timeout_abs+0xbc>
      if ((t->next == NULL) || TIME_LESS_THAN(timeout->time, t->next->time)) {
 80129e2:	697b      	ldr	r3, [r7, #20]
 80129e4:	681b      	ldr	r3, [r3, #0]
 80129e6:	2b00      	cmp	r3, #0
 80129e8:	d00b      	beq.n	8012a02 <sys_timeout_abs+0xa6>
 80129ea:	693b      	ldr	r3, [r7, #16]
 80129ec:	685a      	ldr	r2, [r3, #4]
 80129ee:	697b      	ldr	r3, [r7, #20]
 80129f0:	681b      	ldr	r3, [r3, #0]
 80129f2:	685b      	ldr	r3, [r3, #4]
 80129f4:	1ad3      	subs	r3, r2, r3
 80129f6:	0fdb      	lsrs	r3, r3, #31
 80129f8:	f003 0301 	and.w	r3, r3, #1
 80129fc:	b2db      	uxtb	r3, r3
 80129fe:	2b00      	cmp	r3, #0
 8012a00:	d007      	beq.n	8012a12 <sys_timeout_abs+0xb6>
        timeout->next = t->next;
 8012a02:	697b      	ldr	r3, [r7, #20]
 8012a04:	681a      	ldr	r2, [r3, #0]
 8012a06:	693b      	ldr	r3, [r7, #16]
 8012a08:	601a      	str	r2, [r3, #0]
        t->next = timeout;
 8012a0a:	697b      	ldr	r3, [r7, #20]
 8012a0c:	693a      	ldr	r2, [r7, #16]
 8012a0e:	601a      	str	r2, [r3, #0]
        break;
 8012a10:	e007      	b.n	8012a22 <sys_timeout_abs+0xc6>
    for (t = next_timeout; t != NULL; t = t->next) {
 8012a12:	697b      	ldr	r3, [r7, #20]
 8012a14:	681b      	ldr	r3, [r3, #0]
 8012a16:	617b      	str	r3, [r7, #20]
 8012a18:	697b      	ldr	r3, [r7, #20]
 8012a1a:	2b00      	cmp	r3, #0
 8012a1c:	d1e1      	bne.n	80129e2 <sys_timeout_abs+0x86>
 8012a1e:	e000      	b.n	8012a22 <sys_timeout_abs+0xc6>
    return;
 8012a20:	bf00      	nop
      }
    }
  }
}
 8012a22:	3718      	adds	r7, #24
 8012a24:	46bd      	mov	sp, r7
 8012a26:	bd80      	pop	{r7, pc}
 8012a28:	08019c60 	.word	0x08019c60
 8012a2c:	08019c94 	.word	0x08019c94
 8012a30:	08019cd4 	.word	0x08019cd4
 8012a34:	24007e48 	.word	0x24007e48

08012a38 <lwip_cyclic_timer>:
#if !LWIP_TESTMODE
static
#endif
void
lwip_cyclic_timer(void *arg)
{
 8012a38:	b580      	push	{r7, lr}
 8012a3a:	b086      	sub	sp, #24
 8012a3c:	af00      	add	r7, sp, #0
 8012a3e:	6078      	str	r0, [r7, #4]
  u32_t now;
  u32_t next_timeout_time;
  const struct lwip_cyclic_timer *cyclic = (const struct lwip_cyclic_timer *)arg;
 8012a40:	687b      	ldr	r3, [r7, #4]
 8012a42:	617b      	str	r3, [r7, #20]

#if LWIP_DEBUG_TIMERNAMES
  LWIP_DEBUGF(TIMERS_DEBUG, ("tcpip: %s()\n", cyclic->handler_name));
#endif
  cyclic->handler();
 8012a44:	697b      	ldr	r3, [r7, #20]
 8012a46:	685b      	ldr	r3, [r3, #4]
 8012a48:	4798      	blx	r3

  now = sys_now();
 8012a4a:	f7f4 fb8f 	bl	800716c <sys_now>
 8012a4e:	6138      	str	r0, [r7, #16]
  next_timeout_time = (u32_t)(current_timeout_due_time + cyclic->interval_ms);  /* overflow handled by TIME_LESS_THAN macro */ 
 8012a50:	697b      	ldr	r3, [r7, #20]
 8012a52:	681a      	ldr	r2, [r3, #0]
 8012a54:	4b0f      	ldr	r3, [pc, #60]	@ (8012a94 <lwip_cyclic_timer+0x5c>)
 8012a56:	681b      	ldr	r3, [r3, #0]
 8012a58:	4413      	add	r3, r2
 8012a5a:	60fb      	str	r3, [r7, #12]
  if (TIME_LESS_THAN(next_timeout_time, now)) {
 8012a5c:	68fa      	ldr	r2, [r7, #12]
 8012a5e:	693b      	ldr	r3, [r7, #16]
 8012a60:	1ad3      	subs	r3, r2, r3
 8012a62:	0fdb      	lsrs	r3, r3, #31
 8012a64:	f003 0301 	and.w	r3, r3, #1
 8012a68:	b2db      	uxtb	r3, r3
 8012a6a:	2b00      	cmp	r3, #0
 8012a6c:	d009      	beq.n	8012a82 <lwip_cyclic_timer+0x4a>
    /* timer would immediately expire again -> "overload" -> restart without any correction */
#if LWIP_DEBUG_TIMERNAMES
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg, cyclic->handler_name);
#else
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg);
 8012a6e:	697b      	ldr	r3, [r7, #20]
 8012a70:	681a      	ldr	r2, [r3, #0]
 8012a72:	693b      	ldr	r3, [r7, #16]
 8012a74:	4413      	add	r3, r2
 8012a76:	687a      	ldr	r2, [r7, #4]
 8012a78:	4907      	ldr	r1, [pc, #28]	@ (8012a98 <lwip_cyclic_timer+0x60>)
 8012a7a:	4618      	mov	r0, r3
 8012a7c:	f7ff ff6e 	bl	801295c <sys_timeout_abs>
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg, cyclic->handler_name);
#else
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg);
#endif
  }
}
 8012a80:	e004      	b.n	8012a8c <lwip_cyclic_timer+0x54>
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg);
 8012a82:	687a      	ldr	r2, [r7, #4]
 8012a84:	4904      	ldr	r1, [pc, #16]	@ (8012a98 <lwip_cyclic_timer+0x60>)
 8012a86:	68f8      	ldr	r0, [r7, #12]
 8012a88:	f7ff ff68 	bl	801295c <sys_timeout_abs>
}
 8012a8c:	bf00      	nop
 8012a8e:	3718      	adds	r7, #24
 8012a90:	46bd      	mov	sp, r7
 8012a92:	bd80      	pop	{r7, pc}
 8012a94:	24007e4c 	.word	0x24007e4c
 8012a98:	08012a39 	.word	0x08012a39

08012a9c <sys_timeouts_init>:

/** Initialize this module */
void sys_timeouts_init(void)
{
 8012a9c:	b580      	push	{r7, lr}
 8012a9e:	b082      	sub	sp, #8
 8012aa0:	af00      	add	r7, sp, #0
  size_t i;
  /* tcp_tmr() at index 0 is started on demand */
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 8012aa2:	2301      	movs	r3, #1
 8012aa4:	607b      	str	r3, [r7, #4]
 8012aa6:	e00e      	b.n	8012ac6 <sys_timeouts_init+0x2a>
    /* we have to cast via size_t to get rid of const warning
      (this is OK as cyclic_timer() casts back to const* */
    sys_timeout(lwip_cyclic_timers[i].interval_ms, lwip_cyclic_timer, LWIP_CONST_CAST(void *, &lwip_cyclic_timers[i]));
 8012aa8:	4a0b      	ldr	r2, [pc, #44]	@ (8012ad8 <sys_timeouts_init+0x3c>)
 8012aaa:	687b      	ldr	r3, [r7, #4]
 8012aac:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 8012ab0:	687b      	ldr	r3, [r7, #4]
 8012ab2:	00db      	lsls	r3, r3, #3
 8012ab4:	4a08      	ldr	r2, [pc, #32]	@ (8012ad8 <sys_timeouts_init+0x3c>)
 8012ab6:	4413      	add	r3, r2
 8012ab8:	461a      	mov	r2, r3
 8012aba:	4908      	ldr	r1, [pc, #32]	@ (8012adc <sys_timeouts_init+0x40>)
 8012abc:	f000 f810 	bl	8012ae0 <sys_timeout>
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 8012ac0:	687b      	ldr	r3, [r7, #4]
 8012ac2:	3301      	adds	r3, #1
 8012ac4:	607b      	str	r3, [r7, #4]
 8012ac6:	687b      	ldr	r3, [r7, #4]
 8012ac8:	2b02      	cmp	r3, #2
 8012aca:	d9ed      	bls.n	8012aa8 <sys_timeouts_init+0xc>
  }
}
 8012acc:	bf00      	nop
 8012ace:	bf00      	nop
 8012ad0:	3708      	adds	r7, #8
 8012ad2:	46bd      	mov	sp, r7
 8012ad4:	bd80      	pop	{r7, pc}
 8012ad6:	bf00      	nop
 8012ad8:	0801aa88 	.word	0x0801aa88
 8012adc:	08012a39 	.word	0x08012a39

08012ae0 <sys_timeout>:
sys_timeout_debug(u32_t msecs, sys_timeout_handler handler, void *arg, const char *handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
void
sys_timeout(u32_t msecs, sys_timeout_handler handler, void *arg)
#endif /* LWIP_DEBUG_TIMERNAMES */
{
 8012ae0:	b580      	push	{r7, lr}
 8012ae2:	b086      	sub	sp, #24
 8012ae4:	af00      	add	r7, sp, #0
 8012ae6:	60f8      	str	r0, [r7, #12]
 8012ae8:	60b9      	str	r1, [r7, #8]
 8012aea:	607a      	str	r2, [r7, #4]
  u32_t next_timeout_time;

  LWIP_ASSERT_CORE_LOCKED();
 8012aec:	f7f4 fd9e 	bl	800762c <sys_check_core_locking>

  LWIP_ASSERT("Timeout time too long, max is LWIP_UINT32_MAX/4 msecs", msecs <= (LWIP_UINT32_MAX / 4));
 8012af0:	68fb      	ldr	r3, [r7, #12]
 8012af2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8012af6:	d306      	bcc.n	8012b06 <sys_timeout+0x26>
 8012af8:	4b0a      	ldr	r3, [pc, #40]	@ (8012b24 <sys_timeout+0x44>)
 8012afa:	f240 1229 	movw	r2, #297	@ 0x129
 8012afe:	490a      	ldr	r1, [pc, #40]	@ (8012b28 <sys_timeout+0x48>)
 8012b00:	480a      	ldr	r0, [pc, #40]	@ (8012b2c <sys_timeout+0x4c>)
 8012b02:	f003 fecb 	bl	801689c <iprintf>

  next_timeout_time = (u32_t)(sys_now() + msecs); /* overflow handled by TIME_LESS_THAN macro */ 
 8012b06:	f7f4 fb31 	bl	800716c <sys_now>
 8012b0a:	4602      	mov	r2, r0
 8012b0c:	68fb      	ldr	r3, [r7, #12]
 8012b0e:	4413      	add	r3, r2
 8012b10:	617b      	str	r3, [r7, #20]

#if LWIP_DEBUG_TIMERNAMES
  sys_timeout_abs(next_timeout_time, handler, arg, handler_name);
#else
  sys_timeout_abs(next_timeout_time, handler, arg);
 8012b12:	687a      	ldr	r2, [r7, #4]
 8012b14:	68b9      	ldr	r1, [r7, #8]
 8012b16:	6978      	ldr	r0, [r7, #20]
 8012b18:	f7ff ff20 	bl	801295c <sys_timeout_abs>
#endif
}
 8012b1c:	bf00      	nop
 8012b1e:	3718      	adds	r7, #24
 8012b20:	46bd      	mov	sp, r7
 8012b22:	bd80      	pop	{r7, pc}
 8012b24:	08019c60 	.word	0x08019c60
 8012b28:	08019cfc 	.word	0x08019cfc
 8012b2c:	08019cd4 	.word	0x08019cd4

08012b30 <sys_check_timeouts>:
 *
 * Must be called periodically from your main loop.
 */
void
sys_check_timeouts(void)
{
 8012b30:	b580      	push	{r7, lr}
 8012b32:	b084      	sub	sp, #16
 8012b34:	af00      	add	r7, sp, #0
  u32_t now;

  LWIP_ASSERT_CORE_LOCKED();
 8012b36:	f7f4 fd79 	bl	800762c <sys_check_core_locking>

  /* Process only timers expired at the start of the function. */
  now = sys_now();
 8012b3a:	f7f4 fb17 	bl	800716c <sys_now>
 8012b3e:	60f8      	str	r0, [r7, #12]
    sys_timeout_handler handler;
    void *arg;

    PBUF_CHECK_FREE_OOSEQ();

    tmptimeout = next_timeout;
 8012b40:	4b17      	ldr	r3, [pc, #92]	@ (8012ba0 <sys_check_timeouts+0x70>)
 8012b42:	681b      	ldr	r3, [r3, #0]
 8012b44:	60bb      	str	r3, [r7, #8]
    if (tmptimeout == NULL) {
 8012b46:	68bb      	ldr	r3, [r7, #8]
 8012b48:	2b00      	cmp	r3, #0
 8012b4a:	d022      	beq.n	8012b92 <sys_check_timeouts+0x62>
      return;
    }

    if (TIME_LESS_THAN(now, tmptimeout->time)) {
 8012b4c:	68bb      	ldr	r3, [r7, #8]
 8012b4e:	685b      	ldr	r3, [r3, #4]
 8012b50:	68fa      	ldr	r2, [r7, #12]
 8012b52:	1ad3      	subs	r3, r2, r3
 8012b54:	0fdb      	lsrs	r3, r3, #31
 8012b56:	f003 0301 	and.w	r3, r3, #1
 8012b5a:	b2db      	uxtb	r3, r3
 8012b5c:	2b00      	cmp	r3, #0
 8012b5e:	d11a      	bne.n	8012b96 <sys_check_timeouts+0x66>
      return;
    }

    /* Timeout has expired */
    next_timeout = tmptimeout->next;
 8012b60:	68bb      	ldr	r3, [r7, #8]
 8012b62:	681b      	ldr	r3, [r3, #0]
 8012b64:	4a0e      	ldr	r2, [pc, #56]	@ (8012ba0 <sys_check_timeouts+0x70>)
 8012b66:	6013      	str	r3, [r2, #0]
    handler = tmptimeout->h;
 8012b68:	68bb      	ldr	r3, [r7, #8]
 8012b6a:	689b      	ldr	r3, [r3, #8]
 8012b6c:	607b      	str	r3, [r7, #4]
    arg = tmptimeout->arg;
 8012b6e:	68bb      	ldr	r3, [r7, #8]
 8012b70:	68db      	ldr	r3, [r3, #12]
 8012b72:	603b      	str	r3, [r7, #0]
    current_timeout_due_time = tmptimeout->time;
 8012b74:	68bb      	ldr	r3, [r7, #8]
 8012b76:	685b      	ldr	r3, [r3, #4]
 8012b78:	4a0a      	ldr	r2, [pc, #40]	@ (8012ba4 <sys_check_timeouts+0x74>)
 8012b7a:	6013      	str	r3, [r2, #0]
    if (handler != NULL) {
      LWIP_DEBUGF(TIMERS_DEBUG, ("sct calling h=%s t=%"U32_F" arg=%p\n",
                                 tmptimeout->handler_name, sys_now() - tmptimeout->time, arg));
    }
#endif /* LWIP_DEBUG_TIMERNAMES */
    memp_free(MEMP_SYS_TIMEOUT, tmptimeout);
 8012b7c:	68b9      	ldr	r1, [r7, #8]
 8012b7e:	200a      	movs	r0, #10
 8012b80:	f7f9 fb7c 	bl	800c27c <memp_free>
    if (handler != NULL) {
 8012b84:	687b      	ldr	r3, [r7, #4]
 8012b86:	2b00      	cmp	r3, #0
 8012b88:	d0da      	beq.n	8012b40 <sys_check_timeouts+0x10>
      handler(arg);
 8012b8a:	687b      	ldr	r3, [r7, #4]
 8012b8c:	6838      	ldr	r0, [r7, #0]
 8012b8e:	4798      	blx	r3
  do {
 8012b90:	e7d6      	b.n	8012b40 <sys_check_timeouts+0x10>
      return;
 8012b92:	bf00      	nop
 8012b94:	e000      	b.n	8012b98 <sys_check_timeouts+0x68>
      return;
 8012b96:	bf00      	nop
    }
    LWIP_TCPIP_THREAD_ALIVE();

    /* Repeat until all expired timers have been called */
  } while (1);
}
 8012b98:	3710      	adds	r7, #16
 8012b9a:	46bd      	mov	sp, r7
 8012b9c:	bd80      	pop	{r7, pc}
 8012b9e:	bf00      	nop
 8012ba0:	24007e48 	.word	0x24007e48
 8012ba4:	24007e4c 	.word	0x24007e4c

08012ba8 <sys_timeouts_sleeptime>:
/** Return the time left before the next timeout is due. If no timeouts are
 * enqueued, returns 0xffffffff
 */
u32_t
sys_timeouts_sleeptime(void)
{
 8012ba8:	b580      	push	{r7, lr}
 8012baa:	b082      	sub	sp, #8
 8012bac:	af00      	add	r7, sp, #0
  u32_t now;

  LWIP_ASSERT_CORE_LOCKED();
 8012bae:	f7f4 fd3d 	bl	800762c <sys_check_core_locking>

  if (next_timeout == NULL) {
 8012bb2:	4b16      	ldr	r3, [pc, #88]	@ (8012c0c <sys_timeouts_sleeptime+0x64>)
 8012bb4:	681b      	ldr	r3, [r3, #0]
 8012bb6:	2b00      	cmp	r3, #0
 8012bb8:	d102      	bne.n	8012bc0 <sys_timeouts_sleeptime+0x18>
    return SYS_TIMEOUTS_SLEEPTIME_INFINITE;
 8012bba:	f04f 33ff 	mov.w	r3, #4294967295
 8012bbe:	e020      	b.n	8012c02 <sys_timeouts_sleeptime+0x5a>
  }
  now = sys_now();
 8012bc0:	f7f4 fad4 	bl	800716c <sys_now>
 8012bc4:	6078      	str	r0, [r7, #4]
  if (TIME_LESS_THAN(next_timeout->time, now)) {
 8012bc6:	4b11      	ldr	r3, [pc, #68]	@ (8012c0c <sys_timeouts_sleeptime+0x64>)
 8012bc8:	681b      	ldr	r3, [r3, #0]
 8012bca:	685a      	ldr	r2, [r3, #4]
 8012bcc:	687b      	ldr	r3, [r7, #4]
 8012bce:	1ad3      	subs	r3, r2, r3
 8012bd0:	0fdb      	lsrs	r3, r3, #31
 8012bd2:	f003 0301 	and.w	r3, r3, #1
 8012bd6:	b2db      	uxtb	r3, r3
 8012bd8:	2b00      	cmp	r3, #0
 8012bda:	d001      	beq.n	8012be0 <sys_timeouts_sleeptime+0x38>
    return 0;
 8012bdc:	2300      	movs	r3, #0
 8012bde:	e010      	b.n	8012c02 <sys_timeouts_sleeptime+0x5a>
  } else {
    u32_t ret = (u32_t)(next_timeout->time - now);
 8012be0:	4b0a      	ldr	r3, [pc, #40]	@ (8012c0c <sys_timeouts_sleeptime+0x64>)
 8012be2:	681b      	ldr	r3, [r3, #0]
 8012be4:	685a      	ldr	r2, [r3, #4]
 8012be6:	687b      	ldr	r3, [r7, #4]
 8012be8:	1ad3      	subs	r3, r2, r3
 8012bea:	603b      	str	r3, [r7, #0]
    LWIP_ASSERT("invalid sleeptime", ret <= LWIP_MAX_TIMEOUT);
 8012bec:	683b      	ldr	r3, [r7, #0]
 8012bee:	2b00      	cmp	r3, #0
 8012bf0:	da06      	bge.n	8012c00 <sys_timeouts_sleeptime+0x58>
 8012bf2:	4b07      	ldr	r3, [pc, #28]	@ (8012c10 <sys_timeouts_sleeptime+0x68>)
 8012bf4:	f44f 72dc 	mov.w	r2, #440	@ 0x1b8
 8012bf8:	4906      	ldr	r1, [pc, #24]	@ (8012c14 <sys_timeouts_sleeptime+0x6c>)
 8012bfa:	4807      	ldr	r0, [pc, #28]	@ (8012c18 <sys_timeouts_sleeptime+0x70>)
 8012bfc:	f003 fe4e 	bl	801689c <iprintf>
    return ret;
 8012c00:	683b      	ldr	r3, [r7, #0]
  }
}
 8012c02:	4618      	mov	r0, r3
 8012c04:	3708      	adds	r7, #8
 8012c06:	46bd      	mov	sp, r7
 8012c08:	bd80      	pop	{r7, pc}
 8012c0a:	bf00      	nop
 8012c0c:	24007e48 	.word	0x24007e48
 8012c10:	08019c60 	.word	0x08019c60
 8012c14:	08019d34 	.word	0x08019d34
 8012c18:	08019cd4 	.word	0x08019cd4

08012c1c <udp_init>:
/**
 * Initialize this module.
 */
void
udp_init(void)
{
 8012c1c:	b580      	push	{r7, lr}
 8012c1e:	af00      	add	r7, sp, #0
#ifdef LWIP_RAND
  udp_port = UDP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
 8012c20:	f003 fd3c 	bl	801669c <rand>
 8012c24:	4603      	mov	r3, r0
 8012c26:	b29b      	uxth	r3, r3
 8012c28:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8012c2c:	b29b      	uxth	r3, r3
 8012c2e:	f5a3 4380 	sub.w	r3, r3, #16384	@ 0x4000
 8012c32:	b29a      	uxth	r2, r3
 8012c34:	4b01      	ldr	r3, [pc, #4]	@ (8012c3c <udp_init+0x20>)
 8012c36:	801a      	strh	r2, [r3, #0]
#endif /* LWIP_RAND */
}
 8012c38:	bf00      	nop
 8012c3a:	bd80      	pop	{r7, pc}
 8012c3c:	24000030 	.word	0x24000030

08012c40 <udp_new_port>:
 *
 * @return a new (free) local UDP port number
 */
static u16_t
udp_new_port(void)
{
 8012c40:	b480      	push	{r7}
 8012c42:	b083      	sub	sp, #12
 8012c44:	af00      	add	r7, sp, #0
  u16_t n = 0;
 8012c46:	2300      	movs	r3, #0
 8012c48:	80fb      	strh	r3, [r7, #6]
  struct udp_pcb *pcb;

again:
  if (udp_port++ == UDP_LOCAL_PORT_RANGE_END) {
 8012c4a:	4b17      	ldr	r3, [pc, #92]	@ (8012ca8 <udp_new_port+0x68>)
 8012c4c:	881b      	ldrh	r3, [r3, #0]
 8012c4e:	1c5a      	adds	r2, r3, #1
 8012c50:	b291      	uxth	r1, r2
 8012c52:	4a15      	ldr	r2, [pc, #84]	@ (8012ca8 <udp_new_port+0x68>)
 8012c54:	8011      	strh	r1, [r2, #0]
 8012c56:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8012c5a:	4293      	cmp	r3, r2
 8012c5c:	d103      	bne.n	8012c66 <udp_new_port+0x26>
    udp_port = UDP_LOCAL_PORT_RANGE_START;
 8012c5e:	4b12      	ldr	r3, [pc, #72]	@ (8012ca8 <udp_new_port+0x68>)
 8012c60:	f44f 4240 	mov.w	r2, #49152	@ 0xc000
 8012c64:	801a      	strh	r2, [r3, #0]
  }
  /* Check all PCBs. */
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 8012c66:	4b11      	ldr	r3, [pc, #68]	@ (8012cac <udp_new_port+0x6c>)
 8012c68:	681b      	ldr	r3, [r3, #0]
 8012c6a:	603b      	str	r3, [r7, #0]
 8012c6c:	e011      	b.n	8012c92 <udp_new_port+0x52>
    if (pcb->local_port == udp_port) {
 8012c6e:	683b      	ldr	r3, [r7, #0]
 8012c70:	8a5a      	ldrh	r2, [r3, #18]
 8012c72:	4b0d      	ldr	r3, [pc, #52]	@ (8012ca8 <udp_new_port+0x68>)
 8012c74:	881b      	ldrh	r3, [r3, #0]
 8012c76:	429a      	cmp	r2, r3
 8012c78:	d108      	bne.n	8012c8c <udp_new_port+0x4c>
      if (++n > (UDP_LOCAL_PORT_RANGE_END - UDP_LOCAL_PORT_RANGE_START)) {
 8012c7a:	88fb      	ldrh	r3, [r7, #6]
 8012c7c:	3301      	adds	r3, #1
 8012c7e:	80fb      	strh	r3, [r7, #6]
 8012c80:	88fb      	ldrh	r3, [r7, #6]
 8012c82:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8012c86:	d3e0      	bcc.n	8012c4a <udp_new_port+0xa>
        return 0;
 8012c88:	2300      	movs	r3, #0
 8012c8a:	e007      	b.n	8012c9c <udp_new_port+0x5c>
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 8012c8c:	683b      	ldr	r3, [r7, #0]
 8012c8e:	68db      	ldr	r3, [r3, #12]
 8012c90:	603b      	str	r3, [r7, #0]
 8012c92:	683b      	ldr	r3, [r7, #0]
 8012c94:	2b00      	cmp	r3, #0
 8012c96:	d1ea      	bne.n	8012c6e <udp_new_port+0x2e>
      }
      goto again;
    }
  }
  return udp_port;
 8012c98:	4b03      	ldr	r3, [pc, #12]	@ (8012ca8 <udp_new_port+0x68>)
 8012c9a:	881b      	ldrh	r3, [r3, #0]
}
 8012c9c:	4618      	mov	r0, r3
 8012c9e:	370c      	adds	r7, #12
 8012ca0:	46bd      	mov	sp, r7
 8012ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012ca6:	4770      	bx	lr
 8012ca8:	24000030 	.word	0x24000030
 8012cac:	24007e54 	.word	0x24007e54

08012cb0 <udp_input_local_match>:
 * @param broadcast 1 if his is an IPv4 broadcast (global or subnet-only), 0 otherwise (only used for IPv4)
 * @return 1 on match, 0 otherwise
 */
static u8_t
udp_input_local_match(struct udp_pcb *pcb, struct netif *inp, u8_t broadcast)
{
 8012cb0:	b580      	push	{r7, lr}
 8012cb2:	b084      	sub	sp, #16
 8012cb4:	af00      	add	r7, sp, #0
 8012cb6:	60f8      	str	r0, [r7, #12]
 8012cb8:	60b9      	str	r1, [r7, #8]
 8012cba:	4613      	mov	r3, r2
 8012cbc:	71fb      	strb	r3, [r7, #7]
  LWIP_UNUSED_ARG(inp);       /* in IPv6 only case */
  LWIP_UNUSED_ARG(broadcast); /* in IPv6 only case */

  LWIP_ASSERT("udp_input_local_match: invalid pcb", pcb != NULL);
 8012cbe:	68fb      	ldr	r3, [r7, #12]
 8012cc0:	2b00      	cmp	r3, #0
 8012cc2:	d105      	bne.n	8012cd0 <udp_input_local_match+0x20>
 8012cc4:	4b27      	ldr	r3, [pc, #156]	@ (8012d64 <udp_input_local_match+0xb4>)
 8012cc6:	2287      	movs	r2, #135	@ 0x87
 8012cc8:	4927      	ldr	r1, [pc, #156]	@ (8012d68 <udp_input_local_match+0xb8>)
 8012cca:	4828      	ldr	r0, [pc, #160]	@ (8012d6c <udp_input_local_match+0xbc>)
 8012ccc:	f003 fde6 	bl	801689c <iprintf>
  LWIP_ASSERT("udp_input_local_match: invalid netif", inp != NULL);
 8012cd0:	68bb      	ldr	r3, [r7, #8]
 8012cd2:	2b00      	cmp	r3, #0
 8012cd4:	d105      	bne.n	8012ce2 <udp_input_local_match+0x32>
 8012cd6:	4b23      	ldr	r3, [pc, #140]	@ (8012d64 <udp_input_local_match+0xb4>)
 8012cd8:	2288      	movs	r2, #136	@ 0x88
 8012cda:	4925      	ldr	r1, [pc, #148]	@ (8012d70 <udp_input_local_match+0xc0>)
 8012cdc:	4823      	ldr	r0, [pc, #140]	@ (8012d6c <udp_input_local_match+0xbc>)
 8012cde:	f003 fddd 	bl	801689c <iprintf>

  /* check if PCB is bound to specific netif */
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 8012ce2:	68fb      	ldr	r3, [r7, #12]
 8012ce4:	7a1b      	ldrb	r3, [r3, #8]
 8012ce6:	2b00      	cmp	r3, #0
 8012ce8:	d00b      	beq.n	8012d02 <udp_input_local_match+0x52>
      (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 8012cea:	68fb      	ldr	r3, [r7, #12]
 8012cec:	7a1a      	ldrb	r2, [r3, #8]
 8012cee:	4b21      	ldr	r3, [pc, #132]	@ (8012d74 <udp_input_local_match+0xc4>)
 8012cf0:	685b      	ldr	r3, [r3, #4]
 8012cf2:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8012cf6:	3301      	adds	r3, #1
 8012cf8:	b2db      	uxtb	r3, r3
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 8012cfa:	429a      	cmp	r2, r3
 8012cfc:	d001      	beq.n	8012d02 <udp_input_local_match+0x52>
    return 0;
 8012cfe:	2300      	movs	r3, #0
 8012d00:	e02b      	b.n	8012d5a <udp_input_local_match+0xaa>
  /* Only need to check PCB if incoming IP version matches PCB IP version */
  if (IP_ADDR_PCB_VERSION_MATCH_EXACT(pcb, ip_current_dest_addr())) {
#if LWIP_IPV4
    /* Special case: IPv4 broadcast: all or broadcasts in my subnet
     * Note: broadcast variable can only be 1 if it is an IPv4 broadcast */
    if (broadcast != 0) {
 8012d02:	79fb      	ldrb	r3, [r7, #7]
 8012d04:	2b00      	cmp	r3, #0
 8012d06:	d018      	beq.n	8012d3a <udp_input_local_match+0x8a>
#if IP_SOF_BROADCAST_RECV
      if (ip_get_option(pcb, SOF_BROADCAST))
#endif /* IP_SOF_BROADCAST_RECV */
      {
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 8012d08:	68fb      	ldr	r3, [r7, #12]
 8012d0a:	2b00      	cmp	r3, #0
 8012d0c:	d013      	beq.n	8012d36 <udp_input_local_match+0x86>
 8012d0e:	68fb      	ldr	r3, [r7, #12]
 8012d10:	681b      	ldr	r3, [r3, #0]
 8012d12:	2b00      	cmp	r3, #0
 8012d14:	d00f      	beq.n	8012d36 <udp_input_local_match+0x86>
            ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 8012d16:	4b17      	ldr	r3, [pc, #92]	@ (8012d74 <udp_input_local_match+0xc4>)
 8012d18:	695b      	ldr	r3, [r3, #20]
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 8012d1a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012d1e:	d00a      	beq.n	8012d36 <udp_input_local_match+0x86>
            ip4_addr_netcmp(ip_2_ip4(&pcb->local_ip), ip4_current_dest_addr(), netif_ip4_netmask(inp))) {
 8012d20:	68fb      	ldr	r3, [r7, #12]
 8012d22:	681a      	ldr	r2, [r3, #0]
 8012d24:	4b13      	ldr	r3, [pc, #76]	@ (8012d74 <udp_input_local_match+0xc4>)
 8012d26:	695b      	ldr	r3, [r3, #20]
 8012d28:	405a      	eors	r2, r3
 8012d2a:	68bb      	ldr	r3, [r7, #8]
 8012d2c:	3308      	adds	r3, #8
 8012d2e:	681b      	ldr	r3, [r3, #0]
 8012d30:	4013      	ands	r3, r2
            ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 8012d32:	2b00      	cmp	r3, #0
 8012d34:	d110      	bne.n	8012d58 <udp_input_local_match+0xa8>
          return 1;
 8012d36:	2301      	movs	r3, #1
 8012d38:	e00f      	b.n	8012d5a <udp_input_local_match+0xaa>
        }
      }
    } else
#endif /* LWIP_IPV4 */
      /* Handle IPv4 and IPv6: all or exact match */
      if (ip_addr_isany(&pcb->local_ip) || ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 8012d3a:	68fb      	ldr	r3, [r7, #12]
 8012d3c:	2b00      	cmp	r3, #0
 8012d3e:	d009      	beq.n	8012d54 <udp_input_local_match+0xa4>
 8012d40:	68fb      	ldr	r3, [r7, #12]
 8012d42:	681b      	ldr	r3, [r3, #0]
 8012d44:	2b00      	cmp	r3, #0
 8012d46:	d005      	beq.n	8012d54 <udp_input_local_match+0xa4>
 8012d48:	68fb      	ldr	r3, [r7, #12]
 8012d4a:	681a      	ldr	r2, [r3, #0]
 8012d4c:	4b09      	ldr	r3, [pc, #36]	@ (8012d74 <udp_input_local_match+0xc4>)
 8012d4e:	695b      	ldr	r3, [r3, #20]
 8012d50:	429a      	cmp	r2, r3
 8012d52:	d101      	bne.n	8012d58 <udp_input_local_match+0xa8>
        return 1;
 8012d54:	2301      	movs	r3, #1
 8012d56:	e000      	b.n	8012d5a <udp_input_local_match+0xaa>
      }
  }

  return 0;
 8012d58:	2300      	movs	r3, #0
}
 8012d5a:	4618      	mov	r0, r3
 8012d5c:	3710      	adds	r7, #16
 8012d5e:	46bd      	mov	sp, r7
 8012d60:	bd80      	pop	{r7, pc}
 8012d62:	bf00      	nop
 8012d64:	08019d48 	.word	0x08019d48
 8012d68:	08019d78 	.word	0x08019d78
 8012d6c:	08019d9c 	.word	0x08019d9c
 8012d70:	08019dc4 	.word	0x08019dc4
 8012d74:	24004cf8 	.word	0x24004cf8

08012d78 <udp_input>:
 * @param inp network interface on which the datagram was received.
 *
 */
void
udp_input(struct pbuf *p, struct netif *inp)
{
 8012d78:	b590      	push	{r4, r7, lr}
 8012d7a:	b08d      	sub	sp, #52	@ 0x34
 8012d7c:	af02      	add	r7, sp, #8
 8012d7e:	6078      	str	r0, [r7, #4]
 8012d80:	6039      	str	r1, [r7, #0]
  struct udp_hdr *udphdr;
  struct udp_pcb *pcb, *prev;
  struct udp_pcb *uncon_pcb;
  u16_t src, dest;
  u8_t broadcast;
  u8_t for_us = 0;
 8012d82:	2300      	movs	r3, #0
 8012d84:	76fb      	strb	r3, [r7, #27]

  LWIP_UNUSED_ARG(inp);

  LWIP_ASSERT_CORE_LOCKED();
 8012d86:	f7f4 fc51 	bl	800762c <sys_check_core_locking>

  LWIP_ASSERT("udp_input: invalid pbuf", p != NULL);
 8012d8a:	687b      	ldr	r3, [r7, #4]
 8012d8c:	2b00      	cmp	r3, #0
 8012d8e:	d105      	bne.n	8012d9c <udp_input+0x24>
 8012d90:	4b7c      	ldr	r3, [pc, #496]	@ (8012f84 <udp_input+0x20c>)
 8012d92:	22cf      	movs	r2, #207	@ 0xcf
 8012d94:	497c      	ldr	r1, [pc, #496]	@ (8012f88 <udp_input+0x210>)
 8012d96:	487d      	ldr	r0, [pc, #500]	@ (8012f8c <udp_input+0x214>)
 8012d98:	f003 fd80 	bl	801689c <iprintf>
  LWIP_ASSERT("udp_input: invalid netif", inp != NULL);
 8012d9c:	683b      	ldr	r3, [r7, #0]
 8012d9e:	2b00      	cmp	r3, #0
 8012da0:	d105      	bne.n	8012dae <udp_input+0x36>
 8012da2:	4b78      	ldr	r3, [pc, #480]	@ (8012f84 <udp_input+0x20c>)
 8012da4:	22d0      	movs	r2, #208	@ 0xd0
 8012da6:	497a      	ldr	r1, [pc, #488]	@ (8012f90 <udp_input+0x218>)
 8012da8:	4878      	ldr	r0, [pc, #480]	@ (8012f8c <udp_input+0x214>)
 8012daa:	f003 fd77 	bl	801689c <iprintf>
  PERF_START;

  UDP_STATS_INC(udp.recv);

  /* Check minimum length (UDP header) */
  if (p->len < UDP_HLEN) {
 8012dae:	687b      	ldr	r3, [r7, #4]
 8012db0:	895b      	ldrh	r3, [r3, #10]
 8012db2:	2b07      	cmp	r3, #7
 8012db4:	d803      	bhi.n	8012dbe <udp_input+0x46>
    LWIP_DEBUGF(UDP_DEBUG,
                ("udp_input: short UDP datagram (%"U16_F" bytes) discarded\n", p->tot_len));
    UDP_STATS_INC(udp.lenerr);
    UDP_STATS_INC(udp.drop);
    MIB2_STATS_INC(mib2.udpinerrors);
    pbuf_free(p);
 8012db6:	6878      	ldr	r0, [r7, #4]
 8012db8:	f7fa f90e 	bl	800cfd8 <pbuf_free>
    goto end;
 8012dbc:	e0de      	b.n	8012f7c <udp_input+0x204>
  }

  udphdr = (struct udp_hdr *)p->payload;
 8012dbe:	687b      	ldr	r3, [r7, #4]
 8012dc0:	685b      	ldr	r3, [r3, #4]
 8012dc2:	617b      	str	r3, [r7, #20]

  /* is broadcast packet ? */
  broadcast = ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif());
 8012dc4:	4b73      	ldr	r3, [pc, #460]	@ (8012f94 <udp_input+0x21c>)
 8012dc6:	695b      	ldr	r3, [r3, #20]
 8012dc8:	4a72      	ldr	r2, [pc, #456]	@ (8012f94 <udp_input+0x21c>)
 8012dca:	6812      	ldr	r2, [r2, #0]
 8012dcc:	4611      	mov	r1, r2
 8012dce:	4618      	mov	r0, r3
 8012dd0:	f001 ff56 	bl	8014c80 <ip4_addr_isbroadcast_u32>
 8012dd4:	4603      	mov	r3, r0
 8012dd6:	74fb      	strb	r3, [r7, #19]

  LWIP_DEBUGF(UDP_DEBUG, ("udp_input: received datagram of length %"U16_F"\n", p->tot_len));

  /* convert src and dest ports to host byte order */
  src = lwip_ntohs(udphdr->src);
 8012dd8:	697b      	ldr	r3, [r7, #20]
 8012dda:	881b      	ldrh	r3, [r3, #0]
 8012ddc:	b29b      	uxth	r3, r3
 8012dde:	4618      	mov	r0, r3
 8012de0:	f7f8 fc58 	bl	800b694 <lwip_htons>
 8012de4:	4603      	mov	r3, r0
 8012de6:	823b      	strh	r3, [r7, #16]
  dest = lwip_ntohs(udphdr->dest);
 8012de8:	697b      	ldr	r3, [r7, #20]
 8012dea:	885b      	ldrh	r3, [r3, #2]
 8012dec:	b29b      	uxth	r3, r3
 8012dee:	4618      	mov	r0, r3
 8012df0:	f7f8 fc50 	bl	800b694 <lwip_htons>
 8012df4:	4603      	mov	r3, r0
 8012df6:	81fb      	strh	r3, [r7, #14]
  ip_addr_debug_print_val(UDP_DEBUG, *ip_current_dest_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", lwip_ntohs(udphdr->dest)));
  ip_addr_debug_print_val(UDP_DEBUG, *ip_current_src_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", lwip_ntohs(udphdr->src)));

  pcb = NULL;
 8012df8:	2300      	movs	r3, #0
 8012dfa:	627b      	str	r3, [r7, #36]	@ 0x24
  prev = NULL;
 8012dfc:	2300      	movs	r3, #0
 8012dfe:	623b      	str	r3, [r7, #32]
  uncon_pcb = NULL;
 8012e00:	2300      	movs	r3, #0
 8012e02:	61fb      	str	r3, [r7, #28]
  /* Iterate through the UDP pcb list for a matching pcb.
   * 'Perfect match' pcbs (connected to the remote port & ip address) are
   * preferred. If no perfect match is found, the first unconnected pcb that
   * matches the local port and ip address gets the datagram. */
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 8012e04:	4b64      	ldr	r3, [pc, #400]	@ (8012f98 <udp_input+0x220>)
 8012e06:	681b      	ldr	r3, [r3, #0]
 8012e08:	627b      	str	r3, [r7, #36]	@ 0x24
 8012e0a:	e054      	b.n	8012eb6 <udp_input+0x13e>
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", pcb->local_port));
    ip_addr_debug_print_val(UDP_DEBUG, pcb->remote_ip);
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", pcb->remote_port));

    /* compare PCB local addr+port to UDP destination addr+port */
    if ((pcb->local_port == dest) &&
 8012e0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012e0e:	8a5b      	ldrh	r3, [r3, #18]
 8012e10:	89fa      	ldrh	r2, [r7, #14]
 8012e12:	429a      	cmp	r2, r3
 8012e14:	d14a      	bne.n	8012eac <udp_input+0x134>
        (udp_input_local_match(pcb, inp, broadcast) != 0)) {
 8012e16:	7cfb      	ldrb	r3, [r7, #19]
 8012e18:	461a      	mov	r2, r3
 8012e1a:	6839      	ldr	r1, [r7, #0]
 8012e1c:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8012e1e:	f7ff ff47 	bl	8012cb0 <udp_input_local_match>
 8012e22:	4603      	mov	r3, r0
    if ((pcb->local_port == dest) &&
 8012e24:	2b00      	cmp	r3, #0
 8012e26:	d041      	beq.n	8012eac <udp_input+0x134>
      if ((pcb->flags & UDP_FLAGS_CONNECTED) == 0) {
 8012e28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012e2a:	7c1b      	ldrb	r3, [r3, #16]
 8012e2c:	f003 0304 	and.w	r3, r3, #4
 8012e30:	2b00      	cmp	r3, #0
 8012e32:	d11d      	bne.n	8012e70 <udp_input+0xf8>
        if (uncon_pcb == NULL) {
 8012e34:	69fb      	ldr	r3, [r7, #28]
 8012e36:	2b00      	cmp	r3, #0
 8012e38:	d102      	bne.n	8012e40 <udp_input+0xc8>
          /* the first unconnected matching PCB */
          uncon_pcb = pcb;
 8012e3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012e3c:	61fb      	str	r3, [r7, #28]
 8012e3e:	e017      	b.n	8012e70 <udp_input+0xf8>
#if LWIP_IPV4
        } else if (broadcast && ip4_current_dest_addr()->addr == IPADDR_BROADCAST) {
 8012e40:	7cfb      	ldrb	r3, [r7, #19]
 8012e42:	2b00      	cmp	r3, #0
 8012e44:	d014      	beq.n	8012e70 <udp_input+0xf8>
 8012e46:	4b53      	ldr	r3, [pc, #332]	@ (8012f94 <udp_input+0x21c>)
 8012e48:	695b      	ldr	r3, [r3, #20]
 8012e4a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012e4e:	d10f      	bne.n	8012e70 <udp_input+0xf8>
          /* global broadcast address (only valid for IPv4; match was checked before) */
          if (!IP_IS_V4_VAL(uncon_pcb->local_ip) || !ip4_addr_cmp(ip_2_ip4(&uncon_pcb->local_ip), netif_ip4_addr(inp))) {
 8012e50:	69fb      	ldr	r3, [r7, #28]
 8012e52:	681a      	ldr	r2, [r3, #0]
 8012e54:	683b      	ldr	r3, [r7, #0]
 8012e56:	3304      	adds	r3, #4
 8012e58:	681b      	ldr	r3, [r3, #0]
 8012e5a:	429a      	cmp	r2, r3
 8012e5c:	d008      	beq.n	8012e70 <udp_input+0xf8>
            /* uncon_pcb does not match the input netif, check this pcb */
            if (IP_IS_V4_VAL(pcb->local_ip) && ip4_addr_cmp(ip_2_ip4(&pcb->local_ip), netif_ip4_addr(inp))) {
 8012e5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012e60:	681a      	ldr	r2, [r3, #0]
 8012e62:	683b      	ldr	r3, [r7, #0]
 8012e64:	3304      	adds	r3, #4
 8012e66:	681b      	ldr	r3, [r3, #0]
 8012e68:	429a      	cmp	r2, r3
 8012e6a:	d101      	bne.n	8012e70 <udp_input+0xf8>
              /* better match */
              uncon_pcb = pcb;
 8012e6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012e6e:	61fb      	str	r3, [r7, #28]
        }
#endif /* SO_REUSE */
      }

      /* compare PCB remote addr+port to UDP source addr+port */
      if ((pcb->remote_port == src) &&
 8012e70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012e72:	8a9b      	ldrh	r3, [r3, #20]
 8012e74:	8a3a      	ldrh	r2, [r7, #16]
 8012e76:	429a      	cmp	r2, r3
 8012e78:	d118      	bne.n	8012eac <udp_input+0x134>
          (ip_addr_isany_val(pcb->remote_ip) ||
 8012e7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012e7c:	685b      	ldr	r3, [r3, #4]
      if ((pcb->remote_port == src) &&
 8012e7e:	2b00      	cmp	r3, #0
 8012e80:	d005      	beq.n	8012e8e <udp_input+0x116>
           ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()))) {
 8012e82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012e84:	685a      	ldr	r2, [r3, #4]
 8012e86:	4b43      	ldr	r3, [pc, #268]	@ (8012f94 <udp_input+0x21c>)
 8012e88:	691b      	ldr	r3, [r3, #16]
          (ip_addr_isany_val(pcb->remote_ip) ||
 8012e8a:	429a      	cmp	r2, r3
 8012e8c:	d10e      	bne.n	8012eac <udp_input+0x134>
        /* the first fully matching PCB */
        if (prev != NULL) {
 8012e8e:	6a3b      	ldr	r3, [r7, #32]
 8012e90:	2b00      	cmp	r3, #0
 8012e92:	d014      	beq.n	8012ebe <udp_input+0x146>
          /* move the pcb to the front of udp_pcbs so that is
             found faster next time */
          prev->next = pcb->next;
 8012e94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012e96:	68da      	ldr	r2, [r3, #12]
 8012e98:	6a3b      	ldr	r3, [r7, #32]
 8012e9a:	60da      	str	r2, [r3, #12]
          pcb->next = udp_pcbs;
 8012e9c:	4b3e      	ldr	r3, [pc, #248]	@ (8012f98 <udp_input+0x220>)
 8012e9e:	681a      	ldr	r2, [r3, #0]
 8012ea0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012ea2:	60da      	str	r2, [r3, #12]
          udp_pcbs = pcb;
 8012ea4:	4a3c      	ldr	r2, [pc, #240]	@ (8012f98 <udp_input+0x220>)
 8012ea6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012ea8:	6013      	str	r3, [r2, #0]
        } else {
          UDP_STATS_INC(udp.cachehit);
        }
        break;
 8012eaa:	e008      	b.n	8012ebe <udp_input+0x146>
      }
    }

    prev = pcb;
 8012eac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012eae:	623b      	str	r3, [r7, #32]
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 8012eb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012eb2:	68db      	ldr	r3, [r3, #12]
 8012eb4:	627b      	str	r3, [r7, #36]	@ 0x24
 8012eb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012eb8:	2b00      	cmp	r3, #0
 8012eba:	d1a7      	bne.n	8012e0c <udp_input+0x94>
 8012ebc:	e000      	b.n	8012ec0 <udp_input+0x148>
        break;
 8012ebe:	bf00      	nop
  }
  /* no fully matching pcb found? then look for an unconnected pcb */
  if (pcb == NULL) {
 8012ec0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012ec2:	2b00      	cmp	r3, #0
 8012ec4:	d101      	bne.n	8012eca <udp_input+0x152>
    pcb = uncon_pcb;
 8012ec6:	69fb      	ldr	r3, [r7, #28]
 8012ec8:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* Check checksum if this is a match or if it was directed at us. */
  if (pcb != NULL) {
 8012eca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012ecc:	2b00      	cmp	r3, #0
 8012ece:	d002      	beq.n	8012ed6 <udp_input+0x15e>
    for_us = 1;
 8012ed0:	2301      	movs	r3, #1
 8012ed2:	76fb      	strb	r3, [r7, #27]
 8012ed4:	e00a      	b.n	8012eec <udp_input+0x174>
      for_us = netif_get_ip6_addr_match(inp, ip6_current_dest_addr()) >= 0;
    }
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
    if (!ip_current_is_v6()) {
      for_us = ip4_addr_cmp(netif_ip4_addr(inp), ip4_current_dest_addr());
 8012ed6:	683b      	ldr	r3, [r7, #0]
 8012ed8:	3304      	adds	r3, #4
 8012eda:	681a      	ldr	r2, [r3, #0]
 8012edc:	4b2d      	ldr	r3, [pc, #180]	@ (8012f94 <udp_input+0x21c>)
 8012ede:	695b      	ldr	r3, [r3, #20]
 8012ee0:	429a      	cmp	r2, r3
 8012ee2:	bf0c      	ite	eq
 8012ee4:	2301      	moveq	r3, #1
 8012ee6:	2300      	movne	r3, #0
 8012ee8:	b2db      	uxtb	r3, r3
 8012eea:	76fb      	strb	r3, [r7, #27]
    }
#endif /* LWIP_IPV4 */
  }

  if (for_us) {
 8012eec:	7efb      	ldrb	r3, [r7, #27]
 8012eee:	2b00      	cmp	r3, #0
 8012ef0:	d041      	beq.n	8012f76 <udp_input+0x1fe>
          }
        }
      }
    }
#endif /* CHECKSUM_CHECK_UDP */
    if (pbuf_remove_header(p, UDP_HLEN)) {
 8012ef2:	2108      	movs	r1, #8
 8012ef4:	6878      	ldr	r0, [r7, #4]
 8012ef6:	f7f9 ffe9 	bl	800cecc <pbuf_remove_header>
 8012efa:	4603      	mov	r3, r0
 8012efc:	2b00      	cmp	r3, #0
 8012efe:	d00a      	beq.n	8012f16 <udp_input+0x19e>
      /* Can we cope with this failing? Just assert for now */
      LWIP_ASSERT("pbuf_remove_header failed\n", 0);
 8012f00:	4b20      	ldr	r3, [pc, #128]	@ (8012f84 <udp_input+0x20c>)
 8012f02:	f44f 72b8 	mov.w	r2, #368	@ 0x170
 8012f06:	4925      	ldr	r1, [pc, #148]	@ (8012f9c <udp_input+0x224>)
 8012f08:	4820      	ldr	r0, [pc, #128]	@ (8012f8c <udp_input+0x214>)
 8012f0a:	f003 fcc7 	bl	801689c <iprintf>
      UDP_STATS_INC(udp.drop);
      MIB2_STATS_INC(mib2.udpinerrors);
      pbuf_free(p);
 8012f0e:	6878      	ldr	r0, [r7, #4]
 8012f10:	f7fa f862 	bl	800cfd8 <pbuf_free>
      goto end;
 8012f14:	e032      	b.n	8012f7c <udp_input+0x204>
    }

    if (pcb != NULL) {
 8012f16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012f18:	2b00      	cmp	r3, #0
 8012f1a:	d012      	beq.n	8012f42 <udp_input+0x1ca>
          }
        }
      }
#endif /* SO_REUSE && SO_REUSE_RXTOALL */
      /* callback */
      if (pcb->recv != NULL) {
 8012f1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012f1e:	699b      	ldr	r3, [r3, #24]
 8012f20:	2b00      	cmp	r3, #0
 8012f22:	d00a      	beq.n	8012f3a <udp_input+0x1c2>
        /* now the recv function is responsible for freeing p */
        pcb->recv(pcb->recv_arg, pcb, p, ip_current_src_addr(), src);
 8012f24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012f26:	699c      	ldr	r4, [r3, #24]
 8012f28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012f2a:	69d8      	ldr	r0, [r3, #28]
 8012f2c:	8a3b      	ldrh	r3, [r7, #16]
 8012f2e:	9300      	str	r3, [sp, #0]
 8012f30:	4b1b      	ldr	r3, [pc, #108]	@ (8012fa0 <udp_input+0x228>)
 8012f32:	687a      	ldr	r2, [r7, #4]
 8012f34:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8012f36:	47a0      	blx	r4
  } else {
    pbuf_free(p);
  }
end:
  PERF_STOP("udp_input");
  return;
 8012f38:	e021      	b.n	8012f7e <udp_input+0x206>
        pbuf_free(p);
 8012f3a:	6878      	ldr	r0, [r7, #4]
 8012f3c:	f7fa f84c 	bl	800cfd8 <pbuf_free>
        goto end;
 8012f40:	e01c      	b.n	8012f7c <udp_input+0x204>
      if (!broadcast && !ip_addr_ismulticast(ip_current_dest_addr())) {
 8012f42:	7cfb      	ldrb	r3, [r7, #19]
 8012f44:	2b00      	cmp	r3, #0
 8012f46:	d112      	bne.n	8012f6e <udp_input+0x1f6>
 8012f48:	4b12      	ldr	r3, [pc, #72]	@ (8012f94 <udp_input+0x21c>)
 8012f4a:	695b      	ldr	r3, [r3, #20]
 8012f4c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8012f50:	2be0      	cmp	r3, #224	@ 0xe0
 8012f52:	d00c      	beq.n	8012f6e <udp_input+0x1f6>
        pbuf_header_force(p, (s16_t)(ip_current_header_tot_len() + UDP_HLEN));
 8012f54:	4b0f      	ldr	r3, [pc, #60]	@ (8012f94 <udp_input+0x21c>)
 8012f56:	899b      	ldrh	r3, [r3, #12]
 8012f58:	3308      	adds	r3, #8
 8012f5a:	b29b      	uxth	r3, r3
 8012f5c:	b21b      	sxth	r3, r3
 8012f5e:	4619      	mov	r1, r3
 8012f60:	6878      	ldr	r0, [r7, #4]
 8012f62:	f7fa f826 	bl	800cfb2 <pbuf_header_force>
        icmp_port_unreach(ip_current_is_v6(), p);
 8012f66:	2103      	movs	r1, #3
 8012f68:	6878      	ldr	r0, [r7, #4]
 8012f6a:	f001 fb5b 	bl	8014624 <icmp_dest_unreach>
      pbuf_free(p);
 8012f6e:	6878      	ldr	r0, [r7, #4]
 8012f70:	f7fa f832 	bl	800cfd8 <pbuf_free>
  return;
 8012f74:	e003      	b.n	8012f7e <udp_input+0x206>
    pbuf_free(p);
 8012f76:	6878      	ldr	r0, [r7, #4]
 8012f78:	f7fa f82e 	bl	800cfd8 <pbuf_free>
  return;
 8012f7c:	bf00      	nop
  UDP_STATS_INC(udp.drop);
  MIB2_STATS_INC(mib2.udpinerrors);
  pbuf_free(p);
  PERF_STOP("udp_input");
#endif /* CHECKSUM_CHECK_UDP */
}
 8012f7e:	372c      	adds	r7, #44	@ 0x2c
 8012f80:	46bd      	mov	sp, r7
 8012f82:	bd90      	pop	{r4, r7, pc}
 8012f84:	08019d48 	.word	0x08019d48
 8012f88:	08019dec 	.word	0x08019dec
 8012f8c:	08019d9c 	.word	0x08019d9c
 8012f90:	08019e04 	.word	0x08019e04
 8012f94:	24004cf8 	.word	0x24004cf8
 8012f98:	24007e54 	.word	0x24007e54
 8012f9c:	08019e20 	.word	0x08019e20
 8012fa0:	24004d08 	.word	0x24004d08

08012fa4 <udp_sendto>:
 * @see udp_disconnect() udp_send()
 */
err_t
udp_sendto(struct udp_pcb *pcb, struct pbuf *p,
           const ip_addr_t *dst_ip, u16_t dst_port)
{
 8012fa4:	b580      	push	{r7, lr}
 8012fa6:	b088      	sub	sp, #32
 8012fa8:	af02      	add	r7, sp, #8
 8012faa:	60f8      	str	r0, [r7, #12]
 8012fac:	60b9      	str	r1, [r7, #8]
 8012fae:	607a      	str	r2, [r7, #4]
 8012fb0:	807b      	strh	r3, [r7, #2]
                  u16_t dst_port, u8_t have_chksum, u16_t chksum)
{
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  struct netif *netif;

  LWIP_ERROR("udp_sendto: invalid pcb", pcb != NULL, return ERR_ARG);
 8012fb2:	68fb      	ldr	r3, [r7, #12]
 8012fb4:	2b00      	cmp	r3, #0
 8012fb6:	d109      	bne.n	8012fcc <udp_sendto+0x28>
 8012fb8:	4b23      	ldr	r3, [pc, #140]	@ (8013048 <udp_sendto+0xa4>)
 8012fba:	f44f 7206 	mov.w	r2, #536	@ 0x218
 8012fbe:	4923      	ldr	r1, [pc, #140]	@ (801304c <udp_sendto+0xa8>)
 8012fc0:	4823      	ldr	r0, [pc, #140]	@ (8013050 <udp_sendto+0xac>)
 8012fc2:	f003 fc6b 	bl	801689c <iprintf>
 8012fc6:	f06f 030f 	mvn.w	r3, #15
 8012fca:	e038      	b.n	801303e <udp_sendto+0x9a>
  LWIP_ERROR("udp_sendto: invalid pbuf", p != NULL, return ERR_ARG);
 8012fcc:	68bb      	ldr	r3, [r7, #8]
 8012fce:	2b00      	cmp	r3, #0
 8012fd0:	d109      	bne.n	8012fe6 <udp_sendto+0x42>
 8012fd2:	4b1d      	ldr	r3, [pc, #116]	@ (8013048 <udp_sendto+0xa4>)
 8012fd4:	f240 2219 	movw	r2, #537	@ 0x219
 8012fd8:	491e      	ldr	r1, [pc, #120]	@ (8013054 <udp_sendto+0xb0>)
 8012fda:	481d      	ldr	r0, [pc, #116]	@ (8013050 <udp_sendto+0xac>)
 8012fdc:	f003 fc5e 	bl	801689c <iprintf>
 8012fe0:	f06f 030f 	mvn.w	r3, #15
 8012fe4:	e02b      	b.n	801303e <udp_sendto+0x9a>
  LWIP_ERROR("udp_sendto: invalid dst_ip", dst_ip != NULL, return ERR_ARG);
 8012fe6:	687b      	ldr	r3, [r7, #4]
 8012fe8:	2b00      	cmp	r3, #0
 8012fea:	d109      	bne.n	8013000 <udp_sendto+0x5c>
 8012fec:	4b16      	ldr	r3, [pc, #88]	@ (8013048 <udp_sendto+0xa4>)
 8012fee:	f240 221a 	movw	r2, #538	@ 0x21a
 8012ff2:	4919      	ldr	r1, [pc, #100]	@ (8013058 <udp_sendto+0xb4>)
 8012ff4:	4816      	ldr	r0, [pc, #88]	@ (8013050 <udp_sendto+0xac>)
 8012ff6:	f003 fc51 	bl	801689c <iprintf>
 8012ffa:	f06f 030f 	mvn.w	r3, #15
 8012ffe:	e01e      	b.n	801303e <udp_sendto+0x9a>
    return ERR_VAL;
  }

  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, ("udp_send\n"));

  if (pcb->netif_idx != NETIF_NO_INDEX) {
 8013000:	68fb      	ldr	r3, [r7, #12]
 8013002:	7a1b      	ldrb	r3, [r3, #8]
 8013004:	2b00      	cmp	r3, #0
 8013006:	d006      	beq.n	8013016 <udp_sendto+0x72>
    netif = netif_get_by_index(pcb->netif_idx);
 8013008:	68fb      	ldr	r3, [r7, #12]
 801300a:	7a1b      	ldrb	r3, [r3, #8]
 801300c:	4618      	mov	r0, r3
 801300e:	f7f9 fc57 	bl	800c8c0 <netif_get_by_index>
 8013012:	6178      	str	r0, [r7, #20]
 8013014:	e003      	b.n	801301e <udp_sendto+0x7a>

    if (netif == NULL)
#endif /* LWIP_MULTICAST_TX_OPTIONS */
    {
      /* find the outgoing network interface for this packet */
      netif = ip_route(&pcb->local_ip, dst_ip);
 8013016:	6878      	ldr	r0, [r7, #4]
 8013018:	f001 fb98 	bl	801474c <ip4_route>
 801301c:	6178      	str	r0, [r7, #20]
    }
  }

  /* no outgoing network interface could be found? */
  if (netif == NULL) {
 801301e:	697b      	ldr	r3, [r7, #20]
 8013020:	2b00      	cmp	r3, #0
 8013022:	d102      	bne.n	801302a <udp_sendto+0x86>
    LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("udp_send: No route to "));
    ip_addr_debug_print(UDP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, dst_ip);
    LWIP_DEBUGF(UDP_DEBUG, ("\n"));
    UDP_STATS_INC(udp.rterr);
    return ERR_RTE;
 8013024:	f06f 0303 	mvn.w	r3, #3
 8013028:	e009      	b.n	801303e <udp_sendto+0x9a>
  }
#if LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP
  return udp_sendto_if_chksum(pcb, p, dst_ip, dst_port, netif, have_chksum, chksum);
#else /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  return udp_sendto_if(pcb, p, dst_ip, dst_port, netif);
 801302a:	887a      	ldrh	r2, [r7, #2]
 801302c:	697b      	ldr	r3, [r7, #20]
 801302e:	9300      	str	r3, [sp, #0]
 8013030:	4613      	mov	r3, r2
 8013032:	687a      	ldr	r2, [r7, #4]
 8013034:	68b9      	ldr	r1, [r7, #8]
 8013036:	68f8      	ldr	r0, [r7, #12]
 8013038:	f000 f810 	bl	801305c <udp_sendto_if>
 801303c:	4603      	mov	r3, r0
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
}
 801303e:	4618      	mov	r0, r3
 8013040:	3718      	adds	r7, #24
 8013042:	46bd      	mov	sp, r7
 8013044:	bd80      	pop	{r7, pc}
 8013046:	bf00      	nop
 8013048:	08019d48 	.word	0x08019d48
 801304c:	08019e6c 	.word	0x08019e6c
 8013050:	08019d9c 	.word	0x08019d9c
 8013054:	08019e84 	.word	0x08019e84
 8013058:	08019ea0 	.word	0x08019ea0

0801305c <udp_sendto_if>:
 * @see udp_disconnect() udp_send()
 */
err_t
udp_sendto_if(struct udp_pcb *pcb, struct pbuf *p,
              const ip_addr_t *dst_ip, u16_t dst_port, struct netif *netif)
{
 801305c:	b580      	push	{r7, lr}
 801305e:	b088      	sub	sp, #32
 8013060:	af02      	add	r7, sp, #8
 8013062:	60f8      	str	r0, [r7, #12]
 8013064:	60b9      	str	r1, [r7, #8]
 8013066:	607a      	str	r2, [r7, #4]
 8013068:	807b      	strh	r3, [r7, #2]
                     u16_t chksum)
{
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  const ip_addr_t *src_ip;

  LWIP_ERROR("udp_sendto_if: invalid pcb", pcb != NULL, return ERR_ARG);
 801306a:	68fb      	ldr	r3, [r7, #12]
 801306c:	2b00      	cmp	r3, #0
 801306e:	d109      	bne.n	8013084 <udp_sendto_if+0x28>
 8013070:	4b2e      	ldr	r3, [pc, #184]	@ (801312c <udp_sendto_if+0xd0>)
 8013072:	f44f 7220 	mov.w	r2, #640	@ 0x280
 8013076:	492e      	ldr	r1, [pc, #184]	@ (8013130 <udp_sendto_if+0xd4>)
 8013078:	482e      	ldr	r0, [pc, #184]	@ (8013134 <udp_sendto_if+0xd8>)
 801307a:	f003 fc0f 	bl	801689c <iprintf>
 801307e:	f06f 030f 	mvn.w	r3, #15
 8013082:	e04f      	b.n	8013124 <udp_sendto_if+0xc8>
  LWIP_ERROR("udp_sendto_if: invalid pbuf", p != NULL, return ERR_ARG);
 8013084:	68bb      	ldr	r3, [r7, #8]
 8013086:	2b00      	cmp	r3, #0
 8013088:	d109      	bne.n	801309e <udp_sendto_if+0x42>
 801308a:	4b28      	ldr	r3, [pc, #160]	@ (801312c <udp_sendto_if+0xd0>)
 801308c:	f240 2281 	movw	r2, #641	@ 0x281
 8013090:	4929      	ldr	r1, [pc, #164]	@ (8013138 <udp_sendto_if+0xdc>)
 8013092:	4828      	ldr	r0, [pc, #160]	@ (8013134 <udp_sendto_if+0xd8>)
 8013094:	f003 fc02 	bl	801689c <iprintf>
 8013098:	f06f 030f 	mvn.w	r3, #15
 801309c:	e042      	b.n	8013124 <udp_sendto_if+0xc8>
  LWIP_ERROR("udp_sendto_if: invalid dst_ip", dst_ip != NULL, return ERR_ARG);
 801309e:	687b      	ldr	r3, [r7, #4]
 80130a0:	2b00      	cmp	r3, #0
 80130a2:	d109      	bne.n	80130b8 <udp_sendto_if+0x5c>
 80130a4:	4b21      	ldr	r3, [pc, #132]	@ (801312c <udp_sendto_if+0xd0>)
 80130a6:	f240 2282 	movw	r2, #642	@ 0x282
 80130aa:	4924      	ldr	r1, [pc, #144]	@ (801313c <udp_sendto_if+0xe0>)
 80130ac:	4821      	ldr	r0, [pc, #132]	@ (8013134 <udp_sendto_if+0xd8>)
 80130ae:	f003 fbf5 	bl	801689c <iprintf>
 80130b2:	f06f 030f 	mvn.w	r3, #15
 80130b6:	e035      	b.n	8013124 <udp_sendto_if+0xc8>
  LWIP_ERROR("udp_sendto_if: invalid netif", netif != NULL, return ERR_ARG);
 80130b8:	6a3b      	ldr	r3, [r7, #32]
 80130ba:	2b00      	cmp	r3, #0
 80130bc:	d109      	bne.n	80130d2 <udp_sendto_if+0x76>
 80130be:	4b1b      	ldr	r3, [pc, #108]	@ (801312c <udp_sendto_if+0xd0>)
 80130c0:	f240 2283 	movw	r2, #643	@ 0x283
 80130c4:	491e      	ldr	r1, [pc, #120]	@ (8013140 <udp_sendto_if+0xe4>)
 80130c6:	481b      	ldr	r0, [pc, #108]	@ (8013134 <udp_sendto_if+0xd8>)
 80130c8:	f003 fbe8 	bl	801689c <iprintf>
 80130cc:	f06f 030f 	mvn.w	r3, #15
 80130d0:	e028      	b.n	8013124 <udp_sendto_if+0xc8>
#endif /* LWIP_IPV6 */
#if LWIP_IPV4 && LWIP_IPV6
  else
#endif /* LWIP_IPV4 && LWIP_IPV6 */
#if LWIP_IPV4
    if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 80130d2:	68fb      	ldr	r3, [r7, #12]
 80130d4:	2b00      	cmp	r3, #0
 80130d6:	d009      	beq.n	80130ec <udp_sendto_if+0x90>
 80130d8:	68fb      	ldr	r3, [r7, #12]
 80130da:	681b      	ldr	r3, [r3, #0]
 80130dc:	2b00      	cmp	r3, #0
 80130de:	d005      	beq.n	80130ec <udp_sendto_if+0x90>
        ip4_addr_ismulticast(ip_2_ip4(&pcb->local_ip))) {
 80130e0:	68fb      	ldr	r3, [r7, #12]
 80130e2:	681b      	ldr	r3, [r3, #0]
 80130e4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
    if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 80130e8:	2be0      	cmp	r3, #224	@ 0xe0
 80130ea:	d103      	bne.n	80130f4 <udp_sendto_if+0x98>
      /* if the local_ip is any or multicast
       * use the outgoing network interface IP address as source address */
      src_ip = netif_ip_addr4(netif);
 80130ec:	6a3b      	ldr	r3, [r7, #32]
 80130ee:	3304      	adds	r3, #4
 80130f0:	617b      	str	r3, [r7, #20]
 80130f2:	e00b      	b.n	801310c <udp_sendto_if+0xb0>
    } else {
      /* check if UDP PCB local IP address is correct
       * this could be an old address if netif->ip_addr has changed */
      if (!ip4_addr_cmp(ip_2_ip4(&(pcb->local_ip)), netif_ip4_addr(netif))) {
 80130f4:	68fb      	ldr	r3, [r7, #12]
 80130f6:	681a      	ldr	r2, [r3, #0]
 80130f8:	6a3b      	ldr	r3, [r7, #32]
 80130fa:	3304      	adds	r3, #4
 80130fc:	681b      	ldr	r3, [r3, #0]
 80130fe:	429a      	cmp	r2, r3
 8013100:	d002      	beq.n	8013108 <udp_sendto_if+0xac>
        /* local_ip doesn't match, drop the packet */
        return ERR_RTE;
 8013102:	f06f 0303 	mvn.w	r3, #3
 8013106:	e00d      	b.n	8013124 <udp_sendto_if+0xc8>
      }
      /* use UDP PCB local IP address as source address */
      src_ip = &pcb->local_ip;
 8013108:	68fb      	ldr	r3, [r7, #12]
 801310a:	617b      	str	r3, [r7, #20]
    }
#endif /* LWIP_IPV4 */
#if LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP
  return udp_sendto_if_src_chksum(pcb, p, dst_ip, dst_port, netif, have_chksum, chksum, src_ip);
#else /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  return udp_sendto_if_src(pcb, p, dst_ip, dst_port, netif, src_ip);
 801310c:	887a      	ldrh	r2, [r7, #2]
 801310e:	697b      	ldr	r3, [r7, #20]
 8013110:	9301      	str	r3, [sp, #4]
 8013112:	6a3b      	ldr	r3, [r7, #32]
 8013114:	9300      	str	r3, [sp, #0]
 8013116:	4613      	mov	r3, r2
 8013118:	687a      	ldr	r2, [r7, #4]
 801311a:	68b9      	ldr	r1, [r7, #8]
 801311c:	68f8      	ldr	r0, [r7, #12]
 801311e:	f000 f811 	bl	8013144 <udp_sendto_if_src>
 8013122:	4603      	mov	r3, r0
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
}
 8013124:	4618      	mov	r0, r3
 8013126:	3718      	adds	r7, #24
 8013128:	46bd      	mov	sp, r7
 801312a:	bd80      	pop	{r7, pc}
 801312c:	08019d48 	.word	0x08019d48
 8013130:	08019ebc 	.word	0x08019ebc
 8013134:	08019d9c 	.word	0x08019d9c
 8013138:	08019ed8 	.word	0x08019ed8
 801313c:	08019ef4 	.word	0x08019ef4
 8013140:	08019f14 	.word	0x08019f14

08013144 <udp_sendto_if_src>:
/** @ingroup udp_raw
 * Same as @ref udp_sendto_if, but with source address */
err_t
udp_sendto_if_src(struct udp_pcb *pcb, struct pbuf *p,
                  const ip_addr_t *dst_ip, u16_t dst_port, struct netif *netif, const ip_addr_t *src_ip)
{
 8013144:	b580      	push	{r7, lr}
 8013146:	b08c      	sub	sp, #48	@ 0x30
 8013148:	af04      	add	r7, sp, #16
 801314a:	60f8      	str	r0, [r7, #12]
 801314c:	60b9      	str	r1, [r7, #8]
 801314e:	607a      	str	r2, [r7, #4]
 8013150:	807b      	strh	r3, [r7, #2]
  err_t err;
  struct pbuf *q; /* q will be sent down the stack */
  u8_t ip_proto;
  u8_t ttl;

  LWIP_ASSERT_CORE_LOCKED();
 8013152:	f7f4 fa6b 	bl	800762c <sys_check_core_locking>

  LWIP_ERROR("udp_sendto_if_src: invalid pcb", pcb != NULL, return ERR_ARG);
 8013156:	68fb      	ldr	r3, [r7, #12]
 8013158:	2b00      	cmp	r3, #0
 801315a:	d109      	bne.n	8013170 <udp_sendto_if_src+0x2c>
 801315c:	4b65      	ldr	r3, [pc, #404]	@ (80132f4 <udp_sendto_if_src+0x1b0>)
 801315e:	f240 22d1 	movw	r2, #721	@ 0x2d1
 8013162:	4965      	ldr	r1, [pc, #404]	@ (80132f8 <udp_sendto_if_src+0x1b4>)
 8013164:	4865      	ldr	r0, [pc, #404]	@ (80132fc <udp_sendto_if_src+0x1b8>)
 8013166:	f003 fb99 	bl	801689c <iprintf>
 801316a:	f06f 030f 	mvn.w	r3, #15
 801316e:	e0bc      	b.n	80132ea <udp_sendto_if_src+0x1a6>
  LWIP_ERROR("udp_sendto_if_src: invalid pbuf", p != NULL, return ERR_ARG);
 8013170:	68bb      	ldr	r3, [r7, #8]
 8013172:	2b00      	cmp	r3, #0
 8013174:	d109      	bne.n	801318a <udp_sendto_if_src+0x46>
 8013176:	4b5f      	ldr	r3, [pc, #380]	@ (80132f4 <udp_sendto_if_src+0x1b0>)
 8013178:	f240 22d2 	movw	r2, #722	@ 0x2d2
 801317c:	4960      	ldr	r1, [pc, #384]	@ (8013300 <udp_sendto_if_src+0x1bc>)
 801317e:	485f      	ldr	r0, [pc, #380]	@ (80132fc <udp_sendto_if_src+0x1b8>)
 8013180:	f003 fb8c 	bl	801689c <iprintf>
 8013184:	f06f 030f 	mvn.w	r3, #15
 8013188:	e0af      	b.n	80132ea <udp_sendto_if_src+0x1a6>
  LWIP_ERROR("udp_sendto_if_src: invalid dst_ip", dst_ip != NULL, return ERR_ARG);
 801318a:	687b      	ldr	r3, [r7, #4]
 801318c:	2b00      	cmp	r3, #0
 801318e:	d109      	bne.n	80131a4 <udp_sendto_if_src+0x60>
 8013190:	4b58      	ldr	r3, [pc, #352]	@ (80132f4 <udp_sendto_if_src+0x1b0>)
 8013192:	f240 22d3 	movw	r2, #723	@ 0x2d3
 8013196:	495b      	ldr	r1, [pc, #364]	@ (8013304 <udp_sendto_if_src+0x1c0>)
 8013198:	4858      	ldr	r0, [pc, #352]	@ (80132fc <udp_sendto_if_src+0x1b8>)
 801319a:	f003 fb7f 	bl	801689c <iprintf>
 801319e:	f06f 030f 	mvn.w	r3, #15
 80131a2:	e0a2      	b.n	80132ea <udp_sendto_if_src+0x1a6>
  LWIP_ERROR("udp_sendto_if_src: invalid src_ip", src_ip != NULL, return ERR_ARG);
 80131a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80131a6:	2b00      	cmp	r3, #0
 80131a8:	d109      	bne.n	80131be <udp_sendto_if_src+0x7a>
 80131aa:	4b52      	ldr	r3, [pc, #328]	@ (80132f4 <udp_sendto_if_src+0x1b0>)
 80131ac:	f44f 7235 	mov.w	r2, #724	@ 0x2d4
 80131b0:	4955      	ldr	r1, [pc, #340]	@ (8013308 <udp_sendto_if_src+0x1c4>)
 80131b2:	4852      	ldr	r0, [pc, #328]	@ (80132fc <udp_sendto_if_src+0x1b8>)
 80131b4:	f003 fb72 	bl	801689c <iprintf>
 80131b8:	f06f 030f 	mvn.w	r3, #15
 80131bc:	e095      	b.n	80132ea <udp_sendto_if_src+0x1a6>
  LWIP_ERROR("udp_sendto_if_src: invalid netif", netif != NULL, return ERR_ARG);
 80131be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80131c0:	2b00      	cmp	r3, #0
 80131c2:	d109      	bne.n	80131d8 <udp_sendto_if_src+0x94>
 80131c4:	4b4b      	ldr	r3, [pc, #300]	@ (80132f4 <udp_sendto_if_src+0x1b0>)
 80131c6:	f240 22d5 	movw	r2, #725	@ 0x2d5
 80131ca:	4950      	ldr	r1, [pc, #320]	@ (801330c <udp_sendto_if_src+0x1c8>)
 80131cc:	484b      	ldr	r0, [pc, #300]	@ (80132fc <udp_sendto_if_src+0x1b8>)
 80131ce:	f003 fb65 	bl	801689c <iprintf>
 80131d2:	f06f 030f 	mvn.w	r3, #15
 80131d6:	e088      	b.n	80132ea <udp_sendto_if_src+0x1a6>
    return ERR_VAL;
  }
#endif /* LWIP_IPV4 && IP_SOF_BROADCAST */

  /* if the PCB is not yet bound to a port, bind it here */
  if (pcb->local_port == 0) {
 80131d8:	68fb      	ldr	r3, [r7, #12]
 80131da:	8a5b      	ldrh	r3, [r3, #18]
 80131dc:	2b00      	cmp	r3, #0
 80131de:	d10f      	bne.n	8013200 <udp_sendto_if_src+0xbc>
    LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, ("udp_send: not yet bound to a port, binding now\n"));
    err = udp_bind(pcb, &pcb->local_ip, pcb->local_port);
 80131e0:	68f9      	ldr	r1, [r7, #12]
 80131e2:	68fb      	ldr	r3, [r7, #12]
 80131e4:	8a5b      	ldrh	r3, [r3, #18]
 80131e6:	461a      	mov	r2, r3
 80131e8:	68f8      	ldr	r0, [r7, #12]
 80131ea:	f000 f893 	bl	8013314 <udp_bind>
 80131ee:	4603      	mov	r3, r0
 80131f0:	76fb      	strb	r3, [r7, #27]
    if (err != ERR_OK) {
 80131f2:	f997 301b 	ldrsb.w	r3, [r7, #27]
 80131f6:	2b00      	cmp	r3, #0
 80131f8:	d002      	beq.n	8013200 <udp_sendto_if_src+0xbc>
      LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("udp_send: forced port bind failed\n"));
      return err;
 80131fa:	f997 301b 	ldrsb.w	r3, [r7, #27]
 80131fe:	e074      	b.n	80132ea <udp_sendto_if_src+0x1a6>
    }
  }

  /* packet too large to add a UDP header without causing an overflow? */
  if ((u16_t)(p->tot_len + UDP_HLEN) < p->tot_len) {
 8013200:	68bb      	ldr	r3, [r7, #8]
 8013202:	891b      	ldrh	r3, [r3, #8]
 8013204:	f64f 72f7 	movw	r2, #65527	@ 0xfff7
 8013208:	4293      	cmp	r3, r2
 801320a:	d902      	bls.n	8013212 <udp_sendto_if_src+0xce>
    return ERR_MEM;
 801320c:	f04f 33ff 	mov.w	r3, #4294967295
 8013210:	e06b      	b.n	80132ea <udp_sendto_if_src+0x1a6>
  }
  /* not enough space to add an UDP header to first pbuf in given p chain? */
  if (pbuf_add_header(p, UDP_HLEN)) {
 8013212:	2108      	movs	r1, #8
 8013214:	68b8      	ldr	r0, [r7, #8]
 8013216:	f7f9 fe49 	bl	800ceac <pbuf_add_header>
 801321a:	4603      	mov	r3, r0
 801321c:	2b00      	cmp	r3, #0
 801321e:	d015      	beq.n	801324c <udp_sendto_if_src+0x108>
    /* allocate header in a separate new pbuf */
    q = pbuf_alloc(PBUF_IP, UDP_HLEN, PBUF_RAM);
 8013220:	f44f 7220 	mov.w	r2, #640	@ 0x280
 8013224:	2108      	movs	r1, #8
 8013226:	2022      	movs	r0, #34	@ 0x22
 8013228:	f7f9 fbf4 	bl	800ca14 <pbuf_alloc>
 801322c:	61f8      	str	r0, [r7, #28]
    /* new header pbuf could not be allocated? */
    if (q == NULL) {
 801322e:	69fb      	ldr	r3, [r7, #28]
 8013230:	2b00      	cmp	r3, #0
 8013232:	d102      	bne.n	801323a <udp_sendto_if_src+0xf6>
      LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("udp_send: could not allocate header\n"));
      return ERR_MEM;
 8013234:	f04f 33ff 	mov.w	r3, #4294967295
 8013238:	e057      	b.n	80132ea <udp_sendto_if_src+0x1a6>
    }
    if (p->tot_len != 0) {
 801323a:	68bb      	ldr	r3, [r7, #8]
 801323c:	891b      	ldrh	r3, [r3, #8]
 801323e:	2b00      	cmp	r3, #0
 8013240:	d006      	beq.n	8013250 <udp_sendto_if_src+0x10c>
      /* chain header q in front of given pbuf p (only if p contains data) */
      pbuf_chain(q, p);
 8013242:	68b9      	ldr	r1, [r7, #8]
 8013244:	69f8      	ldr	r0, [r7, #28]
 8013246:	f7f9 ffeb 	bl	800d220 <pbuf_chain>
 801324a:	e001      	b.n	8013250 <udp_sendto_if_src+0x10c>
    LWIP_DEBUGF(UDP_DEBUG,
                ("udp_send: added header pbuf %p before given pbuf %p\n", (void *)q, (void *)p));
  } else {
    /* adding space for header within p succeeded */
    /* first pbuf q equals given pbuf */
    q = p;
 801324c:	68bb      	ldr	r3, [r7, #8]
 801324e:	61fb      	str	r3, [r7, #28]
    LWIP_DEBUGF(UDP_DEBUG, ("udp_send: added header in given pbuf %p\n", (void *)p));
  }
  LWIP_ASSERT("check that first pbuf can hold struct udp_hdr",
 8013250:	69fb      	ldr	r3, [r7, #28]
 8013252:	895b      	ldrh	r3, [r3, #10]
 8013254:	2b07      	cmp	r3, #7
 8013256:	d806      	bhi.n	8013266 <udp_sendto_if_src+0x122>
 8013258:	4b26      	ldr	r3, [pc, #152]	@ (80132f4 <udp_sendto_if_src+0x1b0>)
 801325a:	f240 320d 	movw	r2, #781	@ 0x30d
 801325e:	492c      	ldr	r1, [pc, #176]	@ (8013310 <udp_sendto_if_src+0x1cc>)
 8013260:	4826      	ldr	r0, [pc, #152]	@ (80132fc <udp_sendto_if_src+0x1b8>)
 8013262:	f003 fb1b 	bl	801689c <iprintf>
              (q->len >= sizeof(struct udp_hdr)));
  /* q now represents the packet to be sent */
  udphdr = (struct udp_hdr *)q->payload;
 8013266:	69fb      	ldr	r3, [r7, #28]
 8013268:	685b      	ldr	r3, [r3, #4]
 801326a:	617b      	str	r3, [r7, #20]
  udphdr->src = lwip_htons(pcb->local_port);
 801326c:	68fb      	ldr	r3, [r7, #12]
 801326e:	8a5b      	ldrh	r3, [r3, #18]
 8013270:	4618      	mov	r0, r3
 8013272:	f7f8 fa0f 	bl	800b694 <lwip_htons>
 8013276:	4603      	mov	r3, r0
 8013278:	461a      	mov	r2, r3
 801327a:	697b      	ldr	r3, [r7, #20]
 801327c:	801a      	strh	r2, [r3, #0]
  udphdr->dest = lwip_htons(dst_port);
 801327e:	887b      	ldrh	r3, [r7, #2]
 8013280:	4618      	mov	r0, r3
 8013282:	f7f8 fa07 	bl	800b694 <lwip_htons>
 8013286:	4603      	mov	r3, r0
 8013288:	461a      	mov	r2, r3
 801328a:	697b      	ldr	r3, [r7, #20]
 801328c:	805a      	strh	r2, [r3, #2]
  /* in UDP, 0 checksum means 'no checksum' */
  udphdr->chksum = 0x0000;
 801328e:	697b      	ldr	r3, [r7, #20]
 8013290:	2200      	movs	r2, #0
 8013292:	719a      	strb	r2, [r3, #6]
 8013294:	2200      	movs	r2, #0
 8013296:	71da      	strb	r2, [r3, #7]
    ip_proto = IP_PROTO_UDPLITE;
  } else
#endif /* LWIP_UDPLITE */
  {      /* UDP */
    LWIP_DEBUGF(UDP_DEBUG, ("udp_send: UDP packet length %"U16_F"\n", q->tot_len));
    udphdr->len = lwip_htons(q->tot_len);
 8013298:	69fb      	ldr	r3, [r7, #28]
 801329a:	891b      	ldrh	r3, [r3, #8]
 801329c:	4618      	mov	r0, r3
 801329e:	f7f8 f9f9 	bl	800b694 <lwip_htons>
 80132a2:	4603      	mov	r3, r0
 80132a4:	461a      	mov	r2, r3
 80132a6:	697b      	ldr	r3, [r7, #20]
 80132a8:	809a      	strh	r2, [r3, #4]
        }
        udphdr->chksum = udpchksum;
      }
    }
#endif /* CHECKSUM_GEN_UDP */
    ip_proto = IP_PROTO_UDP;
 80132aa:	2311      	movs	r3, #17
 80132ac:	74fb      	strb	r3, [r7, #19]

  /* Determine TTL to use */
#if LWIP_MULTICAST_TX_OPTIONS
  ttl = (ip_addr_ismulticast(dst_ip) ? udp_get_multicast_ttl(pcb) : pcb->ttl);
#else /* LWIP_MULTICAST_TX_OPTIONS */
  ttl = pcb->ttl;
 80132ae:	68fb      	ldr	r3, [r7, #12]
 80132b0:	7adb      	ldrb	r3, [r3, #11]
 80132b2:	74bb      	strb	r3, [r7, #18]

  LWIP_DEBUGF(UDP_DEBUG, ("udp_send: UDP checksum 0x%04"X16_F"\n", udphdr->chksum));
  LWIP_DEBUGF(UDP_DEBUG, ("udp_send: ip_output_if (,,,,0x%02"X16_F",)\n", (u16_t)ip_proto));
  /* output to IP */
  NETIF_SET_HINTS(netif, &(pcb->netif_hints));
  err = ip_output_if_src(q, src_ip, dst_ip, ttl, pcb->tos, ip_proto, netif);
 80132b4:	68fb      	ldr	r3, [r7, #12]
 80132b6:	7a9b      	ldrb	r3, [r3, #10]
 80132b8:	7cb9      	ldrb	r1, [r7, #18]
 80132ba:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80132bc:	9202      	str	r2, [sp, #8]
 80132be:	7cfa      	ldrb	r2, [r7, #19]
 80132c0:	9201      	str	r2, [sp, #4]
 80132c2:	9300      	str	r3, [sp, #0]
 80132c4:	460b      	mov	r3, r1
 80132c6:	687a      	ldr	r2, [r7, #4]
 80132c8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80132ca:	69f8      	ldr	r0, [r7, #28]
 80132cc:	f001 fc28 	bl	8014b20 <ip4_output_if_src>
 80132d0:	4603      	mov	r3, r0
 80132d2:	76fb      	strb	r3, [r7, #27]

  /* @todo: must this be increased even if error occurred? */
  MIB2_STATS_INC(mib2.udpoutdatagrams);

  /* did we chain a separate header pbuf earlier? */
  if (q != p) {
 80132d4:	69fa      	ldr	r2, [r7, #28]
 80132d6:	68bb      	ldr	r3, [r7, #8]
 80132d8:	429a      	cmp	r2, r3
 80132da:	d004      	beq.n	80132e6 <udp_sendto_if_src+0x1a2>
    /* free the header pbuf */
    pbuf_free(q);
 80132dc:	69f8      	ldr	r0, [r7, #28]
 80132de:	f7f9 fe7b 	bl	800cfd8 <pbuf_free>
    q = NULL;
 80132e2:	2300      	movs	r3, #0
 80132e4:	61fb      	str	r3, [r7, #28]
    /* p is still referenced by the caller, and will live on */
  }

  UDP_STATS_INC(udp.xmit);
  return err;
 80132e6:	f997 301b 	ldrsb.w	r3, [r7, #27]
}
 80132ea:	4618      	mov	r0, r3
 80132ec:	3720      	adds	r7, #32
 80132ee:	46bd      	mov	sp, r7
 80132f0:	bd80      	pop	{r7, pc}
 80132f2:	bf00      	nop
 80132f4:	08019d48 	.word	0x08019d48
 80132f8:	08019f34 	.word	0x08019f34
 80132fc:	08019d9c 	.word	0x08019d9c
 8013300:	08019f54 	.word	0x08019f54
 8013304:	08019f74 	.word	0x08019f74
 8013308:	08019f98 	.word	0x08019f98
 801330c:	08019fbc 	.word	0x08019fbc
 8013310:	08019fe0 	.word	0x08019fe0

08013314 <udp_bind>:
 *
 * @see udp_disconnect()
 */
err_t
udp_bind(struct udp_pcb *pcb, const ip_addr_t *ipaddr, u16_t port)
{
 8013314:	b580      	push	{r7, lr}
 8013316:	b086      	sub	sp, #24
 8013318:	af00      	add	r7, sp, #0
 801331a:	60f8      	str	r0, [r7, #12]
 801331c:	60b9      	str	r1, [r7, #8]
 801331e:	4613      	mov	r3, r2
 8013320:	80fb      	strh	r3, [r7, #6]
  u8_t rebind;
#if LWIP_IPV6 && LWIP_IPV6_SCOPES
  ip_addr_t zoned_ipaddr;
#endif /* LWIP_IPV6 && LWIP_IPV6_SCOPES */

  LWIP_ASSERT_CORE_LOCKED();
 8013322:	f7f4 f983 	bl	800762c <sys_check_core_locking>

#if LWIP_IPV4
  /* Don't propagate NULL pointer (IPv4 ANY) to subsequent functions */
  if (ipaddr == NULL) {
 8013326:	68bb      	ldr	r3, [r7, #8]
 8013328:	2b00      	cmp	r3, #0
 801332a:	d101      	bne.n	8013330 <udp_bind+0x1c>
    ipaddr = IP4_ADDR_ANY;
 801332c:	4b39      	ldr	r3, [pc, #228]	@ (8013414 <udp_bind+0x100>)
 801332e:	60bb      	str	r3, [r7, #8]
  }
#else /* LWIP_IPV4 */
  LWIP_ERROR("udp_bind: invalid ipaddr", ipaddr != NULL, return ERR_ARG);
#endif /* LWIP_IPV4 */

  LWIP_ERROR("udp_bind: invalid pcb", pcb != NULL, return ERR_ARG);
 8013330:	68fb      	ldr	r3, [r7, #12]
 8013332:	2b00      	cmp	r3, #0
 8013334:	d109      	bne.n	801334a <udp_bind+0x36>
 8013336:	4b38      	ldr	r3, [pc, #224]	@ (8013418 <udp_bind+0x104>)
 8013338:	f240 32b7 	movw	r2, #951	@ 0x3b7
 801333c:	4937      	ldr	r1, [pc, #220]	@ (801341c <udp_bind+0x108>)
 801333e:	4838      	ldr	r0, [pc, #224]	@ (8013420 <udp_bind+0x10c>)
 8013340:	f003 faac 	bl	801689c <iprintf>
 8013344:	f06f 030f 	mvn.w	r3, #15
 8013348:	e060      	b.n	801340c <udp_bind+0xf8>

  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, ("udp_bind(ipaddr = "));
  ip_addr_debug_print(UDP_DEBUG | LWIP_DBG_TRACE, ipaddr);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, (", port = %"U16_F")\n", port));

  rebind = 0;
 801334a:	2300      	movs	r3, #0
 801334c:	74fb      	strb	r3, [r7, #19]
  /* Check for double bind and rebind of the same pcb */
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 801334e:	4b35      	ldr	r3, [pc, #212]	@ (8013424 <udp_bind+0x110>)
 8013350:	681b      	ldr	r3, [r3, #0]
 8013352:	617b      	str	r3, [r7, #20]
 8013354:	e009      	b.n	801336a <udp_bind+0x56>
    /* is this UDP PCB already on active list? */
    if (pcb == ipcb) {
 8013356:	68fa      	ldr	r2, [r7, #12]
 8013358:	697b      	ldr	r3, [r7, #20]
 801335a:	429a      	cmp	r2, r3
 801335c:	d102      	bne.n	8013364 <udp_bind+0x50>
      rebind = 1;
 801335e:	2301      	movs	r3, #1
 8013360:	74fb      	strb	r3, [r7, #19]
      break;
 8013362:	e005      	b.n	8013370 <udp_bind+0x5c>
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 8013364:	697b      	ldr	r3, [r7, #20]
 8013366:	68db      	ldr	r3, [r3, #12]
 8013368:	617b      	str	r3, [r7, #20]
 801336a:	697b      	ldr	r3, [r7, #20]
 801336c:	2b00      	cmp	r3, #0
 801336e:	d1f2      	bne.n	8013356 <udp_bind+0x42>
    ipaddr = &zoned_ipaddr;
  }
#endif /* LWIP_IPV6 && LWIP_IPV6_SCOPES */

  /* no port specified? */
  if (port == 0) {
 8013370:	88fb      	ldrh	r3, [r7, #6]
 8013372:	2b00      	cmp	r3, #0
 8013374:	d109      	bne.n	801338a <udp_bind+0x76>
    port = udp_new_port();
 8013376:	f7ff fc63 	bl	8012c40 <udp_new_port>
 801337a:	4603      	mov	r3, r0
 801337c:	80fb      	strh	r3, [r7, #6]
    if (port == 0) {
 801337e:	88fb      	ldrh	r3, [r7, #6]
 8013380:	2b00      	cmp	r3, #0
 8013382:	d12c      	bne.n	80133de <udp_bind+0xca>
      /* no more ports available in local range */
      LWIP_DEBUGF(UDP_DEBUG, ("udp_bind: out of free UDP ports\n"));
      return ERR_USE;
 8013384:	f06f 0307 	mvn.w	r3, #7
 8013388:	e040      	b.n	801340c <udp_bind+0xf8>
    }
  } else {
    for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 801338a:	4b26      	ldr	r3, [pc, #152]	@ (8013424 <udp_bind+0x110>)
 801338c:	681b      	ldr	r3, [r3, #0]
 801338e:	617b      	str	r3, [r7, #20]
 8013390:	e022      	b.n	80133d8 <udp_bind+0xc4>
      if (pcb != ipcb) {
 8013392:	68fa      	ldr	r2, [r7, #12]
 8013394:	697b      	ldr	r3, [r7, #20]
 8013396:	429a      	cmp	r2, r3
 8013398:	d01b      	beq.n	80133d2 <udp_bind+0xbe>
        if (!ip_get_option(pcb, SOF_REUSEADDR) ||
            !ip_get_option(ipcb, SOF_REUSEADDR))
#endif /* SO_REUSE */
        {
          /* port matches that of PCB in list and REUSEADDR not set -> reject */
          if ((ipcb->local_port == port) &&
 801339a:	697b      	ldr	r3, [r7, #20]
 801339c:	8a5b      	ldrh	r3, [r3, #18]
 801339e:	88fa      	ldrh	r2, [r7, #6]
 80133a0:	429a      	cmp	r2, r3
 80133a2:	d116      	bne.n	80133d2 <udp_bind+0xbe>
              /* IP address matches or any IP used? */
              (ip_addr_cmp(&ipcb->local_ip, ipaddr) || ip_addr_isany(ipaddr) ||
 80133a4:	697b      	ldr	r3, [r7, #20]
 80133a6:	681a      	ldr	r2, [r3, #0]
 80133a8:	68bb      	ldr	r3, [r7, #8]
 80133aa:	681b      	ldr	r3, [r3, #0]
          if ((ipcb->local_port == port) &&
 80133ac:	429a      	cmp	r2, r3
 80133ae:	d00d      	beq.n	80133cc <udp_bind+0xb8>
              (ip_addr_cmp(&ipcb->local_ip, ipaddr) || ip_addr_isany(ipaddr) ||
 80133b0:	68bb      	ldr	r3, [r7, #8]
 80133b2:	2b00      	cmp	r3, #0
 80133b4:	d00a      	beq.n	80133cc <udp_bind+0xb8>
 80133b6:	68bb      	ldr	r3, [r7, #8]
 80133b8:	681b      	ldr	r3, [r3, #0]
 80133ba:	2b00      	cmp	r3, #0
 80133bc:	d006      	beq.n	80133cc <udp_bind+0xb8>
              ip_addr_isany(&ipcb->local_ip))) {
 80133be:	697b      	ldr	r3, [r7, #20]
              (ip_addr_cmp(&ipcb->local_ip, ipaddr) || ip_addr_isany(ipaddr) ||
 80133c0:	2b00      	cmp	r3, #0
 80133c2:	d003      	beq.n	80133cc <udp_bind+0xb8>
              ip_addr_isany(&ipcb->local_ip))) {
 80133c4:	697b      	ldr	r3, [r7, #20]
 80133c6:	681b      	ldr	r3, [r3, #0]
 80133c8:	2b00      	cmp	r3, #0
 80133ca:	d102      	bne.n	80133d2 <udp_bind+0xbe>
            /* other PCB already binds to this local IP and port */
            LWIP_DEBUGF(UDP_DEBUG,
                        ("udp_bind: local port %"U16_F" already bound by another pcb\n", port));
            return ERR_USE;
 80133cc:	f06f 0307 	mvn.w	r3, #7
 80133d0:	e01c      	b.n	801340c <udp_bind+0xf8>
    for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 80133d2:	697b      	ldr	r3, [r7, #20]
 80133d4:	68db      	ldr	r3, [r3, #12]
 80133d6:	617b      	str	r3, [r7, #20]
 80133d8:	697b      	ldr	r3, [r7, #20]
 80133da:	2b00      	cmp	r3, #0
 80133dc:	d1d9      	bne.n	8013392 <udp_bind+0x7e>
        }
      }
    }
  }

  ip_addr_set_ipaddr(&pcb->local_ip, ipaddr);
 80133de:	68bb      	ldr	r3, [r7, #8]
 80133e0:	2b00      	cmp	r3, #0
 80133e2:	d002      	beq.n	80133ea <udp_bind+0xd6>
 80133e4:	68bb      	ldr	r3, [r7, #8]
 80133e6:	681b      	ldr	r3, [r3, #0]
 80133e8:	e000      	b.n	80133ec <udp_bind+0xd8>
 80133ea:	2300      	movs	r3, #0
 80133ec:	68fa      	ldr	r2, [r7, #12]
 80133ee:	6013      	str	r3, [r2, #0]

  pcb->local_port = port;
 80133f0:	68fb      	ldr	r3, [r7, #12]
 80133f2:	88fa      	ldrh	r2, [r7, #6]
 80133f4:	825a      	strh	r2, [r3, #18]
  mib2_udp_bind(pcb);
  /* pcb not active yet? */
  if (rebind == 0) {
 80133f6:	7cfb      	ldrb	r3, [r7, #19]
 80133f8:	2b00      	cmp	r3, #0
 80133fa:	d106      	bne.n	801340a <udp_bind+0xf6>
    /* place the PCB on the active list if not already there */
    pcb->next = udp_pcbs;
 80133fc:	4b09      	ldr	r3, [pc, #36]	@ (8013424 <udp_bind+0x110>)
 80133fe:	681a      	ldr	r2, [r3, #0]
 8013400:	68fb      	ldr	r3, [r7, #12]
 8013402:	60da      	str	r2, [r3, #12]
    udp_pcbs = pcb;
 8013404:	4a07      	ldr	r2, [pc, #28]	@ (8013424 <udp_bind+0x110>)
 8013406:	68fb      	ldr	r3, [r7, #12]
 8013408:	6013      	str	r3, [r2, #0]
  }
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("udp_bind: bound to "));
  ip_addr_debug_print_val(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, pcb->local_ip);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, (", port %"U16_F")\n", pcb->local_port));
  return ERR_OK;
 801340a:	2300      	movs	r3, #0
}
 801340c:	4618      	mov	r0, r3
 801340e:	3718      	adds	r7, #24
 8013410:	46bd      	mov	sp, r7
 8013412:	bd80      	pop	{r7, pc}
 8013414:	0801aaa0 	.word	0x0801aaa0
 8013418:	08019d48 	.word	0x08019d48
 801341c:	0801a010 	.word	0x0801a010
 8013420:	08019d9c 	.word	0x08019d9c
 8013424:	24007e54 	.word	0x24007e54

08013428 <udp_remove>:
 *
 * @see udp_new()
 */
void
udp_remove(struct udp_pcb *pcb)
{
 8013428:	b580      	push	{r7, lr}
 801342a:	b084      	sub	sp, #16
 801342c:	af00      	add	r7, sp, #0
 801342e:	6078      	str	r0, [r7, #4]
  struct udp_pcb *pcb2;

  LWIP_ASSERT_CORE_LOCKED();
 8013430:	f7f4 f8fc 	bl	800762c <sys_check_core_locking>

  LWIP_ERROR("udp_remove: invalid pcb", pcb != NULL, return);
 8013434:	687b      	ldr	r3, [r7, #4]
 8013436:	2b00      	cmp	r3, #0
 8013438:	d107      	bne.n	801344a <udp_remove+0x22>
 801343a:	4b19      	ldr	r3, [pc, #100]	@ (80134a0 <udp_remove+0x78>)
 801343c:	f240 42a1 	movw	r2, #1185	@ 0x4a1
 8013440:	4918      	ldr	r1, [pc, #96]	@ (80134a4 <udp_remove+0x7c>)
 8013442:	4819      	ldr	r0, [pc, #100]	@ (80134a8 <udp_remove+0x80>)
 8013444:	f003 fa2a 	bl	801689c <iprintf>
 8013448:	e026      	b.n	8013498 <udp_remove+0x70>

  mib2_udp_unbind(pcb);
  /* pcb to be removed is first in list? */
  if (udp_pcbs == pcb) {
 801344a:	4b18      	ldr	r3, [pc, #96]	@ (80134ac <udp_remove+0x84>)
 801344c:	681b      	ldr	r3, [r3, #0]
 801344e:	687a      	ldr	r2, [r7, #4]
 8013450:	429a      	cmp	r2, r3
 8013452:	d105      	bne.n	8013460 <udp_remove+0x38>
    /* make list start at 2nd pcb */
    udp_pcbs = udp_pcbs->next;
 8013454:	4b15      	ldr	r3, [pc, #84]	@ (80134ac <udp_remove+0x84>)
 8013456:	681b      	ldr	r3, [r3, #0]
 8013458:	68db      	ldr	r3, [r3, #12]
 801345a:	4a14      	ldr	r2, [pc, #80]	@ (80134ac <udp_remove+0x84>)
 801345c:	6013      	str	r3, [r2, #0]
 801345e:	e017      	b.n	8013490 <udp_remove+0x68>
    /* pcb not 1st in list */
  } else {
    for (pcb2 = udp_pcbs; pcb2 != NULL; pcb2 = pcb2->next) {
 8013460:	4b12      	ldr	r3, [pc, #72]	@ (80134ac <udp_remove+0x84>)
 8013462:	681b      	ldr	r3, [r3, #0]
 8013464:	60fb      	str	r3, [r7, #12]
 8013466:	e010      	b.n	801348a <udp_remove+0x62>
      /* find pcb in udp_pcbs list */
      if (pcb2->next != NULL && pcb2->next == pcb) {
 8013468:	68fb      	ldr	r3, [r7, #12]
 801346a:	68db      	ldr	r3, [r3, #12]
 801346c:	2b00      	cmp	r3, #0
 801346e:	d009      	beq.n	8013484 <udp_remove+0x5c>
 8013470:	68fb      	ldr	r3, [r7, #12]
 8013472:	68db      	ldr	r3, [r3, #12]
 8013474:	687a      	ldr	r2, [r7, #4]
 8013476:	429a      	cmp	r2, r3
 8013478:	d104      	bne.n	8013484 <udp_remove+0x5c>
        /* remove pcb from list */
        pcb2->next = pcb->next;
 801347a:	687b      	ldr	r3, [r7, #4]
 801347c:	68da      	ldr	r2, [r3, #12]
 801347e:	68fb      	ldr	r3, [r7, #12]
 8013480:	60da      	str	r2, [r3, #12]
        break;
 8013482:	e005      	b.n	8013490 <udp_remove+0x68>
    for (pcb2 = udp_pcbs; pcb2 != NULL; pcb2 = pcb2->next) {
 8013484:	68fb      	ldr	r3, [r7, #12]
 8013486:	68db      	ldr	r3, [r3, #12]
 8013488:	60fb      	str	r3, [r7, #12]
 801348a:	68fb      	ldr	r3, [r7, #12]
 801348c:	2b00      	cmp	r3, #0
 801348e:	d1eb      	bne.n	8013468 <udp_remove+0x40>
      }
    }
  }
  memp_free(MEMP_UDP_PCB, pcb);
 8013490:	6879      	ldr	r1, [r7, #4]
 8013492:	2000      	movs	r0, #0
 8013494:	f7f8 fef2 	bl	800c27c <memp_free>
}
 8013498:	3710      	adds	r7, #16
 801349a:	46bd      	mov	sp, r7
 801349c:	bd80      	pop	{r7, pc}
 801349e:	bf00      	nop
 80134a0:	08019d48 	.word	0x08019d48
 80134a4:	0801a094 	.word	0x0801a094
 80134a8:	08019d9c 	.word	0x08019d9c
 80134ac:	24007e54 	.word	0x24007e54

080134b0 <udp_new>:
 *
 * @see udp_remove()
 */
struct udp_pcb *
udp_new(void)
{
 80134b0:	b580      	push	{r7, lr}
 80134b2:	b082      	sub	sp, #8
 80134b4:	af00      	add	r7, sp, #0
  struct udp_pcb *pcb;

  LWIP_ASSERT_CORE_LOCKED();
 80134b6:	f7f4 f8b9 	bl	800762c <sys_check_core_locking>

  pcb = (struct udp_pcb *)memp_malloc(MEMP_UDP_PCB);
 80134ba:	2000      	movs	r0, #0
 80134bc:	f7f8 fe68 	bl	800c190 <memp_malloc>
 80134c0:	6078      	str	r0, [r7, #4]
  /* could allocate UDP PCB? */
  if (pcb != NULL) {
 80134c2:	687b      	ldr	r3, [r7, #4]
 80134c4:	2b00      	cmp	r3, #0
 80134c6:	d007      	beq.n	80134d8 <udp_new+0x28>
    /* UDP Lite: by initializing to all zeroes, chksum_len is set to 0
     * which means checksum is generated over the whole datagram per default
     * (recommended as default by RFC 3828). */
    /* initialize PCB to all zeroes */
    memset(pcb, 0, sizeof(struct udp_pcb));
 80134c8:	2220      	movs	r2, #32
 80134ca:	2100      	movs	r1, #0
 80134cc:	6878      	ldr	r0, [r7, #4]
 80134ce:	f003 fbc9 	bl	8016c64 <memset>
    pcb->ttl = UDP_TTL;
 80134d2:	687b      	ldr	r3, [r7, #4]
 80134d4:	22ff      	movs	r2, #255	@ 0xff
 80134d6:	72da      	strb	r2, [r3, #11]
#if LWIP_MULTICAST_TX_OPTIONS
    udp_set_multicast_ttl(pcb, UDP_TTL);
#endif /* LWIP_MULTICAST_TX_OPTIONS */
  }
  return pcb;
 80134d8:	687b      	ldr	r3, [r7, #4]
}
 80134da:	4618      	mov	r0, r3
 80134dc:	3708      	adds	r7, #8
 80134de:	46bd      	mov	sp, r7
 80134e0:	bd80      	pop	{r7, pc}
	...

080134e4 <udp_netif_ip_addr_changed>:
 *
 * @param old_addr IP address of the netif before change
 * @param new_addr IP address of the netif after change
 */
void udp_netif_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 80134e4:	b480      	push	{r7}
 80134e6:	b085      	sub	sp, #20
 80134e8:	af00      	add	r7, sp, #0
 80134ea:	6078      	str	r0, [r7, #4]
 80134ec:	6039      	str	r1, [r7, #0]
  struct udp_pcb *upcb;

  if (!ip_addr_isany(old_addr) && !ip_addr_isany(new_addr)) {
 80134ee:	687b      	ldr	r3, [r7, #4]
 80134f0:	2b00      	cmp	r3, #0
 80134f2:	d01e      	beq.n	8013532 <udp_netif_ip_addr_changed+0x4e>
 80134f4:	687b      	ldr	r3, [r7, #4]
 80134f6:	681b      	ldr	r3, [r3, #0]
 80134f8:	2b00      	cmp	r3, #0
 80134fa:	d01a      	beq.n	8013532 <udp_netif_ip_addr_changed+0x4e>
 80134fc:	683b      	ldr	r3, [r7, #0]
 80134fe:	2b00      	cmp	r3, #0
 8013500:	d017      	beq.n	8013532 <udp_netif_ip_addr_changed+0x4e>
 8013502:	683b      	ldr	r3, [r7, #0]
 8013504:	681b      	ldr	r3, [r3, #0]
 8013506:	2b00      	cmp	r3, #0
 8013508:	d013      	beq.n	8013532 <udp_netif_ip_addr_changed+0x4e>
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 801350a:	4b0d      	ldr	r3, [pc, #52]	@ (8013540 <udp_netif_ip_addr_changed+0x5c>)
 801350c:	681b      	ldr	r3, [r3, #0]
 801350e:	60fb      	str	r3, [r7, #12]
 8013510:	e00c      	b.n	801352c <udp_netif_ip_addr_changed+0x48>
      /* PCB bound to current local interface address? */
      if (ip_addr_cmp(&upcb->local_ip, old_addr)) {
 8013512:	68fb      	ldr	r3, [r7, #12]
 8013514:	681a      	ldr	r2, [r3, #0]
 8013516:	687b      	ldr	r3, [r7, #4]
 8013518:	681b      	ldr	r3, [r3, #0]
 801351a:	429a      	cmp	r2, r3
 801351c:	d103      	bne.n	8013526 <udp_netif_ip_addr_changed+0x42>
        /* The PCB is bound to the old ipaddr and
         * is set to bound to the new one instead */
        ip_addr_copy(upcb->local_ip, *new_addr);
 801351e:	683b      	ldr	r3, [r7, #0]
 8013520:	681a      	ldr	r2, [r3, #0]
 8013522:	68fb      	ldr	r3, [r7, #12]
 8013524:	601a      	str	r2, [r3, #0]
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 8013526:	68fb      	ldr	r3, [r7, #12]
 8013528:	68db      	ldr	r3, [r3, #12]
 801352a:	60fb      	str	r3, [r7, #12]
 801352c:	68fb      	ldr	r3, [r7, #12]
 801352e:	2b00      	cmp	r3, #0
 8013530:	d1ef      	bne.n	8013512 <udp_netif_ip_addr_changed+0x2e>
      }
    }
  }
}
 8013532:	bf00      	nop
 8013534:	3714      	adds	r7, #20
 8013536:	46bd      	mov	sp, r7
 8013538:	f85d 7b04 	ldr.w	r7, [sp], #4
 801353c:	4770      	bx	lr
 801353e:	bf00      	nop
 8013540:	24007e54 	.word	0x24007e54

08013544 <etharp_free_entry>:
#endif /* ARP_QUEUEING */

/** Clean up ARP table entries */
static void
etharp_free_entry(int i)
{
 8013544:	b580      	push	{r7, lr}
 8013546:	b082      	sub	sp, #8
 8013548:	af00      	add	r7, sp, #0
 801354a:	6078      	str	r0, [r7, #4]
  /* remove from SNMP ARP index tree */
  mib2_remove_arp_entry(arp_table[i].netif, &arp_table[i].ipaddr);
  /* and empty packet queue */
  if (arp_table[i].q != NULL) {
 801354c:	4915      	ldr	r1, [pc, #84]	@ (80135a4 <etharp_free_entry+0x60>)
 801354e:	687a      	ldr	r2, [r7, #4]
 8013550:	4613      	mov	r3, r2
 8013552:	005b      	lsls	r3, r3, #1
 8013554:	4413      	add	r3, r2
 8013556:	00db      	lsls	r3, r3, #3
 8013558:	440b      	add	r3, r1
 801355a:	681b      	ldr	r3, [r3, #0]
 801355c:	2b00      	cmp	r3, #0
 801355e:	d013      	beq.n	8013588 <etharp_free_entry+0x44>
    /* remove all queued packets */
    LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_free_entry: freeing entry %"U16_F", packet queue %p.\n", (u16_t)i, (void *)(arp_table[i].q)));
    free_etharp_q(arp_table[i].q);
 8013560:	4910      	ldr	r1, [pc, #64]	@ (80135a4 <etharp_free_entry+0x60>)
 8013562:	687a      	ldr	r2, [r7, #4]
 8013564:	4613      	mov	r3, r2
 8013566:	005b      	lsls	r3, r3, #1
 8013568:	4413      	add	r3, r2
 801356a:	00db      	lsls	r3, r3, #3
 801356c:	440b      	add	r3, r1
 801356e:	681b      	ldr	r3, [r3, #0]
 8013570:	4618      	mov	r0, r3
 8013572:	f7f9 fd31 	bl	800cfd8 <pbuf_free>
    arp_table[i].q = NULL;
 8013576:	490b      	ldr	r1, [pc, #44]	@ (80135a4 <etharp_free_entry+0x60>)
 8013578:	687a      	ldr	r2, [r7, #4]
 801357a:	4613      	mov	r3, r2
 801357c:	005b      	lsls	r3, r3, #1
 801357e:	4413      	add	r3, r2
 8013580:	00db      	lsls	r3, r3, #3
 8013582:	440b      	add	r3, r1
 8013584:	2200      	movs	r2, #0
 8013586:	601a      	str	r2, [r3, #0]
  }
  /* recycle entry for re-use */
  arp_table[i].state = ETHARP_STATE_EMPTY;
 8013588:	4906      	ldr	r1, [pc, #24]	@ (80135a4 <etharp_free_entry+0x60>)
 801358a:	687a      	ldr	r2, [r7, #4]
 801358c:	4613      	mov	r3, r2
 801358e:	005b      	lsls	r3, r3, #1
 8013590:	4413      	add	r3, r2
 8013592:	00db      	lsls	r3, r3, #3
 8013594:	440b      	add	r3, r1
 8013596:	3314      	adds	r3, #20
 8013598:	2200      	movs	r2, #0
 801359a:	701a      	strb	r2, [r3, #0]
  arp_table[i].ctime = 0;
  arp_table[i].netif = NULL;
  ip4_addr_set_zero(&arp_table[i].ipaddr);
  arp_table[i].ethaddr = ethzero;
#endif /* LWIP_DEBUG */
}
 801359c:	bf00      	nop
 801359e:	3708      	adds	r7, #8
 80135a0:	46bd      	mov	sp, r7
 80135a2:	bd80      	pop	{r7, pc}
 80135a4:	24007e58 	.word	0x24007e58

080135a8 <etharp_tmr>:
 * This function should be called every ARP_TMR_INTERVAL milliseconds (1 second),
 * in order to expire entries in the ARP table.
 */
void
etharp_tmr(void)
{
 80135a8:	b580      	push	{r7, lr}
 80135aa:	b082      	sub	sp, #8
 80135ac:	af00      	add	r7, sp, #0
  int i;

  LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer\n"));
  /* remove expired entries from the ARP table */
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 80135ae:	2300      	movs	r3, #0
 80135b0:	607b      	str	r3, [r7, #4]
 80135b2:	e096      	b.n	80136e2 <etharp_tmr+0x13a>
    u8_t state = arp_table[i].state;
 80135b4:	494f      	ldr	r1, [pc, #316]	@ (80136f4 <etharp_tmr+0x14c>)
 80135b6:	687a      	ldr	r2, [r7, #4]
 80135b8:	4613      	mov	r3, r2
 80135ba:	005b      	lsls	r3, r3, #1
 80135bc:	4413      	add	r3, r2
 80135be:	00db      	lsls	r3, r3, #3
 80135c0:	440b      	add	r3, r1
 80135c2:	3314      	adds	r3, #20
 80135c4:	781b      	ldrb	r3, [r3, #0]
 80135c6:	70fb      	strb	r3, [r7, #3]
    if (state != ETHARP_STATE_EMPTY
 80135c8:	78fb      	ldrb	r3, [r7, #3]
 80135ca:	2b00      	cmp	r3, #0
 80135cc:	f000 8086 	beq.w	80136dc <etharp_tmr+0x134>
#if ETHARP_SUPPORT_STATIC_ENTRIES
        && (state != ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
       ) {
      arp_table[i].ctime++;
 80135d0:	4948      	ldr	r1, [pc, #288]	@ (80136f4 <etharp_tmr+0x14c>)
 80135d2:	687a      	ldr	r2, [r7, #4]
 80135d4:	4613      	mov	r3, r2
 80135d6:	005b      	lsls	r3, r3, #1
 80135d8:	4413      	add	r3, r2
 80135da:	00db      	lsls	r3, r3, #3
 80135dc:	440b      	add	r3, r1
 80135de:	3312      	adds	r3, #18
 80135e0:	881b      	ldrh	r3, [r3, #0]
 80135e2:	3301      	adds	r3, #1
 80135e4:	b298      	uxth	r0, r3
 80135e6:	4943      	ldr	r1, [pc, #268]	@ (80136f4 <etharp_tmr+0x14c>)
 80135e8:	687a      	ldr	r2, [r7, #4]
 80135ea:	4613      	mov	r3, r2
 80135ec:	005b      	lsls	r3, r3, #1
 80135ee:	4413      	add	r3, r2
 80135f0:	00db      	lsls	r3, r3, #3
 80135f2:	440b      	add	r3, r1
 80135f4:	3312      	adds	r3, #18
 80135f6:	4602      	mov	r2, r0
 80135f8:	801a      	strh	r2, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 80135fa:	493e      	ldr	r1, [pc, #248]	@ (80136f4 <etharp_tmr+0x14c>)
 80135fc:	687a      	ldr	r2, [r7, #4]
 80135fe:	4613      	mov	r3, r2
 8013600:	005b      	lsls	r3, r3, #1
 8013602:	4413      	add	r3, r2
 8013604:	00db      	lsls	r3, r3, #3
 8013606:	440b      	add	r3, r1
 8013608:	3312      	adds	r3, #18
 801360a:	881b      	ldrh	r3, [r3, #0]
 801360c:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 8013610:	d215      	bcs.n	801363e <etharp_tmr+0x96>
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 8013612:	4938      	ldr	r1, [pc, #224]	@ (80136f4 <etharp_tmr+0x14c>)
 8013614:	687a      	ldr	r2, [r7, #4]
 8013616:	4613      	mov	r3, r2
 8013618:	005b      	lsls	r3, r3, #1
 801361a:	4413      	add	r3, r2
 801361c:	00db      	lsls	r3, r3, #3
 801361e:	440b      	add	r3, r1
 8013620:	3314      	adds	r3, #20
 8013622:	781b      	ldrb	r3, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 8013624:	2b01      	cmp	r3, #1
 8013626:	d10e      	bne.n	8013646 <etharp_tmr+0x9e>
           (arp_table[i].ctime >= ARP_MAXPENDING))) {
 8013628:	4932      	ldr	r1, [pc, #200]	@ (80136f4 <etharp_tmr+0x14c>)
 801362a:	687a      	ldr	r2, [r7, #4]
 801362c:	4613      	mov	r3, r2
 801362e:	005b      	lsls	r3, r3, #1
 8013630:	4413      	add	r3, r2
 8013632:	00db      	lsls	r3, r3, #3
 8013634:	440b      	add	r3, r1
 8013636:	3312      	adds	r3, #18
 8013638:	881b      	ldrh	r3, [r3, #0]
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 801363a:	2b04      	cmp	r3, #4
 801363c:	d903      	bls.n	8013646 <etharp_tmr+0x9e>
        /* pending or stable entry has become old! */
        LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer: expired %s entry %d.\n",
                                   arp_table[i].state >= ETHARP_STATE_STABLE ? "stable" : "pending", i));
        /* clean up entries that have just been expired */
        etharp_free_entry(i);
 801363e:	6878      	ldr	r0, [r7, #4]
 8013640:	f7ff ff80 	bl	8013544 <etharp_free_entry>
 8013644:	e04a      	b.n	80136dc <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_1) {
 8013646:	492b      	ldr	r1, [pc, #172]	@ (80136f4 <etharp_tmr+0x14c>)
 8013648:	687a      	ldr	r2, [r7, #4]
 801364a:	4613      	mov	r3, r2
 801364c:	005b      	lsls	r3, r3, #1
 801364e:	4413      	add	r3, r2
 8013650:	00db      	lsls	r3, r3, #3
 8013652:	440b      	add	r3, r1
 8013654:	3314      	adds	r3, #20
 8013656:	781b      	ldrb	r3, [r3, #0]
 8013658:	2b03      	cmp	r3, #3
 801365a:	d10a      	bne.n	8013672 <etharp_tmr+0xca>
        /* Don't send more than one request every 2 seconds. */
        arp_table[i].state = ETHARP_STATE_STABLE_REREQUESTING_2;
 801365c:	4925      	ldr	r1, [pc, #148]	@ (80136f4 <etharp_tmr+0x14c>)
 801365e:	687a      	ldr	r2, [r7, #4]
 8013660:	4613      	mov	r3, r2
 8013662:	005b      	lsls	r3, r3, #1
 8013664:	4413      	add	r3, r2
 8013666:	00db      	lsls	r3, r3, #3
 8013668:	440b      	add	r3, r1
 801366a:	3314      	adds	r3, #20
 801366c:	2204      	movs	r2, #4
 801366e:	701a      	strb	r2, [r3, #0]
 8013670:	e034      	b.n	80136dc <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_2) {
 8013672:	4920      	ldr	r1, [pc, #128]	@ (80136f4 <etharp_tmr+0x14c>)
 8013674:	687a      	ldr	r2, [r7, #4]
 8013676:	4613      	mov	r3, r2
 8013678:	005b      	lsls	r3, r3, #1
 801367a:	4413      	add	r3, r2
 801367c:	00db      	lsls	r3, r3, #3
 801367e:	440b      	add	r3, r1
 8013680:	3314      	adds	r3, #20
 8013682:	781b      	ldrb	r3, [r3, #0]
 8013684:	2b04      	cmp	r3, #4
 8013686:	d10a      	bne.n	801369e <etharp_tmr+0xf6>
        /* Reset state to stable, so that the next transmitted packet will
           re-send an ARP request. */
        arp_table[i].state = ETHARP_STATE_STABLE;
 8013688:	491a      	ldr	r1, [pc, #104]	@ (80136f4 <etharp_tmr+0x14c>)
 801368a:	687a      	ldr	r2, [r7, #4]
 801368c:	4613      	mov	r3, r2
 801368e:	005b      	lsls	r3, r3, #1
 8013690:	4413      	add	r3, r2
 8013692:	00db      	lsls	r3, r3, #3
 8013694:	440b      	add	r3, r1
 8013696:	3314      	adds	r3, #20
 8013698:	2202      	movs	r2, #2
 801369a:	701a      	strb	r2, [r3, #0]
 801369c:	e01e      	b.n	80136dc <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 801369e:	4915      	ldr	r1, [pc, #84]	@ (80136f4 <etharp_tmr+0x14c>)
 80136a0:	687a      	ldr	r2, [r7, #4]
 80136a2:	4613      	mov	r3, r2
 80136a4:	005b      	lsls	r3, r3, #1
 80136a6:	4413      	add	r3, r2
 80136a8:	00db      	lsls	r3, r3, #3
 80136aa:	440b      	add	r3, r1
 80136ac:	3314      	adds	r3, #20
 80136ae:	781b      	ldrb	r3, [r3, #0]
 80136b0:	2b01      	cmp	r3, #1
 80136b2:	d113      	bne.n	80136dc <etharp_tmr+0x134>
        /* still pending, resend an ARP query */
        etharp_request(arp_table[i].netif, &arp_table[i].ipaddr);
 80136b4:	490f      	ldr	r1, [pc, #60]	@ (80136f4 <etharp_tmr+0x14c>)
 80136b6:	687a      	ldr	r2, [r7, #4]
 80136b8:	4613      	mov	r3, r2
 80136ba:	005b      	lsls	r3, r3, #1
 80136bc:	4413      	add	r3, r2
 80136be:	00db      	lsls	r3, r3, #3
 80136c0:	440b      	add	r3, r1
 80136c2:	3308      	adds	r3, #8
 80136c4:	6818      	ldr	r0, [r3, #0]
 80136c6:	687a      	ldr	r2, [r7, #4]
 80136c8:	4613      	mov	r3, r2
 80136ca:	005b      	lsls	r3, r3, #1
 80136cc:	4413      	add	r3, r2
 80136ce:	00db      	lsls	r3, r3, #3
 80136d0:	4a08      	ldr	r2, [pc, #32]	@ (80136f4 <etharp_tmr+0x14c>)
 80136d2:	4413      	add	r3, r2
 80136d4:	3304      	adds	r3, #4
 80136d6:	4619      	mov	r1, r3
 80136d8:	f000 fe72 	bl	80143c0 <etharp_request>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 80136dc:	687b      	ldr	r3, [r7, #4]
 80136de:	3301      	adds	r3, #1
 80136e0:	607b      	str	r3, [r7, #4]
 80136e2:	687b      	ldr	r3, [r7, #4]
 80136e4:	2b09      	cmp	r3, #9
 80136e6:	f77f af65 	ble.w	80135b4 <etharp_tmr+0xc>
      }
    }
  }
}
 80136ea:	bf00      	nop
 80136ec:	bf00      	nop
 80136ee:	3708      	adds	r7, #8
 80136f0:	46bd      	mov	sp, r7
 80136f2:	bd80      	pop	{r7, pc}
 80136f4:	24007e58 	.word	0x24007e58

080136f8 <etharp_find_entry>:
 * @return The ARP entry index that matched or is created, ERR_MEM if no
 * entry is found or could be recycled.
 */
static s16_t
etharp_find_entry(const ip4_addr_t *ipaddr, u8_t flags, struct netif *netif)
{
 80136f8:	b580      	push	{r7, lr}
 80136fa:	b08a      	sub	sp, #40	@ 0x28
 80136fc:	af00      	add	r7, sp, #0
 80136fe:	60f8      	str	r0, [r7, #12]
 8013700:	460b      	mov	r3, r1
 8013702:	607a      	str	r2, [r7, #4]
 8013704:	72fb      	strb	r3, [r7, #11]
  s16_t old_pending = ARP_TABLE_SIZE, old_stable = ARP_TABLE_SIZE;
 8013706:	230a      	movs	r3, #10
 8013708:	84fb      	strh	r3, [r7, #38]	@ 0x26
 801370a:	230a      	movs	r3, #10
 801370c:	84bb      	strh	r3, [r7, #36]	@ 0x24
  s16_t empty = ARP_TABLE_SIZE;
 801370e:	230a      	movs	r3, #10
 8013710:	847b      	strh	r3, [r7, #34]	@ 0x22
  s16_t i = 0;
 8013712:	2300      	movs	r3, #0
 8013714:	843b      	strh	r3, [r7, #32]
  /* oldest entry with packets on queue */
  s16_t old_queue = ARP_TABLE_SIZE;
 8013716:	230a      	movs	r3, #10
 8013718:	83fb      	strh	r3, [r7, #30]
  /* its age */
  u16_t age_queue = 0, age_pending = 0, age_stable = 0;
 801371a:	2300      	movs	r3, #0
 801371c:	83bb      	strh	r3, [r7, #28]
 801371e:	2300      	movs	r3, #0
 8013720:	837b      	strh	r3, [r7, #26]
 8013722:	2300      	movs	r3, #0
 8013724:	833b      	strh	r3, [r7, #24]
   * 4) remember the oldest pending entry with queued packets (if any)
   * 5) search for a matching IP entry, either pending or stable
   *    until 5 matches, or all entries are searched for.
   */

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8013726:	2300      	movs	r3, #0
 8013728:	843b      	strh	r3, [r7, #32]
 801372a:	e0ae      	b.n	801388a <etharp_find_entry+0x192>
    u8_t state = arp_table[i].state;
 801372c:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8013730:	49a6      	ldr	r1, [pc, #664]	@ (80139cc <etharp_find_entry+0x2d4>)
 8013732:	4613      	mov	r3, r2
 8013734:	005b      	lsls	r3, r3, #1
 8013736:	4413      	add	r3, r2
 8013738:	00db      	lsls	r3, r3, #3
 801373a:	440b      	add	r3, r1
 801373c:	3314      	adds	r3, #20
 801373e:	781b      	ldrb	r3, [r3, #0]
 8013740:	75fb      	strb	r3, [r7, #23]
    /* no empty entry found yet and now we do find one? */
    if ((empty == ARP_TABLE_SIZE) && (state == ETHARP_STATE_EMPTY)) {
 8013742:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 8013746:	2b0a      	cmp	r3, #10
 8013748:	d105      	bne.n	8013756 <etharp_find_entry+0x5e>
 801374a:	7dfb      	ldrb	r3, [r7, #23]
 801374c:	2b00      	cmp	r3, #0
 801374e:	d102      	bne.n	8013756 <etharp_find_entry+0x5e>
      LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_find_entry: found empty entry %d\n", (int)i));
      /* remember first empty entry */
      empty = i;
 8013750:	8c3b      	ldrh	r3, [r7, #32]
 8013752:	847b      	strh	r3, [r7, #34]	@ 0x22
 8013754:	e095      	b.n	8013882 <etharp_find_entry+0x18a>
    } else if (state != ETHARP_STATE_EMPTY) {
 8013756:	7dfb      	ldrb	r3, [r7, #23]
 8013758:	2b00      	cmp	r3, #0
 801375a:	f000 8092 	beq.w	8013882 <etharp_find_entry+0x18a>
      LWIP_ASSERT("state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE",
 801375e:	7dfb      	ldrb	r3, [r7, #23]
 8013760:	2b01      	cmp	r3, #1
 8013762:	d009      	beq.n	8013778 <etharp_find_entry+0x80>
 8013764:	7dfb      	ldrb	r3, [r7, #23]
 8013766:	2b01      	cmp	r3, #1
 8013768:	d806      	bhi.n	8013778 <etharp_find_entry+0x80>
 801376a:	4b99      	ldr	r3, [pc, #612]	@ (80139d0 <etharp_find_entry+0x2d8>)
 801376c:	f240 1223 	movw	r2, #291	@ 0x123
 8013770:	4998      	ldr	r1, [pc, #608]	@ (80139d4 <etharp_find_entry+0x2dc>)
 8013772:	4899      	ldr	r0, [pc, #612]	@ (80139d8 <etharp_find_entry+0x2e0>)
 8013774:	f003 f892 	bl	801689c <iprintf>
                  state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE);
      /* if given, does IP address match IP address in ARP entry? */
      if (ipaddr && ip4_addr_cmp(ipaddr, &arp_table[i].ipaddr)
 8013778:	68fb      	ldr	r3, [r7, #12]
 801377a:	2b00      	cmp	r3, #0
 801377c:	d020      	beq.n	80137c0 <etharp_find_entry+0xc8>
 801377e:	68fb      	ldr	r3, [r7, #12]
 8013780:	6819      	ldr	r1, [r3, #0]
 8013782:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8013786:	4891      	ldr	r0, [pc, #580]	@ (80139cc <etharp_find_entry+0x2d4>)
 8013788:	4613      	mov	r3, r2
 801378a:	005b      	lsls	r3, r3, #1
 801378c:	4413      	add	r3, r2
 801378e:	00db      	lsls	r3, r3, #3
 8013790:	4403      	add	r3, r0
 8013792:	3304      	adds	r3, #4
 8013794:	681b      	ldr	r3, [r3, #0]
 8013796:	4299      	cmp	r1, r3
 8013798:	d112      	bne.n	80137c0 <etharp_find_entry+0xc8>
#if ETHARP_TABLE_MATCH_NETIF
          && ((netif == NULL) || (netif == arp_table[i].netif))
 801379a:	687b      	ldr	r3, [r7, #4]
 801379c:	2b00      	cmp	r3, #0
 801379e:	d00c      	beq.n	80137ba <etharp_find_entry+0xc2>
 80137a0:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80137a4:	4989      	ldr	r1, [pc, #548]	@ (80139cc <etharp_find_entry+0x2d4>)
 80137a6:	4613      	mov	r3, r2
 80137a8:	005b      	lsls	r3, r3, #1
 80137aa:	4413      	add	r3, r2
 80137ac:	00db      	lsls	r3, r3, #3
 80137ae:	440b      	add	r3, r1
 80137b0:	3308      	adds	r3, #8
 80137b2:	681b      	ldr	r3, [r3, #0]
 80137b4:	687a      	ldr	r2, [r7, #4]
 80137b6:	429a      	cmp	r2, r3
 80137b8:	d102      	bne.n	80137c0 <etharp_find_entry+0xc8>
#endif /* ETHARP_TABLE_MATCH_NETIF */
         ) {
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: found matching entry %d\n", (int)i));
        /* found exact IP address match, simply bail out */
        return i;
 80137ba:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 80137be:	e100      	b.n	80139c2 <etharp_find_entry+0x2ca>
      }
      /* pending entry? */
      if (state == ETHARP_STATE_PENDING) {
 80137c0:	7dfb      	ldrb	r3, [r7, #23]
 80137c2:	2b01      	cmp	r3, #1
 80137c4:	d140      	bne.n	8013848 <etharp_find_entry+0x150>
        /* pending with queued packets? */
        if (arp_table[i].q != NULL) {
 80137c6:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80137ca:	4980      	ldr	r1, [pc, #512]	@ (80139cc <etharp_find_entry+0x2d4>)
 80137cc:	4613      	mov	r3, r2
 80137ce:	005b      	lsls	r3, r3, #1
 80137d0:	4413      	add	r3, r2
 80137d2:	00db      	lsls	r3, r3, #3
 80137d4:	440b      	add	r3, r1
 80137d6:	681b      	ldr	r3, [r3, #0]
 80137d8:	2b00      	cmp	r3, #0
 80137da:	d01a      	beq.n	8013812 <etharp_find_entry+0x11a>
          if (arp_table[i].ctime >= age_queue) {
 80137dc:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80137e0:	497a      	ldr	r1, [pc, #488]	@ (80139cc <etharp_find_entry+0x2d4>)
 80137e2:	4613      	mov	r3, r2
 80137e4:	005b      	lsls	r3, r3, #1
 80137e6:	4413      	add	r3, r2
 80137e8:	00db      	lsls	r3, r3, #3
 80137ea:	440b      	add	r3, r1
 80137ec:	3312      	adds	r3, #18
 80137ee:	881b      	ldrh	r3, [r3, #0]
 80137f0:	8bba      	ldrh	r2, [r7, #28]
 80137f2:	429a      	cmp	r2, r3
 80137f4:	d845      	bhi.n	8013882 <etharp_find_entry+0x18a>
            old_queue = i;
 80137f6:	8c3b      	ldrh	r3, [r7, #32]
 80137f8:	83fb      	strh	r3, [r7, #30]
            age_queue = arp_table[i].ctime;
 80137fa:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80137fe:	4973      	ldr	r1, [pc, #460]	@ (80139cc <etharp_find_entry+0x2d4>)
 8013800:	4613      	mov	r3, r2
 8013802:	005b      	lsls	r3, r3, #1
 8013804:	4413      	add	r3, r2
 8013806:	00db      	lsls	r3, r3, #3
 8013808:	440b      	add	r3, r1
 801380a:	3312      	adds	r3, #18
 801380c:	881b      	ldrh	r3, [r3, #0]
 801380e:	83bb      	strh	r3, [r7, #28]
 8013810:	e037      	b.n	8013882 <etharp_find_entry+0x18a>
          }
        } else
          /* pending without queued packets? */
        {
          if (arp_table[i].ctime >= age_pending) {
 8013812:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8013816:	496d      	ldr	r1, [pc, #436]	@ (80139cc <etharp_find_entry+0x2d4>)
 8013818:	4613      	mov	r3, r2
 801381a:	005b      	lsls	r3, r3, #1
 801381c:	4413      	add	r3, r2
 801381e:	00db      	lsls	r3, r3, #3
 8013820:	440b      	add	r3, r1
 8013822:	3312      	adds	r3, #18
 8013824:	881b      	ldrh	r3, [r3, #0]
 8013826:	8b7a      	ldrh	r2, [r7, #26]
 8013828:	429a      	cmp	r2, r3
 801382a:	d82a      	bhi.n	8013882 <etharp_find_entry+0x18a>
            old_pending = i;
 801382c:	8c3b      	ldrh	r3, [r7, #32]
 801382e:	84fb      	strh	r3, [r7, #38]	@ 0x26
            age_pending = arp_table[i].ctime;
 8013830:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8013834:	4965      	ldr	r1, [pc, #404]	@ (80139cc <etharp_find_entry+0x2d4>)
 8013836:	4613      	mov	r3, r2
 8013838:	005b      	lsls	r3, r3, #1
 801383a:	4413      	add	r3, r2
 801383c:	00db      	lsls	r3, r3, #3
 801383e:	440b      	add	r3, r1
 8013840:	3312      	adds	r3, #18
 8013842:	881b      	ldrh	r3, [r3, #0]
 8013844:	837b      	strh	r3, [r7, #26]
 8013846:	e01c      	b.n	8013882 <etharp_find_entry+0x18a>
          }
        }
        /* stable entry? */
      } else if (state >= ETHARP_STATE_STABLE) {
 8013848:	7dfb      	ldrb	r3, [r7, #23]
 801384a:	2b01      	cmp	r3, #1
 801384c:	d919      	bls.n	8013882 <etharp_find_entry+0x18a>
        /* don't record old_stable for static entries since they never expire */
        if (state < ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
        {
          /* remember entry with oldest stable entry in oldest, its age in maxtime */
          if (arp_table[i].ctime >= age_stable) {
 801384e:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8013852:	495e      	ldr	r1, [pc, #376]	@ (80139cc <etharp_find_entry+0x2d4>)
 8013854:	4613      	mov	r3, r2
 8013856:	005b      	lsls	r3, r3, #1
 8013858:	4413      	add	r3, r2
 801385a:	00db      	lsls	r3, r3, #3
 801385c:	440b      	add	r3, r1
 801385e:	3312      	adds	r3, #18
 8013860:	881b      	ldrh	r3, [r3, #0]
 8013862:	8b3a      	ldrh	r2, [r7, #24]
 8013864:	429a      	cmp	r2, r3
 8013866:	d80c      	bhi.n	8013882 <etharp_find_entry+0x18a>
            old_stable = i;
 8013868:	8c3b      	ldrh	r3, [r7, #32]
 801386a:	84bb      	strh	r3, [r7, #36]	@ 0x24
            age_stable = arp_table[i].ctime;
 801386c:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8013870:	4956      	ldr	r1, [pc, #344]	@ (80139cc <etharp_find_entry+0x2d4>)
 8013872:	4613      	mov	r3, r2
 8013874:	005b      	lsls	r3, r3, #1
 8013876:	4413      	add	r3, r2
 8013878:	00db      	lsls	r3, r3, #3
 801387a:	440b      	add	r3, r1
 801387c:	3312      	adds	r3, #18
 801387e:	881b      	ldrh	r3, [r3, #0]
 8013880:	833b      	strh	r3, [r7, #24]
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8013882:	8c3b      	ldrh	r3, [r7, #32]
 8013884:	3301      	adds	r3, #1
 8013886:	b29b      	uxth	r3, r3
 8013888:	843b      	strh	r3, [r7, #32]
 801388a:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 801388e:	2b09      	cmp	r3, #9
 8013890:	f77f af4c 	ble.w	801372c <etharp_find_entry+0x34>
    }
  }
  /* { we have no match } => try to create a new entry */

  /* don't create new entry, only search? */
  if (((flags & ETHARP_FLAG_FIND_ONLY) != 0) ||
 8013894:	7afb      	ldrb	r3, [r7, #11]
 8013896:	f003 0302 	and.w	r3, r3, #2
 801389a:	2b00      	cmp	r3, #0
 801389c:	d108      	bne.n	80138b0 <etharp_find_entry+0x1b8>
 801389e:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 80138a2:	2b0a      	cmp	r3, #10
 80138a4:	d107      	bne.n	80138b6 <etharp_find_entry+0x1be>
      /* or no empty entry found and not allowed to recycle? */
      ((empty == ARP_TABLE_SIZE) && ((flags & ETHARP_FLAG_TRY_HARD) == 0))) {
 80138a6:	7afb      	ldrb	r3, [r7, #11]
 80138a8:	f003 0301 	and.w	r3, r3, #1
 80138ac:	2b00      	cmp	r3, #0
 80138ae:	d102      	bne.n	80138b6 <etharp_find_entry+0x1be>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty entry found and not allowed to recycle\n"));
    return (s16_t)ERR_MEM;
 80138b0:	f04f 33ff 	mov.w	r3, #4294967295
 80138b4:	e085      	b.n	80139c2 <etharp_find_entry+0x2ca>
   *
   * { ETHARP_FLAG_TRY_HARD is set at this point }
   */

  /* 1) empty entry available? */
  if (empty < ARP_TABLE_SIZE) {
 80138b6:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 80138ba:	2b09      	cmp	r3, #9
 80138bc:	dc02      	bgt.n	80138c4 <etharp_find_entry+0x1cc>
    i = empty;
 80138be:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80138c0:	843b      	strh	r3, [r7, #32]
 80138c2:	e039      	b.n	8013938 <etharp_find_entry+0x240>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting empty entry %d\n", (int)i));
  } else {
    /* 2) found recyclable stable entry? */
    if (old_stable < ARP_TABLE_SIZE) {
 80138c4:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 80138c8:	2b09      	cmp	r3, #9
 80138ca:	dc14      	bgt.n	80138f6 <etharp_find_entry+0x1fe>
      /* recycle oldest stable*/
      i = old_stable;
 80138cc:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80138ce:	843b      	strh	r3, [r7, #32]
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest stable entry %d\n", (int)i));
      /* no queued packets should exist on stable entries */
      LWIP_ASSERT("arp_table[i].q == NULL", arp_table[i].q == NULL);
 80138d0:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80138d4:	493d      	ldr	r1, [pc, #244]	@ (80139cc <etharp_find_entry+0x2d4>)
 80138d6:	4613      	mov	r3, r2
 80138d8:	005b      	lsls	r3, r3, #1
 80138da:	4413      	add	r3, r2
 80138dc:	00db      	lsls	r3, r3, #3
 80138de:	440b      	add	r3, r1
 80138e0:	681b      	ldr	r3, [r3, #0]
 80138e2:	2b00      	cmp	r3, #0
 80138e4:	d018      	beq.n	8013918 <etharp_find_entry+0x220>
 80138e6:	4b3a      	ldr	r3, [pc, #232]	@ (80139d0 <etharp_find_entry+0x2d8>)
 80138e8:	f240 126d 	movw	r2, #365	@ 0x16d
 80138ec:	493b      	ldr	r1, [pc, #236]	@ (80139dc <etharp_find_entry+0x2e4>)
 80138ee:	483a      	ldr	r0, [pc, #232]	@ (80139d8 <etharp_find_entry+0x2e0>)
 80138f0:	f002 ffd4 	bl	801689c <iprintf>
 80138f4:	e010      	b.n	8013918 <etharp_find_entry+0x220>
      /* 3) found recyclable pending entry without queued packets? */
    } else if (old_pending < ARP_TABLE_SIZE) {
 80138f6:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	@ 0x26
 80138fa:	2b09      	cmp	r3, #9
 80138fc:	dc02      	bgt.n	8013904 <etharp_find_entry+0x20c>
      /* recycle oldest pending */
      i = old_pending;
 80138fe:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8013900:	843b      	strh	r3, [r7, #32]
 8013902:	e009      	b.n	8013918 <etharp_find_entry+0x220>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %d (without queue)\n", (int)i));
      /* 4) found recyclable pending entry with queued packets? */
    } else if (old_queue < ARP_TABLE_SIZE) {
 8013904:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8013908:	2b09      	cmp	r3, #9
 801390a:	dc02      	bgt.n	8013912 <etharp_find_entry+0x21a>
      /* recycle oldest pending (queued packets are free in etharp_free_entry) */
      i = old_queue;
 801390c:	8bfb      	ldrh	r3, [r7, #30]
 801390e:	843b      	strh	r3, [r7, #32]
 8013910:	e002      	b.n	8013918 <etharp_find_entry+0x220>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %d, freeing packet queue %p\n", (int)i, (void *)(arp_table[i].q)));
      /* no empty or recyclable entries found */
    } else {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty or recyclable entries found\n"));
      return (s16_t)ERR_MEM;
 8013912:	f04f 33ff 	mov.w	r3, #4294967295
 8013916:	e054      	b.n	80139c2 <etharp_find_entry+0x2ca>
    }

    /* { empty or recyclable entry found } */
    LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 8013918:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 801391c:	2b09      	cmp	r3, #9
 801391e:	dd06      	ble.n	801392e <etharp_find_entry+0x236>
 8013920:	4b2b      	ldr	r3, [pc, #172]	@ (80139d0 <etharp_find_entry+0x2d8>)
 8013922:	f240 127f 	movw	r2, #383	@ 0x17f
 8013926:	492e      	ldr	r1, [pc, #184]	@ (80139e0 <etharp_find_entry+0x2e8>)
 8013928:	482b      	ldr	r0, [pc, #172]	@ (80139d8 <etharp_find_entry+0x2e0>)
 801392a:	f002 ffb7 	bl	801689c <iprintf>
    etharp_free_entry(i);
 801392e:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8013932:	4618      	mov	r0, r3
 8013934:	f7ff fe06 	bl	8013544 <etharp_free_entry>
  }

  LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 8013938:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 801393c:	2b09      	cmp	r3, #9
 801393e:	dd06      	ble.n	801394e <etharp_find_entry+0x256>
 8013940:	4b23      	ldr	r3, [pc, #140]	@ (80139d0 <etharp_find_entry+0x2d8>)
 8013942:	f240 1283 	movw	r2, #387	@ 0x183
 8013946:	4926      	ldr	r1, [pc, #152]	@ (80139e0 <etharp_find_entry+0x2e8>)
 8013948:	4823      	ldr	r0, [pc, #140]	@ (80139d8 <etharp_find_entry+0x2e0>)
 801394a:	f002 ffa7 	bl	801689c <iprintf>
  LWIP_ASSERT("arp_table[i].state == ETHARP_STATE_EMPTY",
 801394e:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8013952:	491e      	ldr	r1, [pc, #120]	@ (80139cc <etharp_find_entry+0x2d4>)
 8013954:	4613      	mov	r3, r2
 8013956:	005b      	lsls	r3, r3, #1
 8013958:	4413      	add	r3, r2
 801395a:	00db      	lsls	r3, r3, #3
 801395c:	440b      	add	r3, r1
 801395e:	3314      	adds	r3, #20
 8013960:	781b      	ldrb	r3, [r3, #0]
 8013962:	2b00      	cmp	r3, #0
 8013964:	d006      	beq.n	8013974 <etharp_find_entry+0x27c>
 8013966:	4b1a      	ldr	r3, [pc, #104]	@ (80139d0 <etharp_find_entry+0x2d8>)
 8013968:	f44f 72c2 	mov.w	r2, #388	@ 0x184
 801396c:	491d      	ldr	r1, [pc, #116]	@ (80139e4 <etharp_find_entry+0x2ec>)
 801396e:	481a      	ldr	r0, [pc, #104]	@ (80139d8 <etharp_find_entry+0x2e0>)
 8013970:	f002 ff94 	bl	801689c <iprintf>
              arp_table[i].state == ETHARP_STATE_EMPTY);

  /* IP address given? */
  if (ipaddr != NULL) {
 8013974:	68fb      	ldr	r3, [r7, #12]
 8013976:	2b00      	cmp	r3, #0
 8013978:	d00b      	beq.n	8013992 <etharp_find_entry+0x29a>
    /* set IP address */
    ip4_addr_copy(arp_table[i].ipaddr, *ipaddr);
 801397a:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801397e:	68fb      	ldr	r3, [r7, #12]
 8013980:	6819      	ldr	r1, [r3, #0]
 8013982:	4812      	ldr	r0, [pc, #72]	@ (80139cc <etharp_find_entry+0x2d4>)
 8013984:	4613      	mov	r3, r2
 8013986:	005b      	lsls	r3, r3, #1
 8013988:	4413      	add	r3, r2
 801398a:	00db      	lsls	r3, r3, #3
 801398c:	4403      	add	r3, r0
 801398e:	3304      	adds	r3, #4
 8013990:	6019      	str	r1, [r3, #0]
  }
  arp_table[i].ctime = 0;
 8013992:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8013996:	490d      	ldr	r1, [pc, #52]	@ (80139cc <etharp_find_entry+0x2d4>)
 8013998:	4613      	mov	r3, r2
 801399a:	005b      	lsls	r3, r3, #1
 801399c:	4413      	add	r3, r2
 801399e:	00db      	lsls	r3, r3, #3
 80139a0:	440b      	add	r3, r1
 80139a2:	3312      	adds	r3, #18
 80139a4:	2200      	movs	r2, #0
 80139a6:	801a      	strh	r2, [r3, #0]
#if ETHARP_TABLE_MATCH_NETIF
  arp_table[i].netif = netif;
 80139a8:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80139ac:	4907      	ldr	r1, [pc, #28]	@ (80139cc <etharp_find_entry+0x2d4>)
 80139ae:	4613      	mov	r3, r2
 80139b0:	005b      	lsls	r3, r3, #1
 80139b2:	4413      	add	r3, r2
 80139b4:	00db      	lsls	r3, r3, #3
 80139b6:	440b      	add	r3, r1
 80139b8:	3308      	adds	r3, #8
 80139ba:	687a      	ldr	r2, [r7, #4]
 80139bc:	601a      	str	r2, [r3, #0]
#endif /* ETHARP_TABLE_MATCH_NETIF */
  return (s16_t)i;
 80139be:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
}
 80139c2:	4618      	mov	r0, r3
 80139c4:	3728      	adds	r7, #40	@ 0x28
 80139c6:	46bd      	mov	sp, r7
 80139c8:	bd80      	pop	{r7, pc}
 80139ca:	bf00      	nop
 80139cc:	24007e58 	.word	0x24007e58
 80139d0:	0801a0ac 	.word	0x0801a0ac
 80139d4:	0801a0e4 	.word	0x0801a0e4
 80139d8:	0801a124 	.word	0x0801a124
 80139dc:	0801a14c 	.word	0x0801a14c
 80139e0:	0801a164 	.word	0x0801a164
 80139e4:	0801a178 	.word	0x0801a178

080139e8 <etharp_update_arp_entry>:
 *
 * @see pbuf_free()
 */
static err_t
etharp_update_arp_entry(struct netif *netif, const ip4_addr_t *ipaddr, struct eth_addr *ethaddr, u8_t flags)
{
 80139e8:	b580      	push	{r7, lr}
 80139ea:	b088      	sub	sp, #32
 80139ec:	af02      	add	r7, sp, #8
 80139ee:	60f8      	str	r0, [r7, #12]
 80139f0:	60b9      	str	r1, [r7, #8]
 80139f2:	607a      	str	r2, [r7, #4]
 80139f4:	70fb      	strb	r3, [r7, #3]
  s16_t i;
  LWIP_ASSERT("netif->hwaddr_len == ETH_HWADDR_LEN", netif->hwaddr_len == ETH_HWADDR_LEN);
 80139f6:	68fb      	ldr	r3, [r7, #12]
 80139f8:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 80139fc:	2b06      	cmp	r3, #6
 80139fe:	d006      	beq.n	8013a0e <etharp_update_arp_entry+0x26>
 8013a00:	4b48      	ldr	r3, [pc, #288]	@ (8013b24 <etharp_update_arp_entry+0x13c>)
 8013a02:	f240 12a9 	movw	r2, #425	@ 0x1a9
 8013a06:	4948      	ldr	r1, [pc, #288]	@ (8013b28 <etharp_update_arp_entry+0x140>)
 8013a08:	4848      	ldr	r0, [pc, #288]	@ (8013b2c <etharp_update_arp_entry+0x144>)
 8013a0a:	f002 ff47 	bl	801689c <iprintf>
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: %"U16_F".%"U16_F".%"U16_F".%"U16_F" - %02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F"\n",
              ip4_addr1_16(ipaddr), ip4_addr2_16(ipaddr), ip4_addr3_16(ipaddr), ip4_addr4_16(ipaddr),
              (u16_t)ethaddr->addr[0], (u16_t)ethaddr->addr[1], (u16_t)ethaddr->addr[2],
              (u16_t)ethaddr->addr[3], (u16_t)ethaddr->addr[4], (u16_t)ethaddr->addr[5]));
  /* non-unicast address? */
  if (ip4_addr_isany(ipaddr) ||
 8013a0e:	68bb      	ldr	r3, [r7, #8]
 8013a10:	2b00      	cmp	r3, #0
 8013a12:	d012      	beq.n	8013a3a <etharp_update_arp_entry+0x52>
 8013a14:	68bb      	ldr	r3, [r7, #8]
 8013a16:	681b      	ldr	r3, [r3, #0]
 8013a18:	2b00      	cmp	r3, #0
 8013a1a:	d00e      	beq.n	8013a3a <etharp_update_arp_entry+0x52>
      ip4_addr_isbroadcast(ipaddr, netif) ||
 8013a1c:	68bb      	ldr	r3, [r7, #8]
 8013a1e:	681b      	ldr	r3, [r3, #0]
 8013a20:	68f9      	ldr	r1, [r7, #12]
 8013a22:	4618      	mov	r0, r3
 8013a24:	f001 f92c 	bl	8014c80 <ip4_addr_isbroadcast_u32>
 8013a28:	4603      	mov	r3, r0
  if (ip4_addr_isany(ipaddr) ||
 8013a2a:	2b00      	cmp	r3, #0
 8013a2c:	d105      	bne.n	8013a3a <etharp_update_arp_entry+0x52>
      ip4_addr_ismulticast(ipaddr)) {
 8013a2e:	68bb      	ldr	r3, [r7, #8]
 8013a30:	681b      	ldr	r3, [r3, #0]
 8013a32:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
      ip4_addr_isbroadcast(ipaddr, netif) ||
 8013a36:	2be0      	cmp	r3, #224	@ 0xe0
 8013a38:	d102      	bne.n	8013a40 <etharp_update_arp_entry+0x58>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 8013a3a:	f06f 030f 	mvn.w	r3, #15
 8013a3e:	e06c      	b.n	8013b1a <etharp_update_arp_entry+0x132>
  }
  /* find or create ARP entry */
  i = etharp_find_entry(ipaddr, flags, netif);
 8013a40:	78fb      	ldrb	r3, [r7, #3]
 8013a42:	68fa      	ldr	r2, [r7, #12]
 8013a44:	4619      	mov	r1, r3
 8013a46:	68b8      	ldr	r0, [r7, #8]
 8013a48:	f7ff fe56 	bl	80136f8 <etharp_find_entry>
 8013a4c:	4603      	mov	r3, r0
 8013a4e:	82fb      	strh	r3, [r7, #22]
  /* bail out if no entry could be found */
  if (i < 0) {
 8013a50:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8013a54:	2b00      	cmp	r3, #0
 8013a56:	da02      	bge.n	8013a5e <etharp_update_arp_entry+0x76>
    return (err_t)i;
 8013a58:	8afb      	ldrh	r3, [r7, #22]
 8013a5a:	b25b      	sxtb	r3, r3
 8013a5c:	e05d      	b.n	8013b1a <etharp_update_arp_entry+0x132>
    return ERR_VAL;
  } else
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
  {
    /* mark it stable */
    arp_table[i].state = ETHARP_STATE_STABLE;
 8013a5e:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8013a62:	4933      	ldr	r1, [pc, #204]	@ (8013b30 <etharp_update_arp_entry+0x148>)
 8013a64:	4613      	mov	r3, r2
 8013a66:	005b      	lsls	r3, r3, #1
 8013a68:	4413      	add	r3, r2
 8013a6a:	00db      	lsls	r3, r3, #3
 8013a6c:	440b      	add	r3, r1
 8013a6e:	3314      	adds	r3, #20
 8013a70:	2202      	movs	r2, #2
 8013a72:	701a      	strb	r2, [r3, #0]
  }

  /* record network interface */
  arp_table[i].netif = netif;
 8013a74:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8013a78:	492d      	ldr	r1, [pc, #180]	@ (8013b30 <etharp_update_arp_entry+0x148>)
 8013a7a:	4613      	mov	r3, r2
 8013a7c:	005b      	lsls	r3, r3, #1
 8013a7e:	4413      	add	r3, r2
 8013a80:	00db      	lsls	r3, r3, #3
 8013a82:	440b      	add	r3, r1
 8013a84:	3308      	adds	r3, #8
 8013a86:	68fa      	ldr	r2, [r7, #12]
 8013a88:	601a      	str	r2, [r3, #0]
  /* insert in SNMP ARP index tree */
  mib2_add_arp_entry(netif, &arp_table[i].ipaddr);

  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: updating stable entry %"S16_F"\n", i));
  /* update address */
  SMEMCPY(&arp_table[i].ethaddr, ethaddr, ETH_HWADDR_LEN);
 8013a8a:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8013a8e:	4613      	mov	r3, r2
 8013a90:	005b      	lsls	r3, r3, #1
 8013a92:	4413      	add	r3, r2
 8013a94:	00db      	lsls	r3, r3, #3
 8013a96:	3308      	adds	r3, #8
 8013a98:	4a25      	ldr	r2, [pc, #148]	@ (8013b30 <etharp_update_arp_entry+0x148>)
 8013a9a:	4413      	add	r3, r2
 8013a9c:	3304      	adds	r3, #4
 8013a9e:	2206      	movs	r2, #6
 8013aa0:	6879      	ldr	r1, [r7, #4]
 8013aa2:	4618      	mov	r0, r3
 8013aa4:	f003 f953 	bl	8016d4e <memcpy>
  /* reset time stamp */
  arp_table[i].ctime = 0;
 8013aa8:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8013aac:	4920      	ldr	r1, [pc, #128]	@ (8013b30 <etharp_update_arp_entry+0x148>)
 8013aae:	4613      	mov	r3, r2
 8013ab0:	005b      	lsls	r3, r3, #1
 8013ab2:	4413      	add	r3, r2
 8013ab4:	00db      	lsls	r3, r3, #3
 8013ab6:	440b      	add	r3, r1
 8013ab8:	3312      	adds	r3, #18
 8013aba:	2200      	movs	r2, #0
 8013abc:	801a      	strh	r2, [r3, #0]
    /* get the packet pointer */
    p = q->p;
    /* now queue entry can be freed */
    memp_free(MEMP_ARP_QUEUE, q);
#else /* ARP_QUEUEING */
  if (arp_table[i].q != NULL) {
 8013abe:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8013ac2:	491b      	ldr	r1, [pc, #108]	@ (8013b30 <etharp_update_arp_entry+0x148>)
 8013ac4:	4613      	mov	r3, r2
 8013ac6:	005b      	lsls	r3, r3, #1
 8013ac8:	4413      	add	r3, r2
 8013aca:	00db      	lsls	r3, r3, #3
 8013acc:	440b      	add	r3, r1
 8013ace:	681b      	ldr	r3, [r3, #0]
 8013ad0:	2b00      	cmp	r3, #0
 8013ad2:	d021      	beq.n	8013b18 <etharp_update_arp_entry+0x130>
    struct pbuf *p = arp_table[i].q;
 8013ad4:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8013ad8:	4915      	ldr	r1, [pc, #84]	@ (8013b30 <etharp_update_arp_entry+0x148>)
 8013ada:	4613      	mov	r3, r2
 8013adc:	005b      	lsls	r3, r3, #1
 8013ade:	4413      	add	r3, r2
 8013ae0:	00db      	lsls	r3, r3, #3
 8013ae2:	440b      	add	r3, r1
 8013ae4:	681b      	ldr	r3, [r3, #0]
 8013ae6:	613b      	str	r3, [r7, #16]
    arp_table[i].q = NULL;
 8013ae8:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8013aec:	4910      	ldr	r1, [pc, #64]	@ (8013b30 <etharp_update_arp_entry+0x148>)
 8013aee:	4613      	mov	r3, r2
 8013af0:	005b      	lsls	r3, r3, #1
 8013af2:	4413      	add	r3, r2
 8013af4:	00db      	lsls	r3, r3, #3
 8013af6:	440b      	add	r3, r1
 8013af8:	2200      	movs	r2, #0
 8013afa:	601a      	str	r2, [r3, #0]
#endif /* ARP_QUEUEING */
    /* send the queued IP packet */
    ethernet_output(netif, p, (struct eth_addr *)(netif->hwaddr), ethaddr, ETHTYPE_IP);
 8013afc:	68fb      	ldr	r3, [r7, #12]
 8013afe:	f103 0226 	add.w	r2, r3, #38	@ 0x26
 8013b02:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8013b06:	9300      	str	r3, [sp, #0]
 8013b08:	687b      	ldr	r3, [r7, #4]
 8013b0a:	6939      	ldr	r1, [r7, #16]
 8013b0c:	68f8      	ldr	r0, [r7, #12]
 8013b0e:	f002 f971 	bl	8015df4 <ethernet_output>
    /* free the queued IP packet */
    pbuf_free(p);
 8013b12:	6938      	ldr	r0, [r7, #16]
 8013b14:	f7f9 fa60 	bl	800cfd8 <pbuf_free>
  }
  return ERR_OK;
 8013b18:	2300      	movs	r3, #0
}
 8013b1a:	4618      	mov	r0, r3
 8013b1c:	3718      	adds	r7, #24
 8013b1e:	46bd      	mov	sp, r7
 8013b20:	bd80      	pop	{r7, pc}
 8013b22:	bf00      	nop
 8013b24:	0801a0ac 	.word	0x0801a0ac
 8013b28:	0801a1a4 	.word	0x0801a1a4
 8013b2c:	0801a124 	.word	0x0801a124
 8013b30:	24007e58 	.word	0x24007e58

08013b34 <etharp_cleanup_netif>:
 *
 * @param netif points to a network interface
 */
void
etharp_cleanup_netif(struct netif *netif)
{
 8013b34:	b580      	push	{r7, lr}
 8013b36:	b084      	sub	sp, #16
 8013b38:	af00      	add	r7, sp, #0
 8013b3a:	6078      	str	r0, [r7, #4]
  int i;

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8013b3c:	2300      	movs	r3, #0
 8013b3e:	60fb      	str	r3, [r7, #12]
 8013b40:	e01e      	b.n	8013b80 <etharp_cleanup_netif+0x4c>
    u8_t state = arp_table[i].state;
 8013b42:	4913      	ldr	r1, [pc, #76]	@ (8013b90 <etharp_cleanup_netif+0x5c>)
 8013b44:	68fa      	ldr	r2, [r7, #12]
 8013b46:	4613      	mov	r3, r2
 8013b48:	005b      	lsls	r3, r3, #1
 8013b4a:	4413      	add	r3, r2
 8013b4c:	00db      	lsls	r3, r3, #3
 8013b4e:	440b      	add	r3, r1
 8013b50:	3314      	adds	r3, #20
 8013b52:	781b      	ldrb	r3, [r3, #0]
 8013b54:	72fb      	strb	r3, [r7, #11]
    if ((state != ETHARP_STATE_EMPTY) && (arp_table[i].netif == netif)) {
 8013b56:	7afb      	ldrb	r3, [r7, #11]
 8013b58:	2b00      	cmp	r3, #0
 8013b5a:	d00e      	beq.n	8013b7a <etharp_cleanup_netif+0x46>
 8013b5c:	490c      	ldr	r1, [pc, #48]	@ (8013b90 <etharp_cleanup_netif+0x5c>)
 8013b5e:	68fa      	ldr	r2, [r7, #12]
 8013b60:	4613      	mov	r3, r2
 8013b62:	005b      	lsls	r3, r3, #1
 8013b64:	4413      	add	r3, r2
 8013b66:	00db      	lsls	r3, r3, #3
 8013b68:	440b      	add	r3, r1
 8013b6a:	3308      	adds	r3, #8
 8013b6c:	681b      	ldr	r3, [r3, #0]
 8013b6e:	687a      	ldr	r2, [r7, #4]
 8013b70:	429a      	cmp	r2, r3
 8013b72:	d102      	bne.n	8013b7a <etharp_cleanup_netif+0x46>
      etharp_free_entry(i);
 8013b74:	68f8      	ldr	r0, [r7, #12]
 8013b76:	f7ff fce5 	bl	8013544 <etharp_free_entry>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8013b7a:	68fb      	ldr	r3, [r7, #12]
 8013b7c:	3301      	adds	r3, #1
 8013b7e:	60fb      	str	r3, [r7, #12]
 8013b80:	68fb      	ldr	r3, [r7, #12]
 8013b82:	2b09      	cmp	r3, #9
 8013b84:	dddd      	ble.n	8013b42 <etharp_cleanup_netif+0xe>
    }
  }
}
 8013b86:	bf00      	nop
 8013b88:	bf00      	nop
 8013b8a:	3710      	adds	r7, #16
 8013b8c:	46bd      	mov	sp, r7
 8013b8e:	bd80      	pop	{r7, pc}
 8013b90:	24007e58 	.word	0x24007e58

08013b94 <etharp_input>:
 *
 * @see pbuf_free()
 */
void
etharp_input(struct pbuf *p, struct netif *netif)
{
 8013b94:	b5b0      	push	{r4, r5, r7, lr}
 8013b96:	b08a      	sub	sp, #40	@ 0x28
 8013b98:	af04      	add	r7, sp, #16
 8013b9a:	6078      	str	r0, [r7, #4]
 8013b9c:	6039      	str	r1, [r7, #0]
  struct etharp_hdr *hdr;
  /* these are aligned properly, whereas the ARP header fields might not be */
  ip4_addr_t sipaddr, dipaddr;
  u8_t for_us;

  LWIP_ASSERT_CORE_LOCKED();
 8013b9e:	f7f3 fd45 	bl	800762c <sys_check_core_locking>

  LWIP_ERROR("netif != NULL", (netif != NULL), return;);
 8013ba2:	683b      	ldr	r3, [r7, #0]
 8013ba4:	2b00      	cmp	r3, #0
 8013ba6:	d107      	bne.n	8013bb8 <etharp_input+0x24>
 8013ba8:	4b3d      	ldr	r3, [pc, #244]	@ (8013ca0 <etharp_input+0x10c>)
 8013baa:	f240 228a 	movw	r2, #650	@ 0x28a
 8013bae:	493d      	ldr	r1, [pc, #244]	@ (8013ca4 <etharp_input+0x110>)
 8013bb0:	483d      	ldr	r0, [pc, #244]	@ (8013ca8 <etharp_input+0x114>)
 8013bb2:	f002 fe73 	bl	801689c <iprintf>
 8013bb6:	e06f      	b.n	8013c98 <etharp_input+0x104>

  hdr = (struct etharp_hdr *)p->payload;
 8013bb8:	687b      	ldr	r3, [r7, #4]
 8013bba:	685b      	ldr	r3, [r3, #4]
 8013bbc:	613b      	str	r3, [r7, #16]

  /* RFC 826 "Packet Reception": */
  if ((hdr->hwtype != PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET)) ||
 8013bbe:	693b      	ldr	r3, [r7, #16]
 8013bc0:	881b      	ldrh	r3, [r3, #0]
 8013bc2:	b29b      	uxth	r3, r3
 8013bc4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8013bc8:	d10c      	bne.n	8013be4 <etharp_input+0x50>
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 8013bca:	693b      	ldr	r3, [r7, #16]
 8013bcc:	791b      	ldrb	r3, [r3, #4]
  if ((hdr->hwtype != PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET)) ||
 8013bce:	2b06      	cmp	r3, #6
 8013bd0:	d108      	bne.n	8013be4 <etharp_input+0x50>
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 8013bd2:	693b      	ldr	r3, [r7, #16]
 8013bd4:	795b      	ldrb	r3, [r3, #5]
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 8013bd6:	2b04      	cmp	r3, #4
 8013bd8:	d104      	bne.n	8013be4 <etharp_input+0x50>
      (hdr->proto != PP_HTONS(ETHTYPE_IP)))  {
 8013bda:	693b      	ldr	r3, [r7, #16]
 8013bdc:	885b      	ldrh	r3, [r3, #2]
 8013bde:	b29b      	uxth	r3, r3
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 8013be0:	2b08      	cmp	r3, #8
 8013be2:	d003      	beq.n	8013bec <etharp_input+0x58>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING,
                ("etharp_input: packet dropped, wrong hw type, hwlen, proto, protolen or ethernet type (%"U16_F"/%"U16_F"/%"U16_F"/%"U16_F")\n",
                 hdr->hwtype, (u16_t)hdr->hwlen, hdr->proto, (u16_t)hdr->protolen));
    ETHARP_STATS_INC(etharp.proterr);
    ETHARP_STATS_INC(etharp.drop);
    pbuf_free(p);
 8013be4:	6878      	ldr	r0, [r7, #4]
 8013be6:	f7f9 f9f7 	bl	800cfd8 <pbuf_free>
    return;
 8013bea:	e055      	b.n	8013c98 <etharp_input+0x104>
  autoip_arp_reply(netif, hdr);
#endif /* LWIP_AUTOIP */

  /* Copy struct ip4_addr_wordaligned to aligned ip4_addr, to support compilers without
   * structure packing (not using structure copy which breaks strict-aliasing rules). */
  IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(&sipaddr, &hdr->sipaddr);
 8013bec:	693b      	ldr	r3, [r7, #16]
 8013bee:	330e      	adds	r3, #14
 8013bf0:	681b      	ldr	r3, [r3, #0]
 8013bf2:	60fb      	str	r3, [r7, #12]
  IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(&dipaddr, &hdr->dipaddr);
 8013bf4:	693b      	ldr	r3, [r7, #16]
 8013bf6:	3318      	adds	r3, #24
 8013bf8:	681b      	ldr	r3, [r3, #0]
 8013bfa:	60bb      	str	r3, [r7, #8]

  /* this interface is not configured? */
  if (ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 8013bfc:	683b      	ldr	r3, [r7, #0]
 8013bfe:	3304      	adds	r3, #4
 8013c00:	681b      	ldr	r3, [r3, #0]
 8013c02:	2b00      	cmp	r3, #0
 8013c04:	d102      	bne.n	8013c0c <etharp_input+0x78>
    for_us = 0;
 8013c06:	2300      	movs	r3, #0
 8013c08:	75fb      	strb	r3, [r7, #23]
 8013c0a:	e009      	b.n	8013c20 <etharp_input+0x8c>
  } else {
    /* ARP packet directed to us? */
    for_us = (u8_t)ip4_addr_cmp(&dipaddr, netif_ip4_addr(netif));
 8013c0c:	68ba      	ldr	r2, [r7, #8]
 8013c0e:	683b      	ldr	r3, [r7, #0]
 8013c10:	3304      	adds	r3, #4
 8013c12:	681b      	ldr	r3, [r3, #0]
 8013c14:	429a      	cmp	r2, r3
 8013c16:	bf0c      	ite	eq
 8013c18:	2301      	moveq	r3, #1
 8013c1a:	2300      	movne	r3, #0
 8013c1c:	b2db      	uxtb	r3, r3
 8013c1e:	75fb      	strb	r3, [r7, #23]
  /* ARP message directed to us?
      -> add IP address in ARP cache; assume requester wants to talk to us,
         can result in directly sending the queued packets for this host.
     ARP message not directed to us?
      ->  update the source IP address in the cache, if present */
  etharp_update_arp_entry(netif, &sipaddr, &(hdr->shwaddr),
 8013c20:	693b      	ldr	r3, [r7, #16]
 8013c22:	f103 0208 	add.w	r2, r3, #8
 8013c26:	7dfb      	ldrb	r3, [r7, #23]
 8013c28:	2b00      	cmp	r3, #0
 8013c2a:	d001      	beq.n	8013c30 <etharp_input+0x9c>
 8013c2c:	2301      	movs	r3, #1
 8013c2e:	e000      	b.n	8013c32 <etharp_input+0x9e>
 8013c30:	2302      	movs	r3, #2
 8013c32:	f107 010c 	add.w	r1, r7, #12
 8013c36:	6838      	ldr	r0, [r7, #0]
 8013c38:	f7ff fed6 	bl	80139e8 <etharp_update_arp_entry>
                          for_us ? ETHARP_FLAG_TRY_HARD : ETHARP_FLAG_FIND_ONLY);

  /* now act on the message itself */
  switch (hdr->opcode) {
 8013c3c:	693b      	ldr	r3, [r7, #16]
 8013c3e:	88db      	ldrh	r3, [r3, #6]
 8013c40:	b29b      	uxth	r3, r3
 8013c42:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8013c46:	d003      	beq.n	8013c50 <etharp_input+0xbc>
 8013c48:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8013c4c:	d01e      	beq.n	8013c8c <etharp_input+0xf8>
#endif /* (LWIP_DHCP && DHCP_DOES_ARP_CHECK) */
      break;
    default:
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_input: ARP unknown opcode type %"S16_F"\n", lwip_htons(hdr->opcode)));
      ETHARP_STATS_INC(etharp.err);
      break;
 8013c4e:	e020      	b.n	8013c92 <etharp_input+0xfe>
      if (for_us) {
 8013c50:	7dfb      	ldrb	r3, [r7, #23]
 8013c52:	2b00      	cmp	r3, #0
 8013c54:	d01c      	beq.n	8013c90 <etharp_input+0xfc>
                   (struct eth_addr *)netif->hwaddr, &hdr->shwaddr,
 8013c56:	683b      	ldr	r3, [r7, #0]
 8013c58:	f103 0026 	add.w	r0, r3, #38	@ 0x26
 8013c5c:	693b      	ldr	r3, [r7, #16]
 8013c5e:	f103 0408 	add.w	r4, r3, #8
                   (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif),
 8013c62:	683b      	ldr	r3, [r7, #0]
 8013c64:	f103 0526 	add.w	r5, r3, #38	@ 0x26
 8013c68:	683b      	ldr	r3, [r7, #0]
 8013c6a:	3304      	adds	r3, #4
                   &hdr->shwaddr, &sipaddr,
 8013c6c:	693a      	ldr	r2, [r7, #16]
 8013c6e:	3208      	adds	r2, #8
        etharp_raw(netif,
 8013c70:	2102      	movs	r1, #2
 8013c72:	9103      	str	r1, [sp, #12]
 8013c74:	f107 010c 	add.w	r1, r7, #12
 8013c78:	9102      	str	r1, [sp, #8]
 8013c7a:	9201      	str	r2, [sp, #4]
 8013c7c:	9300      	str	r3, [sp, #0]
 8013c7e:	462b      	mov	r3, r5
 8013c80:	4622      	mov	r2, r4
 8013c82:	4601      	mov	r1, r0
 8013c84:	6838      	ldr	r0, [r7, #0]
 8013c86:	f000 faed 	bl	8014264 <etharp_raw>
      break;
 8013c8a:	e001      	b.n	8013c90 <etharp_input+0xfc>
      break;
 8013c8c:	bf00      	nop
 8013c8e:	e000      	b.n	8013c92 <etharp_input+0xfe>
      break;
 8013c90:	bf00      	nop
  }
  /* free ARP packet */
  pbuf_free(p);
 8013c92:	6878      	ldr	r0, [r7, #4]
 8013c94:	f7f9 f9a0 	bl	800cfd8 <pbuf_free>
}
 8013c98:	3718      	adds	r7, #24
 8013c9a:	46bd      	mov	sp, r7
 8013c9c:	bdb0      	pop	{r4, r5, r7, pc}
 8013c9e:	bf00      	nop
 8013ca0:	0801a0ac 	.word	0x0801a0ac
 8013ca4:	0801a1fc 	.word	0x0801a1fc
 8013ca8:	0801a124 	.word	0x0801a124

08013cac <etharp_output_to_arp_index>:
/** Just a small helper function that sends a pbuf to an ethernet address
 * in the arp_table specified by the index 'arp_idx'.
 */
static err_t
etharp_output_to_arp_index(struct netif *netif, struct pbuf *q, netif_addr_idx_t arp_idx)
{
 8013cac:	b580      	push	{r7, lr}
 8013cae:	b086      	sub	sp, #24
 8013cb0:	af02      	add	r7, sp, #8
 8013cb2:	60f8      	str	r0, [r7, #12]
 8013cb4:	60b9      	str	r1, [r7, #8]
 8013cb6:	4613      	mov	r3, r2
 8013cb8:	71fb      	strb	r3, [r7, #7]
  LWIP_ASSERT("arp_table[arp_idx].state >= ETHARP_STATE_STABLE",
 8013cba:	79fa      	ldrb	r2, [r7, #7]
 8013cbc:	4944      	ldr	r1, [pc, #272]	@ (8013dd0 <etharp_output_to_arp_index+0x124>)
 8013cbe:	4613      	mov	r3, r2
 8013cc0:	005b      	lsls	r3, r3, #1
 8013cc2:	4413      	add	r3, r2
 8013cc4:	00db      	lsls	r3, r3, #3
 8013cc6:	440b      	add	r3, r1
 8013cc8:	3314      	adds	r3, #20
 8013cca:	781b      	ldrb	r3, [r3, #0]
 8013ccc:	2b01      	cmp	r3, #1
 8013cce:	d806      	bhi.n	8013cde <etharp_output_to_arp_index+0x32>
 8013cd0:	4b40      	ldr	r3, [pc, #256]	@ (8013dd4 <etharp_output_to_arp_index+0x128>)
 8013cd2:	f240 22ee 	movw	r2, #750	@ 0x2ee
 8013cd6:	4940      	ldr	r1, [pc, #256]	@ (8013dd8 <etharp_output_to_arp_index+0x12c>)
 8013cd8:	4840      	ldr	r0, [pc, #256]	@ (8013ddc <etharp_output_to_arp_index+0x130>)
 8013cda:	f002 fddf 	bl	801689c <iprintf>
              arp_table[arp_idx].state >= ETHARP_STATE_STABLE);
  /* if arp table entry is about to expire: re-request it,
     but only if its state is ETHARP_STATE_STABLE to prevent flooding the
     network with ARP requests if this address is used frequently. */
  if (arp_table[arp_idx].state == ETHARP_STATE_STABLE) {
 8013cde:	79fa      	ldrb	r2, [r7, #7]
 8013ce0:	493b      	ldr	r1, [pc, #236]	@ (8013dd0 <etharp_output_to_arp_index+0x124>)
 8013ce2:	4613      	mov	r3, r2
 8013ce4:	005b      	lsls	r3, r3, #1
 8013ce6:	4413      	add	r3, r2
 8013ce8:	00db      	lsls	r3, r3, #3
 8013cea:	440b      	add	r3, r1
 8013cec:	3314      	adds	r3, #20
 8013cee:	781b      	ldrb	r3, [r3, #0]
 8013cf0:	2b02      	cmp	r3, #2
 8013cf2:	d153      	bne.n	8013d9c <etharp_output_to_arp_index+0xf0>
    if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_BROADCAST) {
 8013cf4:	79fa      	ldrb	r2, [r7, #7]
 8013cf6:	4936      	ldr	r1, [pc, #216]	@ (8013dd0 <etharp_output_to_arp_index+0x124>)
 8013cf8:	4613      	mov	r3, r2
 8013cfa:	005b      	lsls	r3, r3, #1
 8013cfc:	4413      	add	r3, r2
 8013cfe:	00db      	lsls	r3, r3, #3
 8013d00:	440b      	add	r3, r1
 8013d02:	3312      	adds	r3, #18
 8013d04:	881b      	ldrh	r3, [r3, #0]
 8013d06:	f5b3 7f8e 	cmp.w	r3, #284	@ 0x11c
 8013d0a:	d919      	bls.n	8013d40 <etharp_output_to_arp_index+0x94>
      /* issue a standard request using broadcast */
      if (etharp_request(netif, &arp_table[arp_idx].ipaddr) == ERR_OK) {
 8013d0c:	79fa      	ldrb	r2, [r7, #7]
 8013d0e:	4613      	mov	r3, r2
 8013d10:	005b      	lsls	r3, r3, #1
 8013d12:	4413      	add	r3, r2
 8013d14:	00db      	lsls	r3, r3, #3
 8013d16:	4a2e      	ldr	r2, [pc, #184]	@ (8013dd0 <etharp_output_to_arp_index+0x124>)
 8013d18:	4413      	add	r3, r2
 8013d1a:	3304      	adds	r3, #4
 8013d1c:	4619      	mov	r1, r3
 8013d1e:	68f8      	ldr	r0, [r7, #12]
 8013d20:	f000 fb4e 	bl	80143c0 <etharp_request>
 8013d24:	4603      	mov	r3, r0
 8013d26:	2b00      	cmp	r3, #0
 8013d28:	d138      	bne.n	8013d9c <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 8013d2a:	79fa      	ldrb	r2, [r7, #7]
 8013d2c:	4928      	ldr	r1, [pc, #160]	@ (8013dd0 <etharp_output_to_arp_index+0x124>)
 8013d2e:	4613      	mov	r3, r2
 8013d30:	005b      	lsls	r3, r3, #1
 8013d32:	4413      	add	r3, r2
 8013d34:	00db      	lsls	r3, r3, #3
 8013d36:	440b      	add	r3, r1
 8013d38:	3314      	adds	r3, #20
 8013d3a:	2203      	movs	r2, #3
 8013d3c:	701a      	strb	r2, [r3, #0]
 8013d3e:	e02d      	b.n	8013d9c <etharp_output_to_arp_index+0xf0>
      }
    } else if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_UNICAST) {
 8013d40:	79fa      	ldrb	r2, [r7, #7]
 8013d42:	4923      	ldr	r1, [pc, #140]	@ (8013dd0 <etharp_output_to_arp_index+0x124>)
 8013d44:	4613      	mov	r3, r2
 8013d46:	005b      	lsls	r3, r3, #1
 8013d48:	4413      	add	r3, r2
 8013d4a:	00db      	lsls	r3, r3, #3
 8013d4c:	440b      	add	r3, r1
 8013d4e:	3312      	adds	r3, #18
 8013d50:	881b      	ldrh	r3, [r3, #0]
 8013d52:	f5b3 7f87 	cmp.w	r3, #270	@ 0x10e
 8013d56:	d321      	bcc.n	8013d9c <etharp_output_to_arp_index+0xf0>
      /* issue a unicast request (for 15 seconds) to prevent unnecessary broadcast */
      if (etharp_request_dst(netif, &arp_table[arp_idx].ipaddr, &arp_table[arp_idx].ethaddr) == ERR_OK) {
 8013d58:	79fa      	ldrb	r2, [r7, #7]
 8013d5a:	4613      	mov	r3, r2
 8013d5c:	005b      	lsls	r3, r3, #1
 8013d5e:	4413      	add	r3, r2
 8013d60:	00db      	lsls	r3, r3, #3
 8013d62:	4a1b      	ldr	r2, [pc, #108]	@ (8013dd0 <etharp_output_to_arp_index+0x124>)
 8013d64:	4413      	add	r3, r2
 8013d66:	1d19      	adds	r1, r3, #4
 8013d68:	79fa      	ldrb	r2, [r7, #7]
 8013d6a:	4613      	mov	r3, r2
 8013d6c:	005b      	lsls	r3, r3, #1
 8013d6e:	4413      	add	r3, r2
 8013d70:	00db      	lsls	r3, r3, #3
 8013d72:	3308      	adds	r3, #8
 8013d74:	4a16      	ldr	r2, [pc, #88]	@ (8013dd0 <etharp_output_to_arp_index+0x124>)
 8013d76:	4413      	add	r3, r2
 8013d78:	3304      	adds	r3, #4
 8013d7a:	461a      	mov	r2, r3
 8013d7c:	68f8      	ldr	r0, [r7, #12]
 8013d7e:	f000 fafd 	bl	801437c <etharp_request_dst>
 8013d82:	4603      	mov	r3, r0
 8013d84:	2b00      	cmp	r3, #0
 8013d86:	d109      	bne.n	8013d9c <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 8013d88:	79fa      	ldrb	r2, [r7, #7]
 8013d8a:	4911      	ldr	r1, [pc, #68]	@ (8013dd0 <etharp_output_to_arp_index+0x124>)
 8013d8c:	4613      	mov	r3, r2
 8013d8e:	005b      	lsls	r3, r3, #1
 8013d90:	4413      	add	r3, r2
 8013d92:	00db      	lsls	r3, r3, #3
 8013d94:	440b      	add	r3, r1
 8013d96:	3314      	adds	r3, #20
 8013d98:	2203      	movs	r2, #3
 8013d9a:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  return ethernet_output(netif, q, (struct eth_addr *)(netif->hwaddr), &arp_table[arp_idx].ethaddr, ETHTYPE_IP);
 8013d9c:	68fb      	ldr	r3, [r7, #12]
 8013d9e:	f103 0126 	add.w	r1, r3, #38	@ 0x26
 8013da2:	79fa      	ldrb	r2, [r7, #7]
 8013da4:	4613      	mov	r3, r2
 8013da6:	005b      	lsls	r3, r3, #1
 8013da8:	4413      	add	r3, r2
 8013daa:	00db      	lsls	r3, r3, #3
 8013dac:	3308      	adds	r3, #8
 8013dae:	4a08      	ldr	r2, [pc, #32]	@ (8013dd0 <etharp_output_to_arp_index+0x124>)
 8013db0:	4413      	add	r3, r2
 8013db2:	3304      	adds	r3, #4
 8013db4:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8013db8:	9200      	str	r2, [sp, #0]
 8013dba:	460a      	mov	r2, r1
 8013dbc:	68b9      	ldr	r1, [r7, #8]
 8013dbe:	68f8      	ldr	r0, [r7, #12]
 8013dc0:	f002 f818 	bl	8015df4 <ethernet_output>
 8013dc4:	4603      	mov	r3, r0
}
 8013dc6:	4618      	mov	r0, r3
 8013dc8:	3710      	adds	r7, #16
 8013dca:	46bd      	mov	sp, r7
 8013dcc:	bd80      	pop	{r7, pc}
 8013dce:	bf00      	nop
 8013dd0:	24007e58 	.word	0x24007e58
 8013dd4:	0801a0ac 	.word	0x0801a0ac
 8013dd8:	0801a21c 	.word	0x0801a21c
 8013ddc:	0801a124 	.word	0x0801a124

08013de0 <etharp_output>:
 * - ERR_RTE No route to destination (no gateway to external networks),
 * or the return type of either etharp_query() or ethernet_output().
 */
err_t
etharp_output(struct netif *netif, struct pbuf *q, const ip4_addr_t *ipaddr)
{
 8013de0:	b580      	push	{r7, lr}
 8013de2:	b08a      	sub	sp, #40	@ 0x28
 8013de4:	af02      	add	r7, sp, #8
 8013de6:	60f8      	str	r0, [r7, #12]
 8013de8:	60b9      	str	r1, [r7, #8]
 8013dea:	607a      	str	r2, [r7, #4]
  const struct eth_addr *dest;
  struct eth_addr mcastaddr;
  const ip4_addr_t *dst_addr = ipaddr;
 8013dec:	687b      	ldr	r3, [r7, #4]
 8013dee:	61bb      	str	r3, [r7, #24]

  LWIP_ASSERT_CORE_LOCKED();
 8013df0:	f7f3 fc1c 	bl	800762c <sys_check_core_locking>
  LWIP_ASSERT("netif != NULL", netif != NULL);
 8013df4:	68fb      	ldr	r3, [r7, #12]
 8013df6:	2b00      	cmp	r3, #0
 8013df8:	d106      	bne.n	8013e08 <etharp_output+0x28>
 8013dfa:	4b73      	ldr	r3, [pc, #460]	@ (8013fc8 <etharp_output+0x1e8>)
 8013dfc:	f240 321e 	movw	r2, #798	@ 0x31e
 8013e00:	4972      	ldr	r1, [pc, #456]	@ (8013fcc <etharp_output+0x1ec>)
 8013e02:	4873      	ldr	r0, [pc, #460]	@ (8013fd0 <etharp_output+0x1f0>)
 8013e04:	f002 fd4a 	bl	801689c <iprintf>
  LWIP_ASSERT("q != NULL", q != NULL);
 8013e08:	68bb      	ldr	r3, [r7, #8]
 8013e0a:	2b00      	cmp	r3, #0
 8013e0c:	d106      	bne.n	8013e1c <etharp_output+0x3c>
 8013e0e:	4b6e      	ldr	r3, [pc, #440]	@ (8013fc8 <etharp_output+0x1e8>)
 8013e10:	f240 321f 	movw	r2, #799	@ 0x31f
 8013e14:	496f      	ldr	r1, [pc, #444]	@ (8013fd4 <etharp_output+0x1f4>)
 8013e16:	486e      	ldr	r0, [pc, #440]	@ (8013fd0 <etharp_output+0x1f0>)
 8013e18:	f002 fd40 	bl	801689c <iprintf>
  LWIP_ASSERT("ipaddr != NULL", ipaddr != NULL);
 8013e1c:	687b      	ldr	r3, [r7, #4]
 8013e1e:	2b00      	cmp	r3, #0
 8013e20:	d106      	bne.n	8013e30 <etharp_output+0x50>
 8013e22:	4b69      	ldr	r3, [pc, #420]	@ (8013fc8 <etharp_output+0x1e8>)
 8013e24:	f44f 7248 	mov.w	r2, #800	@ 0x320
 8013e28:	496b      	ldr	r1, [pc, #428]	@ (8013fd8 <etharp_output+0x1f8>)
 8013e2a:	4869      	ldr	r0, [pc, #420]	@ (8013fd0 <etharp_output+0x1f0>)
 8013e2c:	f002 fd36 	bl	801689c <iprintf>

  /* Determine on destination hardware address. Broadcasts and multicasts
   * are special, other IP addresses are looked up in the ARP table. */

  /* broadcast destination IP address? */
  if (ip4_addr_isbroadcast(ipaddr, netif)) {
 8013e30:	687b      	ldr	r3, [r7, #4]
 8013e32:	681b      	ldr	r3, [r3, #0]
 8013e34:	68f9      	ldr	r1, [r7, #12]
 8013e36:	4618      	mov	r0, r3
 8013e38:	f000 ff22 	bl	8014c80 <ip4_addr_isbroadcast_u32>
 8013e3c:	4603      	mov	r3, r0
 8013e3e:	2b00      	cmp	r3, #0
 8013e40:	d002      	beq.n	8013e48 <etharp_output+0x68>
    /* broadcast on Ethernet also */
    dest = (const struct eth_addr *)&ethbroadcast;
 8013e42:	4b66      	ldr	r3, [pc, #408]	@ (8013fdc <etharp_output+0x1fc>)
 8013e44:	61fb      	str	r3, [r7, #28]
 8013e46:	e0af      	b.n	8013fa8 <etharp_output+0x1c8>
    /* multicast destination IP address? */
  } else if (ip4_addr_ismulticast(ipaddr)) {
 8013e48:	687b      	ldr	r3, [r7, #4]
 8013e4a:	681b      	ldr	r3, [r3, #0]
 8013e4c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8013e50:	2be0      	cmp	r3, #224	@ 0xe0
 8013e52:	d118      	bne.n	8013e86 <etharp_output+0xa6>
    /* Hash IP multicast address to MAC address.*/
    mcastaddr.addr[0] = LL_IP4_MULTICAST_ADDR_0;
 8013e54:	2301      	movs	r3, #1
 8013e56:	743b      	strb	r3, [r7, #16]
    mcastaddr.addr[1] = LL_IP4_MULTICAST_ADDR_1;
 8013e58:	2300      	movs	r3, #0
 8013e5a:	747b      	strb	r3, [r7, #17]
    mcastaddr.addr[2] = LL_IP4_MULTICAST_ADDR_2;
 8013e5c:	235e      	movs	r3, #94	@ 0x5e
 8013e5e:	74bb      	strb	r3, [r7, #18]
    mcastaddr.addr[3] = ip4_addr2(ipaddr) & 0x7f;
 8013e60:	687b      	ldr	r3, [r7, #4]
 8013e62:	3301      	adds	r3, #1
 8013e64:	781b      	ldrb	r3, [r3, #0]
 8013e66:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8013e6a:	b2db      	uxtb	r3, r3
 8013e6c:	74fb      	strb	r3, [r7, #19]
    mcastaddr.addr[4] = ip4_addr3(ipaddr);
 8013e6e:	687b      	ldr	r3, [r7, #4]
 8013e70:	3302      	adds	r3, #2
 8013e72:	781b      	ldrb	r3, [r3, #0]
 8013e74:	753b      	strb	r3, [r7, #20]
    mcastaddr.addr[5] = ip4_addr4(ipaddr);
 8013e76:	687b      	ldr	r3, [r7, #4]
 8013e78:	3303      	adds	r3, #3
 8013e7a:	781b      	ldrb	r3, [r3, #0]
 8013e7c:	757b      	strb	r3, [r7, #21]
    /* destination Ethernet address is multicast */
    dest = &mcastaddr;
 8013e7e:	f107 0310 	add.w	r3, r7, #16
 8013e82:	61fb      	str	r3, [r7, #28]
 8013e84:	e090      	b.n	8013fa8 <etharp_output+0x1c8>
    /* unicast destination IP address? */
  } else {
    netif_addr_idx_t i;
    /* outside local network? if so, this can neither be a global broadcast nor
       a subnet broadcast. */
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 8013e86:	687b      	ldr	r3, [r7, #4]
 8013e88:	681a      	ldr	r2, [r3, #0]
 8013e8a:	68fb      	ldr	r3, [r7, #12]
 8013e8c:	3304      	adds	r3, #4
 8013e8e:	681b      	ldr	r3, [r3, #0]
 8013e90:	405a      	eors	r2, r3
 8013e92:	68fb      	ldr	r3, [r7, #12]
 8013e94:	3308      	adds	r3, #8
 8013e96:	681b      	ldr	r3, [r3, #0]
 8013e98:	4013      	ands	r3, r2
 8013e9a:	2b00      	cmp	r3, #0
 8013e9c:	d012      	beq.n	8013ec4 <etharp_output+0xe4>
        !ip4_addr_islinklocal(ipaddr)) {
 8013e9e:	687b      	ldr	r3, [r7, #4]
 8013ea0:	681b      	ldr	r3, [r3, #0]
 8013ea2:	b29b      	uxth	r3, r3
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 8013ea4:	f64f 62a9 	movw	r2, #65193	@ 0xfea9
 8013ea8:	4293      	cmp	r3, r2
 8013eaa:	d00b      	beq.n	8013ec4 <etharp_output+0xe4>
        dst_addr = LWIP_HOOK_ETHARP_GET_GW(netif, ipaddr);
        if (dst_addr == NULL)
#endif /* LWIP_HOOK_ETHARP_GET_GW */
        {
          /* interface has default gateway? */
          if (!ip4_addr_isany_val(*netif_ip4_gw(netif))) {
 8013eac:	68fb      	ldr	r3, [r7, #12]
 8013eae:	330c      	adds	r3, #12
 8013eb0:	681b      	ldr	r3, [r3, #0]
 8013eb2:	2b00      	cmp	r3, #0
 8013eb4:	d003      	beq.n	8013ebe <etharp_output+0xde>
            /* send to hardware address of default gateway IP address */
            dst_addr = netif_ip4_gw(netif);
 8013eb6:	68fb      	ldr	r3, [r7, #12]
 8013eb8:	330c      	adds	r3, #12
 8013eba:	61bb      	str	r3, [r7, #24]
 8013ebc:	e002      	b.n	8013ec4 <etharp_output+0xe4>
            /* no default gateway available */
          } else {
            /* no route to destination error (default gateway missing) */
            return ERR_RTE;
 8013ebe:	f06f 0303 	mvn.w	r3, #3
 8013ec2:	e07d      	b.n	8013fc0 <etharp_output+0x1e0>
    if (netif->hints != NULL) {
      /* per-pcb cached entry was given */
      netif_addr_idx_t etharp_cached_entry = netif->hints->addr_hint;
      if (etharp_cached_entry < ARP_TABLE_SIZE) {
#endif /* LWIP_NETIF_HWADDRHINT */
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 8013ec4:	4b46      	ldr	r3, [pc, #280]	@ (8013fe0 <etharp_output+0x200>)
 8013ec6:	781b      	ldrb	r3, [r3, #0]
 8013ec8:	4619      	mov	r1, r3
 8013eca:	4a46      	ldr	r2, [pc, #280]	@ (8013fe4 <etharp_output+0x204>)
 8013ecc:	460b      	mov	r3, r1
 8013ece:	005b      	lsls	r3, r3, #1
 8013ed0:	440b      	add	r3, r1
 8013ed2:	00db      	lsls	r3, r3, #3
 8013ed4:	4413      	add	r3, r2
 8013ed6:	3314      	adds	r3, #20
 8013ed8:	781b      	ldrb	r3, [r3, #0]
 8013eda:	2b01      	cmp	r3, #1
 8013edc:	d925      	bls.n	8013f2a <etharp_output+0x14a>
#if ETHARP_TABLE_MATCH_NETIF
            (arp_table[etharp_cached_entry].netif == netif) &&
 8013ede:	4b40      	ldr	r3, [pc, #256]	@ (8013fe0 <etharp_output+0x200>)
 8013ee0:	781b      	ldrb	r3, [r3, #0]
 8013ee2:	4619      	mov	r1, r3
 8013ee4:	4a3f      	ldr	r2, [pc, #252]	@ (8013fe4 <etharp_output+0x204>)
 8013ee6:	460b      	mov	r3, r1
 8013ee8:	005b      	lsls	r3, r3, #1
 8013eea:	440b      	add	r3, r1
 8013eec:	00db      	lsls	r3, r3, #3
 8013eee:	4413      	add	r3, r2
 8013ef0:	3308      	adds	r3, #8
 8013ef2:	681b      	ldr	r3, [r3, #0]
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 8013ef4:	68fa      	ldr	r2, [r7, #12]
 8013ef6:	429a      	cmp	r2, r3
 8013ef8:	d117      	bne.n	8013f2a <etharp_output+0x14a>
#endif
            (ip4_addr_cmp(dst_addr, &arp_table[etharp_cached_entry].ipaddr))) {
 8013efa:	69bb      	ldr	r3, [r7, #24]
 8013efc:	681a      	ldr	r2, [r3, #0]
 8013efe:	4b38      	ldr	r3, [pc, #224]	@ (8013fe0 <etharp_output+0x200>)
 8013f00:	781b      	ldrb	r3, [r3, #0]
 8013f02:	4618      	mov	r0, r3
 8013f04:	4937      	ldr	r1, [pc, #220]	@ (8013fe4 <etharp_output+0x204>)
 8013f06:	4603      	mov	r3, r0
 8013f08:	005b      	lsls	r3, r3, #1
 8013f0a:	4403      	add	r3, r0
 8013f0c:	00db      	lsls	r3, r3, #3
 8013f0e:	440b      	add	r3, r1
 8013f10:	3304      	adds	r3, #4
 8013f12:	681b      	ldr	r3, [r3, #0]
            (arp_table[etharp_cached_entry].netif == netif) &&
 8013f14:	429a      	cmp	r2, r3
 8013f16:	d108      	bne.n	8013f2a <etharp_output+0x14a>
          /* the per-pcb-cached entry is stable and the right one! */
          ETHARP_STATS_INC(etharp.cachehit);
          return etharp_output_to_arp_index(netif, q, etharp_cached_entry);
 8013f18:	4b31      	ldr	r3, [pc, #196]	@ (8013fe0 <etharp_output+0x200>)
 8013f1a:	781b      	ldrb	r3, [r3, #0]
 8013f1c:	461a      	mov	r2, r3
 8013f1e:	68b9      	ldr	r1, [r7, #8]
 8013f20:	68f8      	ldr	r0, [r7, #12]
 8013f22:	f7ff fec3 	bl	8013cac <etharp_output_to_arp_index>
 8013f26:	4603      	mov	r3, r0
 8013f28:	e04a      	b.n	8013fc0 <etharp_output+0x1e0>
    }
#endif /* LWIP_NETIF_HWADDRHINT */

    /* find stable entry: do this here since this is a critical path for
       throughput and etharp_find_entry() is kind of slow */
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 8013f2a:	2300      	movs	r3, #0
 8013f2c:	75fb      	strb	r3, [r7, #23]
 8013f2e:	e031      	b.n	8013f94 <etharp_output+0x1b4>
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 8013f30:	7dfa      	ldrb	r2, [r7, #23]
 8013f32:	492c      	ldr	r1, [pc, #176]	@ (8013fe4 <etharp_output+0x204>)
 8013f34:	4613      	mov	r3, r2
 8013f36:	005b      	lsls	r3, r3, #1
 8013f38:	4413      	add	r3, r2
 8013f3a:	00db      	lsls	r3, r3, #3
 8013f3c:	440b      	add	r3, r1
 8013f3e:	3314      	adds	r3, #20
 8013f40:	781b      	ldrb	r3, [r3, #0]
 8013f42:	2b01      	cmp	r3, #1
 8013f44:	d923      	bls.n	8013f8e <etharp_output+0x1ae>
#if ETHARP_TABLE_MATCH_NETIF
          (arp_table[i].netif == netif) &&
 8013f46:	7dfa      	ldrb	r2, [r7, #23]
 8013f48:	4926      	ldr	r1, [pc, #152]	@ (8013fe4 <etharp_output+0x204>)
 8013f4a:	4613      	mov	r3, r2
 8013f4c:	005b      	lsls	r3, r3, #1
 8013f4e:	4413      	add	r3, r2
 8013f50:	00db      	lsls	r3, r3, #3
 8013f52:	440b      	add	r3, r1
 8013f54:	3308      	adds	r3, #8
 8013f56:	681b      	ldr	r3, [r3, #0]
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 8013f58:	68fa      	ldr	r2, [r7, #12]
 8013f5a:	429a      	cmp	r2, r3
 8013f5c:	d117      	bne.n	8013f8e <etharp_output+0x1ae>
#endif
          (ip4_addr_cmp(dst_addr, &arp_table[i].ipaddr))) {
 8013f5e:	69bb      	ldr	r3, [r7, #24]
 8013f60:	6819      	ldr	r1, [r3, #0]
 8013f62:	7dfa      	ldrb	r2, [r7, #23]
 8013f64:	481f      	ldr	r0, [pc, #124]	@ (8013fe4 <etharp_output+0x204>)
 8013f66:	4613      	mov	r3, r2
 8013f68:	005b      	lsls	r3, r3, #1
 8013f6a:	4413      	add	r3, r2
 8013f6c:	00db      	lsls	r3, r3, #3
 8013f6e:	4403      	add	r3, r0
 8013f70:	3304      	adds	r3, #4
 8013f72:	681b      	ldr	r3, [r3, #0]
          (arp_table[i].netif == netif) &&
 8013f74:	4299      	cmp	r1, r3
 8013f76:	d10a      	bne.n	8013f8e <etharp_output+0x1ae>
        /* found an existing, stable entry */
        ETHARP_SET_ADDRHINT(netif, i);
 8013f78:	4a19      	ldr	r2, [pc, #100]	@ (8013fe0 <etharp_output+0x200>)
 8013f7a:	7dfb      	ldrb	r3, [r7, #23]
 8013f7c:	7013      	strb	r3, [r2, #0]
        return etharp_output_to_arp_index(netif, q, i);
 8013f7e:	7dfb      	ldrb	r3, [r7, #23]
 8013f80:	461a      	mov	r2, r3
 8013f82:	68b9      	ldr	r1, [r7, #8]
 8013f84:	68f8      	ldr	r0, [r7, #12]
 8013f86:	f7ff fe91 	bl	8013cac <etharp_output_to_arp_index>
 8013f8a:	4603      	mov	r3, r0
 8013f8c:	e018      	b.n	8013fc0 <etharp_output+0x1e0>
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 8013f8e:	7dfb      	ldrb	r3, [r7, #23]
 8013f90:	3301      	adds	r3, #1
 8013f92:	75fb      	strb	r3, [r7, #23]
 8013f94:	7dfb      	ldrb	r3, [r7, #23]
 8013f96:	2b09      	cmp	r3, #9
 8013f98:	d9ca      	bls.n	8013f30 <etharp_output+0x150>
      }
    }
    /* no stable entry found, use the (slower) query function:
       queue on destination Ethernet address belonging to ipaddr */
    return etharp_query(netif, dst_addr, q);
 8013f9a:	68ba      	ldr	r2, [r7, #8]
 8013f9c:	69b9      	ldr	r1, [r7, #24]
 8013f9e:	68f8      	ldr	r0, [r7, #12]
 8013fa0:	f000 f822 	bl	8013fe8 <etharp_query>
 8013fa4:	4603      	mov	r3, r0
 8013fa6:	e00b      	b.n	8013fc0 <etharp_output+0x1e0>
  }

  /* continuation for multicast/broadcast destinations */
  /* obtain source Ethernet address of the given interface */
  /* send packet directly on the link */
  return ethernet_output(netif, q, (struct eth_addr *)(netif->hwaddr), dest, ETHTYPE_IP);
 8013fa8:	68fb      	ldr	r3, [r7, #12]
 8013faa:	f103 0226 	add.w	r2, r3, #38	@ 0x26
 8013fae:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8013fb2:	9300      	str	r3, [sp, #0]
 8013fb4:	69fb      	ldr	r3, [r7, #28]
 8013fb6:	68b9      	ldr	r1, [r7, #8]
 8013fb8:	68f8      	ldr	r0, [r7, #12]
 8013fba:	f001 ff1b 	bl	8015df4 <ethernet_output>
 8013fbe:	4603      	mov	r3, r0
}
 8013fc0:	4618      	mov	r0, r3
 8013fc2:	3720      	adds	r7, #32
 8013fc4:	46bd      	mov	sp, r7
 8013fc6:	bd80      	pop	{r7, pc}
 8013fc8:	0801a0ac 	.word	0x0801a0ac
 8013fcc:	0801a1fc 	.word	0x0801a1fc
 8013fd0:	0801a124 	.word	0x0801a124
 8013fd4:	0801a24c 	.word	0x0801a24c
 8013fd8:	0801a1ec 	.word	0x0801a1ec
 8013fdc:	0801aaa4 	.word	0x0801aaa4
 8013fe0:	24007f48 	.word	0x24007f48
 8013fe4:	24007e58 	.word	0x24007e58

08013fe8 <etharp_query>:
 * - ERR_ARG Non-unicast address given, those will not appear in ARP cache.
 *
 */
err_t
etharp_query(struct netif *netif, const ip4_addr_t *ipaddr, struct pbuf *q)
{
 8013fe8:	b580      	push	{r7, lr}
 8013fea:	b08c      	sub	sp, #48	@ 0x30
 8013fec:	af02      	add	r7, sp, #8
 8013fee:	60f8      	str	r0, [r7, #12]
 8013ff0:	60b9      	str	r1, [r7, #8]
 8013ff2:	607a      	str	r2, [r7, #4]
  struct eth_addr *srcaddr = (struct eth_addr *)netif->hwaddr;
 8013ff4:	68fb      	ldr	r3, [r7, #12]
 8013ff6:	3326      	adds	r3, #38	@ 0x26
 8013ff8:	617b      	str	r3, [r7, #20]
  err_t result = ERR_MEM;
 8013ffa:	23ff      	movs	r3, #255	@ 0xff
 8013ffc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  int is_new_entry = 0;
 8014000:	2300      	movs	r3, #0
 8014002:	623b      	str	r3, [r7, #32]
  s16_t i_err;
  netif_addr_idx_t i;

  /* non-unicast address? */
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 8014004:	68bb      	ldr	r3, [r7, #8]
 8014006:	681b      	ldr	r3, [r3, #0]
 8014008:	68f9      	ldr	r1, [r7, #12]
 801400a:	4618      	mov	r0, r3
 801400c:	f000 fe38 	bl	8014c80 <ip4_addr_isbroadcast_u32>
 8014010:	4603      	mov	r3, r0
 8014012:	2b00      	cmp	r3, #0
 8014014:	d10c      	bne.n	8014030 <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 8014016:	68bb      	ldr	r3, [r7, #8]
 8014018:	681b      	ldr	r3, [r3, #0]
 801401a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 801401e:	2be0      	cmp	r3, #224	@ 0xe0
 8014020:	d006      	beq.n	8014030 <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 8014022:	68bb      	ldr	r3, [r7, #8]
 8014024:	2b00      	cmp	r3, #0
 8014026:	d003      	beq.n	8014030 <etharp_query+0x48>
      ip4_addr_isany(ipaddr)) {
 8014028:	68bb      	ldr	r3, [r7, #8]
 801402a:	681b      	ldr	r3, [r3, #0]
 801402c:	2b00      	cmp	r3, #0
 801402e:	d102      	bne.n	8014036 <etharp_query+0x4e>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 8014030:	f06f 030f 	mvn.w	r3, #15
 8014034:	e101      	b.n	801423a <etharp_query+0x252>
  }

  /* find entry in ARP cache, ask to create entry if queueing packet */
  i_err = etharp_find_entry(ipaddr, ETHARP_FLAG_TRY_HARD, netif);
 8014036:	68fa      	ldr	r2, [r7, #12]
 8014038:	2101      	movs	r1, #1
 801403a:	68b8      	ldr	r0, [r7, #8]
 801403c:	f7ff fb5c 	bl	80136f8 <etharp_find_entry>
 8014040:	4603      	mov	r3, r0
 8014042:	827b      	strh	r3, [r7, #18]

  /* could not find or create entry? */
  if (i_err < 0) {
 8014044:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8014048:	2b00      	cmp	r3, #0
 801404a:	da02      	bge.n	8014052 <etharp_query+0x6a>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not create ARP entry\n"));
    if (q) {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: packet dropped\n"));
      ETHARP_STATS_INC(etharp.memerr);
    }
    return (err_t)i_err;
 801404c:	8a7b      	ldrh	r3, [r7, #18]
 801404e:	b25b      	sxtb	r3, r3
 8014050:	e0f3      	b.n	801423a <etharp_query+0x252>
  }
  LWIP_ASSERT("type overflow", (size_t)i_err < NETIF_ADDR_IDX_MAX);
 8014052:	8a7b      	ldrh	r3, [r7, #18]
 8014054:	2b7e      	cmp	r3, #126	@ 0x7e
 8014056:	d906      	bls.n	8014066 <etharp_query+0x7e>
 8014058:	4b7a      	ldr	r3, [pc, #488]	@ (8014244 <etharp_query+0x25c>)
 801405a:	f240 32c1 	movw	r2, #961	@ 0x3c1
 801405e:	497a      	ldr	r1, [pc, #488]	@ (8014248 <etharp_query+0x260>)
 8014060:	487a      	ldr	r0, [pc, #488]	@ (801424c <etharp_query+0x264>)
 8014062:	f002 fc1b 	bl	801689c <iprintf>
  i = (netif_addr_idx_t)i_err;
 8014066:	8a7b      	ldrh	r3, [r7, #18]
 8014068:	747b      	strb	r3, [r7, #17]

  /* mark a fresh entry as pending (we just sent a request) */
  if (arp_table[i].state == ETHARP_STATE_EMPTY) {
 801406a:	7c7a      	ldrb	r2, [r7, #17]
 801406c:	4978      	ldr	r1, [pc, #480]	@ (8014250 <etharp_query+0x268>)
 801406e:	4613      	mov	r3, r2
 8014070:	005b      	lsls	r3, r3, #1
 8014072:	4413      	add	r3, r2
 8014074:	00db      	lsls	r3, r3, #3
 8014076:	440b      	add	r3, r1
 8014078:	3314      	adds	r3, #20
 801407a:	781b      	ldrb	r3, [r3, #0]
 801407c:	2b00      	cmp	r3, #0
 801407e:	d115      	bne.n	80140ac <etharp_query+0xc4>
    is_new_entry = 1;
 8014080:	2301      	movs	r3, #1
 8014082:	623b      	str	r3, [r7, #32]
    arp_table[i].state = ETHARP_STATE_PENDING;
 8014084:	7c7a      	ldrb	r2, [r7, #17]
 8014086:	4972      	ldr	r1, [pc, #456]	@ (8014250 <etharp_query+0x268>)
 8014088:	4613      	mov	r3, r2
 801408a:	005b      	lsls	r3, r3, #1
 801408c:	4413      	add	r3, r2
 801408e:	00db      	lsls	r3, r3, #3
 8014090:	440b      	add	r3, r1
 8014092:	3314      	adds	r3, #20
 8014094:	2201      	movs	r2, #1
 8014096:	701a      	strb	r2, [r3, #0]
    /* record network interface for re-sending arp request in etharp_tmr */
    arp_table[i].netif = netif;
 8014098:	7c7a      	ldrb	r2, [r7, #17]
 801409a:	496d      	ldr	r1, [pc, #436]	@ (8014250 <etharp_query+0x268>)
 801409c:	4613      	mov	r3, r2
 801409e:	005b      	lsls	r3, r3, #1
 80140a0:	4413      	add	r3, r2
 80140a2:	00db      	lsls	r3, r3, #3
 80140a4:	440b      	add	r3, r1
 80140a6:	3308      	adds	r3, #8
 80140a8:	68fa      	ldr	r2, [r7, #12]
 80140aa:	601a      	str	r2, [r3, #0]
  }

  /* { i is either a STABLE or (new or existing) PENDING entry } */
  LWIP_ASSERT("arp_table[i].state == PENDING or STABLE",
 80140ac:	7c7a      	ldrb	r2, [r7, #17]
 80140ae:	4968      	ldr	r1, [pc, #416]	@ (8014250 <etharp_query+0x268>)
 80140b0:	4613      	mov	r3, r2
 80140b2:	005b      	lsls	r3, r3, #1
 80140b4:	4413      	add	r3, r2
 80140b6:	00db      	lsls	r3, r3, #3
 80140b8:	440b      	add	r3, r1
 80140ba:	3314      	adds	r3, #20
 80140bc:	781b      	ldrb	r3, [r3, #0]
 80140be:	2b01      	cmp	r3, #1
 80140c0:	d011      	beq.n	80140e6 <etharp_query+0xfe>
 80140c2:	7c7a      	ldrb	r2, [r7, #17]
 80140c4:	4962      	ldr	r1, [pc, #392]	@ (8014250 <etharp_query+0x268>)
 80140c6:	4613      	mov	r3, r2
 80140c8:	005b      	lsls	r3, r3, #1
 80140ca:	4413      	add	r3, r2
 80140cc:	00db      	lsls	r3, r3, #3
 80140ce:	440b      	add	r3, r1
 80140d0:	3314      	adds	r3, #20
 80140d2:	781b      	ldrb	r3, [r3, #0]
 80140d4:	2b01      	cmp	r3, #1
 80140d6:	d806      	bhi.n	80140e6 <etharp_query+0xfe>
 80140d8:	4b5a      	ldr	r3, [pc, #360]	@ (8014244 <etharp_query+0x25c>)
 80140da:	f240 32cd 	movw	r2, #973	@ 0x3cd
 80140de:	495d      	ldr	r1, [pc, #372]	@ (8014254 <etharp_query+0x26c>)
 80140e0:	485a      	ldr	r0, [pc, #360]	@ (801424c <etharp_query+0x264>)
 80140e2:	f002 fbdb 	bl	801689c <iprintf>
              ((arp_table[i].state == ETHARP_STATE_PENDING) ||
               (arp_table[i].state >= ETHARP_STATE_STABLE)));

  /* do we have a new entry? or an implicit query request? */
  if (is_new_entry || (q == NULL)) {
 80140e6:	6a3b      	ldr	r3, [r7, #32]
 80140e8:	2b00      	cmp	r3, #0
 80140ea:	d102      	bne.n	80140f2 <etharp_query+0x10a>
 80140ec:	687b      	ldr	r3, [r7, #4]
 80140ee:	2b00      	cmp	r3, #0
 80140f0:	d10c      	bne.n	801410c <etharp_query+0x124>
    /* try to resolve it; send out ARP request */
    result = etharp_request(netif, ipaddr);
 80140f2:	68b9      	ldr	r1, [r7, #8]
 80140f4:	68f8      	ldr	r0, [r7, #12]
 80140f6:	f000 f963 	bl	80143c0 <etharp_request>
 80140fa:	4603      	mov	r3, r0
 80140fc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      /* ARP request couldn't be sent */
      /* We don't re-send arp request in etharp_tmr, but we still queue packets,
         since this failure could be temporary, and the next packet calling
         etharp_query again could lead to sending the queued packets. */
    }
    if (q == NULL) {
 8014100:	687b      	ldr	r3, [r7, #4]
 8014102:	2b00      	cmp	r3, #0
 8014104:	d102      	bne.n	801410c <etharp_query+0x124>
      return result;
 8014106:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 801410a:	e096      	b.n	801423a <etharp_query+0x252>
    }
  }

  /* packet given? */
  LWIP_ASSERT("q != NULL", q != NULL);
 801410c:	687b      	ldr	r3, [r7, #4]
 801410e:	2b00      	cmp	r3, #0
 8014110:	d106      	bne.n	8014120 <etharp_query+0x138>
 8014112:	4b4c      	ldr	r3, [pc, #304]	@ (8014244 <etharp_query+0x25c>)
 8014114:	f240 32e1 	movw	r2, #993	@ 0x3e1
 8014118:	494f      	ldr	r1, [pc, #316]	@ (8014258 <etharp_query+0x270>)
 801411a:	484c      	ldr	r0, [pc, #304]	@ (801424c <etharp_query+0x264>)
 801411c:	f002 fbbe 	bl	801689c <iprintf>
  /* stable entry? */
  if (arp_table[i].state >= ETHARP_STATE_STABLE) {
 8014120:	7c7a      	ldrb	r2, [r7, #17]
 8014122:	494b      	ldr	r1, [pc, #300]	@ (8014250 <etharp_query+0x268>)
 8014124:	4613      	mov	r3, r2
 8014126:	005b      	lsls	r3, r3, #1
 8014128:	4413      	add	r3, r2
 801412a:	00db      	lsls	r3, r3, #3
 801412c:	440b      	add	r3, r1
 801412e:	3314      	adds	r3, #20
 8014130:	781b      	ldrb	r3, [r3, #0]
 8014132:	2b01      	cmp	r3, #1
 8014134:	d917      	bls.n	8014166 <etharp_query+0x17e>
    /* we have a valid IP->Ethernet address mapping */
    ETHARP_SET_ADDRHINT(netif, i);
 8014136:	4a49      	ldr	r2, [pc, #292]	@ (801425c <etharp_query+0x274>)
 8014138:	7c7b      	ldrb	r3, [r7, #17]
 801413a:	7013      	strb	r3, [r2, #0]
    /* send the packet */
    result = ethernet_output(netif, q, srcaddr, &(arp_table[i].ethaddr), ETHTYPE_IP);
 801413c:	7c7a      	ldrb	r2, [r7, #17]
 801413e:	4613      	mov	r3, r2
 8014140:	005b      	lsls	r3, r3, #1
 8014142:	4413      	add	r3, r2
 8014144:	00db      	lsls	r3, r3, #3
 8014146:	3308      	adds	r3, #8
 8014148:	4a41      	ldr	r2, [pc, #260]	@ (8014250 <etharp_query+0x268>)
 801414a:	4413      	add	r3, r2
 801414c:	3304      	adds	r3, #4
 801414e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8014152:	9200      	str	r2, [sp, #0]
 8014154:	697a      	ldr	r2, [r7, #20]
 8014156:	6879      	ldr	r1, [r7, #4]
 8014158:	68f8      	ldr	r0, [r7, #12]
 801415a:	f001 fe4b 	bl	8015df4 <ethernet_output>
 801415e:	4603      	mov	r3, r0
 8014160:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8014164:	e067      	b.n	8014236 <etharp_query+0x24e>
    /* pending entry? (either just created or already pending */
  } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 8014166:	7c7a      	ldrb	r2, [r7, #17]
 8014168:	4939      	ldr	r1, [pc, #228]	@ (8014250 <etharp_query+0x268>)
 801416a:	4613      	mov	r3, r2
 801416c:	005b      	lsls	r3, r3, #1
 801416e:	4413      	add	r3, r2
 8014170:	00db      	lsls	r3, r3, #3
 8014172:	440b      	add	r3, r1
 8014174:	3314      	adds	r3, #20
 8014176:	781b      	ldrb	r3, [r3, #0]
 8014178:	2b01      	cmp	r3, #1
 801417a:	d15c      	bne.n	8014236 <etharp_query+0x24e>
    /* entry is still pending, queue the given packet 'q' */
    struct pbuf *p;
    int copy_needed = 0;
 801417c:	2300      	movs	r3, #0
 801417e:	61bb      	str	r3, [r7, #24]
    /* IF q includes a pbuf that must be copied, copy the whole chain into a
     * new PBUF_RAM. See the definition of PBUF_NEEDS_COPY for details. */
    p = q;
 8014180:	687b      	ldr	r3, [r7, #4]
 8014182:	61fb      	str	r3, [r7, #28]
    while (p) {
 8014184:	e01c      	b.n	80141c0 <etharp_query+0x1d8>
      LWIP_ASSERT("no packet queues allowed!", (p->len != p->tot_len) || (p->next == 0));
 8014186:	69fb      	ldr	r3, [r7, #28]
 8014188:	895a      	ldrh	r2, [r3, #10]
 801418a:	69fb      	ldr	r3, [r7, #28]
 801418c:	891b      	ldrh	r3, [r3, #8]
 801418e:	429a      	cmp	r2, r3
 8014190:	d10a      	bne.n	80141a8 <etharp_query+0x1c0>
 8014192:	69fb      	ldr	r3, [r7, #28]
 8014194:	681b      	ldr	r3, [r3, #0]
 8014196:	2b00      	cmp	r3, #0
 8014198:	d006      	beq.n	80141a8 <etharp_query+0x1c0>
 801419a:	4b2a      	ldr	r3, [pc, #168]	@ (8014244 <etharp_query+0x25c>)
 801419c:	f240 32f1 	movw	r2, #1009	@ 0x3f1
 80141a0:	492f      	ldr	r1, [pc, #188]	@ (8014260 <etharp_query+0x278>)
 80141a2:	482a      	ldr	r0, [pc, #168]	@ (801424c <etharp_query+0x264>)
 80141a4:	f002 fb7a 	bl	801689c <iprintf>
      if (PBUF_NEEDS_COPY(p)) {
 80141a8:	69fb      	ldr	r3, [r7, #28]
 80141aa:	7b1b      	ldrb	r3, [r3, #12]
 80141ac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80141b0:	2b00      	cmp	r3, #0
 80141b2:	d002      	beq.n	80141ba <etharp_query+0x1d2>
        copy_needed = 1;
 80141b4:	2301      	movs	r3, #1
 80141b6:	61bb      	str	r3, [r7, #24]
        break;
 80141b8:	e005      	b.n	80141c6 <etharp_query+0x1de>
      }
      p = p->next;
 80141ba:	69fb      	ldr	r3, [r7, #28]
 80141bc:	681b      	ldr	r3, [r3, #0]
 80141be:	61fb      	str	r3, [r7, #28]
    while (p) {
 80141c0:	69fb      	ldr	r3, [r7, #28]
 80141c2:	2b00      	cmp	r3, #0
 80141c4:	d1df      	bne.n	8014186 <etharp_query+0x19e>
    }
    if (copy_needed) {
 80141c6:	69bb      	ldr	r3, [r7, #24]
 80141c8:	2b00      	cmp	r3, #0
 80141ca:	d007      	beq.n	80141dc <etharp_query+0x1f4>
      /* copy the whole packet into new pbufs */
      p = pbuf_clone(PBUF_LINK, PBUF_RAM, q);
 80141cc:	687a      	ldr	r2, [r7, #4]
 80141ce:	f44f 7120 	mov.w	r1, #640	@ 0x280
 80141d2:	200e      	movs	r0, #14
 80141d4:	f7f9 fa0a 	bl	800d5ec <pbuf_clone>
 80141d8:	61f8      	str	r0, [r7, #28]
 80141da:	e004      	b.n	80141e6 <etharp_query+0x1fe>
    } else {
      /* referencing the old pbuf is enough */
      p = q;
 80141dc:	687b      	ldr	r3, [r7, #4]
 80141de:	61fb      	str	r3, [r7, #28]
      pbuf_ref(p);
 80141e0:	69f8      	ldr	r0, [r7, #28]
 80141e2:	f7f8 ff9f 	bl	800d124 <pbuf_ref>
    }
    /* packet could be taken over? */
    if (p != NULL) {
 80141e6:	69fb      	ldr	r3, [r7, #28]
 80141e8:	2b00      	cmp	r3, #0
 80141ea:	d021      	beq.n	8014230 <etharp_query+0x248>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
        result = ERR_MEM;
      }
#else /* ARP_QUEUEING */
      /* always queue one packet per ARP request only, freeing a previously queued packet */
      if (arp_table[i].q != NULL) {
 80141ec:	7c7a      	ldrb	r2, [r7, #17]
 80141ee:	4918      	ldr	r1, [pc, #96]	@ (8014250 <etharp_query+0x268>)
 80141f0:	4613      	mov	r3, r2
 80141f2:	005b      	lsls	r3, r3, #1
 80141f4:	4413      	add	r3, r2
 80141f6:	00db      	lsls	r3, r3, #3
 80141f8:	440b      	add	r3, r1
 80141fa:	681b      	ldr	r3, [r3, #0]
 80141fc:	2b00      	cmp	r3, #0
 80141fe:	d00a      	beq.n	8014216 <etharp_query+0x22e>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: dropped previously queued packet %p for ARP entry %"U16_F"\n", (void *)q, (u16_t)i));
        pbuf_free(arp_table[i].q);
 8014200:	7c7a      	ldrb	r2, [r7, #17]
 8014202:	4913      	ldr	r1, [pc, #76]	@ (8014250 <etharp_query+0x268>)
 8014204:	4613      	mov	r3, r2
 8014206:	005b      	lsls	r3, r3, #1
 8014208:	4413      	add	r3, r2
 801420a:	00db      	lsls	r3, r3, #3
 801420c:	440b      	add	r3, r1
 801420e:	681b      	ldr	r3, [r3, #0]
 8014210:	4618      	mov	r0, r3
 8014212:	f7f8 fee1 	bl	800cfd8 <pbuf_free>
      }
      arp_table[i].q = p;
 8014216:	7c7a      	ldrb	r2, [r7, #17]
 8014218:	490d      	ldr	r1, [pc, #52]	@ (8014250 <etharp_query+0x268>)
 801421a:	4613      	mov	r3, r2
 801421c:	005b      	lsls	r3, r3, #1
 801421e:	4413      	add	r3, r2
 8014220:	00db      	lsls	r3, r3, #3
 8014222:	440b      	add	r3, r1
 8014224:	69fa      	ldr	r2, [r7, #28]
 8014226:	601a      	str	r2, [r3, #0]
      result = ERR_OK;
 8014228:	2300      	movs	r3, #0
 801422a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 801422e:	e002      	b.n	8014236 <etharp_query+0x24e>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: queued packet %p on ARP entry %"U16_F"\n", (void *)q, (u16_t)i));
#endif /* ARP_QUEUEING */
    } else {
      ETHARP_STATS_INC(etharp.memerr);
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
      result = ERR_MEM;
 8014230:	23ff      	movs	r3, #255	@ 0xff
 8014232:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }
  }
  return result;
 8014236:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
 801423a:	4618      	mov	r0, r3
 801423c:	3728      	adds	r7, #40	@ 0x28
 801423e:	46bd      	mov	sp, r7
 8014240:	bd80      	pop	{r7, pc}
 8014242:	bf00      	nop
 8014244:	0801a0ac 	.word	0x0801a0ac
 8014248:	0801a258 	.word	0x0801a258
 801424c:	0801a124 	.word	0x0801a124
 8014250:	24007e58 	.word	0x24007e58
 8014254:	0801a268 	.word	0x0801a268
 8014258:	0801a24c 	.word	0x0801a24c
 801425c:	24007f48 	.word	0x24007f48
 8014260:	0801a290 	.word	0x0801a290

08014264 <etharp_raw>:
etharp_raw(struct netif *netif, const struct eth_addr *ethsrc_addr,
           const struct eth_addr *ethdst_addr,
           const struct eth_addr *hwsrc_addr, const ip4_addr_t *ipsrc_addr,
           const struct eth_addr *hwdst_addr, const ip4_addr_t *ipdst_addr,
           const u16_t opcode)
{
 8014264:	b580      	push	{r7, lr}
 8014266:	b08a      	sub	sp, #40	@ 0x28
 8014268:	af02      	add	r7, sp, #8
 801426a:	60f8      	str	r0, [r7, #12]
 801426c:	60b9      	str	r1, [r7, #8]
 801426e:	607a      	str	r2, [r7, #4]
 8014270:	603b      	str	r3, [r7, #0]
  struct pbuf *p;
  err_t result = ERR_OK;
 8014272:	2300      	movs	r3, #0
 8014274:	77fb      	strb	r3, [r7, #31]
  struct etharp_hdr *hdr;

  LWIP_ASSERT("netif != NULL", netif != NULL);
 8014276:	68fb      	ldr	r3, [r7, #12]
 8014278:	2b00      	cmp	r3, #0
 801427a:	d106      	bne.n	801428a <etharp_raw+0x26>
 801427c:	4b3a      	ldr	r3, [pc, #232]	@ (8014368 <etharp_raw+0x104>)
 801427e:	f240 4257 	movw	r2, #1111	@ 0x457
 8014282:	493a      	ldr	r1, [pc, #232]	@ (801436c <etharp_raw+0x108>)
 8014284:	483a      	ldr	r0, [pc, #232]	@ (8014370 <etharp_raw+0x10c>)
 8014286:	f002 fb09 	bl	801689c <iprintf>

  /* allocate a pbuf for the outgoing ARP request packet */
  p = pbuf_alloc(PBUF_LINK, SIZEOF_ETHARP_HDR, PBUF_RAM);
 801428a:	f44f 7220 	mov.w	r2, #640	@ 0x280
 801428e:	211c      	movs	r1, #28
 8014290:	200e      	movs	r0, #14
 8014292:	f7f8 fbbf 	bl	800ca14 <pbuf_alloc>
 8014296:	61b8      	str	r0, [r7, #24]
  /* could allocate a pbuf for an ARP request? */
  if (p == NULL) {
 8014298:	69bb      	ldr	r3, [r7, #24]
 801429a:	2b00      	cmp	r3, #0
 801429c:	d102      	bne.n	80142a4 <etharp_raw+0x40>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
                ("etharp_raw: could not allocate pbuf for ARP request.\n"));
    ETHARP_STATS_INC(etharp.memerr);
    return ERR_MEM;
 801429e:	f04f 33ff 	mov.w	r3, #4294967295
 80142a2:	e05d      	b.n	8014360 <etharp_raw+0xfc>
  }
  LWIP_ASSERT("check that first pbuf can hold struct etharp_hdr",
 80142a4:	69bb      	ldr	r3, [r7, #24]
 80142a6:	895b      	ldrh	r3, [r3, #10]
 80142a8:	2b1b      	cmp	r3, #27
 80142aa:	d806      	bhi.n	80142ba <etharp_raw+0x56>
 80142ac:	4b2e      	ldr	r3, [pc, #184]	@ (8014368 <etharp_raw+0x104>)
 80142ae:	f240 4262 	movw	r2, #1122	@ 0x462
 80142b2:	4930      	ldr	r1, [pc, #192]	@ (8014374 <etharp_raw+0x110>)
 80142b4:	482e      	ldr	r0, [pc, #184]	@ (8014370 <etharp_raw+0x10c>)
 80142b6:	f002 faf1 	bl	801689c <iprintf>
              (p->len >= SIZEOF_ETHARP_HDR));

  hdr = (struct etharp_hdr *)p->payload;
 80142ba:	69bb      	ldr	r3, [r7, #24]
 80142bc:	685b      	ldr	r3, [r3, #4]
 80142be:	617b      	str	r3, [r7, #20]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_raw: sending raw ARP packet.\n"));
  hdr->opcode = lwip_htons(opcode);
 80142c0:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 80142c2:	4618      	mov	r0, r3
 80142c4:	f7f7 f9e6 	bl	800b694 <lwip_htons>
 80142c8:	4603      	mov	r3, r0
 80142ca:	461a      	mov	r2, r3
 80142cc:	697b      	ldr	r3, [r7, #20]
 80142ce:	80da      	strh	r2, [r3, #6]

  LWIP_ASSERT("netif->hwaddr_len must be the same as ETH_HWADDR_LEN for etharp!",
 80142d0:	68fb      	ldr	r3, [r7, #12]
 80142d2:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 80142d6:	2b06      	cmp	r3, #6
 80142d8:	d006      	beq.n	80142e8 <etharp_raw+0x84>
 80142da:	4b23      	ldr	r3, [pc, #140]	@ (8014368 <etharp_raw+0x104>)
 80142dc:	f240 4269 	movw	r2, #1129	@ 0x469
 80142e0:	4925      	ldr	r1, [pc, #148]	@ (8014378 <etharp_raw+0x114>)
 80142e2:	4823      	ldr	r0, [pc, #140]	@ (8014370 <etharp_raw+0x10c>)
 80142e4:	f002 fada 	bl	801689c <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));

  /* Write the ARP MAC-Addresses */
  SMEMCPY(&hdr->shwaddr, hwsrc_addr, ETH_HWADDR_LEN);
 80142e8:	697b      	ldr	r3, [r7, #20]
 80142ea:	3308      	adds	r3, #8
 80142ec:	2206      	movs	r2, #6
 80142ee:	6839      	ldr	r1, [r7, #0]
 80142f0:	4618      	mov	r0, r3
 80142f2:	f002 fd2c 	bl	8016d4e <memcpy>
  SMEMCPY(&hdr->dhwaddr, hwdst_addr, ETH_HWADDR_LEN);
 80142f6:	697b      	ldr	r3, [r7, #20]
 80142f8:	3312      	adds	r3, #18
 80142fa:	2206      	movs	r2, #6
 80142fc:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80142fe:	4618      	mov	r0, r3
 8014300:	f002 fd25 	bl	8016d4e <memcpy>
  /* Copy struct ip4_addr_wordaligned to aligned ip4_addr, to support compilers without
   * structure packing. */
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->sipaddr, ipsrc_addr);
 8014304:	697b      	ldr	r3, [r7, #20]
 8014306:	330e      	adds	r3, #14
 8014308:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801430a:	6812      	ldr	r2, [r2, #0]
 801430c:	601a      	str	r2, [r3, #0]
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->dipaddr, ipdst_addr);
 801430e:	697b      	ldr	r3, [r7, #20]
 8014310:	3318      	adds	r3, #24
 8014312:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8014314:	6812      	ldr	r2, [r2, #0]
 8014316:	601a      	str	r2, [r3, #0]

  hdr->hwtype = PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET);
 8014318:	697b      	ldr	r3, [r7, #20]
 801431a:	2200      	movs	r2, #0
 801431c:	701a      	strb	r2, [r3, #0]
 801431e:	2200      	movs	r2, #0
 8014320:	f042 0201 	orr.w	r2, r2, #1
 8014324:	705a      	strb	r2, [r3, #1]
  hdr->proto = PP_HTONS(ETHTYPE_IP);
 8014326:	697b      	ldr	r3, [r7, #20]
 8014328:	2200      	movs	r2, #0
 801432a:	f042 0208 	orr.w	r2, r2, #8
 801432e:	709a      	strb	r2, [r3, #2]
 8014330:	2200      	movs	r2, #0
 8014332:	70da      	strb	r2, [r3, #3]
  /* set hwlen and protolen */
  hdr->hwlen = ETH_HWADDR_LEN;
 8014334:	697b      	ldr	r3, [r7, #20]
 8014336:	2206      	movs	r2, #6
 8014338:	711a      	strb	r2, [r3, #4]
  hdr->protolen = sizeof(ip4_addr_t);
 801433a:	697b      	ldr	r3, [r7, #20]
 801433c:	2204      	movs	r2, #4
 801433e:	715a      	strb	r2, [r3, #5]
  if (ip4_addr_islinklocal(ipsrc_addr)) {
    ethernet_output(netif, p, ethsrc_addr, &ethbroadcast, ETHTYPE_ARP);
  } else
#endif /* LWIP_AUTOIP */
  {
    ethernet_output(netif, p, ethsrc_addr, ethdst_addr, ETHTYPE_ARP);
 8014340:	f640 0306 	movw	r3, #2054	@ 0x806
 8014344:	9300      	str	r3, [sp, #0]
 8014346:	687b      	ldr	r3, [r7, #4]
 8014348:	68ba      	ldr	r2, [r7, #8]
 801434a:	69b9      	ldr	r1, [r7, #24]
 801434c:	68f8      	ldr	r0, [r7, #12]
 801434e:	f001 fd51 	bl	8015df4 <ethernet_output>
  }

  ETHARP_STATS_INC(etharp.xmit);
  /* free ARP query packet */
  pbuf_free(p);
 8014352:	69b8      	ldr	r0, [r7, #24]
 8014354:	f7f8 fe40 	bl	800cfd8 <pbuf_free>
  p = NULL;
 8014358:	2300      	movs	r3, #0
 801435a:	61bb      	str	r3, [r7, #24]
  /* could not allocate pbuf for ARP request */

  return result;
 801435c:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8014360:	4618      	mov	r0, r3
 8014362:	3720      	adds	r7, #32
 8014364:	46bd      	mov	sp, r7
 8014366:	bd80      	pop	{r7, pc}
 8014368:	0801a0ac 	.word	0x0801a0ac
 801436c:	0801a1fc 	.word	0x0801a1fc
 8014370:	0801a124 	.word	0x0801a124
 8014374:	0801a2ac 	.word	0x0801a2ac
 8014378:	0801a2e0 	.word	0x0801a2e0

0801437c <etharp_request_dst>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
static err_t
etharp_request_dst(struct netif *netif, const ip4_addr_t *ipaddr, const struct eth_addr *hw_dst_addr)
{
 801437c:	b580      	push	{r7, lr}
 801437e:	b088      	sub	sp, #32
 8014380:	af04      	add	r7, sp, #16
 8014382:	60f8      	str	r0, [r7, #12]
 8014384:	60b9      	str	r1, [r7, #8]
 8014386:	607a      	str	r2, [r7, #4]
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 8014388:	68fb      	ldr	r3, [r7, #12]
 801438a:	f103 0126 	add.w	r1, r3, #38	@ 0x26
                    (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif), &ethzero,
 801438e:	68fb      	ldr	r3, [r7, #12]
 8014390:	f103 0026 	add.w	r0, r3, #38	@ 0x26
 8014394:	68fb      	ldr	r3, [r7, #12]
 8014396:	3304      	adds	r3, #4
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 8014398:	2201      	movs	r2, #1
 801439a:	9203      	str	r2, [sp, #12]
 801439c:	68ba      	ldr	r2, [r7, #8]
 801439e:	9202      	str	r2, [sp, #8]
 80143a0:	4a06      	ldr	r2, [pc, #24]	@ (80143bc <etharp_request_dst+0x40>)
 80143a2:	9201      	str	r2, [sp, #4]
 80143a4:	9300      	str	r3, [sp, #0]
 80143a6:	4603      	mov	r3, r0
 80143a8:	687a      	ldr	r2, [r7, #4]
 80143aa:	68f8      	ldr	r0, [r7, #12]
 80143ac:	f7ff ff5a 	bl	8014264 <etharp_raw>
 80143b0:	4603      	mov	r3, r0
                    ipaddr, ARP_REQUEST);
}
 80143b2:	4618      	mov	r0, r3
 80143b4:	3710      	adds	r7, #16
 80143b6:	46bd      	mov	sp, r7
 80143b8:	bd80      	pop	{r7, pc}
 80143ba:	bf00      	nop
 80143bc:	0801aaac 	.word	0x0801aaac

080143c0 <etharp_request>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
err_t
etharp_request(struct netif *netif, const ip4_addr_t *ipaddr)
{
 80143c0:	b580      	push	{r7, lr}
 80143c2:	b082      	sub	sp, #8
 80143c4:	af00      	add	r7, sp, #0
 80143c6:	6078      	str	r0, [r7, #4]
 80143c8:	6039      	str	r1, [r7, #0]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_request: sending ARP request.\n"));
  return etharp_request_dst(netif, ipaddr, &ethbroadcast);
 80143ca:	4a05      	ldr	r2, [pc, #20]	@ (80143e0 <etharp_request+0x20>)
 80143cc:	6839      	ldr	r1, [r7, #0]
 80143ce:	6878      	ldr	r0, [r7, #4]
 80143d0:	f7ff ffd4 	bl	801437c <etharp_request_dst>
 80143d4:	4603      	mov	r3, r0
}
 80143d6:	4618      	mov	r0, r3
 80143d8:	3708      	adds	r7, #8
 80143da:	46bd      	mov	sp, r7
 80143dc:	bd80      	pop	{r7, pc}
 80143de:	bf00      	nop
 80143e0:	0801aaa4 	.word	0x0801aaa4

080143e4 <icmp_input>:
 * @param p the icmp echo request packet, p->payload pointing to the icmp header
 * @param inp the netif on which this packet was received
 */
void
icmp_input(struct pbuf *p, struct netif *inp)
{
 80143e4:	b580      	push	{r7, lr}
 80143e6:	b08e      	sub	sp, #56	@ 0x38
 80143e8:	af04      	add	r7, sp, #16
 80143ea:	6078      	str	r0, [r7, #4]
 80143ec:	6039      	str	r1, [r7, #0]
  const ip4_addr_t *src;

  ICMP_STATS_INC(icmp.recv);
  MIB2_STATS_INC(mib2.icmpinmsgs);

  iphdr_in = ip4_current_header();
 80143ee:	4b87      	ldr	r3, [pc, #540]	@ (801460c <icmp_input+0x228>)
 80143f0:	689b      	ldr	r3, [r3, #8]
 80143f2:	627b      	str	r3, [r7, #36]	@ 0x24
  hlen = IPH_HL_BYTES(iphdr_in);
 80143f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80143f6:	781b      	ldrb	r3, [r3, #0]
 80143f8:	f003 030f 	and.w	r3, r3, #15
 80143fc:	b2db      	uxtb	r3, r3
 80143fe:	009b      	lsls	r3, r3, #2
 8014400:	b2db      	uxtb	r3, r3
 8014402:	847b      	strh	r3, [r7, #34]	@ 0x22
  if (hlen < IP_HLEN) {
 8014404:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8014406:	2b13      	cmp	r3, #19
 8014408:	f240 80e8 	bls.w	80145dc <icmp_input+0x1f8>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short IP header (%"S16_F" bytes) received\n", hlen));
    goto lenerr;
  }
  if (p->len < sizeof(u16_t) * 2) {
 801440c:	687b      	ldr	r3, [r7, #4]
 801440e:	895b      	ldrh	r3, [r3, #10]
 8014410:	2b03      	cmp	r3, #3
 8014412:	f240 80e5 	bls.w	80145e0 <icmp_input+0x1fc>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short ICMP (%"U16_F" bytes) received\n", p->tot_len));
    goto lenerr;
  }

  type = *((u8_t *)p->payload);
 8014416:	687b      	ldr	r3, [r7, #4]
 8014418:	685b      	ldr	r3, [r3, #4]
 801441a:	781b      	ldrb	r3, [r3, #0]
 801441c:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
#ifdef LWIP_DEBUG
  code = *(((u8_t *)p->payload) + 1);
  /* if debug is enabled but debug statement below is somehow disabled: */
  LWIP_UNUSED_ARG(code);
#endif /* LWIP_DEBUG */
  switch (type) {
 8014420:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8014424:	2b00      	cmp	r3, #0
 8014426:	f000 80d2 	beq.w	80145ce <icmp_input+0x1ea>
 801442a:	2b08      	cmp	r3, #8
 801442c:	f040 80d2 	bne.w	80145d4 <icmp_input+0x1f0>
         (as obviously, an echo request has been sent, too). */
      MIB2_STATS_INC(mib2.icmpinechoreps);
      break;
    case ICMP_ECHO:
      MIB2_STATS_INC(mib2.icmpinechos);
      src = ip4_current_dest_addr();
 8014430:	4b77      	ldr	r3, [pc, #476]	@ (8014610 <icmp_input+0x22c>)
 8014432:	61fb      	str	r3, [r7, #28]
      /* multicast destination address? */
      if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 8014434:	4b75      	ldr	r3, [pc, #468]	@ (801460c <icmp_input+0x228>)
 8014436:	695b      	ldr	r3, [r3, #20]
 8014438:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 801443c:	2be0      	cmp	r3, #224	@ 0xe0
 801443e:	f000 80d6 	beq.w	80145ee <icmp_input+0x20a>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to multicast pings\n"));
        goto icmperr;
#endif /* LWIP_MULTICAST_PING */
      }
      /* broadcast destination address? */
      if (ip4_addr_isbroadcast(ip4_current_dest_addr(), ip_current_netif())) {
 8014442:	4b72      	ldr	r3, [pc, #456]	@ (801460c <icmp_input+0x228>)
 8014444:	695b      	ldr	r3, [r3, #20]
 8014446:	4a71      	ldr	r2, [pc, #452]	@ (801460c <icmp_input+0x228>)
 8014448:	6812      	ldr	r2, [r2, #0]
 801444a:	4611      	mov	r1, r2
 801444c:	4618      	mov	r0, r3
 801444e:	f000 fc17 	bl	8014c80 <ip4_addr_isbroadcast_u32>
 8014452:	4603      	mov	r3, r0
 8014454:	2b00      	cmp	r3, #0
 8014456:	f040 80cc 	bne.w	80145f2 <icmp_input+0x20e>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to broadcast pings\n"));
        goto icmperr;
#endif /* LWIP_BROADCAST_PING */
      }
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ping\n"));
      if (p->tot_len < sizeof(struct icmp_echo_hdr)) {
 801445a:	687b      	ldr	r3, [r7, #4]
 801445c:	891b      	ldrh	r3, [r3, #8]
 801445e:	2b07      	cmp	r3, #7
 8014460:	f240 80c0 	bls.w	80145e4 <icmp_input+0x200>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: bad ICMP echo received\n"));
        goto lenerr;
      }
#if CHECKSUM_CHECK_ICMP
      IF__NETIF_CHECKSUM_ENABLED(inp, NETIF_CHECKSUM_CHECK_ICMP) {
        if (inet_chksum_pbuf(p) != 0) {
 8014464:	6878      	ldr	r0, [r7, #4]
 8014466:	f7f7 f9b3 	bl	800b7d0 <inet_chksum_pbuf>
 801446a:	4603      	mov	r3, r0
 801446c:	2b00      	cmp	r3, #0
 801446e:	d003      	beq.n	8014478 <icmp_input+0x94>
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: checksum failed for received ICMP echo\n"));
          pbuf_free(p);
 8014470:	6878      	ldr	r0, [r7, #4]
 8014472:	f7f8 fdb1 	bl	800cfd8 <pbuf_free>
          ICMP_STATS_INC(icmp.chkerr);
          MIB2_STATS_INC(mib2.icmpinerrors);
          return;
 8014476:	e0c5      	b.n	8014604 <icmp_input+0x220>
        }
      }
#endif
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN
      if (pbuf_add_header(p, hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN)) {
 8014478:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 801447a:	330e      	adds	r3, #14
 801447c:	4619      	mov	r1, r3
 801447e:	6878      	ldr	r0, [r7, #4]
 8014480:	f7f8 fd14 	bl	800ceac <pbuf_add_header>
 8014484:	4603      	mov	r3, r0
 8014486:	2b00      	cmp	r3, #0
 8014488:	d04b      	beq.n	8014522 <icmp_input+0x13e>
        /* p is not big enough to contain link headers
         * allocate a new one and copy p into it
         */
        struct pbuf *r;
        u16_t alloc_len = (u16_t)(p->tot_len + hlen);
 801448a:	687b      	ldr	r3, [r7, #4]
 801448c:	891a      	ldrh	r2, [r3, #8]
 801448e:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8014490:	4413      	add	r3, r2
 8014492:	837b      	strh	r3, [r7, #26]
        if (alloc_len < p->tot_len) {
 8014494:	687b      	ldr	r3, [r7, #4]
 8014496:	891b      	ldrh	r3, [r3, #8]
 8014498:	8b7a      	ldrh	r2, [r7, #26]
 801449a:	429a      	cmp	r2, r3
 801449c:	f0c0 80ab 	bcc.w	80145f6 <icmp_input+0x212>
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: allocating new pbuf failed (tot_len overflow)\n"));
          goto icmperr;
        }
        /* allocate new packet buffer with space for link headers */
        r = pbuf_alloc(PBUF_LINK, alloc_len, PBUF_RAM);
 80144a0:	8b7b      	ldrh	r3, [r7, #26]
 80144a2:	f44f 7220 	mov.w	r2, #640	@ 0x280
 80144a6:	4619      	mov	r1, r3
 80144a8:	200e      	movs	r0, #14
 80144aa:	f7f8 fab3 	bl	800ca14 <pbuf_alloc>
 80144ae:	6178      	str	r0, [r7, #20]
        if (r == NULL) {
 80144b0:	697b      	ldr	r3, [r7, #20]
 80144b2:	2b00      	cmp	r3, #0
 80144b4:	f000 80a1 	beq.w	80145fa <icmp_input+0x216>
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: allocating new pbuf failed\n"));
          goto icmperr;
        }
        if (r->len < hlen + sizeof(struct icmp_echo_hdr)) {
 80144b8:	697b      	ldr	r3, [r7, #20]
 80144ba:	895b      	ldrh	r3, [r3, #10]
 80144bc:	461a      	mov	r2, r3
 80144be:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80144c0:	3308      	adds	r3, #8
 80144c2:	429a      	cmp	r2, r3
 80144c4:	d203      	bcs.n	80144ce <icmp_input+0xea>
          LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("first pbuf cannot hold the ICMP header"));
          pbuf_free(r);
 80144c6:	6978      	ldr	r0, [r7, #20]
 80144c8:	f7f8 fd86 	bl	800cfd8 <pbuf_free>
          goto icmperr;
 80144cc:	e096      	b.n	80145fc <icmp_input+0x218>
        }
        /* copy the ip header */
        MEMCPY(r->payload, iphdr_in, hlen);
 80144ce:	697b      	ldr	r3, [r7, #20]
 80144d0:	685b      	ldr	r3, [r3, #4]
 80144d2:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 80144d4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80144d6:	4618      	mov	r0, r3
 80144d8:	f002 fc39 	bl	8016d4e <memcpy>
        /* switch r->payload back to icmp header (cannot fail) */
        if (pbuf_remove_header(r, hlen)) {
 80144dc:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80144de:	4619      	mov	r1, r3
 80144e0:	6978      	ldr	r0, [r7, #20]
 80144e2:	f7f8 fcf3 	bl	800cecc <pbuf_remove_header>
 80144e6:	4603      	mov	r3, r0
 80144e8:	2b00      	cmp	r3, #0
 80144ea:	d009      	beq.n	8014500 <icmp_input+0x11c>
          LWIP_ASSERT("icmp_input: moving r->payload to icmp header failed\n", 0);
 80144ec:	4b49      	ldr	r3, [pc, #292]	@ (8014614 <icmp_input+0x230>)
 80144ee:	22b6      	movs	r2, #182	@ 0xb6
 80144f0:	4949      	ldr	r1, [pc, #292]	@ (8014618 <icmp_input+0x234>)
 80144f2:	484a      	ldr	r0, [pc, #296]	@ (801461c <icmp_input+0x238>)
 80144f4:	f002 f9d2 	bl	801689c <iprintf>
          pbuf_free(r);
 80144f8:	6978      	ldr	r0, [r7, #20]
 80144fa:	f7f8 fd6d 	bl	800cfd8 <pbuf_free>
          goto icmperr;
 80144fe:	e07d      	b.n	80145fc <icmp_input+0x218>
        }
        /* copy the rest of the packet without ip header */
        if (pbuf_copy(r, p) != ERR_OK) {
 8014500:	6879      	ldr	r1, [r7, #4]
 8014502:	6978      	ldr	r0, [r7, #20]
 8014504:	f7f8 fe9c 	bl	800d240 <pbuf_copy>
 8014508:	4603      	mov	r3, r0
 801450a:	2b00      	cmp	r3, #0
 801450c:	d003      	beq.n	8014516 <icmp_input+0x132>
          LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("icmp_input: copying to new pbuf failed"));
          pbuf_free(r);
 801450e:	6978      	ldr	r0, [r7, #20]
 8014510:	f7f8 fd62 	bl	800cfd8 <pbuf_free>
          goto icmperr;
 8014514:	e072      	b.n	80145fc <icmp_input+0x218>
        }
        /* free the original p */
        pbuf_free(p);
 8014516:	6878      	ldr	r0, [r7, #4]
 8014518:	f7f8 fd5e 	bl	800cfd8 <pbuf_free>
        /* we now have an identical copy of p that has room for link headers */
        p = r;
 801451c:	697b      	ldr	r3, [r7, #20]
 801451e:	607b      	str	r3, [r7, #4]
 8014520:	e00f      	b.n	8014542 <icmp_input+0x15e>
      } else {
        /* restore p->payload to point to icmp header (cannot fail) */
        if (pbuf_remove_header(p, hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN)) {
 8014522:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8014524:	330e      	adds	r3, #14
 8014526:	4619      	mov	r1, r3
 8014528:	6878      	ldr	r0, [r7, #4]
 801452a:	f7f8 fccf 	bl	800cecc <pbuf_remove_header>
 801452e:	4603      	mov	r3, r0
 8014530:	2b00      	cmp	r3, #0
 8014532:	d006      	beq.n	8014542 <icmp_input+0x15e>
          LWIP_ASSERT("icmp_input: restoring original p->payload failed\n", 0);
 8014534:	4b37      	ldr	r3, [pc, #220]	@ (8014614 <icmp_input+0x230>)
 8014536:	22c7      	movs	r2, #199	@ 0xc7
 8014538:	4939      	ldr	r1, [pc, #228]	@ (8014620 <icmp_input+0x23c>)
 801453a:	4838      	ldr	r0, [pc, #224]	@ (801461c <icmp_input+0x238>)
 801453c:	f002 f9ae 	bl	801689c <iprintf>
          goto icmperr;
 8014540:	e05c      	b.n	80145fc <icmp_input+0x218>
      }
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN */
      /* At this point, all checks are OK. */
      /* We generate an answer by switching the dest and src ip addresses,
       * setting the icmp type to ECHO_RESPONSE and updating the checksum. */
      iecho = (struct icmp_echo_hdr *)p->payload;
 8014542:	687b      	ldr	r3, [r7, #4]
 8014544:	685b      	ldr	r3, [r3, #4]
 8014546:	613b      	str	r3, [r7, #16]
      if (pbuf_add_header(p, hlen)) {
 8014548:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 801454a:	4619      	mov	r1, r3
 801454c:	6878      	ldr	r0, [r7, #4]
 801454e:	f7f8 fcad 	bl	800ceac <pbuf_add_header>
 8014552:	4603      	mov	r3, r0
 8014554:	2b00      	cmp	r3, #0
 8014556:	d13c      	bne.n	80145d2 <icmp_input+0x1ee>
        LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("Can't move over header in packet"));
      } else {
        err_t ret;
        struct ip_hdr *iphdr = (struct ip_hdr *)p->payload;
 8014558:	687b      	ldr	r3, [r7, #4]
 801455a:	685b      	ldr	r3, [r3, #4]
 801455c:	60fb      	str	r3, [r7, #12]
        ip4_addr_copy(iphdr->src, *src);
 801455e:	69fb      	ldr	r3, [r7, #28]
 8014560:	681a      	ldr	r2, [r3, #0]
 8014562:	68fb      	ldr	r3, [r7, #12]
 8014564:	60da      	str	r2, [r3, #12]
        ip4_addr_copy(iphdr->dest, *ip4_current_src_addr());
 8014566:	4b29      	ldr	r3, [pc, #164]	@ (801460c <icmp_input+0x228>)
 8014568:	691a      	ldr	r2, [r3, #16]
 801456a:	68fb      	ldr	r3, [r7, #12]
 801456c:	611a      	str	r2, [r3, #16]
        ICMPH_TYPE_SET(iecho, ICMP_ER);
 801456e:	693b      	ldr	r3, [r7, #16]
 8014570:	2200      	movs	r2, #0
 8014572:	701a      	strb	r2, [r3, #0]
#if CHECKSUM_GEN_ICMP
        IF__NETIF_CHECKSUM_ENABLED(inp, NETIF_CHECKSUM_GEN_ICMP) {
          /* adjust the checksum */
          if (iecho->chksum > PP_HTONS(0xffffU - (ICMP_ECHO << 8))) {
 8014574:	693b      	ldr	r3, [r7, #16]
 8014576:	885b      	ldrh	r3, [r3, #2]
 8014578:	b29b      	uxth	r3, r3
 801457a:	f64f 72f7 	movw	r2, #65527	@ 0xfff7
 801457e:	4293      	cmp	r3, r2
 8014580:	d907      	bls.n	8014592 <icmp_input+0x1ae>
            iecho->chksum = (u16_t)(iecho->chksum + PP_HTONS((u16_t)(ICMP_ECHO << 8)) + 1);
 8014582:	693b      	ldr	r3, [r7, #16]
 8014584:	885b      	ldrh	r3, [r3, #2]
 8014586:	b29b      	uxth	r3, r3
 8014588:	3309      	adds	r3, #9
 801458a:	b29a      	uxth	r2, r3
 801458c:	693b      	ldr	r3, [r7, #16]
 801458e:	805a      	strh	r2, [r3, #2]
 8014590:	e006      	b.n	80145a0 <icmp_input+0x1bc>
          } else {
            iecho->chksum = (u16_t)(iecho->chksum + PP_HTONS(ICMP_ECHO << 8));
 8014592:	693b      	ldr	r3, [r7, #16]
 8014594:	885b      	ldrh	r3, [r3, #2]
 8014596:	b29b      	uxth	r3, r3
 8014598:	3308      	adds	r3, #8
 801459a:	b29a      	uxth	r2, r3
 801459c:	693b      	ldr	r3, [r7, #16]
 801459e:	805a      	strh	r2, [r3, #2]
#else /* CHECKSUM_GEN_ICMP */
        iecho->chksum = 0;
#endif /* CHECKSUM_GEN_ICMP */

        /* Set the correct TTL and recalculate the header checksum. */
        IPH_TTL_SET(iphdr, ICMP_TTL);
 80145a0:	68fb      	ldr	r3, [r7, #12]
 80145a2:	22ff      	movs	r2, #255	@ 0xff
 80145a4:	721a      	strb	r2, [r3, #8]
        IPH_CHKSUM_SET(iphdr, 0);
 80145a6:	68fb      	ldr	r3, [r7, #12]
 80145a8:	2200      	movs	r2, #0
 80145aa:	729a      	strb	r2, [r3, #10]
 80145ac:	2200      	movs	r2, #0
 80145ae:	72da      	strb	r2, [r3, #11]
        MIB2_STATS_INC(mib2.icmpoutmsgs);
        /* increase number of echo replies attempted to send */
        MIB2_STATS_INC(mib2.icmpoutechoreps);

        /* send an ICMP packet */
        ret = ip4_output_if(p, src, LWIP_IP_HDRINCL,
 80145b0:	683b      	ldr	r3, [r7, #0]
 80145b2:	9302      	str	r3, [sp, #8]
 80145b4:	2301      	movs	r3, #1
 80145b6:	9301      	str	r3, [sp, #4]
 80145b8:	2300      	movs	r3, #0
 80145ba:	9300      	str	r3, [sp, #0]
 80145bc:	23ff      	movs	r3, #255	@ 0xff
 80145be:	2200      	movs	r2, #0
 80145c0:	69f9      	ldr	r1, [r7, #28]
 80145c2:	6878      	ldr	r0, [r7, #4]
 80145c4:	f000 fa82 	bl	8014acc <ip4_output_if>
 80145c8:	4603      	mov	r3, r0
 80145ca:	72fb      	strb	r3, [r7, #11]
                            ICMP_TTL, 0, IP_PROTO_ICMP, inp);
        if (ret != ERR_OK) {
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ip_output_if returned an error: %s\n", lwip_strerr(ret)));
        }
      }
      break;
 80145cc:	e001      	b.n	80145d2 <icmp_input+0x1ee>
      break;
 80145ce:	bf00      	nop
 80145d0:	e000      	b.n	80145d4 <icmp_input+0x1f0>
      break;
 80145d2:	bf00      	nop
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ICMP type %"S16_F" code %"S16_F" not supported.\n",
                               (s16_t)type, (s16_t)code));
      ICMP_STATS_INC(icmp.proterr);
      ICMP_STATS_INC(icmp.drop);
  }
  pbuf_free(p);
 80145d4:	6878      	ldr	r0, [r7, #4]
 80145d6:	f7f8 fcff 	bl	800cfd8 <pbuf_free>
  return;
 80145da:	e013      	b.n	8014604 <icmp_input+0x220>
    goto lenerr;
 80145dc:	bf00      	nop
 80145de:	e002      	b.n	80145e6 <icmp_input+0x202>
    goto lenerr;
 80145e0:	bf00      	nop
 80145e2:	e000      	b.n	80145e6 <icmp_input+0x202>
        goto lenerr;
 80145e4:	bf00      	nop
lenerr:
  pbuf_free(p);
 80145e6:	6878      	ldr	r0, [r7, #4]
 80145e8:	f7f8 fcf6 	bl	800cfd8 <pbuf_free>
  ICMP_STATS_INC(icmp.lenerr);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 80145ec:	e00a      	b.n	8014604 <icmp_input+0x220>
        goto icmperr;
 80145ee:	bf00      	nop
 80145f0:	e004      	b.n	80145fc <icmp_input+0x218>
        goto icmperr;
 80145f2:	bf00      	nop
 80145f4:	e002      	b.n	80145fc <icmp_input+0x218>
          goto icmperr;
 80145f6:	bf00      	nop
 80145f8:	e000      	b.n	80145fc <icmp_input+0x218>
          goto icmperr;
 80145fa:	bf00      	nop
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING
icmperr:
  pbuf_free(p);
 80145fc:	6878      	ldr	r0, [r7, #4]
 80145fe:	f7f8 fceb 	bl	800cfd8 <pbuf_free>
  ICMP_STATS_INC(icmp.err);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 8014602:	bf00      	nop
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING */
}
 8014604:	3728      	adds	r7, #40	@ 0x28
 8014606:	46bd      	mov	sp, r7
 8014608:	bd80      	pop	{r7, pc}
 801460a:	bf00      	nop
 801460c:	24004cf8 	.word	0x24004cf8
 8014610:	24004d0c 	.word	0x24004d0c
 8014614:	0801a324 	.word	0x0801a324
 8014618:	0801a35c 	.word	0x0801a35c
 801461c:	0801a394 	.word	0x0801a394
 8014620:	0801a3bc 	.word	0x0801a3bc

08014624 <icmp_dest_unreach>:
 *          p->payload pointing to the IP header
 * @param t type of the 'unreachable' packet
 */
void
icmp_dest_unreach(struct pbuf *p, enum icmp_dur_type t)
{
 8014624:	b580      	push	{r7, lr}
 8014626:	b082      	sub	sp, #8
 8014628:	af00      	add	r7, sp, #0
 801462a:	6078      	str	r0, [r7, #4]
 801462c:	460b      	mov	r3, r1
 801462e:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpoutdestunreachs);
  icmp_send_response(p, ICMP_DUR, t);
 8014630:	78fb      	ldrb	r3, [r7, #3]
 8014632:	461a      	mov	r2, r3
 8014634:	2103      	movs	r1, #3
 8014636:	6878      	ldr	r0, [r7, #4]
 8014638:	f000 f814 	bl	8014664 <icmp_send_response>
}
 801463c:	bf00      	nop
 801463e:	3708      	adds	r7, #8
 8014640:	46bd      	mov	sp, r7
 8014642:	bd80      	pop	{r7, pc}

08014644 <icmp_time_exceeded>:
 *          p->payload pointing to the IP header
 * @param t type of the 'time exceeded' packet
 */
void
icmp_time_exceeded(struct pbuf *p, enum icmp_te_type t)
{
 8014644:	b580      	push	{r7, lr}
 8014646:	b082      	sub	sp, #8
 8014648:	af00      	add	r7, sp, #0
 801464a:	6078      	str	r0, [r7, #4]
 801464c:	460b      	mov	r3, r1
 801464e:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpouttimeexcds);
  icmp_send_response(p, ICMP_TE, t);
 8014650:	78fb      	ldrb	r3, [r7, #3]
 8014652:	461a      	mov	r2, r3
 8014654:	210b      	movs	r1, #11
 8014656:	6878      	ldr	r0, [r7, #4]
 8014658:	f000 f804 	bl	8014664 <icmp_send_response>
}
 801465c:	bf00      	nop
 801465e:	3708      	adds	r7, #8
 8014660:	46bd      	mov	sp, r7
 8014662:	bd80      	pop	{r7, pc}

08014664 <icmp_send_response>:
 * @param type Type of the ICMP header
 * @param code Code of the ICMP header
 */
static void
icmp_send_response(struct pbuf *p, u8_t type, u8_t code)
{
 8014664:	b580      	push	{r7, lr}
 8014666:	b08c      	sub	sp, #48	@ 0x30
 8014668:	af04      	add	r7, sp, #16
 801466a:	6078      	str	r0, [r7, #4]
 801466c:	460b      	mov	r3, r1
 801466e:	70fb      	strb	r3, [r7, #3]
 8014670:	4613      	mov	r3, r2
 8014672:	70bb      	strb	r3, [r7, #2]

  /* increase number of messages attempted to send */
  MIB2_STATS_INC(mib2.icmpoutmsgs);

  /* ICMP header + IP header + 8 bytes of data */
  q = pbuf_alloc(PBUF_IP, sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE,
 8014674:	f44f 7220 	mov.w	r2, #640	@ 0x280
 8014678:	2124      	movs	r1, #36	@ 0x24
 801467a:	2022      	movs	r0, #34	@ 0x22
 801467c:	f7f8 f9ca 	bl	800ca14 <pbuf_alloc>
 8014680:	61f8      	str	r0, [r7, #28]
                 PBUF_RAM);
  if (q == NULL) {
 8014682:	69fb      	ldr	r3, [r7, #28]
 8014684:	2b00      	cmp	r3, #0
 8014686:	d056      	beq.n	8014736 <icmp_send_response+0xd2>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_time_exceeded: failed to allocate pbuf for ICMP packet.\n"));
    MIB2_STATS_INC(mib2.icmpouterrors);
    return;
  }
  LWIP_ASSERT("check that first pbuf can hold icmp message",
 8014688:	69fb      	ldr	r3, [r7, #28]
 801468a:	895b      	ldrh	r3, [r3, #10]
 801468c:	2b23      	cmp	r3, #35	@ 0x23
 801468e:	d806      	bhi.n	801469e <icmp_send_response+0x3a>
 8014690:	4b2b      	ldr	r3, [pc, #172]	@ (8014740 <icmp_send_response+0xdc>)
 8014692:	f44f 72b4 	mov.w	r2, #360	@ 0x168
 8014696:	492b      	ldr	r1, [pc, #172]	@ (8014744 <icmp_send_response+0xe0>)
 8014698:	482b      	ldr	r0, [pc, #172]	@ (8014748 <icmp_send_response+0xe4>)
 801469a:	f002 f8ff 	bl	801689c <iprintf>
              (q->len >= (sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE)));

  iphdr = (struct ip_hdr *)p->payload;
 801469e:	687b      	ldr	r3, [r7, #4]
 80146a0:	685b      	ldr	r3, [r3, #4]
 80146a2:	61bb      	str	r3, [r7, #24]
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->src);
  LWIP_DEBUGF(ICMP_DEBUG, (" to "));
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->dest);
  LWIP_DEBUGF(ICMP_DEBUG, ("\n"));

  icmphdr = (struct icmp_echo_hdr *)q->payload;
 80146a4:	69fb      	ldr	r3, [r7, #28]
 80146a6:	685b      	ldr	r3, [r3, #4]
 80146a8:	617b      	str	r3, [r7, #20]
  icmphdr->type = type;
 80146aa:	697b      	ldr	r3, [r7, #20]
 80146ac:	78fa      	ldrb	r2, [r7, #3]
 80146ae:	701a      	strb	r2, [r3, #0]
  icmphdr->code = code;
 80146b0:	697b      	ldr	r3, [r7, #20]
 80146b2:	78ba      	ldrb	r2, [r7, #2]
 80146b4:	705a      	strb	r2, [r3, #1]
  icmphdr->id = 0;
 80146b6:	697b      	ldr	r3, [r7, #20]
 80146b8:	2200      	movs	r2, #0
 80146ba:	711a      	strb	r2, [r3, #4]
 80146bc:	2200      	movs	r2, #0
 80146be:	715a      	strb	r2, [r3, #5]
  icmphdr->seqno = 0;
 80146c0:	697b      	ldr	r3, [r7, #20]
 80146c2:	2200      	movs	r2, #0
 80146c4:	719a      	strb	r2, [r3, #6]
 80146c6:	2200      	movs	r2, #0
 80146c8:	71da      	strb	r2, [r3, #7]

  /* copy fields from original packet */
  SMEMCPY((u8_t *)q->payload + sizeof(struct icmp_echo_hdr), (u8_t *)p->payload,
 80146ca:	69fb      	ldr	r3, [r7, #28]
 80146cc:	685b      	ldr	r3, [r3, #4]
 80146ce:	f103 0008 	add.w	r0, r3, #8
 80146d2:	687b      	ldr	r3, [r7, #4]
 80146d4:	685b      	ldr	r3, [r3, #4]
 80146d6:	221c      	movs	r2, #28
 80146d8:	4619      	mov	r1, r3
 80146da:	f002 fb38 	bl	8016d4e <memcpy>
          IP_HLEN + ICMP_DEST_UNREACH_DATASIZE);

  ip4_addr_copy(iphdr_src, iphdr->src);
 80146de:	69bb      	ldr	r3, [r7, #24]
 80146e0:	68db      	ldr	r3, [r3, #12]
 80146e2:	60fb      	str	r3, [r7, #12]
    ip4_addr_t iphdr_dst;
    ip4_addr_copy(iphdr_dst, iphdr->dest);
    netif = ip4_route_src(&iphdr_dst, &iphdr_src);
  }
#else
  netif = ip4_route(&iphdr_src);
 80146e4:	f107 030c 	add.w	r3, r7, #12
 80146e8:	4618      	mov	r0, r3
 80146ea:	f000 f82f 	bl	801474c <ip4_route>
 80146ee:	6138      	str	r0, [r7, #16]
#endif
  if (netif != NULL) {
 80146f0:	693b      	ldr	r3, [r7, #16]
 80146f2:	2b00      	cmp	r3, #0
 80146f4:	d01b      	beq.n	801472e <icmp_send_response+0xca>
    /* calculate checksum */
    icmphdr->chksum = 0;
 80146f6:	697b      	ldr	r3, [r7, #20]
 80146f8:	2200      	movs	r2, #0
 80146fa:	709a      	strb	r2, [r3, #2]
 80146fc:	2200      	movs	r2, #0
 80146fe:	70da      	strb	r2, [r3, #3]
#if CHECKSUM_GEN_ICMP
    IF__NETIF_CHECKSUM_ENABLED(netif, NETIF_CHECKSUM_GEN_ICMP) {
      icmphdr->chksum = inet_chksum(icmphdr, q->len);
 8014700:	69fb      	ldr	r3, [r7, #28]
 8014702:	895b      	ldrh	r3, [r3, #10]
 8014704:	4619      	mov	r1, r3
 8014706:	6978      	ldr	r0, [r7, #20]
 8014708:	f7f7 f850 	bl	800b7ac <inet_chksum>
 801470c:	4603      	mov	r3, r0
 801470e:	461a      	mov	r2, r3
 8014710:	697b      	ldr	r3, [r7, #20]
 8014712:	805a      	strh	r2, [r3, #2]
    }
#endif
    ICMP_STATS_INC(icmp.xmit);
    ip4_output_if(q, NULL, &iphdr_src, ICMP_TTL, 0, IP_PROTO_ICMP, netif);
 8014714:	f107 020c 	add.w	r2, r7, #12
 8014718:	693b      	ldr	r3, [r7, #16]
 801471a:	9302      	str	r3, [sp, #8]
 801471c:	2301      	movs	r3, #1
 801471e:	9301      	str	r3, [sp, #4]
 8014720:	2300      	movs	r3, #0
 8014722:	9300      	str	r3, [sp, #0]
 8014724:	23ff      	movs	r3, #255	@ 0xff
 8014726:	2100      	movs	r1, #0
 8014728:	69f8      	ldr	r0, [r7, #28]
 801472a:	f000 f9cf 	bl	8014acc <ip4_output_if>
  }
  pbuf_free(q);
 801472e:	69f8      	ldr	r0, [r7, #28]
 8014730:	f7f8 fc52 	bl	800cfd8 <pbuf_free>
 8014734:	e000      	b.n	8014738 <icmp_send_response+0xd4>
    return;
 8014736:	bf00      	nop
}
 8014738:	3720      	adds	r7, #32
 801473a:	46bd      	mov	sp, r7
 801473c:	bd80      	pop	{r7, pc}
 801473e:	bf00      	nop
 8014740:	0801a324 	.word	0x0801a324
 8014744:	0801a3f0 	.word	0x0801a3f0
 8014748:	0801a394 	.word	0x0801a394

0801474c <ip4_route>:
 * @param dest the destination IP address for which to find the route
 * @return the netif on which to send to reach dest
 */
struct netif *
ip4_route(const ip4_addr_t *dest)
{
 801474c:	b580      	push	{r7, lr}
 801474e:	b084      	sub	sp, #16
 8014750:	af00      	add	r7, sp, #0
 8014752:	6078      	str	r0, [r7, #4]
#if !LWIP_SINGLE_NETIF
  struct netif *netif;

  LWIP_ASSERT_CORE_LOCKED();
 8014754:	f7f2 ff6a 	bl	800762c <sys_check_core_locking>

  /* bug #54569: in case LWIP_SINGLE_NETIF=1 and LWIP_DEBUGF() disabled, the following loop is optimized away */
  LWIP_UNUSED_ARG(dest);

  /* iterate through netifs */
  NETIF_FOREACH(netif) {
 8014758:	4b32      	ldr	r3, [pc, #200]	@ (8014824 <ip4_route+0xd8>)
 801475a:	681b      	ldr	r3, [r3, #0]
 801475c:	60fb      	str	r3, [r7, #12]
 801475e:	e036      	b.n	80147ce <ip4_route+0x82>
    /* is the netif up, does it have a link and a valid address? */
    if (netif_is_up(netif) && netif_is_link_up(netif) && !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 8014760:	68fb      	ldr	r3, [r7, #12]
 8014762:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8014766:	f003 0301 	and.w	r3, r3, #1
 801476a:	b2db      	uxtb	r3, r3
 801476c:	2b00      	cmp	r3, #0
 801476e:	d02b      	beq.n	80147c8 <ip4_route+0x7c>
 8014770:	68fb      	ldr	r3, [r7, #12]
 8014772:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8014776:	089b      	lsrs	r3, r3, #2
 8014778:	f003 0301 	and.w	r3, r3, #1
 801477c:	b2db      	uxtb	r3, r3
 801477e:	2b00      	cmp	r3, #0
 8014780:	d022      	beq.n	80147c8 <ip4_route+0x7c>
 8014782:	68fb      	ldr	r3, [r7, #12]
 8014784:	3304      	adds	r3, #4
 8014786:	681b      	ldr	r3, [r3, #0]
 8014788:	2b00      	cmp	r3, #0
 801478a:	d01d      	beq.n	80147c8 <ip4_route+0x7c>
      /* network mask matches? */
      if (ip4_addr_netcmp(dest, netif_ip4_addr(netif), netif_ip4_netmask(netif))) {
 801478c:	687b      	ldr	r3, [r7, #4]
 801478e:	681a      	ldr	r2, [r3, #0]
 8014790:	68fb      	ldr	r3, [r7, #12]
 8014792:	3304      	adds	r3, #4
 8014794:	681b      	ldr	r3, [r3, #0]
 8014796:	405a      	eors	r2, r3
 8014798:	68fb      	ldr	r3, [r7, #12]
 801479a:	3308      	adds	r3, #8
 801479c:	681b      	ldr	r3, [r3, #0]
 801479e:	4013      	ands	r3, r2
 80147a0:	2b00      	cmp	r3, #0
 80147a2:	d101      	bne.n	80147a8 <ip4_route+0x5c>
        /* return netif on which to forward IP packet */
        return netif;
 80147a4:	68fb      	ldr	r3, [r7, #12]
 80147a6:	e038      	b.n	801481a <ip4_route+0xce>
      }
      /* gateway matches on a non broadcast interface? (i.e. peer in a point to point interface) */
      if (((netif->flags & NETIF_FLAG_BROADCAST) == 0) && ip4_addr_cmp(dest, netif_ip4_gw(netif))) {
 80147a8:	68fb      	ldr	r3, [r7, #12]
 80147aa:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 80147ae:	f003 0302 	and.w	r3, r3, #2
 80147b2:	2b00      	cmp	r3, #0
 80147b4:	d108      	bne.n	80147c8 <ip4_route+0x7c>
 80147b6:	687b      	ldr	r3, [r7, #4]
 80147b8:	681a      	ldr	r2, [r3, #0]
 80147ba:	68fb      	ldr	r3, [r7, #12]
 80147bc:	330c      	adds	r3, #12
 80147be:	681b      	ldr	r3, [r3, #0]
 80147c0:	429a      	cmp	r2, r3
 80147c2:	d101      	bne.n	80147c8 <ip4_route+0x7c>
        /* return netif on which to forward IP packet */
        return netif;
 80147c4:	68fb      	ldr	r3, [r7, #12]
 80147c6:	e028      	b.n	801481a <ip4_route+0xce>
  NETIF_FOREACH(netif) {
 80147c8:	68fb      	ldr	r3, [r7, #12]
 80147ca:	681b      	ldr	r3, [r3, #0]
 80147cc:	60fb      	str	r3, [r7, #12]
 80147ce:	68fb      	ldr	r3, [r7, #12]
 80147d0:	2b00      	cmp	r3, #0
 80147d2:	d1c5      	bne.n	8014760 <ip4_route+0x14>
    return netif;
  }
#endif
#endif /* !LWIP_SINGLE_NETIF */

  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 80147d4:	4b14      	ldr	r3, [pc, #80]	@ (8014828 <ip4_route+0xdc>)
 80147d6:	681b      	ldr	r3, [r3, #0]
 80147d8:	2b00      	cmp	r3, #0
 80147da:	d01a      	beq.n	8014812 <ip4_route+0xc6>
 80147dc:	4b12      	ldr	r3, [pc, #72]	@ (8014828 <ip4_route+0xdc>)
 80147de:	681b      	ldr	r3, [r3, #0]
 80147e0:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 80147e4:	f003 0301 	and.w	r3, r3, #1
 80147e8:	2b00      	cmp	r3, #0
 80147ea:	d012      	beq.n	8014812 <ip4_route+0xc6>
 80147ec:	4b0e      	ldr	r3, [pc, #56]	@ (8014828 <ip4_route+0xdc>)
 80147ee:	681b      	ldr	r3, [r3, #0]
 80147f0:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 80147f4:	f003 0304 	and.w	r3, r3, #4
 80147f8:	2b00      	cmp	r3, #0
 80147fa:	d00a      	beq.n	8014812 <ip4_route+0xc6>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default)) || ip4_addr_isloopback(dest)) {
 80147fc:	4b0a      	ldr	r3, [pc, #40]	@ (8014828 <ip4_route+0xdc>)
 80147fe:	681b      	ldr	r3, [r3, #0]
 8014800:	3304      	adds	r3, #4
 8014802:	681b      	ldr	r3, [r3, #0]
  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 8014804:	2b00      	cmp	r3, #0
 8014806:	d004      	beq.n	8014812 <ip4_route+0xc6>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default)) || ip4_addr_isloopback(dest)) {
 8014808:	687b      	ldr	r3, [r7, #4]
 801480a:	681b      	ldr	r3, [r3, #0]
 801480c:	b2db      	uxtb	r3, r3
 801480e:	2b7f      	cmp	r3, #127	@ 0x7f
 8014810:	d101      	bne.n	8014816 <ip4_route+0xca>
       If this is not good enough for you, use LWIP_HOOK_IP4_ROUTE() */
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_route: No route to %"U16_F".%"U16_F".%"U16_F".%"U16_F"\n",
                ip4_addr1_16(dest), ip4_addr2_16(dest), ip4_addr3_16(dest), ip4_addr4_16(dest)));
    IP_STATS_INC(ip.rterr);
    MIB2_STATS_INC(mib2.ipoutnoroutes);
    return NULL;
 8014812:	2300      	movs	r3, #0
 8014814:	e001      	b.n	801481a <ip4_route+0xce>
  }

  return netif_default;
 8014816:	4b04      	ldr	r3, [pc, #16]	@ (8014828 <ip4_route+0xdc>)
 8014818:	681b      	ldr	r3, [r3, #0]
}
 801481a:	4618      	mov	r0, r3
 801481c:	3710      	adds	r7, #16
 801481e:	46bd      	mov	sp, r7
 8014820:	bd80      	pop	{r7, pc}
 8014822:	bf00      	nop
 8014824:	24007dec 	.word	0x24007dec
 8014828:	24007df0 	.word	0x24007df0

0801482c <ip4_input_accept>:
#endif /* IP_FORWARD */

/** Return true if the current input packet should be accepted on this netif */
static int
ip4_input_accept(struct netif *netif)
{
 801482c:	b580      	push	{r7, lr}
 801482e:	b082      	sub	sp, #8
 8014830:	af00      	add	r7, sp, #0
 8014832:	6078      	str	r0, [r7, #4]
                         ip4_addr_get_u32(ip4_current_dest_addr()) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
                         ip4_addr_get_u32(netif_ip4_addr(netif)) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
                         ip4_addr_get_u32(ip4_current_dest_addr()) & ~ip4_addr_get_u32(netif_ip4_netmask(netif))));

  /* interface is up and configured? */
  if ((netif_is_up(netif)) && (!ip4_addr_isany_val(*netif_ip4_addr(netif)))) {
 8014834:	687b      	ldr	r3, [r7, #4]
 8014836:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801483a:	f003 0301 	and.w	r3, r3, #1
 801483e:	b2db      	uxtb	r3, r3
 8014840:	2b00      	cmp	r3, #0
 8014842:	d016      	beq.n	8014872 <ip4_input_accept+0x46>
 8014844:	687b      	ldr	r3, [r7, #4]
 8014846:	3304      	adds	r3, #4
 8014848:	681b      	ldr	r3, [r3, #0]
 801484a:	2b00      	cmp	r3, #0
 801484c:	d011      	beq.n	8014872 <ip4_input_accept+0x46>
    /* unicast to this interface address? */
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 801484e:	4b0b      	ldr	r3, [pc, #44]	@ (801487c <ip4_input_accept+0x50>)
 8014850:	695a      	ldr	r2, [r3, #20]
 8014852:	687b      	ldr	r3, [r7, #4]
 8014854:	3304      	adds	r3, #4
 8014856:	681b      	ldr	r3, [r3, #0]
 8014858:	429a      	cmp	r2, r3
 801485a:	d008      	beq.n	801486e <ip4_input_accept+0x42>
        /* or broadcast on this interface network address? */
        ip4_addr_isbroadcast(ip4_current_dest_addr(), netif)
 801485c:	4b07      	ldr	r3, [pc, #28]	@ (801487c <ip4_input_accept+0x50>)
 801485e:	695b      	ldr	r3, [r3, #20]
 8014860:	6879      	ldr	r1, [r7, #4]
 8014862:	4618      	mov	r0, r3
 8014864:	f000 fa0c 	bl	8014c80 <ip4_addr_isbroadcast_u32>
 8014868:	4603      	mov	r3, r0
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 801486a:	2b00      	cmp	r3, #0
 801486c:	d001      	beq.n	8014872 <ip4_input_accept+0x46>
#endif /* LWIP_NETIF_LOOPBACK && !LWIP_HAVE_LOOPIF */
       ) {
      LWIP_DEBUGF(IP_DEBUG, ("ip4_input: packet accepted on interface %c%c\n",
                             netif->name[0], netif->name[1]));
      /* accept on this netif */
      return 1;
 801486e:	2301      	movs	r3, #1
 8014870:	e000      	b.n	8014874 <ip4_input_accept+0x48>
      /* accept on this netif */
      return 1;
    }
#endif /* LWIP_AUTOIP */
  }
  return 0;
 8014872:	2300      	movs	r3, #0
}
 8014874:	4618      	mov	r0, r3
 8014876:	3708      	adds	r7, #8
 8014878:	46bd      	mov	sp, r7
 801487a:	bd80      	pop	{r7, pc}
 801487c:	24004cf8 	.word	0x24004cf8

08014880 <ip4_input>:
 * @return ERR_OK if the packet was processed (could return ERR_* if it wasn't
 *         processed, but currently always returns ERR_OK)
 */
err_t
ip4_input(struct pbuf *p, struct netif *inp)
{
 8014880:	b580      	push	{r7, lr}
 8014882:	b086      	sub	sp, #24
 8014884:	af00      	add	r7, sp, #0
 8014886:	6078      	str	r0, [r7, #4]
 8014888:	6039      	str	r1, [r7, #0]
#endif /* IP_ACCEPT_LINK_LAYER_ADDRESSING || LWIP_IGMP */
#if LWIP_RAW
  raw_input_state_t raw_status;
#endif /* LWIP_RAW */

  LWIP_ASSERT_CORE_LOCKED();
 801488a:	f7f2 fecf 	bl	800762c <sys_check_core_locking>

  IP_STATS_INC(ip.recv);
  MIB2_STATS_INC(mib2.ipinreceives);

  /* identify the IP header */
  iphdr = (struct ip_hdr *)p->payload;
 801488e:	687b      	ldr	r3, [r7, #4]
 8014890:	685b      	ldr	r3, [r3, #4]
 8014892:	617b      	str	r3, [r7, #20]
  if (IPH_V(iphdr) != 4) {
 8014894:	697b      	ldr	r3, [r7, #20]
 8014896:	781b      	ldrb	r3, [r3, #0]
 8014898:	091b      	lsrs	r3, r3, #4
 801489a:	b2db      	uxtb	r3, r3
 801489c:	2b04      	cmp	r3, #4
 801489e:	d004      	beq.n	80148aa <ip4_input+0x2a>
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_WARNING, ("IP packet dropped due to bad version number %"U16_F"\n", (u16_t)IPH_V(iphdr)));
    ip4_debug_print(p);
    pbuf_free(p);
 80148a0:	6878      	ldr	r0, [r7, #4]
 80148a2:	f7f8 fb99 	bl	800cfd8 <pbuf_free>
    IP_STATS_INC(ip.err);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipinhdrerrors);
    return ERR_OK;
 80148a6:	2300      	movs	r3, #0
 80148a8:	e107      	b.n	8014aba <ip4_input+0x23a>
    return ERR_OK;
  }
#endif

  /* obtain IP header length in bytes */
  iphdr_hlen = IPH_HL_BYTES(iphdr);
 80148aa:	697b      	ldr	r3, [r7, #20]
 80148ac:	781b      	ldrb	r3, [r3, #0]
 80148ae:	f003 030f 	and.w	r3, r3, #15
 80148b2:	b2db      	uxtb	r3, r3
 80148b4:	009b      	lsls	r3, r3, #2
 80148b6:	b2db      	uxtb	r3, r3
 80148b8:	81fb      	strh	r3, [r7, #14]
  /* obtain ip length in bytes */
  iphdr_len = lwip_ntohs(IPH_LEN(iphdr));
 80148ba:	697b      	ldr	r3, [r7, #20]
 80148bc:	885b      	ldrh	r3, [r3, #2]
 80148be:	b29b      	uxth	r3, r3
 80148c0:	4618      	mov	r0, r3
 80148c2:	f7f6 fee7 	bl	800b694 <lwip_htons>
 80148c6:	4603      	mov	r3, r0
 80148c8:	81bb      	strh	r3, [r7, #12]

  /* Trim pbuf. This is especially required for packets < 60 bytes. */
  if (iphdr_len < p->tot_len) {
 80148ca:	687b      	ldr	r3, [r7, #4]
 80148cc:	891b      	ldrh	r3, [r3, #8]
 80148ce:	89ba      	ldrh	r2, [r7, #12]
 80148d0:	429a      	cmp	r2, r3
 80148d2:	d204      	bcs.n	80148de <ip4_input+0x5e>
    pbuf_realloc(p, iphdr_len);
 80148d4:	89bb      	ldrh	r3, [r7, #12]
 80148d6:	4619      	mov	r1, r3
 80148d8:	6878      	ldr	r0, [r7, #4]
 80148da:	f7f8 f9f9 	bl	800ccd0 <pbuf_realloc>
  }

  /* header length exceeds first pbuf length, or ip length exceeds total pbuf length? */
  if ((iphdr_hlen > p->len) || (iphdr_len > p->tot_len) || (iphdr_hlen < IP_HLEN)) {
 80148de:	687b      	ldr	r3, [r7, #4]
 80148e0:	895b      	ldrh	r3, [r3, #10]
 80148e2:	89fa      	ldrh	r2, [r7, #14]
 80148e4:	429a      	cmp	r2, r3
 80148e6:	d807      	bhi.n	80148f8 <ip4_input+0x78>
 80148e8:	687b      	ldr	r3, [r7, #4]
 80148ea:	891b      	ldrh	r3, [r3, #8]
 80148ec:	89ba      	ldrh	r2, [r7, #12]
 80148ee:	429a      	cmp	r2, r3
 80148f0:	d802      	bhi.n	80148f8 <ip4_input+0x78>
 80148f2:	89fb      	ldrh	r3, [r7, #14]
 80148f4:	2b13      	cmp	r3, #19
 80148f6:	d804      	bhi.n	8014902 <ip4_input+0x82>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                  ("IP (len %"U16_F") is longer than pbuf (len %"U16_F"), IP packet dropped.\n",
                   iphdr_len, p->tot_len));
    }
    /* free (drop) packet pbufs */
    pbuf_free(p);
 80148f8:	6878      	ldr	r0, [r7, #4]
 80148fa:	f7f8 fb6d 	bl	800cfd8 <pbuf_free>
    IP_STATS_INC(ip.lenerr);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipindiscards);
    return ERR_OK;
 80148fe:	2300      	movs	r3, #0
 8014900:	e0db      	b.n	8014aba <ip4_input+0x23a>
    }
  }
#endif

  /* copy IP addresses to aligned ip_addr_t */
  ip_addr_copy_from_ip4(ip_data.current_iphdr_dest, iphdr->dest);
 8014902:	697b      	ldr	r3, [r7, #20]
 8014904:	691b      	ldr	r3, [r3, #16]
 8014906:	4a6f      	ldr	r2, [pc, #444]	@ (8014ac4 <ip4_input+0x244>)
 8014908:	6153      	str	r3, [r2, #20]
  ip_addr_copy_from_ip4(ip_data.current_iphdr_src, iphdr->src);
 801490a:	697b      	ldr	r3, [r7, #20]
 801490c:	68db      	ldr	r3, [r3, #12]
 801490e:	4a6d      	ldr	r2, [pc, #436]	@ (8014ac4 <ip4_input+0x244>)
 8014910:	6113      	str	r3, [r2, #16]

  /* match packet against an interface, i.e. is this packet for us? */
  if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 8014912:	4b6c      	ldr	r3, [pc, #432]	@ (8014ac4 <ip4_input+0x244>)
 8014914:	695b      	ldr	r3, [r3, #20]
 8014916:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 801491a:	2be0      	cmp	r3, #224	@ 0xe0
 801491c:	d112      	bne.n	8014944 <ip4_input+0xc4>
      netif = inp;
    } else {
      netif = NULL;
    }
#else /* LWIP_IGMP */
    if ((netif_is_up(inp)) && (!ip4_addr_isany_val(*netif_ip4_addr(inp)))) {
 801491e:	683b      	ldr	r3, [r7, #0]
 8014920:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8014924:	f003 0301 	and.w	r3, r3, #1
 8014928:	b2db      	uxtb	r3, r3
 801492a:	2b00      	cmp	r3, #0
 801492c:	d007      	beq.n	801493e <ip4_input+0xbe>
 801492e:	683b      	ldr	r3, [r7, #0]
 8014930:	3304      	adds	r3, #4
 8014932:	681b      	ldr	r3, [r3, #0]
 8014934:	2b00      	cmp	r3, #0
 8014936:	d002      	beq.n	801493e <ip4_input+0xbe>
      netif = inp;
 8014938:	683b      	ldr	r3, [r7, #0]
 801493a:	613b      	str	r3, [r7, #16]
 801493c:	e02a      	b.n	8014994 <ip4_input+0x114>
    } else {
      netif = NULL;
 801493e:	2300      	movs	r3, #0
 8014940:	613b      	str	r3, [r7, #16]
 8014942:	e027      	b.n	8014994 <ip4_input+0x114>
    }
#endif /* LWIP_IGMP */
  } else {
    /* start trying with inp. if that's not acceptable, start walking the
       list of configured netifs. */
    if (ip4_input_accept(inp)) {
 8014944:	6838      	ldr	r0, [r7, #0]
 8014946:	f7ff ff71 	bl	801482c <ip4_input_accept>
 801494a:	4603      	mov	r3, r0
 801494c:	2b00      	cmp	r3, #0
 801494e:	d002      	beq.n	8014956 <ip4_input+0xd6>
      netif = inp;
 8014950:	683b      	ldr	r3, [r7, #0]
 8014952:	613b      	str	r3, [r7, #16]
 8014954:	e01e      	b.n	8014994 <ip4_input+0x114>
    } else {
      netif = NULL;
 8014956:	2300      	movs	r3, #0
 8014958:	613b      	str	r3, [r7, #16]
#if !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF
      /* Packets sent to the loopback address must not be accepted on an
       * interface that does not have the loopback address assigned to it,
       * unless a non-loopback interface is used for loopback traffic. */
      if (!ip4_addr_isloopback(ip4_current_dest_addr()))
 801495a:	4b5a      	ldr	r3, [pc, #360]	@ (8014ac4 <ip4_input+0x244>)
 801495c:	695b      	ldr	r3, [r3, #20]
 801495e:	b2db      	uxtb	r3, r3
 8014960:	2b7f      	cmp	r3, #127	@ 0x7f
 8014962:	d017      	beq.n	8014994 <ip4_input+0x114>
#endif /* !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF */
      {
#if !LWIP_SINGLE_NETIF
        NETIF_FOREACH(netif) {
 8014964:	4b58      	ldr	r3, [pc, #352]	@ (8014ac8 <ip4_input+0x248>)
 8014966:	681b      	ldr	r3, [r3, #0]
 8014968:	613b      	str	r3, [r7, #16]
 801496a:	e00e      	b.n	801498a <ip4_input+0x10a>
          if (netif == inp) {
 801496c:	693a      	ldr	r2, [r7, #16]
 801496e:	683b      	ldr	r3, [r7, #0]
 8014970:	429a      	cmp	r2, r3
 8014972:	d006      	beq.n	8014982 <ip4_input+0x102>
            /* we checked that before already */
            continue;
          }
          if (ip4_input_accept(netif)) {
 8014974:	6938      	ldr	r0, [r7, #16]
 8014976:	f7ff ff59 	bl	801482c <ip4_input_accept>
 801497a:	4603      	mov	r3, r0
 801497c:	2b00      	cmp	r3, #0
 801497e:	d108      	bne.n	8014992 <ip4_input+0x112>
 8014980:	e000      	b.n	8014984 <ip4_input+0x104>
            continue;
 8014982:	bf00      	nop
        NETIF_FOREACH(netif) {
 8014984:	693b      	ldr	r3, [r7, #16]
 8014986:	681b      	ldr	r3, [r3, #0]
 8014988:	613b      	str	r3, [r7, #16]
 801498a:	693b      	ldr	r3, [r7, #16]
 801498c:	2b00      	cmp	r3, #0
 801498e:	d1ed      	bne.n	801496c <ip4_input+0xec>
 8014990:	e000      	b.n	8014994 <ip4_input+0x114>
            break;
 8014992:	bf00      	nop
      && !ip4_addr_isany_val(*ip4_current_src_addr())
#endif /* IP_ACCEPT_LINK_LAYER_ADDRESSING */
     )
#endif /* LWIP_IGMP || IP_ACCEPT_LINK_LAYER_ADDRESSING */
  {
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 8014994:	4b4b      	ldr	r3, [pc, #300]	@ (8014ac4 <ip4_input+0x244>)
 8014996:	691b      	ldr	r3, [r3, #16]
 8014998:	6839      	ldr	r1, [r7, #0]
 801499a:	4618      	mov	r0, r3
 801499c:	f000 f970 	bl	8014c80 <ip4_addr_isbroadcast_u32>
 80149a0:	4603      	mov	r3, r0
 80149a2:	2b00      	cmp	r3, #0
 80149a4:	d105      	bne.n	80149b2 <ip4_input+0x132>
        (ip4_addr_ismulticast(ip4_current_src_addr()))) {
 80149a6:	4b47      	ldr	r3, [pc, #284]	@ (8014ac4 <ip4_input+0x244>)
 80149a8:	691b      	ldr	r3, [r3, #16]
 80149aa:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 80149ae:	2be0      	cmp	r3, #224	@ 0xe0
 80149b0:	d104      	bne.n	80149bc <ip4_input+0x13c>
      /* packet source is not valid */
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING, ("ip4_input: packet source is not valid.\n"));
      /* free (drop) packet pbufs */
      pbuf_free(p);
 80149b2:	6878      	ldr	r0, [r7, #4]
 80149b4:	f7f8 fb10 	bl	800cfd8 <pbuf_free>
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
      return ERR_OK;
 80149b8:	2300      	movs	r3, #0
 80149ba:	e07e      	b.n	8014aba <ip4_input+0x23a>
    }
  }

  /* packet not for us? */
  if (netif == NULL) {
 80149bc:	693b      	ldr	r3, [r7, #16]
 80149be:	2b00      	cmp	r3, #0
 80149c0:	d104      	bne.n	80149cc <ip4_input+0x14c>
    {
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
    }
    pbuf_free(p);
 80149c2:	6878      	ldr	r0, [r7, #4]
 80149c4:	f7f8 fb08 	bl	800cfd8 <pbuf_free>
    return ERR_OK;
 80149c8:	2300      	movs	r3, #0
 80149ca:	e076      	b.n	8014aba <ip4_input+0x23a>
  }
  /* packet consists of multiple fragments? */
  if ((IPH_OFFSET(iphdr) & PP_HTONS(IP_OFFMASK | IP_MF)) != 0) {
 80149cc:	697b      	ldr	r3, [r7, #20]
 80149ce:	88db      	ldrh	r3, [r3, #6]
 80149d0:	b29b      	uxth	r3, r3
 80149d2:	461a      	mov	r2, r3
 80149d4:	f64f 733f 	movw	r3, #65343	@ 0xff3f
 80149d8:	4013      	ands	r3, r2
 80149da:	2b00      	cmp	r3, #0
 80149dc:	d00b      	beq.n	80149f6 <ip4_input+0x176>
#if IP_REASSEMBLY /* packet fragment reassembly code present? */
    LWIP_DEBUGF(IP_DEBUG, ("IP packet is a fragment (id=0x%04"X16_F" tot_len=%"U16_F" len=%"U16_F" MF=%"U16_F" offset=%"U16_F"), calling ip4_reass()\n",
                           lwip_ntohs(IPH_ID(iphdr)), p->tot_len, lwip_ntohs(IPH_LEN(iphdr)), (u16_t)!!(IPH_OFFSET(iphdr) & PP_HTONS(IP_MF)), (u16_t)((lwip_ntohs(IPH_OFFSET(iphdr)) & IP_OFFMASK) * 8)));
    /* reassemble the packet*/
    p = ip4_reass(p);
 80149de:	6878      	ldr	r0, [r7, #4]
 80149e0:	f000 fe3e 	bl	8015660 <ip4_reass>
 80149e4:	6078      	str	r0, [r7, #4]
    /* packet not fully reassembled yet? */
    if (p == NULL) {
 80149e6:	687b      	ldr	r3, [r7, #4]
 80149e8:	2b00      	cmp	r3, #0
 80149ea:	d101      	bne.n	80149f0 <ip4_input+0x170>
      return ERR_OK;
 80149ec:	2300      	movs	r3, #0
 80149ee:	e064      	b.n	8014aba <ip4_input+0x23a>
    }
    iphdr = (const struct ip_hdr *)p->payload;
 80149f0:	687b      	ldr	r3, [r7, #4]
 80149f2:	685b      	ldr	r3, [r3, #4]
 80149f4:	617b      	str	r3, [r7, #20]
  /* send to upper layers */
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: \n"));
  ip4_debug_print(p);
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: p->len %"U16_F" p->tot_len %"U16_F"\n", p->len, p->tot_len));

  ip_data.current_netif = netif;
 80149f6:	4a33      	ldr	r2, [pc, #204]	@ (8014ac4 <ip4_input+0x244>)
 80149f8:	693b      	ldr	r3, [r7, #16]
 80149fa:	6013      	str	r3, [r2, #0]
  ip_data.current_input_netif = inp;
 80149fc:	4a31      	ldr	r2, [pc, #196]	@ (8014ac4 <ip4_input+0x244>)
 80149fe:	683b      	ldr	r3, [r7, #0]
 8014a00:	6053      	str	r3, [r2, #4]
  ip_data.current_ip4_header = iphdr;
 8014a02:	4a30      	ldr	r2, [pc, #192]	@ (8014ac4 <ip4_input+0x244>)
 8014a04:	697b      	ldr	r3, [r7, #20]
 8014a06:	6093      	str	r3, [r2, #8]
  ip_data.current_ip_header_tot_len = IPH_HL_BYTES(iphdr);
 8014a08:	697b      	ldr	r3, [r7, #20]
 8014a0a:	781b      	ldrb	r3, [r3, #0]
 8014a0c:	f003 030f 	and.w	r3, r3, #15
 8014a10:	b2db      	uxtb	r3, r3
 8014a12:	009b      	lsls	r3, r3, #2
 8014a14:	b2db      	uxtb	r3, r3
 8014a16:	461a      	mov	r2, r3
 8014a18:	4b2a      	ldr	r3, [pc, #168]	@ (8014ac4 <ip4_input+0x244>)
 8014a1a:	819a      	strh	r2, [r3, #12]
  /* raw input did not eat the packet? */
  raw_status = raw_input(p, inp);
  if (raw_status != RAW_INPUT_EATEN)
#endif /* LWIP_RAW */
  {
    pbuf_remove_header(p, iphdr_hlen); /* Move to payload, no check necessary. */
 8014a1c:	89fb      	ldrh	r3, [r7, #14]
 8014a1e:	4619      	mov	r1, r3
 8014a20:	6878      	ldr	r0, [r7, #4]
 8014a22:	f7f8 fa53 	bl	800cecc <pbuf_remove_header>

    switch (IPH_PROTO(iphdr)) {
 8014a26:	697b      	ldr	r3, [r7, #20]
 8014a28:	7a5b      	ldrb	r3, [r3, #9]
 8014a2a:	2b11      	cmp	r3, #17
 8014a2c:	d006      	beq.n	8014a3c <ip4_input+0x1bc>
 8014a2e:	2b11      	cmp	r3, #17
 8014a30:	dc13      	bgt.n	8014a5a <ip4_input+0x1da>
 8014a32:	2b01      	cmp	r3, #1
 8014a34:	d00c      	beq.n	8014a50 <ip4_input+0x1d0>
 8014a36:	2b06      	cmp	r3, #6
 8014a38:	d005      	beq.n	8014a46 <ip4_input+0x1c6>
 8014a3a:	e00e      	b.n	8014a5a <ip4_input+0x1da>
      case IP_PROTO_UDP:
#if LWIP_UDPLITE
      case IP_PROTO_UDPLITE:
#endif /* LWIP_UDPLITE */
        MIB2_STATS_INC(mib2.ipindelivers);
        udp_input(p, inp);
 8014a3c:	6839      	ldr	r1, [r7, #0]
 8014a3e:	6878      	ldr	r0, [r7, #4]
 8014a40:	f7fe f99a 	bl	8012d78 <udp_input>
        break;
 8014a44:	e026      	b.n	8014a94 <ip4_input+0x214>
#endif /* LWIP_UDP */
#if LWIP_TCP
      case IP_PROTO_TCP:
        MIB2_STATS_INC(mib2.ipindelivers);
        tcp_input(p, inp);
 8014a46:	6839      	ldr	r1, [r7, #0]
 8014a48:	6878      	ldr	r0, [r7, #4]
 8014a4a:	f7fa f9a5 	bl	800ed98 <tcp_input>
        break;
 8014a4e:	e021      	b.n	8014a94 <ip4_input+0x214>
#endif /* LWIP_TCP */
#if LWIP_ICMP
      case IP_PROTO_ICMP:
        MIB2_STATS_INC(mib2.ipindelivers);
        icmp_input(p, inp);
 8014a50:	6839      	ldr	r1, [r7, #0]
 8014a52:	6878      	ldr	r0, [r7, #4]
 8014a54:	f7ff fcc6 	bl	80143e4 <icmp_input>
        break;
 8014a58:	e01c      	b.n	8014a94 <ip4_input+0x214>
        } else
#endif /* LWIP_RAW */
        {
#if LWIP_ICMP
          /* send ICMP destination protocol unreachable unless is was a broadcast */
          if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 8014a5a:	4b1a      	ldr	r3, [pc, #104]	@ (8014ac4 <ip4_input+0x244>)
 8014a5c:	695b      	ldr	r3, [r3, #20]
 8014a5e:	6939      	ldr	r1, [r7, #16]
 8014a60:	4618      	mov	r0, r3
 8014a62:	f000 f90d 	bl	8014c80 <ip4_addr_isbroadcast_u32>
 8014a66:	4603      	mov	r3, r0
 8014a68:	2b00      	cmp	r3, #0
 8014a6a:	d10f      	bne.n	8014a8c <ip4_input+0x20c>
              !ip4_addr_ismulticast(ip4_current_dest_addr())) {
 8014a6c:	4b15      	ldr	r3, [pc, #84]	@ (8014ac4 <ip4_input+0x244>)
 8014a6e:	695b      	ldr	r3, [r3, #20]
 8014a70:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
          if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 8014a74:	2be0      	cmp	r3, #224	@ 0xe0
 8014a76:	d009      	beq.n	8014a8c <ip4_input+0x20c>
            pbuf_header_force(p, (s16_t)iphdr_hlen); /* Move to ip header, no check necessary. */
 8014a78:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8014a7c:	4619      	mov	r1, r3
 8014a7e:	6878      	ldr	r0, [r7, #4]
 8014a80:	f7f8 fa97 	bl	800cfb2 <pbuf_header_force>
            icmp_dest_unreach(p, ICMP_DUR_PROTO);
 8014a84:	2102      	movs	r1, #2
 8014a86:	6878      	ldr	r0, [r7, #4]
 8014a88:	f7ff fdcc 	bl	8014624 <icmp_dest_unreach>

          IP_STATS_INC(ip.proterr);
          IP_STATS_INC(ip.drop);
          MIB2_STATS_INC(mib2.ipinunknownprotos);
        }
        pbuf_free(p);
 8014a8c:	6878      	ldr	r0, [r7, #4]
 8014a8e:	f7f8 faa3 	bl	800cfd8 <pbuf_free>
        break;
 8014a92:	bf00      	nop
    }
  }

  /* @todo: this is not really necessary... */
  ip_data.current_netif = NULL;
 8014a94:	4b0b      	ldr	r3, [pc, #44]	@ (8014ac4 <ip4_input+0x244>)
 8014a96:	2200      	movs	r2, #0
 8014a98:	601a      	str	r2, [r3, #0]
  ip_data.current_input_netif = NULL;
 8014a9a:	4b0a      	ldr	r3, [pc, #40]	@ (8014ac4 <ip4_input+0x244>)
 8014a9c:	2200      	movs	r2, #0
 8014a9e:	605a      	str	r2, [r3, #4]
  ip_data.current_ip4_header = NULL;
 8014aa0:	4b08      	ldr	r3, [pc, #32]	@ (8014ac4 <ip4_input+0x244>)
 8014aa2:	2200      	movs	r2, #0
 8014aa4:	609a      	str	r2, [r3, #8]
  ip_data.current_ip_header_tot_len = 0;
 8014aa6:	4b07      	ldr	r3, [pc, #28]	@ (8014ac4 <ip4_input+0x244>)
 8014aa8:	2200      	movs	r2, #0
 8014aaa:	819a      	strh	r2, [r3, #12]
  ip4_addr_set_any(ip4_current_src_addr());
 8014aac:	4b05      	ldr	r3, [pc, #20]	@ (8014ac4 <ip4_input+0x244>)
 8014aae:	2200      	movs	r2, #0
 8014ab0:	611a      	str	r2, [r3, #16]
  ip4_addr_set_any(ip4_current_dest_addr());
 8014ab2:	4b04      	ldr	r3, [pc, #16]	@ (8014ac4 <ip4_input+0x244>)
 8014ab4:	2200      	movs	r2, #0
 8014ab6:	615a      	str	r2, [r3, #20]

  return ERR_OK;
 8014ab8:	2300      	movs	r3, #0
}
 8014aba:	4618      	mov	r0, r3
 8014abc:	3718      	adds	r7, #24
 8014abe:	46bd      	mov	sp, r7
 8014ac0:	bd80      	pop	{r7, pc}
 8014ac2:	bf00      	nop
 8014ac4:	24004cf8 	.word	0x24004cf8
 8014ac8:	24007dec 	.word	0x24007dec

08014acc <ip4_output_if>:
 */
err_t
ip4_output_if(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
              u8_t ttl, u8_t tos,
              u8_t proto, struct netif *netif)
{
 8014acc:	b580      	push	{r7, lr}
 8014ace:	b08a      	sub	sp, #40	@ 0x28
 8014ad0:	af04      	add	r7, sp, #16
 8014ad2:	60f8      	str	r0, [r7, #12]
 8014ad4:	60b9      	str	r1, [r7, #8]
 8014ad6:	607a      	str	r2, [r7, #4]
 8014ad8:	70fb      	strb	r3, [r7, #3]
ip4_output_if_opt(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
                  u8_t ttl, u8_t tos, u8_t proto, struct netif *netif, void *ip_options,
                  u16_t optlen)
{
#endif /* IP_OPTIONS_SEND */
  const ip4_addr_t *src_used = src;
 8014ada:	68bb      	ldr	r3, [r7, #8]
 8014adc:	617b      	str	r3, [r7, #20]
  if (dest != LWIP_IP_HDRINCL) {
 8014ade:	687b      	ldr	r3, [r7, #4]
 8014ae0:	2b00      	cmp	r3, #0
 8014ae2:	d009      	beq.n	8014af8 <ip4_output_if+0x2c>
    if (ip4_addr_isany(src)) {
 8014ae4:	68bb      	ldr	r3, [r7, #8]
 8014ae6:	2b00      	cmp	r3, #0
 8014ae8:	d003      	beq.n	8014af2 <ip4_output_if+0x26>
 8014aea:	68bb      	ldr	r3, [r7, #8]
 8014aec:	681b      	ldr	r3, [r3, #0]
 8014aee:	2b00      	cmp	r3, #0
 8014af0:	d102      	bne.n	8014af8 <ip4_output_if+0x2c>
      src_used = netif_ip4_addr(netif);
 8014af2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014af4:	3304      	adds	r3, #4
 8014af6:	617b      	str	r3, [r7, #20]

#if IP_OPTIONS_SEND
  return ip4_output_if_opt_src(p, src_used, dest, ttl, tos, proto, netif,
                               ip_options, optlen);
#else /* IP_OPTIONS_SEND */
  return ip4_output_if_src(p, src_used, dest, ttl, tos, proto, netif);
 8014af8:	78fa      	ldrb	r2, [r7, #3]
 8014afa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014afc:	9302      	str	r3, [sp, #8]
 8014afe:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8014b02:	9301      	str	r3, [sp, #4]
 8014b04:	f897 3020 	ldrb.w	r3, [r7, #32]
 8014b08:	9300      	str	r3, [sp, #0]
 8014b0a:	4613      	mov	r3, r2
 8014b0c:	687a      	ldr	r2, [r7, #4]
 8014b0e:	6979      	ldr	r1, [r7, #20]
 8014b10:	68f8      	ldr	r0, [r7, #12]
 8014b12:	f000 f805 	bl	8014b20 <ip4_output_if_src>
 8014b16:	4603      	mov	r3, r0
#endif /* IP_OPTIONS_SEND */
}
 8014b18:	4618      	mov	r0, r3
 8014b1a:	3718      	adds	r7, #24
 8014b1c:	46bd      	mov	sp, r7
 8014b1e:	bd80      	pop	{r7, pc}

08014b20 <ip4_output_if_src>:
 */
err_t
ip4_output_if_src(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
                  u8_t ttl, u8_t tos,
                  u8_t proto, struct netif *netif)
{
 8014b20:	b580      	push	{r7, lr}
 8014b22:	b088      	sub	sp, #32
 8014b24:	af00      	add	r7, sp, #0
 8014b26:	60f8      	str	r0, [r7, #12]
 8014b28:	60b9      	str	r1, [r7, #8]
 8014b2a:	607a      	str	r2, [r7, #4]
 8014b2c:	70fb      	strb	r3, [r7, #3]
  ip4_addr_t dest_addr;
#if CHECKSUM_GEN_IP_INLINE
  u32_t chk_sum = 0;
#endif /* CHECKSUM_GEN_IP_INLINE */

  LWIP_ASSERT_CORE_LOCKED();
 8014b2e:	f7f2 fd7d 	bl	800762c <sys_check_core_locking>
  LWIP_IP_CHECK_PBUF_REF_COUNT_FOR_TX(p);
 8014b32:	68fb      	ldr	r3, [r7, #12]
 8014b34:	7b9b      	ldrb	r3, [r3, #14]
 8014b36:	2b01      	cmp	r3, #1
 8014b38:	d006      	beq.n	8014b48 <ip4_output_if_src+0x28>
 8014b3a:	4b4b      	ldr	r3, [pc, #300]	@ (8014c68 <ip4_output_if_src+0x148>)
 8014b3c:	f44f 7255 	mov.w	r2, #852	@ 0x354
 8014b40:	494a      	ldr	r1, [pc, #296]	@ (8014c6c <ip4_output_if_src+0x14c>)
 8014b42:	484b      	ldr	r0, [pc, #300]	@ (8014c70 <ip4_output_if_src+0x150>)
 8014b44:	f001 feaa 	bl	801689c <iprintf>

  MIB2_STATS_INC(mib2.ipoutrequests);

  /* Should the IP header be generated or is it already included in p? */
  if (dest != LWIP_IP_HDRINCL) {
 8014b48:	687b      	ldr	r3, [r7, #4]
 8014b4a:	2b00      	cmp	r3, #0
 8014b4c:	d060      	beq.n	8014c10 <ip4_output_if_src+0xf0>
    u16_t ip_hlen = IP_HLEN;
 8014b4e:	2314      	movs	r3, #20
 8014b50:	837b      	strh	r3, [r7, #26]
      }
#endif /* CHECKSUM_GEN_IP_INLINE */
    }
#endif /* IP_OPTIONS_SEND */
    /* generate IP header */
    if (pbuf_add_header(p, IP_HLEN)) {
 8014b52:	2114      	movs	r1, #20
 8014b54:	68f8      	ldr	r0, [r7, #12]
 8014b56:	f7f8 f9a9 	bl	800ceac <pbuf_add_header>
 8014b5a:	4603      	mov	r3, r0
 8014b5c:	2b00      	cmp	r3, #0
 8014b5e:	d002      	beq.n	8014b66 <ip4_output_if_src+0x46>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_output: not enough room for IP header in pbuf\n"));

      IP_STATS_INC(ip.err);
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
 8014b60:	f06f 0301 	mvn.w	r3, #1
 8014b64:	e07c      	b.n	8014c60 <ip4_output_if_src+0x140>
    }

    iphdr = (struct ip_hdr *)p->payload;
 8014b66:	68fb      	ldr	r3, [r7, #12]
 8014b68:	685b      	ldr	r3, [r3, #4]
 8014b6a:	61fb      	str	r3, [r7, #28]
    LWIP_ASSERT("check that first pbuf can hold struct ip_hdr",
 8014b6c:	68fb      	ldr	r3, [r7, #12]
 8014b6e:	895b      	ldrh	r3, [r3, #10]
 8014b70:	2b13      	cmp	r3, #19
 8014b72:	d806      	bhi.n	8014b82 <ip4_output_if_src+0x62>
 8014b74:	4b3c      	ldr	r3, [pc, #240]	@ (8014c68 <ip4_output_if_src+0x148>)
 8014b76:	f44f 7262 	mov.w	r2, #904	@ 0x388
 8014b7a:	493e      	ldr	r1, [pc, #248]	@ (8014c74 <ip4_output_if_src+0x154>)
 8014b7c:	483c      	ldr	r0, [pc, #240]	@ (8014c70 <ip4_output_if_src+0x150>)
 8014b7e:	f001 fe8d 	bl	801689c <iprintf>
                (p->len >= sizeof(struct ip_hdr)));

    IPH_TTL_SET(iphdr, ttl);
 8014b82:	69fb      	ldr	r3, [r7, #28]
 8014b84:	78fa      	ldrb	r2, [r7, #3]
 8014b86:	721a      	strb	r2, [r3, #8]
    IPH_PROTO_SET(iphdr, proto);
 8014b88:	69fb      	ldr	r3, [r7, #28]
 8014b8a:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 8014b8e:	725a      	strb	r2, [r3, #9]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(proto | (ttl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */

    /* dest cannot be NULL here */
    ip4_addr_copy(iphdr->dest, *dest);
 8014b90:	687b      	ldr	r3, [r7, #4]
 8014b92:	681a      	ldr	r2, [r3, #0]
 8014b94:	69fb      	ldr	r3, [r7, #28]
 8014b96:	611a      	str	r2, [r3, #16]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += ip4_addr_get_u32(&iphdr->dest) & 0xFFFF;
    chk_sum += ip4_addr_get_u32(&iphdr->dest) >> 16;
#endif /* CHECKSUM_GEN_IP_INLINE */

    IPH_VHL_SET(iphdr, 4, ip_hlen / 4);
 8014b98:	8b7b      	ldrh	r3, [r7, #26]
 8014b9a:	089b      	lsrs	r3, r3, #2
 8014b9c:	b29b      	uxth	r3, r3
 8014b9e:	b2db      	uxtb	r3, r3
 8014ba0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8014ba4:	b2da      	uxtb	r2, r3
 8014ba6:	69fb      	ldr	r3, [r7, #28]
 8014ba8:	701a      	strb	r2, [r3, #0]
    IPH_TOS_SET(iphdr, tos);
 8014baa:	69fb      	ldr	r3, [r7, #28]
 8014bac:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 8014bb0:	705a      	strb	r2, [r3, #1]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(tos | (iphdr->_v_hl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_LEN_SET(iphdr, lwip_htons(p->tot_len));
 8014bb2:	68fb      	ldr	r3, [r7, #12]
 8014bb4:	891b      	ldrh	r3, [r3, #8]
 8014bb6:	4618      	mov	r0, r3
 8014bb8:	f7f6 fd6c 	bl	800b694 <lwip_htons>
 8014bbc:	4603      	mov	r3, r0
 8014bbe:	461a      	mov	r2, r3
 8014bc0:	69fb      	ldr	r3, [r7, #28]
 8014bc2:	805a      	strh	r2, [r3, #2]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_len;
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_OFFSET_SET(iphdr, 0);
 8014bc4:	69fb      	ldr	r3, [r7, #28]
 8014bc6:	2200      	movs	r2, #0
 8014bc8:	719a      	strb	r2, [r3, #6]
 8014bca:	2200      	movs	r2, #0
 8014bcc:	71da      	strb	r2, [r3, #7]
    IPH_ID_SET(iphdr, lwip_htons(ip_id));
 8014bce:	4b2a      	ldr	r3, [pc, #168]	@ (8014c78 <ip4_output_if_src+0x158>)
 8014bd0:	881b      	ldrh	r3, [r3, #0]
 8014bd2:	4618      	mov	r0, r3
 8014bd4:	f7f6 fd5e 	bl	800b694 <lwip_htons>
 8014bd8:	4603      	mov	r3, r0
 8014bda:	461a      	mov	r2, r3
 8014bdc:	69fb      	ldr	r3, [r7, #28]
 8014bde:	809a      	strh	r2, [r3, #4]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_id;
#endif /* CHECKSUM_GEN_IP_INLINE */
    ++ip_id;
 8014be0:	4b25      	ldr	r3, [pc, #148]	@ (8014c78 <ip4_output_if_src+0x158>)
 8014be2:	881b      	ldrh	r3, [r3, #0]
 8014be4:	3301      	adds	r3, #1
 8014be6:	b29a      	uxth	r2, r3
 8014be8:	4b23      	ldr	r3, [pc, #140]	@ (8014c78 <ip4_output_if_src+0x158>)
 8014bea:	801a      	strh	r2, [r3, #0]

    if (src == NULL) {
 8014bec:	68bb      	ldr	r3, [r7, #8]
 8014bee:	2b00      	cmp	r3, #0
 8014bf0:	d104      	bne.n	8014bfc <ip4_output_if_src+0xdc>
      ip4_addr_copy(iphdr->src, *IP4_ADDR_ANY4);
 8014bf2:	4b22      	ldr	r3, [pc, #136]	@ (8014c7c <ip4_output_if_src+0x15c>)
 8014bf4:	681a      	ldr	r2, [r3, #0]
 8014bf6:	69fb      	ldr	r3, [r7, #28]
 8014bf8:	60da      	str	r2, [r3, #12]
 8014bfa:	e003      	b.n	8014c04 <ip4_output_if_src+0xe4>
    } else {
      /* src cannot be NULL here */
      ip4_addr_copy(iphdr->src, *src);
 8014bfc:	68bb      	ldr	r3, [r7, #8]
 8014bfe:	681a      	ldr	r2, [r3, #0]
 8014c00:	69fb      	ldr	r3, [r7, #28]
 8014c02:	60da      	str	r2, [r3, #12]
    else {
      IPH_CHKSUM_SET(iphdr, 0);
    }
#endif /* LWIP_CHECKSUM_CTRL_PER_NETIF*/
#else /* CHECKSUM_GEN_IP_INLINE */
    IPH_CHKSUM_SET(iphdr, 0);
 8014c04:	69fb      	ldr	r3, [r7, #28]
 8014c06:	2200      	movs	r2, #0
 8014c08:	729a      	strb	r2, [r3, #10]
 8014c0a:	2200      	movs	r2, #0
 8014c0c:	72da      	strb	r2, [r3, #11]
 8014c0e:	e00f      	b.n	8014c30 <ip4_output_if_src+0x110>
    }
#endif /* CHECKSUM_GEN_IP */
#endif /* CHECKSUM_GEN_IP_INLINE */
  } else {
    /* IP header already included in p */
    if (p->len < IP_HLEN) {
 8014c10:	68fb      	ldr	r3, [r7, #12]
 8014c12:	895b      	ldrh	r3, [r3, #10]
 8014c14:	2b13      	cmp	r3, #19
 8014c16:	d802      	bhi.n	8014c1e <ip4_output_if_src+0xfe>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_output: LWIP_IP_HDRINCL but pbuf is too short\n"));
      IP_STATS_INC(ip.err);
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
 8014c18:	f06f 0301 	mvn.w	r3, #1
 8014c1c:	e020      	b.n	8014c60 <ip4_output_if_src+0x140>
    }
    iphdr = (struct ip_hdr *)p->payload;
 8014c1e:	68fb      	ldr	r3, [r7, #12]
 8014c20:	685b      	ldr	r3, [r3, #4]
 8014c22:	61fb      	str	r3, [r7, #28]
    ip4_addr_copy(dest_addr, iphdr->dest);
 8014c24:	69fb      	ldr	r3, [r7, #28]
 8014c26:	691b      	ldr	r3, [r3, #16]
 8014c28:	617b      	str	r3, [r7, #20]
    dest = &dest_addr;
 8014c2a:	f107 0314 	add.w	r3, r7, #20
 8014c2e:	607b      	str	r3, [r7, #4]
  }
#endif /* LWIP_MULTICAST_TX_OPTIONS */
#endif /* ENABLE_LOOPBACK */
#if IP_FRAG
  /* don't fragment if interface has mtu set to 0 [loopif] */
  if (netif->mtu && (p->tot_len > netif->mtu)) {
 8014c30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014c32:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8014c34:	2b00      	cmp	r3, #0
 8014c36:	d00c      	beq.n	8014c52 <ip4_output_if_src+0x132>
 8014c38:	68fb      	ldr	r3, [r7, #12]
 8014c3a:	891a      	ldrh	r2, [r3, #8]
 8014c3c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014c3e:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8014c40:	429a      	cmp	r2, r3
 8014c42:	d906      	bls.n	8014c52 <ip4_output_if_src+0x132>
    return ip4_frag(p, netif, dest);
 8014c44:	687a      	ldr	r2, [r7, #4]
 8014c46:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8014c48:	68f8      	ldr	r0, [r7, #12]
 8014c4a:	f000 fefd 	bl	8015a48 <ip4_frag>
 8014c4e:	4603      	mov	r3, r0
 8014c50:	e006      	b.n	8014c60 <ip4_output_if_src+0x140>
  }
#endif /* IP_FRAG */

  LWIP_DEBUGF(IP_DEBUG, ("ip4_output_if: call netif->output()\n"));
  return netif->output(netif, p, dest);
 8014c52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014c54:	695b      	ldr	r3, [r3, #20]
 8014c56:	687a      	ldr	r2, [r7, #4]
 8014c58:	68f9      	ldr	r1, [r7, #12]
 8014c5a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8014c5c:	4798      	blx	r3
 8014c5e:	4603      	mov	r3, r0
}
 8014c60:	4618      	mov	r0, r3
 8014c62:	3720      	adds	r7, #32
 8014c64:	46bd      	mov	sp, r7
 8014c66:	bd80      	pop	{r7, pc}
 8014c68:	0801a41c 	.word	0x0801a41c
 8014c6c:	0801a450 	.word	0x0801a450
 8014c70:	0801a45c 	.word	0x0801a45c
 8014c74:	0801a484 	.word	0x0801a484
 8014c78:	24007f4a 	.word	0x24007f4a
 8014c7c:	0801aaa0 	.word	0x0801aaa0

08014c80 <ip4_addr_isbroadcast_u32>:
 * @param netif the network interface against which the address is checked
 * @return returns non-zero if the address is a broadcast address
 */
u8_t
ip4_addr_isbroadcast_u32(u32_t addr, const struct netif *netif)
{
 8014c80:	b480      	push	{r7}
 8014c82:	b085      	sub	sp, #20
 8014c84:	af00      	add	r7, sp, #0
 8014c86:	6078      	str	r0, [r7, #4]
 8014c88:	6039      	str	r1, [r7, #0]
  ip4_addr_t ipaddr;
  ip4_addr_set_u32(&ipaddr, addr);
 8014c8a:	687b      	ldr	r3, [r7, #4]
 8014c8c:	60fb      	str	r3, [r7, #12]

  /* all ones (broadcast) or all zeroes (old skool broadcast) */
  if ((~addr == IPADDR_ANY) ||
 8014c8e:	687b      	ldr	r3, [r7, #4]
 8014c90:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014c94:	d002      	beq.n	8014c9c <ip4_addr_isbroadcast_u32+0x1c>
 8014c96:	687b      	ldr	r3, [r7, #4]
 8014c98:	2b00      	cmp	r3, #0
 8014c9a:	d101      	bne.n	8014ca0 <ip4_addr_isbroadcast_u32+0x20>
      (addr == IPADDR_ANY)) {
    return 1;
 8014c9c:	2301      	movs	r3, #1
 8014c9e:	e02a      	b.n	8014cf6 <ip4_addr_isbroadcast_u32+0x76>
    /* no broadcast support on this network interface? */
  } else if ((netif->flags & NETIF_FLAG_BROADCAST) == 0) {
 8014ca0:	683b      	ldr	r3, [r7, #0]
 8014ca2:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8014ca6:	f003 0302 	and.w	r3, r3, #2
 8014caa:	2b00      	cmp	r3, #0
 8014cac:	d101      	bne.n	8014cb2 <ip4_addr_isbroadcast_u32+0x32>
    /* the given address cannot be a broadcast address
     * nor can we check against any broadcast addresses */
    return 0;
 8014cae:	2300      	movs	r3, #0
 8014cb0:	e021      	b.n	8014cf6 <ip4_addr_isbroadcast_u32+0x76>
    /* address matches network interface address exactly? => no broadcast */
  } else if (addr == ip4_addr_get_u32(netif_ip4_addr(netif))) {
 8014cb2:	683b      	ldr	r3, [r7, #0]
 8014cb4:	3304      	adds	r3, #4
 8014cb6:	681b      	ldr	r3, [r3, #0]
 8014cb8:	687a      	ldr	r2, [r7, #4]
 8014cba:	429a      	cmp	r2, r3
 8014cbc:	d101      	bne.n	8014cc2 <ip4_addr_isbroadcast_u32+0x42>
    return 0;
 8014cbe:	2300      	movs	r3, #0
 8014cc0:	e019      	b.n	8014cf6 <ip4_addr_isbroadcast_u32+0x76>
    /*  on the same (sub) network... */
  } else if (ip4_addr_netcmp(&ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif))
 8014cc2:	68fa      	ldr	r2, [r7, #12]
 8014cc4:	683b      	ldr	r3, [r7, #0]
 8014cc6:	3304      	adds	r3, #4
 8014cc8:	681b      	ldr	r3, [r3, #0]
 8014cca:	405a      	eors	r2, r3
 8014ccc:	683b      	ldr	r3, [r7, #0]
 8014cce:	3308      	adds	r3, #8
 8014cd0:	681b      	ldr	r3, [r3, #0]
 8014cd2:	4013      	ands	r3, r2
 8014cd4:	2b00      	cmp	r3, #0
 8014cd6:	d10d      	bne.n	8014cf4 <ip4_addr_isbroadcast_u32+0x74>
             /* ...and host identifier bits are all ones? =>... */
             && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 8014cd8:	683b      	ldr	r3, [r7, #0]
 8014cda:	3308      	adds	r3, #8
 8014cdc:	681b      	ldr	r3, [r3, #0]
 8014cde:	43da      	mvns	r2, r3
 8014ce0:	687b      	ldr	r3, [r7, #4]
 8014ce2:	401a      	ands	r2, r3
                 (IPADDR_BROADCAST & ~ip4_addr_get_u32(netif_ip4_netmask(netif))))) {
 8014ce4:	683b      	ldr	r3, [r7, #0]
 8014ce6:	3308      	adds	r3, #8
 8014ce8:	681b      	ldr	r3, [r3, #0]
 8014cea:	43db      	mvns	r3, r3
             && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 8014cec:	429a      	cmp	r2, r3
 8014cee:	d101      	bne.n	8014cf4 <ip4_addr_isbroadcast_u32+0x74>
    /* => network broadcast address */
    return 1;
 8014cf0:	2301      	movs	r3, #1
 8014cf2:	e000      	b.n	8014cf6 <ip4_addr_isbroadcast_u32+0x76>
  } else {
    return 0;
 8014cf4:	2300      	movs	r3, #0
  }
}
 8014cf6:	4618      	mov	r0, r3
 8014cf8:	3714      	adds	r7, #20
 8014cfa:	46bd      	mov	sp, r7
 8014cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014d00:	4770      	bx	lr
	...

08014d04 <ip4addr_aton>:
 * @param addr pointer to which to save the ip address in network order
 * @return 1 if cp could be converted to addr, 0 on failure
 */
int
ip4addr_aton(const char *cp, ip4_addr_t *addr)
{
 8014d04:	b580      	push	{r7, lr}
 8014d06:	b08a      	sub	sp, #40	@ 0x28
 8014d08:	af00      	add	r7, sp, #0
 8014d0a:	6078      	str	r0, [r7, #4]
 8014d0c:	6039      	str	r1, [r7, #0]
  u32_t val;
  u8_t base;
  char c;
  u32_t parts[4];
  u32_t *pp = parts;
 8014d0e:	f107 030c 	add.w	r3, r7, #12
 8014d12:	61fb      	str	r3, [r7, #28]

  c = *cp;
 8014d14:	687b      	ldr	r3, [r7, #4]
 8014d16:	781b      	ldrb	r3, [r3, #0]
 8014d18:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
    /*
     * Collect number up to ``.''.
     * Values are specified as for C:
     * 0x=hex, 0=octal, 1-9=decimal.
     */
    if (!lwip_isdigit(c)) {
 8014d1c:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8014d20:	3301      	adds	r3, #1
 8014d22:	4a89      	ldr	r2, [pc, #548]	@ (8014f48 <ip4addr_aton+0x244>)
 8014d24:	4413      	add	r3, r2
 8014d26:	781b      	ldrb	r3, [r3, #0]
 8014d28:	f003 0304 	and.w	r3, r3, #4
 8014d2c:	2b00      	cmp	r3, #0
 8014d2e:	d101      	bne.n	8014d34 <ip4addr_aton+0x30>
      return 0;
 8014d30:	2300      	movs	r3, #0
 8014d32:	e105      	b.n	8014f40 <ip4addr_aton+0x23c>
    }
    val = 0;
 8014d34:	2300      	movs	r3, #0
 8014d36:	627b      	str	r3, [r7, #36]	@ 0x24
    base = 10;
 8014d38:	230a      	movs	r3, #10
 8014d3a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    if (c == '0') {
 8014d3e:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8014d42:	2b30      	cmp	r3, #48	@ 0x30
 8014d44:	d11c      	bne.n	8014d80 <ip4addr_aton+0x7c>
      c = *++cp;
 8014d46:	687b      	ldr	r3, [r7, #4]
 8014d48:	3301      	adds	r3, #1
 8014d4a:	607b      	str	r3, [r7, #4]
 8014d4c:	687b      	ldr	r3, [r7, #4]
 8014d4e:	781b      	ldrb	r3, [r3, #0]
 8014d50:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
      if (c == 'x' || c == 'X') {
 8014d54:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8014d58:	2b78      	cmp	r3, #120	@ 0x78
 8014d5a:	d003      	beq.n	8014d64 <ip4addr_aton+0x60>
 8014d5c:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8014d60:	2b58      	cmp	r3, #88	@ 0x58
 8014d62:	d10a      	bne.n	8014d7a <ip4addr_aton+0x76>
        base = 16;
 8014d64:	2310      	movs	r3, #16
 8014d66:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        c = *++cp;
 8014d6a:	687b      	ldr	r3, [r7, #4]
 8014d6c:	3301      	adds	r3, #1
 8014d6e:	607b      	str	r3, [r7, #4]
 8014d70:	687b      	ldr	r3, [r7, #4]
 8014d72:	781b      	ldrb	r3, [r3, #0]
 8014d74:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8014d78:	e002      	b.n	8014d80 <ip4addr_aton+0x7c>
      } else {
        base = 8;
 8014d7a:	2308      	movs	r3, #8
 8014d7c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
      }
    }
    for (;;) {
      if (lwip_isdigit(c)) {
 8014d80:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8014d84:	3301      	adds	r3, #1
 8014d86:	4a70      	ldr	r2, [pc, #448]	@ (8014f48 <ip4addr_aton+0x244>)
 8014d88:	4413      	add	r3, r2
 8014d8a:	781b      	ldrb	r3, [r3, #0]
 8014d8c:	f003 0304 	and.w	r3, r3, #4
 8014d90:	2b00      	cmp	r3, #0
 8014d92:	d011      	beq.n	8014db8 <ip4addr_aton+0xb4>
        val = (val * base) + (u32_t)(c - '0');
 8014d94:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8014d98:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8014d9a:	fb03 f202 	mul.w	r2, r3, r2
 8014d9e:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8014da2:	4413      	add	r3, r2
 8014da4:	3b30      	subs	r3, #48	@ 0x30
 8014da6:	627b      	str	r3, [r7, #36]	@ 0x24
        c = *++cp;
 8014da8:	687b      	ldr	r3, [r7, #4]
 8014daa:	3301      	adds	r3, #1
 8014dac:	607b      	str	r3, [r7, #4]
 8014dae:	687b      	ldr	r3, [r7, #4]
 8014db0:	781b      	ldrb	r3, [r3, #0]
 8014db2:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8014db6:	e7e3      	b.n	8014d80 <ip4addr_aton+0x7c>
      } else if (base == 16 && lwip_isxdigit(c)) {
 8014db8:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8014dbc:	2b10      	cmp	r3, #16
 8014dbe:	d127      	bne.n	8014e10 <ip4addr_aton+0x10c>
 8014dc0:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8014dc4:	3301      	adds	r3, #1
 8014dc6:	4a60      	ldr	r2, [pc, #384]	@ (8014f48 <ip4addr_aton+0x244>)
 8014dc8:	4413      	add	r3, r2
 8014dca:	781b      	ldrb	r3, [r3, #0]
 8014dcc:	f003 0344 	and.w	r3, r3, #68	@ 0x44
 8014dd0:	2b00      	cmp	r3, #0
 8014dd2:	d01d      	beq.n	8014e10 <ip4addr_aton+0x10c>
        val = (val << 4) | (u32_t)(c + 10 - (lwip_islower(c) ? 'a' : 'A'));
 8014dd4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014dd6:	011b      	lsls	r3, r3, #4
 8014dd8:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 8014ddc:	f102 010a 	add.w	r1, r2, #10
 8014de0:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 8014de4:	3201      	adds	r2, #1
 8014de6:	4858      	ldr	r0, [pc, #352]	@ (8014f48 <ip4addr_aton+0x244>)
 8014de8:	4402      	add	r2, r0
 8014dea:	7812      	ldrb	r2, [r2, #0]
 8014dec:	f002 0203 	and.w	r2, r2, #3
 8014df0:	2a02      	cmp	r2, #2
 8014df2:	d101      	bne.n	8014df8 <ip4addr_aton+0xf4>
 8014df4:	2261      	movs	r2, #97	@ 0x61
 8014df6:	e000      	b.n	8014dfa <ip4addr_aton+0xf6>
 8014df8:	2241      	movs	r2, #65	@ 0x41
 8014dfa:	1a8a      	subs	r2, r1, r2
 8014dfc:	4313      	orrs	r3, r2
 8014dfe:	627b      	str	r3, [r7, #36]	@ 0x24
        c = *++cp;
 8014e00:	687b      	ldr	r3, [r7, #4]
 8014e02:	3301      	adds	r3, #1
 8014e04:	607b      	str	r3, [r7, #4]
 8014e06:	687b      	ldr	r3, [r7, #4]
 8014e08:	781b      	ldrb	r3, [r3, #0]
 8014e0a:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
      if (lwip_isdigit(c)) {
 8014e0e:	e7b7      	b.n	8014d80 <ip4addr_aton+0x7c>
      } else {
        break;
      }
    }
    if (c == '.') {
 8014e10:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8014e14:	2b2e      	cmp	r3, #46	@ 0x2e
 8014e16:	d114      	bne.n	8014e42 <ip4addr_aton+0x13e>
       * Internet format:
       *  a.b.c.d
       *  a.b.c   (with c treated as 16 bits)
       *  a.b (with b treated as 24 bits)
       */
      if (pp >= parts + 3) {
 8014e18:	f107 030c 	add.w	r3, r7, #12
 8014e1c:	330c      	adds	r3, #12
 8014e1e:	69fa      	ldr	r2, [r7, #28]
 8014e20:	429a      	cmp	r2, r3
 8014e22:	d301      	bcc.n	8014e28 <ip4addr_aton+0x124>
        return 0;
 8014e24:	2300      	movs	r3, #0
 8014e26:	e08b      	b.n	8014f40 <ip4addr_aton+0x23c>
      }
      *pp++ = val;
 8014e28:	69fb      	ldr	r3, [r7, #28]
 8014e2a:	1d1a      	adds	r2, r3, #4
 8014e2c:	61fa      	str	r2, [r7, #28]
 8014e2e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8014e30:	601a      	str	r2, [r3, #0]
      c = *++cp;
 8014e32:	687b      	ldr	r3, [r7, #4]
 8014e34:	3301      	adds	r3, #1
 8014e36:	607b      	str	r3, [r7, #4]
 8014e38:	687b      	ldr	r3, [r7, #4]
 8014e3a:	781b      	ldrb	r3, [r3, #0]
 8014e3c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
    if (!lwip_isdigit(c)) {
 8014e40:	e76c      	b.n	8014d1c <ip4addr_aton+0x18>
    } else {
      break;
 8014e42:	bf00      	nop
    }
  }
  /*
   * Check for trailing characters.
   */
  if (c != '\0' && !lwip_isspace(c)) {
 8014e44:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8014e48:	2b00      	cmp	r3, #0
 8014e4a:	d00b      	beq.n	8014e64 <ip4addr_aton+0x160>
 8014e4c:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8014e50:	3301      	adds	r3, #1
 8014e52:	4a3d      	ldr	r2, [pc, #244]	@ (8014f48 <ip4addr_aton+0x244>)
 8014e54:	4413      	add	r3, r2
 8014e56:	781b      	ldrb	r3, [r3, #0]
 8014e58:	f003 0308 	and.w	r3, r3, #8
 8014e5c:	2b00      	cmp	r3, #0
 8014e5e:	d101      	bne.n	8014e64 <ip4addr_aton+0x160>
    return 0;
 8014e60:	2300      	movs	r3, #0
 8014e62:	e06d      	b.n	8014f40 <ip4addr_aton+0x23c>
  }
  /*
   * Concoct the address according to
   * the number of parts specified.
   */
  switch (pp - parts + 1) {
 8014e64:	f107 030c 	add.w	r3, r7, #12
 8014e68:	69fa      	ldr	r2, [r7, #28]
 8014e6a:	1ad3      	subs	r3, r2, r3
 8014e6c:	109b      	asrs	r3, r3, #2
 8014e6e:	3301      	adds	r3, #1
 8014e70:	2b04      	cmp	r3, #4
 8014e72:	d853      	bhi.n	8014f1c <ip4addr_aton+0x218>
 8014e74:	a201      	add	r2, pc, #4	@ (adr r2, 8014e7c <ip4addr_aton+0x178>)
 8014e76:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8014e7a:	bf00      	nop
 8014e7c:	08014e91 	.word	0x08014e91
 8014e80:	08014f2b 	.word	0x08014f2b
 8014e84:	08014e95 	.word	0x08014e95
 8014e88:	08014eb7 	.word	0x08014eb7
 8014e8c:	08014ee5 	.word	0x08014ee5

    case 0:
      return 0;       /* initial nondigit */
 8014e90:	2300      	movs	r3, #0
 8014e92:	e055      	b.n	8014f40 <ip4addr_aton+0x23c>

    case 1:             /* a -- 32 bits */
      break;

    case 2:             /* a.b -- 8.24 bits */
      if (val > 0xffffffUL) {
 8014e94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014e96:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8014e9a:	d301      	bcc.n	8014ea0 <ip4addr_aton+0x19c>
        return 0;
 8014e9c:	2300      	movs	r3, #0
 8014e9e:	e04f      	b.n	8014f40 <ip4addr_aton+0x23c>
      }
      if (parts[0] > 0xff) {
 8014ea0:	68fb      	ldr	r3, [r7, #12]
 8014ea2:	2bff      	cmp	r3, #255	@ 0xff
 8014ea4:	d901      	bls.n	8014eaa <ip4addr_aton+0x1a6>
        return 0;
 8014ea6:	2300      	movs	r3, #0
 8014ea8:	e04a      	b.n	8014f40 <ip4addr_aton+0x23c>
      }
      val |= parts[0] << 24;
 8014eaa:	68fb      	ldr	r3, [r7, #12]
 8014eac:	061b      	lsls	r3, r3, #24
 8014eae:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8014eb0:	4313      	orrs	r3, r2
 8014eb2:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 8014eb4:	e03a      	b.n	8014f2c <ip4addr_aton+0x228>

    case 3:             /* a.b.c -- 8.8.16 bits */
      if (val > 0xffff) {
 8014eb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014eb8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8014ebc:	d301      	bcc.n	8014ec2 <ip4addr_aton+0x1be>
        return 0;
 8014ebe:	2300      	movs	r3, #0
 8014ec0:	e03e      	b.n	8014f40 <ip4addr_aton+0x23c>
      }
      if ((parts[0] > 0xff) || (parts[1] > 0xff)) {
 8014ec2:	68fb      	ldr	r3, [r7, #12]
 8014ec4:	2bff      	cmp	r3, #255	@ 0xff
 8014ec6:	d802      	bhi.n	8014ece <ip4addr_aton+0x1ca>
 8014ec8:	693b      	ldr	r3, [r7, #16]
 8014eca:	2bff      	cmp	r3, #255	@ 0xff
 8014ecc:	d901      	bls.n	8014ed2 <ip4addr_aton+0x1ce>
        return 0;
 8014ece:	2300      	movs	r3, #0
 8014ed0:	e036      	b.n	8014f40 <ip4addr_aton+0x23c>
      }
      val |= (parts[0] << 24) | (parts[1] << 16);
 8014ed2:	68fb      	ldr	r3, [r7, #12]
 8014ed4:	061a      	lsls	r2, r3, #24
 8014ed6:	693b      	ldr	r3, [r7, #16]
 8014ed8:	041b      	lsls	r3, r3, #16
 8014eda:	4313      	orrs	r3, r2
 8014edc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8014ede:	4313      	orrs	r3, r2
 8014ee0:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 8014ee2:	e023      	b.n	8014f2c <ip4addr_aton+0x228>

    case 4:             /* a.b.c.d -- 8.8.8.8 bits */
      if (val > 0xff) {
 8014ee4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014ee6:	2bff      	cmp	r3, #255	@ 0xff
 8014ee8:	d901      	bls.n	8014eee <ip4addr_aton+0x1ea>
        return 0;
 8014eea:	2300      	movs	r3, #0
 8014eec:	e028      	b.n	8014f40 <ip4addr_aton+0x23c>
      }
      if ((parts[0] > 0xff) || (parts[1] > 0xff) || (parts[2] > 0xff)) {
 8014eee:	68fb      	ldr	r3, [r7, #12]
 8014ef0:	2bff      	cmp	r3, #255	@ 0xff
 8014ef2:	d805      	bhi.n	8014f00 <ip4addr_aton+0x1fc>
 8014ef4:	693b      	ldr	r3, [r7, #16]
 8014ef6:	2bff      	cmp	r3, #255	@ 0xff
 8014ef8:	d802      	bhi.n	8014f00 <ip4addr_aton+0x1fc>
 8014efa:	697b      	ldr	r3, [r7, #20]
 8014efc:	2bff      	cmp	r3, #255	@ 0xff
 8014efe:	d901      	bls.n	8014f04 <ip4addr_aton+0x200>
        return 0;
 8014f00:	2300      	movs	r3, #0
 8014f02:	e01d      	b.n	8014f40 <ip4addr_aton+0x23c>
      }
      val |= (parts[0] << 24) | (parts[1] << 16) | (parts[2] << 8);
 8014f04:	68fb      	ldr	r3, [r7, #12]
 8014f06:	061a      	lsls	r2, r3, #24
 8014f08:	693b      	ldr	r3, [r7, #16]
 8014f0a:	041b      	lsls	r3, r3, #16
 8014f0c:	431a      	orrs	r2, r3
 8014f0e:	697b      	ldr	r3, [r7, #20]
 8014f10:	021b      	lsls	r3, r3, #8
 8014f12:	4313      	orrs	r3, r2
 8014f14:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8014f16:	4313      	orrs	r3, r2
 8014f18:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 8014f1a:	e007      	b.n	8014f2c <ip4addr_aton+0x228>
    default:
      LWIP_ASSERT("unhandled", 0);
 8014f1c:	4b0b      	ldr	r3, [pc, #44]	@ (8014f4c <ip4addr_aton+0x248>)
 8014f1e:	22f9      	movs	r2, #249	@ 0xf9
 8014f20:	490b      	ldr	r1, [pc, #44]	@ (8014f50 <ip4addr_aton+0x24c>)
 8014f22:	480c      	ldr	r0, [pc, #48]	@ (8014f54 <ip4addr_aton+0x250>)
 8014f24:	f001 fcba 	bl	801689c <iprintf>
      break;
 8014f28:	e000      	b.n	8014f2c <ip4addr_aton+0x228>
      break;
 8014f2a:	bf00      	nop
  }
  if (addr) {
 8014f2c:	683b      	ldr	r3, [r7, #0]
 8014f2e:	2b00      	cmp	r3, #0
 8014f30:	d005      	beq.n	8014f3e <ip4addr_aton+0x23a>
    ip4_addr_set_u32(addr, lwip_htonl(val));
 8014f32:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8014f34:	f7f6 fbc4 	bl	800b6c0 <lwip_htonl>
 8014f38:	4602      	mov	r2, r0
 8014f3a:	683b      	ldr	r3, [r7, #0]
 8014f3c:	601a      	str	r2, [r3, #0]
  }
  return 1;
 8014f3e:	2301      	movs	r3, #1
}
 8014f40:	4618      	mov	r0, r3
 8014f42:	3728      	adds	r7, #40	@ 0x28
 8014f44:	46bd      	mov	sp, r7
 8014f46:	bd80      	pop	{r7, pc}
 8014f48:	0801ab90 	.word	0x0801ab90
 8014f4c:	0801a4b4 	.word	0x0801a4b4
 8014f50:	0801a4f0 	.word	0x0801a4f0
 8014f54:	0801a4fc 	.word	0x0801a4fc

08014f58 <ip4addr_ntoa_r>:
 * @return either pointer to buf which now holds the ASCII
 *         representation of addr or NULL if buf was too small
 */
char *
ip4addr_ntoa_r(const ip4_addr_t *addr, char *buf, int buflen)
{
 8014f58:	b480      	push	{r7}
 8014f5a:	b08d      	sub	sp, #52	@ 0x34
 8014f5c:	af00      	add	r7, sp, #0
 8014f5e:	60f8      	str	r0, [r7, #12]
 8014f60:	60b9      	str	r1, [r7, #8]
 8014f62:	607a      	str	r2, [r7, #4]
  char *rp;
  u8_t *ap;
  u8_t rem;
  u8_t n;
  u8_t i;
  int len = 0;
 8014f64:	2300      	movs	r3, #0
 8014f66:	623b      	str	r3, [r7, #32]

  s_addr = ip4_addr_get_u32(addr);
 8014f68:	68fb      	ldr	r3, [r7, #12]
 8014f6a:	681b      	ldr	r3, [r3, #0]
 8014f6c:	61bb      	str	r3, [r7, #24]

  rp = buf;
 8014f6e:	68bb      	ldr	r3, [r7, #8]
 8014f70:	62fb      	str	r3, [r7, #44]	@ 0x2c
  ap = (u8_t *)&s_addr;
 8014f72:	f107 0318 	add.w	r3, r7, #24
 8014f76:	62bb      	str	r3, [r7, #40]	@ 0x28
  for (n = 0; n < 4; n++) {
 8014f78:	2300      	movs	r3, #0
 8014f7a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8014f7e:	e058      	b.n	8015032 <ip4addr_ntoa_r+0xda>
    i = 0;
 8014f80:	2300      	movs	r3, #0
 8014f82:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
    do {
      rem = *ap % (u8_t)10;
 8014f86:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014f88:	781a      	ldrb	r2, [r3, #0]
 8014f8a:	4b32      	ldr	r3, [pc, #200]	@ (8015054 <ip4addr_ntoa_r+0xfc>)
 8014f8c:	fba3 1302 	umull	r1, r3, r3, r2
 8014f90:	08d9      	lsrs	r1, r3, #3
 8014f92:	460b      	mov	r3, r1
 8014f94:	009b      	lsls	r3, r3, #2
 8014f96:	440b      	add	r3, r1
 8014f98:	005b      	lsls	r3, r3, #1
 8014f9a:	1ad3      	subs	r3, r2, r3
 8014f9c:	77fb      	strb	r3, [r7, #31]
      *ap /= (u8_t)10;
 8014f9e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014fa0:	781b      	ldrb	r3, [r3, #0]
 8014fa2:	4a2c      	ldr	r2, [pc, #176]	@ (8015054 <ip4addr_ntoa_r+0xfc>)
 8014fa4:	fba2 2303 	umull	r2, r3, r2, r3
 8014fa8:	08db      	lsrs	r3, r3, #3
 8014faa:	b2da      	uxtb	r2, r3
 8014fac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014fae:	701a      	strb	r2, [r3, #0]
      inv[i++] = (char)('0' + rem);
 8014fb0:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8014fb4:	1c5a      	adds	r2, r3, #1
 8014fb6:	f887 2026 	strb.w	r2, [r7, #38]	@ 0x26
 8014fba:	4619      	mov	r1, r3
 8014fbc:	7ffb      	ldrb	r3, [r7, #31]
 8014fbe:	3330      	adds	r3, #48	@ 0x30
 8014fc0:	b2da      	uxtb	r2, r3
 8014fc2:	f101 0330 	add.w	r3, r1, #48	@ 0x30
 8014fc6:	443b      	add	r3, r7
 8014fc8:	f803 2c1c 	strb.w	r2, [r3, #-28]
    } while (*ap);
 8014fcc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014fce:	781b      	ldrb	r3, [r3, #0]
 8014fd0:	2b00      	cmp	r3, #0
 8014fd2:	d1d8      	bne.n	8014f86 <ip4addr_ntoa_r+0x2e>
    while (i--) {
 8014fd4:	e011      	b.n	8014ffa <ip4addr_ntoa_r+0xa2>
      if (len++ >= buflen) {
 8014fd6:	6a3b      	ldr	r3, [r7, #32]
 8014fd8:	1c5a      	adds	r2, r3, #1
 8014fda:	623a      	str	r2, [r7, #32]
 8014fdc:	687a      	ldr	r2, [r7, #4]
 8014fde:	429a      	cmp	r2, r3
 8014fe0:	dc01      	bgt.n	8014fe6 <ip4addr_ntoa_r+0x8e>
        return NULL;
 8014fe2:	2300      	movs	r3, #0
 8014fe4:	e030      	b.n	8015048 <ip4addr_ntoa_r+0xf0>
      }
      *rp++ = inv[i];
 8014fe6:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8014fea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014fec:	1c59      	adds	r1, r3, #1
 8014fee:	62f9      	str	r1, [r7, #44]	@ 0x2c
 8014ff0:	3230      	adds	r2, #48	@ 0x30
 8014ff2:	443a      	add	r2, r7
 8014ff4:	f812 2c1c 	ldrb.w	r2, [r2, #-28]
 8014ff8:	701a      	strb	r2, [r3, #0]
    while (i--) {
 8014ffa:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8014ffe:	1e5a      	subs	r2, r3, #1
 8015000:	f887 2026 	strb.w	r2, [r7, #38]	@ 0x26
 8015004:	2b00      	cmp	r3, #0
 8015006:	d1e6      	bne.n	8014fd6 <ip4addr_ntoa_r+0x7e>
    }
    if (len++ >= buflen) {
 8015008:	6a3b      	ldr	r3, [r7, #32]
 801500a:	1c5a      	adds	r2, r3, #1
 801500c:	623a      	str	r2, [r7, #32]
 801500e:	687a      	ldr	r2, [r7, #4]
 8015010:	429a      	cmp	r2, r3
 8015012:	dc01      	bgt.n	8015018 <ip4addr_ntoa_r+0xc0>
      return NULL;
 8015014:	2300      	movs	r3, #0
 8015016:	e017      	b.n	8015048 <ip4addr_ntoa_r+0xf0>
    }
    *rp++ = '.';
 8015018:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801501a:	1c5a      	adds	r2, r3, #1
 801501c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 801501e:	222e      	movs	r2, #46	@ 0x2e
 8015020:	701a      	strb	r2, [r3, #0]
    ap++;
 8015022:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015024:	3301      	adds	r3, #1
 8015026:	62bb      	str	r3, [r7, #40]	@ 0x28
  for (n = 0; n < 4; n++) {
 8015028:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801502c:	3301      	adds	r3, #1
 801502e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8015032:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8015036:	2b03      	cmp	r3, #3
 8015038:	d9a2      	bls.n	8014f80 <ip4addr_ntoa_r+0x28>
  }
  *--rp = 0;
 801503a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801503c:	3b01      	subs	r3, #1
 801503e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8015040:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015042:	2200      	movs	r2, #0
 8015044:	701a      	strb	r2, [r3, #0]
  return buf;
 8015046:	68bb      	ldr	r3, [r7, #8]
}
 8015048:	4618      	mov	r0, r3
 801504a:	3734      	adds	r7, #52	@ 0x34
 801504c:	46bd      	mov	sp, r7
 801504e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015052:	4770      	bx	lr
 8015054:	cccccccd 	.word	0xcccccccd

08015058 <ip_reass_tmr>:
 *
 * Should be called every 1000 msec (defined by IP_TMR_INTERVAL).
 */
void
ip_reass_tmr(void)
{
 8015058:	b580      	push	{r7, lr}
 801505a:	b084      	sub	sp, #16
 801505c:	af00      	add	r7, sp, #0
  struct ip_reassdata *r, *prev = NULL;
 801505e:	2300      	movs	r3, #0
 8015060:	60bb      	str	r3, [r7, #8]

  r = reassdatagrams;
 8015062:	4b12      	ldr	r3, [pc, #72]	@ (80150ac <ip_reass_tmr+0x54>)
 8015064:	681b      	ldr	r3, [r3, #0]
 8015066:	60fb      	str	r3, [r7, #12]
  while (r != NULL) {
 8015068:	e018      	b.n	801509c <ip_reass_tmr+0x44>
    /* Decrement the timer. Once it reaches 0,
     * clean up the incomplete fragment assembly */
    if (r->timer > 0) {
 801506a:	68fb      	ldr	r3, [r7, #12]
 801506c:	7fdb      	ldrb	r3, [r3, #31]
 801506e:	2b00      	cmp	r3, #0
 8015070:	d00b      	beq.n	801508a <ip_reass_tmr+0x32>
      r->timer--;
 8015072:	68fb      	ldr	r3, [r7, #12]
 8015074:	7fdb      	ldrb	r3, [r3, #31]
 8015076:	3b01      	subs	r3, #1
 8015078:	b2da      	uxtb	r2, r3
 801507a:	68fb      	ldr	r3, [r7, #12]
 801507c:	77da      	strb	r2, [r3, #31]
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer dec %"U16_F"\n", (u16_t)r->timer));
      prev = r;
 801507e:	68fb      	ldr	r3, [r7, #12]
 8015080:	60bb      	str	r3, [r7, #8]
      r = r->next;
 8015082:	68fb      	ldr	r3, [r7, #12]
 8015084:	681b      	ldr	r3, [r3, #0]
 8015086:	60fb      	str	r3, [r7, #12]
 8015088:	e008      	b.n	801509c <ip_reass_tmr+0x44>
    } else {
      /* reassembly timed out */
      struct ip_reassdata *tmp;
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer timed out\n"));
      tmp = r;
 801508a:	68fb      	ldr	r3, [r7, #12]
 801508c:	607b      	str	r3, [r7, #4]
      /* get the next pointer before freeing */
      r = r->next;
 801508e:	68fb      	ldr	r3, [r7, #12]
 8015090:	681b      	ldr	r3, [r3, #0]
 8015092:	60fb      	str	r3, [r7, #12]
      /* free the helper struct and all enqueued pbufs */
      ip_reass_free_complete_datagram(tmp, prev);
 8015094:	68b9      	ldr	r1, [r7, #8]
 8015096:	6878      	ldr	r0, [r7, #4]
 8015098:	f000 f80a 	bl	80150b0 <ip_reass_free_complete_datagram>
  while (r != NULL) {
 801509c:	68fb      	ldr	r3, [r7, #12]
 801509e:	2b00      	cmp	r3, #0
 80150a0:	d1e3      	bne.n	801506a <ip_reass_tmr+0x12>
    }
  }
}
 80150a2:	bf00      	nop
 80150a4:	bf00      	nop
 80150a6:	3710      	adds	r7, #16
 80150a8:	46bd      	mov	sp, r7
 80150aa:	bd80      	pop	{r7, pc}
 80150ac:	24007f4c 	.word	0x24007f4c

080150b0 <ip_reass_free_complete_datagram>:
 * @param prev the previous datagram in the linked list
 * @return the number of pbufs freed
 */
static int
ip_reass_free_complete_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 80150b0:	b580      	push	{r7, lr}
 80150b2:	b088      	sub	sp, #32
 80150b4:	af00      	add	r7, sp, #0
 80150b6:	6078      	str	r0, [r7, #4]
 80150b8:	6039      	str	r1, [r7, #0]
  u16_t pbufs_freed = 0;
 80150ba:	2300      	movs	r3, #0
 80150bc:	83fb      	strh	r3, [r7, #30]
  u16_t clen;
  struct pbuf *p;
  struct ip_reass_helper *iprh;

  LWIP_ASSERT("prev != ipr", prev != ipr);
 80150be:	683a      	ldr	r2, [r7, #0]
 80150c0:	687b      	ldr	r3, [r7, #4]
 80150c2:	429a      	cmp	r2, r3
 80150c4:	d105      	bne.n	80150d2 <ip_reass_free_complete_datagram+0x22>
 80150c6:	4b45      	ldr	r3, [pc, #276]	@ (80151dc <ip_reass_free_complete_datagram+0x12c>)
 80150c8:	22ab      	movs	r2, #171	@ 0xab
 80150ca:	4945      	ldr	r1, [pc, #276]	@ (80151e0 <ip_reass_free_complete_datagram+0x130>)
 80150cc:	4845      	ldr	r0, [pc, #276]	@ (80151e4 <ip_reass_free_complete_datagram+0x134>)
 80150ce:	f001 fbe5 	bl	801689c <iprintf>
  if (prev != NULL) {
 80150d2:	683b      	ldr	r3, [r7, #0]
 80150d4:	2b00      	cmp	r3, #0
 80150d6:	d00a      	beq.n	80150ee <ip_reass_free_complete_datagram+0x3e>
    LWIP_ASSERT("prev->next == ipr", prev->next == ipr);
 80150d8:	683b      	ldr	r3, [r7, #0]
 80150da:	681b      	ldr	r3, [r3, #0]
 80150dc:	687a      	ldr	r2, [r7, #4]
 80150de:	429a      	cmp	r2, r3
 80150e0:	d005      	beq.n	80150ee <ip_reass_free_complete_datagram+0x3e>
 80150e2:	4b3e      	ldr	r3, [pc, #248]	@ (80151dc <ip_reass_free_complete_datagram+0x12c>)
 80150e4:	22ad      	movs	r2, #173	@ 0xad
 80150e6:	4940      	ldr	r1, [pc, #256]	@ (80151e8 <ip_reass_free_complete_datagram+0x138>)
 80150e8:	483e      	ldr	r0, [pc, #248]	@ (80151e4 <ip_reass_free_complete_datagram+0x134>)
 80150ea:	f001 fbd7 	bl	801689c <iprintf>
  }

  MIB2_STATS_INC(mib2.ipreasmfails);
#if LWIP_ICMP
  iprh = (struct ip_reass_helper *)ipr->p->payload;
 80150ee:	687b      	ldr	r3, [r7, #4]
 80150f0:	685b      	ldr	r3, [r3, #4]
 80150f2:	685b      	ldr	r3, [r3, #4]
 80150f4:	617b      	str	r3, [r7, #20]
  if (iprh->start == 0) {
 80150f6:	697b      	ldr	r3, [r7, #20]
 80150f8:	889b      	ldrh	r3, [r3, #4]
 80150fa:	b29b      	uxth	r3, r3
 80150fc:	2b00      	cmp	r3, #0
 80150fe:	d12a      	bne.n	8015156 <ip_reass_free_complete_datagram+0xa6>
    /* The first fragment was received, send ICMP time exceeded. */
    /* First, de-queue the first pbuf from r->p. */
    p = ipr->p;
 8015100:	687b      	ldr	r3, [r7, #4]
 8015102:	685b      	ldr	r3, [r3, #4]
 8015104:	61bb      	str	r3, [r7, #24]
    ipr->p = iprh->next_pbuf;
 8015106:	697b      	ldr	r3, [r7, #20]
 8015108:	681a      	ldr	r2, [r3, #0]
 801510a:	687b      	ldr	r3, [r7, #4]
 801510c:	605a      	str	r2, [r3, #4]
    /* Then, copy the original header into it. */
    SMEMCPY(p->payload, &ipr->iphdr, IP_HLEN);
 801510e:	69bb      	ldr	r3, [r7, #24]
 8015110:	6858      	ldr	r0, [r3, #4]
 8015112:	687b      	ldr	r3, [r7, #4]
 8015114:	3308      	adds	r3, #8
 8015116:	2214      	movs	r2, #20
 8015118:	4619      	mov	r1, r3
 801511a:	f001 fe18 	bl	8016d4e <memcpy>
    icmp_time_exceeded(p, ICMP_TE_FRAG);
 801511e:	2101      	movs	r1, #1
 8015120:	69b8      	ldr	r0, [r7, #24]
 8015122:	f7ff fa8f 	bl	8014644 <icmp_time_exceeded>
    clen = pbuf_clen(p);
 8015126:	69b8      	ldr	r0, [r7, #24]
 8015128:	f7f7 ffe4 	bl	800d0f4 <pbuf_clen>
 801512c:	4603      	mov	r3, r0
 801512e:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 8015130:	8bfa      	ldrh	r2, [r7, #30]
 8015132:	8a7b      	ldrh	r3, [r7, #18]
 8015134:	4413      	add	r3, r2
 8015136:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 801513a:	db05      	blt.n	8015148 <ip_reass_free_complete_datagram+0x98>
 801513c:	4b27      	ldr	r3, [pc, #156]	@ (80151dc <ip_reass_free_complete_datagram+0x12c>)
 801513e:	22bc      	movs	r2, #188	@ 0xbc
 8015140:	492a      	ldr	r1, [pc, #168]	@ (80151ec <ip_reass_free_complete_datagram+0x13c>)
 8015142:	4828      	ldr	r0, [pc, #160]	@ (80151e4 <ip_reass_free_complete_datagram+0x134>)
 8015144:	f001 fbaa 	bl	801689c <iprintf>
    pbufs_freed = (u16_t)(pbufs_freed + clen);
 8015148:	8bfa      	ldrh	r2, [r7, #30]
 801514a:	8a7b      	ldrh	r3, [r7, #18]
 801514c:	4413      	add	r3, r2
 801514e:	83fb      	strh	r3, [r7, #30]
    pbuf_free(p);
 8015150:	69b8      	ldr	r0, [r7, #24]
 8015152:	f7f7 ff41 	bl	800cfd8 <pbuf_free>
  }
#endif /* LWIP_ICMP */

  /* First, free all received pbufs.  The individual pbufs need to be released
     separately as they have not yet been chained */
  p = ipr->p;
 8015156:	687b      	ldr	r3, [r7, #4]
 8015158:	685b      	ldr	r3, [r3, #4]
 801515a:	61bb      	str	r3, [r7, #24]
  while (p != NULL) {
 801515c:	e01f      	b.n	801519e <ip_reass_free_complete_datagram+0xee>
    struct pbuf *pcur;
    iprh = (struct ip_reass_helper *)p->payload;
 801515e:	69bb      	ldr	r3, [r7, #24]
 8015160:	685b      	ldr	r3, [r3, #4]
 8015162:	617b      	str	r3, [r7, #20]
    pcur = p;
 8015164:	69bb      	ldr	r3, [r7, #24]
 8015166:	60fb      	str	r3, [r7, #12]
    /* get the next pointer before freeing */
    p = iprh->next_pbuf;
 8015168:	697b      	ldr	r3, [r7, #20]
 801516a:	681b      	ldr	r3, [r3, #0]
 801516c:	61bb      	str	r3, [r7, #24]
    clen = pbuf_clen(pcur);
 801516e:	68f8      	ldr	r0, [r7, #12]
 8015170:	f7f7 ffc0 	bl	800d0f4 <pbuf_clen>
 8015174:	4603      	mov	r3, r0
 8015176:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 8015178:	8bfa      	ldrh	r2, [r7, #30]
 801517a:	8a7b      	ldrh	r3, [r7, #18]
 801517c:	4413      	add	r3, r2
 801517e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8015182:	db05      	blt.n	8015190 <ip_reass_free_complete_datagram+0xe0>
 8015184:	4b15      	ldr	r3, [pc, #84]	@ (80151dc <ip_reass_free_complete_datagram+0x12c>)
 8015186:	22cc      	movs	r2, #204	@ 0xcc
 8015188:	4918      	ldr	r1, [pc, #96]	@ (80151ec <ip_reass_free_complete_datagram+0x13c>)
 801518a:	4816      	ldr	r0, [pc, #88]	@ (80151e4 <ip_reass_free_complete_datagram+0x134>)
 801518c:	f001 fb86 	bl	801689c <iprintf>
    pbufs_freed = (u16_t)(pbufs_freed + clen);
 8015190:	8bfa      	ldrh	r2, [r7, #30]
 8015192:	8a7b      	ldrh	r3, [r7, #18]
 8015194:	4413      	add	r3, r2
 8015196:	83fb      	strh	r3, [r7, #30]
    pbuf_free(pcur);
 8015198:	68f8      	ldr	r0, [r7, #12]
 801519a:	f7f7 ff1d 	bl	800cfd8 <pbuf_free>
  while (p != NULL) {
 801519e:	69bb      	ldr	r3, [r7, #24]
 80151a0:	2b00      	cmp	r3, #0
 80151a2:	d1dc      	bne.n	801515e <ip_reass_free_complete_datagram+0xae>
  }
  /* Then, unchain the struct ip_reassdata from the list and free it. */
  ip_reass_dequeue_datagram(ipr, prev);
 80151a4:	6839      	ldr	r1, [r7, #0]
 80151a6:	6878      	ldr	r0, [r7, #4]
 80151a8:	f000 f8c2 	bl	8015330 <ip_reass_dequeue_datagram>
  LWIP_ASSERT("ip_reass_pbufcount >= pbufs_freed", ip_reass_pbufcount >= pbufs_freed);
 80151ac:	4b10      	ldr	r3, [pc, #64]	@ (80151f0 <ip_reass_free_complete_datagram+0x140>)
 80151ae:	881b      	ldrh	r3, [r3, #0]
 80151b0:	8bfa      	ldrh	r2, [r7, #30]
 80151b2:	429a      	cmp	r2, r3
 80151b4:	d905      	bls.n	80151c2 <ip_reass_free_complete_datagram+0x112>
 80151b6:	4b09      	ldr	r3, [pc, #36]	@ (80151dc <ip_reass_free_complete_datagram+0x12c>)
 80151b8:	22d2      	movs	r2, #210	@ 0xd2
 80151ba:	490e      	ldr	r1, [pc, #56]	@ (80151f4 <ip_reass_free_complete_datagram+0x144>)
 80151bc:	4809      	ldr	r0, [pc, #36]	@ (80151e4 <ip_reass_free_complete_datagram+0x134>)
 80151be:	f001 fb6d 	bl	801689c <iprintf>
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - pbufs_freed);
 80151c2:	4b0b      	ldr	r3, [pc, #44]	@ (80151f0 <ip_reass_free_complete_datagram+0x140>)
 80151c4:	881a      	ldrh	r2, [r3, #0]
 80151c6:	8bfb      	ldrh	r3, [r7, #30]
 80151c8:	1ad3      	subs	r3, r2, r3
 80151ca:	b29a      	uxth	r2, r3
 80151cc:	4b08      	ldr	r3, [pc, #32]	@ (80151f0 <ip_reass_free_complete_datagram+0x140>)
 80151ce:	801a      	strh	r2, [r3, #0]

  return pbufs_freed;
 80151d0:	8bfb      	ldrh	r3, [r7, #30]
}
 80151d2:	4618      	mov	r0, r3
 80151d4:	3720      	adds	r7, #32
 80151d6:	46bd      	mov	sp, r7
 80151d8:	bd80      	pop	{r7, pc}
 80151da:	bf00      	nop
 80151dc:	0801a524 	.word	0x0801a524
 80151e0:	0801a560 	.word	0x0801a560
 80151e4:	0801a56c 	.word	0x0801a56c
 80151e8:	0801a594 	.word	0x0801a594
 80151ec:	0801a5a8 	.word	0x0801a5a8
 80151f0:	24007f50 	.word	0x24007f50
 80151f4:	0801a5c8 	.word	0x0801a5c8

080151f8 <ip_reass_remove_oldest_datagram>:
 *        (used for freeing other datagrams if not enough space)
 * @return the number of pbufs freed
 */
static int
ip_reass_remove_oldest_datagram(struct ip_hdr *fraghdr, int pbufs_needed)
{
 80151f8:	b580      	push	{r7, lr}
 80151fa:	b08a      	sub	sp, #40	@ 0x28
 80151fc:	af00      	add	r7, sp, #0
 80151fe:	6078      	str	r0, [r7, #4]
 8015200:	6039      	str	r1, [r7, #0]
  /* @todo Can't we simply remove the last datagram in the
   *       linked list behind reassdatagrams?
   */
  struct ip_reassdata *r, *oldest, *prev, *oldest_prev;
  int pbufs_freed = 0, pbufs_freed_current;
 8015202:	2300      	movs	r3, #0
 8015204:	617b      	str	r3, [r7, #20]
  int other_datagrams;

  /* Free datagrams until being allowed to enqueue 'pbufs_needed' pbufs,
   * but don't free the datagram that 'fraghdr' belongs to! */
  do {
    oldest = NULL;
 8015206:	2300      	movs	r3, #0
 8015208:	623b      	str	r3, [r7, #32]
    prev = NULL;
 801520a:	2300      	movs	r3, #0
 801520c:	61fb      	str	r3, [r7, #28]
    oldest_prev = NULL;
 801520e:	2300      	movs	r3, #0
 8015210:	61bb      	str	r3, [r7, #24]
    other_datagrams = 0;
 8015212:	2300      	movs	r3, #0
 8015214:	613b      	str	r3, [r7, #16]
    r = reassdatagrams;
 8015216:	4b28      	ldr	r3, [pc, #160]	@ (80152b8 <ip_reass_remove_oldest_datagram+0xc0>)
 8015218:	681b      	ldr	r3, [r3, #0]
 801521a:	627b      	str	r3, [r7, #36]	@ 0x24
    while (r != NULL) {
 801521c:	e030      	b.n	8015280 <ip_reass_remove_oldest_datagram+0x88>
      if (!IP_ADDRESSES_AND_ID_MATCH(&r->iphdr, fraghdr)) {
 801521e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015220:	695a      	ldr	r2, [r3, #20]
 8015222:	687b      	ldr	r3, [r7, #4]
 8015224:	68db      	ldr	r3, [r3, #12]
 8015226:	429a      	cmp	r2, r3
 8015228:	d10c      	bne.n	8015244 <ip_reass_remove_oldest_datagram+0x4c>
 801522a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801522c:	699a      	ldr	r2, [r3, #24]
 801522e:	687b      	ldr	r3, [r7, #4]
 8015230:	691b      	ldr	r3, [r3, #16]
 8015232:	429a      	cmp	r2, r3
 8015234:	d106      	bne.n	8015244 <ip_reass_remove_oldest_datagram+0x4c>
 8015236:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015238:	899a      	ldrh	r2, [r3, #12]
 801523a:	687b      	ldr	r3, [r7, #4]
 801523c:	889b      	ldrh	r3, [r3, #4]
 801523e:	b29b      	uxth	r3, r3
 8015240:	429a      	cmp	r2, r3
 8015242:	d014      	beq.n	801526e <ip_reass_remove_oldest_datagram+0x76>
        /* Not the same datagram as fraghdr */
        other_datagrams++;
 8015244:	693b      	ldr	r3, [r7, #16]
 8015246:	3301      	adds	r3, #1
 8015248:	613b      	str	r3, [r7, #16]
        if (oldest == NULL) {
 801524a:	6a3b      	ldr	r3, [r7, #32]
 801524c:	2b00      	cmp	r3, #0
 801524e:	d104      	bne.n	801525a <ip_reass_remove_oldest_datagram+0x62>
          oldest = r;
 8015250:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015252:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 8015254:	69fb      	ldr	r3, [r7, #28]
 8015256:	61bb      	str	r3, [r7, #24]
 8015258:	e009      	b.n	801526e <ip_reass_remove_oldest_datagram+0x76>
        } else if (r->timer <= oldest->timer) {
 801525a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801525c:	7fda      	ldrb	r2, [r3, #31]
 801525e:	6a3b      	ldr	r3, [r7, #32]
 8015260:	7fdb      	ldrb	r3, [r3, #31]
 8015262:	429a      	cmp	r2, r3
 8015264:	d803      	bhi.n	801526e <ip_reass_remove_oldest_datagram+0x76>
          /* older than the previous oldest */
          oldest = r;
 8015266:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015268:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 801526a:	69fb      	ldr	r3, [r7, #28]
 801526c:	61bb      	str	r3, [r7, #24]
        }
      }
      if (r->next != NULL) {
 801526e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015270:	681b      	ldr	r3, [r3, #0]
 8015272:	2b00      	cmp	r3, #0
 8015274:	d001      	beq.n	801527a <ip_reass_remove_oldest_datagram+0x82>
        prev = r;
 8015276:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015278:	61fb      	str	r3, [r7, #28]
      }
      r = r->next;
 801527a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801527c:	681b      	ldr	r3, [r3, #0]
 801527e:	627b      	str	r3, [r7, #36]	@ 0x24
    while (r != NULL) {
 8015280:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015282:	2b00      	cmp	r3, #0
 8015284:	d1cb      	bne.n	801521e <ip_reass_remove_oldest_datagram+0x26>
    }
    if (oldest != NULL) {
 8015286:	6a3b      	ldr	r3, [r7, #32]
 8015288:	2b00      	cmp	r3, #0
 801528a:	d008      	beq.n	801529e <ip_reass_remove_oldest_datagram+0xa6>
      pbufs_freed_current = ip_reass_free_complete_datagram(oldest, oldest_prev);
 801528c:	69b9      	ldr	r1, [r7, #24]
 801528e:	6a38      	ldr	r0, [r7, #32]
 8015290:	f7ff ff0e 	bl	80150b0 <ip_reass_free_complete_datagram>
 8015294:	60f8      	str	r0, [r7, #12]
      pbufs_freed += pbufs_freed_current;
 8015296:	697a      	ldr	r2, [r7, #20]
 8015298:	68fb      	ldr	r3, [r7, #12]
 801529a:	4413      	add	r3, r2
 801529c:	617b      	str	r3, [r7, #20]
    }
  } while ((pbufs_freed < pbufs_needed) && (other_datagrams > 1));
 801529e:	697a      	ldr	r2, [r7, #20]
 80152a0:	683b      	ldr	r3, [r7, #0]
 80152a2:	429a      	cmp	r2, r3
 80152a4:	da02      	bge.n	80152ac <ip_reass_remove_oldest_datagram+0xb4>
 80152a6:	693b      	ldr	r3, [r7, #16]
 80152a8:	2b01      	cmp	r3, #1
 80152aa:	dcac      	bgt.n	8015206 <ip_reass_remove_oldest_datagram+0xe>
  return pbufs_freed;
 80152ac:	697b      	ldr	r3, [r7, #20]
}
 80152ae:	4618      	mov	r0, r3
 80152b0:	3728      	adds	r7, #40	@ 0x28
 80152b2:	46bd      	mov	sp, r7
 80152b4:	bd80      	pop	{r7, pc}
 80152b6:	bf00      	nop
 80152b8:	24007f4c 	.word	0x24007f4c

080152bc <ip_reass_enqueue_new_datagram>:
 * @param clen number of pbufs needed to enqueue (used for freeing other datagrams if not enough space)
 * @return A pointer to the queue location into which the fragment was enqueued
 */
static struct ip_reassdata *
ip_reass_enqueue_new_datagram(struct ip_hdr *fraghdr, int clen)
{
 80152bc:	b580      	push	{r7, lr}
 80152be:	b084      	sub	sp, #16
 80152c0:	af00      	add	r7, sp, #0
 80152c2:	6078      	str	r0, [r7, #4]
 80152c4:	6039      	str	r1, [r7, #0]
#if ! IP_REASS_FREE_OLDEST
  LWIP_UNUSED_ARG(clen);
#endif

  /* No matching previous fragment found, allocate a new reassdata struct */
  ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 80152c6:	2004      	movs	r0, #4
 80152c8:	f7f6 ff62 	bl	800c190 <memp_malloc>
 80152cc:	60f8      	str	r0, [r7, #12]
  if (ipr == NULL) {
 80152ce:	68fb      	ldr	r3, [r7, #12]
 80152d0:	2b00      	cmp	r3, #0
 80152d2:	d110      	bne.n	80152f6 <ip_reass_enqueue_new_datagram+0x3a>
#if IP_REASS_FREE_OLDEST
    if (ip_reass_remove_oldest_datagram(fraghdr, clen) >= clen) {
 80152d4:	6839      	ldr	r1, [r7, #0]
 80152d6:	6878      	ldr	r0, [r7, #4]
 80152d8:	f7ff ff8e 	bl	80151f8 <ip_reass_remove_oldest_datagram>
 80152dc:	4602      	mov	r2, r0
 80152de:	683b      	ldr	r3, [r7, #0]
 80152e0:	4293      	cmp	r3, r2
 80152e2:	dc03      	bgt.n	80152ec <ip_reass_enqueue_new_datagram+0x30>
      ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 80152e4:	2004      	movs	r0, #4
 80152e6:	f7f6 ff53 	bl	800c190 <memp_malloc>
 80152ea:	60f8      	str	r0, [r7, #12]
    }
    if (ipr == NULL)
 80152ec:	68fb      	ldr	r3, [r7, #12]
 80152ee:	2b00      	cmp	r3, #0
 80152f0:	d101      	bne.n	80152f6 <ip_reass_enqueue_new_datagram+0x3a>
#endif /* IP_REASS_FREE_OLDEST */
    {
      IPFRAG_STATS_INC(ip_frag.memerr);
      LWIP_DEBUGF(IP_REASS_DEBUG, ("Failed to alloc reassdata struct\n"));
      return NULL;
 80152f2:	2300      	movs	r3, #0
 80152f4:	e016      	b.n	8015324 <ip_reass_enqueue_new_datagram+0x68>
    }
  }
  memset(ipr, 0, sizeof(struct ip_reassdata));
 80152f6:	2220      	movs	r2, #32
 80152f8:	2100      	movs	r1, #0
 80152fa:	68f8      	ldr	r0, [r7, #12]
 80152fc:	f001 fcb2 	bl	8016c64 <memset>
  ipr->timer = IP_REASS_MAXAGE;
 8015300:	68fb      	ldr	r3, [r7, #12]
 8015302:	220f      	movs	r2, #15
 8015304:	77da      	strb	r2, [r3, #31]

  /* enqueue the new structure to the front of the list */
  ipr->next = reassdatagrams;
 8015306:	4b09      	ldr	r3, [pc, #36]	@ (801532c <ip_reass_enqueue_new_datagram+0x70>)
 8015308:	681a      	ldr	r2, [r3, #0]
 801530a:	68fb      	ldr	r3, [r7, #12]
 801530c:	601a      	str	r2, [r3, #0]
  reassdatagrams = ipr;
 801530e:	4a07      	ldr	r2, [pc, #28]	@ (801532c <ip_reass_enqueue_new_datagram+0x70>)
 8015310:	68fb      	ldr	r3, [r7, #12]
 8015312:	6013      	str	r3, [r2, #0]
  /* copy the ip header for later tests and input */
  /* @todo: no ip options supported? */
  SMEMCPY(&(ipr->iphdr), fraghdr, IP_HLEN);
 8015314:	68fb      	ldr	r3, [r7, #12]
 8015316:	3308      	adds	r3, #8
 8015318:	2214      	movs	r2, #20
 801531a:	6879      	ldr	r1, [r7, #4]
 801531c:	4618      	mov	r0, r3
 801531e:	f001 fd16 	bl	8016d4e <memcpy>
  return ipr;
 8015322:	68fb      	ldr	r3, [r7, #12]
}
 8015324:	4618      	mov	r0, r3
 8015326:	3710      	adds	r7, #16
 8015328:	46bd      	mov	sp, r7
 801532a:	bd80      	pop	{r7, pc}
 801532c:	24007f4c 	.word	0x24007f4c

08015330 <ip_reass_dequeue_datagram>:
 * Dequeues a datagram from the datagram queue. Doesn't deallocate the pbufs.
 * @param ipr points to the queue entry to dequeue
 */
static void
ip_reass_dequeue_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 8015330:	b580      	push	{r7, lr}
 8015332:	b082      	sub	sp, #8
 8015334:	af00      	add	r7, sp, #0
 8015336:	6078      	str	r0, [r7, #4]
 8015338:	6039      	str	r1, [r7, #0]
  /* dequeue the reass struct  */
  if (reassdatagrams == ipr) {
 801533a:	4b10      	ldr	r3, [pc, #64]	@ (801537c <ip_reass_dequeue_datagram+0x4c>)
 801533c:	681b      	ldr	r3, [r3, #0]
 801533e:	687a      	ldr	r2, [r7, #4]
 8015340:	429a      	cmp	r2, r3
 8015342:	d104      	bne.n	801534e <ip_reass_dequeue_datagram+0x1e>
    /* it was the first in the list */
    reassdatagrams = ipr->next;
 8015344:	687b      	ldr	r3, [r7, #4]
 8015346:	681b      	ldr	r3, [r3, #0]
 8015348:	4a0c      	ldr	r2, [pc, #48]	@ (801537c <ip_reass_dequeue_datagram+0x4c>)
 801534a:	6013      	str	r3, [r2, #0]
 801534c:	e00d      	b.n	801536a <ip_reass_dequeue_datagram+0x3a>
  } else {
    /* it wasn't the first, so it must have a valid 'prev' */
    LWIP_ASSERT("sanity check linked list", prev != NULL);
 801534e:	683b      	ldr	r3, [r7, #0]
 8015350:	2b00      	cmp	r3, #0
 8015352:	d106      	bne.n	8015362 <ip_reass_dequeue_datagram+0x32>
 8015354:	4b0a      	ldr	r3, [pc, #40]	@ (8015380 <ip_reass_dequeue_datagram+0x50>)
 8015356:	f240 1245 	movw	r2, #325	@ 0x145
 801535a:	490a      	ldr	r1, [pc, #40]	@ (8015384 <ip_reass_dequeue_datagram+0x54>)
 801535c:	480a      	ldr	r0, [pc, #40]	@ (8015388 <ip_reass_dequeue_datagram+0x58>)
 801535e:	f001 fa9d 	bl	801689c <iprintf>
    prev->next = ipr->next;
 8015362:	687b      	ldr	r3, [r7, #4]
 8015364:	681a      	ldr	r2, [r3, #0]
 8015366:	683b      	ldr	r3, [r7, #0]
 8015368:	601a      	str	r2, [r3, #0]
  }

  /* now we can free the ip_reassdata struct */
  memp_free(MEMP_REASSDATA, ipr);
 801536a:	6879      	ldr	r1, [r7, #4]
 801536c:	2004      	movs	r0, #4
 801536e:	f7f6 ff85 	bl	800c27c <memp_free>
}
 8015372:	bf00      	nop
 8015374:	3708      	adds	r7, #8
 8015376:	46bd      	mov	sp, r7
 8015378:	bd80      	pop	{r7, pc}
 801537a:	bf00      	nop
 801537c:	24007f4c 	.word	0x24007f4c
 8015380:	0801a524 	.word	0x0801a524
 8015384:	0801a5ec 	.word	0x0801a5ec
 8015388:	0801a56c 	.word	0x0801a56c

0801538c <ip_reass_chain_frag_into_datagram_and_validate>:
 * @param is_last is 1 if this pbuf has MF==0 (ipr->flags not updated yet)
 * @return see IP_REASS_VALIDATE_* defines
 */
static int
ip_reass_chain_frag_into_datagram_and_validate(struct ip_reassdata *ipr, struct pbuf *new_p, int is_last)
{
 801538c:	b580      	push	{r7, lr}
 801538e:	b08c      	sub	sp, #48	@ 0x30
 8015390:	af00      	add	r7, sp, #0
 8015392:	60f8      	str	r0, [r7, #12]
 8015394:	60b9      	str	r1, [r7, #8]
 8015396:	607a      	str	r2, [r7, #4]
  struct ip_reass_helper *iprh, *iprh_tmp, *iprh_prev = NULL;
 8015398:	2300      	movs	r3, #0
 801539a:	62bb      	str	r3, [r7, #40]	@ 0x28
  struct pbuf *q;
  u16_t offset, len;
  u8_t hlen;
  struct ip_hdr *fraghdr;
  int valid = 1;
 801539c:	2301      	movs	r3, #1
 801539e:	623b      	str	r3, [r7, #32]

  /* Extract length and fragment offset from current fragment */
  fraghdr = (struct ip_hdr *)new_p->payload;
 80153a0:	68bb      	ldr	r3, [r7, #8]
 80153a2:	685b      	ldr	r3, [r3, #4]
 80153a4:	61fb      	str	r3, [r7, #28]
  len = lwip_ntohs(IPH_LEN(fraghdr));
 80153a6:	69fb      	ldr	r3, [r7, #28]
 80153a8:	885b      	ldrh	r3, [r3, #2]
 80153aa:	b29b      	uxth	r3, r3
 80153ac:	4618      	mov	r0, r3
 80153ae:	f7f6 f971 	bl	800b694 <lwip_htons>
 80153b2:	4603      	mov	r3, r0
 80153b4:	837b      	strh	r3, [r7, #26]
  hlen = IPH_HL_BYTES(fraghdr);
 80153b6:	69fb      	ldr	r3, [r7, #28]
 80153b8:	781b      	ldrb	r3, [r3, #0]
 80153ba:	f003 030f 	and.w	r3, r3, #15
 80153be:	b2db      	uxtb	r3, r3
 80153c0:	009b      	lsls	r3, r3, #2
 80153c2:	767b      	strb	r3, [r7, #25]
  if (hlen > len) {
 80153c4:	7e7b      	ldrb	r3, [r7, #25]
 80153c6:	b29b      	uxth	r3, r3
 80153c8:	8b7a      	ldrh	r2, [r7, #26]
 80153ca:	429a      	cmp	r2, r3
 80153cc:	d202      	bcs.n	80153d4 <ip_reass_chain_frag_into_datagram_and_validate+0x48>
    /* invalid datagram */
    return IP_REASS_VALIDATE_PBUF_DROPPED;
 80153ce:	f04f 33ff 	mov.w	r3, #4294967295
 80153d2:	e135      	b.n	8015640 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }
  len = (u16_t)(len - hlen);
 80153d4:	7e7b      	ldrb	r3, [r7, #25]
 80153d6:	b29b      	uxth	r3, r3
 80153d8:	8b7a      	ldrh	r2, [r7, #26]
 80153da:	1ad3      	subs	r3, r2, r3
 80153dc:	837b      	strh	r3, [r7, #26]
  offset = IPH_OFFSET_BYTES(fraghdr);
 80153de:	69fb      	ldr	r3, [r7, #28]
 80153e0:	88db      	ldrh	r3, [r3, #6]
 80153e2:	b29b      	uxth	r3, r3
 80153e4:	4618      	mov	r0, r3
 80153e6:	f7f6 f955 	bl	800b694 <lwip_htons>
 80153ea:	4603      	mov	r3, r0
 80153ec:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80153f0:	b29b      	uxth	r3, r3
 80153f2:	00db      	lsls	r3, r3, #3
 80153f4:	82fb      	strh	r3, [r7, #22]
  /* overwrite the fragment's ip header from the pbuf with our helper struct,
   * and setup the embedded helper structure. */
  /* make sure the struct ip_reass_helper fits into the IP header */
  LWIP_ASSERT("sizeof(struct ip_reass_helper) <= IP_HLEN",
              sizeof(struct ip_reass_helper) <= IP_HLEN);
  iprh = (struct ip_reass_helper *)new_p->payload;
 80153f6:	68bb      	ldr	r3, [r7, #8]
 80153f8:	685b      	ldr	r3, [r3, #4]
 80153fa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  iprh->next_pbuf = NULL;
 80153fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80153fe:	2200      	movs	r2, #0
 8015400:	701a      	strb	r2, [r3, #0]
 8015402:	2200      	movs	r2, #0
 8015404:	705a      	strb	r2, [r3, #1]
 8015406:	2200      	movs	r2, #0
 8015408:	709a      	strb	r2, [r3, #2]
 801540a:	2200      	movs	r2, #0
 801540c:	70da      	strb	r2, [r3, #3]
  iprh->start = offset;
 801540e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015410:	8afa      	ldrh	r2, [r7, #22]
 8015412:	809a      	strh	r2, [r3, #4]
  iprh->end = (u16_t)(offset + len);
 8015414:	8afa      	ldrh	r2, [r7, #22]
 8015416:	8b7b      	ldrh	r3, [r7, #26]
 8015418:	4413      	add	r3, r2
 801541a:	b29a      	uxth	r2, r3
 801541c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801541e:	80da      	strh	r2, [r3, #6]
  if (iprh->end < offset) {
 8015420:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015422:	88db      	ldrh	r3, [r3, #6]
 8015424:	b29b      	uxth	r3, r3
 8015426:	8afa      	ldrh	r2, [r7, #22]
 8015428:	429a      	cmp	r2, r3
 801542a:	d902      	bls.n	8015432 <ip_reass_chain_frag_into_datagram_and_validate+0xa6>
    /* u16_t overflow, cannot handle this */
    return IP_REASS_VALIDATE_PBUF_DROPPED;
 801542c:	f04f 33ff 	mov.w	r3, #4294967295
 8015430:	e106      	b.n	8015640 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }

  /* Iterate through until we either get to the end of the list (append),
   * or we find one with a larger offset (insert). */
  for (q = ipr->p; q != NULL;) {
 8015432:	68fb      	ldr	r3, [r7, #12]
 8015434:	685b      	ldr	r3, [r3, #4]
 8015436:	627b      	str	r3, [r7, #36]	@ 0x24
 8015438:	e068      	b.n	801550c <ip_reass_chain_frag_into_datagram_and_validate+0x180>
    iprh_tmp = (struct ip_reass_helper *)q->payload;
 801543a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801543c:	685b      	ldr	r3, [r3, #4]
 801543e:	613b      	str	r3, [r7, #16]
    if (iprh->start < iprh_tmp->start) {
 8015440:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015442:	889b      	ldrh	r3, [r3, #4]
 8015444:	b29a      	uxth	r2, r3
 8015446:	693b      	ldr	r3, [r7, #16]
 8015448:	889b      	ldrh	r3, [r3, #4]
 801544a:	b29b      	uxth	r3, r3
 801544c:	429a      	cmp	r2, r3
 801544e:	d235      	bcs.n	80154bc <ip_reass_chain_frag_into_datagram_and_validate+0x130>
      /* the new pbuf should be inserted before this */
      iprh->next_pbuf = q;
 8015450:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015452:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8015454:	601a      	str	r2, [r3, #0]
      if (iprh_prev != NULL) {
 8015456:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015458:	2b00      	cmp	r3, #0
 801545a:	d020      	beq.n	801549e <ip_reass_chain_frag_into_datagram_and_validate+0x112>
        /* not the fragment with the lowest offset */
#if IP_REASS_CHECK_OVERLAP
        if ((iprh->start < iprh_prev->end) || (iprh->end > iprh_tmp->start)) {
 801545c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801545e:	889b      	ldrh	r3, [r3, #4]
 8015460:	b29a      	uxth	r2, r3
 8015462:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015464:	88db      	ldrh	r3, [r3, #6]
 8015466:	b29b      	uxth	r3, r3
 8015468:	429a      	cmp	r2, r3
 801546a:	d307      	bcc.n	801547c <ip_reass_chain_frag_into_datagram_and_validate+0xf0>
 801546c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801546e:	88db      	ldrh	r3, [r3, #6]
 8015470:	b29a      	uxth	r2, r3
 8015472:	693b      	ldr	r3, [r7, #16]
 8015474:	889b      	ldrh	r3, [r3, #4]
 8015476:	b29b      	uxth	r3, r3
 8015478:	429a      	cmp	r2, r3
 801547a:	d902      	bls.n	8015482 <ip_reass_chain_frag_into_datagram_and_validate+0xf6>
          /* fragment overlaps with previous or following, throw away */
          return IP_REASS_VALIDATE_PBUF_DROPPED;
 801547c:	f04f 33ff 	mov.w	r3, #4294967295
 8015480:	e0de      	b.n	8015640 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        iprh_prev->next_pbuf = new_p;
 8015482:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015484:	68ba      	ldr	r2, [r7, #8]
 8015486:	601a      	str	r2, [r3, #0]
        if (iprh_prev->end != iprh->start) {
 8015488:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801548a:	88db      	ldrh	r3, [r3, #6]
 801548c:	b29a      	uxth	r2, r3
 801548e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015490:	889b      	ldrh	r3, [r3, #4]
 8015492:	b29b      	uxth	r3, r3
 8015494:	429a      	cmp	r2, r3
 8015496:	d03d      	beq.n	8015514 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 8015498:	2300      	movs	r3, #0
 801549a:	623b      	str	r3, [r7, #32]
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        /* fragment with the lowest offset */
        ipr->p = new_p;
      }
      break;
 801549c:	e03a      	b.n	8015514 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
        if (iprh->end > iprh_tmp->start) {
 801549e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80154a0:	88db      	ldrh	r3, [r3, #6]
 80154a2:	b29a      	uxth	r2, r3
 80154a4:	693b      	ldr	r3, [r7, #16]
 80154a6:	889b      	ldrh	r3, [r3, #4]
 80154a8:	b29b      	uxth	r3, r3
 80154aa:	429a      	cmp	r2, r3
 80154ac:	d902      	bls.n	80154b4 <ip_reass_chain_frag_into_datagram_and_validate+0x128>
          return IP_REASS_VALIDATE_PBUF_DROPPED;
 80154ae:	f04f 33ff 	mov.w	r3, #4294967295
 80154b2:	e0c5      	b.n	8015640 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
        ipr->p = new_p;
 80154b4:	68fb      	ldr	r3, [r7, #12]
 80154b6:	68ba      	ldr	r2, [r7, #8]
 80154b8:	605a      	str	r2, [r3, #4]
      break;
 80154ba:	e02b      	b.n	8015514 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
    } else if (iprh->start == iprh_tmp->start) {
 80154bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80154be:	889b      	ldrh	r3, [r3, #4]
 80154c0:	b29a      	uxth	r2, r3
 80154c2:	693b      	ldr	r3, [r7, #16]
 80154c4:	889b      	ldrh	r3, [r3, #4]
 80154c6:	b29b      	uxth	r3, r3
 80154c8:	429a      	cmp	r2, r3
 80154ca:	d102      	bne.n	80154d2 <ip_reass_chain_frag_into_datagram_and_validate+0x146>
      /* received the same datagram twice: no need to keep the datagram */
      return IP_REASS_VALIDATE_PBUF_DROPPED;
 80154cc:	f04f 33ff 	mov.w	r3, #4294967295
 80154d0:	e0b6      	b.n	8015640 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
#if IP_REASS_CHECK_OVERLAP
    } else if (iprh->start < iprh_tmp->end) {
 80154d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80154d4:	889b      	ldrh	r3, [r3, #4]
 80154d6:	b29a      	uxth	r2, r3
 80154d8:	693b      	ldr	r3, [r7, #16]
 80154da:	88db      	ldrh	r3, [r3, #6]
 80154dc:	b29b      	uxth	r3, r3
 80154de:	429a      	cmp	r2, r3
 80154e0:	d202      	bcs.n	80154e8 <ip_reass_chain_frag_into_datagram_and_validate+0x15c>
      /* overlap: no need to keep the new datagram */
      return IP_REASS_VALIDATE_PBUF_DROPPED;
 80154e2:	f04f 33ff 	mov.w	r3, #4294967295
 80154e6:	e0ab      	b.n	8015640 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
#endif /* IP_REASS_CHECK_OVERLAP */
    } else {
      /* Check if the fragments received so far have no holes. */
      if (iprh_prev != NULL) {
 80154e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80154ea:	2b00      	cmp	r3, #0
 80154ec:	d009      	beq.n	8015502 <ip_reass_chain_frag_into_datagram_and_validate+0x176>
        if (iprh_prev->end != iprh_tmp->start) {
 80154ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80154f0:	88db      	ldrh	r3, [r3, #6]
 80154f2:	b29a      	uxth	r2, r3
 80154f4:	693b      	ldr	r3, [r7, #16]
 80154f6:	889b      	ldrh	r3, [r3, #4]
 80154f8:	b29b      	uxth	r3, r3
 80154fa:	429a      	cmp	r2, r3
 80154fc:	d001      	beq.n	8015502 <ip_reass_chain_frag_into_datagram_and_validate+0x176>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 80154fe:	2300      	movs	r3, #0
 8015500:	623b      	str	r3, [r7, #32]
        }
      }
    }
    q = iprh_tmp->next_pbuf;
 8015502:	693b      	ldr	r3, [r7, #16]
 8015504:	681b      	ldr	r3, [r3, #0]
 8015506:	627b      	str	r3, [r7, #36]	@ 0x24
    iprh_prev = iprh_tmp;
 8015508:	693b      	ldr	r3, [r7, #16]
 801550a:	62bb      	str	r3, [r7, #40]	@ 0x28
  for (q = ipr->p; q != NULL;) {
 801550c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801550e:	2b00      	cmp	r3, #0
 8015510:	d193      	bne.n	801543a <ip_reass_chain_frag_into_datagram_and_validate+0xae>
 8015512:	e000      	b.n	8015516 <ip_reass_chain_frag_into_datagram_and_validate+0x18a>
      break;
 8015514:	bf00      	nop
  }

  /* If q is NULL, then we made it to the end of the list. Determine what to do now */
  if (q == NULL) {
 8015516:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015518:	2b00      	cmp	r3, #0
 801551a:	d12d      	bne.n	8015578 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
    if (iprh_prev != NULL) {
 801551c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801551e:	2b00      	cmp	r3, #0
 8015520:	d01c      	beq.n	801555c <ip_reass_chain_frag_into_datagram_and_validate+0x1d0>
      /* this is (for now), the fragment with the highest offset:
       * chain it to the last fragment */
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("check fragments don't overlap", iprh_prev->end <= iprh->start);
 8015522:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015524:	88db      	ldrh	r3, [r3, #6]
 8015526:	b29a      	uxth	r2, r3
 8015528:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801552a:	889b      	ldrh	r3, [r3, #4]
 801552c:	b29b      	uxth	r3, r3
 801552e:	429a      	cmp	r2, r3
 8015530:	d906      	bls.n	8015540 <ip_reass_chain_frag_into_datagram_and_validate+0x1b4>
 8015532:	4b45      	ldr	r3, [pc, #276]	@ (8015648 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 8015534:	f44f 72db 	mov.w	r2, #438	@ 0x1b6
 8015538:	4944      	ldr	r1, [pc, #272]	@ (801564c <ip_reass_chain_frag_into_datagram_and_validate+0x2c0>)
 801553a:	4845      	ldr	r0, [pc, #276]	@ (8015650 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801553c:	f001 f9ae 	bl	801689c <iprintf>
#endif /* IP_REASS_CHECK_OVERLAP */
      iprh_prev->next_pbuf = new_p;
 8015540:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015542:	68ba      	ldr	r2, [r7, #8]
 8015544:	601a      	str	r2, [r3, #0]
      if (iprh_prev->end != iprh->start) {
 8015546:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015548:	88db      	ldrh	r3, [r3, #6]
 801554a:	b29a      	uxth	r2, r3
 801554c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801554e:	889b      	ldrh	r3, [r3, #4]
 8015550:	b29b      	uxth	r3, r3
 8015552:	429a      	cmp	r2, r3
 8015554:	d010      	beq.n	8015578 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
        valid = 0;
 8015556:	2300      	movs	r3, #0
 8015558:	623b      	str	r3, [r7, #32]
 801555a:	e00d      	b.n	8015578 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
      }
    } else {
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("no previous fragment, this must be the first fragment!",
 801555c:	68fb      	ldr	r3, [r7, #12]
 801555e:	685b      	ldr	r3, [r3, #4]
 8015560:	2b00      	cmp	r3, #0
 8015562:	d006      	beq.n	8015572 <ip_reass_chain_frag_into_datagram_and_validate+0x1e6>
 8015564:	4b38      	ldr	r3, [pc, #224]	@ (8015648 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 8015566:	f44f 72df 	mov.w	r2, #446	@ 0x1be
 801556a:	493a      	ldr	r1, [pc, #232]	@ (8015654 <ip_reass_chain_frag_into_datagram_and_validate+0x2c8>)
 801556c:	4838      	ldr	r0, [pc, #224]	@ (8015650 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801556e:	f001 f995 	bl	801689c <iprintf>
                  ipr->p == NULL);
#endif /* IP_REASS_CHECK_OVERLAP */
      /* this is the first fragment we ever received for this ip datagram */
      ipr->p = new_p;
 8015572:	68fb      	ldr	r3, [r7, #12]
 8015574:	68ba      	ldr	r2, [r7, #8]
 8015576:	605a      	str	r2, [r3, #4]
    }
  }

  /* At this point, the validation part begins: */
  /* If we already received the last fragment */
  if (is_last || ((ipr->flags & IP_REASS_FLAG_LASTFRAG) != 0)) {
 8015578:	687b      	ldr	r3, [r7, #4]
 801557a:	2b00      	cmp	r3, #0
 801557c:	d105      	bne.n	801558a <ip_reass_chain_frag_into_datagram_and_validate+0x1fe>
 801557e:	68fb      	ldr	r3, [r7, #12]
 8015580:	7f9b      	ldrb	r3, [r3, #30]
 8015582:	f003 0301 	and.w	r3, r3, #1
 8015586:	2b00      	cmp	r3, #0
 8015588:	d059      	beq.n	801563e <ip_reass_chain_frag_into_datagram_and_validate+0x2b2>
    /* and had no holes so far */
    if (valid) {
 801558a:	6a3b      	ldr	r3, [r7, #32]
 801558c:	2b00      	cmp	r3, #0
 801558e:	d04f      	beq.n	8015630 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
      /* then check if the rest of the fragments is here */
      /* Check if the queue starts with the first datagram */
      if ((ipr->p == NULL) || (((struct ip_reass_helper *)ipr->p->payload)->start != 0)) {
 8015590:	68fb      	ldr	r3, [r7, #12]
 8015592:	685b      	ldr	r3, [r3, #4]
 8015594:	2b00      	cmp	r3, #0
 8015596:	d006      	beq.n	80155a6 <ip_reass_chain_frag_into_datagram_and_validate+0x21a>
 8015598:	68fb      	ldr	r3, [r7, #12]
 801559a:	685b      	ldr	r3, [r3, #4]
 801559c:	685b      	ldr	r3, [r3, #4]
 801559e:	889b      	ldrh	r3, [r3, #4]
 80155a0:	b29b      	uxth	r3, r3
 80155a2:	2b00      	cmp	r3, #0
 80155a4:	d002      	beq.n	80155ac <ip_reass_chain_frag_into_datagram_and_validate+0x220>
        valid = 0;
 80155a6:	2300      	movs	r3, #0
 80155a8:	623b      	str	r3, [r7, #32]
 80155aa:	e041      	b.n	8015630 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
      } else {
        /* and check that there are no holes after this datagram */
        iprh_prev = iprh;
 80155ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80155ae:	62bb      	str	r3, [r7, #40]	@ 0x28
        q = iprh->next_pbuf;
 80155b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80155b2:	681b      	ldr	r3, [r3, #0]
 80155b4:	627b      	str	r3, [r7, #36]	@ 0x24
        while (q != NULL) {
 80155b6:	e012      	b.n	80155de <ip_reass_chain_frag_into_datagram_and_validate+0x252>
          iprh = (struct ip_reass_helper *)q->payload;
 80155b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80155ba:	685b      	ldr	r3, [r3, #4]
 80155bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
          if (iprh_prev->end != iprh->start) {
 80155be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80155c0:	88db      	ldrh	r3, [r3, #6]
 80155c2:	b29a      	uxth	r2, r3
 80155c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80155c6:	889b      	ldrh	r3, [r3, #4]
 80155c8:	b29b      	uxth	r3, r3
 80155ca:	429a      	cmp	r2, r3
 80155cc:	d002      	beq.n	80155d4 <ip_reass_chain_frag_into_datagram_and_validate+0x248>
            valid = 0;
 80155ce:	2300      	movs	r3, #0
 80155d0:	623b      	str	r3, [r7, #32]
            break;
 80155d2:	e007      	b.n	80155e4 <ip_reass_chain_frag_into_datagram_and_validate+0x258>
          }
          iprh_prev = iprh;
 80155d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80155d6:	62bb      	str	r3, [r7, #40]	@ 0x28
          q = iprh->next_pbuf;
 80155d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80155da:	681b      	ldr	r3, [r3, #0]
 80155dc:	627b      	str	r3, [r7, #36]	@ 0x24
        while (q != NULL) {
 80155de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80155e0:	2b00      	cmp	r3, #0
 80155e2:	d1e9      	bne.n	80155b8 <ip_reass_chain_frag_into_datagram_and_validate+0x22c>
        }
        /* if still valid, all fragments are received
         * (because to the MF==0 already arrived */
        if (valid) {
 80155e4:	6a3b      	ldr	r3, [r7, #32]
 80155e6:	2b00      	cmp	r3, #0
 80155e8:	d022      	beq.n	8015630 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
          LWIP_ASSERT("sanity check", ipr->p != NULL);
 80155ea:	68fb      	ldr	r3, [r7, #12]
 80155ec:	685b      	ldr	r3, [r3, #4]
 80155ee:	2b00      	cmp	r3, #0
 80155f0:	d106      	bne.n	8015600 <ip_reass_chain_frag_into_datagram_and_validate+0x274>
 80155f2:	4b15      	ldr	r3, [pc, #84]	@ (8015648 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 80155f4:	f240 12df 	movw	r2, #479	@ 0x1df
 80155f8:	4917      	ldr	r1, [pc, #92]	@ (8015658 <ip_reass_chain_frag_into_datagram_and_validate+0x2cc>)
 80155fa:	4815      	ldr	r0, [pc, #84]	@ (8015650 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 80155fc:	f001 f94e 	bl	801689c <iprintf>
          LWIP_ASSERT("sanity check",
 8015600:	68fb      	ldr	r3, [r7, #12]
 8015602:	685b      	ldr	r3, [r3, #4]
 8015604:	685b      	ldr	r3, [r3, #4]
 8015606:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8015608:	429a      	cmp	r2, r3
 801560a:	d106      	bne.n	801561a <ip_reass_chain_frag_into_datagram_and_validate+0x28e>
 801560c:	4b0e      	ldr	r3, [pc, #56]	@ (8015648 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801560e:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 8015612:	4911      	ldr	r1, [pc, #68]	@ (8015658 <ip_reass_chain_frag_into_datagram_and_validate+0x2cc>)
 8015614:	480e      	ldr	r0, [pc, #56]	@ (8015650 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 8015616:	f001 f941 	bl	801689c <iprintf>
                      ((struct ip_reass_helper *)ipr->p->payload) != iprh);
          LWIP_ASSERT("validate_datagram:next_pbuf!=NULL",
 801561a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801561c:	681b      	ldr	r3, [r3, #0]
 801561e:	2b00      	cmp	r3, #0
 8015620:	d006      	beq.n	8015630 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
 8015622:	4b09      	ldr	r3, [pc, #36]	@ (8015648 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 8015624:	f44f 72f1 	mov.w	r2, #482	@ 0x1e2
 8015628:	490c      	ldr	r1, [pc, #48]	@ (801565c <ip_reass_chain_frag_into_datagram_and_validate+0x2d0>)
 801562a:	4809      	ldr	r0, [pc, #36]	@ (8015650 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801562c:	f001 f936 	bl	801689c <iprintf>
      }
    }
    /* If valid is 0 here, there are some fragments missing in the middle
     * (since MF == 0 has already arrived). Such datagrams simply time out if
     * no more fragments are received... */
    return valid ? IP_REASS_VALIDATE_TELEGRAM_FINISHED : IP_REASS_VALIDATE_PBUF_QUEUED;
 8015630:	6a3b      	ldr	r3, [r7, #32]
 8015632:	2b00      	cmp	r3, #0
 8015634:	bf14      	ite	ne
 8015636:	2301      	movne	r3, #1
 8015638:	2300      	moveq	r3, #0
 801563a:	b2db      	uxtb	r3, r3
 801563c:	e000      	b.n	8015640 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }
  /* If we come here, not all fragments were received, yet! */
  return IP_REASS_VALIDATE_PBUF_QUEUED; /* not yet valid! */
 801563e:	2300      	movs	r3, #0
}
 8015640:	4618      	mov	r0, r3
 8015642:	3730      	adds	r7, #48	@ 0x30
 8015644:	46bd      	mov	sp, r7
 8015646:	bd80      	pop	{r7, pc}
 8015648:	0801a524 	.word	0x0801a524
 801564c:	0801a608 	.word	0x0801a608
 8015650:	0801a56c 	.word	0x0801a56c
 8015654:	0801a628 	.word	0x0801a628
 8015658:	0801a660 	.word	0x0801a660
 801565c:	0801a670 	.word	0x0801a670

08015660 <ip4_reass>:
 * @param p points to a pbuf chain of the fragment
 * @return NULL if reassembly is incomplete, ? otherwise
 */
struct pbuf *
ip4_reass(struct pbuf *p)
{
 8015660:	b580      	push	{r7, lr}
 8015662:	b08e      	sub	sp, #56	@ 0x38
 8015664:	af00      	add	r7, sp, #0
 8015666:	6078      	str	r0, [r7, #4]
  int is_last;

  IPFRAG_STATS_INC(ip_frag.recv);
  MIB2_STATS_INC(mib2.ipreasmreqds);

  fraghdr = (struct ip_hdr *)p->payload;
 8015668:	687b      	ldr	r3, [r7, #4]
 801566a:	685b      	ldr	r3, [r3, #4]
 801566c:	62bb      	str	r3, [r7, #40]	@ 0x28

  if (IPH_HL_BYTES(fraghdr) != IP_HLEN) {
 801566e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015670:	781b      	ldrb	r3, [r3, #0]
 8015672:	f003 030f 	and.w	r3, r3, #15
 8015676:	b2db      	uxtb	r3, r3
 8015678:	009b      	lsls	r3, r3, #2
 801567a:	b2db      	uxtb	r3, r3
 801567c:	2b14      	cmp	r3, #20
 801567e:	f040 8171 	bne.w	8015964 <ip4_reass+0x304>
    LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: IP options currently not supported!\n"));
    IPFRAG_STATS_INC(ip_frag.err);
    goto nullreturn;
  }

  offset = IPH_OFFSET_BYTES(fraghdr);
 8015682:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015684:	88db      	ldrh	r3, [r3, #6]
 8015686:	b29b      	uxth	r3, r3
 8015688:	4618      	mov	r0, r3
 801568a:	f7f6 f803 	bl	800b694 <lwip_htons>
 801568e:	4603      	mov	r3, r0
 8015690:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8015694:	b29b      	uxth	r3, r3
 8015696:	00db      	lsls	r3, r3, #3
 8015698:	84fb      	strh	r3, [r7, #38]	@ 0x26
  len = lwip_ntohs(IPH_LEN(fraghdr));
 801569a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801569c:	885b      	ldrh	r3, [r3, #2]
 801569e:	b29b      	uxth	r3, r3
 80156a0:	4618      	mov	r0, r3
 80156a2:	f7f5 fff7 	bl	800b694 <lwip_htons>
 80156a6:	4603      	mov	r3, r0
 80156a8:	84bb      	strh	r3, [r7, #36]	@ 0x24
  hlen = IPH_HL_BYTES(fraghdr);
 80156aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80156ac:	781b      	ldrb	r3, [r3, #0]
 80156ae:	f003 030f 	and.w	r3, r3, #15
 80156b2:	b2db      	uxtb	r3, r3
 80156b4:	009b      	lsls	r3, r3, #2
 80156b6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  if (hlen > len) {
 80156ba:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80156be:	b29b      	uxth	r3, r3
 80156c0:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80156c2:	429a      	cmp	r2, r3
 80156c4:	f0c0 8150 	bcc.w	8015968 <ip4_reass+0x308>
    /* invalid datagram */
    goto nullreturn;
  }
  len = (u16_t)(len - hlen);
 80156c8:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80156cc:	b29b      	uxth	r3, r3
 80156ce:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80156d0:	1ad3      	subs	r3, r2, r3
 80156d2:	84bb      	strh	r3, [r7, #36]	@ 0x24

  /* Check if we are allowed to enqueue more datagrams. */
  clen = pbuf_clen(p);
 80156d4:	6878      	ldr	r0, [r7, #4]
 80156d6:	f7f7 fd0d 	bl	800d0f4 <pbuf_clen>
 80156da:	4603      	mov	r3, r0
 80156dc:	843b      	strh	r3, [r7, #32]
  if ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS) {
 80156de:	4b8c      	ldr	r3, [pc, #560]	@ (8015910 <ip4_reass+0x2b0>)
 80156e0:	881b      	ldrh	r3, [r3, #0]
 80156e2:	461a      	mov	r2, r3
 80156e4:	8c3b      	ldrh	r3, [r7, #32]
 80156e6:	4413      	add	r3, r2
 80156e8:	2b0a      	cmp	r3, #10
 80156ea:	dd10      	ble.n	801570e <ip4_reass+0xae>
#if IP_REASS_FREE_OLDEST
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 80156ec:	8c3b      	ldrh	r3, [r7, #32]
 80156ee:	4619      	mov	r1, r3
 80156f0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80156f2:	f7ff fd81 	bl	80151f8 <ip_reass_remove_oldest_datagram>
 80156f6:	4603      	mov	r3, r0
 80156f8:	2b00      	cmp	r3, #0
 80156fa:	f000 8137 	beq.w	801596c <ip4_reass+0x30c>
        ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS))
 80156fe:	4b84      	ldr	r3, [pc, #528]	@ (8015910 <ip4_reass+0x2b0>)
 8015700:	881b      	ldrh	r3, [r3, #0]
 8015702:	461a      	mov	r2, r3
 8015704:	8c3b      	ldrh	r3, [r7, #32]
 8015706:	4413      	add	r3, r2
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 8015708:	2b0a      	cmp	r3, #10
 801570a:	f300 812f 	bgt.w	801596c <ip4_reass+0x30c>
    }
  }

  /* Look for the datagram the fragment belongs to in the current datagram queue,
   * remembering the previous in the queue for later dequeueing. */
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 801570e:	4b81      	ldr	r3, [pc, #516]	@ (8015914 <ip4_reass+0x2b4>)
 8015710:	681b      	ldr	r3, [r3, #0]
 8015712:	633b      	str	r3, [r7, #48]	@ 0x30
 8015714:	e015      	b.n	8015742 <ip4_reass+0xe2>
    /* Check if the incoming fragment matches the one currently present
       in the reassembly buffer. If so, we proceed with copying the
       fragment into the buffer. */
    if (IP_ADDRESSES_AND_ID_MATCH(&ipr->iphdr, fraghdr)) {
 8015716:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015718:	695a      	ldr	r2, [r3, #20]
 801571a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801571c:	68db      	ldr	r3, [r3, #12]
 801571e:	429a      	cmp	r2, r3
 8015720:	d10c      	bne.n	801573c <ip4_reass+0xdc>
 8015722:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015724:	699a      	ldr	r2, [r3, #24]
 8015726:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015728:	691b      	ldr	r3, [r3, #16]
 801572a:	429a      	cmp	r2, r3
 801572c:	d106      	bne.n	801573c <ip4_reass+0xdc>
 801572e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015730:	899a      	ldrh	r2, [r3, #12]
 8015732:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015734:	889b      	ldrh	r3, [r3, #4]
 8015736:	b29b      	uxth	r3, r3
 8015738:	429a      	cmp	r2, r3
 801573a:	d006      	beq.n	801574a <ip4_reass+0xea>
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 801573c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801573e:	681b      	ldr	r3, [r3, #0]
 8015740:	633b      	str	r3, [r7, #48]	@ 0x30
 8015742:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015744:	2b00      	cmp	r3, #0
 8015746:	d1e6      	bne.n	8015716 <ip4_reass+0xb6>
 8015748:	e000      	b.n	801574c <ip4_reass+0xec>
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: matching previous fragment ID=%"X16_F"\n",
                                   lwip_ntohs(IPH_ID(fraghdr))));
      IPFRAG_STATS_INC(ip_frag.cachehit);
      break;
 801574a:	bf00      	nop
    }
  }

  if (ipr == NULL) {
 801574c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801574e:	2b00      	cmp	r3, #0
 8015750:	d109      	bne.n	8015766 <ip4_reass+0x106>
    /* Enqueue a new datagram into the datagram queue */
    ipr = ip_reass_enqueue_new_datagram(fraghdr, clen);
 8015752:	8c3b      	ldrh	r3, [r7, #32]
 8015754:	4619      	mov	r1, r3
 8015756:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8015758:	f7ff fdb0 	bl	80152bc <ip_reass_enqueue_new_datagram>
 801575c:	6338      	str	r0, [r7, #48]	@ 0x30
    /* Bail if unable to enqueue */
    if (ipr == NULL) {
 801575e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015760:	2b00      	cmp	r3, #0
 8015762:	d11c      	bne.n	801579e <ip4_reass+0x13e>
      goto nullreturn;
 8015764:	e105      	b.n	8015972 <ip4_reass+0x312>
    }
  } else {
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 8015766:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015768:	88db      	ldrh	r3, [r3, #6]
 801576a:	b29b      	uxth	r3, r3
 801576c:	4618      	mov	r0, r3
 801576e:	f7f5 ff91 	bl	800b694 <lwip_htons>
 8015772:	4603      	mov	r3, r0
 8015774:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8015778:	2b00      	cmp	r3, #0
 801577a:	d110      	bne.n	801579e <ip4_reass+0x13e>
        ((lwip_ntohs(IPH_OFFSET(&ipr->iphdr)) & IP_OFFMASK) != 0)) {
 801577c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801577e:	89db      	ldrh	r3, [r3, #14]
 8015780:	4618      	mov	r0, r3
 8015782:	f7f5 ff87 	bl	800b694 <lwip_htons>
 8015786:	4603      	mov	r3, r0
 8015788:	f3c3 030c 	ubfx	r3, r3, #0, #13
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 801578c:	2b00      	cmp	r3, #0
 801578e:	d006      	beq.n	801579e <ip4_reass+0x13e>
      /* ipr->iphdr is not the header from the first fragment, but fraghdr is
       * -> copy fraghdr into ipr->iphdr since we want to have the header
       * of the first fragment (for ICMP time exceeded and later, for copying
       * all options, if supported)*/
      SMEMCPY(&ipr->iphdr, fraghdr, IP_HLEN);
 8015790:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015792:	3308      	adds	r3, #8
 8015794:	2214      	movs	r2, #20
 8015796:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8015798:	4618      	mov	r0, r3
 801579a:	f001 fad8 	bl	8016d4e <memcpy>

  /* At this point, we have either created a new entry or pointing
   * to an existing one */

  /* check for 'no more fragments', and update queue entry*/
  is_last = (IPH_OFFSET(fraghdr) & PP_NTOHS(IP_MF)) == 0;
 801579e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80157a0:	88db      	ldrh	r3, [r3, #6]
 80157a2:	b29b      	uxth	r3, r3
 80157a4:	f003 0320 	and.w	r3, r3, #32
 80157a8:	2b00      	cmp	r3, #0
 80157aa:	bf0c      	ite	eq
 80157ac:	2301      	moveq	r3, #1
 80157ae:	2300      	movne	r3, #0
 80157b0:	b2db      	uxtb	r3, r3
 80157b2:	61fb      	str	r3, [r7, #28]
  if (is_last) {
 80157b4:	69fb      	ldr	r3, [r7, #28]
 80157b6:	2b00      	cmp	r3, #0
 80157b8:	d00e      	beq.n	80157d8 <ip4_reass+0x178>
    u16_t datagram_len = (u16_t)(offset + len);
 80157ba:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 80157bc:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80157be:	4413      	add	r3, r2
 80157c0:	837b      	strh	r3, [r7, #26]
    if ((datagram_len < offset) || (datagram_len > (0xFFFF - IP_HLEN))) {
 80157c2:	8b7a      	ldrh	r2, [r7, #26]
 80157c4:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80157c6:	429a      	cmp	r2, r3
 80157c8:	f0c0 80a0 	bcc.w	801590c <ip4_reass+0x2ac>
 80157cc:	8b7b      	ldrh	r3, [r7, #26]
 80157ce:	f64f 72eb 	movw	r2, #65515	@ 0xffeb
 80157d2:	4293      	cmp	r3, r2
 80157d4:	f200 809a 	bhi.w	801590c <ip4_reass+0x2ac>
      goto nullreturn_ipr;
    }
  }
  /* find the right place to insert this pbuf */
  /* @todo: trim pbufs if fragments are overlapping */
  valid = ip_reass_chain_frag_into_datagram_and_validate(ipr, p, is_last);
 80157d8:	69fa      	ldr	r2, [r7, #28]
 80157da:	6879      	ldr	r1, [r7, #4]
 80157dc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80157de:	f7ff fdd5 	bl	801538c <ip_reass_chain_frag_into_datagram_and_validate>
 80157e2:	6178      	str	r0, [r7, #20]
  if (valid == IP_REASS_VALIDATE_PBUF_DROPPED) {
 80157e4:	697b      	ldr	r3, [r7, #20]
 80157e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80157ea:	f000 809b 	beq.w	8015924 <ip4_reass+0x2c4>
  /* if we come here, the pbuf has been enqueued */

  /* Track the current number of pbufs current 'in-flight', in order to limit
     the number of fragments that may be enqueued at any one time
     (overflow checked by testing against IP_REASS_MAX_PBUFS) */
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 80157ee:	4b48      	ldr	r3, [pc, #288]	@ (8015910 <ip4_reass+0x2b0>)
 80157f0:	881a      	ldrh	r2, [r3, #0]
 80157f2:	8c3b      	ldrh	r3, [r7, #32]
 80157f4:	4413      	add	r3, r2
 80157f6:	b29a      	uxth	r2, r3
 80157f8:	4b45      	ldr	r3, [pc, #276]	@ (8015910 <ip4_reass+0x2b0>)
 80157fa:	801a      	strh	r2, [r3, #0]
  if (is_last) {
 80157fc:	69fb      	ldr	r3, [r7, #28]
 80157fe:	2b00      	cmp	r3, #0
 8015800:	d00d      	beq.n	801581e <ip4_reass+0x1be>
    u16_t datagram_len = (u16_t)(offset + len);
 8015802:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8015804:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8015806:	4413      	add	r3, r2
 8015808:	827b      	strh	r3, [r7, #18]
    ipr->datagram_len = datagram_len;
 801580a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801580c:	8a7a      	ldrh	r2, [r7, #18]
 801580e:	839a      	strh	r2, [r3, #28]
    ipr->flags |= IP_REASS_FLAG_LASTFRAG;
 8015810:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015812:	7f9b      	ldrb	r3, [r3, #30]
 8015814:	f043 0301 	orr.w	r3, r3, #1
 8015818:	b2da      	uxtb	r2, r3
 801581a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801581c:	779a      	strb	r2, [r3, #30]
    LWIP_DEBUGF(IP_REASS_DEBUG,
                ("ip4_reass: last fragment seen, total len %"S16_F"\n",
                 ipr->datagram_len));
  }

  if (valid == IP_REASS_VALIDATE_TELEGRAM_FINISHED) {
 801581e:	697b      	ldr	r3, [r7, #20]
 8015820:	2b01      	cmp	r3, #1
 8015822:	d171      	bne.n	8015908 <ip4_reass+0x2a8>
    struct ip_reassdata *ipr_prev;
    /* the totally last fragment (flag more fragments = 0) was received at least
     * once AND all fragments are received */
    u16_t datagram_len = (u16_t)(ipr->datagram_len + IP_HLEN);
 8015824:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015826:	8b9b      	ldrh	r3, [r3, #28]
 8015828:	3314      	adds	r3, #20
 801582a:	823b      	strh	r3, [r7, #16]

    /* save the second pbuf before copying the header over the pointer */
    r = ((struct ip_reass_helper *)ipr->p->payload)->next_pbuf;
 801582c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801582e:	685b      	ldr	r3, [r3, #4]
 8015830:	685b      	ldr	r3, [r3, #4]
 8015832:	681b      	ldr	r3, [r3, #0]
 8015834:	637b      	str	r3, [r7, #52]	@ 0x34

    /* copy the original ip header back to the first pbuf */
    fraghdr = (struct ip_hdr *)(ipr->p->payload);
 8015836:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015838:	685b      	ldr	r3, [r3, #4]
 801583a:	685b      	ldr	r3, [r3, #4]
 801583c:	62bb      	str	r3, [r7, #40]	@ 0x28
    SMEMCPY(fraghdr, &ipr->iphdr, IP_HLEN);
 801583e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015840:	3308      	adds	r3, #8
 8015842:	2214      	movs	r2, #20
 8015844:	4619      	mov	r1, r3
 8015846:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8015848:	f001 fa81 	bl	8016d4e <memcpy>
    IPH_LEN_SET(fraghdr, lwip_htons(datagram_len));
 801584c:	8a3b      	ldrh	r3, [r7, #16]
 801584e:	4618      	mov	r0, r3
 8015850:	f7f5 ff20 	bl	800b694 <lwip_htons>
 8015854:	4603      	mov	r3, r0
 8015856:	461a      	mov	r2, r3
 8015858:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801585a:	805a      	strh	r2, [r3, #2]
    IPH_OFFSET_SET(fraghdr, 0);
 801585c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801585e:	2200      	movs	r2, #0
 8015860:	719a      	strb	r2, [r3, #6]
 8015862:	2200      	movs	r2, #0
 8015864:	71da      	strb	r2, [r3, #7]
    IPH_CHKSUM_SET(fraghdr, 0);
 8015866:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015868:	2200      	movs	r2, #0
 801586a:	729a      	strb	r2, [r3, #10]
 801586c:	2200      	movs	r2, #0
 801586e:	72da      	strb	r2, [r3, #11]
    IF__NETIF_CHECKSUM_ENABLED(ip_current_input_netif(), NETIF_CHECKSUM_GEN_IP) {
      IPH_CHKSUM_SET(fraghdr, inet_chksum(fraghdr, IP_HLEN));
    }
#endif /* CHECKSUM_GEN_IP */

    p = ipr->p;
 8015870:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015872:	685b      	ldr	r3, [r3, #4]
 8015874:	607b      	str	r3, [r7, #4]

    /* chain together the pbufs contained within the reass_data list. */
    while (r != NULL) {
 8015876:	e00d      	b.n	8015894 <ip4_reass+0x234>
      iprh = (struct ip_reass_helper *)r->payload;
 8015878:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801587a:	685b      	ldr	r3, [r3, #4]
 801587c:	60fb      	str	r3, [r7, #12]

      /* hide the ip header for every succeeding fragment */
      pbuf_remove_header(r, IP_HLEN);
 801587e:	2114      	movs	r1, #20
 8015880:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8015882:	f7f7 fb23 	bl	800cecc <pbuf_remove_header>
      pbuf_cat(p, r);
 8015886:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8015888:	6878      	ldr	r0, [r7, #4]
 801588a:	f7f7 fc73 	bl	800d174 <pbuf_cat>
      r = iprh->next_pbuf;
 801588e:	68fb      	ldr	r3, [r7, #12]
 8015890:	681b      	ldr	r3, [r3, #0]
 8015892:	637b      	str	r3, [r7, #52]	@ 0x34
    while (r != NULL) {
 8015894:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8015896:	2b00      	cmp	r3, #0
 8015898:	d1ee      	bne.n	8015878 <ip4_reass+0x218>
    }

    /* find the previous entry in the linked list */
    if (ipr == reassdatagrams) {
 801589a:	4b1e      	ldr	r3, [pc, #120]	@ (8015914 <ip4_reass+0x2b4>)
 801589c:	681b      	ldr	r3, [r3, #0]
 801589e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80158a0:	429a      	cmp	r2, r3
 80158a2:	d102      	bne.n	80158aa <ip4_reass+0x24a>
      ipr_prev = NULL;
 80158a4:	2300      	movs	r3, #0
 80158a6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80158a8:	e010      	b.n	80158cc <ip4_reass+0x26c>
    } else {
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 80158aa:	4b1a      	ldr	r3, [pc, #104]	@ (8015914 <ip4_reass+0x2b4>)
 80158ac:	681b      	ldr	r3, [r3, #0]
 80158ae:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80158b0:	e007      	b.n	80158c2 <ip4_reass+0x262>
        if (ipr_prev->next == ipr) {
 80158b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80158b4:	681b      	ldr	r3, [r3, #0]
 80158b6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80158b8:	429a      	cmp	r2, r3
 80158ba:	d006      	beq.n	80158ca <ip4_reass+0x26a>
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 80158bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80158be:	681b      	ldr	r3, [r3, #0]
 80158c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80158c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80158c4:	2b00      	cmp	r3, #0
 80158c6:	d1f4      	bne.n	80158b2 <ip4_reass+0x252>
 80158c8:	e000      	b.n	80158cc <ip4_reass+0x26c>
          break;
 80158ca:	bf00      	nop
        }
      }
    }

    /* release the sources allocate for the fragment queue entry */
    ip_reass_dequeue_datagram(ipr, ipr_prev);
 80158cc:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80158ce:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80158d0:	f7ff fd2e 	bl	8015330 <ip_reass_dequeue_datagram>

    /* and adjust the number of pbufs currently queued for reassembly. */
    clen = pbuf_clen(p);
 80158d4:	6878      	ldr	r0, [r7, #4]
 80158d6:	f7f7 fc0d 	bl	800d0f4 <pbuf_clen>
 80158da:	4603      	mov	r3, r0
 80158dc:	843b      	strh	r3, [r7, #32]
    LWIP_ASSERT("ip_reass_pbufcount >= clen", ip_reass_pbufcount >= clen);
 80158de:	4b0c      	ldr	r3, [pc, #48]	@ (8015910 <ip4_reass+0x2b0>)
 80158e0:	881b      	ldrh	r3, [r3, #0]
 80158e2:	8c3a      	ldrh	r2, [r7, #32]
 80158e4:	429a      	cmp	r2, r3
 80158e6:	d906      	bls.n	80158f6 <ip4_reass+0x296>
 80158e8:	4b0b      	ldr	r3, [pc, #44]	@ (8015918 <ip4_reass+0x2b8>)
 80158ea:	f240 229b 	movw	r2, #667	@ 0x29b
 80158ee:	490b      	ldr	r1, [pc, #44]	@ (801591c <ip4_reass+0x2bc>)
 80158f0:	480b      	ldr	r0, [pc, #44]	@ (8015920 <ip4_reass+0x2c0>)
 80158f2:	f000 ffd3 	bl	801689c <iprintf>
    ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - clen);
 80158f6:	4b06      	ldr	r3, [pc, #24]	@ (8015910 <ip4_reass+0x2b0>)
 80158f8:	881a      	ldrh	r2, [r3, #0]
 80158fa:	8c3b      	ldrh	r3, [r7, #32]
 80158fc:	1ad3      	subs	r3, r2, r3
 80158fe:	b29a      	uxth	r2, r3
 8015900:	4b03      	ldr	r3, [pc, #12]	@ (8015910 <ip4_reass+0x2b0>)
 8015902:	801a      	strh	r2, [r3, #0]

    MIB2_STATS_INC(mib2.ipreasmoks);

    /* Return the pbuf chain */
    return p;
 8015904:	687b      	ldr	r3, [r7, #4]
 8015906:	e038      	b.n	801597a <ip4_reass+0x31a>
  }
  /* the datagram is not (yet?) reassembled completely */
  LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_pbufcount: %d out\n", ip_reass_pbufcount));
  return NULL;
 8015908:	2300      	movs	r3, #0
 801590a:	e036      	b.n	801597a <ip4_reass+0x31a>
      goto nullreturn_ipr;
 801590c:	bf00      	nop
 801590e:	e00a      	b.n	8015926 <ip4_reass+0x2c6>
 8015910:	24007f50 	.word	0x24007f50
 8015914:	24007f4c 	.word	0x24007f4c
 8015918:	0801a524 	.word	0x0801a524
 801591c:	0801a694 	.word	0x0801a694
 8015920:	0801a56c 	.word	0x0801a56c
    goto nullreturn_ipr;
 8015924:	bf00      	nop

nullreturn_ipr:
  LWIP_ASSERT("ipr != NULL", ipr != NULL);
 8015926:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015928:	2b00      	cmp	r3, #0
 801592a:	d106      	bne.n	801593a <ip4_reass+0x2da>
 801592c:	4b15      	ldr	r3, [pc, #84]	@ (8015984 <ip4_reass+0x324>)
 801592e:	f44f 722a 	mov.w	r2, #680	@ 0x2a8
 8015932:	4915      	ldr	r1, [pc, #84]	@ (8015988 <ip4_reass+0x328>)
 8015934:	4815      	ldr	r0, [pc, #84]	@ (801598c <ip4_reass+0x32c>)
 8015936:	f000 ffb1 	bl	801689c <iprintf>
  if (ipr->p == NULL) {
 801593a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801593c:	685b      	ldr	r3, [r3, #4]
 801593e:	2b00      	cmp	r3, #0
 8015940:	d116      	bne.n	8015970 <ip4_reass+0x310>
    /* dropped pbuf after creating a new datagram entry: remove the entry, too */
    LWIP_ASSERT("not firstalthough just enqueued", ipr == reassdatagrams);
 8015942:	4b13      	ldr	r3, [pc, #76]	@ (8015990 <ip4_reass+0x330>)
 8015944:	681b      	ldr	r3, [r3, #0]
 8015946:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8015948:	429a      	cmp	r2, r3
 801594a:	d006      	beq.n	801595a <ip4_reass+0x2fa>
 801594c:	4b0d      	ldr	r3, [pc, #52]	@ (8015984 <ip4_reass+0x324>)
 801594e:	f240 22ab 	movw	r2, #683	@ 0x2ab
 8015952:	4910      	ldr	r1, [pc, #64]	@ (8015994 <ip4_reass+0x334>)
 8015954:	480d      	ldr	r0, [pc, #52]	@ (801598c <ip4_reass+0x32c>)
 8015956:	f000 ffa1 	bl	801689c <iprintf>
    ip_reass_dequeue_datagram(ipr, NULL);
 801595a:	2100      	movs	r1, #0
 801595c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 801595e:	f7ff fce7 	bl	8015330 <ip_reass_dequeue_datagram>
 8015962:	e006      	b.n	8015972 <ip4_reass+0x312>
    goto nullreturn;
 8015964:	bf00      	nop
 8015966:	e004      	b.n	8015972 <ip4_reass+0x312>
    goto nullreturn;
 8015968:	bf00      	nop
 801596a:	e002      	b.n	8015972 <ip4_reass+0x312>
      goto nullreturn;
 801596c:	bf00      	nop
 801596e:	e000      	b.n	8015972 <ip4_reass+0x312>
  }

nullreturn:
 8015970:	bf00      	nop
  LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: nullreturn\n"));
  IPFRAG_STATS_INC(ip_frag.drop);
  pbuf_free(p);
 8015972:	6878      	ldr	r0, [r7, #4]
 8015974:	f7f7 fb30 	bl	800cfd8 <pbuf_free>
  return NULL;
 8015978:	2300      	movs	r3, #0
}
 801597a:	4618      	mov	r0, r3
 801597c:	3738      	adds	r7, #56	@ 0x38
 801597e:	46bd      	mov	sp, r7
 8015980:	bd80      	pop	{r7, pc}
 8015982:	bf00      	nop
 8015984:	0801a524 	.word	0x0801a524
 8015988:	0801a6b0 	.word	0x0801a6b0
 801598c:	0801a56c 	.word	0x0801a56c
 8015990:	24007f4c 	.word	0x24007f4c
 8015994:	0801a6bc 	.word	0x0801a6bc

08015998 <ip_frag_alloc_pbuf_custom_ref>:
#if IP_FRAG
#if !LWIP_NETIF_TX_SINGLE_PBUF
/** Allocate a new struct pbuf_custom_ref */
static struct pbuf_custom_ref *
ip_frag_alloc_pbuf_custom_ref(void)
{
 8015998:	b580      	push	{r7, lr}
 801599a:	af00      	add	r7, sp, #0
  return (struct pbuf_custom_ref *)memp_malloc(MEMP_FRAG_PBUF);
 801599c:	2005      	movs	r0, #5
 801599e:	f7f6 fbf7 	bl	800c190 <memp_malloc>
 80159a2:	4603      	mov	r3, r0
}
 80159a4:	4618      	mov	r0, r3
 80159a6:	bd80      	pop	{r7, pc}

080159a8 <ip_frag_free_pbuf_custom_ref>:

/** Free a struct pbuf_custom_ref */
static void
ip_frag_free_pbuf_custom_ref(struct pbuf_custom_ref *p)
{
 80159a8:	b580      	push	{r7, lr}
 80159aa:	b082      	sub	sp, #8
 80159ac:	af00      	add	r7, sp, #0
 80159ae:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("p != NULL", p != NULL);
 80159b0:	687b      	ldr	r3, [r7, #4]
 80159b2:	2b00      	cmp	r3, #0
 80159b4:	d106      	bne.n	80159c4 <ip_frag_free_pbuf_custom_ref+0x1c>
 80159b6:	4b07      	ldr	r3, [pc, #28]	@ (80159d4 <ip_frag_free_pbuf_custom_ref+0x2c>)
 80159b8:	f44f 7231 	mov.w	r2, #708	@ 0x2c4
 80159bc:	4906      	ldr	r1, [pc, #24]	@ (80159d8 <ip_frag_free_pbuf_custom_ref+0x30>)
 80159be:	4807      	ldr	r0, [pc, #28]	@ (80159dc <ip_frag_free_pbuf_custom_ref+0x34>)
 80159c0:	f000 ff6c 	bl	801689c <iprintf>
  memp_free(MEMP_FRAG_PBUF, p);
 80159c4:	6879      	ldr	r1, [r7, #4]
 80159c6:	2005      	movs	r0, #5
 80159c8:	f7f6 fc58 	bl	800c27c <memp_free>
}
 80159cc:	bf00      	nop
 80159ce:	3708      	adds	r7, #8
 80159d0:	46bd      	mov	sp, r7
 80159d2:	bd80      	pop	{r7, pc}
 80159d4:	0801a524 	.word	0x0801a524
 80159d8:	0801a6dc 	.word	0x0801a6dc
 80159dc:	0801a56c 	.word	0x0801a56c

080159e0 <ipfrag_free_pbuf_custom>:

/** Free-callback function to free a 'struct pbuf_custom_ref', called by
 * pbuf_free. */
static void
ipfrag_free_pbuf_custom(struct pbuf *p)
{
 80159e0:	b580      	push	{r7, lr}
 80159e2:	b084      	sub	sp, #16
 80159e4:	af00      	add	r7, sp, #0
 80159e6:	6078      	str	r0, [r7, #4]
  struct pbuf_custom_ref *pcr = (struct pbuf_custom_ref *)p;
 80159e8:	687b      	ldr	r3, [r7, #4]
 80159ea:	60fb      	str	r3, [r7, #12]
  LWIP_ASSERT("pcr != NULL", pcr != NULL);
 80159ec:	68fb      	ldr	r3, [r7, #12]
 80159ee:	2b00      	cmp	r3, #0
 80159f0:	d106      	bne.n	8015a00 <ipfrag_free_pbuf_custom+0x20>
 80159f2:	4b11      	ldr	r3, [pc, #68]	@ (8015a38 <ipfrag_free_pbuf_custom+0x58>)
 80159f4:	f240 22ce 	movw	r2, #718	@ 0x2ce
 80159f8:	4910      	ldr	r1, [pc, #64]	@ (8015a3c <ipfrag_free_pbuf_custom+0x5c>)
 80159fa:	4811      	ldr	r0, [pc, #68]	@ (8015a40 <ipfrag_free_pbuf_custom+0x60>)
 80159fc:	f000 ff4e 	bl	801689c <iprintf>
  LWIP_ASSERT("pcr == p", (void *)pcr == (void *)p);
 8015a00:	68fa      	ldr	r2, [r7, #12]
 8015a02:	687b      	ldr	r3, [r7, #4]
 8015a04:	429a      	cmp	r2, r3
 8015a06:	d006      	beq.n	8015a16 <ipfrag_free_pbuf_custom+0x36>
 8015a08:	4b0b      	ldr	r3, [pc, #44]	@ (8015a38 <ipfrag_free_pbuf_custom+0x58>)
 8015a0a:	f240 22cf 	movw	r2, #719	@ 0x2cf
 8015a0e:	490d      	ldr	r1, [pc, #52]	@ (8015a44 <ipfrag_free_pbuf_custom+0x64>)
 8015a10:	480b      	ldr	r0, [pc, #44]	@ (8015a40 <ipfrag_free_pbuf_custom+0x60>)
 8015a12:	f000 ff43 	bl	801689c <iprintf>
  if (pcr->original != NULL) {
 8015a16:	68fb      	ldr	r3, [r7, #12]
 8015a18:	695b      	ldr	r3, [r3, #20]
 8015a1a:	2b00      	cmp	r3, #0
 8015a1c:	d004      	beq.n	8015a28 <ipfrag_free_pbuf_custom+0x48>
    pbuf_free(pcr->original);
 8015a1e:	68fb      	ldr	r3, [r7, #12]
 8015a20:	695b      	ldr	r3, [r3, #20]
 8015a22:	4618      	mov	r0, r3
 8015a24:	f7f7 fad8 	bl	800cfd8 <pbuf_free>
  }
  ip_frag_free_pbuf_custom_ref(pcr);
 8015a28:	68f8      	ldr	r0, [r7, #12]
 8015a2a:	f7ff ffbd 	bl	80159a8 <ip_frag_free_pbuf_custom_ref>
}
 8015a2e:	bf00      	nop
 8015a30:	3710      	adds	r7, #16
 8015a32:	46bd      	mov	sp, r7
 8015a34:	bd80      	pop	{r7, pc}
 8015a36:	bf00      	nop
 8015a38:	0801a524 	.word	0x0801a524
 8015a3c:	0801a6e8 	.word	0x0801a6e8
 8015a40:	0801a56c 	.word	0x0801a56c
 8015a44:	0801a6f4 	.word	0x0801a6f4

08015a48 <ip4_frag>:
 *
 * @return ERR_OK if sent successfully, err_t otherwise
 */
err_t
ip4_frag(struct pbuf *p, struct netif *netif, const ip4_addr_t *dest)
{
 8015a48:	b580      	push	{r7, lr}
 8015a4a:	b094      	sub	sp, #80	@ 0x50
 8015a4c:	af02      	add	r7, sp, #8
 8015a4e:	60f8      	str	r0, [r7, #12]
 8015a50:	60b9      	str	r1, [r7, #8]
 8015a52:	607a      	str	r2, [r7, #4]
  struct pbuf *rambuf;
#if !LWIP_NETIF_TX_SINGLE_PBUF
  struct pbuf *newpbuf;
  u16_t newpbuflen = 0;
 8015a54:	2300      	movs	r3, #0
 8015a56:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
  u16_t left_to_copy;
#endif
  struct ip_hdr *original_iphdr;
  struct ip_hdr *iphdr;
  const u16_t nfb = (u16_t)((netif->mtu - IP_HLEN) / 8);
 8015a5a:	68bb      	ldr	r3, [r7, #8]
 8015a5c:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8015a5e:	3b14      	subs	r3, #20
 8015a60:	2b00      	cmp	r3, #0
 8015a62:	da00      	bge.n	8015a66 <ip4_frag+0x1e>
 8015a64:	3307      	adds	r3, #7
 8015a66:	10db      	asrs	r3, r3, #3
 8015a68:	877b      	strh	r3, [r7, #58]	@ 0x3a
  u16_t left, fragsize;
  u16_t ofo;
  int last;
  u16_t poff = IP_HLEN;
 8015a6a:	2314      	movs	r3, #20
 8015a6c:	87fb      	strh	r3, [r7, #62]	@ 0x3e
  u16_t tmp;
  int mf_set;

  original_iphdr = (struct ip_hdr *)p->payload;
 8015a6e:	68fb      	ldr	r3, [r7, #12]
 8015a70:	685b      	ldr	r3, [r3, #4]
 8015a72:	637b      	str	r3, [r7, #52]	@ 0x34
  iphdr = original_iphdr;
 8015a74:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8015a76:	633b      	str	r3, [r7, #48]	@ 0x30
  if (IPH_HL_BYTES(iphdr) != IP_HLEN) {
 8015a78:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015a7a:	781b      	ldrb	r3, [r3, #0]
 8015a7c:	f003 030f 	and.w	r3, r3, #15
 8015a80:	b2db      	uxtb	r3, r3
 8015a82:	009b      	lsls	r3, r3, #2
 8015a84:	b2db      	uxtb	r3, r3
 8015a86:	2b14      	cmp	r3, #20
 8015a88:	d002      	beq.n	8015a90 <ip4_frag+0x48>
    /* ip4_frag() does not support IP options */
    return ERR_VAL;
 8015a8a:	f06f 0305 	mvn.w	r3, #5
 8015a8e:	e110      	b.n	8015cb2 <ip4_frag+0x26a>
  }
  LWIP_ERROR("ip4_frag(): pbuf too short", p->len >= IP_HLEN, return ERR_VAL);
 8015a90:	68fb      	ldr	r3, [r7, #12]
 8015a92:	895b      	ldrh	r3, [r3, #10]
 8015a94:	2b13      	cmp	r3, #19
 8015a96:	d809      	bhi.n	8015aac <ip4_frag+0x64>
 8015a98:	4b88      	ldr	r3, [pc, #544]	@ (8015cbc <ip4_frag+0x274>)
 8015a9a:	f44f 723f 	mov.w	r2, #764	@ 0x2fc
 8015a9e:	4988      	ldr	r1, [pc, #544]	@ (8015cc0 <ip4_frag+0x278>)
 8015aa0:	4888      	ldr	r0, [pc, #544]	@ (8015cc4 <ip4_frag+0x27c>)
 8015aa2:	f000 fefb 	bl	801689c <iprintf>
 8015aa6:	f06f 0305 	mvn.w	r3, #5
 8015aaa:	e102      	b.n	8015cb2 <ip4_frag+0x26a>

  /* Save original offset */
  tmp = lwip_ntohs(IPH_OFFSET(iphdr));
 8015aac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015aae:	88db      	ldrh	r3, [r3, #6]
 8015ab0:	b29b      	uxth	r3, r3
 8015ab2:	4618      	mov	r0, r3
 8015ab4:	f7f5 fdee 	bl	800b694 <lwip_htons>
 8015ab8:	4603      	mov	r3, r0
 8015aba:	87bb      	strh	r3, [r7, #60]	@ 0x3c
  ofo = tmp & IP_OFFMASK;
 8015abc:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8015abe:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8015ac2:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
  /* already fragmented? if so, the last fragment we create must have MF, too */
  mf_set = tmp & IP_MF;
 8015ac6:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8015ac8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8015acc:	62fb      	str	r3, [r7, #44]	@ 0x2c

  left = (u16_t)(p->tot_len - IP_HLEN);
 8015ace:	68fb      	ldr	r3, [r7, #12]
 8015ad0:	891b      	ldrh	r3, [r3, #8]
 8015ad2:	3b14      	subs	r3, #20
 8015ad4:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42

  while (left) {
 8015ad8:	e0e1      	b.n	8015c9e <ip4_frag+0x256>
    /* Fill this fragment */
    fragsize = LWIP_MIN(left, (u16_t)(nfb * 8));
 8015ada:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8015adc:	00db      	lsls	r3, r3, #3
 8015ade:	b29b      	uxth	r3, r3
 8015ae0:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 8015ae4:	4293      	cmp	r3, r2
 8015ae6:	bf28      	it	cs
 8015ae8:	4613      	movcs	r3, r2
 8015aea:	857b      	strh	r3, [r7, #42]	@ 0x2a
    /* When not using a static buffer, create a chain of pbufs.
     * The first will be a PBUF_RAM holding the link and IP header.
     * The rest will be PBUF_REFs mirroring the pbuf chain to be fragged,
     * but limited to the size of an mtu.
     */
    rambuf = pbuf_alloc(PBUF_LINK, IP_HLEN, PBUF_RAM);
 8015aec:	f44f 7220 	mov.w	r2, #640	@ 0x280
 8015af0:	2114      	movs	r1, #20
 8015af2:	200e      	movs	r0, #14
 8015af4:	f7f6 ff8e 	bl	800ca14 <pbuf_alloc>
 8015af8:	6278      	str	r0, [r7, #36]	@ 0x24
    if (rambuf == NULL) {
 8015afa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015afc:	2b00      	cmp	r3, #0
 8015afe:	f000 80d5 	beq.w	8015cac <ip4_frag+0x264>
      goto memerr;
    }
    LWIP_ASSERT("this needs a pbuf in one piece!",
 8015b02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015b04:	895b      	ldrh	r3, [r3, #10]
 8015b06:	2b13      	cmp	r3, #19
 8015b08:	d806      	bhi.n	8015b18 <ip4_frag+0xd0>
 8015b0a:	4b6c      	ldr	r3, [pc, #432]	@ (8015cbc <ip4_frag+0x274>)
 8015b0c:	f44f 7249 	mov.w	r2, #804	@ 0x324
 8015b10:	496d      	ldr	r1, [pc, #436]	@ (8015cc8 <ip4_frag+0x280>)
 8015b12:	486c      	ldr	r0, [pc, #432]	@ (8015cc4 <ip4_frag+0x27c>)
 8015b14:	f000 fec2 	bl	801689c <iprintf>
                (rambuf->len >= (IP_HLEN)));
    SMEMCPY(rambuf->payload, original_iphdr, IP_HLEN);
 8015b18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015b1a:	685b      	ldr	r3, [r3, #4]
 8015b1c:	2214      	movs	r2, #20
 8015b1e:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8015b20:	4618      	mov	r0, r3
 8015b22:	f001 f914 	bl	8016d4e <memcpy>
    iphdr = (struct ip_hdr *)rambuf->payload;
 8015b26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015b28:	685b      	ldr	r3, [r3, #4]
 8015b2a:	633b      	str	r3, [r7, #48]	@ 0x30

    left_to_copy = fragsize;
 8015b2c:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8015b2e:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
    while (left_to_copy) {
 8015b32:	e064      	b.n	8015bfe <ip4_frag+0x1b6>
      struct pbuf_custom_ref *pcr;
      u16_t plen = (u16_t)(p->len - poff);
 8015b34:	68fb      	ldr	r3, [r7, #12]
 8015b36:	895a      	ldrh	r2, [r3, #10]
 8015b38:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8015b3a:	1ad3      	subs	r3, r2, r3
 8015b3c:	83fb      	strh	r3, [r7, #30]
      LWIP_ASSERT("p->len >= poff", p->len >= poff);
 8015b3e:	68fb      	ldr	r3, [r7, #12]
 8015b40:	895b      	ldrh	r3, [r3, #10]
 8015b42:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 8015b44:	429a      	cmp	r2, r3
 8015b46:	d906      	bls.n	8015b56 <ip4_frag+0x10e>
 8015b48:	4b5c      	ldr	r3, [pc, #368]	@ (8015cbc <ip4_frag+0x274>)
 8015b4a:	f240 322d 	movw	r2, #813	@ 0x32d
 8015b4e:	495f      	ldr	r1, [pc, #380]	@ (8015ccc <ip4_frag+0x284>)
 8015b50:	485c      	ldr	r0, [pc, #368]	@ (8015cc4 <ip4_frag+0x27c>)
 8015b52:	f000 fea3 	bl	801689c <iprintf>
      newpbuflen = LWIP_MIN(left_to_copy, plen);
 8015b56:	8bfa      	ldrh	r2, [r7, #30]
 8015b58:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8015b5c:	4293      	cmp	r3, r2
 8015b5e:	bf28      	it	cs
 8015b60:	4613      	movcs	r3, r2
 8015b62:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
      /* Is this pbuf already empty? */
      if (!newpbuflen) {
 8015b66:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8015b6a:	2b00      	cmp	r3, #0
 8015b6c:	d105      	bne.n	8015b7a <ip4_frag+0x132>
        poff = 0;
 8015b6e:	2300      	movs	r3, #0
 8015b70:	87fb      	strh	r3, [r7, #62]	@ 0x3e
        p = p->next;
 8015b72:	68fb      	ldr	r3, [r7, #12]
 8015b74:	681b      	ldr	r3, [r3, #0]
 8015b76:	60fb      	str	r3, [r7, #12]
        continue;
 8015b78:	e041      	b.n	8015bfe <ip4_frag+0x1b6>
      }
      pcr = ip_frag_alloc_pbuf_custom_ref();
 8015b7a:	f7ff ff0d 	bl	8015998 <ip_frag_alloc_pbuf_custom_ref>
 8015b7e:	61b8      	str	r0, [r7, #24]
      if (pcr == NULL) {
 8015b80:	69bb      	ldr	r3, [r7, #24]
 8015b82:	2b00      	cmp	r3, #0
 8015b84:	d103      	bne.n	8015b8e <ip4_frag+0x146>
        pbuf_free(rambuf);
 8015b86:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8015b88:	f7f7 fa26 	bl	800cfd8 <pbuf_free>
        goto memerr;
 8015b8c:	e08f      	b.n	8015cae <ip4_frag+0x266>
      }
      /* Mirror this pbuf, although we might not need all of it. */
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 8015b8e:	69b8      	ldr	r0, [r7, #24]
                                    (u8_t *)p->payload + poff, newpbuflen);
 8015b90:	68fb      	ldr	r3, [r7, #12]
 8015b92:	685a      	ldr	r2, [r3, #4]
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 8015b94:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8015b96:	4413      	add	r3, r2
 8015b98:	f8b7 1046 	ldrh.w	r1, [r7, #70]	@ 0x46
 8015b9c:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 8015ba0:	9201      	str	r2, [sp, #4]
 8015ba2:	9300      	str	r3, [sp, #0]
 8015ba4:	4603      	mov	r3, r0
 8015ba6:	2241      	movs	r2, #65	@ 0x41
 8015ba8:	2000      	movs	r0, #0
 8015baa:	f7f7 f85d 	bl	800cc68 <pbuf_alloced_custom>
 8015bae:	6178      	str	r0, [r7, #20]
      if (newpbuf == NULL) {
 8015bb0:	697b      	ldr	r3, [r7, #20]
 8015bb2:	2b00      	cmp	r3, #0
 8015bb4:	d106      	bne.n	8015bc4 <ip4_frag+0x17c>
        ip_frag_free_pbuf_custom_ref(pcr);
 8015bb6:	69b8      	ldr	r0, [r7, #24]
 8015bb8:	f7ff fef6 	bl	80159a8 <ip_frag_free_pbuf_custom_ref>
        pbuf_free(rambuf);
 8015bbc:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8015bbe:	f7f7 fa0b 	bl	800cfd8 <pbuf_free>
        goto memerr;
 8015bc2:	e074      	b.n	8015cae <ip4_frag+0x266>
      }
      pbuf_ref(p);
 8015bc4:	68f8      	ldr	r0, [r7, #12]
 8015bc6:	f7f7 faad 	bl	800d124 <pbuf_ref>
      pcr->original = p;
 8015bca:	69bb      	ldr	r3, [r7, #24]
 8015bcc:	68fa      	ldr	r2, [r7, #12]
 8015bce:	615a      	str	r2, [r3, #20]
      pcr->pc.custom_free_function = ipfrag_free_pbuf_custom;
 8015bd0:	69bb      	ldr	r3, [r7, #24]
 8015bd2:	4a3f      	ldr	r2, [pc, #252]	@ (8015cd0 <ip4_frag+0x288>)
 8015bd4:	611a      	str	r2, [r3, #16]

      /* Add it to end of rambuf's chain, but using pbuf_cat, not pbuf_chain
       * so that it is removed when pbuf_dechain is later called on rambuf.
       */
      pbuf_cat(rambuf, newpbuf);
 8015bd6:	6979      	ldr	r1, [r7, #20]
 8015bd8:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8015bda:	f7f7 facb 	bl	800d174 <pbuf_cat>
      left_to_copy = (u16_t)(left_to_copy - newpbuflen);
 8015bde:	f8b7 2044 	ldrh.w	r2, [r7, #68]	@ 0x44
 8015be2:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8015be6:	1ad3      	subs	r3, r2, r3
 8015be8:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
      if (left_to_copy) {
 8015bec:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8015bf0:	2b00      	cmp	r3, #0
 8015bf2:	d004      	beq.n	8015bfe <ip4_frag+0x1b6>
        poff = 0;
 8015bf4:	2300      	movs	r3, #0
 8015bf6:	87fb      	strh	r3, [r7, #62]	@ 0x3e
        p = p->next;
 8015bf8:	68fb      	ldr	r3, [r7, #12]
 8015bfa:	681b      	ldr	r3, [r3, #0]
 8015bfc:	60fb      	str	r3, [r7, #12]
    while (left_to_copy) {
 8015bfe:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8015c02:	2b00      	cmp	r3, #0
 8015c04:	d196      	bne.n	8015b34 <ip4_frag+0xec>
      }
    }
    poff = (u16_t)(poff + newpbuflen);
 8015c06:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 8015c08:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8015c0c:	4413      	add	r3, r2
 8015c0e:	87fb      	strh	r3, [r7, #62]	@ 0x3e
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */

    /* Correct header */
    last = (left <= netif->mtu - IP_HLEN);
 8015c10:	68bb      	ldr	r3, [r7, #8]
 8015c12:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8015c14:	f1a3 0213 	sub.w	r2, r3, #19
 8015c18:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8015c1c:	429a      	cmp	r2, r3
 8015c1e:	bfcc      	ite	gt
 8015c20:	2301      	movgt	r3, #1
 8015c22:	2300      	movle	r3, #0
 8015c24:	b2db      	uxtb	r3, r3
 8015c26:	623b      	str	r3, [r7, #32]

    /* Set new offset and MF flag */
    tmp = (IP_OFFMASK & (ofo));
 8015c28:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8015c2c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8015c30:	87bb      	strh	r3, [r7, #60]	@ 0x3c
    if (!last || mf_set) {
 8015c32:	6a3b      	ldr	r3, [r7, #32]
 8015c34:	2b00      	cmp	r3, #0
 8015c36:	d002      	beq.n	8015c3e <ip4_frag+0x1f6>
 8015c38:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015c3a:	2b00      	cmp	r3, #0
 8015c3c:	d003      	beq.n	8015c46 <ip4_frag+0x1fe>
      /* the last fragment has MF set if the input frame had it */
      tmp = tmp | IP_MF;
 8015c3e:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8015c40:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8015c44:	87bb      	strh	r3, [r7, #60]	@ 0x3c
    }
    IPH_OFFSET_SET(iphdr, lwip_htons(tmp));
 8015c46:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8015c48:	4618      	mov	r0, r3
 8015c4a:	f7f5 fd23 	bl	800b694 <lwip_htons>
 8015c4e:	4603      	mov	r3, r0
 8015c50:	461a      	mov	r2, r3
 8015c52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015c54:	80da      	strh	r2, [r3, #6]
    IPH_LEN_SET(iphdr, lwip_htons((u16_t)(fragsize + IP_HLEN)));
 8015c56:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8015c58:	3314      	adds	r3, #20
 8015c5a:	b29b      	uxth	r3, r3
 8015c5c:	4618      	mov	r0, r3
 8015c5e:	f7f5 fd19 	bl	800b694 <lwip_htons>
 8015c62:	4603      	mov	r3, r0
 8015c64:	461a      	mov	r2, r3
 8015c66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015c68:	805a      	strh	r2, [r3, #2]
    IPH_CHKSUM_SET(iphdr, 0);
 8015c6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015c6c:	2200      	movs	r2, #0
 8015c6e:	729a      	strb	r2, [r3, #10]
 8015c70:	2200      	movs	r2, #0
 8015c72:	72da      	strb	r2, [r3, #11]
#endif /* CHECKSUM_GEN_IP */

    /* No need for separate header pbuf - we allowed room for it in rambuf
     * when allocated.
     */
    netif->output(netif, rambuf, dest);
 8015c74:	68bb      	ldr	r3, [r7, #8]
 8015c76:	695b      	ldr	r3, [r3, #20]
 8015c78:	687a      	ldr	r2, [r7, #4]
 8015c7a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8015c7c:	68b8      	ldr	r0, [r7, #8]
 8015c7e:	4798      	blx	r3
     * recreate it next time round the loop. If we're lucky the hardware
     * will have already sent the packet, the free will really free, and
     * there will be zero memory penalty.
     */

    pbuf_free(rambuf);
 8015c80:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8015c82:	f7f7 f9a9 	bl	800cfd8 <pbuf_free>
    left = (u16_t)(left - fragsize);
 8015c86:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 8015c8a:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8015c8c:	1ad3      	subs	r3, r2, r3
 8015c8e:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
    ofo = (u16_t)(ofo + nfb);
 8015c92:	f8b7 2040 	ldrh.w	r2, [r7, #64]	@ 0x40
 8015c96:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8015c98:	4413      	add	r3, r2
 8015c9a:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
  while (left) {
 8015c9e:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8015ca2:	2b00      	cmp	r3, #0
 8015ca4:	f47f af19 	bne.w	8015ada <ip4_frag+0x92>
  }
  MIB2_STATS_INC(mib2.ipfragoks);
  return ERR_OK;
 8015ca8:	2300      	movs	r3, #0
 8015caa:	e002      	b.n	8015cb2 <ip4_frag+0x26a>
      goto memerr;
 8015cac:	bf00      	nop
memerr:
  MIB2_STATS_INC(mib2.ipfragfails);
  return ERR_MEM;
 8015cae:	f04f 33ff 	mov.w	r3, #4294967295
}
 8015cb2:	4618      	mov	r0, r3
 8015cb4:	3748      	adds	r7, #72	@ 0x48
 8015cb6:	46bd      	mov	sp, r7
 8015cb8:	bd80      	pop	{r7, pc}
 8015cba:	bf00      	nop
 8015cbc:	0801a524 	.word	0x0801a524
 8015cc0:	0801a700 	.word	0x0801a700
 8015cc4:	0801a56c 	.word	0x0801a56c
 8015cc8:	0801a71c 	.word	0x0801a71c
 8015ccc:	0801a73c 	.word	0x0801a73c
 8015cd0:	080159e1 	.word	0x080159e1

08015cd4 <ethernet_input>:
 * @see ETHARP_SUPPORT_VLAN
 * @see LWIP_HOOK_VLAN_CHECK
 */
err_t
ethernet_input(struct pbuf *p, struct netif *netif)
{
 8015cd4:	b580      	push	{r7, lr}
 8015cd6:	b086      	sub	sp, #24
 8015cd8:	af00      	add	r7, sp, #0
 8015cda:	6078      	str	r0, [r7, #4]
 8015cdc:	6039      	str	r1, [r7, #0]
  struct eth_hdr *ethhdr;
  u16_t type;
#if LWIP_ARP || ETHARP_SUPPORT_VLAN || LWIP_IPV6
  u16_t next_hdr_offset = SIZEOF_ETH_HDR;
 8015cde:	230e      	movs	r3, #14
 8015ce0:	82fb      	strh	r3, [r7, #22]
#endif /* LWIP_ARP || ETHARP_SUPPORT_VLAN */

  LWIP_ASSERT_CORE_LOCKED();
 8015ce2:	f7f1 fca3 	bl	800762c <sys_check_core_locking>

  if (p->len <= SIZEOF_ETH_HDR) {
 8015ce6:	687b      	ldr	r3, [r7, #4]
 8015ce8:	895b      	ldrh	r3, [r3, #10]
 8015cea:	2b0e      	cmp	r3, #14
 8015cec:	d96e      	bls.n	8015dcc <ethernet_input+0xf8>
    ETHARP_STATS_INC(etharp.drop);
    MIB2_STATS_NETIF_INC(netif, ifinerrors);
    goto free_and_return;
  }

  if (p->if_idx == NETIF_NO_INDEX) {
 8015cee:	687b      	ldr	r3, [r7, #4]
 8015cf0:	7bdb      	ldrb	r3, [r3, #15]
 8015cf2:	2b00      	cmp	r3, #0
 8015cf4:	d106      	bne.n	8015d04 <ethernet_input+0x30>
    p->if_idx = netif_get_index(netif);
 8015cf6:	683b      	ldr	r3, [r7, #0]
 8015cf8:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8015cfc:	3301      	adds	r3, #1
 8015cfe:	b2da      	uxtb	r2, r3
 8015d00:	687b      	ldr	r3, [r7, #4]
 8015d02:	73da      	strb	r2, [r3, #15]
  }

  /* points to packet payload, which starts with an Ethernet header */
  ethhdr = (struct eth_hdr *)p->payload;
 8015d04:	687b      	ldr	r3, [r7, #4]
 8015d06:	685b      	ldr	r3, [r3, #4]
 8015d08:	613b      	str	r3, [r7, #16]
               (unsigned char)ethhdr->dest.addr[3], (unsigned char)ethhdr->dest.addr[4], (unsigned char)ethhdr->dest.addr[5],
               (unsigned char)ethhdr->src.addr[0],  (unsigned char)ethhdr->src.addr[1],  (unsigned char)ethhdr->src.addr[2],
               (unsigned char)ethhdr->src.addr[3],  (unsigned char)ethhdr->src.addr[4],  (unsigned char)ethhdr->src.addr[5],
               lwip_htons(ethhdr->type)));

  type = ethhdr->type;
 8015d0a:	693b      	ldr	r3, [r7, #16]
 8015d0c:	7b1a      	ldrb	r2, [r3, #12]
 8015d0e:	7b5b      	ldrb	r3, [r3, #13]
 8015d10:	021b      	lsls	r3, r3, #8
 8015d12:	4313      	orrs	r3, r2
 8015d14:	81fb      	strh	r3, [r7, #14]

#if LWIP_ARP_FILTER_NETIF
  netif = LWIP_ARP_FILTER_NETIF_FN(p, netif, lwip_htons(type));
#endif /* LWIP_ARP_FILTER_NETIF*/

  if (ethhdr->dest.addr[0] & 1) {
 8015d16:	693b      	ldr	r3, [r7, #16]
 8015d18:	781b      	ldrb	r3, [r3, #0]
 8015d1a:	f003 0301 	and.w	r3, r3, #1
 8015d1e:	2b00      	cmp	r3, #0
 8015d20:	d023      	beq.n	8015d6a <ethernet_input+0x96>
    /* this might be a multicast or broadcast packet */
    if (ethhdr->dest.addr[0] == LL_IP4_MULTICAST_ADDR_0) {
 8015d22:	693b      	ldr	r3, [r7, #16]
 8015d24:	781b      	ldrb	r3, [r3, #0]
 8015d26:	2b01      	cmp	r3, #1
 8015d28:	d10f      	bne.n	8015d4a <ethernet_input+0x76>
#if LWIP_IPV4
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 8015d2a:	693b      	ldr	r3, [r7, #16]
 8015d2c:	785b      	ldrb	r3, [r3, #1]
 8015d2e:	2b00      	cmp	r3, #0
 8015d30:	d11b      	bne.n	8015d6a <ethernet_input+0x96>
          (ethhdr->dest.addr[2] == LL_IP4_MULTICAST_ADDR_2)) {
 8015d32:	693b      	ldr	r3, [r7, #16]
 8015d34:	789b      	ldrb	r3, [r3, #2]
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 8015d36:	2b5e      	cmp	r3, #94	@ 0x5e
 8015d38:	d117      	bne.n	8015d6a <ethernet_input+0x96>
        /* mark the pbuf as link-layer multicast */
        p->flags |= PBUF_FLAG_LLMCAST;
 8015d3a:	687b      	ldr	r3, [r7, #4]
 8015d3c:	7b5b      	ldrb	r3, [r3, #13]
 8015d3e:	f043 0310 	orr.w	r3, r3, #16
 8015d42:	b2da      	uxtb	r2, r3
 8015d44:	687b      	ldr	r3, [r7, #4]
 8015d46:	735a      	strb	r2, [r3, #13]
 8015d48:	e00f      	b.n	8015d6a <ethernet_input+0x96>
             (ethhdr->dest.addr[1] == LL_IP6_MULTICAST_ADDR_1)) {
      /* mark the pbuf as link-layer multicast */
      p->flags |= PBUF_FLAG_LLMCAST;
    }
#endif /* LWIP_IPV6 */
    else if (eth_addr_cmp(&ethhdr->dest, &ethbroadcast)) {
 8015d4a:	693b      	ldr	r3, [r7, #16]
 8015d4c:	2206      	movs	r2, #6
 8015d4e:	4928      	ldr	r1, [pc, #160]	@ (8015df0 <ethernet_input+0x11c>)
 8015d50:	4618      	mov	r0, r3
 8015d52:	f000 ff5d 	bl	8016c10 <memcmp>
 8015d56:	4603      	mov	r3, r0
 8015d58:	2b00      	cmp	r3, #0
 8015d5a:	d106      	bne.n	8015d6a <ethernet_input+0x96>
      /* mark the pbuf as link-layer broadcast */
      p->flags |= PBUF_FLAG_LLBCAST;
 8015d5c:	687b      	ldr	r3, [r7, #4]
 8015d5e:	7b5b      	ldrb	r3, [r3, #13]
 8015d60:	f043 0308 	orr.w	r3, r3, #8
 8015d64:	b2da      	uxtb	r2, r3
 8015d66:	687b      	ldr	r3, [r7, #4]
 8015d68:	735a      	strb	r2, [r3, #13]
    }
  }

  switch (type) {
 8015d6a:	89fb      	ldrh	r3, [r7, #14]
 8015d6c:	2b08      	cmp	r3, #8
 8015d6e:	d003      	beq.n	8015d78 <ethernet_input+0xa4>
 8015d70:	f5b3 6fc1 	cmp.w	r3, #1544	@ 0x608
 8015d74:	d014      	beq.n	8015da0 <ethernet_input+0xcc>
      }
#endif
      ETHARP_STATS_INC(etharp.proterr);
      ETHARP_STATS_INC(etharp.drop);
      MIB2_STATS_NETIF_INC(netif, ifinunknownprotos);
      goto free_and_return;
 8015d76:	e032      	b.n	8015dde <ethernet_input+0x10a>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 8015d78:	683b      	ldr	r3, [r7, #0]
 8015d7a:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8015d7e:	f003 0308 	and.w	r3, r3, #8
 8015d82:	2b00      	cmp	r3, #0
 8015d84:	d024      	beq.n	8015dd0 <ethernet_input+0xfc>
      if (pbuf_remove_header(p, next_hdr_offset)) {
 8015d86:	8afb      	ldrh	r3, [r7, #22]
 8015d88:	4619      	mov	r1, r3
 8015d8a:	6878      	ldr	r0, [r7, #4]
 8015d8c:	f7f7 f89e 	bl	800cecc <pbuf_remove_header>
 8015d90:	4603      	mov	r3, r0
 8015d92:	2b00      	cmp	r3, #0
 8015d94:	d11e      	bne.n	8015dd4 <ethernet_input+0x100>
        ip4_input(p, netif);
 8015d96:	6839      	ldr	r1, [r7, #0]
 8015d98:	6878      	ldr	r0, [r7, #4]
 8015d9a:	f7fe fd71 	bl	8014880 <ip4_input>
      break;
 8015d9e:	e013      	b.n	8015dc8 <ethernet_input+0xf4>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 8015da0:	683b      	ldr	r3, [r7, #0]
 8015da2:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8015da6:	f003 0308 	and.w	r3, r3, #8
 8015daa:	2b00      	cmp	r3, #0
 8015dac:	d014      	beq.n	8015dd8 <ethernet_input+0x104>
      if (pbuf_remove_header(p, next_hdr_offset)) {
 8015dae:	8afb      	ldrh	r3, [r7, #22]
 8015db0:	4619      	mov	r1, r3
 8015db2:	6878      	ldr	r0, [r7, #4]
 8015db4:	f7f7 f88a 	bl	800cecc <pbuf_remove_header>
 8015db8:	4603      	mov	r3, r0
 8015dba:	2b00      	cmp	r3, #0
 8015dbc:	d10e      	bne.n	8015ddc <ethernet_input+0x108>
        etharp_input(p, netif);
 8015dbe:	6839      	ldr	r1, [r7, #0]
 8015dc0:	6878      	ldr	r0, [r7, #4]
 8015dc2:	f7fd fee7 	bl	8013b94 <etharp_input>
      break;
 8015dc6:	bf00      	nop
  }

  /* This means the pbuf is freed or consumed,
     so the caller doesn't have to free it again */
  return ERR_OK;
 8015dc8:	2300      	movs	r3, #0
 8015dca:	e00c      	b.n	8015de6 <ethernet_input+0x112>
    goto free_and_return;
 8015dcc:	bf00      	nop
 8015dce:	e006      	b.n	8015dde <ethernet_input+0x10a>
        goto free_and_return;
 8015dd0:	bf00      	nop
 8015dd2:	e004      	b.n	8015dde <ethernet_input+0x10a>
        goto free_and_return;
 8015dd4:	bf00      	nop
 8015dd6:	e002      	b.n	8015dde <ethernet_input+0x10a>
        goto free_and_return;
 8015dd8:	bf00      	nop
 8015dda:	e000      	b.n	8015dde <ethernet_input+0x10a>
        goto free_and_return;
 8015ddc:	bf00      	nop

free_and_return:
  pbuf_free(p);
 8015dde:	6878      	ldr	r0, [r7, #4]
 8015de0:	f7f7 f8fa 	bl	800cfd8 <pbuf_free>
  return ERR_OK;
 8015de4:	2300      	movs	r3, #0
}
 8015de6:	4618      	mov	r0, r3
 8015de8:	3718      	adds	r7, #24
 8015dea:	46bd      	mov	sp, r7
 8015dec:	bd80      	pop	{r7, pc}
 8015dee:	bf00      	nop
 8015df0:	0801aaa4 	.word	0x0801aaa4

08015df4 <ethernet_output>:
 * @return ERR_OK if the packet was sent, any other err_t on failure
 */
err_t
ethernet_output(struct netif * netif, struct pbuf * p,
                const struct eth_addr * src, const struct eth_addr * dst,
                u16_t eth_type) {
 8015df4:	b580      	push	{r7, lr}
 8015df6:	b086      	sub	sp, #24
 8015df8:	af00      	add	r7, sp, #0
 8015dfa:	60f8      	str	r0, [r7, #12]
 8015dfc:	60b9      	str	r1, [r7, #8]
 8015dfe:	607a      	str	r2, [r7, #4]
 8015e00:	603b      	str	r3, [r7, #0]
  struct eth_hdr *ethhdr;
  u16_t eth_type_be = lwip_htons(eth_type);
 8015e02:	8c3b      	ldrh	r3, [r7, #32]
 8015e04:	4618      	mov	r0, r3
 8015e06:	f7f5 fc45 	bl	800b694 <lwip_htons>
 8015e0a:	4603      	mov	r3, r0
 8015e0c:	82fb      	strh	r3, [r7, #22]

    eth_type_be = PP_HTONS(ETHTYPE_VLAN);
  } else
#endif /* ETHARP_SUPPORT_VLAN && defined(LWIP_HOOK_VLAN_SET) */
  {
    if (pbuf_add_header(p, SIZEOF_ETH_HDR) != 0) {
 8015e0e:	210e      	movs	r1, #14
 8015e10:	68b8      	ldr	r0, [r7, #8]
 8015e12:	f7f7 f84b 	bl	800ceac <pbuf_add_header>
 8015e16:	4603      	mov	r3, r0
 8015e18:	2b00      	cmp	r3, #0
 8015e1a:	d127      	bne.n	8015e6c <ethernet_output+0x78>
      goto pbuf_header_failed;
    }
  }

  LWIP_ASSERT_CORE_LOCKED();
 8015e1c:	f7f1 fc06 	bl	800762c <sys_check_core_locking>

  ethhdr = (struct eth_hdr *)p->payload;
 8015e20:	68bb      	ldr	r3, [r7, #8]
 8015e22:	685b      	ldr	r3, [r3, #4]
 8015e24:	613b      	str	r3, [r7, #16]
  ethhdr->type = eth_type_be;
 8015e26:	693b      	ldr	r3, [r7, #16]
 8015e28:	8afa      	ldrh	r2, [r7, #22]
 8015e2a:	819a      	strh	r2, [r3, #12]
  SMEMCPY(&ethhdr->dest, dst, ETH_HWADDR_LEN);
 8015e2c:	693b      	ldr	r3, [r7, #16]
 8015e2e:	2206      	movs	r2, #6
 8015e30:	6839      	ldr	r1, [r7, #0]
 8015e32:	4618      	mov	r0, r3
 8015e34:	f000 ff8b 	bl	8016d4e <memcpy>
  SMEMCPY(&ethhdr->src,  src, ETH_HWADDR_LEN);
 8015e38:	693b      	ldr	r3, [r7, #16]
 8015e3a:	3306      	adds	r3, #6
 8015e3c:	2206      	movs	r2, #6
 8015e3e:	6879      	ldr	r1, [r7, #4]
 8015e40:	4618      	mov	r0, r3
 8015e42:	f000 ff84 	bl	8016d4e <memcpy>

  LWIP_ASSERT("netif->hwaddr_len must be 6 for ethernet_output!",
 8015e46:	68fb      	ldr	r3, [r7, #12]
 8015e48:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8015e4c:	2b06      	cmp	r3, #6
 8015e4e:	d006      	beq.n	8015e5e <ethernet_output+0x6a>
 8015e50:	4b0a      	ldr	r3, [pc, #40]	@ (8015e7c <ethernet_output+0x88>)
 8015e52:	f44f 7299 	mov.w	r2, #306	@ 0x132
 8015e56:	490a      	ldr	r1, [pc, #40]	@ (8015e80 <ethernet_output+0x8c>)
 8015e58:	480a      	ldr	r0, [pc, #40]	@ (8015e84 <ethernet_output+0x90>)
 8015e5a:	f000 fd1f 	bl	801689c <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE,
              ("ethernet_output: sending packet %p\n", (void *)p));

  /* send the packet */
  return netif->linkoutput(netif, p);
 8015e5e:	68fb      	ldr	r3, [r7, #12]
 8015e60:	699b      	ldr	r3, [r3, #24]
 8015e62:	68b9      	ldr	r1, [r7, #8]
 8015e64:	68f8      	ldr	r0, [r7, #12]
 8015e66:	4798      	blx	r3
 8015e68:	4603      	mov	r3, r0
 8015e6a:	e002      	b.n	8015e72 <ethernet_output+0x7e>
      goto pbuf_header_failed;
 8015e6c:	bf00      	nop

pbuf_header_failed:
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
              ("ethernet_output: could not allocate room for header.\n"));
  LINK_STATS_INC(link.lenerr);
  return ERR_BUF;
 8015e6e:	f06f 0301 	mvn.w	r3, #1
}
 8015e72:	4618      	mov	r0, r3
 8015e74:	3718      	adds	r7, #24
 8015e76:	46bd      	mov	sp, r7
 8015e78:	bd80      	pop	{r7, pc}
 8015e7a:	bf00      	nop
 8015e7c:	0801a74c 	.word	0x0801a74c
 8015e80:	0801a784 	.word	0x0801a784
 8015e84:	0801a7b8 	.word	0x0801a7b8

08015e88 <sys_mbox_new>:
#endif

/*-----------------------------------------------------------------------------------*/
//  Creates an empty mailbox.
err_t sys_mbox_new(sys_mbox_t *mbox, int size)
{
 8015e88:	b580      	push	{r7, lr}
 8015e8a:	b082      	sub	sp, #8
 8015e8c:	af00      	add	r7, sp, #0
 8015e8e:	6078      	str	r0, [r7, #4]
 8015e90:	6039      	str	r1, [r7, #0]
#if (osCMSIS < 0x20000U)
  osMessageQDef(QUEUE, size, void *);
  *mbox = osMessageCreate(osMessageQ(QUEUE), NULL);
#else
  *mbox = osMessageQueueNew(size, sizeof(void *), NULL);
 8015e92:	683b      	ldr	r3, [r7, #0]
 8015e94:	2200      	movs	r2, #0
 8015e96:	2104      	movs	r1, #4
 8015e98:	4618      	mov	r0, r3
 8015e9a:	f7f1 ff97 	bl	8007dcc <osMessageQueueNew>
 8015e9e:	4602      	mov	r2, r0
 8015ea0:	687b      	ldr	r3, [r7, #4]
 8015ea2:	601a      	str	r2, [r3, #0]
  if(lwip_stats.sys.mbox.max < lwip_stats.sys.mbox.used)
  {
    lwip_stats.sys.mbox.max = lwip_stats.sys.mbox.used;
  }
#endif /* SYS_STATS */
  if(*mbox == NULL)
 8015ea4:	687b      	ldr	r3, [r7, #4]
 8015ea6:	681b      	ldr	r3, [r3, #0]
 8015ea8:	2b00      	cmp	r3, #0
 8015eaa:	d102      	bne.n	8015eb2 <sys_mbox_new+0x2a>
    return ERR_MEM;
 8015eac:	f04f 33ff 	mov.w	r3, #4294967295
 8015eb0:	e000      	b.n	8015eb4 <sys_mbox_new+0x2c>

  return ERR_OK;
 8015eb2:	2300      	movs	r3, #0
}
 8015eb4:	4618      	mov	r0, r3
 8015eb6:	3708      	adds	r7, #8
 8015eb8:	46bd      	mov	sp, r7
 8015eba:	bd80      	pop	{r7, pc}

08015ebc <sys_mbox_trypost>:


/*-----------------------------------------------------------------------------------*/
//   Try to post the "msg" to the mailbox.
err_t sys_mbox_trypost(sys_mbox_t *mbox, void *msg)
{
 8015ebc:	b580      	push	{r7, lr}
 8015ebe:	b084      	sub	sp, #16
 8015ec0:	af00      	add	r7, sp, #0
 8015ec2:	6078      	str	r0, [r7, #4]
 8015ec4:	6039      	str	r1, [r7, #0]
  err_t result;
#if (osCMSIS < 0x20000U)
  if(osMessagePut(*mbox, (uint32_t)msg, 0) == osOK)
#else
  if(osMessageQueuePut(*mbox, &msg, 0, 0) == osOK)
 8015ec6:	687b      	ldr	r3, [r7, #4]
 8015ec8:	6818      	ldr	r0, [r3, #0]
 8015eca:	4639      	mov	r1, r7
 8015ecc:	2300      	movs	r3, #0
 8015ece:	2200      	movs	r2, #0
 8015ed0:	f7f1 fff0 	bl	8007eb4 <osMessageQueuePut>
 8015ed4:	4603      	mov	r3, r0
 8015ed6:	2b00      	cmp	r3, #0
 8015ed8:	d102      	bne.n	8015ee0 <sys_mbox_trypost+0x24>
#endif
  {
    result = ERR_OK;
 8015eda:	2300      	movs	r3, #0
 8015edc:	73fb      	strb	r3, [r7, #15]
 8015ede:	e001      	b.n	8015ee4 <sys_mbox_trypost+0x28>
  }
  else
  {
    // could not post, queue must be full
    result = ERR_MEM;
 8015ee0:	23ff      	movs	r3, #255	@ 0xff
 8015ee2:	73fb      	strb	r3, [r7, #15]
#if SYS_STATS
    lwip_stats.sys.mbox.err++;
#endif /* SYS_STATS */
  }

  return result;
 8015ee4:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8015ee8:	4618      	mov	r0, r3
 8015eea:	3710      	adds	r7, #16
 8015eec:	46bd      	mov	sp, r7
 8015eee:	bd80      	pop	{r7, pc}

08015ef0 <sys_arch_mbox_fetch>:

  Note that a function with a similar name, sys_mbox_fetch(), is
  implemented by lwIP.
*/
u32_t sys_arch_mbox_fetch(sys_mbox_t *mbox, void **msg, u32_t timeout)
{
 8015ef0:	b580      	push	{r7, lr}
 8015ef2:	b086      	sub	sp, #24
 8015ef4:	af00      	add	r7, sp, #0
 8015ef6:	60f8      	str	r0, [r7, #12]
 8015ef8:	60b9      	str	r1, [r7, #8]
 8015efa:	607a      	str	r2, [r7, #4]
#if (osCMSIS < 0x20000U)
  osEvent event;
  uint32_t starttime = osKernelSysTick();
#else
  osStatus_t status;
  uint32_t starttime = osKernelGetTickCount();
 8015efc:	f7f1 fc6c 	bl	80077d8 <osKernelGetTickCount>
 8015f00:	6178      	str	r0, [r7, #20]
#endif
  if(timeout != 0)
 8015f02:	687b      	ldr	r3, [r7, #4]
 8015f04:	2b00      	cmp	r3, #0
 8015f06:	d013      	beq.n	8015f30 <sys_arch_mbox_fetch+0x40>
    {
      *msg = (void *)event.value.v;
      return (osKernelSysTick() - starttime);
    }
#else
    status = osMessageQueueGet(*mbox, msg, 0, timeout);
 8015f08:	68fb      	ldr	r3, [r7, #12]
 8015f0a:	6818      	ldr	r0, [r3, #0]
 8015f0c:	687b      	ldr	r3, [r7, #4]
 8015f0e:	2200      	movs	r2, #0
 8015f10:	68b9      	ldr	r1, [r7, #8]
 8015f12:	f7f2 f82f 	bl	8007f74 <osMessageQueueGet>
 8015f16:	6138      	str	r0, [r7, #16]
    if (status == osOK)
 8015f18:	693b      	ldr	r3, [r7, #16]
 8015f1a:	2b00      	cmp	r3, #0
 8015f1c:	d105      	bne.n	8015f2a <sys_arch_mbox_fetch+0x3a>
    {
      return (osKernelGetTickCount() - starttime);
 8015f1e:	f7f1 fc5b 	bl	80077d8 <osKernelGetTickCount>
 8015f22:	4602      	mov	r2, r0
 8015f24:	697b      	ldr	r3, [r7, #20]
 8015f26:	1ad3      	subs	r3, r2, r3
 8015f28:	e00f      	b.n	8015f4a <sys_arch_mbox_fetch+0x5a>
    }
#endif
    else
    {
      return SYS_ARCH_TIMEOUT;
 8015f2a:	f04f 33ff 	mov.w	r3, #4294967295
 8015f2e:	e00c      	b.n	8015f4a <sys_arch_mbox_fetch+0x5a>
#if (osCMSIS < 0x20000U)
    event = osMessageGet (*mbox, osWaitForever);
    *msg = (void *)event.value.v;
    return (osKernelSysTick() - starttime);
#else
    osMessageQueueGet(*mbox, msg, 0, osWaitForever );
 8015f30:	68fb      	ldr	r3, [r7, #12]
 8015f32:	6818      	ldr	r0, [r3, #0]
 8015f34:	f04f 33ff 	mov.w	r3, #4294967295
 8015f38:	2200      	movs	r2, #0
 8015f3a:	68b9      	ldr	r1, [r7, #8]
 8015f3c:	f7f2 f81a 	bl	8007f74 <osMessageQueueGet>
    return (osKernelGetTickCount() - starttime);
 8015f40:	f7f1 fc4a 	bl	80077d8 <osKernelGetTickCount>
 8015f44:	4602      	mov	r2, r0
 8015f46:	697b      	ldr	r3, [r7, #20]
 8015f48:	1ad3      	subs	r3, r2, r3
#endif
  }
}
 8015f4a:	4618      	mov	r0, r3
 8015f4c:	3718      	adds	r7, #24
 8015f4e:	46bd      	mov	sp, r7
 8015f50:	bd80      	pop	{r7, pc}

08015f52 <sys_mbox_valid>:
    return SYS_MBOX_EMPTY;
  }
}
/*----------------------------------------------------------------------------------*/
int sys_mbox_valid(sys_mbox_t *mbox)
{
 8015f52:	b480      	push	{r7}
 8015f54:	b083      	sub	sp, #12
 8015f56:	af00      	add	r7, sp, #0
 8015f58:	6078      	str	r0, [r7, #4]
  if (*mbox == SYS_MBOX_NULL)
 8015f5a:	687b      	ldr	r3, [r7, #4]
 8015f5c:	681b      	ldr	r3, [r3, #0]
 8015f5e:	2b00      	cmp	r3, #0
 8015f60:	d101      	bne.n	8015f66 <sys_mbox_valid+0x14>
    return 0;
 8015f62:	2300      	movs	r3, #0
 8015f64:	e000      	b.n	8015f68 <sys_mbox_valid+0x16>
  else
    return 1;
 8015f66:	2301      	movs	r3, #1
}
 8015f68:	4618      	mov	r0, r3
 8015f6a:	370c      	adds	r7, #12
 8015f6c:	46bd      	mov	sp, r7
 8015f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015f72:	4770      	bx	lr

08015f74 <sys_init>:
#else
osMutexId_t lwip_sys_mutex;
#endif
// Initialize sys arch
void sys_init(void)
{
 8015f74:	b580      	push	{r7, lr}
 8015f76:	af00      	add	r7, sp, #0
#if (osCMSIS < 0x20000U)
  lwip_sys_mutex = osMutexCreate(osMutex(lwip_sys_mutex));
#else
  lwip_sys_mutex = osMutexNew(NULL);
 8015f78:	2000      	movs	r0, #0
 8015f7a:	f7f1 fcfa 	bl	8007972 <osMutexNew>
 8015f7e:	4603      	mov	r3, r0
 8015f80:	4a01      	ldr	r2, [pc, #4]	@ (8015f88 <sys_init+0x14>)
 8015f82:	6013      	str	r3, [r2, #0]
#endif
}
 8015f84:	bf00      	nop
 8015f86:	bd80      	pop	{r7, pc}
 8015f88:	24007f54 	.word	0x24007f54

08015f8c <sys_mutex_new>:
                                      /* Mutexes*/
/*-----------------------------------------------------------------------------------*/
/*-----------------------------------------------------------------------------------*/
#if LWIP_COMPAT_MUTEX == 0
/* Create a new mutex*/
err_t sys_mutex_new(sys_mutex_t *mutex) {
 8015f8c:	b580      	push	{r7, lr}
 8015f8e:	b082      	sub	sp, #8
 8015f90:	af00      	add	r7, sp, #0
 8015f92:	6078      	str	r0, [r7, #4]

#if (osCMSIS < 0x20000U)
  osMutexDef(MUTEX);
  *mutex = osMutexCreate(osMutex(MUTEX));
#else
  *mutex = osMutexNew(NULL);
 8015f94:	2000      	movs	r0, #0
 8015f96:	f7f1 fcec 	bl	8007972 <osMutexNew>
 8015f9a:	4602      	mov	r2, r0
 8015f9c:	687b      	ldr	r3, [r7, #4]
 8015f9e:	601a      	str	r2, [r3, #0]
#endif

  if(*mutex == NULL)
 8015fa0:	687b      	ldr	r3, [r7, #4]
 8015fa2:	681b      	ldr	r3, [r3, #0]
 8015fa4:	2b00      	cmp	r3, #0
 8015fa6:	d102      	bne.n	8015fae <sys_mutex_new+0x22>
  {
#if SYS_STATS
    ++lwip_stats.sys.mutex.err;
#endif /* SYS_STATS */
    return ERR_MEM;
 8015fa8:	f04f 33ff 	mov.w	r3, #4294967295
 8015fac:	e000      	b.n	8015fb0 <sys_mutex_new+0x24>
  ++lwip_stats.sys.mutex.used;
  if (lwip_stats.sys.mutex.max < lwip_stats.sys.mutex.used) {
    lwip_stats.sys.mutex.max = lwip_stats.sys.mutex.used;
  }
#endif /* SYS_STATS */
  return ERR_OK;
 8015fae:	2300      	movs	r3, #0
}
 8015fb0:	4618      	mov	r0, r3
 8015fb2:	3708      	adds	r7, #8
 8015fb4:	46bd      	mov	sp, r7
 8015fb6:	bd80      	pop	{r7, pc}

08015fb8 <sys_mutex_lock>:
  osMutexDelete(*mutex);
}
/*-----------------------------------------------------------------------------------*/
/* Lock a mutex*/
void sys_mutex_lock(sys_mutex_t *mutex)
{
 8015fb8:	b580      	push	{r7, lr}
 8015fba:	b082      	sub	sp, #8
 8015fbc:	af00      	add	r7, sp, #0
 8015fbe:	6078      	str	r0, [r7, #4]
#if (osCMSIS < 0x20000U)
  osMutexWait(*mutex, osWaitForever);
#else
  osMutexAcquire(*mutex, osWaitForever);
 8015fc0:	687b      	ldr	r3, [r7, #4]
 8015fc2:	681b      	ldr	r3, [r3, #0]
 8015fc4:	f04f 31ff 	mov.w	r1, #4294967295
 8015fc8:	4618      	mov	r0, r3
 8015fca:	f7f1 fd58 	bl	8007a7e <osMutexAcquire>
#endif
}
 8015fce:	bf00      	nop
 8015fd0:	3708      	adds	r7, #8
 8015fd2:	46bd      	mov	sp, r7
 8015fd4:	bd80      	pop	{r7, pc}

08015fd6 <sys_mutex_unlock>:

/*-----------------------------------------------------------------------------------*/
/* Unlock a mutex*/
void sys_mutex_unlock(sys_mutex_t *mutex)
{
 8015fd6:	b580      	push	{r7, lr}
 8015fd8:	b082      	sub	sp, #8
 8015fda:	af00      	add	r7, sp, #0
 8015fdc:	6078      	str	r0, [r7, #4]
  osMutexRelease(*mutex);
 8015fde:	687b      	ldr	r3, [r7, #4]
 8015fe0:	681b      	ldr	r3, [r3, #0]
 8015fe2:	4618      	mov	r0, r3
 8015fe4:	f7f1 fd96 	bl	8007b14 <osMutexRelease>
}
 8015fe8:	bf00      	nop
 8015fea:	3708      	adds	r7, #8
 8015fec:	46bd      	mov	sp, r7
 8015fee:	bd80      	pop	{r7, pc}

08015ff0 <sys_thread_new>:
  function "thread()". The "arg" argument will be passed as an argument to the
  thread() function. The id of the new thread is returned. Both the id and
  the priority are system dependent.
*/
sys_thread_t sys_thread_new(const char *name, lwip_thread_fn thread , void *arg, int stacksize, int prio)
{
 8015ff0:	b580      	push	{r7, lr}
 8015ff2:	b08e      	sub	sp, #56	@ 0x38
 8015ff4:	af00      	add	r7, sp, #0
 8015ff6:	60f8      	str	r0, [r7, #12]
 8015ff8:	60b9      	str	r1, [r7, #8]
 8015ffa:	607a      	str	r2, [r7, #4]
 8015ffc:	603b      	str	r3, [r7, #0]
#if (osCMSIS < 0x20000U)
  const osThreadDef_t os_thread_def = { (char *)name, (os_pthread)thread, (osPriority)prio, 0, stacksize};
  return osThreadCreate(&os_thread_def, arg);
#else
  const osThreadAttr_t attributes = {
 8015ffe:	f107 0314 	add.w	r3, r7, #20
 8016002:	2224      	movs	r2, #36	@ 0x24
 8016004:	2100      	movs	r1, #0
 8016006:	4618      	mov	r0, r3
 8016008:	f000 fe2c 	bl	8016c64 <memset>
 801600c:	68fb      	ldr	r3, [r7, #12]
 801600e:	617b      	str	r3, [r7, #20]
 8016010:	683b      	ldr	r3, [r7, #0]
 8016012:	62bb      	str	r3, [r7, #40]	@ 0x28
 8016014:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8016016:	62fb      	str	r3, [r7, #44]	@ 0x2c
                        .name = name,
                        .stack_size = stacksize,
                        .priority = (osPriority_t)prio,
                      };
  return osThreadNew(thread, arg, &attributes);
 8016018:	f107 0314 	add.w	r3, r7, #20
 801601c:	461a      	mov	r2, r3
 801601e:	6879      	ldr	r1, [r7, #4]
 8016020:	68b8      	ldr	r0, [r7, #8]
 8016022:	f7f1 fbee 	bl	8007802 <osThreadNew>
 8016026:	4603      	mov	r3, r0
#endif
}
 8016028:	4618      	mov	r0, r3
 801602a:	3738      	adds	r7, #56	@ 0x38
 801602c:	46bd      	mov	sp, r7
 801602e:	bd80      	pop	{r7, pc}

08016030 <sys_arch_protect>:

  Note: This function is based on FreeRTOS API, because no equivalent CMSIS-RTOS
        API is available
*/
sys_prot_t sys_arch_protect(void)
{
 8016030:	b580      	push	{r7, lr}
 8016032:	af00      	add	r7, sp, #0
#if (osCMSIS < 0x20000U)
  osMutexWait(lwip_sys_mutex, osWaitForever);
#else
  osMutexAcquire(lwip_sys_mutex, osWaitForever);
 8016034:	4b04      	ldr	r3, [pc, #16]	@ (8016048 <sys_arch_protect+0x18>)
 8016036:	681b      	ldr	r3, [r3, #0]
 8016038:	f04f 31ff 	mov.w	r1, #4294967295
 801603c:	4618      	mov	r0, r3
 801603e:	f7f1 fd1e 	bl	8007a7e <osMutexAcquire>
#endif
  return (sys_prot_t)1;
 8016042:	2301      	movs	r3, #1
}
 8016044:	4618      	mov	r0, r3
 8016046:	bd80      	pop	{r7, pc}
 8016048:	24007f54 	.word	0x24007f54

0801604c <sys_arch_unprotect>:

  Note: This function is based on FreeRTOS API, because no equivalent CMSIS-RTOS
        API is available
*/
void sys_arch_unprotect(sys_prot_t pval)
{
 801604c:	b580      	push	{r7, lr}
 801604e:	b082      	sub	sp, #8
 8016050:	af00      	add	r7, sp, #0
 8016052:	6078      	str	r0, [r7, #4]
  ( void ) pval;
  osMutexRelease(lwip_sys_mutex);
 8016054:	4b04      	ldr	r3, [pc, #16]	@ (8016068 <sys_arch_unprotect+0x1c>)
 8016056:	681b      	ldr	r3, [r3, #0]
 8016058:	4618      	mov	r0, r3
 801605a:	f7f1 fd5b 	bl	8007b14 <osMutexRelease>
}
 801605e:	bf00      	nop
 8016060:	3708      	adds	r7, #8
 8016062:	46bd      	mov	sp, r7
 8016064:	bd80      	pop	{r7, pc}
 8016066:	bf00      	nop
 8016068:	24007f54 	.word	0x24007f54

0801606c <get_logger_obj>:
    .send_count = 0,
    .failed_count = 0
};

static inline Syslog_t* get_logger_obj(void)
{
 801606c:	b480      	push	{r7}
 801606e:	af00      	add	r7, sp, #0
    return &logger_syslog;
 8016070:	4b02      	ldr	r3, [pc, #8]	@ (801607c <get_logger_obj+0x10>)
}
 8016072:	4618      	mov	r0, r3
 8016074:	46bd      	mov	sp, r7
 8016076:	f85d 7b04 	ldr.w	r7, [sp], #4
 801607a:	4770      	bx	lr
 801607c:	24000034 	.word	0x24000034

08016080 <syslog_get_severity>:

static int syslog_get_severity(const Syslog_t* s, log_level_t level)
{
 8016080:	b480      	push	{r7}
 8016082:	b083      	sub	sp, #12
 8016084:	af00      	add	r7, sp, #0
 8016086:	6078      	str	r0, [r7, #4]
 8016088:	6039      	str	r1, [r7, #0]
    (void)s;
    switch (level) {
 801608a:	683b      	ldr	r3, [r7, #0]
 801608c:	2b05      	cmp	r3, #5
 801608e:	d81b      	bhi.n	80160c8 <syslog_get_severity+0x48>
 8016090:	a201      	add	r2, pc, #4	@ (adr r2, 8016098 <syslog_get_severity+0x18>)
 8016092:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8016096:	bf00      	nop
 8016098:	080160b1 	.word	0x080160b1
 801609c:	080160b5 	.word	0x080160b5
 80160a0:	080160b9 	.word	0x080160b9
 80160a4:	080160bd 	.word	0x080160bd
 80160a8:	080160c1 	.word	0x080160c1
 80160ac:	080160c5 	.word	0x080160c5
        case LOG_LEVEL_NONE:    return 0;
 80160b0:	2300      	movs	r3, #0
 80160b2:	e00a      	b.n	80160ca <syslog_get_severity+0x4a>
        case LOG_LEVEL_ERROR:   return 3;
 80160b4:	2303      	movs	r3, #3
 80160b6:	e008      	b.n	80160ca <syslog_get_severity+0x4a>
        case LOG_LEVEL_WARNING: return 4;
 80160b8:	2304      	movs	r3, #4
 80160ba:	e006      	b.n	80160ca <syslog_get_severity+0x4a>
        case LOG_LEVEL_INFO:    return 6;
 80160bc:	2306      	movs	r3, #6
 80160be:	e004      	b.n	80160ca <syslog_get_severity+0x4a>
        case LOG_LEVEL_DEBUG:   return 7;
 80160c0:	2307      	movs	r3, #7
 80160c2:	e002      	b.n	80160ca <syslog_get_severity+0x4a>
        case LOG_LEVEL_VERBOSE: return 7;
 80160c4:	2307      	movs	r3, #7
 80160c6:	e000      	b.n	80160ca <syslog_get_severity+0x4a>
        default: return 6;
 80160c8:	2306      	movs	r3, #6
    }
}
 80160ca:	4618      	mov	r0, r3
 80160cc:	370c      	adds	r7, #12
 80160ce:	46bd      	mov	sp, r7
 80160d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80160d4:	4770      	bx	lr
 80160d6:	bf00      	nop

080160d8 <syslog_get_priority>:

static int syslog_get_priority(const Syslog_t* s, log_level_t level)
{
 80160d8:	b590      	push	{r4, r7, lr}
 80160da:	b083      	sub	sp, #12
 80160dc:	af00      	add	r7, sp, #0
 80160de:	6078      	str	r0, [r7, #4]
 80160e0:	6039      	str	r1, [r7, #0]
    return (s->facility * 8) + syslog_get_severity(s, level);
 80160e2:	687b      	ldr	r3, [r7, #4]
 80160e4:	689b      	ldr	r3, [r3, #8]
 80160e6:	00dc      	lsls	r4, r3, #3
 80160e8:	6839      	ldr	r1, [r7, #0]
 80160ea:	6878      	ldr	r0, [r7, #4]
 80160ec:	f7ff ffc8 	bl	8016080 <syslog_get_severity>
 80160f0:	4603      	mov	r3, r0
 80160f2:	4423      	add	r3, r4
}
 80160f4:	4618      	mov	r0, r3
 80160f6:	370c      	adds	r7, #12
 80160f8:	46bd      	mov	sp, r7
 80160fa:	bd90      	pop	{r4, r7, pc}

080160fc <syslog_format_msg>:

static size_t syslog_format_msg(Syslog_t* s, char* buffer, size_t bufferSize,
                            log_level_t level, const char* tag, const char* message)
{
 80160fc:	b580      	push	{r7, lr}
 80160fe:	b092      	sub	sp, #72	@ 0x48
 8016100:	af06      	add	r7, sp, #24
 8016102:	60f8      	str	r0, [r7, #12]
 8016104:	60b9      	str	r1, [r7, #8]
 8016106:	607a      	str	r2, [r7, #4]
 8016108:	603b      	str	r3, [r7, #0]
    if (!buffer || bufferSize < 64) return 0;
 801610a:	68bb      	ldr	r3, [r7, #8]
 801610c:	2b00      	cmp	r3, #0
 801610e:	d002      	beq.n	8016116 <syslog_format_msg+0x1a>
 8016110:	687b      	ldr	r3, [r7, #4]
 8016112:	2b3f      	cmp	r3, #63	@ 0x3f
 8016114:	d801      	bhi.n	801611a <syslog_format_msg+0x1e>
 8016116:	2300      	movs	r3, #0
 8016118:	e034      	b.n	8016184 <syslog_format_msg+0x88>
    char timestamp[20];
    board_get_timestamp(timestamp, sizeof(timestamp));
 801611a:	f107 0314 	add.w	r3, r7, #20
 801611e:	2114      	movs	r1, #20
 8016120:	4618      	mov	r0, r3
 8016122:	f7ea f943 	bl	80003ac <board_get_timestamp>
    int priority = syslog_get_priority(s, level);
 8016126:	6839      	ldr	r1, [r7, #0]
 8016128:	68f8      	ldr	r0, [r7, #12]
 801612a:	f7ff ffd5 	bl	80160d8 <syslog_get_priority>
 801612e:	62f8      	str	r0, [r7, #44]	@ 0x2c
    int written = snprintf(buffer, bufferSize,
                          "<%d>%s %s %s[%s]: %s",
                          priority,
                          timestamp,
                          s->hostname,
 8016130:	68fb      	ldr	r3, [r7, #12]
 8016132:	f103 0110 	add.w	r1, r3, #16
                          s->app_name,
 8016136:	68fb      	ldr	r3, [r7, #12]
 8016138:	f103 0050 	add.w	r0, r3, #80	@ 0x50
    int written = snprintf(buffer, bufferSize,
 801613c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801613e:	2b00      	cmp	r3, #0
 8016140:	d001      	beq.n	8016146 <syslog_format_msg+0x4a>
 8016142:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016144:	e000      	b.n	8016148 <syslog_format_msg+0x4c>
 8016146:	4b11      	ldr	r3, [pc, #68]	@ (801618c <syslog_format_msg+0x90>)
 8016148:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 801614a:	2a00      	cmp	r2, #0
 801614c:	d001      	beq.n	8016152 <syslog_format_msg+0x56>
 801614e:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8016150:	e000      	b.n	8016154 <syslog_format_msg+0x58>
 8016152:	4a0f      	ldr	r2, [pc, #60]	@ (8016190 <syslog_format_msg+0x94>)
 8016154:	9204      	str	r2, [sp, #16]
 8016156:	9303      	str	r3, [sp, #12]
 8016158:	9002      	str	r0, [sp, #8]
 801615a:	9101      	str	r1, [sp, #4]
 801615c:	f107 0314 	add.w	r3, r7, #20
 8016160:	9300      	str	r3, [sp, #0]
 8016162:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016164:	4a0b      	ldr	r2, [pc, #44]	@ (8016194 <syslog_format_msg+0x98>)
 8016166:	6879      	ldr	r1, [r7, #4]
 8016168:	68b8      	ldr	r0, [r7, #8]
 801616a:	f000 fc07 	bl	801697c <sniprintf>
 801616e:	62b8      	str	r0, [r7, #40]	@ 0x28
                          tag ? tag : "unknown",
                          message ? message : "");
    if (written < 0 || written >= (int)bufferSize) return 0;
 8016170:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016172:	2b00      	cmp	r3, #0
 8016174:	db03      	blt.n	801617e <syslog_format_msg+0x82>
 8016176:	687b      	ldr	r3, [r7, #4]
 8016178:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801617a:	429a      	cmp	r2, r3
 801617c:	db01      	blt.n	8016182 <syslog_format_msg+0x86>
 801617e:	2300      	movs	r3, #0
 8016180:	e000      	b.n	8016184 <syslog_format_msg+0x88>
    return (size_t)written;
 8016182:	6abb      	ldr	r3, [r7, #40]	@ 0x28
}
 8016184:	4618      	mov	r0, r3
 8016186:	3730      	adds	r7, #48	@ 0x30
 8016188:	46bd      	mov	sp, r7
 801618a:	bd80      	pop	{r7, pc}
 801618c:	0801a7e0 	.word	0x0801a7e0
 8016190:	0801a7e8 	.word	0x0801a7e8
 8016194:	0801a7ec 	.word	0x0801a7ec

08016198 <init_logger>:

bool init_logger(const char* ipstr, int port)
{
 8016198:	b580      	push	{r7, lr}
 801619a:	b092      	sub	sp, #72	@ 0x48
 801619c:	af00      	add	r7, sp, #0
 801619e:	6078      	str	r0, [r7, #4]
 80161a0:	6039      	str	r1, [r7, #0]
    if (!ipstr) {
 80161a2:	687b      	ldr	r3, [r7, #4]
 80161a4:	2b00      	cmp	r3, #0
 80161a6:	d104      	bne.n	80161b2 <init_logger+0x1a>
        printf("ERROR: init_logger_params: NULL ipstr\n");
 80161a8:	486b      	ldr	r0, [pc, #428]	@ (8016358 <init_logger+0x1c0>)
 80161aa:	f000 fbdf 	bl	801696c <puts>
        return false;
 80161ae:	2300      	movs	r3, #0
 80161b0:	e0cd      	b.n	801634e <init_logger+0x1b6>
    }
    if (port <= 0 || port > 65535) {
 80161b2:	683b      	ldr	r3, [r7, #0]
 80161b4:	2b00      	cmp	r3, #0
 80161b6:	dd03      	ble.n	80161c0 <init_logger+0x28>
 80161b8:	683b      	ldr	r3, [r7, #0]
 80161ba:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80161be:	db05      	blt.n	80161cc <init_logger+0x34>
        printf("ERROR: init_logger_params: invalid port %d\n", port);
 80161c0:	6839      	ldr	r1, [r7, #0]
 80161c2:	4866      	ldr	r0, [pc, #408]	@ (801635c <init_logger+0x1c4>)
 80161c4:	f000 fb6a 	bl	801689c <iprintf>
        return false;
 80161c8:	2300      	movs	r3, #0
 80161ca:	e0c0      	b.n	801634e <init_logger+0x1b6>
    }

    ip_addr_t server;
    if (!ipaddr_aton(ipstr, &server)) {
 80161cc:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 80161d0:	4619      	mov	r1, r3
 80161d2:	6878      	ldr	r0, [r7, #4]
 80161d4:	f7fe fd96 	bl	8014d04 <ip4addr_aton>
 80161d8:	4603      	mov	r3, r0
 80161da:	2b00      	cmp	r3, #0
 80161dc:	d105      	bne.n	80161ea <init_logger+0x52>
        printf("ERROR: init_logger_params: invalid ip string '%s'\n", ipstr);
 80161de:	6879      	ldr	r1, [r7, #4]
 80161e0:	485f      	ldr	r0, [pc, #380]	@ (8016360 <init_logger+0x1c8>)
 80161e2:	f000 fb5b 	bl	801689c <iprintf>
        return false;
 80161e6:	2300      	movs	r3, #0
 80161e8:	e0b1      	b.n	801634e <init_logger+0x1b6>
    }

    Syslog_t* s = get_logger_obj();
 80161ea:	f7ff ff3f 	bl	801606c <get_logger_obj>
 80161ee:	6478      	str	r0, [r7, #68]	@ 0x44
    if (!s) {
 80161f0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80161f2:	2b00      	cmp	r3, #0
 80161f4:	d104      	bne.n	8016200 <init_logger+0x68>
        printf("ERROR: Failed to initialize syslog!\n");
 80161f6:	485b      	ldr	r0, [pc, #364]	@ (8016364 <init_logger+0x1cc>)
 80161f8:	f000 fbb8 	bl	801696c <puts>
        return false;
 80161fc:	2300      	movs	r3, #0
 80161fe:	e0a6      	b.n	801634e <init_logger+0x1b6>
    }

    /* begin (configure server/port/facility) */
    if (!s->mutex) {
 8016200:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8016202:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8016206:	2b00      	cmp	r3, #0
 8016208:	d110      	bne.n	801622c <init_logger+0x94>
        s->mutex = xSemaphoreCreateMutex();
 801620a:	2001      	movs	r0, #1
 801620c:	f7f2 f957 	bl	80084be <xQueueCreateMutex>
 8016210:	4602      	mov	r2, r0
 8016212:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8016214:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
        if (!s->mutex) {
 8016218:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801621a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 801621e:	2b00      	cmp	r3, #0
 8016220:	d104      	bne.n	801622c <init_logger+0x94>
            printf("ERROR: Failed to create syslog mutex\n");
 8016222:	4851      	ldr	r0, [pc, #324]	@ (8016368 <init_logger+0x1d0>)
 8016224:	f000 fba2 	bl	801696c <puts>
            return false;
 8016228:	2300      	movs	r3, #0
 801622a:	e090      	b.n	801634e <init_logger+0x1b6>
        }
    }

    if (xSemaphoreTake(s->mutex, pdMS_TO_TICKS(MUTEX_TIMEOUT_MS)) != pdTRUE) {
 801622c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801622e:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8016232:	2364      	movs	r3, #100	@ 0x64
 8016234:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8016238:	fb01 f303 	mul.w	r3, r1, r3
 801623c:	494b      	ldr	r1, [pc, #300]	@ (801636c <init_logger+0x1d4>)
 801623e:	fba1 1303 	umull	r1, r3, r1, r3
 8016242:	099b      	lsrs	r3, r3, #6
 8016244:	4619      	mov	r1, r3
 8016246:	4610      	mov	r0, r2
 8016248:	f7f2 fd58 	bl	8008cfc <xQueueSemaphoreTake>
 801624c:	4603      	mov	r3, r0
 801624e:	2b01      	cmp	r3, #1
 8016250:	d004      	beq.n	801625c <init_logger+0xc4>
        printf("ERROR: Failed to take syslog mutex\n");
 8016252:	4847      	ldr	r0, [pc, #284]	@ (8016370 <init_logger+0x1d8>)
 8016254:	f000 fb8a 	bl	801696c <puts>
        return false;
 8016258:	2300      	movs	r3, #0
 801625a:	e078      	b.n	801634e <init_logger+0x1b6>
    }

    /* cleanup existing */
    if (s->initialized) {
 801625c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801625e:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8016262:	2b00      	cmp	r3, #0
 8016264:	d016      	beq.n	8016294 <init_logger+0xfc>
        if (s->udp) {
 8016266:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8016268:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 801626c:	2b00      	cmp	r3, #0
 801626e:	d00d      	beq.n	801628c <init_logger+0xf4>
            SYSLOG_LWIP_LOCK();
 8016270:	f7f1 f9be 	bl	80075f0 <sys_lock_tcpip_core>
            udp_remove(s->udp);
 8016274:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8016276:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 801627a:	4618      	mov	r0, r3
 801627c:	f7fd f8d4 	bl	8013428 <udp_remove>
            SYSLOG_LWIP_UNLOCK();
 8016280:	f7f1 f9c6 	bl	8007610 <sys_unlock_tcpip_core>
            s->udp = NULL;
 8016284:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8016286:	2200      	movs	r2, #0
 8016288:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
        }
        s->initialized = false;
 801628c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801628e:	2200      	movs	r2, #0
 8016290:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
    }

    s->server = server;
 8016294:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8016296:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8016298:	601a      	str	r2, [r3, #0]
    s->port = (uint16_t)port;
 801629a:	683b      	ldr	r3, [r7, #0]
 801629c:	b29a      	uxth	r2, r3
 801629e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80162a0:	809a      	strh	r2, [r3, #4]

    SYSLOG_LWIP_LOCK();
 80162a2:	f7f1 f9a5 	bl	80075f0 <sys_lock_tcpip_core>
    s->udp = udp_new();
 80162a6:	f7fd f903 	bl	80134b0 <udp_new>
 80162aa:	4603      	mov	r3, r0
 80162ac:	461a      	mov	r2, r3
 80162ae:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80162b0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    if (s->udp) {
 80162b4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80162b6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80162ba:	2b00      	cmp	r3, #0
 80162bc:	d018      	beq.n	80162f0 <init_logger+0x158>
        err_t bindErr = udp_bind(s->udp, IP_ADDR_ANY, 0);
 80162be:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80162c0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80162c4:	2200      	movs	r2, #0
 80162c6:	492b      	ldr	r1, [pc, #172]	@ (8016374 <init_logger+0x1dc>)
 80162c8:	4618      	mov	r0, r3
 80162ca:	f7fd f823 	bl	8013314 <udp_bind>
 80162ce:	4603      	mov	r3, r0
 80162d0:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
        if (bindErr != ERR_OK) {
 80162d4:	f997 3043 	ldrsb.w	r3, [r7, #67]	@ 0x43
 80162d8:	2b00      	cmp	r3, #0
 80162da:	d009      	beq.n	80162f0 <init_logger+0x158>
            udp_remove(s->udp);
 80162dc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80162de:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80162e2:	4618      	mov	r0, r3
 80162e4:	f7fd f8a0 	bl	8013428 <udp_remove>
            s->udp = NULL;
 80162e8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80162ea:	2200      	movs	r2, #0
 80162ec:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
        }
    }
    SYSLOG_LWIP_UNLOCK();
 80162f0:	f7f1 f98e 	bl	8007610 <sys_unlock_tcpip_core>

    if (!s->udp) {
 80162f4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80162f6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80162fa:	2b00      	cmp	r3, #0
 80162fc:	d10c      	bne.n	8016318 <init_logger+0x180>
        xSemaphoreGive(s->mutex);
 80162fe:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8016300:	f8d3 0088 	ldr.w	r0, [r3, #136]	@ 0x88
 8016304:	2300      	movs	r3, #0
 8016306:	2200      	movs	r2, #0
 8016308:	2100      	movs	r1, #0
 801630a:	f7f2 f9e5 	bl	80086d8 <xQueueGenericSend>
        printf("ERROR: Failed to create UDP PCB for syslog\n");
 801630e:	481a      	ldr	r0, [pc, #104]	@ (8016378 <init_logger+0x1e0>)
 8016310:	f000 fb2c 	bl	801696c <puts>
        return false;
 8016314:	2300      	movs	r3, #0
 8016316:	e01a      	b.n	801634e <init_logger+0x1b6>
    }

    s->initialized = true;
 8016318:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801631a:	2201      	movs	r2, #1
 801631c:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
    xSemaphoreGive(s->mutex);
 8016320:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8016322:	f8d3 0088 	ldr.w	r0, [r3, #136]	@ 0x88
 8016326:	2300      	movs	r3, #0
 8016328:	2200      	movs	r2, #0
 801632a:	2100      	movs	r1, #0
 801632c:	f7f2 f9d4 	bl	80086d8 <xQueueGenericSend>
    char ipbuf[48];
    printf("Syslog initialized: %s:%u\n", ipaddr_ntoa_r(&s->server, ipbuf, sizeof(ipbuf)), (unsigned)s->port);
 8016330:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8016332:	f107 010c 	add.w	r1, r7, #12
 8016336:	2230      	movs	r2, #48	@ 0x30
 8016338:	4618      	mov	r0, r3
 801633a:	f7fe fe0d 	bl	8014f58 <ip4addr_ntoa_r>
 801633e:	4601      	mov	r1, r0
 8016340:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8016342:	889b      	ldrh	r3, [r3, #4]
 8016344:	461a      	mov	r2, r3
 8016346:	480d      	ldr	r0, [pc, #52]	@ (801637c <init_logger+0x1e4>)
 8016348:	f000 faa8 	bl	801689c <iprintf>
    return true;
 801634c:	2301      	movs	r3, #1
}
 801634e:	4618      	mov	r0, r3
 8016350:	3748      	adds	r7, #72	@ 0x48
 8016352:	46bd      	mov	sp, r7
 8016354:	bd80      	pop	{r7, pc}
 8016356:	bf00      	nop
 8016358:	0801a804 	.word	0x0801a804
 801635c:	0801a82c 	.word	0x0801a82c
 8016360:	0801a858 	.word	0x0801a858
 8016364:	0801a88c 	.word	0x0801a88c
 8016368:	0801a8b0 	.word	0x0801a8b0
 801636c:	10624dd3 	.word	0x10624dd3
 8016370:	0801a8d8 	.word	0x0801a8d8
 8016374:	0801aaa0 	.word	0x0801aaa0
 8016378:	0801a8fc 	.word	0x0801a8fc
 801637c:	0801a928 	.word	0x0801a928

08016380 <logger_output>:

bool logger_output(log_level_t level, const char* tag, const char* message)
{
 8016380:	b580      	push	{r7, lr}
 8016382:	f5ad 6d86 	sub.w	sp, sp, #1072	@ 0x430
 8016386:	af02      	add	r7, sp, #8
 8016388:	f507 6385 	add.w	r3, r7, #1064	@ 0x428
 801638c:	f2a3 431c 	subw	r3, r3, #1052	@ 0x41c
 8016390:	6018      	str	r0, [r3, #0]
 8016392:	f507 6385 	add.w	r3, r7, #1064	@ 0x428
 8016396:	f5a3 6384 	sub.w	r3, r3, #1056	@ 0x420
 801639a:	6019      	str	r1, [r3, #0]
 801639c:	f507 6385 	add.w	r3, r7, #1064	@ 0x428
 80163a0:	f2a3 4324 	subw	r3, r3, #1060	@ 0x424
 80163a4:	601a      	str	r2, [r3, #0]
    Syslog_t* s = get_logger_obj();
 80163a6:	f7ff fe61 	bl	801606c <get_logger_obj>
 80163aa:	f8c7 0420 	str.w	r0, [r7, #1056]	@ 0x420

    /* If syslog is initialized, send via UDP. Otherwise fallback to printf. */
    if (s && s->initialized && s->udp && s->mutex) {
 80163ae:	f8d7 3420 	ldr.w	r3, [r7, #1056]	@ 0x420
 80163b2:	2b00      	cmp	r3, #0
 80163b4:	f000 8103 	beq.w	80165be <logger_output+0x23e>
 80163b8:	f8d7 3420 	ldr.w	r3, [r7, #1056]	@ 0x420
 80163bc:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 80163c0:	2b00      	cmp	r3, #0
 80163c2:	f000 80fc 	beq.w	80165be <logger_output+0x23e>
 80163c6:	f8d7 3420 	ldr.w	r3, [r7, #1056]	@ 0x420
 80163ca:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80163ce:	2b00      	cmp	r3, #0
 80163d0:	f000 80f5 	beq.w	80165be <logger_output+0x23e>
 80163d4:	f8d7 3420 	ldr.w	r3, [r7, #1056]	@ 0x420
 80163d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80163dc:	2b00      	cmp	r3, #0
 80163de:	f000 80ee 	beq.w	80165be <logger_output+0x23e>
        if (level > s->min_level) return true;
 80163e2:	f8d7 3420 	ldr.w	r3, [r7, #1056]	@ 0x420
 80163e6:	68db      	ldr	r3, [r3, #12]
 80163e8:	f507 6285 	add.w	r2, r7, #1064	@ 0x428
 80163ec:	f2a2 421c 	subw	r2, r2, #1052	@ 0x41c
 80163f0:	6812      	ldr	r2, [r2, #0]
 80163f2:	429a      	cmp	r2, r3
 80163f4:	dd01      	ble.n	80163fa <logger_output+0x7a>
 80163f6:	2301      	movs	r3, #1
 80163f8:	e0e9      	b.n	80165ce <logger_output+0x24e>

        if (xSemaphoreTake(s->mutex, pdMS_TO_TICKS(MUTEX_TIMEOUT_MS)) != pdTRUE) {
 80163fa:	f8d7 3420 	ldr.w	r3, [r7, #1056]	@ 0x420
 80163fe:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8016402:	2364      	movs	r3, #100	@ 0x64
 8016404:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8016408:	fb01 f303 	mul.w	r3, r1, r3
 801640c:	4972      	ldr	r1, [pc, #456]	@ (80165d8 <logger_output+0x258>)
 801640e:	fba1 1303 	umull	r1, r3, r1, r3
 8016412:	099b      	lsrs	r3, r3, #6
 8016414:	4619      	mov	r1, r3
 8016416:	4610      	mov	r0, r2
 8016418:	f7f2 fc70 	bl	8008cfc <xQueueSemaphoreTake>
 801641c:	4603      	mov	r3, r0
 801641e:	2b01      	cmp	r3, #1
 8016420:	d00a      	beq.n	8016438 <logger_output+0xb8>
            s->failed_count++;
 8016422:	f8d7 3420 	ldr.w	r3, [r7, #1056]	@ 0x420
 8016426:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 801642a:	1c5a      	adds	r2, r3, #1
 801642c:	f8d7 3420 	ldr.w	r3, [r7, #1056]	@ 0x420
 8016430:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
            return false;
 8016434:	2300      	movs	r3, #0
 8016436:	e0ca      	b.n	80165ce <logger_output+0x24e>
        }

        /* double-check state after taking mutex */
        if (!s->initialized || !s->udp) {
 8016438:	f8d7 3420 	ldr.w	r3, [r7, #1056]	@ 0x420
 801643c:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8016440:	f083 0301 	eor.w	r3, r3, #1
 8016444:	b2db      	uxtb	r3, r3
 8016446:	2b00      	cmp	r3, #0
 8016448:	d105      	bne.n	8016456 <logger_output+0xd6>
 801644a:	f8d7 3420 	ldr.w	r3, [r7, #1056]	@ 0x420
 801644e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8016452:	2b00      	cmp	r3, #0
 8016454:	d112      	bne.n	801647c <logger_output+0xfc>
            s->failed_count++;
 8016456:	f8d7 3420 	ldr.w	r3, [r7, #1056]	@ 0x420
 801645a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 801645e:	1c5a      	adds	r2, r3, #1
 8016460:	f8d7 3420 	ldr.w	r3, [r7, #1056]	@ 0x420
 8016464:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
            xSemaphoreGive(s->mutex);
 8016468:	f8d7 3420 	ldr.w	r3, [r7, #1056]	@ 0x420
 801646c:	f8d3 0088 	ldr.w	r0, [r3, #136]	@ 0x88
 8016470:	2300      	movs	r3, #0
 8016472:	2200      	movs	r2, #0
 8016474:	2100      	movs	r1, #0
 8016476:	f7f2 f92f 	bl	80086d8 <xQueueGenericSend>
 801647a:	e0a0      	b.n	80165be <logger_output+0x23e>
            /* fallthrough to printf fallback below */
        } else {
            char buffer[SYSLOG_MAX_MESSAGE_SIZE];
            size_t msgLen = syslog_format_msg(s, buffer, sizeof(buffer), level, tag, message);
 801647c:	f507 6385 	add.w	r3, r7, #1064	@ 0x428
 8016480:	f2a3 431c 	subw	r3, r3, #1052	@ 0x41c
 8016484:	f107 0114 	add.w	r1, r7, #20
 8016488:	f507 6285 	add.w	r2, r7, #1064	@ 0x428
 801648c:	f2a2 4224 	subw	r2, r2, #1060	@ 0x424
 8016490:	6812      	ldr	r2, [r2, #0]
 8016492:	9201      	str	r2, [sp, #4]
 8016494:	f507 6285 	add.w	r2, r7, #1064	@ 0x428
 8016498:	f5a2 6284 	sub.w	r2, r2, #1056	@ 0x420
 801649c:	6812      	ldr	r2, [r2, #0]
 801649e:	9200      	str	r2, [sp, #0]
 80164a0:	681b      	ldr	r3, [r3, #0]
 80164a2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80164a6:	f8d7 0420 	ldr.w	r0, [r7, #1056]	@ 0x420
 80164aa:	f7ff fe27 	bl	80160fc <syslog_format_msg>
 80164ae:	f8c7 041c 	str.w	r0, [r7, #1052]	@ 0x41c
            if (msgLen == 0) {
 80164b2:	f8d7 341c 	ldr.w	r3, [r7, #1052]	@ 0x41c
 80164b6:	2b00      	cmp	r3, #0
 80164b8:	d113      	bne.n	80164e2 <logger_output+0x162>
                s->failed_count++;
 80164ba:	f8d7 3420 	ldr.w	r3, [r7, #1056]	@ 0x420
 80164be:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80164c2:	1c5a      	adds	r2, r3, #1
 80164c4:	f8d7 3420 	ldr.w	r3, [r7, #1056]	@ 0x420
 80164c8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
                xSemaphoreGive(s->mutex);
 80164cc:	f8d7 3420 	ldr.w	r3, [r7, #1056]	@ 0x420
 80164d0:	f8d3 0088 	ldr.w	r0, [r3, #136]	@ 0x88
 80164d4:	2300      	movs	r3, #0
 80164d6:	2200      	movs	r2, #0
 80164d8:	2100      	movs	r1, #0
 80164da:	f7f2 f8fd 	bl	80086d8 <xQueueGenericSend>
                return false;
 80164de:	2300      	movs	r3, #0
 80164e0:	e075      	b.n	80165ce <logger_output+0x24e>
            }

            bool ok = false;
 80164e2:	2300      	movs	r3, #0
 80164e4:	f887 3427 	strb.w	r3, [r7, #1063]	@ 0x427
            SYSLOG_LWIP_LOCK();
 80164e8:	f7f1 f882 	bl	80075f0 <sys_lock_tcpip_core>
            struct pbuf* p = pbuf_alloc(PBUF_TRANSPORT, (u16_t)msgLen, PBUF_RAM);
 80164ec:	f8d7 341c 	ldr.w	r3, [r7, #1052]	@ 0x41c
 80164f0:	b29b      	uxth	r3, r3
 80164f2:	f44f 7220 	mov.w	r2, #640	@ 0x280
 80164f6:	4619      	mov	r1, r3
 80164f8:	2036      	movs	r0, #54	@ 0x36
 80164fa:	f7f6 fa8b 	bl	800ca14 <pbuf_alloc>
 80164fe:	f8c7 0418 	str.w	r0, [r7, #1048]	@ 0x418
            if (p) {
 8016502:	f8d7 3418 	ldr.w	r3, [r7, #1048]	@ 0x418
 8016506:	2b00      	cmp	r3, #0
 8016508:	d028      	beq.n	801655c <logger_output+0x1dc>
                if (pbuf_take(p, buffer, msgLen) == ERR_OK) {
 801650a:	f8d7 341c 	ldr.w	r3, [r7, #1052]	@ 0x41c
 801650e:	b29a      	uxth	r2, r3
 8016510:	f107 0314 	add.w	r3, r7, #20
 8016514:	4619      	mov	r1, r3
 8016516:	f8d7 0418 	ldr.w	r0, [r7, #1048]	@ 0x418
 801651a:	f7f6 ffd5 	bl	800d4c8 <pbuf_take>
 801651e:	4603      	mov	r3, r0
 8016520:	2b00      	cmp	r3, #0
 8016522:	d117      	bne.n	8016554 <logger_output+0x1d4>
                    err_t err = udp_sendto(s->udp, p, &s->server, s->port);
 8016524:	f8d7 3420 	ldr.w	r3, [r7, #1056]	@ 0x420
 8016528:	f8d3 0084 	ldr.w	r0, [r3, #132]	@ 0x84
 801652c:	f8d7 2420 	ldr.w	r2, [r7, #1056]	@ 0x420
 8016530:	f8d7 3420 	ldr.w	r3, [r7, #1056]	@ 0x420
 8016534:	889b      	ldrh	r3, [r3, #4]
 8016536:	f8d7 1418 	ldr.w	r1, [r7, #1048]	@ 0x418
 801653a:	f7fc fd33 	bl	8012fa4 <udp_sendto>
 801653e:	4603      	mov	r3, r0
 8016540:	f887 3417 	strb.w	r3, [r7, #1047]	@ 0x417
                    ok = (err == ERR_OK);
 8016544:	f997 3417 	ldrsb.w	r3, [r7, #1047]	@ 0x417
 8016548:	2b00      	cmp	r3, #0
 801654a:	bf0c      	ite	eq
 801654c:	2301      	moveq	r3, #1
 801654e:	2300      	movne	r3, #0
 8016550:	f887 3427 	strb.w	r3, [r7, #1063]	@ 0x427
                }
                pbuf_free(p);
 8016554:	f8d7 0418 	ldr.w	r0, [r7, #1048]	@ 0x418
 8016558:	f7f6 fd3e 	bl	800cfd8 <pbuf_free>
            }
            SYSLOG_LWIP_UNLOCK();
 801655c:	f7f1 f858 	bl	8007610 <sys_unlock_tcpip_core>

            if (!ok) {
 8016560:	f897 3427 	ldrb.w	r3, [r7, #1063]	@ 0x427
 8016564:	f083 0301 	eor.w	r3, r3, #1
 8016568:	b2db      	uxtb	r3, r3
 801656a:	2b00      	cmp	r3, #0
 801656c:	d013      	beq.n	8016596 <logger_output+0x216>
                s->failed_count++;
 801656e:	f8d7 3420 	ldr.w	r3, [r7, #1056]	@ 0x420
 8016572:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8016576:	1c5a      	adds	r2, r3, #1
 8016578:	f8d7 3420 	ldr.w	r3, [r7, #1056]	@ 0x420
 801657c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
                xSemaphoreGive(s->mutex);
 8016580:	f8d7 3420 	ldr.w	r3, [r7, #1056]	@ 0x420
 8016584:	f8d3 0088 	ldr.w	r0, [r3, #136]	@ 0x88
 8016588:	2300      	movs	r3, #0
 801658a:	2200      	movs	r2, #0
 801658c:	2100      	movs	r1, #0
 801658e:	f7f2 f8a3 	bl	80086d8 <xQueueGenericSend>
                return false;
 8016592:	2300      	movs	r3, #0
 8016594:	e01b      	b.n	80165ce <logger_output+0x24e>
            }

            s->send_count++;
 8016596:	f8d7 3420 	ldr.w	r3, [r7, #1056]	@ 0x420
 801659a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 801659e:	1c5a      	adds	r2, r3, #1
 80165a0:	f8d7 3420 	ldr.w	r3, [r7, #1056]	@ 0x420
 80165a4:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
            xSemaphoreGive(s->mutex);
 80165a8:	f8d7 3420 	ldr.w	r3, [r7, #1056]	@ 0x420
 80165ac:	f8d3 0088 	ldr.w	r0, [r3, #136]	@ 0x88
 80165b0:	2300      	movs	r3, #0
 80165b2:	2200      	movs	r2, #0
 80165b4:	2100      	movs	r1, #0
 80165b6:	f7f2 f88f 	bl	80086d8 <xQueueGenericSend>
            return true;
 80165ba:	2301      	movs	r3, #1
 80165bc:	e007      	b.n	80165ce <logger_output+0x24e>
        }
    }

    printf("%s\n",message);
 80165be:	f507 6385 	add.w	r3, r7, #1064	@ 0x428
 80165c2:	f2a3 4324 	subw	r3, r3, #1060	@ 0x424
 80165c6:	6818      	ldr	r0, [r3, #0]
 80165c8:	f000 f9d0 	bl	801696c <puts>
    return true;
 80165cc:	2301      	movs	r3, #1
}
 80165ce:	4618      	mov	r0, r3
 80165d0:	f507 6785 	add.w	r7, r7, #1064	@ 0x428
 80165d4:	46bd      	mov	sp, r7
 80165d6:	bd80      	pop	{r7, pc}
 80165d8:	10624dd3 	.word	0x10624dd3

080165dc <logger_printf>:

bool logger_printf(log_level_t level, const char* tag, const char* format, ...)
{
 80165dc:	b40c      	push	{r2, r3}
 80165de:	b580      	push	{r7, lr}
 80165e0:	f5ad 7d04 	sub.w	sp, sp, #528	@ 0x210
 80165e4:	af00      	add	r7, sp, #0
 80165e6:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 80165ea:	f5a3 7303 	sub.w	r3, r3, #524	@ 0x20c
 80165ee:	6018      	str	r0, [r3, #0]
 80165f0:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 80165f4:	f5a3 7304 	sub.w	r3, r3, #528	@ 0x210
 80165f8:	6019      	str	r1, [r3, #0]
    if (!format) return false;
 80165fa:	f8d7 3218 	ldr.w	r3, [r7, #536]	@ 0x218
 80165fe:	2b00      	cmp	r3, #0
 8016600:	d101      	bne.n	8016606 <logger_printf+0x2a>
 8016602:	2300      	movs	r3, #0
 8016604:	e040      	b.n	8016688 <logger_printf+0xac>
    char msg[512];
    va_list args;
    va_start(args, format);
 8016606:	f507 7207 	add.w	r2, r7, #540	@ 0x21c
 801660a:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 801660e:	f5a3 7302 	sub.w	r3, r3, #520	@ 0x208
 8016612:	601a      	str	r2, [r3, #0]
    int n = vsnprintf(msg, sizeof(msg), format, args);
 8016614:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 8016618:	f5a3 7302 	sub.w	r3, r3, #520	@ 0x208
 801661c:	f107 000c 	add.w	r0, r7, #12
 8016620:	681b      	ldr	r3, [r3, #0]
 8016622:	f8d7 2218 	ldr.w	r2, [r7, #536]	@ 0x218
 8016626:	f44f 7100 	mov.w	r1, #512	@ 0x200
 801662a:	f000 fa4f 	bl	8016acc <vsniprintf>
 801662e:	f8c7 020c 	str.w	r0, [r7, #524]	@ 0x20c
    va_end(args);

    if (n < 0) return false;
 8016632:	f8d7 320c 	ldr.w	r3, [r7, #524]	@ 0x20c
 8016636:	2b00      	cmp	r3, #0
 8016638:	da01      	bge.n	801663e <logger_printf+0x62>
 801663a:	2300      	movs	r3, #0
 801663c:	e024      	b.n	8016688 <logger_printf+0xac>
    if (n >= (int)sizeof(msg)) msg[sizeof(msg)-1] = '\0';
 801663e:	f8d7 320c 	ldr.w	r3, [r7, #524]	@ 0x20c
 8016642:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8016646:	db06      	blt.n	8016656 <logger_printf+0x7a>
 8016648:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 801664c:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8016650:	2200      	movs	r2, #0
 8016652:	f883 21ff 	strb.w	r2, [r3, #511]	@ 0x1ff

    return logger_output(level, tag ? tag : "printf", msg);
 8016656:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 801665a:	f5a3 7304 	sub.w	r3, r3, #528	@ 0x210
 801665e:	681b      	ldr	r3, [r3, #0]
 8016660:	2b00      	cmp	r3, #0
 8016662:	d005      	beq.n	8016670 <logger_printf+0x94>
 8016664:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 8016668:	f5a3 7304 	sub.w	r3, r3, #528	@ 0x210
 801666c:	681b      	ldr	r3, [r3, #0]
 801666e:	e000      	b.n	8016672 <logger_printf+0x96>
 8016670:	4b09      	ldr	r3, [pc, #36]	@ (8016698 <logger_printf+0xbc>)
 8016672:	f107 020c 	add.w	r2, r7, #12
 8016676:	f507 7104 	add.w	r1, r7, #528	@ 0x210
 801667a:	f5a1 7003 	sub.w	r0, r1, #524	@ 0x20c
 801667e:	4619      	mov	r1, r3
 8016680:	6800      	ldr	r0, [r0, #0]
 8016682:	f7ff fe7d 	bl	8016380 <logger_output>
 8016686:	4603      	mov	r3, r0
}
 8016688:	4618      	mov	r0, r3
 801668a:	f507 7704 	add.w	r7, r7, #528	@ 0x210
 801668e:	46bd      	mov	sp, r7
 8016690:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8016694:	b002      	add	sp, #8
 8016696:	4770      	bx	lr
 8016698:	0801a944 	.word	0x0801a944

0801669c <rand>:
 801669c:	4b16      	ldr	r3, [pc, #88]	@ (80166f8 <rand+0x5c>)
 801669e:	b510      	push	{r4, lr}
 80166a0:	681c      	ldr	r4, [r3, #0]
 80166a2:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 80166a4:	b9b3      	cbnz	r3, 80166d4 <rand+0x38>
 80166a6:	2018      	movs	r0, #24
 80166a8:	f000 fbc8 	bl	8016e3c <malloc>
 80166ac:	4602      	mov	r2, r0
 80166ae:	6320      	str	r0, [r4, #48]	@ 0x30
 80166b0:	b920      	cbnz	r0, 80166bc <rand+0x20>
 80166b2:	4b12      	ldr	r3, [pc, #72]	@ (80166fc <rand+0x60>)
 80166b4:	4812      	ldr	r0, [pc, #72]	@ (8016700 <rand+0x64>)
 80166b6:	2152      	movs	r1, #82	@ 0x52
 80166b8:	f000 fb58 	bl	8016d6c <__assert_func>
 80166bc:	4911      	ldr	r1, [pc, #68]	@ (8016704 <rand+0x68>)
 80166be:	4b12      	ldr	r3, [pc, #72]	@ (8016708 <rand+0x6c>)
 80166c0:	e9c0 1300 	strd	r1, r3, [r0]
 80166c4:	4b11      	ldr	r3, [pc, #68]	@ (801670c <rand+0x70>)
 80166c6:	6083      	str	r3, [r0, #8]
 80166c8:	230b      	movs	r3, #11
 80166ca:	8183      	strh	r3, [r0, #12]
 80166cc:	2100      	movs	r1, #0
 80166ce:	2001      	movs	r0, #1
 80166d0:	e9c2 0104 	strd	r0, r1, [r2, #16]
 80166d4:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 80166d6:	480e      	ldr	r0, [pc, #56]	@ (8016710 <rand+0x74>)
 80166d8:	690b      	ldr	r3, [r1, #16]
 80166da:	694c      	ldr	r4, [r1, #20]
 80166dc:	4a0d      	ldr	r2, [pc, #52]	@ (8016714 <rand+0x78>)
 80166de:	4358      	muls	r0, r3
 80166e0:	fb02 0004 	mla	r0, r2, r4, r0
 80166e4:	fba3 3202 	umull	r3, r2, r3, r2
 80166e8:	3301      	adds	r3, #1
 80166ea:	eb40 0002 	adc.w	r0, r0, r2
 80166ee:	e9c1 3004 	strd	r3, r0, [r1, #16]
 80166f2:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 80166f6:	bd10      	pop	{r4, pc}
 80166f8:	240000d4 	.word	0x240000d4
 80166fc:	0801aab2 	.word	0x0801aab2
 8016700:	0801aac9 	.word	0x0801aac9
 8016704:	abcd330e 	.word	0xabcd330e
 8016708:	e66d1234 	.word	0xe66d1234
 801670c:	0005deec 	.word	0x0005deec
 8016710:	5851f42d 	.word	0x5851f42d
 8016714:	4c957f2d 	.word	0x4c957f2d

08016718 <std>:
 8016718:	2300      	movs	r3, #0
 801671a:	b510      	push	{r4, lr}
 801671c:	4604      	mov	r4, r0
 801671e:	e9c0 3300 	strd	r3, r3, [r0]
 8016722:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8016726:	6083      	str	r3, [r0, #8]
 8016728:	8181      	strh	r1, [r0, #12]
 801672a:	6643      	str	r3, [r0, #100]	@ 0x64
 801672c:	81c2      	strh	r2, [r0, #14]
 801672e:	6183      	str	r3, [r0, #24]
 8016730:	4619      	mov	r1, r3
 8016732:	2208      	movs	r2, #8
 8016734:	305c      	adds	r0, #92	@ 0x5c
 8016736:	f000 fa95 	bl	8016c64 <memset>
 801673a:	4b0d      	ldr	r3, [pc, #52]	@ (8016770 <std+0x58>)
 801673c:	6263      	str	r3, [r4, #36]	@ 0x24
 801673e:	4b0d      	ldr	r3, [pc, #52]	@ (8016774 <std+0x5c>)
 8016740:	62a3      	str	r3, [r4, #40]	@ 0x28
 8016742:	4b0d      	ldr	r3, [pc, #52]	@ (8016778 <std+0x60>)
 8016744:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8016746:	4b0d      	ldr	r3, [pc, #52]	@ (801677c <std+0x64>)
 8016748:	6323      	str	r3, [r4, #48]	@ 0x30
 801674a:	4b0d      	ldr	r3, [pc, #52]	@ (8016780 <std+0x68>)
 801674c:	6224      	str	r4, [r4, #32]
 801674e:	429c      	cmp	r4, r3
 8016750:	d006      	beq.n	8016760 <std+0x48>
 8016752:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8016756:	4294      	cmp	r4, r2
 8016758:	d002      	beq.n	8016760 <std+0x48>
 801675a:	33d0      	adds	r3, #208	@ 0xd0
 801675c:	429c      	cmp	r4, r3
 801675e:	d105      	bne.n	801676c <std+0x54>
 8016760:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8016764:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8016768:	f000 baee 	b.w	8016d48 <__retarget_lock_init_recursive>
 801676c:	bd10      	pop	{r4, pc}
 801676e:	bf00      	nop
 8016770:	080169e9 	.word	0x080169e9
 8016774:	08016a0b 	.word	0x08016a0b
 8016778:	08016a43 	.word	0x08016a43
 801677c:	08016a67 	.word	0x08016a67
 8016780:	24007f58 	.word	0x24007f58

08016784 <stdio_exit_handler>:
 8016784:	4a02      	ldr	r2, [pc, #8]	@ (8016790 <stdio_exit_handler+0xc>)
 8016786:	4903      	ldr	r1, [pc, #12]	@ (8016794 <stdio_exit_handler+0x10>)
 8016788:	4803      	ldr	r0, [pc, #12]	@ (8016798 <stdio_exit_handler+0x14>)
 801678a:	f000 b869 	b.w	8016860 <_fwalk_sglue>
 801678e:	bf00      	nop
 8016790:	240000c8 	.word	0x240000c8
 8016794:	080178fd 	.word	0x080178fd
 8016798:	240000d8 	.word	0x240000d8

0801679c <cleanup_stdio>:
 801679c:	6841      	ldr	r1, [r0, #4]
 801679e:	4b0c      	ldr	r3, [pc, #48]	@ (80167d0 <cleanup_stdio+0x34>)
 80167a0:	4299      	cmp	r1, r3
 80167a2:	b510      	push	{r4, lr}
 80167a4:	4604      	mov	r4, r0
 80167a6:	d001      	beq.n	80167ac <cleanup_stdio+0x10>
 80167a8:	f001 f8a8 	bl	80178fc <_fflush_r>
 80167ac:	68a1      	ldr	r1, [r4, #8]
 80167ae:	4b09      	ldr	r3, [pc, #36]	@ (80167d4 <cleanup_stdio+0x38>)
 80167b0:	4299      	cmp	r1, r3
 80167b2:	d002      	beq.n	80167ba <cleanup_stdio+0x1e>
 80167b4:	4620      	mov	r0, r4
 80167b6:	f001 f8a1 	bl	80178fc <_fflush_r>
 80167ba:	68e1      	ldr	r1, [r4, #12]
 80167bc:	4b06      	ldr	r3, [pc, #24]	@ (80167d8 <cleanup_stdio+0x3c>)
 80167be:	4299      	cmp	r1, r3
 80167c0:	d004      	beq.n	80167cc <cleanup_stdio+0x30>
 80167c2:	4620      	mov	r0, r4
 80167c4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80167c8:	f001 b898 	b.w	80178fc <_fflush_r>
 80167cc:	bd10      	pop	{r4, pc}
 80167ce:	bf00      	nop
 80167d0:	24007f58 	.word	0x24007f58
 80167d4:	24007fc0 	.word	0x24007fc0
 80167d8:	24008028 	.word	0x24008028

080167dc <global_stdio_init.part.0>:
 80167dc:	b510      	push	{r4, lr}
 80167de:	4b0b      	ldr	r3, [pc, #44]	@ (801680c <global_stdio_init.part.0+0x30>)
 80167e0:	4c0b      	ldr	r4, [pc, #44]	@ (8016810 <global_stdio_init.part.0+0x34>)
 80167e2:	4a0c      	ldr	r2, [pc, #48]	@ (8016814 <global_stdio_init.part.0+0x38>)
 80167e4:	601a      	str	r2, [r3, #0]
 80167e6:	4620      	mov	r0, r4
 80167e8:	2200      	movs	r2, #0
 80167ea:	2104      	movs	r1, #4
 80167ec:	f7ff ff94 	bl	8016718 <std>
 80167f0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80167f4:	2201      	movs	r2, #1
 80167f6:	2109      	movs	r1, #9
 80167f8:	f7ff ff8e 	bl	8016718 <std>
 80167fc:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8016800:	2202      	movs	r2, #2
 8016802:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8016806:	2112      	movs	r1, #18
 8016808:	f7ff bf86 	b.w	8016718 <std>
 801680c:	24008090 	.word	0x24008090
 8016810:	24007f58 	.word	0x24007f58
 8016814:	08016785 	.word	0x08016785

08016818 <__sfp_lock_acquire>:
 8016818:	4801      	ldr	r0, [pc, #4]	@ (8016820 <__sfp_lock_acquire+0x8>)
 801681a:	f000 ba96 	b.w	8016d4a <__retarget_lock_acquire_recursive>
 801681e:	bf00      	nop
 8016820:	24008099 	.word	0x24008099

08016824 <__sfp_lock_release>:
 8016824:	4801      	ldr	r0, [pc, #4]	@ (801682c <__sfp_lock_release+0x8>)
 8016826:	f000 ba91 	b.w	8016d4c <__retarget_lock_release_recursive>
 801682a:	bf00      	nop
 801682c:	24008099 	.word	0x24008099

08016830 <__sinit>:
 8016830:	b510      	push	{r4, lr}
 8016832:	4604      	mov	r4, r0
 8016834:	f7ff fff0 	bl	8016818 <__sfp_lock_acquire>
 8016838:	6a23      	ldr	r3, [r4, #32]
 801683a:	b11b      	cbz	r3, 8016844 <__sinit+0x14>
 801683c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8016840:	f7ff bff0 	b.w	8016824 <__sfp_lock_release>
 8016844:	4b04      	ldr	r3, [pc, #16]	@ (8016858 <__sinit+0x28>)
 8016846:	6223      	str	r3, [r4, #32]
 8016848:	4b04      	ldr	r3, [pc, #16]	@ (801685c <__sinit+0x2c>)
 801684a:	681b      	ldr	r3, [r3, #0]
 801684c:	2b00      	cmp	r3, #0
 801684e:	d1f5      	bne.n	801683c <__sinit+0xc>
 8016850:	f7ff ffc4 	bl	80167dc <global_stdio_init.part.0>
 8016854:	e7f2      	b.n	801683c <__sinit+0xc>
 8016856:	bf00      	nop
 8016858:	0801679d 	.word	0x0801679d
 801685c:	24008090 	.word	0x24008090

08016860 <_fwalk_sglue>:
 8016860:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8016864:	4607      	mov	r7, r0
 8016866:	4688      	mov	r8, r1
 8016868:	4614      	mov	r4, r2
 801686a:	2600      	movs	r6, #0
 801686c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8016870:	f1b9 0901 	subs.w	r9, r9, #1
 8016874:	d505      	bpl.n	8016882 <_fwalk_sglue+0x22>
 8016876:	6824      	ldr	r4, [r4, #0]
 8016878:	2c00      	cmp	r4, #0
 801687a:	d1f7      	bne.n	801686c <_fwalk_sglue+0xc>
 801687c:	4630      	mov	r0, r6
 801687e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8016882:	89ab      	ldrh	r3, [r5, #12]
 8016884:	2b01      	cmp	r3, #1
 8016886:	d907      	bls.n	8016898 <_fwalk_sglue+0x38>
 8016888:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 801688c:	3301      	adds	r3, #1
 801688e:	d003      	beq.n	8016898 <_fwalk_sglue+0x38>
 8016890:	4629      	mov	r1, r5
 8016892:	4638      	mov	r0, r7
 8016894:	47c0      	blx	r8
 8016896:	4306      	orrs	r6, r0
 8016898:	3568      	adds	r5, #104	@ 0x68
 801689a:	e7e9      	b.n	8016870 <_fwalk_sglue+0x10>

0801689c <iprintf>:
 801689c:	b40f      	push	{r0, r1, r2, r3}
 801689e:	b507      	push	{r0, r1, r2, lr}
 80168a0:	4906      	ldr	r1, [pc, #24]	@ (80168bc <iprintf+0x20>)
 80168a2:	ab04      	add	r3, sp, #16
 80168a4:	6808      	ldr	r0, [r1, #0]
 80168a6:	f853 2b04 	ldr.w	r2, [r3], #4
 80168aa:	6881      	ldr	r1, [r0, #8]
 80168ac:	9301      	str	r3, [sp, #4]
 80168ae:	f000 fcfd 	bl	80172ac <_vfiprintf_r>
 80168b2:	b003      	add	sp, #12
 80168b4:	f85d eb04 	ldr.w	lr, [sp], #4
 80168b8:	b004      	add	sp, #16
 80168ba:	4770      	bx	lr
 80168bc:	240000d4 	.word	0x240000d4

080168c0 <_puts_r>:
 80168c0:	6a03      	ldr	r3, [r0, #32]
 80168c2:	b570      	push	{r4, r5, r6, lr}
 80168c4:	6884      	ldr	r4, [r0, #8]
 80168c6:	4605      	mov	r5, r0
 80168c8:	460e      	mov	r6, r1
 80168ca:	b90b      	cbnz	r3, 80168d0 <_puts_r+0x10>
 80168cc:	f7ff ffb0 	bl	8016830 <__sinit>
 80168d0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80168d2:	07db      	lsls	r3, r3, #31
 80168d4:	d405      	bmi.n	80168e2 <_puts_r+0x22>
 80168d6:	89a3      	ldrh	r3, [r4, #12]
 80168d8:	0598      	lsls	r0, r3, #22
 80168da:	d402      	bmi.n	80168e2 <_puts_r+0x22>
 80168dc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80168de:	f000 fa34 	bl	8016d4a <__retarget_lock_acquire_recursive>
 80168e2:	89a3      	ldrh	r3, [r4, #12]
 80168e4:	0719      	lsls	r1, r3, #28
 80168e6:	d502      	bpl.n	80168ee <_puts_r+0x2e>
 80168e8:	6923      	ldr	r3, [r4, #16]
 80168ea:	2b00      	cmp	r3, #0
 80168ec:	d135      	bne.n	801695a <_puts_r+0x9a>
 80168ee:	4621      	mov	r1, r4
 80168f0:	4628      	mov	r0, r5
 80168f2:	f000 f937 	bl	8016b64 <__swsetup_r>
 80168f6:	b380      	cbz	r0, 801695a <_puts_r+0x9a>
 80168f8:	f04f 35ff 	mov.w	r5, #4294967295
 80168fc:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80168fe:	07da      	lsls	r2, r3, #31
 8016900:	d405      	bmi.n	801690e <_puts_r+0x4e>
 8016902:	89a3      	ldrh	r3, [r4, #12]
 8016904:	059b      	lsls	r3, r3, #22
 8016906:	d402      	bmi.n	801690e <_puts_r+0x4e>
 8016908:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801690a:	f000 fa1f 	bl	8016d4c <__retarget_lock_release_recursive>
 801690e:	4628      	mov	r0, r5
 8016910:	bd70      	pop	{r4, r5, r6, pc}
 8016912:	2b00      	cmp	r3, #0
 8016914:	da04      	bge.n	8016920 <_puts_r+0x60>
 8016916:	69a2      	ldr	r2, [r4, #24]
 8016918:	429a      	cmp	r2, r3
 801691a:	dc17      	bgt.n	801694c <_puts_r+0x8c>
 801691c:	290a      	cmp	r1, #10
 801691e:	d015      	beq.n	801694c <_puts_r+0x8c>
 8016920:	6823      	ldr	r3, [r4, #0]
 8016922:	1c5a      	adds	r2, r3, #1
 8016924:	6022      	str	r2, [r4, #0]
 8016926:	7019      	strb	r1, [r3, #0]
 8016928:	68a3      	ldr	r3, [r4, #8]
 801692a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 801692e:	3b01      	subs	r3, #1
 8016930:	60a3      	str	r3, [r4, #8]
 8016932:	2900      	cmp	r1, #0
 8016934:	d1ed      	bne.n	8016912 <_puts_r+0x52>
 8016936:	2b00      	cmp	r3, #0
 8016938:	da11      	bge.n	801695e <_puts_r+0x9e>
 801693a:	4622      	mov	r2, r4
 801693c:	210a      	movs	r1, #10
 801693e:	4628      	mov	r0, r5
 8016940:	f000 f8d2 	bl	8016ae8 <__swbuf_r>
 8016944:	3001      	adds	r0, #1
 8016946:	d0d7      	beq.n	80168f8 <_puts_r+0x38>
 8016948:	250a      	movs	r5, #10
 801694a:	e7d7      	b.n	80168fc <_puts_r+0x3c>
 801694c:	4622      	mov	r2, r4
 801694e:	4628      	mov	r0, r5
 8016950:	f000 f8ca 	bl	8016ae8 <__swbuf_r>
 8016954:	3001      	adds	r0, #1
 8016956:	d1e7      	bne.n	8016928 <_puts_r+0x68>
 8016958:	e7ce      	b.n	80168f8 <_puts_r+0x38>
 801695a:	3e01      	subs	r6, #1
 801695c:	e7e4      	b.n	8016928 <_puts_r+0x68>
 801695e:	6823      	ldr	r3, [r4, #0]
 8016960:	1c5a      	adds	r2, r3, #1
 8016962:	6022      	str	r2, [r4, #0]
 8016964:	220a      	movs	r2, #10
 8016966:	701a      	strb	r2, [r3, #0]
 8016968:	e7ee      	b.n	8016948 <_puts_r+0x88>
	...

0801696c <puts>:
 801696c:	4b02      	ldr	r3, [pc, #8]	@ (8016978 <puts+0xc>)
 801696e:	4601      	mov	r1, r0
 8016970:	6818      	ldr	r0, [r3, #0]
 8016972:	f7ff bfa5 	b.w	80168c0 <_puts_r>
 8016976:	bf00      	nop
 8016978:	240000d4 	.word	0x240000d4

0801697c <sniprintf>:
 801697c:	b40c      	push	{r2, r3}
 801697e:	b530      	push	{r4, r5, lr}
 8016980:	4b18      	ldr	r3, [pc, #96]	@ (80169e4 <sniprintf+0x68>)
 8016982:	1e0c      	subs	r4, r1, #0
 8016984:	681d      	ldr	r5, [r3, #0]
 8016986:	b09d      	sub	sp, #116	@ 0x74
 8016988:	da08      	bge.n	801699c <sniprintf+0x20>
 801698a:	238b      	movs	r3, #139	@ 0x8b
 801698c:	602b      	str	r3, [r5, #0]
 801698e:	f04f 30ff 	mov.w	r0, #4294967295
 8016992:	b01d      	add	sp, #116	@ 0x74
 8016994:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8016998:	b002      	add	sp, #8
 801699a:	4770      	bx	lr
 801699c:	f44f 7302 	mov.w	r3, #520	@ 0x208
 80169a0:	f8ad 3014 	strh.w	r3, [sp, #20]
 80169a4:	f04f 0300 	mov.w	r3, #0
 80169a8:	931b      	str	r3, [sp, #108]	@ 0x6c
 80169aa:	bf14      	ite	ne
 80169ac:	f104 33ff 	addne.w	r3, r4, #4294967295
 80169b0:	4623      	moveq	r3, r4
 80169b2:	9304      	str	r3, [sp, #16]
 80169b4:	9307      	str	r3, [sp, #28]
 80169b6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80169ba:	9002      	str	r0, [sp, #8]
 80169bc:	9006      	str	r0, [sp, #24]
 80169be:	f8ad 3016 	strh.w	r3, [sp, #22]
 80169c2:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80169c4:	ab21      	add	r3, sp, #132	@ 0x84
 80169c6:	a902      	add	r1, sp, #8
 80169c8:	4628      	mov	r0, r5
 80169ca:	9301      	str	r3, [sp, #4]
 80169cc:	f000 fb48 	bl	8017060 <_svfiprintf_r>
 80169d0:	1c43      	adds	r3, r0, #1
 80169d2:	bfbc      	itt	lt
 80169d4:	238b      	movlt	r3, #139	@ 0x8b
 80169d6:	602b      	strlt	r3, [r5, #0]
 80169d8:	2c00      	cmp	r4, #0
 80169da:	d0da      	beq.n	8016992 <sniprintf+0x16>
 80169dc:	9b02      	ldr	r3, [sp, #8]
 80169de:	2200      	movs	r2, #0
 80169e0:	701a      	strb	r2, [r3, #0]
 80169e2:	e7d6      	b.n	8016992 <sniprintf+0x16>
 80169e4:	240000d4 	.word	0x240000d4

080169e8 <__sread>:
 80169e8:	b510      	push	{r4, lr}
 80169ea:	460c      	mov	r4, r1
 80169ec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80169f0:	f000 f962 	bl	8016cb8 <_read_r>
 80169f4:	2800      	cmp	r0, #0
 80169f6:	bfab      	itete	ge
 80169f8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80169fa:	89a3      	ldrhlt	r3, [r4, #12]
 80169fc:	181b      	addge	r3, r3, r0
 80169fe:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8016a02:	bfac      	ite	ge
 8016a04:	6563      	strge	r3, [r4, #84]	@ 0x54
 8016a06:	81a3      	strhlt	r3, [r4, #12]
 8016a08:	bd10      	pop	{r4, pc}

08016a0a <__swrite>:
 8016a0a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016a0e:	461f      	mov	r7, r3
 8016a10:	898b      	ldrh	r3, [r1, #12]
 8016a12:	05db      	lsls	r3, r3, #23
 8016a14:	4605      	mov	r5, r0
 8016a16:	460c      	mov	r4, r1
 8016a18:	4616      	mov	r6, r2
 8016a1a:	d505      	bpl.n	8016a28 <__swrite+0x1e>
 8016a1c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8016a20:	2302      	movs	r3, #2
 8016a22:	2200      	movs	r2, #0
 8016a24:	f000 f936 	bl	8016c94 <_lseek_r>
 8016a28:	89a3      	ldrh	r3, [r4, #12]
 8016a2a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8016a2e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8016a32:	81a3      	strh	r3, [r4, #12]
 8016a34:	4632      	mov	r2, r6
 8016a36:	463b      	mov	r3, r7
 8016a38:	4628      	mov	r0, r5
 8016a3a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8016a3e:	f000 b94d 	b.w	8016cdc <_write_r>

08016a42 <__sseek>:
 8016a42:	b510      	push	{r4, lr}
 8016a44:	460c      	mov	r4, r1
 8016a46:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8016a4a:	f000 f923 	bl	8016c94 <_lseek_r>
 8016a4e:	1c43      	adds	r3, r0, #1
 8016a50:	89a3      	ldrh	r3, [r4, #12]
 8016a52:	bf15      	itete	ne
 8016a54:	6560      	strne	r0, [r4, #84]	@ 0x54
 8016a56:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8016a5a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8016a5e:	81a3      	strheq	r3, [r4, #12]
 8016a60:	bf18      	it	ne
 8016a62:	81a3      	strhne	r3, [r4, #12]
 8016a64:	bd10      	pop	{r4, pc}

08016a66 <__sclose>:
 8016a66:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8016a6a:	f000 b903 	b.w	8016c74 <_close_r>

08016a6e <_vsniprintf_r>:
 8016a6e:	b530      	push	{r4, r5, lr}
 8016a70:	4614      	mov	r4, r2
 8016a72:	2c00      	cmp	r4, #0
 8016a74:	b09b      	sub	sp, #108	@ 0x6c
 8016a76:	4605      	mov	r5, r0
 8016a78:	461a      	mov	r2, r3
 8016a7a:	da05      	bge.n	8016a88 <_vsniprintf_r+0x1a>
 8016a7c:	238b      	movs	r3, #139	@ 0x8b
 8016a7e:	6003      	str	r3, [r0, #0]
 8016a80:	f04f 30ff 	mov.w	r0, #4294967295
 8016a84:	b01b      	add	sp, #108	@ 0x6c
 8016a86:	bd30      	pop	{r4, r5, pc}
 8016a88:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8016a8c:	f8ad 300c 	strh.w	r3, [sp, #12]
 8016a90:	f04f 0300 	mov.w	r3, #0
 8016a94:	9319      	str	r3, [sp, #100]	@ 0x64
 8016a96:	bf14      	ite	ne
 8016a98:	f104 33ff 	addne.w	r3, r4, #4294967295
 8016a9c:	4623      	moveq	r3, r4
 8016a9e:	9302      	str	r3, [sp, #8]
 8016aa0:	9305      	str	r3, [sp, #20]
 8016aa2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8016aa6:	9100      	str	r1, [sp, #0]
 8016aa8:	9104      	str	r1, [sp, #16]
 8016aaa:	f8ad 300e 	strh.w	r3, [sp, #14]
 8016aae:	4669      	mov	r1, sp
 8016ab0:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 8016ab2:	f000 fad5 	bl	8017060 <_svfiprintf_r>
 8016ab6:	1c43      	adds	r3, r0, #1
 8016ab8:	bfbc      	itt	lt
 8016aba:	238b      	movlt	r3, #139	@ 0x8b
 8016abc:	602b      	strlt	r3, [r5, #0]
 8016abe:	2c00      	cmp	r4, #0
 8016ac0:	d0e0      	beq.n	8016a84 <_vsniprintf_r+0x16>
 8016ac2:	9b00      	ldr	r3, [sp, #0]
 8016ac4:	2200      	movs	r2, #0
 8016ac6:	701a      	strb	r2, [r3, #0]
 8016ac8:	e7dc      	b.n	8016a84 <_vsniprintf_r+0x16>
	...

08016acc <vsniprintf>:
 8016acc:	b507      	push	{r0, r1, r2, lr}
 8016ace:	9300      	str	r3, [sp, #0]
 8016ad0:	4613      	mov	r3, r2
 8016ad2:	460a      	mov	r2, r1
 8016ad4:	4601      	mov	r1, r0
 8016ad6:	4803      	ldr	r0, [pc, #12]	@ (8016ae4 <vsniprintf+0x18>)
 8016ad8:	6800      	ldr	r0, [r0, #0]
 8016ada:	f7ff ffc8 	bl	8016a6e <_vsniprintf_r>
 8016ade:	b003      	add	sp, #12
 8016ae0:	f85d fb04 	ldr.w	pc, [sp], #4
 8016ae4:	240000d4 	.word	0x240000d4

08016ae8 <__swbuf_r>:
 8016ae8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8016aea:	460e      	mov	r6, r1
 8016aec:	4614      	mov	r4, r2
 8016aee:	4605      	mov	r5, r0
 8016af0:	b118      	cbz	r0, 8016afa <__swbuf_r+0x12>
 8016af2:	6a03      	ldr	r3, [r0, #32]
 8016af4:	b90b      	cbnz	r3, 8016afa <__swbuf_r+0x12>
 8016af6:	f7ff fe9b 	bl	8016830 <__sinit>
 8016afa:	69a3      	ldr	r3, [r4, #24]
 8016afc:	60a3      	str	r3, [r4, #8]
 8016afe:	89a3      	ldrh	r3, [r4, #12]
 8016b00:	071a      	lsls	r2, r3, #28
 8016b02:	d501      	bpl.n	8016b08 <__swbuf_r+0x20>
 8016b04:	6923      	ldr	r3, [r4, #16]
 8016b06:	b943      	cbnz	r3, 8016b1a <__swbuf_r+0x32>
 8016b08:	4621      	mov	r1, r4
 8016b0a:	4628      	mov	r0, r5
 8016b0c:	f000 f82a 	bl	8016b64 <__swsetup_r>
 8016b10:	b118      	cbz	r0, 8016b1a <__swbuf_r+0x32>
 8016b12:	f04f 37ff 	mov.w	r7, #4294967295
 8016b16:	4638      	mov	r0, r7
 8016b18:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8016b1a:	6823      	ldr	r3, [r4, #0]
 8016b1c:	6922      	ldr	r2, [r4, #16]
 8016b1e:	1a98      	subs	r0, r3, r2
 8016b20:	6963      	ldr	r3, [r4, #20]
 8016b22:	b2f6      	uxtb	r6, r6
 8016b24:	4283      	cmp	r3, r0
 8016b26:	4637      	mov	r7, r6
 8016b28:	dc05      	bgt.n	8016b36 <__swbuf_r+0x4e>
 8016b2a:	4621      	mov	r1, r4
 8016b2c:	4628      	mov	r0, r5
 8016b2e:	f000 fee5 	bl	80178fc <_fflush_r>
 8016b32:	2800      	cmp	r0, #0
 8016b34:	d1ed      	bne.n	8016b12 <__swbuf_r+0x2a>
 8016b36:	68a3      	ldr	r3, [r4, #8]
 8016b38:	3b01      	subs	r3, #1
 8016b3a:	60a3      	str	r3, [r4, #8]
 8016b3c:	6823      	ldr	r3, [r4, #0]
 8016b3e:	1c5a      	adds	r2, r3, #1
 8016b40:	6022      	str	r2, [r4, #0]
 8016b42:	701e      	strb	r6, [r3, #0]
 8016b44:	6962      	ldr	r2, [r4, #20]
 8016b46:	1c43      	adds	r3, r0, #1
 8016b48:	429a      	cmp	r2, r3
 8016b4a:	d004      	beq.n	8016b56 <__swbuf_r+0x6e>
 8016b4c:	89a3      	ldrh	r3, [r4, #12]
 8016b4e:	07db      	lsls	r3, r3, #31
 8016b50:	d5e1      	bpl.n	8016b16 <__swbuf_r+0x2e>
 8016b52:	2e0a      	cmp	r6, #10
 8016b54:	d1df      	bne.n	8016b16 <__swbuf_r+0x2e>
 8016b56:	4621      	mov	r1, r4
 8016b58:	4628      	mov	r0, r5
 8016b5a:	f000 fecf 	bl	80178fc <_fflush_r>
 8016b5e:	2800      	cmp	r0, #0
 8016b60:	d0d9      	beq.n	8016b16 <__swbuf_r+0x2e>
 8016b62:	e7d6      	b.n	8016b12 <__swbuf_r+0x2a>

08016b64 <__swsetup_r>:
 8016b64:	b538      	push	{r3, r4, r5, lr}
 8016b66:	4b29      	ldr	r3, [pc, #164]	@ (8016c0c <__swsetup_r+0xa8>)
 8016b68:	4605      	mov	r5, r0
 8016b6a:	6818      	ldr	r0, [r3, #0]
 8016b6c:	460c      	mov	r4, r1
 8016b6e:	b118      	cbz	r0, 8016b78 <__swsetup_r+0x14>
 8016b70:	6a03      	ldr	r3, [r0, #32]
 8016b72:	b90b      	cbnz	r3, 8016b78 <__swsetup_r+0x14>
 8016b74:	f7ff fe5c 	bl	8016830 <__sinit>
 8016b78:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8016b7c:	0719      	lsls	r1, r3, #28
 8016b7e:	d422      	bmi.n	8016bc6 <__swsetup_r+0x62>
 8016b80:	06da      	lsls	r2, r3, #27
 8016b82:	d407      	bmi.n	8016b94 <__swsetup_r+0x30>
 8016b84:	2209      	movs	r2, #9
 8016b86:	602a      	str	r2, [r5, #0]
 8016b88:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8016b8c:	81a3      	strh	r3, [r4, #12]
 8016b8e:	f04f 30ff 	mov.w	r0, #4294967295
 8016b92:	e033      	b.n	8016bfc <__swsetup_r+0x98>
 8016b94:	0758      	lsls	r0, r3, #29
 8016b96:	d512      	bpl.n	8016bbe <__swsetup_r+0x5a>
 8016b98:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8016b9a:	b141      	cbz	r1, 8016bae <__swsetup_r+0x4a>
 8016b9c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8016ba0:	4299      	cmp	r1, r3
 8016ba2:	d002      	beq.n	8016baa <__swsetup_r+0x46>
 8016ba4:	4628      	mov	r0, r5
 8016ba6:	f000 f8ff 	bl	8016da8 <_free_r>
 8016baa:	2300      	movs	r3, #0
 8016bac:	6363      	str	r3, [r4, #52]	@ 0x34
 8016bae:	89a3      	ldrh	r3, [r4, #12]
 8016bb0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8016bb4:	81a3      	strh	r3, [r4, #12]
 8016bb6:	2300      	movs	r3, #0
 8016bb8:	6063      	str	r3, [r4, #4]
 8016bba:	6923      	ldr	r3, [r4, #16]
 8016bbc:	6023      	str	r3, [r4, #0]
 8016bbe:	89a3      	ldrh	r3, [r4, #12]
 8016bc0:	f043 0308 	orr.w	r3, r3, #8
 8016bc4:	81a3      	strh	r3, [r4, #12]
 8016bc6:	6923      	ldr	r3, [r4, #16]
 8016bc8:	b94b      	cbnz	r3, 8016bde <__swsetup_r+0x7a>
 8016bca:	89a3      	ldrh	r3, [r4, #12]
 8016bcc:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8016bd0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8016bd4:	d003      	beq.n	8016bde <__swsetup_r+0x7a>
 8016bd6:	4621      	mov	r1, r4
 8016bd8:	4628      	mov	r0, r5
 8016bda:	f000 feef 	bl	80179bc <__smakebuf_r>
 8016bde:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8016be2:	f013 0201 	ands.w	r2, r3, #1
 8016be6:	d00a      	beq.n	8016bfe <__swsetup_r+0x9a>
 8016be8:	2200      	movs	r2, #0
 8016bea:	60a2      	str	r2, [r4, #8]
 8016bec:	6962      	ldr	r2, [r4, #20]
 8016bee:	4252      	negs	r2, r2
 8016bf0:	61a2      	str	r2, [r4, #24]
 8016bf2:	6922      	ldr	r2, [r4, #16]
 8016bf4:	b942      	cbnz	r2, 8016c08 <__swsetup_r+0xa4>
 8016bf6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8016bfa:	d1c5      	bne.n	8016b88 <__swsetup_r+0x24>
 8016bfc:	bd38      	pop	{r3, r4, r5, pc}
 8016bfe:	0799      	lsls	r1, r3, #30
 8016c00:	bf58      	it	pl
 8016c02:	6962      	ldrpl	r2, [r4, #20]
 8016c04:	60a2      	str	r2, [r4, #8]
 8016c06:	e7f4      	b.n	8016bf2 <__swsetup_r+0x8e>
 8016c08:	2000      	movs	r0, #0
 8016c0a:	e7f7      	b.n	8016bfc <__swsetup_r+0x98>
 8016c0c:	240000d4 	.word	0x240000d4

08016c10 <memcmp>:
 8016c10:	b510      	push	{r4, lr}
 8016c12:	3901      	subs	r1, #1
 8016c14:	4402      	add	r2, r0
 8016c16:	4290      	cmp	r0, r2
 8016c18:	d101      	bne.n	8016c1e <memcmp+0xe>
 8016c1a:	2000      	movs	r0, #0
 8016c1c:	e005      	b.n	8016c2a <memcmp+0x1a>
 8016c1e:	7803      	ldrb	r3, [r0, #0]
 8016c20:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8016c24:	42a3      	cmp	r3, r4
 8016c26:	d001      	beq.n	8016c2c <memcmp+0x1c>
 8016c28:	1b18      	subs	r0, r3, r4
 8016c2a:	bd10      	pop	{r4, pc}
 8016c2c:	3001      	adds	r0, #1
 8016c2e:	e7f2      	b.n	8016c16 <memcmp+0x6>

08016c30 <memmove>:
 8016c30:	4288      	cmp	r0, r1
 8016c32:	b510      	push	{r4, lr}
 8016c34:	eb01 0402 	add.w	r4, r1, r2
 8016c38:	d902      	bls.n	8016c40 <memmove+0x10>
 8016c3a:	4284      	cmp	r4, r0
 8016c3c:	4623      	mov	r3, r4
 8016c3e:	d807      	bhi.n	8016c50 <memmove+0x20>
 8016c40:	1e43      	subs	r3, r0, #1
 8016c42:	42a1      	cmp	r1, r4
 8016c44:	d008      	beq.n	8016c58 <memmove+0x28>
 8016c46:	f811 2b01 	ldrb.w	r2, [r1], #1
 8016c4a:	f803 2f01 	strb.w	r2, [r3, #1]!
 8016c4e:	e7f8      	b.n	8016c42 <memmove+0x12>
 8016c50:	4402      	add	r2, r0
 8016c52:	4601      	mov	r1, r0
 8016c54:	428a      	cmp	r2, r1
 8016c56:	d100      	bne.n	8016c5a <memmove+0x2a>
 8016c58:	bd10      	pop	{r4, pc}
 8016c5a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8016c5e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8016c62:	e7f7      	b.n	8016c54 <memmove+0x24>

08016c64 <memset>:
 8016c64:	4402      	add	r2, r0
 8016c66:	4603      	mov	r3, r0
 8016c68:	4293      	cmp	r3, r2
 8016c6a:	d100      	bne.n	8016c6e <memset+0xa>
 8016c6c:	4770      	bx	lr
 8016c6e:	f803 1b01 	strb.w	r1, [r3], #1
 8016c72:	e7f9      	b.n	8016c68 <memset+0x4>

08016c74 <_close_r>:
 8016c74:	b538      	push	{r3, r4, r5, lr}
 8016c76:	4d06      	ldr	r5, [pc, #24]	@ (8016c90 <_close_r+0x1c>)
 8016c78:	2300      	movs	r3, #0
 8016c7a:	4604      	mov	r4, r0
 8016c7c:	4608      	mov	r0, r1
 8016c7e:	602b      	str	r3, [r5, #0]
 8016c80:	f7ea f8a2 	bl	8000dc8 <_close>
 8016c84:	1c43      	adds	r3, r0, #1
 8016c86:	d102      	bne.n	8016c8e <_close_r+0x1a>
 8016c88:	682b      	ldr	r3, [r5, #0]
 8016c8a:	b103      	cbz	r3, 8016c8e <_close_r+0x1a>
 8016c8c:	6023      	str	r3, [r4, #0]
 8016c8e:	bd38      	pop	{r3, r4, r5, pc}
 8016c90:	24008094 	.word	0x24008094

08016c94 <_lseek_r>:
 8016c94:	b538      	push	{r3, r4, r5, lr}
 8016c96:	4d07      	ldr	r5, [pc, #28]	@ (8016cb4 <_lseek_r+0x20>)
 8016c98:	4604      	mov	r4, r0
 8016c9a:	4608      	mov	r0, r1
 8016c9c:	4611      	mov	r1, r2
 8016c9e:	2200      	movs	r2, #0
 8016ca0:	602a      	str	r2, [r5, #0]
 8016ca2:	461a      	mov	r2, r3
 8016ca4:	f7ea f8b7 	bl	8000e16 <_lseek>
 8016ca8:	1c43      	adds	r3, r0, #1
 8016caa:	d102      	bne.n	8016cb2 <_lseek_r+0x1e>
 8016cac:	682b      	ldr	r3, [r5, #0]
 8016cae:	b103      	cbz	r3, 8016cb2 <_lseek_r+0x1e>
 8016cb0:	6023      	str	r3, [r4, #0]
 8016cb2:	bd38      	pop	{r3, r4, r5, pc}
 8016cb4:	24008094 	.word	0x24008094

08016cb8 <_read_r>:
 8016cb8:	b538      	push	{r3, r4, r5, lr}
 8016cba:	4d07      	ldr	r5, [pc, #28]	@ (8016cd8 <_read_r+0x20>)
 8016cbc:	4604      	mov	r4, r0
 8016cbe:	4608      	mov	r0, r1
 8016cc0:	4611      	mov	r1, r2
 8016cc2:	2200      	movs	r2, #0
 8016cc4:	602a      	str	r2, [r5, #0]
 8016cc6:	461a      	mov	r2, r3
 8016cc8:	f7ea f845 	bl	8000d56 <_read>
 8016ccc:	1c43      	adds	r3, r0, #1
 8016cce:	d102      	bne.n	8016cd6 <_read_r+0x1e>
 8016cd0:	682b      	ldr	r3, [r5, #0]
 8016cd2:	b103      	cbz	r3, 8016cd6 <_read_r+0x1e>
 8016cd4:	6023      	str	r3, [r4, #0]
 8016cd6:	bd38      	pop	{r3, r4, r5, pc}
 8016cd8:	24008094 	.word	0x24008094

08016cdc <_write_r>:
 8016cdc:	b538      	push	{r3, r4, r5, lr}
 8016cde:	4d07      	ldr	r5, [pc, #28]	@ (8016cfc <_write_r+0x20>)
 8016ce0:	4604      	mov	r4, r0
 8016ce2:	4608      	mov	r0, r1
 8016ce4:	4611      	mov	r1, r2
 8016ce6:	2200      	movs	r2, #0
 8016ce8:	602a      	str	r2, [r5, #0]
 8016cea:	461a      	mov	r2, r3
 8016cec:	f7ea f850 	bl	8000d90 <_write>
 8016cf0:	1c43      	adds	r3, r0, #1
 8016cf2:	d102      	bne.n	8016cfa <_write_r+0x1e>
 8016cf4:	682b      	ldr	r3, [r5, #0]
 8016cf6:	b103      	cbz	r3, 8016cfa <_write_r+0x1e>
 8016cf8:	6023      	str	r3, [r4, #0]
 8016cfa:	bd38      	pop	{r3, r4, r5, pc}
 8016cfc:	24008094 	.word	0x24008094

08016d00 <__libc_init_array>:
 8016d00:	b570      	push	{r4, r5, r6, lr}
 8016d02:	4d0d      	ldr	r5, [pc, #52]	@ (8016d38 <__libc_init_array+0x38>)
 8016d04:	4c0d      	ldr	r4, [pc, #52]	@ (8016d3c <__libc_init_array+0x3c>)
 8016d06:	1b64      	subs	r4, r4, r5
 8016d08:	10a4      	asrs	r4, r4, #2
 8016d0a:	2600      	movs	r6, #0
 8016d0c:	42a6      	cmp	r6, r4
 8016d0e:	d109      	bne.n	8016d24 <__libc_init_array+0x24>
 8016d10:	4d0b      	ldr	r5, [pc, #44]	@ (8016d40 <__libc_init_array+0x40>)
 8016d12:	4c0c      	ldr	r4, [pc, #48]	@ (8016d44 <__libc_init_array+0x44>)
 8016d14:	f000 ff42 	bl	8017b9c <_init>
 8016d18:	1b64      	subs	r4, r4, r5
 8016d1a:	10a4      	asrs	r4, r4, #2
 8016d1c:	2600      	movs	r6, #0
 8016d1e:	42a6      	cmp	r6, r4
 8016d20:	d105      	bne.n	8016d2e <__libc_init_array+0x2e>
 8016d22:	bd70      	pop	{r4, r5, r6, pc}
 8016d24:	f855 3b04 	ldr.w	r3, [r5], #4
 8016d28:	4798      	blx	r3
 8016d2a:	3601      	adds	r6, #1
 8016d2c:	e7ee      	b.n	8016d0c <__libc_init_array+0xc>
 8016d2e:	f855 3b04 	ldr.w	r3, [r5], #4
 8016d32:	4798      	blx	r3
 8016d34:	3601      	adds	r6, #1
 8016d36:	e7f2      	b.n	8016d1e <__libc_init_array+0x1e>
 8016d38:	0801ac9c 	.word	0x0801ac9c
 8016d3c:	0801ac9c 	.word	0x0801ac9c
 8016d40:	0801ac9c 	.word	0x0801ac9c
 8016d44:	0801aca0 	.word	0x0801aca0

08016d48 <__retarget_lock_init_recursive>:
 8016d48:	4770      	bx	lr

08016d4a <__retarget_lock_acquire_recursive>:
 8016d4a:	4770      	bx	lr

08016d4c <__retarget_lock_release_recursive>:
 8016d4c:	4770      	bx	lr

08016d4e <memcpy>:
 8016d4e:	440a      	add	r2, r1
 8016d50:	4291      	cmp	r1, r2
 8016d52:	f100 33ff 	add.w	r3, r0, #4294967295
 8016d56:	d100      	bne.n	8016d5a <memcpy+0xc>
 8016d58:	4770      	bx	lr
 8016d5a:	b510      	push	{r4, lr}
 8016d5c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8016d60:	f803 4f01 	strb.w	r4, [r3, #1]!
 8016d64:	4291      	cmp	r1, r2
 8016d66:	d1f9      	bne.n	8016d5c <memcpy+0xe>
 8016d68:	bd10      	pop	{r4, pc}
	...

08016d6c <__assert_func>:
 8016d6c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8016d6e:	4614      	mov	r4, r2
 8016d70:	461a      	mov	r2, r3
 8016d72:	4b09      	ldr	r3, [pc, #36]	@ (8016d98 <__assert_func+0x2c>)
 8016d74:	681b      	ldr	r3, [r3, #0]
 8016d76:	4605      	mov	r5, r0
 8016d78:	68d8      	ldr	r0, [r3, #12]
 8016d7a:	b14c      	cbz	r4, 8016d90 <__assert_func+0x24>
 8016d7c:	4b07      	ldr	r3, [pc, #28]	@ (8016d9c <__assert_func+0x30>)
 8016d7e:	9100      	str	r1, [sp, #0]
 8016d80:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8016d84:	4906      	ldr	r1, [pc, #24]	@ (8016da0 <__assert_func+0x34>)
 8016d86:	462b      	mov	r3, r5
 8016d88:	f000 fde0 	bl	801794c <fiprintf>
 8016d8c:	f000 fe84 	bl	8017a98 <abort>
 8016d90:	4b04      	ldr	r3, [pc, #16]	@ (8016da4 <__assert_func+0x38>)
 8016d92:	461c      	mov	r4, r3
 8016d94:	e7f3      	b.n	8016d7e <__assert_func+0x12>
 8016d96:	bf00      	nop
 8016d98:	240000d4 	.word	0x240000d4
 8016d9c:	0801ab21 	.word	0x0801ab21
 8016da0:	0801ab2e 	.word	0x0801ab2e
 8016da4:	0801ab5c 	.word	0x0801ab5c

08016da8 <_free_r>:
 8016da8:	b538      	push	{r3, r4, r5, lr}
 8016daa:	4605      	mov	r5, r0
 8016dac:	2900      	cmp	r1, #0
 8016dae:	d041      	beq.n	8016e34 <_free_r+0x8c>
 8016db0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8016db4:	1f0c      	subs	r4, r1, #4
 8016db6:	2b00      	cmp	r3, #0
 8016db8:	bfb8      	it	lt
 8016dba:	18e4      	addlt	r4, r4, r3
 8016dbc:	f000 f8e8 	bl	8016f90 <__malloc_lock>
 8016dc0:	4a1d      	ldr	r2, [pc, #116]	@ (8016e38 <_free_r+0x90>)
 8016dc2:	6813      	ldr	r3, [r2, #0]
 8016dc4:	b933      	cbnz	r3, 8016dd4 <_free_r+0x2c>
 8016dc6:	6063      	str	r3, [r4, #4]
 8016dc8:	6014      	str	r4, [r2, #0]
 8016dca:	4628      	mov	r0, r5
 8016dcc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8016dd0:	f000 b8e4 	b.w	8016f9c <__malloc_unlock>
 8016dd4:	42a3      	cmp	r3, r4
 8016dd6:	d908      	bls.n	8016dea <_free_r+0x42>
 8016dd8:	6820      	ldr	r0, [r4, #0]
 8016dda:	1821      	adds	r1, r4, r0
 8016ddc:	428b      	cmp	r3, r1
 8016dde:	bf01      	itttt	eq
 8016de0:	6819      	ldreq	r1, [r3, #0]
 8016de2:	685b      	ldreq	r3, [r3, #4]
 8016de4:	1809      	addeq	r1, r1, r0
 8016de6:	6021      	streq	r1, [r4, #0]
 8016de8:	e7ed      	b.n	8016dc6 <_free_r+0x1e>
 8016dea:	461a      	mov	r2, r3
 8016dec:	685b      	ldr	r3, [r3, #4]
 8016dee:	b10b      	cbz	r3, 8016df4 <_free_r+0x4c>
 8016df0:	42a3      	cmp	r3, r4
 8016df2:	d9fa      	bls.n	8016dea <_free_r+0x42>
 8016df4:	6811      	ldr	r1, [r2, #0]
 8016df6:	1850      	adds	r0, r2, r1
 8016df8:	42a0      	cmp	r0, r4
 8016dfa:	d10b      	bne.n	8016e14 <_free_r+0x6c>
 8016dfc:	6820      	ldr	r0, [r4, #0]
 8016dfe:	4401      	add	r1, r0
 8016e00:	1850      	adds	r0, r2, r1
 8016e02:	4283      	cmp	r3, r0
 8016e04:	6011      	str	r1, [r2, #0]
 8016e06:	d1e0      	bne.n	8016dca <_free_r+0x22>
 8016e08:	6818      	ldr	r0, [r3, #0]
 8016e0a:	685b      	ldr	r3, [r3, #4]
 8016e0c:	6053      	str	r3, [r2, #4]
 8016e0e:	4408      	add	r0, r1
 8016e10:	6010      	str	r0, [r2, #0]
 8016e12:	e7da      	b.n	8016dca <_free_r+0x22>
 8016e14:	d902      	bls.n	8016e1c <_free_r+0x74>
 8016e16:	230c      	movs	r3, #12
 8016e18:	602b      	str	r3, [r5, #0]
 8016e1a:	e7d6      	b.n	8016dca <_free_r+0x22>
 8016e1c:	6820      	ldr	r0, [r4, #0]
 8016e1e:	1821      	adds	r1, r4, r0
 8016e20:	428b      	cmp	r3, r1
 8016e22:	bf04      	itt	eq
 8016e24:	6819      	ldreq	r1, [r3, #0]
 8016e26:	685b      	ldreq	r3, [r3, #4]
 8016e28:	6063      	str	r3, [r4, #4]
 8016e2a:	bf04      	itt	eq
 8016e2c:	1809      	addeq	r1, r1, r0
 8016e2e:	6021      	streq	r1, [r4, #0]
 8016e30:	6054      	str	r4, [r2, #4]
 8016e32:	e7ca      	b.n	8016dca <_free_r+0x22>
 8016e34:	bd38      	pop	{r3, r4, r5, pc}
 8016e36:	bf00      	nop
 8016e38:	240080a0 	.word	0x240080a0

08016e3c <malloc>:
 8016e3c:	4b02      	ldr	r3, [pc, #8]	@ (8016e48 <malloc+0xc>)
 8016e3e:	4601      	mov	r1, r0
 8016e40:	6818      	ldr	r0, [r3, #0]
 8016e42:	f000 b825 	b.w	8016e90 <_malloc_r>
 8016e46:	bf00      	nop
 8016e48:	240000d4 	.word	0x240000d4

08016e4c <sbrk_aligned>:
 8016e4c:	b570      	push	{r4, r5, r6, lr}
 8016e4e:	4e0f      	ldr	r6, [pc, #60]	@ (8016e8c <sbrk_aligned+0x40>)
 8016e50:	460c      	mov	r4, r1
 8016e52:	6831      	ldr	r1, [r6, #0]
 8016e54:	4605      	mov	r5, r0
 8016e56:	b911      	cbnz	r1, 8016e5e <sbrk_aligned+0x12>
 8016e58:	f000 fe0e 	bl	8017a78 <_sbrk_r>
 8016e5c:	6030      	str	r0, [r6, #0]
 8016e5e:	4621      	mov	r1, r4
 8016e60:	4628      	mov	r0, r5
 8016e62:	f000 fe09 	bl	8017a78 <_sbrk_r>
 8016e66:	1c43      	adds	r3, r0, #1
 8016e68:	d103      	bne.n	8016e72 <sbrk_aligned+0x26>
 8016e6a:	f04f 34ff 	mov.w	r4, #4294967295
 8016e6e:	4620      	mov	r0, r4
 8016e70:	bd70      	pop	{r4, r5, r6, pc}
 8016e72:	1cc4      	adds	r4, r0, #3
 8016e74:	f024 0403 	bic.w	r4, r4, #3
 8016e78:	42a0      	cmp	r0, r4
 8016e7a:	d0f8      	beq.n	8016e6e <sbrk_aligned+0x22>
 8016e7c:	1a21      	subs	r1, r4, r0
 8016e7e:	4628      	mov	r0, r5
 8016e80:	f000 fdfa 	bl	8017a78 <_sbrk_r>
 8016e84:	3001      	adds	r0, #1
 8016e86:	d1f2      	bne.n	8016e6e <sbrk_aligned+0x22>
 8016e88:	e7ef      	b.n	8016e6a <sbrk_aligned+0x1e>
 8016e8a:	bf00      	nop
 8016e8c:	2400809c 	.word	0x2400809c

08016e90 <_malloc_r>:
 8016e90:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8016e94:	1ccd      	adds	r5, r1, #3
 8016e96:	f025 0503 	bic.w	r5, r5, #3
 8016e9a:	3508      	adds	r5, #8
 8016e9c:	2d0c      	cmp	r5, #12
 8016e9e:	bf38      	it	cc
 8016ea0:	250c      	movcc	r5, #12
 8016ea2:	2d00      	cmp	r5, #0
 8016ea4:	4606      	mov	r6, r0
 8016ea6:	db01      	blt.n	8016eac <_malloc_r+0x1c>
 8016ea8:	42a9      	cmp	r1, r5
 8016eaa:	d904      	bls.n	8016eb6 <_malloc_r+0x26>
 8016eac:	230c      	movs	r3, #12
 8016eae:	6033      	str	r3, [r6, #0]
 8016eb0:	2000      	movs	r0, #0
 8016eb2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8016eb6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8016f8c <_malloc_r+0xfc>
 8016eba:	f000 f869 	bl	8016f90 <__malloc_lock>
 8016ebe:	f8d8 3000 	ldr.w	r3, [r8]
 8016ec2:	461c      	mov	r4, r3
 8016ec4:	bb44      	cbnz	r4, 8016f18 <_malloc_r+0x88>
 8016ec6:	4629      	mov	r1, r5
 8016ec8:	4630      	mov	r0, r6
 8016eca:	f7ff ffbf 	bl	8016e4c <sbrk_aligned>
 8016ece:	1c43      	adds	r3, r0, #1
 8016ed0:	4604      	mov	r4, r0
 8016ed2:	d158      	bne.n	8016f86 <_malloc_r+0xf6>
 8016ed4:	f8d8 4000 	ldr.w	r4, [r8]
 8016ed8:	4627      	mov	r7, r4
 8016eda:	2f00      	cmp	r7, #0
 8016edc:	d143      	bne.n	8016f66 <_malloc_r+0xd6>
 8016ede:	2c00      	cmp	r4, #0
 8016ee0:	d04b      	beq.n	8016f7a <_malloc_r+0xea>
 8016ee2:	6823      	ldr	r3, [r4, #0]
 8016ee4:	4639      	mov	r1, r7
 8016ee6:	4630      	mov	r0, r6
 8016ee8:	eb04 0903 	add.w	r9, r4, r3
 8016eec:	f000 fdc4 	bl	8017a78 <_sbrk_r>
 8016ef0:	4581      	cmp	r9, r0
 8016ef2:	d142      	bne.n	8016f7a <_malloc_r+0xea>
 8016ef4:	6821      	ldr	r1, [r4, #0]
 8016ef6:	1a6d      	subs	r5, r5, r1
 8016ef8:	4629      	mov	r1, r5
 8016efa:	4630      	mov	r0, r6
 8016efc:	f7ff ffa6 	bl	8016e4c <sbrk_aligned>
 8016f00:	3001      	adds	r0, #1
 8016f02:	d03a      	beq.n	8016f7a <_malloc_r+0xea>
 8016f04:	6823      	ldr	r3, [r4, #0]
 8016f06:	442b      	add	r3, r5
 8016f08:	6023      	str	r3, [r4, #0]
 8016f0a:	f8d8 3000 	ldr.w	r3, [r8]
 8016f0e:	685a      	ldr	r2, [r3, #4]
 8016f10:	bb62      	cbnz	r2, 8016f6c <_malloc_r+0xdc>
 8016f12:	f8c8 7000 	str.w	r7, [r8]
 8016f16:	e00f      	b.n	8016f38 <_malloc_r+0xa8>
 8016f18:	6822      	ldr	r2, [r4, #0]
 8016f1a:	1b52      	subs	r2, r2, r5
 8016f1c:	d420      	bmi.n	8016f60 <_malloc_r+0xd0>
 8016f1e:	2a0b      	cmp	r2, #11
 8016f20:	d917      	bls.n	8016f52 <_malloc_r+0xc2>
 8016f22:	1961      	adds	r1, r4, r5
 8016f24:	42a3      	cmp	r3, r4
 8016f26:	6025      	str	r5, [r4, #0]
 8016f28:	bf18      	it	ne
 8016f2a:	6059      	strne	r1, [r3, #4]
 8016f2c:	6863      	ldr	r3, [r4, #4]
 8016f2e:	bf08      	it	eq
 8016f30:	f8c8 1000 	streq.w	r1, [r8]
 8016f34:	5162      	str	r2, [r4, r5]
 8016f36:	604b      	str	r3, [r1, #4]
 8016f38:	4630      	mov	r0, r6
 8016f3a:	f000 f82f 	bl	8016f9c <__malloc_unlock>
 8016f3e:	f104 000b 	add.w	r0, r4, #11
 8016f42:	1d23      	adds	r3, r4, #4
 8016f44:	f020 0007 	bic.w	r0, r0, #7
 8016f48:	1ac2      	subs	r2, r0, r3
 8016f4a:	bf1c      	itt	ne
 8016f4c:	1a1b      	subne	r3, r3, r0
 8016f4e:	50a3      	strne	r3, [r4, r2]
 8016f50:	e7af      	b.n	8016eb2 <_malloc_r+0x22>
 8016f52:	6862      	ldr	r2, [r4, #4]
 8016f54:	42a3      	cmp	r3, r4
 8016f56:	bf0c      	ite	eq
 8016f58:	f8c8 2000 	streq.w	r2, [r8]
 8016f5c:	605a      	strne	r2, [r3, #4]
 8016f5e:	e7eb      	b.n	8016f38 <_malloc_r+0xa8>
 8016f60:	4623      	mov	r3, r4
 8016f62:	6864      	ldr	r4, [r4, #4]
 8016f64:	e7ae      	b.n	8016ec4 <_malloc_r+0x34>
 8016f66:	463c      	mov	r4, r7
 8016f68:	687f      	ldr	r7, [r7, #4]
 8016f6a:	e7b6      	b.n	8016eda <_malloc_r+0x4a>
 8016f6c:	461a      	mov	r2, r3
 8016f6e:	685b      	ldr	r3, [r3, #4]
 8016f70:	42a3      	cmp	r3, r4
 8016f72:	d1fb      	bne.n	8016f6c <_malloc_r+0xdc>
 8016f74:	2300      	movs	r3, #0
 8016f76:	6053      	str	r3, [r2, #4]
 8016f78:	e7de      	b.n	8016f38 <_malloc_r+0xa8>
 8016f7a:	230c      	movs	r3, #12
 8016f7c:	6033      	str	r3, [r6, #0]
 8016f7e:	4630      	mov	r0, r6
 8016f80:	f000 f80c 	bl	8016f9c <__malloc_unlock>
 8016f84:	e794      	b.n	8016eb0 <_malloc_r+0x20>
 8016f86:	6005      	str	r5, [r0, #0]
 8016f88:	e7d6      	b.n	8016f38 <_malloc_r+0xa8>
 8016f8a:	bf00      	nop
 8016f8c:	240080a0 	.word	0x240080a0

08016f90 <__malloc_lock>:
 8016f90:	4801      	ldr	r0, [pc, #4]	@ (8016f98 <__malloc_lock+0x8>)
 8016f92:	f7ff beda 	b.w	8016d4a <__retarget_lock_acquire_recursive>
 8016f96:	bf00      	nop
 8016f98:	24008098 	.word	0x24008098

08016f9c <__malloc_unlock>:
 8016f9c:	4801      	ldr	r0, [pc, #4]	@ (8016fa4 <__malloc_unlock+0x8>)
 8016f9e:	f7ff bed5 	b.w	8016d4c <__retarget_lock_release_recursive>
 8016fa2:	bf00      	nop
 8016fa4:	24008098 	.word	0x24008098

08016fa8 <__ssputs_r>:
 8016fa8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8016fac:	688e      	ldr	r6, [r1, #8]
 8016fae:	461f      	mov	r7, r3
 8016fb0:	42be      	cmp	r6, r7
 8016fb2:	680b      	ldr	r3, [r1, #0]
 8016fb4:	4682      	mov	sl, r0
 8016fb6:	460c      	mov	r4, r1
 8016fb8:	4690      	mov	r8, r2
 8016fba:	d82d      	bhi.n	8017018 <__ssputs_r+0x70>
 8016fbc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8016fc0:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8016fc4:	d026      	beq.n	8017014 <__ssputs_r+0x6c>
 8016fc6:	6965      	ldr	r5, [r4, #20]
 8016fc8:	6909      	ldr	r1, [r1, #16]
 8016fca:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8016fce:	eba3 0901 	sub.w	r9, r3, r1
 8016fd2:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8016fd6:	1c7b      	adds	r3, r7, #1
 8016fd8:	444b      	add	r3, r9
 8016fda:	106d      	asrs	r5, r5, #1
 8016fdc:	429d      	cmp	r5, r3
 8016fde:	bf38      	it	cc
 8016fe0:	461d      	movcc	r5, r3
 8016fe2:	0553      	lsls	r3, r2, #21
 8016fe4:	d527      	bpl.n	8017036 <__ssputs_r+0x8e>
 8016fe6:	4629      	mov	r1, r5
 8016fe8:	f7ff ff52 	bl	8016e90 <_malloc_r>
 8016fec:	4606      	mov	r6, r0
 8016fee:	b360      	cbz	r0, 801704a <__ssputs_r+0xa2>
 8016ff0:	6921      	ldr	r1, [r4, #16]
 8016ff2:	464a      	mov	r2, r9
 8016ff4:	f7ff feab 	bl	8016d4e <memcpy>
 8016ff8:	89a3      	ldrh	r3, [r4, #12]
 8016ffa:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8016ffe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8017002:	81a3      	strh	r3, [r4, #12]
 8017004:	6126      	str	r6, [r4, #16]
 8017006:	6165      	str	r5, [r4, #20]
 8017008:	444e      	add	r6, r9
 801700a:	eba5 0509 	sub.w	r5, r5, r9
 801700e:	6026      	str	r6, [r4, #0]
 8017010:	60a5      	str	r5, [r4, #8]
 8017012:	463e      	mov	r6, r7
 8017014:	42be      	cmp	r6, r7
 8017016:	d900      	bls.n	801701a <__ssputs_r+0x72>
 8017018:	463e      	mov	r6, r7
 801701a:	6820      	ldr	r0, [r4, #0]
 801701c:	4632      	mov	r2, r6
 801701e:	4641      	mov	r1, r8
 8017020:	f7ff fe06 	bl	8016c30 <memmove>
 8017024:	68a3      	ldr	r3, [r4, #8]
 8017026:	1b9b      	subs	r3, r3, r6
 8017028:	60a3      	str	r3, [r4, #8]
 801702a:	6823      	ldr	r3, [r4, #0]
 801702c:	4433      	add	r3, r6
 801702e:	6023      	str	r3, [r4, #0]
 8017030:	2000      	movs	r0, #0
 8017032:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8017036:	462a      	mov	r2, r5
 8017038:	f000 fd35 	bl	8017aa6 <_realloc_r>
 801703c:	4606      	mov	r6, r0
 801703e:	2800      	cmp	r0, #0
 8017040:	d1e0      	bne.n	8017004 <__ssputs_r+0x5c>
 8017042:	6921      	ldr	r1, [r4, #16]
 8017044:	4650      	mov	r0, sl
 8017046:	f7ff feaf 	bl	8016da8 <_free_r>
 801704a:	230c      	movs	r3, #12
 801704c:	f8ca 3000 	str.w	r3, [sl]
 8017050:	89a3      	ldrh	r3, [r4, #12]
 8017052:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8017056:	81a3      	strh	r3, [r4, #12]
 8017058:	f04f 30ff 	mov.w	r0, #4294967295
 801705c:	e7e9      	b.n	8017032 <__ssputs_r+0x8a>
	...

08017060 <_svfiprintf_r>:
 8017060:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017064:	4698      	mov	r8, r3
 8017066:	898b      	ldrh	r3, [r1, #12]
 8017068:	061b      	lsls	r3, r3, #24
 801706a:	b09d      	sub	sp, #116	@ 0x74
 801706c:	4607      	mov	r7, r0
 801706e:	460d      	mov	r5, r1
 8017070:	4614      	mov	r4, r2
 8017072:	d510      	bpl.n	8017096 <_svfiprintf_r+0x36>
 8017074:	690b      	ldr	r3, [r1, #16]
 8017076:	b973      	cbnz	r3, 8017096 <_svfiprintf_r+0x36>
 8017078:	2140      	movs	r1, #64	@ 0x40
 801707a:	f7ff ff09 	bl	8016e90 <_malloc_r>
 801707e:	6028      	str	r0, [r5, #0]
 8017080:	6128      	str	r0, [r5, #16]
 8017082:	b930      	cbnz	r0, 8017092 <_svfiprintf_r+0x32>
 8017084:	230c      	movs	r3, #12
 8017086:	603b      	str	r3, [r7, #0]
 8017088:	f04f 30ff 	mov.w	r0, #4294967295
 801708c:	b01d      	add	sp, #116	@ 0x74
 801708e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017092:	2340      	movs	r3, #64	@ 0x40
 8017094:	616b      	str	r3, [r5, #20]
 8017096:	2300      	movs	r3, #0
 8017098:	9309      	str	r3, [sp, #36]	@ 0x24
 801709a:	2320      	movs	r3, #32
 801709c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80170a0:	f8cd 800c 	str.w	r8, [sp, #12]
 80170a4:	2330      	movs	r3, #48	@ 0x30
 80170a6:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8017244 <_svfiprintf_r+0x1e4>
 80170aa:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80170ae:	f04f 0901 	mov.w	r9, #1
 80170b2:	4623      	mov	r3, r4
 80170b4:	469a      	mov	sl, r3
 80170b6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80170ba:	b10a      	cbz	r2, 80170c0 <_svfiprintf_r+0x60>
 80170bc:	2a25      	cmp	r2, #37	@ 0x25
 80170be:	d1f9      	bne.n	80170b4 <_svfiprintf_r+0x54>
 80170c0:	ebba 0b04 	subs.w	fp, sl, r4
 80170c4:	d00b      	beq.n	80170de <_svfiprintf_r+0x7e>
 80170c6:	465b      	mov	r3, fp
 80170c8:	4622      	mov	r2, r4
 80170ca:	4629      	mov	r1, r5
 80170cc:	4638      	mov	r0, r7
 80170ce:	f7ff ff6b 	bl	8016fa8 <__ssputs_r>
 80170d2:	3001      	adds	r0, #1
 80170d4:	f000 80a7 	beq.w	8017226 <_svfiprintf_r+0x1c6>
 80170d8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80170da:	445a      	add	r2, fp
 80170dc:	9209      	str	r2, [sp, #36]	@ 0x24
 80170de:	f89a 3000 	ldrb.w	r3, [sl]
 80170e2:	2b00      	cmp	r3, #0
 80170e4:	f000 809f 	beq.w	8017226 <_svfiprintf_r+0x1c6>
 80170e8:	2300      	movs	r3, #0
 80170ea:	f04f 32ff 	mov.w	r2, #4294967295
 80170ee:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80170f2:	f10a 0a01 	add.w	sl, sl, #1
 80170f6:	9304      	str	r3, [sp, #16]
 80170f8:	9307      	str	r3, [sp, #28]
 80170fa:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80170fe:	931a      	str	r3, [sp, #104]	@ 0x68
 8017100:	4654      	mov	r4, sl
 8017102:	2205      	movs	r2, #5
 8017104:	f814 1b01 	ldrb.w	r1, [r4], #1
 8017108:	484e      	ldr	r0, [pc, #312]	@ (8017244 <_svfiprintf_r+0x1e4>)
 801710a:	f7e9 f8e9 	bl	80002e0 <memchr>
 801710e:	9a04      	ldr	r2, [sp, #16]
 8017110:	b9d8      	cbnz	r0, 801714a <_svfiprintf_r+0xea>
 8017112:	06d0      	lsls	r0, r2, #27
 8017114:	bf44      	itt	mi
 8017116:	2320      	movmi	r3, #32
 8017118:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801711c:	0711      	lsls	r1, r2, #28
 801711e:	bf44      	itt	mi
 8017120:	232b      	movmi	r3, #43	@ 0x2b
 8017122:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8017126:	f89a 3000 	ldrb.w	r3, [sl]
 801712a:	2b2a      	cmp	r3, #42	@ 0x2a
 801712c:	d015      	beq.n	801715a <_svfiprintf_r+0xfa>
 801712e:	9a07      	ldr	r2, [sp, #28]
 8017130:	4654      	mov	r4, sl
 8017132:	2000      	movs	r0, #0
 8017134:	f04f 0c0a 	mov.w	ip, #10
 8017138:	4621      	mov	r1, r4
 801713a:	f811 3b01 	ldrb.w	r3, [r1], #1
 801713e:	3b30      	subs	r3, #48	@ 0x30
 8017140:	2b09      	cmp	r3, #9
 8017142:	d94b      	bls.n	80171dc <_svfiprintf_r+0x17c>
 8017144:	b1b0      	cbz	r0, 8017174 <_svfiprintf_r+0x114>
 8017146:	9207      	str	r2, [sp, #28]
 8017148:	e014      	b.n	8017174 <_svfiprintf_r+0x114>
 801714a:	eba0 0308 	sub.w	r3, r0, r8
 801714e:	fa09 f303 	lsl.w	r3, r9, r3
 8017152:	4313      	orrs	r3, r2
 8017154:	9304      	str	r3, [sp, #16]
 8017156:	46a2      	mov	sl, r4
 8017158:	e7d2      	b.n	8017100 <_svfiprintf_r+0xa0>
 801715a:	9b03      	ldr	r3, [sp, #12]
 801715c:	1d19      	adds	r1, r3, #4
 801715e:	681b      	ldr	r3, [r3, #0]
 8017160:	9103      	str	r1, [sp, #12]
 8017162:	2b00      	cmp	r3, #0
 8017164:	bfbb      	ittet	lt
 8017166:	425b      	neglt	r3, r3
 8017168:	f042 0202 	orrlt.w	r2, r2, #2
 801716c:	9307      	strge	r3, [sp, #28]
 801716e:	9307      	strlt	r3, [sp, #28]
 8017170:	bfb8      	it	lt
 8017172:	9204      	strlt	r2, [sp, #16]
 8017174:	7823      	ldrb	r3, [r4, #0]
 8017176:	2b2e      	cmp	r3, #46	@ 0x2e
 8017178:	d10a      	bne.n	8017190 <_svfiprintf_r+0x130>
 801717a:	7863      	ldrb	r3, [r4, #1]
 801717c:	2b2a      	cmp	r3, #42	@ 0x2a
 801717e:	d132      	bne.n	80171e6 <_svfiprintf_r+0x186>
 8017180:	9b03      	ldr	r3, [sp, #12]
 8017182:	1d1a      	adds	r2, r3, #4
 8017184:	681b      	ldr	r3, [r3, #0]
 8017186:	9203      	str	r2, [sp, #12]
 8017188:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801718c:	3402      	adds	r4, #2
 801718e:	9305      	str	r3, [sp, #20]
 8017190:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8017254 <_svfiprintf_r+0x1f4>
 8017194:	7821      	ldrb	r1, [r4, #0]
 8017196:	2203      	movs	r2, #3
 8017198:	4650      	mov	r0, sl
 801719a:	f7e9 f8a1 	bl	80002e0 <memchr>
 801719e:	b138      	cbz	r0, 80171b0 <_svfiprintf_r+0x150>
 80171a0:	9b04      	ldr	r3, [sp, #16]
 80171a2:	eba0 000a 	sub.w	r0, r0, sl
 80171a6:	2240      	movs	r2, #64	@ 0x40
 80171a8:	4082      	lsls	r2, r0
 80171aa:	4313      	orrs	r3, r2
 80171ac:	3401      	adds	r4, #1
 80171ae:	9304      	str	r3, [sp, #16]
 80171b0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80171b4:	4824      	ldr	r0, [pc, #144]	@ (8017248 <_svfiprintf_r+0x1e8>)
 80171b6:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80171ba:	2206      	movs	r2, #6
 80171bc:	f7e9 f890 	bl	80002e0 <memchr>
 80171c0:	2800      	cmp	r0, #0
 80171c2:	d036      	beq.n	8017232 <_svfiprintf_r+0x1d2>
 80171c4:	4b21      	ldr	r3, [pc, #132]	@ (801724c <_svfiprintf_r+0x1ec>)
 80171c6:	bb1b      	cbnz	r3, 8017210 <_svfiprintf_r+0x1b0>
 80171c8:	9b03      	ldr	r3, [sp, #12]
 80171ca:	3307      	adds	r3, #7
 80171cc:	f023 0307 	bic.w	r3, r3, #7
 80171d0:	3308      	adds	r3, #8
 80171d2:	9303      	str	r3, [sp, #12]
 80171d4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80171d6:	4433      	add	r3, r6
 80171d8:	9309      	str	r3, [sp, #36]	@ 0x24
 80171da:	e76a      	b.n	80170b2 <_svfiprintf_r+0x52>
 80171dc:	fb0c 3202 	mla	r2, ip, r2, r3
 80171e0:	460c      	mov	r4, r1
 80171e2:	2001      	movs	r0, #1
 80171e4:	e7a8      	b.n	8017138 <_svfiprintf_r+0xd8>
 80171e6:	2300      	movs	r3, #0
 80171e8:	3401      	adds	r4, #1
 80171ea:	9305      	str	r3, [sp, #20]
 80171ec:	4619      	mov	r1, r3
 80171ee:	f04f 0c0a 	mov.w	ip, #10
 80171f2:	4620      	mov	r0, r4
 80171f4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80171f8:	3a30      	subs	r2, #48	@ 0x30
 80171fa:	2a09      	cmp	r2, #9
 80171fc:	d903      	bls.n	8017206 <_svfiprintf_r+0x1a6>
 80171fe:	2b00      	cmp	r3, #0
 8017200:	d0c6      	beq.n	8017190 <_svfiprintf_r+0x130>
 8017202:	9105      	str	r1, [sp, #20]
 8017204:	e7c4      	b.n	8017190 <_svfiprintf_r+0x130>
 8017206:	fb0c 2101 	mla	r1, ip, r1, r2
 801720a:	4604      	mov	r4, r0
 801720c:	2301      	movs	r3, #1
 801720e:	e7f0      	b.n	80171f2 <_svfiprintf_r+0x192>
 8017210:	ab03      	add	r3, sp, #12
 8017212:	9300      	str	r3, [sp, #0]
 8017214:	462a      	mov	r2, r5
 8017216:	4b0e      	ldr	r3, [pc, #56]	@ (8017250 <_svfiprintf_r+0x1f0>)
 8017218:	a904      	add	r1, sp, #16
 801721a:	4638      	mov	r0, r7
 801721c:	f3af 8000 	nop.w
 8017220:	1c42      	adds	r2, r0, #1
 8017222:	4606      	mov	r6, r0
 8017224:	d1d6      	bne.n	80171d4 <_svfiprintf_r+0x174>
 8017226:	89ab      	ldrh	r3, [r5, #12]
 8017228:	065b      	lsls	r3, r3, #25
 801722a:	f53f af2d 	bmi.w	8017088 <_svfiprintf_r+0x28>
 801722e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8017230:	e72c      	b.n	801708c <_svfiprintf_r+0x2c>
 8017232:	ab03      	add	r3, sp, #12
 8017234:	9300      	str	r3, [sp, #0]
 8017236:	462a      	mov	r2, r5
 8017238:	4b05      	ldr	r3, [pc, #20]	@ (8017250 <_svfiprintf_r+0x1f0>)
 801723a:	a904      	add	r1, sp, #16
 801723c:	4638      	mov	r0, r7
 801723e:	f000 f9bb 	bl	80175b8 <_printf_i>
 8017242:	e7ed      	b.n	8017220 <_svfiprintf_r+0x1c0>
 8017244:	0801ab5d 	.word	0x0801ab5d
 8017248:	0801ab67 	.word	0x0801ab67
 801724c:	00000000 	.word	0x00000000
 8017250:	08016fa9 	.word	0x08016fa9
 8017254:	0801ab63 	.word	0x0801ab63

08017258 <__sfputc_r>:
 8017258:	6893      	ldr	r3, [r2, #8]
 801725a:	3b01      	subs	r3, #1
 801725c:	2b00      	cmp	r3, #0
 801725e:	b410      	push	{r4}
 8017260:	6093      	str	r3, [r2, #8]
 8017262:	da08      	bge.n	8017276 <__sfputc_r+0x1e>
 8017264:	6994      	ldr	r4, [r2, #24]
 8017266:	42a3      	cmp	r3, r4
 8017268:	db01      	blt.n	801726e <__sfputc_r+0x16>
 801726a:	290a      	cmp	r1, #10
 801726c:	d103      	bne.n	8017276 <__sfputc_r+0x1e>
 801726e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8017272:	f7ff bc39 	b.w	8016ae8 <__swbuf_r>
 8017276:	6813      	ldr	r3, [r2, #0]
 8017278:	1c58      	adds	r0, r3, #1
 801727a:	6010      	str	r0, [r2, #0]
 801727c:	7019      	strb	r1, [r3, #0]
 801727e:	4608      	mov	r0, r1
 8017280:	f85d 4b04 	ldr.w	r4, [sp], #4
 8017284:	4770      	bx	lr

08017286 <__sfputs_r>:
 8017286:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8017288:	4606      	mov	r6, r0
 801728a:	460f      	mov	r7, r1
 801728c:	4614      	mov	r4, r2
 801728e:	18d5      	adds	r5, r2, r3
 8017290:	42ac      	cmp	r4, r5
 8017292:	d101      	bne.n	8017298 <__sfputs_r+0x12>
 8017294:	2000      	movs	r0, #0
 8017296:	e007      	b.n	80172a8 <__sfputs_r+0x22>
 8017298:	f814 1b01 	ldrb.w	r1, [r4], #1
 801729c:	463a      	mov	r2, r7
 801729e:	4630      	mov	r0, r6
 80172a0:	f7ff ffda 	bl	8017258 <__sfputc_r>
 80172a4:	1c43      	adds	r3, r0, #1
 80172a6:	d1f3      	bne.n	8017290 <__sfputs_r+0xa>
 80172a8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080172ac <_vfiprintf_r>:
 80172ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80172b0:	460d      	mov	r5, r1
 80172b2:	b09d      	sub	sp, #116	@ 0x74
 80172b4:	4614      	mov	r4, r2
 80172b6:	4698      	mov	r8, r3
 80172b8:	4606      	mov	r6, r0
 80172ba:	b118      	cbz	r0, 80172c4 <_vfiprintf_r+0x18>
 80172bc:	6a03      	ldr	r3, [r0, #32]
 80172be:	b90b      	cbnz	r3, 80172c4 <_vfiprintf_r+0x18>
 80172c0:	f7ff fab6 	bl	8016830 <__sinit>
 80172c4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80172c6:	07d9      	lsls	r1, r3, #31
 80172c8:	d405      	bmi.n	80172d6 <_vfiprintf_r+0x2a>
 80172ca:	89ab      	ldrh	r3, [r5, #12]
 80172cc:	059a      	lsls	r2, r3, #22
 80172ce:	d402      	bmi.n	80172d6 <_vfiprintf_r+0x2a>
 80172d0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80172d2:	f7ff fd3a 	bl	8016d4a <__retarget_lock_acquire_recursive>
 80172d6:	89ab      	ldrh	r3, [r5, #12]
 80172d8:	071b      	lsls	r3, r3, #28
 80172da:	d501      	bpl.n	80172e0 <_vfiprintf_r+0x34>
 80172dc:	692b      	ldr	r3, [r5, #16]
 80172de:	b99b      	cbnz	r3, 8017308 <_vfiprintf_r+0x5c>
 80172e0:	4629      	mov	r1, r5
 80172e2:	4630      	mov	r0, r6
 80172e4:	f7ff fc3e 	bl	8016b64 <__swsetup_r>
 80172e8:	b170      	cbz	r0, 8017308 <_vfiprintf_r+0x5c>
 80172ea:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80172ec:	07dc      	lsls	r4, r3, #31
 80172ee:	d504      	bpl.n	80172fa <_vfiprintf_r+0x4e>
 80172f0:	f04f 30ff 	mov.w	r0, #4294967295
 80172f4:	b01d      	add	sp, #116	@ 0x74
 80172f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80172fa:	89ab      	ldrh	r3, [r5, #12]
 80172fc:	0598      	lsls	r0, r3, #22
 80172fe:	d4f7      	bmi.n	80172f0 <_vfiprintf_r+0x44>
 8017300:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8017302:	f7ff fd23 	bl	8016d4c <__retarget_lock_release_recursive>
 8017306:	e7f3      	b.n	80172f0 <_vfiprintf_r+0x44>
 8017308:	2300      	movs	r3, #0
 801730a:	9309      	str	r3, [sp, #36]	@ 0x24
 801730c:	2320      	movs	r3, #32
 801730e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8017312:	f8cd 800c 	str.w	r8, [sp, #12]
 8017316:	2330      	movs	r3, #48	@ 0x30
 8017318:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80174c8 <_vfiprintf_r+0x21c>
 801731c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8017320:	f04f 0901 	mov.w	r9, #1
 8017324:	4623      	mov	r3, r4
 8017326:	469a      	mov	sl, r3
 8017328:	f813 2b01 	ldrb.w	r2, [r3], #1
 801732c:	b10a      	cbz	r2, 8017332 <_vfiprintf_r+0x86>
 801732e:	2a25      	cmp	r2, #37	@ 0x25
 8017330:	d1f9      	bne.n	8017326 <_vfiprintf_r+0x7a>
 8017332:	ebba 0b04 	subs.w	fp, sl, r4
 8017336:	d00b      	beq.n	8017350 <_vfiprintf_r+0xa4>
 8017338:	465b      	mov	r3, fp
 801733a:	4622      	mov	r2, r4
 801733c:	4629      	mov	r1, r5
 801733e:	4630      	mov	r0, r6
 8017340:	f7ff ffa1 	bl	8017286 <__sfputs_r>
 8017344:	3001      	adds	r0, #1
 8017346:	f000 80a7 	beq.w	8017498 <_vfiprintf_r+0x1ec>
 801734a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801734c:	445a      	add	r2, fp
 801734e:	9209      	str	r2, [sp, #36]	@ 0x24
 8017350:	f89a 3000 	ldrb.w	r3, [sl]
 8017354:	2b00      	cmp	r3, #0
 8017356:	f000 809f 	beq.w	8017498 <_vfiprintf_r+0x1ec>
 801735a:	2300      	movs	r3, #0
 801735c:	f04f 32ff 	mov.w	r2, #4294967295
 8017360:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8017364:	f10a 0a01 	add.w	sl, sl, #1
 8017368:	9304      	str	r3, [sp, #16]
 801736a:	9307      	str	r3, [sp, #28]
 801736c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8017370:	931a      	str	r3, [sp, #104]	@ 0x68
 8017372:	4654      	mov	r4, sl
 8017374:	2205      	movs	r2, #5
 8017376:	f814 1b01 	ldrb.w	r1, [r4], #1
 801737a:	4853      	ldr	r0, [pc, #332]	@ (80174c8 <_vfiprintf_r+0x21c>)
 801737c:	f7e8 ffb0 	bl	80002e0 <memchr>
 8017380:	9a04      	ldr	r2, [sp, #16]
 8017382:	b9d8      	cbnz	r0, 80173bc <_vfiprintf_r+0x110>
 8017384:	06d1      	lsls	r1, r2, #27
 8017386:	bf44      	itt	mi
 8017388:	2320      	movmi	r3, #32
 801738a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801738e:	0713      	lsls	r3, r2, #28
 8017390:	bf44      	itt	mi
 8017392:	232b      	movmi	r3, #43	@ 0x2b
 8017394:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8017398:	f89a 3000 	ldrb.w	r3, [sl]
 801739c:	2b2a      	cmp	r3, #42	@ 0x2a
 801739e:	d015      	beq.n	80173cc <_vfiprintf_r+0x120>
 80173a0:	9a07      	ldr	r2, [sp, #28]
 80173a2:	4654      	mov	r4, sl
 80173a4:	2000      	movs	r0, #0
 80173a6:	f04f 0c0a 	mov.w	ip, #10
 80173aa:	4621      	mov	r1, r4
 80173ac:	f811 3b01 	ldrb.w	r3, [r1], #1
 80173b0:	3b30      	subs	r3, #48	@ 0x30
 80173b2:	2b09      	cmp	r3, #9
 80173b4:	d94b      	bls.n	801744e <_vfiprintf_r+0x1a2>
 80173b6:	b1b0      	cbz	r0, 80173e6 <_vfiprintf_r+0x13a>
 80173b8:	9207      	str	r2, [sp, #28]
 80173ba:	e014      	b.n	80173e6 <_vfiprintf_r+0x13a>
 80173bc:	eba0 0308 	sub.w	r3, r0, r8
 80173c0:	fa09 f303 	lsl.w	r3, r9, r3
 80173c4:	4313      	orrs	r3, r2
 80173c6:	9304      	str	r3, [sp, #16]
 80173c8:	46a2      	mov	sl, r4
 80173ca:	e7d2      	b.n	8017372 <_vfiprintf_r+0xc6>
 80173cc:	9b03      	ldr	r3, [sp, #12]
 80173ce:	1d19      	adds	r1, r3, #4
 80173d0:	681b      	ldr	r3, [r3, #0]
 80173d2:	9103      	str	r1, [sp, #12]
 80173d4:	2b00      	cmp	r3, #0
 80173d6:	bfbb      	ittet	lt
 80173d8:	425b      	neglt	r3, r3
 80173da:	f042 0202 	orrlt.w	r2, r2, #2
 80173de:	9307      	strge	r3, [sp, #28]
 80173e0:	9307      	strlt	r3, [sp, #28]
 80173e2:	bfb8      	it	lt
 80173e4:	9204      	strlt	r2, [sp, #16]
 80173e6:	7823      	ldrb	r3, [r4, #0]
 80173e8:	2b2e      	cmp	r3, #46	@ 0x2e
 80173ea:	d10a      	bne.n	8017402 <_vfiprintf_r+0x156>
 80173ec:	7863      	ldrb	r3, [r4, #1]
 80173ee:	2b2a      	cmp	r3, #42	@ 0x2a
 80173f0:	d132      	bne.n	8017458 <_vfiprintf_r+0x1ac>
 80173f2:	9b03      	ldr	r3, [sp, #12]
 80173f4:	1d1a      	adds	r2, r3, #4
 80173f6:	681b      	ldr	r3, [r3, #0]
 80173f8:	9203      	str	r2, [sp, #12]
 80173fa:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80173fe:	3402      	adds	r4, #2
 8017400:	9305      	str	r3, [sp, #20]
 8017402:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80174d8 <_vfiprintf_r+0x22c>
 8017406:	7821      	ldrb	r1, [r4, #0]
 8017408:	2203      	movs	r2, #3
 801740a:	4650      	mov	r0, sl
 801740c:	f7e8 ff68 	bl	80002e0 <memchr>
 8017410:	b138      	cbz	r0, 8017422 <_vfiprintf_r+0x176>
 8017412:	9b04      	ldr	r3, [sp, #16]
 8017414:	eba0 000a 	sub.w	r0, r0, sl
 8017418:	2240      	movs	r2, #64	@ 0x40
 801741a:	4082      	lsls	r2, r0
 801741c:	4313      	orrs	r3, r2
 801741e:	3401      	adds	r4, #1
 8017420:	9304      	str	r3, [sp, #16]
 8017422:	f814 1b01 	ldrb.w	r1, [r4], #1
 8017426:	4829      	ldr	r0, [pc, #164]	@ (80174cc <_vfiprintf_r+0x220>)
 8017428:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801742c:	2206      	movs	r2, #6
 801742e:	f7e8 ff57 	bl	80002e0 <memchr>
 8017432:	2800      	cmp	r0, #0
 8017434:	d03f      	beq.n	80174b6 <_vfiprintf_r+0x20a>
 8017436:	4b26      	ldr	r3, [pc, #152]	@ (80174d0 <_vfiprintf_r+0x224>)
 8017438:	bb1b      	cbnz	r3, 8017482 <_vfiprintf_r+0x1d6>
 801743a:	9b03      	ldr	r3, [sp, #12]
 801743c:	3307      	adds	r3, #7
 801743e:	f023 0307 	bic.w	r3, r3, #7
 8017442:	3308      	adds	r3, #8
 8017444:	9303      	str	r3, [sp, #12]
 8017446:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8017448:	443b      	add	r3, r7
 801744a:	9309      	str	r3, [sp, #36]	@ 0x24
 801744c:	e76a      	b.n	8017324 <_vfiprintf_r+0x78>
 801744e:	fb0c 3202 	mla	r2, ip, r2, r3
 8017452:	460c      	mov	r4, r1
 8017454:	2001      	movs	r0, #1
 8017456:	e7a8      	b.n	80173aa <_vfiprintf_r+0xfe>
 8017458:	2300      	movs	r3, #0
 801745a:	3401      	adds	r4, #1
 801745c:	9305      	str	r3, [sp, #20]
 801745e:	4619      	mov	r1, r3
 8017460:	f04f 0c0a 	mov.w	ip, #10
 8017464:	4620      	mov	r0, r4
 8017466:	f810 2b01 	ldrb.w	r2, [r0], #1
 801746a:	3a30      	subs	r2, #48	@ 0x30
 801746c:	2a09      	cmp	r2, #9
 801746e:	d903      	bls.n	8017478 <_vfiprintf_r+0x1cc>
 8017470:	2b00      	cmp	r3, #0
 8017472:	d0c6      	beq.n	8017402 <_vfiprintf_r+0x156>
 8017474:	9105      	str	r1, [sp, #20]
 8017476:	e7c4      	b.n	8017402 <_vfiprintf_r+0x156>
 8017478:	fb0c 2101 	mla	r1, ip, r1, r2
 801747c:	4604      	mov	r4, r0
 801747e:	2301      	movs	r3, #1
 8017480:	e7f0      	b.n	8017464 <_vfiprintf_r+0x1b8>
 8017482:	ab03      	add	r3, sp, #12
 8017484:	9300      	str	r3, [sp, #0]
 8017486:	462a      	mov	r2, r5
 8017488:	4b12      	ldr	r3, [pc, #72]	@ (80174d4 <_vfiprintf_r+0x228>)
 801748a:	a904      	add	r1, sp, #16
 801748c:	4630      	mov	r0, r6
 801748e:	f3af 8000 	nop.w
 8017492:	4607      	mov	r7, r0
 8017494:	1c78      	adds	r0, r7, #1
 8017496:	d1d6      	bne.n	8017446 <_vfiprintf_r+0x19a>
 8017498:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801749a:	07d9      	lsls	r1, r3, #31
 801749c:	d405      	bmi.n	80174aa <_vfiprintf_r+0x1fe>
 801749e:	89ab      	ldrh	r3, [r5, #12]
 80174a0:	059a      	lsls	r2, r3, #22
 80174a2:	d402      	bmi.n	80174aa <_vfiprintf_r+0x1fe>
 80174a4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80174a6:	f7ff fc51 	bl	8016d4c <__retarget_lock_release_recursive>
 80174aa:	89ab      	ldrh	r3, [r5, #12]
 80174ac:	065b      	lsls	r3, r3, #25
 80174ae:	f53f af1f 	bmi.w	80172f0 <_vfiprintf_r+0x44>
 80174b2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80174b4:	e71e      	b.n	80172f4 <_vfiprintf_r+0x48>
 80174b6:	ab03      	add	r3, sp, #12
 80174b8:	9300      	str	r3, [sp, #0]
 80174ba:	462a      	mov	r2, r5
 80174bc:	4b05      	ldr	r3, [pc, #20]	@ (80174d4 <_vfiprintf_r+0x228>)
 80174be:	a904      	add	r1, sp, #16
 80174c0:	4630      	mov	r0, r6
 80174c2:	f000 f879 	bl	80175b8 <_printf_i>
 80174c6:	e7e4      	b.n	8017492 <_vfiprintf_r+0x1e6>
 80174c8:	0801ab5d 	.word	0x0801ab5d
 80174cc:	0801ab67 	.word	0x0801ab67
 80174d0:	00000000 	.word	0x00000000
 80174d4:	08017287 	.word	0x08017287
 80174d8:	0801ab63 	.word	0x0801ab63

080174dc <_printf_common>:
 80174dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80174e0:	4616      	mov	r6, r2
 80174e2:	4698      	mov	r8, r3
 80174e4:	688a      	ldr	r2, [r1, #8]
 80174e6:	690b      	ldr	r3, [r1, #16]
 80174e8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80174ec:	4293      	cmp	r3, r2
 80174ee:	bfb8      	it	lt
 80174f0:	4613      	movlt	r3, r2
 80174f2:	6033      	str	r3, [r6, #0]
 80174f4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80174f8:	4607      	mov	r7, r0
 80174fa:	460c      	mov	r4, r1
 80174fc:	b10a      	cbz	r2, 8017502 <_printf_common+0x26>
 80174fe:	3301      	adds	r3, #1
 8017500:	6033      	str	r3, [r6, #0]
 8017502:	6823      	ldr	r3, [r4, #0]
 8017504:	0699      	lsls	r1, r3, #26
 8017506:	bf42      	ittt	mi
 8017508:	6833      	ldrmi	r3, [r6, #0]
 801750a:	3302      	addmi	r3, #2
 801750c:	6033      	strmi	r3, [r6, #0]
 801750e:	6825      	ldr	r5, [r4, #0]
 8017510:	f015 0506 	ands.w	r5, r5, #6
 8017514:	d106      	bne.n	8017524 <_printf_common+0x48>
 8017516:	f104 0a19 	add.w	sl, r4, #25
 801751a:	68e3      	ldr	r3, [r4, #12]
 801751c:	6832      	ldr	r2, [r6, #0]
 801751e:	1a9b      	subs	r3, r3, r2
 8017520:	42ab      	cmp	r3, r5
 8017522:	dc26      	bgt.n	8017572 <_printf_common+0x96>
 8017524:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8017528:	6822      	ldr	r2, [r4, #0]
 801752a:	3b00      	subs	r3, #0
 801752c:	bf18      	it	ne
 801752e:	2301      	movne	r3, #1
 8017530:	0692      	lsls	r2, r2, #26
 8017532:	d42b      	bmi.n	801758c <_printf_common+0xb0>
 8017534:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8017538:	4641      	mov	r1, r8
 801753a:	4638      	mov	r0, r7
 801753c:	47c8      	blx	r9
 801753e:	3001      	adds	r0, #1
 8017540:	d01e      	beq.n	8017580 <_printf_common+0xa4>
 8017542:	6823      	ldr	r3, [r4, #0]
 8017544:	6922      	ldr	r2, [r4, #16]
 8017546:	f003 0306 	and.w	r3, r3, #6
 801754a:	2b04      	cmp	r3, #4
 801754c:	bf02      	ittt	eq
 801754e:	68e5      	ldreq	r5, [r4, #12]
 8017550:	6833      	ldreq	r3, [r6, #0]
 8017552:	1aed      	subeq	r5, r5, r3
 8017554:	68a3      	ldr	r3, [r4, #8]
 8017556:	bf0c      	ite	eq
 8017558:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 801755c:	2500      	movne	r5, #0
 801755e:	4293      	cmp	r3, r2
 8017560:	bfc4      	itt	gt
 8017562:	1a9b      	subgt	r3, r3, r2
 8017564:	18ed      	addgt	r5, r5, r3
 8017566:	2600      	movs	r6, #0
 8017568:	341a      	adds	r4, #26
 801756a:	42b5      	cmp	r5, r6
 801756c:	d11a      	bne.n	80175a4 <_printf_common+0xc8>
 801756e:	2000      	movs	r0, #0
 8017570:	e008      	b.n	8017584 <_printf_common+0xa8>
 8017572:	2301      	movs	r3, #1
 8017574:	4652      	mov	r2, sl
 8017576:	4641      	mov	r1, r8
 8017578:	4638      	mov	r0, r7
 801757a:	47c8      	blx	r9
 801757c:	3001      	adds	r0, #1
 801757e:	d103      	bne.n	8017588 <_printf_common+0xac>
 8017580:	f04f 30ff 	mov.w	r0, #4294967295
 8017584:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8017588:	3501      	adds	r5, #1
 801758a:	e7c6      	b.n	801751a <_printf_common+0x3e>
 801758c:	18e1      	adds	r1, r4, r3
 801758e:	1c5a      	adds	r2, r3, #1
 8017590:	2030      	movs	r0, #48	@ 0x30
 8017592:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8017596:	4422      	add	r2, r4
 8017598:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 801759c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80175a0:	3302      	adds	r3, #2
 80175a2:	e7c7      	b.n	8017534 <_printf_common+0x58>
 80175a4:	2301      	movs	r3, #1
 80175a6:	4622      	mov	r2, r4
 80175a8:	4641      	mov	r1, r8
 80175aa:	4638      	mov	r0, r7
 80175ac:	47c8      	blx	r9
 80175ae:	3001      	adds	r0, #1
 80175b0:	d0e6      	beq.n	8017580 <_printf_common+0xa4>
 80175b2:	3601      	adds	r6, #1
 80175b4:	e7d9      	b.n	801756a <_printf_common+0x8e>
	...

080175b8 <_printf_i>:
 80175b8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80175bc:	7e0f      	ldrb	r7, [r1, #24]
 80175be:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80175c0:	2f78      	cmp	r7, #120	@ 0x78
 80175c2:	4691      	mov	r9, r2
 80175c4:	4680      	mov	r8, r0
 80175c6:	460c      	mov	r4, r1
 80175c8:	469a      	mov	sl, r3
 80175ca:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80175ce:	d807      	bhi.n	80175e0 <_printf_i+0x28>
 80175d0:	2f62      	cmp	r7, #98	@ 0x62
 80175d2:	d80a      	bhi.n	80175ea <_printf_i+0x32>
 80175d4:	2f00      	cmp	r7, #0
 80175d6:	f000 80d1 	beq.w	801777c <_printf_i+0x1c4>
 80175da:	2f58      	cmp	r7, #88	@ 0x58
 80175dc:	f000 80b8 	beq.w	8017750 <_printf_i+0x198>
 80175e0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80175e4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80175e8:	e03a      	b.n	8017660 <_printf_i+0xa8>
 80175ea:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80175ee:	2b15      	cmp	r3, #21
 80175f0:	d8f6      	bhi.n	80175e0 <_printf_i+0x28>
 80175f2:	a101      	add	r1, pc, #4	@ (adr r1, 80175f8 <_printf_i+0x40>)
 80175f4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80175f8:	08017651 	.word	0x08017651
 80175fc:	08017665 	.word	0x08017665
 8017600:	080175e1 	.word	0x080175e1
 8017604:	080175e1 	.word	0x080175e1
 8017608:	080175e1 	.word	0x080175e1
 801760c:	080175e1 	.word	0x080175e1
 8017610:	08017665 	.word	0x08017665
 8017614:	080175e1 	.word	0x080175e1
 8017618:	080175e1 	.word	0x080175e1
 801761c:	080175e1 	.word	0x080175e1
 8017620:	080175e1 	.word	0x080175e1
 8017624:	08017763 	.word	0x08017763
 8017628:	0801768f 	.word	0x0801768f
 801762c:	0801771d 	.word	0x0801771d
 8017630:	080175e1 	.word	0x080175e1
 8017634:	080175e1 	.word	0x080175e1
 8017638:	08017785 	.word	0x08017785
 801763c:	080175e1 	.word	0x080175e1
 8017640:	0801768f 	.word	0x0801768f
 8017644:	080175e1 	.word	0x080175e1
 8017648:	080175e1 	.word	0x080175e1
 801764c:	08017725 	.word	0x08017725
 8017650:	6833      	ldr	r3, [r6, #0]
 8017652:	1d1a      	adds	r2, r3, #4
 8017654:	681b      	ldr	r3, [r3, #0]
 8017656:	6032      	str	r2, [r6, #0]
 8017658:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 801765c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8017660:	2301      	movs	r3, #1
 8017662:	e09c      	b.n	801779e <_printf_i+0x1e6>
 8017664:	6833      	ldr	r3, [r6, #0]
 8017666:	6820      	ldr	r0, [r4, #0]
 8017668:	1d19      	adds	r1, r3, #4
 801766a:	6031      	str	r1, [r6, #0]
 801766c:	0606      	lsls	r6, r0, #24
 801766e:	d501      	bpl.n	8017674 <_printf_i+0xbc>
 8017670:	681d      	ldr	r5, [r3, #0]
 8017672:	e003      	b.n	801767c <_printf_i+0xc4>
 8017674:	0645      	lsls	r5, r0, #25
 8017676:	d5fb      	bpl.n	8017670 <_printf_i+0xb8>
 8017678:	f9b3 5000 	ldrsh.w	r5, [r3]
 801767c:	2d00      	cmp	r5, #0
 801767e:	da03      	bge.n	8017688 <_printf_i+0xd0>
 8017680:	232d      	movs	r3, #45	@ 0x2d
 8017682:	426d      	negs	r5, r5
 8017684:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8017688:	4858      	ldr	r0, [pc, #352]	@ (80177ec <_printf_i+0x234>)
 801768a:	230a      	movs	r3, #10
 801768c:	e011      	b.n	80176b2 <_printf_i+0xfa>
 801768e:	6821      	ldr	r1, [r4, #0]
 8017690:	6833      	ldr	r3, [r6, #0]
 8017692:	0608      	lsls	r0, r1, #24
 8017694:	f853 5b04 	ldr.w	r5, [r3], #4
 8017698:	d402      	bmi.n	80176a0 <_printf_i+0xe8>
 801769a:	0649      	lsls	r1, r1, #25
 801769c:	bf48      	it	mi
 801769e:	b2ad      	uxthmi	r5, r5
 80176a0:	2f6f      	cmp	r7, #111	@ 0x6f
 80176a2:	4852      	ldr	r0, [pc, #328]	@ (80177ec <_printf_i+0x234>)
 80176a4:	6033      	str	r3, [r6, #0]
 80176a6:	bf14      	ite	ne
 80176a8:	230a      	movne	r3, #10
 80176aa:	2308      	moveq	r3, #8
 80176ac:	2100      	movs	r1, #0
 80176ae:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80176b2:	6866      	ldr	r6, [r4, #4]
 80176b4:	60a6      	str	r6, [r4, #8]
 80176b6:	2e00      	cmp	r6, #0
 80176b8:	db05      	blt.n	80176c6 <_printf_i+0x10e>
 80176ba:	6821      	ldr	r1, [r4, #0]
 80176bc:	432e      	orrs	r6, r5
 80176be:	f021 0104 	bic.w	r1, r1, #4
 80176c2:	6021      	str	r1, [r4, #0]
 80176c4:	d04b      	beq.n	801775e <_printf_i+0x1a6>
 80176c6:	4616      	mov	r6, r2
 80176c8:	fbb5 f1f3 	udiv	r1, r5, r3
 80176cc:	fb03 5711 	mls	r7, r3, r1, r5
 80176d0:	5dc7      	ldrb	r7, [r0, r7]
 80176d2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80176d6:	462f      	mov	r7, r5
 80176d8:	42bb      	cmp	r3, r7
 80176da:	460d      	mov	r5, r1
 80176dc:	d9f4      	bls.n	80176c8 <_printf_i+0x110>
 80176de:	2b08      	cmp	r3, #8
 80176e0:	d10b      	bne.n	80176fa <_printf_i+0x142>
 80176e2:	6823      	ldr	r3, [r4, #0]
 80176e4:	07df      	lsls	r7, r3, #31
 80176e6:	d508      	bpl.n	80176fa <_printf_i+0x142>
 80176e8:	6923      	ldr	r3, [r4, #16]
 80176ea:	6861      	ldr	r1, [r4, #4]
 80176ec:	4299      	cmp	r1, r3
 80176ee:	bfde      	ittt	le
 80176f0:	2330      	movle	r3, #48	@ 0x30
 80176f2:	f806 3c01 	strble.w	r3, [r6, #-1]
 80176f6:	f106 36ff 	addle.w	r6, r6, #4294967295
 80176fa:	1b92      	subs	r2, r2, r6
 80176fc:	6122      	str	r2, [r4, #16]
 80176fe:	f8cd a000 	str.w	sl, [sp]
 8017702:	464b      	mov	r3, r9
 8017704:	aa03      	add	r2, sp, #12
 8017706:	4621      	mov	r1, r4
 8017708:	4640      	mov	r0, r8
 801770a:	f7ff fee7 	bl	80174dc <_printf_common>
 801770e:	3001      	adds	r0, #1
 8017710:	d14a      	bne.n	80177a8 <_printf_i+0x1f0>
 8017712:	f04f 30ff 	mov.w	r0, #4294967295
 8017716:	b004      	add	sp, #16
 8017718:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801771c:	6823      	ldr	r3, [r4, #0]
 801771e:	f043 0320 	orr.w	r3, r3, #32
 8017722:	6023      	str	r3, [r4, #0]
 8017724:	4832      	ldr	r0, [pc, #200]	@ (80177f0 <_printf_i+0x238>)
 8017726:	2778      	movs	r7, #120	@ 0x78
 8017728:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 801772c:	6823      	ldr	r3, [r4, #0]
 801772e:	6831      	ldr	r1, [r6, #0]
 8017730:	061f      	lsls	r7, r3, #24
 8017732:	f851 5b04 	ldr.w	r5, [r1], #4
 8017736:	d402      	bmi.n	801773e <_printf_i+0x186>
 8017738:	065f      	lsls	r7, r3, #25
 801773a:	bf48      	it	mi
 801773c:	b2ad      	uxthmi	r5, r5
 801773e:	6031      	str	r1, [r6, #0]
 8017740:	07d9      	lsls	r1, r3, #31
 8017742:	bf44      	itt	mi
 8017744:	f043 0320 	orrmi.w	r3, r3, #32
 8017748:	6023      	strmi	r3, [r4, #0]
 801774a:	b11d      	cbz	r5, 8017754 <_printf_i+0x19c>
 801774c:	2310      	movs	r3, #16
 801774e:	e7ad      	b.n	80176ac <_printf_i+0xf4>
 8017750:	4826      	ldr	r0, [pc, #152]	@ (80177ec <_printf_i+0x234>)
 8017752:	e7e9      	b.n	8017728 <_printf_i+0x170>
 8017754:	6823      	ldr	r3, [r4, #0]
 8017756:	f023 0320 	bic.w	r3, r3, #32
 801775a:	6023      	str	r3, [r4, #0]
 801775c:	e7f6      	b.n	801774c <_printf_i+0x194>
 801775e:	4616      	mov	r6, r2
 8017760:	e7bd      	b.n	80176de <_printf_i+0x126>
 8017762:	6833      	ldr	r3, [r6, #0]
 8017764:	6825      	ldr	r5, [r4, #0]
 8017766:	6961      	ldr	r1, [r4, #20]
 8017768:	1d18      	adds	r0, r3, #4
 801776a:	6030      	str	r0, [r6, #0]
 801776c:	062e      	lsls	r6, r5, #24
 801776e:	681b      	ldr	r3, [r3, #0]
 8017770:	d501      	bpl.n	8017776 <_printf_i+0x1be>
 8017772:	6019      	str	r1, [r3, #0]
 8017774:	e002      	b.n	801777c <_printf_i+0x1c4>
 8017776:	0668      	lsls	r0, r5, #25
 8017778:	d5fb      	bpl.n	8017772 <_printf_i+0x1ba>
 801777a:	8019      	strh	r1, [r3, #0]
 801777c:	2300      	movs	r3, #0
 801777e:	6123      	str	r3, [r4, #16]
 8017780:	4616      	mov	r6, r2
 8017782:	e7bc      	b.n	80176fe <_printf_i+0x146>
 8017784:	6833      	ldr	r3, [r6, #0]
 8017786:	1d1a      	adds	r2, r3, #4
 8017788:	6032      	str	r2, [r6, #0]
 801778a:	681e      	ldr	r6, [r3, #0]
 801778c:	6862      	ldr	r2, [r4, #4]
 801778e:	2100      	movs	r1, #0
 8017790:	4630      	mov	r0, r6
 8017792:	f7e8 fda5 	bl	80002e0 <memchr>
 8017796:	b108      	cbz	r0, 801779c <_printf_i+0x1e4>
 8017798:	1b80      	subs	r0, r0, r6
 801779a:	6060      	str	r0, [r4, #4]
 801779c:	6863      	ldr	r3, [r4, #4]
 801779e:	6123      	str	r3, [r4, #16]
 80177a0:	2300      	movs	r3, #0
 80177a2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80177a6:	e7aa      	b.n	80176fe <_printf_i+0x146>
 80177a8:	6923      	ldr	r3, [r4, #16]
 80177aa:	4632      	mov	r2, r6
 80177ac:	4649      	mov	r1, r9
 80177ae:	4640      	mov	r0, r8
 80177b0:	47d0      	blx	sl
 80177b2:	3001      	adds	r0, #1
 80177b4:	d0ad      	beq.n	8017712 <_printf_i+0x15a>
 80177b6:	6823      	ldr	r3, [r4, #0]
 80177b8:	079b      	lsls	r3, r3, #30
 80177ba:	d413      	bmi.n	80177e4 <_printf_i+0x22c>
 80177bc:	68e0      	ldr	r0, [r4, #12]
 80177be:	9b03      	ldr	r3, [sp, #12]
 80177c0:	4298      	cmp	r0, r3
 80177c2:	bfb8      	it	lt
 80177c4:	4618      	movlt	r0, r3
 80177c6:	e7a6      	b.n	8017716 <_printf_i+0x15e>
 80177c8:	2301      	movs	r3, #1
 80177ca:	4632      	mov	r2, r6
 80177cc:	4649      	mov	r1, r9
 80177ce:	4640      	mov	r0, r8
 80177d0:	47d0      	blx	sl
 80177d2:	3001      	adds	r0, #1
 80177d4:	d09d      	beq.n	8017712 <_printf_i+0x15a>
 80177d6:	3501      	adds	r5, #1
 80177d8:	68e3      	ldr	r3, [r4, #12]
 80177da:	9903      	ldr	r1, [sp, #12]
 80177dc:	1a5b      	subs	r3, r3, r1
 80177de:	42ab      	cmp	r3, r5
 80177e0:	dcf2      	bgt.n	80177c8 <_printf_i+0x210>
 80177e2:	e7eb      	b.n	80177bc <_printf_i+0x204>
 80177e4:	2500      	movs	r5, #0
 80177e6:	f104 0619 	add.w	r6, r4, #25
 80177ea:	e7f5      	b.n	80177d8 <_printf_i+0x220>
 80177ec:	0801ab6e 	.word	0x0801ab6e
 80177f0:	0801ab7f 	.word	0x0801ab7f

080177f4 <__sflush_r>:
 80177f4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80177f8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80177fc:	0716      	lsls	r6, r2, #28
 80177fe:	4605      	mov	r5, r0
 8017800:	460c      	mov	r4, r1
 8017802:	d454      	bmi.n	80178ae <__sflush_r+0xba>
 8017804:	684b      	ldr	r3, [r1, #4]
 8017806:	2b00      	cmp	r3, #0
 8017808:	dc02      	bgt.n	8017810 <__sflush_r+0x1c>
 801780a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 801780c:	2b00      	cmp	r3, #0
 801780e:	dd48      	ble.n	80178a2 <__sflush_r+0xae>
 8017810:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8017812:	2e00      	cmp	r6, #0
 8017814:	d045      	beq.n	80178a2 <__sflush_r+0xae>
 8017816:	2300      	movs	r3, #0
 8017818:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 801781c:	682f      	ldr	r7, [r5, #0]
 801781e:	6a21      	ldr	r1, [r4, #32]
 8017820:	602b      	str	r3, [r5, #0]
 8017822:	d030      	beq.n	8017886 <__sflush_r+0x92>
 8017824:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8017826:	89a3      	ldrh	r3, [r4, #12]
 8017828:	0759      	lsls	r1, r3, #29
 801782a:	d505      	bpl.n	8017838 <__sflush_r+0x44>
 801782c:	6863      	ldr	r3, [r4, #4]
 801782e:	1ad2      	subs	r2, r2, r3
 8017830:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8017832:	b10b      	cbz	r3, 8017838 <__sflush_r+0x44>
 8017834:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8017836:	1ad2      	subs	r2, r2, r3
 8017838:	2300      	movs	r3, #0
 801783a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801783c:	6a21      	ldr	r1, [r4, #32]
 801783e:	4628      	mov	r0, r5
 8017840:	47b0      	blx	r6
 8017842:	1c43      	adds	r3, r0, #1
 8017844:	89a3      	ldrh	r3, [r4, #12]
 8017846:	d106      	bne.n	8017856 <__sflush_r+0x62>
 8017848:	6829      	ldr	r1, [r5, #0]
 801784a:	291d      	cmp	r1, #29
 801784c:	d82b      	bhi.n	80178a6 <__sflush_r+0xb2>
 801784e:	4a2a      	ldr	r2, [pc, #168]	@ (80178f8 <__sflush_r+0x104>)
 8017850:	40ca      	lsrs	r2, r1
 8017852:	07d6      	lsls	r6, r2, #31
 8017854:	d527      	bpl.n	80178a6 <__sflush_r+0xb2>
 8017856:	2200      	movs	r2, #0
 8017858:	6062      	str	r2, [r4, #4]
 801785a:	04d9      	lsls	r1, r3, #19
 801785c:	6922      	ldr	r2, [r4, #16]
 801785e:	6022      	str	r2, [r4, #0]
 8017860:	d504      	bpl.n	801786c <__sflush_r+0x78>
 8017862:	1c42      	adds	r2, r0, #1
 8017864:	d101      	bne.n	801786a <__sflush_r+0x76>
 8017866:	682b      	ldr	r3, [r5, #0]
 8017868:	b903      	cbnz	r3, 801786c <__sflush_r+0x78>
 801786a:	6560      	str	r0, [r4, #84]	@ 0x54
 801786c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801786e:	602f      	str	r7, [r5, #0]
 8017870:	b1b9      	cbz	r1, 80178a2 <__sflush_r+0xae>
 8017872:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8017876:	4299      	cmp	r1, r3
 8017878:	d002      	beq.n	8017880 <__sflush_r+0x8c>
 801787a:	4628      	mov	r0, r5
 801787c:	f7ff fa94 	bl	8016da8 <_free_r>
 8017880:	2300      	movs	r3, #0
 8017882:	6363      	str	r3, [r4, #52]	@ 0x34
 8017884:	e00d      	b.n	80178a2 <__sflush_r+0xae>
 8017886:	2301      	movs	r3, #1
 8017888:	4628      	mov	r0, r5
 801788a:	47b0      	blx	r6
 801788c:	4602      	mov	r2, r0
 801788e:	1c50      	adds	r0, r2, #1
 8017890:	d1c9      	bne.n	8017826 <__sflush_r+0x32>
 8017892:	682b      	ldr	r3, [r5, #0]
 8017894:	2b00      	cmp	r3, #0
 8017896:	d0c6      	beq.n	8017826 <__sflush_r+0x32>
 8017898:	2b1d      	cmp	r3, #29
 801789a:	d001      	beq.n	80178a0 <__sflush_r+0xac>
 801789c:	2b16      	cmp	r3, #22
 801789e:	d11e      	bne.n	80178de <__sflush_r+0xea>
 80178a0:	602f      	str	r7, [r5, #0]
 80178a2:	2000      	movs	r0, #0
 80178a4:	e022      	b.n	80178ec <__sflush_r+0xf8>
 80178a6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80178aa:	b21b      	sxth	r3, r3
 80178ac:	e01b      	b.n	80178e6 <__sflush_r+0xf2>
 80178ae:	690f      	ldr	r7, [r1, #16]
 80178b0:	2f00      	cmp	r7, #0
 80178b2:	d0f6      	beq.n	80178a2 <__sflush_r+0xae>
 80178b4:	0793      	lsls	r3, r2, #30
 80178b6:	680e      	ldr	r6, [r1, #0]
 80178b8:	bf08      	it	eq
 80178ba:	694b      	ldreq	r3, [r1, #20]
 80178bc:	600f      	str	r7, [r1, #0]
 80178be:	bf18      	it	ne
 80178c0:	2300      	movne	r3, #0
 80178c2:	eba6 0807 	sub.w	r8, r6, r7
 80178c6:	608b      	str	r3, [r1, #8]
 80178c8:	f1b8 0f00 	cmp.w	r8, #0
 80178cc:	dde9      	ble.n	80178a2 <__sflush_r+0xae>
 80178ce:	6a21      	ldr	r1, [r4, #32]
 80178d0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80178d2:	4643      	mov	r3, r8
 80178d4:	463a      	mov	r2, r7
 80178d6:	4628      	mov	r0, r5
 80178d8:	47b0      	blx	r6
 80178da:	2800      	cmp	r0, #0
 80178dc:	dc08      	bgt.n	80178f0 <__sflush_r+0xfc>
 80178de:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80178e2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80178e6:	81a3      	strh	r3, [r4, #12]
 80178e8:	f04f 30ff 	mov.w	r0, #4294967295
 80178ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80178f0:	4407      	add	r7, r0
 80178f2:	eba8 0800 	sub.w	r8, r8, r0
 80178f6:	e7e7      	b.n	80178c8 <__sflush_r+0xd4>
 80178f8:	20400001 	.word	0x20400001

080178fc <_fflush_r>:
 80178fc:	b538      	push	{r3, r4, r5, lr}
 80178fe:	690b      	ldr	r3, [r1, #16]
 8017900:	4605      	mov	r5, r0
 8017902:	460c      	mov	r4, r1
 8017904:	b913      	cbnz	r3, 801790c <_fflush_r+0x10>
 8017906:	2500      	movs	r5, #0
 8017908:	4628      	mov	r0, r5
 801790a:	bd38      	pop	{r3, r4, r5, pc}
 801790c:	b118      	cbz	r0, 8017916 <_fflush_r+0x1a>
 801790e:	6a03      	ldr	r3, [r0, #32]
 8017910:	b90b      	cbnz	r3, 8017916 <_fflush_r+0x1a>
 8017912:	f7fe ff8d 	bl	8016830 <__sinit>
 8017916:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801791a:	2b00      	cmp	r3, #0
 801791c:	d0f3      	beq.n	8017906 <_fflush_r+0xa>
 801791e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8017920:	07d0      	lsls	r0, r2, #31
 8017922:	d404      	bmi.n	801792e <_fflush_r+0x32>
 8017924:	0599      	lsls	r1, r3, #22
 8017926:	d402      	bmi.n	801792e <_fflush_r+0x32>
 8017928:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801792a:	f7ff fa0e 	bl	8016d4a <__retarget_lock_acquire_recursive>
 801792e:	4628      	mov	r0, r5
 8017930:	4621      	mov	r1, r4
 8017932:	f7ff ff5f 	bl	80177f4 <__sflush_r>
 8017936:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8017938:	07da      	lsls	r2, r3, #31
 801793a:	4605      	mov	r5, r0
 801793c:	d4e4      	bmi.n	8017908 <_fflush_r+0xc>
 801793e:	89a3      	ldrh	r3, [r4, #12]
 8017940:	059b      	lsls	r3, r3, #22
 8017942:	d4e1      	bmi.n	8017908 <_fflush_r+0xc>
 8017944:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8017946:	f7ff fa01 	bl	8016d4c <__retarget_lock_release_recursive>
 801794a:	e7dd      	b.n	8017908 <_fflush_r+0xc>

0801794c <fiprintf>:
 801794c:	b40e      	push	{r1, r2, r3}
 801794e:	b503      	push	{r0, r1, lr}
 8017950:	4601      	mov	r1, r0
 8017952:	ab03      	add	r3, sp, #12
 8017954:	4805      	ldr	r0, [pc, #20]	@ (801796c <fiprintf+0x20>)
 8017956:	f853 2b04 	ldr.w	r2, [r3], #4
 801795a:	6800      	ldr	r0, [r0, #0]
 801795c:	9301      	str	r3, [sp, #4]
 801795e:	f7ff fca5 	bl	80172ac <_vfiprintf_r>
 8017962:	b002      	add	sp, #8
 8017964:	f85d eb04 	ldr.w	lr, [sp], #4
 8017968:	b003      	add	sp, #12
 801796a:	4770      	bx	lr
 801796c:	240000d4 	.word	0x240000d4

08017970 <__swhatbuf_r>:
 8017970:	b570      	push	{r4, r5, r6, lr}
 8017972:	460c      	mov	r4, r1
 8017974:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8017978:	2900      	cmp	r1, #0
 801797a:	b096      	sub	sp, #88	@ 0x58
 801797c:	4615      	mov	r5, r2
 801797e:	461e      	mov	r6, r3
 8017980:	da0d      	bge.n	801799e <__swhatbuf_r+0x2e>
 8017982:	89a3      	ldrh	r3, [r4, #12]
 8017984:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8017988:	f04f 0100 	mov.w	r1, #0
 801798c:	bf14      	ite	ne
 801798e:	2340      	movne	r3, #64	@ 0x40
 8017990:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8017994:	2000      	movs	r0, #0
 8017996:	6031      	str	r1, [r6, #0]
 8017998:	602b      	str	r3, [r5, #0]
 801799a:	b016      	add	sp, #88	@ 0x58
 801799c:	bd70      	pop	{r4, r5, r6, pc}
 801799e:	466a      	mov	r2, sp
 80179a0:	f000 f848 	bl	8017a34 <_fstat_r>
 80179a4:	2800      	cmp	r0, #0
 80179a6:	dbec      	blt.n	8017982 <__swhatbuf_r+0x12>
 80179a8:	9901      	ldr	r1, [sp, #4]
 80179aa:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80179ae:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80179b2:	4259      	negs	r1, r3
 80179b4:	4159      	adcs	r1, r3
 80179b6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80179ba:	e7eb      	b.n	8017994 <__swhatbuf_r+0x24>

080179bc <__smakebuf_r>:
 80179bc:	898b      	ldrh	r3, [r1, #12]
 80179be:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80179c0:	079d      	lsls	r5, r3, #30
 80179c2:	4606      	mov	r6, r0
 80179c4:	460c      	mov	r4, r1
 80179c6:	d507      	bpl.n	80179d8 <__smakebuf_r+0x1c>
 80179c8:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80179cc:	6023      	str	r3, [r4, #0]
 80179ce:	6123      	str	r3, [r4, #16]
 80179d0:	2301      	movs	r3, #1
 80179d2:	6163      	str	r3, [r4, #20]
 80179d4:	b003      	add	sp, #12
 80179d6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80179d8:	ab01      	add	r3, sp, #4
 80179da:	466a      	mov	r2, sp
 80179dc:	f7ff ffc8 	bl	8017970 <__swhatbuf_r>
 80179e0:	9f00      	ldr	r7, [sp, #0]
 80179e2:	4605      	mov	r5, r0
 80179e4:	4639      	mov	r1, r7
 80179e6:	4630      	mov	r0, r6
 80179e8:	f7ff fa52 	bl	8016e90 <_malloc_r>
 80179ec:	b948      	cbnz	r0, 8017a02 <__smakebuf_r+0x46>
 80179ee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80179f2:	059a      	lsls	r2, r3, #22
 80179f4:	d4ee      	bmi.n	80179d4 <__smakebuf_r+0x18>
 80179f6:	f023 0303 	bic.w	r3, r3, #3
 80179fa:	f043 0302 	orr.w	r3, r3, #2
 80179fe:	81a3      	strh	r3, [r4, #12]
 8017a00:	e7e2      	b.n	80179c8 <__smakebuf_r+0xc>
 8017a02:	89a3      	ldrh	r3, [r4, #12]
 8017a04:	6020      	str	r0, [r4, #0]
 8017a06:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8017a0a:	81a3      	strh	r3, [r4, #12]
 8017a0c:	9b01      	ldr	r3, [sp, #4]
 8017a0e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8017a12:	b15b      	cbz	r3, 8017a2c <__smakebuf_r+0x70>
 8017a14:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8017a18:	4630      	mov	r0, r6
 8017a1a:	f000 f81d 	bl	8017a58 <_isatty_r>
 8017a1e:	b128      	cbz	r0, 8017a2c <__smakebuf_r+0x70>
 8017a20:	89a3      	ldrh	r3, [r4, #12]
 8017a22:	f023 0303 	bic.w	r3, r3, #3
 8017a26:	f043 0301 	orr.w	r3, r3, #1
 8017a2a:	81a3      	strh	r3, [r4, #12]
 8017a2c:	89a3      	ldrh	r3, [r4, #12]
 8017a2e:	431d      	orrs	r5, r3
 8017a30:	81a5      	strh	r5, [r4, #12]
 8017a32:	e7cf      	b.n	80179d4 <__smakebuf_r+0x18>

08017a34 <_fstat_r>:
 8017a34:	b538      	push	{r3, r4, r5, lr}
 8017a36:	4d07      	ldr	r5, [pc, #28]	@ (8017a54 <_fstat_r+0x20>)
 8017a38:	2300      	movs	r3, #0
 8017a3a:	4604      	mov	r4, r0
 8017a3c:	4608      	mov	r0, r1
 8017a3e:	4611      	mov	r1, r2
 8017a40:	602b      	str	r3, [r5, #0]
 8017a42:	f7e9 f9cd 	bl	8000de0 <_fstat>
 8017a46:	1c43      	adds	r3, r0, #1
 8017a48:	d102      	bne.n	8017a50 <_fstat_r+0x1c>
 8017a4a:	682b      	ldr	r3, [r5, #0]
 8017a4c:	b103      	cbz	r3, 8017a50 <_fstat_r+0x1c>
 8017a4e:	6023      	str	r3, [r4, #0]
 8017a50:	bd38      	pop	{r3, r4, r5, pc}
 8017a52:	bf00      	nop
 8017a54:	24008094 	.word	0x24008094

08017a58 <_isatty_r>:
 8017a58:	b538      	push	{r3, r4, r5, lr}
 8017a5a:	4d06      	ldr	r5, [pc, #24]	@ (8017a74 <_isatty_r+0x1c>)
 8017a5c:	2300      	movs	r3, #0
 8017a5e:	4604      	mov	r4, r0
 8017a60:	4608      	mov	r0, r1
 8017a62:	602b      	str	r3, [r5, #0]
 8017a64:	f7e9 f9cc 	bl	8000e00 <_isatty>
 8017a68:	1c43      	adds	r3, r0, #1
 8017a6a:	d102      	bne.n	8017a72 <_isatty_r+0x1a>
 8017a6c:	682b      	ldr	r3, [r5, #0]
 8017a6e:	b103      	cbz	r3, 8017a72 <_isatty_r+0x1a>
 8017a70:	6023      	str	r3, [r4, #0]
 8017a72:	bd38      	pop	{r3, r4, r5, pc}
 8017a74:	24008094 	.word	0x24008094

08017a78 <_sbrk_r>:
 8017a78:	b538      	push	{r3, r4, r5, lr}
 8017a7a:	4d06      	ldr	r5, [pc, #24]	@ (8017a94 <_sbrk_r+0x1c>)
 8017a7c:	2300      	movs	r3, #0
 8017a7e:	4604      	mov	r4, r0
 8017a80:	4608      	mov	r0, r1
 8017a82:	602b      	str	r3, [r5, #0]
 8017a84:	f7e9 f9d4 	bl	8000e30 <_sbrk>
 8017a88:	1c43      	adds	r3, r0, #1
 8017a8a:	d102      	bne.n	8017a92 <_sbrk_r+0x1a>
 8017a8c:	682b      	ldr	r3, [r5, #0]
 8017a8e:	b103      	cbz	r3, 8017a92 <_sbrk_r+0x1a>
 8017a90:	6023      	str	r3, [r4, #0]
 8017a92:	bd38      	pop	{r3, r4, r5, pc}
 8017a94:	24008094 	.word	0x24008094

08017a98 <abort>:
 8017a98:	b508      	push	{r3, lr}
 8017a9a:	2006      	movs	r0, #6
 8017a9c:	f000 f85a 	bl	8017b54 <raise>
 8017aa0:	2001      	movs	r0, #1
 8017aa2:	f7e9 f94d 	bl	8000d40 <_exit>

08017aa6 <_realloc_r>:
 8017aa6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8017aaa:	4607      	mov	r7, r0
 8017aac:	4614      	mov	r4, r2
 8017aae:	460d      	mov	r5, r1
 8017ab0:	b921      	cbnz	r1, 8017abc <_realloc_r+0x16>
 8017ab2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8017ab6:	4611      	mov	r1, r2
 8017ab8:	f7ff b9ea 	b.w	8016e90 <_malloc_r>
 8017abc:	b92a      	cbnz	r2, 8017aca <_realloc_r+0x24>
 8017abe:	f7ff f973 	bl	8016da8 <_free_r>
 8017ac2:	4625      	mov	r5, r4
 8017ac4:	4628      	mov	r0, r5
 8017ac6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8017aca:	f000 f85f 	bl	8017b8c <_malloc_usable_size_r>
 8017ace:	4284      	cmp	r4, r0
 8017ad0:	4606      	mov	r6, r0
 8017ad2:	d802      	bhi.n	8017ada <_realloc_r+0x34>
 8017ad4:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8017ad8:	d8f4      	bhi.n	8017ac4 <_realloc_r+0x1e>
 8017ada:	4621      	mov	r1, r4
 8017adc:	4638      	mov	r0, r7
 8017ade:	f7ff f9d7 	bl	8016e90 <_malloc_r>
 8017ae2:	4680      	mov	r8, r0
 8017ae4:	b908      	cbnz	r0, 8017aea <_realloc_r+0x44>
 8017ae6:	4645      	mov	r5, r8
 8017ae8:	e7ec      	b.n	8017ac4 <_realloc_r+0x1e>
 8017aea:	42b4      	cmp	r4, r6
 8017aec:	4622      	mov	r2, r4
 8017aee:	4629      	mov	r1, r5
 8017af0:	bf28      	it	cs
 8017af2:	4632      	movcs	r2, r6
 8017af4:	f7ff f92b 	bl	8016d4e <memcpy>
 8017af8:	4629      	mov	r1, r5
 8017afa:	4638      	mov	r0, r7
 8017afc:	f7ff f954 	bl	8016da8 <_free_r>
 8017b00:	e7f1      	b.n	8017ae6 <_realloc_r+0x40>

08017b02 <_raise_r>:
 8017b02:	291f      	cmp	r1, #31
 8017b04:	b538      	push	{r3, r4, r5, lr}
 8017b06:	4605      	mov	r5, r0
 8017b08:	460c      	mov	r4, r1
 8017b0a:	d904      	bls.n	8017b16 <_raise_r+0x14>
 8017b0c:	2316      	movs	r3, #22
 8017b0e:	6003      	str	r3, [r0, #0]
 8017b10:	f04f 30ff 	mov.w	r0, #4294967295
 8017b14:	bd38      	pop	{r3, r4, r5, pc}
 8017b16:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8017b18:	b112      	cbz	r2, 8017b20 <_raise_r+0x1e>
 8017b1a:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8017b1e:	b94b      	cbnz	r3, 8017b34 <_raise_r+0x32>
 8017b20:	4628      	mov	r0, r5
 8017b22:	f000 f831 	bl	8017b88 <_getpid_r>
 8017b26:	4622      	mov	r2, r4
 8017b28:	4601      	mov	r1, r0
 8017b2a:	4628      	mov	r0, r5
 8017b2c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8017b30:	f000 b818 	b.w	8017b64 <_kill_r>
 8017b34:	2b01      	cmp	r3, #1
 8017b36:	d00a      	beq.n	8017b4e <_raise_r+0x4c>
 8017b38:	1c59      	adds	r1, r3, #1
 8017b3a:	d103      	bne.n	8017b44 <_raise_r+0x42>
 8017b3c:	2316      	movs	r3, #22
 8017b3e:	6003      	str	r3, [r0, #0]
 8017b40:	2001      	movs	r0, #1
 8017b42:	e7e7      	b.n	8017b14 <_raise_r+0x12>
 8017b44:	2100      	movs	r1, #0
 8017b46:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8017b4a:	4620      	mov	r0, r4
 8017b4c:	4798      	blx	r3
 8017b4e:	2000      	movs	r0, #0
 8017b50:	e7e0      	b.n	8017b14 <_raise_r+0x12>
	...

08017b54 <raise>:
 8017b54:	4b02      	ldr	r3, [pc, #8]	@ (8017b60 <raise+0xc>)
 8017b56:	4601      	mov	r1, r0
 8017b58:	6818      	ldr	r0, [r3, #0]
 8017b5a:	f7ff bfd2 	b.w	8017b02 <_raise_r>
 8017b5e:	bf00      	nop
 8017b60:	240000d4 	.word	0x240000d4

08017b64 <_kill_r>:
 8017b64:	b538      	push	{r3, r4, r5, lr}
 8017b66:	4d07      	ldr	r5, [pc, #28]	@ (8017b84 <_kill_r+0x20>)
 8017b68:	2300      	movs	r3, #0
 8017b6a:	4604      	mov	r4, r0
 8017b6c:	4608      	mov	r0, r1
 8017b6e:	4611      	mov	r1, r2
 8017b70:	602b      	str	r3, [r5, #0]
 8017b72:	f7e9 f8d3 	bl	8000d1c <_kill>
 8017b76:	1c43      	adds	r3, r0, #1
 8017b78:	d102      	bne.n	8017b80 <_kill_r+0x1c>
 8017b7a:	682b      	ldr	r3, [r5, #0]
 8017b7c:	b103      	cbz	r3, 8017b80 <_kill_r+0x1c>
 8017b7e:	6023      	str	r3, [r4, #0]
 8017b80:	bd38      	pop	{r3, r4, r5, pc}
 8017b82:	bf00      	nop
 8017b84:	24008094 	.word	0x24008094

08017b88 <_getpid_r>:
 8017b88:	f7e9 b8c0 	b.w	8000d0c <_getpid>

08017b8c <_malloc_usable_size_r>:
 8017b8c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8017b90:	1f18      	subs	r0, r3, #4
 8017b92:	2b00      	cmp	r3, #0
 8017b94:	bfbc      	itt	lt
 8017b96:	580b      	ldrlt	r3, [r1, r0]
 8017b98:	18c0      	addlt	r0, r0, r3
 8017b9a:	4770      	bx	lr

08017b9c <_init>:
 8017b9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8017b9e:	bf00      	nop
 8017ba0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8017ba2:	bc08      	pop	{r3}
 8017ba4:	469e      	mov	lr, r3
 8017ba6:	4770      	bx	lr

08017ba8 <_fini>:
 8017ba8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8017baa:	bf00      	nop
 8017bac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8017bae:	bc08      	pop	{r3}
 8017bb0:	469e      	mov	lr, r3
 8017bb2:	4770      	bx	lr
