{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1766423506341 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1766423506342 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 23 01:11:43 2025 " "Processing started: Tue Dec 23 01:11:43 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1766423506342 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1766423506342 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off IMU -c DE2_115 " "Command: quartus_map --read_settings_files=on --write_settings_files=off IMU -c DE2_115" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1766423506342 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1766423507599 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "velocity_integrator.sv(48) " "Verilog HDL information at velocity_integrator.sv(48): always construct contains both blocking and non-blocking assignments" {  } { { "IMU/DE2_115/velocity_integrator.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/velocity_integrator.sv" 48 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1766423529688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imu/de2_115/velocity_integrator.sv 1 1 " "Found 1 design units, including 1 entities, in source file imu/de2_115/velocity_integrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 velocity_integrator " "Found entity 1: velocity_integrator" {  } { { "IMU/DE2_115/velocity_integrator.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/velocity_integrator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766423529696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766423529696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imu/de2_115/uart_rx.sv 1 1 " "Found 1 design units, including 1 entities, in source file imu/de2_115/uart_rx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "IMU/DE2_115/uart_rx.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/uart_rx.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766423529699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766423529699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imu/de2_115/imu_parser.sv 1 1 " "Found 1 design units, including 1 entities, in source file imu/de2_115/imu_parser.sv" { { "Info" "ISGN_ENTITY_NAME" "1 imu_parser " "Found entity 1: imu_parser" {  } { { "IMU/DE2_115/imu_parser.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/imu_parser.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766423529702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766423529702 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX0 hex0 DE2_115.sv(12) " "Verilog HDL Declaration information at DE2_115.sv(12): object \"HEX0\" differs only in case from object \"hex0\" in the same scope" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1766423529708 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX1 hex1 DE2_115.sv(13) " "Verilog HDL Declaration information at DE2_115.sv(13): object \"HEX1\" differs only in case from object \"hex1\" in the same scope" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1766423529708 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX2 hex2 DE2_115.sv(14) " "Verilog HDL Declaration information at DE2_115.sv(14): object \"HEX2\" differs only in case from object \"hex2\" in the same scope" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1766423529708 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX3 hex3 DE2_115.sv(15) " "Verilog HDL Declaration information at DE2_115.sv(15): object \"HEX3\" differs only in case from object \"hex3\" in the same scope" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1766423529708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imu/de2_115/de2_115.sv 2 2 " "Found 2 design units, including 2 entities, in source file imu/de2_115/de2_115.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115 " "Found entity 1: DE2_115" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766423529709 ""} { "Info" "ISGN_ENTITY_NAME" "2 HexTo7Seg " "Found entity 2: HexTo7Seg" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 388 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766423529709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766423529709 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_rx uart_rx.sv(10) " "Verilog HDL Parameter Declaration warning at uart_rx.sv(10): Parameter Declaration in module \"uart_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "IMU/DE2_115/uart_rx.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/uart_rx.sv" 10 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1766423529711 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_rx uart_rx.sv(11) " "Verilog HDL Parameter Declaration warning at uart_rx.sv(11): Parameter Declaration in module \"uart_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "IMU/DE2_115/uart_rx.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/uart_rx.sv" 11 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1766423529711 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_rx uart_rx.sv(12) " "Verilog HDL Parameter Declaration warning at uart_rx.sv(12): Parameter Declaration in module \"uart_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "IMU/DE2_115/uart_rx.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/uart_rx.sv" 12 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1766423529711 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_rx uart_rx.sv(13) " "Verilog HDL Parameter Declaration warning at uart_rx.sv(13): Parameter Declaration in module \"uart_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "IMU/DE2_115/uart_rx.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/uart_rx.sv" 13 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1766423529711 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_rx uart_rx.sv(14) " "Verilog HDL Parameter Declaration warning at uart_rx.sv(14): Parameter Declaration in module \"uart_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "IMU/DE2_115/uart_rx.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/uart_rx.sv" 14 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1766423529711 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE2_115 " "Elaborating entity \"DE2_115\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1766423529861 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 DE2_115.sv(279) " "Verilog HDL assignment warning at DE2_115.sv(279): truncated value with size 32 to match size of target (4)" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 279 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1766423529873 "|DE2_115"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE2_115.sv(280) " "Verilog HDL assignment warning at DE2_115.sv(280): truncated value with size 32 to match size of target (16)" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 280 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1766423529873 "|DE2_115"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 DE2_115.sv(282) " "Verilog HDL assignment warning at DE2_115.sv(282): truncated value with size 32 to match size of target (4)" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 282 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1766423529873 "|DE2_115"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE2_115.sv(283) " "Verilog HDL assignment warning at DE2_115.sv(283): truncated value with size 32 to match size of target (16)" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 283 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1766423529873 "|DE2_115"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 DE2_115.sv(285) " "Verilog HDL assignment warning at DE2_115.sv(285): truncated value with size 32 to match size of target (4)" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 285 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1766423529873 "|DE2_115"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 DE2_115.sv(286) " "Verilog HDL assignment warning at DE2_115.sv(286): truncated value with size 32 to match size of target (4)" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 286 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1766423529873 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_DACDAT DE2_115.sv(49) " "Output port \"AUD_DACDAT\" at DE2_115.sv(49) has no driver" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 49 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1766423529873 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_XCK DE2_115.sv(51) " "Output port \"AUD_XCK\" at DE2_115.sv(51) has no driver" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 51 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1766423529873 "|DE2_115"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx uart_rx:u_rx " "Elaborating entity \"uart_rx\" for hierarchy \"uart_rx:u_rx\"" {  } { { "IMU/DE2_115/DE2_115.sv" "u_rx" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766423529877 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 uart_rx.sv(52) " "Verilog HDL assignment warning at uart_rx.sv(52): truncated value with size 32 to match size of target (16)" {  } { { "IMU/DE2_115/uart_rx.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/uart_rx.sv" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1766423529883 "|DE2_115|uart_rx:u_rx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 uart_rx.sv(60) " "Verilog HDL assignment warning at uart_rx.sv(60): truncated value with size 32 to match size of target (16)" {  } { { "IMU/DE2_115/uart_rx.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/uart_rx.sv" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1766423529883 "|DE2_115|uart_rx:u_rx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 uart_rx.sv(67) " "Verilog HDL assignment warning at uart_rx.sv(67): truncated value with size 32 to match size of target (3)" {  } { { "IMU/DE2_115/uart_rx.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/uart_rx.sv" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1766423529883 "|DE2_115|uart_rx:u_rx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 uart_rx.sv(79) " "Verilog HDL assignment warning at uart_rx.sv(79): truncated value with size 32 to match size of target (16)" {  } { { "IMU/DE2_115/uart_rx.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/uart_rx.sv" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1766423529883 "|DE2_115|uart_rx:u_rx"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imu_parser imu_parser:u_parser " "Elaborating entity \"imu_parser\" for hierarchy \"imu_parser:u_parser\"" {  } { { "IMU/DE2_115/DE2_115.sv" "u_parser" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766423529889 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp_gz imu_parser.sv(29) " "Verilog HDL or VHDL warning at imu_parser.sv(29): object \"temp_gz\" assigned a value but never read" {  } { { "IMU/DE2_115/imu_parser.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/imu_parser.sv" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1766423529901 "|DE2_115|imu_parser:u_parser"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 imu_parser.sv(76) " "Verilog HDL assignment warning at imu_parser.sv(76): truncated value with size 32 to match size of target (3)" {  } { { "IMU/DE2_115/imu_parser.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/imu_parser.sv" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1766423529901 "|DE2_115|imu_parser:u_parser"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "velocity_integrator velocity_integrator:u_integrator " "Elaborating entity \"velocity_integrator\" for hierarchy \"velocity_integrator:u_integrator\"" {  } { { "IMU/DE2_115/DE2_115.sv" "u_integrator" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766423529905 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 velocity_integrator.sv(71) " "Verilog HDL assignment warning at velocity_integrator.sv(71): truncated value with size 32 to match size of target (16)" {  } { { "IMU/DE2_115/velocity_integrator.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/velocity_integrator.sv" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1766423529912 "|DE2_115|velocity_integrator:u_integrator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 velocity_integrator.sv(75) " "Verilog HDL assignment warning at velocity_integrator.sv(75): truncated value with size 64 to match size of target (32)" {  } { { "IMU/DE2_115/velocity_integrator.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/velocity_integrator.sv" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1766423529912 "|DE2_115|velocity_integrator:u_integrator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 velocity_integrator.sv(76) " "Verilog HDL assignment warning at velocity_integrator.sv(76): truncated value with size 64 to match size of target (32)" {  } { { "IMU/DE2_115/velocity_integrator.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/velocity_integrator.sv" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1766423529912 "|DE2_115|velocity_integrator:u_integrator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 velocity_integrator.sv(77) " "Verilog HDL assignment warning at velocity_integrator.sv(77): truncated value with size 64 to match size of target (32)" {  } { { "IMU/DE2_115/velocity_integrator.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/velocity_integrator.sv" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1766423529913 "|DE2_115|velocity_integrator:u_integrator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 velocity_integrator.sv(78) " "Verilog HDL assignment warning at velocity_integrator.sv(78): truncated value with size 64 to match size of target (32)" {  } { { "IMU/DE2_115/velocity_integrator.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/velocity_integrator.sv" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1766423529913 "|DE2_115|velocity_integrator:u_integrator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 velocity_integrator.sv(79) " "Verilog HDL assignment warning at velocity_integrator.sv(79): truncated value with size 64 to match size of target (32)" {  } { { "IMU/DE2_115/velocity_integrator.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/velocity_integrator.sv" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1766423529913 "|DE2_115|velocity_integrator:u_integrator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 velocity_integrator.sv(80) " "Verilog HDL assignment warning at velocity_integrator.sv(80): truncated value with size 64 to match size of target (32)" {  } { { "IMU/DE2_115/velocity_integrator.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/velocity_integrator.sv" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1766423529913 "|DE2_115|velocity_integrator:u_integrator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 velocity_integrator.sv(119) " "Verilog HDL assignment warning at velocity_integrator.sv(119): truncated value with size 32 to match size of target (16)" {  } { { "IMU/DE2_115/velocity_integrator.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/velocity_integrator.sv" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1766423529916 "|DE2_115|velocity_integrator:u_integrator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexTo7Seg HexTo7Seg:hex0 " "Elaborating entity \"HexTo7Seg\" for hierarchy \"HexTo7Seg:hex0\"" {  } { { "IMU/DE2_115/DE2_115.sv" "hex0" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766423530205 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "6 " "Inferred 6 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "IMU/DE2_115/DE2_115.sv" "Mod0" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 280 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766423535205 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod1\"" {  } { { "IMU/DE2_115/DE2_115.sv" "Mod1" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 283 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766423535205 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod2\"" {  } { { "IMU/DE2_115/DE2_115.sv" "Mod2" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 286 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766423535205 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div2\"" {  } { { "IMU/DE2_115/DE2_115.sv" "Div2" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 285 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766423535205 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div1\"" {  } { { "IMU/DE2_115/DE2_115.sv" "Div1" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 282 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766423535205 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "IMU/DE2_115/DE2_115.sv" "Div0" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 279 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766423535205 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1766423535205 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod0 " "Elaborated megafunction instantiation \"lpm_divide:Mod0\"" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 280 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766423535290 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod0 " "Instantiated megafunction \"lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766423535290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766423535290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766423535290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766423535290 ""}  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 280 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1766423535290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_icm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_icm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_icm " "Found entity 1: lpm_divide_icm" {  } { { "db/lpm_divide_icm.tdf" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/db/lpm_divide_icm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766423535375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766423535375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_7nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_7nh " "Found entity 1: sign_div_unsign_7nh" {  } { { "db/sign_div_unsign_7nh.tdf" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/db/sign_div_unsign_7nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766423535395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766423535395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_2af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_2af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_2af " "Found entity 1: alt_u_div_2af" {  } { { "db/alt_u_div_2af.tdf" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/db/alt_u_div_2af.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766423535445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766423535445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766423535537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766423535537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766423535610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766423535610 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod1 " "Elaborated megafunction instantiation \"lpm_divide:Mod1\"" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 283 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766423535622 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod1 " "Instantiated megafunction \"lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766423535625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766423535625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766423535625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766423535625 ""}  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 283 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1766423535625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_2bm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_2bm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_2bm " "Found entity 1: lpm_divide_2bm" {  } { { "db/lpm_divide_2bm.tdf" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/db/lpm_divide_2bm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766423535686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766423535686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_nlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_nlh " "Found entity 1: sign_div_unsign_nlh" {  } { { "db/sign_div_unsign_nlh.tdf" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/db/sign_div_unsign_nlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766423535705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766423535705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_27f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_27f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_27f " "Found entity 1: alt_u_div_27f" {  } { { "db/alt_u_div_27f.tdf" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/db/alt_u_div_27f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766423535736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766423535736 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod2 " "Elaborated megafunction instantiation \"lpm_divide:Mod2\"" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 286 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766423535754 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod2 " "Instantiated megafunction \"lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766423535754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766423535754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766423535754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766423535754 ""}  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 286 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1766423535754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_l9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_l9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_l9m " "Found entity 1: lpm_divide_l9m" {  } { { "db/lpm_divide_l9m.tdf" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/db/lpm_divide_l9m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766423535812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766423535812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_akh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_akh " "Found entity 1: sign_div_unsign_akh" {  } { { "db/sign_div_unsign_akh.tdf" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/db/sign_div_unsign_akh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766423535837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766423535837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_84f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_84f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_84f " "Found entity 1: alt_u_div_84f" {  } { { "db/alt_u_div_84f.tdf" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/db/alt_u_div_84f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766423535860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766423535860 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div2 " "Elaborated megafunction instantiation \"lpm_divide:Div2\"" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 285 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766423535870 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div2 " "Instantiated megafunction \"lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766423535872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766423535872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766423535872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766423535872 ""}  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 285 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1766423535872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ihm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ihm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ihm " "Found entity 1: lpm_divide_ihm" {  } { { "db/lpm_divide_ihm.tdf" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/db/lpm_divide_ihm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766423535930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766423535930 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div1 " "Elaborated megafunction instantiation \"lpm_divide:Div1\"" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 282 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766423535949 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div1 " "Instantiated megafunction \"lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766423535949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766423535949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766423535949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766423535949 ""}  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 282 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1766423535949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_vim.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_vim.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_vim " "Found entity 1: lpm_divide_vim" {  } { { "db/lpm_divide_vim.tdf" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/db/lpm_divide_vim.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766423536022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766423536022 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 279 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766423536036 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766423536042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766423536042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766423536042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766423536042 ""}  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 279 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1766423536042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_fkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_fkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_fkm " "Found entity 1: lpm_divide_fkm" {  } { { "db/lpm_divide_fkm.tdf" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/db/lpm_divide_fkm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766423536096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766423536096 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[0\] " "bidirectional pin \"GPIO\[0\]\" has no driver" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1766423536705 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK " "bidirectional pin \"PS2_CLK\" has no driver" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1766423536705 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT " "bidirectional pin \"PS2_DAT\" has no driver" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 31 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1766423536705 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK2 " "bidirectional pin \"PS2_CLK2\" has no driver" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 32 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1766423536705 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT2 " "bidirectional pin \"PS2_DAT2\" has no driver" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1766423536705 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_CMD " "bidirectional pin \"SD_CMD\" has no driver" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1766423536705 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT\[0\] " "bidirectional pin \"SD_DAT\[0\]\" has no driver" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1766423536705 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT\[1\] " "bidirectional pin \"SD_DAT\[1\]\" has no driver" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1766423536705 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT\[2\] " "bidirectional pin \"SD_DAT\[2\]\" has no driver" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1766423536705 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT\[3\] " "bidirectional pin \"SD_DAT\[3\]\" has no driver" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1766423536705 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_ADCLRCK " "bidirectional pin \"AUD_ADCLRCK\" has no driver" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1766423536705 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_BCLK " "bidirectional pin \"AUD_BCLK\" has no driver" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1766423536705 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_DACLRCK " "bidirectional pin \"AUD_DACLRCK\" has no driver" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 50 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1766423536705 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EEP_I2C_SDAT " "bidirectional pin \"EEP_I2C_SDAT\" has no driver" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1766423536705 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "I2C_SDAT " "bidirectional pin \"I2C_SDAT\" has no driver" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1766423536705 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[1\] " "bidirectional pin \"GPIO\[1\]\" has no driver" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1766423536705 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[2\] " "bidirectional pin \"GPIO\[2\]\" has no driver" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1766423536705 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[3\] " "bidirectional pin \"GPIO\[3\]\" has no driver" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1766423536705 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[4\] " "bidirectional pin \"GPIO\[4\]\" has no driver" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1766423536705 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[5\] " "bidirectional pin \"GPIO\[5\]\" has no driver" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1766423536705 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[6\] " "bidirectional pin \"GPIO\[6\]\" has no driver" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1766423536705 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[7\] " "bidirectional pin \"GPIO\[7\]\" has no driver" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1766423536705 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[8\] " "bidirectional pin \"GPIO\[8\]\" has no driver" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1766423536705 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[9\] " "bidirectional pin \"GPIO\[9\]\" has no driver" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1766423536705 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[10\] " "bidirectional pin \"GPIO\[10\]\" has no driver" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1766423536705 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[11\] " "bidirectional pin \"GPIO\[11\]\" has no driver" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1766423536705 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[12\] " "bidirectional pin \"GPIO\[12\]\" has no driver" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1766423536705 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[13\] " "bidirectional pin \"GPIO\[13\]\" has no driver" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1766423536705 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[14\] " "bidirectional pin \"GPIO\[14\]\" has no driver" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1766423536705 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[15\] " "bidirectional pin \"GPIO\[15\]\" has no driver" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1766423536705 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[16\] " "bidirectional pin \"GPIO\[16\]\" has no driver" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1766423536705 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[17\] " "bidirectional pin \"GPIO\[17\]\" has no driver" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1766423536705 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[18\] " "bidirectional pin \"GPIO\[18\]\" has no driver" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1766423536705 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[19\] " "bidirectional pin \"GPIO\[19\]\" has no driver" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1766423536705 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[20\] " "bidirectional pin \"GPIO\[20\]\" has no driver" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1766423536705 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[21\] " "bidirectional pin \"GPIO\[21\]\" has no driver" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1766423536705 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[22\] " "bidirectional pin \"GPIO\[22\]\" has no driver" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1766423536705 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[23\] " "bidirectional pin \"GPIO\[23\]\" has no driver" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1766423536705 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[24\] " "bidirectional pin \"GPIO\[24\]\" has no driver" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1766423536705 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[25\] " "bidirectional pin \"GPIO\[25\]\" has no driver" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1766423536705 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[26\] " "bidirectional pin \"GPIO\[26\]\" has no driver" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1766423536705 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[27\] " "bidirectional pin \"GPIO\[27\]\" has no driver" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1766423536705 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[28\] " "bidirectional pin \"GPIO\[28\]\" has no driver" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1766423536705 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[29\] " "bidirectional pin \"GPIO\[29\]\" has no driver" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1766423536705 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[30\] " "bidirectional pin \"GPIO\[30\]\" has no driver" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1766423536705 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[31\] " "bidirectional pin \"GPIO\[31\]\" has no driver" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1766423536705 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[32\] " "bidirectional pin \"GPIO\[32\]\" has no driver" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1766423536705 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[33\] " "bidirectional pin \"GPIO\[33\]\" has no driver" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1766423536705 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[34\] " "bidirectional pin \"GPIO\[34\]\" has no driver" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1766423536705 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[35\] " "bidirectional pin \"GPIO\[35\]\" has no driver" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1766423536705 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_D\[0\] " "bidirectional pin \"HSMC_D\[0\]\" has no driver" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 133 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1766423536705 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_D\[1\] " "bidirectional pin \"HSMC_D\[1\]\" has no driver" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 133 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1766423536705 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_D\[2\] " "bidirectional pin \"HSMC_D\[2\]\" has no driver" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 133 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1766423536705 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_D\[3\] " "bidirectional pin \"HSMC_D\[3\]\" has no driver" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 133 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1766423536705 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[0\] " "bidirectional pin \"EX_IO\[0\]\" has no driver" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 137 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1766423536705 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[1\] " "bidirectional pin \"EX_IO\[1\]\" has no driver" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 137 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1766423536705 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[2\] " "bidirectional pin \"EX_IO\[2\]\" has no driver" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 137 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1766423536705 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[3\] " "bidirectional pin \"EX_IO\[3\]\" has no driver" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 137 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1766423536705 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[4\] " "bidirectional pin \"EX_IO\[4\]\" has no driver" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 137 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1766423536705 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[5\] " "bidirectional pin \"EX_IO\[5\]\" has no driver" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 137 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1766423536705 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[6\] " "bidirectional pin \"EX_IO\[6\]\" has no driver" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 137 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1766423536705 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Quartus II" 0 -1 1766423536705 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SMA_CLKOUT GND " "Pin \"SMA_CLKOUT\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423537838 "|DE2_115|SMA_CLKOUT"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423537838 "|DE2_115|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423537838 "|DE2_115|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423537838 "|DE2_115|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423537838 "|DE2_115|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423537838 "|DE2_115|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[8\] GND " "Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423537838 "|DE2_115|LEDG[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423537838 "|DE2_115|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423537838 "|DE2_115|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423537838 "|DE2_115|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423537838 "|DE2_115|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423537838 "|DE2_115|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423537838 "|DE2_115|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423537838 "|DE2_115|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423537838 "|DE2_115|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423537838 "|DE2_115|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423537838 "|DE2_115|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] VCC " "Pin \"HEX4\[0\]\" is stuck at VCC" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423537838 "|DE2_115|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] VCC " "Pin \"HEX4\[1\]\" is stuck at VCC" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423537838 "|DE2_115|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] VCC " "Pin \"HEX4\[2\]\" is stuck at VCC" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423537838 "|DE2_115|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] VCC " "Pin \"HEX4\[3\]\" is stuck at VCC" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423537838 "|DE2_115|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] VCC " "Pin \"HEX4\[4\]\" is stuck at VCC" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423537838 "|DE2_115|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] VCC " "Pin \"HEX4\[5\]\" is stuck at VCC" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423537838 "|DE2_115|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] VCC " "Pin \"HEX5\[0\]\" is stuck at VCC" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423537838 "|DE2_115|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] VCC " "Pin \"HEX5\[1\]\" is stuck at VCC" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423537838 "|DE2_115|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] VCC " "Pin \"HEX5\[2\]\" is stuck at VCC" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423537838 "|DE2_115|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] VCC " "Pin \"HEX5\[3\]\" is stuck at VCC" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423537838 "|DE2_115|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] VCC " "Pin \"HEX5\[4\]\" is stuck at VCC" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423537838 "|DE2_115|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] VCC " "Pin \"HEX5\[5\]\" is stuck at VCC" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423537838 "|DE2_115|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423537838 "|DE2_115|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[0\] VCC " "Pin \"HEX6\[0\]\" is stuck at VCC" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423537838 "|DE2_115|HEX6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[1\] VCC " "Pin \"HEX6\[1\]\" is stuck at VCC" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423537838 "|DE2_115|HEX6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[2\] VCC " "Pin \"HEX6\[2\]\" is stuck at VCC" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423537838 "|DE2_115|HEX6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[3\] VCC " "Pin \"HEX6\[3\]\" is stuck at VCC" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423537838 "|DE2_115|HEX6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[4\] VCC " "Pin \"HEX6\[4\]\" is stuck at VCC" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423537838 "|DE2_115|HEX6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[5\] VCC " "Pin \"HEX6\[5\]\" is stuck at VCC" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423537838 "|DE2_115|HEX6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[6\] VCC " "Pin \"HEX6\[6\]\" is stuck at VCC" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423537838 "|DE2_115|HEX6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[0\] VCC " "Pin \"HEX7\[0\]\" is stuck at VCC" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423537838 "|DE2_115|HEX7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[1\] VCC " "Pin \"HEX7\[1\]\" is stuck at VCC" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423537838 "|DE2_115|HEX7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[2\] VCC " "Pin \"HEX7\[2\]\" is stuck at VCC" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423537838 "|DE2_115|HEX7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[3\] VCC " "Pin \"HEX7\[3\]\" is stuck at VCC" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423537838 "|DE2_115|HEX7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[4\] VCC " "Pin \"HEX7\[4\]\" is stuck at VCC" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423537838 "|DE2_115|HEX7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[5\] VCC " "Pin \"HEX7\[5\]\" is stuck at VCC" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423537838 "|DE2_115|HEX7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[6\] VCC " "Pin \"HEX7\[6\]\" is stuck at VCC" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423537838 "|DE2_115|HEX7[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_BLON GND " "Pin \"LCD_BLON\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423537838 "|DE2_115|LCD_BLON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_EN GND " "Pin \"LCD_EN\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423537838 "|DE2_115|LCD_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON GND " "Pin \"LCD_ON\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423537838 "|DE2_115|LCD_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RS GND " "Pin \"LCD_RS\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423537838 "|DE2_115|LCD_RS"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423537838 "|DE2_115|LCD_RW"} { "Warning" "WMLS_MLS_STUCK_PIN" "UART_CTS GND " "Pin \"UART_CTS\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423537838 "|DE2_115|UART_CTS"} { "Warning" "WMLS_MLS_STUCK_PIN" "UART_TXD VCC " "Pin \"UART_TXD\" is stuck at VCC" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423537838 "|DE2_115|UART_TXD"} { "Warning" "WMLS_MLS_STUCK_PIN" "SD_CLK GND " "Pin \"SD_CLK\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423537838 "|DE2_115|SD_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423537838 "|DE2_115|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423537838 "|DE2_115|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423537838 "|DE2_115|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423537838 "|DE2_115|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[4\] GND " "Pin \"VGA_B\[4\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423537838 "|DE2_115|VGA_B[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[5\] GND " "Pin \"VGA_B\[5\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423537838 "|DE2_115|VGA_B[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[6\] GND " "Pin \"VGA_B\[6\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423537838 "|DE2_115|VGA_B[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[7\] GND " "Pin \"VGA_B\[7\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423537838 "|DE2_115|VGA_B[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_BLANK_N GND " "Pin \"VGA_BLANK_N\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423537838 "|DE2_115|VGA_BLANK_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_CLK GND " "Pin \"VGA_CLK\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423537838 "|DE2_115|VGA_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423537838 "|DE2_115|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423537838 "|DE2_115|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423537838 "|DE2_115|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423537838 "|DE2_115|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[4\] GND " "Pin \"VGA_G\[4\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423537838 "|DE2_115|VGA_G[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[5\] GND " "Pin \"VGA_G\[5\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423537838 "|DE2_115|VGA_G[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[6\] GND " "Pin \"VGA_G\[6\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423537838 "|DE2_115|VGA_G[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[7\] GND " "Pin \"VGA_G\[7\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423537838 "|DE2_115|VGA_G[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_HS GND " "Pin \"VGA_HS\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423537838 "|DE2_115|VGA_HS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423537838 "|DE2_115|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423537838 "|DE2_115|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423537838 "|DE2_115|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423537838 "|DE2_115|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[4\] GND " "Pin \"VGA_R\[4\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423537838 "|DE2_115|VGA_R[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[5\] GND " "Pin \"VGA_R\[5\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423537838 "|DE2_115|VGA_R[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[6\] GND " "Pin \"VGA_R\[6\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423537838 "|DE2_115|VGA_R[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[7\] GND " "Pin \"VGA_R\[7\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423537838 "|DE2_115|VGA_R[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423537838 "|DE2_115|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_VS GND " "Pin \"VGA_VS\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423537838 "|DE2_115|VGA_VS"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_DACDAT GND " "Pin \"AUD_DACDAT\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423537838 "|DE2_115|AUD_DACDAT"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_XCK GND " "Pin \"AUD_XCK\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423537838 "|DE2_115|AUD_XCK"} { "Warning" "WMLS_MLS_STUCK_PIN" "EEP_I2C_SCLK GND " "Pin \"EEP_I2C_SCLK\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423537838 "|DE2_115|EEP_I2C_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "I2C_SCLK GND " "Pin \"I2C_SCLK\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423537838 "|DE2_115|I2C_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_GTX_CLK GND " "Pin \"ENET0_GTX_CLK\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423537838 "|DE2_115|ENET0_GTX_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_MDC GND " "Pin \"ENET0_MDC\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423537838 "|DE2_115|ENET0_MDC"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_RST_N GND " "Pin \"ENET0_RST_N\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423537838 "|DE2_115|ENET0_RST_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_TX_DATA\[0\] GND " "Pin \"ENET0_TX_DATA\[0\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423537838 "|DE2_115|ENET0_TX_DATA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_TX_DATA\[1\] GND " "Pin \"ENET0_TX_DATA\[1\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423537838 "|DE2_115|ENET0_TX_DATA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_TX_DATA\[2\] GND " "Pin \"ENET0_TX_DATA\[2\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423537838 "|DE2_115|ENET0_TX_DATA[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_TX_DATA\[3\] GND " "Pin \"ENET0_TX_DATA\[3\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423537838 "|DE2_115|ENET0_TX_DATA[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_TX_EN GND " "Pin \"ENET0_TX_EN\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423537838 "|DE2_115|ENET0_TX_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_TX_ER GND " "Pin \"ENET0_TX_ER\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423537838 "|DE2_115|ENET0_TX_ER"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET1_GTX_CLK GND " "Pin \"ENET1_GTX_CLK\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423537838 "|DE2_115|ENET1_GTX_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET1_MDC GND " "Pin \"ENET1_MDC\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423537838 "|DE2_115|ENET1_MDC"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET1_RST_N GND " "Pin \"ENET1_RST_N\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423537838 "|DE2_115|ENET1_RST_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET1_TX_DATA\[0\] GND " "Pin \"ENET1_TX_DATA\[0\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 84 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423537838 "|DE2_115|ENET1_TX_DATA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET1_TX_DATA\[1\] GND " "Pin \"ENET1_TX_DATA\[1\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 84 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423537838 "|DE2_115|ENET1_TX_DATA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET1_TX_DATA\[2\] GND " "Pin \"ENET1_TX_DATA\[2\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 84 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423537838 "|DE2_115|ENET1_TX_DATA[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET1_TX_DATA\[3\] GND " "Pin \"ENET1_TX_DATA\[3\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 84 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423537838 "|DE2_115|ENET1_TX_DATA[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET1_TX_EN GND " "Pin \"ENET1_TX_EN\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 85 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423537838 "|DE2_115|ENET1_TX_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET1_TX_ER GND " "Pin \"ENET1_TX_ER\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423537838 "|DE2_115|ENET1_TX_ER"} { "Warning" "WMLS_MLS_STUCK_PIN" "TD_RESET_N GND " "Pin \"TD_RESET_N\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 91 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423537838 "|DE2_115|TD_RESET_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_ADDR\[0\] GND " "Pin \"OTG_ADDR\[0\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 94 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423537838 "|DE2_115|OTG_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_ADDR\[1\] GND " "Pin \"OTG_ADDR\[1\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 94 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423537838 "|DE2_115|OTG_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_CS_N VCC " "Pin \"OTG_CS_N\" is stuck at VCC" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 95 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423537838 "|DE2_115|OTG_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_WR_N VCC " "Pin \"OTG_WR_N\" is stuck at VCC" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423537838 "|DE2_115|OTG_WR_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_RD_N VCC " "Pin \"OTG_RD_N\" is stuck at VCC" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 97 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423537838 "|DE2_115|OTG_RD_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_RST_N GND " "Pin \"OTG_RST_N\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423537838 "|DE2_115|OTG_RST_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423537838 "|DE2_115|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423537838 "|DE2_115|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423537838 "|DE2_115|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423537838 "|DE2_115|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423537838 "|DE2_115|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423537838 "|DE2_115|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423537838 "|DE2_115|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423537838 "|DE2_115|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423537838 "|DE2_115|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423537838 "|DE2_115|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423537838 "|DE2_115|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423537838 "|DE2_115|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423537838 "|DE2_115|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[0\] GND " "Pin \"DRAM_BA\[0\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 102 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423537838 "|DE2_115|DRAM_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[1\] GND " "Pin \"DRAM_BA\[1\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 102 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423537838 "|DE2_115|DRAM_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N VCC " "Pin \"DRAM_CAS_N\" is stuck at VCC" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 103 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423537838 "|DE2_115|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE GND " "Pin \"DRAM_CKE\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 104 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423537838 "|DE2_115|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 105 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423537838 "|DE2_115|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N VCC " "Pin \"DRAM_CS_N\" is stuck at VCC" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423537838 "|DE2_115|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[0\] GND " "Pin \"DRAM_DQM\[0\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 108 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423537838 "|DE2_115|DRAM_DQM[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[1\] GND " "Pin \"DRAM_DQM\[1\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 108 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423537838 "|DE2_115|DRAM_DQM[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[2\] GND " "Pin \"DRAM_DQM\[2\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 108 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423537838 "|DE2_115|DRAM_DQM[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[3\] GND " "Pin \"DRAM_DQM\[3\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 108 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423537838 "|DE2_115|DRAM_DQM[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N VCC " "Pin \"DRAM_RAS_N\" is stuck at VCC" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 109 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423537838 "|DE2_115|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N VCC " "Pin \"DRAM_WE_N\" is stuck at VCC" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 110 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423537838 "|DE2_115|DRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[0\] GND " "Pin \"SRAM_ADDR\[0\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 111 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423537838 "|DE2_115|SRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[1\] GND " "Pin \"SRAM_ADDR\[1\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 111 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423537838 "|DE2_115|SRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[2\] GND " "Pin \"SRAM_ADDR\[2\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 111 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423537838 "|DE2_115|SRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[3\] GND " "Pin \"SRAM_ADDR\[3\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 111 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423537838 "|DE2_115|SRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[4\] GND " "Pin \"SRAM_ADDR\[4\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 111 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423537838 "|DE2_115|SRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[5\] GND " "Pin \"SRAM_ADDR\[5\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 111 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423537838 "|DE2_115|SRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[6\] GND " "Pin \"SRAM_ADDR\[6\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 111 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423537838 "|DE2_115|SRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[7\] GND " "Pin \"SRAM_ADDR\[7\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 111 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423537838 "|DE2_115|SRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[8\] GND " "Pin \"SRAM_ADDR\[8\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 111 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423537838 "|DE2_115|SRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[9\] GND " "Pin \"SRAM_ADDR\[9\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 111 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423537838 "|DE2_115|SRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[10\] GND " "Pin \"SRAM_ADDR\[10\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 111 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423537838 "|DE2_115|SRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[11\] GND " "Pin \"SRAM_ADDR\[11\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 111 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423537838 "|DE2_115|SRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[12\] GND " "Pin \"SRAM_ADDR\[12\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 111 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423537838 "|DE2_115|SRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[13\] GND " "Pin \"SRAM_ADDR\[13\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 111 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423537838 "|DE2_115|SRAM_ADDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[14\] GND " "Pin \"SRAM_ADDR\[14\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 111 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423537838 "|DE2_115|SRAM_ADDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[15\] GND " "Pin \"SRAM_ADDR\[15\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 111 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423537838 "|DE2_115|SRAM_ADDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[16\] GND " "Pin \"SRAM_ADDR\[16\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 111 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423537838 "|DE2_115|SRAM_ADDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[17\] GND " "Pin \"SRAM_ADDR\[17\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 111 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423537838 "|DE2_115|SRAM_ADDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[18\] GND " "Pin \"SRAM_ADDR\[18\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 111 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423537838 "|DE2_115|SRAM_ADDR[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[19\] GND " "Pin \"SRAM_ADDR\[19\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 111 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423537838 "|DE2_115|SRAM_ADDR[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_CE_N VCC " "Pin \"SRAM_CE_N\" is stuck at VCC" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 112 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423537838 "|DE2_115|SRAM_CE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_LB_N VCC " "Pin \"SRAM_LB_N\" is stuck at VCC" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 114 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423537838 "|DE2_115|SRAM_LB_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_OE_N VCC " "Pin \"SRAM_OE_N\" is stuck at VCC" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 115 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423537838 "|DE2_115|SRAM_OE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_UB_N VCC " "Pin \"SRAM_UB_N\" is stuck at VCC" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 116 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423537838 "|DE2_115|SRAM_UB_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_WE_N VCC " "Pin \"SRAM_WE_N\" is stuck at VCC" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 117 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423537838 "|DE2_115|SRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[0\] GND " "Pin \"FL_ADDR\[0\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 118 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423537838 "|DE2_115|FL_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[1\] GND " "Pin \"FL_ADDR\[1\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 118 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423537838 "|DE2_115|FL_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[2\] GND " "Pin \"FL_ADDR\[2\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 118 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423537838 "|DE2_115|FL_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[3\] GND " "Pin \"FL_ADDR\[3\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 118 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423537838 "|DE2_115|FL_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[4\] GND " "Pin \"FL_ADDR\[4\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 118 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423537838 "|DE2_115|FL_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[5\] GND " "Pin \"FL_ADDR\[5\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 118 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423537838 "|DE2_115|FL_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[6\] GND " "Pin \"FL_ADDR\[6\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 118 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423537838 "|DE2_115|FL_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[7\] GND " "Pin \"FL_ADDR\[7\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 118 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423537838 "|DE2_115|FL_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[8\] GND " "Pin \"FL_ADDR\[8\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 118 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423537838 "|DE2_115|FL_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[9\] GND " "Pin \"FL_ADDR\[9\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 118 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423537838 "|DE2_115|FL_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[10\] GND " "Pin \"FL_ADDR\[10\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 118 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423537838 "|DE2_115|FL_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[11\] GND " "Pin \"FL_ADDR\[11\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 118 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423537838 "|DE2_115|FL_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[12\] GND " "Pin \"FL_ADDR\[12\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 118 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423537838 "|DE2_115|FL_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[13\] GND " "Pin \"FL_ADDR\[13\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 118 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423537838 "|DE2_115|FL_ADDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[14\] GND " "Pin \"FL_ADDR\[14\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 118 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423537838 "|DE2_115|FL_ADDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[15\] GND " "Pin \"FL_ADDR\[15\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 118 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423537838 "|DE2_115|FL_ADDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[16\] GND " "Pin \"FL_ADDR\[16\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 118 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423537838 "|DE2_115|FL_ADDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[17\] GND " "Pin \"FL_ADDR\[17\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 118 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423537838 "|DE2_115|FL_ADDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[18\] GND " "Pin \"FL_ADDR\[18\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 118 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423537838 "|DE2_115|FL_ADDR[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[19\] GND " "Pin \"FL_ADDR\[19\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 118 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423537838 "|DE2_115|FL_ADDR[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[20\] GND " "Pin \"FL_ADDR\[20\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 118 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423537838 "|DE2_115|FL_ADDR[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[21\] GND " "Pin \"FL_ADDR\[21\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 118 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423537838 "|DE2_115|FL_ADDR[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[22\] GND " "Pin \"FL_ADDR\[22\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 118 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423537838 "|DE2_115|FL_ADDR[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_CE_N VCC " "Pin \"FL_CE_N\" is stuck at VCC" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 119 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423537838 "|DE2_115|FL_CE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_OE_N VCC " "Pin \"FL_OE_N\" is stuck at VCC" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 121 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423537838 "|DE2_115|FL_OE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_RST_N GND " "Pin \"FL_RST_N\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 122 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423537838 "|DE2_115|FL_RST_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_WE_N VCC " "Pin \"FL_WE_N\" is stuck at VCC" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 124 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423537838 "|DE2_115|FL_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_WP_N GND " "Pin \"FL_WP_N\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 125 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423537838 "|DE2_115|FL_WP_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_CLKOUT_P1 GND " "Pin \"HSMC_CLKOUT_P1\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 130 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423537838 "|DE2_115|HSMC_CLKOUT_P1"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_CLKOUT_P2 GND " "Pin \"HSMC_CLKOUT_P2\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 131 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423537838 "|DE2_115|HSMC_CLKOUT_P2"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_CLKOUT0 GND " "Pin \"HSMC_CLKOUT0\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 132 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423537838 "|DE2_115|HSMC_CLKOUT0"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_TX_D_P\[0\] GND " "Pin \"HSMC_TX_D_P\[0\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 135 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423537838 "|DE2_115|HSMC_TX_D_P[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_TX_D_P\[1\] GND " "Pin \"HSMC_TX_D_P\[1\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 135 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423537838 "|DE2_115|HSMC_TX_D_P[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_TX_D_P\[2\] GND " "Pin \"HSMC_TX_D_P\[2\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 135 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423537838 "|DE2_115|HSMC_TX_D_P[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_TX_D_P\[3\] GND " "Pin \"HSMC_TX_D_P\[3\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 135 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423537838 "|DE2_115|HSMC_TX_D_P[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_TX_D_P\[4\] GND " "Pin \"HSMC_TX_D_P\[4\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 135 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423537838 "|DE2_115|HSMC_TX_D_P[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_TX_D_P\[5\] GND " "Pin \"HSMC_TX_D_P\[5\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 135 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423537838 "|DE2_115|HSMC_TX_D_P[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_TX_D_P\[6\] GND " "Pin \"HSMC_TX_D_P\[6\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 135 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423537838 "|DE2_115|HSMC_TX_D_P[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_TX_D_P\[7\] GND " "Pin \"HSMC_TX_D_P\[7\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 135 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423537838 "|DE2_115|HSMC_TX_D_P[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_TX_D_P\[8\] GND " "Pin \"HSMC_TX_D_P\[8\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 135 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423537838 "|DE2_115|HSMC_TX_D_P[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_TX_D_P\[9\] GND " "Pin \"HSMC_TX_D_P\[9\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 135 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423537838 "|DE2_115|HSMC_TX_D_P[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_TX_D_P\[10\] GND " "Pin \"HSMC_TX_D_P\[10\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 135 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423537838 "|DE2_115|HSMC_TX_D_P[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_TX_D_P\[11\] GND " "Pin \"HSMC_TX_D_P\[11\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 135 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423537838 "|DE2_115|HSMC_TX_D_P[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_TX_D_P\[12\] GND " "Pin \"HSMC_TX_D_P\[12\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 135 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423537838 "|DE2_115|HSMC_TX_D_P[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_TX_D_P\[13\] GND " "Pin \"HSMC_TX_D_P\[13\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 135 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423537838 "|DE2_115|HSMC_TX_D_P[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_TX_D_P\[14\] GND " "Pin \"HSMC_TX_D_P\[14\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 135 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423537838 "|DE2_115|HSMC_TX_D_P[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_TX_D_P\[15\] GND " "Pin \"HSMC_TX_D_P\[15\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 135 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423537838 "|DE2_115|HSMC_TX_D_P[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_TX_D_P\[16\] GND " "Pin \"HSMC_TX_D_P\[16\]\" is stuck at GND" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 135 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766423537838 "|DE2_115|HSMC_TX_D_P[16]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1766423537838 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1766423538075 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "227 " "227 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1766423540035 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/output_files/DE2_115.map.smsg " "Generated suppressed messages file C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/output_files/DE2_115.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1766423540237 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1766423540666 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766423540666 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "86 " "Design contains 86 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766423541075 "|DE2_115|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766423541075 "|DE2_115|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENETCLK_25 " "No output dependent on input pin \"ENETCLK_25\"" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766423541075 "|DE2_115|ENETCLK_25"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SMA_CLKIN " "No output dependent on input pin \"SMA_CLKIN\"" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766423541075 "|DE2_115|SMA_CLKIN"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766423541075 "|DE2_115|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766423541075 "|DE2_115|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766423541075 "|DE2_115|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766423541075 "|DE2_115|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766423541075 "|DE2_115|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766423541075 "|DE2_115|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766423541075 "|DE2_115|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766423541075 "|DE2_115|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766423541075 "|DE2_115|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766423541075 "|DE2_115|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766423541075 "|DE2_115|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766423541075 "|DE2_115|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766423541075 "|DE2_115|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766423541075 "|DE2_115|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766423541075 "|DE2_115|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766423541075 "|DE2_115|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766423541075 "|DE2_115|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "No output dependent on input pin \"SW\[17\]\"" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766423541075 "|DE2_115|SW[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_RTS " "No output dependent on input pin \"UART_RTS\"" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766423541075 "|DE2_115|UART_RTS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_RXD " "No output dependent on input pin \"UART_RXD\"" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766423541075 "|DE2_115|UART_RXD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SD_WP_N " "No output dependent on input pin \"SD_WP_N\"" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 37 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766423541075 "|DE2_115|SD_WP_N"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766423541075 "|DE2_115|AUD_ADCDAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_INT_N " "No output dependent on input pin \"ENET0_INT_N\"" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 57 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766423541075 "|DE2_115|ENET0_INT_N"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_MDIO " "No output dependent on input pin \"ENET0_MDIO\"" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 59 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766423541075 "|DE2_115|ENET0_MDIO"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_CLK " "No output dependent on input pin \"ENET0_RX_CLK\"" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 61 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766423541075 "|DE2_115|ENET0_RX_CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_COL " "No output dependent on input pin \"ENET0_RX_COL\"" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 62 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766423541075 "|DE2_115|ENET0_RX_COL"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_CRS " "No output dependent on input pin \"ENET0_RX_CRS\"" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 63 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766423541075 "|DE2_115|ENET0_RX_CRS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_DATA\[0\] " "No output dependent on input pin \"ENET0_RX_DATA\[0\]\"" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 64 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766423541075 "|DE2_115|ENET0_RX_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_DATA\[1\] " "No output dependent on input pin \"ENET0_RX_DATA\[1\]\"" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 64 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766423541075 "|DE2_115|ENET0_RX_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_DATA\[2\] " "No output dependent on input pin \"ENET0_RX_DATA\[2\]\"" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 64 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766423541075 "|DE2_115|ENET0_RX_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_DATA\[3\] " "No output dependent on input pin \"ENET0_RX_DATA\[3\]\"" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 64 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766423541075 "|DE2_115|ENET0_RX_DATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_DV " "No output dependent on input pin \"ENET0_RX_DV\"" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 65 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766423541075 "|DE2_115|ENET0_RX_DV"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_ER " "No output dependent on input pin \"ENET0_RX_ER\"" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 66 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766423541075 "|DE2_115|ENET0_RX_ER"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_TX_CLK " "No output dependent on input pin \"ENET0_TX_CLK\"" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 67 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766423541075 "|DE2_115|ENET0_TX_CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_LINK100 " "No output dependent on input pin \"ENET0_LINK100\"" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 71 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766423541075 "|DE2_115|ENET0_LINK100"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_INT_N " "No output dependent on input pin \"ENET1_INT_N\"" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 73 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766423541075 "|DE2_115|ENET1_INT_N"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_MDIO " "No output dependent on input pin \"ENET1_MDIO\"" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 75 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766423541075 "|DE2_115|ENET1_MDIO"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_CLK " "No output dependent on input pin \"ENET1_RX_CLK\"" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 77 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766423541075 "|DE2_115|ENET1_RX_CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_COL " "No output dependent on input pin \"ENET1_RX_COL\"" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 78 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766423541075 "|DE2_115|ENET1_RX_COL"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_CRS " "No output dependent on input pin \"ENET1_RX_CRS\"" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 79 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766423541075 "|DE2_115|ENET1_RX_CRS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_DATA\[0\] " "No output dependent on input pin \"ENET1_RX_DATA\[0\]\"" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 80 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766423541075 "|DE2_115|ENET1_RX_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_DATA\[1\] " "No output dependent on input pin \"ENET1_RX_DATA\[1\]\"" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 80 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766423541075 "|DE2_115|ENET1_RX_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_DATA\[2\] " "No output dependent on input pin \"ENET1_RX_DATA\[2\]\"" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 80 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766423541075 "|DE2_115|ENET1_RX_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_DATA\[3\] " "No output dependent on input pin \"ENET1_RX_DATA\[3\]\"" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 80 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766423541075 "|DE2_115|ENET1_RX_DATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_DV " "No output dependent on input pin \"ENET1_RX_DV\"" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 81 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766423541075 "|DE2_115|ENET1_RX_DV"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_ER " "No output dependent on input pin \"ENET1_RX_ER\"" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 82 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766423541075 "|DE2_115|ENET1_RX_ER"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_TX_CLK " "No output dependent on input pin \"ENET1_TX_CLK\"" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 83 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766423541075 "|DE2_115|ENET1_TX_CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_LINK100 " "No output dependent on input pin \"ENET1_LINK100\"" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 87 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766423541075 "|DE2_115|ENET1_LINK100"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_CLK27 " "No output dependent on input pin \"TD_CLK27\"" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 88 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766423541075 "|DE2_115|TD_CLK27"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[0\] " "No output dependent on input pin \"TD_DATA\[0\]\"" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 89 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766423541075 "|DE2_115|TD_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[1\] " "No output dependent on input pin \"TD_DATA\[1\]\"" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 89 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766423541075 "|DE2_115|TD_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[2\] " "No output dependent on input pin \"TD_DATA\[2\]\"" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 89 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766423541075 "|DE2_115|TD_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[3\] " "No output dependent on input pin \"TD_DATA\[3\]\"" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 89 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766423541075 "|DE2_115|TD_DATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[4\] " "No output dependent on input pin \"TD_DATA\[4\]\"" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 89 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766423541075 "|DE2_115|TD_DATA[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[5\] " "No output dependent on input pin \"TD_DATA\[5\]\"" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 89 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766423541075 "|DE2_115|TD_DATA[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[6\] " "No output dependent on input pin \"TD_DATA\[6\]\"" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 89 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766423541075 "|DE2_115|TD_DATA[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[7\] " "No output dependent on input pin \"TD_DATA\[7\]\"" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 89 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766423541075 "|DE2_115|TD_DATA[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_HS " "No output dependent on input pin \"TD_HS\"" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 90 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766423541075 "|DE2_115|TD_HS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_VS " "No output dependent on input pin \"TD_VS\"" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 92 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766423541075 "|DE2_115|TD_VS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_INT " "No output dependent on input pin \"OTG_INT\"" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 98 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766423541075 "|DE2_115|OTG_INT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IRDA_RXD " "No output dependent on input pin \"IRDA_RXD\"" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 100 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766423541075 "|DE2_115|IRDA_RXD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FL_RY " "No output dependent on input pin \"FL_RY\"" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 123 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766423541075 "|DE2_115|FL_RY"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_CLKIN_P1 " "No output dependent on input pin \"HSMC_CLKIN_P1\"" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 127 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766423541075 "|DE2_115|HSMC_CLKIN_P1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_CLKIN_P2 " "No output dependent on input pin \"HSMC_CLKIN_P2\"" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 128 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766423541075 "|DE2_115|HSMC_CLKIN_P2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_CLKIN0 " "No output dependent on input pin \"HSMC_CLKIN0\"" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 129 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766423541075 "|DE2_115|HSMC_CLKIN0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_RX_D_P\[0\] " "No output dependent on input pin \"HSMC_RX_D_P\[0\]\"" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 134 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766423541075 "|DE2_115|HSMC_RX_D_P[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_RX_D_P\[1\] " "No output dependent on input pin \"HSMC_RX_D_P\[1\]\"" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 134 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766423541075 "|DE2_115|HSMC_RX_D_P[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_RX_D_P\[2\] " "No output dependent on input pin \"HSMC_RX_D_P\[2\]\"" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 134 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766423541075 "|DE2_115|HSMC_RX_D_P[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_RX_D_P\[3\] " "No output dependent on input pin \"HSMC_RX_D_P\[3\]\"" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 134 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766423541075 "|DE2_115|HSMC_RX_D_P[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_RX_D_P\[4\] " "No output dependent on input pin \"HSMC_RX_D_P\[4\]\"" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 134 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766423541075 "|DE2_115|HSMC_RX_D_P[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_RX_D_P\[5\] " "No output dependent on input pin \"HSMC_RX_D_P\[5\]\"" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 134 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766423541075 "|DE2_115|HSMC_RX_D_P[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_RX_D_P\[6\] " "No output dependent on input pin \"HSMC_RX_D_P\[6\]\"" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 134 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766423541075 "|DE2_115|HSMC_RX_D_P[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_RX_D_P\[7\] " "No output dependent on input pin \"HSMC_RX_D_P\[7\]\"" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 134 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766423541075 "|DE2_115|HSMC_RX_D_P[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_RX_D_P\[8\] " "No output dependent on input pin \"HSMC_RX_D_P\[8\]\"" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 134 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766423541075 "|DE2_115|HSMC_RX_D_P[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_RX_D_P\[9\] " "No output dependent on input pin \"HSMC_RX_D_P\[9\]\"" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 134 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766423541075 "|DE2_115|HSMC_RX_D_P[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_RX_D_P\[10\] " "No output dependent on input pin \"HSMC_RX_D_P\[10\]\"" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 134 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766423541075 "|DE2_115|HSMC_RX_D_P[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_RX_D_P\[11\] " "No output dependent on input pin \"HSMC_RX_D_P\[11\]\"" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 134 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766423541075 "|DE2_115|HSMC_RX_D_P[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_RX_D_P\[12\] " "No output dependent on input pin \"HSMC_RX_D_P\[12\]\"" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 134 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766423541075 "|DE2_115|HSMC_RX_D_P[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_RX_D_P\[13\] " "No output dependent on input pin \"HSMC_RX_D_P\[13\]\"" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 134 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766423541075 "|DE2_115|HSMC_RX_D_P[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_RX_D_P\[14\] " "No output dependent on input pin \"HSMC_RX_D_P\[14\]\"" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 134 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766423541075 "|DE2_115|HSMC_RX_D_P[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_RX_D_P\[15\] " "No output dependent on input pin \"HSMC_RX_D_P\[15\]\"" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 134 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766423541075 "|DE2_115|HSMC_RX_D_P[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_RX_D_P\[16\] " "No output dependent on input pin \"HSMC_RX_D_P\[16\]\"" {  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 134 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766423541075 "|DE2_115|HSMC_RX_D_P[16]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1766423541075 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2894 " "Implemented 2894 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "91 " "Implemented 91 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1766423541082 ""} { "Info" "ICUT_CUT_TM_OPINS" "248 " "Implemented 248 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1766423541082 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "141 " "Implemented 141 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1766423541082 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2414 " "Implemented 2414 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1766423541082 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1766423541082 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 385 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 385 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4917 " "Peak virtual memory: 4917 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1766423541191 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 23 01:12:21 2025 " "Processing ended: Tue Dec 23 01:12:21 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1766423541191 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:38 " "Elapsed time: 00:00:38" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1766423541191 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:52 " "Total CPU time (on all processors): 00:00:52" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1766423541191 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1766423541191 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1766423546874 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1766423546875 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 23 01:12:23 2025 " "Processing started: Tue Dec 23 01:12:23 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1766423546875 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1766423546875 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off IMU -c DE2_115 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off IMU -c DE2_115" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1766423546875 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1766423547138 ""}
{ "Info" "0" "" "Project  = IMU" {  } {  } 0 0 "Project  = IMU" 0 0 "Fitter" 0 0 1766423547146 ""}
{ "Info" "0" "" "Revision = DE2_115" {  } {  } 0 0 "Revision = DE2_115" 0 0 "Fitter" 0 0 1766423547146 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1766423547286 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE2_115 EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"DE2_115\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1766423547428 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1766423547558 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1766423547558 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1766423548176 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1766423548532 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1766423548532 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1766423548532 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1766423548532 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1766423548532 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1766423548532 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1766423548532 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1766423548532 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1766423548532 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1766423548532 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 5867 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1766423549475 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 5869 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1766423549475 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 5871 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1766423549475 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 5873 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1766423549475 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1766423549475 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1766423549572 ""}
{ "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED_GROUP" "38 " "Following 38 pins are differential I/O pins but do not have their complement pins. Hence, the Fitter automatically created the complement pins." { { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_CLKIN_P1 HSMC_CLKIN_P1(n) " "Pin \"HSMC_CLKIN_P1\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_CLKIN_P1(n)\"" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HSMC_CLKIN_P1 } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_P1" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 127 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 527 9698 10655 0 0 ""} { 0 { 0 ""} 0 5875 9698 10655 0 0 ""}  }  } } { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HSMC_CLKIN_P1(n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766423552630 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_CLKIN_P2 HSMC_CLKIN_P2(n) " "Pin \"HSMC_CLKIN_P2\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_CLKIN_P2(n)\"" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HSMC_CLKIN_P2 } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_P2" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 128 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 528 9698 10655 0 0 ""} { 0 { 0 ""} 0 5876 9698 10655 0 0 ""}  }  } } { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HSMC_CLKIN_P2(n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766423552630 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_CLKOUT_P1 HSMC_CLKOUT_P1(n) " "Pin \"HSMC_CLKOUT_P1\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_CLKOUT_P1(n)\"" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HSMC_CLKOUT_P1 } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_P1" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 130 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 530 9698 10655 0 0 ""} { 0 { 0 ""} 0 5877 9698 10655 0 0 ""}  }  } } { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HSMC_CLKOUT_P1(n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766423552630 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_CLKOUT_P2 HSMC_CLKOUT_P2(n) " "Pin \"HSMC_CLKOUT_P2\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_CLKOUT_P2(n)\"" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HSMC_CLKOUT_P2 } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_P2" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 531 9698 10655 0 0 ""} { 0 { 0 ""} 0 5879 9698 10655 0 0 ""}  }  } } { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HSMC_CLKOUT_P2(n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766423552630 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_RX_D_P\[0\] HSMC_RX_D_P\[0\](n) " "Pin \"HSMC_RX_D_P\[0\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_RX_D_P\[0\](n)\"" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[0] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[0\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 134 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 388 9698 10655 0 0 ""} { 0 { 0 ""} 0 5881 9698 10655 0 0 ""}  }  } } { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[0](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766423552630 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_RX_D_P\[1\] HSMC_RX_D_P\[1\](n) " "Pin \"HSMC_RX_D_P\[1\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_RX_D_P\[1\](n)\"" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[1] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[1\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 134 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 389 9698 10655 0 0 ""} { 0 { 0 ""} 0 5882 9698 10655 0 0 ""}  }  } } { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[1](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766423552630 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_RX_D_P\[2\] HSMC_RX_D_P\[2\](n) " "Pin \"HSMC_RX_D_P\[2\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_RX_D_P\[2\](n)\"" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[2] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[2\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 134 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 390 9698 10655 0 0 ""} { 0 { 0 ""} 0 5883 9698 10655 0 0 ""}  }  } } { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[2](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766423552630 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_RX_D_P\[3\] HSMC_RX_D_P\[3\](n) " "Pin \"HSMC_RX_D_P\[3\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_RX_D_P\[3\](n)\"" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[3] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[3\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 134 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 391 9698 10655 0 0 ""} { 0 { 0 ""} 0 5884 9698 10655 0 0 ""}  }  } } { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[3](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766423552630 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_RX_D_P\[4\] HSMC_RX_D_P\[4\](n) " "Pin \"HSMC_RX_D_P\[4\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_RX_D_P\[4\](n)\"" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[4] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[4\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 134 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 392 9698 10655 0 0 ""} { 0 { 0 ""} 0 5885 9698 10655 0 0 ""}  }  } } { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[4](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766423552630 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_RX_D_P\[5\] HSMC_RX_D_P\[5\](n) " "Pin \"HSMC_RX_D_P\[5\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_RX_D_P\[5\](n)\"" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[5] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[5\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 134 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 393 9698 10655 0 0 ""} { 0 { 0 ""} 0 5886 9698 10655 0 0 ""}  }  } } { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[5](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766423552630 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_RX_D_P\[6\] HSMC_RX_D_P\[6\](n) " "Pin \"HSMC_RX_D_P\[6\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_RX_D_P\[6\](n)\"" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[6] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[6\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 134 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 394 9698 10655 0 0 ""} { 0 { 0 ""} 0 5887 9698 10655 0 0 ""}  }  } } { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[6](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766423552630 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_RX_D_P\[7\] HSMC_RX_D_P\[7\](n) " "Pin \"HSMC_RX_D_P\[7\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_RX_D_P\[7\](n)\"" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[7] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[7\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 134 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 395 9698 10655 0 0 ""} { 0 { 0 ""} 0 5888 9698 10655 0 0 ""}  }  } } { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[7](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766423552630 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_RX_D_P\[8\] HSMC_RX_D_P\[8\](n) " "Pin \"HSMC_RX_D_P\[8\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_RX_D_P\[8\](n)\"" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[8] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[8\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 134 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 396 9698 10655 0 0 ""} { 0 { 0 ""} 0 5889 9698 10655 0 0 ""}  }  } } { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[8](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766423552630 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_RX_D_P\[9\] HSMC_RX_D_P\[9\](n) " "Pin \"HSMC_RX_D_P\[9\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_RX_D_P\[9\](n)\"" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[9] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[9\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 134 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 397 9698 10655 0 0 ""} { 0 { 0 ""} 0 5890 9698 10655 0 0 ""}  }  } } { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[9](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766423552630 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_RX_D_P\[10\] HSMC_RX_D_P\[10\](n) " "Pin \"HSMC_RX_D_P\[10\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_RX_D_P\[10\](n)\"" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[10] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[10\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 134 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 398 9698 10655 0 0 ""} { 0 { 0 ""} 0 5891 9698 10655 0 0 ""}  }  } } { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[10](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766423552630 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_RX_D_P\[11\] HSMC_RX_D_P\[11\](n) " "Pin \"HSMC_RX_D_P\[11\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_RX_D_P\[11\](n)\"" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[11] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[11\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 134 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 399 9698 10655 0 0 ""} { 0 { 0 ""} 0 5892 9698 10655 0 0 ""}  }  } } { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[11](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766423552630 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_RX_D_P\[12\] HSMC_RX_D_P\[12\](n) " "Pin \"HSMC_RX_D_P\[12\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_RX_D_P\[12\](n)\"" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[12] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[12\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 134 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 400 9698 10655 0 0 ""} { 0 { 0 ""} 0 5893 9698 10655 0 0 ""}  }  } } { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[12](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766423552630 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_RX_D_P\[13\] HSMC_RX_D_P\[13\](n) " "Pin \"HSMC_RX_D_P\[13\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_RX_D_P\[13\](n)\"" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[13] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[13\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 134 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 401 9698 10655 0 0 ""} { 0 { 0 ""} 0 5894 9698 10655 0 0 ""}  }  } } { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[13](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766423552630 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_RX_D_P\[14\] HSMC_RX_D_P\[14\](n) " "Pin \"HSMC_RX_D_P\[14\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_RX_D_P\[14\](n)\"" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[14] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[14\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 134 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 402 9698 10655 0 0 ""} { 0 { 0 ""} 0 5895 9698 10655 0 0 ""}  }  } } { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[14](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766423552630 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_RX_D_P\[15\] HSMC_RX_D_P\[15\](n) " "Pin \"HSMC_RX_D_P\[15\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_RX_D_P\[15\](n)\"" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[15] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[15\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 134 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 403 9698 10655 0 0 ""} { 0 { 0 ""} 0 5896 9698 10655 0 0 ""}  }  } } { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[15](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766423552630 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_RX_D_P\[16\] HSMC_RX_D_P\[16\](n) " "Pin \"HSMC_RX_D_P\[16\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_RX_D_P\[16\](n)\"" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[16] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[16\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 134 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 404 9698 10655 0 0 ""} { 0 { 0 ""} 0 5897 9698 10655 0 0 ""}  }  } } { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[16](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766423552630 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_TX_D_P\[0\] HSMC_TX_D_P\[0\](n) " "Pin \"HSMC_TX_D_P\[0\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_TX_D_P\[0\](n)\"" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[0] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[0\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 135 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 405 9698 10655 0 0 ""} { 0 { 0 ""} 0 5898 9698 10655 0 0 ""}  }  } } { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[0](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766423552630 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_TX_D_P\[1\] HSMC_TX_D_P\[1\](n) " "Pin \"HSMC_TX_D_P\[1\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_TX_D_P\[1\](n)\"" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[1] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[1\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 135 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 406 9698 10655 0 0 ""} { 0 { 0 ""} 0 5900 9698 10655 0 0 ""}  }  } } { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[1](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766423552630 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_TX_D_P\[2\] HSMC_TX_D_P\[2\](n) " "Pin \"HSMC_TX_D_P\[2\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_TX_D_P\[2\](n)\"" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[2] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[2\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 135 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 407 9698 10655 0 0 ""} { 0 { 0 ""} 0 5902 9698 10655 0 0 ""}  }  } } { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[2](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766423552630 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_TX_D_P\[3\] HSMC_TX_D_P\[3\](n) " "Pin \"HSMC_TX_D_P\[3\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_TX_D_P\[3\](n)\"" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[3] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[3\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 135 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 408 9698 10655 0 0 ""} { 0 { 0 ""} 0 5904 9698 10655 0 0 ""}  }  } } { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[3](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766423552630 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_TX_D_P\[4\] HSMC_TX_D_P\[4\](n) " "Pin \"HSMC_TX_D_P\[4\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_TX_D_P\[4\](n)\"" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[4] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[4\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 135 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 409 9698 10655 0 0 ""} { 0 { 0 ""} 0 5906 9698 10655 0 0 ""}  }  } } { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[4](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766423552630 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_TX_D_P\[5\] HSMC_TX_D_P\[5\](n) " "Pin \"HSMC_TX_D_P\[5\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_TX_D_P\[5\](n)\"" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[5] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[5\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 135 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 410 9698 10655 0 0 ""} { 0 { 0 ""} 0 5908 9698 10655 0 0 ""}  }  } } { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[5](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766423552630 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_TX_D_P\[6\] HSMC_TX_D_P\[6\](n) " "Pin \"HSMC_TX_D_P\[6\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_TX_D_P\[6\](n)\"" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[6] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[6\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 135 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 411 9698 10655 0 0 ""} { 0 { 0 ""} 0 5910 9698 10655 0 0 ""}  }  } } { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[6](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766423552630 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_TX_D_P\[7\] HSMC_TX_D_P\[7\](n) " "Pin \"HSMC_TX_D_P\[7\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_TX_D_P\[7\](n)\"" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[7] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[7\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 135 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 412 9698 10655 0 0 ""} { 0 { 0 ""} 0 5912 9698 10655 0 0 ""}  }  } } { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[7](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766423552630 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_TX_D_P\[8\] HSMC_TX_D_P\[8\](n) " "Pin \"HSMC_TX_D_P\[8\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_TX_D_P\[8\](n)\"" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[8] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[8\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 135 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 413 9698 10655 0 0 ""} { 0 { 0 ""} 0 5914 9698 10655 0 0 ""}  }  } } { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[8](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766423552630 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_TX_D_P\[9\] HSMC_TX_D_P\[9\](n) " "Pin \"HSMC_TX_D_P\[9\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_TX_D_P\[9\](n)\"" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[9] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[9\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 135 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 414 9698 10655 0 0 ""} { 0 { 0 ""} 0 5916 9698 10655 0 0 ""}  }  } } { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[9](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766423552630 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_TX_D_P\[10\] HSMC_TX_D_P\[10\](n) " "Pin \"HSMC_TX_D_P\[10\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_TX_D_P\[10\](n)\"" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[10] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[10\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 135 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 415 9698 10655 0 0 ""} { 0 { 0 ""} 0 5918 9698 10655 0 0 ""}  }  } } { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[10](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766423552630 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_TX_D_P\[11\] HSMC_TX_D_P\[11\](n) " "Pin \"HSMC_TX_D_P\[11\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_TX_D_P\[11\](n)\"" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[11] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[11\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 135 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 416 9698 10655 0 0 ""} { 0 { 0 ""} 0 5920 9698 10655 0 0 ""}  }  } } { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[11](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766423552630 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_TX_D_P\[12\] HSMC_TX_D_P\[12\](n) " "Pin \"HSMC_TX_D_P\[12\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_TX_D_P\[12\](n)\"" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[12] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[12\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 135 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 417 9698 10655 0 0 ""} { 0 { 0 ""} 0 5922 9698 10655 0 0 ""}  }  } } { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[12](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766423552630 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_TX_D_P\[13\] HSMC_TX_D_P\[13\](n) " "Pin \"HSMC_TX_D_P\[13\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_TX_D_P\[13\](n)\"" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[13] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[13\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 135 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 418 9698 10655 0 0 ""} { 0 { 0 ""} 0 5924 9698 10655 0 0 ""}  }  } } { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[13](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766423552630 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_TX_D_P\[14\] HSMC_TX_D_P\[14\](n) " "Pin \"HSMC_TX_D_P\[14\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_TX_D_P\[14\](n)\"" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[14] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[14\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 135 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 419 9698 10655 0 0 ""} { 0 { 0 ""} 0 5926 9698 10655 0 0 ""}  }  } } { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[14](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766423552630 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_TX_D_P\[15\] HSMC_TX_D_P\[15\](n) " "Pin \"HSMC_TX_D_P\[15\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_TX_D_P\[15\](n)\"" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[15] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[15\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 135 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 420 9698 10655 0 0 ""} { 0 { 0 ""} 0 5928 9698 10655 0 0 ""}  }  } } { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[15](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766423552630 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_TX_D_P\[16\] HSMC_TX_D_P\[16\](n) " "Pin \"HSMC_TX_D_P\[16\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_TX_D_P\[16\](n)\"" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[16] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[16\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 135 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 421 9698 10655 0 0 ""} { 0 { 0 ""} 0 5930 9698 10655 0 0 ""}  }  } } { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[16](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766423552630 ""}  } {  } 0 176674 "Following %1!d! pins are differential I/O pins but do not have their complement pins. Hence, the Fitter automatically created the complement pins." 0 0 "Fitter" 0 -1 1766423552630 ""}
{ "Info" "ISTA_SDC_FOUND" "IMU/DE2_115/DE2_115.sdc " "Reading SDC File: 'IMU/DE2_115/DE2_115.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1766423554360 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1766423554373 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1766423554405 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1766423554412 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 3 clocks " "Found 3 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1766423554414 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1766423554414 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK2_50 " "  20.000    CLOCK2_50" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1766423554414 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK3_50 " "  20.000    CLOCK3_50" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1766423554414 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1766423554414 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1766423554414 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1766423554725 ""}  } { { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 2 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 5863 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1766423554725 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1766423556216 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1766423556225 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1766423556225 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1766423556233 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1766423556245 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1766423556255 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1766423556255 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1766423556262 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1766423556410 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1766423556412 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1766423556412 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_N1 " "Node \"HSMC_CLKIN_N1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766423558246 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_N2 " "Node \"HSMC_CLKIN_N2\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766423558246 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_N1 " "Node \"HSMC_CLKOUT_N1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766423558246 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_N2 " "Node \"HSMC_CLKOUT_N2\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766423558246 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[0\] " "Node \"HSMC_RX_D_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766423558246 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[10\] " "Node \"HSMC_RX_D_N\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766423558246 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[11\] " "Node \"HSMC_RX_D_N\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766423558246 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[12\] " "Node \"HSMC_RX_D_N\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766423558246 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[13\] " "Node \"HSMC_RX_D_N\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766423558246 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[14\] " "Node \"HSMC_RX_D_N\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766423558246 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[15\] " "Node \"HSMC_RX_D_N\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766423558246 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[16\] " "Node \"HSMC_RX_D_N\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766423558246 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[1\] " "Node \"HSMC_RX_D_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766423558246 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[2\] " "Node \"HSMC_RX_D_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766423558246 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[3\] " "Node \"HSMC_RX_D_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766423558246 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[4\] " "Node \"HSMC_RX_D_N\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766423558246 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[5\] " "Node \"HSMC_RX_D_N\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766423558246 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[6\] " "Node \"HSMC_RX_D_N\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766423558246 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[7\] " "Node \"HSMC_RX_D_N\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766423558246 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[8\] " "Node \"HSMC_RX_D_N\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766423558246 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[9\] " "Node \"HSMC_RX_D_N\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766423558246 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[0\] " "Node \"HSMC_TX_D_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766423558246 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[10\] " "Node \"HSMC_TX_D_N\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766423558246 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[11\] " "Node \"HSMC_TX_D_N\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766423558246 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[12\] " "Node \"HSMC_TX_D_N\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766423558246 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[13\] " "Node \"HSMC_TX_D_N\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766423558246 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[14\] " "Node \"HSMC_TX_D_N\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766423558246 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[15\] " "Node \"HSMC_TX_D_N\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766423558246 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[16\] " "Node \"HSMC_TX_D_N\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766423558246 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[1\] " "Node \"HSMC_TX_D_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766423558246 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[2\] " "Node \"HSMC_TX_D_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766423558246 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[3\] " "Node \"HSMC_TX_D_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766423558246 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[4\] " "Node \"HSMC_TX_D_N\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766423558246 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[5\] " "Node \"HSMC_TX_D_N\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766423558246 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[6\] " "Node \"HSMC_TX_D_N\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766423558246 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[7\] " "Node \"HSMC_TX_D_N\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766423558246 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[8\] " "Node \"HSMC_TX_D_N\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766423558246 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[9\] " "Node \"HSMC_TX_D_N\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766423558246 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ\[0\] " "Node \"OTG_DREQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DREQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766423558246 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1766423558246 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:10 " "Fitter preparation operations ending: elapsed time is 00:00:10" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1766423558249 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1766423558272 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1766423563059 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1766423563770 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1766423563862 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1766423566162 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1766423566166 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1766423567696 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "13 X58_Y37 X68_Y48 " "Router estimated peak interconnect usage is 13% of the available device resources in the region that extends from location X58_Y37 to location X68_Y48" {  } { { "loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 1 { 0 "Router estimated peak interconnect usage is 13% of the available device resources in the region that extends from location X58_Y37 to location X68_Y48"} { { 12 { 0 ""} 58 37 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1766423573485 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1766423573485 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1766423574038 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1766423574038 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1766423574038 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1766423574038 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.40 " "Total time spent on timing analysis during the Fitter is 1.40 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1766423574181 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1766423574322 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1766423575398 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1766423575489 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1766423576456 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1766423578521 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1766423580619 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "163 Cyclone IV E " "163 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK2_50 3.3-V LVTTL AG14 " "Pin CLOCK2_50 uses I/O standard 3.3-V LVTTL at AG14" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { CLOCK2_50 } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 3 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 436 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1766423580912 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK3_50 3.3-V LVTTL AG15 " "Pin CLOCK3_50 uses I/O standard 3.3-V LVTTL at AG15" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { CLOCK3_50 } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 4 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 437 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1766423580912 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENETCLK_25 3.3-V LVTTL A14 " "Pin ENETCLK_25 uses I/O standard 3.3-V LVTTL at A14" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ENETCLK_25 } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENETCLK_25" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 5 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 438 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1766423580912 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SMA_CLKIN 3.3-V LVTTL AH14 " "Pin SMA_CLKIN uses I/O standard 3.3-V LVTTL at AH14" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SMA_CLKIN } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SMA_CLKIN" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 6 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 439 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1766423580912 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "UART_RTS 3.3-V LVTTL J13 " "Pin UART_RTS uses I/O standard 3.3-V LVTTL at J13" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { UART_RTS } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RTS" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 27 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 447 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1766423580912 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "UART_RXD 3.3-V LVTTL G12 " "Pin UART_RXD uses I/O standard 3.3-V LVTTL at G12" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { UART_RXD } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 448 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1766423580912 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_WP_N 3.3-V LVTTL AF14 " "Pin SD_WP_N uses I/O standard 3.3-V LVTTL at AF14" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SD_WP_N } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_WP_N" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 37 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 456 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1766423580912 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUD_ADCDAT 3.3-V LVTTL D2 " "Pin AUD_ADCDAT uses I/O standard 3.3-V LVTTL at D2" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { AUD_ADCDAT } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 462 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1766423580912 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENET0_LINK100 3.3-V LVTTL C14 " "Pin ENET0_LINK100 uses I/O standard 3.3-V LVTTL at C14" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ENET0_LINK100 } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_LINK100" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 71 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 485 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1766423580912 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENET1_LINK100 3.3-V LVTTL D13 " "Pin ENET1_LINK100 uses I/O standard 3.3-V LVTTL at D13" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ENET1_LINK100 } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_LINK100" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 87 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 499 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1766423580912 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_CLK27 3.3-V LVTTL B14 " "Pin TD_CLK27 uses I/O standard 3.3-V LVTTL at B14" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { TD_CLK27 } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_CLK27" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 88 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 500 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1766423580912 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[0\] 3.3-V LVTTL E8 " "Pin TD_DATA\[0\] uses I/O standard 3.3-V LVTTL at E8" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { TD_DATA[0] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 89 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 276 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1766423580912 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[1\] 3.3-V LVTTL A7 " "Pin TD_DATA\[1\] uses I/O standard 3.3-V LVTTL at A7" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { TD_DATA[1] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 89 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 277 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1766423580912 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[2\] 3.3-V LVTTL D8 " "Pin TD_DATA\[2\] uses I/O standard 3.3-V LVTTL at D8" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { TD_DATA[2] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 89 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 278 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1766423580912 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[3\] 3.3-V LVTTL C7 " "Pin TD_DATA\[3\] uses I/O standard 3.3-V LVTTL at C7" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { TD_DATA[3] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 89 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 279 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1766423580912 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[4\] 3.3-V LVTTL D7 " "Pin TD_DATA\[4\] uses I/O standard 3.3-V LVTTL at D7" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { TD_DATA[4] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 89 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 280 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1766423580912 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[5\] 3.3-V LVTTL D6 " "Pin TD_DATA\[5\] uses I/O standard 3.3-V LVTTL at D6" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { TD_DATA[5] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 89 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 281 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1766423580912 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[6\] 3.3-V LVTTL E7 " "Pin TD_DATA\[6\] uses I/O standard 3.3-V LVTTL at E7" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { TD_DATA[6] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 89 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 282 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1766423580912 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[7\] 3.3-V LVTTL F7 " "Pin TD_DATA\[7\] uses I/O standard 3.3-V LVTTL at F7" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { TD_DATA[7] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 89 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 283 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1766423580912 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_HS 3.3-V LVTTL E5 " "Pin TD_HS uses I/O standard 3.3-V LVTTL at E5" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { TD_HS } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 90 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 501 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1766423580912 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_VS 3.3-V LVTTL E4 " "Pin TD_VS uses I/O standard 3.3-V LVTTL at E4" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { TD_VS } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 92 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 503 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1766423580912 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_INT 3.3-V LVTTL D5 " "Pin OTG_INT uses I/O standard 3.3-V LVTTL at D5" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_INT } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_INT" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 98 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 507 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1766423580912 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IRDA_RXD 3.3-V LVTTL Y15 " "Pin IRDA_RXD uses I/O standard 3.3-V LVTTL at Y15" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { IRDA_RXD } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 100 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 509 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1766423580912 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_RY 3.3-V LVTTL Y1 " "Pin FL_RY uses I/O standard 3.3-V LVTTL at Y1" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { FL_RY } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_RY" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 123 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 524 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1766423580912 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "HSMC_CLKIN0 3.3-V LVTTL AH15 " "Pin HSMC_CLKIN0 uses I/O standard 3.3-V LVTTL at AH15" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HSMC_CLKIN0 } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN0" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 129 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 529 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1766423580912 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_CLK 3.3-V LVTTL G6 " "Pin PS2_CLK uses I/O standard 3.3-V LVTTL at G6" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { PS2_CLK } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 450 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1766423580912 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_DAT 3.3-V LVTTL H5 " "Pin PS2_DAT uses I/O standard 3.3-V LVTTL at H5" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { PS2_DAT } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 451 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1766423580912 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_CLK2 3.3-V LVTTL G5 " "Pin PS2_CLK2 uses I/O standard 3.3-V LVTTL at G5" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { PS2_CLK2 } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 32 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 452 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1766423580912 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_DAT2 3.3-V LVTTL F5 " "Pin PS2_DAT2 uses I/O standard 3.3-V LVTTL at F5" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { PS2_DAT2 } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 453 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1766423580912 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_CMD 3.3-V LVTTL AD14 " "Pin SD_CMD uses I/O standard 3.3-V LVTTL at AD14" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SD_CMD } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 35 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 455 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1766423580912 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT\[0\] 3.3-V LVTTL AE14 " "Pin SD_DAT\[0\] uses I/O standard 3.3-V LVTTL at AE14" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SD_DAT[0] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[0\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 36 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 232 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1766423580912 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT\[1\] 3.3-V LVTTL AF13 " "Pin SD_DAT\[1\] uses I/O standard 3.3-V LVTTL at AF13" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SD_DAT[1] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[1\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 36 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 233 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1766423580912 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT\[2\] 3.3-V LVTTL AB14 " "Pin SD_DAT\[2\] uses I/O standard 3.3-V LVTTL at AB14" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SD_DAT[2] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[2\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 36 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 234 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1766423580912 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT\[3\] 3.3-V LVTTL AC14 " "Pin SD_DAT\[3\] uses I/O standard 3.3-V LVTTL at AC14" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SD_DAT[3] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[3\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 36 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 235 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1766423580912 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUD_ADCLRCK 3.3-V LVTTL C2 " "Pin AUD_ADCLRCK uses I/O standard 3.3-V LVTTL at C2" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { AUD_ADCLRCK } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 463 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1766423580912 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUD_BCLK 3.3-V LVTTL F2 " "Pin AUD_BCLK uses I/O standard 3.3-V LVTTL at F2" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { AUD_BCLK } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 464 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1766423580912 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUD_DACLRCK 3.3-V LVTTL E3 " "Pin AUD_DACLRCK uses I/O standard 3.3-V LVTTL at E3" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { AUD_DACLRCK } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 50 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 466 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1766423580912 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EEP_I2C_SDAT 3.3-V LVTTL E14 " "Pin EEP_I2C_SDAT uses I/O standard 3.3-V LVTTL at E14" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { EEP_I2C_SDAT } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SDAT" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 469 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1766423580912 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "I2C_SDAT 3.3-V LVTTL A8 " "Pin I2C_SDAT uses I/O standard 3.3-V LVTTL at A8" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { I2C_SDAT } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 471 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1766423580912 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[1\] 3.3-V LVTTL AC15 " "Pin GPIO\[1\] uses I/O standard 3.3-V LVTTL at AC15" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO[1] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 349 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1766423580912 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[2\] 3.3-V LVTTL AB21 " "Pin GPIO\[2\] uses I/O standard 3.3-V LVTTL at AB21" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO[2] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 350 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1766423580912 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[3\] 3.3-V LVTTL Y17 " "Pin GPIO\[3\] uses I/O standard 3.3-V LVTTL at Y17" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO[3] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 351 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1766423580912 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[4\] 3.3-V LVTTL AC21 " "Pin GPIO\[4\] uses I/O standard 3.3-V LVTTL at AC21" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO[4] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 352 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1766423580912 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[5\] 3.3-V LVTTL Y16 " "Pin GPIO\[5\] uses I/O standard 3.3-V LVTTL at Y16" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO[5] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 353 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1766423580912 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[6\] 3.3-V LVTTL AD21 " "Pin GPIO\[6\] uses I/O standard 3.3-V LVTTL at AD21" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO[6] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 354 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1766423580912 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[7\] 3.3-V LVTTL AE16 " "Pin GPIO\[7\] uses I/O standard 3.3-V LVTTL at AE16" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO[7] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 355 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1766423580912 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[8\] 3.3-V LVTTL AD15 " "Pin GPIO\[8\] uses I/O standard 3.3-V LVTTL at AD15" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO[8] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 356 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1766423580912 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[9\] 3.3-V LVTTL AE15 " "Pin GPIO\[9\] uses I/O standard 3.3-V LVTTL at AE15" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO[9] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 357 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1766423580912 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[10\] 3.3-V LVTTL AC19 " "Pin GPIO\[10\] uses I/O standard 3.3-V LVTTL at AC19" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO[10] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 358 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1766423580912 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[11\] 3.3-V LVTTL AF16 " "Pin GPIO\[11\] uses I/O standard 3.3-V LVTTL at AF16" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO[11] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 359 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1766423580912 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[12\] 3.3-V LVTTL AD19 " "Pin GPIO\[12\] uses I/O standard 3.3-V LVTTL at AD19" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO[12] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 360 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1766423580912 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[13\] 3.3-V LVTTL AF15 " "Pin GPIO\[13\] uses I/O standard 3.3-V LVTTL at AF15" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO[13] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 361 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1766423580912 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[14\] 3.3-V LVTTL AF24 " "Pin GPIO\[14\] uses I/O standard 3.3-V LVTTL at AF24" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO[14] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 362 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1766423580912 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[15\] 3.3-V LVTTL AE21 " "Pin GPIO\[15\] uses I/O standard 3.3-V LVTTL at AE21" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO[15] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 363 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1766423580912 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[16\] 3.3-V LVTTL AF25 " "Pin GPIO\[16\] uses I/O standard 3.3-V LVTTL at AF25" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO[16] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 364 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1766423580912 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[17\] 3.3-V LVTTL AC22 " "Pin GPIO\[17\] uses I/O standard 3.3-V LVTTL at AC22" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO[17] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 365 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1766423580912 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[18\] 3.3-V LVTTL AE22 " "Pin GPIO\[18\] uses I/O standard 3.3-V LVTTL at AE22" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO[18] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 366 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1766423580912 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[19\] 3.3-V LVTTL AF21 " "Pin GPIO\[19\] uses I/O standard 3.3-V LVTTL at AF21" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO[19] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 367 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1766423580912 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[20\] 3.3-V LVTTL AF22 " "Pin GPIO\[20\] uses I/O standard 3.3-V LVTTL at AF22" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO[20] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 368 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1766423580912 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[21\] 3.3-V LVTTL AD22 " "Pin GPIO\[21\] uses I/O standard 3.3-V LVTTL at AD22" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO[21] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 369 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1766423580912 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[22\] 3.3-V LVTTL AG25 " "Pin GPIO\[22\] uses I/O standard 3.3-V LVTTL at AG25" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO[22] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 370 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1766423580912 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[23\] 3.3-V LVTTL AD25 " "Pin GPIO\[23\] uses I/O standard 3.3-V LVTTL at AD25" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO[23] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 371 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1766423580912 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[24\] 3.3-V LVTTL AH25 " "Pin GPIO\[24\] uses I/O standard 3.3-V LVTTL at AH25" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO[24] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 372 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1766423580912 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[25\] 3.3-V LVTTL AE25 " "Pin GPIO\[25\] uses I/O standard 3.3-V LVTTL at AE25" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO[25] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 373 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1766423580912 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[26\] 3.3-V LVTTL AG22 " "Pin GPIO\[26\] uses I/O standard 3.3-V LVTTL at AG22" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO[26] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 374 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1766423580912 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[27\] 3.3-V LVTTL AE24 " "Pin GPIO\[27\] uses I/O standard 3.3-V LVTTL at AE24" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO[27] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 375 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1766423580912 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[28\] 3.3-V LVTTL AH22 " "Pin GPIO\[28\] uses I/O standard 3.3-V LVTTL at AH22" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO[28] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 376 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1766423580912 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[29\] 3.3-V LVTTL AF26 " "Pin GPIO\[29\] uses I/O standard 3.3-V LVTTL at AF26" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO[29] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 377 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1766423580912 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[30\] 3.3-V LVTTL AE20 " "Pin GPIO\[30\] uses I/O standard 3.3-V LVTTL at AE20" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO[30] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 378 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1766423580912 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[31\] 3.3-V LVTTL AG23 " "Pin GPIO\[31\] uses I/O standard 3.3-V LVTTL at AG23" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO[31] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 379 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1766423580912 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[32\] 3.3-V LVTTL AF20 " "Pin GPIO\[32\] uses I/O standard 3.3-V LVTTL at AF20" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO[32] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 380 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1766423580912 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[33\] 3.3-V LVTTL AH26 " "Pin GPIO\[33\] uses I/O standard 3.3-V LVTTL at AH26" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO[33] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 381 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1766423580912 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[34\] 3.3-V LVTTL AH23 " "Pin GPIO\[34\] uses I/O standard 3.3-V LVTTL at AH23" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO[34] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 382 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1766423580912 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[35\] 3.3-V LVTTL AG26 " "Pin GPIO\[35\] uses I/O standard 3.3-V LVTTL at AG26" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO[35] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 383 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1766423580912 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EX_IO\[0\] 3.3-V LVTTL J10 " "Pin EX_IO\[0\] uses I/O standard 3.3-V LVTTL at J10" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { EX_IO[0] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[0\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 137 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 422 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1766423580912 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EX_IO\[1\] 3.3-V LVTTL J14 " "Pin EX_IO\[1\] uses I/O standard 3.3-V LVTTL at J14" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { EX_IO[1] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[1\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 137 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 423 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1766423580912 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EX_IO\[2\] 3.3-V LVTTL H13 " "Pin EX_IO\[2\] uses I/O standard 3.3-V LVTTL at H13" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { EX_IO[2] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[2\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 137 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 424 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1766423580912 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EX_IO\[3\] 3.3-V LVTTL H14 " "Pin EX_IO\[3\] uses I/O standard 3.3-V LVTTL at H14" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { EX_IO[3] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[3\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 137 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 425 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1766423580912 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EX_IO\[4\] 3.3-V LVTTL F14 " "Pin EX_IO\[4\] uses I/O standard 3.3-V LVTTL at F14" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { EX_IO[4] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[4\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 137 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 426 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1766423580912 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EX_IO\[5\] 3.3-V LVTTL E10 " "Pin EX_IO\[5\] uses I/O standard 3.3-V LVTTL at E10" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { EX_IO[5] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[5\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 137 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 427 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1766423580912 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EX_IO\[6\] 3.3-V LVTTL D9 " "Pin EX_IO\[6\] uses I/O standard 3.3-V LVTTL at D9" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { EX_IO[6] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[6\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 137 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 428 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1766423580912 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[0\] 3.3-V LVTTL L3 " "Pin LCD_DATA\[0\] uses I/O standard 3.3-V LVTTL at L3" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { LCD_DATA[0] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 103 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1766423580912 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[1\] 3.3-V LVTTL L1 " "Pin LCD_DATA\[1\] uses I/O standard 3.3-V LVTTL at L1" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { LCD_DATA[1] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 104 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1766423580912 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[2\] 3.3-V LVTTL L2 " "Pin LCD_DATA\[2\] uses I/O standard 3.3-V LVTTL at L2" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { LCD_DATA[2] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 105 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1766423580912 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[3\] 3.3-V LVTTL K7 " "Pin LCD_DATA\[3\] uses I/O standard 3.3-V LVTTL at K7" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { LCD_DATA[3] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 106 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1766423580912 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[4\] 3.3-V LVTTL K1 " "Pin LCD_DATA\[4\] uses I/O standard 3.3-V LVTTL at K1" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { LCD_DATA[4] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 107 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1766423580912 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[5\] 3.3-V LVTTL K2 " "Pin LCD_DATA\[5\] uses I/O standard 3.3-V LVTTL at K2" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { LCD_DATA[5] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 108 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1766423580912 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[6\] 3.3-V LVTTL M3 " "Pin LCD_DATA\[6\] uses I/O standard 3.3-V LVTTL at M3" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { LCD_DATA[6] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 109 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1766423580912 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[7\] 3.3-V LVTTL M5 " "Pin LCD_DATA\[7\] uses I/O standard 3.3-V LVTTL at M5" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { LCD_DATA[7] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 110 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1766423580912 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[0\] 3.3-V LVTTL J6 " "Pin OTG_DATA\[0\] uses I/O standard 3.3-V LVTTL at J6" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[0] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[0\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 93 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 87 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1766423580912 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[1\] 3.3-V LVTTL K4 " "Pin OTG_DATA\[1\] uses I/O standard 3.3-V LVTTL at K4" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[1] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[1\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 93 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 88 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1766423580912 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[2\] 3.3-V LVTTL J5 " "Pin OTG_DATA\[2\] uses I/O standard 3.3-V LVTTL at J5" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[2] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[2\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 93 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 89 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1766423580912 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[3\] 3.3-V LVTTL K3 " "Pin OTG_DATA\[3\] uses I/O standard 3.3-V LVTTL at K3" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[3] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[3\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 93 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 90 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1766423580912 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[4\] 3.3-V LVTTL J4 " "Pin OTG_DATA\[4\] uses I/O standard 3.3-V LVTTL at J4" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[4] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[4\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 93 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 91 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1766423580912 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[5\] 3.3-V LVTTL J3 " "Pin OTG_DATA\[5\] uses I/O standard 3.3-V LVTTL at J3" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[5] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[5\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 93 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 92 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1766423580912 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[6\] 3.3-V LVTTL J7 " "Pin OTG_DATA\[6\] uses I/O standard 3.3-V LVTTL at J7" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[6] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[6\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 93 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 93 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1766423580912 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[7\] 3.3-V LVTTL H6 " "Pin OTG_DATA\[7\] uses I/O standard 3.3-V LVTTL at H6" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[7] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[7\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 93 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 94 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1766423580912 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[8\] 3.3-V LVTTL H3 " "Pin OTG_DATA\[8\] uses I/O standard 3.3-V LVTTL at H3" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[8] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[8\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 93 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 95 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1766423580912 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[9\] 3.3-V LVTTL H4 " "Pin OTG_DATA\[9\] uses I/O standard 3.3-V LVTTL at H4" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[9] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[9\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 93 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 96 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1766423580912 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[10\] 3.3-V LVTTL G1 " "Pin OTG_DATA\[10\] uses I/O standard 3.3-V LVTTL at G1" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[10] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[10\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 93 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 97 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1766423580912 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[11\] 3.3-V LVTTL G2 " "Pin OTG_DATA\[11\] uses I/O standard 3.3-V LVTTL at G2" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[11] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[11\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 93 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 98 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1766423580912 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[12\] 3.3-V LVTTL G3 " "Pin OTG_DATA\[12\] uses I/O standard 3.3-V LVTTL at G3" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[12] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[12\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 93 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 99 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1766423580912 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[13\] 3.3-V LVTTL F1 " "Pin OTG_DATA\[13\] uses I/O standard 3.3-V LVTTL at F1" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[13] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[13\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 93 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 100 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1766423580912 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[14\] 3.3-V LVTTL F3 " "Pin OTG_DATA\[14\] uses I/O standard 3.3-V LVTTL at F3" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[14] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[14\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 93 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 101 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1766423580912 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[15\] 3.3-V LVTTL G4 " "Pin OTG_DATA\[15\] uses I/O standard 3.3-V LVTTL at G4" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[15] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[15\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 93 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 102 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1766423580912 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[0\] 3.3-V LVTTL W3 " "Pin DRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at W3" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 55 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1766423580912 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[1\] 3.3-V LVTTL W2 " "Pin DRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at W2" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 56 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1766423580912 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[2\] 3.3-V LVTTL V4 " "Pin DRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at V4" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 57 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1766423580912 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[3\] 3.3-V LVTTL W1 " "Pin DRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at W1" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 58 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1766423580912 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[4\] 3.3-V LVTTL V3 " "Pin DRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at V3" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 59 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1766423580912 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[5\] 3.3-V LVTTL V2 " "Pin DRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at V2" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 60 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1766423580912 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[6\] 3.3-V LVTTL V1 " "Pin DRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at V1" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 61 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1766423580912 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[7\] 3.3-V LVTTL U3 " "Pin DRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at U3" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 62 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1766423580912 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[8\] 3.3-V LVTTL Y3 " "Pin DRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at Y3" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 63 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1766423580912 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[9\] 3.3-V LVTTL Y4 " "Pin DRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at Y4" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 64 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1766423580912 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[10\] 3.3-V LVTTL AB1 " "Pin DRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at AB1" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 65 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1766423580912 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[11\] 3.3-V LVTTL AA3 " "Pin DRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at AA3" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 66 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1766423580912 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[12\] 3.3-V LVTTL AB2 " "Pin DRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at AB2" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 67 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1766423580912 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[13\] 3.3-V LVTTL AC1 " "Pin DRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at AC1" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 68 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1766423580912 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[14\] 3.3-V LVTTL AB3 " "Pin DRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at AB3" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 69 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1766423580912 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[15\] 3.3-V LVTTL AC2 " "Pin DRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at AC2" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 70 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1766423580912 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[16\] 3.3-V LVTTL M8 " "Pin DRAM_DQ\[16\] uses I/O standard 3.3-V LVTTL at M8" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[16] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[16\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 71 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1766423580912 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[17\] 3.3-V LVTTL L8 " "Pin DRAM_DQ\[17\] uses I/O standard 3.3-V LVTTL at L8" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[17] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[17\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 72 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1766423580912 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[18\] 3.3-V LVTTL P2 " "Pin DRAM_DQ\[18\] uses I/O standard 3.3-V LVTTL at P2" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[18] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[18\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 73 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1766423580912 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[19\] 3.3-V LVTTL N3 " "Pin DRAM_DQ\[19\] uses I/O standard 3.3-V LVTTL at N3" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[19] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[19\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 74 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1766423580912 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[20\] 3.3-V LVTTL N4 " "Pin DRAM_DQ\[20\] uses I/O standard 3.3-V LVTTL at N4" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[20] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[20\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 75 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1766423580912 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[21\] 3.3-V LVTTL M4 " "Pin DRAM_DQ\[21\] uses I/O standard 3.3-V LVTTL at M4" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[21] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[21\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 76 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1766423580912 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[22\] 3.3-V LVTTL M7 " "Pin DRAM_DQ\[22\] uses I/O standard 3.3-V LVTTL at M7" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[22] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[22\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 77 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1766423580912 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[23\] 3.3-V LVTTL L7 " "Pin DRAM_DQ\[23\] uses I/O standard 3.3-V LVTTL at L7" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[23] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[23\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 78 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1766423580912 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[24\] 3.3-V LVTTL U5 " "Pin DRAM_DQ\[24\] uses I/O standard 3.3-V LVTTL at U5" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[24] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[24\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 79 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1766423580912 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[25\] 3.3-V LVTTL R7 " "Pin DRAM_DQ\[25\] uses I/O standard 3.3-V LVTTL at R7" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[25] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[25\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 80 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1766423580912 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[26\] 3.3-V LVTTL R1 " "Pin DRAM_DQ\[26\] uses I/O standard 3.3-V LVTTL at R1" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[26] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[26\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 81 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1766423580912 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[27\] 3.3-V LVTTL R2 " "Pin DRAM_DQ\[27\] uses I/O standard 3.3-V LVTTL at R2" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[27] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[27\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 82 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1766423580912 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[28\] 3.3-V LVTTL R3 " "Pin DRAM_DQ\[28\] uses I/O standard 3.3-V LVTTL at R3" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[28] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[28\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 83 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1766423580912 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[29\] 3.3-V LVTTL T3 " "Pin DRAM_DQ\[29\] uses I/O standard 3.3-V LVTTL at T3" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[29] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[29\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 84 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1766423580912 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[30\] 3.3-V LVTTL U4 " "Pin DRAM_DQ\[30\] uses I/O standard 3.3-V LVTTL at U4" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[30] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[30\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 85 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1766423580912 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[31\] 3.3-V LVTTL U1 " "Pin DRAM_DQ\[31\] uses I/O standard 3.3-V LVTTL at U1" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[31] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[31\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 86 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1766423580912 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[0\] 3.3-V LVTTL AH3 " "Pin SRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at AH3" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[0] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 113 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 111 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1766423580912 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[1\] 3.3-V LVTTL AF4 " "Pin SRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at AF4" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[1] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 113 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 112 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1766423580912 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[2\] 3.3-V LVTTL AG4 " "Pin SRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at AG4" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[2] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 113 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 113 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1766423580912 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[3\] 3.3-V LVTTL AH4 " "Pin SRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at AH4" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[3] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 113 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 114 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1766423580912 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[4\] 3.3-V LVTTL AF6 " "Pin SRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at AF6" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[4] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 113 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 115 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1766423580912 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[5\] 3.3-V LVTTL AG6 " "Pin SRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at AG6" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[5] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 113 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 116 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1766423580912 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[6\] 3.3-V LVTTL AH6 " "Pin SRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at AH6" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[6] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 113 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 117 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1766423580912 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[7\] 3.3-V LVTTL AF7 " "Pin SRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at AF7" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[7] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 113 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 118 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1766423580912 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[8\] 3.3-V LVTTL AD1 " "Pin SRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at AD1" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[8] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 113 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 119 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1766423580912 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[9\] 3.3-V LVTTL AD2 " "Pin SRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at AD2" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[9] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 113 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 120 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1766423580912 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[10\] 3.3-V LVTTL AE2 " "Pin SRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at AE2" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[10] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 113 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 121 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1766423580912 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[11\] 3.3-V LVTTL AE1 " "Pin SRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at AE1" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[11] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 113 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 122 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1766423580912 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[12\] 3.3-V LVTTL AE3 " "Pin SRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at AE3" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[12] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 113 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 123 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1766423580912 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[13\] 3.3-V LVTTL AE4 " "Pin SRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at AE4" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[13] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 113 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 124 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1766423580912 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[14\] 3.3-V LVTTL AF3 " "Pin SRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at AF3" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[14] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 113 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 125 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1766423580912 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[15\] 3.3-V LVTTL AG3 " "Pin SRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at AG3" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[15] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 113 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 126 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1766423580912 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[0\] 3.3-V LVTTL AH8 " "Pin FL_DQ\[0\] uses I/O standard 3.3-V LVTTL at AH8" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { FL_DQ[0] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 120 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 51 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1766423580912 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[1\] 3.3-V LVTTL AF10 " "Pin FL_DQ\[1\] uses I/O standard 3.3-V LVTTL at AF10" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { FL_DQ[1] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 120 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 50 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1766423580912 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[2\] 3.3-V LVTTL AG10 " "Pin FL_DQ\[2\] uses I/O standard 3.3-V LVTTL at AG10" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { FL_DQ[2] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 120 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 49 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1766423580912 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[3\] 3.3-V LVTTL AH10 " "Pin FL_DQ\[3\] uses I/O standard 3.3-V LVTTL at AH10" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { FL_DQ[3] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 120 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 48 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1766423580912 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[4\] 3.3-V LVTTL AF11 " "Pin FL_DQ\[4\] uses I/O standard 3.3-V LVTTL at AF11" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { FL_DQ[4] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 120 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 47 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1766423580912 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[5\] 3.3-V LVTTL AG11 " "Pin FL_DQ\[5\] uses I/O standard 3.3-V LVTTL at AG11" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { FL_DQ[5] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 120 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 52 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1766423580912 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[6\] 3.3-V LVTTL AH11 " "Pin FL_DQ\[6\] uses I/O standard 3.3-V LVTTL at AH11" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { FL_DQ[6] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 120 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 53 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1766423580912 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[7\] 3.3-V LVTTL AF12 " "Pin FL_DQ\[7\] uses I/O standard 3.3-V LVTTL at AF12" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { FL_DQ[7] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 120 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 54 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1766423580912 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[0\] 3.3-V LVTTL AB22 " "Pin GPIO\[0\] uses I/O standard 3.3-V LVTTL at AB22" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO[0] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 348 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1766423580912 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL Y2 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at Y2" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 2 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 435 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1766423580912 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1766423580912 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "141 " "Following 141 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK a permanently disabled " "Pin PS2_CLK has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { PS2_CLK } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 450 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1766423580925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT a permanently disabled " "Pin PS2_DAT has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { PS2_DAT } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 451 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1766423580925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK2 a permanently disabled " "Pin PS2_CLK2 has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { PS2_CLK2 } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 32 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 452 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1766423580925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT2 a permanently disabled " "Pin PS2_DAT2 has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { PS2_DAT2 } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 453 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1766423580925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_CMD a permanently disabled " "Pin SD_CMD has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SD_CMD } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 35 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 455 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1766423580925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[0\] a permanently disabled " "Pin SD_DAT\[0\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SD_DAT[0] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[0\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 36 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 232 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1766423580925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[1\] a permanently disabled " "Pin SD_DAT\[1\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SD_DAT[1] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[1\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 36 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 233 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1766423580925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[2\] a permanently disabled " "Pin SD_DAT\[2\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SD_DAT[2] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[2\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 36 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 234 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1766423580925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[3\] a permanently disabled " "Pin SD_DAT\[3\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SD_DAT[3] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[3\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 36 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 235 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1766423580925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_ADCLRCK a permanently disabled " "Pin AUD_ADCLRCK has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { AUD_ADCLRCK } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 463 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1766423580925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_BCLK a permanently disabled " "Pin AUD_BCLK has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { AUD_BCLK } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 464 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1766423580925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_DACLRCK a permanently disabled " "Pin AUD_DACLRCK has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { AUD_DACLRCK } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 50 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 466 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1766423580925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EEP_I2C_SDAT a permanently disabled " "Pin EEP_I2C_SDAT has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { EEP_I2C_SDAT } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SDAT" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 469 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1766423580925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "I2C_SDAT a permanently disabled " "Pin I2C_SDAT has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { I2C_SDAT } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 471 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1766423580925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[1\] a permanently disabled " "Pin GPIO\[1\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO[1] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 349 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1766423580925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[2\] a permanently disabled " "Pin GPIO\[2\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO[2] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 350 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1766423580925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[3\] a permanently disabled " "Pin GPIO\[3\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO[3] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 351 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1766423580925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[4\] a permanently disabled " "Pin GPIO\[4\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO[4] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 352 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1766423580925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[5\] a permanently disabled " "Pin GPIO\[5\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO[5] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 353 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1766423580925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[6\] a permanently disabled " "Pin GPIO\[6\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO[6] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 354 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1766423580925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[7\] a permanently disabled " "Pin GPIO\[7\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO[7] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 355 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1766423580925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[8\] a permanently disabled " "Pin GPIO\[8\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO[8] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 356 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1766423580925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[9\] a permanently disabled " "Pin GPIO\[9\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO[9] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 357 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1766423580925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[10\] a permanently disabled " "Pin GPIO\[10\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO[10] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 358 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1766423580925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[11\] a permanently disabled " "Pin GPIO\[11\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO[11] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 359 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1766423580925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[12\] a permanently disabled " "Pin GPIO\[12\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO[12] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 360 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1766423580925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[13\] a permanently disabled " "Pin GPIO\[13\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO[13] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 361 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1766423580925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[14\] a permanently disabled " "Pin GPIO\[14\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO[14] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 362 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1766423580925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[15\] a permanently disabled " "Pin GPIO\[15\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO[15] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 363 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1766423580925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[16\] a permanently disabled " "Pin GPIO\[16\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO[16] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 364 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1766423580925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[17\] a permanently disabled " "Pin GPIO\[17\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO[17] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 365 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1766423580925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[18\] a permanently disabled " "Pin GPIO\[18\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO[18] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 366 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1766423580925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[19\] a permanently disabled " "Pin GPIO\[19\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO[19] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 367 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1766423580925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[20\] a permanently disabled " "Pin GPIO\[20\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO[20] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 368 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1766423580925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[21\] a permanently disabled " "Pin GPIO\[21\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO[21] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 369 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1766423580925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[22\] a permanently disabled " "Pin GPIO\[22\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO[22] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 370 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1766423580925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[23\] a permanently disabled " "Pin GPIO\[23\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO[23] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 371 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1766423580925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[24\] a permanently disabled " "Pin GPIO\[24\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO[24] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 372 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1766423580925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[25\] a permanently disabled " "Pin GPIO\[25\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO[25] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 373 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1766423580925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[26\] a permanently disabled " "Pin GPIO\[26\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO[26] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 374 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1766423580925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[27\] a permanently disabled " "Pin GPIO\[27\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO[27] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 375 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1766423580925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[28\] a permanently disabled " "Pin GPIO\[28\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO[28] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 376 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1766423580925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[29\] a permanently disabled " "Pin GPIO\[29\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO[29] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 377 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1766423580925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[30\] a permanently disabled " "Pin GPIO\[30\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO[30] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 378 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1766423580925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[31\] a permanently disabled " "Pin GPIO\[31\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO[31] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 379 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1766423580925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[32\] a permanently disabled " "Pin GPIO\[32\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO[32] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 380 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1766423580925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[33\] a permanently disabled " "Pin GPIO\[33\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO[33] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 381 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1766423580925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[34\] a permanently disabled " "Pin GPIO\[34\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO[34] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 382 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1766423580925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[35\] a permanently disabled " "Pin GPIO\[35\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO[35] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 383 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1766423580925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_D\[0\] a permanently disabled " "Pin HSMC_D\[0\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HSMC_D[0] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[0\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 133 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 384 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1766423580925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_D\[1\] a permanently disabled " "Pin HSMC_D\[1\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HSMC_D[1] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[1\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 133 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 385 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1766423580925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_D\[2\] a permanently disabled " "Pin HSMC_D\[2\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HSMC_D[2] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[2\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 133 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 386 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1766423580925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_D\[3\] a permanently disabled " "Pin HSMC_D\[3\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HSMC_D[3] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[3\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 133 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 387 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1766423580925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[0\] a permanently disabled " "Pin EX_IO\[0\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { EX_IO[0] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[0\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 137 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 422 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1766423580925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[1\] a permanently disabled " "Pin EX_IO\[1\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { EX_IO[1] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[1\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 137 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 423 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1766423580925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[2\] a permanently disabled " "Pin EX_IO\[2\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { EX_IO[2] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[2\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 137 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 424 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1766423580925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[3\] a permanently disabled " "Pin EX_IO\[3\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { EX_IO[3] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[3\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 137 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 425 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1766423580925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[4\] a permanently disabled " "Pin EX_IO\[4\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { EX_IO[4] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[4\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 137 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 426 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1766423580925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[5\] a permanently disabled " "Pin EX_IO\[5\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { EX_IO[5] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[5\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 137 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 427 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1766423580925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[6\] a permanently disabled " "Pin EX_IO\[6\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { EX_IO[6] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[6\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 137 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 428 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1766423580925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[0\] a permanently disabled " "Pin LCD_DATA\[0\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { LCD_DATA[0] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 103 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1766423580925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[1\] a permanently disabled " "Pin LCD_DATA\[1\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { LCD_DATA[1] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 104 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1766423580925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[2\] a permanently disabled " "Pin LCD_DATA\[2\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { LCD_DATA[2] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 105 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1766423580925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[3\] a permanently disabled " "Pin LCD_DATA\[3\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { LCD_DATA[3] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 106 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1766423580925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[4\] a permanently disabled " "Pin LCD_DATA\[4\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { LCD_DATA[4] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 107 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1766423580925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[5\] a permanently disabled " "Pin LCD_DATA\[5\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { LCD_DATA[5] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 108 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1766423580925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[6\] a permanently disabled " "Pin LCD_DATA\[6\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { LCD_DATA[6] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 109 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1766423580925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[7\] a permanently disabled " "Pin LCD_DATA\[7\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { LCD_DATA[7] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 110 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1766423580925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[0\] a permanently disabled " "Pin OTG_DATA\[0\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[0] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[0\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 93 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 87 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1766423580925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[1\] a permanently disabled " "Pin OTG_DATA\[1\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[1] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[1\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 93 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 88 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1766423580925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[2\] a permanently disabled " "Pin OTG_DATA\[2\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[2] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[2\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 93 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 89 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1766423580925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[3\] a permanently disabled " "Pin OTG_DATA\[3\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[3] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[3\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 93 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 90 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1766423580925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[4\] a permanently disabled " "Pin OTG_DATA\[4\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[4] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[4\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 93 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 91 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1766423580925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[5\] a permanently disabled " "Pin OTG_DATA\[5\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[5] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[5\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 93 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 92 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1766423580925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[6\] a permanently disabled " "Pin OTG_DATA\[6\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[6] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[6\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 93 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 93 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1766423580925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[7\] a permanently disabled " "Pin OTG_DATA\[7\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[7] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[7\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 93 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 94 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1766423580925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[8\] a permanently disabled " "Pin OTG_DATA\[8\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[8] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[8\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 93 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 95 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1766423580925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[9\] a permanently disabled " "Pin OTG_DATA\[9\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[9] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[9\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 93 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 96 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1766423580925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[10\] a permanently disabled " "Pin OTG_DATA\[10\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[10] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[10\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 93 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 97 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1766423580925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[11\] a permanently disabled " "Pin OTG_DATA\[11\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[11] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[11\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 93 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 98 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1766423580925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[12\] a permanently disabled " "Pin OTG_DATA\[12\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[12] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[12\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 93 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 99 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1766423580925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[13\] a permanently disabled " "Pin OTG_DATA\[13\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[13] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[13\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 93 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 100 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1766423580925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[14\] a permanently disabled " "Pin OTG_DATA\[14\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[14] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[14\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 93 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 101 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1766423580925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[15\] a permanently disabled " "Pin OTG_DATA\[15\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[15] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[15\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 93 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 102 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1766423580925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[0\] a permanently disabled " "Pin DRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 55 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1766423580925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[1\] a permanently disabled " "Pin DRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 56 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1766423580925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[2\] a permanently disabled " "Pin DRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 57 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1766423580925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[3\] a permanently disabled " "Pin DRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 58 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1766423580925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[4\] a permanently disabled " "Pin DRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 59 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1766423580925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[5\] a permanently disabled " "Pin DRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 60 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1766423580925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[6\] a permanently disabled " "Pin DRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 61 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1766423580925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[7\] a permanently disabled " "Pin DRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 62 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1766423580925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[8\] a permanently disabled " "Pin DRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 63 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1766423580925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[9\] a permanently disabled " "Pin DRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 64 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1766423580925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[10\] a permanently disabled " "Pin DRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 65 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1766423580925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[11\] a permanently disabled " "Pin DRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 66 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1766423580925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[12\] a permanently disabled " "Pin DRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 67 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1766423580925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[13\] a permanently disabled " "Pin DRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 68 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1766423580925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[14\] a permanently disabled " "Pin DRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 69 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1766423580925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[15\] a permanently disabled " "Pin DRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 70 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1766423580925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[16\] a permanently disabled " "Pin DRAM_DQ\[16\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[16] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[16\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 71 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1766423580925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[17\] a permanently disabled " "Pin DRAM_DQ\[17\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[17] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[17\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 72 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1766423580925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[18\] a permanently disabled " "Pin DRAM_DQ\[18\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[18] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[18\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 73 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1766423580925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[19\] a permanently disabled " "Pin DRAM_DQ\[19\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[19] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[19\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 74 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1766423580925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[20\] a permanently disabled " "Pin DRAM_DQ\[20\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[20] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[20\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 75 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1766423580925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[21\] a permanently disabled " "Pin DRAM_DQ\[21\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[21] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[21\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 76 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1766423580925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[22\] a permanently disabled " "Pin DRAM_DQ\[22\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[22] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[22\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 77 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1766423580925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[23\] a permanently disabled " "Pin DRAM_DQ\[23\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[23] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[23\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 78 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1766423580925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[24\] a permanently disabled " "Pin DRAM_DQ\[24\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[24] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[24\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 79 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1766423580925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[25\] a permanently disabled " "Pin DRAM_DQ\[25\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[25] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[25\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 80 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1766423580925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[26\] a permanently disabled " "Pin DRAM_DQ\[26\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[26] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[26\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 81 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1766423580925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[27\] a permanently disabled " "Pin DRAM_DQ\[27\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[27] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[27\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 82 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1766423580925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[28\] a permanently disabled " "Pin DRAM_DQ\[28\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[28] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[28\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 83 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1766423580925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[29\] a permanently disabled " "Pin DRAM_DQ\[29\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[29] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[29\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 84 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1766423580925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[30\] a permanently disabled " "Pin DRAM_DQ\[30\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[30] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[30\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 85 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1766423580925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[31\] a permanently disabled " "Pin DRAM_DQ\[31\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[31] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[31\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 86 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1766423580925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[0\] a permanently disabled " "Pin SRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[0] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 113 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 111 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1766423580925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[1\] a permanently disabled " "Pin SRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[1] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 113 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 112 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1766423580925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[2\] a permanently disabled " "Pin SRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[2] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 113 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 113 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1766423580925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[3\] a permanently disabled " "Pin SRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[3] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 113 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 114 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1766423580925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[4\] a permanently disabled " "Pin SRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[4] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 113 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 115 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1766423580925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[5\] a permanently disabled " "Pin SRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[5] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 113 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 116 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1766423580925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[6\] a permanently disabled " "Pin SRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[6] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 113 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 117 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1766423580925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[7\] a permanently disabled " "Pin SRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[7] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 113 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 118 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1766423580925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[8\] a permanently disabled " "Pin SRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[8] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 113 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 119 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1766423580925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[9\] a permanently disabled " "Pin SRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[9] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 113 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 120 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1766423580925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[10\] a permanently disabled " "Pin SRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[10] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 113 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 121 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1766423580925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[11\] a permanently disabled " "Pin SRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[11] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 113 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 122 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1766423580925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[12\] a permanently disabled " "Pin SRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[12] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 113 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 123 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1766423580925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[13\] a permanently disabled " "Pin SRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[13] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 113 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 124 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1766423580925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[14\] a permanently disabled " "Pin SRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[14] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 113 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 125 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1766423580925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[15\] a permanently disabled " "Pin SRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[15] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 113 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 126 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1766423580925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[0\] a permanently disabled " "Pin FL_DQ\[0\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { FL_DQ[0] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 120 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 51 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1766423580925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[1\] a permanently disabled " "Pin FL_DQ\[1\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { FL_DQ[1] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 120 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 50 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1766423580925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[2\] a permanently disabled " "Pin FL_DQ\[2\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { FL_DQ[2] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 120 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 49 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1766423580925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[3\] a permanently disabled " "Pin FL_DQ\[3\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { FL_DQ[3] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 120 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 48 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1766423580925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[4\] a permanently disabled " "Pin FL_DQ\[4\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { FL_DQ[4] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 120 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 47 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1766423580925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[5\] a permanently disabled " "Pin FL_DQ\[5\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { FL_DQ[5] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 120 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 52 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1766423580925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[6\] a permanently disabled " "Pin FL_DQ\[6\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { FL_DQ[6] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 120 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 53 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1766423580925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[7\] a permanently disabled " "Pin FL_DQ\[7\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { FL_DQ[7] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 120 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 54 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1766423580925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[0\] a permanently disabled " "Pin GPIO\[0\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO[0] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } } { "IMU/DE2_115/DE2_115.sv" "" { Text "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/IMU/DE2_115/DE2_115.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/" { { 0 { 0 ""} 0 348 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1766423580925 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1766423580925 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/output_files/DE2_115.fit.smsg " "Generated suppressed messages file C:/Users/jocer/STM32CubeIDE/workspace_1.19.0/final_project/FPGA_Verilog/output_files/DE2_115.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1766423581475 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 83 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 83 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6253 " "Peak virtual memory: 6253 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1766423582512 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 23 01:13:02 2025 " "Processing ended: Tue Dec 23 01:13:02 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1766423582512 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:39 " "Elapsed time: 00:00:39" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1766423582512 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:47 " "Total CPU time (on all processors): 00:00:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1766423582512 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1766423582512 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1766423588075 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1766423588075 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 23 01:13:04 2025 " "Processing started: Tue Dec 23 01:13:04 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1766423588075 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1766423588075 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off IMU -c DE2_115 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off IMU -c DE2_115" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1766423588077 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1766423592607 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1766423592737 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4760 " "Peak virtual memory: 4760 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1766423595662 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 23 01:13:15 2025 " "Processing ended: Tue Dec 23 01:13:15 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1766423595662 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1766423595662 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1766423595662 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1766423595662 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1766423596361 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1766423600777 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1766423600780 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 23 01:13:17 2025 " "Processing started: Tue Dec 23 01:13:17 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1766423600780 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1766423600780 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta IMU -c DE2_115 " "Command: quartus_sta IMU -c DE2_115" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1766423600780 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #11" {  } {  } 0 0 "qsta_default_script.tcl version: #11" 0 0 "Quartus II" 0 0 1766423601059 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1766423601449 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1766423601554 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1766423601554 ""}
{ "Info" "ISTA_SDC_FOUND" "IMU/DE2_115/DE2_115.sdc " "Reading SDC File: 'IMU/DE2_115/DE2_115.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1766423602463 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Quartus II" 0 -1 1766423602480 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1766423602922 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1766423602930 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1766423602964 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 7.480 " "Worst-case setup slack is 7.480" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1766423603060 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1766423603060 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.480               0.000 CLOCK_50  " "    7.480               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1766423603060 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1766423603060 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.402 " "Worst-case hold slack is 0.402" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1766423603083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1766423603083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 CLOCK_50  " "    0.402               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1766423603083 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1766423603083 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1766423603089 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1766423603092 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.681 " "Worst-case minimum pulse width slack is 9.681" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1766423603098 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1766423603098 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.681               0.000 CLOCK_50  " "    9.681               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1766423603098 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK2_50  " "   16.000               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1766423603098 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK3_50  " "   16.000               0.000 CLOCK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1766423603098 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1766423603098 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1766423603330 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1766423603384 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1766423604555 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1766423604772 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 8.634 " "Worst-case setup slack is 8.634" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1766423604830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1766423604830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.634               0.000 CLOCK_50  " "    8.634               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1766423604830 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1766423604830 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.354 " "Worst-case hold slack is 0.354" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1766423604849 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1766423604849 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 CLOCK_50  " "    0.354               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1766423604849 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1766423604849 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1766423604854 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1766423604860 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.688 " "Worst-case minimum pulse width slack is 9.688" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1766423604866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1766423604866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.688               0.000 CLOCK_50  " "    9.688               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1766423604866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK2_50  " "   16.000               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1766423604866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK3_50  " "   16.000               0.000 CLOCK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1766423604866 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1766423604866 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1766423605055 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1766423605630 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 13.884 " "Worst-case setup slack is 13.884" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1766423605649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1766423605649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.884               0.000 CLOCK_50  " "   13.884               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1766423605649 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1766423605649 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.181 " "Worst-case hold slack is 0.181" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1766423605675 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1766423605675 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 CLOCK_50  " "    0.181               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1766423605675 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1766423605675 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1766423605686 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1766423605690 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.264 " "Worst-case minimum pulse width slack is 9.264" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1766423605699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1766423605699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.264               0.000 CLOCK_50  " "    9.264               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1766423605699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK2_50  " "   16.000               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1766423605699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK3_50  " "   16.000               0.000 CLOCK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1766423605699 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1766423605699 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1766423607199 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1766423607210 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5017 " "Peak virtual memory: 5017 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1766423607511 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 23 01:13:27 2025 " "Processing ended: Tue Dec 23 01:13:27 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1766423607511 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1766423607511 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1766423607511 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1766423607511 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 468 s " "Quartus II Full Compilation was successful. 0 errors, 468 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1766423608415 ""}
