# 5-stage RISC-V CPU in Verilog

## RISC-V Compiler Online
https://donn.github.io/Oak.js/

https://www.kvakil.me/venus/

## Thanks to the code from

https://codereview.stackexchange.com/questions/111852/4-stage-pipelined-rv32i-cpu-in-verilog
