# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../ov5640_eth_rgmii.srcs/sources_1/new/mdio/mdio_ bit_shift.v" \
"../../../../ov5640_eth_rgmii.srcs/sources_1/new/mdio/phy_reg_config.v" \
"../../../../ov5640_eth_rgmii.srcs/sources_1/new/mdio/tb_mdio.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
