diff --git a/arch/arm64/boot/dts/xilinx/openamp.dtsi b/arch/arm64/boot/dts/xilinx/openamp.dtsi
new file mode 100644
index 000000000000..ec45893cc4fc
--- /dev/null
+++ b/arch/arm64/boot/dts/xilinx/openamp.dtsi
@@ -0,0 +1,57 @@
+/ {
+	reserved-memory {
+		#address-cells = <2>;
+		#size-cells = <2>;
+		ranges;
+		rproc_0_reserved: rproc@77f00000 {
+			no-map;
+			reg = <0x0 0x77f00000 0x0 0x8100000>;
+		};
+	};
+
+	power-domains {
+		pd_r5_0: pd_r5_0 {
+			#power-domain-cells = <0x0>;
+			pd-id = <0x7>;
+		};
+		pd_tcm_0_a: pd_tcm_0_a {
+			#power-domain-cells = <0x0>;
+			pd-id = <0xf>;
+		};
+		pd_tcm_0_b: pd_tcm_0_b {
+			#power-domain-cells = <0x0>;
+			pd-id = <0x10>;
+		};
+	};
+
+	amba {
+		r5_0_tcm_a: tcm@ffe00000 {
+			compatible = "mmio-sram";
+			reg = <0x0 0xFFE00000 0x0 0x10000>;
+			pd-handle = <&pd_tcm_0_a>;
+		};
+		r5_0_tcm_b: tcm@ffe20000 {
+			compatible = "mmio-sram";
+			reg = <0x0 0xFFE20000 0x0 0x10000>;
+			pd-handle = <&pd_tcm_0_b>;
+		};
+
+		elf_ddr_0: ddr@78000000 {
+			compatible = "mmio-sram";
+			reg = <0x0 0x78000000 0x0 0xB00000>;
+		};
+
+		test_r50: zynqmp_r5_rproc@0 {
+			compatible = "xlnx,zynqmp-r5-remoteproc-1.0";
+			reg = <0x0 0xff9a0100 0x0 0x100>, <0x0 0xff340000 0x0 0x100>, <0x0 0xff9a0000 0x0 0x100>;
+			reg-names = "rpu_base", "ipi", "rpu_glbl_base";
+			dma-ranges;
+			core_conf = "split0";
+			srams = <&r5_0_tcm_a &r5_0_tcm_b &elf_ddr_0>;
+			pd-handle = <&pd_r5_0>;
+			interrupt-parent = <&gic>;
+			interrupts = <0 29 4>;
+		} ;
+
+	};
+};
diff --git a/arch/arm64/boot/dts/xilinx/zynqmp-zcu102-rev1.0.dts b/arch/arm64/boot/dts/xilinx/zynqmp-zcu102-rev1.0.dts
index 6647e97edba3..ec7226f7f325 100644
--- a/arch/arm64/boot/dts/xilinx/zynqmp-zcu102-rev1.0.dts
+++ b/arch/arm64/boot/dts/xilinx/zynqmp-zcu102-rev1.0.dts
@@ -8,6 +8,7 @@
  */
 
 #include "zynqmp-zcu102-revB.dts"
+#include "openamp.dtsi"
 
 / {
 	model = "ZynqMP ZCU102 Rev1.0";
