
Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03G-Beta1
Install: D:\Gowin\Gowin_V1.9.6Beta\SynplifyPro
OS: Windows 6.1

Hostname: GOWIN-PC

Implementation : rev_1

# Written on Wed Aug 12 10:36:25 2020

##### DESIGN INFO #######################################################

Top View:                "gw_gao"
Constraint File(s):      (none)




##### SUMMARY ############################################################

Found 0 issues in 0 out of 0 constraints


##### DETAILS ############################################################



Clock Relationships
*******************

Starting                              Ending                                |     rise to rise     |     fall to fall     |     rise to fall     |     fall to rise                     
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                System                                |     4.032            |     No paths         |     No paths         |     No paths                         
System                                gw_gao|rx0_pclk                       |     No paths         |     No paths         |     4.207            |     No paths                         
System                                gw_gao|control0_inferred_clock[0]     |     5.362            |     No paths         |     5.362            |     No paths                         
gw_gao|rx0_pclk                       gw_gao|rx0_pclk                       |     4.207            |     4.207            |     No paths         |     2.103                            
gw_gao|rx0_pclk                       gw_gao|control0_inferred_clock[0]     |     Diff grp         |     No paths         |     No paths         |     Diff grp                         
gw_gao|control0_inferred_clock[0]     System                                |     5.362            |     No paths         |     No paths         |     No paths                         
gw_gao|control0_inferred_clock[0]     gw_gao|rx0_pclk                       |     Diff grp         |     No paths         |     No paths         |     No paths                         
gw_gao|control0_inferred_clock[0]     gw_gao|control0_inferred_clock[0]     |     5.362            |     5.362            |     No paths         |     2.681                            
=======================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.


Unconstrained Start/End Points
******************************

p:\\rx0_b\[0\]
p:\\rx0_b\[1\]
p:\\rx0_b\[2\]
p:\\rx0_b\[3\]
p:\\rx0_b\[4\]
p:\\rx0_b\[5\]
p:\\rx0_b\[6\]
p:\\rx0_b\[7\]
p:\\rx0_g\[0\]
p:\\rx0_g\[1\]
p:\\rx0_g\[2\]
p:\\rx0_g\[3\]
p:\\rx0_g\[4\]
p:\\rx0_g\[5\]
p:\\rx0_g\[6\]
p:\\rx0_g\[7\]
p:\\rx0_r\[0\]
p:\\rx0_r\[1\]
p:\\rx0_r\[2\]
p:\\rx0_r\[3\]
p:\\rx0_r\[4\]
p:\\rx0_r\[5\]
p:\\rx0_r\[6\]
p:\\rx0_r\[7\]
p:rx0_de
p:rx0_hsync
p:rx0_vsync
p:tck_pad_i
p:tdi_pad_i
p:tdo_pad_o
p:tms_pad_i


Inapplicable constraints
************************

(none)


Applicable constraints with issues
**********************************

(none)


Constraints with matching wildcard expressions
**********************************************

(none)


Library Report
**************


# End of Constraint Checker Report
