{
  "module_name": "rk3036-cru.h",
  "hash_id": "067e24ae897fe73e4eb2dd060ec19b6f7d57266929bdd0ff80e4f163ecdea6a9",
  "original_prompt": "Ingested from linux-6.6.14/include/dt-bindings/clock/rk3036-cru.h",
  "human_readable_source": " \n \n\n#ifndef _DT_BINDINGS_CLK_ROCKCHIP_RK3036_H\n#define _DT_BINDINGS_CLK_ROCKCHIP_RK3036_H\n\n \n#define PLL_APLL\t\t1\n#define PLL_DPLL\t\t2\n#define PLL_GPLL\t\t3\n#define ARMCLK\t\t\t4\n\n \n#define SCLK_GPU\t\t64\n#define SCLK_SPI\t\t65\n#define SCLK_SDMMC\t\t68\n#define SCLK_SDIO\t\t69\n#define SCLK_EMMC\t\t71\n#define SCLK_NANDC\t\t76\n#define SCLK_UART0\t\t77\n#define SCLK_UART1\t\t78\n#define SCLK_UART2\t\t79\n#define SCLK_I2S\t\t82\n#define SCLK_SPDIF\t\t83\n#define SCLK_TIMER0\t\t85\n#define SCLK_TIMER1\t\t86\n#define SCLK_TIMER2\t\t87\n#define SCLK_TIMER3\t\t88\n#define SCLK_OTGPHY0\t\t93\n#define SCLK_LCDC\t\t100\n#define SCLK_HDMI\t\t109\n#define SCLK_HEVC\t\t111\n#define SCLK_I2S_OUT\t\t113\n#define SCLK_SDMMC_DRV\t\t114\n#define SCLK_SDIO_DRV\t\t115\n#define SCLK_EMMC_DRV\t\t117\n#define SCLK_SDMMC_SAMPLE\t118\n#define SCLK_SDIO_SAMPLE\t119\n#define SCLK_EMMC_SAMPLE\t121\n#define SCLK_PVTM_CORE\t\t123\n#define SCLK_PVTM_GPU\t\t124\n#define SCLK_PVTM_VIDEO\t\t125\n#define SCLK_MAC\t\t151\n#define SCLK_MACREF\t\t152\n#define SCLK_MACPLL\t\t153\n#define SCLK_SFC\t\t160\n\n \n#define ACLK_DMAC2\t\t194\n#define ACLK_LCDC\t\t197\n#define ACLK_VIO\t\t203\n#define ACLK_VCODEC\t\t208\n#define ACLK_CPU\t\t209\n#define ACLK_PERI\t\t210\n\n \n#define PCLK_GPIO0\t\t320\n#define PCLK_GPIO1\t\t321\n#define PCLK_GPIO2\t\t322\n#define PCLK_GRF\t\t329\n#define PCLK_I2C0\t\t332\n#define PCLK_I2C1\t\t333\n#define PCLK_I2C2\t\t334\n#define PCLK_SPI\t\t338\n#define PCLK_UART0\t\t341\n#define PCLK_UART1\t\t342\n#define PCLK_UART2\t\t343\n#define PCLK_PWM\t\t350\n#define PCLK_TIMER\t\t353\n#define PCLK_HDMI\t\t360\n#define PCLK_CPU\t\t362\n#define PCLK_PERI\t\t363\n#define PCLK_DDRUPCTL\t\t364\n#define PCLK_WDT\t\t368\n#define PCLK_ACODEC\t\t369\n\n \n#define HCLK_OTG0\t\t449\n#define HCLK_OTG1\t\t450\n#define HCLK_NANDC\t\t453\n#define HCLK_SFC\t\t454\n#define HCLK_SDMMC\t\t456\n#define HCLK_SDIO\t\t457\n#define HCLK_EMMC\t\t459\n#define HCLK_MAC\t\t460\n#define HCLK_I2S\t\t462\n#define HCLK_LCDC\t\t465\n#define HCLK_ROM\t\t467\n#define HCLK_VIO_BUS\t\t472\n#define HCLK_VCODEC\t\t476\n#define HCLK_CPU\t\t477\n#define HCLK_PERI\t\t478\n\n#define CLK_NR_CLKS\t\t(HCLK_PERI + 1)\n\n \n#define SRST_CORE0\t\t0\n#define SRST_CORE1\t\t1\n#define SRST_CORE0_DBG\t\t4\n#define SRST_CORE1_DBG\t\t5\n#define SRST_CORE0_POR\t\t8\n#define SRST_CORE1_POR\t\t9\n#define SRST_L2C\t\t12\n#define SRST_TOPDBG\t\t13\n#define SRST_STRC_SYS_A\t\t14\n#define SRST_PD_CORE_NIU\t15\n\n#define SRST_TIMER2\t\t16\n#define SRST_CPUSYS_H\t\t17\n#define SRST_AHB2APB_H\t\t19\n#define SRST_TIMER3\t\t20\n#define SRST_INTMEM\t\t21\n#define SRST_ROM\t\t22\n#define SRST_PERI_NIU\t\t23\n#define SRST_I2S\t\t24\n#define SRST_DDR_PLL\t\t25\n#define SRST_GPU_DLL\t\t26\n#define SRST_TIMER0\t\t27\n#define SRST_TIMER1\t\t28\n#define SRST_CORE_DLL\t\t29\n#define SRST_EFUSE_P\t\t30\n#define SRST_ACODEC_P\t\t31\n\n#define SRST_GPIO0\t\t32\n#define SRST_GPIO1\t\t33\n#define SRST_GPIO2\t\t34\n#define SRST_UART0\t\t39\n#define SRST_UART1\t\t40\n#define SRST_UART2\t\t41\n#define SRST_I2C0\t\t43\n#define SRST_I2C1\t\t44\n#define SRST_I2C2\t\t45\n#define SRST_SFC\t\t47\n\n#define SRST_PWM0\t\t48\n#define SRST_DAP\t\t51\n#define SRST_DAP_SYS\t\t52\n#define SRST_GRF\t\t55\n#define SRST_PERIPHSYS_A\t57\n#define SRST_PERIPHSYS_H\t58\n#define SRST_PERIPHSYS_P\t59\n#define SRST_CPU_PERI\t\t61\n#define SRST_EMEM_PERI\t\t62\n#define SRST_USB_PERI\t\t63\n\n#define SRST_DMA2\t\t64\n#define SRST_MAC\t\t66\n#define SRST_NANDC\t\t68\n#define SRST_USBOTG0\t\t69\n#define SRST_OTGC0\t\t71\n#define SRST_USBOTG1\t\t72\n#define SRST_OTGC1\t\t74\n#define SRST_DDRMSCH\t\t79\n\n#define SRST_MMC0\t\t81\n#define SRST_SDIO\t\t82\n#define SRST_EMMC\t\t83\n#define SRST_SPI0\t\t84\n#define SRST_WDT\t\t86\n#define SRST_DDRPHY\t\t88\n#define SRST_DDRPHY_P\t\t89\n#define SRST_DDRCTRL\t\t90\n#define SRST_DDRCTRL_P\t\t91\n\n#define SRST_HDMI_P\t\t96\n#define SRST_VIO_BUS_H\t\t99\n#define SRST_UTMI0\t\t103\n#define SRST_UTMI1\t\t104\n#define SRST_USBPOR\t\t105\n\n#define SRST_VCODEC_A\t\t112\n#define SRST_VCODEC_H\t\t113\n#define SRST_VIO1_A\t\t114\n#define SRST_HEVC\t\t115\n#define SRST_VCODEC_NIU_A\t116\n#define SRST_LCDC1_A\t\t117\n#define SRST_LCDC1_H\t\t118\n#define SRST_LCDC1_D\t\t119\n#define SRST_GPU\t\t120\n#define SRST_GPU_NIU_A\t\t122\n\n#define SRST_DBG_P\t\t131\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}