# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../MIPS_final.srcs/sources_1/new/ALU.v" \
"../../../../MIPS_final.srcs/sources_1/new/DATA_MEMORY.v" \
"../../../../MIPS_final.srcs/sources_1/new/Instruction_Memory.v" \
"../../../../MIPS_final.srcs/sources_1/new/MAIN_CONTROL.v" \
"../../../../MIPS_final.srcs/sources_1/new/PC.v" \
"../../../../MIPS_final.srcs/sources_1/new/REGISTERS_BANK.v" \
"../../../../MIPS_final.srcs/sources_1/new/comb.v" \
"../../../../MIPS_final.srcs/sim_1/new/tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
