<profile>

<section name = "Vitis HLS Report for 'fully_connected_fprop'" level="0">
<item name = "Date">Fri Mar 14 16:55:56 2025
</item>
<item name = "Version">2024.2 (Build 5238294 on Nov  8 2024)</item>
<item name = "Project">prj</item>
<item name = "Solution">fully_connected_fprop_sol (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcvu19p-fsvb3824-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">3.30 ns, 2.983 ns, 0.89 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_fully_connected_fprop_Pipeline_VITIS_LOOP_262_2_fu_152">fully_connected_fprop_Pipeline_VITIS_LOOP_262_2, ?, ?, ?, ?, 0, 0, loop auto-rewind stp (delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_259_1">?, ?, ?, -, -, ?, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 65, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 67, 4682, 5450, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, 0, 473, -</column>
<column name="Register">-, -, 586, -, -</column>
<specialColumn name="Available SLR">1080, 960, 2042880, 1021440, 80</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 6, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">4320, 3840, 8171520, 4085760, 320</specialColumn>
<specialColumn name="Utilization (%)">0, 1, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="dadd_64ns_64ns_64_8_full_dsp_1_U13">dadd_64ns_64ns_64_8_full_dsp_1, 0, 3, 685, 635, 0</column>
<column name="dadddsub_64ns_64ns_64_8_full_dsp_1_U12">dadddsub_64ns_64ns_64_8_full_dsp_1, 0, 3, 685, 635, 0</column>
<column name="ddiv_64ns_64ns_64_31_no_dsp_1_U14">ddiv_64ns_64ns_64_31_no_dsp_1, 0, 0, 0, 0, 0</column>
<column name="dexp_64ns_64ns_64_30_full_dsp_1_U15">dexp_64ns_64ns_64_30_full_dsp_1, 0, 26, 1289, 1910, 0</column>
<column name="dexp_64ns_64ns_64_30_full_dsp_1_U16">dexp_64ns_64ns_64_30_full_dsp_1, 0, 26, 1289, 1910, 0</column>
<column name="grp_fully_connected_fprop_Pipeline_VITIS_LOOP_262_2_fu_152">fully_connected_fprop_Pipeline_VITIS_LOOP_262_2, 0, 9, 734, 360, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln259_fu_213_p2">+, 0, 0, 24, 17, 1</column>
<column name="icmp_ln259_fu_208_p2">icmp, 0, 0, 39, 32, 32</column>
<column name="xor_ln11_fu_254_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">390, 82, 1, 82</column>
<column name="grp_fu_164_ce">14, 3, 1, 3</column>
<column name="grp_fu_164_opcode">20, 4, 2, 8</column>
<column name="grp_fu_164_p0">20, 4, 64, 256</column>
<column name="grp_fu_164_p1">20, 4, 64, 256</column>
<column name="i_fu_106">9, 2, 17, 34</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_i_reg_367">64, 0, 64, 0</column>
<column name="ap_CS_fsm">81, 0, 81, 0</column>
<column name="c5_conv_layer1_map_count_read_reg_309">32, 0, 32, 0</column>
<column name="div_i_reg_372">64, 0, 64, 0</column>
<column name="em_reg_361">64, 0, 64, 0</column>
<column name="ep_reg_355">64, 0, 64, 0</column>
<column name="grp_fully_connected_fprop_Pipeline_VITIS_LOOP_262_2_fu_152_ap_start_reg">1, 0, 1, 0</column>
<column name="i_1_reg_319">17, 0, 17, 0</column>
<column name="i_fu_106">17, 0, 17, 0</column>
<column name="output_layer1_map_count_read_reg_304">32, 0, 32, 0</column>
<column name="output_layer2_b_load_reg_337">64, 0, 64, 0</column>
<column name="reg_186">64, 0, 64, 0</column>
<column name="trunc_ln259_1_reg_327">11, 0, 11, 0</column>
<column name="trunc_ln259_reg_314">11, 0, 11, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, fully_connected_fprop, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, fully_connected_fprop, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, fully_connected_fprop, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, fully_connected_fprop, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, fully_connected_fprop, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, fully_connected_fprop, return value</column>
<column name="ap_ce">in, 1, ap_ctrl_hs, fully_connected_fprop, return value</column>
<column name="ap_core">in, 8, ap_none, ap_core, scalar</column>
<column name="ap_part">in, 8, ap_none, ap_part, scalar</column>
<column name="ap_parent">in, 8, ap_none, ap_parent, scalar</column>
<column name="c5_conv_layer1_map_w">in, 32, ap_none, c5_conv_layer1_map_w, pointer</column>
<column name="c5_conv_layer1_map_h">in, 32, ap_none, c5_conv_layer1_map_h, pointer</column>
<column name="c5_conv_layer1_map_count">in, 32, ap_none, c5_conv_layer1_map_count, pointer</column>
<column name="c5_conv_layer1_kernel_w">in, 32, ap_none, c5_conv_layer1_kernel_w, pointer</column>
<column name="c5_conv_layer1_kernel_h">in, 32, ap_none, c5_conv_layer1_kernel_h, pointer</column>
<column name="c5_conv_layer1_kernel_count">in, 32, ap_none, c5_conv_layer1_kernel_count, pointer</column>
<column name="c5_conv_layer2_data_address0">out, 17, ap_memory, c5_conv_layer2_data, array</column>
<column name="c5_conv_layer2_data_ce0">out, 1, ap_memory, c5_conv_layer2_data, array</column>
<column name="c5_conv_layer2_data_q0">in, 64, ap_memory, c5_conv_layer2_data, array</column>
<column name="c5_conv_layer2_error_address0">out, 17, ap_memory, c5_conv_layer2_error, array</column>
<column name="c5_conv_layer2_error_ce0">out, 1, ap_memory, c5_conv_layer2_error, array</column>
<column name="c5_conv_layer2_error_we0">out, 1, ap_memory, c5_conv_layer2_error, array</column>
<column name="c5_conv_layer2_error_d0">out, 64, ap_memory, c5_conv_layer2_error, array</column>
<column name="c5_conv_layer2_error_q0">in, 64, ap_memory, c5_conv_layer2_error, array</column>
<column name="c5_conv_layer2_error_address1">out, 17, ap_memory, c5_conv_layer2_error, array</column>
<column name="c5_conv_layer2_error_ce1">out, 1, ap_memory, c5_conv_layer2_error, array</column>
<column name="c5_conv_layer2_error_we1">out, 1, ap_memory, c5_conv_layer2_error, array</column>
<column name="c5_conv_layer2_error_d1">out, 64, ap_memory, c5_conv_layer2_error, array</column>
<column name="c5_conv_layer2_error_q1">in, 64, ap_memory, c5_conv_layer2_error, array</column>
<column name="c5_conv_layer2_b_address0">out, 7, ap_memory, c5_conv_layer2_b, array</column>
<column name="c5_conv_layer2_b_ce0">out, 1, ap_memory, c5_conv_layer2_b, array</column>
<column name="c5_conv_layer2_b_we0">out, 1, ap_memory, c5_conv_layer2_b, array</column>
<column name="c5_conv_layer2_b_d0">out, 64, ap_memory, c5_conv_layer2_b, array</column>
<column name="c5_conv_layer2_b_q0">in, 64, ap_memory, c5_conv_layer2_b, array</column>
<column name="c5_conv_layer2_b_address1">out, 7, ap_memory, c5_conv_layer2_b, array</column>
<column name="c5_conv_layer2_b_ce1">out, 1, ap_memory, c5_conv_layer2_b, array</column>
<column name="c5_conv_layer2_b_we1">out, 1, ap_memory, c5_conv_layer2_b, array</column>
<column name="c5_conv_layer2_b_d1">out, 64, ap_memory, c5_conv_layer2_b, array</column>
<column name="c5_conv_layer2_b_q1">in, 64, ap_memory, c5_conv_layer2_b, array</column>
<column name="c5_conv_layer2_db_address0">out, 7, ap_memory, c5_conv_layer2_db, array</column>
<column name="c5_conv_layer2_db_ce0">out, 1, ap_memory, c5_conv_layer2_db, array</column>
<column name="c5_conv_layer2_db_we0">out, 1, ap_memory, c5_conv_layer2_db, array</column>
<column name="c5_conv_layer2_db_d0">out, 64, ap_memory, c5_conv_layer2_db, array</column>
<column name="c5_conv_layer2_db_q0">in, 64, ap_memory, c5_conv_layer2_db, array</column>
<column name="c5_conv_layer2_db_address1">out, 7, ap_memory, c5_conv_layer2_db, array</column>
<column name="c5_conv_layer2_db_ce1">out, 1, ap_memory, c5_conv_layer2_db, array</column>
<column name="c5_conv_layer2_db_we1">out, 1, ap_memory, c5_conv_layer2_db, array</column>
<column name="c5_conv_layer2_db_d1">out, 64, ap_memory, c5_conv_layer2_db, array</column>
<column name="c5_conv_layer2_db_q1">in, 64, ap_memory, c5_conv_layer2_db, array</column>
<column name="c5_conv_layer2_W_address0">out, 16, ap_memory, c5_conv_layer2_W, array</column>
<column name="c5_conv_layer2_W_ce0">out, 1, ap_memory, c5_conv_layer2_W, array</column>
<column name="c5_conv_layer2_W_we0">out, 1, ap_memory, c5_conv_layer2_W, array</column>
<column name="c5_conv_layer2_W_d0">out, 64, ap_memory, c5_conv_layer2_W, array</column>
<column name="c5_conv_layer2_W_q0">in, 64, ap_memory, c5_conv_layer2_W, array</column>
<column name="c5_conv_layer2_W_address1">out, 16, ap_memory, c5_conv_layer2_W, array</column>
<column name="c5_conv_layer2_W_ce1">out, 1, ap_memory, c5_conv_layer2_W, array</column>
<column name="c5_conv_layer2_W_we1">out, 1, ap_memory, c5_conv_layer2_W, array</column>
<column name="c5_conv_layer2_W_d1">out, 64, ap_memory, c5_conv_layer2_W, array</column>
<column name="c5_conv_layer2_W_q1">in, 64, ap_memory, c5_conv_layer2_W, array</column>
<column name="c5_conv_layer2_dW_address0">out, 16, ap_memory, c5_conv_layer2_dW, array</column>
<column name="c5_conv_layer2_dW_ce0">out, 1, ap_memory, c5_conv_layer2_dW, array</column>
<column name="c5_conv_layer2_dW_we0">out, 1, ap_memory, c5_conv_layer2_dW, array</column>
<column name="c5_conv_layer2_dW_d0">out, 64, ap_memory, c5_conv_layer2_dW, array</column>
<column name="c5_conv_layer2_dW_q0">in, 64, ap_memory, c5_conv_layer2_dW, array</column>
<column name="c5_conv_layer2_dW_address1">out, 16, ap_memory, c5_conv_layer2_dW, array</column>
<column name="c5_conv_layer2_dW_ce1">out, 1, ap_memory, c5_conv_layer2_dW, array</column>
<column name="c5_conv_layer2_dW_we1">out, 1, ap_memory, c5_conv_layer2_dW, array</column>
<column name="c5_conv_layer2_dW_d1">out, 64, ap_memory, c5_conv_layer2_dW, array</column>
<column name="c5_conv_layer2_dW_q1">in, 64, ap_memory, c5_conv_layer2_dW, array</column>
<column name="c5_conv_layer2_map_common_address0">out, 10, ap_memory, c5_conv_layer2_map_common, array</column>
<column name="c5_conv_layer2_map_common_ce0">out, 1, ap_memory, c5_conv_layer2_map_common, array</column>
<column name="c5_conv_layer2_map_common_we0">out, 1, ap_memory, c5_conv_layer2_map_common, array</column>
<column name="c5_conv_layer2_map_common_d0">out, 64, ap_memory, c5_conv_layer2_map_common, array</column>
<column name="c5_conv_layer2_map_common_q0">in, 64, ap_memory, c5_conv_layer2_map_common, array</column>
<column name="c5_conv_layer2_map_common_address1">out, 10, ap_memory, c5_conv_layer2_map_common, array</column>
<column name="c5_conv_layer2_map_common_ce1">out, 1, ap_memory, c5_conv_layer2_map_common, array</column>
<column name="c5_conv_layer2_map_common_we1">out, 1, ap_memory, c5_conv_layer2_map_common, array</column>
<column name="c5_conv_layer2_map_common_d1">out, 64, ap_memory, c5_conv_layer2_map_common, array</column>
<column name="c5_conv_layer2_map_common_q1">in, 64, ap_memory, c5_conv_layer2_map_common, array</column>
<column name="output_layer1_map_w">in, 32, ap_none, output_layer1_map_w, pointer</column>
<column name="output_layer1_map_h">in, 32, ap_none, output_layer1_map_h, pointer</column>
<column name="output_layer1_map_count">in, 32, ap_none, output_layer1_map_count, pointer</column>
<column name="output_layer1_kernel_w">in, 32, ap_none, output_layer1_kernel_w, pointer</column>
<column name="output_layer1_kernel_h">in, 32, ap_none, output_layer1_kernel_h, pointer</column>
<column name="output_layer1_kernel_count">in, 32, ap_none, output_layer1_kernel_count, pointer</column>
<column name="output_layer2_data_address0">out, 17, ap_memory, output_layer2_data, array</column>
<column name="output_layer2_data_ce0">out, 1, ap_memory, output_layer2_data, array</column>
<column name="output_layer2_data_we0">out, 1, ap_memory, output_layer2_data, array</column>
<column name="output_layer2_data_d0">out, 64, ap_memory, output_layer2_data, array</column>
<column name="output_layer2_error_address0">out, 17, ap_memory, output_layer2_error, array</column>
<column name="output_layer2_error_ce0">out, 1, ap_memory, output_layer2_error, array</column>
<column name="output_layer2_error_we0">out, 1, ap_memory, output_layer2_error, array</column>
<column name="output_layer2_error_d0">out, 64, ap_memory, output_layer2_error, array</column>
<column name="output_layer2_error_q0">in, 64, ap_memory, output_layer2_error, array</column>
<column name="output_layer2_error_address1">out, 17, ap_memory, output_layer2_error, array</column>
<column name="output_layer2_error_ce1">out, 1, ap_memory, output_layer2_error, array</column>
<column name="output_layer2_error_we1">out, 1, ap_memory, output_layer2_error, array</column>
<column name="output_layer2_error_d1">out, 64, ap_memory, output_layer2_error, array</column>
<column name="output_layer2_error_q1">in, 64, ap_memory, output_layer2_error, array</column>
<column name="output_layer2_b_address0">out, 7, ap_memory, output_layer2_b, array</column>
<column name="output_layer2_b_ce0">out, 1, ap_memory, output_layer2_b, array</column>
<column name="output_layer2_b_q0">in, 64, ap_memory, output_layer2_b, array</column>
<column name="output_layer2_db_address0">out, 7, ap_memory, output_layer2_db, array</column>
<column name="output_layer2_db_ce0">out, 1, ap_memory, output_layer2_db, array</column>
<column name="output_layer2_db_we0">out, 1, ap_memory, output_layer2_db, array</column>
<column name="output_layer2_db_d0">out, 64, ap_memory, output_layer2_db, array</column>
<column name="output_layer2_db_q0">in, 64, ap_memory, output_layer2_db, array</column>
<column name="output_layer2_db_address1">out, 7, ap_memory, output_layer2_db, array</column>
<column name="output_layer2_db_ce1">out, 1, ap_memory, output_layer2_db, array</column>
<column name="output_layer2_db_we1">out, 1, ap_memory, output_layer2_db, array</column>
<column name="output_layer2_db_d1">out, 64, ap_memory, output_layer2_db, array</column>
<column name="output_layer2_db_q1">in, 64, ap_memory, output_layer2_db, array</column>
<column name="output_layer2_W_address0">out, 16, ap_memory, output_layer2_W, array</column>
<column name="output_layer2_W_ce0">out, 1, ap_memory, output_layer2_W, array</column>
<column name="output_layer2_W_q0">in, 64, ap_memory, output_layer2_W, array</column>
<column name="output_layer2_dW_address0">out, 16, ap_memory, output_layer2_dW, array</column>
<column name="output_layer2_dW_ce0">out, 1, ap_memory, output_layer2_dW, array</column>
<column name="output_layer2_dW_we0">out, 1, ap_memory, output_layer2_dW, array</column>
<column name="output_layer2_dW_d0">out, 64, ap_memory, output_layer2_dW, array</column>
<column name="output_layer2_dW_q0">in, 64, ap_memory, output_layer2_dW, array</column>
<column name="output_layer2_dW_address1">out, 16, ap_memory, output_layer2_dW, array</column>
<column name="output_layer2_dW_ce1">out, 1, ap_memory, output_layer2_dW, array</column>
<column name="output_layer2_dW_we1">out, 1, ap_memory, output_layer2_dW, array</column>
<column name="output_layer2_dW_d1">out, 64, ap_memory, output_layer2_dW, array</column>
<column name="output_layer2_dW_q1">in, 64, ap_memory, output_layer2_dW, array</column>
<column name="output_layer2_map_common_address0">out, 10, ap_memory, output_layer2_map_common, array</column>
<column name="output_layer2_map_common_ce0">out, 1, ap_memory, output_layer2_map_common, array</column>
<column name="output_layer2_map_common_we0">out, 1, ap_memory, output_layer2_map_common, array</column>
<column name="output_layer2_map_common_d0">out, 64, ap_memory, output_layer2_map_common, array</column>
<column name="output_layer2_map_common_q0">in, 64, ap_memory, output_layer2_map_common, array</column>
<column name="output_layer2_map_common_address1">out, 10, ap_memory, output_layer2_map_common, array</column>
<column name="output_layer2_map_common_ce1">out, 1, ap_memory, output_layer2_map_common, array</column>
<column name="output_layer2_map_common_we1">out, 1, ap_memory, output_layer2_map_common, array</column>
<column name="output_layer2_map_common_d1">out, 64, ap_memory, output_layer2_map_common, array</column>
<column name="output_layer2_map_common_q1">in, 64, ap_memory, output_layer2_map_common, array</column>
</table>
</item>
</section>
</profile>
