###############################################################
#  Generated by:      Cadence Innovus 20.13-s083_1
#  OS:                Linux x86_64(Host ID r6cad-tsmc40r.stanford.edu)
#  Generated on:      Wed May 19 21:28:28 2021
#  Design:            pe_tile_new_unq1
#  Command:           timeDesign -prefix signoff -signoff -reportOnly -hold -outDir reports -expandedViews
###############################################################
Path 1: VIOLATED Hold Check with Pin sb_wide/out_1_2_id1_bar_reg_7_/CP 
Endpoint:   sb_wide/out_1_2_id1_bar_reg_7_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S2_T2[7]                (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.026
+ Hold                          0.036
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.062
  Arrival Time                  0.059
  Slack Time                   -0.003
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.026
     = Beginpoint Arrival Time            0.036
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                  |                     |                       |       |        |  Time   |   Time   | 
     |----------------------------------+---------------------+-----------------------+-------+--------+---------+----------| 
     |                                  | in_BUS16_S2_T2[7] ^ |                       | 0.046 |        |   0.036 |    0.039 | 
     | sb_wide/sb_unq1_side_sel_1_2_0_7 |                     | nem_ohmux_invd2_4i_8b | 0.046 |  0.003 |   0.039 |    0.042 | 
     | sb_wide/sb_unq1_side_sel_1_2_0_7 | I1_7 ^ -> ZN_7 v    | nem_ohmux_invd2_4i_8b | 0.030 |  0.029 |   0.068 |    0.071 | 
     | sb_wide/out_1_2_id1_bar_reg_7_   |                     | DFQD0BWP40            | 0.033 | -0.009 |   0.059 |    0.062 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.127
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.047 |       |  -0.127 |   -0.130 | 
     | CTS_ccl_a_buf_00011                        |             | CKBD16BWP40  | 0.047 | 0.001 |  -0.126 |   -0.129 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^  | CKBD16BWP40  | 0.063 | 0.059 |  -0.067 |   -0.070 | 
     | sb_wide/clk_gate_out_1_2_id1_bar_reg/latch |             | CKLNQD3BWP40 | 0.067 | 0.007 |  -0.060 |   -0.063 | 
     | sb_wide/clk_gate_out_1_2_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.078 | 0.086 |   0.026 |    0.023 | 
     | sb_wide/out_1_2_id1_bar_reg_7_             |             | DFQD0BWP40   | 0.078 | 0.001 |   0.026 |    0.023 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Hold Check with Pin sb_wide/out_3_0_id1_bar_reg_9_/CP 
Endpoint:   sb_wide/out_3_0_id1_bar_reg_9_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S0_T0[9]                (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.019
+ Hold                          0.036
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.055
  Arrival Time                  0.053
  Slack Time                   -0.002
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.029
     = Beginpoint Arrival Time            0.039
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc         |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                   |                     |                       |       |        |  Time   |   Time   | 
     |-----------------------------------+---------------------+-----------------------+-------+--------+---------+----------| 
     |                                   | in_BUS16_S0_T0[9] ^ |                       | 0.054 |        |   0.039 |    0.041 | 
     | sb_wide/sb_unq1_side_sel_3_0_8_15 |                     | nem_ohmux_invd2_4i_8b | 0.054 | -0.005 |   0.033 |    0.035 | 
     | sb_wide/sb_unq1_side_sel_3_0_8_15 | I0_1 ^ -> ZN_1 v    | nem_ohmux_invd2_4i_8b | 0.026 |  0.029 |   0.062 |    0.064 | 
     | sb_wide/out_3_0_id1_bar_reg_9_    |                     | DFQD0BWP40            | 0.029 | -0.009 |   0.053 |    0.055 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.127
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.047 |       |  -0.127 |   -0.129 | 
     | CTS_ccl_a_buf_00013                        |             | CKBD18BWP40  | 0.047 | 0.001 |  -0.126 |   -0.128 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^  | CKBD18BWP40  | 0.060 | 0.061 |  -0.065 |   -0.067 | 
     | sb_wide/clk_gate_out_3_0_id1_bar_reg/latch |             | CKLNQD3BWP40 | 0.060 | 0.001 |  -0.064 |   -0.066 | 
     | sb_wide/clk_gate_out_3_0_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.074 | 0.082 |   0.019 |    0.017 | 
     | sb_wide/out_3_0_id1_bar_reg_9_             |             | DFQD0BWP40   | 0.074 | 0.001 |   0.019 |    0.017 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Hold Check with Pin sb_wide/out_3_0_id1_bar_reg_14_/CP 
Endpoint:   sb_wide/out_3_0_id1_bar_reg_14_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S2_T0[14]                (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.019
+ Hold                          0.035
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.054
  Arrival Time                  0.054
  Slack Time                   -0.000
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.028
     = Beginpoint Arrival Time            0.038
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                   |                      |                       |       |        |  Time   |   Time   | 
     |-----------------------------------+----------------------+-----------------------+-------+--------+---------+----------| 
     |                                   | in_BUS16_S2_T0[14] ^ |                       | 0.049 |        |   0.038 |    0.038 | 
     | sb_wide/sb_unq1_side_sel_3_0_8_15 |                      | nem_ohmux_invd2_4i_8b | 0.049 | -0.002 |   0.035 |    0.036 | 
     | sb_wide/sb_unq1_side_sel_3_0_8_15 | I2_6 ^ -> ZN_6 v     | nem_ohmux_invd2_4i_8b | 0.028 |  0.027 |   0.063 |    0.063 | 
     | sb_wide/out_3_0_id1_bar_reg_14_   |                      | DFQD0BWP40            | 0.032 | -0.009 |   0.054 |    0.054 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.127
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.047 |       |  -0.127 |   -0.127 | 
     | CTS_ccl_a_buf_00013                        |             | CKBD18BWP40  | 0.047 | 0.001 |  -0.126 |   -0.126 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^  | CKBD18BWP40  | 0.060 | 0.061 |  -0.065 |   -0.065 | 
     | sb_wide/clk_gate_out_3_0_id1_bar_reg/latch |             | CKLNQD3BWP40 | 0.060 | 0.001 |  -0.064 |   -0.064 | 
     | sb_wide/clk_gate_out_3_0_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.074 | 0.082 |   0.019 |    0.018 | 
     | sb_wide/out_3_0_id1_bar_reg_14_            |             | DFQD0BWP40   | 0.074 | 0.000 |   0.019 |    0.019 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 4: VIOLATED Hold Check with Pin sb_wide/out_0_2_id1_bar_reg_12_/CP 
Endpoint:   sb_wide/out_0_2_id1_bar_reg_12_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S3_T2[12]                (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.030
+ Hold                          0.034
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.064
  Arrival Time                  0.064
  Slack Time                   -0.000
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.029
     = Beginpoint Arrival Time            0.039
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                   |                      |                       |       |        |  Time   |   Time   | 
     |-----------------------------------+----------------------+-----------------------+-------+--------+---------+----------| 
     |                                   | in_BUS16_S3_T2[12] ^ |                       | 0.055 |        |   0.039 |    0.039 | 
     | sb_wide/sb_unq1_side_sel_0_2_8_15 |                      | nem_ohmux_invd2_4i_8b | 0.056 |  0.002 |   0.042 |    0.042 | 
     | sb_wide/sb_unq1_side_sel_0_2_8_15 | I2_4 ^ -> ZN_4 v     | nem_ohmux_invd2_4i_8b | 0.036 |  0.031 |   0.073 |    0.073 | 
     | sb_wide/out_0_2_id1_bar_reg_12_   |                      | DFQD0BWP40            | 0.040 | -0.009 |   0.064 |    0.064 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.127
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.047 |       |  -0.127 |   -0.127 | 
     | CTS_ccl_a_buf_00013                        |             | CKBD18BWP40  | 0.047 | 0.001 |  -0.126 |   -0.126 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^  | CKBD18BWP40  | 0.060 | 0.061 |  -0.065 |   -0.065 | 
     | sb_wide/clk_gate_out_0_2_id1_bar_reg/latch |             | CKLNQD3BWP40 | 0.062 | 0.008 |  -0.056 |   -0.057 | 
     | sb_wide/clk_gate_out_0_2_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.080 | 0.086 |   0.029 |    0.029 | 
     | sb_wide/out_0_2_id1_bar_reg_12_            |             | DFQD0BWP40   | 0.080 | 0.001 |   0.030 |    0.030 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin sb_wide/out_3_0_id1_bar_reg_8_/CP 
Endpoint:   sb_wide/out_3_0_id1_bar_reg_8_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S0_T0[8]                (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.019
+ Hold                          0.036
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.054
  Arrival Time                  0.055
  Slack Time                    0.000
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.026
     = Beginpoint Arrival Time            0.036
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc         |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                   |                     |                       |       |        |  Time   |   Time   | 
     |-----------------------------------+---------------------+-----------------------+-------+--------+---------+----------| 
     |                                   | in_BUS16_S0_T0[8] ^ |                       | 0.047 |        |   0.036 |    0.036 | 
     | sb_wide/sb_unq1_side_sel_3_0_8_15 |                     | nem_ohmux_invd2_4i_8b | 0.048 | -0.000 |   0.036 |    0.036 | 
     | sb_wide/sb_unq1_side_sel_3_0_8_15 | I0_0 ^ -> ZN_0 v    | nem_ohmux_invd2_4i_8b | 0.028 |  0.028 |   0.064 |    0.064 | 
     | sb_wide/out_3_0_id1_bar_reg_8_    |                     | DFQD0BWP40            | 0.031 | -0.009 |   0.055 |    0.054 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.127
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.047 |       |  -0.127 |   -0.126 | 
     | CTS_ccl_a_buf_00013                        |             | CKBD18BWP40  | 0.047 | 0.001 |  -0.126 |   -0.126 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^  | CKBD18BWP40  | 0.060 | 0.061 |  -0.065 |   -0.064 | 
     | sb_wide/clk_gate_out_3_0_id1_bar_reg/latch |             | CKLNQD3BWP40 | 0.060 | 0.001 |  -0.064 |   -0.063 | 
     | sb_wide/clk_gate_out_3_0_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.074 | 0.082 |   0.019 |    0.019 | 
     | sb_wide/out_3_0_id1_bar_reg_8_             |             | DFQD0BWP40   | 0.074 | 0.000 |   0.019 |    0.019 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin sb_wide/out_3_4_id1_bar_reg_2_/CP 
Endpoint:   sb_wide/out_3_4_id1_bar_reg_2_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S0_T4[2]                (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.027
+ Hold                          0.032
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.058
  Arrival Time                  0.059
  Slack Time                    0.001
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.035
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                  |                     |                       |       |        |  Time   |   Time   | 
     |----------------------------------+---------------------+-----------------------+-------+--------+---------+----------| 
     |                                  | in_BUS16_S0_T4[2] ^ |                       | 0.046 |        |   0.035 |    0.034 | 
     | sb_wide/sb_unq1_side_sel_3_4_0_7 |                     | nem_ohmux_invd2_4i_8b | 0.047 | -0.001 |   0.035 |    0.034 | 
     | sb_wide/sb_unq1_side_sel_3_4_0_7 | I0_2 ^ -> ZN_2 v    | nem_ohmux_invd2_4i_8b | 0.034 |  0.034 |   0.069 |    0.068 | 
     | sb_wide/out_3_4_id1_bar_reg_2_   |                     | DFQD0BWP40            | 0.038 | -0.010 |   0.059 |    0.058 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.127
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.047 |       |  -0.127 |   -0.126 | 
     | CTS_ccl_a_buf_00013                        |             | CKBD18BWP40  | 0.047 | 0.001 |  -0.126 |   -0.125 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^  | CKBD18BWP40  | 0.060 | 0.061 |  -0.065 |   -0.064 | 
     | sb_wide/clk_gate_out_3_4_id1_bar_reg/latch |             | CKLNQD3BWP40 | 0.062 | 0.011 |  -0.054 |   -0.053 | 
     | sb_wide/clk_gate_out_3_4_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.069 | 0.080 |   0.026 |    0.027 | 
     | sb_wide/out_3_4_id1_bar_reg_2_             |             | DFQD0BWP40   | 0.069 | 0.001 |   0.027 |    0.027 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin sb_wide/out_1_0_id1_bar_reg_6_/CP 
Endpoint:   sb_wide/out_1_0_id1_bar_reg_6_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S2_T0[6]                (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.027
+ Hold                          0.042
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.069
  Arrival Time                  0.070
  Slack Time                    0.001
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.037
     = Beginpoint Arrival Time            0.047
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                  |                     |                       |       |        |  Time   |   Time   | 
     |----------------------------------+---------------------+-----------------------+-------+--------+---------+----------| 
     |                                  | in_BUS16_S2_T0[6] ^ |                       | 0.068 |        |   0.047 |    0.046 | 
     | sb_wide/sb_unq1_side_sel_1_0_0_7 |                     | nem_ohmux_invd2_4i_8b | 0.068 |  0.001 |   0.048 |    0.047 | 
     | sb_wide/sb_unq1_side_sel_1_0_0_7 | I1_6 ^ -> ZN_6 v    | nem_ohmux_invd2_4i_8b | 0.024 |  0.031 |   0.079 |    0.078 | 
     | sb_wide/out_1_0_id1_bar_reg_6_   |                     | DFQD0BWP40            | 0.027 | -0.009 |   0.070 |    0.069 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.127
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.047 |       |  -0.127 |   -0.126 | 
     | CTS_ccl_a_buf_00013                        |             | CKBD18BWP40  | 0.047 | 0.001 |  -0.126 |   -0.125 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^  | CKBD18BWP40  | 0.060 | 0.061 |  -0.065 |   -0.064 | 
     | sb_wide/clk_gate_out_1_0_id1_bar_reg/latch |             | CKLNQD2BWP40 | 0.061 | 0.003 |  -0.062 |   -0.061 | 
     | sb_wide/clk_gate_out_1_0_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40 | 0.098 | 0.089 |   0.027 |    0.028 | 
     | sb_wide/out_1_0_id1_bar_reg_6_             |             | DFQD0BWP40   | 0.098 | 0.000 |   0.027 |    0.028 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin sb_wide/out_2_3_id1_bar_reg_0_/CP 
Endpoint:   sb_wide/out_2_3_id1_bar_reg_0_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S0_T3[0]                (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.022
+ Hold                          0.027
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.049
  Arrival Time                  0.050
  Slack Time                    0.001
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.029
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                  |                     |                       |       |        |  Time   |   Time   | 
     |----------------------------------+---------------------+-----------------------+-------+--------+---------+----------| 
     |                                  | in_BUS16_S0_T3[0] ^ |                       | 0.033 |        |   0.029 |    0.028 | 
     | sb_wide/sb_unq1_side_sel_2_3_0_7 |                     | nem_ohmux_invd2_4i_8b | 0.033 | -0.005 |   0.024 |    0.023 | 
     | sb_wide/sb_unq1_side_sel_2_3_0_7 | I0_0 ^ -> ZN_0 v    | nem_ohmux_invd2_4i_8b | 0.065 |  0.034 |   0.058 |    0.057 | 
     | sb_wide/out_2_3_id1_bar_reg_0_   |                     | DFQD0BWP40            | 0.071 | -0.008 |   0.050 |    0.049 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.127
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.047 |       |  -0.127 |   -0.126 | 
     | CTS_ccl_a_buf_00011                        |             | CKBD16BWP40  | 0.047 | 0.001 |  -0.126 |   -0.125 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^  | CKBD16BWP40  | 0.063 | 0.059 |  -0.067 |   -0.066 | 
     | sb_wide/clk_gate_out_2_3_id1_bar_reg/latch |             | CKLNQD3BWP40 | 0.065 | 0.003 |  -0.064 |   -0.063 | 
     | sb_wide/clk_gate_out_2_3_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.077 | 0.085 |   0.021 |    0.022 | 
     | sb_wide/out_2_3_id1_bar_reg_0_             |             | DFQD0BWP40   | 0.077 | 0.000 |   0.022 |    0.023 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin sb_wide/out_1_0_id1_bar_reg_2_/CP 
Endpoint:   sb_wide/out_1_0_id1_bar_reg_2_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S2_T0[2]                (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.027
+ Hold                          0.042
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.069
  Arrival Time                  0.071
  Slack Time                    0.002
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.040
     = Beginpoint Arrival Time            0.050
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                  |                     |                       |       |        |  Time   |   Time   | 
     |----------------------------------+---------------------+-----------------------+-------+--------+---------+----------| 
     |                                  | in_BUS16_S2_T0[2] ^ |                       | 0.072 |        |   0.050 |    0.049 | 
     | sb_wide/sb_unq1_side_sel_1_0_0_7 |                     | nem_ohmux_invd2_4i_8b | 0.072 | -0.001 |   0.050 |    0.048 | 
     | sb_wide/sb_unq1_side_sel_1_0_0_7 | I1_2 ^ -> ZN_2 v    | nem_ohmux_invd2_4i_8b | 0.023 |  0.030 |   0.080 |    0.078 | 
     | sb_wide/out_1_0_id1_bar_reg_2_   |                     | DFQD0BWP40            | 0.025 | -0.009 |   0.071 |    0.069 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.127
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.047 |       |  -0.127 |   -0.125 | 
     | CTS_ccl_a_buf_00013                        |             | CKBD18BWP40  | 0.047 | 0.001 |  -0.126 |   -0.124 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^  | CKBD18BWP40  | 0.060 | 0.061 |  -0.065 |   -0.063 | 
     | sb_wide/clk_gate_out_1_0_id1_bar_reg/latch |             | CKLNQD2BWP40 | 0.061 | 0.003 |  -0.062 |   -0.060 | 
     | sb_wide/clk_gate_out_1_0_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40 | 0.098 | 0.089 |   0.027 |    0.028 | 
     | sb_wide/out_1_0_id1_bar_reg_2_             |             | DFQD0BWP40   | 0.098 | 0.000 |   0.027 |    0.029 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin sb_wide/out_3_1_id1_bar_reg_13_/CP 
Endpoint:   sb_wide/out_3_1_id1_bar_reg_13_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S2_T1[13]                (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.026
+ Hold                          0.036
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.062
  Arrival Time                  0.063
  Slack Time                    0.002
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.032
     = Beginpoint Arrival Time            0.042
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                   |                      |                       |       |        |  Time   |   Time   | 
     |-----------------------------------+----------------------+-----------------------+-------+--------+---------+----------| 
     |                                   | in_BUS16_S2_T1[13] ^ |                       | 0.054 |        |   0.042 |    0.040 | 
     | sb_wide/sb_unq1_side_sel_3_1_8_15 |                      | nem_ohmux_invd2_4i_8b | 0.054 |  0.002 |   0.044 |    0.042 | 
     | sb_wide/sb_unq1_side_sel_3_1_8_15 | I2_5 ^ -> ZN_5 v     | nem_ohmux_invd2_4i_8b | 0.028 |  0.029 |   0.073 |    0.071 | 
     | sb_wide/out_3_1_id1_bar_reg_13_   |                      | DFQD0BWP40            | 0.031 | -0.009 |   0.063 |    0.062 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.127
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.047 |       |  -0.127 |   -0.125 | 
     | CTS_ccl_a_buf_00013                        |             | CKBD18BWP40  | 0.047 | 0.001 |  -0.126 |   -0.124 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^  | CKBD18BWP40  | 0.060 | 0.061 |  -0.065 |   -0.063 | 
     | sb_wide/clk_gate_out_3_1_id1_bar_reg/latch |             | CKLNQD3BWP40 | 0.062 | 0.007 |  -0.058 |   -0.057 | 
     | sb_wide/clk_gate_out_3_1_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.076 | 0.084 |   0.025 |    0.027 | 
     | sb_wide/out_3_1_id1_bar_reg_13_            |             | DFQD0BWP40   | 0.076 | 0.000 |   0.026 |    0.027 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 11: MET Hold Check with Pin sb_wide/out_2_1_id1_bar_reg_8_/CP 
Endpoint:   sb_wide/out_2_1_id1_bar_reg_8_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S0_T1[8]                (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.023
+ Hold                          0.035
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.059
  Arrival Time                  0.061
  Slack Time                    0.002
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.031
     = Beginpoint Arrival Time            0.041
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc         |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                   |                     |                       |       |        |  Time   |   Time   | 
     |-----------------------------------+---------------------+-----------------------+-------+--------+---------+----------| 
     |                                   | in_BUS16_S0_T1[8] ^ |                       | 0.058 |        |   0.041 |    0.039 | 
     | sb_wide/sb_unq1_side_sel_2_1_8_15 |                     | nem_ohmux_invd2_4i_8b | 0.059 | -0.001 |   0.040 |    0.038 | 
     | sb_wide/sb_unq1_side_sel_2_1_8_15 | I0_0 ^ -> ZN_0 v    | nem_ohmux_invd2_4i_8b | 0.028 |  0.030 |   0.070 |    0.068 | 
     | sb_wide/out_2_1_id1_bar_reg_8_    |                     | DFQD0BWP40            | 0.032 | -0.009 |   0.061 |    0.059 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.127
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.047 |       |  -0.127 |   -0.125 | 
     | CTS_ccl_a_buf_00013                        |             | CKBD18BWP40  | 0.047 | 0.001 |  -0.126 |   -0.124 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^  | CKBD18BWP40  | 0.060 | 0.061 |  -0.065 |   -0.063 | 
     | sb_wide/clk_gate_out_2_1_id1_bar_reg/latch |             | CKLNQD3BWP40 | 0.061 | 0.005 |  -0.060 |   -0.058 | 
     | sb_wide/clk_gate_out_2_1_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.076 | 0.083 |   0.023 |    0.025 | 
     | sb_wide/out_2_1_id1_bar_reg_8_             |             | DFQD0BWP40   | 0.076 | 0.000 |   0.023 |    0.025 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 12: MET Hold Check with Pin sb_wide/out_2_1_id1_bar_reg_5_/CP 
Endpoint:   sb_wide/out_2_1_id1_bar_reg_5_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S0_T1[5]                (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.024
+ Hold                          0.034
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.058
  Arrival Time                  0.060
  Slack Time                    0.002
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.027
     = Beginpoint Arrival Time            0.037
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                  |                     |                       |       |        |  Time   |   Time   | 
     |----------------------------------+---------------------+-----------------------+-------+--------+---------+----------| 
     |                                  | in_BUS16_S0_T1[5] ^ |                       | 0.050 |        |   0.037 |    0.035 | 
     | sb_wide/sb_unq1_side_sel_2_1_0_7 |                     | nem_ohmux_invd2_4i_8b | 0.050 |  0.002 |   0.039 |    0.037 | 
     | sb_wide/sb_unq1_side_sel_2_1_0_7 | I0_5 ^ -> ZN_5 v    | nem_ohmux_invd2_4i_8b | 0.033 |  0.030 |   0.069 |    0.067 | 
     | sb_wide/out_2_1_id1_bar_reg_5_   |                     | DFQD0BWP40            | 0.036 | -0.009 |   0.060 |    0.058 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.127
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.047 |       |  -0.127 |   -0.124 | 
     | CTS_ccl_a_buf_00013                        |             | CKBD18BWP40  | 0.047 | 0.001 |  -0.126 |   -0.123 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^  | CKBD18BWP40  | 0.060 | 0.061 |  -0.065 |   -0.062 | 
     | sb_wide/clk_gate_out_2_1_id1_bar_reg/latch |             | CKLNQD3BWP40 | 0.061 | 0.005 |  -0.060 |   -0.058 | 
     | sb_wide/clk_gate_out_2_1_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.076 | 0.083 |   0.023 |    0.026 | 
     | sb_wide/out_2_1_id1_bar_reg_5_             |             | DFQD0BWP40   | 0.076 | 0.000 |   0.024 |    0.026 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 13: MET Hold Check with Pin sb_wide/out_0_1_id1_bar_reg_13_/CP 
Endpoint:   sb_wide/out_0_1_id1_bar_reg_13_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S2_T1[13]                (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.025
+ Hold                          0.036
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.061
  Arrival Time                  0.064
  Slack Time                    0.002
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.032
     = Beginpoint Arrival Time            0.042
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                   |                      |                       |       |        |  Time   |   Time   | 
     |-----------------------------------+----------------------+-----------------------+-------+--------+---------+----------| 
     |                                   | in_BUS16_S2_T1[13] ^ |                       | 0.054 |        |   0.042 |    0.039 | 
     | sb_wide/sb_unq1_side_sel_0_1_8_15 |                      | nem_ohmux_invd2_4i_8b | 0.054 |  0.002 |   0.044 |    0.042 | 
     | sb_wide/sb_unq1_side_sel_0_1_8_15 | I1_5 ^ -> ZN_5 v     | nem_ohmux_invd2_4i_8b | 0.026 |  0.029 |   0.073 |    0.070 | 
     | sb_wide/out_0_1_id1_bar_reg_13_   |                      | DFQD0BWP40            | 0.029 | -0.009 |   0.064 |    0.061 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.127
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.047 |       |  -0.127 |   -0.124 | 
     | CTS_ccl_a_buf_00013                        |             | CKBD18BWP40  | 0.047 | 0.001 |  -0.126 |   -0.123 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^  | CKBD18BWP40  | 0.060 | 0.061 |  -0.065 |   -0.062 | 
     | sb_wide/clk_gate_out_0_1_id1_bar_reg/latch |             | CKLNQD3BWP40 | 0.062 | 0.007 |  -0.058 |   -0.056 | 
     | sb_wide/clk_gate_out_0_1_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.075 | 0.083 |   0.025 |    0.027 | 
     | sb_wide/out_0_1_id1_bar_reg_13_            |             | DFQD0BWP40   | 0.075 | 0.000 |   0.025 |    0.028 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 14: MET Hold Check with Pin sb_wide/out_3_0_id1_bar_reg_13_/CP 
Endpoint:   sb_wide/out_3_0_id1_bar_reg_13_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S0_T0[13]                (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.019
+ Hold                          0.035
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.054
  Arrival Time                  0.056
  Slack Time                    0.003
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.028
     = Beginpoint Arrival Time            0.038
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                   |                      |                       |       |        |  Time   |   Time   | 
     |-----------------------------------+----------------------+-----------------------+-------+--------+---------+----------| 
     |                                   | in_BUS16_S0_T0[13] ^ |                       | 0.050 |        |   0.038 |    0.035 | 
     | sb_wide/sb_unq1_side_sel_3_0_8_15 |                      | nem_ohmux_invd2_4i_8b | 0.051 | -0.001 |   0.037 |    0.034 | 
     | sb_wide/sb_unq1_side_sel_3_0_8_15 | I0_5 ^ -> ZN_5 v     | nem_ohmux_invd2_4i_8b | 0.029 |  0.029 |   0.065 |    0.063 | 
     | sb_wide/out_3_0_id1_bar_reg_13_   |                      | DFQD0BWP40            | 0.032 | -0.009 |   0.056 |    0.054 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.127
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.047 |       |  -0.127 |   -0.124 | 
     | CTS_ccl_a_buf_00013                        |             | CKBD18BWP40  | 0.047 | 0.001 |  -0.126 |   -0.123 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^  | CKBD18BWP40  | 0.060 | 0.061 |  -0.065 |   -0.062 | 
     | sb_wide/clk_gate_out_3_0_id1_bar_reg/latch |             | CKLNQD3BWP40 | 0.060 | 0.001 |  -0.064 |   -0.061 | 
     | sb_wide/clk_gate_out_3_0_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.074 | 0.082 |   0.019 |    0.021 | 
     | sb_wide/out_3_0_id1_bar_reg_13_            |             | DFQD0BWP40   | 0.074 | 0.000 |   0.019 |    0.021 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 15: MET Hold Check with Pin sb_wide/out_3_0_id1_bar_reg_11_/CP 
Endpoint:   sb_wide/out_3_0_id1_bar_reg_11_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S0_T0[11]                (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.019
+ Hold                          0.035
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.054
  Arrival Time                  0.057
  Slack Time                    0.003
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.028
     = Beginpoint Arrival Time            0.038
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                   |                      |                       |       |        |  Time   |   Time   | 
     |-----------------------------------+----------------------+-----------------------+-------+--------+---------+----------| 
     |                                   | in_BUS16_S0_T0[11] ^ |                       | 0.051 |        |   0.038 |    0.035 | 
     | sb_wide/sb_unq1_side_sel_3_0_8_15 |                      | nem_ohmux_invd2_4i_8b | 0.051 | -0.001 |   0.037 |    0.035 | 
     | sb_wide/sb_unq1_side_sel_3_0_8_15 | I0_3 ^ -> ZN_3 v     | nem_ohmux_invd2_4i_8b | 0.028 |  0.029 |   0.066 |    0.064 | 
     | sb_wide/out_3_0_id1_bar_reg_11_   |                      | DFQD0BWP40            | 0.031 | -0.010 |   0.057 |    0.054 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.127
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.047 |       |  -0.127 |   -0.124 | 
     | CTS_ccl_a_buf_00013                        |             | CKBD18BWP40  | 0.047 | 0.001 |  -0.126 |   -0.123 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^  | CKBD18BWP40  | 0.060 | 0.061 |  -0.065 |   -0.062 | 
     | sb_wide/clk_gate_out_3_0_id1_bar_reg/latch |             | CKLNQD3BWP40 | 0.060 | 0.001 |  -0.064 |   -0.061 | 
     | sb_wide/clk_gate_out_3_0_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.074 | 0.082 |   0.019 |    0.021 | 
     | sb_wide/out_3_0_id1_bar_reg_11_            |             | DFQD0BWP40   | 0.074 | 0.000 |   0.019 |    0.022 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 16: MET Hold Check with Pin sb_wide/out_3_4_id1_bar_reg_1_/CP 
Endpoint:   sb_wide/out_3_4_id1_bar_reg_1_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S0_T4[1]                (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.027
+ Hold                          0.031
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.058
  Arrival Time                  0.062
  Slack Time                    0.004
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.035
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                  |                     |                       |       |        |  Time   |   Time   | 
     |----------------------------------+---------------------+-----------------------+-------+--------+---------+----------| 
     |                                  | in_BUS16_S0_T4[1] ^ |                       | 0.044 |        |   0.035 |    0.031 | 
     | sb_wide/sb_unq1_side_sel_3_4_0_7 |                     | nem_ohmux_invd2_4i_8b | 0.044 |  0.003 |   0.038 |    0.034 | 
     | sb_wide/sb_unq1_side_sel_3_4_0_7 | I0_1 ^ -> ZN_1 v    | nem_ohmux_invd2_4i_8b | 0.036 |  0.033 |   0.071 |    0.067 | 
     | sb_wide/out_3_4_id1_bar_reg_1_   |                     | DFQD0BWP40            | 0.040 | -0.009 |   0.062 |    0.058 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.127
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.047 |       |  -0.127 |   -0.123 | 
     | CTS_ccl_a_buf_00013                        |             | CKBD18BWP40  | 0.047 | 0.001 |  -0.126 |   -0.122 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^  | CKBD18BWP40  | 0.060 | 0.061 |  -0.065 |   -0.061 | 
     | sb_wide/clk_gate_out_3_4_id1_bar_reg/latch |             | CKLNQD3BWP40 | 0.062 | 0.011 |  -0.054 |   -0.050 | 
     | sb_wide/clk_gate_out_3_4_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.069 | 0.080 |   0.026 |    0.030 | 
     | sb_wide/out_3_4_id1_bar_reg_1_             |             | DFQD0BWP40   | 0.069 | 0.001 |   0.027 |    0.030 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 17: MET Hold Check with Pin sb_wide/out_0_2_id1_bar_reg_0_/CP 
Endpoint:   sb_wide/out_0_2_id1_bar_reg_0_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S2_T2[0]                (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.030
+ Hold                          0.037
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.067
  Arrival Time                  0.071
  Slack Time                    0.004
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.034
     = Beginpoint Arrival Time            0.044
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                  |                     |                       |       |        |  Time   |   Time   | 
     |----------------------------------+---------------------+-----------------------+-------+--------+---------+----------| 
     |                                  | in_BUS16_S2_T2[0] ^ |                       | 0.067 |        |   0.044 |    0.040 | 
     | sb_wide/sb_unq1_side_sel_0_2_0_7 |                     | nem_ohmux_invd2_4i_8b | 0.068 |  0.007 |   0.051 |    0.047 | 
     | sb_wide/sb_unq1_side_sel_0_2_0_7 | I1_0 ^ -> ZN_0 v    | nem_ohmux_invd2_4i_8b | 0.027 |  0.029 |   0.080 |    0.076 | 
     | sb_wide/out_0_2_id1_bar_reg_0_   |                     | DFQD0BWP40            | 0.030 | -0.009 |   0.071 |    0.067 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.127
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.047 |       |  -0.127 |   -0.123 | 
     | CTS_ccl_a_buf_00013                        |             | CKBD18BWP40  | 0.047 | 0.001 |  -0.126 |   -0.122 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^  | CKBD18BWP40  | 0.060 | 0.061 |  -0.065 |   -0.061 | 
     | sb_wide/clk_gate_out_0_2_id1_bar_reg/latch |             | CKLNQD3BWP40 | 0.062 | 0.008 |  -0.056 |   -0.052 | 
     | sb_wide/clk_gate_out_0_2_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.080 | 0.086 |   0.029 |    0.034 | 
     | sb_wide/out_0_2_id1_bar_reg_0_             |             | DFQD0BWP40   | 0.080 | 0.000 |   0.030 |    0.034 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 18: MET Hold Check with Pin sb_wide/out_0_0_id1_bar_reg_15_/CP 
Endpoint:   sb_wide/out_0_0_id1_bar_reg_15_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S2_T0[15]                (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.033
+ Hold                          0.034
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.068
  Arrival Time                  0.072
  Slack Time                    0.004
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.030
     = Beginpoint Arrival Time            0.039
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                   |                      |                       |       |        |  Time   |   Time   | 
     |-----------------------------------+----------------------+-----------------------+-------+--------+---------+----------| 
     |                                   | in_BUS16_S2_T0[15] ^ |                       | 0.052 |        |   0.039 |    0.035 | 
     | sb_wide/sb_unq1_side_sel_0_0_8_15 |                      | nem_ohmux_invd2_4i_8b | 0.052 |  0.003 |   0.042 |    0.038 | 
     | sb_wide/sb_unq1_side_sel_0_0_8_15 | I1_7 ^ -> ZN_7 v     | nem_ohmux_invd2_4i_8b | 0.041 |  0.039 |   0.081 |    0.077 | 
     | sb_wide/out_0_0_id1_bar_reg_15_   |                      | DFQD0BWP40            | 0.046 | -0.009 |   0.072 |    0.068 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.127
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.047 |       |  -0.127 |   -0.122 | 
     | CTS_ccl_a_buf_00013                        |             | CKBD18BWP40  | 0.047 | 0.001 |  -0.126 |   -0.121 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^  | CKBD18BWP40  | 0.060 | 0.061 |  -0.065 |   -0.060 | 
     | sb_wide/clk_gate_out_0_0_id1_bar_reg/latch |             | CKLNQD3BWP40 | 0.062 | 0.008 |  -0.056 |   -0.052 | 
     | sb_wide/clk_gate_out_0_0_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.087 | 0.089 |   0.033 |    0.037 | 
     | sb_wide/out_0_0_id1_bar_reg_15_            |             | DFQD0BWP40   | 0.087 | 0.001 |   0.033 |    0.038 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 19: MET Hold Check with Pin sb_wide/out_3_3_id1_bar_reg_12_/CP 
Endpoint:   sb_wide/out_3_3_id1_bar_reg_12_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S0_T3[12]                (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.036
+ Hold                          0.034
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.069
  Arrival Time                  0.074
  Slack Time                    0.005
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.028
     = Beginpoint Arrival Time            0.038
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                   |                      |                       |       |        |  Time   |   Time   | 
     |-----------------------------------+----------------------+-----------------------+-------+--------+---------+----------| 
     |                                   | in_BUS16_S0_T3[12] ^ |                       | 0.051 |        |   0.038 |    0.033 | 
     | sb_wide/sb_unq1_side_sel_3_3_8_15 |                      | nem_ohmux_invd2_4i_8b | 0.051 |  0.001 |   0.039 |    0.035 | 
     | sb_wide/sb_unq1_side_sel_3_3_8_15 | I0_4 ^ -> ZN_4 v     | nem_ohmux_invd2_4i_8b | 0.051 |  0.043 |   0.082 |    0.078 | 
     | sb_wide/out_3_3_id1_bar_reg_12_   |                      | DFQD0BWP40            | 0.057 | -0.008 |   0.074 |    0.069 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.127
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.047 |       |  -0.127 |   -0.122 | 
     | CTS_ccl_a_buf_00013                        |             | CKBD18BWP40  | 0.047 | 0.001 |  -0.126 |   -0.121 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^  | CKBD18BWP40  | 0.060 | 0.061 |  -0.065 |   -0.060 | 
     | sb_wide/clk_gate_out_3_3_id1_bar_reg/latch |             | CKLNQD2BWP40 | 0.062 | 0.011 |  -0.054 |   -0.049 | 
     | sb_wide/clk_gate_out_3_3_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40 | 0.097 | 0.089 |   0.035 |    0.039 | 
     | sb_wide/out_3_3_id1_bar_reg_12_            |             | DFQD0BWP40   | 0.097 | 0.001 |   0.036 |    0.040 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 20: MET Hold Check with Pin sb_wide/out_1_0_id1_bar_reg_5_/CP 
Endpoint:   sb_wide/out_1_0_id1_bar_reg_5_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S2_T0[5]                (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.027
+ Hold                          0.041
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.069
  Arrival Time                  0.073
  Slack Time                    0.005
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.038
     = Beginpoint Arrival Time            0.049
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                  |                     |                       |       |        |  Time   |   Time   | 
     |----------------------------------+---------------------+-----------------------+-------+--------+---------+----------| 
     |                                  | in_BUS16_S2_T0[5] ^ |                       | 0.069 |        |   0.049 |    0.044 | 
     | sb_wide/sb_unq1_side_sel_1_0_0_7 |                     | nem_ohmux_invd2_4i_8b | 0.069 |  0.001 |   0.050 |    0.045 | 
     | sb_wide/sb_unq1_side_sel_1_0_0_7 | I1_5 ^ -> ZN_5 v    | nem_ohmux_invd2_4i_8b | 0.025 |  0.033 |   0.083 |    0.078 | 
     | sb_wide/out_1_0_id1_bar_reg_5_   |                     | DFQD0BWP40            | 0.028 | -0.009 |   0.073 |    0.069 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.127
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.047 |       |  -0.127 |   -0.122 | 
     | CTS_ccl_a_buf_00013                        |             | CKBD18BWP40  | 0.047 | 0.001 |  -0.126 |   -0.121 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^  | CKBD18BWP40  | 0.060 | 0.061 |  -0.065 |   -0.060 | 
     | sb_wide/clk_gate_out_1_0_id1_bar_reg/latch |             | CKLNQD2BWP40 | 0.061 | 0.003 |  -0.062 |   -0.057 | 
     | sb_wide/clk_gate_out_1_0_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40 | 0.098 | 0.089 |   0.027 |    0.032 | 
     | sb_wide/out_1_0_id1_bar_reg_5_             |             | DFQD0BWP40   | 0.098 | 0.000 |   0.027 |    0.032 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 21: MET Hold Check with Pin sb_wide/out_2_0_id1_bar_reg_13_/CP 
Endpoint:   sb_wide/out_2_0_id1_bar_reg_13_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S1_T0[13]                (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.027
+ Hold                          0.043
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.070
  Arrival Time                  0.075
  Slack Time                    0.005
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.043
     = Beginpoint Arrival Time            0.053
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                   |                      |                       |       |        |  Time   |   Time   | 
     |-----------------------------------+----------------------+-----------------------+-------+--------+---------+----------| 
     |                                   | in_BUS16_S1_T0[13] ^ |                       | 0.077 |        |   0.053 |    0.047 | 
     | sb_wide/sb_unq1_side_sel_2_0_8_15 |                      | nem_ohmux_invd2_4i_8b | 0.077 | -0.001 |   0.051 |    0.046 | 
     | sb_wide/sb_unq1_side_sel_2_0_8_15 | I1_5 ^ -> ZN_5 v     | nem_ohmux_invd2_4i_8b | 0.024 |  0.033 |   0.084 |    0.079 | 
     | sb_wide/out_2_0_id1_bar_reg_13_   |                      | DFQD0BWP40            | 0.026 | -0.009 |   0.075 |    0.070 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.127
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.047 |       |  -0.127 |   -0.122 | 
     | CTS_ccl_a_buf_00013                        |             | CKBD18BWP40  | 0.047 | 0.001 |  -0.126 |   -0.121 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^  | CKBD18BWP40  | 0.060 | 0.061 |  -0.065 |   -0.060 | 
     | sb_wide/clk_gate_out_2_0_id1_bar_reg/latch |             | CKLNQD2BWP40 | 0.060 | 0.001 |  -0.064 |   -0.059 | 
     | sb_wide/clk_gate_out_2_0_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40 | 0.101 | 0.090 |   0.027 |    0.032 | 
     | sb_wide/out_2_0_id1_bar_reg_13_            |             | DFQD0BWP40   | 0.101 | 0.001 |   0.027 |    0.032 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 22: MET Hold Check with Pin sb_wide/out_1_2_id1_bar_reg_8_/CP 
Endpoint:   sb_wide/out_1_2_id1_bar_reg_8_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S3_T2[8]                (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.026
+ Hold                          0.034
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.061
  Arrival Time                  0.066
  Slack Time                    0.005
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.032
     = Beginpoint Arrival Time            0.042
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc         |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                   |                     |                       |       |        |  Time   |   Time   | 
     |-----------------------------------+---------------------+-----------------------+-------+--------+---------+----------| 
     |                                   | in_BUS16_S3_T2[8] ^ |                       | 0.062 |        |   0.042 |    0.037 | 
     | sb_wide/sb_unq1_side_sel_1_2_8_15 |                     | nem_ohmux_invd2_4i_8b | 0.063 |  0.003 |   0.045 |    0.040 | 
     | sb_wide/sb_unq1_side_sel_1_2_8_15 | I2_0 ^ -> ZN_0 v    | nem_ohmux_invd2_4i_8b | 0.034 |  0.030 |   0.075 |    0.070 | 
     | sb_wide/out_1_2_id1_bar_reg_8_    |                     | DFQD0BWP40            | 0.038 | -0.009 |   0.066 |    0.061 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.127
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.047 |       |  -0.127 |   -0.122 | 
     | CTS_ccl_a_buf_00011                        |             | CKBD16BWP40  | 0.047 | 0.001 |  -0.126 |   -0.121 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^  | CKBD16BWP40  | 0.063 | 0.059 |  -0.067 |   -0.062 | 
     | sb_wide/clk_gate_out_1_2_id1_bar_reg/latch |             | CKLNQD3BWP40 | 0.067 | 0.007 |  -0.060 |   -0.055 | 
     | sb_wide/clk_gate_out_1_2_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.078 | 0.086 |   0.026 |    0.031 | 
     | sb_wide/out_1_2_id1_bar_reg_8_             |             | DFQD0BWP40   | 0.078 | 0.001 |   0.026 |    0.031 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 23: MET Hold Check with Pin sb_wide/out_0_0_id1_bar_reg_13_/CP 
Endpoint:   sb_wide/out_0_0_id1_bar_reg_13_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S2_T0[13]                (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.034
+ Hold                          0.034
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.068
  Arrival Time                  0.073
  Slack Time                    0.005
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.030
     = Beginpoint Arrival Time            0.040
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                   |                      |                       |       |        |  Time   |   Time   | 
     |-----------------------------------+----------------------+-----------------------+-------+--------+---------+----------| 
     |                                   | in_BUS16_S2_T0[13] ^ |                       | 0.054 |        |   0.040 |    0.035 | 
     | sb_wide/sb_unq1_side_sel_0_0_8_15 |                      | nem_ohmux_invd2_4i_8b | 0.053 |  0.002 |   0.042 |    0.037 | 
     | sb_wide/sb_unq1_side_sel_0_0_8_15 | I1_5 ^ -> ZN_5 v     | nem_ohmux_invd2_4i_8b | 0.041 |  0.040 |   0.082 |    0.077 | 
     | sb_wide/out_0_0_id1_bar_reg_13_   |                      | DFQD0BWP40            | 0.045 | -0.009 |   0.073 |    0.068 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.127
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.047 |       |  -0.127 |   -0.121 | 
     | CTS_ccl_a_buf_00013                        |             | CKBD18BWP40  | 0.047 | 0.001 |  -0.126 |   -0.120 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^  | CKBD18BWP40  | 0.060 | 0.061 |  -0.065 |   -0.059 | 
     | sb_wide/clk_gate_out_0_0_id1_bar_reg/latch |             | CKLNQD3BWP40 | 0.062 | 0.008 |  -0.056 |   -0.051 | 
     | sb_wide/clk_gate_out_0_0_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.087 | 0.089 |   0.033 |    0.038 | 
     | sb_wide/out_0_0_id1_bar_reg_13_            |             | DFQD0BWP40   | 0.087 | 0.001 |   0.034 |    0.039 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 24: MET Hold Check with Pin sb_wide/out_1_2_id1_bar_reg_13_/CP 
Endpoint:   sb_wide/out_1_2_id1_bar_reg_13_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S0_T2[13]                (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.026
+ Hold                          0.039
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.065
  Arrival Time                  0.070
  Slack Time                    0.006
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.031
     = Beginpoint Arrival Time            0.041
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                   |                      |                       |       |        |  Time   |   Time   | 
     |-----------------------------------+----------------------+-----------------------+-------+--------+---------+----------| 
     |                                   | in_BUS16_S0_T2[13] ^ |                       | 0.061 |        |   0.041 |    0.035 | 
     | sb_wide/sb_unq1_side_sel_1_2_8_15 |                      | nem_ohmux_invd2_4i_8b | 0.062 |  0.008 |   0.049 |    0.043 | 
     | sb_wide/sb_unq1_side_sel_1_2_8_15 | I0_5 ^ -> ZN_5 v     | nem_ohmux_invd2_4i_8b | 0.021 |  0.030 |   0.079 |    0.074 | 
     | sb_wide/out_1_2_id1_bar_reg_13_   |                      | DFQD0BWP40            | 0.023 | -0.009 |   0.070 |    0.065 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.127
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.047 |       |  -0.127 |   -0.121 | 
     | CTS_ccl_a_buf_00011                        |             | CKBD16BWP40  | 0.047 | 0.001 |  -0.126 |   -0.120 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^  | CKBD16BWP40  | 0.063 | 0.059 |  -0.067 |   -0.062 | 
     | sb_wide/clk_gate_out_1_2_id1_bar_reg/latch |             | CKLNQD3BWP40 | 0.067 | 0.007 |  -0.060 |   -0.055 | 
     | sb_wide/clk_gate_out_1_2_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.078 | 0.086 |   0.026 |    0.031 | 
     | sb_wide/out_1_2_id1_bar_reg_13_            |             | DFQD0BWP40   | 0.078 | 0.001 |   0.026 |    0.032 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 25: MET Hold Check with Pin sb_wide/out_3_3_id1_bar_reg_14_/CP 
Endpoint:   sb_wide/out_3_3_id1_bar_reg_14_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S0_T3[14]                (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.036
+ Hold                          0.033
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.069
  Arrival Time                  0.074
  Slack Time                    0.006
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.028
     = Beginpoint Arrival Time            0.038
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                   |                      |                       |       |        |  Time   |   Time   | 
     |-----------------------------------+----------------------+-----------------------+-------+--------+---------+----------| 
     |                                   | in_BUS16_S0_T3[14] ^ |                       | 0.051 |        |   0.038 |    0.032 | 
     | sb_wide/sb_unq1_side_sel_3_3_8_15 |                      | nem_ohmux_invd2_4i_8b | 0.051 |  0.001 |   0.039 |    0.033 | 
     | sb_wide/sb_unq1_side_sel_3_3_8_15 | I0_6 ^ -> ZN_6 v     | nem_ohmux_invd2_4i_8b | 0.055 |  0.044 |   0.083 |    0.077 | 
     | sb_wide/out_3_3_id1_bar_reg_14_   |                      | DFQD0BWP40            | 0.061 | -0.008 |   0.074 |    0.069 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.127
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.047 |       |  -0.127 |   -0.121 | 
     | CTS_ccl_a_buf_00013                        |             | CKBD18BWP40  | 0.047 | 0.001 |  -0.126 |   -0.120 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^  | CKBD18BWP40  | 0.060 | 0.061 |  -0.065 |   -0.059 | 
     | sb_wide/clk_gate_out_3_3_id1_bar_reg/latch |             | CKLNQD2BWP40 | 0.062 | 0.011 |  -0.054 |   -0.048 | 
     | sb_wide/clk_gate_out_3_3_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40 | 0.097 | 0.089 |   0.035 |    0.041 | 
     | sb_wide/out_3_3_id1_bar_reg_14_            |             | DFQD0BWP40   | 0.097 | 0.001 |   0.036 |    0.041 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 26: MET Hold Check with Pin sb_wide/out_2_2_id1_bar_reg_10_/CP 
Endpoint:   sb_wide/out_2_2_id1_bar_reg_10_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S3_T2[10]                (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.023
+ Hold                          0.036
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.059
  Arrival Time                  0.065
  Slack Time                    0.006
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.032
     = Beginpoint Arrival Time            0.042
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                   |                      |                       |       |        |  Time   |   Time   | 
     |-----------------------------------+----------------------+-----------------------+-------+--------+---------+----------| 
     |                                   | in_BUS16_S3_T2[10] ^ |                       | 0.058 |        |   0.042 |    0.036 | 
     | sb_wide/sb_unq1_side_sel_2_2_8_15 |                      | nem_ohmux_invd2_4i_8b | 0.058 |  0.002 |   0.044 |    0.038 | 
     | sb_wide/sb_unq1_side_sel_2_2_8_15 | I2_2 ^ -> ZN_2 v     | nem_ohmux_invd2_4i_8b | 0.031 |  0.030 |   0.074 |    0.068 | 
     | sb_wide/out_2_2_id1_bar_reg_10_   |                      | DFQD0BWP40            | 0.034 | -0.009 |   0.065 |    0.059 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.127
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.047 |       |  -0.127 |   -0.121 | 
     | CTS_ccl_a_buf_00011                        |             | CKBD16BWP40  | 0.047 | 0.001 |  -0.126 |   -0.120 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^  | CKBD16BWP40  | 0.063 | 0.059 |  -0.067 |   -0.062 | 
     | sb_wide/clk_gate_out_2_2_id1_bar_reg/latch |             | CKLNQD3BWP40 | 0.065 | 0.003 |  -0.064 |   -0.058 | 
     | sb_wide/clk_gate_out_2_2_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.080 | 0.087 |   0.023 |    0.028 | 
     | sb_wide/out_2_2_id1_bar_reg_10_            |             | DFQD0BWP40   | 0.080 | 0.000 |   0.023 |    0.029 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 27: MET Hold Check with Pin sb_wide/out_0_2_id1_bar_reg_4_/CP 
Endpoint:   sb_wide/out_0_2_id1_bar_reg_4_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S2_T2[4]                (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.030
+ Hold                          0.037
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.067
  Arrival Time                  0.073
  Slack Time                    0.006
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.034
     = Beginpoint Arrival Time            0.044
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                  |                     |                       |       |        |  Time   |   Time   | 
     |----------------------------------+---------------------+-----------------------+-------+--------+---------+----------| 
     |                                  | in_BUS16_S2_T2[4] ^ |                       | 0.064 |        |   0.044 |    0.038 | 
     | sb_wide/sb_unq1_side_sel_0_2_0_7 |                     | nem_ohmux_invd2_4i_8b | 0.065 |  0.005 |   0.049 |    0.043 | 
     | sb_wide/sb_unq1_side_sel_0_2_0_7 | I1_4 ^ -> ZN_4 v    | nem_ohmux_invd2_4i_8b | 0.027 |  0.034 |   0.082 |    0.077 | 
     | sb_wide/out_0_2_id1_bar_reg_4_   |                     | DFQD0BWP40            | 0.030 | -0.009 |   0.073 |    0.067 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.127
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.047 |       |  -0.127 |   -0.121 | 
     | CTS_ccl_a_buf_00013                        |             | CKBD18BWP40  | 0.047 | 0.001 |  -0.126 |   -0.120 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^  | CKBD18BWP40  | 0.060 | 0.061 |  -0.065 |   -0.059 | 
     | sb_wide/clk_gate_out_0_2_id1_bar_reg/latch |             | CKLNQD3BWP40 | 0.062 | 0.008 |  -0.056 |   -0.051 | 
     | sb_wide/clk_gate_out_0_2_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.080 | 0.086 |   0.029 |    0.035 | 
     | sb_wide/out_0_2_id1_bar_reg_4_             |             | DFQD0BWP40   | 0.080 | 0.001 |   0.030 |    0.036 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 28: MET Hold Check with Pin sb_wide/out_1_2_id1_bar_reg_12_/CP 
Endpoint:   sb_wide/out_1_2_id1_bar_reg_12_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S0_T2[12]                (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.026
+ Hold                          0.038
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.064
  Arrival Time                  0.070
  Slack Time                    0.006
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.031
     = Beginpoint Arrival Time            0.041
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                   |                      |                       |       |        |  Time   |   Time   | 
     |-----------------------------------+----------------------+-----------------------+-------+--------+---------+----------| 
     |                                   | in_BUS16_S0_T2[12] ^ |                       | 0.060 |        |   0.041 |    0.035 | 
     | sb_wide/sb_unq1_side_sel_1_2_8_15 |                      | nem_ohmux_invd2_4i_8b | 0.061 |  0.007 |   0.049 |    0.043 | 
     | sb_wide/sb_unq1_side_sel_1_2_8_15 | I0_4 ^ -> ZN_4 v     | nem_ohmux_invd2_4i_8b | 0.023 |  0.030 |   0.079 |    0.073 | 
     | sb_wide/out_1_2_id1_bar_reg_12_   |                      | DFQD0BWP40            | 0.025 | -0.009 |   0.070 |    0.064 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.127
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.047 |       |  -0.127 |   -0.121 | 
     | CTS_ccl_a_buf_00011                        |             | CKBD16BWP40  | 0.047 | 0.001 |  -0.126 |   -0.120 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^  | CKBD16BWP40  | 0.063 | 0.059 |  -0.067 |   -0.061 | 
     | sb_wide/clk_gate_out_1_2_id1_bar_reg/latch |             | CKLNQD3BWP40 | 0.067 | 0.007 |  -0.060 |   -0.054 | 
     | sb_wide/clk_gate_out_1_2_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.078 | 0.086 |   0.026 |    0.032 | 
     | sb_wide/out_1_2_id1_bar_reg_12_            |             | DFQD0BWP40   | 0.078 | 0.001 |   0.026 |    0.032 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 29: MET Hold Check with Pin sb_wide/out_2_1_id1_bar_reg_15_/CP 
Endpoint:   sb_wide/out_2_1_id1_bar_reg_15_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S0_T1[15]                (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.023
+ Hold                          0.035
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.059
  Arrival Time                  0.065
  Slack Time                    0.006
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.043
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                   |                      |                       |       |        |  Time   |   Time   | 
     |-----------------------------------+----------------------+-----------------------+-------+--------+---------+----------| 
     |                                   | in_BUS16_S0_T1[15] ^ |                       | 0.063 |        |   0.043 |    0.037 | 
     | sb_wide/sb_unq1_side_sel_2_1_8_15 |                      | nem_ohmux_invd2_4i_8b | 0.063 |  0.001 |   0.044 |    0.038 | 
     | sb_wide/sb_unq1_side_sel_2_1_8_15 | I0_7 ^ -> ZN_7 v     | nem_ohmux_invd2_4i_8b | 0.028 |  0.030 |   0.074 |    0.068 | 
     | sb_wide/out_2_1_id1_bar_reg_15_   |                      | DFQD0BWP40            | 0.032 | -0.009 |   0.065 |    0.059 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.127
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.047 |       |  -0.127 |   -0.121 | 
     | CTS_ccl_a_buf_00013                        |             | CKBD18BWP40  | 0.047 | 0.001 |  -0.126 |   -0.120 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^  | CKBD18BWP40  | 0.060 | 0.061 |  -0.065 |   -0.059 | 
     | sb_wide/clk_gate_out_2_1_id1_bar_reg/latch |             | CKLNQD3BWP40 | 0.061 | 0.005 |  -0.060 |   -0.054 | 
     | sb_wide/clk_gate_out_2_1_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.076 | 0.083 |   0.023 |    0.029 | 
     | sb_wide/out_2_1_id1_bar_reg_15_            |             | DFQD0BWP40   | 0.076 | 0.000 |   0.023 |    0.030 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 30: MET Hold Check with Pin sb_wide/out_2_0_id1_bar_reg_4_/CP 
Endpoint:   sb_wide/out_2_0_id1_bar_reg_4_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S1_T0[4]                (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.027
+ Hold                          0.041
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.069
  Arrival Time                  0.075
  Slack Time                    0.006
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.041
     = Beginpoint Arrival Time            0.051
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                  |                     |                       |       |        |  Time   |   Time   | 
     |----------------------------------+---------------------+-----------------------+-------+--------+---------+----------| 
     |                                  | in_BUS16_S1_T0[4] ^ |                       | 0.076 |        |   0.051 |    0.045 | 
     | sb_wide/sb_unq1_side_sel_2_0_0_7 |                     | nem_ohmux_invd2_4i_8b | 0.076 | -0.003 |   0.048 |    0.042 | 
     | sb_wide/sb_unq1_side_sel_2_0_0_7 | I1_4 ^ -> ZN_4 v    | nem_ohmux_invd2_4i_8b | 0.027 |  0.035 |   0.084 |    0.078 | 
     | sb_wide/out_2_0_id1_bar_reg_4_   |                     | DFQD0BWP40            | 0.030 | -0.009 |   0.075 |    0.069 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.127
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.047 |       |  -0.127 |   -0.121 | 
     | CTS_ccl_a_buf_00013                        |             | CKBD18BWP40  | 0.047 | 0.001 |  -0.126 |   -0.120 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^  | CKBD18BWP40  | 0.060 | 0.061 |  -0.065 |   -0.059 | 
     | sb_wide/clk_gate_out_2_0_id1_bar_reg/latch |             | CKLNQD2BWP40 | 0.060 | 0.001 |  -0.064 |   -0.058 | 
     | sb_wide/clk_gate_out_2_0_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40 | 0.101 | 0.090 |   0.027 |    0.033 | 
     | sb_wide/out_2_0_id1_bar_reg_4_             |             | DFQD0BWP40   | 0.101 | 0.000 |   0.027 |    0.033 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 31: MET Hold Check with Pin sb_wide/out_0_3_id1_bar_reg_9_/CP 
Endpoint:   sb_wide/out_0_3_id1_bar_reg_9_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S1_T3[9]                (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.030
+ Hold                          0.033
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.063
  Arrival Time                  0.069
  Slack Time                    0.006
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.035
     = Beginpoint Arrival Time            0.045
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc         |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                   |                     |                       |       |        |  Time   |   Time   | 
     |-----------------------------------+---------------------+-----------------------+-------+--------+---------+----------| 
     |                                   | in_BUS16_S1_T3[9] ^ |                       | 0.063 |        |   0.045 |    0.039 | 
     | sb_wide/sb_unq1_side_sel_0_3_8_15 |                     | nem_ohmux_invd2_4i_8b | 0.064 |  0.003 |   0.048 |    0.042 | 
     | sb_wide/sb_unq1_side_sel_0_3_8_15 | I0_1 ^ -> ZN_1 v    | nem_ohmux_invd2_4i_8b | 0.032 |  0.030 |   0.079 |    0.072 | 
     | sb_wide/out_0_3_id1_bar_reg_9_    |                     | DFQD0BWP40            | 0.035 | -0.009 |   0.069 |    0.063 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.127
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.047 |       |  -0.127 |   -0.120 | 
     | CTS_ccl_a_buf_00011                        |             | CKBD16BWP40  | 0.047 | 0.001 |  -0.126 |   -0.120 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^  | CKBD16BWP40  | 0.063 | 0.059 |  -0.067 |   -0.061 | 
     | sb_wide/clk_gate_out_0_3_id1_bar_reg/latch |             | CKLNQD3BWP40 | 0.068 | 0.014 |  -0.053 |   -0.047 | 
     | sb_wide/clk_gate_out_0_3_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.071 | 0.083 |   0.030 |    0.036 | 
     | sb_wide/out_0_3_id1_bar_reg_9_             |             | DFQD0BWP40   | 0.071 | 0.000 |   0.030 |    0.036 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 32: MET Hold Check with Pin sb_wide/out_0_0_id1_bar_reg_11_/CP 
Endpoint:   sb_wide/out_0_0_id1_bar_reg_11_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S2_T0[11]                (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.033
+ Hold                          0.034
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.067
  Arrival Time                  0.074
  Slack Time                    0.006
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.030
     = Beginpoint Arrival Time            0.041
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                   |                      |                       |       |        |  Time   |   Time   | 
     |-----------------------------------+----------------------+-----------------------+-------+--------+---------+----------| 
     |                                   | in_BUS16_S2_T0[11] ^ |                       | 0.054 |        |   0.041 |    0.034 | 
     | sb_wide/sb_unq1_side_sel_0_0_8_15 |                      | nem_ohmux_invd2_4i_8b | 0.054 |  0.003 |   0.043 |    0.037 | 
     | sb_wide/sb_unq1_side_sel_0_0_8_15 | I1_3 ^ -> ZN_3 v     | nem_ohmux_invd2_4i_8b | 0.042 |  0.039 |   0.082 |    0.076 | 
     | sb_wide/out_0_0_id1_bar_reg_11_   |                      | DFQD0BWP40            | 0.047 | -0.009 |   0.074 |    0.067 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.127
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.047 |       |  -0.127 |   -0.120 | 
     | CTS_ccl_a_buf_00013                        |             | CKBD18BWP40  | 0.047 | 0.001 |  -0.126 |   -0.120 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^  | CKBD18BWP40  | 0.060 | 0.061 |  -0.065 |   -0.058 | 
     | sb_wide/clk_gate_out_0_0_id1_bar_reg/latch |             | CKLNQD3BWP40 | 0.062 | 0.008 |  -0.056 |   -0.050 | 
     | sb_wide/clk_gate_out_0_0_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.087 | 0.089 |   0.033 |    0.039 | 
     | sb_wide/out_0_0_id1_bar_reg_11_            |             | DFQD0BWP40   | 0.087 | 0.001 |   0.033 |    0.040 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 33: MET Hold Check with Pin sb_wide/out_0_3_id1_bar_reg_8_/CP 
Endpoint:   sb_wide/out_0_3_id1_bar_reg_8_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S1_T3[8]                (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.030
+ Hold                          0.033
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.063
  Arrival Time                  0.069
  Slack Time                    0.006
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.037
     = Beginpoint Arrival Time            0.047
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc         |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                   |                     |                       |       |        |  Time   |   Time   | 
     |-----------------------------------+---------------------+-----------------------+-------+--------+---------+----------| 
     |                                   | in_BUS16_S1_T3[8] ^ |                       | 0.067 |        |   0.047 |    0.040 | 
     | sb_wide/sb_unq1_side_sel_0_3_8_15 |                     | nem_ohmux_invd2_4i_8b | 0.067 | -0.001 |   0.046 |    0.040 | 
     | sb_wide/sb_unq1_side_sel_0_3_8_15 | I0_0 ^ -> ZN_0 v    | nem_ohmux_invd2_4i_8b | 0.032 |  0.033 |   0.079 |    0.073 | 
     | sb_wide/out_0_3_id1_bar_reg_8_    |                     | DFQD0BWP40            | 0.035 | -0.009 |   0.069 |    0.063 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.127
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.047 |       |  -0.127 |   -0.120 | 
     | CTS_ccl_a_buf_00011                        |             | CKBD16BWP40  | 0.047 | 0.001 |  -0.126 |   -0.120 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^  | CKBD16BWP40  | 0.063 | 0.059 |  -0.067 |   -0.061 | 
     | sb_wide/clk_gate_out_0_3_id1_bar_reg/latch |             | CKLNQD3BWP40 | 0.068 | 0.014 |  -0.053 |   -0.047 | 
     | sb_wide/clk_gate_out_0_3_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.071 | 0.083 |   0.030 |    0.036 | 
     | sb_wide/out_0_3_id1_bar_reg_8_             |             | DFQD0BWP40   | 0.071 | 0.000 |   0.030 |    0.036 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 34: MET Hold Check with Pin sb_wide/out_2_0_id1_bar_reg_1_/CP 
Endpoint:   sb_wide/out_2_0_id1_bar_reg_1_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S0_T0[1]                (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.027
+ Hold                          0.040
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.067
  Arrival Time                  0.074
  Slack Time                    0.006
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.038
     = Beginpoint Arrival Time            0.048
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                  |                     |                       |       |        |  Time   |   Time   | 
     |----------------------------------+---------------------+-----------------------+-------+--------+---------+----------| 
     |                                  | in_BUS16_S0_T0[1] ^ |                       | 0.076 |        |   0.048 |    0.042 | 
     | sb_wide/sb_unq1_side_sel_2_0_0_7 |                     | nem_ohmux_invd2_4i_8b | 0.077 |  0.001 |   0.049 |    0.043 | 
     | sb_wide/sb_unq1_side_sel_2_0_0_7 | I0_1 ^ -> ZN_1 v    | nem_ohmux_invd2_4i_8b | 0.031 |  0.034 |   0.083 |    0.077 | 
     | sb_wide/out_2_0_id1_bar_reg_1_   |                     | DFQD0BWP40            | 0.034 | -0.009 |   0.074 |    0.067 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.127
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.047 |       |  -0.127 |   -0.120 | 
     | CTS_ccl_a_buf_00013                        |             | CKBD18BWP40  | 0.047 | 0.001 |  -0.126 |   -0.120 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^  | CKBD18BWP40  | 0.060 | 0.061 |  -0.065 |   -0.058 | 
     | sb_wide/clk_gate_out_2_0_id1_bar_reg/latch |             | CKLNQD2BWP40 | 0.060 | 0.001 |  -0.064 |   -0.057 | 
     | sb_wide/clk_gate_out_2_0_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40 | 0.101 | 0.090 |   0.027 |    0.033 | 
     | sb_wide/out_2_0_id1_bar_reg_1_             |             | DFQD0BWP40   | 0.101 | 0.000 |   0.027 |    0.033 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 35: MET Hold Check with Pin sb_wide/out_0_2_id1_bar_reg_3_/CP 
Endpoint:   sb_wide/out_0_2_id1_bar_reg_3_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S2_T2[3]                (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.030
+ Hold                          0.036
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.066
  Arrival Time                  0.072
  Slack Time                    0.006
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.043
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                  |                     |                       |       |        |  Time   |   Time   | 
     |----------------------------------+---------------------+-----------------------+-------+--------+---------+----------| 
     |                                  | in_BUS16_S2_T2[3] ^ |                       | 0.065 |        |   0.043 |    0.037 | 
     | sb_wide/sb_unq1_side_sel_0_2_0_7 |                     | nem_ohmux_invd2_4i_8b | 0.066 |  0.006 |   0.050 |    0.043 | 
     | sb_wide/sb_unq1_side_sel_0_2_0_7 | I1_3 ^ -> ZN_3 v    | nem_ohmux_invd2_4i_8b | 0.030 |  0.032 |   0.081 |    0.075 | 
     | sb_wide/out_0_2_id1_bar_reg_3_   |                     | DFQD0BWP40            | 0.034 | -0.009 |   0.072 |    0.066 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.127
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.047 |       |  -0.127 |   -0.120 | 
     | CTS_ccl_a_buf_00013                        |             | CKBD18BWP40  | 0.047 | 0.001 |  -0.126 |   -0.119 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^  | CKBD18BWP40  | 0.060 | 0.061 |  -0.065 |   -0.058 | 
     | sb_wide/clk_gate_out_0_2_id1_bar_reg/latch |             | CKLNQD3BWP40 | 0.062 | 0.008 |  -0.056 |   -0.050 | 
     | sb_wide/clk_gate_out_0_2_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.080 | 0.086 |   0.029 |    0.036 | 
     | sb_wide/out_0_2_id1_bar_reg_3_             |             | DFQD0BWP40   | 0.080 | 0.000 |   0.030 |    0.036 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 36: MET Hold Check with Pin sb_wide/out_0_3_id1_bar_reg_12_/CP 
Endpoint:   sb_wide/out_0_3_id1_bar_reg_12_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S1_T3[12]                (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.030
+ Hold                          0.033
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.063
  Arrival Time                  0.069
  Slack Time                    0.006
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.037
     = Beginpoint Arrival Time            0.047
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                   |                      |                       |       |        |  Time   |   Time   | 
     |-----------------------------------+----------------------+-----------------------+-------+--------+---------+----------| 
     |                                   | in_BUS16_S1_T3[12] ^ |                       | 0.066 |        |   0.047 |    0.040 | 
     | sb_wide/sb_unq1_side_sel_0_3_8_15 |                      | nem_ohmux_invd2_4i_8b | 0.066 | -0.001 |   0.046 |    0.040 | 
     | sb_wide/sb_unq1_side_sel_0_3_8_15 | I0_4 ^ -> ZN_4 v     | nem_ohmux_invd2_4i_8b | 0.032 |  0.033 |   0.079 |    0.073 | 
     | sb_wide/out_0_3_id1_bar_reg_12_   |                      | DFQD0BWP40            | 0.036 | -0.010 |   0.069 |    0.063 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.127
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.047 |       |  -0.127 |   -0.120 | 
     | CTS_ccl_a_buf_00011                        |             | CKBD16BWP40  | 0.047 | 0.001 |  -0.126 |   -0.120 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^  | CKBD16BWP40  | 0.063 | 0.059 |  -0.067 |   -0.061 | 
     | sb_wide/clk_gate_out_0_3_id1_bar_reg/latch |             | CKLNQD3BWP40 | 0.068 | 0.014 |  -0.053 |   -0.046 | 
     | sb_wide/clk_gate_out_0_3_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.071 | 0.083 |   0.030 |    0.036 | 
     | sb_wide/out_0_3_id1_bar_reg_12_            |             | DFQD0BWP40   | 0.071 | 0.000 |   0.030 |    0.037 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 37: MET Hold Check with Pin sb_wide/out_3_2_id1_bar_reg_4_/CP 
Endpoint:   sb_wide/out_3_2_id1_bar_reg_4_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S2_T2[4]                (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.036
+ Hold                          0.034
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.070
  Arrival Time                  0.076
  Slack Time                    0.006
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.034
     = Beginpoint Arrival Time            0.044
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                  |                     |                       |       |        |  Time   |   Time   | 
     |----------------------------------+---------------------+-----------------------+-------+--------+---------+----------| 
     |                                  | in_BUS16_S2_T2[4] ^ |                       | 0.064 |        |   0.044 |    0.038 | 
     | sb_wide/sb_unq1_side_sel_3_2_0_7 |                     | nem_ohmux_invd2_4i_8b | 0.065 |  0.005 |   0.049 |    0.042 | 
     | sb_wide/sb_unq1_side_sel_3_2_0_7 | I2_4 ^ -> ZN_4 v    | nem_ohmux_invd2_4i_8b | 0.058 |  0.035 |   0.084 |    0.078 | 
     | sb_wide/out_3_2_id1_bar_reg_4_   |                     | DFQD0BWP40            | 0.064 | -0.008 |   0.076 |    0.070 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.127
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.047 |       |  -0.127 |   -0.120 | 
     | CTS_ccl_a_buf_00013                        |             | CKBD18BWP40  | 0.047 | 0.001 |  -0.126 |   -0.119 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^  | CKBD18BWP40  | 0.060 | 0.061 |  -0.065 |   -0.058 | 
     | sb_wide/clk_gate_out_3_2_id1_bar_reg/latch |             | CKLNQD2BWP40 | 0.062 | 0.009 |  -0.056 |   -0.050 | 
     | sb_wide/clk_gate_out_3_2_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40 | 0.103 | 0.092 |   0.035 |    0.042 | 
     | sb_wide/out_3_2_id1_bar_reg_4_             |             | DFQD0BWP40   | 0.103 | 0.001 |   0.036 |    0.042 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 38: MET Hold Check with Pin sb_wide/out_3_4_id1_bar_reg_5_/CP 
Endpoint:   sb_wide/out_3_4_id1_bar_reg_5_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S0_T4[5]                (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.026
+ Hold                          0.029
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.055
  Arrival Time                  0.062
  Slack Time                    0.007
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.035
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                  |                     |                       |       |        |  Time   |   Time   | 
     |----------------------------------+---------------------+-----------------------+-------+--------+---------+----------| 
     |                                  | in_BUS16_S0_T4[5] ^ |                       | 0.045 |        |   0.035 |    0.028 | 
     | sb_wide/sb_unq1_side_sel_3_4_0_7 |                     | nem_ohmux_invd2_4i_8b | 0.045 | -0.000 |   0.034 |    0.028 | 
     | sb_wide/sb_unq1_side_sel_3_4_0_7 | I0_5 ^ -> ZN_5 v    | nem_ohmux_invd2_4i_8b | 0.044 |  0.036 |   0.070 |    0.064 | 
     | sb_wide/out_3_4_id1_bar_reg_5_   |                     | DFQD0BWP40            | 0.049 | -0.009 |   0.062 |    0.055 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.127
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.047 |       |  -0.127 |   -0.120 | 
     | CTS_ccl_a_buf_00013                        |             | CKBD18BWP40  | 0.047 | 0.001 |  -0.126 |   -0.119 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^  | CKBD18BWP40  | 0.060 | 0.061 |  -0.065 |   -0.058 | 
     | sb_wide/clk_gate_out_3_4_id1_bar_reg/latch |             | CKLNQD3BWP40 | 0.062 | 0.011 |  -0.054 |   -0.047 | 
     | sb_wide/clk_gate_out_3_4_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.069 | 0.080 |   0.026 |    0.033 | 
     | sb_wide/out_3_4_id1_bar_reg_5_             |             | DFQD0BWP40   | 0.069 | 0.000 |   0.026 |    0.033 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 39: MET Hold Check with Pin sb_wide/out_1_2_id1_bar_reg_10_/CP 
Endpoint:   sb_wide/out_1_2_id1_bar_reg_10_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S2_T2[10]                (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.026
+ Hold                          0.035
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.061
  Arrival Time                  0.068
  Slack Time                    0.007
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.032
     = Beginpoint Arrival Time            0.042
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                   |                      |                       |       |        |  Time   |   Time   | 
     |-----------------------------------+----------------------+-----------------------+-------+--------+---------+----------| 
     |                                   | in_BUS16_S2_T2[10] ^ |                       | 0.060 |        |   0.042 |    0.035 | 
     | sb_wide/sb_unq1_side_sel_1_2_8_15 |                      | nem_ohmux_invd2_4i_8b | 0.061 |  0.005 |   0.046 |    0.040 | 
     | sb_wide/sb_unq1_side_sel_1_2_8_15 | I1_2 ^ -> ZN_2 v     | nem_ohmux_invd2_4i_8b | 0.032 |  0.030 |   0.077 |    0.070 | 
     | sb_wide/out_1_2_id1_bar_reg_10_   |                      | DFQD0BWP40            | 0.036 | -0.009 |   0.068 |    0.061 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.127
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.047 |       |  -0.127 |   -0.120 | 
     | CTS_ccl_a_buf_00011                        |             | CKBD16BWP40  | 0.047 | 0.001 |  -0.126 |   -0.119 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^  | CKBD16BWP40  | 0.063 | 0.059 |  -0.067 |   -0.061 | 
     | sb_wide/clk_gate_out_1_2_id1_bar_reg/latch |             | CKLNQD3BWP40 | 0.067 | 0.007 |  -0.060 |   -0.054 | 
     | sb_wide/clk_gate_out_1_2_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.078 | 0.086 |   0.026 |    0.032 | 
     | sb_wide/out_1_2_id1_bar_reg_10_            |             | DFQD0BWP40   | 0.078 | 0.000 |   0.026 |    0.033 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 40: MET Hold Check with Pin sb_wide/out_2_0_id1_bar_reg_2_/CP 
Endpoint:   sb_wide/out_2_0_id1_bar_reg_2_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S0_T0[2]                (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.027
+ Hold                          0.041
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.068
  Arrival Time                  0.075
  Slack Time                    0.007
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.036
     = Beginpoint Arrival Time            0.046
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                  |                     |                       |       |        |  Time   |   Time   | 
     |----------------------------------+---------------------+-----------------------+-------+--------+---------+----------| 
     |                                  | in_BUS16_S0_T0[2] ^ |                       | 0.071 |        |   0.046 |    0.040 | 
     | sb_wide/sb_unq1_side_sel_2_0_0_7 |                     | nem_ohmux_invd2_4i_8b | 0.073 |  0.005 |   0.052 |    0.045 | 
     | sb_wide/sb_unq1_side_sel_2_0_0_7 | I0_2 ^ -> ZN_2 v    | nem_ohmux_invd2_4i_8b | 0.028 |  0.032 |   0.084 |    0.077 | 
     | sb_wide/out_2_0_id1_bar_reg_2_   |                     | DFQD0BWP40            | 0.031 | -0.009 |   0.075 |    0.068 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.127
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.047 |       |  -0.127 |   -0.120 | 
     | CTS_ccl_a_buf_00013                        |             | CKBD18BWP40  | 0.047 | 0.001 |  -0.126 |   -0.119 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^  | CKBD18BWP40  | 0.060 | 0.061 |  -0.065 |   -0.058 | 
     | sb_wide/clk_gate_out_2_0_id1_bar_reg/latch |             | CKLNQD2BWP40 | 0.060 | 0.001 |  -0.064 |   -0.057 | 
     | sb_wide/clk_gate_out_2_0_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40 | 0.101 | 0.090 |   0.027 |    0.033 | 
     | sb_wide/out_2_0_id1_bar_reg_2_             |             | DFQD0BWP40   | 0.101 | 0.000 |   0.027 |    0.034 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 41: MET Hold Check with Pin sb_wide/out_0_2_id1_bar_reg_6_/CP 
Endpoint:   sb_wide/out_0_2_id1_bar_reg_6_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S2_T2[6]                (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.030
+ Hold                          0.038
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.067
  Arrival Time                  0.074
  Slack Time                    0.007
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.036
     = Beginpoint Arrival Time            0.046
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                  |                     |                       |       |        |  Time   |   Time   | 
     |----------------------------------+---------------------+-----------------------+-------+--------+---------+----------| 
     |                                  | in_BUS16_S2_T2[6] ^ |                       | 0.068 |        |   0.046 |    0.040 | 
     | sb_wide/sb_unq1_side_sel_0_2_0_7 |                     | nem_ohmux_invd2_4i_8b | 0.069 |  0.005 |   0.051 |    0.044 | 
     | sb_wide/sb_unq1_side_sel_0_2_0_7 | I1_6 ^ -> ZN_6 v    | nem_ohmux_invd2_4i_8b | 0.025 |  0.033 |   0.084 |    0.077 | 
     | sb_wide/out_0_2_id1_bar_reg_6_   |                     | DFQD0BWP40            | 0.028 | -0.009 |   0.074 |    0.067 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.127
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.047 |       |  -0.127 |   -0.120 | 
     | CTS_ccl_a_buf_00013                        |             | CKBD18BWP40  | 0.047 | 0.001 |  -0.126 |   -0.119 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^  | CKBD18BWP40  | 0.060 | 0.061 |  -0.065 |   -0.058 | 
     | sb_wide/clk_gate_out_0_2_id1_bar_reg/latch |             | CKLNQD3BWP40 | 0.062 | 0.008 |  -0.056 |   -0.050 | 
     | sb_wide/clk_gate_out_0_2_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.080 | 0.086 |   0.029 |    0.036 | 
     | sb_wide/out_0_2_id1_bar_reg_6_             |             | DFQD0BWP40   | 0.080 | 0.000 |   0.030 |    0.037 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 42: MET Hold Check with Pin sb_wide/out_1_1_id1_bar_reg_3_/CP 
Endpoint:   sb_wide/out_1_1_id1_bar_reg_3_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S0_T1[3]                (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.032
+ Hold                          0.035
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.067
  Arrival Time                  0.074
  Slack Time                    0.007
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.043
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                  |                     |                       |       |        |  Time   |   Time   | 
     |----------------------------------+---------------------+-----------------------+-------+--------+---------+----------| 
     |                                  | in_BUS16_S0_T1[3] ^ |                       | 0.064 |        |   0.043 |    0.036 | 
     | sb_wide/sb_unq1_side_sel_1_1_0_7 |                     | nem_ohmux_invd2_4i_8b | 0.065 | -0.003 |   0.041 |    0.034 | 
     | sb_wide/sb_unq1_side_sel_1_1_0_7 | I0_3 ^ -> ZN_3 v    | nem_ohmux_invd2_4i_8b | 0.046 |  0.042 |   0.082 |    0.076 | 
     | sb_wide/out_1_1_id1_bar_reg_3_   |                     | DFQD0BWP40            | 0.051 | -0.009 |   0.074 |    0.067 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.127
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.047 |       |  -0.127 |   -0.120 | 
     | CTS_ccl_a_buf_00013                        |             | CKBD18BWP40  | 0.047 | 0.001 |  -0.126 |   -0.119 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^  | CKBD18BWP40  | 0.060 | 0.061 |  -0.065 |   -0.058 | 
     | sb_wide/clk_gate_out_1_1_id1_bar_reg/latch |             | CKLNQD2BWP40 | 0.062 | 0.006 |  -0.059 |   -0.052 | 
     | sb_wide/clk_gate_out_1_1_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40 | 0.101 | 0.090 |   0.031 |    0.038 | 
     | sb_wide/out_1_1_id1_bar_reg_3_             |             | DFQD0BWP40   | 0.101 | 0.000 |   0.032 |    0.038 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 43: MET Hold Check with Pin sb_wide/out_3_3_id1_bar_reg_10_/CP 
Endpoint:   sb_wide/out_3_3_id1_bar_reg_10_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S0_T3[10]                (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.036
+ Hold                          0.033
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.069
  Arrival Time                  0.076
  Slack Time                    0.007
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.028
     = Beginpoint Arrival Time            0.038
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                   |                      |                       |       |        |  Time   |   Time   | 
     |-----------------------------------+----------------------+-----------------------+-------+--------+---------+----------| 
     |                                   | in_BUS16_S0_T3[10] ^ |                       | 0.050 |        |   0.038 |    0.031 | 
     | sb_wide/sb_unq1_side_sel_3_3_8_15 |                      | nem_ohmux_invd2_4i_8b | 0.051 |  0.003 |   0.041 |    0.034 | 
     | sb_wide/sb_unq1_side_sel_3_3_8_15 | I0_2 ^ -> ZN_2 v     | nem_ohmux_invd2_4i_8b | 0.056 |  0.043 |   0.084 |    0.077 | 
     | sb_wide/out_3_3_id1_bar_reg_10_   |                      | DFQD0BWP40            | 0.061 | -0.008 |   0.076 |    0.069 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.127
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.047 |       |  -0.127 |   -0.120 | 
     | CTS_ccl_a_buf_00013                        |             | CKBD18BWP40  | 0.047 | 0.001 |  -0.126 |   -0.119 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^  | CKBD18BWP40  | 0.060 | 0.061 |  -0.065 |   -0.058 | 
     | sb_wide/clk_gate_out_3_3_id1_bar_reg/latch |             | CKLNQD2BWP40 | 0.062 | 0.011 |  -0.054 |   -0.047 | 
     | sb_wide/clk_gate_out_3_3_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40 | 0.097 | 0.089 |   0.035 |    0.042 | 
     | sb_wide/out_3_3_id1_bar_reg_10_            |             | DFQD0BWP40   | 0.097 | 0.001 |   0.036 |    0.043 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 44: MET Hold Check with Pin sb_wide/out_2_1_id1_bar_reg_0_/CP 
Endpoint:   sb_wide/out_2_1_id1_bar_reg_0_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S0_T1[0]                (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.024
+ Hold                          0.034
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.058
  Arrival Time                  0.065
  Slack Time                    0.007
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.028
     = Beginpoint Arrival Time            0.038
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                  |                     |                       |       |        |  Time   |   Time   | 
     |----------------------------------+---------------------+-----------------------+-------+--------+---------+----------| 
     |                                  | in_BUS16_S0_T1[0] ^ |                       | 0.052 |        |   0.038 |    0.031 | 
     | sb_wide/sb_unq1_side_sel_2_1_0_7 |                     | nem_ohmux_invd2_4i_8b | 0.052 |  0.000 |   0.038 |    0.031 | 
     | sb_wide/sb_unq1_side_sel_2_1_0_7 | I0_0 ^ -> ZN_0 v    | nem_ohmux_invd2_4i_8b | 0.033 |  0.036 |   0.073 |    0.067 | 
     | sb_wide/out_2_1_id1_bar_reg_0_   |                     | DFQD0BWP40            | 0.037 | -0.009 |   0.065 |    0.058 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.127
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.047 |       |  -0.127 |   -0.120 | 
     | CTS_ccl_a_buf_00013                        |             | CKBD18BWP40  | 0.047 | 0.001 |  -0.126 |   -0.119 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^  | CKBD18BWP40  | 0.060 | 0.061 |  -0.065 |   -0.058 | 
     | sb_wide/clk_gate_out_2_1_id1_bar_reg/latch |             | CKLNQD3BWP40 | 0.061 | 0.005 |  -0.060 |   -0.053 | 
     | sb_wide/clk_gate_out_2_1_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.076 | 0.083 |   0.023 |    0.030 | 
     | sb_wide/out_2_1_id1_bar_reg_0_             |             | DFQD0BWP40   | 0.076 | 0.001 |   0.024 |    0.031 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 45: MET Hold Check with Pin sb_wide/out_1_1_id1_bar_reg_7_/CP 
Endpoint:   sb_wide/out_1_1_id1_bar_reg_7_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S2_T1[7]                (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.031
+ Hold                          0.038
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.069
  Arrival Time                  0.076
  Slack Time                    0.007
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.039
     = Beginpoint Arrival Time            0.049
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                  |                     |                       |       |        |  Time   |   Time   | 
     |----------------------------------+---------------------+-----------------------+-------+--------+---------+----------| 
     |                                  | in_BUS16_S2_T1[7] ^ |                       | 0.066 |        |   0.049 |    0.042 | 
     | sb_wide/sb_unq1_side_sel_1_1_0_7 |                     | nem_ohmux_invd2_4i_8b | 0.066 | -0.000 |   0.048 |    0.041 | 
     | sb_wide/sb_unq1_side_sel_1_1_0_7 | I1_7 ^ -> ZN_7 v    | nem_ohmux_invd2_4i_8b | 0.038 |  0.037 |   0.085 |    0.078 | 
     | sb_wide/out_1_1_id1_bar_reg_7_   |                     | DFQD0BWP40            | 0.042 | -0.009 |   0.076 |    0.069 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.127
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.047 |       |  -0.127 |   -0.120 | 
     | CTS_ccl_a_buf_00013                        |             | CKBD18BWP40  | 0.047 | 0.001 |  -0.126 |   -0.119 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^  | CKBD18BWP40  | 0.060 | 0.061 |  -0.065 |   -0.058 | 
     | sb_wide/clk_gate_out_1_1_id1_bar_reg/latch |             | CKLNQD2BWP40 | 0.062 | 0.006 |  -0.059 |   -0.052 | 
     | sb_wide/clk_gate_out_1_1_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40 | 0.101 | 0.090 |   0.031 |    0.038 | 
     | sb_wide/out_1_1_id1_bar_reg_7_             |             | DFQD0BWP40   | 0.101 | 0.000 |   0.031 |    0.038 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 46: MET Hold Check with Pin sb_wide/out_3_4_id1_bar_reg_6_/CP 
Endpoint:   sb_wide/out_3_4_id1_bar_reg_6_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S0_T4[6]                (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.026
+ Hold                          0.030
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.057
  Arrival Time                  0.064
  Slack Time                    0.007
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.035
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                  |                     |                       |       |        |  Time   |   Time   | 
     |----------------------------------+---------------------+-----------------------+-------+--------+---------+----------| 
     |                                  | in_BUS16_S0_T4[6] ^ |                       | 0.045 |        |   0.035 |    0.028 | 
     | sb_wide/sb_unq1_side_sel_3_4_0_7 |                     | nem_ohmux_invd2_4i_8b | 0.046 |  0.001 |   0.036 |    0.029 | 
     | sb_wide/sb_unq1_side_sel_3_4_0_7 | I0_6 ^ -> ZN_6 v    | nem_ohmux_invd2_4i_8b | 0.039 |  0.036 |   0.072 |    0.065 | 
     | sb_wide/out_3_4_id1_bar_reg_6_   |                     | DFQD0BWP40            | 0.044 | -0.008 |   0.064 |    0.057 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.127
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.047 |       |  -0.127 |   -0.120 | 
     | CTS_ccl_a_buf_00013                        |             | CKBD18BWP40  | 0.047 | 0.001 |  -0.126 |   -0.119 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^  | CKBD18BWP40  | 0.060 | 0.061 |  -0.065 |   -0.058 | 
     | sb_wide/clk_gate_out_3_4_id1_bar_reg/latch |             | CKLNQD3BWP40 | 0.062 | 0.011 |  -0.054 |   -0.047 | 
     | sb_wide/clk_gate_out_3_4_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.069 | 0.080 |   0.026 |    0.033 | 
     | sb_wide/out_3_4_id1_bar_reg_6_             |             | DFQD0BWP40   | 0.069 | 0.001 |   0.026 |    0.034 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 47: MET Hold Check with Pin sb_wide/out_2_2_id1_bar_reg_12_/CP 
Endpoint:   sb_wide/out_2_2_id1_bar_reg_12_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S3_T2[12]                (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.023
+ Hold                          0.036
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.059
  Arrival Time                  0.066
  Slack Time                    0.007
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.029
     = Beginpoint Arrival Time            0.039
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                   |                      |                       |       |        |  Time   |   Time   | 
     |-----------------------------------+----------------------+-----------------------+-------+--------+---------+----------| 
     |                                   | in_BUS16_S3_T2[12] ^ |                       | 0.055 |        |   0.039 |    0.032 | 
     | sb_wide/sb_unq1_side_sel_2_2_8_15 |                      | nem_ohmux_invd2_4i_8b | 0.056 |  0.003 |   0.043 |    0.036 | 
     | sb_wide/sb_unq1_side_sel_2_2_8_15 | I2_4 ^ -> ZN_4 v     | nem_ohmux_invd2_4i_8b | 0.031 |  0.032 |   0.075 |    0.068 | 
     | sb_wide/out_2_2_id1_bar_reg_12_   |                      | DFQD0BWP40            | 0.035 | -0.009 |   0.066 |    0.059 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.127
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.047 |       |  -0.127 |   -0.120 | 
     | CTS_ccl_a_buf_00011                        |             | CKBD16BWP40  | 0.047 | 0.001 |  -0.126 |   -0.119 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^  | CKBD16BWP40  | 0.063 | 0.059 |  -0.067 |   -0.060 | 
     | sb_wide/clk_gate_out_2_2_id1_bar_reg/latch |             | CKLNQD3BWP40 | 0.065 | 0.003 |  -0.064 |   -0.057 | 
     | sb_wide/clk_gate_out_2_2_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.080 | 0.087 |   0.023 |    0.030 | 
     | sb_wide/out_2_2_id1_bar_reg_12_            |             | DFQD0BWP40   | 0.080 | 0.000 |   0.023 |    0.030 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 48: MET Hold Check with Pin sb_wide/out_3_1_id1_bar_reg_7_/CP 
Endpoint:   sb_wide/out_3_1_id1_bar_reg_7_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S2_T1[7]                (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.026
+ Hold                          0.035
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.061
  Arrival Time                  0.068
  Slack Time                    0.007
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.039
     = Beginpoint Arrival Time            0.049
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                  |                     |                       |       |        |  Time   |   Time   | 
     |----------------------------------+---------------------+-----------------------+-------+--------+---------+----------| 
     |                                  | in_BUS16_S2_T1[7] ^ |                       | 0.066 |        |   0.049 |    0.042 | 
     | sb_wide/sb_unq1_side_sel_3_1_0_7 |                     | nem_ohmux_invd2_4i_8b | 0.066 | -0.001 |   0.048 |    0.041 | 
     | sb_wide/sb_unq1_side_sel_3_1_0_7 | I2_7 ^ -> ZN_7 v    | nem_ohmux_invd2_4i_8b | 0.030 |  0.029 |   0.077 |    0.070 | 
     | sb_wide/out_3_1_id1_bar_reg_7_   |                     | DFQD0BWP40            | 0.033 | -0.009 |   0.068 |    0.061 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.127
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.047 |       |  -0.127 |   -0.119 | 
     | CTS_ccl_a_buf_00013                        |             | CKBD18BWP40  | 0.047 | 0.001 |  -0.126 |   -0.119 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^  | CKBD18BWP40  | 0.060 | 0.061 |  -0.065 |   -0.058 | 
     | sb_wide/clk_gate_out_3_1_id1_bar_reg/latch |             | CKLNQD3BWP40 | 0.062 | 0.007 |  -0.058 |   -0.051 | 
     | sb_wide/clk_gate_out_3_1_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.076 | 0.084 |   0.025 |    0.033 | 
     | sb_wide/out_3_1_id1_bar_reg_7_             |             | DFQD0BWP40   | 0.076 | 0.000 |   0.026 |    0.033 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 49: MET Hold Check with Pin sb_wide/out_0_0_id1_bar_reg_12_/CP 
Endpoint:   sb_wide/out_0_0_id1_bar_reg_12_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S2_T0[12]                (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.033
+ Hold                          0.033
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.067
  Arrival Time                  0.074
  Slack Time                    0.007
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.030
     = Beginpoint Arrival Time            0.040
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                   |                      |                       |       |        |  Time   |   Time   | 
     |-----------------------------------+----------------------+-----------------------+-------+--------+---------+----------| 
     |                                   | in_BUS16_S2_T0[12] ^ |                       | 0.053 |        |   0.040 |    0.033 | 
     | sb_wide/sb_unq1_side_sel_0_0_8_15 |                      | nem_ohmux_invd2_4i_8b | 0.053 |  0.001 |   0.041 |    0.034 | 
     | sb_wide/sb_unq1_side_sel_0_0_8_15 | I1_4 ^ -> ZN_4 v     | nem_ohmux_invd2_4i_8b | 0.045 |  0.041 |   0.083 |    0.075 | 
     | sb_wide/out_0_0_id1_bar_reg_12_   |                      | DFQD0BWP40            | 0.049 | -0.009 |   0.074 |    0.067 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.127
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.047 |       |  -0.127 |   -0.119 | 
     | CTS_ccl_a_buf_00013                        |             | CKBD18BWP40  | 0.047 | 0.001 |  -0.126 |   -0.119 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^  | CKBD18BWP40  | 0.060 | 0.061 |  -0.065 |   -0.057 | 
     | sb_wide/clk_gate_out_0_0_id1_bar_reg/latch |             | CKLNQD3BWP40 | 0.062 | 0.008 |  -0.056 |   -0.049 | 
     | sb_wide/clk_gate_out_0_0_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.087 | 0.089 |   0.033 |    0.040 | 
     | sb_wide/out_0_0_id1_bar_reg_12_            |             | DFQD0BWP40   | 0.087 | 0.001 |   0.033 |    0.041 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 50: MET Hold Check with Pin sb_wide/out_3_0_id1_bar_reg_15_/CP 
Endpoint:   sb_wide/out_3_0_id1_bar_reg_15_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S2_T0[15]                (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.019
+ Hold                          0.035
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.054
  Arrival Time                  0.062
  Slack Time                    0.007
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.030
     = Beginpoint Arrival Time            0.039
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                   |                      |                       |       |        |  Time   |   Time   | 
     |-----------------------------------+----------------------+-----------------------+-------+--------+---------+----------| 
     |                                   | in_BUS16_S2_T0[15] ^ |                       | 0.052 |        |   0.039 |    0.032 | 
     | sb_wide/sb_unq1_side_sel_3_0_8_15 |                      | nem_ohmux_invd2_4i_8b | 0.052 |  0.003 |   0.042 |    0.035 | 
     | sb_wide/sb_unq1_side_sel_3_0_8_15 | I2_7 ^ -> ZN_7 v     | nem_ohmux_invd2_4i_8b | 0.028 |  0.029 |   0.071 |    0.064 | 
     | sb_wide/out_3_0_id1_bar_reg_15_   |                      | DFQD0BWP40            | 0.031 | -0.010 |   0.062 |    0.054 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.127
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.047 |       |  -0.127 |   -0.119 | 
     | CTS_ccl_a_buf_00013                        |             | CKBD18BWP40  | 0.047 | 0.001 |  -0.126 |   -0.118 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^  | CKBD18BWP40  | 0.060 | 0.061 |  -0.065 |   -0.057 | 
     | sb_wide/clk_gate_out_3_0_id1_bar_reg/latch |             | CKLNQD3BWP40 | 0.060 | 0.001 |  -0.064 |   -0.056 | 
     | sb_wide/clk_gate_out_3_0_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.074 | 0.082 |   0.019 |    0.026 | 
     | sb_wide/out_3_0_id1_bar_reg_15_            |             | DFQD0BWP40   | 0.074 | 0.000 |   0.019 |    0.026 | 
     +--------------------------------------------------------------------------------------------------------------+ 

