<profile>

<section name = "Vitis HLS Report for 'sink_from_aie'" level="0">
<item name = "Date">Sun Jun 30 17:19:02 2024
</item>
<item name = "Version">2022.2.2 (Build 3779808 on Feb 17 2023)</item>
<item name = "Project">sink_from_aie</item>
<item name = "Solution">solution (Vitis Kernel Flow Target)</item>
<item name = "Product family">versal</item>
<item name = "Target device">xcvc1902-vsvd1760-2MP-e-S</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">3.33 ns, 2.433 ns, 0.90 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_sink_from_aie_Pipeline_VITIS_LOOP_78_3_fu_180">sink_from_aie_Pipeline_VITIS_LOOP_78_3, ?, ?, ?, ?, ?, ?, no</column>
<column name="grp_sink_from_aie_Pipeline_VITIS_LOOP_72_2_fu_189">sink_from_aie_Pipeline_VITIS_LOOP_72_2, 258, 258, 0.860 us, 0.860 us, 258, 258, no</column>
<column name="grp_sink_from_aie_Pipeline_VITIS_LOOP_106_4_fu_195">sink_from_aie_Pipeline_VITIS_LOOP_106_4, 259, 259, 0.863 us, 0.863 us, 259, 259, no</column>
<column name="grp_sink_from_aie_Pipeline_VITIS_LOOP_110_5_fu_203">sink_from_aie_Pipeline_VITIS_LOOP_110_5, 259, 259, 0.863 us, 0.863 us, 259, 259, no</column>
<column name="grp_sink_from_aie_Pipeline_VITIS_LOOP_117_6_VITIS_LOOP_118_7_fu_211">sink_from_aie_Pipeline_VITIS_LOOP_117_6_VITIS_LOOP_118_7, 65540, 65540, 0.218 ms, 0.218 ms, 65540, 65540, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_69_1">66816, 66816, 261, -, -, 256, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 153, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">0, -, 7110, 10264, 0</column>
<column name="Memory">2, -, 0, 0, 1</column>
<column name="Multiplexer">-, -, -, 811, -</column>
<column name="Register">-, -, 490, -, -</column>
<specialColumn name="Available">1934, 1968, 1799680, 899840, 463</specialColumn>
<specialColumn name="Utilization (%)">~0, 0, ~0, 1, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="control_s_axi_U">control_s_axi, 0, 0, 176, 296, 0</column>
<column name="gmem1_m_axi_U">gmem1_m_axi, 0, 0, 4565, 8069, 0</column>
<column name="grp_sink_from_aie_Pipeline_VITIS_LOOP_106_4_fu_195">sink_from_aie_Pipeline_VITIS_LOOP_106_4, 0, 0, 529, 419, 0</column>
<column name="grp_sink_from_aie_Pipeline_VITIS_LOOP_110_5_fu_203">sink_from_aie_Pipeline_VITIS_LOOP_110_5, 0, 0, 529, 419, 0</column>
<column name="grp_sink_from_aie_Pipeline_VITIS_LOOP_117_6_VITIS_LOOP_118_7_fu_211">sink_from_aie_Pipeline_VITIS_LOOP_117_6_VITIS_LOOP_118_7, 0, 0, 1061, 752, 0</column>
<column name="grp_sink_from_aie_Pipeline_VITIS_LOOP_72_2_fu_189">sink_from_aie_Pipeline_VITIS_LOOP_72_2, 0, 0, 11, 55, 0</column>
<column name="grp_sink_from_aie_Pipeline_VITIS_LOOP_78_3_fu_180">sink_from_aie_Pipeline_VITIS_LOOP_78_3, 0, 0, 239, 254, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="h1_U">h1_RAM_AUTO_1R1W, 1, 0, 0, 0, 256, 32, 1, 8192</column>
<column name="h2_U">h1_RAM_AUTO_1R1W, 1, 0, 0, 0, 256, 32, 1, 8192</column>
<column name="joint_U">joint_RAM_AUTO_1R1W, 0, 0, 0, 1, 65536, 32, 1, 2097152</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln110_fu_282_p2">+, 0, 0, 64, 64, 11</column>
<column name="add_ln117_fu_297_p2">+, 0, 0, 64, 64, 12</column>
<column name="add_ln69_fu_227_p2">+, 0, 0, 9, 9, 1</column>
<column name="ap_ext_blocking_cur_n">and, 0, 0, 2, 1, 1</column>
<column name="ap_ext_blocking_n">and, 0, 0, 2, 1, 1</column>
<column name="ap_int_blocking_n">and, 0, 0, 2, 1, 2</column>
<column name="ap_str_blocking_n">and, 0, 0, 2, 1, 2</column>
<column name="icmp_ln69_fu_237_p2">icmp, 0, 0, 6, 9, 10</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">170, 216, 1, 216</column>
<column name="ap_done">2, 2, 1, 2</column>
<column name="gmem1_AWADDR">186, 7, 64, 448</column>
<column name="gmem1_AWLEN">93, 6, 32, 192</column>
<column name="gmem1_AWVALID">6, 5, 1, 5</column>
<column name="gmem1_BREADY">6, 5, 1, 5</column>
<column name="gmem1_WDATA">128, 4, 512, 2048</column>
<column name="gmem1_WSTRB">64, 4, 64, 256</column>
<column name="gmem1_WVALID">2, 4, 1, 4</column>
<column name="gmem1_blk_n_AW">2, 2, 1, 2</column>
<column name="gmem1_blk_n_B">2, 2, 1, 2</column>
<column name="h1_address0">8, 4, 8, 32</column>
<column name="h1_ce0">2, 4, 1, 4</column>
<column name="h1_d0">32, 3, 32, 96</column>
<column name="h1_we0">2, 3, 1, 3</column>
<column name="h2_address0">8, 4, 8, 32</column>
<column name="h2_ce0">2, 4, 1, 4</column>
<column name="h2_d0">32, 3, 32, 96</column>
<column name="h2_we0">2, 3, 1, 3</column>
<column name="i_fu_108">8, 2, 9, 18</column>
<column name="input_stream_TREADY_int_regslice">2, 2, 1, 2</column>
<column name="joint_address0">16, 4, 16, 64</column>
<column name="joint_ce0">2, 4, 1, 4</column>
<column name="joint_d0">32, 3, 32, 96</column>
<column name="joint_we0">2, 3, 1, 3</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">215, 0, 215, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_ext_blocking_n_reg">1, 0, 1, 0</column>
<column name="ap_int_blocking_n_reg">1, 0, 1, 0</column>
<column name="ap_rst_n_inv">1, 0, 1, 0</column>
<column name="ap_rst_reg_1">1, 0, 1, 0</column>
<column name="ap_rst_reg_2">1, 0, 1, 0</column>
<column name="ap_str_blocking_n_reg">1, 0, 1, 0</column>
<column name="grp_sink_from_aie_Pipeline_VITIS_LOOP_106_4_fu_195_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_sink_from_aie_Pipeline_VITIS_LOOP_110_5_fu_203_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_sink_from_aie_Pipeline_VITIS_LOOP_117_6_VITIS_LOOP_118_7_fu_211_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_sink_from_aie_Pipeline_VITIS_LOOP_72_2_fu_189_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_sink_from_aie_Pipeline_VITIS_LOOP_78_3_fu_180_ap_start_reg">1, 0, 1, 0</column>
<column name="i_fu_108">9, 0, 9, 0</column>
<column name="output_r_read_reg_339">64, 0, 64, 0</column>
<column name="tmp_reg_354">8, 0, 16, 8</column>
<column name="trunc_ln1_reg_369">58, 0, 58, 0</column>
<column name="trunc_ln2_reg_375">58, 0, 58, 0</column>
<column name="trunc_ln69_reg_346">8, 0, 8, 0</column>
<column name="trunc_ln_reg_359">58, 0, 58, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_control_AWVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWADDR">in, 6, s_axi, control, scalar</column>
<column name="s_axi_control_WVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WDATA">in, 32, s_axi, control, scalar</column>
<column name="s_axi_control_WSTRB">in, 4, s_axi, control, scalar</column>
<column name="s_axi_control_ARVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARADDR">in, 6, s_axi, control, scalar</column>
<column name="s_axi_control_RVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RDATA">out, 32, s_axi, control, scalar</column>
<column name="s_axi_control_RRESP">out, 2, s_axi, control, scalar</column>
<column name="s_axi_control_BVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BRESP">out, 2, s_axi, control, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_chain, sink_from_aie, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_chain, sink_from_aie, return value</column>
<column name="event_done">out, 1, ap_ctrl_chain, sink_from_aie, return value</column>
<column name="interrupt">out, 1, ap_ctrl_chain, sink_from_aie, return value</column>
<column name="event_start">out, 1, ap_ctrl_chain, sink_from_aie, return value</column>
<column name="stall_start_ext">out, 1, ap_ctrl_chain, sink_from_aie, return value</column>
<column name="stall_done_ext">out, 1, ap_ctrl_chain, sink_from_aie, return value</column>
<column name="stall_start_str">out, 1, ap_ctrl_chain, sink_from_aie, return value</column>
<column name="stall_done_str">out, 1, ap_ctrl_chain, sink_from_aie, return value</column>
<column name="stall_start_int">out, 1, ap_ctrl_chain, sink_from_aie, return value</column>
<column name="stall_done_int">out, 1, ap_ctrl_chain, sink_from_aie, return value</column>
<column name="m_axi_gmem1_AWVALID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWREADY">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWADDR">out, 64, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWLEN">out, 8, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWSIZE">out, 3, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWBURST">out, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWLOCK">out, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWCACHE">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWPROT">out, 3, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWQOS">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWREGION">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWUSER">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WVALID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WREADY">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WDATA">out, 512, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WSTRB">out, 64, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WLAST">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WUSER">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARVALID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARREADY">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARADDR">out, 64, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARLEN">out, 8, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARSIZE">out, 3, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARBURST">out, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARLOCK">out, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARCACHE">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARPROT">out, 3, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARQOS">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARREGION">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARUSER">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RVALID">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RREADY">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RDATA">in, 512, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RLAST">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RID">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RUSER">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RRESP">in, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_BVALID">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_BREADY">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_BRESP">in, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_BID">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_BUSER">in, 1, m_axi, gmem1, pointer</column>
<column name="input_stream_TDATA">in, 32, axis, input_stream, pointer</column>
<column name="input_stream_TVALID">in, 1, axis, input_stream, pointer</column>
<column name="input_stream_TREADY">out, 1, axis, input_stream, pointer</column>
</table>
</item>
</section>
</profile>
