<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="operaciones.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="PruebaVelocidad.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="PruebaVelocidad.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="PruebaVelocidad.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="PruebaVelocidad.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="PruebaVelocidad.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="PruebaVelocidad.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="PruebaVelocidad.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="PruebaVelocidad.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="PruebaVelocidad.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="PruebaVelocidad.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="PruebaVelocidad.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="PruebaVelocidad.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="PruebaVelocidad.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="PruebaVelocidad.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="PruebaVelocidad.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="PruebaVelocidad.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="PruebaVelocidad.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="PruebaVelocidad.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="PruebaVelocidad.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="PruebaVelocidad.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="PruebaVelocidad_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="PruebaVelocidad_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="PruebaVelocidad_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="PruebaVelocidad_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="PruebaVelocidad_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="PruebaVelocidad_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="PruebaVelocidad_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="PruebaVelocidad_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="PruebaVelocidad_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="PruebaVelocidad_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="PruebaVelocidad_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="PruebaVelocidad_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="PruebaVelocidad_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="PruebaVelocidad_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="PruebaVelocidad_xst.xrpt"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="SelectorDigito.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="TestDesplazamiento_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TestDivision_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="TestDivision_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="TestDivision_isim_beh.wdb"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="TestDivison_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TestDivsion_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="TestDivsion_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="TestDivsion_isim_beh.wdb"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="TestSuma_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TestSumador_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="TestSumador_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="TestSumador_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TestVelocidad_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="TestVelocidad_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="TestVelocidad_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Testcreador_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Testcreador_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="Testcreador_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="desplazamiento.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="desplazamiento.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="desplazamiento.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="desplazamiento.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="desplazamiento.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="desplazamiento.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="desplazamiento.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="desplazamiento.xst"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="desplazamiento_xst.xrpt"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="ipcore_dir/coregen.log"/>
    <file xil_pn:fileType="FILE_USERDOC" xil_pn:name="ipcore_dir/division_readme.txt"/>
    <file xil_pn:fileType="FILE_USERDOC" xil_pn:name="ipcore_dir/enteroAFloat_readme.txt"/>
    <file xil_pn:fileType="FILE_USERDOC" xil_pn:name="ipcore_dir/enterominaFloat_readme.txt"/>
    <file xil_pn:fileType="FILE_USERDOC" xil_pn:name="ipcore_dir/floatAFijo_readme.txt"/>
    <file xil_pn:fileType="FILE_USERDOC" xil_pn:name="ipcore_dir/longitudToFloat_readme.txt"/>
    <file xil_pn:fileType="FILE_USERDOC" xil_pn:name="ipcore_dir/multiplicacionFloat_readme.txt"/>
    <file xil_pn:fileType="FILE_USERDOC" xil_pn:name="ipcore_dir/restar_readme.txt"/>
    <file xil_pn:fileType="FILE_USERDOC" xil_pn:name="ipcore_dir/sumaDeLongitudes_readme.txt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="pruebavelocidad.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="pruebavelocidad.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="pruebavelocidad.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="suma.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="suma.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="suma.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="suma.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="suma.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="suma_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="suma_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="suma_xst.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="velocidad.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="velocidad.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="velocidad.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="velocidad.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="velocidad.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="velocidad.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="velocidad.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="velocidad.xst"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="velocidad_xst.xrpt"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1338686899" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1338686899">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1338686899" xil_pn:in_ck="-8903171067126798158" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1338686899">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Codificadorsietesegmentos.v"/>
      <outfile xil_pn:name="DivisorFrecuencia.v"/>
      <outfile xil_pn:name="PruebaVelocidad.v"/>
      <outfile xil_pn:name="PulsoAImpulso.v"/>
      <outfile xil_pn:name="SelectorDigito.v"/>
      <outfile xil_pn:name="Selectordisplay.v"/>
      <outfile xil_pn:name="TestDesplazamiento.v"/>
      <outfile xil_pn:name="TestSuma.v"/>
      <outfile xil_pn:name="TestSumador.v"/>
      <outfile xil_pn:name="TestVelocidad.v"/>
      <outfile xil_pn:name="adapatadorEntero.v"/>
      <outfile xil_pn:name="codifBin7segDec.v"/>
      <outfile xil_pn:name="debounce.v"/>
      <outfile xil_pn:name="debounceVelocidad.v"/>
      <outfile xil_pn:name="debounceVelocidadFixed.v"/>
      <outfile xil_pn:name="desplazamiento.v"/>
      <outfile xil_pn:name="suma.v"/>
      <outfile xil_pn:name="velocidad.v"/>
    </transform>
    <transform xil_pn:end_ts="1338686899" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="5668148421598190626" xil_pn:start_ts="1338686899">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1338686899" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-8802030496030705696" xil_pn:start_ts="1338686899">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1338686900" xil_pn:in_ck="8848882099005917456" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="7126212539898537038" xil_pn:start_ts="1338686899">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/division.ngc"/>
      <outfile xil_pn:name="ipcore_dir/division.v"/>
      <outfile xil_pn:name="ipcore_dir/enteroAFloat.ngc"/>
      <outfile xil_pn:name="ipcore_dir/enteroAFloat.v"/>
      <outfile xil_pn:name="ipcore_dir/enterominaFloat.ngc"/>
      <outfile xil_pn:name="ipcore_dir/enterominaFloat.v"/>
      <outfile xil_pn:name="ipcore_dir/floatAFijo.ngc"/>
      <outfile xil_pn:name="ipcore_dir/floatAFijo.v"/>
      <outfile xil_pn:name="ipcore_dir/longitudAMetros.ngc"/>
      <outfile xil_pn:name="ipcore_dir/longitudAMetros.v"/>
      <outfile xil_pn:name="ipcore_dir/longitudToFloat.ngc"/>
      <outfile xil_pn:name="ipcore_dir/longitudToFloat.v"/>
      <outfile xil_pn:name="ipcore_dir/multiplicacionFloat.ngc"/>
      <outfile xil_pn:name="ipcore_dir/multiplicacionFloat.v"/>
      <outfile xil_pn:name="ipcore_dir/restar.ngc"/>
      <outfile xil_pn:name="ipcore_dir/restar.v"/>
      <outfile xil_pn:name="ipcore_dir/sumaDeLongitudes.ngc"/>
      <outfile xil_pn:name="ipcore_dir/sumaDeLongitudes.v"/>
    </transform>
    <transform xil_pn:end_ts="1338686900" xil_pn:in_ck="298199055716625192" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1338686900">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Codificadorsietesegmentos.v"/>
      <outfile xil_pn:name="DivisorFrecuencia.v"/>
      <outfile xil_pn:name="PruebaVelocidad.v"/>
      <outfile xil_pn:name="PulsoAImpulso.v"/>
      <outfile xil_pn:name="SelectorDigito.v"/>
      <outfile xil_pn:name="Selectordisplay.v"/>
      <outfile xil_pn:name="TestDesplazamiento.v"/>
      <outfile xil_pn:name="TestSuma.v"/>
      <outfile xil_pn:name="TestSumador.v"/>
      <outfile xil_pn:name="TestVelocidad.v"/>
      <outfile xil_pn:name="adapatadorEntero.v"/>
      <outfile xil_pn:name="codifBin7segDec.v"/>
      <outfile xil_pn:name="debounce.v"/>
      <outfile xil_pn:name="debounceVelocidad.v"/>
      <outfile xil_pn:name="debounceVelocidadFixed.v"/>
      <outfile xil_pn:name="desplazamiento.v"/>
      <outfile xil_pn:name="ipcore_dir/division.v"/>
      <outfile xil_pn:name="ipcore_dir/enteroAFloat.v"/>
      <outfile xil_pn:name="ipcore_dir/enterominaFloat.v"/>
      <outfile xil_pn:name="ipcore_dir/floatAFijo.v"/>
      <outfile xil_pn:name="ipcore_dir/multiplicacionFloat.v"/>
      <outfile xil_pn:name="ipcore_dir/restar.v"/>
      <outfile xil_pn:name="ipcore_dir/sumaDeLongitudes.v"/>
      <outfile xil_pn:name="suma.v"/>
      <outfile xil_pn:name="velocidad.v"/>
    </transform>
    <transform xil_pn:end_ts="1338686910" xil_pn:in_ck="1649390800458901198" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-1135127335216628221" xil_pn:start_ts="1338686900">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="TestVelocidad_beh.prj"/>
      <outfile xil_pn:name="TestVelocidad_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1338686910" xil_pn:in_ck="-607616168203592234" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="6049260209195283526" xil_pn:start_ts="1338686910">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="TestVelocidad_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1338691162" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1338691162">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1338691162" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="6870076909829213759" xil_pn:start_ts="1338691162">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1338691163" xil_pn:in_ck="8848882099005917456" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="7126212539898537038" xil_pn:start_ts="1338691162">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/division.ngc"/>
      <outfile xil_pn:name="ipcore_dir/division.v"/>
      <outfile xil_pn:name="ipcore_dir/enteroAFloat.ngc"/>
      <outfile xil_pn:name="ipcore_dir/enteroAFloat.v"/>
      <outfile xil_pn:name="ipcore_dir/enterominaFloat.ngc"/>
      <outfile xil_pn:name="ipcore_dir/enterominaFloat.v"/>
      <outfile xil_pn:name="ipcore_dir/floatAFijo.ngc"/>
      <outfile xil_pn:name="ipcore_dir/floatAFijo.v"/>
      <outfile xil_pn:name="ipcore_dir/multiplicacionFloat.ngc"/>
      <outfile xil_pn:name="ipcore_dir/multiplicacionFloat.v"/>
      <outfile xil_pn:name="ipcore_dir/restar.ngc"/>
      <outfile xil_pn:name="ipcore_dir/restar.v"/>
      <outfile xil_pn:name="ipcore_dir/sumaDeLongitudes.ngc"/>
      <outfile xil_pn:name="ipcore_dir/sumaDeLongitudes.v"/>
    </transform>
    <transform xil_pn:end_ts="1338691163" xil_pn:in_ck="2256275393854862839" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1338691163">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1338691163" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="689837081888168449" xil_pn:start_ts="1338691163">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1338691163" xil_pn:in_ck="2256275393854862839" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1106364426758808884" xil_pn:start_ts="1338691163">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1338691163" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-2096328290598391272" xil_pn:start_ts="1338691163">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1338691223" xil_pn:in_ck="4862744576643727452" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-4201586019171780259" xil_pn:start_ts="1338691163">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="PruebaVelocidad.lso"/>
      <outfile xil_pn:name="PruebaVelocidad.ngc"/>
      <outfile xil_pn:name="PruebaVelocidad.ngr"/>
      <outfile xil_pn:name="PruebaVelocidad.prj"/>
      <outfile xil_pn:name="PruebaVelocidad.stx"/>
      <outfile xil_pn:name="PruebaVelocidad.syr"/>
      <outfile xil_pn:name="PruebaVelocidad.xst"/>
      <outfile xil_pn:name="PruebaVelocidad_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="desplazamiento.ngr"/>
      <outfile xil_pn:name="velocidad.ngr"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1338691223" xil_pn:in_ck="162138854071659" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="6360157115498778412" xil_pn:start_ts="1338691223">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1338691237" xil_pn:in_ck="-661469926524261984" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-4307024627064351921" xil_pn:start_ts="1338691223">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="PruebaVelocidad.bld"/>
      <outfile xil_pn:name="PruebaVelocidad.ngd"/>
      <outfile xil_pn:name="PruebaVelocidad_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1338691358" xil_pn:in_ck="6288431994338711676" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="1463976855095865663" xil_pn:start_ts="1338691237">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="PruebaVelocidad.pcf"/>
      <outfile xil_pn:name="PruebaVelocidad_map.map"/>
      <outfile xil_pn:name="PruebaVelocidad_map.mrp"/>
      <outfile xil_pn:name="PruebaVelocidad_map.ncd"/>
      <outfile xil_pn:name="PruebaVelocidad_map.ngm"/>
      <outfile xil_pn:name="PruebaVelocidad_map.xrpt"/>
      <outfile xil_pn:name="PruebaVelocidad_summary.xml"/>
      <outfile xil_pn:name="PruebaVelocidad_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1338691424" xil_pn:in_ck="477016466465592373" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="-1178055513630676559" xil_pn:start_ts="1338691358">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="PruebaVelocidad.ncd"/>
      <outfile xil_pn:name="PruebaVelocidad.pad"/>
      <outfile xil_pn:name="PruebaVelocidad.par"/>
      <outfile xil_pn:name="PruebaVelocidad.ptwx"/>
      <outfile xil_pn:name="PruebaVelocidad.unroutes"/>
      <outfile xil_pn:name="PruebaVelocidad.xpi"/>
      <outfile xil_pn:name="PruebaVelocidad_pad.csv"/>
      <outfile xil_pn:name="PruebaVelocidad_pad.txt"/>
      <outfile xil_pn:name="PruebaVelocidad_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1338691463" xil_pn:in_ck="5226907227503754093" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="5341574683187206424" xil_pn:start_ts="1338691424">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="PruebaVelocidad.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="pruebavelocidad.bgn"/>
      <outfile xil_pn:name="pruebavelocidad.bit"/>
      <outfile xil_pn:name="pruebavelocidad.drc"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1338691424" xil_pn:in_ck="6282305678397653880" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1338691408">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="PruebaVelocidad.twr"/>
      <outfile xil_pn:name="PruebaVelocidad.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
