INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kartik/Desktop/Digital Design labs/Lab 6/Q3/Q3.srcs/sources_1/new/serial_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serial_adder
INFO: [VRFC 10-311] analyzing module shift
INFO: [VRFC 10-311] analyzing module sipo
INFO: [VRFC 10-311] analyzing module fa
INFO: [VRFC 10-311] analyzing module dff
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kartik/Desktop/Digital Design labs/Lab 6/Q3/Q3.srcs/sources_1/new/test_serial_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_serial_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kartik/Desktop/Digital Design labs/Lab 6/Q3/Q3.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
