

================================================================
== Vitis HLS Report for 'calculate_statistics_Pipeline_read_data'
================================================================
* Date:           Tue Feb 18 03:51:28 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        pack_stream_to_blk
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.698 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval |                    Pipeline                    |
    |   min   |   max   |    min    |    max   | min | max |                      Type                      |
    +---------+---------+-----------+----------+-----+-----+------------------------------------------------+
    |        3|        ?|  30.000 ns|         ?|    2|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+-------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- read_data  |        1|        ?|         2|          1|          1|  1 ~ ?|       yes|
        +-------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     80|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     45|    -|
|Register         |        -|    -|      44|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      44|    125|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln86_fu_160_p2         |         +|   0|  0|  38|          31|           1|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln86_fu_154_p2        |      icmp|   0|  0|  38|          31|          31|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  80|          64|          35|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_done_int               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1   |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_2      |   9|          2|   31|         62|
    |i_fu_72                   |   9|          2|   31|         62|
    |input_stream_TDATA_blk_n  |   9|          2|    1|          2|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     |  45|         10|   65|        130|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_fu_72                  |  31|   0|   31|          0|
    |lshr_ln_reg_218          |   8|   0|    8|          0|
    |trunc_ln86_reg_214       |   2|   0|    2|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  44|   0|   44|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+-----------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |              Source Object              |    C Type    |
+---------------------+-----+-----+------------+-----------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  calculate_statistics_Pipeline_read_data|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  calculate_statistics_Pipeline_read_data|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  calculate_statistics_Pipeline_read_data|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  calculate_statistics_Pipeline_read_data|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  calculate_statistics_Pipeline_read_data|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  calculate_statistics_Pipeline_read_data|  return value|
|input_stream_TVALID  |   in|    1|        axis|                    input_stream_V_data_V|       pointer|
|input_stream_TDATA   |   in|   32|        axis|                    input_stream_V_data_V|       pointer|
|empty                |   in|   31|     ap_none|                                    empty|        scalar|
|data_3_address0      |  out|    8|   ap_memory|                                   data_3|         array|
|data_3_ce0           |  out|    1|   ap_memory|                                   data_3|         array|
|data_3_we0           |  out|    1|   ap_memory|                                   data_3|         array|
|data_3_d0            |  out|   32|   ap_memory|                                   data_3|         array|
|data_2_address0      |  out|    8|   ap_memory|                                   data_2|         array|
|data_2_ce0           |  out|    1|   ap_memory|                                   data_2|         array|
|data_2_we0           |  out|    1|   ap_memory|                                   data_2|         array|
|data_2_d0            |  out|   32|   ap_memory|                                   data_2|         array|
|data_1_address0      |  out|    8|   ap_memory|                                   data_1|         array|
|data_1_ce0           |  out|    1|   ap_memory|                                   data_1|         array|
|data_1_we0           |  out|    1|   ap_memory|                                   data_1|         array|
|data_1_d0            |  out|   32|   ap_memory|                                   data_1|         array|
|data_address0        |  out|    8|   ap_memory|                                     data|         array|
|data_ce0             |  out|    1|   ap_memory|                                     data|         array|
|data_we0             |  out|    1|   ap_memory|                                     data|         array|
|data_d0              |  out|   32|   ap_memory|                                     data|         array|
|input_stream_TREADY  |  out|    1|        axis|                    input_stream_V_last_V|       pointer|
|input_stream_TLAST   |   in|    1|        axis|                    input_stream_V_last_V|       pointer|
|input_stream_TKEEP   |   in|    4|        axis|                    input_stream_V_keep_V|       pointer|
|input_stream_TSTRB   |   in|    4|        axis|                    input_stream_V_strb_V|       pointer|
+---------------------+-----+-----+------------+-----------------------------------------+--------------+

