Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.24 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.24 secs
 
--> Reading design: Temporizador.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Temporizador.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Temporizador"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : Temporizador
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\Giovanni\Documents\GitHub\Proyecto1Taller\MonitorVGA\vga_sync.v" into library work
Parsing module <vga_sync>.
Analyzing Verilog file "C:\Users\Giovanni\Documents\GitHub\Proyecto1Taller\MonitorVGA\TwoDigitDeco.v" into library work
Parsing module <TwoDigitDeco>.
Analyzing Verilog file "C:\Users\Giovanni\Documents\GitHub\Proyecto1Taller\MonitorVGA\timer_text.v" into library work
Parsing module <textPainter>.
Analyzing Verilog file "C:\Users\Giovanni\Documents\GitHub\Proyecto1Taller\MonitorVGA\SixBitCounter.v" into library work
Parsing module <SixBitCounter>.
Analyzing Verilog file "C:\Users\Giovanni\Documents\GitHub\Proyecto1Taller\MonitorVGA\FrecuencyDivider.v" into library work
Parsing module <FrecuencyDivider>.
Analyzing Verilog file "C:\Users\Giovanni\Documents\GitHub\Proyecto1Taller\MonitorVGA\font_rom.v" into library work
Parsing module <font_rom>.
Analyzing Verilog file "C:\Users\Giovanni\Documents\GitHub\Proyecto1Taller\MonitorVGA\VgaPainter.v" into library work
Parsing module <VgaPainter>.
Analyzing Verilog file "C:\Users\Giovanni\Documents\GitHub\Proyecto1Taller\MonitorVGA\TimerStateMachine.v" into library work
Parsing module <TimerStateMachine>.
Analyzing Verilog file "C:\Users\Giovanni\Documents\GitHub\Proyecto1Taller\MonitorVGA\MinutesCounter.v" into library work
Parsing module <MinutesCounter>.
Analyzing Verilog file "C:\Users\Giovanni\Documents\GitHub\Proyecto1Taller\MonitorVGA\Temporizador.v" into library work
Parsing module <Temporizador>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <Temporizador>.

Elaborating module <VgaPainter>.

Elaborating module <font_rom>.

Elaborating module <vga_sync>.
WARNING:HDLCompiler:413 - "C:\Users\Giovanni\Documents\GitHub\Proyecto1Taller\MonitorVGA\vga_sync.v" Line 68: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Giovanni\Documents\GitHub\Proyecto1Taller\MonitorVGA\vga_sync.v" Line 78: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:1127 - "C:\Users\Giovanni\Documents\GitHub\Proyecto1Taller\MonitorVGA\VgaPainter.v" Line 70: Assignment to video_on ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Giovanni\Documents\GitHub\Proyecto1Taller\MonitorVGA\VgaPainter.v" Line 71: Assignment to pixel_tick ignored, since the identifier is never used

Elaborating module <textPainter>.
WARNING:HDLCompiler:1127 - "C:\Users\Giovanni\Documents\GitHub\Proyecto1Taller\MonitorVGA\VgaPainter.v" Line 86: Assignment to text_on ignored, since the identifier is never used
WARNING:HDLCompiler:634 - "C:\Users\Giovanni\Documents\GitHub\Proyecto1Taller\MonitorVGA\VgaPainter.v" Line 67: Net <reset> does not have a driver.

Elaborating module <MinutesCounter>.

Elaborating module <FrecuencyDivider>.
WARNING:HDLCompiler:413 - "C:\Users\Giovanni\Documents\GitHub\Proyecto1Taller\MonitorVGA\FrecuencyDivider.v" Line 47: Result of 28-bit expression is truncated to fit in 27-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Giovanni\Documents\GitHub\Proyecto1Taller\MonitorVGA\FrecuencyDivider.v" Line 52: Result of 28-bit expression is truncated to fit in 27-bit target.

Elaborating module <SixBitCounter>.
WARNING:HDLCompiler:413 - "C:\Users\Giovanni\Documents\GitHub\Proyecto1Taller\MonitorVGA\SixBitCounter.v" Line 65: Result of 32-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Giovanni\Documents\GitHub\Proyecto1Taller\MonitorVGA\SixBitCounter.v" Line 93: Result of 7-bit expression is truncated to fit in 6-bit target.

Elaborating module <TwoDigitDeco>.

Elaborating module <TimerStateMachine>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Temporizador>.
    Related source file is "C:\Users\Giovanni\Documents\GitHub\Proyecto1Taller\MonitorVGA\Temporizador.v".
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:\Users\Giovanni\Documents\GitHub\Proyecto1Taller\MonitorVGA\Temporizador.v" line 68: Output port <finish> of the instance <mc> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <clk>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <Temporizador> synthesized.

Synthesizing Unit <VgaPainter>.
    Related source file is "C:\Users\Giovanni\Documents\GitHub\Proyecto1Taller\MonitorVGA\VgaPainter.v".
INFO:Xst:3210 - "C:\Users\Giovanni\Documents\GitHub\Proyecto1Taller\MonitorVGA\VgaPainter.v" line 65: Output port <video_on> of the instance <vsync_unit> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Giovanni\Documents\GitHub\Proyecto1Taller\MonitorVGA\VgaPainter.v" line 65: Output port <p_tick> of the instance <vsync_unit> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Giovanni\Documents\GitHub\Proyecto1Taller\MonitorVGA\VgaPainter.v" line 77: Output port <text_on> of the instance <text_unit> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <reset> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <VgaPainter> synthesized.

Synthesizing Unit <font_rom>.
    Related source file is "C:\Users\Giovanni\Documents\GitHub\Proyecto1Taller\MonitorVGA\font_rom.v".
    Found 11-bit register for signal <addr_reg>.
    Found 2048x8-bit Read Only RAM for signal <data>
    Summary:
	inferred   1 RAM(s).
	inferred  11 D-type flip-flop(s).
Unit <font_rom> synthesized.

Synthesizing Unit <vga_sync>.
    Related source file is "C:\Users\Giovanni\Documents\GitHub\Proyecto1Taller\MonitorVGA\vga_sync.v".
    Found 10-bit register for signal <v_count_reg>.
    Found 10-bit register for signal <h_count_reg>.
    Found 1-bit register for signal <v_sync_reg>.
    Found 1-bit register for signal <h_sync_reg>.
    Found 1-bit register for signal <mod2_reg>.
    Found 10-bit adder for signal <h_count_reg[9]_GND_4_o_add_4_OUT> created at line 68.
    Found 10-bit adder for signal <v_count_reg[9]_GND_4_o_add_7_OUT> created at line 78.
    Found 10-bit comparator lessequal for signal <n0015> created at line 84
    Found 10-bit comparator lessequal for signal <n0017> created at line 85
    Found 10-bit comparator lessequal for signal <n0020> created at line 87
    Found 10-bit comparator lessequal for signal <n0022> created at line 88
    Found 10-bit comparator greater for signal <h_count_reg[9]_PWR_4_o_LessThan_15_o> created at line 91
    Found 10-bit comparator greater for signal <v_count_reg[9]_GND_4_o_LessThan_16_o> created at line 91
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  23 D-type flip-flop(s).
	inferred   6 Comparator(s).
Unit <vga_sync> synthesized.

Synthesizing Unit <textPainter>.
    Related source file is "C:\Users\Giovanni\Documents\GitHub\Proyecto1Taller\MonitorVGA\timer_text.v".
WARNING:Xst:647 - Input <pix_x<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pix_y<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 3-bit register for signal <text_rgb>.
    Found 32x7-bit Read Only RAM for signal <_n0259>
    Found 1-bit 8-to-1 multiplexer for signal <font_bit> created at line 197.
WARNING:Xst:737 - Found 1-bit latch for signal <char_addr<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <char_addr<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <char_addr<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <char_addr<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <char_addr<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <char_addr<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <char_addr<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <row_addr<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <row_addr<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <row_addr<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <row_addr<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bit_addr<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bit_addr<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bit_addr<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 6-bit comparator greater for signal <pix_x[9]_PWR_5_o_LessThan_2_o> created at line 30
    Found 6-bit comparator greater for signal <GND_5_o_pix_x[9]_LessThan_3_o> created at line 30
    Found 6-bit comparator greater for signal <pix_x[9]_GND_5_o_LessThan_10_o> created at line 64
    Found 6-bit comparator greater for signal <pix_x[9]_GND_5_o_LessThan_15_o> created at line 90
    Summary:
	inferred   1 RAM(s).
	inferred   3 D-type flip-flop(s).
	inferred  14 Latch(s).
	inferred   4 Comparator(s).
	inferred  38 Multiplexer(s).
Unit <textPainter> synthesized.

Synthesizing Unit <MinutesCounter>.
    Related source file is "C:\Users\Giovanni\Documents\GitHub\Proyecto1Taller\MonitorVGA\MinutesCounter.v".
INFO:Xst:3210 - "C:\Users\Giovanni\Documents\GitHub\Proyecto1Taller\MonitorVGA\MinutesCounter.v" line 44: Output port <counter> of the instance <fd> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <MinutesCounter> synthesized.

Synthesizing Unit <FrecuencyDivider>.
    Related source file is "C:\Users\Giovanni\Documents\GitHub\Proyecto1Taller\MonitorVGA\FrecuencyDivider.v".
    Found 1-bit register for signal <clk_1Hz>.
    Found 27-bit register for signal <counter>.
    Found 27-bit adder for signal <counter[26]_GND_28_o_add_4_OUT> created at line 52.
    Found 27-bit comparator greater for signal <PWR_7_o_counter[26]_LessThan_2_o> created at line 39
    Found 27-bit comparator lessequal for signal <counter[26]_GND_28_o_LessThan_3_o> created at line 44
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  28 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <FrecuencyDivider> synthesized.

Synthesizing Unit <SixBitCounter>.
    Related source file is "C:\Users\Giovanni\Documents\GitHub\Proyecto1Taller\MonitorVGA\SixBitCounter.v".
    Found 1-bit register for signal <finish>.
    Found 6-bit register for signal <out3>.
    Found 6-bit register for signal <out2>.
    Found 6-bit adder for signal <out3[5]_GND_29_o_add_9_OUT> created at line 93.
    Found 6-bit subtractor for signal <GND_29_o_GND_29_o_sub_3_OUT<5:0>> created at line 65.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  13 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <SixBitCounter> synthesized.

Synthesizing Unit <TwoDigitDeco>.
    Related source file is "C:\Users\Giovanni\Documents\GitHub\Proyecto1Taller\MonitorVGA\TwoDigitDeco.v".
    Found 4-bit register for signal <decimals>.
    Found 4-bit register for signal <units>.
    Found 64x8-bit Read Only RAM for signal <_n0073>
    Summary:
	inferred   1 RAM(s).
	inferred   8 D-type flip-flop(s).
Unit <TwoDigitDeco> synthesized.

Synthesizing Unit <TimerStateMachine>.
    Related source file is "C:\Users\Giovanni\Documents\GitHub\Proyecto1Taller\MonitorVGA\TimerStateMachine.v".
    Register <state> equivalent to <actualState> has been removed
    Found 3-bit register for signal <actualState>.
    Found finite state machine <FSM_0> for signal <actualState>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 12                                             |
    | Inputs             | 4                                              |
    | Outputs            | 5                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <TimerStateMachine> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 4
 2048x8-bit single-port Read Only RAM                  : 1
 32x7-bit single-port Read Only RAM                    : 1
 64x8-bit single-port Read Only RAM                    : 2
# Adders/Subtractors                                   : 7
 10-bit adder                                          : 2
 27-bit adder                                          : 1
 6-bit adder                                           : 2
 6-bit subtractor                                      : 2
# Registers                                            : 18
 1-bit register                                        : 7
 10-bit register                                       : 2
 11-bit register                                       : 1
 27-bit register                                       : 1
 3-bit register                                        : 1
 6-bit register                                        : 4
 8-bit register                                        : 2
# Latches                                              : 14
 1-bit latch                                           : 14
# Comparators                                          : 12
 10-bit comparator greater                             : 2
 10-bit comparator lessequal                           : 4
 27-bit comparator greater                             : 1
 27-bit comparator lessequal                           : 1
 6-bit comparator greater                              : 4
# Multiplexers                                         : 40
 1-bit 2-to-1 multiplexer                              : 36
 1-bit 8-to-1 multiplexer                              : 1
 3-bit 2-to-1 multiplexer                              : 1
 6-bit 2-to-1 multiplexer                              : 2
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <FrecuencyDivider>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <FrecuencyDivider> synthesized (advanced).

Synthesizing (advanced) Unit <SixBitCounter>.
The following registers are absorbed into counter <out2>: 1 register on signal <out2>.
The following registers are absorbed into counter <out3>: 1 register on signal <out3>.
Unit <SixBitCounter> synthesized (advanced).

Synthesizing (advanced) Unit <TwoDigitDeco>.
INFO:Xst:3231 - The small RAM <Mram__n0073> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <number>        |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <TwoDigitDeco> synthesized (advanced).

Synthesizing (advanced) Unit <font_rom>.
INFO:Xst:3226 - The RAM <Mram_data> will be implemented as a BLOCK RAM, absorbing the following register(s): <addr_reg>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 2048-word x 8-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <addr>          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <data>          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <font_rom> synthesized (advanced).

Synthesizing (advanced) Unit <textPainter>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n0259> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <pix_x<8:4>>    |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <textPainter> synthesized (advanced).

Synthesizing (advanced) Unit <vga_sync>.
The following registers are absorbed into counter <v_count_reg>: 1 register on signal <v_count_reg>.
The following registers are absorbed into counter <h_count_reg>: 1 register on signal <h_count_reg>.
Unit <vga_sync> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 4
 2048x8-bit single-port block Read Only RAM            : 1
 32x7-bit single-port distributed Read Only RAM        : 1
 64x8-bit single-port distributed Read Only RAM        : 2
# Counters                                             : 7
 10-bit up counter                                     : 2
 27-bit up counter                                     : 1
 6-bit down counter                                    : 2
 6-bit up counter                                      : 2
# Registers                                            : 26
 Flip-Flops                                            : 26
# Comparators                                          : 12
 10-bit comparator greater                             : 2
 10-bit comparator lessequal                           : 4
 27-bit comparator greater                             : 1
 27-bit comparator lessequal                           : 1
 6-bit comparator greater                              : 4
# Multiplexers                                         : 39
 1-bit 2-to-1 multiplexer                              : 35
 1-bit 8-to-1 multiplexer                              : 1
 3-bit 2-to-1 multiplexer                              : 1
 6-bit 2-to-1 multiplexer                              : 2
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <actualState[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 010
 100   | 100
 011   | 011
-------------------
INFO:Xst:2261 - The FF/Latch <text_rgb_1> in Unit <textPainter> is equivalent to the following FF/Latch, which will be removed : <text_rgb_2> 

Optimizing unit <Temporizador> ...

Optimizing unit <textPainter> ...

Optimizing unit <vga_sync> ...

Optimizing unit <SixBitCounter> ...

Optimizing unit <TwoDigitDeco> ...
WARNING:Xst:2677 - Node <mc/minutes/finish> of sequential type is unconnected in block <Temporizador>.
INFO:Xst:2261 - The FF/Latch <clk> in Unit <Temporizador> is equivalent to the following FF/Latch, which will be removed : <mc/fd/counter_0> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Temporizador, actual ratio is 2.
FlipFlop vgap/vsync_unit/h_count_reg_4 has been replicated 1 time(s)
FlipFlop vgap/vsync_unit/h_count_reg_5 has been replicated 1 time(s)
FlipFlop vgap/vsync_unit/h_count_reg_6 has been replicated 1 time(s)
FlipFlop vgap/vsync_unit/h_count_reg_7 has been replicated 1 time(s)
FlipFlop vgap/vsync_unit/h_count_reg_8 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 102
 Flip-Flops                                            : 102

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Temporizador.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 337
#      GND                         : 1
#      INV                         : 8
#      LUT1                        : 44
#      LUT2                        : 29
#      LUT3                        : 9
#      LUT4                        : 41
#      LUT5                        : 58
#      LUT6                        : 45
#      MUXCY                       : 51
#      MUXF7                       : 4
#      VCC                         : 1
#      XORCY                       : 46
# FlipFlops/Latches                : 116
#      FD                          : 74
#      FDR                         : 15
#      FDRE                        : 13
#      LD                          : 14
# RAMS                             : 1
#      RAMB16BWER                  : 1
# Clock Buffers                    : 4
#      BUFG                        : 3
#      BUFGP                       : 1
# IO Buffers                       : 10
#      IBUF                        : 5
#      OBUF                        : 5

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             116  out of  18224     0%  
 Number of Slice LUTs:                  234  out of   9112     2%  
    Number used as Logic:               234  out of   9112     2%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    243
   Number with an unused Flip Flop:     127  out of    243    52%  
   Number with an unused LUT:             9  out of    243     3%  
   Number of fully used LUT-FF pairs:   107  out of    243    44%  
   Number of unique control sets:        10

IO Utilization: 
 Number of IOs:                          12
 Number of bonded IOBs:                  11  out of    232     4%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                1  out of     32     3%  
    Number using Block RAM only:          1
 Number of BUFG/BUFGCTRLs:                4  out of     16    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-------------------------------------------------------------------------------------+------------------------------------+-------+
Clock Signal                                                                         | Clock buffer(FF name)              | Load  |
-------------------------------------------------------------------------------------+------------------------------------+-------+
CLK_50MHZ                                                                            | BUFGP                              | 50    |
vgap/text_unit/score_on_state_on_OR_55_o(vgap/text_unit/score_on_state_on_OR_55_o1:O)| NONE(*)(vgap/text_unit/char_addr_0)| 14    |
incrementMinutes                                                                     | IBUF+BUFG                          | 6     |
mc/seconds/finish                                                                    | NONE(mc/minutes/out2_2)            | 6     |
incrementSeconds                                                                     | IBUF+BUFG                          | 6     |
mc/fd/clk_1Hz                                                                        | NONE(mc/seconds/out2_0)            | 7     |
clk                                                                                  | BUFG                               | 28    |
-------------------------------------------------------------------------------------+------------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 4.841ns (Maximum Frequency: 206.556MHz)
   Minimum input arrival time before clock: 3.350ns
   Maximum output required time after clock: 3.634ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK_50MHZ'
  Clock period: 3.997ns (frequency: 250.195MHz)
  Total number of paths / destination ports: 1891 / 54
-------------------------------------------------------------------------
Delay:               3.997ns (Levels of Logic = 3)
  Source:            tsm/actualState_FSM_FFd2 (FF)
  Destination:       vgap/text_unit/text_rgb_0 (FF)
  Source Clock:      CLK_50MHZ rising
  Destination Clock: CLK_50MHZ rising

  Data Path: tsm/actualState_FSM_FFd2 to vgap/text_unit/text_rgb_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              49   0.447   1.534  tsm/actualState_FSM_FFd2 (tsm/actualState_FSM_FFd2)
     LUT5:I4->O            2   0.205   0.617  vgap/text_unit/_n01812_SW0 (N5)
     LUT6:I5->O            1   0.205   0.684  vgap/text_unit/_n01812 (vgap/text_unit/state_on)
     LUT6:I4->O            1   0.203   0.000  vgap/text_unit/text_rgb_0_rstpot (vgap/text_unit/text_rgb_0_rstpot)
     FD:D                      0.102          vgap/text_unit/text_rgb_0
    ----------------------------------------
    Total                      3.997ns (1.162ns logic, 2.835ns route)
                                       (29.1% logic, 70.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'incrementMinutes'
  Clock period: 3.624ns (frequency: 275.927MHz)
  Total number of paths / destination ports: 57 / 12
-------------------------------------------------------------------------
Delay:               3.624ns (Levels of Logic = 2)
  Source:            mc/minutes/out3_4 (FF)
  Destination:       mc/minutes/out3_0 (FF)
  Source Clock:      incrementMinutes rising
  Destination Clock: incrementMinutes rising

  Data Path: mc/minutes/out3_4 to mc/minutes/out3_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             4   0.447   0.912  mc/minutes/out3_4 (mc/minutes/out3_4)
     LUT4:I1->O            1   0.205   0.684  mc/minutes/Mcount_out3_val_SW0 (N11)
     LUT6:I4->O            6   0.203   0.744  mc/minutes/Mcount_out3_val (mc/minutes/Mcount_out3_val)
     FDRE:R                    0.430          mc/minutes/out3_0
    ----------------------------------------
    Total                      3.624ns (1.285ns logic, 2.339ns route)
                                       (35.5% logic, 64.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'mc/seconds/finish'
  Clock period: 3.769ns (frequency: 265.298MHz)
  Total number of paths / destination ports: 52 / 7
-------------------------------------------------------------------------
Delay:               3.769ns (Levels of Logic = 3)
  Source:            mc/minutes/out2_4 (FF)
  Destination:       mc/minutes/out2_0 (FF)
  Source Clock:      mc/seconds/finish rising
  Destination Clock: mc/seconds/finish rising

  Data Path: mc/minutes/out2_4 to mc/minutes/out2_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              4   0.447   1.028  mc/minutes/out2_4 (mc/minutes/out2_4)
     LUT5:I0->O            4   0.203   0.931  mc/minutes/Mcount_out2_xor<5>111 (mc/minutes/Mcount_out2_xor<5>11)
     LUT5:I1->O            3   0.203   0.651  mc/minutes/out2_cst1 (mc/minutes/out2_cst)
     LUT5:I4->O            1   0.205   0.000  mc/minutes/out2_4_glue_set (mc/minutes/out2_4_glue_set)
     FDR:D                     0.102          mc/minutes/out2_4
    ----------------------------------------
    Total                      3.769ns (1.160ns logic, 2.609ns route)
                                       (30.8% logic, 69.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'incrementSeconds'
  Clock period: 3.624ns (frequency: 275.927MHz)
  Total number of paths / destination ports: 57 / 12
-------------------------------------------------------------------------
Delay:               3.624ns (Levels of Logic = 2)
  Source:            mc/seconds/out3_4 (FF)
  Destination:       mc/seconds/out3_0 (FF)
  Source Clock:      incrementSeconds rising
  Destination Clock: incrementSeconds rising

  Data Path: mc/seconds/out3_4 to mc/seconds/out3_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             4   0.447   0.912  mc/seconds/out3_4 (mc/seconds/out3_4)
     LUT4:I1->O            1   0.205   0.684  mc/seconds/Mcount_out3_val_SW0 (N13)
     LUT6:I4->O            6   0.203   0.744  mc/seconds/Mcount_out3_val (mc/seconds/Mcount_out3_val)
     FDRE:R                    0.430          mc/seconds/out3_0
    ----------------------------------------
    Total                      3.624ns (1.285ns logic, 2.339ns route)
                                       (35.5% logic, 64.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'mc/fd/clk_1Hz'
  Clock period: 3.045ns (frequency: 328.364MHz)
  Total number of paths / destination ports: 59 / 7
-------------------------------------------------------------------------
Delay:               3.045ns (Levels of Logic = 2)
  Source:            mc/seconds/out2_0 (FF)
  Destination:       mc/seconds/out2_4 (FF)
  Source Clock:      mc/fd/clk_1Hz rising
  Destination Clock: mc/fd/clk_1Hz rising

  Data Path: mc/seconds/out2_0 to mc/seconds/out2_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              8   0.447   1.167  mc/seconds/out2_0 (mc/seconds/out2_0)
     LUT6:I0->O            1   0.203   0.924  mc/seconds/out2_4_glue_set_SW0 (N15)
     LUT6:I1->O            1   0.203   0.000  mc/seconds/out2_4_glue_set (mc/seconds/out2_4_glue_set)
     FDR:D                     0.102          mc/seconds/out2_4
    ----------------------------------------
    Total                      3.045ns (0.955ns logic, 2.090ns route)
                                       (31.4% logic, 68.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 4.841ns (frequency: 206.556MHz)
  Total number of paths / destination ports: 672 / 28
-------------------------------------------------------------------------
Delay:               4.841ns (Levels of Logic = 4)
  Source:            vgap/vsync_unit/h_count_reg_7_1 (FF)
  Destination:       vgap/vsync_unit/v_count_reg_9 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: vgap/vsync_unit/h_count_reg_7_1 to vgap/vsync_unit/v_count_reg_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.447   0.924  vgap/vsync_unit/h_count_reg_7_1 (vgap/vsync_unit/h_count_reg_7_1)
     LUT5:I0->O            1   0.203   0.580  vgap/vsync_unit/h_end<9>_SW0 (N9)
     LUT6:I5->O           21   0.205   1.114  vgap/vsync_unit/h_end<9> (vgap/vsync_unit/h_end)
     LUT6:I5->O           10   0.205   0.857  vgap/vsync_unit/_n0058 (vgap/vsync_unit/_n0058)
     LUT5:I4->O            1   0.205   0.000  vgap/vsync_unit/v_count_reg_9_rstpot (vgap/vsync_unit/v_count_reg_9_rstpot)
     FD:D                      0.102          vgap/vsync_unit/v_count_reg_9
    ----------------------------------------
    Total                      4.841ns (1.367ns logic, 3.474ns route)
                                       (28.2% logic, 71.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK_50MHZ'
  Total number of paths / destination ports: 8 / 3
-------------------------------------------------------------------------
Offset:              3.350ns (Levels of Logic = 3)
  Source:            incrementSeconds (PAD)
  Destination:       tsm/actualState_FSM_FFd3 (FF)
  Destination Clock: CLK_50MHZ rising

  Data Path: incrementSeconds to tsm/actualState_FSM_FFd3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.808  incrementSeconds_IBUF (incrementSeconds_IBUF)
     LUT3:I0->O            1   0.205   0.808  tsm/actualState_FSM_FFd3-In_SW0 (N3)
     LUT6:I3->O            1   0.205   0.000  tsm/actualState_FSM_FFd3-In (tsm/actualState_FSM_FFd3-In)
     FD:D                      0.102          tsm/actualState_FSM_FFd3
    ----------------------------------------
    Total                      3.350ns (1.734ns logic, 1.616ns route)
                                       (51.8% logic, 48.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK_50MHZ'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              3.634ns (Levels of Logic = 1)
  Source:            vgap/text_unit/text_rgb_1 (FF)
  Destination:       rgb<2> (PAD)
  Source Clock:      CLK_50MHZ rising

  Data Path: vgap/text_unit/text_rgb_1 to rgb<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.616  vgap/text_unit/text_rgb_1 (vgap/text_unit/text_rgb_1)
     OBUF:I->O                 2.571          rgb_2_OBUF (rgb<2>)
    ----------------------------------------
    Total                      3.634ns (3.018ns logic, 0.616ns route)
                                       (83.0% logic, 17.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            vgap/vsync_unit/h_sync_reg (FF)
  Destination:       hsync (PAD)
  Source Clock:      clk rising

  Data Path: vgap/vsync_unit/h_sync_reg to hsync
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.447   0.579  vgap/vsync_unit/h_sync_reg (vgap/vsync_unit/h_sync_reg)
     OBUF:I->O                 2.571          hsync_OBUF (hsync)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK_50MHZ
----------------------------------------+---------+---------+---------+---------+
                                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------+---------+---------+---------+---------+
CLK_50MHZ                               |    3.997|         |         |         |
clk                                     |    3.998|         |         |         |
incrementMinutes                        |    2.935|         |         |         |
incrementSeconds                        |    2.935|         |         |         |
mc/fd/clk_1Hz                           |    3.064|         |         |         |
mc/seconds/finish                       |    3.035|         |         |         |
vgap/text_unit/score_on_state_on_OR_55_o|         |    2.934|         |         |
----------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.841|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock incrementMinutes
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
CLK_50MHZ       |    4.990|         |         |         |
incrementMinutes|    3.624|         |         |         |
----------------+---------+---------+---------+---------+

Clock to Setup on destination clock incrementSeconds
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
CLK_50MHZ       |    4.990|         |         |         |
incrementSeconds|    3.624|         |         |         |
----------------+---------+---------+---------+---------+

Clock to Setup on destination clock mc/fd/clk_1Hz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_50MHZ      |    3.660|         |         |         |
mc/fd/clk_1Hz  |    3.045|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock mc/seconds/finish
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
CLK_50MHZ        |    4.607|         |         |         |
mc/seconds/finish|    3.769|         |         |         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock vgap/text_unit/score_on_state_on_OR_55_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_50MHZ      |         |         |    5.289|         |
clk            |         |         |    5.726|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 13.00 secs
Total CPU time to Xst completion: 12.94 secs
 
--> 

Total memory usage is 293980 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   29 (   0 filtered)
Number of infos    :   11 (   0 filtered)

