===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 14.9167 seconds

  ----User Time----  ----Wall Time----  ----Name----
    4.1598 ( 22.0%)    4.1598 ( 27.9%)  FIR Parser
    8.6113 ( 45.6%)    6.0222 ( 40.4%)  'firrtl.circuit' Pipeline
    1.7780 (  9.4%)    0.8905 (  6.0%)    'firrtl.module' Pipeline
    1.7753 (  9.4%)    0.8892 (  6.0%)      CSE
    0.0011 (  0.0%)    0.0006 (  0.0%)        (A) DominanceInfo
    0.0986 (  0.5%)    0.0986 (  0.7%)    InferWidths
    0.5774 (  3.1%)    0.5774 (  3.9%)    LowerFIRRTLTypes
    3.4122 ( 18.1%)    1.7106 ( 11.5%)    'firrtl.module' Pipeline
    1.7371 (  9.2%)    0.8838 (  5.9%)      ExpandWhens
    1.6696 (  8.8%)    0.8455 (  5.7%)      Canonicalizer
    0.5266 (  2.8%)    0.5266 (  3.5%)    Inliner
    2.2139 ( 11.7%)    2.2139 ( 14.8%)    IMConstProp
    0.0396 (  0.2%)    0.0396 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.0003 (  0.0%)    0.0003 (  0.0%)    BlackBoxReader
    0.9629 (  5.1%)    0.9629 (  6.5%)  LowerFIRRTLToHW
    0.2213 (  1.2%)    0.2213 (  1.5%)  HWMemSimImpl
    2.3627 ( 12.5%)    1.1819 (  7.9%)  'hw.module' Pipeline
    0.0562 (  0.3%)    0.0282 (  0.2%)    HWCleanup
    0.8825 (  4.7%)    0.4657 (  3.1%)    CSE
    0.0016 (  0.0%)    0.0008 (  0.0%)      (A) DominanceInfo
    1.4161 (  7.5%)    0.7317 (  4.9%)    Canonicalizer
    0.4064 (  2.2%)    0.4064 (  2.7%)  HWLegalizeNames
    0.3863 (  2.0%)    0.1946 (  1.3%)  'hw.module' Pipeline
    0.3827 (  2.0%)    0.1930 (  1.3%)    PrettifyVerilog
    1.7567 (  9.3%)    1.7567 ( 11.8%)  Output
    0.0066 (  0.0%)    0.0066 (  0.0%)  Rest
   18.8793 (100.0%)   14.9167 (100.0%)  Total

{
  totalTime: 14.952,
  maxMemory: 778928128
}
