###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        74417   # Number of WRITE/WRITEP commands
num_reads_done                 =       409361   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       323772   # Number of read row buffer hits
num_read_cmds                  =       409362   # Number of READ/READP commands
num_writes_done                =        74439   # Number of read requests issued
num_write_row_hits             =        61212   # Number of write row buffer hits
num_act_cmds                   =        99045   # Number of ACT commands
num_pre_cmds                   =        99015   # Number of PRE commands
num_ondemand_pres              =        77425   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9256743   # Cyles of rank active rank.0
rank_active_cycles.1           =      8940709   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       743257   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      1059291   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       442396   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         4019   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =          719   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =          991   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1744   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1207   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1727   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         3336   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         7249   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         4584   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        15832   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            4   # Write cmd latency (cycles)
write_latency[20-39]           =          231   # Write cmd latency (cycles)
write_latency[40-59]           =          496   # Write cmd latency (cycles)
write_latency[60-79]           =          883   # Write cmd latency (cycles)
write_latency[80-99]           =         1838   # Write cmd latency (cycles)
write_latency[100-119]         =         2432   # Write cmd latency (cycles)
write_latency[120-139]         =         3279   # Write cmd latency (cycles)
write_latency[140-159]         =         3939   # Write cmd latency (cycles)
write_latency[160-179]         =         4366   # Write cmd latency (cycles)
write_latency[180-199]         =         4533   # Write cmd latency (cycles)
write_latency[200-]            =        52416   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =       207552   # Read request latency (cycles)
read_latency[40-59]            =        59451   # Read request latency (cycles)
read_latency[60-79]            =        60453   # Read request latency (cycles)
read_latency[80-99]            =        15724   # Read request latency (cycles)
read_latency[100-119]          =        12056   # Read request latency (cycles)
read_latency[120-139]          =        10994   # Read request latency (cycles)
read_latency[140-159]          =         5169   # Read request latency (cycles)
read_latency[160-179]          =         3727   # Read request latency (cycles)
read_latency[180-199]          =         3104   # Read request latency (cycles)
read_latency[200-]             =        31131   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =   3.7149e+08   # Write energy
read_energy                    =  1.65055e+09   # Read energy
act_energy                     =  2.70987e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.56763e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =   5.0846e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.77621e+09   # Active standby energy rank.0
act_stb_energy.1               =    5.579e+09   # Active standby energy rank.1
average_read_latency           =       78.683   # Average read request latency (cycles)
average_interarrival           =      20.6693   # Average request interarrival latency (cycles)
total_energy                   =  1.52181e+10   # Total energy (pJ)
average_power                  =      1521.81   # Average power (mW)
average_bandwidth              =      4.12843   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        94106   # Number of WRITE/WRITEP commands
num_reads_done                 =       443881   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       330807   # Number of read row buffer hits
num_read_cmds                  =       443882   # Number of READ/READP commands
num_writes_done                =        94123   # Number of read requests issued
num_write_row_hits             =        69414   # Number of write row buffer hits
num_act_cmds                   =       138205   # Number of ACT commands
num_pre_cmds                   =       138176   # Number of PRE commands
num_ondemand_pres              =       117274   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9095788   # Cyles of rank active rank.0
rank_active_cycles.1           =      9032774   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       904212   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       967226   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       498381   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         2446   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =          699   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =          972   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1730   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1163   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1752   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         3368   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         7041   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         4709   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        15744   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            4   # Write cmd latency (cycles)
write_latency[20-39]           =          191   # Write cmd latency (cycles)
write_latency[40-59]           =          253   # Write cmd latency (cycles)
write_latency[60-79]           =          707   # Write cmd latency (cycles)
write_latency[80-99]           =         1678   # Write cmd latency (cycles)
write_latency[100-119]         =         2397   # Write cmd latency (cycles)
write_latency[120-139]         =         3353   # Write cmd latency (cycles)
write_latency[140-159]         =         4172   # Write cmd latency (cycles)
write_latency[160-179]         =         5029   # Write cmd latency (cycles)
write_latency[180-199]         =         5579   # Write cmd latency (cycles)
write_latency[200-]            =        70743   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =       198938   # Read request latency (cycles)
read_latency[40-59]            =        59216   # Read request latency (cycles)
read_latency[60-79]            =        74658   # Read request latency (cycles)
read_latency[80-99]            =        20612   # Read request latency (cycles)
read_latency[100-119]          =        15290   # Read request latency (cycles)
read_latency[120-139]          =        14215   # Read request latency (cycles)
read_latency[140-159]          =         6899   # Read request latency (cycles)
read_latency[160-179]          =         5106   # Read request latency (cycles)
read_latency[180-199]          =         3959   # Read request latency (cycles)
read_latency[200-]             =        44988   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  4.69777e+08   # Write energy
read_energy                    =  1.78973e+09   # Read energy
act_energy                     =  3.78129e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  4.34022e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.64268e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.67577e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.63645e+09   # Active standby energy rank.1
average_read_latency           =      95.4297   # Average read request latency (cycles)
average_interarrival           =       18.587   # Average request interarrival latency (cycles)
total_energy                   =  1.55528e+10   # Total energy (pJ)
average_power                  =      1555.28   # Average power (mW)
average_bandwidth              =      4.59097   # Average bandwidth
