Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.30 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.30 secs
 
--> Reading design: Exp10.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Exp10.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Exp10"
Output Format                      : NGC
Target Device                      : xc3s100e-4-cp132

---- Source Options
Top Module Name                    : Exp10
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/Vason/Documents/GitHub/Physics301-Fall2018-NL-RC/goodies/mux4SSD.vhd" in Library work.
Architecture behavioral of Entity mux4ssd is up to date.
Compiling vhdl file "C:/Users/Vason/Documents/GitHub/Physics301-Fall2018-NL-RC/goodies/SSD_1dig.vhd" in Library work.
Architecture behavioral of Entity ssd_1dig is up to date.
Compiling vhdl file "C:/Users/Vason/Documents/GitHub/Physics301-Fall2018-NL-RC/goodies/bin2BCD3en.vhd" in Library work.
Architecture behavioral of Entity bin2bcd3en is up to date.
Compiling vhdl file "C:/Users/Vason/Documents/GitHub/Physics301-Fall2018-NL-RC/goodies/DCM_50M.vhd" in Library work.
Architecture behavioral of Entity dcm_50m is up to date.
Compiling vhdl file "C:/Users/Vason/Documents/GitHub/Physics301-Fall2018-NL-RC/goodies/sel_strobeB.vhd" in Library work.
Architecture behavioral of Entity sel_strobeb is up to date.
<<<<<<< HEAD
Compiling vhdl file "/home/nick/git-repos/Physics301-Fall2018-NL-RC/Lab7/Exp10/Exp10.vhf" in Library work.
Entity <addisplay_muser_exp10> compiled.
Entity <addisplay_muser_exp10> (Architecture <behavioral>) compiled.
=======
Compiling vhdl file "C:/Users/Vason/Documents/GitHub/Physics301-Fall2018-NL-RC/Lab7/Exp10/Exp10.vhf" in Library work.
Entity <fd4ce_mxilinx_exp10> compiled.
Entity <fd4ce_mxilinx_exp10> (Architecture <behavioral>) compiled.
Entity <memory_muser_exp10> compiled.
Entity <memory_muser_exp10> (Architecture <behavioral>) compiled.
>>>>>>> e1b5f3295b4046289d86f926e89c736339674fac
Entity <m2_1e_mxilinx_exp10> compiled.
Entity <m2_1e_mxilinx_exp10> (Architecture <behavioral>) compiled.
Entity <m8_1e_mxilinx_exp10> compiled.
Entity <m8_1e_mxilinx_exp10> (Architecture <behavioral>) compiled.
Entity <muxlife_muser_exp10> compiled.
Entity <muxlife_muser_exp10> (Architecture <behavioral>) compiled.
Entity <addisplay_muser_exp10> compiled.
Entity <addisplay_muser_exp10> (Architecture <behavioral>) compiled.
Entity <d3_8e_mxilinx_exp10> compiled.
Entity <d3_8e_mxilinx_exp10> (Architecture <behavioral>) compiled.
Entity <exp10> compiled.
Entity <exp10> (Architecture <behavioral>) compiled.
<<<<<<< HEAD
Compiling vhdl file "/home/nick/git-repos/Physics301-Fall2018-NL-RC/Lab7/Exp10/Memory.vhf" in Library work.
=======
Compiling vhdl file "C:/Users/Vason/Documents/GitHub/Physics301-Fall2018-NL-RC/Lab7/Exp10/ADDisplay.vhf" in Library work.
Architecture behavioral of Entity addisplay is up to date.
Compiling vhdl file "C:/Users/Vason/Documents/GitHub/Physics301-Fall2018-NL-RC/Lab7/Exp10/Memory.vhf" in Library work.
>>>>>>> e1b5f3295b4046289d86f926e89c736339674fac
Architecture behavioral of Entity fd4ce_mxilinx_memory is up to date.
Architecture behavioral of Entity memory is up to date.
Compiling vhdl file "C:/Users/Vason/Documents/GitHub/Physics301-Fall2018-NL-RC/Lab7/Exp10/MUXLIFE.vhf" in Library work.
Architecture behavioral of Entity m2_1e_mxilinx_muxlife is up to date.
Architecture behavioral of Entity m8_1e_mxilinx_muxlife is up to date.
Architecture behavioral of Entity muxlife is up to date.
Compiling vhdl file "/home/nick/git-repos/Physics301-Fall2018-NL-RC/Lab7/Exp10/ADDisplay.vhf" in Library work.
Architecture behavioral of Entity addisplay is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <Exp10> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <D3_8E_MXILINX_Exp10> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <MUXLIFE_MUSER_Exp10> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ADDisplay_MUSER_Exp10> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Memory_MUSER_Exp10> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <M8_1E_MXILINX_Exp10> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <mux4SSD> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <bin2BCD3en> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <DCM_50M> in library <work> (architecture <behavioral>) with generics.
	DIV100 = 50
	DIV1k = 500
	DIV50 = 25

Analyzing hierarchy for entity <SSD_1dig> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <FD4CE_MXILINX_Exp10> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <M2_1E_MXILINX_Exp10> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <Exp10> in library <work> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  XLXI_12_16" for instance <XLXI_12> in unit <Exp10>.
<<<<<<< HEAD
WARNING:Xst:752 - "/home/nick/git-repos/Physics301-Fall2018-NL-RC/Lab7/Exp10/Exp10.vhf" line 891: Unconnected input port 'ReadWrite' of component 'ADDisplay_MUSER_Exp10' is tied to default value.
=======
>>>>>>> e1b5f3295b4046289d86f926e89c736339674fac
Entity <Exp10> analyzed. Unit <Exp10> generated.

Analyzing Entity <D3_8E_MXILINX_Exp10> in library <work> (Architecture <behavioral>).
Entity <D3_8E_MXILINX_Exp10> analyzed. Unit <D3_8E_MXILINX_Exp10> generated.

<<<<<<< HEAD
Analyzing Entity <Memory_MUSER_Exp10> in library <work> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  XLXI_1_8" for instance <XLXI_1> in unit <Memory_MUSER_Exp10>.
    Set user-defined property "HU_SET =  XLXI_35_9" for instance <XLXI_35> in unit <Memory_MUSER_Exp10>.
    Set user-defined property "HU_SET =  XLXI_36_10" for instance <XLXI_36> in unit <Memory_MUSER_Exp10>.
    Set user-defined property "HU_SET =  XLXI_37_11" for instance <XLXI_37> in unit <Memory_MUSER_Exp10>.
    Set user-defined property "HU_SET =  XLXI_38_12" for instance <XLXI_38> in unit <Memory_MUSER_Exp10>.
    Set user-defined property "HU_SET =  XLXI_39_13" for instance <XLXI_39> in unit <Memory_MUSER_Exp10>.
    Set user-defined property "HU_SET =  XLXI_40_14" for instance <XLXI_40> in unit <Memory_MUSER_Exp10>.
    Set user-defined property "HU_SET =  XLXI_41_15" for instance <XLXI_41> in unit <Memory_MUSER_Exp10>.
Entity <Memory_MUSER_Exp10> analyzed. Unit <Memory_MUSER_Exp10> generated.

Analyzing Entity <FD4CE_MXILINX_Exp10> in library <work> (Architecture <behavioral>).
    Set user-defined property "INIT =  0" for instance <I_Q0> in unit <FD4CE_MXILINX_Exp10>.
    Set user-defined property "INIT =  0" for instance <I_Q1> in unit <FD4CE_MXILINX_Exp10>.
    Set user-defined property "INIT =  0" for instance <I_Q2> in unit <FD4CE_MXILINX_Exp10>.
    Set user-defined property "INIT =  0" for instance <I_Q3> in unit <FD4CE_MXILINX_Exp10>.
Entity <FD4CE_MXILINX_Exp10> analyzed. Unit <FD4CE_MXILINX_Exp10> generated.

Analyzing Entity <MUXLIFE_MUSER_Exp10> in library <work> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  XLXI_1_4" for instance <XLXI_1> in unit <MUXLIFE_MUSER_Exp10>.
    Set user-defined property "HU_SET =  XLXI_5_5" for instance <XLXI_5> in unit <MUXLIFE_MUSER_Exp10>.
    Set user-defined property "HU_SET =  XLXI_9_6" for instance <XLXI_9> in unit <MUXLIFE_MUSER_Exp10>.
    Set user-defined property "HU_SET =  XLXI_10_7" for instance <XLXI_10> in unit <MUXLIFE_MUSER_Exp10>.
Entity <MUXLIFE_MUSER_Exp10> analyzed. Unit <MUXLIFE_MUSER_Exp10> generated.

Analyzing Entity <M8_1E_MXILINX_Exp10> in library <work> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  I_M01_3" for instance <I_M01> in unit <M8_1E_MXILINX_Exp10>.
    Set user-defined property "HU_SET =  I_M23_2" for instance <I_M23> in unit <M8_1E_MXILINX_Exp10>.
    Set user-defined property "HU_SET =  I_M45_1" for instance <I_M45> in unit <M8_1E_MXILINX_Exp10>.
    Set user-defined property "HU_SET =  I_M67_0" for instance <I_M67> in unit <M8_1E_MXILINX_Exp10>.
=======
Analyzing Entity <MUXLIFE_MUSER_Exp10> in library <work> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  XLXI_1_12" for instance <XLXI_1> in unit <MUXLIFE_MUSER_Exp10>.
    Set user-defined property "HU_SET =  XLXI_5_13" for instance <XLXI_5> in unit <MUXLIFE_MUSER_Exp10>.
    Set user-defined property "HU_SET =  XLXI_9_14" for instance <XLXI_9> in unit <MUXLIFE_MUSER_Exp10>.
    Set user-defined property "HU_SET =  XLXI_10_15" for instance <XLXI_10> in unit <MUXLIFE_MUSER_Exp10>.
Entity <MUXLIFE_MUSER_Exp10> analyzed. Unit <MUXLIFE_MUSER_Exp10> generated.

Analyzing Entity <M8_1E_MXILINX_Exp10> in library <work> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  I_M01_11" for instance <I_M01> in unit <M8_1E_MXILINX_Exp10>.
    Set user-defined property "HU_SET =  I_M23_10" for instance <I_M23> in unit <M8_1E_MXILINX_Exp10>.
    Set user-defined property "HU_SET =  I_M45_9" for instance <I_M45> in unit <M8_1E_MXILINX_Exp10>.
    Set user-defined property "HU_SET =  I_M67_8" for instance <I_M67> in unit <M8_1E_MXILINX_Exp10>.
>>>>>>> e1b5f3295b4046289d86f926e89c736339674fac
Entity <M8_1E_MXILINX_Exp10> analyzed. Unit <M8_1E_MXILINX_Exp10> generated.

Analyzing Entity <M2_1E_MXILINX_Exp10> in library <work> (Architecture <behavioral>).
Entity <M2_1E_MXILINX_Exp10> analyzed. Unit <M2_1E_MXILINX_Exp10> generated.

Analyzing Entity <ADDisplay_MUSER_Exp10> in library <work> (Architecture <behavioral>).
<<<<<<< HEAD
WARNING:Xst:753 - "/home/nick/git-repos/Physics301-Fall2018-NL-RC/Lab7/Exp10/Exp10.vhf" line 94: Unconnected output port 'hexO' of component 'mux4SSD'.
WARNING:Xst:753 - "/home/nick/git-repos/Physics301-Fall2018-NL-RC/Lab7/Exp10/Exp10.vhf" line 106: Unconnected output port 'Dout3' of component 'bin2BCD3en'.
WARNING:Xst:753 - "/home/nick/git-repos/Physics301-Fall2018-NL-RC/Lab7/Exp10/Exp10.vhf" line 106: Unconnected output port 'Dout2' of component 'bin2BCD3en'.
WARNING:Xst:753 - "/home/nick/git-repos/Physics301-Fall2018-NL-RC/Lab7/Exp10/Exp10.vhf" line 106: Unconnected output port 'RBout' of component 'bin2BCD3en'.
WARNING:Xst:753 - "/home/nick/git-repos/Physics301-Fall2018-NL-RC/Lab7/Exp10/Exp10.vhf" line 116: Unconnected output port 'CLK1M' of component 'DCM_50M'.
WARNING:Xst:753 - "/home/nick/git-repos/Physics301-Fall2018-NL-RC/Lab7/Exp10/Exp10.vhf" line 116: Unconnected output port 'CLK10k' of component 'DCM_50M'.
WARNING:Xst:753 - "/home/nick/git-repos/Physics301-Fall2018-NL-RC/Lab7/Exp10/Exp10.vhf" line 116: Unconnected output port 'CLK1' of component 'DCM_50M'.
WARNING:Xst:753 - "/home/nick/git-repos/Physics301-Fall2018-NL-RC/Lab7/Exp10/Exp10.vhf" line 124: Unconnected output port 'Dout1' of component 'bin2BCD3en'.
WARNING:Xst:753 - "/home/nick/git-repos/Physics301-Fall2018-NL-RC/Lab7/Exp10/Exp10.vhf" line 124: Unconnected output port 'Dout0' of component 'bin2BCD3en'.
WARNING:Xst:753 - "/home/nick/git-repos/Physics301-Fall2018-NL-RC/Lab7/Exp10/Exp10.vhf" line 124: Unconnected output port 'RBout' of component 'bin2BCD3en'.
=======
WARNING:Xst:753 - "C:/Users/Vason/Documents/GitHub/Physics301-Fall2018-NL-RC/Lab7/Exp10/Exp10.vhf" line 622: Unconnected output port 'Dout3' of component 'bin2BCD3en'.
WARNING:Xst:753 - "C:/Users/Vason/Documents/GitHub/Physics301-Fall2018-NL-RC/Lab7/Exp10/Exp10.vhf" line 622: Unconnected output port 'Dout2' of component 'bin2BCD3en'.
WARNING:Xst:753 - "C:/Users/Vason/Documents/GitHub/Physics301-Fall2018-NL-RC/Lab7/Exp10/Exp10.vhf" line 622: Unconnected output port 'RBout' of component 'bin2BCD3en'.
WARNING:Xst:753 - "C:/Users/Vason/Documents/GitHub/Physics301-Fall2018-NL-RC/Lab7/Exp10/Exp10.vhf" line 632: Unconnected output port 'CLK1M' of component 'DCM_50M'.
WARNING:Xst:753 - "C:/Users/Vason/Documents/GitHub/Physics301-Fall2018-NL-RC/Lab7/Exp10/Exp10.vhf" line 632: Unconnected output port 'CLK10k' of component 'DCM_50M'.
WARNING:Xst:753 - "C:/Users/Vason/Documents/GitHub/Physics301-Fall2018-NL-RC/Lab7/Exp10/Exp10.vhf" line 632: Unconnected output port 'CLK1' of component 'DCM_50M'.
WARNING:Xst:753 - "C:/Users/Vason/Documents/GitHub/Physics301-Fall2018-NL-RC/Lab7/Exp10/Exp10.vhf" line 644: Unconnected output port 'Dout1' of component 'bin2BCD3en'.
WARNING:Xst:753 - "C:/Users/Vason/Documents/GitHub/Physics301-Fall2018-NL-RC/Lab7/Exp10/Exp10.vhf" line 644: Unconnected output port 'Dout0' of component 'bin2BCD3en'.
WARNING:Xst:753 - "C:/Users/Vason/Documents/GitHub/Physics301-Fall2018-NL-RC/Lab7/Exp10/Exp10.vhf" line 644: Unconnected output port 'RBout' of component 'bin2BCD3en'.
>>>>>>> e1b5f3295b4046289d86f926e89c736339674fac
Entity <ADDisplay_MUSER_Exp10> analyzed. Unit <ADDisplay_MUSER_Exp10> generated.

Analyzing Entity <mux4SSD> in library <work> (Architecture <behavioral>).
Entity <mux4SSD> analyzed. Unit <mux4SSD> generated.

Analyzing Entity <bin2BCD3en> in library <work> (Architecture <behavioral>).
INFO:Xst:1561 - "C:/Users/Vason/Documents/GitHub/Physics301-Fall2018-NL-RC/goodies/bin2BCD3en.vhd" line 62: Mux is complete : default of case is discarded
INFO:Xst:1561 - "C:/Users/Vason/Documents/GitHub/Physics301-Fall2018-NL-RC/goodies/bin2BCD3en.vhd" line 62: Mux is complete : default of case is discarded
INFO:Xst:2679 - Register <Dout3> in unit <bin2BCD3en> has a constant value of 0000 during circuit operation. The register is replaced by logic.
Entity <bin2BCD3en> analyzed. Unit <bin2BCD3en> generated.

Analyzing generic Entity <DCM_50M> in library <work> (Architecture <behavioral>).
	DIV100 = 50
	DIV1k = 500
	DIV50 = 25
Entity <DCM_50M> analyzed. Unit <DCM_50M> generated.

Analyzing Entity <SSD_1dig> in library <work> (Architecture <behavioral>).
Entity <SSD_1dig> analyzed. Unit <SSD_1dig> generated.

Analyzing Entity <Memory_MUSER_Exp10> in library <work> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  XLXI_1_0" for instance <XLXI_1> in unit <Memory_MUSER_Exp10>.
    Set user-defined property "HU_SET =  XLXI_35_1" for instance <XLXI_35> in unit <Memory_MUSER_Exp10>.
    Set user-defined property "HU_SET =  XLXI_36_2" for instance <XLXI_36> in unit <Memory_MUSER_Exp10>.
    Set user-defined property "HU_SET =  XLXI_37_3" for instance <XLXI_37> in unit <Memory_MUSER_Exp10>.
    Set user-defined property "HU_SET =  XLXI_38_4" for instance <XLXI_38> in unit <Memory_MUSER_Exp10>.
    Set user-defined property "HU_SET =  XLXI_39_5" for instance <XLXI_39> in unit <Memory_MUSER_Exp10>.
    Set user-defined property "HU_SET =  XLXI_40_6" for instance <XLXI_40> in unit <Memory_MUSER_Exp10>.
    Set user-defined property "HU_SET =  XLXI_41_7" for instance <XLXI_41> in unit <Memory_MUSER_Exp10>.
Entity <Memory_MUSER_Exp10> analyzed. Unit <Memory_MUSER_Exp10> generated.

Analyzing Entity <FD4CE_MXILINX_Exp10> in library <work> (Architecture <behavioral>).
    Set user-defined property "INIT =  0" for instance <I_Q0> in unit <FD4CE_MXILINX_Exp10>.
    Set user-defined property "INIT =  0" for instance <I_Q1> in unit <FD4CE_MXILINX_Exp10>.
    Set user-defined property "INIT =  0" for instance <I_Q2> in unit <FD4CE_MXILINX_Exp10>.
    Set user-defined property "INIT =  0" for instance <I_Q3> in unit <FD4CE_MXILINX_Exp10>.
Entity <FD4CE_MXILINX_Exp10> analyzed. Unit <FD4CE_MXILINX_Exp10> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <mux4SSD>.
<<<<<<< HEAD
    Related source file is "/home/nick/git-repos/Physics301-Fall2018-NL-RC/goodies/mux4SSD.vhd".
Unit <mux4SSD> synthesized.


=======
    Related source file is "C:/Users/Vason/Documents/GitHub/Physics301-Fall2018-NL-RC/goodies/mux4SSD.vhd".
    Found 4-bit 4-to-1 multiplexer for signal <hexO>.
    Found 1-bit 4-to-1 multiplexer for signal <dpO>.
    Found 1-of-4 decoder for signal <anO>.
    Summary:
	inferred   5 Multiplexer(s).
	inferred   1 Decoder(s).
Unit <mux4SSD> synthesized.


Synthesizing Unit <SSD_1dig>.
    Related source file is "C:/Users/Vason/Documents/GitHub/Physics301-Fall2018-NL-RC/goodies/SSD_1dig.vhd".
    Found 16x7-bit ROM for signal <hexD$rom0000>.
    Summary:
	inferred   1 ROM(s).
Unit <SSD_1dig> synthesized.


>>>>>>> e1b5f3295b4046289d86f926e89c736339674fac
Synthesizing Unit <bin2BCD3en>.
    Related source file is "C:/Users/Vason/Documents/GitHub/Physics301-Fall2018-NL-RC/goodies/bin2BCD3en.vhd".
    Found 16x4-bit ROM for signal <b9$mux0000> created at line 50.
    Found 16x4-bit ROM for signal <b8$mux0000> created at line 50.
    Found 16x4-bit ROM for signal <b7$mux0000> created at line 50.
    Found 16x4-bit ROM for signal <b6$mux0000> created at line 50.
    Found 16x4-bit ROM for signal <b4$mux0000> created at line 50.
    Found 8x4-bit ROM for signal <b$mux0000> created at line 50.
    Found 16x4-bit ROM for signal <b11$mux0000> created at line 50.
    Found 16x4-bit ROM for signal <b10$mux0000> created at line 50.
    Found 4-bit register for signal <RBout>.
    Found 4-bit register for signal <Dout0>.
    Found 4-bit register for signal <Dout1>.
    Found 4-bit register for signal <Dout2>.
    Summary:
	inferred   8 ROM(s).
	inferred  12 D-type flip-flop(s).
Unit <bin2BCD3en> synthesized.


Synthesizing Unit <DCM_50M>.
    Related source file is "C:/Users/Vason/Documents/GitHub/Physics301-Fall2018-NL-RC/goodies/DCM_50M.vhd".
    Found 1-bit register for signal <clk_1>.
    Found 32-bit adder for signal <clk_1$addsub0000> created at line 121.
    Found 32-bit comparator greater for signal <clk_1$cmp_gt0000> created at line 122.
    Found 1-bit register for signal <clk_10k>.
    Found 1-bit register for signal <clk_1k>.
    Found 32-bit adder for signal <clk_1k$addsub0000> created at line 101.
    Found 32-bit comparator greater for signal <clk_1k$cmp_gt0000> created at line 102.
    Found 1-bit register for signal <clk_1m>.
    Found 32-bit adder for signal <clk_1m$addsub0000> created at line 61.
    Found 32-bit comparator greatequal for signal <clk_1m$cmp_ge0000> created at line 62.
    Found 32-bit up counter for signal <cnt1>.
    Found 32-bit up counter for signal <cnt10k>.
    Found 32-bit adder for signal <cnt10k$addsub0000> created at line 81.
    Found 32-bit comparator greater for signal <cnt10k$cmp_gt0000> created at line 82.
    Found 32-bit up counter for signal <cnt1k>.
    Found 32-bit up counter for signal <cnt1M>.
    Summary:
	inferred   4 Counter(s).
	inferred   4 D-type flip-flop(s).
	inferred   4 Adder/Subtractor(s).
	inferred   4 Comparator(s).
Unit <DCM_50M> synthesized.


<<<<<<< HEAD
Synthesizing Unit <SSD_1dig>.
    Related source file is "/home/nick/git-repos/Physics301-Fall2018-NL-RC/goodies/SSD_1dig.vhd".
    Found 16x7-bit ROM for signal <hexD$rom0000>.
=======
Synthesizing Unit <sel_strobeB>.
    Related source file is "C:/Users/Vason/Documents/GitHub/Physics301-Fall2018-NL-RC/goodies/sel_strobeB.vhd".
    Found 4x2-bit ROM for signal <sel$mux0001> created at line 44.
    Found 2-bit register for signal <sel>.
    Found 2-bit register for signal <selx>.
>>>>>>> e1b5f3295b4046289d86f926e89c736339674fac
    Summary:
	inferred   1 ROM(s).
Unit <SSD_1dig> synthesized.


Synthesizing Unit <D3_8E_MXILINX_Exp10>.
    Related source file is "C:/Users/Vason/Documents/GitHub/Physics301-Fall2018-NL-RC/Lab7/Exp10/Exp10.vhf".
Unit <D3_8E_MXILINX_Exp10> synthesized.


Synthesizing Unit <ADDisplay_MUSER_Exp10>.
<<<<<<< HEAD
    Related source file is "/home/nick/git-repos/Physics301-Fall2018-NL-RC/Lab7/Exp10/Exp10.vhf".
WARNING:Xst:653 - Signal <XLXI_20_hexA_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0000.
=======
    Related source file is "C:/Users/Vason/Documents/GitHub/Physics301-Fall2018-NL-RC/Lab7/Exp10/Exp10.vhf".
>>>>>>> e1b5f3295b4046289d86f926e89c736339674fac
Unit <ADDisplay_MUSER_Exp10> synthesized.


Synthesizing Unit <M2_1E_MXILINX_Exp10>.
    Related source file is "C:/Users/Vason/Documents/GitHub/Physics301-Fall2018-NL-RC/Lab7/Exp10/Exp10.vhf".
Unit <M2_1E_MXILINX_Exp10> synthesized.


Synthesizing Unit <FD4CE_MXILINX_Exp10>.
    Related source file is "C:/Users/Vason/Documents/GitHub/Physics301-Fall2018-NL-RC/Lab7/Exp10/Exp10.vhf".
Unit <FD4CE_MXILINX_Exp10> synthesized.


Synthesizing Unit <Memory_MUSER_Exp10>.
    Related source file is "C:/Users/Vason/Documents/GitHub/Physics301-Fall2018-NL-RC/Lab7/Exp10/Exp10.vhf".
WARNING:Xst:653 - Signal <XLXI_41_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_40_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_39_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_38_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_37_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_36_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_35_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_1_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
Unit <Memory_MUSER_Exp10> synthesized.


Synthesizing Unit <M8_1E_MXILINX_Exp10>.
    Related source file is "C:/Users/Vason/Documents/GitHub/Physics301-Fall2018-NL-RC/Lab7/Exp10/Exp10.vhf".
Unit <M8_1E_MXILINX_Exp10> synthesized.


Synthesizing Unit <MUXLIFE_MUSER_Exp10>.
    Related source file is "C:/Users/Vason/Documents/GitHub/Physics301-Fall2018-NL-RC/Lab7/Exp10/Exp10.vhf".
Unit <MUXLIFE_MUSER_Exp10> synthesized.


Synthesizing Unit <Exp10>.
    Related source file is "C:/Users/Vason/Documents/GitHub/Physics301-Fall2018-NL-RC/Lab7/Exp10/Exp10.vhf".
WARNING:Xst:653 - Signal <Dout<7:4>> is used but never assigned. This sourceless signal will be automatically connected to value 0000.
Unit <Exp10> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 17
 16x4-bit ROM                                          : 14
 16x7-bit ROM                                          : 1
 8x4-bit ROM                                           : 2
# Adders/Subtractors                                   : 4
 32-bit adder                                          : 4
# Counters                                             : 4
 32-bit up counter                                     : 4
# Registers                                            : 24
 1-bit register                                        : 20
 4-bit register                                        : 4
# Comparators                                          : 4
 32-bit comparator greatequal                          : 1
 32-bit comparator greater                             : 3

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1290 - Hierarchical block <XLXI_31> is unconnected in block <XLXI_31>.
   It will be removed from the design.
WARNING:Xst:2404 -  FFs/Latches <Dout2<3:2>> (without init value) have a constant value of 0 in block <bin2BCD3en>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 17
 16x4-bit ROM                                          : 14
 16x7-bit ROM                                          : 1
 8x4-bit ROM                                           : 2
# Adders/Subtractors                                   : 4
 32-bit adder                                          : 4
# Counters                                             : 4
 32-bit up counter                                     : 4
# Registers                                            : 64
 Flip-Flops                                            : 64
# Comparators                                          : 4
 32-bit comparator greatequal                          : 1
 32-bit comparator greater                             : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <RBout_1> in Unit <bin2BCD3en> is equivalent to the following FF/Latch, which will be removed : <RBout_0> 
WARNING:Xst:1710 - FF/Latch <RBout_3> (without init value) has a constant value of 1 in block <bin2BCD3en>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RBout_1> (without init value) has a constant value of 0 in block <bin2BCD3en>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <Exp10> ...

Optimizing unit <DCM_50M> ...

Optimizing unit <D3_8E_MXILINX_Exp10> ...

Optimizing unit <M2_1E_MXILINX_Exp10> ...

Optimizing unit <FD4CE_MXILINX_Exp10> ...

Optimizing unit <bin2BCD3en> ...

Optimizing unit <Memory_MUSER_Exp10> ...

Optimizing unit <M8_1E_MXILINX_Exp10> ...
WARNING:Xst:2677 - Node <XLXI_31/XLXI_26/cnt10k_31> of sequential type is unconnected in block <Exp10>.
WARNING:Xst:2677 - Node <XLXI_31/XLXI_26/cnt10k_30> of sequential type is unconnected in block <Exp10>.
WARNING:Xst:2677 - Node <XLXI_31/XLXI_26/cnt10k_29> of sequential type is unconnected in block <Exp10>.
WARNING:Xst:2677 - Node <XLXI_31/XLXI_26/cnt10k_28> of sequential type is unconnected in block <Exp10>.
WARNING:Xst:2677 - Node <XLXI_31/XLXI_26/cnt10k_27> of sequential type is unconnected in block <Exp10>.
WARNING:Xst:2677 - Node <XLXI_31/XLXI_26/cnt10k_26> of sequential type is unconnected in block <Exp10>.
WARNING:Xst:2677 - Node <XLXI_31/XLXI_26/cnt10k_25> of sequential type is unconnected in block <Exp10>.
WARNING:Xst:2677 - Node <XLXI_31/XLXI_26/cnt10k_24> of sequential type is unconnected in block <Exp10>.
WARNING:Xst:2677 - Node <XLXI_31/XLXI_26/cnt10k_23> of sequential type is unconnected in block <Exp10>.
WARNING:Xst:2677 - Node <XLXI_31/XLXI_26/cnt10k_22> of sequential type is unconnected in block <Exp10>.
WARNING:Xst:2677 - Node <XLXI_31/XLXI_26/cnt10k_21> of sequential type is unconnected in block <Exp10>.
WARNING:Xst:2677 - Node <XLXI_31/XLXI_26/cnt10k_20> of sequential type is unconnected in block <Exp10>.
WARNING:Xst:2677 - Node <XLXI_31/XLXI_26/cnt10k_19> of sequential type is unconnected in block <Exp10>.
WARNING:Xst:2677 - Node <XLXI_31/XLXI_26/cnt10k_18> of sequential type is unconnected in block <Exp10>.
WARNING:Xst:2677 - Node <XLXI_31/XLXI_26/cnt10k_17> of sequential type is unconnected in block <Exp10>.
WARNING:Xst:2677 - Node <XLXI_31/XLXI_26/cnt10k_16> of sequential type is unconnected in block <Exp10>.
WARNING:Xst:2677 - Node <XLXI_31/XLXI_26/cnt10k_15> of sequential type is unconnected in block <Exp10>.
WARNING:Xst:2677 - Node <XLXI_31/XLXI_26/cnt10k_14> of sequential type is unconnected in block <Exp10>.
WARNING:Xst:2677 - Node <XLXI_31/XLXI_26/cnt10k_13> of sequential type is unconnected in block <Exp10>.
WARNING:Xst:2677 - Node <XLXI_31/XLXI_26/cnt10k_12> of sequential type is unconnected in block <Exp10>.
WARNING:Xst:2677 - Node <XLXI_31/XLXI_26/cnt10k_11> of sequential type is unconnected in block <Exp10>.
WARNING:Xst:2677 - Node <XLXI_31/XLXI_26/cnt10k_10> of sequential type is unconnected in block <Exp10>.
WARNING:Xst:2677 - Node <XLXI_31/XLXI_26/cnt10k_9> of sequential type is unconnected in block <Exp10>.
WARNING:Xst:2677 - Node <XLXI_31/XLXI_26/cnt10k_8> of sequential type is unconnected in block <Exp10>.
WARNING:Xst:2677 - Node <XLXI_31/XLXI_26/cnt10k_7> of sequential type is unconnected in block <Exp10>.
WARNING:Xst:2677 - Node <XLXI_31/XLXI_26/cnt10k_6> of sequential type is unconnected in block <Exp10>.
WARNING:Xst:2677 - Node <XLXI_31/XLXI_26/cnt10k_5> of sequential type is unconnected in block <Exp10>.
WARNING:Xst:2677 - Node <XLXI_31/XLXI_26/cnt10k_4> of sequential type is unconnected in block <Exp10>.
WARNING:Xst:2677 - Node <XLXI_31/XLXI_26/cnt10k_3> of sequential type is unconnected in block <Exp10>.
WARNING:Xst:2677 - Node <XLXI_31/XLXI_26/cnt10k_2> of sequential type is unconnected in block <Exp10>.
WARNING:Xst:2677 - Node <XLXI_31/XLXI_26/cnt10k_1> of sequential type is unconnected in block <Exp10>.
WARNING:Xst:2677 - Node <XLXI_31/XLXI_26/cnt10k_0> of sequential type is unconnected in block <Exp10>.
WARNING:Xst:2677 - Node <XLXI_31/XLXI_26/cnt1_31> of sequential type is unconnected in block <Exp10>.
WARNING:Xst:2677 - Node <XLXI_31/XLXI_26/cnt1_30> of sequential type is unconnected in block <Exp10>.
WARNING:Xst:2677 - Node <XLXI_31/XLXI_26/cnt1_29> of sequential type is unconnected in block <Exp10>.
WARNING:Xst:2677 - Node <XLXI_31/XLXI_26/cnt1_28> of sequential type is unconnected in block <Exp10>.
WARNING:Xst:2677 - Node <XLXI_31/XLXI_26/cnt1_27> of sequential type is unconnected in block <Exp10>.
WARNING:Xst:2677 - Node <XLXI_31/XLXI_26/cnt1_26> of sequential type is unconnected in block <Exp10>.
WARNING:Xst:2677 - Node <XLXI_31/XLXI_26/cnt1_25> of sequential type is unconnected in block <Exp10>.
WARNING:Xst:2677 - Node <XLXI_31/XLXI_26/cnt1_24> of sequential type is unconnected in block <Exp10>.
WARNING:Xst:2677 - Node <XLXI_31/XLXI_26/cnt1_23> of sequential type is unconnected in block <Exp10>.
WARNING:Xst:2677 - Node <XLXI_31/XLXI_26/cnt1_22> of sequential type is unconnected in block <Exp10>.
WARNING:Xst:2677 - Node <XLXI_31/XLXI_26/cnt1_21> of sequential type is unconnected in block <Exp10>.
WARNING:Xst:2677 - Node <XLXI_31/XLXI_26/cnt1_20> of sequential type is unconnected in block <Exp10>.
WARNING:Xst:2677 - Node <XLXI_31/XLXI_26/cnt1_19> of sequential type is unconnected in block <Exp10>.
WARNING:Xst:2677 - Node <XLXI_31/XLXI_26/cnt1_18> of sequential type is unconnected in block <Exp10>.
WARNING:Xst:2677 - Node <XLXI_31/XLXI_26/cnt1_17> of sequential type is unconnected in block <Exp10>.
WARNING:Xst:2677 - Node <XLXI_31/XLXI_26/cnt1_16> of sequential type is unconnected in block <Exp10>.
WARNING:Xst:2677 - Node <XLXI_31/XLXI_26/cnt1_15> of sequential type is unconnected in block <Exp10>.
WARNING:Xst:2677 - Node <XLXI_31/XLXI_26/cnt1_14> of sequential type is unconnected in block <Exp10>.
WARNING:Xst:2677 - Node <XLXI_31/XLXI_26/cnt1_13> of sequential type is unconnected in block <Exp10>.
WARNING:Xst:2677 - Node <XLXI_31/XLXI_26/cnt1_12> of sequential type is unconnected in block <Exp10>.
WARNING:Xst:2677 - Node <XLXI_31/XLXI_26/cnt1_11> of sequential type is unconnected in block <Exp10>.
WARNING:Xst:2677 - Node <XLXI_31/XLXI_26/cnt1_10> of sequential type is unconnected in block <Exp10>.
WARNING:Xst:2677 - Node <XLXI_31/XLXI_26/cnt1_9> of sequential type is unconnected in block <Exp10>.
WARNING:Xst:2677 - Node <XLXI_31/XLXI_26/cnt1_8> of sequential type is unconnected in block <Exp10>.
WARNING:Xst:2677 - Node <XLXI_31/XLXI_26/cnt1_7> of sequential type is unconnected in block <Exp10>.
WARNING:Xst:2677 - Node <XLXI_31/XLXI_26/cnt1_6> of sequential type is unconnected in block <Exp10>.
WARNING:Xst:2677 - Node <XLXI_31/XLXI_26/cnt1_5> of sequential type is unconnected in block <Exp10>.
WARNING:Xst:2677 - Node <XLXI_31/XLXI_26/cnt1_4> of sequential type is unconnected in block <Exp10>.
WARNING:Xst:2677 - Node <XLXI_31/XLXI_26/cnt1_3> of sequential type is unconnected in block <Exp10>.
WARNING:Xst:2677 - Node <XLXI_31/XLXI_26/cnt1_2> of sequential type is unconnected in block <Exp10>.
WARNING:Xst:2677 - Node <XLXI_31/XLXI_26/cnt1_1> of sequential type is unconnected in block <Exp10>.
WARNING:Xst:2677 - Node <XLXI_31/XLXI_26/cnt1_0> of sequential type is unconnected in block <Exp10>.
WARNING:Xst:2677 - Node <XLXI_31/XLXI_26/clk_1> of sequential type is unconnected in block <Exp10>.
WARNING:Xst:2677 - Node <XLXI_31/XLXI_26/clk_10k> of sequential type is unconnected in block <Exp10>.
WARNING:Xst:2677 - Node <XLXI_31/XLXI_25/RBout_2> of sequential type is unconnected in block <Exp10>.
WARNING:Xst:2677 - Node <XLXI_31/XLXI_25/Dout2_1> of sequential type is unconnected in block <Exp10>.
WARNING:Xst:2677 - Node <XLXI_31/XLXI_25/Dout2_0> of sequential type is unconnected in block <Exp10>.
WARNING:Xst:2677 - Node <XLXI_31/XLXI_25/Dout1_0> of sequential type is unconnected in block <Exp10>.
WARNING:Xst:2677 - Node <XLXI_31/XLXI_25/Dout1_1> of sequential type is unconnected in block <Exp10>.
WARNING:Xst:2677 - Node <XLXI_31/XLXI_25/Dout1_2> of sequential type is unconnected in block <Exp10>.
WARNING:Xst:2677 - Node <XLXI_31/XLXI_25/Dout1_3> of sequential type is unconnected in block <Exp10>.
WARNING:Xst:2677 - Node <XLXI_31/XLXI_31/RBout_2> of sequential type is unconnected in block <Exp10>.
WARNING:Xst:2677 - Node <XLXI_31/XLXI_31/Dout2_1> of sequential type is unconnected in block <Exp10>.
WARNING:Xst:2677 - Node <XLXI_31/XLXI_31/Dout2_0> of sequential type is unconnected in block <Exp10>.
WARNING:Xst:2677 - Node <XLXI_31/XLXI_31/Dout1_0> of sequential type is unconnected in block <Exp10>.
WARNING:Xst:2677 - Node <XLXI_31/XLXI_31/Dout1_1> of sequential type is unconnected in block <Exp10>.
WARNING:Xst:2677 - Node <XLXI_31/XLXI_31/Dout1_2> of sequential type is unconnected in block <Exp10>.
WARNING:Xst:2677 - Node <XLXI_31/XLXI_31/Dout1_3> of sequential type is unconnected in block <Exp10>.
WARNING:Xst:2677 - Node <XLXI_31/XLXI_31/Dout0_1> of sequential type is unconnected in block <Exp10>.
WARNING:Xst:2677 - Node <XLXI_31/XLXI_31/Dout0_3> of sequential type is unconnected in block <Exp10>.
WARNING:Xst:2677 - Node <XLXI_31/XLXI_31/Dout0_2> of sequential type is unconnected in block <Exp10>.
WARNING:Xst:2677 - Node <XLXI_31/XLXI_31/Dout0_0> of sequential type is unconnected in block <Exp10>.

Mapping all equations...
Building and optimizing final netlist ...
<<<<<<< HEAD
Found area constraint ratio of 100 (+ 5) on block Exp10, actual ratio is 13.
=======
Found area constraint ratio of 100 (+ 5) on block Exp10, actual ratio is 15.
>>>>>>> e1b5f3295b4046289d86f926e89c736339674fac

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 102
 Flip-Flops                                            : 102

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Exp10.ngr
Top Level Output File Name         : Exp10
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 26

Cell Usage :
<<<<<<< HEAD
# BELS                             : 518
#      AND3                        : 16
#      AND3B1                      : 16
=======
# BELS                             : 603
#      AND3                        : 32
#      AND3B1                      : 32
>>>>>>> e1b5f3295b4046289d86f926e89c736339674fac
#      AND4                        : 1
#      AND4B1                      : 3
#      AND4B2                      : 3
#      AND4B3                      : 1
#      GND                         : 1
#      INV                         : 11
#      LUT1                        : 127
#      LUT2                        : 13
#      LUT3                        : 3
#      LUT4                        : 19
#      MUXCY                       : 147
<<<<<<< HEAD
#      MUXF5_L                     : 8
#      MUXF6                       : 4
#      OR2                         : 16
=======
#      MUXF5                       : 4
#      MUXF5_L                     : 16
#      MUXF6                       : 8
#      OR2                         : 32
>>>>>>> e1b5f3295b4046289d86f926e89c736339674fac
#      VCC                         : 1
#      XORCY                       : 128
# FlipFlops/Latches                : 102
#      FDCE                        : 32
#      FDCP                        : 4
#      FDE                         : 2
#      FDR                         : 64
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 25
#      IBUF                        : 9
#      OBUF                        : 16
# Others                           : 1
#      PULLUP                      : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-4 

<<<<<<< HEAD
 Number of Slices:                       87  out of    960     9%  
 Number of Slice Flip Flops:            102  out of   1920     5%  
 Number of 4 input LUTs:                173  out of   1920     9%  
 Number of IOs:                          22
 Number of bonded IOBs:                  22  out of     83    26%  
=======
 Number of Slices:                       97  out of    960    10%  
 Number of Slice Flip Flops:            109  out of   1920     5%  
 Number of 4 input LUTs:                194  out of   1920    10%  
 Number of IOs:                          26
 Number of bonded IOBs:                  26  out of     83    31%  
>>>>>>> e1b5f3295b4046289d86f926e89c736339674fac
 Number of GCLKs:                         2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)        | Load  |
-----------------------------------+------------------------------+-------+
XLXI_31/XLXI_26/clk_1m1            | BUFG                         | 33    |
CLK                                | BUFGP                        | 65    |
XLXI_31/XLXI_26/clk_1k             | NONE(XLXI_31/XLXI_25/Dout0_1)| 4     |
-----------------------------------+------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-------------------------------------------------------------------+------------------------------+-------+
Control Signal                                                     | Buffer(FF name)              | Load  |
-------------------------------------------------------------------+------------------------------+-------+
<<<<<<< HEAD
Data_7_OBUF(XST_GND:G)                                             | NONE(XLXI_14/XLXI_1/I_Q0)    | 32    |
=======
Dout<4>(XST_GND:G)                                                 | NONE(XLXI_31/XLXI_25/Dout1_0)| 33    |
Data_7_OBUF(XST_VCC:P)                                             | NONE(XLXI_31/XLXI_31/Dout2_0)| 2     |
ReadData                                                           | IBUF                         | 1     |
>>>>>>> e1b5f3295b4046289d86f926e89c736339674fac
XLXI_31/XLXI_25/Dout0_0_and0000(XLXI_31/XLXI_25/Dout0_0_and00001:O)| NONE(XLXI_31/XLXI_25/Dout0_0)| 1     |
XLXI_31/XLXI_25/Dout0_0_and0001(XLXI_31/XLXI_25/Dout0_0_and00011:O)| NONE(XLXI_31/XLXI_25/Dout0_0)| 1     |
XLXI_31/XLXI_25/Dout0_1_and0000(XLXI_31/XLXI_25/Dout0_1_and00001:O)| NONE(XLXI_31/XLXI_25/Dout0_1)| 1     |
XLXI_31/XLXI_25/Dout0_1_and0001(XLXI_31/XLXI_25/Dout0_1_and00011:O)| NONE(XLXI_31/XLXI_25/Dout0_1)| 1     |
XLXI_31/XLXI_25/Dout0_2_and0000(XLXI_31/XLXI_25/Dout0_2_and00001:O)| NONE(XLXI_31/XLXI_25/Dout0_2)| 1     |
XLXI_31/XLXI_25/Dout0_2_and0001(XLXI_31/XLXI_25/Dout0_2_and00011:O)| NONE(XLXI_31/XLXI_25/Dout0_2)| 1     |
XLXI_31/XLXI_25/Dout0_3_and0000(XLXI_31/XLXI_25/Dout0_3_and00001:O)| NONE(XLXI_31/XLXI_25/Dout0_3)| 1     |
XLXI_31/XLXI_25/Dout0_3_and0001(XLXI_31/XLXI_25/Dout0_3_and00011:O)| NONE(XLXI_31/XLXI_25/Dout0_3)| 1     |
-------------------------------------------------------------------+------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 10.324ns (Maximum Frequency: 96.860MHz)
<<<<<<< HEAD
   Minimum input arrival time before clock: 6.973ns
   Maximum output required time after clock: 5.870ns
   Maximum combinational path delay: No path found
=======
   Minimum input arrival time before clock: 8.031ns
   Maximum output required time after clock: 7.952ns
   Maximum combinational path delay: 8.855ns
>>>>>>> e1b5f3295b4046289d86f926e89c736339674fac

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_31/XLXI_26/clk_1m1'
  Clock period: 10.324ns (frequency: 96.860MHz)
  Total number of paths / destination ports: 19009 / 66
-------------------------------------------------------------------------
Delay:               10.324ns (Levels of Logic = 34)
  Source:            XLXI_31/XLXI_26/cnt1k_1 (FF)
  Destination:       XLXI_31/XLXI_26/cnt1k_31 (FF)
  Source Clock:      XLXI_31/XLXI_26/clk_1m1 rising
  Destination Clock: XLXI_31/XLXI_26/clk_1m1 rising

  Data Path: XLXI_31/XLXI_26/cnt1k_1 to XLXI_31/XLXI_26/cnt1k_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.591   0.622  XLXI_31/XLXI_26/cnt1k_1 (XLXI_31/XLXI_26/cnt1k_1)
     LUT1:I0->O            1   0.704   0.000  XLXI_31/XLXI_26/Madd_clk_1k_addsub0000_cy<1>_rt (XLXI_31/XLXI_26/Madd_clk_1k_addsub0000_cy<1>_rt)
     MUXCY:S->O            1   0.464   0.000  XLXI_31/XLXI_26/Madd_clk_1k_addsub0000_cy<1> (XLXI_31/XLXI_26/Madd_clk_1k_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_31/XLXI_26/Madd_clk_1k_addsub0000_cy<2> (XLXI_31/XLXI_26/Madd_clk_1k_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_31/XLXI_26/Madd_clk_1k_addsub0000_cy<3> (XLXI_31/XLXI_26/Madd_clk_1k_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_31/XLXI_26/Madd_clk_1k_addsub0000_cy<4> (XLXI_31/XLXI_26/Madd_clk_1k_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_31/XLXI_26/Madd_clk_1k_addsub0000_cy<5> (XLXI_31/XLXI_26/Madd_clk_1k_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_31/XLXI_26/Madd_clk_1k_addsub0000_cy<6> (XLXI_31/XLXI_26/Madd_clk_1k_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_31/XLXI_26/Madd_clk_1k_addsub0000_cy<7> (XLXI_31/XLXI_26/Madd_clk_1k_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_31/XLXI_26/Madd_clk_1k_addsub0000_cy<8> (XLXI_31/XLXI_26/Madd_clk_1k_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_31/XLXI_26/Madd_clk_1k_addsub0000_cy<9> (XLXI_31/XLXI_26/Madd_clk_1k_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_31/XLXI_26/Madd_clk_1k_addsub0000_cy<10> (XLXI_31/XLXI_26/Madd_clk_1k_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_31/XLXI_26/Madd_clk_1k_addsub0000_cy<11> (XLXI_31/XLXI_26/Madd_clk_1k_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_31/XLXI_26/Madd_clk_1k_addsub0000_cy<12> (XLXI_31/XLXI_26/Madd_clk_1k_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_31/XLXI_26/Madd_clk_1k_addsub0000_cy<13> (XLXI_31/XLXI_26/Madd_clk_1k_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_31/XLXI_26/Madd_clk_1k_addsub0000_cy<14> (XLXI_31/XLXI_26/Madd_clk_1k_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_31/XLXI_26/Madd_clk_1k_addsub0000_cy<15> (XLXI_31/XLXI_26/Madd_clk_1k_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_31/XLXI_26/Madd_clk_1k_addsub0000_cy<16> (XLXI_31/XLXI_26/Madd_clk_1k_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_31/XLXI_26/Madd_clk_1k_addsub0000_cy<17> (XLXI_31/XLXI_26/Madd_clk_1k_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_31/XLXI_26/Madd_clk_1k_addsub0000_cy<18> (XLXI_31/XLXI_26/Madd_clk_1k_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_31/XLXI_26/Madd_clk_1k_addsub0000_cy<19> (XLXI_31/XLXI_26/Madd_clk_1k_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_31/XLXI_26/Madd_clk_1k_addsub0000_cy<20> (XLXI_31/XLXI_26/Madd_clk_1k_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_31/XLXI_26/Madd_clk_1k_addsub0000_cy<21> (XLXI_31/XLXI_26/Madd_clk_1k_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_31/XLXI_26/Madd_clk_1k_addsub0000_cy<22> (XLXI_31/XLXI_26/Madd_clk_1k_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_31/XLXI_26/Madd_clk_1k_addsub0000_cy<23> (XLXI_31/XLXI_26/Madd_clk_1k_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_31/XLXI_26/Madd_clk_1k_addsub0000_cy<24> (XLXI_31/XLXI_26/Madd_clk_1k_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_31/XLXI_26/Madd_clk_1k_addsub0000_cy<25> (XLXI_31/XLXI_26/Madd_clk_1k_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_31/XLXI_26/Madd_clk_1k_addsub0000_cy<26> (XLXI_31/XLXI_26/Madd_clk_1k_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_31/XLXI_26/Madd_clk_1k_addsub0000_cy<27> (XLXI_31/XLXI_26/Madd_clk_1k_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_31/XLXI_26/Madd_clk_1k_addsub0000_cy<28> (XLXI_31/XLXI_26/Madd_clk_1k_addsub0000_cy<28>)
     XORCY:CI->O           1   0.804   0.595  XLXI_31/XLXI_26/Madd_clk_1k_addsub0000_xor<29> (XLXI_31/XLXI_26/clk_1k_addsub0000<29>)
     LUT2:I0->O            1   0.704   0.000  XLXI_31/XLXI_26/Mcompar_clk_1k_cmp_gt0000_lut<10> (XLXI_31/XLXI_26/Mcompar_clk_1k_cmp_gt0000_lut<10>)
     MUXCY:S->O            1   0.464   0.000  XLXI_31/XLXI_26/Mcompar_clk_1k_cmp_gt0000_cy<10> (XLXI_31/XLXI_26/Mcompar_clk_1k_cmp_gt0000_cy<10>)
     MUXCY:CI->O           2   0.459   0.447  XLXI_31/XLXI_26/Mcompar_clk_1k_cmp_gt0000_cy<11> (XLXI_31/XLXI_26/Mcompar_clk_1k_cmp_gt0000_cy<11>)
     INV:I->O             32   0.704   1.262  XLXI_31/XLXI_26/Mcompar_clk_1k_cmp_gt0000_cy<11>_inv_INV_0 (XLXI_31/XLXI_26/clk_1k_cmp_gt0000)
     FDR:R                     0.911          XLXI_31/XLXI_26/cnt1k_0
    ----------------------------------------
    Total                     10.324ns (7.398ns logic, 2.926ns route)
                                       (71.7% logic, 28.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 9.046ns (frequency: 110.552MHz)
  Total number of paths / destination ports: 17953 / 66
-------------------------------------------------------------------------
Delay:               9.046ns (Levels of Logic = 33)
  Source:            XLXI_31/XLXI_26/cnt1M_1 (FF)
  Destination:       XLXI_31/XLXI_26/cnt1M_31 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: XLXI_31/XLXI_26/cnt1M_1 to XLXI_31/XLXI_26/cnt1M_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.591   0.622  XLXI_31/XLXI_26/cnt1M_1 (XLXI_31/XLXI_26/cnt1M_1)
     LUT1:I0->O            1   0.704   0.000  XLXI_31/XLXI_26/Madd_clk_1m_addsub0000_cy<1>_rt (XLXI_31/XLXI_26/Madd_clk_1m_addsub0000_cy<1>_rt)
     MUXCY:S->O            1   0.464   0.000  XLXI_31/XLXI_26/Madd_clk_1m_addsub0000_cy<1> (XLXI_31/XLXI_26/Madd_clk_1m_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_31/XLXI_26/Madd_clk_1m_addsub0000_cy<2> (XLXI_31/XLXI_26/Madd_clk_1m_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_31/XLXI_26/Madd_clk_1m_addsub0000_cy<3> (XLXI_31/XLXI_26/Madd_clk_1m_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_31/XLXI_26/Madd_clk_1m_addsub0000_cy<4> (XLXI_31/XLXI_26/Madd_clk_1m_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_31/XLXI_26/Madd_clk_1m_addsub0000_cy<5> (XLXI_31/XLXI_26/Madd_clk_1m_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_31/XLXI_26/Madd_clk_1m_addsub0000_cy<6> (XLXI_31/XLXI_26/Madd_clk_1m_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_31/XLXI_26/Madd_clk_1m_addsub0000_cy<7> (XLXI_31/XLXI_26/Madd_clk_1m_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_31/XLXI_26/Madd_clk_1m_addsub0000_cy<8> (XLXI_31/XLXI_26/Madd_clk_1m_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_31/XLXI_26/Madd_clk_1m_addsub0000_cy<9> (XLXI_31/XLXI_26/Madd_clk_1m_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_31/XLXI_26/Madd_clk_1m_addsub0000_cy<10> (XLXI_31/XLXI_26/Madd_clk_1m_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_31/XLXI_26/Madd_clk_1m_addsub0000_cy<11> (XLXI_31/XLXI_26/Madd_clk_1m_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_31/XLXI_26/Madd_clk_1m_addsub0000_cy<12> (XLXI_31/XLXI_26/Madd_clk_1m_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_31/XLXI_26/Madd_clk_1m_addsub0000_cy<13> (XLXI_31/XLXI_26/Madd_clk_1m_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_31/XLXI_26/Madd_clk_1m_addsub0000_cy<14> (XLXI_31/XLXI_26/Madd_clk_1m_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_31/XLXI_26/Madd_clk_1m_addsub0000_cy<15> (XLXI_31/XLXI_26/Madd_clk_1m_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_31/XLXI_26/Madd_clk_1m_addsub0000_cy<16> (XLXI_31/XLXI_26/Madd_clk_1m_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_31/XLXI_26/Madd_clk_1m_addsub0000_cy<17> (XLXI_31/XLXI_26/Madd_clk_1m_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_31/XLXI_26/Madd_clk_1m_addsub0000_cy<18> (XLXI_31/XLXI_26/Madd_clk_1m_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_31/XLXI_26/Madd_clk_1m_addsub0000_cy<19> (XLXI_31/XLXI_26/Madd_clk_1m_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_31/XLXI_26/Madd_clk_1m_addsub0000_cy<20> (XLXI_31/XLXI_26/Madd_clk_1m_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_31/XLXI_26/Madd_clk_1m_addsub0000_cy<21> (XLXI_31/XLXI_26/Madd_clk_1m_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_31/XLXI_26/Madd_clk_1m_addsub0000_cy<22> (XLXI_31/XLXI_26/Madd_clk_1m_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_31/XLXI_26/Madd_clk_1m_addsub0000_cy<23> (XLXI_31/XLXI_26/Madd_clk_1m_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_31/XLXI_26/Madd_clk_1m_addsub0000_cy<24> (XLXI_31/XLXI_26/Madd_clk_1m_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_31/XLXI_26/Madd_clk_1m_addsub0000_cy<25> (XLXI_31/XLXI_26/Madd_clk_1m_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_31/XLXI_26/Madd_clk_1m_addsub0000_cy<26> (XLXI_31/XLXI_26/Madd_clk_1m_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_31/XLXI_26/Madd_clk_1m_addsub0000_cy<27> (XLXI_31/XLXI_26/Madd_clk_1m_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_31/XLXI_26/Madd_clk_1m_addsub0000_cy<28> (XLXI_31/XLXI_26/Madd_clk_1m_addsub0000_cy<28>)
     XORCY:CI->O           1   0.804   0.595  XLXI_31/XLXI_26/Madd_clk_1m_addsub0000_xor<29> (XLXI_31/XLXI_26/clk_1m_addsub0000<29>)
     LUT2:I0->O            1   0.704   0.000  XLXI_31/XLXI_26/Mcompar_clk_1m_cmp_ge0000_lut<9> (XLXI_31/XLXI_26/Mcompar_clk_1m_cmp_ge0000_lut<9>)
     MUXCY:S->O            1   0.464   0.000  XLXI_31/XLXI_26/Mcompar_clk_1m_cmp_ge0000_cy<9> (XLXI_31/XLXI_26/Mcompar_clk_1m_cmp_ge0000_cy<9>)
     MUXCY:CI->O          33   0.331   1.263  XLXI_31/XLXI_26/Mcompar_clk_1m_cmp_ge0000_cy<10> (XLXI_31/XLXI_26/clk_1m_cmp_ge0000)
     FDR:R                     0.911          XLXI_31/XLXI_26/cnt1M_0
    ----------------------------------------
    Total                      9.046ns (6.566ns logic, 2.480ns route)
                                       (72.6% logic, 27.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_31/XLXI_26/clk_1k'
  Total number of paths / destination ports: 190 / 4
-------------------------------------------------------------------------
<<<<<<< HEAD
Offset:              6.973ns (Levels of Logic = 8)
  Source:            ReadData (PAD)
  Destination:       XLXI_31/XLXI_25/Dout0_1 (FF)
=======
Offset:              8.031ns (Levels of Logic = 7)
  Source:            Ain<0> (PAD)
  Destination:       XLXI_31/XLXI_31/Dout2_0 (FF)
>>>>>>> e1b5f3295b4046289d86f926e89c736339674fac
  Destination Clock: XLXI_31/XLXI_26/clk_1k rising

  Data Path: ReadData to XLXI_31/XLXI_25/Dout0_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
<<<<<<< HEAD
     IBUF:I->O            40   1.218   1.265  ReadData_IBUF (ReadData_IBUF)
     begin scope: 'XLXI_19/XLXI_5'
     begin scope: 'I_M67'
     AND3:I1->O            1   0.704   0.420  I_36_30 (M1)
     OR2:I0->O             1   0.704   0.000  I_36_38 (O)
     end scope: 'I_M67'
     MUXF5_L:I1->LO        1   0.321   0.000  I_M47 (M47)
     MUXF6:I1->O           5   0.521   0.808  I_O (O)
     end scope: 'XLXI_19/XLXI_5'
     LUT3:I0->O            1   0.704   0.000  XLXI_31/XLXI_25/Mrom_b10_mux000021 (XLXI_31/XLXI_25/Mrom_b10_mux00002)
     FDCP:D                    0.308          XLXI_31/XLXI_25/Dout0_3
    ----------------------------------------
    Total                      6.973ns (4.480ns logic, 2.493ns route)
                                       (64.3% logic, 35.7% route)
=======
     IBUF:I->O            72   1.218   1.275  Ain_0_IBUF (Ain_0_IBUF)
     begin scope: 'XLXI_12'
     AND4B2:I1->O          8   0.704   0.932  I_36_33 (D4)
     end scope: 'XLXI_12'
     LUT4:I0->O            3   0.704   0.706  XLXI_31/XLXI_31/Mrom_b4_mux000012 (XLXI_31/XLXI_31/Mrom_b4_mux0000)
     LUT4:I0->O            1   0.704   0.000  XLXI_31/XLXI_31/Mrom_b8_mux00003_F (N12)
     MUXF5:I0->O           1   0.321   0.455  XLXI_31/XLXI_31/Mrom_b8_mux00003 (XLXI_31/XLXI_31/Mrom_b8_mux00003)
     LUT4:I2->O            1   0.704   0.000  XLXI_31/XLXI_31/Mrom_b11_mux000031 (XLXI_31/XLXI_31/Mrom_b11_mux00003)
     FDC:D                     0.308          XLXI_31/XLXI_31/Dout2_0
    ----------------------------------------
    Total                      8.031ns (4.663ns logic, 3.368ns route)
                                       (58.1% logic, 41.9% route)
>>>>>>> e1b5f3295b4046289d86f926e89c736339674fac

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 160 / 64
-------------------------------------------------------------------------
<<<<<<< HEAD
Offset:              4.329ns (Levels of Logic = 4)
  Source:            Ain<0> (PAD)
  Destination:       XLXI_14/XLXI_1/I_Q0 (FF)
  Destination Clock: CLK rising

  Data Path: Ain<0> to XLXI_14/XLXI_1/I_Q0
=======
Offset:              4.572ns (Levels of Logic = 4)
  Source:            Ain<0> (PAD)
  Destination:       XLXI_35/XLXI_39/I_Q0 (FF)
  Destination Clock: CLK rising

  Data Path: Ain<0> to XLXI_35/XLXI_39/I_Q0
>>>>>>> e1b5f3295b4046289d86f926e89c736339674fac
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            72   1.218   1.275  Ain_0_IBUF (Ain_0_IBUF)
     begin scope: 'XLXI_12'
     AND4:I2->O            4   0.704   0.587  I_36_30 (D7)
     end scope: 'XLXI_12'
     begin scope: 'XLXI_35/XLXI_41'
     FDCE:CE                   0.555          I_Q0
    ----------------------------------------
<<<<<<< HEAD
    Total                      4.329ns (2.477ns logic, 1.852ns route)
                                       (57.2% logic, 42.8% route)
=======
    Total                      4.572ns (2.477ns logic, 2.095ns route)
                                       (54.2% logic, 45.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 32 / 4
-------------------------------------------------------------------------
Offset:              7.400ns (Levels of Logic = 8)
  Source:            XLXI_35/XLXI_35/I_Q3 (FF)
  Destination:       memData<3> (PAD)
  Source Clock:      CLK rising

  Data Path: XLXI_35/XLXI_35/I_Q3 to memData<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.591   0.447  I_Q3 (Q3)
     end scope: 'XLXI_35/XLXI_35'
     begin scope: 'XLXI_32/XLXI_9'
     begin scope: 'I_M01'
     AND3:I0->O            1   0.704   0.420  I_36_30 (M1)
     OR2:I0->O             1   0.704   0.000  I_36_38 (O)
     end scope: 'I_M01'
     MUXF5_L:I0->LO        1   0.321   0.000  I_M03 (M03)
     MUXF6:I0->O           1   0.521   0.420  I_O (O)
     end scope: 'XLXI_32/XLXI_9'
     OBUF:I->O                 3.272          memData_3_OBUF (memData<3>)
    ----------------------------------------
    Total                      7.400ns (6.113ns logic, 1.287ns route)
                                       (82.6% logic, 17.4% route)
>>>>>>> e1b5f3295b4046289d86f926e89c736339674fac

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_31/XLXI_26/clk_1k'
  Total number of paths / destination ports: 28 / 7
-------------------------------------------------------------------------
Offset:              5.870ns (Levels of Logic = 2)
  Source:            XLXI_31/XLXI_25/Dout0_0 (FF)
  Destination:       Data<6> (PAD)
  Source Clock:      XLXI_31/XLXI_26/clk_1k rising

  Data Path: XLXI_31/XLXI_25/Dout0_0 to Data<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCP:C->Q             7   0.591   0.883  XLXI_31/XLXI_25/Dout0_0 (XLXI_31/XLXI_25/Dout0_0)
     LUT4:I0->O            1   0.704   0.420  XLXI_31/XLXI_33/Mrom_hexD_rom000031 (Data_3_OBUF)
     OBUF:I->O                 3.272          Data_3_OBUF (Data<3>)
    ----------------------------------------
    Total                      5.870ns (4.567ns logic, 1.303ns route)
                                       (77.8% logic, 22.2% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 44 / 4
-------------------------------------------------------------------------
Delay:               8.855ns (Levels of Logic = 8)
  Source:            Ain<0> (PAD)
  Destination:       memData<3> (PAD)

  Data Path: Ain<0> to memData<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            72   1.218   1.275  Ain_0_IBUF (Ain_0_IBUF)
     begin scope: 'XLXI_32/XLXI_1'
     begin scope: 'I_M67'
     AND3:I2->O            1   0.704   0.420  I_36_30 (M1)
     OR2:I0->O             1   0.704   0.000  I_36_38 (O)
     end scope: 'I_M67'
     MUXF5_L:I1->LO        1   0.321   0.000  I_M47 (M47)
     MUXF6:I1->O           1   0.521   0.420  I_O (O)
     end scope: 'XLXI_32/XLXI_1'
     OBUF:I->O                 3.272          memData_0_OBUF (memData<0>)
    ----------------------------------------
    Total                      8.855ns (6.740ns logic, 2.115ns route)
                                       (76.1% logic, 23.9% route)

<<<<<<< HEAD
Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 4.65 secs
 
--> 


Total memory usage is 541804 kilobytes
=======
=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 6.39 secs
 
--> 

Total memory usage is 300396 kilobytes
>>>>>>> e1b5f3295b4046289d86f926e89c736339674fac

Number of errors   :    0 (   0 filtered)
Number of warnings :  109 (   0 filtered)
Number of infos    :    5 (   0 filtered)

