INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/Documents/cpe333/lab1_verification/fifo/types.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo_types
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/Documents/cpe333/lab1_verification/fifo/fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_synch_1r1w
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/Documents/cpe333/lab1_verification/fifo/verification/fifo_itf.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_fifo_itf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/Documents/cpe333/lab1_verification/fifo/verification/empty grader/grader.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module grader
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/Documents/cpe333/lab1_verification/fifo/verification/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
WARNING: [VRFC 10-986] literal value truncated to fit in 8 bits [C:/Users/D4nny/Documents/cpe333/lab1_verification/fifo/verification/testbench.sv:63]
WARNING: [VRFC 10-986] literal value truncated to fit in 8 bits [C:/Users/D4nny/Documents/cpe333/lab1_verification/fifo/verification/testbench.sv:76]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/Documents/cpe333/lab1_verification/fifo/verification/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
