digraph "CFG for '_Z20needle_cuda_shared_1PiS_iiii' function" {
	label="CFG for '_Z20needle_cuda_shared_1PiS_iiii' function";

	Node0x52f5020 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%6:\l  %7 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %8 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %9 = xor i32 %7, -1\l  %10 = add i32 %9, %4\l  %11 = shl nsw i32 %2, 4\l  %12 = mul nsw i32 %11, %10\l  %13 = shl nsw i32 %7, 4\l  %14 = add nsw i32 %12, %13\l  %15 = add nsw i32 %14, %8\l  %16 = add i32 %15, 1\l  %17 = add i32 %16, %2\l  %18 = sext i32 %17 to i64\l  %19 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %18\l  %20 = load i32, i32 addrspace(1)* %19, align 4, !tbaa !5, !amdgpu.noclobber\l... !9\l  %21 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_1PiS_iiiiE3ref, i32 0, i32 0, i32 %8\l  store i32 %20, i32 addrspace(3)* %21, align 4, !tbaa !5\l  %22 = add nsw i32 %17, %2\l  %23 = sext i32 %22 to i64\l  %24 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %23\l  %25 = load i32, i32 addrspace(1)* %24, align 4, !tbaa !5, !amdgpu.noclobber\l... !9\l  %26 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_1PiS_iiiiE3ref, i32 0, i32 1, i32 %8\l  store i32 %25, i32 addrspace(3)* %26, align 4, !tbaa !5\l  %27 = shl nsw i32 %2, 1\l  %28 = add nsw i32 %27, %17\l  %29 = sext i32 %28 to i64\l  %30 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %29\l  %31 = load i32, i32 addrspace(1)* %30, align 4, !tbaa !5, !amdgpu.noclobber\l... !9\l  %32 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_1PiS_iiiiE3ref, i32 0, i32 2, i32 %8\l  store i32 %31, i32 addrspace(3)* %32, align 4, !tbaa !5\l  %33 = mul nsw i32 %2, 3\l  %34 = add nsw i32 %33, %17\l  %35 = sext i32 %34 to i64\l  %36 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %35\l  %37 = load i32, i32 addrspace(1)* %36, align 4, !tbaa !5, !amdgpu.noclobber\l... !9\l  %38 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_1PiS_iiiiE3ref, i32 0, i32 3, i32 %8\l  store i32 %37, i32 addrspace(3)* %38, align 4, !tbaa !5\l  %39 = shl nsw i32 %2, 2\l  %40 = add nsw i32 %39, %17\l  %41 = sext i32 %40 to i64\l  %42 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %41\l  %43 = load i32, i32 addrspace(1)* %42, align 4, !tbaa !5, !amdgpu.noclobber\l... !9\l  %44 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_1PiS_iiiiE3ref, i32 0, i32 4, i32 %8\l  store i32 %43, i32 addrspace(3)* %44, align 4, !tbaa !5\l  %45 = mul nsw i32 %2, 5\l  %46 = add nsw i32 %45, %17\l  %47 = sext i32 %46 to i64\l  %48 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %47\l  %49 = load i32, i32 addrspace(1)* %48, align 4, !tbaa !5, !amdgpu.noclobber\l... !9\l  %50 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_1PiS_iiiiE3ref, i32 0, i32 5, i32 %8\l  store i32 %49, i32 addrspace(3)* %50, align 4, !tbaa !5\l  %51 = mul nsw i32 %2, 6\l  %52 = add nsw i32 %51, %17\l  %53 = sext i32 %52 to i64\l  %54 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %53\l  %55 = load i32, i32 addrspace(1)* %54, align 4, !tbaa !5, !amdgpu.noclobber\l... !9\l  %56 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_1PiS_iiiiE3ref, i32 0, i32 6, i32 %8\l  store i32 %55, i32 addrspace(3)* %56, align 4, !tbaa !5\l  %57 = mul nsw i32 %2, 7\l  %58 = add nsw i32 %57, %17\l  %59 = sext i32 %58 to i64\l  %60 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %59\l  %61 = load i32, i32 addrspace(1)* %60, align 4, !tbaa !5, !amdgpu.noclobber\l... !9\l  %62 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_1PiS_iiiiE3ref, i32 0, i32 7, i32 %8\l  store i32 %61, i32 addrspace(3)* %62, align 4, !tbaa !5\l  %63 = shl nsw i32 %2, 3\l  %64 = add nsw i32 %63, %17\l  %65 = sext i32 %64 to i64\l  %66 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %65\l  %67 = load i32, i32 addrspace(1)* %66, align 4, !tbaa !5, !amdgpu.noclobber\l... !9\l  %68 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_1PiS_iiiiE3ref, i32 0, i32 8, i32 %8\l  store i32 %67, i32 addrspace(3)* %68, align 4, !tbaa !5\l  %69 = mul nsw i32 %2, 9\l  %70 = add nsw i32 %69, %17\l  %71 = sext i32 %70 to i64\l  %72 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %71\l  %73 = load i32, i32 addrspace(1)* %72, align 4, !tbaa !5, !amdgpu.noclobber\l... !9\l  %74 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_1PiS_iiiiE3ref, i32 0, i32 9, i32 %8\l  store i32 %73, i32 addrspace(3)* %74, align 4, !tbaa !5\l  %75 = mul nsw i32 %2, 10\l  %76 = add nsw i32 %75, %17\l  %77 = sext i32 %76 to i64\l  %78 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %77\l  %79 = load i32, i32 addrspace(1)* %78, align 4, !tbaa !5, !amdgpu.noclobber\l... !9\l  %80 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_1PiS_iiiiE3ref, i32 0, i32 10, i32 %8\l  store i32 %79, i32 addrspace(3)* %80, align 4, !tbaa !5\l  %81 = mul nsw i32 %2, 11\l  %82 = add nsw i32 %81, %17\l  %83 = sext i32 %82 to i64\l  %84 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %83\l  %85 = load i32, i32 addrspace(1)* %84, align 4, !tbaa !5, !amdgpu.noclobber\l... !9\l  %86 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_1PiS_iiiiE3ref, i32 0, i32 11, i32 %8\l  store i32 %85, i32 addrspace(3)* %86, align 4, !tbaa !5\l  %87 = mul nsw i32 %2, 12\l  %88 = add nsw i32 %87, %17\l  %89 = sext i32 %88 to i64\l  %90 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %89\l  %91 = load i32, i32 addrspace(1)* %90, align 4, !tbaa !5, !amdgpu.noclobber\l... !9\l  %92 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_1PiS_iiiiE3ref, i32 0, i32 12, i32 %8\l  store i32 %91, i32 addrspace(3)* %92, align 4, !tbaa !5\l  %93 = mul nsw i32 %2, 13\l  %94 = add nsw i32 %93, %17\l  %95 = sext i32 %94 to i64\l  %96 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %95\l  %97 = load i32, i32 addrspace(1)* %96, align 4, !tbaa !5, !amdgpu.noclobber\l... !9\l  %98 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_1PiS_iiiiE3ref, i32 0, i32 13, i32 %8\l  store i32 %97, i32 addrspace(3)* %98, align 4, !tbaa !5\l  %99 = mul nsw i32 %2, 14\l  %100 = add nsw i32 %99, %17\l  %101 = sext i32 %100 to i64\l  %102 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %101\l  %103 = load i32, i32 addrspace(1)* %102, align 4, !tbaa !5,\l... !amdgpu.noclobber !9\l  %104 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_1PiS_iiiiE3ref, i32 0, i32 14, i32 %8\l  store i32 %103, i32 addrspace(3)* %104, align 4, !tbaa !5\l  %105 = mul nsw i32 %2, 15\l  %106 = add nsw i32 %105, %17\l  %107 = sext i32 %106 to i64\l  %108 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %107\l  %109 = load i32, i32 addrspace(1)* %108, align 4, !tbaa !5,\l... !amdgpu.noclobber !9\l  %110 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_1PiS_iiiiE3ref, i32 0, i32 15, i32 %8\l  store i32 %109, i32 addrspace(3)* %110, align 4, !tbaa !5\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %111 = icmp eq i32 %8, 0\l  br i1 %111, label %112, label %116\l|{<s0>T|<s1>F}}"];
	Node0x52f5020:s0 -> Node0x52fc7e0;
	Node0x52f5020:s1 -> Node0x52fc870;
	Node0x52fc7e0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7b39670",label="{%112:\l112:                                              \l  %113 = sext i32 %14 to i64\l  %114 = getelementptr inbounds i32, i32 addrspace(1)* %1, i64 %113\l  %115 = load i32, i32 addrspace(1)* %114, align 4, !tbaa !5,\l... !amdgpu.noclobber !9\l  store i32 %115, i32 addrspace(3)* getelementptr inbounds ([17 x [17 x i32]],\l... [17 x [17 x i32]] addrspace(3)* @_ZZ20needle_cuda_shared_1PiS_iiiiE4temp, i32\l... 0, i32 0, i32 0), align 16, !tbaa !5\l  br label %116\l}"];
	Node0x52fc7e0 -> Node0x52fc870;
	Node0x52fc870 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%116:\l116:                                              \l  %117 = mul nsw i32 %8, %2\l  %118 = add i32 %117, %2\l  %119 = add i32 %118, %14\l  %120 = sext i32 %119 to i64\l  %121 = getelementptr inbounds i32, i32 addrspace(1)* %1, i64 %120\l  %122 = load i32, i32 addrspace(1)* %121, align 4, !tbaa !5,\l... !amdgpu.noclobber !9\l  %123 = add nuw nsw i32 %8, 1\l  %124 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_1PiS_iiiiE4temp, i32 0, i32 %123, i32 0\l  store i32 %122, i32 addrspace(3)* %124, align 4, !tbaa !5\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %125 = sext i32 %16 to i64\l  %126 = getelementptr inbounds i32, i32 addrspace(1)* %1, i64 %125\l  %127 = load i32, i32 addrspace(1)* %126, align 4, !tbaa !5,\l... !amdgpu.noclobber !9\l  %128 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_1PiS_iiiiE4temp, i32 0, i32 0, i32 %123\l  store i32 %127, i32 addrspace(3)* %128, align 4, !tbaa !5\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %129 = icmp eq i32 %8, 0\l  br i1 %129, label %130, label %146\l|{<s0>T|<s1>F}}"];
	Node0x52fc870:s0 -> Node0x52fa280;
	Node0x52fc870:s1 -> Node0x52fa2d0;
	Node0x52fa280 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7b39670",label="{%130:\l130:                                              \l  %131 = sub nuw nsw i32 1, %8\l  %132 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_1PiS_iiiiE4temp, i32 0, i32 0, i32 %8\l  %133 = load i32, i32 addrspace(3)* %132, align 4, !tbaa !5\l  %134 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_1PiS_iiiiE3ref, i32 0, i32 0, i32 %8\l  %135 = load i32, i32 addrspace(3)* %134, align 4, !tbaa !5\l  %136 = add nsw i32 %135, %133\l  %137 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_1PiS_iiiiE4temp, i32 0, i32 %131, i32\l... %8\l  %138 = load i32, i32 addrspace(3)* %137, align 4, !tbaa !5\l  %139 = sub nsw i32 %138, %3\l  %140 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_1PiS_iiiiE4temp, i32 0, i32 0, i32 %123\l  %141 = load i32, i32 addrspace(3)* %140, align 4, !tbaa !5\l  %142 = sub nsw i32 %141, %3\l  %143 = tail call i32 @llvm.smax.i32(i32 %136, i32 %139)\l  %144 = tail call i32 @llvm.smax.i32(i32 %143, i32 %142)\l  %145 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_1PiS_iiiiE4temp, i32 0, i32 %131, i32\l... %123\l  store i32 %144, i32 addrspace(3)* %145, align 4, !tbaa !5\l  br label %146\l}"];
	Node0x52fa280 -> Node0x52fa2d0;
	Node0x52fa2d0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%146:\l146:                                              \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %147 = icmp ugt i32 %8, 1\l  br i1 %147, label %165, label %148\l|{<s0>T|<s1>F}}"];
	Node0x52fa2d0:s0 -> Node0x52fefe0;
	Node0x52fa2d0:s1 -> Node0x52ff030;
	Node0x52ff030 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4987a70",label="{%148:\l148:                                              \l  %149 = sub nuw nsw i32 1, %8\l  %150 = sub nuw nsw i32 2, %8\l  %151 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_1PiS_iiiiE4temp, i32 0, i32 %149, i32\l... %8\l  %152 = load i32, i32 addrspace(3)* %151, align 4, !tbaa !5\l  %153 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_1PiS_iiiiE3ref, i32 0, i32 %149, i32 %8\l  %154 = load i32, i32 addrspace(3)* %153, align 4, !tbaa !5\l  %155 = add nsw i32 %154, %152\l  %156 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_1PiS_iiiiE4temp, i32 0, i32 %150, i32\l... %8\l  %157 = load i32, i32 addrspace(3)* %156, align 4, !tbaa !5\l  %158 = sub nsw i32 %157, %3\l  %159 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_1PiS_iiiiE4temp, i32 0, i32 %149, i32\l... %123\l  %160 = load i32, i32 addrspace(3)* %159, align 4, !tbaa !5\l  %161 = sub nsw i32 %160, %3\l  %162 = tail call i32 @llvm.smax.i32(i32 %155, i32 %158)\l  %163 = tail call i32 @llvm.smax.i32(i32 %162, i32 %161)\l  %164 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_1PiS_iiiiE4temp, i32 0, i32 %150, i32\l... %123\l  store i32 %163, i32 addrspace(3)* %164, align 4, !tbaa !5\l  br label %165\l}"];
	Node0x52ff030 -> Node0x52fefe0;
	Node0x52fefe0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%165:\l165:                                              \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %166 = icmp ugt i32 %8, 2\l  br i1 %166, label %184, label %167\l|{<s0>T|<s1>F}}"];
	Node0x52fefe0:s0 -> Node0x52f5650;
	Node0x52fefe0:s1 -> Node0x52f56a0;
	Node0x52f56a0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4987a70",label="{%167:\l167:                                              \l  %168 = sub nuw nsw i32 2, %8\l  %169 = sub nuw nsw i32 3, %8\l  %170 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_1PiS_iiiiE4temp, i32 0, i32 %168, i32\l... %8\l  %171 = load i32, i32 addrspace(3)* %170, align 4, !tbaa !5\l  %172 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_1PiS_iiiiE3ref, i32 0, i32 %168, i32 %8\l  %173 = load i32, i32 addrspace(3)* %172, align 4, !tbaa !5\l  %174 = add nsw i32 %173, %171\l  %175 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_1PiS_iiiiE4temp, i32 0, i32 %169, i32\l... %8\l  %176 = load i32, i32 addrspace(3)* %175, align 4, !tbaa !5\l  %177 = sub nsw i32 %176, %3\l  %178 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_1PiS_iiiiE4temp, i32 0, i32 %168, i32\l... %123\l  %179 = load i32, i32 addrspace(3)* %178, align 4, !tbaa !5\l  %180 = sub nsw i32 %179, %3\l  %181 = tail call i32 @llvm.smax.i32(i32 %174, i32 %177)\l  %182 = tail call i32 @llvm.smax.i32(i32 %181, i32 %180)\l  %183 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_1PiS_iiiiE4temp, i32 0, i32 %169, i32\l... %123\l  store i32 %182, i32 addrspace(3)* %183, align 4, !tbaa !5\l  br label %184\l}"];
	Node0x52f56a0 -> Node0x52f5650;
	Node0x52f5650 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%184:\l184:                                              \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %185 = icmp ugt i32 %8, 3\l  br i1 %185, label %203, label %186\l|{<s0>T|<s1>F}}"];
	Node0x52f5650:s0 -> Node0x5301f00;
	Node0x52f5650:s1 -> Node0x5301f50;
	Node0x5301f50 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4987a70",label="{%186:\l186:                                              \l  %187 = sub nuw nsw i32 3, %8\l  %188 = sub nuw nsw i32 4, %8\l  %189 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_1PiS_iiiiE4temp, i32 0, i32 %187, i32\l... %8\l  %190 = load i32, i32 addrspace(3)* %189, align 4, !tbaa !5\l  %191 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_1PiS_iiiiE3ref, i32 0, i32 %187, i32 %8\l  %192 = load i32, i32 addrspace(3)* %191, align 4, !tbaa !5\l  %193 = add nsw i32 %192, %190\l  %194 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_1PiS_iiiiE4temp, i32 0, i32 %188, i32\l... %8\l  %195 = load i32, i32 addrspace(3)* %194, align 4, !tbaa !5\l  %196 = sub nsw i32 %195, %3\l  %197 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_1PiS_iiiiE4temp, i32 0, i32 %187, i32\l... %123\l  %198 = load i32, i32 addrspace(3)* %197, align 4, !tbaa !5\l  %199 = sub nsw i32 %198, %3\l  %200 = tail call i32 @llvm.smax.i32(i32 %193, i32 %196)\l  %201 = tail call i32 @llvm.smax.i32(i32 %200, i32 %199)\l  %202 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_1PiS_iiiiE4temp, i32 0, i32 %188, i32\l... %123\l  store i32 %201, i32 addrspace(3)* %202, align 4, !tbaa !5\l  br label %203\l}"];
	Node0x5301f50 -> Node0x5301f00;
	Node0x5301f00 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%203:\l203:                                              \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %204 = icmp ugt i32 %8, 4\l  br i1 %204, label %222, label %205\l|{<s0>T|<s1>F}}"];
	Node0x5301f00:s0 -> Node0x5302e60;
	Node0x5301f00:s1 -> Node0x5302eb0;
	Node0x5302eb0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4987a70",label="{%205:\l205:                                              \l  %206 = sub nuw nsw i32 4, %8\l  %207 = sub nuw nsw i32 5, %8\l  %208 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_1PiS_iiiiE4temp, i32 0, i32 %206, i32\l... %8\l  %209 = load i32, i32 addrspace(3)* %208, align 4, !tbaa !5\l  %210 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_1PiS_iiiiE3ref, i32 0, i32 %206, i32 %8\l  %211 = load i32, i32 addrspace(3)* %210, align 4, !tbaa !5\l  %212 = add nsw i32 %211, %209\l  %213 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_1PiS_iiiiE4temp, i32 0, i32 %207, i32\l... %8\l  %214 = load i32, i32 addrspace(3)* %213, align 4, !tbaa !5\l  %215 = sub nsw i32 %214, %3\l  %216 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_1PiS_iiiiE4temp, i32 0, i32 %206, i32\l... %123\l  %217 = load i32, i32 addrspace(3)* %216, align 4, !tbaa !5\l  %218 = sub nsw i32 %217, %3\l  %219 = tail call i32 @llvm.smax.i32(i32 %212, i32 %215)\l  %220 = tail call i32 @llvm.smax.i32(i32 %219, i32 %218)\l  %221 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_1PiS_iiiiE4temp, i32 0, i32 %207, i32\l... %123\l  store i32 %220, i32 addrspace(3)* %221, align 4, !tbaa !5\l  br label %222\l}"];
	Node0x5302eb0 -> Node0x5302e60;
	Node0x5302e60 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%222:\l222:                                              \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %223 = icmp ugt i32 %8, 5\l  br i1 %223, label %241, label %224\l|{<s0>T|<s1>F}}"];
	Node0x5302e60:s0 -> Node0x5303dc0;
	Node0x5302e60:s1 -> Node0x5303e10;
	Node0x5303e10 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4987a70",label="{%224:\l224:                                              \l  %225 = sub nuw nsw i32 5, %8\l  %226 = sub nuw nsw i32 6, %8\l  %227 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_1PiS_iiiiE4temp, i32 0, i32 %225, i32\l... %8\l  %228 = load i32, i32 addrspace(3)* %227, align 4, !tbaa !5\l  %229 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_1PiS_iiiiE3ref, i32 0, i32 %225, i32 %8\l  %230 = load i32, i32 addrspace(3)* %229, align 4, !tbaa !5\l  %231 = add nsw i32 %230, %228\l  %232 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_1PiS_iiiiE4temp, i32 0, i32 %226, i32\l... %8\l  %233 = load i32, i32 addrspace(3)* %232, align 4, !tbaa !5\l  %234 = sub nsw i32 %233, %3\l  %235 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_1PiS_iiiiE4temp, i32 0, i32 %225, i32\l... %123\l  %236 = load i32, i32 addrspace(3)* %235, align 4, !tbaa !5\l  %237 = sub nsw i32 %236, %3\l  %238 = tail call i32 @llvm.smax.i32(i32 %231, i32 %234)\l  %239 = tail call i32 @llvm.smax.i32(i32 %238, i32 %237)\l  %240 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_1PiS_iiiiE4temp, i32 0, i32 %226, i32\l... %123\l  store i32 %239, i32 addrspace(3)* %240, align 4, !tbaa !5\l  br label %241\l}"];
	Node0x5303e10 -> Node0x5303dc0;
	Node0x5303dc0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%241:\l241:                                              \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %242 = icmp ugt i32 %8, 6\l  br i1 %242, label %260, label %243\l|{<s0>T|<s1>F}}"];
	Node0x5303dc0:s0 -> Node0x53050e0;
	Node0x5303dc0:s1 -> Node0x5305130;
	Node0x5305130 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4987a70",label="{%243:\l243:                                              \l  %244 = sub nuw nsw i32 6, %8\l  %245 = sub nuw nsw i32 7, %8\l  %246 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_1PiS_iiiiE4temp, i32 0, i32 %244, i32\l... %8\l  %247 = load i32, i32 addrspace(3)* %246, align 4, !tbaa !5\l  %248 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_1PiS_iiiiE3ref, i32 0, i32 %244, i32 %8\l  %249 = load i32, i32 addrspace(3)* %248, align 4, !tbaa !5\l  %250 = add nsw i32 %249, %247\l  %251 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_1PiS_iiiiE4temp, i32 0, i32 %245, i32\l... %8\l  %252 = load i32, i32 addrspace(3)* %251, align 4, !tbaa !5\l  %253 = sub nsw i32 %252, %3\l  %254 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_1PiS_iiiiE4temp, i32 0, i32 %244, i32\l... %123\l  %255 = load i32, i32 addrspace(3)* %254, align 4, !tbaa !5\l  %256 = sub nsw i32 %255, %3\l  %257 = tail call i32 @llvm.smax.i32(i32 %250, i32 %253)\l  %258 = tail call i32 @llvm.smax.i32(i32 %257, i32 %256)\l  %259 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_1PiS_iiiiE4temp, i32 0, i32 %245, i32\l... %123\l  store i32 %258, i32 addrspace(3)* %259, align 4, !tbaa !5\l  br label %260\l}"];
	Node0x5305130 -> Node0x53050e0;
	Node0x53050e0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%260:\l260:                                              \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %261 = icmp ugt i32 %8, 7\l  br i1 %261, label %279, label %262\l|{<s0>T|<s1>F}}"];
	Node0x53050e0:s0 -> Node0x52fde80;
	Node0x53050e0:s1 -> Node0x52fded0;
	Node0x52fded0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4987a70",label="{%262:\l262:                                              \l  %263 = sub nuw nsw i32 7, %8\l  %264 = sub nuw nsw i32 8, %8\l  %265 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_1PiS_iiiiE4temp, i32 0, i32 %263, i32\l... %8\l  %266 = load i32, i32 addrspace(3)* %265, align 4, !tbaa !5\l  %267 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_1PiS_iiiiE3ref, i32 0, i32 %263, i32 %8\l  %268 = load i32, i32 addrspace(3)* %267, align 4, !tbaa !5\l  %269 = add nsw i32 %268, %266\l  %270 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_1PiS_iiiiE4temp, i32 0, i32 %264, i32\l... %8\l  %271 = load i32, i32 addrspace(3)* %270, align 4, !tbaa !5\l  %272 = sub nsw i32 %271, %3\l  %273 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_1PiS_iiiiE4temp, i32 0, i32 %263, i32\l... %123\l  %274 = load i32, i32 addrspace(3)* %273, align 4, !tbaa !5\l  %275 = sub nsw i32 %274, %3\l  %276 = tail call i32 @llvm.smax.i32(i32 %269, i32 %272)\l  %277 = tail call i32 @llvm.smax.i32(i32 %276, i32 %275)\l  %278 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_1PiS_iiiiE4temp, i32 0, i32 %264, i32\l... %123\l  store i32 %277, i32 addrspace(3)* %278, align 4, !tbaa !5\l  br label %279\l}"];
	Node0x52fded0 -> Node0x52fde80;
	Node0x52fde80 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%279:\l279:                                              \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %280 = icmp ugt i32 %8, 8\l  br i1 %280, label %298, label %281\l|{<s0>T|<s1>F}}"];
	Node0x52fde80:s0 -> Node0x53077d0;
	Node0x52fde80:s1 -> Node0x5307820;
	Node0x5307820 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4987a70",label="{%281:\l281:                                              \l  %282 = sub nuw nsw i32 8, %8\l  %283 = sub nuw nsw i32 9, %8\l  %284 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_1PiS_iiiiE4temp, i32 0, i32 %282, i32\l... %8\l  %285 = load i32, i32 addrspace(3)* %284, align 4, !tbaa !5\l  %286 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_1PiS_iiiiE3ref, i32 0, i32 %282, i32 %8\l  %287 = load i32, i32 addrspace(3)* %286, align 4, !tbaa !5\l  %288 = add nsw i32 %287, %285\l  %289 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_1PiS_iiiiE4temp, i32 0, i32 %283, i32\l... %8\l  %290 = load i32, i32 addrspace(3)* %289, align 4, !tbaa !5\l  %291 = sub nsw i32 %290, %3\l  %292 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_1PiS_iiiiE4temp, i32 0, i32 %282, i32\l... %123\l  %293 = load i32, i32 addrspace(3)* %292, align 4, !tbaa !5\l  %294 = sub nsw i32 %293, %3\l  %295 = tail call i32 @llvm.smax.i32(i32 %288, i32 %291)\l  %296 = tail call i32 @llvm.smax.i32(i32 %295, i32 %294)\l  %297 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_1PiS_iiiiE4temp, i32 0, i32 %283, i32\l... %123\l  store i32 %296, i32 addrspace(3)* %297, align 4, !tbaa !5\l  br label %298\l}"];
	Node0x5307820 -> Node0x53077d0;
	Node0x53077d0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%298:\l298:                                              \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %299 = icmp ugt i32 %8, 9\l  br i1 %299, label %317, label %300\l|{<s0>T|<s1>F}}"];
	Node0x53077d0:s0 -> Node0x5308730;
	Node0x53077d0:s1 -> Node0x5308780;
	Node0x5308780 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4987a70",label="{%300:\l300:                                              \l  %301 = sub nuw nsw i32 9, %8\l  %302 = sub nuw nsw i32 10, %8\l  %303 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_1PiS_iiiiE4temp, i32 0, i32 %301, i32\l... %8\l  %304 = load i32, i32 addrspace(3)* %303, align 4, !tbaa !5\l  %305 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_1PiS_iiiiE3ref, i32 0, i32 %301, i32 %8\l  %306 = load i32, i32 addrspace(3)* %305, align 4, !tbaa !5\l  %307 = add nsw i32 %306, %304\l  %308 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_1PiS_iiiiE4temp, i32 0, i32 %302, i32\l... %8\l  %309 = load i32, i32 addrspace(3)* %308, align 4, !tbaa !5\l  %310 = sub nsw i32 %309, %3\l  %311 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_1PiS_iiiiE4temp, i32 0, i32 %301, i32\l... %123\l  %312 = load i32, i32 addrspace(3)* %311, align 4, !tbaa !5\l  %313 = sub nsw i32 %312, %3\l  %314 = tail call i32 @llvm.smax.i32(i32 %307, i32 %310)\l  %315 = tail call i32 @llvm.smax.i32(i32 %314, i32 %313)\l  %316 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_1PiS_iiiiE4temp, i32 0, i32 %302, i32\l... %123\l  store i32 %315, i32 addrspace(3)* %316, align 4, !tbaa !5\l  br label %317\l}"];
	Node0x5308780 -> Node0x5308730;
	Node0x5308730 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%317:\l317:                                              \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %318 = icmp ugt i32 %8, 10\l  br i1 %318, label %336, label %319\l|{<s0>T|<s1>F}}"];
	Node0x5308730:s0 -> Node0x5309690;
	Node0x5308730:s1 -> Node0x53096e0;
	Node0x53096e0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4987a70",label="{%319:\l319:                                              \l  %320 = sub nuw nsw i32 10, %8\l  %321 = sub nuw nsw i32 11, %8\l  %322 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_1PiS_iiiiE4temp, i32 0, i32 %320, i32\l... %8\l  %323 = load i32, i32 addrspace(3)* %322, align 4, !tbaa !5\l  %324 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_1PiS_iiiiE3ref, i32 0, i32 %320, i32 %8\l  %325 = load i32, i32 addrspace(3)* %324, align 4, !tbaa !5\l  %326 = add nsw i32 %325, %323\l  %327 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_1PiS_iiiiE4temp, i32 0, i32 %321, i32\l... %8\l  %328 = load i32, i32 addrspace(3)* %327, align 4, !tbaa !5\l  %329 = sub nsw i32 %328, %3\l  %330 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_1PiS_iiiiE4temp, i32 0, i32 %320, i32\l... %123\l  %331 = load i32, i32 addrspace(3)* %330, align 4, !tbaa !5\l  %332 = sub nsw i32 %331, %3\l  %333 = tail call i32 @llvm.smax.i32(i32 %326, i32 %329)\l  %334 = tail call i32 @llvm.smax.i32(i32 %333, i32 %332)\l  %335 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_1PiS_iiiiE4temp, i32 0, i32 %321, i32\l... %123\l  store i32 %334, i32 addrspace(3)* %335, align 4, !tbaa !5\l  br label %336\l}"];
	Node0x53096e0 -> Node0x5309690;
	Node0x5309690 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%336:\l336:                                              \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %337 = icmp ugt i32 %8, 11\l  br i1 %337, label %355, label %338\l|{<s0>T|<s1>F}}"];
	Node0x5309690:s0 -> Node0x530a5f0;
	Node0x5309690:s1 -> Node0x530a640;
	Node0x530a640 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4987a70",label="{%338:\l338:                                              \l  %339 = sub nuw nsw i32 11, %8\l  %340 = sub nuw nsw i32 12, %8\l  %341 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_1PiS_iiiiE4temp, i32 0, i32 %339, i32\l... %8\l  %342 = load i32, i32 addrspace(3)* %341, align 4, !tbaa !5\l  %343 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_1PiS_iiiiE3ref, i32 0, i32 %339, i32 %8\l  %344 = load i32, i32 addrspace(3)* %343, align 4, !tbaa !5\l  %345 = add nsw i32 %344, %342\l  %346 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_1PiS_iiiiE4temp, i32 0, i32 %340, i32\l... %8\l  %347 = load i32, i32 addrspace(3)* %346, align 4, !tbaa !5\l  %348 = sub nsw i32 %347, %3\l  %349 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_1PiS_iiiiE4temp, i32 0, i32 %339, i32\l... %123\l  %350 = load i32, i32 addrspace(3)* %349, align 4, !tbaa !5\l  %351 = sub nsw i32 %350, %3\l  %352 = tail call i32 @llvm.smax.i32(i32 %345, i32 %348)\l  %353 = tail call i32 @llvm.smax.i32(i32 %352, i32 %351)\l  %354 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_1PiS_iiiiE4temp, i32 0, i32 %340, i32\l... %123\l  store i32 %353, i32 addrspace(3)* %354, align 4, !tbaa !5\l  br label %355\l}"];
	Node0x530a640 -> Node0x530a5f0;
	Node0x530a5f0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%355:\l355:                                              \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %356 = icmp ugt i32 %8, 12\l  br i1 %356, label %374, label %357\l|{<s0>T|<s1>F}}"];
	Node0x530a5f0:s0 -> Node0x5300340;
	Node0x530a5f0:s1 -> Node0x5300390;
	Node0x5300390 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4987a70",label="{%357:\l357:                                              \l  %358 = sub nuw nsw i32 12, %8\l  %359 = sub nuw nsw i32 13, %8\l  %360 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_1PiS_iiiiE4temp, i32 0, i32 %358, i32\l... %8\l  %361 = load i32, i32 addrspace(3)* %360, align 4, !tbaa !5\l  %362 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_1PiS_iiiiE3ref, i32 0, i32 %358, i32 %8\l  %363 = load i32, i32 addrspace(3)* %362, align 4, !tbaa !5\l  %364 = add nsw i32 %363, %361\l  %365 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_1PiS_iiiiE4temp, i32 0, i32 %359, i32\l... %8\l  %366 = load i32, i32 addrspace(3)* %365, align 4, !tbaa !5\l  %367 = sub nsw i32 %366, %3\l  %368 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_1PiS_iiiiE4temp, i32 0, i32 %358, i32\l... %123\l  %369 = load i32, i32 addrspace(3)* %368, align 4, !tbaa !5\l  %370 = sub nsw i32 %369, %3\l  %371 = tail call i32 @llvm.smax.i32(i32 %364, i32 %367)\l  %372 = tail call i32 @llvm.smax.i32(i32 %371, i32 %370)\l  %373 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_1PiS_iiiiE4temp, i32 0, i32 %359, i32\l... %123\l  store i32 %372, i32 addrspace(3)* %373, align 4, !tbaa !5\l  br label %374\l}"];
	Node0x5300390 -> Node0x5300340;
	Node0x5300340 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%374:\l374:                                              \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %375 = icmp ugt i32 %8, 13\l  br i1 %375, label %393, label %376\l|{<s0>T|<s1>F}}"];
	Node0x5300340:s0 -> Node0x53012a0;
	Node0x5300340:s1 -> Node0x53012f0;
	Node0x53012f0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4987a70",label="{%376:\l376:                                              \l  %377 = sub nuw nsw i32 13, %8\l  %378 = sub nuw nsw i32 14, %8\l  %379 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_1PiS_iiiiE4temp, i32 0, i32 %377, i32\l... %8\l  %380 = load i32, i32 addrspace(3)* %379, align 4, !tbaa !5\l  %381 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_1PiS_iiiiE3ref, i32 0, i32 %377, i32 %8\l  %382 = load i32, i32 addrspace(3)* %381, align 4, !tbaa !5\l  %383 = add nsw i32 %382, %380\l  %384 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_1PiS_iiiiE4temp, i32 0, i32 %378, i32\l... %8\l  %385 = load i32, i32 addrspace(3)* %384, align 4, !tbaa !5\l  %386 = sub nsw i32 %385, %3\l  %387 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_1PiS_iiiiE4temp, i32 0, i32 %377, i32\l... %123\l  %388 = load i32, i32 addrspace(3)* %387, align 4, !tbaa !5\l  %389 = sub nsw i32 %388, %3\l  %390 = tail call i32 @llvm.smax.i32(i32 %383, i32 %386)\l  %391 = tail call i32 @llvm.smax.i32(i32 %390, i32 %389)\l  %392 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_1PiS_iiiiE4temp, i32 0, i32 %378, i32\l... %123\l  store i32 %391, i32 addrspace(3)* %392, align 4, !tbaa !5\l  br label %393\l}"];
	Node0x53012f0 -> Node0x53012a0;
	Node0x53012a0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%393:\l393:                                              \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %394 = icmp ugt i32 %8, 14\l  br i1 %394, label %412, label %395\l|{<s0>T|<s1>F}}"];
	Node0x53012a0:s0 -> Node0x530f420;
	Node0x53012a0:s1 -> Node0x530f470;
	Node0x530f470 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4987a70",label="{%395:\l395:                                              \l  %396 = sub nuw nsw i32 14, %8\l  %397 = sub nuw nsw i32 15, %8\l  %398 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_1PiS_iiiiE4temp, i32 0, i32 %396, i32\l... %8\l  %399 = load i32, i32 addrspace(3)* %398, align 4, !tbaa !5\l  %400 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_1PiS_iiiiE3ref, i32 0, i32 %396, i32 %8\l  %401 = load i32, i32 addrspace(3)* %400, align 4, !tbaa !5\l  %402 = add nsw i32 %401, %399\l  %403 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_1PiS_iiiiE4temp, i32 0, i32 %397, i32\l... %8\l  %404 = load i32, i32 addrspace(3)* %403, align 4, !tbaa !5\l  %405 = sub nsw i32 %404, %3\l  %406 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_1PiS_iiiiE4temp, i32 0, i32 %396, i32\l... %123\l  %407 = load i32, i32 addrspace(3)* %406, align 4, !tbaa !5\l  %408 = sub nsw i32 %407, %3\l  %409 = tail call i32 @llvm.smax.i32(i32 %402, i32 %405)\l  %410 = tail call i32 @llvm.smax.i32(i32 %409, i32 %408)\l  %411 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_1PiS_iiiiE4temp, i32 0, i32 %397, i32\l... %123\l  store i32 %410, i32 addrspace(3)* %411, align 4, !tbaa !5\l  br label %412\l}"];
	Node0x530f470 -> Node0x530f420;
	Node0x530f420 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%412:\l412:                                              \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %413 = icmp ugt i32 %8, 15\l  %414 = sub nsw i32 15, %8\l  br i1 %413, label %431, label %415\l|{<s0>T|<s1>F}}"];
	Node0x530f420:s0 -> Node0x5310410;
	Node0x530f420:s1 -> Node0x5310460;
	Node0x5310460 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4987a70",label="{%415:\l415:                                              \l  %416 = sub nuw nsw i32 16, %8\l  %417 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_1PiS_iiiiE4temp, i32 0, i32 %414, i32\l... %8\l  %418 = load i32, i32 addrspace(3)* %417, align 4, !tbaa !5\l  %419 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_1PiS_iiiiE3ref, i32 0, i32 %414, i32 %8\l  %420 = load i32, i32 addrspace(3)* %419, align 4, !tbaa !5\l  %421 = add nsw i32 %420, %418\l  %422 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_1PiS_iiiiE4temp, i32 0, i32 %416, i32\l... %8\l  %423 = load i32, i32 addrspace(3)* %422, align 4, !tbaa !5\l  %424 = sub nsw i32 %423, %3\l  %425 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_1PiS_iiiiE4temp, i32 0, i32 %414, i32\l... %123\l  %426 = load i32, i32 addrspace(3)* %425, align 4, !tbaa !5\l  %427 = sub nsw i32 %426, %3\l  %428 = tail call i32 @llvm.smax.i32(i32 %421, i32 %424)\l  %429 = tail call i32 @llvm.smax.i32(i32 %428, i32 %427)\l  %430 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_1PiS_iiiiE4temp, i32 0, i32 %416, i32\l... %123\l  store i32 %429, i32 addrspace(3)* %430, align 4, !tbaa !5\l  br label %431\l}"];
	Node0x5310460 -> Node0x5310410;
	Node0x5310410 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%431:\l431:                                              \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %432 = add nuw nsw i32 %8, 16\l  %433 = sub nsw i32 16, %8\l  br i1 %394, label %451, label %434\l|{<s0>T|<s1>F}}"];
	Node0x5310410:s0 -> Node0x5311370;
	Node0x5310410:s1 -> Node0x53113c0;
	Node0x53113c0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4987a70",label="{%434:\l434:                                              \l  %435 = add nuw nsw i32 %8, 2\l  %436 = add nuw nsw i32 %8, 1\l  %437 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_1PiS_iiiiE4temp, i32 0, i32 %414, i32\l... %436\l  %438 = load i32, i32 addrspace(3)* %437, align 4, !tbaa !5\l  %439 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_1PiS_iiiiE3ref, i32 0, i32 %414, i32\l... %436\l  %440 = load i32, i32 addrspace(3)* %439, align 4, !tbaa !5\l  %441 = add nsw i32 %440, %438\l  %442 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_1PiS_iiiiE4temp, i32 0, i32 %433, i32\l... %436\l  %443 = load i32, i32 addrspace(3)* %442, align 4, !tbaa !5\l  %444 = sub nsw i32 %443, %3\l  %445 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_1PiS_iiiiE4temp, i32 0, i32 %414, i32\l... %435\l  %446 = load i32, i32 addrspace(3)* %445, align 4, !tbaa !5\l  %447 = sub nsw i32 %446, %3\l  %448 = tail call i32 @llvm.smax.i32(i32 %441, i32 %444)\l  %449 = tail call i32 @llvm.smax.i32(i32 %448, i32 %447)\l  %450 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_1PiS_iiiiE4temp, i32 0, i32 %433, i32\l... %435\l  store i32 %449, i32 addrspace(3)* %450, align 4, !tbaa !5\l  br label %451\l}"];
	Node0x53113c0 -> Node0x5311370;
	Node0x5311370 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%451:\l451:                                              \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  br i1 %375, label %469, label %452\l|{<s0>T|<s1>F}}"];
	Node0x5311370:s0 -> Node0x5312240;
	Node0x5311370:s1 -> Node0x5312290;
	Node0x5312290 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4987a70",label="{%452:\l452:                                              \l  %453 = add nuw nsw i32 %8, 3\l  %454 = add nuw nsw i32 %8, 2\l  %455 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_1PiS_iiiiE4temp, i32 0, i32 %414, i32\l... %454\l  %456 = load i32, i32 addrspace(3)* %455, align 4, !tbaa !5\l  %457 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_1PiS_iiiiE3ref, i32 0, i32 %414, i32\l... %454\l  %458 = load i32, i32 addrspace(3)* %457, align 4, !tbaa !5\l  %459 = add nsw i32 %458, %456\l  %460 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_1PiS_iiiiE4temp, i32 0, i32 %433, i32\l... %454\l  %461 = load i32, i32 addrspace(3)* %460, align 4, !tbaa !5\l  %462 = sub nsw i32 %461, %3\l  %463 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_1PiS_iiiiE4temp, i32 0, i32 %414, i32\l... %453\l  %464 = load i32, i32 addrspace(3)* %463, align 4, !tbaa !5\l  %465 = sub nsw i32 %464, %3\l  %466 = tail call i32 @llvm.smax.i32(i32 %459, i32 %462)\l  %467 = tail call i32 @llvm.smax.i32(i32 %466, i32 %465)\l  %468 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_1PiS_iiiiE4temp, i32 0, i32 %433, i32\l... %453\l  store i32 %467, i32 addrspace(3)* %468, align 4, !tbaa !5\l  br label %469\l}"];
	Node0x5312290 -> Node0x5312240;
	Node0x5312240 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%469:\l469:                                              \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  br i1 %356, label %487, label %470\l|{<s0>T|<s1>F}}"];
	Node0x5312240:s0 -> Node0x5313110;
	Node0x5312240:s1 -> Node0x5313160;
	Node0x5313160 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4987a70",label="{%470:\l470:                                              \l  %471 = add nuw nsw i32 %8, 4\l  %472 = add nuw nsw i32 %8, 3\l  %473 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_1PiS_iiiiE4temp, i32 0, i32 %414, i32\l... %472\l  %474 = load i32, i32 addrspace(3)* %473, align 4, !tbaa !5\l  %475 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_1PiS_iiiiE3ref, i32 0, i32 %414, i32\l... %472\l  %476 = load i32, i32 addrspace(3)* %475, align 4, !tbaa !5\l  %477 = add nsw i32 %476, %474\l  %478 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_1PiS_iiiiE4temp, i32 0, i32 %433, i32\l... %472\l  %479 = load i32, i32 addrspace(3)* %478, align 4, !tbaa !5\l  %480 = sub nsw i32 %479, %3\l  %481 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_1PiS_iiiiE4temp, i32 0, i32 %414, i32\l... %471\l  %482 = load i32, i32 addrspace(3)* %481, align 4, !tbaa !5\l  %483 = sub nsw i32 %482, %3\l  %484 = tail call i32 @llvm.smax.i32(i32 %477, i32 %480)\l  %485 = tail call i32 @llvm.smax.i32(i32 %484, i32 %483)\l  %486 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_1PiS_iiiiE4temp, i32 0, i32 %433, i32\l... %471\l  store i32 %485, i32 addrspace(3)* %486, align 4, !tbaa !5\l  br label %487\l}"];
	Node0x5313160 -> Node0x5313110;
	Node0x5313110 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%487:\l487:                                              \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  br i1 %337, label %505, label %488\l|{<s0>T|<s1>F}}"];
	Node0x5313110:s0 -> Node0x53143f0;
	Node0x5313110:s1 -> Node0x5314440;
	Node0x5314440 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4987a70",label="{%488:\l488:                                              \l  %489 = add nuw nsw i32 %8, 5\l  %490 = add nuw nsw i32 %8, 4\l  %491 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_1PiS_iiiiE4temp, i32 0, i32 %414, i32\l... %490\l  %492 = load i32, i32 addrspace(3)* %491, align 4, !tbaa !5\l  %493 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_1PiS_iiiiE3ref, i32 0, i32 %414, i32\l... %490\l  %494 = load i32, i32 addrspace(3)* %493, align 4, !tbaa !5\l  %495 = add nsw i32 %494, %492\l  %496 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_1PiS_iiiiE4temp, i32 0, i32 %433, i32\l... %490\l  %497 = load i32, i32 addrspace(3)* %496, align 4, !tbaa !5\l  %498 = sub nsw i32 %497, %3\l  %499 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_1PiS_iiiiE4temp, i32 0, i32 %414, i32\l... %489\l  %500 = load i32, i32 addrspace(3)* %499, align 4, !tbaa !5\l  %501 = sub nsw i32 %500, %3\l  %502 = tail call i32 @llvm.smax.i32(i32 %495, i32 %498)\l  %503 = tail call i32 @llvm.smax.i32(i32 %502, i32 %501)\l  %504 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_1PiS_iiiiE4temp, i32 0, i32 %433, i32\l... %489\l  store i32 %503, i32 addrspace(3)* %504, align 4, !tbaa !5\l  br label %505\l}"];
	Node0x5314440 -> Node0x53143f0;
	Node0x53143f0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%505:\l505:                                              \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  br i1 %318, label %523, label %506\l|{<s0>T|<s1>F}}"];
	Node0x53143f0:s0 -> Node0x53152c0;
	Node0x53143f0:s1 -> Node0x5315310;
	Node0x5315310 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4987a70",label="{%506:\l506:                                              \l  %507 = add nuw nsw i32 %8, 6\l  %508 = add nuw nsw i32 %8, 5\l  %509 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_1PiS_iiiiE4temp, i32 0, i32 %414, i32\l... %508\l  %510 = load i32, i32 addrspace(3)* %509, align 4, !tbaa !5\l  %511 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_1PiS_iiiiE3ref, i32 0, i32 %414, i32\l... %508\l  %512 = load i32, i32 addrspace(3)* %511, align 4, !tbaa !5\l  %513 = add nsw i32 %512, %510\l  %514 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_1PiS_iiiiE4temp, i32 0, i32 %433, i32\l... %508\l  %515 = load i32, i32 addrspace(3)* %514, align 4, !tbaa !5\l  %516 = sub nsw i32 %515, %3\l  %517 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_1PiS_iiiiE4temp, i32 0, i32 %414, i32\l... %507\l  %518 = load i32, i32 addrspace(3)* %517, align 4, !tbaa !5\l  %519 = sub nsw i32 %518, %3\l  %520 = tail call i32 @llvm.smax.i32(i32 %513, i32 %516)\l  %521 = tail call i32 @llvm.smax.i32(i32 %520, i32 %519)\l  %522 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_1PiS_iiiiE4temp, i32 0, i32 %433, i32\l... %507\l  store i32 %521, i32 addrspace(3)* %522, align 4, !tbaa !5\l  br label %523\l}"];
	Node0x5315310 -> Node0x53152c0;
	Node0x53152c0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%523:\l523:                                              \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  br i1 %299, label %541, label %524\l|{<s0>T|<s1>F}}"];
	Node0x53152c0:s0 -> Node0x5306400;
	Node0x53152c0:s1 -> Node0x5306450;
	Node0x5306450 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4987a70",label="{%524:\l524:                                              \l  %525 = add nuw nsw i32 %8, 7\l  %526 = add nuw nsw i32 %8, 6\l  %527 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_1PiS_iiiiE4temp, i32 0, i32 %414, i32\l... %526\l  %528 = load i32, i32 addrspace(3)* %527, align 4, !tbaa !5\l  %529 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_1PiS_iiiiE3ref, i32 0, i32 %414, i32\l... %526\l  %530 = load i32, i32 addrspace(3)* %529, align 4, !tbaa !5\l  %531 = add nsw i32 %530, %528\l  %532 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_1PiS_iiiiE4temp, i32 0, i32 %433, i32\l... %526\l  %533 = load i32, i32 addrspace(3)* %532, align 4, !tbaa !5\l  %534 = sub nsw i32 %533, %3\l  %535 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_1PiS_iiiiE4temp, i32 0, i32 %414, i32\l... %525\l  %536 = load i32, i32 addrspace(3)* %535, align 4, !tbaa !5\l  %537 = sub nsw i32 %536, %3\l  %538 = tail call i32 @llvm.smax.i32(i32 %531, i32 %534)\l  %539 = tail call i32 @llvm.smax.i32(i32 %538, i32 %537)\l  %540 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_1PiS_iiiiE4temp, i32 0, i32 %433, i32\l... %525\l  store i32 %539, i32 addrspace(3)* %540, align 4, !tbaa !5\l  br label %541\l}"];
	Node0x5306450 -> Node0x5306400;
	Node0x5306400 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%541:\l541:                                              \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  br i1 %280, label %559, label %542\l|{<s0>T|<s1>F}}"];
	Node0x5306400:s0 -> Node0x53180a0;
	Node0x5306400:s1 -> Node0x53180f0;
	Node0x53180f0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4987a70",label="{%542:\l542:                                              \l  %543 = add nuw nsw i32 %8, 8\l  %544 = add nuw nsw i32 %8, 7\l  %545 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_1PiS_iiiiE4temp, i32 0, i32 %414, i32\l... %544\l  %546 = load i32, i32 addrspace(3)* %545, align 4, !tbaa !5\l  %547 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_1PiS_iiiiE3ref, i32 0, i32 %414, i32\l... %544\l  %548 = load i32, i32 addrspace(3)* %547, align 4, !tbaa !5\l  %549 = add nsw i32 %548, %546\l  %550 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_1PiS_iiiiE4temp, i32 0, i32 %433, i32\l... %544\l  %551 = load i32, i32 addrspace(3)* %550, align 4, !tbaa !5\l  %552 = sub nsw i32 %551, %3\l  %553 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_1PiS_iiiiE4temp, i32 0, i32 %414, i32\l... %543\l  %554 = load i32, i32 addrspace(3)* %553, align 4, !tbaa !5\l  %555 = sub nsw i32 %554, %3\l  %556 = tail call i32 @llvm.smax.i32(i32 %549, i32 %552)\l  %557 = tail call i32 @llvm.smax.i32(i32 %556, i32 %555)\l  %558 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_1PiS_iiiiE4temp, i32 0, i32 %433, i32\l... %543\l  store i32 %557, i32 addrspace(3)* %558, align 4, !tbaa !5\l  br label %559\l}"];
	Node0x53180f0 -> Node0x53180a0;
	Node0x53180a0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%559:\l559:                                              \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  br i1 %261, label %577, label %560\l|{<s0>T|<s1>F}}"];
	Node0x53180a0:s0 -> Node0x5318f70;
	Node0x53180a0:s1 -> Node0x5318fc0;
	Node0x5318fc0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4987a70",label="{%560:\l560:                                              \l  %561 = add nuw nsw i32 %8, 9\l  %562 = add nuw nsw i32 %8, 8\l  %563 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_1PiS_iiiiE4temp, i32 0, i32 %414, i32\l... %562\l  %564 = load i32, i32 addrspace(3)* %563, align 4, !tbaa !5\l  %565 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_1PiS_iiiiE3ref, i32 0, i32 %414, i32\l... %562\l  %566 = load i32, i32 addrspace(3)* %565, align 4, !tbaa !5\l  %567 = add nsw i32 %566, %564\l  %568 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_1PiS_iiiiE4temp, i32 0, i32 %433, i32\l... %562\l  %569 = load i32, i32 addrspace(3)* %568, align 4, !tbaa !5\l  %570 = sub nsw i32 %569, %3\l  %571 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_1PiS_iiiiE4temp, i32 0, i32 %414, i32\l... %561\l  %572 = load i32, i32 addrspace(3)* %571, align 4, !tbaa !5\l  %573 = sub nsw i32 %572, %3\l  %574 = tail call i32 @llvm.smax.i32(i32 %567, i32 %570)\l  %575 = tail call i32 @llvm.smax.i32(i32 %574, i32 %573)\l  %576 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_1PiS_iiiiE4temp, i32 0, i32 %433, i32\l... %561\l  store i32 %575, i32 addrspace(3)* %576, align 4, !tbaa !5\l  br label %577\l}"];
	Node0x5318fc0 -> Node0x5318f70;
	Node0x5318f70 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%577:\l577:                                              \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  br i1 %242, label %595, label %578\l|{<s0>T|<s1>F}}"];
	Node0x5318f70:s0 -> Node0x5319e40;
	Node0x5318f70:s1 -> Node0x5319e90;
	Node0x5319e90 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4987a70",label="{%578:\l578:                                              \l  %579 = add nuw nsw i32 %8, 10\l  %580 = add nuw nsw i32 %8, 9\l  %581 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_1PiS_iiiiE4temp, i32 0, i32 %414, i32\l... %580\l  %582 = load i32, i32 addrspace(3)* %581, align 4, !tbaa !5\l  %583 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_1PiS_iiiiE3ref, i32 0, i32 %414, i32\l... %580\l  %584 = load i32, i32 addrspace(3)* %583, align 4, !tbaa !5\l  %585 = add nsw i32 %584, %582\l  %586 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_1PiS_iiiiE4temp, i32 0, i32 %433, i32\l... %580\l  %587 = load i32, i32 addrspace(3)* %586, align 4, !tbaa !5\l  %588 = sub nsw i32 %587, %3\l  %589 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_1PiS_iiiiE4temp, i32 0, i32 %414, i32\l... %579\l  %590 = load i32, i32 addrspace(3)* %589, align 4, !tbaa !5\l  %591 = sub nsw i32 %590, %3\l  %592 = tail call i32 @llvm.smax.i32(i32 %585, i32 %588)\l  %593 = tail call i32 @llvm.smax.i32(i32 %592, i32 %591)\l  %594 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_1PiS_iiiiE4temp, i32 0, i32 %433, i32\l... %579\l  store i32 %593, i32 addrspace(3)* %594, align 4, !tbaa !5\l  br label %595\l}"];
	Node0x5319e90 -> Node0x5319e40;
	Node0x5319e40 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%595:\l595:                                              \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  br i1 %223, label %613, label %596\l|{<s0>T|<s1>F}}"];
	Node0x5319e40:s0 -> Node0x531ad10;
	Node0x5319e40:s1 -> Node0x531ad60;
	Node0x531ad60 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4987a70",label="{%596:\l596:                                              \l  %597 = add nuw nsw i32 %8, 11\l  %598 = add nuw nsw i32 %8, 10\l  %599 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_1PiS_iiiiE4temp, i32 0, i32 %414, i32\l... %598\l  %600 = load i32, i32 addrspace(3)* %599, align 4, !tbaa !5\l  %601 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_1PiS_iiiiE3ref, i32 0, i32 %414, i32\l... %598\l  %602 = load i32, i32 addrspace(3)* %601, align 4, !tbaa !5\l  %603 = add nsw i32 %602, %600\l  %604 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_1PiS_iiiiE4temp, i32 0, i32 %433, i32\l... %598\l  %605 = load i32, i32 addrspace(3)* %604, align 4, !tbaa !5\l  %606 = sub nsw i32 %605, %3\l  %607 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_1PiS_iiiiE4temp, i32 0, i32 %414, i32\l... %597\l  %608 = load i32, i32 addrspace(3)* %607, align 4, !tbaa !5\l  %609 = sub nsw i32 %608, %3\l  %610 = tail call i32 @llvm.smax.i32(i32 %603, i32 %606)\l  %611 = tail call i32 @llvm.smax.i32(i32 %610, i32 %609)\l  %612 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_1PiS_iiiiE4temp, i32 0, i32 %433, i32\l... %597\l  store i32 %611, i32 addrspace(3)* %612, align 4, !tbaa !5\l  br label %613\l}"];
	Node0x531ad60 -> Node0x531ad10;
	Node0x531ad10 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%613:\l613:                                              \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  br i1 %204, label %631, label %614\l|{<s0>T|<s1>F}}"];
	Node0x531ad10:s0 -> Node0x531bbe0;
	Node0x531ad10:s1 -> Node0x531bc30;
	Node0x531bc30 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4987a70",label="{%614:\l614:                                              \l  %615 = add nuw nsw i32 %8, 12\l  %616 = add nuw nsw i32 %8, 11\l  %617 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_1PiS_iiiiE4temp, i32 0, i32 %414, i32\l... %616\l  %618 = load i32, i32 addrspace(3)* %617, align 4, !tbaa !5\l  %619 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_1PiS_iiiiE3ref, i32 0, i32 %414, i32\l... %616\l  %620 = load i32, i32 addrspace(3)* %619, align 4, !tbaa !5\l  %621 = add nsw i32 %620, %618\l  %622 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_1PiS_iiiiE4temp, i32 0, i32 %433, i32\l... %616\l  %623 = load i32, i32 addrspace(3)* %622, align 4, !tbaa !5\l  %624 = sub nsw i32 %623, %3\l  %625 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_1PiS_iiiiE4temp, i32 0, i32 %414, i32\l... %615\l  %626 = load i32, i32 addrspace(3)* %625, align 4, !tbaa !5\l  %627 = sub nsw i32 %626, %3\l  %628 = tail call i32 @llvm.smax.i32(i32 %621, i32 %624)\l  %629 = tail call i32 @llvm.smax.i32(i32 %628, i32 %627)\l  %630 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_1PiS_iiiiE4temp, i32 0, i32 %433, i32\l... %615\l  store i32 %629, i32 addrspace(3)* %630, align 4, !tbaa !5\l  br label %631\l}"];
	Node0x531bc30 -> Node0x531bbe0;
	Node0x531bbe0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%631:\l631:                                              \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  br i1 %185, label %649, label %632\l|{<s0>T|<s1>F}}"];
	Node0x531bbe0:s0 -> Node0x531cab0;
	Node0x531bbe0:s1 -> Node0x531cb00;
	Node0x531cb00 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4987a70",label="{%632:\l632:                                              \l  %633 = add nuw nsw i32 %8, 13\l  %634 = add nuw nsw i32 %8, 12\l  %635 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_1PiS_iiiiE4temp, i32 0, i32 %414, i32\l... %634\l  %636 = load i32, i32 addrspace(3)* %635, align 4, !tbaa !5\l  %637 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_1PiS_iiiiE3ref, i32 0, i32 %414, i32\l... %634\l  %638 = load i32, i32 addrspace(3)* %637, align 4, !tbaa !5\l  %639 = add nsw i32 %638, %636\l  %640 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_1PiS_iiiiE4temp, i32 0, i32 %433, i32\l... %634\l  %641 = load i32, i32 addrspace(3)* %640, align 4, !tbaa !5\l  %642 = sub nsw i32 %641, %3\l  %643 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_1PiS_iiiiE4temp, i32 0, i32 %414, i32\l... %633\l  %644 = load i32, i32 addrspace(3)* %643, align 4, !tbaa !5\l  %645 = sub nsw i32 %644, %3\l  %646 = tail call i32 @llvm.smax.i32(i32 %639, i32 %642)\l  %647 = tail call i32 @llvm.smax.i32(i32 %646, i32 %645)\l  %648 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_1PiS_iiiiE4temp, i32 0, i32 %433, i32\l... %633\l  store i32 %647, i32 addrspace(3)* %648, align 4, !tbaa !5\l  br label %649\l}"];
	Node0x531cb00 -> Node0x531cab0;
	Node0x531cab0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%649:\l649:                                              \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  br i1 %166, label %667, label %650\l|{<s0>T|<s1>F}}"];
	Node0x531cab0:s0 -> Node0x531d980;
	Node0x531cab0:s1 -> Node0x531d9d0;
	Node0x531d9d0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4987a70",label="{%650:\l650:                                              \l  %651 = add nuw nsw i32 %8, 14\l  %652 = add nuw nsw i32 %8, 13\l  %653 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_1PiS_iiiiE4temp, i32 0, i32 %414, i32\l... %652\l  %654 = load i32, i32 addrspace(3)* %653, align 4, !tbaa !5\l  %655 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_1PiS_iiiiE3ref, i32 0, i32 %414, i32\l... %652\l  %656 = load i32, i32 addrspace(3)* %655, align 4, !tbaa !5\l  %657 = add nsw i32 %656, %654\l  %658 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_1PiS_iiiiE4temp, i32 0, i32 %433, i32\l... %652\l  %659 = load i32, i32 addrspace(3)* %658, align 4, !tbaa !5\l  %660 = sub nsw i32 %659, %3\l  %661 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_1PiS_iiiiE4temp, i32 0, i32 %414, i32\l... %651\l  %662 = load i32, i32 addrspace(3)* %661, align 4, !tbaa !5\l  %663 = sub nsw i32 %662, %3\l  %664 = tail call i32 @llvm.smax.i32(i32 %657, i32 %660)\l  %665 = tail call i32 @llvm.smax.i32(i32 %664, i32 %663)\l  %666 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_1PiS_iiiiE4temp, i32 0, i32 %433, i32\l... %651\l  store i32 %665, i32 addrspace(3)* %666, align 4, !tbaa !5\l  br label %667\l}"];
	Node0x531d9d0 -> Node0x531d980;
	Node0x531d980 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%667:\l667:                                              \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  br i1 %147, label %685, label %668\l|{<s0>T|<s1>F}}"];
	Node0x531d980:s0 -> Node0x531e850;
	Node0x531d980:s1 -> Node0x531e8a0;
	Node0x531e8a0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4987a70",label="{%668:\l668:                                              \l  %669 = add nuw nsw i32 %8, 15\l  %670 = add nuw nsw i32 %8, 14\l  %671 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_1PiS_iiiiE4temp, i32 0, i32 %414, i32\l... %670\l  %672 = load i32, i32 addrspace(3)* %671, align 4, !tbaa !5\l  %673 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_1PiS_iiiiE3ref, i32 0, i32 %414, i32\l... %670\l  %674 = load i32, i32 addrspace(3)* %673, align 4, !tbaa !5\l  %675 = add nsw i32 %674, %672\l  %676 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_1PiS_iiiiE4temp, i32 0, i32 %433, i32\l... %670\l  %677 = load i32, i32 addrspace(3)* %676, align 4, !tbaa !5\l  %678 = sub nsw i32 %677, %3\l  %679 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_1PiS_iiiiE4temp, i32 0, i32 %414, i32\l... %669\l  %680 = load i32, i32 addrspace(3)* %679, align 4, !tbaa !5\l  %681 = sub nsw i32 %680, %3\l  %682 = tail call i32 @llvm.smax.i32(i32 %675, i32 %678)\l  %683 = tail call i32 @llvm.smax.i32(i32 %682, i32 %681)\l  %684 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_1PiS_iiiiE4temp, i32 0, i32 %433, i32\l... %669\l  store i32 %683, i32 addrspace(3)* %684, align 4, !tbaa !5\l  br label %685\l}"];
	Node0x531e8a0 -> Node0x531e850;
	Node0x531e850 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%685:\l685:                                              \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  br i1 %129, label %686, label %702\l|{<s0>T|<s1>F}}"];
	Node0x531e850:s0 -> Node0x531f720;
	Node0x531e850:s1 -> Node0x531f770;
	Node0x531f720 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7b39670",label="{%686:\l686:                                              \l  %687 = add nuw nsw i32 %8, 15\l  %688 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_1PiS_iiiiE4temp, i32 0, i32 %414, i32\l... %687\l  %689 = load i32, i32 addrspace(3)* %688, align 4, !tbaa !5\l  %690 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_1PiS_iiiiE3ref, i32 0, i32 %414, i32\l... %687\l  %691 = load i32, i32 addrspace(3)* %690, align 4, !tbaa !5\l  %692 = add nsw i32 %691, %689\l  %693 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_1PiS_iiiiE4temp, i32 0, i32 %433, i32\l... %687\l  %694 = load i32, i32 addrspace(3)* %693, align 4, !tbaa !5\l  %695 = sub nsw i32 %694, %3\l  %696 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_1PiS_iiiiE4temp, i32 0, i32 %414, i32\l... %432\l  %697 = load i32, i32 addrspace(3)* %696, align 4, !tbaa !5\l  %698 = sub nsw i32 %697, %3\l  %699 = tail call i32 @llvm.smax.i32(i32 %692, i32 %695)\l  %700 = tail call i32 @llvm.smax.i32(i32 %699, i32 %698)\l  %701 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_1PiS_iiiiE4temp, i32 0, i32 %433, i32\l... %432\l  store i32 %700, i32 addrspace(3)* %701, align 4, !tbaa !5\l  br label %702\l}"];
	Node0x531f720 -> Node0x531f770;
	Node0x531f770 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%702:\l702:                                              \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %703 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_1PiS_iiiiE4temp, i32 0, i32 1, i32 %123\l  %704 = load i32, i32 addrspace(3)* %703, align 4, !tbaa !5\l  %705 = getelementptr inbounds i32, i32 addrspace(1)* %1, i64 %18\l  store i32 %704, i32 addrspace(1)* %705, align 4, !tbaa !5\l  %706 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_1PiS_iiiiE4temp, i32 0, i32 2, i32 %123\l  %707 = load i32, i32 addrspace(3)* %706, align 4, !tbaa !5\l  %708 = getelementptr inbounds i32, i32 addrspace(1)* %1, i64 %23\l  store i32 %707, i32 addrspace(1)* %708, align 4, !tbaa !5\l  %709 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_1PiS_iiiiE4temp, i32 0, i32 3, i32 %123\l  %710 = load i32, i32 addrspace(3)* %709, align 4, !tbaa !5\l  %711 = getelementptr inbounds i32, i32 addrspace(1)* %1, i64 %29\l  store i32 %710, i32 addrspace(1)* %711, align 4, !tbaa !5\l  %712 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_1PiS_iiiiE4temp, i32 0, i32 4, i32 %123\l  %713 = load i32, i32 addrspace(3)* %712, align 4, !tbaa !5\l  %714 = getelementptr inbounds i32, i32 addrspace(1)* %1, i64 %35\l  store i32 %713, i32 addrspace(1)* %714, align 4, !tbaa !5\l  %715 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_1PiS_iiiiE4temp, i32 0, i32 5, i32 %123\l  %716 = load i32, i32 addrspace(3)* %715, align 4, !tbaa !5\l  %717 = getelementptr inbounds i32, i32 addrspace(1)* %1, i64 %41\l  store i32 %716, i32 addrspace(1)* %717, align 4, !tbaa !5\l  %718 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_1PiS_iiiiE4temp, i32 0, i32 6, i32 %123\l  %719 = load i32, i32 addrspace(3)* %718, align 4, !tbaa !5\l  %720 = getelementptr inbounds i32, i32 addrspace(1)* %1, i64 %47\l  store i32 %719, i32 addrspace(1)* %720, align 4, !tbaa !5\l  %721 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_1PiS_iiiiE4temp, i32 0, i32 7, i32 %123\l  %722 = load i32, i32 addrspace(3)* %721, align 4, !tbaa !5\l  %723 = getelementptr inbounds i32, i32 addrspace(1)* %1, i64 %53\l  store i32 %722, i32 addrspace(1)* %723, align 4, !tbaa !5\l  %724 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_1PiS_iiiiE4temp, i32 0, i32 8, i32 %123\l  %725 = load i32, i32 addrspace(3)* %724, align 4, !tbaa !5\l  %726 = getelementptr inbounds i32, i32 addrspace(1)* %1, i64 %59\l  store i32 %725, i32 addrspace(1)* %726, align 4, !tbaa !5\l  %727 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_1PiS_iiiiE4temp, i32 0, i32 9, i32 %123\l  %728 = load i32, i32 addrspace(3)* %727, align 4, !tbaa !5\l  %729 = getelementptr inbounds i32, i32 addrspace(1)* %1, i64 %65\l  store i32 %728, i32 addrspace(1)* %729, align 4, !tbaa !5\l  %730 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_1PiS_iiiiE4temp, i32 0, i32 10, i32\l... %123\l  %731 = load i32, i32 addrspace(3)* %730, align 4, !tbaa !5\l  %732 = getelementptr inbounds i32, i32 addrspace(1)* %1, i64 %71\l  store i32 %731, i32 addrspace(1)* %732, align 4, !tbaa !5\l  %733 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_1PiS_iiiiE4temp, i32 0, i32 11, i32\l... %123\l  %734 = load i32, i32 addrspace(3)* %733, align 4, !tbaa !5\l  %735 = getelementptr inbounds i32, i32 addrspace(1)* %1, i64 %77\l  store i32 %734, i32 addrspace(1)* %735, align 4, !tbaa !5\l  %736 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_1PiS_iiiiE4temp, i32 0, i32 12, i32\l... %123\l  %737 = load i32, i32 addrspace(3)* %736, align 4, !tbaa !5\l  %738 = getelementptr inbounds i32, i32 addrspace(1)* %1, i64 %83\l  store i32 %737, i32 addrspace(1)* %738, align 4, !tbaa !5\l  %739 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_1PiS_iiiiE4temp, i32 0, i32 13, i32\l... %123\l  %740 = load i32, i32 addrspace(3)* %739, align 4, !tbaa !5\l  %741 = getelementptr inbounds i32, i32 addrspace(1)* %1, i64 %89\l  store i32 %740, i32 addrspace(1)* %741, align 4, !tbaa !5\l  %742 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_1PiS_iiiiE4temp, i32 0, i32 14, i32\l... %123\l  %743 = load i32, i32 addrspace(3)* %742, align 4, !tbaa !5\l  %744 = getelementptr inbounds i32, i32 addrspace(1)* %1, i64 %95\l  store i32 %743, i32 addrspace(1)* %744, align 4, !tbaa !5\l  %745 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_1PiS_iiiiE4temp, i32 0, i32 15, i32\l... %123\l  %746 = load i32, i32 addrspace(3)* %745, align 4, !tbaa !5\l  %747 = getelementptr inbounds i32, i32 addrspace(1)* %1, i64 %101\l  store i32 %746, i32 addrspace(1)* %747, align 4, !tbaa !5\l  %748 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_1PiS_iiiiE4temp, i32 0, i32 16, i32\l... %123\l  %749 = load i32, i32 addrspace(3)* %748, align 4, !tbaa !5\l  %750 = getelementptr inbounds i32, i32 addrspace(1)* %1, i64 %107\l  store i32 %749, i32 addrspace(1)* %750, align 4, !tbaa !5\l  ret void\l}"];
}
