//-----------------------------------------------------------------------------
// Accelerator Subsystem Filelist
//-----------------------------------------------------------------------------
//-----------------------------------------------------------------------------
// Abstract : This file contains a list of files and directories related to
//            your accelerator. PLEASE MODIFY!!!
//-----------------------------------------------------------------------------

// DESIGN_TOP accelerator_subsystem

// ============= Verilog library extensions ===========
+libext+.v+.vlib

// =============    Accelerator Module search path    =============

// ! Point this to your Accelerator RTL
+incdir+$(ACCELERATOR_DIR)/src/rtl

// ! Point this to your Wrapper RTL
//$(SOCLABS_PROJECT_DIR)/wrapper/src/soclabs_ahb_aes128_ctrl.v

// ! Point this to your Subsystem RTL
$(SOCLABS_PROJECT_DIR)/system/src/accelerator_subsystem.v
