# Jingtian Dang

üìû (540) 998-5528  
üìß [dangjingtian@gmail.com](mailto:dangjingtian@gmail.com)  
üåç Non-US Citizen | Temporary (F1)

---

## Education

### Georgia Institute of Technology, Atlanta, GA
**Ph.D. in Electrical and Computer Engineering**  
_August 2024 ‚Äì Present_  
Expected Graduation: 2029  

### Carnegie Mellon University, Pittsburgh, PA
**M.S. in Electrical and Computer Engineering**  
_January 2023 ‚Äì December 2023_  
**GPA**: 3.96  

### Georgia Institute of Technology, Atlanta, GA
**B.S. in Computer Engineering**  
_January 2021 ‚Äì December 2022_  
**GPA**: 4.00  

### Virginia Tech, Blacksburg, VA
Transfer with 57 Credit Hours  
_August 2019 ‚Äì December 2020_  
**GPA**: 4.00  

---

## Skills

- **Programming**: C/C++, Python, Verilog/SystemVerilog, Java  
- **Hardware**: FPGA, Oscilloscope, Arduino  
- **Software**: Visual Studio Code, Quartus, Vivado, Vitis HLS, Cadence, GitHub  

---

## Experience

### Rivos Inc., Mountain View, California  
**Intern Member of Technical Staff in Silicon**  
_May 2023 ‚Äì August 2023_

- Implemented power management unit simulator in C and verified correctness.  
- Conducted formal verification for the unit using Jasper C2RTL, identifying 3 logic bugs.

---

## Publications

- **ReLU-FHE**: Low-cost Accurate ReLU Polynomial Approximation in Fully Homomorphic Encryption Based ML Inference  
  _The 3rd On-Device Intelligence Workshop @ MLSys'23_  

- **SmartPAF**: Accurate Low-Degree Polynomial Approximation of Non-Polynomial Operators for Fast Private Inference in Homomorphic Encryption  
  _The Seventh Annual Conference on Machine Learning and Systems (MLSys'24)_

---

## Projects and Research

### **Architecture Simulators**  
_February ‚Äì April 2022_

- Designed a cache system simulator with L1, L2, victim cache, TAGE branch predictor, Tomasulo simulator, and MOSI cache coherence simulator in C++.  
- Configured simulators for high-performance benchmarks.

### **RISC-V 5-Stage Pipelined Processor**  
_February ‚Äì April 2022_

- Designed a 5-stage pipelined processor in Verilog, adding optimizations like branch predictors.  
- Synthesized the design and tested on FPGA cloud clusters.

### **SRAM Design**  
_October ‚Äì December 2022_

- Designed SRAM array schematics, passing DRC and LVS tests.  
- Resolved timing synchronization between row and column decoders.  

### **Modern Computer Architecture & Design Labs**  
_September ‚Äì October 2023_

- Created a custom branch predictor in Gem5, achieving 1.19x speedup across benchmarks.  
- Implemented pipeline components in Verilog.

### **Reconfigurable Logic Course Projects**  
_October ‚Äì December 2023_

- Optimized convolution layers using HLS for FPGA Ultra96, achieving a 15x speedup.  
- Designed an accelerator for the SIMPLEX algorithm with 150x speedup over software.

### **Digital Systems Testing Projects**  
_September ‚Äì December 2023_

- Developed fault collapser, D-algorithm simulator, and fault simulation tools in Python.  
- Achieved 93.5% fault coverage for ISACS89 benchmark circuit, awarded first place by Qualcomm.

---

## Awards

- **Student Travel Grant Award** ($500) | _MLSys Conference, May 2024_  
- **Student Travel Grant Award** ($1000) | _MLSys Conference, May 2023_  
- **ECE Senior Scholar Award** ($500) | _Georgia Tech, April 2023_  
- **Kathy & Joe Timko Scholarship Award** ($2000) | _Virginia Tech, January 2020_

---

## Contact

Feel free to reach out via email or phone, and check out my GitHub portfolio for more details on my projects.

