PACKET3_CE_WRITE	,	V_512
priority_b_cnt	,	V_125
GRBM_STATUS_SE1	,	V_400
GRBM_STATUS_SE0	,	V_399
PACKET3_WRITE_GDS_RAM	,	V_521
PRIORITY_ALWAYS_ON	,	V_138
CP_PACKET_GET_COUNT	,	F_147
crtc_vblank_int	,	V_673
SOFT_RESET_DB	,	V_406
SI_PM4_UCODE_SIZE	,	V_50
dfixed_div	,	F_22
unlikely	,	F_159
gpu_clock_mutex	,	V_745
IH_RB_WPTR	,	V_609
other_heads_data_return_time	,	V_103
ring_obj	,	V_744
scratch	,	V_282
DC_LB_MEMORY_CONFIG	,	F_18
radeon_fence	,	V_287
si_irq_init	,	F_172
size	,	V_56
si_disable_interrupt_state	,	F_171
dram_channels	,	V_76
r600_vram_scratch_init	,	F_198
si_ring_ib_execute	,	F_89
PA_SC_LINE_STIPPLE_STATE	,	V_268
TRAIN_DONE_D1	,	V_36
r600_ih_ring_init	,	F_220
TRAIN_DONE_D0	,	V_35
IRQ_NONE	,	V_731
PACKET3_SET_CONFIG_REG_END	,	V_560
MC_SEQ_SUP_CNTL	,	V_26
PACKET3_PREAMBLE_END_CLEAR_STATE	,	V_345
ASIC_IS_AVIVO	,	F_211
RADEON_WB_SCRATCH_OFFSET	,	V_362
"disabling GPU acceleration\n"	,	L_99
RREG32	,	F_2
CP_PACKET_GET_TYPE	,	F_146
other_mode	,	V_63
interrupt_cntl	,	V_632
num_tile_pipes	,	V_238
ucode_size	,	V_13
SYSTEM_APERTURE_UNMAPPED_ACCESS_PASS_THRU	,	V_455
PAGE_TABLE_DEPTH	,	F_135
a	,	V_78
b	,	V_110
c	,	V_111
si_get_gpu_clock	,	F_232
dram_efficiency	,	V_74
CP_RB0_CNTL	,	V_366
radeon_mc	,	V_429
MC_SEQ_TRAIN_WAKEUP_CNTL	,	V_34
real_vram_size	,	V_431
i	,	V_12
irq	,	V_668
j	,	V_197
CONTEXT1_IDENTITY_ACCESS_MODE	,	F_133
k	,	V_198
RLC_GPU_CLOCK_COUNT_MSB	,	V_748
CACHE_FLUSH_AND_INV_TS_EVENT	,	V_303
CP_RB0_RPTR_ADDR_HI	,	V_371
"IH: D5 vblank\n"	,	L_76
r	,	V_337
CP_RB2_RPTR_ADDR_HI	,	V_387
DACA_AUTODETECT_INT_CONTROL	,	V_624
"force priority to high\n"	,	L_17
active_cu	,	V_199
EVERGREEN_CRTC3_REGISTER_OFFSET	,	V_620
EVERGREEN_CRTC0_REGISTER_OFFSET	,	V_617
SOFT_RESET_IA	,	V_412
EVENT_TYPE	,	F_84
GRBM_SOFT_RESET	,	V_351
max_texture_channel_caches	,	V_223
IH_WPTR_OVERFLOW_CLEAR	,	V_639
SCRATCH_UMSK	,	V_328
IH_WPTR_WRITEBACK_ENABLE	,	V_640
opcode	,	V_503
grbm_reset	,	V_404
reg	,	V_286
CHIP_TAHITI	,	V_18
num_reg	,	V_283
MC_VM_MX_L1_TLB_CNTL	,	V_451
si_irq_fini	,	F_185
ret	,	V_561
size_af	,	V_433
PACKET3_WRITE_CONST_RAM_OFFSET	,	V_508
CAYMAN_RING_TYPE_CP2_INDEX	,	V_348
PACKET3_SET_CE_DE_COUNTERS	,	V_505
evergreen	,	V_678
"radeon_cp: Failed to register firmware\n"	,	L_3
PA_SC_FIFO_SIZE	,	V_259
si_asic_reset	,	F_117
MC_SEQ_IO_DEBUG_INDEX	,	V_29
CP_PFP_HALT	,	V_326
size_bf	,	V_434
VM_CONTEXT1_CNTL2	,	V_481
si_pcie_gart_fini	,	F_138
HDP_REG_COHERENCY_FLUSH_CNTL	,	V_413
is_atom_bios	,	V_742
line_time	,	V_92
sc_prim_fifo_size_backend	,	V_228
"Wait for MC idle timedout !\n"	,	L_26
mc_latency	,	V_98
GUI_ACTIVE	,	V_401
le32_to_cpu	,	F_187
DC_HPD2_INT_CONTROL	,	V_627
atom_asic_init	,	F_206
CP_RB2_BASE	,	V_388
d5grph_int	,	V_696
tahiti_io_mc_regs	,	V_19
si_tiling_mode_table_init	,	F_44
radeon_ttm_set_active_vram_size	,	F_92
gtt_end	,	V_438
DC_HPD6_INT_CONTROL	,	V_631
CP_RB1_RPTR	,	V_382
"IH: D1 vblank\n"	,	L_67
MC_ARB_RAMCFG	,	V_237
DC_HPD4_INT_CONTROL	,	V_629
GRBM_STATUS2	,	V_398
lb_size	,	V_115
si_rlc_stop	,	F_166
"si_rlc: Bogus length %zu in firmware \"%s\"\n"	,	L_13
PACKET3_TC_ACTION_ENA	,	V_299
atom_context	,	V_740
"radeon_cp"	,	L_2
VGT_CACHE_INVALIDATION	,	V_264
DRM_DEBUG	,	F_8
family	,	V_17
"Loading %s Microcode\n"	,	L_7
VM_CONTEXT0_PROTECTION_FAULT_DEFAULT_ADDR	,	V_469
VM_CONTEXT8_PAGE_TABLE_BASE_ADDR	,	V_479
VM_L2_CNTL	,	V_456
min_bandwidth	,	V_87
num_gpus	,	V_243
si_cp_resume	,	F_103
pfp_fw	,	V_53
"limiting GTT\n"	,	L_30
d2grph_int	,	V_693
CP_MEQ_THRESHOLDS	,	V_256
tmp	,	V_64
latency_tolerant_lines	,	V_116
DMIF_ADDR_CONFIG	,	V_253
evergreen_mc_save	,	V_402
VGT_VTX_VECT_EJECT_REG	,	V_484
si_create_bitmask	,	F_57
bytes_per_pixel	,	V_96
CP_ME_CNTL	,	V_322
radeon_bo_create	,	F_164
si_startup	,	F_197
VGA_MEMORY_DISABLE	,	V_415
ddev	,	V_734
radeon_gart_table_vram_unpin	,	F_137
MC_SEQ_SUP_PGM	,	V_32
DC_HPD3_INTERRUPT	,	V_719
cp_int_cntl2	,	V_648
cp_int_cntl1	,	V_647
PACKET3_SET_CONFIG_REG_START	,	V_296
PACKET3_COND_WRITE	,	V_558
INTERRUPT_CNTL2	,	V_633
INACTIVE_CUS_MASK	,	V_193
si_setup_rb	,	F_61
IRQ_HANDLED	,	V_738
active_time	,	V_94
save_restore_obj	,	V_582
ridx	,	V_578
DRM_INFO	,	F_13
vsc	,	V_97
CP_RB1_BASE	,	V_381
max_cu_per_sh	,	V_220
save	,	V_403
src_width	,	V_93
RLC_LB_CNTR_MAX	,	V_593
VBLANK_STATUS	,	V_701
drm_handle_vblank	,	F_191
sh_per_se	,	V_196
CP_RB0_RPTR	,	V_375
enabled_rbs	,	V_207
current_sclk	,	V_130
CP_PFP_UCODE_DATA	,	V_330
"si_irq_process start: rptr %d, wptr %d\n"	,	L_66
ROW_SIZE_SHIFT	,	V_251
multi_gpu_tile_size	,	V_244
si_init	,	F_209
"(%d) create RLC sr bo failed\n"	,	L_45
ENABLE_L1_TLB	,	V_452
err	,	V_47
rlc	,	V_581
si_vm_packet3_ce_check	,	F_142
SOFT_RESET_PA	,	V_353
ROQ_IB1_START	,	F_66
PACKET3_INDIRECT_BUFFER_CONST	,	V_310
PACKET3_SET_CONTEXT_REG	,	V_347
disabled_rbs	,	V_206
"PCIE GART of %uM enabled (table at 0x%016llX).\n"	,	L_34
num_tile_mode_states	,	V_150
TILE_SPLIT	,	F_48
CHANSIZE_MASK	,	V_443
"failed initializing CP fences (%d).\n"	,	L_91
ndw	,	V_574
si_disable_interrupts	,	F_170
PACKET3_DRAW_INDEX_OFFSET_2	,	V_540
"IH: HPD1\n"	,	L_80
CHANSIZE_OVERRIDE	,	V_442
HDP_NONSURFACE_INFO	,	V_424
rmb	,	F_190
max_pfn	,	V_478
msi_enabled	,	V_644
ADDR_SURF_THIN_MICRO_TILING	,	V_177
mode	,	V_62
VGT_INDEX_TYPE	,	V_488
PACKET3_NUM_INSTANCES	,	V_537
cp_int_cntl	,	V_646
radeon_fence_driver_start_ring	,	F_200
MC_VM_SYSTEM_APERTURE_DEFAULT_ADDR	,	V_420
ADDR_SURF_DISPLAY_MICRO_TILING	,	V_175
vram_is_ddr	,	V_441
"IH: D2 vline\n"	,	L_71
"(%d) pin RLC sr bo failed\n"	,	L_46
LB_D6_VBLANK_INTERRUPT	,	V_714
SOFT_RESET_SPI	,	V_355
crtc_htotal	,	V_127
si_fence_ring_emit	,	F_81
shader_engine_tile_size	,	V_242
PIPE_INTERLEAVE_SIZE_SHIFT	,	V_250
CP_CE_UCODE_DATA	,	V_332
si_get_rb_disabled	,	F_60
si_rlc_resume	,	F_168
lb_partitions	,	V_114
BUF_SWAP_32BIT	,	V_365
accel_working	,	V_741
PACKET3_ME_INITIALIZE_DEVICE_ID	,	F_96
"si_irq_set: hpd 2\n"	,	L_60
latency	,	V_105
IH_RB_CNTL	,	V_604
SOFT_RESET_SC	,	V_408
PACKET3_SET_CONTEXT_REG_INDIRECT	,	V_549
running	,	V_9
idx_value	,	V_514
SQC_CACHES	,	V_495
visible_vram_size	,	V_324
"radeon/%s_pfp.bin"	,	L_8
pkt	,	V_502
mem_row_size_in_kb	,	V_156
GC_USER_RB_BACKEND_DISABLE	,	V_204
LB_D3_VBLANK_INTERRUPT	,	V_708
pfp_req_size	,	V_41
DC_HPD1_INT_CONTROL	,	V_625
radeon_crtc_handle_flip	,	F_193
mc_shared_chmap	,	V_214
MICRO_TILE_MODE	,	F_46
se_num	,	V_183
PACKET3_DISPATCH_INDIRECT	,	V_519
DC_HPD5_INT_CONTROL	,	V_630
si_ib_parse	,	F_145
si_vm_packet3_compute_check	,	F_144
radeon_ib	,	V_305
SOFT_RESET_TA	,	V_411
CP_PERFMON_CNTL	,	V_261
SOFT_RESET_TC	,	V_410
sc_earlyz_tile_fifo_size	,	V_230
"Invalid register 0x%x in CS\n"	,	L_35
disp_int_cont5	,	V_689
SOFT_RESET_SX	,	V_356
disp_int_cont3	,	V_685
disp_int_cont4	,	V_687
disp_int_cont2	,	V_683
CP_RB1_RPTR_ADDR_HI	,	V_380
"limiting VRAM\n"	,	L_32
IS_ERR	,	F_10
"radeon: cp failed to lock ring (%d).\n"	,	L_19
ADDR_SURF_TILE_SPLIT_256B	,	V_169
si_fini	,	F_225
ring	,	V_290
PACKET3_WAIT_ON_DE_COUNTER	,	V_511
return_efficiency	,	V_81
ih_cntl	,	V_601
stat_regs	,	V_677
dce6_average_bandwidth_vs_dram_bandwidth_for_display	,	F_33
FB_READ_EN	,	V_235
rmx_type	,	V_134
PACKET3	,	F_83
radeon_ring_lockup_update	,	F_108
PA_SU_LINE_STIPPLE_VALUE	,	V_493
RADEON_GPU_PAGE_SIZE	,	V_364
RADEON_WB_CP_RPTR_OFFSET	,	V_370
start_reg	,	V_515
radeon_update_bandwidth_info	,	F_126
yclk	,	V_75
mc_fw	,	V_15
worst_chunk_return_time	,	V_100
SC_HIZ_TILE_FIFO_SIZE	,	F_73
FB_WRITE_EN	,	V_236
si_mc_load_microcode	,	F_3
max_backends_per_se	,	V_222
VM_CONTEXT0_CNTL	,	V_472
radeon_wb_disable	,	F_208
NOOFCOLS_MASK	,	V_240
radeon_vm_map_gart	,	F_155
"IH: HPD3\n"	,	L_82
IH_RB_RPTR	,	V_608
VBLANK_ACK	,	V_702
mutex_unlock	,	F_234
BACKEND_DISABLE_MASK	,	V_203
d3grph_int	,	V_694
BUG	,	F_12
radeon_surface_init	,	F_214
be32_to_cpup	,	F_5
HDP_NONSURFACE_BASE	,	V_423
PACKET3_INCREMENT_DE_COUNTER	,	V_552
bandwidth	,	V_77
RLC_ENABLE	,	V_589
"radeon: MC ucode required for NI+.\n"	,	L_100
NOOFCOLS_SHIFT	,	V_241
fw_data	,	V_8
dce6_wm_params	,	V_72
r600_pcie_gart_init	,	F_221
si_cp_start	,	F_94
"si_irq_set: vblank 4\n"	,	L_57
PACKET3_TCL1_ACTION_ENA	,	V_298
VGT_TF_MEMORY_BASE	,	V_492
si_vm_fini	,	F_150
PACKET3_DUMP_CONST_RAM	,	V_509
split_equal_to_row_size	,	V_153
mutex_lock	,	F_233
verde_io_mc_regs	,	V_25
TAHITI_GB_ADDR_CONFIG_GOLDEN	,	V_231
radeon_bo_init	,	F_217
priority_b_mark	,	V_122
RADEON_CP_PACKET2	,	V_739
mdelay	,	F_104
CP_RB1_WPTR	,	V_377
blackout	,	V_10
radeon_ring	,	V_289
"  GRBM_STATUS_SE0=0x%08X\n"	,	L_23
VGT_PRIMITIVE_TYPE	,	V_487
blank_time	,	V_95
CC_GC_SHADER_ARRAY_CONFIG	,	V_192
IH_CNTL	,	V_602
rlc_chip_name	,	V_40
r600_ih_ring_alloc	,	F_173
MC_VM_SYSTEM_APERTURE_HIGH_ADDR	,	V_418
INVALIDATE_L2_CACHE	,	V_462
dce6_get_dmif_bytes_per_request	,	F_27
ADDR_SURF_TILE_SPLIT_128B	,	V_168
WARN	,	F_180
radeon_bo_unpin	,	F_160
GB_ADDR_CONFIG	,	V_252
si_vm_flush	,	F_156
ES_AND_GS_AUTO	,	V_266
full	,	V_79
PACKET3_DRAW_INDEX_IMMD	,	V_536
"(%d) create RLC c bo failed\n"	,	L_47
WREG32	,	F_4
gpu_addr	,	V_293
TA_CNTL_AUX	,	V_500
"IH ring buffer overflow (0x%08X, %d, %d)\n"	,	L_65
VGT_NUM_INDICES	,	V_489
LB_D4_VBLANK_INTERRUPT	,	V_710
VM_L2_CNTL2	,	V_460
VM_L2_CNTL3	,	V_463
VGT_NUM_INSTANCES	,	V_260
si_vm_packet3_gfx_check	,	F_143
si_irq_suspend	,	F_184
PACKET3_OCCLUSION_QUERY	,	V_524
me_req_size	,	V_42
LB_D1_VLINE_INTERRUPT	,	V_703
clear_state_obj	,	V_583
"si_irq_set: hpd 5\n"	,	L_63
MC_VM_AGP_TOP	,	V_427
"Invalid CE packet3: 0x%x\n"	,	L_36
HDP_FLUSH_INVALIDATE_CACHE	,	V_278
PACKET3_ME_WRITE	,	V_555
ptr	,	V_562
__BIG_ENDIAN	,	F_90
FORCE_EOV_MAX_CLK_CNT	,	F_75
PACKET3_INCREMENT_CE_COUNTER	,	V_510
me_fw	,	V_57
GRBM_STATUS	,	V_397
DC_HPD4_INTERRUPT	,	V_720
next_rptr_gpu_addr	,	V_316
dummy_page	,	V_470
"Can't enable IRQ/MSI because no handler is installed\n"	,	L_49
DRM_MODE_FLAG_INTERLACE	,	V_133
uint64_t	,	T_6
end_reg	,	V_516
"IH: HPD5\n"	,	L_84
GC_USER_SHADER_ARRAY_CONFIG	,	V_194
"GPU not posted. posting now...\n"	,	L_98
"si_irq_set: sw int cp1\n"	,	L_51
current_mclk	,	V_129
platform_device_register_simple	,	F_9
CLIP_VTX_REORDER_ENA	,	V_281
PRIORITY_B_CNT	,	V_144
si_mc_program	,	F_118
PACKET3_PREAMBLE_CNTL	,	V_342
"Failed to load MC firmware!\n"	,	L_89
numchan	,	V_440
si_get_cu_enabled	,	F_58
mc_arb_ramcfg	,	V_215
wptr	,	V_313
VGT_GS_VERTEX_REUSE	,	V_267
si_gpu_init	,	F_62
disp_int	,	V_679
DC_LB_MEMORY_SPLIT	,	V_67
"si_irq_set: vblank 2\n"	,	L_55
evergreen_get_number_of_dram_channels	,	F_37
PRIORITY_OFF	,	V_124
si_mc_init	,	F_123
SOFT_RESET_GDS	,	V_407
HDP_MEM_COHERENCY_FLUSH_CNTL	,	V_447
PAGE_SIZE	,	V_584
"si startup failed on resume\n"	,	L_95
TAHITI_IO_MC_REGS_SIZE	,	V_21
PACKET_TYPE2	,	V_565
PACKET_TYPE3	,	V_566
EVERGREEN_CRTC4_REGISTER_OFFSET	,	V_621
PACKET_TYPE0	,	V_564
flags	,	V_132
LB_D2_VLINE_INTERRUPT	,	V_707
DPG_PIPE_LATENCY_CONTROL	,	V_142
"vm manager initialization failed (%d).\n"	,	L_94
enabled	,	V_66
ARRAY_2D_TILED_THIN1	,	V_160
WRITE_DATA_DST_SEL	,	F_154
ptr_mask	,	V_724
num_crtc	,	V_147
DC_HPD5_INTERRUPT	,	V_721
"Non-PM4 ring %d !\n"	,	L_41
"IH: D6 vline\n"	,	L_79
"Invalid GFX packet3: 0x%x\n"	,	L_38
ADDR_SURF_BANK_HEIGHT_1	,	V_172
ADDR_SURF_BANK_HEIGHT_2	,	V_171
ADDR_SURF_BANK_HEIGHT_4	,	V_166
SI_RLC_UCODE_SIZE	,	V_52
rb_bufsz	,	V_350
INTERRUPT_CNTL	,	V_634
NUM_CLIP_SEQ	,	F_79
CE_PARTITION_BASE	,	V_340
VGA_HDP_CONTROL	,	V_414
RADEON_VM_PAGE_SYSTEM	,	V_576
L2_CACHE_BIGK_ASSOCIATIVITY	,	V_464
PACKET3_ALLOC_GDS	,	V_520
CB_PERFCOUNTER2_SELECT0	,	V_273
ENABLE_INTR	,	V_605
CB_PERFCOUNTER2_SELECT1	,	V_274
DATA_SEL	,	F_87
si_pcie_gart_tlb_flush	,	F_127
"\n"	,	L_1
restart_ih	,	V_732
SI_MC_UCODE_SIZE	,	V_20
EVENT_INDEX	,	F_85
CP_SEM_WAIT_TIMER	,	V_357
next_rptr	,	V_311
si_vm_init	,	F_149
GRBM_GFX_INDEX	,	V_188
CG_MULT_THERMAL_STATUS	,	V_5
RLC_LB_CNTL	,	V_592
disp_int_cont	,	V_681
CP_QUEUE_THRESHOLDS	,	V_255
r600_ring_init	,	F_219
GRPH_PFLIP_INT_CLEAR	,	V_699
"IH: GUI idle\n"	,	L_87
CP_RB1_CNTL	,	V_376
priority_a_cnt	,	V_123
cu_per_sh	,	V_191
SE_BROADCAST_WRITES	,	V_187
latency_hiding	,	V_117
mem_max_burst_length_bytes	,	V_239
nvm	,	V_567
DISP_INTERRUPT_STATUS	,	V_680
PRIORITY_A_CNT	,	V_143
SPI_CONFIG_CNTL_1	,	V_258
radeon_ring_write	,	F_82
PACKET3_DRAW_INDIRECT_MULTI	,	V_534
radeon_bo_unref	,	F_162
max_tile_pipes	,	V_219
clear_state_gpu_addr	,	V_587
grbm_int_cntl	,	V_661
CP_RB0_BASE	,	V_373
DC_HPD6_INTERRUPT	,	V_722
radeon_get_clock_info	,	F_215
gb_addr_config	,	V_213
PACKET3_SET_SH_REG	,	V_550
SPI_STATIC_THREAD_MGMT_3	,	V_200
SPI_STATIC_THREAD_MGMT_1	,	V_496
shutdown	,	V_730
SPI_STATIC_THREAD_MGMT_2	,	V_497
L2_CACHE_BIGK_FRAGMENT_SIZE	,	F_134
disp_clk_request_efficiency	,	V_83
dce6_available_bandwidth	,	F_30
rlc_fw	,	V_59
radeon_bo_fini	,	F_229
grbm_status	,	V_392
GRPH_INT_STATUS	,	V_692
radeon_vm_manager_init	,	F_204
si_vm_set_page	,	F_151
dce6_latency_watermark	,	F_32
si_irq_set	,	F_179
rlc_req_size	,	V_44
radeon_bo_reserve	,	F_158
r600_vram_scratch_fini	,	F_226
addr	,	V_291
SOFT_RESET_VGT	,	V_354
PACKET3_SET_PREDICATION	,	V_525
VGT_HS_OFFCHIP_PARAM	,	V_491
SX_DEBUG_1	,	V_257
PACKET3_CONTEXT_CONTROL	,	V_532
VGT_ESGS_RING_SIZE	,	V_485
temp	,	V_3
src_id	,	V_725
SOFT_RESET_CP	,	V_352
RLC_UCODE_DATA	,	V_600
NOOFCHAN_MASK	,	V_70
radeon_scratch_free	,	F_102
atomic_xchg	,	F_189
dce6_average_bandwidth_vs_available_bandwidth	,	F_34
VM_CONTEXT0_PAGE_TABLE_BASE_ADDR	,	V_467
MACRO_TILE_ASPECT	,	F_52
RLC_SAVE_AND_RESTORE_BASE	,	V_595
PACKET3_SH_ICACHE_ACTION_ENA	,	V_301
SOFT_RESET_CB	,	V_405
ENABLE_L2_PDE0_CACHE_LRU_UPDATE_BY_WRITE	,	V_459
lb_fill_bw	,	V_107
si_gpu_soft_reset	,	F_111
atomic_set	,	F_196
vram_end	,	V_419
radeon_card_posted	,	F_213
upper_32_bits	,	F_86
b1	,	V_85
INVALIDATE_ALL_L1_TLBS	,	V_461
ce_req_size	,	V_43
b2	,	V_86
"(%d) reserve RLC sr bo failed\n"	,	L_43
VM_CONTEXT1_PROTECTION_FAULT_DEFAULT_ADDR	,	V_480
ROW_SIZE_MASK	,	V_245
vtaps	,	V_112
dev	,	V_54
ih_rb_cntl	,	V_603
radeon_gart_table_vram_free	,	F_139
SPI_CONFIG_CNTL	,	V_499
IH_RB_BASE	,	V_637
VM_CONTEXT0_PAGE_TABLE_START_ADDR	,	V_465
"VRAM: %lluM 0x%016llX - 0x%016llX (%lluM used)\n"	,	L_29
latency_watermark_b	,	V_120
latency_watermark_a	,	V_119
"IB initialization failed (%d).\n"	,	L_93
fence_drv	,	V_292
rptr_save_reg	,	V_312
RANGE_PROTECTION_FAULT_ENABLE_DEFAULT	,	V_474
si_vm_reg_valid	,	F_141
crtc_offset	,	V_68
si_cp_enable	,	F_91
EFFECTIVE_L2_QUEUE_SIZE	,	F_132
CP_STRMOUT_CNTL	,	V_483
"IH: D3 vblank\n"	,	L_72
PACKET3_SWITCH_BUFFER	,	V_309
LB_D3_VLINE_INTERRUPT	,	V_709
LB_D6_VLINE_INTERRUPT	,	V_715
GRPH_INT_CONTROL	,	V_623
MC_VM_FB_LOCATION	,	V_422
bios	,	V_743
INT_SEL	,	F_88
FORCE_EOV_MAX_REZ_CNT	,	F_76
si_pcie_gart_enable	,	F_128
"radeon/%s_mc.bin"	,	L_14
CACHE_INVALIDATION	,	F_77
mc_vram_size	,	V_430
SYSTEM_ACCESS_MODE_NOT_IN_SYS	,	V_453
hpd	,	V_676
seq	,	V_304
ROW_SIZE	,	F_65
incr	,	V_570
si_suspend	,	F_207
ce_fw	,	V_58
PACKET3_ATOMIC_GDS	,	V_522
RLC_CAPTURE_GPU_CLOCK_COUNT	,	V_746
PACKET3_ATOMIC	,	V_523
pci_resource_len	,	F_125
PACKET3_DRAW_INDEX_INDIRECT_MULTI	,	V_542
LB_D5_VBLANK_INTERRUPT	,	V_712
SI_CE_UCODE_SIZE	,	V_51
max_rb_num	,	V_201
radeon_fence_process	,	F_194
VC_AND_TC	,	V_265
platform_device	,	V_37
config	,	V_154
DRM_DEBUG_KMS	,	F_38
si_setup_spi	,	F_59
radeon_vm_manager_fini	,	F_224
BANK_WIDTH	,	F_50
MEQ2_START	,	F_69
"Card not posted and no BIOS - ignoring\n"	,	L_97
"TAHITI"	,	L_4
RADEON_WB_CP2_RPTR_OFFSET	,	V_386
PACKET3_DRAW_INDEX_2	,	V_531
one_reg_wr	,	V_563
dce6_bandwidth_update	,	F_42
"  GRBM_STATUS2=0x%08X\n"	,	L_22
ADDR_SURF_8_BANK	,	V_180
CP_RB2_WPTR	,	V_384
CB_PERFCOUNTER3_SELECT0	,	V_275
radeon_gart_table_vram_pin	,	F_130
CB_PERFCOUNTER3_SELECT1	,	V_276
CHIP_ARUBA	,	V_136
radeon_gart_fini	,	F_140
CNTX_EMPTY_INT_ENABLE	,	V_612
count	,	V_557
CP_CE_HALT	,	V_327
gart	,	V_449
"  GRBM_STATUS_SE1=0x%08X\n"	,	L_24
platform_device_unregister	,	F_15
RLC_GPU_CLOCK_COUNT_LSB	,	V_747
is_const_ib	,	V_308
DRM_ERROR	,	F_53
hsc	,	V_139
crtcs	,	V_149
sh_num	,	V_184
RADEON_GEM_DOMAIN_VRAM	,	V_585
PACKET3_COPY_DW	,	V_559
HDP_ADDR_CONFIG	,	V_254
"IH: D3 vline\n"	,	L_73
ADDR_SURF_16_BANK	,	V_164
"si_irq_set: sw int gfx\n"	,	L_50
mode1	,	V_146
mode0	,	V_145
asic	,	V_571
"si_irq_set: vblank 0\n"	,	L_53
radeon_gem_fini	,	F_227
CP_COHER_CNTL2	,	V_295
AUTO_INVLD_EN	,	F_78
VM_CONTEXT1_PAGE_TABLE_END_ADDR	,	V_476
sx_debug_1	,	V_216
CB_PERFCOUNTER0_SELECT1	,	V_270
CB_PERFCOUNTER0_SELECT0	,	V_269
SQ_CONFIG	,	V_262
si_gpu_is_lockup	,	F_107
sc_prim_fifo_size_frontend	,	V_227
mc_req_size	,	V_45
NOOFBANK_MASK	,	V_247
PACKET3_BASE_INDEX	,	F_97
"Expecting atombios for cayman GPU\n"	,	L_96
fw_name	,	V_46
"bad PACKET3_SET_CONFIG_REG\n"	,	L_37
CHIP_VERDE	,	V_24
crtc_hdisplay	,	V_131
TAHITI_RB_BITMAP_WIDTH_PER_SH	,	V_208
rptr	,	V_374
radeon_ring_test_lockup	,	F_110
MC_SEQ_IO_DEBUG_DATA	,	V_30
"(%d) pin RLC c bo failed\n"	,	L_48
dce6_check_latency_hiding	,	F_35
max_hw_contexts	,	V_226
ib	,	V_306
si_enable_interrupts	,	F_169
lock	,	V_733
si_pcie_gart_disable	,	F_136
PACKET3_SH_KCACHE_ACTION_ENA	,	V_300
id	,	V_320
CP_RB2_RPTR_ADDR	,	V_385
CP_PACKET3_GET_OPCODE	,	F_148
RADEON_RING_TYPE_GFX_INDEX	,	V_336
ENABLE_L2_CACHE	,	V_457
ih	,	V_607
PACKET3_WAIT_ON_AVAIL_BUFFER	,	V_554
DC_HPDx_INT_ACK	,	V_717
BANK_HEIGHT	,	F_51
vram_width	,	V_444
radeon_ib_pool_fini	,	F_223
PACKET3_EVENT_WRITE_EOP	,	V_302
gb_tile_moden	,	V_152
RPTR_REARM	,	V_645
dram_bandwidth	,	V_88
si_irq_process	,	F_188
CP_ME_HALT	,	V_325
ROQ_IB2_START	,	F_67
PACKET3_EVENT_WRITE_EOS	,	V_548
CONFIG_MEMSIZE	,	V_446
hdp_host_path_cntl	,	V_217
SCRATCH_REG0	,	V_285
radeon_ring_test	,	F_106
DC_HPD2_INTERRUPT	,	V_718
max_gs_threads	,	V_225
MC_VM_AGP_BASE	,	V_426
ring_size	,	V_363
"VERDE"	,	L_6
si_cp_load_microcode	,	F_93
RUN_MASK	,	V_27
VBLANK_INT_MASK	,	V_675
PA_SC_FORCE_EOV_MAX_CNTS	,	V_263
evergreen_fix_pci_max_read_req_size	,	F_64
radeon_ring_force_activity	,	F_109
HDP_NONSURFACE_SIZE	,	V_425
"limiting VRAM to PCI aperture size\n"	,	L_28
"si_irq_set: hpd 1\n"	,	L_59
radeon_fence_driver_init	,	F_216
"Unhandled interrupt: %d %d\n"	,	L_69
reg_offset	,	V_151
"si_mc: Bogus length %zu in firmware \"%s\"\n"	,	L_15
crtc6	,	V_654
length_dw	,	V_318
MC_VM_SYSTEM_APERTURE_LOW_ADDR	,	V_416
GRBM_CNTL	,	V_233
CP_ME_RAM_DATA	,	V_334
ADDR_SURF_TILE_SPLIT_2KB	,	V_158
crtc1	,	V_649
crtc2	,	V_650
crtc3	,	V_651
regs_size	,	V_14
crtc4	,	V_652
crtc5	,	V_653
RADEON_WB_CP1_RPTR_OFFSET	,	V_379
wake_up	,	F_192
CP_RB2_CNTL	,	V_383
gtt_base_align	,	V_435
CC_RB_BACKEND_DISABLE	,	V_202
size_t	,	T_3
io_mc_regs	,	V_11
ARRAY_MODE	,	F_45
grph1	,	V_662
grph2	,	V_663
grph3	,	V_664
pdev	,	V_38
grph4	,	V_665
grph5	,	V_666
grph6	,	V_667
u32	,	T_1
mc	,	V_323
DC_HPDx_INT_POLARITY	,	V_626
IH_RB_ENABLE	,	V_606
si_default_state	,	V_344
radeon_crtc	,	V_60
"si_irq_set: hpd 3\n"	,	L_61
PACKET3_SET_SH_REG_OFFSET	,	V_551
data_return_bandwidth	,	V_89
RMX_OFF	,	V_135
si_init_microcode	,	F_7
CP_PFP_UCODE_ADDR	,	V_329
IH_REQ_NONSNOOP_EN	,	V_636
dce6_dmif_request_bandwidth	,	F_28
SC_EARLYZ_TILE_FIFO_SIZE	,	F_74
priority_a_mark	,	V_121
IH_DUMMY_RD_OVERRIDE	,	V_635
header	,	V_307
max_src_lines_per_dst_line	,	V_106
gtt_start	,	V_437
num_heads	,	V_104
pitcairn_io_mc_regs	,	V_23
d1grph_int	,	V_691
dc_latency	,	V_102
ADDR_SURF_P8_32x32_8x16	,	V_162
EVERGREEN_CRTC5_REGISTER_OFFSET	,	V_622
EVERGREEN_CRTC2_REGISTER_OFFSET	,	V_619
dfixed_mul	,	F_23
ADDR_SURF_DEPTH_MICRO_TILING	,	V_161
request_firmware	,	F_14
reg_base	,	V_284
PA_SC_ENHANCE	,	V_494
radeon_fence_driver_fini	,	F_228
HDP_HOST_PATH_CNTL	,	V_279
"radeon/%s_rlc.bin"	,	L_12
si_resume	,	F_205
PACKET3_ME_INITIALIZE	,	V_338
bpp	,	V_91
"IH: D5 vline\n"	,	L_77
ADDR_SURF_TILE_SPLIT_4KB	,	V_159
GRBM_READ_TIMEOUT	,	F_63
CP_CE_UCODE_ADDR	,	V_331
BACKEND_DISABLE_SHIFT	,	V_205
dev_warn	,	F_115
si_rlc_init	,	F_163
DC_HPD1_INTERRUPT	,	V_716
pt_ring_index	,	V_572
u64	,	T_5
VM_INVALIDATE_REQUEST	,	V_448
pe	,	V_569
radeon_ib_pool_init	,	F_203
CP_ME_RAM_WADDR	,	V_333
"  GRBM_STATUS=0x%08X\n"	,	L_21
R600_WB_IH_WPTR_OFFSET	,	V_642
disp_clk	,	V_84
pm	,	V_128
fence	,	V_288
r600_flags	,	V_573
"si_irq_set: hpd 4\n"	,	L_62
GB_TILE_MODE0	,	V_181
aper_size	,	V_432
PIPE_INTERLEAVE_SIZE_MASK	,	V_249
PACKET3_INDEX_BUFFER_SIZE	,	V_517
pd_gpu_addr	,	V_580
"si_cp: Failed to load firmware \"%s\"\n"	,	L_16
radeon_ring_fini	,	F_101
LATENCY_LOW_WATERMARK	,	F_40
vram_start	,	V_417
"Unknown packet type %d !\n"	,	L_42
PACKET3_COMPUTE	,	F_99
"IH: D4 vblank\n"	,	L_74
PACKET3_COPY_DATA	,	V_556
src_data	,	V_726
srbm_status	,	V_391
cayman_vm_page_flags	,	F_152
"IH: HPD2\n"	,	L_81
vblank_sync	,	V_735
VGT_TF_RING_SIZE	,	V_490
CB_PERFCOUNTER1_SELECT0	,	V_271
CB_PERFCOUNTER1_SELECT1	,	V_272
"radeon/%s_me.bin"	,	L_10
CP_DEBUG	,	V_360
"(%d) reserve RLC c bo failed\n"	,	L_44
RLC_MC_CNTL	,	V_597
SOFT_RESET_BCI	,	V_409
ring_index	,	V_728
PACKET3_NOP	,	V_504
PACKET3_INDIRECT_BUFFER	,	V_317
PACKET3_EVENT_WRITE	,	V_547
__be32	,	T_2
BIF_FB_EN	,	V_234
radeon_bo_pin	,	F_165
"IH: D2 vblank\n"	,	L_70
"Failed to init rlc BOs!\n"	,	L_90
RLC_UCODE_ADDR	,	V_599
min	,	F_29
MC_VM_AGP_BOT	,	V_428
rdev	,	V_2
si	,	V_155
si_cp_fini	,	F_100
INACTIVE_CUS_SHIFT	,	V_195
VLINE_STATUS	,	V_704
interlaced	,	V_113
RLC_UCODE_CNTL	,	V_598
d6grph_int	,	V_697
dmif_req_bandwidth	,	V_90
atomic_read	,	F_181
radeon_atombios_fini	,	F_230
"IH: CP EOP\n"	,	L_86
si_rlc_start	,	F_167
"GPU softreset \n"	,	L_20
uint32_t	,	T_7
PACKET3_WAIT_REG_MEM	,	V_544
radeon_cs_packet	,	V_501
ADDR_SURF_P4_8x16	,	V_182
"  GRBM_SOFT_RESET=0x%08X\n"	,	L_27
chip_name	,	V_39
ADDR_SURF_BANK_WIDTH_2	,	V_178
disp_priority	,	V_137
ADDR_SURF_BANK_WIDTH_1	,	V_165
PACKET3_SET_CONFIG_REG	,	V_294
VERDE_GB_ADDR_CONFIG_GOLDEN	,	V_232
ring_id	,	V_727
NOOFBANK_SHIFT	,	V_248
radeon_ring_lock	,	F_95
PACKET3_DISPATCH_DIRECT	,	V_518
radeon_device	,	V_1
PA_CL_ENHANCE	,	V_280
pflip	,	V_674
CP_RB2_RPTR	,	V_389
MC_SHARED_CHMAP	,	V_69
evergreen_mc_stop	,	F_113
hotplug_work	,	V_737
RLC_RL_BASE	,	V_590
ARRAY_1D_TILED_THIN1	,	V_170
pci_set_master	,	F_178
si_rlc_fini	,	F_157
drm_display_mode	,	V_61
PACKET3_MEM_WRITE	,	V_545
radeon_ring_init	,	F_202
vram_base_offset	,	V_568
LB_D1_VBLANK_INTERRUPT	,	V_700
max_gprs	,	V_224
DC_HPDx_INT_EN	,	V_670
"Invalid Compute packet3: 0x%x\n"	,	L_39
"  SRBM_STATUS=0x%08X\n"	,	L_25
ADDR_SURF_MACRO_ASPECT_2	,	V_167
ADDR_SURF_MACRO_ASPECT_1	,	V_173
ADDR_SURF_MACRO_ASPECT_4	,	V_179
bit_width	,	V_189
mode_info	,	V_148
dce6_data_return_bandwidth	,	F_26
dmif_size	,	V_109
vm	,	V_319
ADDR_SURF_TILE_SPLIT_1KB	,	V_157
grbm_status2	,	V_393
ADDR_SURF_TILE_SPLIT_64B	,	V_163
idx	,	V_513
CAYMAN_RING_TYPE_CP1_INDEX	,	V_349
radeon_wb_fini	,	F_222
installed	,	V_669
"PITCAIRN"	,	L_5
NUM_BANKS	,	F_49
MC_SHARED_BLACKOUT_CNTL	,	V_28
dce6_program_watermarks	,	F_36
ENABLE_CONTEXT	,	V_473
RLC_LB_CNTR_INIT	,	V_594
PACKET3_DRAW_INDIRECT	,	V_528
GRPH_PFLIP_INT_OCCURRED	,	V_698
queue_hotplug	,	V_729
printk	,	F_11
ENABLE_L2_PTE_CACHE_LRU_UPDATE_BY_WRITE	,	V_458
PACKET3_DRAW_INDEX_AUTO	,	V_535
radeon_irq_kms_init	,	F_218
wb	,	V_314
PACKET3_WRITE_DATA	,	V_315
"si_irq_set: sw int cp2\n"	,	L_52
RB_NO_UPDATE	,	V_372
dev_err	,	F_129
"si_irq_set: vblank 5\n"	,	L_58
SE_INDEX	,	F_56
"IH: D6 vblank\n"	,	L_78
wm	,	V_73
tile_config	,	V_246
CNTX_BUSY_INT_ENABLE	,	V_611
si_get_ih_wptr	,	F_186
PACKET3_PFP_SYNC_ME	,	V_546
"GTT: %lluM 0x%016llX - 0x%016llX\n"	,	L_31
VGT_GSVS_RING_SIZE	,	V_486
PACKET3_STRMOUT_BUFFER_UPDATE	,	V_539
PRIORITY_MARK_MASK	,	V_140
disp_dram_allocation	,	V_80
mask	,	V_190
VTX_DONE_DELAY	,	F_70
PACKET3_WAIT_ON_CE_COUNTER	,	V_553
"IH: HPD4\n"	,	L_83
"radeon: IH init failed (%d).\n"	,	L_92
release_firmware	,	F_16
VM_CONTEXT0_CNTL2	,	V_471
LB_D4_VLINE_INTERRUPT	,	V_711
rv515_vga_render_disable	,	F_119
radeon_mc_wait_for_idle	,	F_114
PACKET3_MPEG_INDEX	,	V_543
si_get_temp	,	F_1
CP_SEM_INCOMPLETE_TIMER_CNTL	,	V_358
si_vram_location	,	F_120
CP_RB1_RPTR_ADDR	,	V_378
save_restore_gpu_addr	,	V_586
CP_RB_WPTR_DELAY	,	V_359
RB_OVERFLOW	,	V_723
ARRAY_LINEAR_ALIGNED	,	V_174
base	,	V_65
SI_PFP_UCODE_SIZE	,	V_49
LATENCY_WATERMARK_MASK	,	F_39
INSTANCE_BROADCAST_WRITES	,	V_185
HDP_MISC_CNTL	,	V_277
dev_info	,	F_112
CTF_TEMP_MASK	,	V_6
dfixed_trunc	,	F_24
"IH: D4 vline\n"	,	L_75
PACKET3_CLEAR_STATE	,	V_346
radeon_wb_init	,	F_199
PACKET3_DRAW_INDEX_MULTI_ELEMENT	,	V_541
r600_ih_ring_fini	,	F_174
VM_CONTEXT0_PAGE_TABLE_END_ADDR	,	V_466
IH_RB_WPTR_ADDR_HI	,	V_643
MC_WRREQ_CREDIT	,	F_175
actual_temp	,	V_4
enable	,	V_321
PACKET3_COND_EXEC	,	V_526
PACKET3_SURFACE_SYNC	,	V_297
RLC_CLEAR_STATE_RESTORE_BASE	,	V_596
ring_int	,	V_671
"No VRAM object for PCIE GART.\n"	,	L_33
PACKET3_WRITE_CONST_RAM	,	V_507
DISP_INTERRUPT_STATUS_CONTINUE2	,	V_684
si_gtt_location	,	F_121
DISP_INTERRUPT_STATUS_CONTINUE3	,	V_686
DISP_INTERRUPT_STATUS_CONTINUE4	,	V_688
DISP_INTERRUPT_STATUS_CONTINUE5	,	V_690
aper_base	,	V_445
VM_CONTEXT1_PAGE_TABLE_START_ADDR	,	V_475
PACKET3_LOAD_CONST_RAM	,	V_506
PACKET3_INDEX_BASE	,	V_530
dce6_dram_bandwidth	,	F_20
radeon_ring_unlock_commit	,	F_98
RB_RPTR_WR_ENA	,	V_367
chansize	,	V_439
grbm_status_se1	,	V_395
grbm_status_se0	,	V_394
SRBM_STATUS	,	V_396
radeon_irq_kms_fini	,	F_201
EVERGREEN_CRTC1_REGISTER_OFFSET	,	V_618
CTF_TEMP_SHIFT	,	V_7
usec_timeout	,	V_33
LB_D5_VLINE_INTERRUPT	,	V_713
"si_irq_set: hpd 6\n"	,	L_64
radeon_vm	,	V_579
kfree	,	F_231
cursor_line_pair_return_time	,	V_101
SH_BROADCAST_WRITES	,	V_186
PIPE_CONFIG	,	F_47
CP_RB0_RPTR_ADDR	,	V_369
INT_MASK	,	V_616
"si_irq_set: vblank 1\n"	,	L_54
out	,	V_55
SH_INDEX	,	F_55
LB_D2_VBLANK_INTERRUPT	,	V_706
radeon_update_display_priority	,	F_43
ENABLE_ADVANCED_DRIVER_MODEL	,	V_454
gtt_size	,	V_436
si_vram_gtt_location	,	F_122
SPI_PS_MAX_WAVE_ID	,	V_498
"unknown asic: 0x%x\n"	,	L_18
PA_SC_RASTER_CONFIG	,	V_212
"Packet0 not allowed!\n"	,	L_40
max_shader_engines	,	V_218
WRITE_DATA_ENGINE_SEL	,	F_153
evergreen_mc_resume	,	F_116
VLINE_ACK	,	V_705
hpd1	,	V_655
MC_WR_CLEAN_CNT	,	F_176
hpd2	,	V_656
hpd3	,	V_657
DPG_PIPE_ARBITRATION_CONTROL3	,	V_141
hpd4	,	V_658
hpd5	,	V_659
"si_cp: Bogus length %zu in firmware \"%s\"\n"	,	L_9
hpd6	,	V_660
SC_BACKEND_PRIM_FIFO_SIZE	,	F_72
dce6_average_bandwidth	,	F_31
EINVAL	,	V_16
robj	,	V_450
RLC_CNTL	,	V_588
CP_RB0_WPTR	,	V_368
vm_manager	,	V_477
MEQ1_START	,	F_68
IH_WPTR_OVERFLOW_ENABLE	,	V_638
udelay	,	F_6
NOOFCHAN_SHIFT	,	V_71
arb_control3	,	V_126
si_scratch_init	,	F_80
GRBM_INT_CNTL	,	V_615
SCRATCH_ADDR	,	V_361
data	,	V_31
RASTER_CONFIG_RB_MAP_3	,	V_210
table_addr	,	V_468
RASTER_CONFIG_RB_MAP_0	,	V_209
"si_irq_set: vblank 3\n"	,	L_56
RASTER_CONFIG_RB_MAP_2	,	V_211
"IH: D1 vline\n"	,	L_68
d4grph_int	,	V_695
si_irq_disable	,	F_183
si_select_se_sh	,	F_54
IH_RB_WPTR_ADDR_LO	,	V_641
CP_ME_RAM_RADDR	,	V_335
RLC_RL_SIZE	,	V_591
ADDR_SURF_TILE_SPLIT_512B	,	V_176
PACKET3_SET_BASE	,	V_339
RADEON_VM_PAGE_VALID	,	V_577
"radeon/%s_ce.bin"	,	L_11
pci_resource_start	,	F_124
PACKET3_DRAW_INDEX_INDIRECT	,	V_529
vram_scratch	,	V_421
CP_INT_CNTL_RING2	,	V_614
si_irq_ack	,	F_182
dfixed_const	,	F_21
radeon_gart_restore	,	F_131
"IH: HPD6\n"	,	L_85
VM_CONTEXT1_CNTL	,	V_482
available_bandwidth	,	V_99
PACKET3_PREAMBLE_BEGIN_CLEAR_STATE	,	V_343
schedule_work	,	F_195
PACKET3_PRED_EXEC	,	V_527
CP_INT_CNTL_RING0	,	V_610
DISP_INTERRUPT_STATUS_CONTINUE	,	V_682
CP_INT_CNTL_RING1	,	V_613
sc_hiz_tile_fifo_size	,	V_229
PACKET3_DRAW_INDEX_MULTI_AUTO	,	V_538
"Failed to load firmware!\n"	,	L_88
radeon_get_bios	,	F_210
SC_FRONTEND_PRIM_FIFO_SIZE	,	F_71
PACKET3_INDEX_TYPE	,	V_533
ready	,	V_390
radeon_atombios_init	,	F_212
drm_order	,	F_105
max_sh_per_se	,	V_221
DC_HPD3_INT_CONTROL	,	V_628
value	,	V_575
TIME_STAMP_INT_ENABLE	,	V_672
si_get_number_of_dram_channels	,	F_19
pixel_period	,	V_118
line_fill_time	,	V_108
CHIP_PITCAIRN	,	V_22
dce6_dram_bandwidth_for_display	,	F_25
dce6_line_buffer_adjust	,	F_17
MC_VMID	,	F_177
si_default_size	,	V_341
vblank_queue	,	V_736
radeon_bo_unreserve	,	F_161
KERN_ERR	,	V_48
LATENCY_HIGH_WATERMARK	,	F_41
sclk	,	V_82
fixed20_12	,	T_4
