--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc6slx9,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_GCLK1 = PERIOD TIMEGRP "GCLK1" 100 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 4416 paths analyzed, 370 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.351ns.
--------------------------------------------------------------------------------

Paths for end point frog_anim/y_9 (SLICE_X23Y35.A4), 21 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.649ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/h_count_4 (FF)
  Destination:          frog_anim/y_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.269ns (Levels of Logic = 5)
  Clock Path Skew:      -0.047ns (0.520 - 0.567)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/h_count_4 to frog_anim/y_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y43.AQ       Tcko                  0.408   display/h_count<7>
                                                       display/h_count_4
    SLICE_X8Y42.C1       net (fanout=4)        0.923   display/h_count<4>
    SLICE_X8Y42.C        Tilo                  0.204   display/_n0087_inv
                                                       display/GND_2_o_GND_2_o_equal_15_o<9>_SW0
    SLICE_X8Y42.B4       net (fanout=1)        0.269   N15
    SLICE_X8Y42.B        Tilo                  0.203   display/_n0087_inv
                                                       display/GND_2_o_GND_2_o_equal_15_o<9>
    SLICE_X8Y42.A4       net (fanout=15)       0.473   display/GND_2_o_GND_2_o_equal_15_o
    SLICE_X8Y42.A        Tilo                  0.203   display/_n0087_inv
                                                       display/o_animate_1
    SLICE_X13Y18.D3      net (fanout=2)        1.994   display/o_animate
    SLICE_X13Y18.D       Tilo                  0.259   frog_anim/x<11>
                                                       frog_anim/_n01931
    SLICE_X23Y35.A4      net (fanout=12)       2.011   frog_anim/_n0193
    SLICE_X23Y35.CLK     Tas                   0.322   frog_anim/y<11>
                                                       frog_anim/y_9_rstpot
                                                       frog_anim/y_9
    -------------------------------------------------  ---------------------------
    Total                                      7.269ns (1.599ns logic, 5.670ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.769ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/v_count_2 (FF)
  Destination:          frog_anim/y_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.093ns (Levels of Logic = 4)
  Clock Path Skew:      -0.103ns (0.520 - 0.623)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/v_count_2 to frog_anim/y_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y51.BMUX    Tshcko                0.455   display/v_count<4>
                                                       display/v_count_2
    SLICE_X11Y52.A3      net (fanout=7)        0.511   display/v_count<2>
    SLICE_X11Y52.A       Tilo                  0.259   display/v_count<6>
                                                       display/Mmux_v_count[9]_v_count[9]_mux_28_OUT4111
    SLICE_X8Y42.A5       net (fanout=10)       1.079   display/Mmux_v_count[9]_v_count[9]_mux_28_OUT411
    SLICE_X8Y42.A        Tilo                  0.203   display/_n0087_inv
                                                       display/o_animate_1
    SLICE_X13Y18.D3      net (fanout=2)        1.994   display/o_animate
    SLICE_X13Y18.D       Tilo                  0.259   frog_anim/x<11>
                                                       frog_anim/_n01931
    SLICE_X23Y35.A4      net (fanout=12)       2.011   frog_anim/_n0193
    SLICE_X23Y35.CLK     Tas                   0.322   frog_anim/y<11>
                                                       frog_anim/y_9_rstpot
                                                       frog_anim/y_9
    -------------------------------------------------  ---------------------------
    Total                                      7.093ns (1.498ns logic, 5.595ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.772ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/h_count_8 (FF)
  Destination:          frog_anim/y_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.144ns (Levels of Logic = 5)
  Clock Path Skew:      -0.049ns (0.520 - 0.569)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/h_count_8 to frog_anim/y_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y44.AQ       Tcko                  0.408   display/h_count<9>
                                                       display/h_count_8
    SLICE_X8Y42.C3       net (fanout=11)       0.798   display/h_count<8>
    SLICE_X8Y42.C        Tilo                  0.204   display/_n0087_inv
                                                       display/GND_2_o_GND_2_o_equal_15_o<9>_SW0
    SLICE_X8Y42.B4       net (fanout=1)        0.269   N15
    SLICE_X8Y42.B        Tilo                  0.203   display/_n0087_inv
                                                       display/GND_2_o_GND_2_o_equal_15_o<9>
    SLICE_X8Y42.A4       net (fanout=15)       0.473   display/GND_2_o_GND_2_o_equal_15_o
    SLICE_X8Y42.A        Tilo                  0.203   display/_n0087_inv
                                                       display/o_animate_1
    SLICE_X13Y18.D3      net (fanout=2)        1.994   display/o_animate
    SLICE_X13Y18.D       Tilo                  0.259   frog_anim/x<11>
                                                       frog_anim/_n01931
    SLICE_X23Y35.A4      net (fanout=12)       2.011   frog_anim/_n0193
    SLICE_X23Y35.CLK     Tas                   0.322   frog_anim/y<11>
                                                       frog_anim/y_9_rstpot
                                                       frog_anim/y_9
    -------------------------------------------------  ---------------------------
    Total                                      7.144ns (1.599ns logic, 5.545ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------

Paths for end point frog_anim/y_10 (SLICE_X23Y35.B5), 21 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.731ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/h_count_4 (FF)
  Destination:          frog_anim/y_10 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.187ns (Levels of Logic = 5)
  Clock Path Skew:      -0.047ns (0.520 - 0.567)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/h_count_4 to frog_anim/y_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y43.AQ       Tcko                  0.408   display/h_count<7>
                                                       display/h_count_4
    SLICE_X8Y42.C1       net (fanout=4)        0.923   display/h_count<4>
    SLICE_X8Y42.C        Tilo                  0.204   display/_n0087_inv
                                                       display/GND_2_o_GND_2_o_equal_15_o<9>_SW0
    SLICE_X8Y42.B4       net (fanout=1)        0.269   N15
    SLICE_X8Y42.B        Tilo                  0.203   display/_n0087_inv
                                                       display/GND_2_o_GND_2_o_equal_15_o<9>
    SLICE_X8Y42.A4       net (fanout=15)       0.473   display/GND_2_o_GND_2_o_equal_15_o
    SLICE_X8Y42.A        Tilo                  0.203   display/_n0087_inv
                                                       display/o_animate_1
    SLICE_X13Y18.D3      net (fanout=2)        1.994   display/o_animate
    SLICE_X13Y18.D       Tilo                  0.259   frog_anim/x<11>
                                                       frog_anim/_n01931
    SLICE_X23Y35.B5      net (fanout=12)       1.929   frog_anim/_n0193
    SLICE_X23Y35.CLK     Tas                   0.322   frog_anim/y<11>
                                                       frog_anim/y_10_rstpot
                                                       frog_anim/y_10
    -------------------------------------------------  ---------------------------
    Total                                      7.187ns (1.599ns logic, 5.588ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.851ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/v_count_2 (FF)
  Destination:          frog_anim/y_10 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.011ns (Levels of Logic = 4)
  Clock Path Skew:      -0.103ns (0.520 - 0.623)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/v_count_2 to frog_anim/y_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y51.BMUX    Tshcko                0.455   display/v_count<4>
                                                       display/v_count_2
    SLICE_X11Y52.A3      net (fanout=7)        0.511   display/v_count<2>
    SLICE_X11Y52.A       Tilo                  0.259   display/v_count<6>
                                                       display/Mmux_v_count[9]_v_count[9]_mux_28_OUT4111
    SLICE_X8Y42.A5       net (fanout=10)       1.079   display/Mmux_v_count[9]_v_count[9]_mux_28_OUT411
    SLICE_X8Y42.A        Tilo                  0.203   display/_n0087_inv
                                                       display/o_animate_1
    SLICE_X13Y18.D3      net (fanout=2)        1.994   display/o_animate
    SLICE_X13Y18.D       Tilo                  0.259   frog_anim/x<11>
                                                       frog_anim/_n01931
    SLICE_X23Y35.B5      net (fanout=12)       1.929   frog_anim/_n0193
    SLICE_X23Y35.CLK     Tas                   0.322   frog_anim/y<11>
                                                       frog_anim/y_10_rstpot
                                                       frog_anim/y_10
    -------------------------------------------------  ---------------------------
    Total                                      7.011ns (1.498ns logic, 5.513ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.854ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/h_count_8 (FF)
  Destination:          frog_anim/y_10 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.062ns (Levels of Logic = 5)
  Clock Path Skew:      -0.049ns (0.520 - 0.569)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/h_count_8 to frog_anim/y_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y44.AQ       Tcko                  0.408   display/h_count<9>
                                                       display/h_count_8
    SLICE_X8Y42.C3       net (fanout=11)       0.798   display/h_count<8>
    SLICE_X8Y42.C        Tilo                  0.204   display/_n0087_inv
                                                       display/GND_2_o_GND_2_o_equal_15_o<9>_SW0
    SLICE_X8Y42.B4       net (fanout=1)        0.269   N15
    SLICE_X8Y42.B        Tilo                  0.203   display/_n0087_inv
                                                       display/GND_2_o_GND_2_o_equal_15_o<9>
    SLICE_X8Y42.A4       net (fanout=15)       0.473   display/GND_2_o_GND_2_o_equal_15_o
    SLICE_X8Y42.A        Tilo                  0.203   display/_n0087_inv
                                                       display/o_animate_1
    SLICE_X13Y18.D3      net (fanout=2)        1.994   display/o_animate
    SLICE_X13Y18.D       Tilo                  0.259   frog_anim/x<11>
                                                       frog_anim/_n01931
    SLICE_X23Y35.B5      net (fanout=12)       1.929   frog_anim/_n0193
    SLICE_X23Y35.CLK     Tas                   0.322   frog_anim/y<11>
                                                       frog_anim/y_10_rstpot
                                                       frog_anim/y_10
    -------------------------------------------------  ---------------------------
    Total                                      7.062ns (1.599ns logic, 5.463ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------

Paths for end point frog_anim/y_11 (SLICE_X23Y35.C5), 21 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.758ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/h_count_4 (FF)
  Destination:          frog_anim/y_11 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.160ns (Levels of Logic = 5)
  Clock Path Skew:      -0.047ns (0.520 - 0.567)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/h_count_4 to frog_anim/y_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y43.AQ       Tcko                  0.408   display/h_count<7>
                                                       display/h_count_4
    SLICE_X8Y42.C1       net (fanout=4)        0.923   display/h_count<4>
    SLICE_X8Y42.C        Tilo                  0.204   display/_n0087_inv
                                                       display/GND_2_o_GND_2_o_equal_15_o<9>_SW0
    SLICE_X8Y42.B4       net (fanout=1)        0.269   N15
    SLICE_X8Y42.B        Tilo                  0.203   display/_n0087_inv
                                                       display/GND_2_o_GND_2_o_equal_15_o<9>
    SLICE_X8Y42.A4       net (fanout=15)       0.473   display/GND_2_o_GND_2_o_equal_15_o
    SLICE_X8Y42.A        Tilo                  0.203   display/_n0087_inv
                                                       display/o_animate_1
    SLICE_X13Y18.D3      net (fanout=2)        1.994   display/o_animate
    SLICE_X13Y18.D       Tilo                  0.259   frog_anim/x<11>
                                                       frog_anim/_n01931
    SLICE_X23Y35.C5      net (fanout=12)       1.902   frog_anim/_n0193
    SLICE_X23Y35.CLK     Tas                   0.322   frog_anim/y<11>
                                                       frog_anim/y_11_rstpot
                                                       frog_anim/y_11
    -------------------------------------------------  ---------------------------
    Total                                      7.160ns (1.599ns logic, 5.561ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.878ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/v_count_2 (FF)
  Destination:          frog_anim/y_11 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.984ns (Levels of Logic = 4)
  Clock Path Skew:      -0.103ns (0.520 - 0.623)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/v_count_2 to frog_anim/y_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y51.BMUX    Tshcko                0.455   display/v_count<4>
                                                       display/v_count_2
    SLICE_X11Y52.A3      net (fanout=7)        0.511   display/v_count<2>
    SLICE_X11Y52.A       Tilo                  0.259   display/v_count<6>
                                                       display/Mmux_v_count[9]_v_count[9]_mux_28_OUT4111
    SLICE_X8Y42.A5       net (fanout=10)       1.079   display/Mmux_v_count[9]_v_count[9]_mux_28_OUT411
    SLICE_X8Y42.A        Tilo                  0.203   display/_n0087_inv
                                                       display/o_animate_1
    SLICE_X13Y18.D3      net (fanout=2)        1.994   display/o_animate
    SLICE_X13Y18.D       Tilo                  0.259   frog_anim/x<11>
                                                       frog_anim/_n01931
    SLICE_X23Y35.C5      net (fanout=12)       1.902   frog_anim/_n0193
    SLICE_X23Y35.CLK     Tas                   0.322   frog_anim/y<11>
                                                       frog_anim/y_11_rstpot
                                                       frog_anim/y_11
    -------------------------------------------------  ---------------------------
    Total                                      6.984ns (1.498ns logic, 5.486ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.881ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/h_count_8 (FF)
  Destination:          frog_anim/y_11 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.035ns (Levels of Logic = 5)
  Clock Path Skew:      -0.049ns (0.520 - 0.569)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/h_count_8 to frog_anim/y_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y44.AQ       Tcko                  0.408   display/h_count<9>
                                                       display/h_count_8
    SLICE_X8Y42.C3       net (fanout=11)       0.798   display/h_count<8>
    SLICE_X8Y42.C        Tilo                  0.204   display/_n0087_inv
                                                       display/GND_2_o_GND_2_o_equal_15_o<9>_SW0
    SLICE_X8Y42.B4       net (fanout=1)        0.269   N15
    SLICE_X8Y42.B        Tilo                  0.203   display/_n0087_inv
                                                       display/GND_2_o_GND_2_o_equal_15_o<9>
    SLICE_X8Y42.A4       net (fanout=15)       0.473   display/GND_2_o_GND_2_o_equal_15_o
    SLICE_X8Y42.A        Tilo                  0.203   display/_n0087_inv
                                                       display/o_animate_1
    SLICE_X13Y18.D3      net (fanout=2)        1.994   display/o_animate
    SLICE_X13Y18.D       Tilo                  0.259   frog_anim/x<11>
                                                       frog_anim/_n01931
    SLICE_X23Y35.C5      net (fanout=12)       1.902   frog_anim/_n0193
    SLICE_X23Y35.CLK     Tas                   0.322   frog_anim/y<11>
                                                       frog_anim/y_11_rstpot
                                                       frog_anim/y_11
    -------------------------------------------------  ---------------------------
    Total                                      7.035ns (1.599ns logic, 5.436ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GCLK1 = PERIOD TIMEGRP "GCLK1" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point sq_b_anim/x_1 (SLICE_X2Y37.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.418ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sq_b_anim/x_1 (FF)
  Destination:          sq_b_anim/x_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.418ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: sq_b_anim/x_1 to sq_b_anim/x_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y37.AQ       Tcko                  0.200   sq_b_anim/x<4>
                                                       sq_b_anim/x_1
    SLICE_X2Y37.A6       net (fanout=6)        0.028   sq_b_anim/x<1>
    SLICE_X2Y37.CLK      Tah         (-Th)    -0.190   sq_b_anim/x<4>
                                                       sq_b_anim/x_1_rstpot
                                                       sq_b_anim/x_1
    -------------------------------------------------  ---------------------------
    Total                                      0.418ns (0.390ns logic, 0.028ns route)
                                                       (93.3% logic, 6.7% route)

--------------------------------------------------------------------------------

Paths for end point sq_b_anim/x_5 (SLICE_X2Y35.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.424ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sq_b_anim/x_5 (FF)
  Destination:          sq_b_anim/x_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.424ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: sq_b_anim/x_5 to sq_b_anim/x_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y35.AQ       Tcko                  0.200   sq_b_anim/x<8>
                                                       sq_b_anim/x_5
    SLICE_X2Y35.A6       net (fanout=14)       0.034   sq_b_anim/x<5>
    SLICE_X2Y35.CLK      Tah         (-Th)    -0.190   sq_b_anim/x<8>
                                                       sq_b_anim/x_5_rstpot
                                                       sq_b_anim/x_5
    -------------------------------------------------  ---------------------------
    Total                                      0.424ns (0.390ns logic, 0.034ns route)
                                                       (92.0% logic, 8.0% route)

--------------------------------------------------------------------------------

Paths for end point sq_b_anim/x_8 (SLICE_X2Y35.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.424ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sq_b_anim/x_8 (FF)
  Destination:          sq_b_anim/x_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.424ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: sq_b_anim/x_8 to sq_b_anim/x_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y35.DQ       Tcko                  0.200   sq_b_anim/x<8>
                                                       sq_b_anim/x_8
    SLICE_X2Y35.D6       net (fanout=10)       0.034   sq_b_anim/x<8>
    SLICE_X2Y35.CLK      Tah         (-Th)    -0.190   sq_b_anim/x<8>
                                                       sq_b_anim/x_8_rstpot
                                                       sq_b_anim/x_8
    -------------------------------------------------  ---------------------------
    Total                                      0.424ns (0.390ns logic, 0.034ns route)
                                                       (92.0% logic, 8.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GCLK1 = PERIOD TIMEGRP "GCLK1" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: CLK_BUFGP/BUFG/I0
  Logical resource: CLK_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: CLK_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: display/h_count<3>/CLK
  Logical resource: display/h_count_0/CK
  Location pin: SLICE_X6Y42.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: display/h_count<3>/CLK
  Logical resource: display/h_count_1/CK
  Location pin: SLICE_X6Y42.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    7.351|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 4416 paths, 0 nets, and 972 connections

Design statistics:
   Minimum period:   7.351ns{1}   (Maximum frequency: 136.036MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Nov 21 16:38:08 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 394 MB



