Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -relaunch -intstyle "ise" -incremental -o "/home/ck/Documents/Master_TUM/WS_1819/VHDL/Proj1/IDEA/tb_idea_isim_beh.exe" -prj "/home/ck/Documents/Master_TUM/WS_1819/VHDL/Proj1/IDEA/tb_idea_beh.prj" "work.tb_idea" 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "/home/ck/Documents/Master_TUM/WS_1819/VHDL/Proj1/IDEA/xorop.vhd" into library work
Parsing VHDL file "/home/ck/Documents/Master_TUM/WS_1819/VHDL/Proj1/IDEA/mulop.vhd" into library work
Parsing VHDL file "/home/ck/Documents/Master_TUM/WS_1819/VHDL/Proj1/IDEA/addop.vhd" into library work
Parsing VHDL file "/home/ck/Documents/Master_TUM/WS_1819/VHDL/Proj1/IDEA/trafo.vhd" into library work
Parsing VHDL file "/home/ck/Documents/Master_TUM/WS_1819/VHDL/Proj1/IDEA/round.vhd" into library work
Parsing VHDL file "/home/ck/Documents/Master_TUM/WS_1819/VHDL/Proj1/IDEA/idea.vhd" into library work
Parsing VHDL file "/home/ck/Documents/Master_TUM/WS_1819/VHDL/Proj1/IDEA/tb_idea.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 86700 KB
Fuse CPU Usage: 1110 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling package numeric_std
Compiling architecture behavioral of entity mulop [\mulop(16)\]
Compiling architecture behavioral of entity addop [\addop(16)\]
Compiling architecture behavioral of entity xorop [\xorop(16)\]
Compiling architecture structural of entity round [\round(16)\]
Compiling architecture behavioral of entity trafo [trafo_default]
Compiling architecture behavioral of entity idea [idea_default]
Compiling architecture behavioral of entity tb_idea
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 18 VHDL Units
Built simulation executable /home/ck/Documents/Master_TUM/WS_1819/VHDL/Proj1/IDEA/tb_idea_isim_beh.exe
Fuse Memory Usage: 1187060 KB
Fuse CPU Usage: 1260 ms
GCC CPU Usage: 210 ms
