(define/component fsm_expander0
  ((port valid 1) (port clk 1))
  ((port x0 1) (port y0 1) (port z0 1) (port a0 1))
  ([-> (@ this valid) (@ this a0)]
   [-> (@ this valid) (@ this x0)]
   [-> (@ this valid) (@ this y0)]
   [-> (@ this valid) (@ this z0)])
  (empty))

(define/component main
  ((port valid 1) (port clk 1))
  ((port ready 1))
  ([new fsm_expander0 fsm_expander0]
   [new-std a0 (std_reg 32)]
   [new-std const0 (std_const 32 1)]
   [new-std const1 (std_const 32 2)]
   [new-std const2 (std_const 32 3)]
   [new-std const3 (std_const 32 4)]
   [new-std end_state0 (std_fsm_state)]
   [new-std fsm_state0 (std_fsm_state)]
   [new-std start_fsm0 (std_start_fsm)]
   [new-std x0 (std_reg 32)]
   [new-std y0 (std_reg 32)]
   [new-std z0 (std_reg 32)]
   [-> (@ const0 out) (@ x0 in)]
   [-> (@ const1 out) (@ y0 in)]
   [-> (@ const2 out) (@ z0 in)]
   [-> (@ const3 out) (@ a0 in)]
   [-> (@ end_state0 out) (@ this ready)]
   [-> (@ fsm_expander0 a0) (@ a0 write_en)]
   [-> (@ fsm_expander0 x0) (@ x0 write_en)]
   [-> (@ fsm_expander0 y0) (@ y0 write_en)]
   [-> (@ fsm_expander0 z0) (@ z0 write_en)]
   [-> (@ fsm_state0 out) (@ end_state0 in)]
   [-> (@ fsm_state0 out) (@ fsm_expander0 valid)]
   [-> (@ start_fsm0 out) (@ fsm_state0 in)]
   [-> (@ this clk) (@ a0 clk)]
   [-> (@ this clk) (@ end_state0 clk)]
   [-> (@ this clk) (@ fsm_expander0 clk)]
   [-> (@ this clk) (@ fsm_state0 clk)]
   [-> (@ this clk) (@ start_fsm0 clk)]
   [-> (@ this clk) (@ x0 clk)]
   [-> (@ this clk) (@ y0 clk)]
   [-> (@ this clk) (@ z0 clk)]
   [-> (@ this valid) (@ start_fsm0 valid)])
  (enable fsm_expander0 fsm_state0 x0 y0 z0 a0))
