
****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/aes-128-ecb-encoder/vivado_script.tcl
# set_param general.maxThreads 1
# add_files -norecurse /home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/aes-128-ecb-encoder
# if {[glob -nocomplain -directory "/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/aes-128-ecb-encoder" "*.vh"] != ""} {
#   set_property is_global_include true [get_files [glob -nocomplain -directory "/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/aes-128-ecb-encoder" "*.vh"]] 
# }
# if {[glob -nocomplain -directory "/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/aes-128-ecb-encoder" "*.svh"] != ""} {
#   set_property is_global_include true [get_files [glob -nocomplain -directory "/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/aes-128-ecb-encoder" "*.svh"]] 
# }
# synth_design -top aes128_enc \
#     -part xc7a100tfgg676-1 \
#     -flatten_hierarchy rebuilt \
#     -gated_clock_conversion off \
#     -bufg 12 \
#     -directive AreaOptimized_high \
#     -fanout_limit 400 \
#     -no_lc \
#     -fsm_extraction auto \
#     -keep_equivalent_registers \
#     -resource_sharing off \
#     -cascade_dsp auto \
#     -control_set_opt_threshold auto \
#     -max_bram 0 \
#     -max_uram 0 \
#     -max_dsp 0 \
#     -max_bram_cascade_height 0 \
#     -max_uram_cascade_height 0 \
#     -shreg_min_size 5
Command: synth_design -top aes128_enc -part xc7a100tfgg676-1 -flatten_hierarchy rebuilt -gated_clock_conversion off -bufg 12 -directive AreaOptimized_high -fanout_limit 400 -no_lc -fsm_extraction auto -keep_equivalent_registers -resource_sharing off -cascade_dsp auto -control_set_opt_threshold auto -max_bram 0 -max_uram 0 -max_dsp 0 -max_bram_cascade_height 0 -max_uram_cascade_height 0 -shreg_min_size 5
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Vivado_Tcl 4-288] User specified maximum number of block RAM allowed in design is 0
INFO: [Vivado_Tcl 4-551] User specified maximum number of Ultra RAM blocks allowed in design is 0
INFO: [Vivado_Tcl 4-287] User specified maximum number of block DSP allowed in design is 0
INFO: [Vivado_Tcl 4-549] User specified maximum number of BRAM that can be cascaded is 0
INFO: [Vivado_Tcl 4-550] User specified maximum number of URAM that can be cascaded is 0
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 1 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 22217
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2852.598 ; gain = 0.000 ; free physical = 271436 ; free virtual = 426732
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'aes128_enc' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/aes-128-ecb-encoder/aes128_enc.sv:12]
WARNING: [Synth 8-5856] 3D RAM state_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM round_key_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-6155] done synthesizing module 'aes128_enc' (1#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/aes-128-ecb-encoder/aes128_enc.sv:12]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2852.598 ; gain = 0.000 ; free physical = 270735 ; free virtual = 426034
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2852.598 ; gain = 0.000 ; free physical = 270713 ; free virtual = 426013
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg676-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tfgg676-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2860.453 ; gain = 7.855 ; free physical = 270713 ; free virtual = 426013
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 2860.457 ; gain = 7.859 ; free physical = 270640 ; free virtual = 425967
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 1     
+---XORs : 
	   2 Input    128 Bit         XORs := 1     
	   2 Input      8 Bit         XORs := 94    
	   5 Input      8 Bit         XORs := 16    
	   4 Input      8 Bit         XORs := 16    
	   3 Input      8 Bit         XORs := 2     
+---Registers : 
	              128 Bit    Registers := 1     
	                8 Bit    Registers := 32    
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input  128 Bit        Muxes := 3     
	   2 Input    8 Bit        Muxes := 80    
	   2 Input    4 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:05:59 ; elapsed = 00:10:11 . Memory (MB): peak = 3069.449 ; gain = 216.852 ; free physical = 260546 ; free virtual = 415594
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:06:00 ; elapsed = 00:10:12 . Memory (MB): peak = 3069.453 ; gain = 216.855 ; free physical = 260518 ; free virtual = 415566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:06:05 ; elapsed = 00:10:31 . Memory (MB): peak = 3069.453 ; gain = 216.855 ; free physical = 260170 ; free virtual = 415321
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: synth_design option "-fanout_limit" is deprecated.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:06:14 ; elapsed = 00:10:57 . Memory (MB): peak = 3069.453 ; gain = 216.855 ; free physical = 259025 ; free virtual = 414313
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:06:14 ; elapsed = 00:10:57 . Memory (MB): peak = 3069.453 ; gain = 216.855 ; free physical = 259022 ; free virtual = 414310
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:06:14 ; elapsed = 00:10:57 . Memory (MB): peak = 3069.453 ; gain = 216.855 ; free physical = 259062 ; free virtual = 414351
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:06:14 ; elapsed = 00:10:57 . Memory (MB): peak = 3069.453 ; gain = 216.855 ; free physical = 259046 ; free virtual = 414335
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:06:14 ; elapsed = 00:10:58 . Memory (MB): peak = 3069.453 ; gain = 216.855 ; free physical = 259027 ; free virtual = 414315
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:06:14 ; elapsed = 00:10:58 . Memory (MB): peak = 3069.453 ; gain = 216.855 ; free physical = 258987 ; free virtual = 414276
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     1|
|2     |LUT1  |     1|
|3     |LUT2  |   415|
|4     |LUT3  |    91|
|5     |LUT4  |   175|
|6     |LUT5  |    68|
|7     |LUT6  |  1664|
|8     |MUXF7 |   584|
|9     |MUXF8 |   264|
|10    |FDCE  |   392|
|11    |IBUF  |   259|
|12    |OBUF  |   129|
+------+------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |  4043|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:06:14 ; elapsed = 00:10:58 . Memory (MB): peak = 3069.453 ; gain = 216.855 ; free physical = 259004 ; free virtual = 414292
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:06:14 ; elapsed = 00:10:58 . Memory (MB): peak = 3069.453 ; gain = 216.855 ; free physical = 259049 ; free virtual = 414337
Synthesis Optimization Complete : Time (s): cpu = 00:06:14 ; elapsed = 00:10:58 . Memory (MB): peak = 3069.457 ; gain = 216.855 ; free physical = 259064 ; free virtual = 414352
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.15 . Memory (MB): peak = 3090.559 ; gain = 0.000 ; free physical = 259194 ; free virtual = 414482
INFO: [Netlist 29-17] Analyzing 848 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'aes128_enc' is not ideal for floorplanning, since the cellview 'aes128_enc' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3090.559 ; gain = 0.000 ; free physical = 263665 ; free virtual = 418963
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: df194704
INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:06:29 ; elapsed = 00:11:15 . Memory (MB): peak = 3090.559 ; gain = 238.109 ; free physical = 263973 ; free virtual = 419269
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# report_utilization -file /home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/aes-128-ecb-encoder/util_temp_aes128_enc_vivado_synth.log
# report_timing_summary -file /home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/aes-128-ecb-encoder/timing_temp_aes128_enc_vivado_synth.log -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10000 -input_pins -routable_nets
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
report_timing_summary: Time (s): cpu = 00:00:18 ; elapsed = 00:00:46 . Memory (MB): peak = 3106.418 ; gain = 15.859 ; free physical = 261275 ; free virtual = 416581
# report_power -file /home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/aes-128-ecb-encoder/power_temp_aes128_enc_vivado_synth.log
Command: report_power -file /home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/aes-128-ecb-encoder/power_temp_aes128_enc_vivado_synth.log
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 3130.430 ; gain = 24.012 ; free physical = 260963 ; free virtual = 416298
INFO: [Common 17-206] Exiting Vivado at Tue May 24 02:10:08 2022...
real 755.78
user 435.01
sys 15.32
