{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1511389389990 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1511389389990 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 22 17:23:09 2017 " "Processing started: Wed Nov 22 17:23:09 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1511389389990 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1511389389990 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off proyectoFinal -c proyectoFinal " "Command: quartus_map --read_settings_files=on --write_settings_files=off proyectoFinal -c proyectoFinal" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1511389389990 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1511389390337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "estados.vhd 2 1 " "Found 2 design units, including 1 entities, in source file estados.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 estados-rtl " "Found design unit 1: estados-rtl" {  } { { "estados.vhd" "" { Text "C:/Users/Antonio/Desktop/Universidad/Arquitectura 1/proyectoFinal/estados.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511389390907 ""} { "Info" "ISGN_ENTITY_NAME" "1 estados " "Found entity 1: estados" {  } { { "estados.vhd" "" { Text "C:/Users/Antonio/Desktop/Universidad/Arquitectura 1/proyectoFinal/estados.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511389390907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511389390907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "programar.vhd 2 1 " "Found 2 design units, including 1 entities, in source file programar.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 programar-structural " "Found design unit 1: programar-structural" {  } { { "programar.vhd" "" { Text "C:/Users/Antonio/Desktop/Universidad/Arquitectura 1/proyectoFinal/programar.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511389390911 ""} { "Info" "ISGN_ENTITY_NAME" "1 programar " "Found entity 1: programar" {  } { { "programar.vhd" "" { Text "C:/Users/Antonio/Desktop/Universidad/Arquitectura 1/proyectoFinal/programar.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511389390911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511389390911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slot.vhd 2 1 " "Found 2 design units, including 1 entities, in source file slot.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 slot-behavior " "Found design unit 1: slot-behavior" {  } { { "slot.vhd" "" { Text "C:/Users/Antonio/Desktop/Universidad/Arquitectura 1/proyectoFinal/slot.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511389390917 ""} { "Info" "ISGN_ENTITY_NAME" "1 slot " "Found entity 1: slot" {  } { { "slot.vhd" "" { Text "C:/Users/Antonio/Desktop/Universidad/Arquitectura 1/proyectoFinal/slot.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511389390917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511389390917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bintobcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bintobcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 binToBCD-Behavioral " "Found design unit 1: binToBCD-Behavioral" {  } { { "binToBCD.vhd" "" { Text "C:/Users/Antonio/Desktop/Universidad/Arquitectura 1/proyectoFinal/binToBCD.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511389390920 ""} { "Info" "ISGN_ENTITY_NAME" "1 binToBCD " "Found entity 1: binToBCD" {  } { { "binToBCD.vhd" "" { Text "C:/Users/Antonio/Desktop/Universidad/Arquitectura 1/proyectoFinal/binToBCD.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511389390920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511389390920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wordto7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file wordto7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wordTo7seg-structural " "Found design unit 1: wordTo7seg-structural" {  } { { "wordTo7seg.vhd" "" { Text "C:/Users/Antonio/Desktop/Universidad/Arquitectura 1/proyectoFinal/wordTo7seg.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511389390925 ""} { "Info" "ISGN_ENTITY_NAME" "1 wordTo7seg " "Found entity 1: wordTo7seg" {  } { { "wordTo7seg.vhd" "" { Text "C:/Users/Antonio/Desktop/Universidad/Arquitectura 1/proyectoFinal/wordTo7seg.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511389390925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511389390925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlador-structural " "Found design unit 1: controlador-structural" {  } { { "controlador.vhd" "" { Text "C:/Users/Antonio/Desktop/Universidad/Arquitectura 1/proyectoFinal/controlador.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511389390929 ""} { "Info" "ISGN_ENTITY_NAME" "1 controlador " "Found entity 1: controlador" {  } { { "controlador.vhd" "" { Text "C:/Users/Antonio/Desktop/Universidad/Arquitectura 1/proyectoFinal/controlador.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511389390929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511389390929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alphanumerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alphanumerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alphanumerico-rtl " "Found design unit 1: alphanumerico-rtl" {  } { { "alphanumerico.vhd" "" { Text "C:/Users/Antonio/Desktop/Universidad/Arquitectura 1/proyectoFinal/alphanumerico.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511389390934 ""} { "Info" "ISGN_ENTITY_NAME" "1 alphanumerico " "Found entity 1: alphanumerico" {  } { { "alphanumerico.vhd" "" { Text "C:/Users/Antonio/Desktop/Universidad/Arquitectura 1/proyectoFinal/alphanumerico.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511389390934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511389390934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asciitoseg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file asciitoseg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asciiToSeg-rtl " "Found design unit 1: asciiToSeg-rtl" {  } { { "asciiToSeg.vhd" "" { Text "C:/Users/Antonio/Desktop/Universidad/Arquitectura 1/proyectoFinal/asciiToSeg.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511389390937 ""} { "Info" "ISGN_ENTITY_NAME" "1 asciiToSeg " "Found entity 1: asciiToSeg" {  } { { "asciiToSeg.vhd" "" { Text "C:/Users/Antonio/Desktop/Universidad/Arquitectura 1/proyectoFinal/asciiToSeg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511389390937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511389390937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisor-rtl " "Found design unit 1: divisor-rtl" {  } { { "divisor.vhd" "" { Text "C:/Users/Antonio/Desktop/Universidad/Arquitectura 1/proyectoFinal/divisor.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511389390941 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisor " "Found entity 1: divisor" {  } { { "divisor.vhd" "" { Text "C:/Users/Antonio/Desktop/Universidad/Arquitectura 1/proyectoFinal/divisor.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511389390941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511389390941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flancop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flancop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flancoP-rtl " "Found design unit 1: flancoP-rtl" {  } { { "flancoP.vhd" "" { Text "C:/Users/Antonio/Desktop/Universidad/Arquitectura 1/proyectoFinal/flancoP.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511389390945 ""} { "Info" "ISGN_ENTITY_NAME" "1 flancoP " "Found entity 1: flancoP" {  } { { "flancoP.vhd" "" { Text "C:/Users/Antonio/Desktop/Universidad/Arquitectura 1/proyectoFinal/flancoP.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511389390945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511389390945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proyectofinal.vhd 2 1 " "Found 2 design units, including 1 entities, in source file proyectofinal.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 proyectoFinal-rtl " "Found design unit 1: proyectoFinal-rtl" {  } { { "proyectoFinal.vhd" "" { Text "C:/Users/Antonio/Desktop/Universidad/Arquitectura 1/proyectoFinal/proyectoFinal.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511389390949 ""} { "Info" "ISGN_ENTITY_NAME" "1 proyectoFinal " "Found entity 1: proyectoFinal" {  } { { "proyectoFinal.vhd" "" { Text "C:/Users/Antonio/Desktop/Universidad/Arquitectura 1/proyectoFinal/proyectoFinal.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511389390949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511389390949 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "proyectoFinal " "Elaborating entity \"proyectoFinal\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1511389390984 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "hora1 proyectoFinal.vhd(46) " "Verilog HDL or VHDL warning at proyectoFinal.vhd(46): object \"hora1\" assigned a value but never read" {  } { { "proyectoFinal.vhd" "" { Text "C:/Users/Antonio/Desktop/Universidad/Arquitectura 1/proyectoFinal/proyectoFinal.vhd" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1511389390986 "|proyectoFinal"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "minuto1 proyectoFinal.vhd(47) " "Verilog HDL or VHDL warning at proyectoFinal.vhd(47): object \"minuto1\" assigned a value but never read" {  } { { "proyectoFinal.vhd" "" { Text "C:/Users/Antonio/Desktop/Universidad/Arquitectura 1/proyectoFinal/proyectoFinal.vhd" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1511389390986 "|proyectoFinal"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "hora2 proyectoFinal.vhd(49) " "Verilog HDL or VHDL warning at proyectoFinal.vhd(49): object \"hora2\" assigned a value but never read" {  } { { "proyectoFinal.vhd" "" { Text "C:/Users/Antonio/Desktop/Universidad/Arquitectura 1/proyectoFinal/proyectoFinal.vhd" 49 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1511389390986 "|proyectoFinal"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "minuto2 proyectoFinal.vhd(50) " "Verilog HDL or VHDL warning at proyectoFinal.vhd(50): object \"minuto2\" assigned a value but never read" {  } { { "proyectoFinal.vhd" "" { Text "C:/Users/Antonio/Desktop/Universidad/Arquitectura 1/proyectoFinal/proyectoFinal.vhd" 50 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1511389390986 "|proyectoFinal"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "hora3 proyectoFinal.vhd(52) " "Verilog HDL or VHDL warning at proyectoFinal.vhd(52): object \"hora3\" assigned a value but never read" {  } { { "proyectoFinal.vhd" "" { Text "C:/Users/Antonio/Desktop/Universidad/Arquitectura 1/proyectoFinal/proyectoFinal.vhd" 52 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1511389390986 "|proyectoFinal"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "minuto3 proyectoFinal.vhd(53) " "Verilog HDL or VHDL warning at proyectoFinal.vhd(53): object \"minuto3\" assigned a value but never read" {  } { { "proyectoFinal.vhd" "" { Text "C:/Users/Antonio/Desktop/Universidad/Arquitectura 1/proyectoFinal/proyectoFinal.vhd" 53 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1511389390986 "|proyectoFinal"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "hora4 proyectoFinal.vhd(55) " "Verilog HDL or VHDL warning at proyectoFinal.vhd(55): object \"hora4\" assigned a value but never read" {  } { { "proyectoFinal.vhd" "" { Text "C:/Users/Antonio/Desktop/Universidad/Arquitectura 1/proyectoFinal/proyectoFinal.vhd" 55 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1511389390986 "|proyectoFinal"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "minuto4 proyectoFinal.vhd(56) " "Verilog HDL or VHDL warning at proyectoFinal.vhd(56): object \"minuto4\" assigned a value but never read" {  } { { "proyectoFinal.vhd" "" { Text "C:/Users/Antonio/Desktop/Universidad/Arquitectura 1/proyectoFinal/proyectoFinal.vhd" 56 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1511389390987 "|proyectoFinal"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "hora5 proyectoFinal.vhd(58) " "Verilog HDL or VHDL warning at proyectoFinal.vhd(58): object \"hora5\" assigned a value but never read" {  } { { "proyectoFinal.vhd" "" { Text "C:/Users/Antonio/Desktop/Universidad/Arquitectura 1/proyectoFinal/proyectoFinal.vhd" 58 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1511389390987 "|proyectoFinal"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "minuto5 proyectoFinal.vhd(59) " "Verilog HDL or VHDL warning at proyectoFinal.vhd(59): object \"minuto5\" assigned a value but never read" {  } { { "proyectoFinal.vhd" "" { Text "C:/Users/Antonio/Desktop/Universidad/Arquitectura 1/proyectoFinal/proyectoFinal.vhd" 59 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1511389390987 "|proyectoFinal"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor divisor:div " "Elaborating entity \"divisor\" for hierarchy \"divisor:div\"" {  } { { "proyectoFinal.vhd" "div" { Text "C:/Users/Antonio/Desktop/Universidad/Arquitectura 1/proyectoFinal/proyectoFinal.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511389391026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flancoP flancoP:flancoProgram " "Elaborating entity \"flancoP\" for hierarchy \"flancoP:flancoProgram\"" {  } { { "proyectoFinal.vhd" "flancoProgram" { Text "C:/Users/Antonio/Desktop/Universidad/Arquitectura 1/proyectoFinal/proyectoFinal.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511389391028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "estados estados:maquinca " "Elaborating entity \"estados\" for hierarchy \"estados:maquinca\"" {  } { { "proyectoFinal.vhd" "maquinca" { Text "C:/Users/Antonio/Desktop/Universidad/Arquitectura 1/proyectoFinal/proyectoFinal.vhd" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511389391035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "programar programar:horasMinutosBin " "Elaborating entity \"programar\" for hierarchy \"programar:horasMinutosBin\"" {  } { { "proyectoFinal.vhd" "horasMinutosBin" { Text "C:/Users/Antonio/Desktop/Universidad/Arquitectura 1/proyectoFinal/proyectoFinal.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511389391056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alphanumerico alphanumerico:alpha " "Elaborating entity \"alphanumerico\" for hierarchy \"alphanumerico:alpha\"" {  } { { "proyectoFinal.vhd" "alpha" { Text "C:/Users/Antonio/Desktop/Universidad/Arquitectura 1/proyectoFinal/proyectoFinal.vhd" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511389391060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlador alphanumerico:alpha\|controlador:horasControlador " "Elaborating entity \"controlador\" for hierarchy \"alphanumerico:alpha\|controlador:horasControlador\"" {  } { { "alphanumerico.vhd" "horasControlador" { Text "C:/Users/Antonio/Desktop/Universidad/Arquitectura 1/proyectoFinal/alphanumerico.vhd" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511389391062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binToBCD alphanumerico:alpha\|controlador:horasControlador\|binToBCD:BCD2seg " "Elaborating entity \"binToBCD\" for hierarchy \"alphanumerico:alpha\|controlador:horasControlador\|binToBCD:BCD2seg\"" {  } { { "controlador.vhd" "BCD2seg" { Text "C:/Users/Antonio/Desktop/Universidad/Arquitectura 1/proyectoFinal/controlador.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511389391064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asciiToSeg asciiToSeg:ascii " "Elaborating entity \"asciiToSeg\" for hierarchy \"asciiToSeg:ascii\"" {  } { { "proyectoFinal.vhd" "ascii" { Text "C:/Users/Antonio/Desktop/Universidad/Arquitectura 1/proyectoFinal/proyectoFinal.vhd" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511389391067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wordTo7seg asciiToSeg:ascii\|wordTo7seg:segmentoP " "Elaborating entity \"wordTo7seg\" for hierarchy \"asciiToSeg:ascii\|wordTo7seg:segmentoP\"" {  } { { "asciiToSeg.vhd" "segmentoP" { Text "C:/Users/Antonio/Desktop/Universidad/Arquitectura 1/proyectoFinal/asciiToSeg.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511389391072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slot slot:arrSlot " "Elaborating entity \"slot\" for hierarchy \"slot:arrSlot\"" {  } { { "proyectoFinal.vhd" "arrSlot" { Text "C:/Users/Antonio/Desktop/Universidad/Arquitectura 1/proyectoFinal/proyectoFinal.vhd" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511389391075 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "alphaNume\[0\] " "Logic cell \"alphaNume\[0\]\"" {  } { { "proyectoFinal.vhd" "alphaNume\[0\]" { Text "C:/Users/Antonio/Desktop/Universidad/Arquitectura 1/proyectoFinal/proyectoFinal.vhd" 34 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511389394032 ""} { "Info" "ISCL_SCL_CELL_NAME" "alphaNume\[5\] " "Logic cell \"alphaNume\[5\]\"" {  } { { "proyectoFinal.vhd" "alphaNume\[5\]" { Text "C:/Users/Antonio/Desktop/Universidad/Arquitectura 1/proyectoFinal/proyectoFinal.vhd" 34 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511389394032 ""} { "Info" "ISCL_SCL_CELL_NAME" "alphaNume\[4\] " "Logic cell \"alphaNume\[4\]\"" {  } { { "proyectoFinal.vhd" "alphaNume\[4\]" { Text "C:/Users/Antonio/Desktop/Universidad/Arquitectura 1/proyectoFinal/proyectoFinal.vhd" 34 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511389394032 ""} { "Info" "ISCL_SCL_CELL_NAME" "alphaNume\[7\] " "Logic cell \"alphaNume\[7\]\"" {  } { { "proyectoFinal.vhd" "alphaNume\[7\]" { Text "C:/Users/Antonio/Desktop/Universidad/Arquitectura 1/proyectoFinal/proyectoFinal.vhd" 34 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511389394032 ""} { "Info" "ISCL_SCL_CELL_NAME" "alphaNume\[6\] " "Logic cell \"alphaNume\[6\]\"" {  } { { "proyectoFinal.vhd" "alphaNume\[6\]" { Text "C:/Users/Antonio/Desktop/Universidad/Arquitectura 1/proyectoFinal/proyectoFinal.vhd" 34 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511389394032 ""} { "Info" "ISCL_SCL_CELL_NAME" "alphaNume\[13\] " "Logic cell \"alphaNume\[13\]\"" {  } { { "proyectoFinal.vhd" "alphaNume\[13\]" { Text "C:/Users/Antonio/Desktop/Universidad/Arquitectura 1/proyectoFinal/proyectoFinal.vhd" 34 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511389394032 ""} { "Info" "ISCL_SCL_CELL_NAME" "alphaNume\[12\] " "Logic cell \"alphaNume\[12\]\"" {  } { { "proyectoFinal.vhd" "alphaNume\[12\]" { Text "C:/Users/Antonio/Desktop/Universidad/Arquitectura 1/proyectoFinal/proyectoFinal.vhd" 34 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511389394032 ""} { "Info" "ISCL_SCL_CELL_NAME" "alphaNume\[15\] " "Logic cell \"alphaNume\[15\]\"" {  } { { "proyectoFinal.vhd" "alphaNume\[15\]" { Text "C:/Users/Antonio/Desktop/Universidad/Arquitectura 1/proyectoFinal/proyectoFinal.vhd" 34 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511389394032 ""} { "Info" "ISCL_SCL_CELL_NAME" "alphaNume\[14\] " "Logic cell \"alphaNume\[14\]\"" {  } { { "proyectoFinal.vhd" "alphaNume\[14\]" { Text "C:/Users/Antonio/Desktop/Universidad/Arquitectura 1/proyectoFinal/proyectoFinal.vhd" 34 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511389394032 ""} { "Info" "ISCL_SCL_CELL_NAME" "alphaNume\[16\] " "Logic cell \"alphaNume\[16\]\"" {  } { { "proyectoFinal.vhd" "alphaNume\[16\]" { Text "C:/Users/Antonio/Desktop/Universidad/Arquitectura 1/proyectoFinal/proyectoFinal.vhd" 34 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511389394032 ""} { "Info" "ISCL_SCL_CELL_NAME" "alphaNume\[21\] " "Logic cell \"alphaNume\[21\]\"" {  } { { "proyectoFinal.vhd" "alphaNume\[21\]" { Text "C:/Users/Antonio/Desktop/Universidad/Arquitectura 1/proyectoFinal/proyectoFinal.vhd" 34 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511389394032 ""} { "Info" "ISCL_SCL_CELL_NAME" "alphaNume\[20\] " "Logic cell \"alphaNume\[20\]\"" {  } { { "proyectoFinal.vhd" "alphaNume\[20\]" { Text "C:/Users/Antonio/Desktop/Universidad/Arquitectura 1/proyectoFinal/proyectoFinal.vhd" 34 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511389394032 ""} { "Info" "ISCL_SCL_CELL_NAME" "alphaNume\[23\] " "Logic cell \"alphaNume\[23\]\"" {  } { { "proyectoFinal.vhd" "alphaNume\[23\]" { Text "C:/Users/Antonio/Desktop/Universidad/Arquitectura 1/proyectoFinal/proyectoFinal.vhd" 34 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511389394032 ""} { "Info" "ISCL_SCL_CELL_NAME" "alphaNume\[22\] " "Logic cell \"alphaNume\[22\]\"" {  } { { "proyectoFinal.vhd" "alphaNume\[22\]" { Text "C:/Users/Antonio/Desktop/Universidad/Arquitectura 1/proyectoFinal/proyectoFinal.vhd" 34 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511389394032 ""} { "Info" "ISCL_SCL_CELL_NAME" "alphaNume\[29\] " "Logic cell \"alphaNume\[29\]\"" {  } { { "proyectoFinal.vhd" "alphaNume\[29\]" { Text "C:/Users/Antonio/Desktop/Universidad/Arquitectura 1/proyectoFinal/proyectoFinal.vhd" 34 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511389394032 ""} { "Info" "ISCL_SCL_CELL_NAME" "alphaNume\[28\] " "Logic cell \"alphaNume\[28\]\"" {  } { { "proyectoFinal.vhd" "alphaNume\[28\]" { Text "C:/Users/Antonio/Desktop/Universidad/Arquitectura 1/proyectoFinal/proyectoFinal.vhd" 34 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511389394032 ""} { "Info" "ISCL_SCL_CELL_NAME" "alphaNume\[31\] " "Logic cell \"alphaNume\[31\]\"" {  } { { "proyectoFinal.vhd" "alphaNume\[31\]" { Text "C:/Users/Antonio/Desktop/Universidad/Arquitectura 1/proyectoFinal/proyectoFinal.vhd" 34 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511389394032 ""} { "Info" "ISCL_SCL_CELL_NAME" "alphaNume\[30\] " "Logic cell \"alphaNume\[30\]\"" {  } { { "proyectoFinal.vhd" "alphaNume\[30\]" { Text "C:/Users/Antonio/Desktop/Universidad/Arquitectura 1/proyectoFinal/proyectoFinal.vhd" 34 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511389394032 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Quartus II" 0 -1 1511389394032 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1511389394378 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511389394378 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "boT " "No output dependent on input pin \"boT\"" {  } { { "proyectoFinal.vhd" "" { Text "C:/Users/Antonio/Desktop/Universidad/Arquitectura 1/proyectoFinal/proyectoFinal.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511389394478 "|proyectoFinal|boT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "boR " "No output dependent on input pin \"boR\"" {  } { { "proyectoFinal.vhd" "" { Text "C:/Users/Antonio/Desktop/Universidad/Arquitectura 1/proyectoFinal/proyectoFinal.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511389394478 "|proyectoFinal|boR"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "boNo " "No output dependent on input pin \"boNo\"" {  } { { "proyectoFinal.vhd" "" { Text "C:/Users/Antonio/Desktop/Universidad/Arquitectura 1/proyectoFinal/proyectoFinal.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511389394478 "|proyectoFinal|boNo"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "boS " "No output dependent on input pin \"boS\"" {  } { { "proyectoFinal.vhd" "" { Text "C:/Users/Antonio/Desktop/Universidad/Arquitectura 1/proyectoFinal/proyectoFinal.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511389394478 "|proyectoFinal|boS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "boP " "No output dependent on input pin \"boP\"" {  } { { "proyectoFinal.vhd" "" { Text "C:/Users/Antonio/Desktop/Universidad/Arquitectura 1/proyectoFinal/proyectoFinal.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511389394478 "|proyectoFinal|boP"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "boE " "No output dependent on input pin \"boE\"" {  } { { "proyectoFinal.vhd" "" { Text "C:/Users/Antonio/Desktop/Universidad/Arquitectura 1/proyectoFinal/proyectoFinal.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511389394478 "|proyectoFinal|boE"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1511389394478 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "373 " "Implemented 373 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1511389394479 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1511389394479 ""} { "Info" "ICUT_CUT_TM_LCELLS" "336 " "Implemented 336 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1511389394479 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1511389394479 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "564 " "Peak virtual memory: 564 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1511389394533 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 22 17:23:14 2017 " "Processing ended: Wed Nov 22 17:23:14 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1511389394533 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1511389394533 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1511389394533 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1511389394533 ""}
