###############################################################
#  Generated by:      Cadence First Encounter 08.10-p004_1
#  OS:                Linux x86_64(Host ID localhost.localdomain)
#  Generated on:      Fri Aug 16 11:30:33 2024
#  Command:           timeDesign -postRoute -pathReports -drvReports -slackR...
###############################################################
Path 1: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[0] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[0] /D       (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\regArr_reg[1][5] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.637
- Setup                         0.388
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.048
- Arrival Time                 17.353
= Slack Time                    2.695
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                         |              |            |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                         | REF_CLK ^    |            | 0.000 |       |   0.000 |    2.695 | 
     | REF_CLK__L1_I0                          | A ^ -> Y v   | CLKINVX40M | 0.036 | 0.032 |   0.032 |    2.728 | 
     | REF_CLK__L2_I0                          | A v -> Y ^   | CLKINVX40M | 0.019 | 0.029 |   0.061 |    2.756 | 
     | U0_mux2X1/U1                            | A ^ -> Y ^   | MX2X6M     | 0.264 | 0.268 |   0.329 |    3.025 | 
     | REF_SCAN_CLK__L1_I0                     | A ^ -> Y v   | CLKINVX40M | 0.101 | 0.119 |   0.449 |    3.144 | 
     | REF_SCAN_CLK__L2_I0                     | A v -> Y ^   | CLKINVX40M | 0.203 | 0.150 |   0.599 |    3.294 | 
     | U0_RegFile/\regArr_reg[1][5]            | CK ^ -> Q ^  | SDFFRQX2M  | 0.475 | 0.647 |   1.246 |    3.941 | 
     | U0_ALU/div_52/U32                       | A ^ -> Y v   | INVX2M     | 0.171 | 0.173 |   1.418 |    4.114 | 
     | U0_ALU/div_52/U67                       | C v -> Y v   | AND3X1M    | 0.108 | 0.299 |   1.717 |    4.413 | 
     | U0_ALU/div_52/U65                       | A v -> Y v   | AND2X1M    | 0.107 | 0.210 |   1.927 |    4.622 | 
     | U0_ALU/div_52/U62                       | B v -> Y v   | AND4X1M    | 0.213 | 0.352 |   2.279 |    4.975 | 
     | U0_ALU/div_52/U40                       | S0 v -> Y ^  | CLKMX2X2M  | 0.115 | 0.263 |   2.542 |    5.237 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_6_1 | A ^ -> CO ^  | ADDFX2M    | 0.116 | 0.482 |   3.024 |    5.719 | 
     | U0_ALU/div_52/U63                       | C ^ -> Y ^   | AND3X1M    | 0.306 | 0.341 |   3.364 |    6.060 | 
     | U0_ALU/div_52/U46                       | S0 ^ -> Y v  | CLKMX2X2M  | 0.130 | 0.291 |   3.656 |    6.351 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_5_1 | A v -> CO v  | ADDFX2M    | 0.129 | 0.467 |   4.123 |    6.818 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_5_2 | CI v -> CO v | ADDFX2M    | 0.114 | 0.313 |   4.436 |    7.131 | 
     | U0_ALU/div_52/U64                       | A v -> Y v   | AND2X1M    | 0.222 | 0.293 |   4.728 |    7.424 | 
     | U0_ALU/div_52/U51                       | S0 v -> Y v  | CLKMX2X2M  | 0.136 | 0.260 |   4.988 |    7.684 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_4_1 | A v -> CO v  | ADDFX2M    | 0.129 | 0.468 |   5.456 |    8.152 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_4_2 | CI v -> CO v | ADDFX2M    | 0.130 | 0.338 |   5.794 |    8.489 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_4_3 | CI v -> CO v | ADDFX2M    | 0.115 | 0.314 |   6.108 |    8.803 | 
     | U0_ALU/div_52/U66                       | A v -> Y v   | AND2X1M    | 0.239 | 0.304 |   6.412 |    9.108 | 
     | U0_ALU/div_52/U55                       | S0 v -> Y v  | CLKMX2X2M  | 0.127 | 0.256 |   6.668 |    9.364 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_3_1 | A v -> CO v  | ADDFX2M    | 0.129 | 0.465 |   7.134 |    9.829 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_3_2 | CI v -> CO v | ADDFX2M    | 0.128 | 0.335 |   7.469 |   10.165 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_3_3 | CI v -> CO v | ADDFX2M    | 0.128 | 0.335 |   7.804 |   10.500 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_3_4 | CI v -> CO v | ADDFX2M    | 0.118 | 0.319 |   8.123 |   10.819 | 
     | U0_ALU/div_52/U68                       | C v -> Y v   | AND3X1M    | 0.289 | 0.422 |   8.545 |   11.240 | 
     | U0_ALU/div_52/U58                       | S0 v -> Y v  | CLKMX2X2M  | 0.128 | 0.270 |   8.815 |   11.510 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_2_1 | A v -> CO v  | ADDFX2M    | 0.132 | 0.470 |   9.285 |   11.981 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_2_2 | CI v -> CO v | ADDFX2M    | 0.134 | 0.345 |   9.631 |   12.326 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_2_3 | CI v -> CO v | ADDFX2M    | 0.131 | 0.342 |   9.972 |   12.668 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_2_4 | CI v -> CO v | ADDFX2M    | 0.132 | 0.342 |  10.314 |   13.009 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_2_5 | CI v -> CO v | ADDFX2M    | 0.116 | 0.317 |  10.630 |   13.326 | 
     | U0_ALU/div_52/U69                       | A v -> Y v   | AND2X1M    | 0.342 | 0.367 |  10.997 |   13.693 | 
     | U0_ALU/div_52/U60                       | S0 v -> Y v  | CLKMX2X2M  | 0.127 | 0.284 |  11.282 |   13.977 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_1_1 | A v -> CO v  | ADDFX2M    | 0.133 | 0.471 |  11.752 |   14.448 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_1_2 | CI v -> CO v | ADDFX2M    | 0.132 | 0.342 |  12.094 |   14.789 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_1_3 | CI v -> CO v | ADDFX2M    | 0.136 | 0.347 |  12.441 |   15.137 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_1_4 | CI v -> CO v | ADDFX2M    | 0.132 | 0.343 |  12.784 |   15.480 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_1_5 | CI v -> CO v | ADDFX2M    | 0.132 | 0.342 |  13.127 |   15.822 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_1_6 | CI v -> CO v | ADDFX2M    | 0.115 | 0.316 |  13.443 |   16.138 | 
     | U0_ALU/div_52/U71                       | A v -> Y v   | AND2X1M    | 0.424 | 0.417 |  13.860 |   16.555 | 
     | U0_ALU/div_52/U61                       | S0 v -> Y v  | CLKMX2X2M  | 0.099 | 0.279 |  14.138 |   16.834 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_0_1 | A v -> CO v  | ADDFX2M    | 0.131 | 0.460 |  14.599 |   17.294 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_0_2 | CI v -> CO v | ADDFX2M    | 0.139 | 0.351 |  14.950 |   17.645 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_0_3 | CI v -> CO v | ADDFX2M    | 0.130 | 0.342 |  15.291 |   17.987 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_0_4 | CI v -> CO v | ADDFX2M    | 0.132 | 0.342 |  15.633 |   18.329 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_0_5 | CI v -> CO v | ADDFX2M    | 0.134 | 0.345 |  15.978 |   18.673 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_0_6 | CI v -> CO v | ADDFX2M    | 0.134 | 0.346 |  16.324 |   19.020 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_0_7 | CI v -> CO v | ADDFX2M    | 0.133 | 0.344 |  16.668 |   19.364 | 
     | U0_ALU/U88                              | C0 v -> Y ^  | AOI222X1M  | 0.611 | 0.493 |  17.161 |   19.857 | 
     | U0_ALU/U85                              | A1 ^ -> Y v  | AOI31X2M   | 0.189 | 0.191 |  17.353 |   20.048 | 
     | U0_ALU/\ALU_OUT_reg[0]                  | D v          | SDFFRQX2M  | 0.189 | 0.000 |  17.353 |   20.048 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                            |               |             |       |       |  Time   |   Time   | 
     |----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                            | REF_CLK ^     |             | 0.000 |       |   0.000 |   -2.695 | 
     | REF_CLK__L1_I0             | A ^ -> Y v    | CLKINVX40M  | 0.036 | 0.032 |   0.032 |   -2.663 | 
     | REF_CLK__L2_I0             | A v -> Y ^    | CLKINVX40M  | 0.019 | 0.029 |   0.061 |   -2.634 | 
     | U0_mux2X1/U1               | A ^ -> Y ^    | MX2X6M      | 0.264 | 0.268 |   0.329 |   -2.366 | 
     | U0_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.257 | 0.303 |   0.632 |   -2.064 | 
     | U0_CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.637 |   -2.059 | 
     | U0_ALU/\ALU_OUT_reg[0]     | CK ^          | SDFFRQX2M   | 0.257 | 0.005 |   0.637 |   -2.059 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[1] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[1] /D       (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\regArr_reg[1][5] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.637
- Setup                         0.387
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.049
- Arrival Time                 14.382
= Slack Time                    5.668
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                         |              |            |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                         | REF_CLK ^    |            | 0.000 |       |   0.000 |    5.668 | 
     | REF_CLK__L1_I0                          | A ^ -> Y v   | CLKINVX40M | 0.036 | 0.032 |   0.032 |    5.700 | 
     | REF_CLK__L2_I0                          | A v -> Y ^   | CLKINVX40M | 0.019 | 0.029 |   0.061 |    5.729 | 
     | U0_mux2X1/U1                            | A ^ -> Y ^   | MX2X6M     | 0.264 | 0.268 |   0.329 |    5.997 | 
     | REF_SCAN_CLK__L1_I0                     | A ^ -> Y v   | CLKINVX40M | 0.101 | 0.119 |   0.449 |    6.116 | 
     | REF_SCAN_CLK__L2_I0                     | A v -> Y ^   | CLKINVX40M | 0.203 | 0.150 |   0.599 |    6.267 | 
     | U0_RegFile/\regArr_reg[1][5]            | CK ^ -> Q ^  | SDFFRQX2M  | 0.475 | 0.647 |   1.246 |    6.913 | 
     | U0_ALU/div_52/U32                       | A ^ -> Y v   | INVX2M     | 0.171 | 0.173 |   1.418 |    7.086 | 
     | U0_ALU/div_52/U67                       | C v -> Y v   | AND3X1M    | 0.108 | 0.299 |   1.717 |    7.385 | 
     | U0_ALU/div_52/U65                       | A v -> Y v   | AND2X1M    | 0.107 | 0.210 |   1.927 |    7.594 | 
     | U0_ALU/div_52/U62                       | B v -> Y v   | AND4X1M    | 0.213 | 0.352 |   2.279 |    7.947 | 
     | U0_ALU/div_52/U40                       | S0 v -> Y ^  | CLKMX2X2M  | 0.115 | 0.263 |   2.542 |    8.209 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_6_1 | A ^ -> CO ^  | ADDFX2M    | 0.116 | 0.482 |   3.024 |    8.691 | 
     | U0_ALU/div_52/U63                       | C ^ -> Y ^   | AND3X1M    | 0.306 | 0.341 |   3.364 |    9.032 | 
     | U0_ALU/div_52/U46                       | S0 ^ -> Y v  | CLKMX2X2M  | 0.130 | 0.291 |   3.656 |    9.323 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_5_1 | A v -> CO v  | ADDFX2M    | 0.129 | 0.467 |   4.123 |    9.790 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_5_2 | CI v -> CO v | ADDFX2M    | 0.114 | 0.313 |   4.436 |   10.103 | 
     | U0_ALU/div_52/U64                       | A v -> Y v   | AND2X1M    | 0.222 | 0.293 |   4.728 |   10.396 | 
     | U0_ALU/div_52/U51                       | S0 v -> Y v  | CLKMX2X2M  | 0.136 | 0.260 |   4.988 |   10.656 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_4_1 | A v -> CO v  | ADDFX2M    | 0.129 | 0.468 |   5.456 |   11.124 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_4_2 | CI v -> CO v | ADDFX2M    | 0.130 | 0.338 |   5.794 |   11.461 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_4_3 | CI v -> CO v | ADDFX2M    | 0.115 | 0.314 |   6.108 |   11.776 | 
     | U0_ALU/div_52/U66                       | A v -> Y v   | AND2X1M    | 0.239 | 0.304 |   6.412 |   12.080 | 
     | U0_ALU/div_52/U55                       | S0 v -> Y v  | CLKMX2X2M  | 0.127 | 0.256 |   6.668 |   12.336 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_3_1 | A v -> CO v  | ADDFX2M    | 0.129 | 0.465 |   7.134 |   12.801 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_3_2 | CI v -> CO v | ADDFX2M    | 0.128 | 0.335 |   7.469 |   13.137 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_3_3 | CI v -> CO v | ADDFX2M    | 0.128 | 0.335 |   7.804 |   13.472 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_3_4 | CI v -> CO v | ADDFX2M    | 0.118 | 0.319 |   8.123 |   13.791 | 
     | U0_ALU/div_52/U68                       | C v -> Y v   | AND3X1M    | 0.289 | 0.422 |   8.545 |   14.212 | 
     | U0_ALU/div_52/U58                       | S0 v -> Y v  | CLKMX2X2M  | 0.128 | 0.270 |   8.815 |   14.482 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_2_1 | A v -> CO v  | ADDFX2M    | 0.132 | 0.470 |   9.285 |   14.953 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_2_2 | CI v -> CO v | ADDFX2M    | 0.134 | 0.345 |   9.630 |   15.298 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_2_3 | CI v -> CO v | ADDFX2M    | 0.131 | 0.342 |   9.972 |   15.640 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_2_4 | CI v -> CO v | ADDFX2M    | 0.132 | 0.342 |  10.314 |   15.981 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_2_5 | CI v -> CO v | ADDFX2M    | 0.116 | 0.317 |  10.630 |   16.298 | 
     | U0_ALU/div_52/U69                       | A v -> Y v   | AND2X1M    | 0.342 | 0.367 |  10.997 |   16.665 | 
     | U0_ALU/div_52/U60                       | S0 v -> Y v  | CLKMX2X2M  | 0.127 | 0.284 |  11.281 |   16.949 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_1_1 | A v -> CO v  | ADDFX2M    | 0.133 | 0.471 |  11.752 |   17.420 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_1_2 | CI v -> CO v | ADDFX2M    | 0.132 | 0.342 |  12.094 |   17.762 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_1_3 | CI v -> CO v | ADDFX2M    | 0.136 | 0.347 |  12.441 |   18.109 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_1_4 | CI v -> CO v | ADDFX2M    | 0.132 | 0.343 |  12.784 |   18.452 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_1_5 | CI v -> CO v | ADDFX2M    | 0.132 | 0.342 |  13.127 |   18.794 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_1_6 | CI v -> CO v | ADDFX2M    | 0.115 | 0.316 |  13.443 |   19.110 | 
     | U0_ALU/div_52/U71                       | A v -> Y v   | AND2X1M    | 0.424 | 0.417 |  13.860 |   19.527 | 
     | U0_ALU/U91                              | A0 v -> Y ^  | AOI222X1M  | 0.487 | 0.345 |  14.205 |   19.873 | 
     | U0_ALU/U89                              | A1 ^ -> Y v  | AOI31X2M   | 0.185 | 0.176 |  14.381 |   20.049 | 
     | U0_ALU/\ALU_OUT_reg[1]                  | D v          | SDFFRQX2M  | 0.185 | 0.000 |  14.382 |   20.049 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                            |               |             |       |       |  Time   |   Time   | 
     |----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                            | REF_CLK ^     |             | 0.000 |       |   0.000 |   -5.668 | 
     | REF_CLK__L1_I0             | A ^ -> Y v    | CLKINVX40M  | 0.036 | 0.032 |   0.032 |   -5.635 | 
     | REF_CLK__L2_I0             | A v -> Y ^    | CLKINVX40M  | 0.019 | 0.029 |   0.061 |   -5.607 | 
     | U0_mux2X1/U1               | A ^ -> Y ^    | MX2X6M      | 0.264 | 0.268 |   0.329 |   -5.338 | 
     | U0_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.257 | 0.303 |   0.632 |   -5.036 | 
     | U0_CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.636 |   -5.031 | 
     | U0_ALU/\ALU_OUT_reg[1]     | CK ^          | SDFFRQX2M   | 0.257 | 0.005 |   0.636 |   -5.031 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[2] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[2] /D       (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\regArr_reg[1][5] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.636
- Setup                         0.393
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.043
- Arrival Time                 11.733
= Slack Time                    8.310
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                         |              |            |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                         | REF_CLK ^    |            | 0.000 |       |   0.000 |    8.310 | 
     | REF_CLK__L1_I0                          | A ^ -> Y v   | CLKINVX40M | 0.036 | 0.032 |   0.032 |    8.342 | 
     | REF_CLK__L2_I0                          | A v -> Y ^   | CLKINVX40M | 0.019 | 0.029 |   0.061 |    8.371 | 
     | U0_mux2X1/U1                            | A ^ -> Y ^   | MX2X6M     | 0.264 | 0.268 |   0.329 |    8.639 | 
     | REF_SCAN_CLK__L1_I0                     | A ^ -> Y v   | CLKINVX40M | 0.101 | 0.119 |   0.449 |    8.759 | 
     | REF_SCAN_CLK__L2_I0                     | A v -> Y ^   | CLKINVX40M | 0.203 | 0.150 |   0.599 |    8.909 | 
     | U0_RegFile/\regArr_reg[1][5]            | CK ^ -> Q ^  | SDFFRQX2M  | 0.475 | 0.647 |   1.246 |    9.556 | 
     | U0_ALU/div_52/U32                       | A ^ -> Y v   | INVX2M     | 0.171 | 0.173 |   1.418 |    9.728 | 
     | U0_ALU/div_52/U67                       | C v -> Y v   | AND3X1M    | 0.108 | 0.299 |   1.717 |   10.027 | 
     | U0_ALU/div_52/U65                       | A v -> Y v   | AND2X1M    | 0.107 | 0.210 |   1.927 |   10.237 | 
     | U0_ALU/div_52/U62                       | B v -> Y v   | AND4X1M    | 0.213 | 0.352 |   2.279 |   10.589 | 
     | U0_ALU/div_52/U40                       | S0 v -> Y ^  | CLKMX2X2M  | 0.115 | 0.263 |   2.542 |   10.852 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_6_1 | A ^ -> CO ^  | ADDFX2M    | 0.116 | 0.482 |   3.024 |   11.334 | 
     | U0_ALU/div_52/U63                       | C ^ -> Y ^   | AND3X1M    | 0.306 | 0.341 |   3.365 |   11.674 | 
     | U0_ALU/div_52/U46                       | S0 ^ -> Y v  | CLKMX2X2M  | 0.130 | 0.291 |   3.656 |   11.966 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_5_1 | A v -> CO v  | ADDFX2M    | 0.129 | 0.467 |   4.123 |   12.433 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_5_2 | CI v -> CO v | ADDFX2M    | 0.114 | 0.313 |   4.436 |   12.746 | 
     | U0_ALU/div_52/U64                       | A v -> Y v   | AND2X1M    | 0.222 | 0.293 |   4.729 |   13.038 | 
     | U0_ALU/div_52/U51                       | S0 v -> Y v  | CLKMX2X2M  | 0.136 | 0.260 |   4.988 |   13.298 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_4_1 | A v -> CO v  | ADDFX2M    | 0.129 | 0.468 |   5.456 |   13.766 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_4_2 | CI v -> CO v | ADDFX2M    | 0.130 | 0.338 |   5.794 |   14.104 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_4_3 | CI v -> CO v | ADDFX2M    | 0.115 | 0.314 |   6.108 |   14.418 | 
     | U0_ALU/div_52/U66                       | A v -> Y v   | AND2X1M    | 0.239 | 0.304 |   6.412 |   14.722 | 
     | U0_ALU/div_52/U55                       | S0 v -> Y v  | CLKMX2X2M  | 0.127 | 0.256 |   6.669 |   14.978 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_3_1 | A v -> CO v  | ADDFX2M    | 0.129 | 0.465 |   7.134 |   15.444 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_3_2 | CI v -> CO v | ADDFX2M    | 0.128 | 0.335 |   7.469 |   15.779 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_3_3 | CI v -> CO v | ADDFX2M    | 0.128 | 0.335 |   7.804 |   16.114 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_3_4 | CI v -> CO v | ADDFX2M    | 0.118 | 0.319 |   8.123 |   16.433 | 
     | U0_ALU/div_52/U68                       | C v -> Y v   | AND3X1M    | 0.289 | 0.422 |   8.545 |   16.855 | 
     | U0_ALU/div_52/U58                       | S0 v -> Y v  | CLKMX2X2M  | 0.128 | 0.270 |   8.815 |   17.125 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_2_1 | A v -> CO v  | ADDFX2M    | 0.132 | 0.470 |   9.285 |   17.595 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_2_2 | CI v -> CO v | ADDFX2M    | 0.134 | 0.345 |   9.631 |   17.941 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_2_3 | CI v -> CO v | ADDFX2M    | 0.131 | 0.342 |   9.972 |   18.282 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_2_4 | CI v -> CO v | ADDFX2M    | 0.132 | 0.342 |  10.314 |   18.624 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_2_5 | CI v -> CO v | ADDFX2M    | 0.116 | 0.317 |  10.630 |   18.940 | 
     | U0_ALU/div_52/U69                       | A v -> Y v   | AND2X1M    | 0.342 | 0.367 |  10.997 |   19.307 | 
     | U0_ALU/U64                              | C0 v -> Y ^  | AOI222X1M  | 0.595 | 0.526 |  11.523 |   19.833 | 
     | U0_ALU/U61                              | A1 ^ -> Y v  | AOI31X2M   | 0.213 | 0.209 |  11.733 |   20.043 | 
     | U0_ALU/\ALU_OUT_reg[2]                  | D v          | SDFFRQX2M  | 0.213 | 0.000 |  11.733 |   20.043 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                            |               |             |       |       |  Time   |   Time   | 
     |----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                            | REF_CLK ^     |             | 0.000 |       |   0.000 |   -8.310 | 
     | REF_CLK__L1_I0             | A ^ -> Y v    | CLKINVX40M  | 0.036 | 0.032 |   0.032 |   -8.278 | 
     | REF_CLK__L2_I0             | A v -> Y ^    | CLKINVX40M  | 0.019 | 0.029 |   0.061 |   -8.249 | 
     | U0_mux2X1/U1               | A ^ -> Y ^    | MX2X6M      | 0.264 | 0.268 |   0.329 |   -7.981 | 
     | U0_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.257 | 0.303 |   0.632 |   -7.678 | 
     | U0_CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.636 |   -7.674 | 
     | U0_ALU/\ALU_OUT_reg[2]     | CK ^          | SDFFRQX2M   | 0.257 | 0.004 |   0.636 |   -7.674 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[3] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[3] /D       (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\regArr_reg[1][5] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.636
- Setup                         0.387
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.049
- Arrival Time                  9.229
= Slack Time                   10.820
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                         |              |            |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                         | REF_CLK ^    |            | 0.000 |       |   0.000 |   10.820 | 
     | REF_CLK__L1_I0                          | A ^ -> Y v   | CLKINVX40M | 0.036 | 0.032 |   0.032 |   10.853 | 
     | REF_CLK__L2_I0                          | A v -> Y ^   | CLKINVX40M | 0.019 | 0.029 |   0.061 |   10.881 | 
     | U0_mux2X1/U1                            | A ^ -> Y ^   | MX2X6M     | 0.264 | 0.268 |   0.329 |   11.149 | 
     | REF_SCAN_CLK__L1_I0                     | A ^ -> Y v   | CLKINVX40M | 0.101 | 0.119 |   0.449 |   11.269 | 
     | REF_SCAN_CLK__L2_I0                     | A v -> Y ^   | CLKINVX40M | 0.203 | 0.150 |   0.599 |   11.419 | 
     | U0_RegFile/\regArr_reg[1][5]            | CK ^ -> Q ^  | SDFFRQX2M  | 0.475 | 0.647 |   1.246 |   12.066 | 
     | U0_ALU/div_52/U32                       | A ^ -> Y v   | INVX2M     | 0.171 | 0.173 |   1.418 |   12.239 | 
     | U0_ALU/div_52/U67                       | C v -> Y v   | AND3X1M    | 0.108 | 0.299 |   1.717 |   12.537 | 
     | U0_ALU/div_52/U65                       | A v -> Y v   | AND2X1M    | 0.107 | 0.210 |   1.927 |   12.747 | 
     | U0_ALU/div_52/U62                       | B v -> Y v   | AND4X1M    | 0.213 | 0.352 |   2.279 |   13.099 | 
     | U0_ALU/div_52/U40                       | S0 v -> Y ^  | CLKMX2X2M  | 0.115 | 0.263 |   2.542 |   13.362 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_6_1 | A ^ -> CO ^  | ADDFX2M    | 0.116 | 0.482 |   3.024 |   13.844 | 
     | U0_ALU/div_52/U63                       | C ^ -> Y ^   | AND3X1M    | 0.306 | 0.341 |   3.365 |   14.185 | 
     | U0_ALU/div_52/U46                       | S0 ^ -> Y v  | CLKMX2X2M  | 0.130 | 0.291 |   3.656 |   14.476 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_5_1 | A v -> CO v  | ADDFX2M    | 0.129 | 0.467 |   4.123 |   14.943 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_5_2 | CI v -> CO v | ADDFX2M    | 0.114 | 0.313 |   4.436 |   15.256 | 
     | U0_ALU/div_52/U64                       | A v -> Y v   | AND2X1M    | 0.222 | 0.293 |   4.729 |   15.549 | 
     | U0_ALU/div_52/U51                       | S0 v -> Y v  | CLKMX2X2M  | 0.136 | 0.260 |   4.988 |   15.808 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_4_1 | A v -> CO v  | ADDFX2M    | 0.129 | 0.468 |   5.456 |   16.276 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_4_2 | CI v -> CO v | ADDFX2M    | 0.130 | 0.338 |   5.794 |   16.614 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_4_3 | CI v -> CO v | ADDFX2M    | 0.115 | 0.314 |   6.108 |   16.928 | 
     | U0_ALU/div_52/U66                       | A v -> Y v   | AND2X1M    | 0.239 | 0.304 |   6.412 |   17.232 | 
     | U0_ALU/div_52/U55                       | S0 v -> Y v  | CLKMX2X2M  | 0.127 | 0.256 |   6.669 |   17.489 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_3_1 | A v -> CO v  | ADDFX2M    | 0.129 | 0.465 |   7.134 |   17.954 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_3_2 | CI v -> CO v | ADDFX2M    | 0.128 | 0.335 |   7.469 |   18.289 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_3_3 | CI v -> CO v | ADDFX2M    | 0.128 | 0.335 |   7.804 |   18.625 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_3_4 | CI v -> CO v | ADDFX2M    | 0.118 | 0.319 |   8.123 |   18.943 | 
     | U0_ALU/div_52/U68                       | C v -> Y v   | AND3X1M    | 0.289 | 0.422 |   8.545 |   19.365 | 
     | U0_ALU/U68                              | C0 v -> Y ^  | AOI222X1M  | 0.563 | 0.498 |   9.043 |   19.863 | 
     | U0_ALU/U65                              | A1 ^ -> Y v  | AOI31X2M   | 0.182 | 0.186 |   9.229 |   20.049 | 
     | U0_ALU/\ALU_OUT_reg[3]                  | D v          | SDFFRQX2M  | 0.182 | 0.000 |   9.229 |   20.049 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                            |               |             |       |       |  Time   |   Time   | 
     |----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                            | REF_CLK ^     |             | 0.000 |       |   0.000 |  -10.820 | 
     | REF_CLK__L1_I0             | A ^ -> Y v    | CLKINVX40M  | 0.036 | 0.032 |   0.032 |  -10.788 | 
     | REF_CLK__L2_I0             | A v -> Y ^    | CLKINVX40M  | 0.019 | 0.029 |   0.061 |  -10.759 | 
     | U0_mux2X1/U1               | A ^ -> Y ^    | MX2X6M      | 0.264 | 0.268 |   0.329 |  -10.491 | 
     | U0_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.257 | 0.303 |   0.632 |  -10.188 | 
     | U0_CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.636 |  -10.184 | 
     | U0_ALU/\ALU_OUT_reg[3]     | CK ^          | SDFFRQX2M   | 0.257 | 0.004 |   0.636 |  -10.184 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[15] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[15] /D      (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\regArr_reg[0][1] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.634
- Setup                         0.365
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.069
- Arrival Time                  7.708
= Slack Time                   12.362
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |              |            |       |       |  Time   |   Time   | 
     |------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^    |            | 0.000 |       |   0.000 |   12.362 | 
     | REF_CLK__L1_I0               | A ^ -> Y v   | CLKINVX40M | 0.036 | 0.032 |   0.032 |   12.394 | 
     | REF_CLK__L2_I0               | A v -> Y ^   | CLKINVX40M | 0.019 | 0.029 |   0.061 |   12.423 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^   | MX2X6M     | 0.264 | 0.268 |   0.329 |   12.691 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v   | CLKINVX40M | 0.101 | 0.119 |   0.449 |   12.811 | 
     | REF_SCAN_CLK__L2_I0          | A v -> Y ^   | CLKINVX40M | 0.203 | 0.150 |   0.599 |   12.961 | 
     | U0_RegFile/\regArr_reg[0][1] | CK ^ -> Q ^  | SDFFRQX2M  | 0.610 | 0.720 |   1.319 |   13.681 | 
     | U0_ALU/mult_49/U39           | A ^ -> Y v   | INVX2M     | 0.223 | 0.227 |   1.546 |   13.908 | 
     | U0_ALU/mult_49/U107          | B v -> Y ^   | NOR2X1M    | 0.243 | 0.208 |   1.754 |   14.116 | 
     | U0_ALU/mult_49/U5            | B ^ -> Y ^   | AND2X2M    | 0.080 | 0.168 |   1.922 |   14.284 | 
     | U0_ALU/mult_49/S2_2_2        | B ^ -> CO ^  | ADDFX2M    | 0.116 | 0.549 |   2.471 |   14.833 | 
     | U0_ALU/mult_49/S2_3_2        | B ^ -> CO ^  | ADDFX2M    | 0.116 | 0.558 |   3.029 |   15.391 | 
     | U0_ALU/mult_49/S2_4_2        | B ^ -> CO ^  | ADDFX2M    | 0.118 | 0.560 |   3.589 |   15.951 | 
     | U0_ALU/mult_49/S2_5_2        | B ^ -> CO ^  | ADDFX2M    | 0.120 | 0.562 |   4.151 |   16.513 | 
     | U0_ALU/mult_49/S2_6_2        | B ^ -> CO ^  | ADDFX2M    | 0.114 | 0.557 |   4.708 |   17.070 | 
     | U0_ALU/mult_49/S4_2          | B ^ -> S v   | ADDFX2M    | 0.160 | 0.596 |   5.304 |   17.666 | 
     | U0_ALU/mult_49/U11           | B v -> Y ^   | CLKXOR2X2M | 0.120 | 0.319 |   5.623 |   17.985 | 
     | U0_ALU/mult_49/FS_1/U3       | A ^ -> Y v   | NAND2X2M   | 0.073 | 0.076 |   5.700 |   18.062 | 
     | U0_ALU/mult_49/FS_1/U31      | A0 v -> Y v  | OA21X1M    | 0.136 | 0.384 |   6.084 |   18.446 | 
     | U0_ALU/mult_49/FS_1/U28      | A0N v -> Y v | AOI2BB1X1M | 0.111 | 0.273 |   6.357 |   18.719 | 
     | U0_ALU/mult_49/FS_1/U26      | A1 v -> Y v  | OA21X1M    | 0.141 | 0.410 |   6.768 |   19.130 | 
     | U0_ALU/mult_49/FS_1/U21      | A1 v -> Y ^  | OAI21BX1M  | 0.366 | 0.271 |   7.039 |   19.401 | 
     | U0_ALU/mult_49/FS_1/U19      | A1 ^ -> Y v  | OAI21X1M   | 0.118 | 0.141 |   7.180 |   19.542 | 
     | U0_ALU/mult_49/FS_1/U2       | B0N v -> Y v | AOI21BX2M  | 0.062 | 0.180 |   7.360 |   19.722 | 
     | U0_ALU/mult_49/FS_1/U6       | B v -> Y v   | XNOR2X2M   | 0.111 | 0.164 |   7.524 |   19.886 | 
     | U0_ALU/U39                   | A0N v -> Y v | OAI2BB1X2M | 0.075 | 0.184 |   7.707 |   20.069 | 
     | U0_ALU/\ALU_OUT_reg[15]      | D v          | SDFFRQX2M  | 0.075 | 0.000 |   7.708 |   20.069 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                            |               |             |       |       |  Time   |   Time   | 
     |----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                            | REF_CLK ^     |             | 0.000 |       |   0.000 |  -12.362 | 
     | REF_CLK__L1_I0             | A ^ -> Y v    | CLKINVX40M  | 0.036 | 0.032 |   0.032 |  -12.330 | 
     | REF_CLK__L2_I0             | A v -> Y ^    | CLKINVX40M  | 0.019 | 0.029 |   0.061 |  -12.301 | 
     | U0_mux2X1/U1               | A ^ -> Y ^    | MX2X6M      | 0.264 | 0.268 |   0.329 |  -12.033 | 
     | U0_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.257 | 0.303 |   0.632 |  -11.730 | 
     | U0_CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.634 |  -11.728 | 
     | U0_ALU/\ALU_OUT_reg[15]    | CK ^          | SDFFRQX2M   | 0.257 | 0.002 |   0.634 |  -11.728 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[14] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[14] /D      (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\regArr_reg[0][1] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.635
- Setup                         0.364
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.070
- Arrival Time                  7.480
= Slack Time                   12.590
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |              |            |       |       |  Time   |   Time   | 
     |------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^    |            | 0.000 |       |   0.000 |   12.590 | 
     | REF_CLK__L1_I0               | A ^ -> Y v   | CLKINVX40M | 0.036 | 0.032 |   0.032 |   12.623 | 
     | REF_CLK__L2_I0               | A v -> Y ^   | CLKINVX40M | 0.019 | 0.029 |   0.061 |   12.651 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^   | MX2X6M     | 0.264 | 0.268 |   0.329 |   12.920 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v   | CLKINVX40M | 0.101 | 0.119 |   0.449 |   13.039 | 
     | REF_SCAN_CLK__L2_I0          | A v -> Y ^   | CLKINVX40M | 0.203 | 0.150 |   0.599 |   13.189 | 
     | U0_RegFile/\regArr_reg[0][1] | CK ^ -> Q ^  | SDFFRQX2M  | 0.610 | 0.720 |   1.319 |   13.910 | 
     | U0_ALU/mult_49/U39           | A ^ -> Y v   | INVX2M     | 0.223 | 0.227 |   1.546 |   14.136 | 
     | U0_ALU/mult_49/U107          | B v -> Y ^   | NOR2X1M    | 0.243 | 0.208 |   1.754 |   14.344 | 
     | U0_ALU/mult_49/U5            | B ^ -> Y ^   | AND2X2M    | 0.080 | 0.168 |   1.922 |   14.513 | 
     | U0_ALU/mult_49/S2_2_2        | B ^ -> CO ^  | ADDFX2M    | 0.116 | 0.549 |   2.471 |   15.062 | 
     | U0_ALU/mult_49/S2_3_2        | B ^ -> CO ^  | ADDFX2M    | 0.116 | 0.558 |   3.029 |   15.620 | 
     | U0_ALU/mult_49/S2_4_2        | B ^ -> CO ^  | ADDFX2M    | 0.118 | 0.560 |   3.589 |   16.180 | 
     | U0_ALU/mult_49/S2_5_2        | B ^ -> CO ^  | ADDFX2M    | 0.120 | 0.562 |   4.151 |   16.742 | 
     | U0_ALU/mult_49/S2_6_2        | B ^ -> CO ^  | ADDFX2M    | 0.114 | 0.557 |   4.708 |   17.298 | 
     | U0_ALU/mult_49/S4_2          | B ^ -> S v   | ADDFX2M    | 0.160 | 0.596 |   5.304 |   17.894 | 
     | U0_ALU/mult_49/U11           | B v -> Y ^   | CLKXOR2X2M | 0.120 | 0.319 |   5.623 |   18.214 | 
     | U0_ALU/mult_49/FS_1/U3       | A ^ -> Y v   | NAND2X2M   | 0.073 | 0.076 |   5.700 |   18.290 | 
     | U0_ALU/mult_49/FS_1/U31      | A0 v -> Y v  | OA21X1M    | 0.136 | 0.384 |   6.084 |   18.675 | 
     | U0_ALU/mult_49/FS_1/U28      | A0N v -> Y v | AOI2BB1X1M | 0.111 | 0.273 |   6.357 |   18.948 | 
     | U0_ALU/mult_49/FS_1/U26      | A1 v -> Y v  | OA21X1M    | 0.141 | 0.410 |   6.768 |   19.358 | 
     | U0_ALU/mult_49/FS_1/U21      | A1 v -> Y ^  | OAI21BX1M  | 0.366 | 0.271 |   7.039 |   19.630 | 
     | U0_ALU/mult_49/FS_1/U20      | C ^ -> Y v   | XOR3XLM    | 0.148 | 0.247 |   7.287 |   19.877 | 
     | U0_ALU/U38                   | A0N v -> Y v | OAI2BB1X2M | 0.073 | 0.193 |   7.480 |   20.070 | 
     | U0_ALU/\ALU_OUT_reg[14]      | D v          | SDFFRQX2M  | 0.073 | 0.000 |   7.480 |   20.070 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                            |               |             |       |       |  Time   |   Time   | 
     |----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                            | REF_CLK ^     |             | 0.000 |       |   0.000 |  -12.590 | 
     | REF_CLK__L1_I0             | A ^ -> Y v    | CLKINVX40M  | 0.036 | 0.032 |   0.032 |  -12.558 | 
     | REF_CLK__L2_I0             | A v -> Y ^    | CLKINVX40M  | 0.019 | 0.029 |   0.061 |  -12.529 | 
     | U0_mux2X1/U1               | A ^ -> Y ^    | MX2X6M      | 0.264 | 0.268 |   0.329 |  -12.261 | 
     | U0_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.257 | 0.303 |   0.632 |  -11.959 | 
     | U0_CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.635 |  -11.956 | 
     | U0_ALU/\ALU_OUT_reg[14]    | CK ^          | SDFFRQX2M   | 0.257 | 0.003 |   0.635 |  -11.956 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[13] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[13] /D      (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\regArr_reg[0][1] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.635
- Setup                         0.364
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.071
- Arrival Time                  7.106
= Slack Time                   12.964
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |              |            |       |       |  Time   |   Time   | 
     |------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^    |            | 0.000 |       |   0.000 |   12.964 | 
     | REF_CLK__L1_I0               | A ^ -> Y v   | CLKINVX40M | 0.036 | 0.032 |   0.032 |   12.997 | 
     | REF_CLK__L2_I0               | A v -> Y ^   | CLKINVX40M | 0.019 | 0.029 |   0.061 |   13.025 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^   | MX2X6M     | 0.264 | 0.268 |   0.329 |   13.294 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v   | CLKINVX40M | 0.101 | 0.119 |   0.449 |   13.413 | 
     | REF_SCAN_CLK__L2_I0          | A v -> Y ^   | CLKINVX40M | 0.203 | 0.150 |   0.599 |   13.563 | 
     | U0_RegFile/\regArr_reg[0][1] | CK ^ -> Q ^  | SDFFRQX2M  | 0.610 | 0.720 |   1.319 |   14.283 | 
     | U0_ALU/mult_49/U39           | A ^ -> Y v   | INVX2M     | 0.223 | 0.227 |   1.546 |   14.510 | 
     | U0_ALU/mult_49/U107          | B v -> Y ^   | NOR2X1M    | 0.243 | 0.208 |   1.754 |   14.718 | 
     | U0_ALU/mult_49/U5            | B ^ -> Y ^   | AND2X2M    | 0.080 | 0.168 |   1.922 |   14.887 | 
     | U0_ALU/mult_49/S2_2_2        | B ^ -> CO ^  | ADDFX2M    | 0.116 | 0.549 |   2.471 |   15.436 | 
     | U0_ALU/mult_49/S2_3_2        | B ^ -> CO ^  | ADDFX2M    | 0.116 | 0.558 |   3.029 |   15.994 | 
     | U0_ALU/mult_49/S2_4_2        | B ^ -> CO ^  | ADDFX2M    | 0.118 | 0.560 |   3.589 |   16.554 | 
     | U0_ALU/mult_49/S2_5_2        | B ^ -> CO ^  | ADDFX2M    | 0.120 | 0.562 |   4.151 |   17.116 | 
     | U0_ALU/mult_49/S2_6_2        | B ^ -> CO ^  | ADDFX2M    | 0.114 | 0.557 |   4.708 |   17.672 | 
     | U0_ALU/mult_49/S4_2          | B ^ -> S v   | ADDFX2M    | 0.160 | 0.596 |   5.304 |   18.268 | 
     | U0_ALU/mult_49/U11           | B v -> Y ^   | CLKXOR2X2M | 0.120 | 0.319 |   5.623 |   18.588 | 
     | U0_ALU/mult_49/FS_1/U3       | A ^ -> Y v   | NAND2X2M   | 0.073 | 0.076 |   5.700 |   18.664 | 
     | U0_ALU/mult_49/FS_1/U31      | A0 v -> Y v  | OA21X1M    | 0.136 | 0.384 |   6.084 |   19.048 | 
     | U0_ALU/mult_49/FS_1/U28      | A0N v -> Y v | AOI2BB1X1M | 0.111 | 0.273 |   6.357 |   19.322 | 
     | U0_ALU/mult_49/FS_1/U26      | A1 v -> Y v  | OA21X1M    | 0.141 | 0.410 |   6.768 |   19.732 | 
     | U0_ALU/mult_49/FS_1/U22      | A v -> Y v   | XNOR2X1M   | 0.116 | 0.156 |   6.924 |   19.888 | 
     | U0_ALU/U37                   | A0N v -> Y v | OAI2BB1X2M | 0.072 | 0.182 |   7.106 |   20.071 | 
     | U0_ALU/\ALU_OUT_reg[13]      | D v          | SDFFRQX2M  | 0.072 | 0.000 |   7.106 |   20.071 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                            |               |             |       |       |  Time   |   Time   | 
     |----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                            | REF_CLK ^     |             | 0.000 |       |   0.000 |  -12.964 | 
     | REF_CLK__L1_I0             | A ^ -> Y v    | CLKINVX40M  | 0.036 | 0.032 |   0.032 |  -12.932 | 
     | REF_CLK__L2_I0             | A v -> Y ^    | CLKINVX40M  | 0.019 | 0.029 |   0.061 |  -12.903 | 
     | U0_mux2X1/U1               | A ^ -> Y ^    | MX2X6M      | 0.264 | 0.268 |   0.329 |  -12.635 | 
     | U0_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.257 | 0.303 |   0.632 |  -12.333 | 
     | U0_CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.635 |  -12.329 | 
     | U0_ALU/\ALU_OUT_reg[13]    | CK ^          | SDFFRQX2M   | 0.257 | 0.003 |   0.635 |  -12.329 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[4] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[4] /D       (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\regArr_reg[1][5] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.636
- Setup                         0.388
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.048
- Arrival Time                  7.082
= Slack Time                   12.966
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                         |              |            |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                         | REF_CLK ^    |            | 0.000 |       |   0.000 |   12.966 | 
     | REF_CLK__L1_I0                          | A ^ -> Y v   | CLKINVX40M | 0.036 | 0.032 |   0.032 |   12.998 | 
     | REF_CLK__L2_I0                          | A v -> Y ^   | CLKINVX40M | 0.019 | 0.029 |   0.061 |   13.027 | 
     | U0_mux2X1/U1                            | A ^ -> Y ^   | MX2X6M     | 0.264 | 0.268 |   0.329 |   13.295 | 
     | REF_SCAN_CLK__L1_I0                     | A ^ -> Y v   | CLKINVX40M | 0.101 | 0.119 |   0.449 |   13.415 | 
     | REF_SCAN_CLK__L2_I0                     | A v -> Y ^   | CLKINVX40M | 0.203 | 0.150 |   0.599 |   13.565 | 
     | U0_RegFile/\regArr_reg[1][5]            | CK ^ -> Q ^  | SDFFRQX2M  | 0.475 | 0.647 |   1.246 |   14.212 | 
     | U0_ALU/div_52/U32                       | A ^ -> Y v   | INVX2M     | 0.171 | 0.173 |   1.418 |   14.384 | 
     | U0_ALU/div_52/U67                       | C v -> Y v   | AND3X1M    | 0.108 | 0.299 |   1.717 |   14.683 | 
     | U0_ALU/div_52/U65                       | A v -> Y v   | AND2X1M    | 0.107 | 0.210 |   1.927 |   14.893 | 
     | U0_ALU/div_52/U62                       | B v -> Y v   | AND4X1M    | 0.213 | 0.352 |   2.279 |   15.245 | 
     | U0_ALU/div_52/U40                       | S0 v -> Y ^  | CLKMX2X2M  | 0.115 | 0.263 |   2.542 |   15.508 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_6_1 | A ^ -> CO ^  | ADDFX2M    | 0.116 | 0.482 |   3.024 |   15.990 | 
     | U0_ALU/div_52/U63                       | C ^ -> Y ^   | AND3X1M    | 0.306 | 0.341 |   3.365 |   16.331 | 
     | U0_ALU/div_52/U46                       | S0 ^ -> Y v  | CLKMX2X2M  | 0.130 | 0.291 |   3.656 |   16.622 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_5_1 | A v -> CO v  | ADDFX2M    | 0.129 | 0.467 |   4.123 |   17.089 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_5_2 | CI v -> CO v | ADDFX2M    | 0.114 | 0.313 |   4.436 |   17.402 | 
     | U0_ALU/div_52/U64                       | A v -> Y v   | AND2X1M    | 0.222 | 0.293 |   4.729 |   17.695 | 
     | U0_ALU/div_52/U51                       | S0 v -> Y v  | CLKMX2X2M  | 0.136 | 0.260 |   4.988 |   17.954 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_4_1 | A v -> CO v  | ADDFX2M    | 0.129 | 0.468 |   5.456 |   18.422 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_4_2 | CI v -> CO v | ADDFX2M    | 0.130 | 0.338 |   5.794 |   18.760 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_4_3 | CI v -> CO v | ADDFX2M    | 0.115 | 0.314 |   6.108 |   19.074 | 
     | U0_ALU/div_52/U66                       | A v -> Y v   | AND2X1M    | 0.239 | 0.304 |   6.412 |   19.378 | 
     | U0_ALU/U72                              | C0 v -> Y ^  | AOI222X1M  | 0.542 | 0.477 |   6.889 |   19.855 | 
     | U0_ALU/U69                              | A1 ^ -> Y v  | AOI31X2M   | 0.189 | 0.193 |   7.082 |   20.048 | 
     | U0_ALU/\ALU_OUT_reg[4]                  | D v          | SDFFRQX2M  | 0.189 | 0.000 |   7.082 |   20.048 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                            |               |             |       |       |  Time   |   Time   | 
     |----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                            | REF_CLK ^     |             | 0.000 |       |   0.000 |  -12.966 | 
     | REF_CLK__L1_I0             | A ^ -> Y v    | CLKINVX40M  | 0.036 | 0.032 |   0.032 |  -12.934 | 
     | REF_CLK__L2_I0             | A v -> Y ^    | CLKINVX40M  | 0.019 | 0.029 |   0.061 |  -12.905 | 
     | U0_mux2X1/U1               | A ^ -> Y ^    | MX2X6M      | 0.264 | 0.268 |   0.329 |  -12.637 | 
     | U0_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.257 | 0.303 |   0.632 |  -12.334 | 
     | U0_CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.636 |  -12.330 | 
     | U0_ALU/\ALU_OUT_reg[4]     | CK ^          | SDFFRQX2M   | 0.257 | 0.004 |   0.636 |  -12.330 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[12] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[12] /D      (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\regArr_reg[0][1] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.635
- Setup                         0.365
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.071
- Arrival Time                  6.759
= Slack Time                   13.312
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |              |            |       |       |  Time   |   Time   | 
     |------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^    |            | 0.000 |       |   0.000 |   13.312 | 
     | REF_CLK__L1_I0               | A ^ -> Y v   | CLKINVX40M | 0.036 | 0.032 |   0.032 |   13.345 | 
     | REF_CLK__L2_I0               | A v -> Y ^   | CLKINVX40M | 0.019 | 0.029 |   0.061 |   13.373 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^   | MX2X6M     | 0.264 | 0.268 |   0.329 |   13.642 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v   | CLKINVX40M | 0.101 | 0.119 |   0.449 |   13.761 | 
     | REF_SCAN_CLK__L2_I0          | A v -> Y ^   | CLKINVX40M | 0.203 | 0.150 |   0.599 |   13.911 | 
     | U0_RegFile/\regArr_reg[0][1] | CK ^ -> Q ^  | SDFFRQX2M  | 0.610 | 0.720 |   1.319 |   14.631 | 
     | U0_ALU/mult_49/U39           | A ^ -> Y v   | INVX2M     | 0.223 | 0.227 |   1.546 |   14.858 | 
     | U0_ALU/mult_49/U107          | B v -> Y ^   | NOR2X1M    | 0.243 | 0.208 |   1.754 |   15.066 | 
     | U0_ALU/mult_49/U5            | B ^ -> Y ^   | AND2X2M    | 0.080 | 0.168 |   1.922 |   15.234 | 
     | U0_ALU/mult_49/S2_2_2        | B ^ -> CO ^  | ADDFX2M    | 0.116 | 0.549 |   2.472 |   15.784 | 
     | U0_ALU/mult_49/S2_3_2        | B ^ -> CO ^  | ADDFX2M    | 0.116 | 0.558 |   3.029 |   16.342 | 
     | U0_ALU/mult_49/S2_4_2        | B ^ -> CO ^  | ADDFX2M    | 0.118 | 0.560 |   3.589 |   16.902 | 
     | U0_ALU/mult_49/S2_5_2        | B ^ -> CO ^  | ADDFX2M    | 0.120 | 0.562 |   4.151 |   17.463 | 
     | U0_ALU/mult_49/S2_6_2        | B ^ -> CO ^  | ADDFX2M    | 0.114 | 0.557 |   4.708 |   18.020 | 
     | U0_ALU/mult_49/S4_2          | B ^ -> S v   | ADDFX2M    | 0.160 | 0.596 |   5.304 |   18.616 | 
     | U0_ALU/mult_49/U11           | B v -> Y ^   | CLKXOR2X2M | 0.120 | 0.319 |   5.623 |   18.936 | 
     | U0_ALU/mult_49/FS_1/U3       | A ^ -> Y v   | NAND2X2M   | 0.073 | 0.076 |   5.700 |   19.012 | 
     | U0_ALU/mult_49/FS_1/U31      | A0 v -> Y v  | OA21X1M    | 0.136 | 0.384 |   6.084 |   19.396 | 
     | U0_ALU/mult_49/FS_1/U28      | A0N v -> Y v | AOI2BB1X1M | 0.111 | 0.273 |   6.357 |   19.670 | 
     | U0_ALU/mult_49/FS_1/U27      | B v -> Y v   | CLKXOR2X2M | 0.083 | 0.227 |   6.584 |   19.896 | 
     | U0_ALU/U36                   | A0N v -> Y v | OAI2BB1X2M | 0.074 | 0.175 |   6.759 |   20.071 | 
     | U0_ALU/\ALU_OUT_reg[12]      | D v          | SDFFRQX2M  | 0.074 | 0.000 |   6.759 |   20.071 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                            |               |             |       |       |  Time   |   Time   | 
     |----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                            | REF_CLK ^     |             | 0.000 |       |   0.000 |  -13.312 | 
     | REF_CLK__L1_I0             | A ^ -> Y v    | CLKINVX40M  | 0.036 | 0.032 |   0.032 |  -13.280 | 
     | REF_CLK__L2_I0             | A v -> Y ^    | CLKINVX40M  | 0.019 | 0.029 |   0.061 |  -13.251 | 
     | U0_mux2X1/U1               | A ^ -> Y ^    | MX2X6M      | 0.264 | 0.268 |   0.329 |  -12.983 | 
     | U0_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.257 | 0.303 |   0.632 |  -12.680 | 
     | U0_CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.635 |  -12.677 | 
     | U0_ALU/\ALU_OUT_reg[12]    | CK ^          | SDFFRQX2M   | 0.257 | 0.004 |   0.635 |  -12.677 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[11] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[11] /D      (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\regArr_reg[0][1] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.635
- Setup                         0.364
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.071
- Arrival Time                  6.417
= Slack Time                   13.654
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |              |            |       |       |  Time   |   Time   | 
     |------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^    |            | 0.000 |       |   0.000 |   13.654 | 
     | REF_CLK__L1_I0               | A ^ -> Y v   | CLKINVX40M | 0.036 | 0.032 |   0.032 |   13.686 | 
     | REF_CLK__L2_I0               | A v -> Y ^   | CLKINVX40M | 0.019 | 0.029 |   0.061 |   13.715 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^   | MX2X6M     | 0.264 | 0.268 |   0.329 |   13.983 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v   | CLKINVX40M | 0.101 | 0.119 |   0.449 |   14.103 | 
     | REF_SCAN_CLK__L2_I0          | A v -> Y ^   | CLKINVX40M | 0.203 | 0.150 |   0.599 |   14.253 | 
     | U0_RegFile/\regArr_reg[0][1] | CK ^ -> Q ^  | SDFFRQX2M  | 0.610 | 0.720 |   1.319 |   14.973 | 
     | U0_ALU/mult_49/U39           | A ^ -> Y v   | INVX2M     | 0.223 | 0.227 |   1.546 |   15.200 | 
     | U0_ALU/mult_49/U107          | B v -> Y ^   | NOR2X1M    | 0.243 | 0.208 |   1.754 |   15.408 | 
     | U0_ALU/mult_49/U5            | B ^ -> Y ^   | AND2X2M    | 0.080 | 0.168 |   1.922 |   15.576 | 
     | U0_ALU/mult_49/S2_2_2        | B ^ -> CO ^  | ADDFX2M    | 0.116 | 0.549 |   2.472 |   16.126 | 
     | U0_ALU/mult_49/S2_3_2        | B ^ -> CO ^  | ADDFX2M    | 0.116 | 0.558 |   3.029 |   16.683 | 
     | U0_ALU/mult_49/S2_4_2        | B ^ -> CO ^  | ADDFX2M    | 0.118 | 0.560 |   3.589 |   17.243 | 
     | U0_ALU/mult_49/S2_5_2        | B ^ -> CO ^  | ADDFX2M    | 0.120 | 0.562 |   4.151 |   17.805 | 
     | U0_ALU/mult_49/S2_6_2        | B ^ -> CO ^  | ADDFX2M    | 0.114 | 0.557 |   4.708 |   18.362 | 
     | U0_ALU/mult_49/S4_2          | B ^ -> S v   | ADDFX2M    | 0.160 | 0.596 |   5.304 |   18.958 | 
     | U0_ALU/mult_49/U11           | B v -> Y ^   | CLKXOR2X2M | 0.120 | 0.319 |   5.623 |   19.278 | 
     | U0_ALU/mult_49/FS_1/U3       | A ^ -> Y v   | NAND2X2M   | 0.073 | 0.076 |   5.700 |   19.354 | 
     | U0_ALU/mult_49/FS_1/U31      | A0 v -> Y v  | OA21X1M    | 0.136 | 0.384 |   6.084 |   19.738 | 
     | U0_ALU/mult_49/FS_1/U15      | A v -> Y v   | XNOR2X1M   | 0.112 | 0.152 |   6.236 |   19.890 | 
     | U0_ALU/U35                   | A0N v -> Y v | OAI2BB1X2M | 0.071 | 0.181 |   6.417 |   20.071 | 
     | U0_ALU/\ALU_OUT_reg[11]      | D v          | SDFFRQX2M  | 0.071 | 0.000 |   6.417 |   20.071 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                            |               |             |       |       |  Time   |   Time   | 
     |----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                            | REF_CLK ^     |             | 0.000 |       |   0.000 |  -13.654 | 
     | REF_CLK__L1_I0             | A ^ -> Y v    | CLKINVX40M  | 0.036 | 0.032 |   0.032 |  -13.622 | 
     | REF_CLK__L2_I0             | A v -> Y ^    | CLKINVX40M  | 0.019 | 0.029 |   0.061 |  -13.593 | 
     | U0_mux2X1/U1               | A ^ -> Y ^    | MX2X6M      | 0.264 | 0.268 |   0.329 |  -13.325 | 
     | U0_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.257 | 0.303 |   0.632 |  -13.022 | 
     | U0_CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.635 |  -13.019 | 
     | U0_ALU/\ALU_OUT_reg[11]    | CK ^          | SDFFRQX2M   | 0.257 | 0.004 |   0.635 |  -13.019 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[10] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[10] /D      (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\regArr_reg[0][1] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.636
- Setup                         0.364
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.072
- Arrival Time                  6.248
= Slack Time                   13.824
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |              |            |       |       |  Time   |   Time   | 
     |------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^    |            | 0.000 |       |   0.000 |   13.824 | 
     | REF_CLK__L1_I0               | A ^ -> Y v   | CLKINVX40M | 0.036 | 0.032 |   0.032 |   13.857 | 
     | REF_CLK__L2_I0               | A v -> Y ^   | CLKINVX40M | 0.019 | 0.029 |   0.061 |   13.885 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^   | MX2X6M     | 0.264 | 0.268 |   0.329 |   14.154 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v   | CLKINVX40M | 0.101 | 0.119 |   0.449 |   14.273 | 
     | REF_SCAN_CLK__L2_I0          | A v -> Y ^   | CLKINVX40M | 0.203 | 0.150 |   0.599 |   14.423 | 
     | U0_RegFile/\regArr_reg[0][1] | CK ^ -> Q ^  | SDFFRQX2M  | 0.610 | 0.720 |   1.319 |   15.143 | 
     | U0_ALU/mult_49/U39           | A ^ -> Y v   | INVX2M     | 0.223 | 0.227 |   1.546 |   15.370 | 
     | U0_ALU/mult_49/U106          | B v -> Y ^   | NOR2X1M    | 0.246 | 0.210 |   1.756 |   15.580 | 
     | U0_ALU/mult_49/U4            | B ^ -> Y ^   | AND2X2M    | 0.077 | 0.166 |   1.922 |   15.746 | 
     | U0_ALU/mult_49/S2_2_3        | B ^ -> CO ^  | ADDFX2M    | 0.112 | 0.545 |   2.466 |   16.291 | 
     | U0_ALU/mult_49/S2_3_3        | B ^ -> CO ^  | ADDFX2M    | 0.117 | 0.557 |   3.024 |   16.848 | 
     | U0_ALU/mult_49/S2_4_3        | B ^ -> CO ^  | ADDFX2M    | 0.118 | 0.560 |   3.584 |   17.408 | 
     | U0_ALU/mult_49/S2_5_3        | B ^ -> CO ^  | ADDFX2M    | 0.119 | 0.561 |   4.144 |   17.968 | 
     | U0_ALU/mult_49/S2_6_3        | B ^ -> CO ^  | ADDFX2M    | 0.122 | 0.563 |   4.707 |   18.532 | 
     | U0_ALU/mult_49/S4_3          | B ^ -> S v   | ADDFX2M    | 0.155 | 0.591 |   5.298 |   19.123 | 
     | U0_ALU/mult_49/U14           | B v -> Y v   | CLKXOR2X2M | 0.118 | 0.269 |   5.568 |   19.392 | 
     | U0_ALU/mult_49/FS_1/U33      | B v -> Y ^   | NOR2X1M    | 0.168 | 0.145 |   5.713 |   19.537 | 
     | U0_ALU/mult_49/FS_1/U18      | AN ^ -> Y ^  | NAND2BX1M  | 0.110 | 0.156 |   5.869 |   19.693 | 
     | U0_ALU/mult_49/FS_1/U17      | A ^ -> Y v   | CLKXOR2X2M | 0.083 | 0.208 |   6.076 |   19.901 | 
     | U0_ALU/U34                   | A0N v -> Y v | OAI2BB1X2M | 0.070 | 0.171 |   6.248 |   20.072 | 
     | U0_ALU/\ALU_OUT_reg[10]      | D v          | SDFFRQX2M  | 0.070 | 0.000 |   6.248 |   20.072 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                            |               |             |       |       |  Time   |   Time   | 
     |----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                            | REF_CLK ^     |             | 0.000 |       |   0.000 |  -13.824 | 
     | REF_CLK__L1_I0             | A ^ -> Y v    | CLKINVX40M  | 0.036 | 0.032 |   0.032 |  -13.792 | 
     | REF_CLK__L2_I0             | A v -> Y ^    | CLKINVX40M  | 0.019 | 0.029 |   0.061 |  -13.763 | 
     | U0_mux2X1/U1               | A ^ -> Y ^    | MX2X6M      | 0.264 | 0.268 |   0.329 |  -13.495 | 
     | U0_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.257 | 0.303 |   0.632 |  -13.192 | 
     | U0_CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.636 |  -13.188 | 
     | U0_ALU/\ALU_OUT_reg[10]    | CK ^          | SDFFRQX2M   | 0.257 | 0.004 |   0.636 |  -13.188 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[8] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[8] /D       (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\regArr_reg[0][1] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.636
- Setup                         0.374
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.062
- Arrival Time                  5.910
= Slack Time                   14.152
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^   |            | 0.000 |       |   0.000 |   14.152 | 
     | REF_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.032 |   0.032 |   14.184 | 
     | REF_CLK__L2_I0               | A v -> Y ^  | CLKINVX40M | 0.019 | 0.029 |   0.061 |   14.213 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^  | MX2X6M     | 0.264 | 0.268 |   0.329 |   14.481 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v  | CLKINVX40M | 0.101 | 0.119 |   0.449 |   14.600 | 
     | REF_SCAN_CLK__L2_I0          | A v -> Y ^  | CLKINVX40M | 0.203 | 0.150 |   0.599 |   14.751 | 
     | U0_RegFile/\regArr_reg[0][1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.610 | 0.720 |   1.319 |   15.471 | 
     | U0_ALU/mult_49/U39           | A ^ -> Y v  | INVX2M     | 0.223 | 0.227 |   1.546 |   15.698 | 
     | U0_ALU/mult_49/U108          | B v -> Y ^  | NOR2X1M    | 0.244 | 0.209 |   1.755 |   15.907 | 
     | U0_ALU/mult_49/U6            | B ^ -> Y ^  | AND2X2M    | 0.081 | 0.169 |   1.924 |   16.076 | 
     | U0_ALU/mult_49/S2_2_1        | B ^ -> CO ^ | ADDFX2M    | 0.118 | 0.551 |   2.475 |   16.627 | 
     | U0_ALU/mult_49/S2_3_1        | B ^ -> CO ^ | ADDFX2M    | 0.122 | 0.563 |   3.038 |   17.190 | 
     | U0_ALU/mult_49/S2_4_1        | B ^ -> CO ^ | ADDFX2M    | 0.117 | 0.560 |   3.599 |   17.750 | 
     | U0_ALU/mult_49/S2_5_1        | B ^ -> CO ^ | ADDFX2M    | 0.116 | 0.558 |   4.157 |   18.309 | 
     | U0_ALU/mult_49/S2_6_1        | B ^ -> CO ^ | ADDFX2M    | 0.117 | 0.559 |   4.716 |   18.868 | 
     | U0_ALU/mult_49/S4_1          | B ^ -> S v  | ADDFX2M    | 0.160 | 0.596 |   5.312 |   19.464 | 
     | U0_ALU/mult_49/U24           | A v -> Y ^  | INVX2M     | 0.078 | 0.084 |   5.397 |   19.548 | 
     | U0_ALU/mult_49/U23           | B ^ -> Y v  | XNOR2X2M   | 0.109 | 0.097 |   5.493 |   19.645 | 
     | U0_ALU/mult_49/FS_1/U7       | A v -> Y ^  | INVX2M     | 0.072 | 0.076 |   5.569 |   19.721 | 
     | U0_ALU/mult_49/FS_1/U8       | A ^ -> Y v  | INVX2M     | 0.031 | 0.038 |   5.608 |   19.759 | 
     | U0_ALU/U97                   | B0 v -> Y ^ | AOI2BB2XLM | 0.286 | 0.196 |   5.803 |   19.955 | 
     | U0_ALU/U95                   | A1 ^ -> Y v | AOI21X2M   | 0.121 | 0.107 |   5.910 |   20.062 | 
     | U0_ALU/\ALU_OUT_reg[8]       | D v         | SDFFRQX2M  | 0.121 | 0.000 |   5.910 |   20.062 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                            |               |             |       |       |  Time   |   Time   | 
     |----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                            | REF_CLK ^     |             | 0.000 |       |   0.000 |  -14.152 | 
     | REF_CLK__L1_I0             | A ^ -> Y v    | CLKINVX40M  | 0.036 | 0.032 |   0.032 |  -14.119 | 
     | REF_CLK__L2_I0             | A v -> Y ^    | CLKINVX40M  | 0.019 | 0.029 |   0.061 |  -14.091 | 
     | U0_mux2X1/U1               | A ^ -> Y ^    | MX2X6M      | 0.264 | 0.268 |   0.329 |  -13.822 | 
     | U0_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.257 | 0.303 |   0.632 |  -13.520 | 
     | U0_CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.636 |  -13.516 | 
     | U0_ALU/\ALU_OUT_reg[8]     | CK ^          | SDFFRQX2M   | 0.257 | 0.004 |   0.636 |  -13.516 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[9] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[9] /D       (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\regArr_reg[0][1] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.635
- Setup                         0.365
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.070
- Arrival Time                  5.910
= Slack Time                   14.161
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |              |            |       |       |  Time   |   Time   | 
     |------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^    |            | 0.000 |       |   0.000 |   14.161 | 
     | REF_CLK__L1_I0               | A ^ -> Y v   | CLKINVX40M | 0.036 | 0.032 |   0.032 |   14.193 | 
     | REF_CLK__L2_I0               | A v -> Y ^   | CLKINVX40M | 0.019 | 0.029 |   0.061 |   14.222 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^   | MX2X6M     | 0.264 | 0.268 |   0.329 |   14.490 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v   | CLKINVX40M | 0.101 | 0.119 |   0.449 |   14.609 | 
     | REF_SCAN_CLK__L2_I0          | A v -> Y ^   | CLKINVX40M | 0.203 | 0.150 |   0.599 |   14.760 | 
     | U0_RegFile/\regArr_reg[0][1] | CK ^ -> Q ^  | SDFFRQX2M  | 0.610 | 0.720 |   1.319 |   15.480 | 
     | U0_ALU/mult_49/U39           | A ^ -> Y v   | INVX2M     | 0.223 | 0.227 |   1.546 |   15.706 | 
     | U0_ALU/mult_49/U107          | B v -> Y ^   | NOR2X1M    | 0.243 | 0.208 |   1.754 |   15.915 | 
     | U0_ALU/mult_49/U5            | B ^ -> Y ^   | AND2X2M    | 0.080 | 0.168 |   1.922 |   16.083 | 
     | U0_ALU/mult_49/S2_2_2        | B ^ -> CO ^  | ADDFX2M    | 0.116 | 0.549 |   2.472 |   16.632 | 
     | U0_ALU/mult_49/S2_3_2        | B ^ -> CO ^  | ADDFX2M    | 0.116 | 0.558 |   3.029 |   17.190 | 
     | U0_ALU/mult_49/S2_4_2        | B ^ -> CO ^  | ADDFX2M    | 0.118 | 0.560 |   3.589 |   17.750 | 
     | U0_ALU/mult_49/S2_5_2        | B ^ -> CO ^  | ADDFX2M    | 0.120 | 0.562 |   4.151 |   18.312 | 
     | U0_ALU/mult_49/S2_6_2        | B ^ -> CO ^  | ADDFX2M    | 0.114 | 0.557 |   4.708 |   18.868 | 
     | U0_ALU/mult_49/S4_2          | B ^ -> S v   | ADDFX2M    | 0.160 | 0.596 |   5.304 |   19.465 | 
     | U0_ALU/mult_49/U11           | B v -> Y v   | CLKXOR2X2M | 0.134 | 0.284 |   5.588 |   19.749 | 
     | U0_ALU/mult_49/FS_1/U4       | A v -> Y v   | XNOR2X2M   | 0.105 | 0.139 |   5.727 |   19.888 | 
     | U0_ALU/U33                   | A0N v -> Y v | OAI2BB1X2M | 0.076 | 0.183 |   5.910 |   20.070 | 
     | U0_ALU/\ALU_OUT_reg[9]       | D v          | SDFFRQX2M  | 0.076 | 0.000 |   5.910 |   20.070 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                            |               |             |       |       |  Time   |   Time   | 
     |----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                            | REF_CLK ^     |             | 0.000 |       |   0.000 |  -14.161 | 
     | REF_CLK__L1_I0             | A ^ -> Y v    | CLKINVX40M  | 0.036 | 0.032 |   0.032 |  -14.128 | 
     | REF_CLK__L2_I0             | A v -> Y ^    | CLKINVX40M  | 0.019 | 0.029 |   0.061 |  -14.100 | 
     | U0_mux2X1/U1               | A ^ -> Y ^    | MX2X6M      | 0.264 | 0.268 |   0.329 |  -13.831 | 
     | U0_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.257 | 0.303 |   0.632 |  -13.529 | 
     | U0_CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.635 |  -13.525 | 
     | U0_ALU/\ALU_OUT_reg[9]     | CK ^          | SDFFRQX2M   | 0.257 | 0.004 |   0.635 |  -13.525 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[7] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[7] /D       (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\regArr_reg[0][1] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.636
- Setup                         0.381
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.055
- Arrival Time                  5.819
= Slack Time                   14.236
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^   |            | 0.000 |       |   0.000 |   14.236 | 
     | REF_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.032 |   0.032 |   14.268 | 
     | REF_CLK__L2_I0               | A v -> Y ^  | CLKINVX40M | 0.019 | 0.029 |   0.061 |   14.297 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^  | MX2X6M     | 0.264 | 0.268 |   0.329 |   14.565 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v  | CLKINVX40M | 0.101 | 0.119 |   0.449 |   14.684 | 
     | REF_SCAN_CLK__L2_I0          | A v -> Y ^  | CLKINVX40M | 0.203 | 0.150 |   0.599 |   14.835 | 
     | U0_RegFile/\regArr_reg[0][1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.610 | 0.720 |   1.319 |   15.555 | 
     | U0_ALU/mult_49/U39           | A ^ -> Y v  | INVX2M     | 0.223 | 0.227 |   1.546 |   15.781 | 
     | U0_ALU/mult_49/U109          | B v -> Y ^  | NOR2X1M    | 0.274 | 0.226 |   1.771 |   16.007 | 
     | U0_ALU/mult_49/U8            | B ^ -> Y ^  | AND2X2M    | 0.085 | 0.175 |   1.946 |   16.182 | 
     | U0_ALU/mult_49/S1_2_0        | B ^ -> CO ^ | ADDFX2M    | 0.121 | 0.554 |   2.501 |   16.736 | 
     | U0_ALU/mult_49/S1_3_0        | B ^ -> CO ^ | ADDFX2M    | 0.121 | 0.563 |   3.064 |   17.299 | 
     | U0_ALU/mult_49/S1_4_0        | B ^ -> CO ^ | ADDFX2M    | 0.116 | 0.559 |   3.622 |   17.858 | 
     | U0_ALU/mult_49/S1_5_0        | B ^ -> CO ^ | ADDFX2M    | 0.121 | 0.562 |   4.185 |   18.420 | 
     | U0_ALU/mult_49/S1_6_0        | B ^ -> CO ^ | ADDFX2M    | 0.119 | 0.562 |   4.747 |   18.982 | 
     | U0_ALU/mult_49/S4_0          | B ^ -> S v  | ADDFX2M    | 0.143 | 0.573 |   5.320 |   19.555 | 
     | U0_ALU/mult_49/FS_1/U14      | A v -> Y v  | BUFX2M     | 0.055 | 0.159 |   5.479 |   19.715 | 
     | U0_ALU/U82                   | B0 v -> Y ^ | AOI22X1M   | 0.259 | 0.205 |   5.684 |   19.919 | 
     | U0_ALU/U81                   | A1 ^ -> Y v | AOI31X2M   | 0.154 | 0.135 |   5.819 |   20.055 | 
     | U0_ALU/\ALU_OUT_reg[7]       | D v         | SDFFRQX2M  | 0.154 | 0.000 |   5.819 |   20.055 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                            |               |             |       |       |  Time   |   Time   | 
     |----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                            | REF_CLK ^     |             | 0.000 |       |   0.000 |  -14.236 | 
     | REF_CLK__L1_I0             | A ^ -> Y v    | CLKINVX40M  | 0.036 | 0.032 |   0.032 |  -14.203 | 
     | REF_CLK__L2_I0             | A v -> Y ^    | CLKINVX40M  | 0.019 | 0.029 |   0.061 |  -14.175 | 
     | U0_mux2X1/U1               | A ^ -> Y ^    | MX2X6M      | 0.264 | 0.268 |   0.329 |  -13.906 | 
     | U0_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.257 | 0.303 |   0.632 |  -13.604 | 
     | U0_CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.636 |  -13.600 | 
     | U0_ALU/\ALU_OUT_reg[7]     | CK ^          | SDFFRQX2M   | 0.257 | 0.004 |   0.636 |  -13.600 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[5] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[5] /D       (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\regArr_reg[1][5] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.636
- Setup                         0.385
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.051
- Arrival Time                  5.354
= Slack Time                   14.698
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                         |              |            |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                         | REF_CLK ^    |            | 0.000 |       |   0.000 |   14.698 | 
     | REF_CLK__L1_I0                          | A ^ -> Y v   | CLKINVX40M | 0.036 | 0.032 |   0.032 |   14.730 | 
     | REF_CLK__L2_I0                          | A v -> Y ^   | CLKINVX40M | 0.019 | 0.029 |   0.061 |   14.759 | 
     | U0_mux2X1/U1                            | A ^ -> Y ^   | MX2X6M     | 0.264 | 0.268 |   0.329 |   15.027 | 
     | REF_SCAN_CLK__L1_I0                     | A ^ -> Y v   | CLKINVX40M | 0.101 | 0.119 |   0.449 |   15.146 | 
     | REF_SCAN_CLK__L2_I0                     | A v -> Y ^   | CLKINVX40M | 0.203 | 0.150 |   0.599 |   15.297 | 
     | U0_RegFile/\regArr_reg[1][5]            | CK ^ -> Q ^  | SDFFRQX2M  | 0.475 | 0.647 |   1.246 |   15.943 | 
     | U0_ALU/div_52/U32                       | A ^ -> Y v   | INVX2M     | 0.171 | 0.173 |   1.418 |   16.116 | 
     | U0_ALU/div_52/U67                       | C v -> Y v   | AND3X1M    | 0.108 | 0.299 |   1.717 |   16.415 | 
     | U0_ALU/div_52/U65                       | A v -> Y v   | AND2X1M    | 0.107 | 0.210 |   1.927 |   16.624 | 
     | U0_ALU/div_52/U62                       | B v -> Y v   | AND4X1M    | 0.213 | 0.352 |   2.279 |   16.977 | 
     | U0_ALU/div_52/U40                       | S0 v -> Y ^  | CLKMX2X2M  | 0.115 | 0.263 |   2.542 |   17.239 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_6_1 | A ^ -> CO ^  | ADDFX2M    | 0.116 | 0.482 |   3.024 |   17.721 | 
     | U0_ALU/div_52/U63                       | C ^ -> Y ^   | AND3X1M    | 0.306 | 0.341 |   3.364 |   18.062 | 
     | U0_ALU/div_52/U46                       | S0 ^ -> Y v  | CLKMX2X2M  | 0.130 | 0.291 |   3.656 |   18.353 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_5_1 | A v -> CO v  | ADDFX2M    | 0.129 | 0.467 |   4.123 |   18.820 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_5_2 | CI v -> CO v | ADDFX2M    | 0.114 | 0.313 |   4.436 |   19.133 | 
     | U0_ALU/div_52/U64                       | A v -> Y v   | AND2X1M    | 0.222 | 0.293 |   4.728 |   19.426 | 
     | U0_ALU/U76                              | C0 v -> Y ^  | AOI222X1M  | 0.507 | 0.454 |   5.183 |   19.880 | 
     | U0_ALU/U73                              | A1 ^ -> Y v  | AOI31X2M   | 0.174 | 0.171 |   5.353 |   20.051 | 
     | U0_ALU/\ALU_OUT_reg[5]                  | D v          | SDFFRQX2M  | 0.174 | 0.000 |   5.354 |   20.051 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                            |               |             |       |       |  Time   |   Time   | 
     |----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                            | REF_CLK ^     |             | 0.000 |       |   0.000 |  -14.698 | 
     | REF_CLK__L1_I0             | A ^ -> Y v    | CLKINVX40M  | 0.036 | 0.032 |   0.032 |  -14.665 | 
     | REF_CLK__L2_I0             | A v -> Y ^    | CLKINVX40M  | 0.019 | 0.029 |   0.061 |  -14.637 | 
     | U0_mux2X1/U1               | A ^ -> Y ^    | MX2X6M      | 0.264 | 0.268 |   0.329 |  -14.368 | 
     | U0_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.257 | 0.303 |   0.632 |  -14.066 | 
     | U0_CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.636 |  -14.061 | 
     | U0_ALU/\ALU_OUT_reg[5]     | CK ^          | SDFFRQX2M   | 0.257 | 0.004 |   0.636 |  -14.061 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[6] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[6] /D       (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\regArr_reg[0][1] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.636
- Setup                         0.382
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.054
- Arrival Time                  5.330
= Slack Time                   14.724
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^   |            | 0.000 |       |   0.000 |   14.724 | 
     | REF_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.032 |   0.032 |   14.757 | 
     | REF_CLK__L2_I0               | A v -> Y ^  | CLKINVX40M | 0.019 | 0.029 |   0.061 |   14.785 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^  | MX2X6M     | 0.264 | 0.268 |   0.329 |   15.054 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v  | CLKINVX40M | 0.101 | 0.119 |   0.449 |   15.173 | 
     | REF_SCAN_CLK__L2_I0          | A v -> Y ^  | CLKINVX40M | 0.203 | 0.150 |   0.599 |   15.323 | 
     | U0_RegFile/\regArr_reg[0][1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.610 | 0.720 |   1.319 |   16.044 | 
     | U0_ALU/mult_49/U39           | A ^ -> Y v  | INVX2M     | 0.223 | 0.227 |   1.546 |   16.270 | 
     | U0_ALU/mult_49/U109          | B v -> Y ^  | NOR2X1M    | 0.274 | 0.226 |   1.771 |   16.496 | 
     | U0_ALU/mult_49/U8            | B ^ -> Y ^  | AND2X2M    | 0.085 | 0.175 |   1.946 |   16.671 | 
     | U0_ALU/mult_49/S1_2_0        | B ^ -> CO ^ | ADDFX2M    | 0.121 | 0.554 |   2.501 |   17.225 | 
     | U0_ALU/mult_49/S1_3_0        | B ^ -> CO ^ | ADDFX2M    | 0.121 | 0.563 |   3.064 |   17.788 | 
     | U0_ALU/mult_49/S1_4_0        | B ^ -> CO ^ | ADDFX2M    | 0.116 | 0.559 |   3.622 |   18.347 | 
     | U0_ALU/mult_49/S1_5_0        | B ^ -> CO ^ | ADDFX2M    | 0.121 | 0.562 |   4.185 |   18.909 | 
     | U0_ALU/mult_49/S1_6_0        | B ^ -> S v  | ADDFX2M    | 0.136 | 0.563 |   4.748 |   19.472 | 
     | U0_ALU/mult_49/FS_1/U13      | A v -> Y v  | BUFX2M     | 0.056 | 0.158 |   4.906 |   19.630 | 
     | U0_ALU/U80                   | A0 v -> Y ^ | AOI222X1M  | 0.495 | 0.261 |   5.167 |   19.891 | 
     | U0_ALU/U77                   | A1 ^ -> Y v | AOI31X2M   | 0.161 | 0.163 |   5.330 |   20.054 | 
     | U0_ALU/\ALU_OUT_reg[6]       | D v         | SDFFRQX2M  | 0.161 | 0.000 |   5.330 |   20.054 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                            |               |             |       |       |  Time   |   Time   | 
     |----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                            | REF_CLK ^     |             | 0.000 |       |   0.000 |  -14.724 | 
     | REF_CLK__L1_I0             | A ^ -> Y v    | CLKINVX40M  | 0.036 | 0.032 |   0.032 |  -14.692 | 
     | REF_CLK__L2_I0             | A v -> Y ^    | CLKINVX40M  | 0.019 | 0.029 |   0.061 |  -14.663 | 
     | U0_mux2X1/U1               | A ^ -> Y ^    | MX2X6M      | 0.264 | 0.268 |   0.329 |  -14.395 | 
     | U0_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.257 | 0.303 |   0.632 |  -14.093 | 
     | U0_CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.636 |  -14.088 | 
     | U0_ALU/\ALU_OUT_reg[6]     | CK ^          | SDFFRQX2M   | 0.257 | 0.005 |   0.636 |  -14.088 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin U0_RegFile/\RdData_reg[3] /CK 
Endpoint:   U0_RegFile/\RdData_reg[3] /D         (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.609
- Setup                         0.380
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.029
- Arrival Time                  4.778
= Slack Time                   15.252
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |   15.252 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.032 |   0.032 |   15.284 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.019 | 0.029 |   0.061 |   15.313 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.264 | 0.268 |   0.329 |   15.581 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.101 | 0.119 |   0.449 |   15.700 | 
     | REF_SCAN_CLK__L2_I1               | A v -> Y ^  | CLKINVX40M | 0.200 | 0.147 |   0.596 |   15.848 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.180 | 0.570 |   1.166 |   16.418 | 
     | U0_SYS_CTRL/U63                   | B v -> Y ^  | NOR2X2M    | 0.416 | 0.298 |   1.464 |   16.715 | 
     | U0_SYS_CTRL/U64                   | C ^ -> Y v  | NAND3X2M   | 0.211 | 0.202 |   1.666 |   16.917 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.293 | 0.227 |   1.893 |   17.144 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.109 | 0.113 |   2.006 |   17.258 | 
     | U0_SYS_CTRL/U68                   | B1 v -> Y ^ | OAI221X1M  | 0.400 | 0.275 |   2.281 |   17.533 | 
     | U5                                | A ^ -> Y ^  | BUFX2M     | 0.668 | 0.491 |   2.772 |   18.024 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.223 | 0.222 |   2.994 |   18.246 | 
     | U0_RegFile/U147                   | A v -> Y ^  | INVX4M     | 0.833 | 0.520 |   3.515 |   18.766 | 
     | U0_RegFile/U274                   | S0 ^ -> Y v | MX4X1M     | 0.202 | 0.550 |   4.065 |   19.316 | 
     | U0_RegFile/U272                   | B v -> Y v  | MX4X1M     | 0.135 | 0.382 |   4.446 |   19.698 | 
     | U0_RegFile/U271                   | A0 v -> Y v | AO22X1M    | 0.106 | 0.331 |   4.778 |   20.029 | 
     | U0_RegFile/\RdData_reg[3]         | D v         | SDFFRQX2M  | 0.106 | 0.000 |   4.778 |   20.029 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^  |            | 0.000 |       |   0.000 |  -15.252 | 
     | REF_CLK__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.036 | 0.032 |   0.032 |  -15.219 | 
     | REF_CLK__L2_I0            | A v -> Y ^ | CLKINVX40M | 0.019 | 0.029 |   0.061 |  -15.191 | 
     | U0_mux2X1/U1              | A ^ -> Y ^ | MX2X6M     | 0.264 | 0.268 |   0.329 |  -14.922 | 
     | REF_SCAN_CLK__L1_I0       | A ^ -> Y v | CLKINVX40M | 0.101 | 0.119 |   0.449 |  -14.803 | 
     | REF_SCAN_CLK__L2_I0       | A v -> Y ^ | CLKINVX40M | 0.203 | 0.150 |   0.599 |  -14.653 | 
     | U0_RegFile/\RdData_reg[3] | CK ^       | SDFFRQX2M  | 0.205 | 0.010 |   0.609 |  -14.642 | 
     +------------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin U0_RegFile/\RdData_reg[0] /CK 
Endpoint:   U0_RegFile/\RdData_reg[0] /D         (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.609
- Setup                         0.383
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.026
- Arrival Time                  4.757
= Slack Time                   15.269
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |   15.269 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.032 |   0.032 |   15.301 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.019 | 0.029 |   0.061 |   15.330 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.264 | 0.268 |   0.329 |   15.598 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.101 | 0.119 |   0.449 |   15.718 | 
     | REF_SCAN_CLK__L2_I1               | A v -> Y ^  | CLKINVX40M | 0.200 | 0.147 |   0.596 |   15.865 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.180 | 0.570 |   1.166 |   16.435 | 
     | U0_SYS_CTRL/U63                   | B v -> Y ^  | NOR2X2M    | 0.416 | 0.298 |   1.464 |   16.733 | 
     | U0_SYS_CTRL/U64                   | C ^ -> Y v  | NAND3X2M   | 0.211 | 0.202 |   1.666 |   16.934 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.293 | 0.227 |   1.893 |   17.162 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.109 | 0.113 |   2.006 |   17.275 | 
     | U0_SYS_CTRL/U68                   | B1 v -> Y ^ | OAI221X1M  | 0.400 | 0.275 |   2.281 |   17.550 | 
     | U5                                | A ^ -> Y ^  | BUFX2M     | 0.668 | 0.491 |   2.772 |   18.041 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.223 | 0.222 |   2.994 |   18.263 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.825 | 0.513 |   3.507 |   18.776 | 
     | U0_RegFile/U292                   | S0 ^ -> Y v | MX4X1M     | 0.166 | 0.524 |   4.031 |   19.300 | 
     | U0_RegFile/U260                   | C v -> Y v  | MX4X1M     | 0.139 | 0.378 |   4.409 |   19.678 | 
     | U0_RegFile/U259                   | A0 v -> Y v | AO22X1M    | 0.120 | 0.347 |   4.757 |   20.026 | 
     | U0_RegFile/\RdData_reg[0]         | D v         | SDFFRQX2M  | 0.120 | 0.000 |   4.757 |   20.026 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^  |            | 0.000 |       |   0.000 |  -15.269 | 
     | REF_CLK__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.036 | 0.032 |   0.032 |  -15.236 | 
     | REF_CLK__L2_I0            | A v -> Y ^ | CLKINVX40M | 0.019 | 0.029 |   0.061 |  -15.208 | 
     | U0_mux2X1/U1              | A ^ -> Y ^ | MX2X6M     | 0.264 | 0.268 |   0.329 |  -14.940 | 
     | REF_SCAN_CLK__L1_I0       | A ^ -> Y v | CLKINVX40M | 0.101 | 0.119 |   0.449 |  -14.820 | 
     | REF_SCAN_CLK__L2_I1       | A v -> Y ^ | CLKINVX40M | 0.200 | 0.147 |   0.596 |  -14.673 | 
     | U0_RegFile/\RdData_reg[0] | CK ^       | SDFFRQX2M  | 0.203 | 0.013 |   0.609 |  -14.660 | 
     +------------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin U0_RegFile/\RdData_reg[1] /CK 
Endpoint:   U0_RegFile/\RdData_reg[1] /D         (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.611
- Setup                         0.382
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.029
- Arrival Time                  4.753
= Slack Time                   15.275
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |   15.275 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.032 |   0.032 |   15.308 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.019 | 0.029 |   0.061 |   15.336 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.264 | 0.268 |   0.329 |   15.605 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.101 | 0.119 |   0.449 |   15.724 | 
     | REF_SCAN_CLK__L2_I1               | A v -> Y ^  | CLKINVX40M | 0.200 | 0.147 |   0.596 |   15.871 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.180 | 0.570 |   1.166 |   16.441 | 
     | U0_SYS_CTRL/U63                   | B v -> Y ^  | NOR2X2M    | 0.416 | 0.298 |   1.464 |   16.739 | 
     | U0_SYS_CTRL/U64                   | C ^ -> Y v  | NAND3X2M   | 0.211 | 0.202 |   1.666 |   16.941 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.293 | 0.227 |   1.893 |   17.168 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.109 | 0.113 |   2.006 |   17.281 | 
     | U0_SYS_CTRL/U68                   | B1 v -> Y ^ | OAI221X1M  | 0.400 | 0.275 |   2.281 |   17.556 | 
     | U5                                | A ^ -> Y ^  | BUFX2M     | 0.668 | 0.491 |   2.772 |   18.047 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.223 | 0.222 |   2.994 |   18.269 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.825 | 0.513 |   3.507 |   18.783 | 
     | U0_RegFile/U265                   | S0 ^ -> Y v | MX4X1M     | 0.170 | 0.522 |   4.029 |   19.304 | 
     | U0_RegFile/U264                   | B v -> Y v  | MX4X1M     | 0.142 | 0.379 |   4.408 |   19.684 | 
     | U0_RegFile/U263                   | A0 v -> Y v | AO22X1M    | 0.117 | 0.345 |   4.753 |   20.029 | 
     | U0_RegFile/\RdData_reg[1]         | D v         | SDFFRQX2M  | 0.117 | 0.000 |   4.753 |   20.029 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^  |            | 0.000 |       |   0.000 |  -15.275 | 
     | REF_CLK__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.036 | 0.032 |   0.032 |  -15.243 | 
     | REF_CLK__L2_I0            | A v -> Y ^ | CLKINVX40M | 0.019 | 0.029 |   0.061 |  -15.214 | 
     | U0_mux2X1/U1              | A ^ -> Y ^ | MX2X6M     | 0.264 | 0.268 |   0.329 |  -14.946 | 
     | REF_SCAN_CLK__L1_I0       | A ^ -> Y v | CLKINVX40M | 0.101 | 0.119 |   0.449 |  -14.827 | 
     | REF_SCAN_CLK__L2_I0       | A v -> Y ^ | CLKINVX40M | 0.203 | 0.150 |   0.599 |  -14.676 | 
     | U0_RegFile/\RdData_reg[1] | CK ^       | SDFFRQX2M  | 0.205 | 0.012 |   0.611 |  -14.664 | 
     +------------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin U0_RegFile/\RdData_reg[4] /CK 
Endpoint:   U0_RegFile/\RdData_reg[4] /D         (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.611
- Setup                         0.380
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.031
- Arrival Time                  4.754
= Slack Time                   15.277
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |   15.277 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.032 |   0.032 |   15.309 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.019 | 0.029 |   0.061 |   15.338 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.264 | 0.268 |   0.329 |   15.606 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.101 | 0.119 |   0.449 |   15.725 | 
     | REF_SCAN_CLK__L2_I1               | A v -> Y ^  | CLKINVX40M | 0.200 | 0.147 |   0.596 |   15.873 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.180 | 0.570 |   1.166 |   16.443 | 
     | U0_SYS_CTRL/U63                   | B v -> Y ^  | NOR2X2M    | 0.416 | 0.298 |   1.464 |   16.740 | 
     | U0_SYS_CTRL/U64                   | C ^ -> Y v  | NAND3X2M   | 0.211 | 0.202 |   1.666 |   16.942 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.293 | 0.227 |   1.893 |   17.169 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.109 | 0.113 |   2.006 |   17.283 | 
     | U0_SYS_CTRL/U68                   | B1 v -> Y ^ | OAI221X1M  | 0.400 | 0.275 |   2.281 |   17.558 | 
     | U5                                | A ^ -> Y ^  | BUFX2M     | 0.668 | 0.491 |   2.772 |   18.049 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.223 | 0.222 |   2.994 |   18.271 | 
     | U0_RegFile/U147                   | A v -> Y ^  | INVX4M     | 0.833 | 0.520 |   3.515 |   18.791 | 
     | U0_RegFile/U278                   | S0 ^ -> Y v | MX4X1M     | 0.199 | 0.547 |   4.062 |   19.338 | 
     | U0_RegFile/U276                   | B v -> Y v  | MX4X1M     | 0.121 | 0.363 |   4.425 |   19.701 | 
     | U0_RegFile/U275                   | A0 v -> Y v | AO22X1M    | 0.108 | 0.329 |   4.754 |   20.031 | 
     | U0_RegFile/\RdData_reg[4]         | D v         | SDFFRQX2M  | 0.108 | 0.000 |   4.754 |   20.031 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^  |            | 0.000 |       |   0.000 |  -15.277 | 
     | REF_CLK__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.036 | 0.032 |   0.032 |  -15.244 | 
     | REF_CLK__L2_I0            | A v -> Y ^ | CLKINVX40M | 0.019 | 0.029 |   0.061 |  -15.216 | 
     | U0_mux2X1/U1              | A ^ -> Y ^ | MX2X6M     | 0.264 | 0.268 |   0.329 |  -14.947 | 
     | REF_SCAN_CLK__L1_I0       | A ^ -> Y v | CLKINVX40M | 0.101 | 0.119 |   0.449 |  -14.828 | 
     | REF_SCAN_CLK__L2_I0       | A v -> Y ^ | CLKINVX40M | 0.203 | 0.150 |   0.599 |  -14.678 | 
     | U0_RegFile/\RdData_reg[4] | CK ^       | SDFFRQX2M  | 0.205 | 0.012 |   0.611 |  -14.665 | 
     +------------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin U0_RegFile/\RdData_reg[2] /CK 
Endpoint:   U0_RegFile/\RdData_reg[2] /D         (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.609
- Setup                         0.381
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.028
- Arrival Time                  4.751
= Slack Time                   15.277
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |   15.277 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.032 |   0.032 |   15.310 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.019 | 0.029 |   0.061 |   15.338 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.264 | 0.268 |   0.329 |   15.606 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.101 | 0.119 |   0.449 |   15.726 | 
     | REF_SCAN_CLK__L2_I1               | A v -> Y ^  | CLKINVX40M | 0.200 | 0.147 |   0.596 |   15.873 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.180 | 0.570 |   1.166 |   16.443 | 
     | U0_SYS_CTRL/U63                   | B v -> Y ^  | NOR2X2M    | 0.416 | 0.298 |   1.464 |   16.741 | 
     | U0_SYS_CTRL/U64                   | C ^ -> Y v  | NAND3X2M   | 0.211 | 0.202 |   1.666 |   16.943 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.293 | 0.227 |   1.893 |   17.170 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.109 | 0.113 |   2.006 |   17.283 | 
     | U0_SYS_CTRL/U68                   | B1 v -> Y ^ | OAI221X1M  | 0.400 | 0.275 |   2.281 |   17.558 | 
     | U5                                | A ^ -> Y ^  | BUFX2M     | 0.668 | 0.491 |   2.772 |   18.049 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.223 | 0.222 |   2.994 |   18.271 | 
     | U0_RegFile/U147                   | A v -> Y ^  | INVX4M     | 0.833 | 0.520 |   3.515 |   18.792 | 
     | U0_RegFile/U270                   | S0 ^ -> Y v | MX4X1M     | 0.188 | 0.537 |   4.051 |   19.328 | 
     | U0_RegFile/U268                   | B v -> Y v  | MX4X1M     | 0.126 | 0.366 |   4.418 |   19.695 | 
     | U0_RegFile/U267                   | A0 v -> Y v | AO22X1M    | 0.110 | 0.333 |   4.751 |   20.028 | 
     | U0_RegFile/\RdData_reg[2]         | D v         | SDFFRQX2M  | 0.110 | 0.000 |   4.751 |   20.028 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^  |            | 0.000 |       |   0.000 |  -15.277 | 
     | REF_CLK__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.036 | 0.032 |   0.032 |  -15.245 | 
     | REF_CLK__L2_I0            | A v -> Y ^ | CLKINVX40M | 0.019 | 0.029 |   0.061 |  -15.216 | 
     | U0_mux2X1/U1              | A ^ -> Y ^ | MX2X6M     | 0.264 | 0.268 |   0.329 |  -14.948 | 
     | REF_SCAN_CLK__L1_I0       | A ^ -> Y v | CLKINVX40M | 0.101 | 0.119 |   0.449 |  -14.828 | 
     | REF_SCAN_CLK__L2_I0       | A v -> Y ^ | CLKINVX40M | 0.203 | 0.150 |   0.599 |  -14.678 | 
     | U0_RegFile/\RdData_reg[2] | CK ^       | SDFFRQX2M  | 0.205 | 0.010 |   0.609 |  -14.668 | 
     +------------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin U0_RegFile/\RdData_reg[7] /CK 
Endpoint:   U0_RegFile/\RdData_reg[7] /D         (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.611
- Setup                         0.381
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.031
- Arrival Time                  4.752
= Slack Time                   15.278
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |   15.279 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.032 |   0.032 |   15.311 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.019 | 0.029 |   0.061 |   15.340 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.264 | 0.268 |   0.329 |   15.608 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.101 | 0.119 |   0.449 |   15.727 | 
     | REF_SCAN_CLK__L2_I1               | A v -> Y ^  | CLKINVX40M | 0.200 | 0.147 |   0.596 |   15.875 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.180 | 0.570 |   1.166 |   16.445 | 
     | U0_SYS_CTRL/U63                   | B v -> Y ^  | NOR2X2M    | 0.416 | 0.298 |   1.464 |   16.742 | 
     | U0_SYS_CTRL/U64                   | C ^ -> Y v  | NAND3X2M   | 0.211 | 0.202 |   1.666 |   16.944 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.293 | 0.227 |   1.893 |   17.171 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.109 | 0.113 |   2.006 |   17.285 | 
     | U0_SYS_CTRL/U68                   | B1 v -> Y ^ | OAI221X1M  | 0.400 | 0.275 |   2.281 |   17.560 | 
     | U5                                | A ^ -> Y ^  | BUFX2M     | 0.668 | 0.491 |   2.772 |   18.051 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.223 | 0.222 |   2.994 |   18.273 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.825 | 0.513 |   3.507 |   18.786 | 
     | U0_RegFile/U299                   | S0 ^ -> Y v | MX4X1M     | 0.183 | 0.540 |   4.048 |   19.326 | 
     | U0_RegFile/U288                   | C v -> Y v  | MX4X1M     | 0.129 | 0.371 |   4.419 |   19.698 | 
     | U0_RegFile/U287                   | A0 v -> Y v | AO22X1M    | 0.109 | 0.333 |   4.752 |   20.031 | 
     | U0_RegFile/\RdData_reg[7]         | D v         | SDFFRQX2M  | 0.109 | 0.000 |   4.752 |   20.031 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^  |            | 0.000 |       |   0.000 |  -15.278 | 
     | REF_CLK__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.036 | 0.032 |   0.032 |  -15.246 | 
     | REF_CLK__L2_I0            | A v -> Y ^ | CLKINVX40M | 0.019 | 0.029 |   0.061 |  -15.217 | 
     | U0_mux2X1/U1              | A ^ -> Y ^ | MX2X6M     | 0.264 | 0.268 |   0.329 |  -14.949 | 
     | REF_SCAN_CLK__L1_I0       | A ^ -> Y v | CLKINVX40M | 0.101 | 0.119 |   0.449 |  -14.830 | 
     | REF_SCAN_CLK__L2_I0       | A v -> Y ^ | CLKINVX40M | 0.203 | 0.150 |   0.599 |  -14.679 | 
     | U0_RegFile/\RdData_reg[7] | CK ^       | SDFFRQX2M  | 0.205 | 0.012 |   0.611 |  -14.667 | 
     +------------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin U0_RegFile/\RdData_reg[6] /CK 
Endpoint:   U0_RegFile/\RdData_reg[6] /D         (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.611
- Setup                         0.380
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.031
- Arrival Time                  4.752
= Slack Time                   15.279
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |   15.279 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.032 |   0.032 |   15.311 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.019 | 0.029 |   0.061 |   15.340 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.264 | 0.268 |   0.329 |   15.608 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.101 | 0.119 |   0.449 |   15.728 | 
     | REF_SCAN_CLK__L2_I1               | A v -> Y ^  | CLKINVX40M | 0.200 | 0.147 |   0.596 |   15.875 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.180 | 0.570 |   1.166 |   16.445 | 
     | U0_SYS_CTRL/U63                   | B v -> Y ^  | NOR2X2M    | 0.416 | 0.298 |   1.464 |   16.743 | 
     | U0_SYS_CTRL/U64                   | C ^ -> Y v  | NAND3X2M   | 0.211 | 0.202 |   1.665 |   16.945 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.293 | 0.227 |   1.893 |   17.172 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.109 | 0.113 |   2.006 |   17.285 | 
     | U0_SYS_CTRL/U68                   | B1 v -> Y ^ | OAI221X1M  | 0.400 | 0.275 |   2.281 |   17.560 | 
     | U5                                | A ^ -> Y ^  | BUFX2M     | 0.668 | 0.491 |   2.772 |   18.051 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.223 | 0.222 |   2.994 |   18.273 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.825 | 0.513 |   3.507 |   18.786 | 
     | U0_RegFile/U298                   | S0 ^ -> Y v | MX4X1M     | 0.192 | 0.550 |   4.057 |   19.337 | 
     | U0_RegFile/U284                   | C v -> Y v  | MX4X1M     | 0.122 | 0.366 |   4.424 |   19.703 | 
     | U0_RegFile/U283                   | A0 v -> Y v | AO22X1M    | 0.106 | 0.328 |   4.752 |   20.031 | 
     | U0_RegFile/\RdData_reg[6]         | D v         | SDFFRQX2M  | 0.106 | 0.000 |   4.752 |   20.031 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^  |            | 0.000 |       |   0.000 |  -15.279 | 
     | REF_CLK__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.036 | 0.032 |   0.032 |  -15.247 | 
     | REF_CLK__L2_I0            | A v -> Y ^ | CLKINVX40M | 0.019 | 0.029 |   0.061 |  -15.218 | 
     | U0_mux2X1/U1              | A ^ -> Y ^ | MX2X6M     | 0.264 | 0.268 |   0.329 |  -14.950 | 
     | REF_SCAN_CLK__L1_I0       | A ^ -> Y v | CLKINVX40M | 0.101 | 0.119 |   0.449 |  -14.830 | 
     | REF_SCAN_CLK__L2_I0       | A v -> Y ^ | CLKINVX40M | 0.203 | 0.150 |   0.599 |  -14.680 | 
     | U0_RegFile/\RdData_reg[6] | CK ^       | SDFFRQX2M  | 0.205 | 0.012 |   0.611 |  -14.668 | 
     +------------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin U0_RegFile/\RdData_reg[5] /CK 
Endpoint:   U0_RegFile/\RdData_reg[5] /D         (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.611
- Setup                         0.380
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.031
- Arrival Time                  4.739
= Slack Time                   15.292
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |   15.292 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.032 |   0.032 |   15.325 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.019 | 0.029 |   0.061 |   15.353 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.264 | 0.268 |   0.329 |   15.622 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.101 | 0.119 |   0.449 |   15.741 | 
     | REF_SCAN_CLK__L2_I1               | A v -> Y ^  | CLKINVX40M | 0.200 | 0.147 |   0.596 |   15.888 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.180 | 0.570 |   1.166 |   16.459 | 
     | U0_SYS_CTRL/U63                   | B v -> Y ^  | NOR2X2M    | 0.416 | 0.298 |   1.464 |   16.756 | 
     | U0_SYS_CTRL/U64                   | C ^ -> Y v  | NAND3X2M   | 0.211 | 0.202 |   1.665 |   16.958 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.293 | 0.227 |   1.893 |   17.185 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.109 | 0.113 |   2.006 |   17.298 | 
     | U0_SYS_CTRL/U68                   | B1 v -> Y ^ | OAI221X1M  | 0.400 | 0.275 |   2.281 |   17.573 | 
     | U5                                | A ^ -> Y ^  | BUFX2M     | 0.668 | 0.491 |   2.772 |   18.065 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.223 | 0.222 |   2.994 |   18.287 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.825 | 0.513 |   3.507 |   18.800 | 
     | U0_RegFile/U297                   | S0 ^ -> Y v | MX4X1M     | 0.179 | 0.537 |   4.045 |   19.337 | 
     | U0_RegFile/U280                   | C v -> Y v  | MX4X1M     | 0.126 | 0.367 |   4.412 |   19.704 | 
     | U0_RegFile/U279                   | A0 v -> Y v | AO22X1M    | 0.104 | 0.327 |   4.739 |   20.031 | 
     | U0_RegFile/\RdData_reg[5]         | D v         | SDFFRQX2M  | 0.104 | 0.000 |   4.739 |   20.031 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^  |            | 0.000 |       |   0.000 |  -15.292 | 
     | REF_CLK__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.036 | 0.032 |   0.032 |  -15.260 | 
     | REF_CLK__L2_I0            | A v -> Y ^ | CLKINVX40M | 0.019 | 0.029 |   0.061 |  -15.231 | 
     | U0_mux2X1/U1              | A ^ -> Y ^ | MX2X6M     | 0.264 | 0.268 |   0.329 |  -14.963 | 
     | REF_SCAN_CLK__L1_I0       | A ^ -> Y v | CLKINVX40M | 0.101 | 0.119 |   0.449 |  -14.844 | 
     | REF_SCAN_CLK__L2_I0       | A v -> Y ^ | CLKINVX40M | 0.203 | 0.150 |   0.599 |  -14.693 | 
     | U0_RegFile/\RdData_reg[5] | CK ^       | SDFFRQX2M  | 0.205 | 0.012 |   0.611 |  -14.681 | 
     +------------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin U0_RegFile/\regArr_reg[10][4] /CK 
Endpoint:   U0_RegFile/\regArr_reg[10][4] /D     (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.607
- Setup                         0.393
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.014
- Arrival Time                  4.218
= Slack Time                   15.797
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |   15.797 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.032 |   0.032 |   15.829 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.019 | 0.029 |   0.061 |   15.858 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.264 | 0.268 |   0.329 |   16.126 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.101 | 0.119 |   0.449 |   16.245 | 
     | REF_SCAN_CLK__L2_I1               | A v -> Y ^  | CLKINVX40M | 0.200 | 0.147 |   0.596 |   16.393 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.180 | 0.570 |   1.166 |   16.963 | 
     | U0_SYS_CTRL/U63                   | B v -> Y ^  | NOR2X2M    | 0.416 | 0.298 |   1.464 |   17.260 | 
     | U0_SYS_CTRL/U64                   | C ^ -> Y v  | NAND3X2M   | 0.211 | 0.202 |   1.666 |   17.462 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.293 | 0.227 |   1.893 |   17.689 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.109 | 0.113 |   2.006 |   17.803 | 
     | U0_SYS_CTRL/U68                   | B1 v -> Y ^ | OAI221X1M  | 0.400 | 0.275 |   2.281 |   18.078 | 
     | U5                                | A ^ -> Y ^  | BUFX2M     | 0.668 | 0.491 |   2.772 |   18.569 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.223 | 0.222 |   2.994 |   18.791 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.825 | 0.513 |   3.507 |   19.304 | 
     | U0_RegFile/U153                   | B ^ -> Y v  | NOR2BX2M   | 0.227 | 0.224 |   3.731 |   19.528 | 
     | U0_RegFile/U156                   | A v -> Y ^  | NAND2X2M   | 0.455 | 0.317 |   4.049 |   19.845 | 
     | U0_RegFile/U215                   | B1 ^ -> Y v | OAI2BB2X1M | 0.170 | 0.169 |   4.217 |   20.014 | 
     | U0_RegFile/\regArr_reg[10][4]     | D v         | SDFFRQX2M  | 0.170 | 0.000 |   4.218 |   20.014 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | REF_CLK ^  |            | 0.000 |       |   0.000 |  -15.797 | 
     | REF_CLK__L1_I0                | A ^ -> Y v | CLKINVX40M | 0.036 | 0.032 |   0.032 |  -15.764 | 
     | REF_CLK__L2_I0                | A v -> Y ^ | CLKINVX40M | 0.019 | 0.029 |   0.061 |  -15.736 | 
     | U0_mux2X1/U1                  | A ^ -> Y ^ | MX2X6M     | 0.264 | 0.268 |   0.329 |  -15.467 | 
     | REF_SCAN_CLK__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.101 | 0.119 |   0.449 |  -15.348 | 
     | REF_SCAN_CLK__L2_I0           | A v -> Y ^ | CLKINVX40M | 0.203 | 0.150 |   0.599 |  -15.198 | 
     | U0_RegFile/\regArr_reg[10][4] | CK ^       | SDFFRQX2M  | 0.204 | 0.008 |   0.607 |  -15.189 | 
     +----------------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin U0_RegFile/\regArr_reg[10][6] /CK 
Endpoint:   U0_RegFile/\regArr_reg[10][6] /D     (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.606
- Setup                         0.391
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.015
- Arrival Time                  4.214
= Slack Time                   15.801
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |   15.801 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.032 |   0.032 |   15.833 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.019 | 0.029 |   0.061 |   15.862 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.264 | 0.268 |   0.329 |   16.130 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.101 | 0.119 |   0.449 |   16.250 | 
     | REF_SCAN_CLK__L2_I1               | A v -> Y ^  | CLKINVX40M | 0.200 | 0.147 |   0.596 |   16.397 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.180 | 0.570 |   1.166 |   16.967 | 
     | U0_SYS_CTRL/U63                   | B v -> Y ^  | NOR2X2M    | 0.416 | 0.298 |   1.464 |   17.265 | 
     | U0_SYS_CTRL/U64                   | C ^ -> Y v  | NAND3X2M   | 0.211 | 0.202 |   1.665 |   17.466 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.293 | 0.227 |   1.893 |   17.694 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.109 | 0.113 |   2.006 |   17.807 | 
     | U0_SYS_CTRL/U68                   | B1 v -> Y ^ | OAI221X1M  | 0.400 | 0.275 |   2.281 |   18.082 | 
     | U5                                | A ^ -> Y ^  | BUFX2M     | 0.668 | 0.491 |   2.772 |   18.573 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.223 | 0.222 |   2.994 |   18.795 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.825 | 0.513 |   3.507 |   19.308 | 
     | U0_RegFile/U153                   | B ^ -> Y v  | NOR2BX2M   | 0.227 | 0.224 |   3.731 |   19.532 | 
     | U0_RegFile/U156                   | A v -> Y ^  | NAND2X2M   | 0.455 | 0.317 |   4.048 |   19.849 | 
     | U0_RegFile/U217                   | B1 ^ -> Y v | OAI2BB2X1M | 0.160 | 0.165 |   4.214 |   20.015 | 
     | U0_RegFile/\regArr_reg[10][6]     | D v         | SDFFRQX2M  | 0.160 | 0.000 |   4.214 |   20.015 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | REF_CLK ^  |            | 0.000 |       |   0.000 |  -15.801 | 
     | REF_CLK__L1_I0                | A ^ -> Y v | CLKINVX40M | 0.036 | 0.032 |   0.032 |  -15.769 | 
     | REF_CLK__L2_I0                | A v -> Y ^ | CLKINVX40M | 0.019 | 0.029 |   0.061 |  -15.740 | 
     | U0_mux2X1/U1                  | A ^ -> Y ^ | MX2X6M     | 0.264 | 0.268 |   0.329 |  -15.472 | 
     | REF_SCAN_CLK__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.101 | 0.119 |   0.449 |  -15.352 | 
     | REF_SCAN_CLK__L2_I0           | A v -> Y ^ | CLKINVX40M | 0.203 | 0.150 |   0.599 |  -15.202 | 
     | U0_RegFile/\regArr_reg[10][6] | CK ^       | SDFFRQX2M  | 0.204 | 0.007 |   0.606 |  -15.195 | 
     +----------------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin U0_RegFile/\regArr_reg[8][2] /CK 
Endpoint:   U0_RegFile/\regArr_reg[8][2] /D      (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.611
- Setup                         0.390
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.021
- Arrival Time                  4.214
= Slack Time                   15.807
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |   15.807 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.032 |   0.032 |   15.839 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.019 | 0.029 |   0.061 |   15.868 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.264 | 0.268 |   0.329 |   16.136 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.101 | 0.119 |   0.449 |   16.256 | 
     | REF_SCAN_CLK__L2_I1               | A v -> Y ^  | CLKINVX40M | 0.200 | 0.147 |   0.596 |   16.403 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.180 | 0.570 |   1.166 |   16.973 | 
     | U0_SYS_CTRL/U63                   | B v -> Y ^  | NOR2X2M    | 0.416 | 0.298 |   1.464 |   17.271 | 
     | U0_SYS_CTRL/U64                   | C ^ -> Y v  | NAND3X2M   | 0.211 | 0.202 |   1.666 |   17.473 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.293 | 0.227 |   1.893 |   17.700 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.109 | 0.113 |   2.006 |   17.813 | 
     | U0_SYS_CTRL/U68                   | B1 v -> Y ^ | OAI221X1M  | 0.400 | 0.275 |   2.281 |   18.088 | 
     | U5                                | A ^ -> Y ^  | BUFX2M     | 0.668 | 0.491 |   2.772 |   18.579 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.223 | 0.222 |   2.994 |   18.801 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.825 | 0.513 |   3.507 |   19.314 | 
     | U0_RegFile/U153                   | B ^ -> Y v  | NOR2BX2M   | 0.227 | 0.224 |   3.731 |   19.538 | 
     | U0_RegFile/U154                   | A v -> Y ^  | NAND2X2M   | 0.446 | 0.312 |   4.044 |   19.851 | 
     | U0_RegFile/U197                   | B1 ^ -> Y v | OAI2BB2X1M | 0.154 | 0.170 |   4.214 |   20.021 | 
     | U0_RegFile/\regArr_reg[8][2]      | D v         | SDFFRQX2M  | 0.154 | 0.000 |   4.214 |   20.021 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |  -15.807 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.036 | 0.032 |   0.032 |  -15.775 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.019 | 0.029 |   0.061 |  -15.746 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.264 | 0.268 |   0.329 |  -15.478 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.101 | 0.119 |   0.449 |  -15.358 | 
     | REF_SCAN_CLK__L2_I0          | A v -> Y ^ | CLKINVX40M | 0.203 | 0.150 |   0.599 |  -15.208 | 
     | U0_RegFile/\regArr_reg[8][2] | CK ^       | SDFFRQX2M  | 0.205 | 0.012 |   0.611 |  -15.196 | 
     +---------------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin U0_RegFile/\regArr_reg[8][6] /CK 
Endpoint:   U0_RegFile/\regArr_reg[8][6] /D      (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.607
- Setup                         0.391
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.016
- Arrival Time                  4.209
= Slack Time                   15.807
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |   15.807 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.032 |   0.032 |   15.840 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.019 | 0.029 |   0.061 |   15.868 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.264 | 0.268 |   0.329 |   16.136 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.101 | 0.119 |   0.449 |   16.256 | 
     | REF_SCAN_CLK__L2_I1               | A v -> Y ^  | CLKINVX40M | 0.200 | 0.147 |   0.596 |   16.403 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.180 | 0.570 |   1.166 |   16.973 | 
     | U0_SYS_CTRL/U63                   | B v -> Y ^  | NOR2X2M    | 0.416 | 0.298 |   1.464 |   17.271 | 
     | U0_SYS_CTRL/U64                   | C ^ -> Y v  | NAND3X2M   | 0.211 | 0.202 |   1.666 |   17.473 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.293 | 0.227 |   1.893 |   17.700 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.109 | 0.113 |   2.006 |   17.813 | 
     | U0_SYS_CTRL/U68                   | B1 v -> Y ^ | OAI221X1M  | 0.400 | 0.275 |   2.281 |   18.088 | 
     | U5                                | A ^ -> Y ^  | BUFX2M     | 0.668 | 0.491 |   2.772 |   18.579 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.223 | 0.222 |   2.994 |   18.801 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.825 | 0.513 |   3.507 |   19.315 | 
     | U0_RegFile/U153                   | B ^ -> Y v  | NOR2BX2M   | 0.227 | 0.224 |   3.731 |   19.538 | 
     | U0_RegFile/U154                   | A v -> Y ^  | NAND2X2M   | 0.446 | 0.312 |   4.044 |   19.851 | 
     | U0_RegFile/U201                   | B1 ^ -> Y v | OAI2BB2X1M | 0.159 | 0.165 |   4.209 |   20.016 | 
     | U0_RegFile/\regArr_reg[8][6]      | D v         | SDFFRQX2M  | 0.159 | 0.000 |   4.209 |   20.016 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |  -15.807 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.036 | 0.032 |   0.032 |  -15.775 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.019 | 0.029 |   0.061 |  -15.746 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.264 | 0.268 |   0.329 |  -15.478 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.101 | 0.119 |   0.449 |  -15.358 | 
     | REF_SCAN_CLK__L2_I0          | A v -> Y ^ | CLKINVX40M | 0.203 | 0.150 |   0.599 |  -15.208 | 
     | U0_RegFile/\regArr_reg[8][6] | CK ^       | SDFFRQX2M  | 0.204 | 0.008 |   0.607 |  -15.200 | 
     +---------------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin U0_RegFile/\regArr_reg[14][2] /CK 
Endpoint:   U0_RegFile/\regArr_reg[14][2] /D     (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.603
- Setup                         0.389
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.014
- Arrival Time                  4.206
= Slack Time                   15.808
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |   15.808 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.032 |   0.032 |   15.840 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.019 | 0.029 |   0.061 |   15.869 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.264 | 0.268 |   0.329 |   16.137 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.101 | 0.119 |   0.449 |   16.256 | 
     | REF_SCAN_CLK__L2_I1               | A v -> Y ^  | CLKINVX40M | 0.200 | 0.147 |   0.596 |   16.404 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.180 | 0.570 |   1.166 |   16.974 | 
     | U0_SYS_CTRL/U63                   | B v -> Y ^  | NOR2X2M    | 0.416 | 0.298 |   1.464 |   17.271 | 
     | U0_SYS_CTRL/U64                   | C ^ -> Y v  | NAND3X2M   | 0.211 | 0.202 |   1.666 |   17.473 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.293 | 0.227 |   1.893 |   17.700 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.109 | 0.113 |   2.006 |   17.814 | 
     | U0_SYS_CTRL/U68                   | B1 v -> Y ^ | OAI221X1M  | 0.400 | 0.275 |   2.281 |   18.089 | 
     | U5                                | A ^ -> Y ^  | BUFX2M     | 0.668 | 0.491 |   2.772 |   18.580 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.223 | 0.222 |   2.994 |   18.802 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.825 | 0.513 |   3.507 |   19.315 | 
     | U0_RegFile/U153                   | B ^ -> Y v  | NOR2BX2M   | 0.227 | 0.224 |   3.731 |   19.539 | 
     | U0_RegFile/U160                   | A v -> Y ^  | NAND2X2M   | 0.442 | 0.310 |   4.041 |   19.849 | 
     | U0_RegFile/U245                   | B1 ^ -> Y v | OAI2BB2X1M | 0.151 | 0.165 |   4.206 |   20.014 | 
     | U0_RegFile/\regArr_reg[14][2]     | D v         | SDFFRQX2M  | 0.151 | 0.000 |   4.206 |   20.014 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | REF_CLK ^  |            | 0.000 |       |   0.000 |  -15.808 | 
     | REF_CLK__L1_I0                | A ^ -> Y v | CLKINVX40M | 0.036 | 0.032 |   0.032 |  -15.775 | 
     | REF_CLK__L2_I0                | A v -> Y ^ | CLKINVX40M | 0.019 | 0.029 |   0.061 |  -15.747 | 
     | U0_mux2X1/U1                  | A ^ -> Y ^ | MX2X6M     | 0.264 | 0.268 |   0.329 |  -15.478 | 
     | REF_SCAN_CLK__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.101 | 0.119 |   0.449 |  -15.359 | 
     | REF_SCAN_CLK__L2_I0           | A v -> Y ^ | CLKINVX40M | 0.203 | 0.150 |   0.599 |  -15.209 | 
     | U0_RegFile/\regArr_reg[14][2] | CK ^       | SDFFRQX2M  | 0.204 | 0.004 |   0.603 |  -15.204 | 
     +----------------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin U0_RegFile/\regArr_reg[10][0] /CK 
Endpoint:   U0_RegFile/\regArr_reg[10][0] /D     (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.609
- Setup                         0.389
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.021
- Arrival Time                  4.211
= Slack Time                   15.810
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |   15.810 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.032 |   0.032 |   15.842 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.019 | 0.029 |   0.061 |   15.871 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.264 | 0.268 |   0.329 |   16.139 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.101 | 0.119 |   0.449 |   16.259 | 
     | REF_SCAN_CLK__L2_I1               | A v -> Y ^  | CLKINVX40M | 0.200 | 0.147 |   0.596 |   16.406 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.180 | 0.570 |   1.166 |   16.976 | 
     | U0_SYS_CTRL/U63                   | B v -> Y ^  | NOR2X2M    | 0.416 | 0.298 |   1.464 |   17.274 | 
     | U0_SYS_CTRL/U64                   | C ^ -> Y v  | NAND3X2M   | 0.211 | 0.202 |   1.666 |   17.476 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.293 | 0.227 |   1.893 |   17.703 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.109 | 0.113 |   2.006 |   17.816 | 
     | U0_SYS_CTRL/U68                   | B1 v -> Y ^ | OAI221X1M  | 0.400 | 0.275 |   2.281 |   18.091 | 
     | U5                                | A ^ -> Y ^  | BUFX2M     | 0.668 | 0.491 |   2.772 |   18.582 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.223 | 0.222 |   2.994 |   18.804 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.825 | 0.513 |   3.507 |   19.317 | 
     | U0_RegFile/U153                   | B ^ -> Y v  | NOR2BX2M   | 0.227 | 0.224 |   3.731 |   19.541 | 
     | U0_RegFile/U156                   | A v -> Y ^  | NAND2X2M   | 0.455 | 0.317 |   4.049 |   19.859 | 
     | U0_RegFile/U211                   | B1 ^ -> Y v | OAI2BB2X1M | 0.148 | 0.162 |   4.210 |   20.020 | 
     | U0_RegFile/\regArr_reg[10][0]     | D v         | SDFFRQX2M  | 0.148 | 0.000 |   4.211 |   20.021 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | REF_CLK ^  |            | 0.000 |       |   0.000 |  -15.810 | 
     | REF_CLK__L1_I0                | A ^ -> Y v | CLKINVX40M | 0.036 | 0.032 |   0.032 |  -15.778 | 
     | REF_CLK__L2_I0                | A v -> Y ^ | CLKINVX40M | 0.019 | 0.029 |   0.061 |  -15.749 | 
     | U0_mux2X1/U1                  | A ^ -> Y ^ | MX2X6M     | 0.264 | 0.268 |   0.329 |  -15.481 | 
     | REF_SCAN_CLK__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.101 | 0.119 |   0.449 |  -15.361 | 
     | REF_SCAN_CLK__L2_I0           | A v -> Y ^ | CLKINVX40M | 0.203 | 0.150 |   0.599 |  -15.211 | 
     | U0_RegFile/\regArr_reg[10][0] | CK ^       | SDFFRQX2M  | 0.205 | 0.010 |   0.609 |  -15.201 | 
     +----------------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin U0_RegFile/\regArr_reg[10][7] /CK 
Endpoint:   U0_RegFile/\regArr_reg[10][7] /D     (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.606
- Setup                         0.388
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.017
- Arrival Time                  4.205
= Slack Time                   15.812
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |   15.812 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.032 |   0.032 |   15.844 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.019 | 0.029 |   0.061 |   15.873 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.264 | 0.268 |   0.329 |   16.141 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.101 | 0.119 |   0.449 |   16.261 | 
     | REF_SCAN_CLK__L2_I1               | A v -> Y ^  | CLKINVX40M | 0.200 | 0.147 |   0.596 |   16.408 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.180 | 0.570 |   1.166 |   16.978 | 
     | U0_SYS_CTRL/U63                   | B v -> Y ^  | NOR2X2M    | 0.416 | 0.298 |   1.464 |   17.276 | 
     | U0_SYS_CTRL/U64                   | C ^ -> Y v  | NAND3X2M   | 0.211 | 0.202 |   1.666 |   17.478 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.293 | 0.227 |   1.893 |   17.705 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.109 | 0.113 |   2.006 |   17.818 | 
     | U0_SYS_CTRL/U68                   | B1 v -> Y ^ | OAI221X1M  | 0.400 | 0.275 |   2.281 |   18.093 | 
     | U5                                | A ^ -> Y ^  | BUFX2M     | 0.668 | 0.491 |   2.772 |   18.584 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.223 | 0.222 |   2.994 |   18.806 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.825 | 0.513 |   3.507 |   19.319 | 
     | U0_RegFile/U153                   | B ^ -> Y v  | NOR2BX2M   | 0.227 | 0.224 |   3.731 |   19.543 | 
     | U0_RegFile/U156                   | A v -> Y ^  | NAND2X2M   | 0.455 | 0.317 |   4.049 |   19.861 | 
     | U0_RegFile/U218                   | B1 ^ -> Y v | OAI2BB2X1M | 0.147 | 0.157 |   4.205 |   20.017 | 
     | U0_RegFile/\regArr_reg[10][7]     | D v         | SDFFRQX2M  | 0.147 | 0.000 |   4.205 |   20.017 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | REF_CLK ^  |            | 0.000 |       |   0.000 |  -15.812 | 
     | REF_CLK__L1_I0                | A ^ -> Y v | CLKINVX40M | 0.036 | 0.032 |   0.032 |  -15.780 | 
     | REF_CLK__L2_I0                | A v -> Y ^ | CLKINVX40M | 0.019 | 0.029 |   0.061 |  -15.751 | 
     | U0_mux2X1/U1                  | A ^ -> Y ^ | MX2X6M     | 0.264 | 0.268 |   0.329 |  -15.483 | 
     | REF_SCAN_CLK__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.101 | 0.119 |   0.449 |  -15.363 | 
     | REF_SCAN_CLK__L2_I0           | A v -> Y ^ | CLKINVX40M | 0.203 | 0.150 |   0.599 |  -15.213 | 
     | U0_RegFile/\regArr_reg[10][7] | CK ^       | SDFFRQX2M  | 0.204 | 0.007 |   0.606 |  -15.206 | 
     +----------------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin U0_RegFile/\regArr_reg[10][3] /CK 
Endpoint:   U0_RegFile/\regArr_reg[10][3] /D     (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.608
- Setup                         0.389
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.019
- Arrival Time                  4.206
= Slack Time                   15.812
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |   15.812 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.032 |   0.032 |   15.845 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.019 | 0.029 |   0.061 |   15.873 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.264 | 0.268 |   0.329 |   16.142 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.101 | 0.119 |   0.449 |   16.261 | 
     | REF_SCAN_CLK__L2_I1               | A v -> Y ^  | CLKINVX40M | 0.200 | 0.147 |   0.596 |   16.408 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.180 | 0.570 |   1.166 |   16.978 | 
     | U0_SYS_CTRL/U63                   | B v -> Y ^  | NOR2X2M    | 0.416 | 0.298 |   1.464 |   17.276 | 
     | U0_SYS_CTRL/U64                   | C ^ -> Y v  | NAND3X2M   | 0.211 | 0.202 |   1.666 |   17.478 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.293 | 0.227 |   1.893 |   17.705 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.109 | 0.113 |   2.006 |   17.818 | 
     | U0_SYS_CTRL/U68                   | B1 v -> Y ^ | OAI221X1M  | 0.400 | 0.275 |   2.281 |   18.093 | 
     | U5                                | A ^ -> Y ^  | BUFX2M     | 0.668 | 0.491 |   2.772 |   18.584 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.223 | 0.222 |   2.994 |   18.806 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.825 | 0.513 |   3.507 |   19.320 | 
     | U0_RegFile/U153                   | B ^ -> Y v  | NOR2BX2M   | 0.227 | 0.224 |   3.731 |   19.543 | 
     | U0_RegFile/U156                   | A v -> Y ^  | NAND2X2M   | 0.455 | 0.317 |   4.049 |   19.861 | 
     | U0_RegFile/U214                   | B1 ^ -> Y v | OAI2BB2X1M | 0.150 | 0.158 |   4.206 |   20.019 | 
     | U0_RegFile/\regArr_reg[10][3]     | D v         | SDFFRQX2M  | 0.150 | 0.000 |   4.206 |   20.019 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | REF_CLK ^  |            | 0.000 |       |   0.000 |  -15.812 | 
     | REF_CLK__L1_I0                | A ^ -> Y v | CLKINVX40M | 0.036 | 0.032 |   0.032 |  -15.780 | 
     | REF_CLK__L2_I0                | A v -> Y ^ | CLKINVX40M | 0.019 | 0.029 |   0.061 |  -15.751 | 
     | U0_mux2X1/U1                  | A ^ -> Y ^ | MX2X6M     | 0.264 | 0.268 |   0.329 |  -15.483 | 
     | REF_SCAN_CLK__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.101 | 0.119 |   0.449 |  -15.364 | 
     | REF_SCAN_CLK__L2_I0           | A v -> Y ^ | CLKINVX40M | 0.203 | 0.150 |   0.599 |  -15.213 | 
     | U0_RegFile/\regArr_reg[10][3] | CK ^       | SDFFRQX2M  | 0.205 | 0.009 |   0.608 |  -15.205 | 
     +----------------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin U0_RegFile/\regArr_reg[14][6] /CK 
Endpoint:   U0_RegFile/\regArr_reg[14][6] /D     (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.608
- Setup                         0.390
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.018
- Arrival Time                  4.204
= Slack Time                   15.814
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |   15.814 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.032 |   0.032 |   15.846 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.019 | 0.029 |   0.061 |   15.875 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.264 | 0.268 |   0.329 |   16.143 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.101 | 0.119 |   0.449 |   16.262 | 
     | REF_SCAN_CLK__L2_I1               | A v -> Y ^  | CLKINVX40M | 0.200 | 0.147 |   0.596 |   16.410 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.180 | 0.570 |   1.166 |   16.980 | 
     | U0_SYS_CTRL/U63                   | B v -> Y ^  | NOR2X2M    | 0.416 | 0.298 |   1.464 |   17.278 | 
     | U0_SYS_CTRL/U64                   | C ^ -> Y v  | NAND3X2M   | 0.211 | 0.202 |   1.666 |   17.479 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.293 | 0.227 |   1.893 |   17.706 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.109 | 0.113 |   2.006 |   17.820 | 
     | U0_SYS_CTRL/U68                   | B1 v -> Y ^ | OAI221X1M  | 0.400 | 0.275 |   2.281 |   18.095 | 
     | U5                                | A ^ -> Y ^  | BUFX2M     | 0.668 | 0.491 |   2.772 |   18.586 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.223 | 0.222 |   2.994 |   18.808 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.825 | 0.513 |   3.507 |   19.321 | 
     | U0_RegFile/U153                   | B ^ -> Y v  | NOR2BX2M   | 0.227 | 0.224 |   3.731 |   19.545 | 
     | U0_RegFile/U160                   | A v -> Y ^  | NAND2X2M   | 0.442 | 0.310 |   4.041 |   19.855 | 
     | U0_RegFile/U249                   | B1 ^ -> Y v | OAI2BB2X1M | 0.156 | 0.163 |   4.204 |   20.018 | 
     | U0_RegFile/\regArr_reg[14][6]     | D v         | SDFFRQX2M  | 0.156 | 0.000 |   4.204 |   20.018 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | REF_CLK ^  |            | 0.000 |       |   0.000 |  -15.814 | 
     | REF_CLK__L1_I0                | A ^ -> Y v | CLKINVX40M | 0.036 | 0.032 |   0.032 |  -15.781 | 
     | REF_CLK__L2_I0                | A v -> Y ^ | CLKINVX40M | 0.019 | 0.029 |   0.061 |  -15.753 | 
     | U0_mux2X1/U1                  | A ^ -> Y ^ | MX2X6M     | 0.264 | 0.268 |   0.329 |  -15.484 | 
     | REF_SCAN_CLK__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.101 | 0.119 |   0.449 |  -15.365 | 
     | REF_SCAN_CLK__L2_I0           | A v -> Y ^ | CLKINVX40M | 0.203 | 0.150 |   0.599 |  -15.215 | 
     | U0_RegFile/\regArr_reg[14][6] | CK ^       | SDFFRQX2M  | 0.205 | 0.009 |   0.608 |  -15.206 | 
     +----------------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin U0_RegFile/\regArr_reg[10][2] /CK 
Endpoint:   U0_RegFile/\regArr_reg[10][2] /D     (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.611
- Setup                         0.388
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.023
- Arrival Time                  4.208
= Slack Time                   15.815
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |   15.815 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.032 |   0.032 |   15.847 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.019 | 0.029 |   0.061 |   15.876 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.264 | 0.268 |   0.329 |   16.144 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.101 | 0.119 |   0.449 |   16.264 | 
     | REF_SCAN_CLK__L2_I1               | A v -> Y ^  | CLKINVX40M | 0.200 | 0.147 |   0.596 |   16.411 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.180 | 0.570 |   1.166 |   16.981 | 
     | U0_SYS_CTRL/U63                   | B v -> Y ^  | NOR2X2M    | 0.416 | 0.298 |   1.464 |   17.279 | 
     | U0_SYS_CTRL/U64                   | C ^ -> Y v  | NAND3X2M   | 0.211 | 0.202 |   1.665 |   17.480 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.293 | 0.227 |   1.893 |   17.708 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.109 | 0.113 |   2.006 |   17.821 | 
     | U0_SYS_CTRL/U68                   | B1 v -> Y ^ | OAI221X1M  | 0.400 | 0.275 |   2.281 |   18.096 | 
     | U5                                | A ^ -> Y ^  | BUFX2M     | 0.668 | 0.491 |   2.772 |   18.587 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.223 | 0.222 |   2.994 |   18.809 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.825 | 0.513 |   3.507 |   19.322 | 
     | U0_RegFile/U153                   | B ^ -> Y v  | NOR2BX2M   | 0.227 | 0.224 |   3.731 |   19.546 | 
     | U0_RegFile/U156                   | A v -> Y ^  | NAND2X2M   | 0.455 | 0.317 |   4.048 |   19.863 | 
     | U0_RegFile/U213                   | B1 ^ -> Y v | OAI2BB2X1M | 0.143 | 0.160 |   4.208 |   20.023 | 
     | U0_RegFile/\regArr_reg[10][2]     | D v         | SDFFRQX2M  | 0.143 | 0.000 |   4.208 |   20.023 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | REF_CLK ^  |            | 0.000 |       |   0.000 |  -15.815 | 
     | REF_CLK__L1_I0                | A ^ -> Y v | CLKINVX40M | 0.036 | 0.032 |   0.032 |  -15.783 | 
     | REF_CLK__L2_I0                | A v -> Y ^ | CLKINVX40M | 0.019 | 0.029 |   0.061 |  -15.754 | 
     | U0_mux2X1/U1                  | A ^ -> Y ^ | MX2X6M     | 0.264 | 0.268 |   0.329 |  -15.486 | 
     | REF_SCAN_CLK__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.101 | 0.119 |   0.449 |  -15.366 | 
     | REF_SCAN_CLK__L2_I0           | A v -> Y ^ | CLKINVX40M | 0.203 | 0.150 |   0.599 |  -15.216 | 
     | U0_RegFile/\regArr_reg[10][2] | CK ^       | SDFFRQX2M  | 0.205 | 0.012 |   0.611 |  -15.204 | 
     +----------------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin U0_RegFile/\regArr_reg[14][3] /CK 
Endpoint:   U0_RegFile/\regArr_reg[14][3] /D     (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.607
- Setup                         0.390
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.017
- Arrival Time                  4.200
= Slack Time                   15.817
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |   15.817 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.032 |   0.032 |   15.849 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.019 | 0.029 |   0.061 |   15.878 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.264 | 0.268 |   0.329 |   16.146 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.101 | 0.119 |   0.449 |   16.266 | 
     | REF_SCAN_CLK__L2_I1               | A v -> Y ^  | CLKINVX40M | 0.200 | 0.147 |   0.596 |   16.413 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.180 | 0.570 |   1.166 |   16.983 | 
     | U0_SYS_CTRL/U63                   | B v -> Y ^  | NOR2X2M    | 0.416 | 0.298 |   1.464 |   17.281 | 
     | U0_SYS_CTRL/U64                   | C ^ -> Y v  | NAND3X2M   | 0.211 | 0.202 |   1.666 |   17.483 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.293 | 0.227 |   1.893 |   17.710 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.109 | 0.113 |   2.006 |   17.823 | 
     | U0_SYS_CTRL/U68                   | B1 v -> Y ^ | OAI221X1M  | 0.400 | 0.275 |   2.281 |   18.098 | 
     | U5                                | A ^ -> Y ^  | BUFX2M     | 0.668 | 0.491 |   2.772 |   18.589 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.223 | 0.222 |   2.994 |   18.811 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.825 | 0.513 |   3.507 |   19.324 | 
     | U0_RegFile/U153                   | B ^ -> Y v  | NOR2BX2M   | 0.227 | 0.224 |   3.731 |   19.548 | 
     | U0_RegFile/U160                   | A v -> Y ^  | NAND2X2M   | 0.442 | 0.310 |   4.041 |   19.858 | 
     | U0_RegFile/U246                   | B1 ^ -> Y v | OAI2BB2X1M | 0.153 | 0.159 |   4.200 |   20.017 | 
     | U0_RegFile/\regArr_reg[14][3]     | D v         | SDFFRQX2M  | 0.153 | 0.000 |   4.200 |   20.017 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | REF_CLK ^  |            | 0.000 |       |   0.000 |  -15.817 | 
     | REF_CLK__L1_I0                | A ^ -> Y v | CLKINVX40M | 0.036 | 0.032 |   0.032 |  -15.785 | 
     | REF_CLK__L2_I0                | A v -> Y ^ | CLKINVX40M | 0.019 | 0.029 |   0.061 |  -15.756 | 
     | U0_mux2X1/U1                  | A ^ -> Y ^ | MX2X6M     | 0.264 | 0.268 |   0.329 |  -15.488 | 
     | REF_SCAN_CLK__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.101 | 0.119 |   0.449 |  -15.368 | 
     | REF_SCAN_CLK__L2_I0           | A v -> Y ^ | CLKINVX40M | 0.203 | 0.150 |   0.599 |  -15.218 | 
     | U0_RegFile/\regArr_reg[14][3] | CK ^       | SDFFRQX2M  | 0.204 | 0.008 |   0.607 |  -15.210 | 
     +----------------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin U0_RegFile/\regArr_reg[8][0] /CK 
Endpoint:   U0_RegFile/\regArr_reg[8][0] /D      (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.610
- Setup                         0.388
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.022
- Arrival Time                  4.204
= Slack Time                   15.818
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |   15.818 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.032 |   0.032 |   15.851 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.019 | 0.029 |   0.061 |   15.879 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.264 | 0.268 |   0.329 |   16.148 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.101 | 0.119 |   0.449 |   16.267 | 
     | REF_SCAN_CLK__L2_I1               | A v -> Y ^  | CLKINVX40M | 0.200 | 0.147 |   0.596 |   16.414 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.180 | 0.570 |   1.166 |   16.984 | 
     | U0_SYS_CTRL/U63                   | B v -> Y ^  | NOR2X2M    | 0.416 | 0.298 |   1.464 |   17.282 | 
     | U0_SYS_CTRL/U64                   | C ^ -> Y v  | NAND3X2M   | 0.211 | 0.202 |   1.665 |   17.484 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.293 | 0.227 |   1.893 |   17.711 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.109 | 0.113 |   2.006 |   17.824 | 
     | U0_SYS_CTRL/U68                   | B1 v -> Y ^ | OAI221X1M  | 0.400 | 0.275 |   2.281 |   18.099 | 
     | U5                                | A ^ -> Y ^  | BUFX2M     | 0.668 | 0.491 |   2.772 |   18.590 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.223 | 0.222 |   2.994 |   18.812 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.825 | 0.513 |   3.507 |   19.326 | 
     | U0_RegFile/U153                   | B ^ -> Y v  | NOR2BX2M   | 0.227 | 0.224 |   3.731 |   19.549 | 
     | U0_RegFile/U154                   | A v -> Y ^  | NAND2X2M   | 0.446 | 0.312 |   4.043 |   19.862 | 
     | U0_RegFile/U195                   | B1 ^ -> Y v | OAI2BB2X1M | 0.145 | 0.160 |   4.203 |   20.022 | 
     | U0_RegFile/\regArr_reg[8][0]      | D v         | SDFFRQX2M  | 0.145 | 0.000 |   4.204 |   20.022 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |  -15.818 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.036 | 0.032 |   0.032 |  -15.786 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.019 | 0.029 |   0.061 |  -15.757 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.264 | 0.268 |   0.329 |  -15.489 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.101 | 0.119 |   0.449 |  -15.370 | 
     | REF_SCAN_CLK__L2_I0          | A v -> Y ^ | CLKINVX40M | 0.203 | 0.150 |   0.599 |  -15.219 | 
     | U0_RegFile/\regArr_reg[8][0] | CK ^       | SDFFRQX2M  | 0.205 | 0.011 |   0.610 |  -15.208 | 
     +---------------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin U0_RegFile/\regArr_reg[8][5] /CK 
Endpoint:   U0_RegFile/\regArr_reg[8][5] /D      (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.606
- Setup                         0.388
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.018
- Arrival Time                  4.200
= Slack Time                   15.819
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |   15.819 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.032 |   0.032 |   15.851 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.019 | 0.029 |   0.061 |   15.880 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.264 | 0.268 |   0.329 |   16.148 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.101 | 0.119 |   0.449 |   16.267 | 
     | REF_SCAN_CLK__L2_I1               | A v -> Y ^  | CLKINVX40M | 0.200 | 0.147 |   0.596 |   16.415 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.180 | 0.570 |   1.166 |   16.985 | 
     | U0_SYS_CTRL/U63                   | B v -> Y ^  | NOR2X2M    | 0.416 | 0.298 |   1.464 |   17.282 | 
     | U0_SYS_CTRL/U64                   | C ^ -> Y v  | NAND3X2M   | 0.211 | 0.202 |   1.665 |   17.484 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.293 | 0.227 |   1.893 |   17.711 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.109 | 0.113 |   2.006 |   17.825 | 
     | U0_SYS_CTRL/U68                   | B1 v -> Y ^ | OAI221X1M  | 0.400 | 0.275 |   2.281 |   18.100 | 
     | U5                                | A ^ -> Y ^  | BUFX2M     | 0.668 | 0.491 |   2.772 |   18.591 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.223 | 0.222 |   2.994 |   18.813 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.825 | 0.513 |   3.507 |   19.326 | 
     | U0_RegFile/U153                   | B ^ -> Y v  | NOR2BX2M   | 0.227 | 0.224 |   3.731 |   19.550 | 
     | U0_RegFile/U154                   | A v -> Y ^  | NAND2X2M   | 0.446 | 0.312 |   4.043 |   19.862 | 
     | U0_RegFile/U200                   | B1 ^ -> Y v | OAI2BB2X1M | 0.144 | 0.156 |   4.200 |   20.018 | 
     | U0_RegFile/\regArr_reg[8][5]      | D v         | SDFFRQX2M  | 0.144 | 0.000 |   4.200 |   20.018 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |  -15.819 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.036 | 0.032 |   0.032 |  -15.786 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.019 | 0.029 |   0.061 |  -15.758 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.264 | 0.268 |   0.329 |  -15.489 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.101 | 0.119 |   0.449 |  -15.370 | 
     | REF_SCAN_CLK__L2_I0          | A v -> Y ^ | CLKINVX40M | 0.203 | 0.150 |   0.599 |  -15.220 | 
     | U0_RegFile/\regArr_reg[8][5] | CK ^       | SDFFRQX2M  | 0.204 | 0.007 |   0.606 |  -15.212 | 
     +---------------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin U0_RegFile/\regArr_reg[8][4] /CK 
Endpoint:   U0_RegFile/\regArr_reg[8][4] /D      (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.607
- Setup                         0.390
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.017
- Arrival Time                  4.198
= Slack Time                   15.819
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |   15.819 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.032 |   0.032 |   15.852 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.019 | 0.029 |   0.061 |   15.880 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.264 | 0.268 |   0.329 |   16.149 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.101 | 0.119 |   0.449 |   16.268 | 
     | REF_SCAN_CLK__L2_I1               | A v -> Y ^  | CLKINVX40M | 0.200 | 0.147 |   0.596 |   16.415 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.180 | 0.570 |   1.166 |   16.985 | 
     | U0_SYS_CTRL/U63                   | B v -> Y ^  | NOR2X2M    | 0.416 | 0.298 |   1.464 |   17.283 | 
     | U0_SYS_CTRL/U64                   | C ^ -> Y v  | NAND3X2M   | 0.211 | 0.202 |   1.666 |   17.485 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.293 | 0.227 |   1.893 |   17.712 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.109 | 0.113 |   2.006 |   17.825 | 
     | U0_SYS_CTRL/U68                   | B1 v -> Y ^ | OAI221X1M  | 0.400 | 0.275 |   2.281 |   18.100 | 
     | U5                                | A ^ -> Y ^  | BUFX2M     | 0.668 | 0.491 |   2.772 |   18.591 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.223 | 0.222 |   2.994 |   18.813 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.825 | 0.513 |   3.507 |   19.327 | 
     | U0_RegFile/U153                   | B ^ -> Y v  | NOR2BX2M   | 0.227 | 0.224 |   3.731 |   19.550 | 
     | U0_RegFile/U154                   | A v -> Y ^  | NAND2X2M   | 0.446 | 0.312 |   4.044 |   19.863 | 
     | U0_RegFile/U199                   | B1 ^ -> Y v | OAI2BB2X1M | 0.153 | 0.155 |   4.198 |   20.017 | 
     | U0_RegFile/\regArr_reg[8][4]      | D v         | SDFFRQX2M  | 0.153 | 0.000 |   4.198 |   20.017 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |  -15.819 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.036 | 0.032 |   0.032 |  -15.787 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.019 | 0.029 |   0.061 |  -15.758 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.264 | 0.268 |   0.329 |  -15.490 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.101 | 0.119 |   0.449 |  -15.371 | 
     | REF_SCAN_CLK__L2_I0          | A v -> Y ^ | CLKINVX40M | 0.203 | 0.150 |   0.599 |  -15.220 | 
     | U0_RegFile/\regArr_reg[8][4] | CK ^       | SDFFRQX2M  | 0.204 | 0.008 |   0.607 |  -15.212 | 
     +---------------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin U0_RegFile/\regArr_reg[10][5] /CK 
Endpoint:   U0_RegFile/\regArr_reg[10][5] /D     (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.607
- Setup                         0.387
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.020
- Arrival Time                  4.200
= Slack Time                   15.820
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |   15.820 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.032 |   0.032 |   15.852 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.019 | 0.029 |   0.061 |   15.881 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.264 | 0.268 |   0.329 |   16.149 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.101 | 0.119 |   0.449 |   16.269 | 
     | REF_SCAN_CLK__L2_I1               | A v -> Y ^  | CLKINVX40M | 0.200 | 0.147 |   0.596 |   16.416 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.180 | 0.570 |   1.166 |   16.986 | 
     | U0_SYS_CTRL/U63                   | B v -> Y ^  | NOR2X2M    | 0.416 | 0.298 |   1.464 |   17.284 | 
     | U0_SYS_CTRL/U64                   | C ^ -> Y v  | NAND3X2M   | 0.211 | 0.202 |   1.665 |   17.486 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.293 | 0.227 |   1.893 |   17.713 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.109 | 0.113 |   2.006 |   17.826 | 
     | U0_SYS_CTRL/U68                   | B1 v -> Y ^ | OAI221X1M  | 0.400 | 0.275 |   2.281 |   18.101 | 
     | U5                                | A ^ -> Y ^  | BUFX2M     | 0.668 | 0.491 |   2.772 |   18.592 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.223 | 0.222 |   2.994 |   18.814 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.825 | 0.513 |   3.507 |   19.327 | 
     | U0_RegFile/U153                   | B ^ -> Y v  | NOR2BX2M   | 0.227 | 0.224 |   3.731 |   19.551 | 
     | U0_RegFile/U156                   | A v -> Y ^  | NAND2X2M   | 0.455 | 0.317 |   4.048 |   19.868 | 
     | U0_RegFile/U216                   | B1 ^ -> Y v | OAI2BB2X1M | 0.140 | 0.152 |   4.200 |   20.020 | 
     | U0_RegFile/\regArr_reg[10][5]     | D v         | SDFFRQX2M  | 0.140 | 0.000 |   4.200 |   20.020 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | REF_CLK ^  |            | 0.000 |       |   0.000 |  -15.820 | 
     | REF_CLK__L1_I0                | A ^ -> Y v | CLKINVX40M | 0.036 | 0.032 |   0.032 |  -15.788 | 
     | REF_CLK__L2_I0                | A v -> Y ^ | CLKINVX40M | 0.019 | 0.029 |   0.061 |  -15.759 | 
     | U0_mux2X1/U1                  | A ^ -> Y ^ | MX2X6M     | 0.264 | 0.268 |   0.329 |  -15.491 | 
     | REF_SCAN_CLK__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.101 | 0.119 |   0.449 |  -15.371 | 
     | REF_SCAN_CLK__L2_I0           | A v -> Y ^ | CLKINVX40M | 0.203 | 0.150 |   0.599 |  -15.221 | 
     | U0_RegFile/\regArr_reg[10][5] | CK ^       | SDFFRQX2M  | 0.204 | 0.008 |   0.607 |  -15.213 | 
     +----------------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin U0_RegFile/\regArr_reg[2][0] /CK 
Endpoint:   U0_RegFile/\regArr_reg[2][0] /D      (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.613
- Setup                         0.410
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.003
- Arrival Time                  4.183
= Slack Time                   15.821
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |   15.821 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.032 |   0.032 |   15.853 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.019 | 0.029 |   0.061 |   15.882 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.264 | 0.268 |   0.329 |   16.150 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.101 | 0.119 |   0.449 |   16.269 | 
     | REF_SCAN_CLK__L2_I1               | A v -> Y ^  | CLKINVX40M | 0.200 | 0.147 |   0.596 |   16.417 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.180 | 0.570 |   1.166 |   16.987 | 
     | U0_SYS_CTRL/U63                   | B v -> Y ^  | NOR2X2M    | 0.416 | 0.298 |   1.464 |   17.285 | 
     | U0_SYS_CTRL/U64                   | C ^ -> Y v  | NAND3X2M   | 0.211 | 0.202 |   1.665 |   17.486 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.293 | 0.227 |   1.893 |   17.713 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.109 | 0.113 |   2.006 |   17.827 | 
     | U0_SYS_CTRL/U68                   | B1 v -> Y ^ | OAI221X1M  | 0.400 | 0.275 |   2.281 |   18.102 | 
     | U5                                | A ^ -> Y ^  | BUFX2M     | 0.668 | 0.491 |   2.772 |   18.593 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.223 | 0.222 |   2.994 |   18.815 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.825 | 0.513 |   3.507 |   19.328 | 
     | U0_RegFile/U162                   | B ^ -> Y v  | NOR2BX2M   | 0.228 | 0.209 |   3.717 |   19.537 | 
     | U0_RegFile/U164                   | B v -> Y ^  | NAND2X2M   | 0.404 | 0.298 |   4.015 |   19.836 | 
     | U0_RegFile/U373                   | B1 ^ -> Y v | OAI2BB2X1M | 0.159 | 0.168 |   4.183 |   20.003 | 
     | U0_RegFile/\regArr_reg[2][0]      | D v         | SDFFSQX2M  | 0.159 | 0.000 |   4.183 |   20.003 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |  -15.821 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.036 | 0.032 |   0.032 |  -15.788 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.019 | 0.029 |   0.061 |  -15.760 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.264 | 0.268 |   0.329 |  -15.491 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.101 | 0.119 |   0.449 |  -15.372 | 
     | REF_SCAN_CLK__L2_I0          | A v -> Y ^ | CLKINVX40M | 0.203 | 0.150 |   0.599 |  -15.222 | 
     | U0_RegFile/\regArr_reg[2][0] | CK ^       | SDFFSQX2M  | 0.206 | 0.014 |   0.613 |  -15.208 | 
     +---------------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin U0_RegFile/\regArr_reg[10][1] /CK 
Endpoint:   U0_RegFile/\regArr_reg[10][1] /D     (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.611
- Setup                         0.387
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.024
- Arrival Time                  4.202
= Slack Time                   15.822
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |   15.822 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.032 |   0.032 |   15.854 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.019 | 0.029 |   0.061 |   15.883 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.264 | 0.268 |   0.329 |   16.151 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.101 | 0.119 |   0.449 |   16.271 | 
     | REF_SCAN_CLK__L2_I1               | A v -> Y ^  | CLKINVX40M | 0.200 | 0.147 |   0.596 |   16.418 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.180 | 0.570 |   1.166 |   16.988 | 
     | U0_SYS_CTRL/U63                   | B v -> Y ^  | NOR2X2M    | 0.416 | 0.298 |   1.464 |   17.286 | 
     | U0_SYS_CTRL/U64                   | C ^ -> Y v  | NAND3X2M   | 0.211 | 0.202 |   1.666 |   17.487 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.293 | 0.227 |   1.893 |   17.715 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.109 | 0.113 |   2.006 |   17.828 | 
     | U0_SYS_CTRL/U68                   | B1 v -> Y ^ | OAI221X1M  | 0.400 | 0.275 |   2.281 |   18.103 | 
     | U5                                | A ^ -> Y ^  | BUFX2M     | 0.668 | 0.491 |   2.772 |   18.594 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.223 | 0.222 |   2.994 |   18.816 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.825 | 0.513 |   3.507 |   19.329 | 
     | U0_RegFile/U153                   | B ^ -> Y v  | NOR2BX2M   | 0.227 | 0.224 |   3.731 |   19.553 | 
     | U0_RegFile/U156                   | A v -> Y ^  | NAND2X2M   | 0.455 | 0.317 |   4.049 |   19.870 | 
     | U0_RegFile/U212                   | B1 ^ -> Y v | OAI2BB2X1M | 0.141 | 0.153 |   4.202 |   20.024 | 
     | U0_RegFile/\regArr_reg[10][1]     | D v         | SDFFRQX2M  | 0.141 | 0.000 |   4.202 |   20.024 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | REF_CLK ^  |            | 0.000 |       |   0.000 |  -15.822 | 
     | REF_CLK__L1_I0                | A ^ -> Y v | CLKINVX40M | 0.036 | 0.032 |   0.032 |  -15.789 | 
     | REF_CLK__L2_I0                | A v -> Y ^ | CLKINVX40M | 0.019 | 0.029 |   0.061 |  -15.761 | 
     | U0_mux2X1/U1                  | A ^ -> Y ^ | MX2X6M     | 0.264 | 0.268 |   0.329 |  -15.493 | 
     | REF_SCAN_CLK__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.101 | 0.119 |   0.449 |  -15.373 | 
     | REF_SCAN_CLK__L2_I0           | A v -> Y ^ | CLKINVX40M | 0.203 | 0.150 |   0.599 |  -15.223 | 
     | U0_RegFile/\regArr_reg[10][1] | CK ^       | SDFFRQX2M  | 0.205 | 0.012 |   0.611 |  -15.211 | 
     +----------------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin U0_RegFile/\regArr_reg[8][1] /CK 
Endpoint:   U0_RegFile/\regArr_reg[8][1] /D      (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.610
- Setup                         0.388
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.022
- Arrival Time                  4.200
= Slack Time                   15.822
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |   15.822 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.032 |   0.032 |   15.855 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.019 | 0.029 |   0.061 |   15.883 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.264 | 0.268 |   0.329 |   16.152 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.101 | 0.119 |   0.449 |   16.271 | 
     | REF_SCAN_CLK__L2_I1               | A v -> Y ^  | CLKINVX40M | 0.200 | 0.147 |   0.596 |   16.418 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.180 | 0.570 |   1.166 |   16.989 | 
     | U0_SYS_CTRL/U63                   | B v -> Y ^  | NOR2X2M    | 0.416 | 0.298 |   1.464 |   17.286 | 
     | U0_SYS_CTRL/U64                   | C ^ -> Y v  | NAND3X2M   | 0.211 | 0.202 |   1.665 |   17.488 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.293 | 0.227 |   1.893 |   17.715 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.109 | 0.113 |   2.006 |   17.828 | 
     | U0_SYS_CTRL/U68                   | B1 v -> Y ^ | OAI221X1M  | 0.400 | 0.275 |   2.281 |   18.103 | 
     | U5                                | A ^ -> Y ^  | BUFX2M     | 0.668 | 0.491 |   2.772 |   18.595 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.223 | 0.222 |   2.994 |   18.817 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.825 | 0.513 |   3.507 |   19.330 | 
     | U0_RegFile/U153                   | B ^ -> Y v  | NOR2BX2M   | 0.227 | 0.224 |   3.731 |   19.554 | 
     | U0_RegFile/U154                   | A v -> Y ^  | NAND2X2M   | 0.446 | 0.312 |   4.043 |   19.866 | 
     | U0_RegFile/U196                   | B1 ^ -> Y v | OAI2BB2X1M | 0.144 | 0.157 |   4.200 |   20.022 | 
     | U0_RegFile/\regArr_reg[8][1]      | D v         | SDFFRQX2M  | 0.144 | 0.000 |   4.200 |   20.022 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |  -15.822 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.036 | 0.032 |   0.032 |  -15.790 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.019 | 0.029 |   0.061 |  -15.761 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.264 | 0.268 |   0.329 |  -15.493 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.101 | 0.119 |   0.449 |  -15.374 | 
     | REF_SCAN_CLK__L2_I0          | A v -> Y ^ | CLKINVX40M | 0.203 | 0.150 |   0.599 |  -15.223 | 
     | U0_RegFile/\regArr_reg[8][1] | CK ^       | SDFFRQX2M  | 0.205 | 0.011 |   0.610 |  -15.212 | 
     +---------------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin U0_RegFile/\regArr_reg[14][0] /CK 
Endpoint:   U0_RegFile/\regArr_reg[14][0] /D     (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.603
- Setup                         0.387
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.016
- Arrival Time                  4.194
= Slack Time                   15.823
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |   15.823 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.032 |   0.032 |   15.855 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.019 | 0.029 |   0.061 |   15.884 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.264 | 0.268 |   0.329 |   16.152 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.101 | 0.119 |   0.449 |   16.271 | 
     | REF_SCAN_CLK__L2_I1               | A v -> Y ^  | CLKINVX40M | 0.200 | 0.147 |   0.596 |   16.419 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.180 | 0.570 |   1.166 |   16.989 | 
     | U0_SYS_CTRL/U63                   | B v -> Y ^  | NOR2X2M    | 0.416 | 0.298 |   1.464 |   17.286 | 
     | U0_SYS_CTRL/U64                   | C ^ -> Y v  | NAND3X2M   | 0.211 | 0.202 |   1.666 |   17.488 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.293 | 0.227 |   1.893 |   17.715 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.109 | 0.113 |   2.006 |   17.829 | 
     | U0_SYS_CTRL/U68                   | B1 v -> Y ^ | OAI221X1M  | 0.400 | 0.275 |   2.281 |   18.104 | 
     | U5                                | A ^ -> Y ^  | BUFX2M     | 0.668 | 0.491 |   2.772 |   18.595 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.223 | 0.222 |   2.994 |   18.817 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.825 | 0.513 |   3.507 |   19.330 | 
     | U0_RegFile/U153                   | B ^ -> Y v  | NOR2BX2M   | 0.227 | 0.224 |   3.731 |   19.554 | 
     | U0_RegFile/U160                   | A v -> Y ^  | NAND2X2M   | 0.442 | 0.310 |   4.041 |   19.864 | 
     | U0_RegFile/U243                   | B1 ^ -> Y v | OAI2BB2X1M | 0.139 | 0.153 |   4.194 |   20.016 | 
     | U0_RegFile/\regArr_reg[14][0]     | D v         | SDFFRQX2M  | 0.139 | 0.000 |   4.194 |   20.016 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | REF_CLK ^  |            | 0.000 |       |   0.000 |  -15.823 | 
     | REF_CLK__L1_I0                | A ^ -> Y v | CLKINVX40M | 0.036 | 0.032 |   0.032 |  -15.790 | 
     | REF_CLK__L2_I0                | A v -> Y ^ | CLKINVX40M | 0.019 | 0.029 |   0.061 |  -15.762 | 
     | U0_mux2X1/U1                  | A ^ -> Y ^ | MX2X6M     | 0.264 | 0.268 |   0.329 |  -15.493 | 
     | REF_SCAN_CLK__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.101 | 0.119 |   0.449 |  -15.374 | 
     | REF_SCAN_CLK__L2_I0           | A v -> Y ^ | CLKINVX40M | 0.203 | 0.150 |   0.599 |  -15.224 | 
     | U0_RegFile/\regArr_reg[14][0] | CK ^       | SDFFRQX2M  | 0.204 | 0.004 |   0.603 |  -15.219 | 
     +----------------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin U0_RegFile/\regArr_reg[6][4] /CK 
Endpoint:   U0_RegFile/\regArr_reg[6][4] /D      (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.614
- Setup                         0.392
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.022
- Arrival Time                  4.198
= Slack Time                   15.824
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |   15.824 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.032 |   0.032 |   15.856 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.019 | 0.029 |   0.061 |   15.885 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.264 | 0.268 |   0.329 |   16.153 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.101 | 0.119 |   0.449 |   16.273 | 
     | REF_SCAN_CLK__L2_I1               | A v -> Y ^  | CLKINVX40M | 0.200 | 0.147 |   0.596 |   16.420 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.180 | 0.570 |   1.166 |   16.990 | 
     | U0_SYS_CTRL/U63                   | B v -> Y ^  | NOR2X2M    | 0.416 | 0.298 |   1.464 |   17.288 | 
     | U0_SYS_CTRL/U64                   | C ^ -> Y v  | NAND3X2M   | 0.211 | 0.202 |   1.666 |   17.490 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.293 | 0.227 |   1.893 |   17.717 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.109 | 0.113 |   2.006 |   17.830 | 
     | U0_SYS_CTRL/U68                   | B1 v -> Y ^ | OAI221X1M  | 0.400 | 0.275 |   2.281 |   18.105 | 
     | U5                                | A ^ -> Y ^  | BUFX2M     | 0.668 | 0.491 |   2.772 |   18.596 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.223 | 0.222 |   2.994 |   18.818 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.825 | 0.513 |   3.507 |   19.331 | 
     | U0_RegFile/U162                   | B ^ -> Y v  | NOR2BX2M   | 0.228 | 0.209 |   3.717 |   19.541 | 
     | U0_RegFile/U168                   | B v -> Y ^  | NAND2X2M   | 0.438 | 0.316 |   4.033 |   19.857 | 
     | U0_RegFile/U348                   | B1 ^ -> Y v | OAI2BB2X1M | 0.166 | 0.165 |   4.198 |   20.022 | 
     | U0_RegFile/\regArr_reg[6][4]      | D v         | SDFFRQX2M  | 0.166 | 0.000 |   4.198 |   20.022 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |  -15.824 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.036 | 0.032 |   0.032 |  -15.792 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.019 | 0.029 |   0.061 |  -15.763 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.264 | 0.268 |   0.329 |  -15.495 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.101 | 0.119 |   0.449 |  -15.375 | 
     | REF_SCAN_CLK__L2_I1          | A v -> Y ^ | CLKINVX40M | 0.200 | 0.147 |   0.596 |  -15.228 | 
     | U0_RegFile/\regArr_reg[6][4] | CK ^       | SDFFRQX2M  | 0.208 | 0.018 |   0.614 |  -15.210 | 
     +---------------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin U0_RegFile/\regArr_reg[14][1] /CK 
Endpoint:   U0_RegFile/\regArr_reg[14][1] /D     (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.605
- Setup                         0.387
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.017
- Arrival Time                  4.193
= Slack Time                   15.825
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |   15.825 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.032 |   0.032 |   15.857 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.019 | 0.029 |   0.061 |   15.886 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.264 | 0.268 |   0.329 |   16.154 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.101 | 0.119 |   0.449 |   16.273 | 
     | REF_SCAN_CLK__L2_I1               | A v -> Y ^  | CLKINVX40M | 0.200 | 0.147 |   0.596 |   16.421 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.180 | 0.570 |   1.166 |   16.991 | 
     | U0_SYS_CTRL/U63                   | B v -> Y ^  | NOR2X2M    | 0.416 | 0.298 |   1.464 |   17.288 | 
     | U0_SYS_CTRL/U64                   | C ^ -> Y v  | NAND3X2M   | 0.211 | 0.202 |   1.666 |   17.490 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.293 | 0.227 |   1.893 |   17.717 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.109 | 0.113 |   2.006 |   17.831 | 
     | U0_SYS_CTRL/U68                   | B1 v -> Y ^ | OAI221X1M  | 0.400 | 0.275 |   2.281 |   18.106 | 
     | U5                                | A ^ -> Y ^  | BUFX2M     | 0.668 | 0.491 |   2.772 |   18.597 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.223 | 0.222 |   2.994 |   18.819 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.825 | 0.513 |   3.507 |   19.332 | 
     | U0_RegFile/U153                   | B ^ -> Y v  | NOR2BX2M   | 0.227 | 0.224 |   3.731 |   19.556 | 
     | U0_RegFile/U160                   | A v -> Y ^  | NAND2X2M   | 0.442 | 0.310 |   4.041 |   19.866 | 
     | U0_RegFile/U244                   | B1 ^ -> Y v | OAI2BB2X1M | 0.140 | 0.152 |   4.193 |   20.017 | 
     | U0_RegFile/\regArr_reg[14][1]     | D v         | SDFFRQX2M  | 0.140 | 0.000 |   4.193 |   20.017 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | REF_CLK ^  |            | 0.000 |       |   0.000 |  -15.825 | 
     | REF_CLK__L1_I0                | A ^ -> Y v | CLKINVX40M | 0.036 | 0.032 |   0.032 |  -15.792 | 
     | REF_CLK__L2_I0                | A v -> Y ^ | CLKINVX40M | 0.019 | 0.029 |   0.061 |  -15.764 | 
     | U0_mux2X1/U1                  | A ^ -> Y ^ | MX2X6M     | 0.264 | 0.268 |   0.329 |  -15.495 | 
     | REF_SCAN_CLK__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.101 | 0.119 |   0.449 |  -15.376 | 
     | REF_SCAN_CLK__L2_I0           | A v -> Y ^ | CLKINVX40M | 0.203 | 0.150 |   0.599 |  -15.226 | 
     | U0_RegFile/\regArr_reg[14][1] | CK ^       | SDFFRQX2M  | 0.204 | 0.006 |   0.605 |  -15.220 | 
     +----------------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin U0_RegFile/\regArr_reg[14][5] /CK 
Endpoint:   U0_RegFile/\regArr_reg[14][5] /D     (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.608
- Setup                         0.388
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.021
- Arrival Time                  4.196
= Slack Time                   15.825
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |   15.825 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.032 |   0.032 |   15.858 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.019 | 0.029 |   0.061 |   15.886 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.264 | 0.268 |   0.329 |   16.154 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.101 | 0.119 |   0.449 |   16.274 | 
     | REF_SCAN_CLK__L2_I1               | A v -> Y ^  | CLKINVX40M | 0.200 | 0.147 |   0.596 |   16.421 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.180 | 0.570 |   1.166 |   16.991 | 
     | U0_SYS_CTRL/U63                   | B v -> Y ^  | NOR2X2M    | 0.416 | 0.298 |   1.464 |   17.289 | 
     | U0_SYS_CTRL/U64                   | C ^ -> Y v  | NAND3X2M   | 0.211 | 0.202 |   1.665 |   17.491 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.293 | 0.227 |   1.893 |   17.718 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.109 | 0.113 |   2.006 |   17.831 | 
     | U0_SYS_CTRL/U68                   | B1 v -> Y ^ | OAI221X1M  | 0.400 | 0.275 |   2.281 |   18.106 | 
     | U5                                | A ^ -> Y ^  | BUFX2M     | 0.668 | 0.491 |   2.772 |   18.597 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.223 | 0.222 |   2.994 |   18.819 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.825 | 0.513 |   3.507 |   19.333 | 
     | U0_RegFile/U153                   | B ^ -> Y v  | NOR2BX2M   | 0.227 | 0.224 |   3.731 |   19.556 | 
     | U0_RegFile/U160                   | A v -> Y ^  | NAND2X2M   | 0.442 | 0.310 |   4.041 |   19.866 | 
     | U0_RegFile/U248                   | B1 ^ -> Y v | OAI2BB2X1M | 0.142 | 0.155 |   4.196 |   20.021 | 
     | U0_RegFile/\regArr_reg[14][5]     | D v         | SDFFRQX2M  | 0.142 | 0.000 |   4.196 |   20.021 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | REF_CLK ^  |            | 0.000 |       |   0.000 |  -15.825 | 
     | REF_CLK__L1_I0                | A ^ -> Y v | CLKINVX40M | 0.036 | 0.032 |   0.032 |  -15.793 | 
     | REF_CLK__L2_I0                | A v -> Y ^ | CLKINVX40M | 0.019 | 0.029 |   0.061 |  -15.764 | 
     | U0_mux2X1/U1                  | A ^ -> Y ^ | MX2X6M     | 0.264 | 0.268 |   0.329 |  -15.496 | 
     | REF_SCAN_CLK__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.101 | 0.119 |   0.449 |  -15.377 | 
     | REF_SCAN_CLK__L2_I0           | A v -> Y ^ | CLKINVX40M | 0.203 | 0.150 |   0.599 |  -15.226 | 
     | U0_RegFile/\regArr_reg[14][5] | CK ^       | SDFFRQX2M  | 0.205 | 0.009 |   0.608 |  -15.217 | 
     +----------------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin U0_RegFile/\regArr_reg[8][3] /CK 
Endpoint:   U0_RegFile/\regArr_reg[8][3] /D      (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.608
- Setup                         0.387
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.020
- Arrival Time                  4.195
= Slack Time                   15.825
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |   15.825 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.032 |   0.032 |   15.858 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.019 | 0.029 |   0.061 |   15.886 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.264 | 0.268 |   0.329 |   16.155 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.101 | 0.119 |   0.449 |   16.274 | 
     | REF_SCAN_CLK__L2_I1               | A v -> Y ^  | CLKINVX40M | 0.200 | 0.147 |   0.596 |   16.421 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.180 | 0.570 |   1.166 |   16.992 | 
     | U0_SYS_CTRL/U63                   | B v -> Y ^  | NOR2X2M    | 0.416 | 0.298 |   1.464 |   17.289 | 
     | U0_SYS_CTRL/U64                   | C ^ -> Y v  | NAND3X2M   | 0.211 | 0.202 |   1.665 |   17.491 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.293 | 0.227 |   1.893 |   17.718 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.109 | 0.113 |   2.006 |   17.832 | 
     | U0_SYS_CTRL/U68                   | B1 v -> Y ^ | OAI221X1M  | 0.400 | 0.275 |   2.281 |   18.106 | 
     | U5                                | A ^ -> Y ^  | BUFX2M     | 0.668 | 0.491 |   2.772 |   18.598 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.223 | 0.222 |   2.994 |   18.820 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.825 | 0.513 |   3.507 |   19.333 | 
     | U0_RegFile/U153                   | B ^ -> Y v  | NOR2BX2M   | 0.227 | 0.224 |   3.731 |   19.557 | 
     | U0_RegFile/U154                   | A v -> Y ^  | NAND2X2M   | 0.446 | 0.312 |   4.043 |   19.869 | 
     | U0_RegFile/U198                   | B1 ^ -> Y v | OAI2BB2X1M | 0.141 | 0.151 |   4.195 |   20.020 | 
     | U0_RegFile/\regArr_reg[8][3]      | D v         | SDFFRQX2M  | 0.141 | 0.000 |   4.195 |   20.020 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |  -15.825 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.036 | 0.032 |   0.032 |  -15.793 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.019 | 0.029 |   0.061 |  -15.764 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.264 | 0.268 |   0.329 |  -15.496 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.101 | 0.119 |   0.449 |  -15.377 | 
     | REF_SCAN_CLK__L2_I0          | A v -> Y ^ | CLKINVX40M | 0.203 | 0.150 |   0.599 |  -15.226 | 
     | U0_RegFile/\regArr_reg[8][3] | CK ^       | SDFFRQX2M  | 0.205 | 0.009 |   0.608 |  -15.218 | 
     +---------------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin U0_RegFile/\regArr_reg[14][7] /CK 
Endpoint:   U0_RegFile/\regArr_reg[14][7] /D     (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.607
- Setup                         0.387
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.020
- Arrival Time                  4.194
= Slack Time                   15.826
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |   15.826 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.032 |   0.032 |   15.858 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.019 | 0.029 |   0.061 |   15.887 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.264 | 0.268 |   0.329 |   16.155 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.101 | 0.119 |   0.449 |   16.274 | 
     | REF_SCAN_CLK__L2_I1               | A v -> Y ^  | CLKINVX40M | 0.200 | 0.147 |   0.596 |   16.422 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.180 | 0.570 |   1.166 |   16.992 | 
     | U0_SYS_CTRL/U63                   | B v -> Y ^  | NOR2X2M    | 0.416 | 0.298 |   1.464 |   17.289 | 
     | U0_SYS_CTRL/U64                   | C ^ -> Y v  | NAND3X2M   | 0.211 | 0.202 |   1.666 |   17.491 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.293 | 0.227 |   1.893 |   17.718 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.109 | 0.113 |   2.006 |   17.832 | 
     | U0_SYS_CTRL/U68                   | B1 v -> Y ^ | OAI221X1M  | 0.400 | 0.275 |   2.281 |   18.107 | 
     | U5                                | A ^ -> Y ^  | BUFX2M     | 0.668 | 0.491 |   2.772 |   18.598 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.223 | 0.222 |   2.994 |   18.820 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.825 | 0.513 |   3.507 |   19.333 | 
     | U0_RegFile/U153                   | B ^ -> Y v  | NOR2BX2M   | 0.227 | 0.224 |   3.731 |   19.557 | 
     | U0_RegFile/U160                   | A v -> Y ^  | NAND2X2M   | 0.442 | 0.310 |   4.041 |   19.867 | 
     | U0_RegFile/U250                   | B1 ^ -> Y v | OAI2BB2X1M | 0.140 | 0.153 |   4.194 |   20.020 | 
     | U0_RegFile/\regArr_reg[14][7]     | D v         | SDFFRQX2M  | 0.140 | 0.000 |   4.194 |   20.020 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | REF_CLK ^  |            | 0.000 |       |   0.000 |  -15.826 | 
     | REF_CLK__L1_I0                | A ^ -> Y v | CLKINVX40M | 0.036 | 0.032 |   0.032 |  -15.793 | 
     | REF_CLK__L2_I0                | A v -> Y ^ | CLKINVX40M | 0.019 | 0.029 |   0.061 |  -15.765 | 
     | U0_mux2X1/U1                  | A ^ -> Y ^ | MX2X6M     | 0.264 | 0.268 |   0.329 |  -15.496 | 
     | REF_SCAN_CLK__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.101 | 0.119 |   0.449 |  -15.377 | 
     | REF_SCAN_CLK__L2_I0           | A v -> Y ^ | CLKINVX40M | 0.203 | 0.150 |   0.599 |  -15.227 | 
     | U0_RegFile/\regArr_reg[14][7] | CK ^       | SDFFRQX2M  | 0.205 | 0.008 |   0.607 |  -15.219 | 
     +----------------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin U0_RegFile/\regArr_reg[14][4] /CK 
Endpoint:   U0_RegFile/\regArr_reg[14][4] /D     (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.609
- Setup                         0.389
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.019
- Arrival Time                  4.193
= Slack Time                   15.826
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |   15.826 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.032 |   0.032 |   15.858 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.019 | 0.029 |   0.061 |   15.887 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.264 | 0.268 |   0.329 |   16.155 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.101 | 0.119 |   0.449 |   16.275 | 
     | REF_SCAN_CLK__L2_I1               | A v -> Y ^  | CLKINVX40M | 0.200 | 0.147 |   0.596 |   16.422 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.180 | 0.570 |   1.166 |   16.992 | 
     | U0_SYS_CTRL/U63                   | B v -> Y ^  | NOR2X2M    | 0.416 | 0.298 |   1.464 |   17.290 | 
     | U0_SYS_CTRL/U64                   | C ^ -> Y v  | NAND3X2M   | 0.211 | 0.202 |   1.665 |   17.491 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.293 | 0.227 |   1.893 |   17.719 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.109 | 0.113 |   2.006 |   17.832 | 
     | U0_SYS_CTRL/U68                   | B1 v -> Y ^ | OAI221X1M  | 0.400 | 0.275 |   2.281 |   18.107 | 
     | U5                                | A ^ -> Y ^  | BUFX2M     | 0.668 | 0.491 |   2.772 |   18.598 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.223 | 0.222 |   2.994 |   18.820 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.825 | 0.513 |   3.507 |   19.333 | 
     | U0_RegFile/U153                   | B ^ -> Y v  | NOR2BX2M   | 0.227 | 0.224 |   3.731 |   19.557 | 
     | U0_RegFile/U160                   | A v -> Y ^  | NAND2X2M   | 0.442 | 0.310 |   4.041 |   19.867 | 
     | U0_RegFile/U247                   | B1 ^ -> Y v | OAI2BB2X1M | 0.151 | 0.152 |   4.193 |   20.019 | 
     | U0_RegFile/\regArr_reg[14][4]     | D v         | SDFFRQX2M  | 0.151 | 0.000 |   4.193 |   20.019 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | REF_CLK ^  |            | 0.000 |       |   0.000 |  -15.826 | 
     | REF_CLK__L1_I0                | A ^ -> Y v | CLKINVX40M | 0.036 | 0.032 |   0.032 |  -15.794 | 
     | REF_CLK__L2_I0                | A v -> Y ^ | CLKINVX40M | 0.019 | 0.029 |   0.061 |  -15.765 | 
     | U0_mux2X1/U1                  | A ^ -> Y ^ | MX2X6M     | 0.264 | 0.268 |   0.329 |  -15.497 | 
     | REF_SCAN_CLK__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.101 | 0.119 |   0.449 |  -15.377 | 
     | REF_SCAN_CLK__L2_I0           | A v -> Y ^ | CLKINVX40M | 0.203 | 0.150 |   0.599 |  -15.227 | 
     | U0_RegFile/\regArr_reg[14][4] | CK ^       | SDFFRQX2M  | 0.205 | 0.009 |   0.609 |  -15.217 | 
     +----------------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin U0_RegFile/\regArr_reg[0][1] /CK 
Endpoint:   U0_RegFile/\regArr_reg[0][1] /D      (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.609
- Setup                         0.392
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.017
- Arrival Time                  4.189
= Slack Time                   15.829
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |   15.829 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.032 |   0.032 |   15.861 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.019 | 0.029 |   0.061 |   15.890 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.264 | 0.268 |   0.329 |   16.158 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.101 | 0.119 |   0.449 |   16.277 | 
     | REF_SCAN_CLK__L2_I1               | A v -> Y ^  | CLKINVX40M | 0.200 | 0.147 |   0.596 |   16.425 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.180 | 0.570 |   1.166 |   16.995 | 
     | U0_SYS_CTRL/U63                   | B v -> Y ^  | NOR2X2M    | 0.416 | 0.298 |   1.464 |   17.293 | 
     | U0_SYS_CTRL/U64                   | C ^ -> Y v  | NAND3X2M   | 0.211 | 0.202 |   1.665 |   17.494 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.293 | 0.227 |   1.893 |   17.721 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.109 | 0.113 |   2.006 |   17.835 | 
     | U0_SYS_CTRL/U68                   | B1 v -> Y ^ | OAI221X1M  | 0.400 | 0.275 |   2.281 |   18.110 | 
     | U5                                | A ^ -> Y ^  | BUFX2M     | 0.668 | 0.491 |   2.772 |   18.601 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.223 | 0.222 |   2.994 |   18.823 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.825 | 0.513 |   3.507 |   19.336 | 
     | U0_RegFile/U162                   | B ^ -> Y v  | NOR2BX2M   | 0.228 | 0.209 |   3.717 |   19.546 | 
     | U0_RegFile/U170                   | B v -> Y ^  | NAND2X2M   | 0.475 | 0.337 |   4.054 |   19.882 | 
     | U0_RegFile/U313                   | B0 ^ -> Y v | OAI2BB2X1M | 0.162 | 0.135 |   4.189 |   20.017 | 
     | U0_RegFile/\regArr_reg[0][1]      | D v         | SDFFRQX2M  | 0.162 | 0.000 |   4.189 |   20.017 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |  -15.829 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.036 | 0.032 |   0.032 |  -15.796 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.019 | 0.029 |   0.061 |  -15.768 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.264 | 0.268 |   0.329 |  -15.500 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.101 | 0.119 |   0.449 |  -15.380 | 
     | REF_SCAN_CLK__L2_I0          | A v -> Y ^ | CLKINVX40M | 0.203 | 0.150 |   0.599 |  -15.230 | 
     | U0_RegFile/\regArr_reg[0][1] | CK ^       | SDFFRQX2M  | 0.205 | 0.010 |   0.609 |  -15.220 | 
     +---------------------------------------------------------------------------------------------+ 

