hmLoadTopic({
hmKeywords:"AccessViolation,AlignmentFault,Architecture,ArithmeticException,BreakPoint,Conflict,Delivery,Dispatcher,DtbAcv,DtbMiss,Event,EventPriority,FLAG_ARITHMETIC_TRAP,FLAG_DTB_MISS,FLAG_INTERRUPT,FLAG_ITB_MISS,FLAG_MACHINE_CHECK,FloatingPointException,FPCR,IllegalInstruction,Interrupt,IPL,ItbAcv,ItbMiss,MachineCheck,Mask,OpcDec,Ordering,Priority,Queue,Reset,Resolution,Rule,SoftwareTrap,Specification,Unalign",
hmTitle:"7.7 Priority Ordering",
hmDescription:"Alpha enforces strict priority ordering for exceptional events. Only one event may be delivered at a time. The FaultDispatcher resolves conflicts using the EventPriority enum...",
hmPrevLink:"chapter-7_5-priority-ordering.html",
hmNextLink:"chapter-7_7-exception-delivery.html",
hmParentLink:"chapter-7---interrupt-and-ipi-.html",
hmBreadCrumbs:"<a href=\"license-_-attributions.html\">ASA-EMulatR Reference Guide<\/a> &gt; <a href=\"index.html\">Introduction<\/a> &gt; <a href=\"architecture-overview.html\">Architecture Overview<\/a> &gt; <a href=\"chapter-7---interrupt-and-ipi-.html\">Chapter 7 - Exceptions, Faults, and Interrupts<\/a>",
hmTitlePath:"ASA-EMulatR Reference Guide > Introduction > Architecture Overview > Chapter 7 - Exceptions, Faults, and Interrupts > 7.7 Priority Ordering",
hmHeader:"<h1 class=\"p_Heading1\" style=\"page-break-after: avoid;\"><span class=\"f_Heading1\">7.7 Priority Ordering<\/span><\/h1>\n\r",
hmBody:"<p class=\"p_Normal\">Alpha enforces strict priority ordering for exceptional events. Only one event may be delivered at a time. The FaultDispatcher resolves conflicts using the EventPriority enum and architectural rules.<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<h2 class=\"p_Heading2\" style=\"page-break-after: avoid;\"><span class=\"f_Heading2\">Priority Order (Highest → Lowest)<\/span><\/h2>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_Normal\" style=\"text-indent: 0; padding-left: 1.2500rem; margin-left: 0;\"><span class=\"f_Normal\" style=\"display:inline-block;width:1.2500rem;margin-left:-1.2500rem\">1.<\/span>Reset (EventPriority::Reset) — system\/CPU reset, highest priority<\/p>\n\r<p class=\"p_Normal\" style=\"text-indent: 0; padding-left: 1.2500rem; margin-left: 0;\"><span class=\"f_Normal\" style=\"display:inline-block;width:1.2500rem;margin-left:-1.2500rem\">2.<\/span>Machine check (EventPriority::Critical, FLAG_MACHINE_CHECK) — hardware error, non-maskable<\/p>\n\r<p class=\"p_Normal\" style=\"text-indent: 0; padding-left: 1.2500rem; margin-left: 0;\"><span class=\"f_Normal\" style=\"display:inline-block;width:1.2500rem;margin-left:-1.2500rem\">3.<\/span>Arithmetic exceptions (FLAG_ARITHMETIC_TRAP) — overflow, divide-by-zero, FP traps<\/p>\n\r<p class=\"p_Normal\" style=\"text-indent: 0; padding-left: 1.2500rem; margin-left: 0;\"><span class=\"f_Normal\" style=\"display:inline-block;width:1.2500rem;margin-left:-1.2500rem\">4.<\/span>Floating-point exceptions — FP-specific faults via FPCR trap enables<\/p>\n\r<p class=\"p_Normal\" style=\"text-indent: 0; padding-left: 1.2500rem; margin-left: 0;\"><span class=\"f_Normal\" style=\"display:inline-block;width:1.2500rem;margin-left:-1.2500rem\">5.<\/span>Alignment faults (Unalign) — data alignment violations<\/p>\n\r<p class=\"p_Normal\" style=\"text-indent: 0; padding-left: 1.2500rem; margin-left: 0;\"><span class=\"f_Normal\" style=\"display:inline-block;width:1.2500rem;margin-left:-1.2500rem\">6.<\/span>DTB miss (FLAG_DTB_MISS) — data translation buffer miss (single and double)<\/p>\n\r<p class=\"p_Normal\" style=\"text-indent: 0; padding-left: 1.2500rem; margin-left: 0;\"><span class=\"f_Normal\" style=\"display:inline-block;width:1.2500rem;margin-left:-1.2500rem\">7.<\/span>ITB miss (FLAG_ITB_MISS) — instruction translation buffer miss<\/p>\n\r<p class=\"p_Normal\" style=\"text-indent: 0; padding-left: 1.2500rem; margin-left: 0;\"><span class=\"f_Normal\" style=\"display:inline-block;width:1.2500rem;margin-left:-1.2500rem\">8.<\/span>Access violation (DtbAcv, ItbAcv) — permission check failure<\/p>\n\r<p class=\"p_Normal\" style=\"text-indent: 0; padding-left: 1.2500rem; margin-left: 0;\"><span class=\"f_Normal\" style=\"display:inline-block;width:1.2500rem;margin-left:-1.2500rem\">9.<\/span>Illegal instruction (OpcDec, IllegalInstruction) — unrecognized or privileged opcode<\/p>\n\r<p class=\"p_Normal\" style=\"text-indent: 0; padding-left: 1.2500rem; margin-left: 0;\"><span class=\"f_Normal\" style=\"display:inline-block;width:1.2500rem;margin-left:-1.2500rem\">10.<\/span>Software traps (SoftwareTrap, BreakPoint) — BPT, BUGCHK, GENTRAP<\/p>\n\r<p class=\"p_Normal\" style=\"text-indent: 0; padding-left: 1.2500rem; margin-left: 0;\"><span class=\"f_Normal\" style=\"display:inline-block;width:1.2500rem;margin-left:-1.2500rem\">11.<\/span>Interrupts (FLAG_INTERRUPT) — hardware IRQs, IPIs, timer, device — lowest priority, maskable by IPL<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_Normal\">When multiple events are pending simultaneously, the FaultDispatcher delivers the highest-priority event first. Lower-priority events remain queued until the higher-priority event is resolved.<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_SeeAlso\" style=\"page-break-after: avoid;\"><span class=\"f_SeeAlso\">See Also: Alpha AXP Architecture Reference Manual v6, Exception Handling chapter.<\/span><\/p>\n\r"
})
