
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.032594                       # Number of seconds simulated
sim_ticks                                 32593888017                       # Number of ticks simulated
final_tick                               604096811136                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 125399                       # Simulator instruction rate (inst/s)
host_op_rate                                   161510                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                1183155                       # Simulator tick rate (ticks/s)
host_mem_usage                               16907100                       # Number of bytes of host memory used
host_seconds                                 27548.29                       # Real time elapsed on the host
sim_insts                                  3454528332                       # Number of instructions simulated
sim_ops                                    4449327694                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1702912                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1062016                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1882752                       # Number of bytes read from this memory
system.physmem.bytes_read::total              4653056                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1420544                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1420544                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        13304                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         8297                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        14709                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 36352                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           11098                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                11098                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        62834                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     52246360                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        51053                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     32583287                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        51053                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     57763959                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               142758544                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        62834                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        51053                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        51053                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             164939                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          43583140                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               43583140                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          43583140                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        62834                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     52246360                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        51053                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     32583287                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        51053                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     57763959                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              186341685                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                78162802                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        28420850                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     24849728                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1800418                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     14196566                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        13675910                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2042399                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        56532                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     33516153                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             158134313                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           28420850                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15718309                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             32556252                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        8837347                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       3816941                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         16521132                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       713285                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     76916045                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.366545                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.171385                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        44359793     57.67%     57.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1614599      2.10%     59.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2950731      3.84%     63.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2769196      3.60%     67.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         4556296      5.92%     73.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         4748315      6.17%     79.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1127093      1.47%     80.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          847829      1.10%     81.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13942193     18.13%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     76916045                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.363611                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.023140                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        34569034                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      3690135                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         31509631                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       125744                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       7021491                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3093779                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         5208                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     176930221                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1381                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       7021491                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        36021450                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1269703                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       422558                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         30169651                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2011183                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     172278998                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           30                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        689396                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       809667                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    228755305                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    784131746                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    784131746                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    148896161                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        79859133                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        20315                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9933                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          5385545                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     26489928                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      5757179                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        97164                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      2014813                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         163054116                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        19855                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137638821                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       180048                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     48888714                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    134208618                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           11                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     76916045                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.789468                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.840121                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     26562558     34.53%     34.53% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     14347848     18.65%     53.19% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12577701     16.35%     69.54% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7664695      9.97%     79.51% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8017248     10.42%     89.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4724430      6.14%     96.07% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2083168      2.71%     98.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       555840      0.72%     99.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       382557      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     76916045                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         541212     66.35%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        174293     21.37%     87.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       100241     12.29%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    107972733     78.45%     78.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1085319      0.79%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9921      0.01%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     23684271     17.21%     96.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4886577      3.55%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137638821                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.760925                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             815746                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005927                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    353189481                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    211963102                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133154049                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138454567                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       339692                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7559857                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          918                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          417                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      1403824                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       7021491                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         685817                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        58339                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    163073974                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       188858                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     26489928                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      5757179                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9933                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         30803                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          185                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          417                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       958378                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1060245                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2018623                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    135069595                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     22765167                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2569226                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            27534367                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20414804                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4769200                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.728055                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133303224                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133154049                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         81820181                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        199694712                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.703548                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.409726                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000002                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    113611585                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     49462966                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        19844                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1805170                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     69894554                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.625471                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.319850                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     32085075     45.90%     45.90% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     14843165     21.24%     67.14% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8304798     11.88%     79.02% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2814350      4.03%     83.05% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      2696688      3.86%     86.91% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1126335      1.61%     88.52% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      3009535      4.31%     92.83% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       876727      1.25%     94.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      4137881      5.92%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     69894554                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000002                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     113611585                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23283426                       # Number of memory references committed
system.switch_cpus0.commit.loads             18930071                       # Number of loads committed
system.switch_cpus0.commit.membars               9922                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17789105                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         99179496                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1536069                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      4137881                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           228831224                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          333176381                       # The number of ROB writes
system.switch_cpus0.timesIdled                  29296                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1246757                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000002                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            113611585                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000002                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.781628                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.781628                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.279381                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.279381                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       624794709                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      174544946                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      182357902                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         19844                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                78162802                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        28529872                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     23213227                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1906103                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     12143269                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        11245880                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2933805                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        83942                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     31541425                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             155813160                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           28529872                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     14179685                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             32734130                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        9784327                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4889801                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         15413103                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       758155                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     77011298                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.492291                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.299900                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        44277168     57.49%     57.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1761083      2.29%     59.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2294130      2.98%     62.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3471281      4.51%     67.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         3369119      4.37%     71.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2559916      3.32%     74.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1523765      1.98%     76.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2285930      2.97%     79.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        15468906     20.09%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     77011298                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.365006                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.993444                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        32586137                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4783290                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         31549642                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       246514                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       7845713                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4834532                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          256                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     186404219                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1280                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       7845713                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        34308088                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         945225                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1323556                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         30033849                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2554865                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     180977267                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          792                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1105127                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       801495                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents           80                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    252146552                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    842848935                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    842848935                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    156769234                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        95377255                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        38280                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        21606                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          7221437                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     16778227                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      8889492                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       171976                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      3046350                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         168205954                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        36436                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        135478341                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       251034                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     54714796                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    166417118                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         5828                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     77011298                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.759201                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.896561                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     26661096     34.62%     34.62% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     16963558     22.03%     56.65% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     10994838     14.28%     70.92% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7445956      9.67%     80.59% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      6976507      9.06%     89.65% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3723553      4.84%     94.49% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2740960      3.56%     98.05% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       820954      1.07%     99.11% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       683876      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     77011298                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         665196     69.31%     69.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             7      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        136696     14.24%     83.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       157816     16.44%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    112742090     83.22%     83.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1914350      1.41%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        15304      0.01%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13373831      9.87%     94.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7432766      5.49%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     135478341                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.733284                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             959715                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.007084                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    349178726                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    222957944                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    131676845                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     136438056                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       457122                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      6433143                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         2118                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          793                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2259134                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked           94                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       7845713                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         557398                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        89727                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    168242390                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts      1117147                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     16778227                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      8889492                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        21132                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         67774                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          793                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1167721                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1071650                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2239371                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    132883392                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12586434                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2594946                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            19855521                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        18613907                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7269087                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.700085                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             131711511                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            131676845                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         84598583                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        237588219                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.684648                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.356072                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     91813720                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    112842629                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     55400022                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        30608                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1937502                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     69165585                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.631485                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.152081                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     26582172     38.43%     38.43% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     19920594     28.80%     67.23% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      7327755     10.59%     77.83% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4197906      6.07%     83.90% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3509264      5.07%     88.97% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1750215      2.53%     91.50% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1700808      2.46%     93.96% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       735140      1.06%     95.02% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3441731      4.98%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     69165585                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     91813720                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     112842629                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              16975439                       # Number of memory references committed
system.switch_cpus1.commit.loads             10345081                       # Number of loads committed
system.switch_cpus1.commit.membars              15304                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          16184985                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        101711581                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2302511                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3441731                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           233966505                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          344335132                       # The number of ROB writes
system.switch_cpus1.timesIdled                  30563                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1151504                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           91813720                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            112842629                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     91813720                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.851319                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.851319                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.174647                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.174647                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       597981315                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      181869310                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      172159541                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         30608                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                78162802                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        28207133                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     22923088                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1923928                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     11743443                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        10995258                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2973265                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        81396                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     28287108                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             156431572                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           28207133                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     13968523                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             34395576                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       10332792                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       5727560                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           12                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         13853932                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       826689                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     76776291                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.517042                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.307009                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        42380715     55.20%     55.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         3025840      3.94%     59.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2434008      3.17%     62.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         5937594      7.73%     70.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1603187      2.09%     72.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2064579      2.69%     74.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1498679      1.95%     76.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          838737      1.09%     77.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        16992952     22.13%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     76776291                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.360877                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.001356                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        29593269                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      5555996                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         33074180                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       225124                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       8327717                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      4819372                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred        38614                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     187012392                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        75546                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       8327717                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        31761634                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1223411                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1133941                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         31079541                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      3250042                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     180416769                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents        29277                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1344240                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents      1011413                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents         1505                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    252625579                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    842209550                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    842209550                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    154831215                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        97794364                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        36945                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        20702                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          8924660                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     16813401                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      8568552                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       133453                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      2692591                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         170594556                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        35437                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        135531010                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       259738                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     58940136                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    179890193                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         5445                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     76776291                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.765272                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.888102                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     26577570     34.62%     34.62% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     16564489     21.58%     56.19% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     10807604     14.08%     70.27% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8027609     10.46%     80.72% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      6918654      9.01%     89.74% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3576305      4.66%     94.39% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3071922      4.00%     98.40% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       576291      0.75%     99.15% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       655847      0.85%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     76776291                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         793427     71.01%     71.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             9      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        162502     14.54%     85.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       161432     14.45%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    112928809     83.32%     83.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1929669      1.42%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        14995      0.01%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     13444110      9.92%     94.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7213427      5.32%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     135531010                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.733958                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1117370                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008244                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    349215419                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    229570709                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    132077460                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     136648380                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       510641                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      6624635                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         2625                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          582                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2196826                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       8327717                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         484443                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        73139                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    170629994                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       372607                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     16813401                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      8568552                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        20441                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         65596                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          582                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1147852                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1083394                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2231246                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    133371710                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     12616639                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2159300                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            19638248                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        18819895                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7021609                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.706332                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             132165417                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            132077460                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         86070813                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        242974247                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.689774                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.354238                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     90703233                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    111390494                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     59240222                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        29992                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1928078                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     68448574                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.627360                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.141249                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     26526941     38.75%     38.75% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     19004705     27.76%     66.52% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      7734622     11.30%     77.82% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4348599      6.35%     84.17% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3549650      5.19%     89.36% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1438580      2.10%     91.46% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1712111      2.50%     93.96% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       860346      1.26%     95.22% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3273020      4.78%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     68448574                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     90703233                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     111390494                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              16560492                       # Number of memory references committed
system.switch_cpus2.commit.loads             10188766                       # Number of loads committed
system.switch_cpus2.commit.membars              14996                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          16004452                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        100366690                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2267456                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3273020                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           235806270                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          349594416                       # The number of ROB writes
system.switch_cpus2.timesIdled                  39726                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                1386511                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           90703233                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            111390494                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     90703233                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.861742                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.861742                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.160440                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.160440                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       599974079                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      182559094                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      172573013                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         29992                       # number of misc regfile writes
system.l2.replacements                          36353                       # number of replacements
system.l2.tagsinuse                      32767.989183                       # Cycle average of tags in use
system.l2.total_refs                          1178087                       # Total number of references to valid blocks.
system.l2.sampled_refs                          69121                       # Sample count of references to valid blocks.
system.l2.avg_refs                          17.043836                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           746.654092                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     11.823992                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   5729.038449                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     10.894890                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   3532.714727                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     10.447276                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   5075.623119                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           6617.001129                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           5621.228826                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           5412.562685                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.022786                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000361                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.174836                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000332                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.107810                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000319                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.154896                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.201935                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.171546                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.165178                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 1.000000                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        36289                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        39454                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        51099                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  126842                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            50009                       # number of Writeback hits
system.l2.Writeback_hits::total                 50009                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        36289                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        39454                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        51099                       # number of demand (read+write) hits
system.l2.demand_hits::total                   126842                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        36289                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        39454                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        51099                       # number of overall hits
system.l2.overall_hits::total                  126842                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        13304                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         8296                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data        14709                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 36351                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus1.data            1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   1                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        13304                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         8297                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data        14709                       # number of demand (read+write) misses
system.l2.demand_misses::total                  36352                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        13304                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         8297                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data        14709                       # number of overall misses
system.l2.overall_misses::total                 36352                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       839899                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    822990628                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       797913                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    503840252                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst       770388                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    866477266                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      2195716346                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data        83707                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total         83707                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       839899                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    822990628                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       797913                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    503923959                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst       770388                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    866477266                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2195800053                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       839899                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    822990628                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       797913                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    503923959                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst       770388                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    866477266                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2195800053                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           16                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        49593                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        47750                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        65808                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              163193                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        50009                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             50009                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data            1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 1                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           16                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        49593                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        47751                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        65808                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               163194                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           16                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        49593                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        47751                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        65808                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              163194                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.268264                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.173738                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.223514                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.222749                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.268264                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.173756                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.223514                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.222753                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.268264                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.173756                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.223514                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.222753                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 52493.687500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 61860.389958                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 61377.923077                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 60732.913693                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 59260.615385                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 58907.965599                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 60403.189623                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data        83707                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total        83707                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 52493.687500                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 61860.389958                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 61377.923077                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 60735.682656                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 59260.615385                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 58907.965599                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 60403.830683                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 52493.687500                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 61860.389958                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 61377.923077                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 60735.682656                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 59260.615385                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 58907.965599                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 60403.830683                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                11098                       # number of writebacks
system.l2.writebacks::total                     11098                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        13304                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         8296                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data        14709                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            36351                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data            1                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              1                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        13304                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         8297                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data        14709                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             36352                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        13304                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         8297                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data        14709                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            36352                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       749609                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    745870580                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       721708                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    455607376                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst       695176                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    781353076                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1984997525                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data        78231                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total        78231                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       749609                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    745870580                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       721708                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    455685607                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst       695176                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    781353076                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1985075756                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       749609                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    745870580                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       721708                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    455685607                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst       695176                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    781353076                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1985075756                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.268264                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.173738                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.223514                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.222749                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.268264                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.173756                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.223514                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.222753                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.268264                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.173756                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.223514                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.222753                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 46850.562500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 56063.633494                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst        55516                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 54918.921890                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 53475.076923                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 53120.747570                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 54606.407664                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data        78231                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total        78231                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 46850.562500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 56063.633494                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst        55516                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 54921.731590                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 53475.076923                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 53120.747570                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 54607.057548                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 46850.562500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 56063.633494                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst        55516                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 54921.731590                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 53475.076923                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 53120.747570                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 54607.057548                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               542.902612                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1016553227                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   543                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1872105.390424                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    15.902612                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.025485                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.870036                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     16521113                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       16521113                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     16521113                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        16521113                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     16521113                       # number of overall hits
system.cpu0.icache.overall_hits::total       16521113                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           19                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           19                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           19                       # number of overall misses
system.cpu0.icache.overall_misses::total           19                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1005992                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1005992                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1005992                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1005992                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1005992                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1005992                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     16521132                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     16521132                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     16521132                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     16521132                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     16521132                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     16521132                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 52946.947368                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 52946.947368                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 52946.947368                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 52946.947368                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 52946.947368                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 52946.947368                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       872050                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       872050                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       872050                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       872050                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       872050                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       872050                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 54503.125000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 54503.125000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 54503.125000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 54503.125000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 54503.125000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 54503.125000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 49593                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               246448430                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 49849                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4943.899176                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   211.089715                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    44.910285                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.824569                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.175431                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     20665664                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       20665664                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      4333492                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4333492                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9936                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9936                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9922                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9922                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     24999156                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        24999156                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     24999156                       # number of overall hits
system.cpu0.dcache.overall_hits::total       24999156                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       155879                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       155879                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       155879                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        155879                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       155879                       # number of overall misses
system.cpu0.dcache.overall_misses::total       155879                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   6890931976                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   6890931976                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   6890931976                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   6890931976                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   6890931976                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   6890931976                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     20821543                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     20821543                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9936                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9936                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     25155035                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     25155035                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     25155035                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     25155035                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.007486                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.007486                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.006197                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.006197                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.006197                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.006197                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 44206.929580                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 44206.929580                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 44206.929580                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 44206.929580                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 44206.929580                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 44206.929580                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        10348                       # number of writebacks
system.cpu0.dcache.writebacks::total            10348                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       106286                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       106286                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       106286                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       106286                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       106286                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       106286                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        49593                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        49593                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        49593                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        49593                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        49593                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        49593                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1126896108                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1126896108                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1126896108                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1126896108                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1126896108                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1126896108                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002382                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002382                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.001971                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001971                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.001971                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001971                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 22722.886456                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 22722.886456                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 22722.886456                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 22722.886456                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 22722.886456                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 22722.886456                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.996994                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1100466278                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2218682.012097                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.996994                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020829                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     15413083                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       15413083                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     15413083                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        15413083                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     15413083                       # number of overall hits
system.cpu1.icache.overall_hits::total       15413083                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           20                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           20                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           20                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            20                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           20                       # number of overall misses
system.cpu1.icache.overall_misses::total           20                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      1196327                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      1196327                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      1196327                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      1196327                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      1196327                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      1196327                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     15413103                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     15413103                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     15413103                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     15413103                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     15413103                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     15413103                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 59816.350000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 59816.350000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 59816.350000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 59816.350000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 59816.350000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 59816.350000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            7                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            7                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            7                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       811583                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       811583                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       811583                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       811583                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       811583                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       811583                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 62429.461538                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 62429.461538                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 62429.461538                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 62429.461538                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 62429.461538                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 62429.461538                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 47751                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               185286758                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 48007                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               3859.577937                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.551219                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.448781                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.912309                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.087691                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9577745                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9577745                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6596329                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6596329                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        16201                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        16201                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        15304                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        15304                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16174074                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16174074                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16174074                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16174074                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       121986                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       121986                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         2541                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         2541                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       124527                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        124527                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       124527                       # number of overall misses
system.cpu1.dcache.overall_misses::total       124527                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   4302895716                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   4302895716                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    171145838                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    171145838                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   4474041554                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   4474041554                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   4474041554                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   4474041554                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9699731                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9699731                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6598870                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6598870                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        16201                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        16201                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        15304                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        15304                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16298601                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16298601                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16298601                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16298601                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.012576                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012576                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000385                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000385                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007640                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007640                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007640                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007640                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 35273.684816                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 35273.684816                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 67353.733963                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 67353.733963                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 35928.285063                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 35928.285063                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 35928.285063                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 35928.285063                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       368074                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets             10                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets 36807.400000                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        21785                       # number of writebacks
system.cpu1.dcache.writebacks::total            21785                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        74236                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        74236                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         2540                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         2540                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        76776                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        76776                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        76776                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        76776                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        47750                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        47750                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            1                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            1                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        47751                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        47751                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        47751                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        47751                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    868182257                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    868182257                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data        84707                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total        84707                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    868266964                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    868266964                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    868266964                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    868266964                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004923                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004923                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002930                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002930                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002930                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002930                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 18181.827372                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 18181.827372                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data        84707                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total        84707                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 18183.220540                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 18183.220540                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 18183.220540                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 18183.220540                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               495.996882                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1100827328                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2219409.935484                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    12.996882                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          483                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.020828                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.774038                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     13853914                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       13853914                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     13853914                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        13853914                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     13853914                       # number of overall hits
system.cpu2.icache.overall_hits::total       13853914                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           18                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           18                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           18                       # number of overall misses
system.cpu2.icache.overall_misses::total           18                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      1088716                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      1088716                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      1088716                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      1088716                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      1088716                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      1088716                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     13853932                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     13853932                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     13853932                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     13853932                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     13853932                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     13853932                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 60484.222222                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 60484.222222                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 60484.222222                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 60484.222222                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 60484.222222                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 60484.222222                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            5                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            5                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            5                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst       806236                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total       806236                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst       806236                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total       806236                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst       806236                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total       806236                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 62018.153846                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 62018.153846                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 62018.153846                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 62018.153846                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 62018.153846                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 62018.153846                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 65808                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               192159930                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 66064                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               2908.693540                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   230.114349                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    25.885651                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.898884                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.101116                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9582478                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9582478                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      6341735                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       6341735                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        20037                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        20037                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        14996                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        14996                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     15924213                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        15924213                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     15924213                       # number of overall hits
system.cpu2.dcache.overall_hits::total       15924213                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       138476                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       138476                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       138476                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        138476                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       138476                       # number of overall misses
system.cpu2.dcache.overall_misses::total       138476                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   4543723177                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   4543723177                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   4543723177                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   4543723177                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   4543723177                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   4543723177                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      9720954                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9720954                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      6341735                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      6341735                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        20037                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        20037                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        14996                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        14996                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     16062689                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     16062689                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     16062689                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     16062689                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.014245                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.014245                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.008621                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.008621                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.008621                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.008621                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 32812.351433                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 32812.351433                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 32812.351433                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 32812.351433                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 32812.351433                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 32812.351433                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        17876                       # number of writebacks
system.cpu2.dcache.writebacks::total            17876                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        72668                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        72668                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        72668                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        72668                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        72668                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        72668                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        65808                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        65808                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        65808                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        65808                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        65808                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        65808                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   1320547325                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   1320547325                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   1320547325                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   1320547325                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   1320547325                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   1320547325                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.006770                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.006770                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.004097                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.004097                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.004097                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.004097                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 20066.668566                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 20066.668566                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 20066.668566                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 20066.668566                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 20066.668566                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 20066.668566                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
