 
****************************************
Report : area
Design : fpu
Version: M-2016.12-SP1
Date   : Tue May 14 01:02:36 2019
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'fpu' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    saed32rvt_ss0p95v25c (File: /mnt/class_data/ecec574-w2019/PDKs/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95v25c.db)

Number of ports:                        59510
Number of nets:                         97903
Number of cells:                        46851
Number of combinational cells:          30909
Number of sequential cells:             12371
Number of macros/black boxes:               0
Number of buf/inv:                       8156
Number of references:                      10

Combinational area:              81494.577491
Buf/Inv area:                    12137.409207
Noncombinational area:           50136.257891
Macro/Black Box area:                0.000000
Net Interconnect area:           31733.106853

Total cell area:                131630.835381
Total area:                     163363.942234
1
