# Full_Duplex_UART-
# ðŸ“¡ Full-Duplex UART in Verilog

This project implements a **Full-Duplex UART (Universal Asynchronous Receiver/Transmitter)** in **Verilog HDL**, including a fully featured testbench and waveform generation. It is ideal for understanding serial communication design at the RTL level.

---

## ðŸš€ Features

- âœ… UART Transmitter
- âœ… UART Receiver
- âœ… Full-Duplex communication (Loopback Tested)
- âœ… Configurable baud rate via `CLK_PER_BIT`
- âœ… Testbench with automatic stimulus
- âœ… Waveform dump using `$dumpfile` / `$dumpvars` for GTKWave or EPWave

---

## ðŸ§  Block Overview
[TX Input] ---> [UART TX] ---> tx_line ---> [UART RX] ---> [RX Output]
                                  ^                          |
                                  |__________________________|
                               (loopback connection in testbench)

