{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1576214546491 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1576214546492 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 13 12:22:26 2019 " "Processing started: Fri Dec 13 12:22:26 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1576214546492 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1576214546492 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab4 -c lab4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab4 -c lab4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1576214546492 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1576214546855 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "lab4_qsys.qsys " "Elaborating Qsys system entity \"lab4_qsys.qsys\"" {  } {  } 0 12248 "Elaborating Qsys system entity \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576214546903 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.12.13.12:22:29 Progress: Loading QSYS_TEST/lab4_qsys.qsys " "2019.12.13.12:22:29 Progress: Loading QSYS_TEST/lab4_qsys.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1576214549183 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.12.13.12:22:29 Progress: Reading input file " "2019.12.13.12:22:29 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1576214549329 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.12.13.12:22:29 Progress: Adding clk_0 \[clock_source 13.0\] " "2019.12.13.12:22:29 Progress: Adding clk_0 \[clock_source 13.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1576214549357 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.12.13.12:22:29 Progress: Parameterizing module clk_0 " "2019.12.13.12:22:29 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1576214549492 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.12.13.12:22:29 Progress: Adding nios2_qsys_0 \[altera_nios2_qsys 13.0\] " "2019.12.13.12:22:29 Progress: Adding nios2_qsys_0 \[altera_nios2_qsys 13.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1576214549494 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.12.13.12:22:30 Progress: Parameterizing module nios2_qsys_0 " "2019.12.13.12:22:30 Progress: Parameterizing module nios2_qsys_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1576214550006 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.12.13.12:22:30 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 13.0.1.99.2\] " "2019.12.13.12:22:30 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 13.0.1.99.2\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1576214550009 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.12.13.12:22:30 Progress: Parameterizing module onchip_memory2_0 " "2019.12.13.12:22:30 Progress: Parameterizing module onchip_memory2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1576214550064 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.12.13.12:22:30 Progress: Adding SW \[altera_avalon_pio 13.0.1.99.2\] " "2019.12.13.12:22:30 Progress: Adding SW \[altera_avalon_pio 13.0.1.99.2\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1576214550065 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.12.13.12:22:30 Progress: Parameterizing module SW " "2019.12.13.12:22:30 Progress: Parameterizing module SW" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1576214550105 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.12.13.12:22:30 Progress: Adding LED \[altera_avalon_pio 13.0.1.99.2\] " "2019.12.13.12:22:30 Progress: Adding LED \[altera_avalon_pio 13.0.1.99.2\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1576214550106 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.12.13.12:22:30 Progress: Parameterizing module LED " "2019.12.13.12:22:30 Progress: Parameterizing module LED" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1576214550108 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.12.13.12:22:30 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 13.0.1.99.2\] " "2019.12.13.12:22:30 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 13.0.1.99.2\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1576214550108 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.12.13.12:22:30 Progress: Parameterizing module jtag_uart_0 " "2019.12.13.12:22:30 Progress: Parameterizing module jtag_uart_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1576214550143 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.12.13.12:22:30 Progress: Building connections " "2019.12.13.12:22:30 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1576214550144 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.12.13.12:22:30 Progress: Parameterizing connections " "2019.12.13.12:22:30 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1576214550452 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.12.13.12:22:30 Progress: Validating " "2019.12.13.12:22:30 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1576214550454 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.12.13.12:22:30 Progress: Done reading input file " "2019.12.13.12:22:30 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1576214550974 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lab4_qsys.SW: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Lab4_qsys.SW: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1576214551177 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lab4_qsys: Generating lab4_qsys \"lab4_qsys\" for QUARTUS_SYNTH " "Lab4_qsys: Generating lab4_qsys \"lab4_qsys\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1576214552107 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pipeline_bridge_swap_transform: After transform: 6 modules, 23 connections " "Pipeline_bridge_swap_transform: After transform: 6 modules, 23 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1576214552246 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "No custom instruction connections, skipping transform  " "No custom instruction connections, skipping transform " {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1576214552253 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_translator_transform: After transform: 13 modules, 51 connections " "Merlin_translator_transform: After transform: 13 modules, 51 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1576214552590 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_domain_transform: After transform: 26 modules, 137 connections " "Merlin_domain_transform: After transform: 26 modules, 137 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1576214553085 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_router_transform: After transform: 33 modules, 165 connections " "Merlin_router_transform: After transform: 33 modules, 165 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1576214553225 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reset_adaptation_transform: After transform: 34 modules, 130 connections " "Reset_adaptation_transform: After transform: 34 modules, 130 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1576214553282 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_network_to_switch_transform: After transform: 47 modules, 158 connections " "Merlin_network_to_switch_transform: After transform: 47 modules, 158 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1576214553382 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_mm_transform: After transform: 47 modules, 158 connections " "Merlin_mm_transform: After transform: 47 modules, 158 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1576214553441 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_interrupt_mapper_transform: After transform: 48 modules, 161 connections " "Merlin_interrupt_mapper_transform: After transform: 48 modules, 161 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1576214553470 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Lab4_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Lab4_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1576214553868 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Lab4_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Lab4_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1576214553868 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Lab4_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Lab4_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1576214553868 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Lab4_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Lab4_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1576214553868 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Lab4_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Lab4_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1576214553869 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Lab4_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Lab4_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1576214553869 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Lab4_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Lab4_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1576214553869 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Lab4_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Lab4_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1576214553869 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Lab4_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Lab4_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1576214553869 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Lab4_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Lab4_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1576214553870 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Lab4_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Lab4_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1576214553870 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Lab4_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Lab4_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1576214553870 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Lab4_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Lab4_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1576214553870 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Lab4_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Lab4_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1576214553870 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Lab4_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Lab4_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1576214553871 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Lab4_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Lab4_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1576214553871 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Lab4_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Lab4_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1576214553871 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Lab4_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Lab4_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1576214553871 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Lab4_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Lab4_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1576214553871 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Lab4_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Lab4_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1576214553872 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Lab4_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Lab4_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1576214553872 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Lab4_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Lab4_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1576214553872 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Lab4_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Lab4_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1576214553872 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Lab4_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Lab4_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1576214553872 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Lab4_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Lab4_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1576214553873 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Lab4_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Lab4_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1576214553873 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Lab4_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Lab4_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1576214553873 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Lab4_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Lab4_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1576214553873 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Lab4_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Lab4_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1576214553873 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Lab4_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Lab4_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1576214553873 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Lab4_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Lab4_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1576214553875 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Lab4_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Lab4_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1576214553875 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Lab4_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Lab4_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1576214553875 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Lab4_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Lab4_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1576214553875 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Lab4_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Lab4_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1576214553876 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Lab4_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Lab4_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1576214553876 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Lab4_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Lab4_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1576214553876 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Lab4_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Lab4_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1576214553876 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Lab4_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Lab4_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1576214553877 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Lab4_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Lab4_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1576214553877 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Lab4_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Lab4_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1576214553877 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Lab4_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Lab4_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1576214553878 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Lab4_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Lab4_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1576214553878 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Lab4_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Lab4_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1576214553878 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Lab4_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Lab4_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1576214553878 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: Starting RTL generation for module 'lab4_qsys_nios2_qsys_0' " "Nios2_qsys_0: Starting RTL generation for module 'lab4_qsys_nios2_qsys_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1576214554152 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0:   Generation command is \[exec C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=lab4_qsys_nios2_qsys_0 --dir=C:/Users/18521/AppData/Local/Temp/alt8243_3033480890149143389.dir/0001_nios2_qsys_0_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/18521/AppData/Local/Temp/alt8243_3033480890149143389.dir/0001_nios2_qsys_0_gen//lab4_qsys_nios2_qsys_0_processor_configuration.pl  --do_build_sim=0    --bogus  \] " "Nios2_qsys_0:   Generation command is \[exec C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=lab4_qsys_nios2_qsys_0 --dir=C:/Users/18521/AppData/Local/Temp/alt8243_3033480890149143389.dir/0001_nios2_qsys_0_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/18521/AppData/Local/Temp/alt8243_3033480890149143389.dir/0001_nios2_qsys_0_gen//lab4_qsys_nios2_qsys_0_processor_configuration.pl  --do_build_sim=0    --bogus  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1576214554152 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2019.12.13 12:22:35 (*) Starting Nios II generation " "Nios2_qsys_0: # 2019.12.13 12:22:35 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1576214558853 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2019.12.13 12:22:35 (*)   Checking for plaintext license. " "Nios2_qsys_0: # 2019.12.13 12:22:35 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1576214558853 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2019.12.13 12:22:35 (*)   Couldn't query license setup in Quartus directory C:/altera/13.0sp1/quartus " "Nios2_qsys_0: # 2019.12.13 12:22:35 (*)   Couldn't query license setup in Quartus directory C:/altera/13.0sp1/quartus" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1576214558853 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2019.12.13 12:22:35 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Nios2_qsys_0: # 2019.12.13 12:22:35 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1576214558853 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2019.12.13 12:22:35 (*)   LM_LICENSE_FILE environment variable is empty " "Nios2_qsys_0: # 2019.12.13 12:22:35 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1576214558853 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2019.12.13 12:22:35 (*)   Plaintext license not found. " "Nios2_qsys_0: # 2019.12.13 12:22:35 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1576214558854 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2019.12.13 12:22:35 (*)   No license required to generate encrypted Nios II/e. " "Nios2_qsys_0: # 2019.12.13 12:22:35 (*)   No license required to generate encrypted Nios II/e." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1576214558854 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2019.12.13 12:22:35 (*)   Elaborating CPU configuration settings " "Nios2_qsys_0: # 2019.12.13 12:22:35 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1576214558854 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2019.12.13 12:22:35 (*)   Creating all objects for CPU " "Nios2_qsys_0: # 2019.12.13 12:22:35 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1576214558854 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2019.12.13 12:22:36 (*)   Generating RTL from CPU objects " "Nios2_qsys_0: # 2019.12.13 12:22:36 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1576214558855 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2019.12.13 12:22:36 (*)   Creating plain-text RTL " "Nios2_qsys_0: # 2019.12.13 12:22:36 (*)   Creating plain-text RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1576214558855 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2019.12.13 12:22:38 (*) Done Nios II generation " "Nios2_qsys_0: # 2019.12.13 12:22:38 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1576214558855 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: Done RTL generation for module 'lab4_qsys_nios2_qsys_0' " "Nios2_qsys_0: Done RTL generation for module 'lab4_qsys_nios2_qsys_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1576214558855 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: \"lab4_qsys\" instantiated altera_nios2_qsys \"nios2_qsys_0\" " "Nios2_qsys_0: \"lab4_qsys\" instantiated altera_nios2_qsys \"nios2_qsys_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1576214558869 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Starting RTL generation for module 'lab4_qsys_onchip_memory2_0' " "Onchip_memory2_0: Starting RTL generation for module 'lab4_qsys_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1576214558918 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0:   Generation command is \[exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=lab4_qsys_onchip_memory2_0 --dir=C:/Users/18521/AppData/Local/Temp/alt8243_3033480890149143389.dir/0002_onchip_memory2_0_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/18521/AppData/Local/Temp/alt8243_3033480890149143389.dir/0002_onchip_memory2_0_gen//lab4_qsys_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \] " "Onchip_memory2_0:   Generation command is \[exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=lab4_qsys_onchip_memory2_0 --dir=C:/Users/18521/AppData/Local/Temp/alt8243_3033480890149143389.dir/0002_onchip_memory2_0_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/18521/AppData/Local/Temp/alt8243_3033480890149143389.dir/0002_onchip_memory2_0_gen//lab4_qsys_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1576214558918 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Done RTL generation for module 'lab4_qsys_onchip_memory2_0' " "Onchip_memory2_0: Done RTL generation for module 'lab4_qsys_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1576214559371 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: \"lab4_qsys\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\" " "Onchip_memory2_0: \"lab4_qsys\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1576214559382 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SW: Starting RTL generation for module 'lab4_qsys_SW' " "SW: Starting RTL generation for module 'lab4_qsys_SW'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1576214559424 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SW:   Generation command is \[exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab4_qsys_SW --dir=C:/Users/18521/AppData/Local/Temp/alt8243_3033480890149143389.dir/0003_SW_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/18521/AppData/Local/Temp/alt8243_3033480890149143389.dir/0003_SW_gen//lab4_qsys_SW_component_configuration.pl  --do_build_sim=0  \] " "SW:   Generation command is \[exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab4_qsys_SW --dir=C:/Users/18521/AppData/Local/Temp/alt8243_3033480890149143389.dir/0003_SW_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/18521/AppData/Local/Temp/alt8243_3033480890149143389.dir/0003_SW_gen//lab4_qsys_SW_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1576214559425 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SW: Done RTL generation for module 'lab4_qsys_SW' " "SW: Done RTL generation for module 'lab4_qsys_SW'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1576214559668 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SW: \"lab4_qsys\" instantiated altera_avalon_pio \"SW\" " "SW: \"lab4_qsys\" instantiated altera_avalon_pio \"SW\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1576214559671 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LED: Starting RTL generation for module 'lab4_qsys_LED' " "LED: Starting RTL generation for module 'lab4_qsys_LED'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1576214559697 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LED:   Generation command is \[exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab4_qsys_LED --dir=C:/Users/18521/AppData/Local/Temp/alt8243_3033480890149143389.dir/0004_LED_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/18521/AppData/Local/Temp/alt8243_3033480890149143389.dir/0004_LED_gen//lab4_qsys_LED_component_configuration.pl  --do_build_sim=0  \] " "LED:   Generation command is \[exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab4_qsys_LED --dir=C:/Users/18521/AppData/Local/Temp/alt8243_3033480890149143389.dir/0004_LED_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/18521/AppData/Local/Temp/alt8243_3033480890149143389.dir/0004_LED_gen//lab4_qsys_LED_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1576214559697 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LED: Done RTL generation for module 'lab4_qsys_LED' " "LED: Done RTL generation for module 'lab4_qsys_LED'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1576214559913 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LED: \"lab4_qsys\" instantiated altera_avalon_pio \"LED\" " "LED: \"lab4_qsys\" instantiated altera_avalon_pio \"LED\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1576214559917 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Starting RTL generation for module 'lab4_qsys_jtag_uart_0' " "Jtag_uart_0: Starting RTL generation for module 'lab4_qsys_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1576214559956 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0:   Generation command is \[exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=lab4_qsys_jtag_uart_0 --dir=C:/Users/18521/AppData/Local/Temp/alt8243_3033480890149143389.dir/0005_jtag_uart_0_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/18521/AppData/Local/Temp/alt8243_3033480890149143389.dir/0005_jtag_uart_0_gen//lab4_qsys_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart_0:   Generation command is \[exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=lab4_qsys_jtag_uart_0 --dir=C:/Users/18521/AppData/Local/Temp/alt8243_3033480890149143389.dir/0005_jtag_uart_0_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/18521/AppData/Local/Temp/alt8243_3033480890149143389.dir/0005_jtag_uart_0_gen//lab4_qsys_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1576214559956 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Done RTL generation for module 'lab4_qsys_jtag_uart_0' " "Jtag_uart_0: Done RTL generation for module 'lab4_qsys_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1576214560324 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: \"lab4_qsys\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\" " "Jtag_uart_0: \"lab4_qsys\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1576214560334 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0_instruction_master_translator: \"lab4_qsys\" instantiated altera_merlin_master_translator \"nios2_qsys_0_instruction_master_translator\" " "Nios2_qsys_0_instruction_master_translator: \"lab4_qsys\" instantiated altera_merlin_master_translator \"nios2_qsys_0_instruction_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1576214560342 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0_jtag_debug_module_translator: \"lab4_qsys\" instantiated altera_merlin_slave_translator \"nios2_qsys_0_jtag_debug_module_translator\" " "Nios2_qsys_0_jtag_debug_module_translator: \"lab4_qsys\" instantiated altera_merlin_slave_translator \"nios2_qsys_0_jtag_debug_module_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1576214560351 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent: \"lab4_qsys\" instantiated altera_merlin_master_agent \"nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent\" " "Nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent: \"lab4_qsys\" instantiated altera_merlin_master_agent \"nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1576214560359 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent: \"lab4_qsys\" instantiated altera_merlin_slave_agent \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\" " "Nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent: \"lab4_qsys\" instantiated altera_merlin_slave_agent \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1576214560367 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: \"lab4_qsys\" instantiated altera_avalon_sc_fifo \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" " "Nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: \"lab4_qsys\" instantiated altera_avalon_sc_fifo \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1576214560380 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Addr_router: \"lab4_qsys\" instantiated altera_merlin_router \"addr_router\" " "Addr_router: \"lab4_qsys\" instantiated altera_merlin_router \"addr_router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1576214560397 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Addr_router_001: \"lab4_qsys\" instantiated altera_merlin_router \"addr_router_001\" " "Addr_router_001: \"lab4_qsys\" instantiated altera_merlin_router \"addr_router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1576214560412 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Id_router: \"lab4_qsys\" instantiated altera_merlin_router \"id_router\" " "Id_router: \"lab4_qsys\" instantiated altera_merlin_router \"id_router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1576214560430 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Id_router_002: \"lab4_qsys\" instantiated altera_merlin_router \"id_router_002\" " "Id_router_002: \"lab4_qsys\" instantiated altera_merlin_router \"id_router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1576214560441 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"lab4_qsys\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"lab4_qsys\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1576214560444 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_xbar_demux: \"lab4_qsys\" instantiated altera_merlin_demultiplexer \"cmd_xbar_demux\" " "Cmd_xbar_demux: \"lab4_qsys\" instantiated altera_merlin_demultiplexer \"cmd_xbar_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1576214560549 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_xbar_demux_001: \"lab4_qsys\" instantiated altera_merlin_demultiplexer \"cmd_xbar_demux_001\" " "Cmd_xbar_demux_001: \"lab4_qsys\" instantiated altera_merlin_demultiplexer \"cmd_xbar_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1576214560653 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_xbar_mux: \"lab4_qsys\" instantiated altera_merlin_multiplexer \"cmd_xbar_mux\" " "Cmd_xbar_mux: \"lab4_qsys\" instantiated altera_merlin_multiplexer \"cmd_xbar_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1576214560749 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_xbar_demux_002: \"lab4_qsys\" instantiated altera_merlin_demultiplexer \"rsp_xbar_demux_002\" " "Rsp_xbar_demux_002: \"lab4_qsys\" instantiated altera_merlin_demultiplexer \"rsp_xbar_demux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1576214560804 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_xbar_mux: \"lab4_qsys\" instantiated altera_merlin_multiplexer \"rsp_xbar_mux\" " "Rsp_xbar_mux: \"lab4_qsys\" instantiated altera_merlin_multiplexer \"rsp_xbar_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1576214560895 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/KTMT thuc hanh/QSYS_TEST/db/ip/lab4_qsys/submodules/altera_merlin_arbitrator.sv " "Reusing file D:/KTMT thuc hanh/QSYS_TEST/db/ip/lab4_qsys/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1576214560896 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_xbar_mux_001: \"lab4_qsys\" instantiated altera_merlin_multiplexer \"rsp_xbar_mux_001\" " "Rsp_xbar_mux_001: \"lab4_qsys\" instantiated altera_merlin_multiplexer \"rsp_xbar_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1576214561011 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/KTMT thuc hanh/QSYS_TEST/db/ip/lab4_qsys/submodules/altera_merlin_arbitrator.sv " "Reusing file D:/KTMT thuc hanh/QSYS_TEST/db/ip/lab4_qsys/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1576214561011 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"lab4_qsys\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"lab4_qsys\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1576214561050 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lab4_qsys: Done lab4_qsys\" with 23 modules, 64 files, 1421236 bytes " "Lab4_qsys: Done lab4_qsys\" with 23 modules, 64 files, 1421236 bytes" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1576214561051 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "lab4_qsys.qsys " "Finished elaborating Qsys system entity \"lab4_qsys.qsys\"" {  } {  } 0 12249 "Finished elaborating Qsys system entity \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576214561789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4.v 1 1 " "Found 1 design units, including 1 entities, in source file lab4.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab4 " "Found entity 1: lab4" {  } { { "lab4.v" "" { Text "D:/KTMT thuc hanh/QSYS_TEST/lab4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576214561795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576214561795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab4_qsys/lab4_qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab4_qsys/lab4_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_qsys " "Found entity 1: lab4_qsys" {  } { { "db/ip/lab4_qsys/lab4_qsys.v" "" { Text "D:/KTMT thuc hanh/QSYS_TEST/db/ip/lab4_qsys/lab4_qsys.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576214561801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576214561801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab4_qsys/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab4_qsys/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/lab4_qsys/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/KTMT thuc hanh/QSYS_TEST/db/ip/lab4_qsys/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576214561805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576214561805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab4_qsys/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/lab4_qsys/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/lab4_qsys/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/KTMT thuc hanh/QSYS_TEST/db/ip/lab4_qsys/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576214561807 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/lab4_qsys/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/KTMT thuc hanh/QSYS_TEST/db/ip/lab4_qsys/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576214561807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576214561807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab4_qsys/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab4_qsys/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/lab4_qsys/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/KTMT thuc hanh/QSYS_TEST/db/ip/lab4_qsys/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576214561809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576214561809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab4_qsys/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab4_qsys/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/lab4_qsys/submodules/altera_merlin_master_agent.sv" "" { Text "D:/KTMT thuc hanh/QSYS_TEST/db/ip/lab4_qsys/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576214561811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576214561811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab4_qsys/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab4_qsys/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/lab4_qsys/submodules/altera_merlin_master_translator.sv" "" { Text "D:/KTMT thuc hanh/QSYS_TEST/db/ip/lab4_qsys/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576214561814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576214561814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab4_qsys/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab4_qsys/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/lab4_qsys/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/KTMT thuc hanh/QSYS_TEST/db/ip/lab4_qsys/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576214561817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576214561817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab4_qsys/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab4_qsys/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/lab4_qsys/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/KTMT thuc hanh/QSYS_TEST/db/ip/lab4_qsys/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576214561819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576214561819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab4_qsys/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab4_qsys/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/lab4_qsys/submodules/altera_reset_controller.v" "" { Text "D:/KTMT thuc hanh/QSYS_TEST/db/ip/lab4_qsys/submodules/altera_reset_controller.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576214561822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576214561822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab4_qsys/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab4_qsys/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/lab4_qsys/submodules/altera_reset_synchronizer.v" "" { Text "D:/KTMT thuc hanh/QSYS_TEST/db/ip/lab4_qsys/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576214561823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576214561823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab4_qsys/submodules/lab4_qsys_led.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab4_qsys/submodules/lab4_qsys_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_qsys_LED " "Found entity 1: lab4_qsys_LED" {  } { { "db/ip/lab4_qsys/submodules/lab4_qsys_LED.v" "" { Text "D:/KTMT thuc hanh/QSYS_TEST/db/ip/lab4_qsys/submodules/lab4_qsys_LED.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576214561825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576214561825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab4_qsys/submodules/lab4_qsys_sw.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab4_qsys/submodules/lab4_qsys_sw.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_qsys_SW " "Found entity 1: lab4_qsys_SW" {  } { { "db/ip/lab4_qsys/submodules/lab4_qsys_SW.v" "" { Text "D:/KTMT thuc hanh/QSYS_TEST/db/ip/lab4_qsys/submodules/lab4_qsys_SW.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576214561827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576214561827 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab4_qsys_addr_router.sv(48) " "Verilog HDL Declaration information at lab4_qsys_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/lab4_qsys/submodules/lab4_qsys_addr_router.sv" "" { Text "D:/KTMT thuc hanh/QSYS_TEST/db/ip/lab4_qsys/submodules/lab4_qsys_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1576214561829 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab4_qsys_addr_router.sv(49) " "Verilog HDL Declaration information at lab4_qsys_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/lab4_qsys/submodules/lab4_qsys_addr_router.sv" "" { Text "D:/KTMT thuc hanh/QSYS_TEST/db/ip/lab4_qsys/submodules/lab4_qsys_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1576214561829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab4_qsys/submodules/lab4_qsys_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/lab4_qsys/submodules/lab4_qsys_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_qsys_addr_router_default_decode " "Found entity 1: lab4_qsys_addr_router_default_decode" {  } { { "db/ip/lab4_qsys/submodules/lab4_qsys_addr_router.sv" "" { Text "D:/KTMT thuc hanh/QSYS_TEST/db/ip/lab4_qsys/submodules/lab4_qsys_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576214561830 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab4_qsys_addr_router " "Found entity 2: lab4_qsys_addr_router" {  } { { "db/ip/lab4_qsys/submodules/lab4_qsys_addr_router.sv" "" { Text "D:/KTMT thuc hanh/QSYS_TEST/db/ip/lab4_qsys/submodules/lab4_qsys_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576214561830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576214561830 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab4_qsys_addr_router_001.sv(48) " "Verilog HDL Declaration information at lab4_qsys_addr_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/lab4_qsys/submodules/lab4_qsys_addr_router_001.sv" "" { Text "D:/KTMT thuc hanh/QSYS_TEST/db/ip/lab4_qsys/submodules/lab4_qsys_addr_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1576214561831 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab4_qsys_addr_router_001.sv(49) " "Verilog HDL Declaration information at lab4_qsys_addr_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/lab4_qsys/submodules/lab4_qsys_addr_router_001.sv" "" { Text "D:/KTMT thuc hanh/QSYS_TEST/db/ip/lab4_qsys/submodules/lab4_qsys_addr_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1576214561831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab4_qsys/submodules/lab4_qsys_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/lab4_qsys/submodules/lab4_qsys_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_qsys_addr_router_001_default_decode " "Found entity 1: lab4_qsys_addr_router_001_default_decode" {  } { { "db/ip/lab4_qsys/submodules/lab4_qsys_addr_router_001.sv" "" { Text "D:/KTMT thuc hanh/QSYS_TEST/db/ip/lab4_qsys/submodules/lab4_qsys_addr_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576214561832 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab4_qsys_addr_router_001 " "Found entity 2: lab4_qsys_addr_router_001" {  } { { "db/ip/lab4_qsys/submodules/lab4_qsys_addr_router_001.sv" "" { Text "D:/KTMT thuc hanh/QSYS_TEST/db/ip/lab4_qsys/submodules/lab4_qsys_addr_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576214561832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576214561832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab4_qsys/submodules/lab4_qsys_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab4_qsys/submodules/lab4_qsys_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_qsys_cmd_xbar_demux " "Found entity 1: lab4_qsys_cmd_xbar_demux" {  } { { "db/ip/lab4_qsys/submodules/lab4_qsys_cmd_xbar_demux.sv" "" { Text "D:/KTMT thuc hanh/QSYS_TEST/db/ip/lab4_qsys/submodules/lab4_qsys_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576214561834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576214561834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab4_qsys/submodules/lab4_qsys_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab4_qsys/submodules/lab4_qsys_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_qsys_cmd_xbar_demux_001 " "Found entity 1: lab4_qsys_cmd_xbar_demux_001" {  } { { "db/ip/lab4_qsys/submodules/lab4_qsys_cmd_xbar_demux_001.sv" "" { Text "D:/KTMT thuc hanh/QSYS_TEST/db/ip/lab4_qsys/submodules/lab4_qsys_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576214561836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576214561836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab4_qsys/submodules/lab4_qsys_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab4_qsys/submodules/lab4_qsys_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_qsys_cmd_xbar_mux " "Found entity 1: lab4_qsys_cmd_xbar_mux" {  } { { "db/ip/lab4_qsys/submodules/lab4_qsys_cmd_xbar_mux.sv" "" { Text "D:/KTMT thuc hanh/QSYS_TEST/db/ip/lab4_qsys/submodules/lab4_qsys_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576214561839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576214561839 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab4_qsys_id_router.sv(48) " "Verilog HDL Declaration information at lab4_qsys_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/lab4_qsys/submodules/lab4_qsys_id_router.sv" "" { Text "D:/KTMT thuc hanh/QSYS_TEST/db/ip/lab4_qsys/submodules/lab4_qsys_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1576214561840 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab4_qsys_id_router.sv(49) " "Verilog HDL Declaration information at lab4_qsys_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/lab4_qsys/submodules/lab4_qsys_id_router.sv" "" { Text "D:/KTMT thuc hanh/QSYS_TEST/db/ip/lab4_qsys/submodules/lab4_qsys_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1576214561840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab4_qsys/submodules/lab4_qsys_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/lab4_qsys/submodules/lab4_qsys_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_qsys_id_router_default_decode " "Found entity 1: lab4_qsys_id_router_default_decode" {  } { { "db/ip/lab4_qsys/submodules/lab4_qsys_id_router.sv" "" { Text "D:/KTMT thuc hanh/QSYS_TEST/db/ip/lab4_qsys/submodules/lab4_qsys_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576214561841 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab4_qsys_id_router " "Found entity 2: lab4_qsys_id_router" {  } { { "db/ip/lab4_qsys/submodules/lab4_qsys_id_router.sv" "" { Text "D:/KTMT thuc hanh/QSYS_TEST/db/ip/lab4_qsys/submodules/lab4_qsys_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576214561841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576214561841 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab4_qsys_id_router_002.sv(48) " "Verilog HDL Declaration information at lab4_qsys_id_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/lab4_qsys/submodules/lab4_qsys_id_router_002.sv" "" { Text "D:/KTMT thuc hanh/QSYS_TEST/db/ip/lab4_qsys/submodules/lab4_qsys_id_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1576214561843 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab4_qsys_id_router_002.sv(49) " "Verilog HDL Declaration information at lab4_qsys_id_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/lab4_qsys/submodules/lab4_qsys_id_router_002.sv" "" { Text "D:/KTMT thuc hanh/QSYS_TEST/db/ip/lab4_qsys/submodules/lab4_qsys_id_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1576214561843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab4_qsys/submodules/lab4_qsys_id_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/lab4_qsys/submodules/lab4_qsys_id_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_qsys_id_router_002_default_decode " "Found entity 1: lab4_qsys_id_router_002_default_decode" {  } { { "db/ip/lab4_qsys/submodules/lab4_qsys_id_router_002.sv" "" { Text "D:/KTMT thuc hanh/QSYS_TEST/db/ip/lab4_qsys/submodules/lab4_qsys_id_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576214561843 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab4_qsys_id_router_002 " "Found entity 2: lab4_qsys_id_router_002" {  } { { "db/ip/lab4_qsys/submodules/lab4_qsys_id_router_002.sv" "" { Text "D:/KTMT thuc hanh/QSYS_TEST/db/ip/lab4_qsys/submodules/lab4_qsys_id_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576214561843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576214561843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab4_qsys/submodules/lab4_qsys_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab4_qsys/submodules/lab4_qsys_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_qsys_irq_mapper " "Found entity 1: lab4_qsys_irq_mapper" {  } { { "db/ip/lab4_qsys/submodules/lab4_qsys_irq_mapper.sv" "" { Text "D:/KTMT thuc hanh/QSYS_TEST/db/ip/lab4_qsys/submodules/lab4_qsys_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576214561845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576214561845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab4_qsys/submodules/lab4_qsys_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/lab4_qsys/submodules/lab4_qsys_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_qsys_jtag_uart_0_sim_scfifo_w " "Found entity 1: lab4_qsys_jtag_uart_0_sim_scfifo_w" {  } { { "db/ip/lab4_qsys/submodules/lab4_qsys_jtag_uart_0.v" "" { Text "D:/KTMT thuc hanh/QSYS_TEST/db/ip/lab4_qsys/submodules/lab4_qsys_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576214561849 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab4_qsys_jtag_uart_0_scfifo_w " "Found entity 2: lab4_qsys_jtag_uart_0_scfifo_w" {  } { { "db/ip/lab4_qsys/submodules/lab4_qsys_jtag_uart_0.v" "" { Text "D:/KTMT thuc hanh/QSYS_TEST/db/ip/lab4_qsys/submodules/lab4_qsys_jtag_uart_0.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576214561849 ""} { "Info" "ISGN_ENTITY_NAME" "3 lab4_qsys_jtag_uart_0_sim_scfifo_r " "Found entity 3: lab4_qsys_jtag_uart_0_sim_scfifo_r" {  } { { "db/ip/lab4_qsys/submodules/lab4_qsys_jtag_uart_0.v" "" { Text "D:/KTMT thuc hanh/QSYS_TEST/db/ip/lab4_qsys/submodules/lab4_qsys_jtag_uart_0.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576214561849 ""} { "Info" "ISGN_ENTITY_NAME" "4 lab4_qsys_jtag_uart_0_scfifo_r " "Found entity 4: lab4_qsys_jtag_uart_0_scfifo_r" {  } { { "db/ip/lab4_qsys/submodules/lab4_qsys_jtag_uart_0.v" "" { Text "D:/KTMT thuc hanh/QSYS_TEST/db/ip/lab4_qsys/submodules/lab4_qsys_jtag_uart_0.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576214561849 ""} { "Info" "ISGN_ENTITY_NAME" "5 lab4_qsys_jtag_uart_0 " "Found entity 5: lab4_qsys_jtag_uart_0" {  } { { "db/ip/lab4_qsys/submodules/lab4_qsys_jtag_uart_0.v" "" { Text "D:/KTMT thuc hanh/QSYS_TEST/db/ip/lab4_qsys/submodules/lab4_qsys_jtag_uart_0.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576214561849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576214561849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab4_qsys/submodules/lab4_qsys_nios2_qsys_0.v 21 21 " "Found 21 design units, including 21 entities, in source file db/ip/lab4_qsys/submodules/lab4_qsys_nios2_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_qsys_nios2_qsys_0_register_bank_a_module " "Found entity 1: lab4_qsys_nios2_qsys_0_register_bank_a_module" {  } { { "db/ip/lab4_qsys/submodules/lab4_qsys_nios2_qsys_0.v" "" { Text "D:/KTMT thuc hanh/QSYS_TEST/db/ip/lab4_qsys/submodules/lab4_qsys_nios2_qsys_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576214561863 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab4_qsys_nios2_qsys_0_register_bank_b_module " "Found entity 2: lab4_qsys_nios2_qsys_0_register_bank_b_module" {  } { { "db/ip/lab4_qsys/submodules/lab4_qsys_nios2_qsys_0.v" "" { Text "D:/KTMT thuc hanh/QSYS_TEST/db/ip/lab4_qsys/submodules/lab4_qsys_nios2_qsys_0.v" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576214561863 ""} { "Info" "ISGN_ENTITY_NAME" "3 lab4_qsys_nios2_qsys_0_nios2_oci_debug " "Found entity 3: lab4_qsys_nios2_qsys_0_nios2_oci_debug" {  } { { "db/ip/lab4_qsys/submodules/lab4_qsys_nios2_qsys_0.v" "" { Text "D:/KTMT thuc hanh/QSYS_TEST/db/ip/lab4_qsys/submodules/lab4_qsys_nios2_qsys_0.v" 147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576214561863 ""} { "Info" "ISGN_ENTITY_NAME" "4 lab4_qsys_nios2_qsys_0_ociram_sp_ram_module " "Found entity 4: lab4_qsys_nios2_qsys_0_ociram_sp_ram_module" {  } { { "db/ip/lab4_qsys/submodules/lab4_qsys_nios2_qsys_0.v" "" { Text "D:/KTMT thuc hanh/QSYS_TEST/db/ip/lab4_qsys/submodules/lab4_qsys_nios2_qsys_0.v" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576214561863 ""} { "Info" "ISGN_ENTITY_NAME" "5 lab4_qsys_nios2_qsys_0_nios2_ocimem " "Found entity 5: lab4_qsys_nios2_qsys_0_nios2_ocimem" {  } { { "db/ip/lab4_qsys/submodules/lab4_qsys_nios2_qsys_0.v" "" { Text "D:/KTMT thuc hanh/QSYS_TEST/db/ip/lab4_qsys/submodules/lab4_qsys_nios2_qsys_0.v" 346 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576214561863 ""} { "Info" "ISGN_ENTITY_NAME" "6 lab4_qsys_nios2_qsys_0_nios2_avalon_reg " "Found entity 6: lab4_qsys_nios2_qsys_0_nios2_avalon_reg" {  } { { "db/ip/lab4_qsys/submodules/lab4_qsys_nios2_qsys_0.v" "" { Text "D:/KTMT thuc hanh/QSYS_TEST/db/ip/lab4_qsys/submodules/lab4_qsys_nios2_qsys_0.v" 524 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576214561863 ""} { "Info" "ISGN_ENTITY_NAME" "7 lab4_qsys_nios2_qsys_0_nios2_oci_break " "Found entity 7: lab4_qsys_nios2_qsys_0_nios2_oci_break" {  } { { "db/ip/lab4_qsys/submodules/lab4_qsys_nios2_qsys_0.v" "" { Text "D:/KTMT thuc hanh/QSYS_TEST/db/ip/lab4_qsys/submodules/lab4_qsys_nios2_qsys_0.v" 616 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576214561863 ""} { "Info" "ISGN_ENTITY_NAME" "8 lab4_qsys_nios2_qsys_0_nios2_oci_xbrk " "Found entity 8: lab4_qsys_nios2_qsys_0_nios2_oci_xbrk" {  } { { "db/ip/lab4_qsys/submodules/lab4_qsys_nios2_qsys_0.v" "" { Text "D:/KTMT thuc hanh/QSYS_TEST/db/ip/lab4_qsys/submodules/lab4_qsys_nios2_qsys_0.v" 910 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576214561863 ""} { "Info" "ISGN_ENTITY_NAME" "9 lab4_qsys_nios2_qsys_0_nios2_oci_dbrk " "Found entity 9: lab4_qsys_nios2_qsys_0_nios2_oci_dbrk" {  } { { "db/ip/lab4_qsys/submodules/lab4_qsys_nios2_qsys_0.v" "" { Text "D:/KTMT thuc hanh/QSYS_TEST/db/ip/lab4_qsys/submodules/lab4_qsys_nios2_qsys_0.v" 1116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576214561863 ""} { "Info" "ISGN_ENTITY_NAME" "10 lab4_qsys_nios2_qsys_0_nios2_oci_itrace " "Found entity 10: lab4_qsys_nios2_qsys_0_nios2_oci_itrace" {  } { { "db/ip/lab4_qsys/submodules/lab4_qsys_nios2_qsys_0.v" "" { Text "D:/KTMT thuc hanh/QSYS_TEST/db/ip/lab4_qsys/submodules/lab4_qsys_nios2_qsys_0.v" 1302 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576214561863 ""} { "Info" "ISGN_ENTITY_NAME" "11 lab4_qsys_nios2_qsys_0_nios2_oci_td_mode " "Found entity 11: lab4_qsys_nios2_qsys_0_nios2_oci_td_mode" {  } { { "db/ip/lab4_qsys/submodules/lab4_qsys_nios2_qsys_0.v" "" { Text "D:/KTMT thuc hanh/QSYS_TEST/db/ip/lab4_qsys/submodules/lab4_qsys_nios2_qsys_0.v" 1599 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576214561863 ""} { "Info" "ISGN_ENTITY_NAME" "12 lab4_qsys_nios2_qsys_0_nios2_oci_dtrace " "Found entity 12: lab4_qsys_nios2_qsys_0_nios2_oci_dtrace" {  } { { "db/ip/lab4_qsys/submodules/lab4_qsys_nios2_qsys_0.v" "" { Text "D:/KTMT thuc hanh/QSYS_TEST/db/ip/lab4_qsys/submodules/lab4_qsys_nios2_qsys_0.v" 1666 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576214561863 ""} { "Info" "ISGN_ENTITY_NAME" "13 lab4_qsys_nios2_qsys_0_nios2_oci_compute_tm_count " "Found entity 13: lab4_qsys_nios2_qsys_0_nios2_oci_compute_tm_count" {  } { { "db/ip/lab4_qsys/submodules/lab4_qsys_nios2_qsys_0.v" "" { Text "D:/KTMT thuc hanh/QSYS_TEST/db/ip/lab4_qsys/submodules/lab4_qsys_nios2_qsys_0.v" 1760 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576214561863 ""} { "Info" "ISGN_ENTITY_NAME" "14 lab4_qsys_nios2_qsys_0_nios2_oci_fifowp_inc " "Found entity 14: lab4_qsys_nios2_qsys_0_nios2_oci_fifowp_inc" {  } { { "db/ip/lab4_qsys/submodules/lab4_qsys_nios2_qsys_0.v" "" { Text "D:/KTMT thuc hanh/QSYS_TEST/db/ip/lab4_qsys/submodules/lab4_qsys_nios2_qsys_0.v" 1831 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576214561863 ""} { "Info" "ISGN_ENTITY_NAME" "15 lab4_qsys_nios2_qsys_0_nios2_oci_fifocount_inc " "Found entity 15: lab4_qsys_nios2_qsys_0_nios2_oci_fifocount_inc" {  } { { "db/ip/lab4_qsys/submodules/lab4_qsys_nios2_qsys_0.v" "" { Text "D:/KTMT thuc hanh/QSYS_TEST/db/ip/lab4_qsys/submodules/lab4_qsys_nios2_qsys_0.v" 1873 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576214561863 ""} { "Info" "ISGN_ENTITY_NAME" "16 lab4_qsys_nios2_qsys_0_nios2_oci_fifo " "Found entity 16: lab4_qsys_nios2_qsys_0_nios2_oci_fifo" {  } { { "db/ip/lab4_qsys/submodules/lab4_qsys_nios2_qsys_0.v" "" { Text "D:/KTMT thuc hanh/QSYS_TEST/db/ip/lab4_qsys/submodules/lab4_qsys_nios2_qsys_0.v" 1919 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576214561863 ""} { "Info" "ISGN_ENTITY_NAME" "17 lab4_qsys_nios2_qsys_0_nios2_oci_pib " "Found entity 17: lab4_qsys_nios2_qsys_0_nios2_oci_pib" {  } { { "db/ip/lab4_qsys/submodules/lab4_qsys_nios2_qsys_0.v" "" { Text "D:/KTMT thuc hanh/QSYS_TEST/db/ip/lab4_qsys/submodules/lab4_qsys_nios2_qsys_0.v" 2424 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576214561863 ""} { "Info" "ISGN_ENTITY_NAME" "18 lab4_qsys_nios2_qsys_0_nios2_oci_im " "Found entity 18: lab4_qsys_nios2_qsys_0_nios2_oci_im" {  } { { "db/ip/lab4_qsys/submodules/lab4_qsys_nios2_qsys_0.v" "" { Text "D:/KTMT thuc hanh/QSYS_TEST/db/ip/lab4_qsys/submodules/lab4_qsys_nios2_qsys_0.v" 2492 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576214561863 ""} { "Info" "ISGN_ENTITY_NAME" "19 lab4_qsys_nios2_qsys_0_nios2_performance_monitors " "Found entity 19: lab4_qsys_nios2_qsys_0_nios2_performance_monitors" {  } { { "db/ip/lab4_qsys/submodules/lab4_qsys_nios2_qsys_0.v" "" { Text "D:/KTMT thuc hanh/QSYS_TEST/db/ip/lab4_qsys/submodules/lab4_qsys_nios2_qsys_0.v" 2608 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576214561863 ""} { "Info" "ISGN_ENTITY_NAME" "20 lab4_qsys_nios2_qsys_0_nios2_oci " "Found entity 20: lab4_qsys_nios2_qsys_0_nios2_oci" {  } { { "db/ip/lab4_qsys/submodules/lab4_qsys_nios2_qsys_0.v" "" { Text "D:/KTMT thuc hanh/QSYS_TEST/db/ip/lab4_qsys/submodules/lab4_qsys_nios2_qsys_0.v" 2624 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576214561863 ""} { "Info" "ISGN_ENTITY_NAME" "21 lab4_qsys_nios2_qsys_0 " "Found entity 21: lab4_qsys_nios2_qsys_0" {  } { { "db/ip/lab4_qsys/submodules/lab4_qsys_nios2_qsys_0.v" "" { Text "D:/KTMT thuc hanh/QSYS_TEST/db/ip/lab4_qsys/submodules/lab4_qsys_nios2_qsys_0.v" 3129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576214561863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576214561863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab4_qsys/submodules/lab4_qsys_nios2_qsys_0_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab4_qsys/submodules/lab4_qsys_nios2_qsys_0_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_qsys_nios2_qsys_0_jtag_debug_module_sysclk " "Found entity 1: lab4_qsys_nios2_qsys_0_jtag_debug_module_sysclk" {  } { { "db/ip/lab4_qsys/submodules/lab4_qsys_nios2_qsys_0_jtag_debug_module_sysclk.v" "" { Text "D:/KTMT thuc hanh/QSYS_TEST/db/ip/lab4_qsys/submodules/lab4_qsys_nios2_qsys_0_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576214561867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576214561867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab4_qsys/submodules/lab4_qsys_nios2_qsys_0_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab4_qsys/submodules/lab4_qsys_nios2_qsys_0_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_qsys_nios2_qsys_0_jtag_debug_module_tck " "Found entity 1: lab4_qsys_nios2_qsys_0_jtag_debug_module_tck" {  } { { "db/ip/lab4_qsys/submodules/lab4_qsys_nios2_qsys_0_jtag_debug_module_tck.v" "" { Text "D:/KTMT thuc hanh/QSYS_TEST/db/ip/lab4_qsys/submodules/lab4_qsys_nios2_qsys_0_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576214561869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576214561869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab4_qsys/submodules/lab4_qsys_nios2_qsys_0_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab4_qsys/submodules/lab4_qsys_nios2_qsys_0_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_qsys_nios2_qsys_0_jtag_debug_module_wrapper " "Found entity 1: lab4_qsys_nios2_qsys_0_jtag_debug_module_wrapper" {  } { { "db/ip/lab4_qsys/submodules/lab4_qsys_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "D:/KTMT thuc hanh/QSYS_TEST/db/ip/lab4_qsys/submodules/lab4_qsys_nios2_qsys_0_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576214561871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576214561871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab4_qsys/submodules/lab4_qsys_nios2_qsys_0_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab4_qsys/submodules/lab4_qsys_nios2_qsys_0_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_qsys_nios2_qsys_0_oci_test_bench " "Found entity 1: lab4_qsys_nios2_qsys_0_oci_test_bench" {  } { { "db/ip/lab4_qsys/submodules/lab4_qsys_nios2_qsys_0_oci_test_bench.v" "" { Text "D:/KTMT thuc hanh/QSYS_TEST/db/ip/lab4_qsys/submodules/lab4_qsys_nios2_qsys_0_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576214561873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576214561873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab4_qsys/submodules/lab4_qsys_nios2_qsys_0_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab4_qsys/submodules/lab4_qsys_nios2_qsys_0_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_qsys_nios2_qsys_0_test_bench " "Found entity 1: lab4_qsys_nios2_qsys_0_test_bench" {  } { { "db/ip/lab4_qsys/submodules/lab4_qsys_nios2_qsys_0_test_bench.v" "" { Text "D:/KTMT thuc hanh/QSYS_TEST/db/ip/lab4_qsys/submodules/lab4_qsys_nios2_qsys_0_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576214561876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576214561876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab4_qsys/submodules/lab4_qsys_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab4_qsys/submodules/lab4_qsys_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_qsys_onchip_memory2_0 " "Found entity 1: lab4_qsys_onchip_memory2_0" {  } { { "db/ip/lab4_qsys/submodules/lab4_qsys_onchip_memory2_0.v" "" { Text "D:/KTMT thuc hanh/QSYS_TEST/db/ip/lab4_qsys/submodules/lab4_qsys_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576214561878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576214561878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab4_qsys/submodules/lab4_qsys_rsp_xbar_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab4_qsys/submodules/lab4_qsys_rsp_xbar_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_qsys_rsp_xbar_demux_002 " "Found entity 1: lab4_qsys_rsp_xbar_demux_002" {  } { { "db/ip/lab4_qsys/submodules/lab4_qsys_rsp_xbar_demux_002.sv" "" { Text "D:/KTMT thuc hanh/QSYS_TEST/db/ip/lab4_qsys/submodules/lab4_qsys_rsp_xbar_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576214561881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576214561881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab4_qsys/submodules/lab4_qsys_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab4_qsys/submodules/lab4_qsys_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_qsys_rsp_xbar_mux " "Found entity 1: lab4_qsys_rsp_xbar_mux" {  } { { "db/ip/lab4_qsys/submodules/lab4_qsys_rsp_xbar_mux.sv" "" { Text "D:/KTMT thuc hanh/QSYS_TEST/db/ip/lab4_qsys/submodules/lab4_qsys_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576214561883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576214561883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab4_qsys/submodules/lab4_qsys_rsp_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab4_qsys/submodules/lab4_qsys_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_qsys_rsp_xbar_mux_001 " "Found entity 1: lab4_qsys_rsp_xbar_mux_001" {  } { { "db/ip/lab4_qsys/submodules/lab4_qsys_rsp_xbar_mux_001.sv" "" { Text "D:/KTMT thuc hanh/QSYS_TEST/db/ip/lab4_qsys/submodules/lab4_qsys_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576214561886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576214561886 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CLOCK_50 lab4.v(8) " "Verilog HDL Implicit Net warning at lab4.v(8): created implicit net for \"CLOCK_50\"" {  } { { "lab4.v" "" { Text "D:/KTMT thuc hanh/QSYS_TEST/lab4.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576214561886 ""}
{ "Error" "EVRFX_VERI_PORT_UNDECLARED" "CLOCK_50 lab4.v(1) " "Verilog HDL Module Declaration error at lab4.v(1): port \"CLOCK_50\" is not declared as port" {  } { { "lab4.v" "" { Text "D:/KTMT thuc hanh/QSYS_TEST/lab4.v" 1 0 0 } }  } 0 10158 "Verilog HDL Module Declaration error at %2!s!: port \"%1!s!\" is not declared as port" 0 0 "Quartus II" 0 -1 1576214561886 ""}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "ClOCK_50 lab4.v(2) " "Verilog HDL Module Declaration error at lab4.v(2): top module port \"ClOCK_50\" is not found in the port list" {  } { { "lab4.v" "" { Text "D:/KTMT thuc hanh/QSYS_TEST/lab4.v" 2 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "Quartus II" 0 -1 1576214561886 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/KTMT thuc hanh/QSYS_TEST/output_files/lab4.map.smsg " "Generated suppressed messages file D:/KTMT thuc hanh/QSYS_TEST/output_files/lab4.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1576214561923 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 47 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 47 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4587 " "Peak virtual memory: 4587 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1576214562013 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Dec 13 12:22:42 2019 " "Processing ended: Fri Dec 13 12:22:42 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1576214562013 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1576214562013 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1576214562013 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1576214562013 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 47 s " "Quartus II Full Compilation was unsuccessful. 4 errors, 47 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1576214562629 ""}
