DESIGN,PEX1,STA1,CC1,SI1,PEX2,STA2,CC2,SI2,# of total timing paths,# of timing paths (case1),# of timing paths (case2),# of timing paths (case1+case2)
ldpc_decoder_mod,STRC,PT,true,true,QTS,TPS,true,true,6145,3871(62.99 %),273(4.44 %),4144(67.44 %)
ldpc_decoder_mod,FC,PT,true,true,INVS,PT,true,true,6145,4151(67.55 %),80(1.30 %),4231(68.85 %)
ldpc_decoder_mod,FC,PT,false,false,INVS,PT,false,false,6145,6054(98.52 %),19(0.31 %),6073(98.83 %)
ldpc_decoder_mod,INVS,PT,false,false,FC,PT,false,false,6145,6054(98.52 %),19(0.31 %),6073(98.83 %)
ldpc_decoder_mod,FC,FC,true,true,INVS,INVS,true,true,6145,3797(61.79 %),326(5.31 %),4123(67.10 %)
ldpc_decoder_mod,INVS,INVS,false,false,FC,FC,false,false,6145,5647(91.90 %),417(6.79 %),6064(98.68 %)
ldpc_decoder_mod,FC,FC,false,false,INVS,INVS,false,false,6145,5647(91.90 %),417(6.79 %),6064(98.68 %)
ldpc_decoder_mod,QTS,TPS,true,true,STRC,PT,true,true,6145,3871(62.99 %),273(4.44 %),4144(67.44 %)
ldpc_decoder_mod,INVS,PT,true,true,FC,PT,true,true,6145,4151(67.55 %),80(1.30 %),4231(68.85 %)
ldpc_decoder_mod,INVS,INVS,true,true,FC,FC,true,true,6145,3797(61.79 %),326(5.31 %),4123(67.10 %)
