QuestaSim-64 vmap 2019.4_2 Lib Mapping Utility 2019.12 Dec  7 2019
vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
Modifying modelsim.ini
QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
Start time: 15:20:50 on Feb 19,2020
vcom -64 -93 -work xil_defaultlib ../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/bd_0/ip/ip_0/sim/bd_9054_microblaze_I_0.vhd ../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/bd_0/ip/ip_1/sim/bd_9054_rst_0_0.vhd ../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/bd_0/ip/ip_2/sim/bd_9054_ilmb_0.vhd ../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/bd_0/ip/ip_3/sim/bd_9054_dlmb_0.vhd ../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/bd_0/ip/ip_4/sim/bd_9054_dlmb_cntlr_0.vhd ../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/bd_0/ip/ip_5/sim/bd_9054_ilmb_cntlr_0.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity bd_9054_microblaze_I_0
-- Compiling architecture bd_9054_microblaze_I_0_arch of bd_9054_microblaze_I_0
-- Loading entity proc_sys_reset
-- Compiling entity bd_9054_rst_0_0
-- Compiling architecture bd_9054_rst_0_0_arch of bd_9054_rst_0_0
-- Loading entity lmb_v10
-- Compiling entity bd_9054_ilmb_0
-- Compiling architecture bd_9054_ilmb_0_arch of bd_9054_ilmb_0
-- Compiling entity bd_9054_dlmb_0
-- Compiling architecture bd_9054_dlmb_0_arch of bd_9054_dlmb_0
-- Loading entity lmb_bram_if_cntlr
-- Compiling entity bd_9054_dlmb_cntlr_0
-- Compiling architecture bd_9054_dlmb_cntlr_0_arch of bd_9054_dlmb_cntlr_0
-- Compiling entity bd_9054_ilmb_cntlr_0
-- Compiling architecture bd_9054_ilmb_cntlr_0_arch of bd_9054_ilmb_cntlr_0
End time: 15:20:50 on Feb 19,2020, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
Start time: 15:20:50 on Feb 19,2020
vlog -64 -incr -work xil_defaultlib "+incdir+../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/rtl/ip_top" "+incdir+../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/rtl/cal" "+incdir+../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map" "+incdir+../../../../imports" ../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/bd_0/ip/ip_6/sim/bd_9054_lmb_bram_I_0.v 
-- Compiling module bd_9054_lmb_bram_I_0

Top level modules:
	bd_9054_lmb_bram_I_0
End time: 15:20:50 on Feb 19,2020, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
Start time: 15:20:50 on Feb 19,2020
vcom -64 -93 -work xil_defaultlib ../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/bd_0/ip/ip_7/sim/bd_9054_second_dlmb_cntlr_0.vhd ../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/bd_0/ip/ip_8/sim/bd_9054_second_ilmb_cntlr_0.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading entity lmb_bram_if_cntlr
-- Compiling entity bd_9054_second_dlmb_cntlr_0
-- Compiling architecture bd_9054_second_dlmb_cntlr_0_arch of bd_9054_second_dlmb_cntlr_0
-- Compiling entity bd_9054_second_ilmb_cntlr_0
-- Compiling architecture bd_9054_second_ilmb_cntlr_0_arch of bd_9054_second_ilmb_cntlr_0
End time: 15:20:50 on Feb 19,2020, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
Start time: 15:20:50 on Feb 19,2020
vlog -64 -incr -work xil_defaultlib "+incdir+../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/rtl/ip_top" "+incdir+../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/rtl/cal" "+incdir+../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map" "+incdir+../../../../imports" ../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/bd_0/ip/ip_9/sim/bd_9054_second_lmb_bram_I_0.v 
-- Compiling module bd_9054_second_lmb_bram_I_0

Top level modules:
	bd_9054_second_lmb_bram_I_0
End time: 15:20:51 on Feb 19,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
Start time: 15:20:51 on Feb 19,2020
vcom -64 -93 -work xil_defaultlib ../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/bd_0/ip/ip_10/sim/bd_9054_iomodule_0_0.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package iomodule_funcs
-- Loading entity Iomodule_core
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading entity pselect_mask
-- Loading entity iomodule
-- Compiling entity bd_9054_iomodule_0_0
-- Compiling architecture bd_9054_iomodule_0_0_arch of bd_9054_iomodule_0_0
End time: 15:20:51 on Feb 19,2020, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
Start time: 15:20:51 on Feb 19,2020
vlog -64 -incr -work xil_defaultlib "+incdir+../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/rtl/ip_top" "+incdir+../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/rtl/cal" "+incdir+../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map" "+incdir+../../../../imports" ../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/bd_0/sim/bd_9054.v ../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/ip_0/sim/ddr4_0_microblaze_mcs.v 
-- Compiling module bd_9054
-- Compiling module ddr4_0_microblaze_mcs

Top level modules:
	ddr4_0_microblaze_mcs
End time: 15:20:51 on Feb 19,2020, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
Start time: 15:20:51 on Feb 19,2020
vlog -64 -incr -sv -work xil_defaultlib "+incdir+../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/rtl/ip_top" "+incdir+../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/rtl/cal" "+incdir+../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map" "+incdir+../../../../imports" ../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/ip_1/rtl/phy/ddr4_phy_v2_2_xiphy_behav.sv ../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/ip_1/rtl/phy/ddr4_phy_v2_2_xiphy.sv ../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/ip_1/rtl/iob/ddr4_phy_v2_2_iob_byte.sv ../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/ip_1/rtl/iob/ddr4_phy_v2_2_iob.sv ../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/ip_1/rtl/clocking/ddr4_phy_v2_2_pll.sv ../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_tristate_wrapper.sv ../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_riuor_wrapper.sv ../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_control_wrapper.sv ../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_byte_wrapper.sv ../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_bitslice_wrapper.sv ../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/ip_1/rtl/phy/ddr4_0_phy_ddr4.sv ../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/ip_1/rtl/ip_top/ddr4_0_phy.sv ../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_wtr.sv ../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_ref.sv ../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_rd_wr.sv ../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_periodic.sv ../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_group.sv ../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_ecc_merge_enc.sv ../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_ecc_gen.sv ../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_ecc_fi_xor.sv ../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_ecc_dec_fix.sv ../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_ecc_buf.sv ../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_ecc.sv ../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_ctl.sv ../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_cmd_mux_c.sv ../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_cmd_mux_ap.sv ../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_arb_p.sv ../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_arb_mux_p.sv ../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_arb_c.sv ../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_arb_a.sv ../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_act_timer.sv ../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_act_rank.sv ../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc.sv ../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/rtl/ui/ddr4_v2_2_ui_wr_data.sv ../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/rtl/ui/ddr4_v2_2_ui_rd_data.sv ../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/rtl/ui/ddr4_v2_2_ui_cmd.sv ../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/rtl/ui/ddr4_v2_2_ui.sv ../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/rtl/axi/ddr4_v2_2_axi_ar_channel.sv ../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/rtl/axi/ddr4_v2_2_axi_aw_channel.sv ../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/rtl/axi/ddr4_v2_2_axi_b_channel.sv ../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/rtl/axi/ddr4_v2_2_axi_cmd_arbiter.sv ../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/rtl/axi/ddr4_v2_2_axi_cmd_fsm.sv ../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/rtl/axi/ddr4_v2_2_axi_cmd_translator.sv ../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/rtl/axi/ddr4_v2_2_axi_fifo.sv ../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/rtl/axi/ddr4_v2_2_axi_incr_cmd.sv ../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/rtl/axi/ddr4_v2_2_axi_r_channel.sv ../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/rtl/axi/ddr4_v2_2_axi_w_channel.sv ../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/rtl/axi/ddr4_v2_2_axi_wr_cmd_fsm.sv ../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/rtl/axi/ddr4_v2_2_axi_wrap_cmd.sv ../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/rtl/axi/ddr4_v2_2_a_upsizer.sv ../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/rtl/axi/ddr4_v2_2_axi.sv ../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/rtl/axi/ddr4_v2_2_axi_register_slice.sv ../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/rtl/axi/ddr4_v2_2_axi_upsizer.sv ../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/rtl/axi/ddr4_v2_2_axic_register_slice.sv ../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/rtl/axi/ddr4_v2_2_carry_and.sv ../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/rtl/axi/ddr4_v2_2_carry_latch_and.sv ../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/rtl/axi/ddr4_v2_2_carry_latch_or.sv ../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/rtl/axi/ddr4_v2_2_carry_or.sv ../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/rtl/axi/ddr4_v2_2_command_fifo.sv ../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/rtl/axi/ddr4_v2_2_comparator.sv ../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/rtl/axi/ddr4_v2_2_comparator_sel.sv ../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/rtl/axi/ddr4_v2_2_comparator_sel_static.sv ../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/rtl/axi/ddr4_v2_2_r_upsizer.sv ../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/rtl/axi/ddr4_v2_2_w_upsizer.sv ../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_addr_decode.sv ../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_read.sv ../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_reg_bank.sv ../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_reg.sv ../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_top.sv ../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_write.sv ../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/rtl/clocking/ddr4_v2_2_infrastructure.sv ../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_xsdb_bram.sv ../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_write.sv ../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_wr_byte.sv ../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv ../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_sync.sv ../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_read.sv ../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_rd_en.sv ../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_pi.sv ../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_mc_odt.sv ../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_debug_microblaze.sv ../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_cplx_data.sv ../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_cplx.sv ../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_config_rom.sv ../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_addr_decode.sv ../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_top.sv ../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_xsdb_arbiter.sv ../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal.sv ../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/rtl/cal/ddr4_v2_2_chipscope_xsdb_slave.sv ../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/rtl/cal/ddr4_v2_2_dp_AB9.sv ../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/rtl/ip_top/ddr4_0.sv ../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/rtl/ip_top/ddr4_0_ddr4.sv ../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/rtl/ip_top/ddr4_0_ddr4_mem_intfc.sv ../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/rtl/cal/ddr4_0_ddr4_cal_riu.sv ../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/tb/microblaze_mcs_0.sv ../../../../imports/arch_package.sv ../../../../imports/proj_package.sv ../../../../imports/ddr4_model.sv ../../../../imports/ddr4_v2_2_axi_opcode_gen.sv ../../../../imports/ddr4_v2_2_axi_tg_top.sv ../../../../imports/ddr4_v2_2_axi_wrapper.sv ../../../../imports/ddr4_v2_2_boot_mode_gen.sv ../../../../imports/ddr4_v2_2_custom_mode_gen.sv ../../../../imports/ddr4_v2_2_data_chk.sv ../../../../imports/ddr4_v2_2_data_gen.sv ../../../../imports/ddr4_v2_2_prbs_mode_gen.sv ../../../../imports/example_top.sv ../../../../imports/interface.sv ../../../../imports/sim_tb_top.sv 
-- Compiling module ddr4_phy_v2_2_0_xiphy_behav
-- Compiling module ddr4_phy_v2_2_0_bitslice_behav
-- Compiling module ddr4_phy_v2_2_0_fifo_sv
-- Compiling module ddr4_phy_v2_2_0_xiphy
-- Compiling module ddr4_phy_v2_2_0_iob_byte
-- Compiling module ddr4_phy_v2_2_0_iob
-- Compiling module ddr4_phy_v2_2_0_pll
-- Compiling module ddr4_phy_v2_2_0_xiphy_tristate_wrapper
-- Compiling module ddr4_phy_v2_2_0_xiphy_riuor_wrapper
-- Compiling module ddr4_phy_v2_2_0_xiphy_control_wrapper
-- Compiling module ddr4_phy_v2_2_0_xiphy_byte_wrapper
-- Compiling module ddr4_phy_v2_2_0_xiphy_bitslice_wrapper
-- Compiling module ddr4_0_phy_ddr4
-- Compiling module ddr4_0_phy
-- Compiling module ddr4_v2_2_6_mc_wtr
-- Compiling module ddr4_v2_2_6_mc_ref
-- Compiling module ddr4_v2_2_6_mc_rd_wr
-- Compiling module ddr4_v2_2_6_mc_periodic
-- Compiling module ddr4_v2_2_6_mc_group
-- Compiling module ddr4_v2_2_6_mc_ecc_merge_enc
-- Compiling module ddr4_v2_2_6_mc_ecc_gen
-- Compiling module ddr4_v2_2_6_mc_ecc_fi_xor
-- Compiling module ddr4_v2_2_6_mc_ecc_dec_fix
-- Compiling module ddr4_v2_2_6_mc_ecc_buf
-- Compiling module ddr4_v2_2_6_mc_ecc
-- Compiling module ddr4_v2_2_6_mc_ctl
-- Compiling module ddr4_v2_2_6_mc_cmd_mux_c
-- Compiling module ddr4_v2_2_6_mc_cmd_mux_ap
-- Compiling module ddr4_v2_2_6_mc_arb_p
-- Compiling module ddr4_v2_2_6_mc_arb_mux_p
-- Compiling module ddr4_v2_2_6_mc_arb_c
-- Compiling module ddr4_v2_2_6_mc_arb_a
-- Compiling module ddr4_v2_2_6_mc_act_timer
-- Compiling module ddr4_v2_2_6_mc_act_rank
-- Compiling module ddr4_v2_2_6_mc
-- Compiling module ddr4_v2_2_6_ui_wr_data
-- Compiling module ddr4_v2_2_6_ui_rd_data
-- Compiling module ddr4_v2_2_6_ui_cmd
-- Compiling module ddr4_v2_2_6_ui
-- Compiling module ddr4_v2_2_6_axi_ar_channel
-- Compiling module ddr4_v2_2_6_axi_aw_channel
-- Compiling module ddr4_v2_2_6_axi_b_channel
-- Compiling module ddr4_v2_2_6_axi_cmd_arbiter
-- Compiling module ddr4_v2_2_6_axi_cmd_fsm
-- Compiling module ddr4_v2_2_6_axi_cmd_translator
-- Compiling module ddr4_v2_2_6_axi_fifo
-- Compiling module ddr4_v2_2_6_axi_incr_cmd
-- Compiling module ddr4_v2_2_6_axi_r_channel
-- Compiling module ddr4_v2_2_6_axi_w_channel
-- Compiling module ddr4_v2_2_6_axi_wr_cmd_fsm
-- Compiling module ddr4_v2_2_6_axi_wrap_cmd
-- Compiling module ddr4_v2_2_6_a_upsizer
-- Compiling module ddr4_v2_2_6_axi
-- Compiling module ddr4_v2_2_6_axi_register_slice
-- Compiling module ddr4_v2_2_6_axi_upsizer
-- Compiling module ddr4_v2_2_6_axic_register_slice
-- Compiling module ddr4_v2_2_6_carry_and
-- Compiling module ddr4_v2_2_6_carry_latch_and
-- Compiling module ddr4_v2_2_6_carry_latch_or
-- Compiling module ddr4_v2_2_6_carry_or
-- Compiling module ddr4_v2_2_6_command_fifo
-- Compiling module ddr4_v2_2_6_comparator
-- Compiling module ddr4_v2_2_6_comparator_sel
-- Compiling module ddr4_v2_2_6_comparator_sel_static
-- Compiling module ddr4_v2_2_6_r_upsizer
-- Compiling module ddr4_v2_2_6_w_upsizer
-- Compiling module ddr4_v2_2_6_axi_ctrl_addr_decode
-- Compiling module ddr4_v2_2_6_axi_ctrl_read
-- Compiling module ddr4_v2_2_6_axi_ctrl_reg_bank
-- Compiling module ddr4_v2_2_6_axi_ctrl_reg
-- Compiling module ddr4_v2_2_6_axi_ctrl_top
-- Compiling module ddr4_v2_2_6_axi_ctrl_write
-- Compiling module ddr4_v2_2_6_infrastructure
-- Compiling module ddr4_v2_2_6_cal_xsdb_bram
-- Compiling module ddr4_v2_2_6_cal_write
-- Compiling module ddr4_v2_2_6_cal_wr_byte
-- Compiling module ddr4_v2_2_6_cal_wr_bit
-- Compiling module ddr4_v2_2_6_cal_sync
-- Compiling module ddr4_v2_2_6_cal_read
-- Compiling module ddr4_v2_2_6_cal_rd_en
-- Compiling module ddr4_v2_2_6_cal_pi
-- Compiling module ddr4_v2_2_6_cal_mc_odt
-- Compiling module ddr4_v2_2_6_cal_debug_microblaze
-- Compiling module ddr4_v2_2_6_cal_cplx_data
-- Compiling module ddr4_v2_2_6_cal_cplx
-- Compiling module ddr4_v2_2_6_cal_config_rom
-- Compiling module ddr4_v2_2_6_cal_addr_decode
-- Compiling module ddr4_v2_2_6_cal_top
-- Compiling module ddr4_v2_2_6_cal_xsdb_arbiter
-- Compiling module ddr4_v2_2_6_cal
-- Compiling module ddr4_v2_2_6_chipscope_xsdb_slave
-- Compiling module ddr4_v2_2_6_cfg_mem_mod
-- Compiling module ddr4_v2_2_6_bram_tdp
-- Compiling module ddr4_0
-- Compiling module ddr4_0_ddr4
-- Compiling module ddr4_0_ddr4_mem_intfc
-- Compiling module ddr4_0_ddr4_cal_riu
-- Compiling module ddr4_0_microblaze_mcs
-- Compiling module microblaze_mcs
-- Compiling package arch_package
-- Compiling package proj_package
-- Compiling module ddr4_v2_2_6_axi_opcode_gen
-- Compiling module ddr4_v2_2_6_axi_tg_top
-- Compiling module ddr4_v2_2_6_axi_wrapper
-- Compiling module ddr4_v2_2_6_boot_mode_gen
-- Compiling module ddr4_v2_2_6_custom_mode_gen
-- Compiling module ddr4_v2_2_6_data_chk
-- Compiling module ddr4_v2_2_6_data_gen
-- Compiling module prbs_data_gen
-- Compiling module ddr4_v2_2_6_prbs_mode_gen
-- Compiling module example_top
-- Compiling interface DDR4_if
-- Compiling module sim_tb_top

Top level modules:
	ddr4_v2_2_6_axi_ctrl_top
	sim_tb_top
End time: 15:20:53 on Feb 19,2020, Elapsed time: 0:00:02
Errors: 0, Warnings: 0
QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
Start time: 15:20:53 on Feb 19,2020
vlog -work xil_defaultlib glbl.v 
-- Compiling module glbl

Top level modules:
	glbl
End time: 15:20:53 on Feb 19,2020, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
