#-----------------------------------------------------------
# Vivado v2013.4 (64-bit)
# SW Build 353583 on Mon Dec  9 17:49:19 MST 2013
# IP Build 208076 on Mon Dec  2 12:38:17 MST 2013
# Start of session at: Wed Jan 29 16:16:14 2014
# Process ID: 3532
# Log file: U:/private/ELEC444/elec444_lab1/vivado.log
# Journal file: U:/private/ELEC444/elec444_lab1\vivado.jou
#-----------------------------------------------------------
Attempting to get a license: Implementation
Feature available: Implementation
Loading parts and site information from C:/Xilinx/Vivado/2013.4/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
open_project {U:\private\ELEC444\elec444_lab1\elec444_lab1.xpr}
Import path for source U:/private/ELEC444/elec444_lab1/elec444_lab1.srcs/sources_1/imports/elec444lab1fsm.v: Could not find the file 'E:/elec444lab1fsm.v'.
Import path for source U:/private/ELEC444/elec444_lab1/elec444_lab1.srcs/sources_1/imports/ELEC240Lab3/SevenSegmentDecoder.v: Could not find the file 'E:/ELEC 240/ELEC240Lab3/SevenSegmentDecoder.v'.
Scanning sources...
Finished scanning sources
Import path for source U:/private/ELEC444/elec444_lab1/elec444_lab1.srcs/sources_1/imports/elec444lab1fsm.v: Could not find the file 'E:/elec444lab1fsm.v'.
Import path for source U:/private/ELEC444/elec444_lab1/elec444_lab1.srcs/sources_1/imports/ELEC240Lab3/SevenSegmentDecoder.v: Could not find the file 'E:/ELEC 240/ELEC240Lab3/SevenSegmentDecoder.v'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 875.117 ; gain = 43.742
reset_run impl_1 -noclean_dir
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jan 29 16:55:58 2014...
Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2013.4
Loading clock regions from C:/Xilinx/Vivado/2013.4/data\parts/xilinx/zynq/zynq/xc7z020/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2013.4/data\parts/xilinx/zynq/zynq/xc7z020/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2013.4/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2013.4/data\parts/xilinx/zynq/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2013.4/data\parts/xilinx/zynq/zynq/xc7z020/clg484/Package.xml
Loading io standards from C:/Xilinx/Vivado/2013.4/data\./parts/xilinx/zynq/IOStandards.xml
Parsing XDC File [U:/private/ELEC444/elec444_lab1/.Xil/Vivado-4972-DANA307-02/dcp/lab1NumberGuess.xdc]
Finished Parsing XDC File [U:/private/ELEC444/elec444_lab1/.Xil/Vivado-4972-DANA307-02/dcp/lab1NumberGuess.xdc]
Reading XDEF placement.
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.135 . Memory (MB): peak = 1595.016 ; gain = 0.070
Restoring placement.
Restored 43 out of 43 XDEF sites from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: 
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:39 ; elapsed = 00:00:33 . Memory (MB): peak = 1814.824 ; gain = 875.672
close_design
open_run synth_1 -name netlist_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg484-1
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2013.4
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
Parsing XDC File [U:/private/ELEC444/elec444_lab1/elec444_lab1.srcs/constrs_1/new/numberGuess.xdc]
Finished Parsing XDC File [U:/private/ELEC444/elec444_lab1/elec444_lab1.srcs/constrs_1/new/numberGuess.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: 
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 1878.934 ; gain = 48.320
reset_run synth_1
launch_runs synth_1
[Wed Jan 29 16:54:11 2014] Launched synth_1...
Run output will be captured here: U:/private/ELEC444/elec444_lab1/elec444_lab1.runs/synth_1/runme.log
launch_runs impl_1
WARNING: [Project 1-478] Design 'netlist_1' is stale and will not be used when launching 'impl_1'
[Wed Jan 29 16:55:11 2014] Launched impl_1...
Run output will be captured here: U:/private/ELEC444/elec444_lab1/elec444_lab1.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2013.4
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
Parsing XDC File [U:/private/ELEC444/elec444_lab1/elec444_lab1.srcs/constrs_1/new/numberGuess.xdc]
Finished Parsing XDC File [U:/private/ELEC444/elec444_lab1/elec444_lab1.srcs/constrs_1/new/numberGuess.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: 
refresh_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 1901.961 ; gain = 16.840
launch_xsim -simset sim_1 -mode behavioral
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L work -L unisims_ver -L unimacro_ver -L secureip --snapshot lab1NumberGuess_tb_behav --prj U:/private/ELEC444/elec444_lab1/elec444_lab1.sim/sim_1/behav/lab1NumberGuess_tb.prj   work.lab1NumberGuess_tb   work.glbl"
Vivado Simulator 2013.4
Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2013.4/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L work -L unisims_ver -L unimacro_ver -L secureip --snapshot lab1NumberGuess_tb_behav --prj U:/private/ELEC444/elec444_lab1/elec444_lab1.sim/sim_1/behav/lab1NumberGuess_tb.prj work.lab1NumberGuess_tb work.glbl 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "U:/private/ELEC444/elec444_lab1/elec444_lab1.srcs/sources_1/new/slowclock.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "U:/private/ELEC444/elec444_lab1/elec444_lab1.srcs/sources_1/new/sevenSegCtrl.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "U:/private/ELEC444/elec444_lab1/elec444_lab1.srcs/sources_1/new/guessCounter.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "U:/private/ELEC444/elec444_lab1/elec444_lab1.srcs/sources_1/new/bouncer.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "U:/private/ELEC444/elec444_lab1/elec444_lab1.srcs/sources_1/new/bin2bcd.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "U:/private/ELEC444/elec444_lab1/elec444_lab1.srcs/sources_1/imports/elec444lab1fsm.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "U:/private/ELEC444/elec444_lab1/elec444_lab1.srcs/sources_1/imports/ELEC240Lab3/SevenSegmentDecoder.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "U:/private/ELEC444/elec444_lab1/elec444_lab1.srcs/sources_1/new/lab1NumberGuess.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "U:/private/ELEC444/elec444_lab1/elec444_lab1.srcs/sim_1/new/lab1NumberGuess_tb.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Xilinx/Vivado/2013.4/data/verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module work.slowclock
Compiling module work.debouncer
Compiling module work.lab1fsm
Compiling module work.guessCounter
Compiling module work.add3
Compiling module work.bin2bcd
Compiling module work.SevenSegmenDecoder
Compiling module work.sevenSegCtrl
Compiling module work.lab1NumberGuess
Compiling module work.lab1NumberGuess_tb
Compiling module work.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot lab1NumberGuess_tb_behav
INFO: [Runs 36-26] xelab completed.
INFO: [Vivado 12-1390] *** Running xsim
    with args "lab1NumberGuess_tb_behav -key {Behavioral:sim_1:Functional:lab1NumberGuess_tb} -tclbatch {lab1NumberGuess_tb.tcl} -log {lab1NumberGuess_tb_behav.log}"
Vivado Simulator 2013.4
Time resolution is 1 ps
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1921.746 ; gain = 19.785
INFO: [Vivado 12-1395] XSim completed. Design snapshot 'lab1NumberGuess_tb_behav' loaded.
launch_xsim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 1921.746 ; gain = 19.785
INFO: [Simtcl 6-16] Simulation closed
launch_xsim -simset sim_1 -mode behavioral
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L work -L unisims_ver -L unimacro_ver -L secureip --snapshot lab1NumberGuess_tb_behav --prj U:/private/ELEC444/elec444_lab1/elec444_lab1.sim/sim_1/behav/lab1NumberGuess_tb.prj   work.lab1NumberGuess_tb   work.glbl"
Vivado Simulator 2013.4
Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2013.4/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L work -L unisims_ver -L unimacro_ver -L secureip --snapshot lab1NumberGuess_tb_behav --prj U:/private/ELEC444/elec444_lab1/elec444_lab1.sim/sim_1/behav/lab1NumberGuess_tb.prj work.lab1NumberGuess_tb work.glbl 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "U:/private/ELEC444/elec444_lab1/elec444_lab1.srcs/sources_1/new/slowclock.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "U:/private/ELEC444/elec444_lab1/elec444_lab1.srcs/sources_1/new/sevenSegCtrl.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "U:/private/ELEC444/elec444_lab1/elec444_lab1.srcs/sources_1/new/guessCounter.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "U:/private/ELEC444/elec444_lab1/elec444_lab1.srcs/sources_1/new/bouncer.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "U:/private/ELEC444/elec444_lab1/elec444_lab1.srcs/sources_1/new/bin2bcd.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "U:/private/ELEC444/elec444_lab1/elec444_lab1.srcs/sources_1/imports/elec444lab1fsm.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "U:/private/ELEC444/elec444_lab1/elec444_lab1.srcs/sources_1/imports/ELEC240Lab3/SevenSegmentDecoder.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "U:/private/ELEC444/elec444_lab1/elec444_lab1.srcs/sources_1/new/lab1NumberGuess.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "U:/private/ELEC444/elec444_lab1/elec444_lab1.srcs/sim_1/new/lab1NumberGuess_tb.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Xilinx/Vivado/2013.4/data/verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module work.slowclock
Compiling module work.debouncer
Compiling module work.lab1fsm
Compiling module work.guessCounter
Compiling module work.add3
Compiling module work.bin2bcd
Compiling module work.SevenSegmenDecoder
Compiling module work.sevenSegCtrl
Compiling module work.lab1NumberGuess
Compiling module work.lab1NumberGuess_tb
Compiling module work.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot lab1NumberGuess_tb_behav
INFO: [Runs 36-26] xelab completed.
INFO: [Vivado 12-1390] *** Running xsim
    with args "lab1NumberGuess_tb_behav -key {Behavioral:sim_1:Functional:lab1NumberGuess_tb} -tclbatch {lab1NumberGuess_tb.tcl} -log {lab1NumberGuess_tb_behav.log}"
Vivado Simulator 2013.4
Time resolution is 1 ps
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1930.699 ; gain = 0.000
INFO: [Vivado 12-1395] XSim completed. Design snapshot 'lab1NumberGuess_tb_behav' loaded.
launch_xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 1930.699 ; gain = 0.000
reset_run synth_1
launch_runs impl_1
WARNING: [Project 1-478] Design 'netlist_1' is stale and will not be used when launching 'impl_1'
[Wed Jan 29 17:10:40 2014] Launched synth_1...
Run output will be captured here: U:/private/ELEC444/elec444_lab1/elec444_lab1.runs/synth_1/runme.log
[Wed Jan 29 17:10:40 2014] Launched impl_1...
Run output will be captured here: U:/private/ELEC444/elec444_lab1/elec444_lab1.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1
WARNING: [Project 1-478] Design 'netlist_1' is stale and will not be used when launching 'impl_1'
[Wed Jan 29 17:15:55 2014] Launched synth_1...
Run output will be captured here: U:/private/ELEC444/elec444_lab1/elec444_lab1.runs/synth_1/runme.log
[Wed Jan 29 17:15:55 2014] Launched impl_1...
Run output will be captured here: U:/private/ELEC444/elec444_lab1/elec444_lab1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Wed Jan 29 17:17:41 2014] Launched impl_1...
Run output will be captured here: U:/private/ELEC444/elec444_lab1/elec444_lab1.runs/impl_1/runme.log
open_hw
INFO: [Simtcl 6-16] Simulation closed
launch_xsim -simset sim_1 -mode behavioral
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L work -L unisims_ver -L unimacro_ver -L secureip --snapshot lab1NumberGuess_tb_behav --prj U:/private/ELEC444/elec444_lab1/elec444_lab1.sim/sim_1/behav/lab1NumberGuess_tb.prj   work.lab1NumberGuess_tb   work.glbl"
Vivado Simulator 2013.4
Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2013.4/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L work -L unisims_ver -L unimacro_ver -L secureip --snapshot lab1NumberGuess_tb_behav --prj U:/private/ELEC444/elec444_lab1/elec444_lab1.sim/sim_1/behav/lab1NumberGuess_tb.prj work.lab1NumberGuess_tb work.glbl 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "U:/private/ELEC444/elec444_lab1/elec444_lab1.srcs/sources_1/new/slowclock.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "U:/private/ELEC444/elec444_lab1/elec444_lab1.srcs/sources_1/new/sevenSegCtrl.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "U:/private/ELEC444/elec444_lab1/elec444_lab1.srcs/sources_1/new/guessCounter.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "U:/private/ELEC444/elec444_lab1/elec444_lab1.srcs/sources_1/new/bouncer.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "U:/private/ELEC444/elec444_lab1/elec444_lab1.srcs/sources_1/new/bin2bcd.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "U:/private/ELEC444/elec444_lab1/elec444_lab1.srcs/sources_1/imports/elec444lab1fsm.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "U:/private/ELEC444/elec444_lab1/elec444_lab1.srcs/sources_1/imports/ELEC240Lab3/SevenSegmentDecoder.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "U:/private/ELEC444/elec444_lab1/elec444_lab1.srcs/sources_1/new/lab1NumberGuess.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "U:/private/ELEC444/elec444_lab1/elec444_lab1.srcs/sim_1/new/lab1NumberGuess_tb.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Xilinx/Vivado/2013.4/data/verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module work.slowclock
Compiling module work.debouncer
Compiling module work.lab1fsm
Compiling module work.guessCounter
Compiling module work.add3
Compiling module work.bin2bcd
Compiling module work.SevenSegmenDecoder
Compiling module work.sevenSegCtrl
Compiling module work.lab1NumberGuess
Compiling module work.lab1NumberGuess_tb
Compiling module work.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot lab1NumberGuess_tb_behav
INFO: [Runs 36-26] xelab completed.
INFO: [Vivado 12-1390] *** Running xsim
    with args "lab1NumberGuess_tb_behav -key {Behavioral:sim_1:Functional:lab1NumberGuess_tb} -tclbatch {lab1NumberGuess_tb.tcl} -log {lab1NumberGuess_tb_behav.log}"
Vivado Simulator 2013.4
Time resolution is 1 ps
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2027.734 ; gain = 0.000
INFO: [Vivado 12-1395] XSim completed. Design snapshot 'lab1NumberGuess_tb_behav' loaded.
launch_xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 2027.734 ; gain = 0.000
INFO: [Simtcl 6-16] Simulation closed
launch_xsim -simset sim_1 -mode behavioral
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L work -L unisims_ver -L unimacro_ver -L secureip --snapshot lab1NumberGuess_tb_behav --prj U:/private/ELEC444/elec444_lab1/elec444_lab1.sim/sim_1/behav/lab1NumberGuess_tb.prj   work.lab1NumberGuess_tb   work.glbl"
Vivado Simulator 2013.4
Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2013.4/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L work -L unisims_ver -L unimacro_ver -L secureip --snapshot lab1NumberGuess_tb_behav --prj U:/private/ELEC444/elec444_lab1/elec444_lab1.sim/sim_1/behav/lab1NumberGuess_tb.prj work.lab1NumberGuess_tb work.glbl 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "U:/private/ELEC444/elec444_lab1/elec444_lab1.srcs/sources_1/new/slowclock.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "U:/private/ELEC444/elec444_lab1/elec444_lab1.srcs/sources_1/new/sevenSegCtrl.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "U:/private/ELEC444/elec444_lab1/elec444_lab1.srcs/sources_1/new/guessCounter.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "U:/private/ELEC444/elec444_lab1/elec444_lab1.srcs/sources_1/new/bouncer.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "U:/private/ELEC444/elec444_lab1/elec444_lab1.srcs/sources_1/new/bin2bcd.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "U:/private/ELEC444/elec444_lab1/elec444_lab1.srcs/sources_1/imports/elec444lab1fsm.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "U:/private/ELEC444/elec444_lab1/elec444_lab1.srcs/sources_1/imports/ELEC240Lab3/SevenSegmentDecoder.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "U:/private/ELEC444/elec444_lab1/elec444_lab1.srcs/sources_1/new/lab1NumberGuess.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "U:/private/ELEC444/elec444_lab1/elec444_lab1.srcs/sim_1/new/lab1NumberGuess_tb.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Xilinx/Vivado/2013.4/data/verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module work.slowclock
Compiling module work.debouncer
Compiling module work.lab1fsm
Compiling module work.guessCounter
Compiling module work.add3
Compiling module work.bin2bcd
Compiling module work.SevenSegmenDecoder
Compiling module work.sevenSegCtrl
Compiling module work.lab1NumberGuess
Compiling module work.lab1NumberGuess_tb
Compiling module work.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot lab1NumberGuess_tb_behav
INFO: [Runs 36-26] xelab completed.
INFO: [Vivado 12-1390] *** Running xsim
    with args "lab1NumberGuess_tb_behav -key {Behavioral:sim_1:Functional:lab1NumberGuess_tb} -tclbatch {lab1NumberGuess_tb.tcl} -log {lab1NumberGuess_tb_behav.log}"
Vivado Simulator 2013.4
Time resolution is 1 ps
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2031.805 ; gain = 0.000
INFO: [Vivado 12-1395] XSim completed. Design snapshot 'lab1NumberGuess_tb_behav' loaded.
launch_xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 2031.805 ; gain = 0.000
INFO: [Simtcl 6-16] Simulation closed
launch_xsim -simset sim_1 -mode behavioral
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L work -L unisims_ver -L unimacro_ver -L secureip --snapshot lab1NumberGuess_tb_behav --prj U:/private/ELEC444/elec444_lab1/elec444_lab1.sim/sim_1/behav/lab1NumberGuess_tb.prj   work.lab1NumberGuess_tb   work.glbl"
Vivado Simulator 2013.4
Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2013.4/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L work -L unisims_ver -L unimacro_ver -L secureip --snapshot lab1NumberGuess_tb_behav --prj U:/private/ELEC444/elec444_lab1/elec444_lab1.sim/sim_1/behav/lab1NumberGuess_tb.prj work.lab1NumberGuess_tb work.glbl 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "U:/private/ELEC444/elec444_lab1/elec444_lab1.srcs/sources_1/new/slowclock.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "U:/private/ELEC444/elec444_lab1/elec444_lab1.srcs/sources_1/new/sevenSegCtrl.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "U:/private/ELEC444/elec444_lab1/elec444_lab1.srcs/sources_1/new/guessCounter.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "U:/private/ELEC444/elec444_lab1/elec444_lab1.srcs/sources_1/new/bouncer.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "U:/private/ELEC444/elec444_lab1/elec444_lab1.srcs/sources_1/new/bin2bcd.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "U:/private/ELEC444/elec444_lab1/elec444_lab1.srcs/sources_1/imports/elec444lab1fsm.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "U:/private/ELEC444/elec444_lab1/elec444_lab1.srcs/sources_1/imports/ELEC240Lab3/SevenSegmentDecoder.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "U:/private/ELEC444/elec444_lab1/elec444_lab1.srcs/sources_1/new/lab1NumberGuess.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "U:/private/ELEC444/elec444_lab1/elec444_lab1.srcs/sim_1/new/lab1NumberGuess_tb.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Xilinx/Vivado/2013.4/data/verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module work.slowclock
Compiling module work.debouncer
Compiling module work.lab1fsm
Compiling module work.guessCounter
Compiling module work.add3
Compiling module work.bin2bcd
Compiling module work.SevenSegmenDecoder
Compiling module work.sevenSegCtrl
Compiling module work.lab1NumberGuess
Compiling module work.lab1NumberGuess_tb
Compiling module work.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot lab1NumberGuess_tb_behav
INFO: [Runs 36-26] xelab completed.
INFO: [Vivado 12-1390] *** Running xsim
    with args "lab1NumberGuess_tb_behav -key {Behavioral:sim_1:Functional:lab1NumberGuess_tb} -tclbatch {lab1NumberGuess_tb.tcl} -log {lab1NumberGuess_tb_behav.log}"
Vivado Simulator 2013.4
Time resolution is 1 ps
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2031.805 ; gain = 0.000
INFO: [Vivado 12-1395] XSim completed. Design snapshot 'lab1NumberGuess_tb_behav' loaded.
launch_xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2031.805 ; gain = 0.000
reset_run synth_1
launch_runs synth_1
[Wed Jan 29 18:33:34 2014] Launched synth_1...
Run output will be captured here: U:/private/ELEC444/elec444_lab1/elec444_lab1.runs/synth_1/runme.log
launch_runs impl_1
WARNING: [Project 1-478] Design 'netlist_1' is stale and will not be used when launching 'impl_1'
[Wed Jan 29 18:34:25 2014] Launched impl_1...
Run output will be captured here: U:/private/ELEC444/elec444_lab1/elec444_lab1.runs/impl_1/runme.log
INFO: [Simtcl 6-16] Simulation closed
launch_xsim -simset sim_1 -mode behavioral
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L work -L unisims_ver -L unimacro_ver -L secureip --snapshot lab1NumberGuess_tb_behav --prj U:/private/ELEC444/elec444_lab1/elec444_lab1.sim/sim_1/behav/lab1NumberGuess_tb.prj   work.lab1NumberGuess_tb   work.glbl"
Vivado Simulator 2013.4
Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2013.4/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L work -L unisims_ver -L unimacro_ver -L secureip --snapshot lab1NumberGuess_tb_behav --prj U:/private/ELEC444/elec444_lab1/elec444_lab1.sim/sim_1/behav/lab1NumberGuess_tb.prj work.lab1NumberGuess_tb work.glbl 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "U:/private/ELEC444/elec444_lab1/elec444_lab1.srcs/sources_1/new/slowclock.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "U:/private/ELEC444/elec444_lab1/elec444_lab1.srcs/sources_1/new/sevenSegCtrl.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "U:/private/ELEC444/elec444_lab1/elec444_lab1.srcs/sources_1/new/guessCounter.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "U:/private/ELEC444/elec444_lab1/elec444_lab1.srcs/sources_1/new/bouncer.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "U:/private/ELEC444/elec444_lab1/elec444_lab1.srcs/sources_1/new/bin2bcd.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "U:/private/ELEC444/elec444_lab1/elec444_lab1.srcs/sources_1/imports/elec444lab1fsm.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "U:/private/ELEC444/elec444_lab1/elec444_lab1.srcs/sources_1/imports/ELEC240Lab3/SevenSegmentDecoder.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "U:/private/ELEC444/elec444_lab1/elec444_lab1.srcs/sources_1/new/lab1NumberGuess.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "U:/private/ELEC444/elec444_lab1/elec444_lab1.srcs/sim_1/new/lab1NumberGuess_tb.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Xilinx/Vivado/2013.4/data/verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module work.slowclock
Compiling module work.debouncer
Compiling module work.lab1fsm
Compiling module work.guessCounter
Compiling module work.add3
Compiling module work.bin2bcd
Compiling module work.SevenSegmenDecoder
Compiling module work.sevenSegCtrl
Compiling module work.lab1NumberGuess
Compiling module work.lab1NumberGuess_tb
Compiling module work.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot lab1NumberGuess_tb_behav
INFO: [Runs 36-26] xelab completed.
INFO: [Vivado 12-1390] *** Running xsim
    with args "lab1NumberGuess_tb_behav -key {Behavioral:sim_1:Functional:lab1NumberGuess_tb} -tclbatch {lab1NumberGuess_tb.tcl} -log {lab1NumberGuess_tb_behav.log}"
Vivado Simulator 2013.4
Time resolution is 1 ps
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2032.871 ; gain = 0.000
INFO: [Vivado 12-1395] XSim completed. Design snapshot 'lab1NumberGuess_tb_behav' loaded.
launch_xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 2032.871 ; gain = 0.000
INFO: [Simtcl 6-16] Simulation closed
launch_xsim -simset sim_1 -mode behavioral
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L work -L unisims_ver -L unimacro_ver -L secureip --snapshot lab1NumberGuess_tb_behav --prj U:/private/ELEC444/elec444_lab1/elec444_lab1.sim/sim_1/behav/lab1NumberGuess_tb.prj   work.lab1NumberGuess_tb   work.glbl"
Vivado Simulator 2013.4
Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2013.4/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L work -L unisims_ver -L unimacro_ver -L secureip --snapshot lab1NumberGuess_tb_behav --prj U:/private/ELEC444/elec444_lab1/elec444_lab1.sim/sim_1/behav/lab1NumberGuess_tb.prj work.lab1NumberGuess_tb work.glbl 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "U:/private/ELEC444/elec444_lab1/elec444_lab1.srcs/sources_1/new/slowclock.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "U:/private/ELEC444/elec444_lab1/elec444_lab1.srcs/sources_1/new/sevenSegCtrl.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "U:/private/ELEC444/elec444_lab1/elec444_lab1.srcs/sources_1/new/guessCounter.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "U:/private/ELEC444/elec444_lab1/elec444_lab1.srcs/sources_1/new/bouncer.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "U:/private/ELEC444/elec444_lab1/elec444_lab1.srcs/sources_1/new/bin2bcd.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "U:/private/ELEC444/elec444_lab1/elec444_lab1.srcs/sources_1/imports/elec444lab1fsm.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "U:/private/ELEC444/elec444_lab1/elec444_lab1.srcs/sources_1/imports/ELEC240Lab3/SevenSegmentDecoder.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "U:/private/ELEC444/elec444_lab1/elec444_lab1.srcs/sources_1/new/lab1NumberGuess.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "U:/private/ELEC444/elec444_lab1/elec444_lab1.srcs/sim_1/new/lab1NumberGuess_tb.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Xilinx/Vivado/2013.4/data/verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module work.slowclock
Compiling module work.debouncer
Compiling module work.lab1fsm
Compiling module work.guessCounter
Compiling module work.add3
Compiling module work.bin2bcd
Compiling module work.SevenSegmenDecoder
Compiling module work.sevenSegCtrl
Compiling module work.lab1NumberGuess
Compiling module work.lab1NumberGuess_tb
Compiling module work.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot lab1NumberGuess_tb_behav
INFO: [Runs 36-26] xelab completed.
INFO: [Vivado 12-1390] *** Running xsim
    with args "lab1NumberGuess_tb_behav -key {Behavioral:sim_1:Functional:lab1NumberGuess_tb} -tclbatch {lab1NumberGuess_tb.tcl} -log {lab1NumberGuess_tb_behav.log}"
Vivado Simulator 2013.4
Time resolution is 1 ps
INFO: [Vivado 12-1395] XSim completed. Design snapshot 'lab1NumberGuess_tb_behav' loaded.
launch_xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 2040.055 ; gain = 0.660
INFO: [Simtcl 6-16] Simulation closed
launch_xsim -simset sim_1 -mode behavioral
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L work -L unisims_ver -L unimacro_ver -L secureip --snapshot lab1NumberGuess_tb_behav --prj U:/private/ELEC444/elec444_lab1/elec444_lab1.sim/sim_1/behav/lab1NumberGuess_tb.prj   work.lab1NumberGuess_tb   work.glbl"
Vivado Simulator 2013.4
Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2013.4/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L work -L unisims_ver -L unimacro_ver -L secureip --snapshot lab1NumberGuess_tb_behav --prj U:/private/ELEC444/elec444_lab1/elec444_lab1.sim/sim_1/behav/lab1NumberGuess_tb.prj work.lab1NumberGuess_tb work.glbl 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "U:/private/ELEC444/elec444_lab1/elec444_lab1.srcs/sources_1/new/slowclock.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "U:/private/ELEC444/elec444_lab1/elec444_lab1.srcs/sources_1/new/sevenSegCtrl.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "U:/private/ELEC444/elec444_lab1/elec444_lab1.srcs/sources_1/new/guessCounter.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "U:/private/ELEC444/elec444_lab1/elec444_lab1.srcs/sources_1/new/bouncer.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "U:/private/ELEC444/elec444_lab1/elec444_lab1.srcs/sources_1/new/bin2bcd.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "U:/private/ELEC444/elec444_lab1/elec444_lab1.srcs/sources_1/imports/elec444lab1fsm.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "U:/private/ELEC444/elec444_lab1/elec444_lab1.srcs/sources_1/imports/ELEC240Lab3/SevenSegmentDecoder.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "U:/private/ELEC444/elec444_lab1/elec444_lab1.srcs/sources_1/new/lab1NumberGuess.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "U:/private/ELEC444/elec444_lab1/elec444_lab1.srcs/sim_1/new/lab1NumberGuess_tb.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Xilinx/Vivado/2013.4/data/verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module work.slowclock
Compiling module work.debouncer
Compiling module work.lab1fsm
Compiling module work.guessCounter
Compiling module work.add3
Compiling module work.bin2bcd
Compiling module work.SevenSegmenDecoder
Compiling module work.sevenSegCtrl
Compiling module work.lab1NumberGuess
Compiling module work.lab1NumberGuess_tb
Compiling module work.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot lab1NumberGuess_tb_behav
INFO: [Runs 36-26] xelab completed.
INFO: [Vivado 12-1390] *** Running xsim
    with args "lab1NumberGuess_tb_behav -key {Behavioral:sim_1:Functional:lab1NumberGuess_tb} -tclbatch {lab1NumberGuess_tb.tcl} -log {lab1NumberGuess_tb_behav.log}"
Vivado Simulator 2013.4
Time resolution is 1 ps
INFO: [Vivado 12-1395] XSim completed. Design snapshot 'lab1NumberGuess_tb_behav' loaded.
launch_xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 2056.656 ; gain = 5.727
INFO: [Simtcl 6-16] Simulation closed
launch_xsim -simset sim_1 -mode behavioral
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L work -L unisims_ver -L unimacro_ver -L secureip --snapshot lab1NumberGuess_tb_behav --prj U:/private/ELEC444/elec444_lab1/elec444_lab1.sim/sim_1/behav/lab1NumberGuess_tb.prj   work.lab1NumberGuess_tb   work.glbl"
Vivado Simulator 2013.4
Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2013.4/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L work -L unisims_ver -L unimacro_ver -L secureip --snapshot lab1NumberGuess_tb_behav --prj U:/private/ELEC444/elec444_lab1/elec444_lab1.sim/sim_1/behav/lab1NumberGuess_tb.prj work.lab1NumberGuess_tb work.glbl 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "U:/private/ELEC444/elec444_lab1/elec444_lab1.srcs/sources_1/new/slowclock.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "U:/private/ELEC444/elec444_lab1/elec444_lab1.srcs/sources_1/new/sevenSegCtrl.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "U:/private/ELEC444/elec444_lab1/elec444_lab1.srcs/sources_1/new/guessCounter.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "U:/private/ELEC444/elec444_lab1/elec444_lab1.srcs/sources_1/new/bouncer.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "U:/private/ELEC444/elec444_lab1/elec444_lab1.srcs/sources_1/new/bin2bcd.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "U:/private/ELEC444/elec444_lab1/elec444_lab1.srcs/sources_1/imports/elec444lab1fsm.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "U:/private/ELEC444/elec444_lab1/elec444_lab1.srcs/sources_1/imports/ELEC240Lab3/SevenSegmentDecoder.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "U:/private/ELEC444/elec444_lab1/elec444_lab1.srcs/sources_1/new/lab1NumberGuess.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "U:/private/ELEC444/elec444_lab1/elec444_lab1.srcs/sim_1/new/lab1NumberGuess_tb.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Xilinx/Vivado/2013.4/data/verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module work.slowclock
Compiling module work.debouncer
Compiling module work.lab1fsm
Compiling module work.guessCounter
Compiling module work.add3
Compiling module work.bin2bcd
Compiling module work.SevenSegmenDecoder
Compiling module work.sevenSegCtrl
Compiling module work.lab1NumberGuess
Compiling module work.lab1NumberGuess_tb
Compiling module work.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot lab1NumberGuess_tb_behav
INFO: [Runs 36-26] xelab completed.
INFO: [Vivado 12-1390] *** Running xsim
    with args "lab1NumberGuess_tb_behav -key {Behavioral:sim_1:Functional:lab1NumberGuess_tb} -tclbatch {lab1NumberGuess_tb.tcl} -log {lab1NumberGuess_tb_behav.log}"
Vivado Simulator 2013.4
Time resolution is 1 ps
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2068.730 ; gain = 11.922
INFO: [Vivado 12-1395] XSim completed. Design snapshot 'lab1NumberGuess_tb_behav' loaded.
launch_xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 2068.730 ; gain = 11.922
INFO: [Simtcl 6-16] Simulation closed
launch_xsim -simset sim_1 -mode behavioral
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L work -L unisims_ver -L unimacro_ver -L secureip --snapshot lab1NumberGuess_tb_behav --prj U:/private/ELEC444/elec444_lab1/elec444_lab1.sim/sim_1/behav/lab1NumberGuess_tb.prj   work.lab1NumberGuess_tb   work.glbl"
Vivado Simulator 2013.4
Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2013.4/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L work -L unisims_ver -L unimacro_ver -L secureip --snapshot lab1NumberGuess_tb_behav --prj U:/private/ELEC444/elec444_lab1/elec444_lab1.sim/sim_1/behav/lab1NumberGuess_tb.prj work.lab1NumberGuess_tb work.glbl 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "U:/private/ELEC444/elec444_lab1/elec444_lab1.srcs/sources_1/new/slowclock.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "U:/private/ELEC444/elec444_lab1/elec444_lab1.srcs/sources_1/new/sevenSegCtrl.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "U:/private/ELEC444/elec444_lab1/elec444_lab1.srcs/sources_1/new/guessCounter.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "U:/private/ELEC444/elec444_lab1/elec444_lab1.srcs/sources_1/new/bouncer.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "U:/private/ELEC444/elec444_lab1/elec444_lab1.srcs/sources_1/new/bin2bcd.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "U:/private/ELEC444/elec444_lab1/elec444_lab1.srcs/sources_1/imports/elec444lab1fsm.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "U:/private/ELEC444/elec444_lab1/elec444_lab1.srcs/sources_1/imports/ELEC240Lab3/SevenSegmentDecoder.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "U:/private/ELEC444/elec444_lab1/elec444_lab1.srcs/sources_1/new/lab1NumberGuess.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "U:/private/ELEC444/elec444_lab1/elec444_lab1.srcs/sim_1/new/lab1NumberGuess_tb.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Xilinx/Vivado/2013.4/data/verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module work.slowclock
Compiling module work.debouncer
Compiling module work.lab1fsm
Compiling module work.guessCounter
Compiling module work.add3
Compiling module work.bin2bcd
Compiling module work.SevenSegmenDecoder
Compiling module work.sevenSegCtrl
Compiling module work.lab1NumberGuess
Compiling module work.lab1NumberGuess_tb
Compiling module work.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot lab1NumberGuess_tb_behav
INFO: [Runs 36-26] xelab completed.
INFO: [Vivado 12-1390] *** Running xsim
    with args "lab1NumberGuess_tb_behav -key {Behavioral:sim_1:Functional:lab1NumberGuess_tb} -tclbatch {lab1NumberGuess_tb.tcl} -log {lab1NumberGuess_tb_behav.log}"
Vivado Simulator 2013.4
Time resolution is 1 ps
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2089.441 ; gain = 0.000
INFO: [Vivado 12-1395] XSim completed. Design snapshot 'lab1NumberGuess_tb_behav' loaded.
launch_xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 2089.441 ; gain = 0.000
INFO: [Simtcl 6-16] Simulation closed
launch_xsim -simset sim_1 -mode behavioral
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L work -L unisims_ver -L unimacro_ver -L secureip --snapshot lab1NumberGuess_tb_behav --prj U:/private/ELEC444/elec444_lab1/elec444_lab1.sim/sim_1/behav/lab1NumberGuess_tb.prj   work.lab1NumberGuess_tb   work.glbl"
Vivado Simulator 2013.4
Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2013.4/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L work -L unisims_ver -L unimacro_ver -L secureip --snapshot lab1NumberGuess_tb_behav --prj U:/private/ELEC444/elec444_lab1/elec444_lab1.sim/sim_1/behav/lab1NumberGuess_tb.prj work.lab1NumberGuess_tb work.glbl 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "U:/private/ELEC444/elec444_lab1/elec444_lab1.srcs/sources_1/new/slowclock.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "U:/private/ELEC444/elec444_lab1/elec444_lab1.srcs/sources_1/new/sevenSegCtrl.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "U:/private/ELEC444/elec444_lab1/elec444_lab1.srcs/sources_1/new/guessCounter.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "U:/private/ELEC444/elec444_lab1/elec444_lab1.srcs/sources_1/new/bouncer.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "U:/private/ELEC444/elec444_lab1/elec444_lab1.srcs/sources_1/new/bin2bcd.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "U:/private/ELEC444/elec444_lab1/elec444_lab1.srcs/sources_1/imports/elec444lab1fsm.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "U:/private/ELEC444/elec444_lab1/elec444_lab1.srcs/sources_1/imports/ELEC240Lab3/SevenSegmentDecoder.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "U:/private/ELEC444/elec444_lab1/elec444_lab1.srcs/sources_1/new/lab1NumberGuess.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "U:/private/ELEC444/elec444_lab1/elec444_lab1.srcs/sim_1/new/lab1NumberGuess_tb.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Xilinx/Vivado/2013.4/data/verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module work.slowclock
Compiling module work.debouncer
Compiling module work.lab1fsm
Compiling module work.guessCounter
Compiling module work.add3
Compiling module work.bin2bcd
Compiling module work.SevenSegmenDecoder
Compiling module work.sevenSegCtrl
Compiling module work.lab1NumberGuess
Compiling module work.lab1NumberGuess_tb
Compiling module work.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot lab1NumberGuess_tb_behav
INFO: [Runs 36-26] xelab completed.
INFO: [Vivado 12-1390] *** Running xsim
    with args "lab1NumberGuess_tb_behav -key {Behavioral:sim_1:Functional:lab1NumberGuess_tb} -tclbatch {lab1NumberGuess_tb.tcl} -log {lab1NumberGuess_tb_behav.log}"
Vivado Simulator 2013.4
Time resolution is 1 ps
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2102.707 ; gain = 0.000
INFO: [Vivado 12-1395] XSim completed. Design snapshot 'lab1NumberGuess_tb_behav' loaded.
launch_xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 2102.707 ; gain = 0.000
set_property runtime 800ns [get_filesets sim_1]
run all
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2102.707 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2111.109 ; gain = 0.000
launch_xsim -simset sim_1 -mode behavioral
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L work -L unisims_ver -L unimacro_ver -L secureip --snapshot lab1NumberGuess_tb_behav --prj U:/private/ELEC444/elec444_lab1/elec444_lab1.sim/sim_1/behav/lab1NumberGuess_tb.prj   work.lab1NumberGuess_tb   work.glbl"
Vivado Simulator 2013.4
Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2013.4/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L work -L unisims_ver -L unimacro_ver -L secureip --snapshot lab1NumberGuess_tb_behav --prj U:/private/ELEC444/elec444_lab1/elec444_lab1.sim/sim_1/behav/lab1NumberGuess_tb.prj work.lab1NumberGuess_tb work.glbl 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "U:/private/ELEC444/elec444_lab1/elec444_lab1.srcs/sources_1/new/slowclock.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "U:/private/ELEC444/elec444_lab1/elec444_lab1.srcs/sources_1/new/sevenSegCtrl.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "U:/private/ELEC444/elec444_lab1/elec444_lab1.srcs/sources_1/new/guessCounter.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "U:/private/ELEC444/elec444_lab1/elec444_lab1.srcs/sources_1/new/bouncer.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "U:/private/ELEC444/elec444_lab1/elec444_lab1.srcs/sources_1/new/bin2bcd.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "U:/private/ELEC444/elec444_lab1/elec444_lab1.srcs/sources_1/imports/elec444lab1fsm.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "U:/private/ELEC444/elec444_lab1/elec444_lab1.srcs/sources_1/imports/ELEC240Lab3/SevenSegmentDecoder.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "U:/private/ELEC444/elec444_lab1/elec444_lab1.srcs/sources_1/new/lab1NumberGuess.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "U:/private/ELEC444/elec444_lab1/elec444_lab1.srcs/sim_1/new/lab1NumberGuess_tb.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Xilinx/Vivado/2013.4/data/verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module work.slowclock
Compiling module work.debouncer
Compiling module work.lab1fsm
Compiling module work.guessCounter
Compiling module work.add3
Compiling module work.bin2bcd
Compiling module work.SevenSegmenDecoder
Compiling module work.sevenSegCtrl
Compiling module work.lab1NumberGuess
Compiling module work.lab1NumberGuess_tb
Compiling module work.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot lab1NumberGuess_tb_behav
INFO: [Runs 36-26] xelab completed.
INFO: [Vivado 12-1390] *** Running xsim
    with args "lab1NumberGuess_tb_behav -key {Behavioral:sim_1:Functional:lab1NumberGuess_tb} -tclbatch {lab1NumberGuess_tb.tcl} -log {lab1NumberGuess_tb_behav.log}"
Vivado Simulator 2013.4
Time resolution is 1 ps
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2111.109 ; gain = 0.000
INFO: [Vivado 12-1395] XSim completed. Design snapshot 'lab1NumberGuess_tb_behav' loaded.
launch_xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 2111.109 ; gain = 0.000
run all
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'run' was cancelled
save_wave_config {U:\private\ELEC444\elec444_lab1\lab1NumberGuess_tb_behav.wcfg}
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2111.109 ; gain = 0.000
launch_xsim -simset sim_1 -mode behavioral
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L work -L unisims_ver -L unimacro_ver -L secureip --snapshot lab1NumberGuess_tb_behav --prj U:/private/ELEC444/elec444_lab1/elec444_lab1.sim/sim_1/behav/lab1NumberGuess_tb.prj   work.lab1NumberGuess_tb   work.glbl"
Vivado Simulator 2013.4
Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2013.4/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L work -L unisims_ver -L unimacro_ver -L secureip --snapshot lab1NumberGuess_tb_behav --prj U:/private/ELEC444/elec444_lab1/elec444_lab1.sim/sim_1/behav/lab1NumberGuess_tb.prj work.lab1NumberGuess_tb work.glbl 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "U:/private/ELEC444/elec444_lab1/elec444_lab1.srcs/sources_1/new/slowclock.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "U:/private/ELEC444/elec444_lab1/elec444_lab1.srcs/sources_1/new/sevenSegCtrl.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "U:/private/ELEC444/elec444_lab1/elec444_lab1.srcs/sources_1/new/guessCounter.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "U:/private/ELEC444/elec444_lab1/elec444_lab1.srcs/sources_1/new/bouncer.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "U:/private/ELEC444/elec444_lab1/elec444_lab1.srcs/sources_1/new/bin2bcd.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "U:/private/ELEC444/elec444_lab1/elec444_lab1.srcs/sources_1/imports/elec444lab1fsm.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "U:/private/ELEC444/elec444_lab1/elec444_lab1.srcs/sources_1/imports/ELEC240Lab3/SevenSegmentDecoder.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "U:/private/ELEC444/elec444_lab1/elec444_lab1.srcs/sources_1/new/lab1NumberGuess.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "U:/private/ELEC444/elec444_lab1/elec444_lab1.srcs/sim_1/new/lab1NumberGuess_tb.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Xilinx/Vivado/2013.4/data/verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module work.slowclock
Compiling module work.debouncer
Compiling module work.lab1fsm
Compiling module work.guessCounter
Compiling module work.add3
Compiling module work.bin2bcd
Compiling module work.SevenSegmenDecoder
Compiling module work.sevenSegCtrl
Compiling module work.lab1NumberGuess
Compiling module work.lab1NumberGuess_tb
Compiling module work.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot lab1NumberGuess_tb_behav
INFO: [Runs 36-26] xelab completed.
INFO: [Vivado 12-1390] *** Running xsim
    with args "lab1NumberGuess_tb_behav -key {Behavioral:sim_1:Functional:lab1NumberGuess_tb} -tclbatch {lab1NumberGuess_tb.tcl} -log {lab1NumberGuess_tb_behav.log}"
Vivado Simulator 2013.4
Time resolution is 1 ps
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2111.109 ; gain = 0.000
INFO: [Vivado 12-1395] XSim completed. Design snapshot 'lab1NumberGuess_tb_behav' loaded.
launch_xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 2111.109 ; gain = 0.000
INFO: [Simtcl 6-16] Simulation closed
launch_xsim -simset sim_1 -mode behavioral
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L work -L unisims_ver -L unimacro_ver -L secureip --snapshot lab1NumberGuess_tb_behav --prj U:/private/ELEC444/elec444_lab1/elec444_lab1.sim/sim_1/behav/lab1NumberGuess_tb.prj   work.lab1NumberGuess_tb   work.glbl"
Vivado Simulator 2013.4
Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2013.4/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L work -L unisims_ver -L unimacro_ver -L secureip --snapshot lab1NumberGuess_tb_behav --prj U:/private/ELEC444/elec444_lab1/elec444_lab1.sim/sim_1/behav/lab1NumberGuess_tb.prj work.lab1NumberGuess_tb work.glbl 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "U:/private/ELEC444/elec444_lab1/elec444_lab1.srcs/sources_1/new/slowclock.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "U:/private/ELEC444/elec444_lab1/elec444_lab1.srcs/sources_1/new/sevenSegCtrl.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "U:/private/ELEC444/elec444_lab1/elec444_lab1.srcs/sources_1/new/guessCounter.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "U:/private/ELEC444/elec444_lab1/elec444_lab1.srcs/sources_1/new/bouncer.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "U:/private/ELEC444/elec444_lab1/elec444_lab1.srcs/sources_1/new/bin2bcd.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "U:/private/ELEC444/elec444_lab1/elec444_lab1.srcs/sources_1/imports/elec444lab1fsm.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "U:/private/ELEC444/elec444_lab1/elec444_lab1.srcs/sources_1/imports/ELEC240Lab3/SevenSegmentDecoder.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "U:/private/ELEC444/elec444_lab1/elec444_lab1.srcs/sources_1/new/lab1NumberGuess.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "U:/private/ELEC444/elec444_lab1/elec444_lab1.srcs/sim_1/new/lab1NumberGuess_tb.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Xilinx/Vivado/2013.4/data/verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module work.slowclock
Compiling module work.debouncer
Compiling module work.lab1fsm
Compiling module work.guessCounter
Compiling module work.add3
Compiling module work.bin2bcd
Compiling module work.SevenSegmenDecoder
Compiling module work.sevenSegCtrl
Compiling module work.lab1NumberGuess
Compiling module work.lab1NumberGuess_tb
Compiling module work.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot lab1NumberGuess_tb_behav
INFO: [Runs 36-26] xelab completed.
INFO: [Vivado 12-1390] *** Running xsim
    with args "lab1NumberGuess_tb_behav -key {Behavioral:sim_1:Functional:lab1NumberGuess_tb} -tclbatch {lab1NumberGuess_tb.tcl} -log {lab1NumberGuess_tb_behav.log}"
Vivado Simulator 2013.4
Time resolution is 1 ps
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2111.109 ; gain = 0.000
INFO: [Vivado 12-1395] XSim completed. Design snapshot 'lab1NumberGuess_tb_behav' loaded.
launch_xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 2111.109 ; gain = 0.000
INFO: [Simtcl 6-16] Simulation closed
launch_xsim -simset sim_1 -mode behavioral
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L work -L unisims_ver -L unimacro_ver -L secureip --snapshot lab1NumberGuess_tb_behav --prj U:/private/ELEC444/elec444_lab1/elec444_lab1.sim/sim_1/behav/lab1NumberGuess_tb.prj   work.lab1NumberGuess_tb   work.glbl"
Vivado Simulator 2013.4
Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2013.4/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L work -L unisims_ver -L unimacro_ver -L secureip --snapshot lab1NumberGuess_tb_behav --prj U:/private/ELEC444/elec444_lab1/elec444_lab1.sim/sim_1/behav/lab1NumberGuess_tb.prj work.lab1NumberGuess_tb work.glbl 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "U:/private/ELEC444/elec444_lab1/elec444_lab1.srcs/sources_1/new/slowclock.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "U:/private/ELEC444/elec444_lab1/elec444_lab1.srcs/sources_1/new/sevenSegCtrl.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "U:/private/ELEC444/elec444_lab1/elec444_lab1.srcs/sources_1/new/guessCounter.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "U:/private/ELEC444/elec444_lab1/elec444_lab1.srcs/sources_1/new/bouncer.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "U:/private/ELEC444/elec444_lab1/elec444_lab1.srcs/sources_1/new/bin2bcd.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "U:/private/ELEC444/elec444_lab1/elec444_lab1.srcs/sources_1/imports/elec444lab1fsm.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "U:/private/ELEC444/elec444_lab1/elec444_lab1.srcs/sources_1/imports/ELEC240Lab3/SevenSegmentDecoder.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "U:/private/ELEC444/elec444_lab1/elec444_lab1.srcs/sources_1/new/lab1NumberGuess.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "U:/private/ELEC444/elec444_lab1/elec444_lab1.srcs/sim_1/new/lab1NumberGuess_tb.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Xilinx/Vivado/2013.4/data/verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module work.slowclock
Compiling module work.debouncer
Compiling module work.lab1fsm
Compiling module work.guessCounter
Compiling module work.add3
Compiling module work.bin2bcd
Compiling module work.SevenSegmenDecoder
Compiling module work.sevenSegCtrl
Compiling module work.lab1NumberGuess
Compiling module work.lab1NumberGuess_tb
Compiling module work.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot lab1NumberGuess_tb_behav
INFO: [Runs 36-26] xelab completed.
INFO: [Vivado 12-1390] *** Running xsim
    with args "lab1NumberGuess_tb_behav -key {Behavioral:sim_1:Functional:lab1NumberGuess_tb} -tclbatch {lab1NumberGuess_tb.tcl} -log {lab1NumberGuess_tb_behav.log}"
Vivado Simulator 2013.4
Time resolution is 1 ps
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2115.969 ; gain = 0.000
INFO: [Vivado 12-1395] XSim completed. Design snapshot 'lab1NumberGuess_tb_behav' loaded.
launch_xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 2115.969 ; gain = 0.000
INFO: [Simtcl 6-16] Simulation closed
launch_xsim -simset sim_1 -mode behavioral
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L work -L unisims_ver -L unimacro_ver -L secureip --snapshot lab1NumberGuess_tb_behav --prj U:/private/ELEC444/elec444_lab1/elec444_lab1.sim/sim_1/behav/lab1NumberGuess_tb.prj   work.lab1NumberGuess_tb   work.glbl"
Vivado Simulator 2013.4
Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2013.4/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L work -L unisims_ver -L unimacro_ver -L secureip --snapshot lab1NumberGuess_tb_behav --prj U:/private/ELEC444/elec444_lab1/elec444_lab1.sim/sim_1/behav/lab1NumberGuess_tb.prj work.lab1NumberGuess_tb work.glbl 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "U:/private/ELEC444/elec444_lab1/elec444_lab1.srcs/sources_1/new/slowclock.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "U:/private/ELEC444/elec444_lab1/elec444_lab1.srcs/sources_1/new/sevenSegCtrl.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "U:/private/ELEC444/elec444_lab1/elec444_lab1.srcs/sources_1/new/guessCounter.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "U:/private/ELEC444/elec444_lab1/elec444_lab1.srcs/sources_1/new/bouncer.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "U:/private/ELEC444/elec444_lab1/elec444_lab1.srcs/sources_1/new/bin2bcd.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "U:/private/ELEC444/elec444_lab1/elec444_lab1.srcs/sources_1/imports/elec444lab1fsm.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "U:/private/ELEC444/elec444_lab1/elec444_lab1.srcs/sources_1/imports/ELEC240Lab3/SevenSegmentDecoder.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "U:/private/ELEC444/elec444_lab1/elec444_lab1.srcs/sources_1/new/lab1NumberGuess.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "U:/private/ELEC444/elec444_lab1/elec444_lab1.srcs/sim_1/new/lab1NumberGuess_tb.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Xilinx/Vivado/2013.4/data/verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module work.slowclock
Compiling module work.debouncer
Compiling module work.lab1fsm
Compiling module work.guessCounter
Compiling module work.add3
Compiling module work.bin2bcd
Compiling module work.SevenSegmenDecoder
Compiling module work.sevenSegCtrl
Compiling module work.lab1NumberGuess
Compiling module work.lab1NumberGuess_tb
Compiling module work.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot lab1NumberGuess_tb_behav
INFO: [Runs 36-26] xelab completed.
INFO: [Vivado 12-1390] *** Running xsim
    with args "lab1NumberGuess_tb_behav -key {Behavioral:sim_1:Functional:lab1NumberGuess_tb} -tclbatch {lab1NumberGuess_tb.tcl} -log {lab1NumberGuess_tb_behav.log}"
Vivado Simulator 2013.4
Time resolution is 1 ps
INFO: [Vivado 12-1395] XSim completed. Design snapshot 'lab1NumberGuess_tb_behav' loaded.
launch_xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 2142.680 ; gain = 0.000
INFO: [Simtcl 6-16] Simulation closed
launch_xsim -simset sim_1 -mode behavioral
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L work -L unisims_ver -L unimacro_ver -L secureip --snapshot lab1NumberGuess_tb_behav --prj U:/private/ELEC444/elec444_lab1/elec444_lab1.sim/sim_1/behav/lab1NumberGuess_tb.prj   work.lab1NumberGuess_tb   work.glbl"
Vivado Simulator 2013.4
Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2013.4/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L work -L unisims_ver -L unimacro_ver -L secureip --snapshot lab1NumberGuess_tb_behav --prj U:/private/ELEC444/elec444_lab1/elec444_lab1.sim/sim_1/behav/lab1NumberGuess_tb.prj work.lab1NumberGuess_tb work.glbl 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "U:/private/ELEC444/elec444_lab1/elec444_lab1.srcs/sources_1/new/slowclock.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "U:/private/ELEC444/elec444_lab1/elec444_lab1.srcs/sources_1/new/sevenSegCtrl.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "U:/private/ELEC444/elec444_lab1/elec444_lab1.srcs/sources_1/new/guessCounter.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "U:/private/ELEC444/elec444_lab1/elec444_lab1.srcs/sources_1/new/bouncer.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "U:/private/ELEC444/elec444_lab1/elec444_lab1.srcs/sources_1/new/bin2bcd.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "U:/private/ELEC444/elec444_lab1/elec444_lab1.srcs/sources_1/imports/elec444lab1fsm.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "U:/private/ELEC444/elec444_lab1/elec444_lab1.srcs/sources_1/imports/ELEC240Lab3/SevenSegmentDecoder.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "U:/private/ELEC444/elec444_lab1/elec444_lab1.srcs/sources_1/new/lab1NumberGuess.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "U:/private/ELEC444/elec444_lab1/elec444_lab1.srcs/sim_1/new/lab1NumberGuess_tb.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Xilinx/Vivado/2013.4/data/verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module work.slowclock
Compiling module work.debouncer
Compiling module work.lab1fsm
Compiling module work.guessCounter
Compiling module work.add3
Compiling module work.bin2bcd
Compiling module work.SevenSegmenDecoder
Compiling module work.sevenSegCtrl
Compiling module work.lab1NumberGuess
Compiling module work.lab1NumberGuess_tb
Compiling module work.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot lab1NumberGuess_tb_behav
INFO: [Runs 36-26] xelab completed.
INFO: [Vivado 12-1390] *** Running xsim
    with args "lab1NumberGuess_tb_behav -key {Behavioral:sim_1:Functional:lab1NumberGuess_tb} -tclbatch {lab1NumberGuess_tb.tcl} -log {lab1NumberGuess_tb_behav.log}"
Vivado Simulator 2013.4
Time resolution is 1 ps
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2142.680 ; gain = 0.000
INFO: [Vivado 12-1395] XSim completed. Design snapshot 'lab1NumberGuess_tb_behav' loaded.
launch_xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 2142.680 ; gain = 0.000
INFO: [Simtcl 6-16] Simulation closed
launch_xsim -simset sim_1 -mode behavioral
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L work -L unisims_ver -L unimacro_ver -L secureip --snapshot lab1NumberGuess_tb_behav --prj U:/private/ELEC444/elec444_lab1/elec444_lab1.sim/sim_1/behav/lab1NumberGuess_tb.prj   work.lab1NumberGuess_tb   work.glbl"
Vivado Simulator 2013.4
Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2013.4/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L work -L unisims_ver -L unimacro_ver -L secureip --snapshot lab1NumberGuess_tb_behav --prj U:/private/ELEC444/elec444_lab1/elec444_lab1.sim/sim_1/behav/lab1NumberGuess_tb.prj work.lab1NumberGuess_tb work.glbl 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "U:/private/ELEC444/elec444_lab1/elec444_lab1.srcs/sources_1/new/slowclock.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "U:/private/ELEC444/elec444_lab1/elec444_lab1.srcs/sources_1/new/sevenSegCtrl.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "U:/private/ELEC444/elec444_lab1/elec444_lab1.srcs/sources_1/new/guessCounter.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "U:/private/ELEC444/elec444_lab1/elec444_lab1.srcs/sources_1/new/bouncer.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "U:/private/ELEC444/elec444_lab1/elec444_lab1.srcs/sources_1/new/bin2bcd.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "U:/private/ELEC444/elec444_lab1/elec444_lab1.srcs/sources_1/imports/elec444lab1fsm.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "U:/private/ELEC444/elec444_lab1/elec444_lab1.srcs/sources_1/imports/ELEC240Lab3/SevenSegmentDecoder.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "U:/private/ELEC444/elec444_lab1/elec444_lab1.srcs/sources_1/new/lab1NumberGuess.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "U:/private/ELEC444/elec444_lab1/elec444_lab1.srcs/sim_1/new/lab1NumberGuess_tb.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Xilinx/Vivado/2013.4/data/verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module work.slowclock
Compiling module work.debouncer
Compiling module work.lab1fsm
Compiling module work.guessCounter
Compiling module work.add3
Compiling module work.bin2bcd
Compiling module work.SevenSegmenDecoder
Compiling module work.sevenSegCtrl
Compiling module work.lab1NumberGuess
Compiling module work.lab1NumberGuess_tb
Compiling module work.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot lab1NumberGuess_tb_behav
INFO: [Runs 36-26] xelab completed.
INFO: [Vivado 12-1390] *** Running xsim
    with args "lab1NumberGuess_tb_behav -key {Behavioral:sim_1:Functional:lab1NumberGuess_tb} -tclbatch {lab1NumberGuess_tb.tcl} -log {lab1NumberGuess_tb_behav.log}"
Vivado Simulator 2013.4
Time resolution is 1 ps
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2142.680 ; gain = 0.000
INFO: [Vivado 12-1395] XSim completed. Design snapshot 'lab1NumberGuess_tb_behav' loaded.
launch_xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 2142.680 ; gain = 0.000
INFO: [Simtcl 6-16] Simulation closed
launch_xsim -simset sim_1 -mode behavioral
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L work -L unisims_ver -L unimacro_ver -L secureip --snapshot lab1NumberGuess_tb_behav --prj U:/private/ELEC444/elec444_lab1/elec444_lab1.sim/sim_1/behav/lab1NumberGuess_tb.prj   work.lab1NumberGuess_tb   work.glbl"
Vivado Simulator 2013.4
Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2013.4/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L work -L unisims_ver -L unimacro_ver -L secureip --snapshot lab1NumberGuess_tb_behav --prj U:/private/ELEC444/elec444_lab1/elec444_lab1.sim/sim_1/behav/lab1NumberGuess_tb.prj work.lab1NumberGuess_tb work.glbl 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "U:/private/ELEC444/elec444_lab1/elec444_lab1.srcs/sources_1/new/slowclock.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "U:/private/ELEC444/elec444_lab1/elec444_lab1.srcs/sources_1/new/sevenSegCtrl.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "U:/private/ELEC444/elec444_lab1/elec444_lab1.srcs/sources_1/new/guessCounter.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "U:/private/ELEC444/elec444_lab1/elec444_lab1.srcs/sources_1/new/bouncer.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "U:/private/ELEC444/elec444_lab1/elec444_lab1.srcs/sources_1/new/bin2bcd.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "U:/private/ELEC444/elec444_lab1/elec444_lab1.srcs/sources_1/imports/elec444lab1fsm.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "U:/private/ELEC444/elec444_lab1/elec444_lab1.srcs/sources_1/imports/ELEC240Lab3/SevenSegmentDecoder.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "U:/private/ELEC444/elec444_lab1/elec444_lab1.srcs/sources_1/new/lab1NumberGuess.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "U:/private/ELEC444/elec444_lab1/elec444_lab1.srcs/sim_1/new/lab1NumberGuess_tb.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Xilinx/Vivado/2013.4/data/verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module work.slowclock
Compiling module work.debouncer
Compiling module work.lab1fsm
Compiling module work.guessCounter
Compiling module work.add3
Compiling module work.bin2bcd
Compiling module work.SevenSegmenDecoder
Compiling module work.sevenSegCtrl
Compiling module work.lab1NumberGuess
Compiling module work.lab1NumberGuess_tb
Compiling module work.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot lab1NumberGuess_tb_behav
INFO: [Runs 36-26] xelab completed.
INFO: [Vivado 12-1390] *** Running xsim
    with args "lab1NumberGuess_tb_behav -key {Behavioral:sim_1:Functional:lab1NumberGuess_tb} -tclbatch {lab1NumberGuess_tb.tcl} -log {lab1NumberGuess_tb_behav.log}"
Vivado Simulator 2013.4
Time resolution is 1 ps
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2142.680 ; gain = 0.000
INFO: [Vivado 12-1395] XSim completed. Design snapshot 'lab1NumberGuess_tb_behav' loaded.
launch_xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 2142.680 ; gain = 0.000
reset_run synth_1
launch_runs synth_1
[Wed Jan 29 19:35:01 2014] Launched synth_1...
Run output will be captured here: U:/private/ELEC444/elec444_lab1/elec444_lab1.runs/synth_1/runme.log
launch_runs impl_1
WARNING: [Project 1-478] Design 'netlist_1' is stale and will not be used when launching 'impl_1'
[Wed Jan 29 19:35:55 2014] Launched impl_1...
Run output will be captured here: U:/private/ELEC444/elec444_lab1/elec444_lab1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Wed Jan 29 19:36:59 2014] Launched impl_1...
Run output will be captured here: U:/private/ELEC444/elec444_lab1/elec444_lab1.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2013.4
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
Parsing XDC File [U:/private/ELEC444/elec444_lab1/elec444_lab1.srcs/constrs_1/new/numberGuess.xdc]
Finished Parsing XDC File [U:/private/ELEC444/elec444_lab1/elec444_lab1.srcs/constrs_1/new/numberGuess.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: 
refresh_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:17 . Memory (MB): peak = 2233.148 ; gain = 80.848
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
WARNING: [Project 1-478] Design 'netlist_1' is stale and will not be used when launching 'impl_1'
[Wed Jan 29 20:18:14 2014] Launched synth_1...
Run output will be captured here: U:/private/ELEC444/elec444_lab1/elec444_lab1.runs/synth_1/runme.log
[Wed Jan 29 20:18:14 2014] Launched impl_1...
Run output will be captured here: U:/private/ELEC444/elec444_lab1/elec444_lab1.runs/impl_1/runme.log
INFO: [Xicom 50-2] Connecting to hw_server...
INFO: [Xicom 50-1] Attempting to launch hw_server...
INFO: [#UNDEF] 
****** Xilinx hw_server v2013.4
  **** Build date : Dec  9 2013-17:47:52
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: hw_server application started
INFO: Use Ctrl-C to exit hw_server application

INFO: [Labtools 27-109] Started Vivado Cse Server instance on port: 60001
INFO: [Labtools 27-147] vcse_server: Connecting to hw_server...
INFO: [Labtools 27-147] vcse_server: Connection established.
INFO: [Labtools 27-147] vcse_server: Connecting to hw_server...
INFO: [Labtools 27-147] vcse_server: Connection established.
INFO: [Labtools 27-147] vcse_server: Connecting to hw_server...
INFO: [Labtools 27-147] vcse_server: Connection established.
connect_hw_server -host localhost -port 60001
INFO: [Xicom 50-2] Connecting to hw_server...
INFO: [Labtools 27-147] vcse_server: Connecting to hw_server...
INFO: [Labtools 27-147] vcse_server: Connection established.
INFO: [Labtools 27-147] vcse_server: Connecting to hw_server...
INFO: [Labtools 27-147] vcse_server: Connection established.
current_hw_target [get_hw_targets */xilinx_tcf/Digilent/210248446632]
open_hw_target
INFO: [Labtools 27-147] vcse_server: Connecting to hw_server...
INFO: [Labtools 27-147] vcse_server: Connection established.
set_property PROGRAM.FILE {U:/private/ELEC444/elec444_lab1/elec444_lab1.runs/impl_1/lab1NumberGuess.bit} [lindex [get_hw_devices] 1]
set_property PROBES.FILE {U:/private/ELEC444/elec444_lab1/elec444_lab1.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 1]
current_hw_device [lindex [get_hw_devices] 1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 1]
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROGRAM.FILE {U:/private/ELEC444/elec444_lab1/elec444_lab1.runs/impl_1/lab1NumberGuess.bit} [lindex [get_hw_devices] 1]
program_hw_devices [lindex [get_hw_devices] 1]
INFO: [Labtools 27-2154] Reading 4045660 bytes from file U:/private/ELEC444/elec444_lab1/elec444_lab1.runs/impl_1/lab1NumberGuess.bit...
INFO: [Labtools 27-32] Done pin status: HIGH
program_hw_devices: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2310.117 ; gain = 65.703
refresh_hw_device [lindex [get_hw_devices] 1]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
INFO: [Simtcl 6-16] Simulation closed
launch_xsim -simset sim_1 -mode behavioral
WARNING: [Vivado 12-110] Failed to remove the dir 'U:/private/ELEC444/elec444_lab1/elec444_lab1.sim/sim_1/behav'. Please make sure that no other simulation session is running using the same simulation set.
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L work -L unisims_ver -L unimacro_ver -L secureip --snapshot lab1NumberGuess_tb_behav --prj U:/private/ELEC444/elec444_lab1/elec444_lab1.sim/sim_1/behav/lab1NumberGuess_tb.prj   work.lab1NumberGuess_tb   work.glbl"
Vivado Simulator 2013.4
Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2013.4/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L work -L unisims_ver -L unimacro_ver -L secureip --snapshot lab1NumberGuess_tb_behav --prj U:/private/ELEC444/elec444_lab1/elec444_lab1.sim/sim_1/behav/lab1NumberGuess_tb.prj work.lab1NumberGuess_tb work.glbl 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "U:/private/ELEC444/elec444_lab1/elec444_lab1.srcs/sources_1/new/slowclock.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "U:/private/ELEC444/elec444_lab1/elec444_lab1.srcs/sources_1/new/sevenSegCtrl.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "U:/private/ELEC444/elec444_lab1/elec444_lab1.srcs/sources_1/new/guessCounter.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "U:/private/ELEC444/elec444_lab1/elec444_lab1.srcs/sources_1/new/bouncer.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "U:/private/ELEC444/elec444_lab1/elec444_lab1.srcs/sources_1/new/bin2bcd.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "U:/private/ELEC444/elec444_lab1/elec444_lab1.srcs/sources_1/imports/elec444lab1fsm.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "U:/private/ELEC444/elec444_lab1/elec444_lab1.srcs/sources_1/imports/ELEC240Lab3/SevenSegmentDecoder.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "U:/private/ELEC444/elec444_lab1/elec444_lab1.srcs/sources_1/new/lab1NumberGuess.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "U:/private/ELEC444/elec444_lab1/elec444_lab1.srcs/sim_1/new/lab1NumberGuess_tb.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Xilinx/Vivado/2013.4/data/verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module work.slowclock
Compiling module work.debouncer
Compiling module work.lab1fsm
Compiling module work.guessCounter
Compiling module work.add3
Compiling module work.bin2bcd
Compiling module work.SevenSegmenDecoder
Compiling module work.sevenSegCtrl
Compiling module work.lab1NumberGuess
Compiling module work.lab1NumberGuess_tb
Compiling module work.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot lab1NumberGuess_tb_behav
INFO: [Runs 36-26] xelab completed.
INFO: [Vivado 12-1390] *** Running xsim
    with args "lab1NumberGuess_tb_behav -key {Behavioral:sim_1:Functional:lab1NumberGuess_tb} -tclbatch {lab1NumberGuess_tb.tcl} -log {lab1NumberGuess_tb_behav.log}"
Vivado Simulator 2013.4
Time resolution is 1 ps
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2310.117 ; gain = 0.000
INFO: [Vivado 12-1395] XSim completed. Design snapshot 'lab1NumberGuess_tb_behav' loaded.
launch_xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 2310.117 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices] 1]
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROGRAM.FILE {U:/private/ELEC444/elec444_lab1/elec444_lab1.runs/impl_1/lab1NumberGuess.bit} [lindex [get_hw_devices] 1]
program_hw_devices [lindex [get_hw_devices] 1]
INFO: [Labtools 27-2154] Reading 4045660 bytes from file U:/private/ELEC444/elec444_lab1/elec444_lab1.runs/impl_1/lab1NumberGuess.bit...
INFO: [Labtools 27-32] Done pin status: HIGH
refresh_hw_device [lindex [get_hw_devices] 1]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jan 29 20:31:25 2014...
