#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri May  1 14:03:35 2020
# Process ID: 5112
# Current directory: C:/Users/Shadow/Desktop/FPGA_Audio_Recorder
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2424 C:\Users\Shadow\Desktop\FPGA_Audio_Recorder\FPGA_Audio_Recorder.xpr
# Log file: C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/vivado.log
# Journal file: C:/Users/Shadow/Desktop/FPGA_Audio_Recorder\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 876.328 ; gain = 237.844
reset_run synth_1
launch_runs impl_1 -jobs 4
[Fri May  1 14:04:17 2020] Launched synth_1...
Run output will be captured here: C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.runs/synth_1/runme.log
[Fri May  1 14:04:18 2020] Launched impl_1...
Run output will be captured here: C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri May  1 14:10:48 2020] Launched impl_1...
Run output will be captured here: C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.079 . Memory (MB): peak = 1215.527 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 215 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.533 . Memory (MB): peak = 1908.680 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.534 . Memory (MB): peak = 1908.680 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1908.680 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:36 ; elapsed = 00:00:28 . Memory (MB): peak = 2051.145 ; gain = 1082.148
exit
INFO: [Common 17-206] Exiting Vivado at Fri May  1 14:15:57 2020...
