Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Wed Oct 16 08:16:46 2024
| Host         : hacc-gpu0 running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_utilization -slr -file slr_util_placed.rpt -pb slr_util_placed.pb
| Design       : pfm_top_wrapper
| Device       : xcu280-fsvh2892-2L-e
| Speed File   : -2L
| Design State : Fully Placed
------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. SLR Connectivity
2. SLR Connectivity Matrix
3. SLR CLB Logic and Dedicated Block Utilization
4. SLR IO Utilization

1. SLR Connectivity
-------------------

+----------------------------------+-------+-------+-----------+-------+
|                                  |  Used | Fixed | Available | Util% |
+----------------------------------+-------+-------+-----------+-------+
| SLR2 <-> SLR1                    |  4545 |       |     23040 | 19.73 |
|   SLR1 -> SLR2                   |  2351 |       |           | 10.20 |
|     Using TX_REG only            |     1 |     1 |           |       |
|     Using RX_REG only            |    18 |    18 |           |       |
|     Using Both TX_REG and RX_REG |   529 |     1 |           |       |
|   SLR2 -> SLR1                   |  2194 |       |           |  9.52 |
|     Using TX_REG only            |     0 |     0 |           |       |
|     Using RX_REG only            |     4 |     4 |           |       |
|     Using Both TX_REG and RX_REG |   681 |     0 |           |       |
| SLR1 <-> SLR0                    | 13799 |       |     23040 | 59.89 |
|   SLR0 -> SLR1                   |  6440 |       |           | 27.95 |
|     Using TX_REG only            |    71 |    71 |           |       |
|     Using RX_REG only            |    61 |    61 |           |       |
|     Using Both TX_REG and RX_REG |   583 |    55 |           |       |
|   SLR1 -> SLR0                   |  7359 |       |           | 31.94 |
|     Using TX_REG only            |    62 |    62 |           |       |
|     Using RX_REG only            |    72 |    71 |           |       |
|     Using Both TX_REG and RX_REG |   741 |    60 |           |       |
+----------------------------------+-------+-------+-----------+-------+
| Total SLLs Used                  | 18344 |       |           |       |
+----------------------------------+-------+-------+-----------+-------+


2. SLR Connectivity Matrix
--------------------------

+-----------+------+------+------+
| FROM \ TO | SLR2 | SLR1 | SLR0 |
+-----------+------+------+------+
| SLR2      |    0 | 2059 |  135 |
| SLR1      | 2247 |    0 | 7224 |
| SLR0      |  104 | 6336 |    0 |
+-----------+------+------+------+


3. SLR CLB Logic and Dedicated Block Utilization
------------------------------------------------

+----------------------------+--------+--------+-------+--------+--------+--------+
|          Site Type         |  SLR0  |  SLR1  |  SLR2 | SLR0 % | SLR1 % | SLR2 % |
+----------------------------+--------+--------+-------+--------+--------+--------+
| CLB                        |  53027 |  25970 |  7830 |  96.48 |  48.09 |  14.50 |
|   CLBL                     |  28170 |  13554 |  4006 |  96.21 |  46.29 |  13.68 |
|   CLBM                     |  24857 |  12416 |  3824 |  96.80 |  50.23 |  15.47 |
| CLB LUTs                   | 285912 | 119124 | 33736 |  65.03 |  27.58 |   7.81 |
|   LUT as Logic             | 236429 | 108699 | 30978 |  53.77 |  25.16 |   7.17 |
|     using O5 output only   |   2674 |    698 |   929 |   0.61 |   0.16 |   0.22 |
|     using O6 output only   | 182966 |  86694 | 18889 |  41.61 |  20.07 |   4.37 |
|     using O5 and O6        |  50789 |  21307 | 11160 |  11.55 |   4.93 |   2.58 |
|   LUT as Memory            |  49483 |  10425 |  2758 |  24.09 |   5.27 |   1.39 |
|     LUT as Distributed RAM |  34736 |   6187 |   936 |  16.91 |   3.13 |   0.47 |
|       using O5 output only |      0 |      0 |     0 |   0.00 |   0.00 |   0.00 |
|       using O6 output only |     80 |    219 |    80 |   0.04 |   0.11 |   0.04 |
|       using O5 and O6      |  34656 |   5968 |   856 |  16.87 |   3.02 |   0.43 |
|     LUT as Shift Register  |  14747 |   4238 |  1822 |   7.18 |   2.14 |   0.92 |
|       using O5 output only |      0 |      0 |     0 |   0.00 |   0.00 |   0.00 |
|       using O6 output only |   6777 |   1870 |  1692 |   3.30 |   0.95 |   0.86 |
|       using O5 and O6      |   7970 |   2368 |   130 |   3.88 |   1.20 |   0.07 |
| CLB Registers              | 399261 | 135195 | 60113 |  45.40 |  15.65 |   6.96 |
| CARRY8                     |   3053 |   1268 |   299 |   5.55 |   2.35 |   0.55 |
| F7 Muxes                   |   2185 |   1140 |  1316 |   0.99 |   0.53 |   0.61 |
| F8 Muxes                   |     16 |    141 |    47 |   0.01 |   0.13 |   0.04 |
| F9 Muxes                   |      0 |      0 |     0 |   0.00 |   0.00 |   0.00 |
| Block RAM Tile             |  391.5 |  206.5 |    94 |  58.26 |  30.73 |  13.99 |
|   RAMB36/FIFO              |    384 |    204 |    92 |  57.14 |  30.36 |  13.69 |
|     RAMB36E2 only          |    384 |    204 |    92 |  57.14 |  30.36 |  13.69 |
|   RAMB18                   |     15 |      5 |     4 |   1.12 |   0.37 |   0.30 |
|     RAMB18E2 only          |     15 |      5 |     4 |   1.12 |   0.37 |   0.30 |
| URAM                       |      0 |      0 |     0 |   0.00 |   0.00 |   0.00 |
| DSPs                       |    600 |    200 |     4 |  20.83 |   6.51 |   0.13 |
| Unique Control Sets        |   5485 |   2491 |  2606 |   4.99 |   2.31 |   2.41 |
+----------------------------+--------+--------+-------+--------+--------+--------+
* Note: Available Control Sets based on CLB Registers / 8


4. SLR IO Utilization
---------------------

+-----------+-----------+---------+------------+----------+------------+----------+-----+
| SLR Index | Used IOBs | (%)IOBs | Used IPADs | (%)IPADs | Used OPADs | (%)OPADs | GTs |
+-----------+-----------+---------+------------+----------+------------+----------+-----+
| SLR2      |        18 |    8.65 |          0 |     0.00 |          0 |     0.00 |   0 |
| SLR1      |         0 |    0.00 |          0 |     0.00 |          0 |     0.00 |   0 |
| SLR0      |         1 |    0.48 |          0 |     0.00 |          0 |     0.00 |  16 |
+-----------+-----------+---------+------------+----------+------------+----------+-----+
| Total     |        19 |         |          0 |          |          0 |          |  16 |
+-----------+-----------+---------+------------+----------+------------+----------+-----+


