

================================================================
== Vitis HLS Report for 'last_step_scan_1'
================================================================
* Date:           Sat Oct  4 15:13:01 2025

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        prj
* Solution:       solution (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7vx485t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.978 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     6146|     6146|  61.460 us|  61.460 us|  6146|  6146|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- last_1_last_2  |     6144|     6144|         6|          6|          1|  1024|       yes|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 6, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 6, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.34>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 9 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%radixID = alloca i32 1"   --->   Operation 10 'alloca' 'radixID' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 11 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %sum_1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %sum_0, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %bucket_1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %bucket_0, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.84ns)   --->   "%store_ln34 = store i11 0, i11 %indvar_flatten" [sort.c:34]   --->   Operation 16 'store' 'store_ln34' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 17 [1/1] (0.84ns)   --->   "%store_ln34 = store i8 0, i8 %radixID" [sort.c:34]   --->   Operation 17 'store' 'store_ln34' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 18 [1/1] (0.84ns)   --->   "%store_ln34 = store i5 0, i5 %i" [sort.c:34]   --->   Operation 18 'store' 'store_ln34' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln34 = br void %for.inc" [sort.c:34]   --->   Operation 19 'br' 'br_ln34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i11 %indvar_flatten" [sort.c:34]   --->   Operation 20 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.98ns)   --->   "%icmp_ln34 = icmp_eq  i11 %indvar_flatten_load, i11 1024" [sort.c:34]   --->   Operation 21 'icmp' 'icmp_ln34' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (1.33ns)   --->   "%add_ln34 = add i11 %indvar_flatten_load, i11 1" [sort.c:34]   --->   Operation 22 'add' 'add_ln34' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln34 = br i1 %icmp_ln34, void %for.inc9, void %for.end11" [sort.c:34]   --->   Operation 23 'br' 'br_ln34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%i_load = load i5 %i" [sort.c:34]   --->   Operation 24 'load' 'i_load' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%radixID_load = load i8 %radixID" [sort.c:34]   --->   Operation 25 'load' 'radixID_load' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i32, i5 %i_load, i32 4" [sort.c:35]   --->   Operation 26 'bitselect' 'tmp' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.62ns)   --->   "%select_ln34 = select i1 %tmp, i5 0, i5 %i_load" [sort.c:34]   --->   Operation 27 'select' 'select_ln34' <Predicate = (!icmp_ln34)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (1.35ns)   --->   "%add_ln34_1 = add i8 %radixID_load, i8 1" [sort.c:34]   --->   Operation 28 'add' 'add_ln34_1' <Predicate = (!icmp_ln34)> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.37ns)   --->   "%select_ln34_1 = select i1 %tmp, i8 %add_ln34_1, i8 %radixID_load" [sort.c:34]   --->   Operation 29 'select' 'select_ln34_1' <Predicate = (!icmp_ln34)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln34 = trunc i8 %select_ln34_1" [sort.c:34]   --->   Operation 30 'trunc' 'trunc_ln34' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln35 = trunc i5 %select_ln34" [sort.c:35]   --->   Operation 31 'trunc' 'trunc_ln35' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i5 %select_ln34" [sort.c:35]   --->   Operation 32 'zext' 'zext_ln35' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%empty_24 = trunc i8 %select_ln34_1" [sort.c:34]   --->   Operation 33 'trunc' 'empty_24' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i7.i4, i7 %empty_24, i4 0" [sort.c:34]   --->   Operation 34 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_25 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln34_1, i32 6" [sort.c:34]   --->   Operation 35 'bitselect' 'tmp_25' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_26 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln34_1, i32 5" [sort.c:34]   --->   Operation 36 'bitselect' 'tmp_26' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_15 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i5, i1 %tmp_26, i5 0" [sort.c:34]   --->   Operation 37 'bitconcatenate' 'tmp_15' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln37 = zext i5 %trunc_ln34" [sort.c:37]   --->   Operation 38 'zext' 'zext_ln37' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%sum_0_addr = getelementptr i64 %sum_0, i64 0, i64 %zext_ln37" [sort.c:37]   --->   Operation 39 'getelementptr' 'sum_0_addr' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_1 : Operation 40 [2/2] (2.26ns)   --->   "%sum_0_load = load i5 %sum_0_addr" [sort.c:37]   --->   Operation 40 'load' 'sum_0_load' <Predicate = (!icmp_ln34)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%sum_1_addr = getelementptr i64 %sum_1, i64 0, i64 %zext_ln37" [sort.c:37]   --->   Operation 41 'getelementptr' 'sum_1_addr' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_1 : Operation 42 [2/2] (2.26ns)   --->   "%sum_1_load = load i5 %sum_1_addr" [sort.c:37]   --->   Operation 42 'load' 'sum_1_load' <Predicate = (!icmp_ln34)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln36 = trunc i8 %select_ln34_1" [sort.c:36]   --->   Operation 43 'trunc' 'trunc_ln36' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln5 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %trunc_ln36, i4 0" [sort.c:36]   --->   Operation 44 'bitconcatenate' 'trunc_ln5' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln36_1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %trunc_ln34, i4 0" [sort.c:36]   --->   Operation 45 'bitconcatenate' 'trunc_ln36_1' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln36 = zext i5 %select_ln34" [sort.c:36]   --->   Operation 46 'zext' 'zext_ln36' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln36_1 = zext i5 %select_ln34" [sort.c:36]   --->   Operation 47 'zext' 'zext_ln36_1' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (1.33ns)   --->   "%add_ln36 = add i11 %zext_ln35, i11 %tmp_s" [sort.c:36]   --->   Operation 48 'add' 'add_ln36' <Predicate = (!icmp_ln34)> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (1.35ns)   --->   "%add_ln37_2 = add i9 %zext_ln36_1, i9 %trunc_ln36_1" [sort.c:37]   --->   Operation 49 'add' 'add_ln37_2' <Predicate = (!icmp_ln34)> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (1.34ns)   --->   "%add_ln37_3 = add i10 %zext_ln36, i10 %trunc_ln5" [sort.c:37]   --->   Operation 50 'add' 'add_ln37_3' <Predicate = (!icmp_ln34)> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_28 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %add_ln36, i32 10" [sort.c:37]   --->   Operation 51 'bitselect' 'tmp_28' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_29 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %add_ln37_3, i32 9" [sort.c:37]   --->   Operation 52 'bitselect' 'tmp_29' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%and_ln = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i5, i1 %tmp_29, i5 0" [sort.c:37]   --->   Operation 53 'bitconcatenate' 'and_ln' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln37_1 = zext i9 %add_ln37_2" [sort.c:37]   --->   Operation 54 'zext' 'zext_ln37_1' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%bucket_0_addr = getelementptr i64 %bucket_0, i64 0, i64 %zext_ln37_1" [sort.c:37]   --->   Operation 55 'getelementptr' 'bucket_0_addr' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_1 : Operation 56 [2/2] (2.26ns)   --->   "%bucket_0_load = load i9 %bucket_0_addr" [sort.c:37]   --->   Operation 56 'load' 'bucket_0_load' <Predicate = (!icmp_ln34)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%bucket_1_addr = getelementptr i64 %bucket_1, i64 0, i64 %zext_ln37_1" [sort.c:37]   --->   Operation 57 'getelementptr' 'bucket_1_addr' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_1 : Operation 58 [2/2] (2.26ns)   --->   "%bucket_1_load = load i9 %bucket_1_addr" [sort.c:37]   --->   Operation 58 'load' 'bucket_1_load' <Predicate = (!icmp_ln34)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln37_7 = zext i6 %and_ln" [sort.c:37]   --->   Operation 59 'zext' 'zext_ln37_7' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node xor_ln37)   --->   "%shl_ln37 = shl i64 4294967295, i64 %zext_ln37_7" [sort.c:37]   --->   Operation 60 'shl' 'shl_ln37' <Predicate = (!icmp_ln34)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.93> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (1.93ns) (out node of the LUT)   --->   "%xor_ln37 = xor i64 %shl_ln37, i64 18446744073709551615" [sort.c:37]   --->   Operation 61 'xor' 'xor_ln37' <Predicate = (!icmp_ln34)> <Delay = 1.93> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln37_12 = zext i6 %tmp_15" [sort.c:37]   --->   Operation 62 'zext' 'zext_ln37_12' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node xor_ln37_1)   --->   "%shl_ln37_3 = shl i64 4294967295, i64 %zext_ln37_12" [sort.c:37]   --->   Operation 63 'shl' 'shl_ln37_3' <Predicate = (!icmp_ln34)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.93> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (1.93ns) (out node of the LUT)   --->   "%xor_ln37_1 = xor i64 %shl_ln37_3, i64 18446744073709551615" [sort.c:37]   --->   Operation 64 'xor' 'xor_ln37_1' <Predicate = (!icmp_ln34)> <Delay = 1.93> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%ret_ln40 = ret" [sort.c:40]   --->   Operation 137 'ret' 'ret_ln40' <Predicate = (icmp_ln34)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.46>
ST_2 : Operation 65 [1/2] (2.26ns)   --->   "%sum_0_load = load i5 %sum_0_addr" [sort.c:37]   --->   Operation 65 'load' 'sum_0_load' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_2 : Operation 66 [1/2] (2.26ns)   --->   "%sum_1_load = load i5 %sum_1_addr" [sort.c:37]   --->   Operation 66 'load' 'sum_1_load' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_2 : Operation 67 [1/2] (2.26ns)   --->   "%bucket_0_load = load i9 %bucket_0_addr" [sort.c:37]   --->   Operation 67 'load' 'bucket_0_load' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln37_2 = zext i6 %and_ln" [sort.c:37]   --->   Operation 68 'zext' 'zext_ln37_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (2.35ns)   --->   "%lshr_ln37 = lshr i64 %bucket_0_load, i64 %zext_ln37_2" [sort.c:37]   --->   Operation 69 'lshr' 'lshr_ln37' <Predicate = true> <Delay = 2.35> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%trunc_ln37 = trunc i64 %lshr_ln37" [sort.c:37]   --->   Operation 70 'trunc' 'trunc_ln37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/2] (2.26ns)   --->   "%bucket_1_load = load i9 %bucket_1_addr" [sort.c:37]   --->   Operation 71 'load' 'bucket_1_load' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln37_4 = zext i6 %and_ln" [sort.c:37]   --->   Operation 72 'zext' 'zext_ln37_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (2.35ns)   --->   "%lshr_ln37_1 = lshr i64 %bucket_1_load, i64 %zext_ln37_4" [sort.c:37]   --->   Operation 73 'lshr' 'lshr_ln37_1' <Predicate = true> <Delay = 2.35> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%trunc_ln37_1 = trunc i64 %lshr_ln37_1" [sort.c:37]   --->   Operation 74 'trunc' 'trunc_ln37_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.84ns)   --->   "%tmp_16 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %trunc_ln37, i32 %trunc_ln37_1, i1 %tmp_28" [sort.c:37]   --->   Operation 75 'mux' 'tmp_16' <Predicate = true> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln37_5 = zext i6 %tmp_15" [sort.c:37]   --->   Operation 76 'zext' 'zext_ln37_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (2.35ns)   --->   "%lshr_ln37_2 = lshr i64 %sum_0_load, i64 %zext_ln37_5" [sort.c:37]   --->   Operation 77 'lshr' 'lshr_ln37_2' <Predicate = true> <Delay = 2.35> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%trunc_ln37_2 = trunc i64 %lshr_ln37_2" [sort.c:37]   --->   Operation 78 'trunc' 'trunc_ln37_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln37_6 = zext i6 %tmp_15" [sort.c:37]   --->   Operation 79 'zext' 'zext_ln37_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (2.35ns)   --->   "%lshr_ln37_3 = lshr i64 %sum_1_load, i64 %zext_ln37_6" [sort.c:37]   --->   Operation 80 'lshr' 'lshr_ln37_3' <Predicate = true> <Delay = 2.35> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%trunc_ln37_3 = trunc i64 %lshr_ln37_3" [sort.c:37]   --->   Operation 81 'trunc' 'trunc_ln37_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.84ns)   --->   "%tmp_17 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %trunc_ln37_2, i32 %trunc_ln37_3, i1 %tmp_25" [sort.c:37]   --->   Operation 82 'mux' 'tmp_17' <Predicate = true> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 5.67>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @last_1_last_2_str"   --->   Operation 83 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024"   --->   Operation 84 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%and_ln37_1 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 0, i1 %tmp_25" [sort.c:37]   --->   Operation 85 'bitconcatenate' 'and_ln37_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%specpipeline_ln16 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 1, i32 0, i32 0, void @empty_0" [/home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/sort/radix/dir_test.tcl:16]   --->   Operation 86 'specpipeline' 'specpipeline_ln16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%specloopname_ln33 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [sort.c:33]   --->   Operation 87 'specloopname' 'specloopname_ln33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (1.51ns)   --->   "%add_ln37 = add i32 %tmp_17, i32 %tmp_16" [sort.c:37]   --->   Operation 88 'add' 'add_ln37' <Predicate = true> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln37 = br i1 %tmp_28, void %arrayidx2.case.0, void %arrayidx2.case.1" [sort.c:37]   --->   Operation 89 'br' 'br_ln37' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node or_ln37_2)   --->   "%and_ln37_2 = and i64 %bucket_0_load, i64 %xor_ln37" [sort.c:37]   --->   Operation 90 'and' 'and_ln37_2' <Predicate = (!tmp_28)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node or_ln37_2)   --->   "%zext_ln37_9 = zext i32 %add_ln37" [sort.c:37]   --->   Operation 91 'zext' 'zext_ln37_9' <Predicate = (!tmp_28)> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node or_ln37_2)   --->   "%shl_ln37_2 = shl i64 %zext_ln37_9, i64 %zext_ln37_7" [sort.c:37]   --->   Operation 92 'shl' 'shl_ln37_2' <Predicate = (!tmp_28)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 93 [1/1] (1.89ns) (out node of the LUT)   --->   "%or_ln37_2 = or i64 %and_ln37_2, i64 %shl_ln37_2" [sort.c:37]   --->   Operation 93 'or' 'or_ln37_2' <Predicate = (!tmp_28)> <Delay = 1.89> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 94 [1/1] (2.26ns)   --->   "%store_ln37 = store i64 %or_ln37_2, i9 %bucket_0_addr" [sort.c:37]   --->   Operation 94 'store' 'store_ln37' <Predicate = (!tmp_28)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln37 = br void %arrayidx2.exit" [sort.c:37]   --->   Operation 95 'br' 'br_ln37' <Predicate = (!tmp_28)> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node or_ln37_1)   --->   "%and_ln37 = and i64 %bucket_1_load, i64 %xor_ln37" [sort.c:37]   --->   Operation 96 'and' 'and_ln37' <Predicate = (tmp_28)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node or_ln37_1)   --->   "%zext_ln37_8 = zext i32 %add_ln37" [sort.c:37]   --->   Operation 97 'zext' 'zext_ln37_8' <Predicate = (tmp_28)> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node or_ln37_1)   --->   "%shl_ln37_1 = shl i64 %zext_ln37_8, i64 %zext_ln37_7" [sort.c:37]   --->   Operation 98 'shl' 'shl_ln37_1' <Predicate = (tmp_28)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 99 [1/1] (1.89ns) (out node of the LUT)   --->   "%or_ln37_1 = or i64 %and_ln37, i64 %shl_ln37_1" [sort.c:37]   --->   Operation 99 'or' 'or_ln37_1' <Predicate = (tmp_28)> <Delay = 1.89> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 100 [1/1] (2.26ns)   --->   "%store_ln37 = store i64 %or_ln37_1, i9 %bucket_1_addr" [sort.c:37]   --->   Operation 100 'store' 'store_ln37' <Predicate = (tmp_28)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln37 = br void %arrayidx2.exit" [sort.c:37]   --->   Operation 101 'br' 'br_ln37' <Predicate = (tmp_28)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.26>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%or_ln37 = or i4 %trunc_ln35, i4 1" [sort.c:37]   --->   Operation 102 'or' 'or_ln37' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%add_ln36_1_cast6 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %trunc_ln34, i4 %or_ln37" [sort.c:37]   --->   Operation 103 'bitconcatenate' 'add_ln36_1_cast6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln37_3 = zext i9 %add_ln36_1_cast6" [sort.c:37]   --->   Operation 104 'zext' 'zext_ln37_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%bucket_0_addr_3 = getelementptr i64 %bucket_0, i64 0, i64 %zext_ln37_3" [sort.c:37]   --->   Operation 105 'getelementptr' 'bucket_0_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 106 [2/2] (2.26ns)   --->   "%bucket_0_load_3 = load i9 %bucket_0_addr_3" [sort.c:37]   --->   Operation 106 'load' 'bucket_0_load_3' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%bucket_1_addr_3 = getelementptr i64 %bucket_1, i64 0, i64 %zext_ln37_3" [sort.c:37]   --->   Operation 107 'getelementptr' 'bucket_1_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 108 [2/2] (2.26ns)   --->   "%bucket_1_load_3 = load i9 %bucket_1_addr_3" [sort.c:37]   --->   Operation 108 'load' 'bucket_1_load_3' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>

State 5 <SV = 4> <Delay = 6.97>
ST_5 : Operation 109 [1/2] (2.26ns)   --->   "%bucket_0_load_3 = load i9 %bucket_0_addr_3" [sort.c:37]   --->   Operation 109 'load' 'bucket_0_load_3' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln37_10 = zext i6 %tmp_15" [sort.c:37]   --->   Operation 110 'zext' 'zext_ln37_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 111 [1/1] (2.35ns)   --->   "%lshr_ln37_4 = lshr i64 %bucket_0_load_3, i64 %zext_ln37_10" [sort.c:37]   --->   Operation 111 'lshr' 'lshr_ln37_4' <Predicate = true> <Delay = 2.35> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "%trunc_ln37_4 = trunc i64 %lshr_ln37_4" [sort.c:37]   --->   Operation 112 'trunc' 'trunc_ln37_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 113 [1/2] (2.26ns)   --->   "%bucket_1_load_3 = load i9 %bucket_1_addr_3" [sort.c:37]   --->   Operation 113 'load' 'bucket_1_load_3' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln37_11 = zext i6 %tmp_15" [sort.c:37]   --->   Operation 114 'zext' 'zext_ln37_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 115 [1/1] (2.35ns)   --->   "%lshr_ln37_5 = lshr i64 %bucket_1_load_3, i64 %zext_ln37_11" [sort.c:37]   --->   Operation 115 'lshr' 'lshr_ln37_5' <Predicate = true> <Delay = 2.35> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "%trunc_ln37_5 = trunc i64 %lshr_ln37_5" [sort.c:37]   --->   Operation 116 'trunc' 'trunc_ln37_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 117 [1/1] (0.84ns)   --->   "%tmp_18 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i2, i32 %trunc_ln37_4, i32 %trunc_ln37_5, i2 %and_ln37_1" [sort.c:37]   --->   Operation 117 'mux' 'tmp_18' <Predicate = true> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 118 [1/1] (1.51ns)   --->   "%add_ln37_1 = add i32 %tmp_18, i32 %tmp_17" [sort.c:37]   --->   Operation 118 'add' 'add_ln37_1' <Predicate = true> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 119 [1/1] (0.00ns)   --->   "%br_ln37 = br i1 %tmp_25, void %arrayidx.13.case.0, void %arrayidx.13.case.1" [sort.c:37]   --->   Operation 119 'br' 'br_ln37' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 4.15>
ST_6 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node or_ln37_4)   --->   "%and_ln37_4 = and i64 %bucket_0_load_3, i64 %xor_ln37_1" [sort.c:37]   --->   Operation 120 'and' 'and_ln37_4' <Predicate = (!icmp_ln34 & !tmp_25)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node or_ln37_4)   --->   "%zext_ln37_14 = zext i32 %add_ln37_1" [sort.c:37]   --->   Operation 121 'zext' 'zext_ln37_14' <Predicate = (!icmp_ln34 & !tmp_25)> <Delay = 0.00>
ST_6 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node or_ln37_4)   --->   "%shl_ln37_5 = shl i64 %zext_ln37_14, i64 %zext_ln37_12" [sort.c:37]   --->   Operation 122 'shl' 'shl_ln37_5' <Predicate = (!icmp_ln34 & !tmp_25)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 123 [1/1] (1.89ns) (out node of the LUT)   --->   "%or_ln37_4 = or i64 %and_ln37_4, i64 %shl_ln37_5" [sort.c:37]   --->   Operation 123 'or' 'or_ln37_4' <Predicate = (!icmp_ln34 & !tmp_25)> <Delay = 1.89> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 124 [1/1] (2.26ns)   --->   "%store_ln37 = store i64 %or_ln37_4, i9 %bucket_0_addr_3" [sort.c:37]   --->   Operation 124 'store' 'store_ln37' <Predicate = (!icmp_ln34 & !tmp_25)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_6 : Operation 125 [1/1] (0.00ns)   --->   "%br_ln37 = br void %arrayidx.13.exit" [sort.c:37]   --->   Operation 125 'br' 'br_ln37' <Predicate = (!icmp_ln34 & !tmp_25)> <Delay = 0.00>
ST_6 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node or_ln37_3)   --->   "%and_ln37_3 = and i64 %bucket_1_load_3, i64 %xor_ln37_1" [sort.c:37]   --->   Operation 126 'and' 'and_ln37_3' <Predicate = (!icmp_ln34 & tmp_25)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node or_ln37_3)   --->   "%zext_ln37_13 = zext i32 %add_ln37_1" [sort.c:37]   --->   Operation 127 'zext' 'zext_ln37_13' <Predicate = (!icmp_ln34 & tmp_25)> <Delay = 0.00>
ST_6 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node or_ln37_3)   --->   "%shl_ln37_4 = shl i64 %zext_ln37_13, i64 %zext_ln37_12" [sort.c:37]   --->   Operation 128 'shl' 'shl_ln37_4' <Predicate = (!icmp_ln34 & tmp_25)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 129 [1/1] (1.89ns) (out node of the LUT)   --->   "%or_ln37_3 = or i64 %and_ln37_3, i64 %shl_ln37_4" [sort.c:37]   --->   Operation 129 'or' 'or_ln37_3' <Predicate = (!icmp_ln34 & tmp_25)> <Delay = 1.89> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 130 [1/1] (2.26ns)   --->   "%store_ln37 = store i64 %or_ln37_3, i9 %bucket_1_addr_3" [sort.c:37]   --->   Operation 130 'store' 'store_ln37' <Predicate = (!icmp_ln34 & tmp_25)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_6 : Operation 131 [1/1] (0.00ns)   --->   "%br_ln37 = br void %arrayidx.13.exit" [sort.c:37]   --->   Operation 131 'br' 'br_ln37' <Predicate = (!icmp_ln34 & tmp_25)> <Delay = 0.00>
ST_6 : Operation 132 [1/1] (1.09ns)   --->   "%add_ln35 = add i5 %select_ln34, i5 2" [sort.c:35]   --->   Operation 132 'add' 'add_ln35' <Predicate = (!icmp_ln34)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 133 [1/1] (0.84ns)   --->   "%store_ln35 = store i11 %add_ln34, i11 %indvar_flatten" [sort.c:35]   --->   Operation 133 'store' 'store_ln35' <Predicate = (!icmp_ln34)> <Delay = 0.84>
ST_6 : Operation 134 [1/1] (0.84ns)   --->   "%store_ln35 = store i8 %select_ln34_1, i8 %radixID" [sort.c:35]   --->   Operation 134 'store' 'store_ln35' <Predicate = (!icmp_ln34)> <Delay = 0.84>
ST_6 : Operation 135 [1/1] (0.84ns)   --->   "%store_ln35 = store i5 %add_ln35, i5 %i" [sort.c:35]   --->   Operation 135 'store' 'store_ln35' <Predicate = (!icmp_ln34)> <Delay = 0.84>
ST_6 : Operation 136 [1/1] (0.00ns)   --->   "%br_ln35 = br void %for.inc" [sort.c:35]   --->   Operation 136 'br' 'br_ln35' <Predicate = (!icmp_ln34)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ bucket_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ bucket_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ sum_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ sum_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                   (alloca           ) [ 0111111]
radixID             (alloca           ) [ 0111111]
indvar_flatten      (alloca           ) [ 0111111]
specinterface_ln0   (specinterface    ) [ 0000000]
specinterface_ln0   (specinterface    ) [ 0000000]
specinterface_ln0   (specinterface    ) [ 0000000]
specinterface_ln0   (specinterface    ) [ 0000000]
store_ln34          (store            ) [ 0000000]
store_ln34          (store            ) [ 0000000]
store_ln34          (store            ) [ 0000000]
br_ln34             (br               ) [ 0000000]
indvar_flatten_load (load             ) [ 0000000]
icmp_ln34           (icmp             ) [ 0111111]
add_ln34            (add              ) [ 0011111]
br_ln34             (br               ) [ 0000000]
i_load              (load             ) [ 0000000]
radixID_load        (load             ) [ 0000000]
tmp                 (bitselect        ) [ 0000000]
select_ln34         (select           ) [ 0011111]
add_ln34_1          (add              ) [ 0000000]
select_ln34_1       (select           ) [ 0011111]
trunc_ln34          (trunc            ) [ 0011100]
trunc_ln35          (trunc            ) [ 0011100]
zext_ln35           (zext             ) [ 0000000]
empty_24            (trunc            ) [ 0000000]
tmp_s               (bitconcatenate   ) [ 0000000]
tmp_25              (bitselect        ) [ 0011111]
tmp_26              (bitselect        ) [ 0000000]
tmp_15              (bitconcatenate   ) [ 0011110]
zext_ln37           (zext             ) [ 0000000]
sum_0_addr          (getelementptr    ) [ 0010000]
sum_1_addr          (getelementptr    ) [ 0010000]
trunc_ln36          (trunc            ) [ 0000000]
trunc_ln5           (bitconcatenate   ) [ 0000000]
trunc_ln36_1        (bitconcatenate   ) [ 0000000]
zext_ln36           (zext             ) [ 0000000]
zext_ln36_1         (zext             ) [ 0000000]
add_ln36            (add              ) [ 0000000]
add_ln37_2          (add              ) [ 0000000]
add_ln37_3          (add              ) [ 0000000]
tmp_28              (bitselect        ) [ 0011000]
tmp_29              (bitselect        ) [ 0000000]
and_ln              (bitconcatenate   ) [ 0010000]
zext_ln37_1         (zext             ) [ 0000000]
bucket_0_addr       (getelementptr    ) [ 0011000]
bucket_1_addr       (getelementptr    ) [ 0011000]
zext_ln37_7         (zext             ) [ 0011000]
shl_ln37            (shl              ) [ 0000000]
xor_ln37            (xor              ) [ 0011000]
zext_ln37_12        (zext             ) [ 0011111]
shl_ln37_3          (shl              ) [ 0000000]
xor_ln37_1          (xor              ) [ 0011111]
sum_0_load          (load             ) [ 0000000]
sum_1_load          (load             ) [ 0000000]
bucket_0_load       (load             ) [ 0001000]
zext_ln37_2         (zext             ) [ 0000000]
lshr_ln37           (lshr             ) [ 0000000]
trunc_ln37          (trunc            ) [ 0000000]
bucket_1_load       (load             ) [ 0001000]
zext_ln37_4         (zext             ) [ 0000000]
lshr_ln37_1         (lshr             ) [ 0000000]
trunc_ln37_1        (trunc            ) [ 0000000]
tmp_16              (mux              ) [ 0001000]
zext_ln37_5         (zext             ) [ 0000000]
lshr_ln37_2         (lshr             ) [ 0000000]
trunc_ln37_2        (trunc            ) [ 0000000]
zext_ln37_6         (zext             ) [ 0000000]
lshr_ln37_3         (lshr             ) [ 0000000]
trunc_ln37_3        (trunc            ) [ 0000000]
tmp_17              (mux              ) [ 0001110]
specloopname_ln0    (specloopname     ) [ 0000000]
empty               (speclooptripcount) [ 0000000]
and_ln37_1          (bitconcatenate   ) [ 0000110]
specpipeline_ln16   (specpipeline     ) [ 0000000]
specloopname_ln33   (specloopname     ) [ 0000000]
add_ln37            (add              ) [ 0000000]
br_ln37             (br               ) [ 0000000]
and_ln37_2          (and              ) [ 0000000]
zext_ln37_9         (zext             ) [ 0000000]
shl_ln37_2          (shl              ) [ 0000000]
or_ln37_2           (or               ) [ 0000000]
store_ln37          (store            ) [ 0000000]
br_ln37             (br               ) [ 0000000]
and_ln37            (and              ) [ 0000000]
zext_ln37_8         (zext             ) [ 0000000]
shl_ln37_1          (shl              ) [ 0000000]
or_ln37_1           (or               ) [ 0000000]
store_ln37          (store            ) [ 0000000]
br_ln37             (br               ) [ 0000000]
or_ln37             (or               ) [ 0000000]
add_ln36_1_cast6    (bitconcatenate   ) [ 0000000]
zext_ln37_3         (zext             ) [ 0000000]
bucket_0_addr_3     (getelementptr    ) [ 0000011]
bucket_1_addr_3     (getelementptr    ) [ 0000011]
bucket_0_load_3     (load             ) [ 0000001]
zext_ln37_10        (zext             ) [ 0000000]
lshr_ln37_4         (lshr             ) [ 0000000]
trunc_ln37_4        (trunc            ) [ 0000000]
bucket_1_load_3     (load             ) [ 0000001]
zext_ln37_11        (zext             ) [ 0000000]
lshr_ln37_5         (lshr             ) [ 0000000]
trunc_ln37_5        (trunc            ) [ 0000000]
tmp_18              (mux              ) [ 0000000]
add_ln37_1          (add              ) [ 0000001]
br_ln37             (br               ) [ 0000000]
and_ln37_4          (and              ) [ 0000000]
zext_ln37_14        (zext             ) [ 0000000]
shl_ln37_5          (shl              ) [ 0000000]
or_ln37_4           (or               ) [ 0000000]
store_ln37          (store            ) [ 0000000]
br_ln37             (br               ) [ 0000000]
and_ln37_3          (and              ) [ 0000000]
zext_ln37_13        (zext             ) [ 0000000]
shl_ln37_4          (shl              ) [ 0000000]
or_ln37_3           (or               ) [ 0000000]
store_ln37          (store            ) [ 0000000]
br_ln37             (br               ) [ 0000000]
add_ln35            (add              ) [ 0000000]
store_ln35          (store            ) [ 0000000]
store_ln35          (store            ) [ 0000000]
store_ln35          (store            ) [ 0000000]
br_ln35             (br               ) [ 0000000]
ret_ln40            (ret              ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="bucket_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bucket_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="bucket_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bucket_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="sum_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sum_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="sum_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sum_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i5.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i7.i4"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i1.i5"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i6.i4"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i5.i4"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i11.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i10.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.2i32.i1"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="last_1_last_2_str"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i2.i1.i1"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.2i32.i2"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1004" name="i_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="radixID_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="radixID/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="indvar_flatten_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="sum_0_addr_gep_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="64" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="0" index="2" bw="5" slack="0"/>
<pin id="106" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sum_0_addr/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="grp_access_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="5" slack="0"/>
<pin id="111" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="112" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="113" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_0_load/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="sum_1_addr_gep_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="64" slack="0"/>
<pin id="117" dir="0" index="1" bw="1" slack="0"/>
<pin id="118" dir="0" index="2" bw="5" slack="0"/>
<pin id="119" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sum_1_addr/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="grp_access_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="5" slack="0"/>
<pin id="124" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="125" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="126" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_1_load/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="bucket_0_addr_gep_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="64" slack="0"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="0" index="2" bw="9" slack="0"/>
<pin id="132" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bucket_0_addr/1 "/>
</bind>
</comp>

<comp id="135" class="1004" name="grp_access_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="9" slack="0"/>
<pin id="137" dir="0" index="1" bw="64" slack="0"/>
<pin id="138" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="139" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="bucket_0_load/1 store_ln37/3 bucket_0_load_3/4 store_ln37/6 "/>
</bind>
</comp>

<comp id="141" class="1004" name="bucket_1_addr_gep_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="64" slack="0"/>
<pin id="143" dir="0" index="1" bw="1" slack="0"/>
<pin id="144" dir="0" index="2" bw="9" slack="0"/>
<pin id="145" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bucket_1_addr/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="grp_access_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="9" slack="0"/>
<pin id="150" dir="0" index="1" bw="64" slack="0"/>
<pin id="151" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="152" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="bucket_1_load/1 store_ln37/3 bucket_1_load_3/4 store_ln37/6 "/>
</bind>
</comp>

<comp id="154" class="1004" name="bucket_0_addr_3_gep_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="64" slack="0"/>
<pin id="156" dir="0" index="1" bw="1" slack="0"/>
<pin id="157" dir="0" index="2" bw="9" slack="0"/>
<pin id="158" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bucket_0_addr_3/4 "/>
</bind>
</comp>

<comp id="162" class="1004" name="bucket_1_addr_3_gep_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="64" slack="0"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="0" index="2" bw="9" slack="0"/>
<pin id="166" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bucket_1_addr_3/4 "/>
</bind>
</comp>

<comp id="170" class="1005" name="reg_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="64" slack="1"/>
<pin id="172" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bucket_0_load bucket_0_load_3 "/>
</bind>
</comp>

<comp id="174" class="1005" name="reg_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="64" slack="1"/>
<pin id="176" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bucket_1_load bucket_1_load_3 "/>
</bind>
</comp>

<comp id="178" class="1004" name="store_ln34_store_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="0" index="1" bw="11" slack="0"/>
<pin id="181" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln34/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="store_ln34_store_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="1" slack="0"/>
<pin id="185" dir="0" index="1" bw="8" slack="0"/>
<pin id="186" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln34/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="store_ln34_store_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="0" index="1" bw="5" slack="0"/>
<pin id="191" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln34/1 "/>
</bind>
</comp>

<comp id="193" class="1004" name="indvar_flatten_load_load_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="11" slack="0"/>
<pin id="195" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="icmp_ln34_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="11" slack="0"/>
<pin id="198" dir="0" index="1" bw="11" slack="0"/>
<pin id="199" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln34/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="add_ln34_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="11" slack="0"/>
<pin id="204" dir="0" index="1" bw="1" slack="0"/>
<pin id="205" dir="1" index="2" bw="11" slack="5"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="i_load_load_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="5" slack="0"/>
<pin id="210" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/1 "/>
</bind>
</comp>

<comp id="211" class="1004" name="radixID_load_load_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="8" slack="0"/>
<pin id="213" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="radixID_load/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="tmp_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="0" index="1" bw="5" slack="0"/>
<pin id="217" dir="0" index="2" bw="4" slack="0"/>
<pin id="218" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="select_ln34_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="0"/>
<pin id="224" dir="0" index="1" bw="1" slack="0"/>
<pin id="225" dir="0" index="2" bw="5" slack="0"/>
<pin id="226" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln34/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="add_ln34_1_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="8" slack="0"/>
<pin id="232" dir="0" index="1" bw="1" slack="0"/>
<pin id="233" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34_1/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="select_ln34_1_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="0"/>
<pin id="238" dir="0" index="1" bw="8" slack="0"/>
<pin id="239" dir="0" index="2" bw="8" slack="0"/>
<pin id="240" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln34_1/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="trunc_ln34_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="8" slack="0"/>
<pin id="246" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln34/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="trunc_ln35_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="5" slack="0"/>
<pin id="250" dir="1" index="1" bw="4" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln35/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="zext_ln35_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="5" slack="0"/>
<pin id="254" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="empty_24_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="8" slack="0"/>
<pin id="258" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_24/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="tmp_s_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="11" slack="0"/>
<pin id="262" dir="0" index="1" bw="7" slack="0"/>
<pin id="263" dir="0" index="2" bw="1" slack="0"/>
<pin id="264" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="tmp_25_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="0"/>
<pin id="270" dir="0" index="1" bw="8" slack="0"/>
<pin id="271" dir="0" index="2" bw="4" slack="0"/>
<pin id="272" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_25/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="tmp_26_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="1" slack="0"/>
<pin id="278" dir="0" index="1" bw="8" slack="0"/>
<pin id="279" dir="0" index="2" bw="4" slack="0"/>
<pin id="280" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_26/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="tmp_15_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="6" slack="0"/>
<pin id="286" dir="0" index="1" bw="1" slack="0"/>
<pin id="287" dir="0" index="2" bw="1" slack="0"/>
<pin id="288" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_15/1 "/>
</bind>
</comp>

<comp id="292" class="1004" name="zext_ln37_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="5" slack="0"/>
<pin id="294" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln37/1 "/>
</bind>
</comp>

<comp id="298" class="1004" name="trunc_ln36_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="8" slack="0"/>
<pin id="300" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln36/1 "/>
</bind>
</comp>

<comp id="302" class="1004" name="trunc_ln5_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="10" slack="0"/>
<pin id="304" dir="0" index="1" bw="6" slack="0"/>
<pin id="305" dir="0" index="2" bw="1" slack="0"/>
<pin id="306" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="trunc_ln5/1 "/>
</bind>
</comp>

<comp id="310" class="1004" name="trunc_ln36_1_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="9" slack="0"/>
<pin id="312" dir="0" index="1" bw="5" slack="0"/>
<pin id="313" dir="0" index="2" bw="1" slack="0"/>
<pin id="314" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="trunc_ln36_1/1 "/>
</bind>
</comp>

<comp id="318" class="1004" name="zext_ln36_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="5" slack="0"/>
<pin id="320" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36/1 "/>
</bind>
</comp>

<comp id="322" class="1004" name="zext_ln36_1_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="5" slack="0"/>
<pin id="324" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36_1/1 "/>
</bind>
</comp>

<comp id="326" class="1004" name="add_ln36_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="5" slack="0"/>
<pin id="328" dir="0" index="1" bw="11" slack="0"/>
<pin id="329" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln36/1 "/>
</bind>
</comp>

<comp id="332" class="1004" name="add_ln37_2_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="5" slack="0"/>
<pin id="334" dir="0" index="1" bw="9" slack="0"/>
<pin id="335" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln37_2/1 "/>
</bind>
</comp>

<comp id="338" class="1004" name="add_ln37_3_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="5" slack="0"/>
<pin id="340" dir="0" index="1" bw="10" slack="0"/>
<pin id="341" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln37_3/1 "/>
</bind>
</comp>

<comp id="344" class="1004" name="tmp_28_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="1" slack="0"/>
<pin id="346" dir="0" index="1" bw="11" slack="0"/>
<pin id="347" dir="0" index="2" bw="5" slack="0"/>
<pin id="348" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_28/1 "/>
</bind>
</comp>

<comp id="352" class="1004" name="tmp_29_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="1" slack="0"/>
<pin id="354" dir="0" index="1" bw="10" slack="0"/>
<pin id="355" dir="0" index="2" bw="5" slack="0"/>
<pin id="356" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_29/1 "/>
</bind>
</comp>

<comp id="360" class="1004" name="and_ln_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="6" slack="0"/>
<pin id="362" dir="0" index="1" bw="1" slack="0"/>
<pin id="363" dir="0" index="2" bw="1" slack="0"/>
<pin id="364" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln/1 "/>
</bind>
</comp>

<comp id="368" class="1004" name="zext_ln37_1_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="9" slack="0"/>
<pin id="370" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln37_1/1 "/>
</bind>
</comp>

<comp id="374" class="1004" name="zext_ln37_7_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="6" slack="0"/>
<pin id="376" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln37_7/1 "/>
</bind>
</comp>

<comp id="378" class="1004" name="shl_ln37_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="33" slack="0"/>
<pin id="380" dir="0" index="1" bw="6" slack="0"/>
<pin id="381" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln37/1 "/>
</bind>
</comp>

<comp id="384" class="1004" name="xor_ln37_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="64" slack="0"/>
<pin id="386" dir="0" index="1" bw="1" slack="0"/>
<pin id="387" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln37/1 "/>
</bind>
</comp>

<comp id="390" class="1004" name="zext_ln37_12_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="6" slack="0"/>
<pin id="392" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln37_12/1 "/>
</bind>
</comp>

<comp id="394" class="1004" name="shl_ln37_3_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="33" slack="0"/>
<pin id="396" dir="0" index="1" bw="6" slack="0"/>
<pin id="397" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln37_3/1 "/>
</bind>
</comp>

<comp id="400" class="1004" name="xor_ln37_1_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="64" slack="0"/>
<pin id="402" dir="0" index="1" bw="1" slack="0"/>
<pin id="403" dir="1" index="2" bw="64" slack="5"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln37_1/1 "/>
</bind>
</comp>

<comp id="406" class="1004" name="zext_ln37_2_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="6" slack="1"/>
<pin id="408" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln37_2/2 "/>
</bind>
</comp>

<comp id="409" class="1004" name="lshr_ln37_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="64" slack="0"/>
<pin id="411" dir="0" index="1" bw="6" slack="0"/>
<pin id="412" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln37/2 "/>
</bind>
</comp>

<comp id="415" class="1004" name="trunc_ln37_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="64" slack="0"/>
<pin id="417" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln37/2 "/>
</bind>
</comp>

<comp id="419" class="1004" name="zext_ln37_4_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="6" slack="1"/>
<pin id="421" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln37_4/2 "/>
</bind>
</comp>

<comp id="422" class="1004" name="lshr_ln37_1_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="64" slack="0"/>
<pin id="424" dir="0" index="1" bw="6" slack="0"/>
<pin id="425" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln37_1/2 "/>
</bind>
</comp>

<comp id="428" class="1004" name="trunc_ln37_1_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="64" slack="0"/>
<pin id="430" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln37_1/2 "/>
</bind>
</comp>

<comp id="432" class="1004" name="tmp_16_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="32" slack="0"/>
<pin id="434" dir="0" index="1" bw="32" slack="0"/>
<pin id="435" dir="0" index="2" bw="32" slack="0"/>
<pin id="436" dir="0" index="3" bw="1" slack="1"/>
<pin id="437" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_16/2 "/>
</bind>
</comp>

<comp id="441" class="1004" name="zext_ln37_5_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="6" slack="1"/>
<pin id="443" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln37_5/2 "/>
</bind>
</comp>

<comp id="444" class="1004" name="lshr_ln37_2_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="64" slack="0"/>
<pin id="446" dir="0" index="1" bw="6" slack="0"/>
<pin id="447" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln37_2/2 "/>
</bind>
</comp>

<comp id="450" class="1004" name="trunc_ln37_2_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="64" slack="0"/>
<pin id="452" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln37_2/2 "/>
</bind>
</comp>

<comp id="454" class="1004" name="zext_ln37_6_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="6" slack="1"/>
<pin id="456" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln37_6/2 "/>
</bind>
</comp>

<comp id="457" class="1004" name="lshr_ln37_3_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="64" slack="0"/>
<pin id="459" dir="0" index="1" bw="6" slack="0"/>
<pin id="460" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln37_3/2 "/>
</bind>
</comp>

<comp id="463" class="1004" name="trunc_ln37_3_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="64" slack="0"/>
<pin id="465" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln37_3/2 "/>
</bind>
</comp>

<comp id="467" class="1004" name="tmp_17_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="32" slack="0"/>
<pin id="469" dir="0" index="1" bw="32" slack="0"/>
<pin id="470" dir="0" index="2" bw="32" slack="0"/>
<pin id="471" dir="0" index="3" bw="1" slack="1"/>
<pin id="472" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_17/2 "/>
</bind>
</comp>

<comp id="476" class="1004" name="and_ln37_1_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="2" slack="0"/>
<pin id="478" dir="0" index="1" bw="1" slack="0"/>
<pin id="479" dir="0" index="2" bw="1" slack="2"/>
<pin id="480" dir="1" index="3" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln37_1/3 "/>
</bind>
</comp>

<comp id="483" class="1004" name="add_ln37_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="32" slack="1"/>
<pin id="485" dir="0" index="1" bw="32" slack="1"/>
<pin id="486" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln37/3 "/>
</bind>
</comp>

<comp id="487" class="1004" name="and_ln37_2_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="64" slack="1"/>
<pin id="489" dir="0" index="1" bw="64" slack="2"/>
<pin id="490" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln37_2/3 "/>
</bind>
</comp>

<comp id="492" class="1004" name="zext_ln37_9_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="32" slack="0"/>
<pin id="494" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln37_9/3 "/>
</bind>
</comp>

<comp id="496" class="1004" name="shl_ln37_2_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="32" slack="0"/>
<pin id="498" dir="0" index="1" bw="6" slack="2"/>
<pin id="499" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln37_2/3 "/>
</bind>
</comp>

<comp id="501" class="1004" name="or_ln37_2_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="64" slack="0"/>
<pin id="503" dir="0" index="1" bw="64" slack="0"/>
<pin id="504" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln37_2/3 "/>
</bind>
</comp>

<comp id="508" class="1004" name="and_ln37_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="64" slack="1"/>
<pin id="510" dir="0" index="1" bw="64" slack="2"/>
<pin id="511" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln37/3 "/>
</bind>
</comp>

<comp id="513" class="1004" name="zext_ln37_8_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="32" slack="0"/>
<pin id="515" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln37_8/3 "/>
</bind>
</comp>

<comp id="517" class="1004" name="shl_ln37_1_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="32" slack="0"/>
<pin id="519" dir="0" index="1" bw="6" slack="2"/>
<pin id="520" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln37_1/3 "/>
</bind>
</comp>

<comp id="522" class="1004" name="or_ln37_1_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="64" slack="0"/>
<pin id="524" dir="0" index="1" bw="64" slack="0"/>
<pin id="525" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln37_1/3 "/>
</bind>
</comp>

<comp id="529" class="1004" name="or_ln37_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="4" slack="3"/>
<pin id="531" dir="0" index="1" bw="1" slack="0"/>
<pin id="532" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln37/4 "/>
</bind>
</comp>

<comp id="534" class="1004" name="add_ln36_1_cast6_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="9" slack="0"/>
<pin id="536" dir="0" index="1" bw="5" slack="3"/>
<pin id="537" dir="0" index="2" bw="4" slack="0"/>
<pin id="538" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="add_ln36_1_cast6/4 "/>
</bind>
</comp>

<comp id="541" class="1004" name="zext_ln37_3_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="9" slack="0"/>
<pin id="543" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln37_3/4 "/>
</bind>
</comp>

<comp id="547" class="1004" name="zext_ln37_10_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="6" slack="4"/>
<pin id="549" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln37_10/5 "/>
</bind>
</comp>

<comp id="550" class="1004" name="lshr_ln37_4_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="64" slack="0"/>
<pin id="552" dir="0" index="1" bw="6" slack="0"/>
<pin id="553" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln37_4/5 "/>
</bind>
</comp>

<comp id="556" class="1004" name="trunc_ln37_4_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="64" slack="0"/>
<pin id="558" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln37_4/5 "/>
</bind>
</comp>

<comp id="560" class="1004" name="zext_ln37_11_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="6" slack="4"/>
<pin id="562" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln37_11/5 "/>
</bind>
</comp>

<comp id="563" class="1004" name="lshr_ln37_5_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="64" slack="0"/>
<pin id="565" dir="0" index="1" bw="6" slack="0"/>
<pin id="566" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln37_5/5 "/>
</bind>
</comp>

<comp id="569" class="1004" name="trunc_ln37_5_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="64" slack="0"/>
<pin id="571" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln37_5/5 "/>
</bind>
</comp>

<comp id="573" class="1004" name="tmp_18_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="32" slack="0"/>
<pin id="575" dir="0" index="1" bw="32" slack="0"/>
<pin id="576" dir="0" index="2" bw="32" slack="0"/>
<pin id="577" dir="0" index="3" bw="2" slack="2"/>
<pin id="578" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_18/5 "/>
</bind>
</comp>

<comp id="582" class="1004" name="add_ln37_1_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="32" slack="0"/>
<pin id="584" dir="0" index="1" bw="32" slack="3"/>
<pin id="585" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln37_1/5 "/>
</bind>
</comp>

<comp id="587" class="1004" name="and_ln37_4_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="64" slack="1"/>
<pin id="589" dir="0" index="1" bw="64" slack="5"/>
<pin id="590" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln37_4/6 "/>
</bind>
</comp>

<comp id="592" class="1004" name="zext_ln37_14_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="32" slack="1"/>
<pin id="594" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln37_14/6 "/>
</bind>
</comp>

<comp id="595" class="1004" name="shl_ln37_5_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="32" slack="0"/>
<pin id="597" dir="0" index="1" bw="6" slack="5"/>
<pin id="598" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln37_5/6 "/>
</bind>
</comp>

<comp id="600" class="1004" name="or_ln37_4_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="64" slack="0"/>
<pin id="602" dir="0" index="1" bw="64" slack="0"/>
<pin id="603" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln37_4/6 "/>
</bind>
</comp>

<comp id="607" class="1004" name="and_ln37_3_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="64" slack="1"/>
<pin id="609" dir="0" index="1" bw="64" slack="5"/>
<pin id="610" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln37_3/6 "/>
</bind>
</comp>

<comp id="612" class="1004" name="zext_ln37_13_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="32" slack="1"/>
<pin id="614" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln37_13/6 "/>
</bind>
</comp>

<comp id="615" class="1004" name="shl_ln37_4_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="32" slack="0"/>
<pin id="617" dir="0" index="1" bw="6" slack="5"/>
<pin id="618" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln37_4/6 "/>
</bind>
</comp>

<comp id="620" class="1004" name="or_ln37_3_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="64" slack="0"/>
<pin id="622" dir="0" index="1" bw="64" slack="0"/>
<pin id="623" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln37_3/6 "/>
</bind>
</comp>

<comp id="627" class="1004" name="add_ln35_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="5" slack="5"/>
<pin id="629" dir="0" index="1" bw="3" slack="0"/>
<pin id="630" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35/6 "/>
</bind>
</comp>

<comp id="632" class="1004" name="store_ln35_store_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="11" slack="5"/>
<pin id="634" dir="0" index="1" bw="11" slack="5"/>
<pin id="635" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln35/6 "/>
</bind>
</comp>

<comp id="636" class="1004" name="store_ln35_store_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="8" slack="5"/>
<pin id="638" dir="0" index="1" bw="8" slack="5"/>
<pin id="639" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln35/6 "/>
</bind>
</comp>

<comp id="640" class="1004" name="store_ln35_store_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="5" slack="0"/>
<pin id="642" dir="0" index="1" bw="5" slack="5"/>
<pin id="643" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln35/6 "/>
</bind>
</comp>

<comp id="645" class="1005" name="i_reg_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="5" slack="0"/>
<pin id="647" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="652" class="1005" name="radixID_reg_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="8" slack="0"/>
<pin id="654" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="radixID "/>
</bind>
</comp>

<comp id="659" class="1005" name="indvar_flatten_reg_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="11" slack="0"/>
<pin id="661" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="666" class="1005" name="icmp_ln34_reg_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="1" slack="5"/>
<pin id="668" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln34 "/>
</bind>
</comp>

<comp id="670" class="1005" name="add_ln34_reg_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="11" slack="5"/>
<pin id="672" dir="1" index="1" bw="11" slack="5"/>
</pin_list>
<bind>
<opset="add_ln34 "/>
</bind>
</comp>

<comp id="675" class="1005" name="select_ln34_reg_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="5" slack="5"/>
<pin id="677" dir="1" index="1" bw="5" slack="5"/>
</pin_list>
<bind>
<opset="select_ln34 "/>
</bind>
</comp>

<comp id="680" class="1005" name="select_ln34_1_reg_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="8" slack="5"/>
<pin id="682" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="select_ln34_1 "/>
</bind>
</comp>

<comp id="685" class="1005" name="trunc_ln34_reg_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="5" slack="3"/>
<pin id="687" dir="1" index="1" bw="5" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln34 "/>
</bind>
</comp>

<comp id="690" class="1005" name="trunc_ln35_reg_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="4" slack="3"/>
<pin id="692" dir="1" index="1" bw="4" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln35 "/>
</bind>
</comp>

<comp id="695" class="1005" name="tmp_25_reg_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="1" slack="1"/>
<pin id="697" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_25 "/>
</bind>
</comp>

<comp id="701" class="1005" name="tmp_15_reg_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="6" slack="1"/>
<pin id="703" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_15 "/>
</bind>
</comp>

<comp id="709" class="1005" name="sum_0_addr_reg_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="5" slack="1"/>
<pin id="711" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="sum_0_addr "/>
</bind>
</comp>

<comp id="714" class="1005" name="sum_1_addr_reg_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="5" slack="1"/>
<pin id="716" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="sum_1_addr "/>
</bind>
</comp>

<comp id="719" class="1005" name="tmp_28_reg_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="1" slack="1"/>
<pin id="721" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_28 "/>
</bind>
</comp>

<comp id="724" class="1005" name="and_ln_reg_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="6" slack="1"/>
<pin id="726" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="and_ln "/>
</bind>
</comp>

<comp id="730" class="1005" name="bucket_0_addr_reg_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="9" slack="1"/>
<pin id="732" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="bucket_0_addr "/>
</bind>
</comp>

<comp id="735" class="1005" name="bucket_1_addr_reg_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="9" slack="1"/>
<pin id="737" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="bucket_1_addr "/>
</bind>
</comp>

<comp id="740" class="1005" name="zext_ln37_7_reg_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="64" slack="2"/>
<pin id="742" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln37_7 "/>
</bind>
</comp>

<comp id="746" class="1005" name="xor_ln37_reg_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="64" slack="2"/>
<pin id="748" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="xor_ln37 "/>
</bind>
</comp>

<comp id="752" class="1005" name="zext_ln37_12_reg_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="64" slack="5"/>
<pin id="754" dir="1" index="1" bw="64" slack="5"/>
</pin_list>
<bind>
<opset="zext_ln37_12 "/>
</bind>
</comp>

<comp id="758" class="1005" name="xor_ln37_1_reg_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="64" slack="5"/>
<pin id="760" dir="1" index="1" bw="64" slack="5"/>
</pin_list>
<bind>
<opset="xor_ln37_1 "/>
</bind>
</comp>

<comp id="764" class="1005" name="tmp_16_reg_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="32" slack="1"/>
<pin id="766" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_16 "/>
</bind>
</comp>

<comp id="769" class="1005" name="tmp_17_reg_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="32" slack="1"/>
<pin id="771" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_17 "/>
</bind>
</comp>

<comp id="775" class="1005" name="and_ln37_1_reg_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="2" slack="2"/>
<pin id="777" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="and_ln37_1 "/>
</bind>
</comp>

<comp id="780" class="1005" name="bucket_0_addr_3_reg_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="9" slack="1"/>
<pin id="782" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="bucket_0_addr_3 "/>
</bind>
</comp>

<comp id="785" class="1005" name="bucket_1_addr_3_reg_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="9" slack="1"/>
<pin id="787" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="bucket_1_addr_3 "/>
</bind>
</comp>

<comp id="790" class="1005" name="add_ln37_1_reg_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="32" slack="1"/>
<pin id="792" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln37_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="93"><net_src comp="8" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="8" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="8" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="107"><net_src comp="4" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="48" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="114"><net_src comp="102" pin="3"/><net_sink comp="109" pin=0"/></net>

<net id="120"><net_src comp="6" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="121"><net_src comp="48" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="127"><net_src comp="115" pin="3"/><net_sink comp="122" pin=0"/></net>

<net id="133"><net_src comp="0" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="48" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="140"><net_src comp="128" pin="3"/><net_sink comp="135" pin=0"/></net>

<net id="146"><net_src comp="2" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="147"><net_src comp="48" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="153"><net_src comp="141" pin="3"/><net_sink comp="148" pin=0"/></net>

<net id="159"><net_src comp="0" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="160"><net_src comp="48" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="161"><net_src comp="154" pin="3"/><net_sink comp="135" pin=0"/></net>

<net id="167"><net_src comp="2" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="48" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="169"><net_src comp="162" pin="3"/><net_sink comp="148" pin=0"/></net>

<net id="173"><net_src comp="135" pin="3"/><net_sink comp="170" pin=0"/></net>

<net id="177"><net_src comp="148" pin="3"/><net_sink comp="174" pin=0"/></net>

<net id="182"><net_src comp="20" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="187"><net_src comp="22" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="192"><net_src comp="24" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="200"><net_src comp="193" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="26" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="206"><net_src comp="193" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="28" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="219"><net_src comp="30" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="220"><net_src comp="208" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="221"><net_src comp="32" pin="0"/><net_sink comp="214" pin=2"/></net>

<net id="227"><net_src comp="214" pin="3"/><net_sink comp="222" pin=0"/></net>

<net id="228"><net_src comp="24" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="229"><net_src comp="208" pin="1"/><net_sink comp="222" pin=2"/></net>

<net id="234"><net_src comp="211" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="34" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="241"><net_src comp="214" pin="3"/><net_sink comp="236" pin=0"/></net>

<net id="242"><net_src comp="230" pin="2"/><net_sink comp="236" pin=1"/></net>

<net id="243"><net_src comp="211" pin="1"/><net_sink comp="236" pin=2"/></net>

<net id="247"><net_src comp="236" pin="3"/><net_sink comp="244" pin=0"/></net>

<net id="251"><net_src comp="222" pin="3"/><net_sink comp="248" pin=0"/></net>

<net id="255"><net_src comp="222" pin="3"/><net_sink comp="252" pin=0"/></net>

<net id="259"><net_src comp="236" pin="3"/><net_sink comp="256" pin=0"/></net>

<net id="265"><net_src comp="36" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="266"><net_src comp="256" pin="1"/><net_sink comp="260" pin=1"/></net>

<net id="267"><net_src comp="38" pin="0"/><net_sink comp="260" pin=2"/></net>

<net id="273"><net_src comp="40" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="274"><net_src comp="236" pin="3"/><net_sink comp="268" pin=1"/></net>

<net id="275"><net_src comp="42" pin="0"/><net_sink comp="268" pin=2"/></net>

<net id="281"><net_src comp="40" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="282"><net_src comp="236" pin="3"/><net_sink comp="276" pin=1"/></net>

<net id="283"><net_src comp="44" pin="0"/><net_sink comp="276" pin=2"/></net>

<net id="289"><net_src comp="46" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="290"><net_src comp="276" pin="3"/><net_sink comp="284" pin=1"/></net>

<net id="291"><net_src comp="24" pin="0"/><net_sink comp="284" pin=2"/></net>

<net id="295"><net_src comp="244" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="296"><net_src comp="292" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="297"><net_src comp="292" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="301"><net_src comp="236" pin="3"/><net_sink comp="298" pin=0"/></net>

<net id="307"><net_src comp="50" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="308"><net_src comp="298" pin="1"/><net_sink comp="302" pin=1"/></net>

<net id="309"><net_src comp="38" pin="0"/><net_sink comp="302" pin=2"/></net>

<net id="315"><net_src comp="52" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="316"><net_src comp="244" pin="1"/><net_sink comp="310" pin=1"/></net>

<net id="317"><net_src comp="38" pin="0"/><net_sink comp="310" pin=2"/></net>

<net id="321"><net_src comp="222" pin="3"/><net_sink comp="318" pin=0"/></net>

<net id="325"><net_src comp="222" pin="3"/><net_sink comp="322" pin=0"/></net>

<net id="330"><net_src comp="252" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="260" pin="3"/><net_sink comp="326" pin=1"/></net>

<net id="336"><net_src comp="322" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="337"><net_src comp="310" pin="3"/><net_sink comp="332" pin=1"/></net>

<net id="342"><net_src comp="318" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="343"><net_src comp="302" pin="3"/><net_sink comp="338" pin=1"/></net>

<net id="349"><net_src comp="54" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="350"><net_src comp="326" pin="2"/><net_sink comp="344" pin=1"/></net>

<net id="351"><net_src comp="56" pin="0"/><net_sink comp="344" pin=2"/></net>

<net id="357"><net_src comp="58" pin="0"/><net_sink comp="352" pin=0"/></net>

<net id="358"><net_src comp="338" pin="2"/><net_sink comp="352" pin=1"/></net>

<net id="359"><net_src comp="60" pin="0"/><net_sink comp="352" pin=2"/></net>

<net id="365"><net_src comp="46" pin="0"/><net_sink comp="360" pin=0"/></net>

<net id="366"><net_src comp="352" pin="3"/><net_sink comp="360" pin=1"/></net>

<net id="367"><net_src comp="24" pin="0"/><net_sink comp="360" pin=2"/></net>

<net id="371"><net_src comp="332" pin="2"/><net_sink comp="368" pin=0"/></net>

<net id="372"><net_src comp="368" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="373"><net_src comp="368" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="377"><net_src comp="360" pin="3"/><net_sink comp="374" pin=0"/></net>

<net id="382"><net_src comp="62" pin="0"/><net_sink comp="378" pin=0"/></net>

<net id="383"><net_src comp="374" pin="1"/><net_sink comp="378" pin=1"/></net>

<net id="388"><net_src comp="378" pin="2"/><net_sink comp="384" pin=0"/></net>

<net id="389"><net_src comp="64" pin="0"/><net_sink comp="384" pin=1"/></net>

<net id="393"><net_src comp="284" pin="3"/><net_sink comp="390" pin=0"/></net>

<net id="398"><net_src comp="62" pin="0"/><net_sink comp="394" pin=0"/></net>

<net id="399"><net_src comp="390" pin="1"/><net_sink comp="394" pin=1"/></net>

<net id="404"><net_src comp="394" pin="2"/><net_sink comp="400" pin=0"/></net>

<net id="405"><net_src comp="64" pin="0"/><net_sink comp="400" pin=1"/></net>

<net id="413"><net_src comp="135" pin="3"/><net_sink comp="409" pin=0"/></net>

<net id="414"><net_src comp="406" pin="1"/><net_sink comp="409" pin=1"/></net>

<net id="418"><net_src comp="409" pin="2"/><net_sink comp="415" pin=0"/></net>

<net id="426"><net_src comp="148" pin="3"/><net_sink comp="422" pin=0"/></net>

<net id="427"><net_src comp="419" pin="1"/><net_sink comp="422" pin=1"/></net>

<net id="431"><net_src comp="422" pin="2"/><net_sink comp="428" pin=0"/></net>

<net id="438"><net_src comp="66" pin="0"/><net_sink comp="432" pin=0"/></net>

<net id="439"><net_src comp="415" pin="1"/><net_sink comp="432" pin=1"/></net>

<net id="440"><net_src comp="428" pin="1"/><net_sink comp="432" pin=2"/></net>

<net id="448"><net_src comp="109" pin="3"/><net_sink comp="444" pin=0"/></net>

<net id="449"><net_src comp="441" pin="1"/><net_sink comp="444" pin=1"/></net>

<net id="453"><net_src comp="444" pin="2"/><net_sink comp="450" pin=0"/></net>

<net id="461"><net_src comp="122" pin="3"/><net_sink comp="457" pin=0"/></net>

<net id="462"><net_src comp="454" pin="1"/><net_sink comp="457" pin=1"/></net>

<net id="466"><net_src comp="457" pin="2"/><net_sink comp="463" pin=0"/></net>

<net id="473"><net_src comp="66" pin="0"/><net_sink comp="467" pin=0"/></net>

<net id="474"><net_src comp="450" pin="1"/><net_sink comp="467" pin=1"/></net>

<net id="475"><net_src comp="463" pin="1"/><net_sink comp="467" pin=2"/></net>

<net id="481"><net_src comp="76" pin="0"/><net_sink comp="476" pin=0"/></net>

<net id="482"><net_src comp="78" pin="0"/><net_sink comp="476" pin=1"/></net>

<net id="491"><net_src comp="170" pin="1"/><net_sink comp="487" pin=0"/></net>

<net id="495"><net_src comp="483" pin="2"/><net_sink comp="492" pin=0"/></net>

<net id="500"><net_src comp="492" pin="1"/><net_sink comp="496" pin=0"/></net>

<net id="505"><net_src comp="487" pin="2"/><net_sink comp="501" pin=0"/></net>

<net id="506"><net_src comp="496" pin="2"/><net_sink comp="501" pin=1"/></net>

<net id="507"><net_src comp="501" pin="2"/><net_sink comp="135" pin=1"/></net>

<net id="512"><net_src comp="174" pin="1"/><net_sink comp="508" pin=0"/></net>

<net id="516"><net_src comp="483" pin="2"/><net_sink comp="513" pin=0"/></net>

<net id="521"><net_src comp="513" pin="1"/><net_sink comp="517" pin=0"/></net>

<net id="526"><net_src comp="508" pin="2"/><net_sink comp="522" pin=0"/></net>

<net id="527"><net_src comp="517" pin="2"/><net_sink comp="522" pin=1"/></net>

<net id="528"><net_src comp="522" pin="2"/><net_sink comp="148" pin=1"/></net>

<net id="533"><net_src comp="84" pin="0"/><net_sink comp="529" pin=1"/></net>

<net id="539"><net_src comp="52" pin="0"/><net_sink comp="534" pin=0"/></net>

<net id="540"><net_src comp="529" pin="2"/><net_sink comp="534" pin=2"/></net>

<net id="544"><net_src comp="534" pin="3"/><net_sink comp="541" pin=0"/></net>

<net id="545"><net_src comp="541" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="546"><net_src comp="541" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="554"><net_src comp="135" pin="3"/><net_sink comp="550" pin=0"/></net>

<net id="555"><net_src comp="547" pin="1"/><net_sink comp="550" pin=1"/></net>

<net id="559"><net_src comp="550" pin="2"/><net_sink comp="556" pin=0"/></net>

<net id="567"><net_src comp="148" pin="3"/><net_sink comp="563" pin=0"/></net>

<net id="568"><net_src comp="560" pin="1"/><net_sink comp="563" pin=1"/></net>

<net id="572"><net_src comp="563" pin="2"/><net_sink comp="569" pin=0"/></net>

<net id="579"><net_src comp="86" pin="0"/><net_sink comp="573" pin=0"/></net>

<net id="580"><net_src comp="556" pin="1"/><net_sink comp="573" pin=1"/></net>

<net id="581"><net_src comp="569" pin="1"/><net_sink comp="573" pin=2"/></net>

<net id="586"><net_src comp="573" pin="4"/><net_sink comp="582" pin=0"/></net>

<net id="591"><net_src comp="170" pin="1"/><net_sink comp="587" pin=0"/></net>

<net id="599"><net_src comp="592" pin="1"/><net_sink comp="595" pin=0"/></net>

<net id="604"><net_src comp="587" pin="2"/><net_sink comp="600" pin=0"/></net>

<net id="605"><net_src comp="595" pin="2"/><net_sink comp="600" pin=1"/></net>

<net id="606"><net_src comp="600" pin="2"/><net_sink comp="135" pin=1"/></net>

<net id="611"><net_src comp="174" pin="1"/><net_sink comp="607" pin=0"/></net>

<net id="619"><net_src comp="612" pin="1"/><net_sink comp="615" pin=0"/></net>

<net id="624"><net_src comp="607" pin="2"/><net_sink comp="620" pin=0"/></net>

<net id="625"><net_src comp="615" pin="2"/><net_sink comp="620" pin=1"/></net>

<net id="626"><net_src comp="620" pin="2"/><net_sink comp="148" pin=1"/></net>

<net id="631"><net_src comp="88" pin="0"/><net_sink comp="627" pin=1"/></net>

<net id="644"><net_src comp="627" pin="2"/><net_sink comp="640" pin=0"/></net>

<net id="648"><net_src comp="90" pin="1"/><net_sink comp="645" pin=0"/></net>

<net id="649"><net_src comp="645" pin="1"/><net_sink comp="188" pin=1"/></net>

<net id="650"><net_src comp="645" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="651"><net_src comp="645" pin="1"/><net_sink comp="640" pin=1"/></net>

<net id="655"><net_src comp="94" pin="1"/><net_sink comp="652" pin=0"/></net>

<net id="656"><net_src comp="652" pin="1"/><net_sink comp="183" pin=1"/></net>

<net id="657"><net_src comp="652" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="658"><net_src comp="652" pin="1"/><net_sink comp="636" pin=1"/></net>

<net id="662"><net_src comp="98" pin="1"/><net_sink comp="659" pin=0"/></net>

<net id="663"><net_src comp="659" pin="1"/><net_sink comp="178" pin=1"/></net>

<net id="664"><net_src comp="659" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="665"><net_src comp="659" pin="1"/><net_sink comp="632" pin=1"/></net>

<net id="669"><net_src comp="196" pin="2"/><net_sink comp="666" pin=0"/></net>

<net id="673"><net_src comp="202" pin="2"/><net_sink comp="670" pin=0"/></net>

<net id="674"><net_src comp="670" pin="1"/><net_sink comp="632" pin=0"/></net>

<net id="678"><net_src comp="222" pin="3"/><net_sink comp="675" pin=0"/></net>

<net id="679"><net_src comp="675" pin="1"/><net_sink comp="627" pin=0"/></net>

<net id="683"><net_src comp="236" pin="3"/><net_sink comp="680" pin=0"/></net>

<net id="684"><net_src comp="680" pin="1"/><net_sink comp="636" pin=0"/></net>

<net id="688"><net_src comp="244" pin="1"/><net_sink comp="685" pin=0"/></net>

<net id="689"><net_src comp="685" pin="1"/><net_sink comp="534" pin=1"/></net>

<net id="693"><net_src comp="248" pin="1"/><net_sink comp="690" pin=0"/></net>

<net id="694"><net_src comp="690" pin="1"/><net_sink comp="529" pin=0"/></net>

<net id="698"><net_src comp="268" pin="3"/><net_sink comp="695" pin=0"/></net>

<net id="699"><net_src comp="695" pin="1"/><net_sink comp="467" pin=3"/></net>

<net id="700"><net_src comp="695" pin="1"/><net_sink comp="476" pin=2"/></net>

<net id="704"><net_src comp="284" pin="3"/><net_sink comp="701" pin=0"/></net>

<net id="705"><net_src comp="701" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="706"><net_src comp="701" pin="1"/><net_sink comp="454" pin=0"/></net>

<net id="707"><net_src comp="701" pin="1"/><net_sink comp="547" pin=0"/></net>

<net id="708"><net_src comp="701" pin="1"/><net_sink comp="560" pin=0"/></net>

<net id="712"><net_src comp="102" pin="3"/><net_sink comp="709" pin=0"/></net>

<net id="713"><net_src comp="709" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="717"><net_src comp="115" pin="3"/><net_sink comp="714" pin=0"/></net>

<net id="718"><net_src comp="714" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="722"><net_src comp="344" pin="3"/><net_sink comp="719" pin=0"/></net>

<net id="723"><net_src comp="719" pin="1"/><net_sink comp="432" pin=3"/></net>

<net id="727"><net_src comp="360" pin="3"/><net_sink comp="724" pin=0"/></net>

<net id="728"><net_src comp="724" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="729"><net_src comp="724" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="733"><net_src comp="128" pin="3"/><net_sink comp="730" pin=0"/></net>

<net id="734"><net_src comp="730" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="738"><net_src comp="141" pin="3"/><net_sink comp="735" pin=0"/></net>

<net id="739"><net_src comp="735" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="743"><net_src comp="374" pin="1"/><net_sink comp="740" pin=0"/></net>

<net id="744"><net_src comp="740" pin="1"/><net_sink comp="496" pin=1"/></net>

<net id="745"><net_src comp="740" pin="1"/><net_sink comp="517" pin=1"/></net>

<net id="749"><net_src comp="384" pin="2"/><net_sink comp="746" pin=0"/></net>

<net id="750"><net_src comp="746" pin="1"/><net_sink comp="487" pin=1"/></net>

<net id="751"><net_src comp="746" pin="1"/><net_sink comp="508" pin=1"/></net>

<net id="755"><net_src comp="390" pin="1"/><net_sink comp="752" pin=0"/></net>

<net id="756"><net_src comp="752" pin="1"/><net_sink comp="595" pin=1"/></net>

<net id="757"><net_src comp="752" pin="1"/><net_sink comp="615" pin=1"/></net>

<net id="761"><net_src comp="400" pin="2"/><net_sink comp="758" pin=0"/></net>

<net id="762"><net_src comp="758" pin="1"/><net_sink comp="587" pin=1"/></net>

<net id="763"><net_src comp="758" pin="1"/><net_sink comp="607" pin=1"/></net>

<net id="767"><net_src comp="432" pin="4"/><net_sink comp="764" pin=0"/></net>

<net id="768"><net_src comp="764" pin="1"/><net_sink comp="483" pin=1"/></net>

<net id="772"><net_src comp="467" pin="4"/><net_sink comp="769" pin=0"/></net>

<net id="773"><net_src comp="769" pin="1"/><net_sink comp="483" pin=0"/></net>

<net id="774"><net_src comp="769" pin="1"/><net_sink comp="582" pin=1"/></net>

<net id="778"><net_src comp="476" pin="3"/><net_sink comp="775" pin=0"/></net>

<net id="779"><net_src comp="775" pin="1"/><net_sink comp="573" pin=3"/></net>

<net id="783"><net_src comp="154" pin="3"/><net_sink comp="780" pin=0"/></net>

<net id="784"><net_src comp="780" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="788"><net_src comp="162" pin="3"/><net_sink comp="785" pin=0"/></net>

<net id="789"><net_src comp="785" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="793"><net_src comp="582" pin="2"/><net_sink comp="790" pin=0"/></net>

<net id="794"><net_src comp="790" pin="1"/><net_sink comp="592" pin=0"/></net>

<net id="795"><net_src comp="790" pin="1"/><net_sink comp="612" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: bucket_0 | {3 6 }
	Port: bucket_1 | {3 6 }
 - Input state : 
	Port: last_step_scan.1 : bucket_0 | {1 2 4 5 }
	Port: last_step_scan.1 : bucket_1 | {1 2 4 5 }
	Port: last_step_scan.1 : sum_0 | {1 2 }
	Port: last_step_scan.1 : sum_1 | {1 2 }
  - Chain level:
	State 1
		store_ln34 : 1
		store_ln34 : 1
		store_ln34 : 1
		indvar_flatten_load : 1
		icmp_ln34 : 2
		add_ln34 : 2
		br_ln34 : 3
		i_load : 1
		radixID_load : 1
		tmp : 2
		select_ln34 : 3
		add_ln34_1 : 2
		select_ln34_1 : 3
		trunc_ln34 : 4
		trunc_ln35 : 4
		zext_ln35 : 4
		empty_24 : 4
		tmp_s : 5
		tmp_25 : 4
		tmp_26 : 4
		tmp_15 : 5
		zext_ln37 : 5
		sum_0_addr : 6
		sum_0_load : 7
		sum_1_addr : 6
		sum_1_load : 7
		trunc_ln36 : 4
		trunc_ln5 : 5
		trunc_ln36_1 : 5
		zext_ln36 : 4
		zext_ln36_1 : 4
		add_ln36 : 6
		add_ln37_2 : 6
		add_ln37_3 : 6
		tmp_28 : 7
		tmp_29 : 7
		and_ln : 8
		zext_ln37_1 : 7
		bucket_0_addr : 8
		bucket_0_load : 9
		bucket_1_addr : 8
		bucket_1_load : 9
		zext_ln37_7 : 9
		shl_ln37 : 10
		xor_ln37 : 11
		zext_ln37_12 : 6
		shl_ln37_3 : 7
		xor_ln37_1 : 8
	State 2
		lshr_ln37 : 1
		trunc_ln37 : 2
		lshr_ln37_1 : 1
		trunc_ln37_1 : 2
		tmp_16 : 3
		lshr_ln37_2 : 1
		trunc_ln37_2 : 2
		lshr_ln37_3 : 1
		trunc_ln37_3 : 2
		tmp_17 : 3
	State 3
		zext_ln37_9 : 1
		shl_ln37_2 : 2
		or_ln37_2 : 3
		store_ln37 : 3
		zext_ln37_8 : 1
		shl_ln37_1 : 2
		or_ln37_1 : 3
		store_ln37 : 3
	State 4
		zext_ln37_3 : 1
		bucket_0_addr_3 : 2
		bucket_0_load_3 : 3
		bucket_1_addr_3 : 2
		bucket_1_load_3 : 3
	State 5
		lshr_ln37_4 : 1
		trunc_ln37_4 : 2
		lshr_ln37_5 : 1
		trunc_ln37_5 : 2
		tmp_18 : 3
		add_ln37_1 : 4
	State 6
		shl_ln37_5 : 1
		or_ln37_4 : 2
		store_ln37 : 2
		shl_ln37_4 : 1
		or_ln37_3 : 2
		store_ln37 : 2
		store_ln35 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|          |     lshr_ln37_fu_409    |    0    |   182   |
|          |    lshr_ln37_1_fu_422   |    0    |   182   |
|   lshr   |    lshr_ln37_2_fu_444   |    0    |   182   |
|          |    lshr_ln37_3_fu_457   |    0    |   182   |
|          |    lshr_ln37_4_fu_550   |    0    |   182   |
|          |    lshr_ln37_5_fu_563   |    0    |   182   |
|----------|-------------------------|---------|---------|
|          |     shl_ln37_fu_378     |    0    |    90   |
|          |    shl_ln37_3_fu_394    |    0    |    90   |
|    shl   |    shl_ln37_2_fu_496    |    0    |    84   |
|          |    shl_ln37_1_fu_517    |    0    |    84   |
|          |    shl_ln37_5_fu_595    |    0    |    84   |
|          |    shl_ln37_4_fu_615    |    0    |    84   |
|----------|-------------------------|---------|---------|
|          |    and_ln37_2_fu_487    |    0    |    64   |
|    and   |     and_ln37_fu_508     |    0    |    64   |
|          |    and_ln37_4_fu_587    |    0    |    64   |
|          |    and_ln37_3_fu_607    |    0    |    64   |
|----------|-------------------------|---------|---------|
|          |     or_ln37_2_fu_501    |    0    |    64   |
|          |     or_ln37_1_fu_522    |    0    |    64   |
|    or    |      or_ln37_fu_529     |    0    |    0    |
|          |     or_ln37_4_fu_600    |    0    |    64   |
|          |     or_ln37_3_fu_620    |    0    |    64   |
|----------|-------------------------|---------|---------|
|          |     add_ln34_fu_202     |    0    |    18   |
|          |    add_ln34_1_fu_230    |    0    |    15   |
|          |     add_ln36_fu_326     |    0    |    18   |
|    add   |    add_ln37_2_fu_332    |    0    |    16   |
|          |    add_ln37_3_fu_338    |    0    |    17   |
|          |     add_ln37_fu_483     |    0    |    39   |
|          |    add_ln37_1_fu_582    |    0    |    39   |
|          |     add_ln35_fu_627     |    0    |    13   |
|----------|-------------------------|---------|---------|
|    xor   |     xor_ln37_fu_384     |    0    |    64   |
|          |    xor_ln37_1_fu_400    |    0    |    64   |
|----------|-------------------------|---------|---------|
|          |      tmp_16_fu_432      |    0    |    9    |
|    mux   |      tmp_17_fu_467      |    0    |    9    |
|          |      tmp_18_fu_573      |    0    |    9    |
|----------|-------------------------|---------|---------|
|  select  |    select_ln34_fu_222   |    0    |    5    |
|          |   select_ln34_1_fu_236  |    0    |    8    |
|----------|-------------------------|---------|---------|
|   icmp   |     icmp_ln34_fu_196    |    0    |    11   |
|----------|-------------------------|---------|---------|
|          |        tmp_fu_214       |    0    |    0    |
|          |      tmp_25_fu_268      |    0    |    0    |
| bitselect|      tmp_26_fu_276      |    0    |    0    |
|          |      tmp_28_fu_344      |    0    |    0    |
|          |      tmp_29_fu_352      |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |    trunc_ln34_fu_244    |    0    |    0    |
|          |    trunc_ln35_fu_248    |    0    |    0    |
|          |     empty_24_fu_256     |    0    |    0    |
|          |    trunc_ln36_fu_298    |    0    |    0    |
|   trunc  |    trunc_ln37_fu_415    |    0    |    0    |
|          |   trunc_ln37_1_fu_428   |    0    |    0    |
|          |   trunc_ln37_2_fu_450   |    0    |    0    |
|          |   trunc_ln37_3_fu_463   |    0    |    0    |
|          |   trunc_ln37_4_fu_556   |    0    |    0    |
|          |   trunc_ln37_5_fu_569   |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |     zext_ln35_fu_252    |    0    |    0    |
|          |     zext_ln37_fu_292    |    0    |    0    |
|          |     zext_ln36_fu_318    |    0    |    0    |
|          |    zext_ln36_1_fu_322   |    0    |    0    |
|          |    zext_ln37_1_fu_368   |    0    |    0    |
|          |    zext_ln37_7_fu_374   |    0    |    0    |
|          |   zext_ln37_12_fu_390   |    0    |    0    |
|          |    zext_ln37_2_fu_406   |    0    |    0    |
|   zext   |    zext_ln37_4_fu_419   |    0    |    0    |
|          |    zext_ln37_5_fu_441   |    0    |    0    |
|          |    zext_ln37_6_fu_454   |    0    |    0    |
|          |    zext_ln37_9_fu_492   |    0    |    0    |
|          |    zext_ln37_8_fu_513   |    0    |    0    |
|          |    zext_ln37_3_fu_541   |    0    |    0    |
|          |   zext_ln37_10_fu_547   |    0    |    0    |
|          |   zext_ln37_11_fu_560   |    0    |    0    |
|          |   zext_ln37_14_fu_592   |    0    |    0    |
|          |   zext_ln37_13_fu_612   |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |       tmp_s_fu_260      |    0    |    0    |
|          |      tmp_15_fu_284      |    0    |    0    |
|          |     trunc_ln5_fu_302    |    0    |    0    |
|bitconcatenate|   trunc_ln36_1_fu_310   |    0    |    0    |
|          |      and_ln_fu_360      |    0    |    0    |
|          |    and_ln37_1_fu_476    |    0    |    0    |
|          | add_ln36_1_cast6_fu_534 |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |   2474  |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|    add_ln34_reg_670   |   11   |
|   add_ln37_1_reg_790  |   32   |
|   and_ln37_1_reg_775  |    2   |
|     and_ln_reg_724    |    6   |
|bucket_0_addr_3_reg_780|    9   |
| bucket_0_addr_reg_730 |    9   |
|bucket_1_addr_3_reg_785|    9   |
| bucket_1_addr_reg_735 |    9   |
|       i_reg_645       |    5   |
|   icmp_ln34_reg_666   |    1   |
| indvar_flatten_reg_659|   11   |
|    radixID_reg_652    |    8   |
|        reg_170        |   64   |
|        reg_174        |   64   |
| select_ln34_1_reg_680 |    8   |
|  select_ln34_reg_675  |    5   |
|   sum_0_addr_reg_709  |    5   |
|   sum_1_addr_reg_714  |    5   |
|     tmp_15_reg_701    |    6   |
|     tmp_16_reg_764    |   32   |
|     tmp_17_reg_769    |   32   |
|     tmp_25_reg_695    |    1   |
|     tmp_28_reg_719    |    1   |
|   trunc_ln34_reg_685  |    5   |
|   trunc_ln35_reg_690  |    4   |
|   xor_ln37_1_reg_758  |   64   |
|    xor_ln37_reg_746   |   64   |
|  zext_ln37_12_reg_752 |   64   |
|  zext_ln37_7_reg_740  |   64   |
+-----------------------+--------+
|         Total         |   600  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_109 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_122 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_135 |  p0  |   4  |   9  |   36   ||    17   |
| grp_access_fu_135 |  p1  |   2  |  64  |   128  ||    9    |
| grp_access_fu_148 |  p0  |   4  |   9  |   36   ||    17   |
| grp_access_fu_148 |  p1  |   2  |  64  |   128  ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   348  || 5.12057 ||    70   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |  2474  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    5   |    -   |   70   |
|  Register |    -   |   600  |    -   |
+-----------+--------+--------+--------+
|   Total   |    5   |   600  |  2544  |
+-----------+--------+--------+--------+
