{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1718154620995 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1718154620995 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 11 18:10:20 2024 " "Processing started: Tue Jun 11 18:10:20 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1718154620995 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718154620995 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off part4 -c part4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off part4 -c part4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718154620996 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1718154621415 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1718154621415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part4.v 1 1 " "Found 1 design units, including 1 entities, in source file part4.v" { { "Info" "ISGN_ENTITY_NAME" "1 part4 " "Found entity 1: part4" {  } { { "part4.v" "" { Text "C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab5/part4/part4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718154632578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718154632578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nor_gate.v 1 1 " "Found 1 design units, including 1 entities, in source file nor_gate.v" { { "Info" "ISGN_ENTITY_NAME" "1 nor_gate " "Found entity 1: nor_gate" {  } { { "nor_gate.v" "" { Text "C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab5/part4/nor_gate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718154632580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718154632580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freq_counter_half_sec.v 1 1 " "Found 1 design units, including 1 entities, in source file freq_counter_half_sec.v" { { "Info" "ISGN_ENTITY_NAME" "1 freq_counter_half_sec " "Found entity 1: freq_counter_half_sec" {  } { { "freq_counter_half_sec.v" "" { Text "C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab5/part4/freq_counter_half_sec.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718154632581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718154632581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "letter_selection_logic.v 1 1 " "Found 1 design units, including 1 entities, in source file letter_selection_logic.v" { { "Info" "ISGN_ENTITY_NAME" "1 letter_selection_logic " "Found entity 1: letter_selection_logic" {  } { { "letter_selection_logic.v" "" { Text "C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab5/part4/letter_selection_logic.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718154632583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718154632583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "letter_size_register.v 1 1 " "Found 1 design units, including 1 entities, in source file letter_size_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 letter_size_register " "Found entity 1: letter_size_register" {  } { { "letter_size_register.v" "" { Text "C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab5/part4/letter_size_register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718154632584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718154632584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "letter_symbols_shift_register.v 1 1 " "Found 1 design units, including 1 entities, in source file letter_symbols_shift_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 letter_symbols_shift_register " "Found entity 1: letter_symbols_shift_register" {  } { { "letter_symbols_shift_register.v" "" { Text "C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab5/part4/letter_symbols_shift_register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718154632586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718154632586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "two_bit_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file two_bit_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 two_bit_counter " "Found entity 1: two_bit_counter" {  } { { "two_bit_counter.v" "" { Text "C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab5/part4/two_bit_counter.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718154632587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718154632587 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "logic logic.v(1) " "Verilog HDL Declaration warning at logic.v(1): \"logic\" is SystemVerilog-2005 keyword" {  } { { "logic.v" "" { Text "C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab5/part4/logic.v" 1 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1718154632589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic.v 1 1 " "Found 1 design units, including 1 entities, in source file logic.v" { { "Info" "ISGN_ENTITY_NAME" "1 logic " "Found entity 1: logic" {  } { { "logic.v" "" { Text "C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab5/part4/logic.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718154632589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718154632589 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "part4 " "Elaborating entity \"part4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1718154632618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freq_counter_half_sec freq_counter_half_sec:U0 " "Elaborating entity \"freq_counter_half_sec\" for hierarchy \"freq_counter_half_sec:U0\"" {  } { { "part4.v" "U0" { Text "C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab5/part4/part4.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718154632640 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 freq_counter_half_sec.v(18) " "Verilog HDL assignment warning at freq_counter_half_sec.v(18): truncated value with size 32 to match size of target (25)" {  } { { "freq_counter_half_sec.v" "" { Text "C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab5/part4/freq_counter_half_sec.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718154632642 "|part4|freq_counter_half_sec:U0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nor_gate nor_gate:U1 " "Elaborating entity \"nor_gate\" for hierarchy \"nor_gate:U1\"" {  } { { "part4.v" "U1" { Text "C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab5/part4/part4.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718154632644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "letter_selection_logic letter_selection_logic:U4 " "Elaborating entity \"letter_selection_logic\" for hierarchy \"letter_selection_logic:U4\"" {  } { { "part4.v" "U4" { Text "C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab5/part4/part4.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718154632646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "letter_size_register letter_size_register:U5 " "Elaborating entity \"letter_size_register\" for hierarchy \"letter_size_register:U5\"" {  } { { "part4.v" "U5" { Text "C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab5/part4/part4.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718154632647 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 letter_size_register.v(21) " "Verilog HDL assignment warning at letter_size_register.v(21): truncated value with size 4 to match size of target (3)" {  } { { "letter_size_register.v" "" { Text "C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab5/part4/letter_size_register.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718154632648 "|part4|letter_size_register:U5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 letter_size_register.v(23) " "Verilog HDL assignment warning at letter_size_register.v(23): truncated value with size 4 to match size of target (3)" {  } { { "letter_size_register.v" "" { Text "C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab5/part4/letter_size_register.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718154632648 "|part4|letter_size_register:U5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 letter_size_register.v(25) " "Verilog HDL assignment warning at letter_size_register.v(25): truncated value with size 4 to match size of target (3)" {  } { { "letter_size_register.v" "" { Text "C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab5/part4/letter_size_register.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718154632648 "|part4|letter_size_register:U5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 letter_size_register.v(27) " "Verilog HDL assignment warning at letter_size_register.v(27): truncated value with size 4 to match size of target (3)" {  } { { "letter_size_register.v" "" { Text "C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab5/part4/letter_size_register.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718154632648 "|part4|letter_size_register:U5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 letter_size_register.v(29) " "Verilog HDL assignment warning at letter_size_register.v(29): truncated value with size 4 to match size of target (3)" {  } { { "letter_size_register.v" "" { Text "C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab5/part4/letter_size_register.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718154632648 "|part4|letter_size_register:U5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 letter_size_register.v(31) " "Verilog HDL assignment warning at letter_size_register.v(31): truncated value with size 4 to match size of target (3)" {  } { { "letter_size_register.v" "" { Text "C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab5/part4/letter_size_register.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718154632648 "|part4|letter_size_register:U5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 letter_size_register.v(33) " "Verilog HDL assignment warning at letter_size_register.v(33): truncated value with size 4 to match size of target (3)" {  } { { "letter_size_register.v" "" { Text "C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab5/part4/letter_size_register.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718154632648 "|part4|letter_size_register:U5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 letter_size_register.v(35) " "Verilog HDL assignment warning at letter_size_register.v(35): truncated value with size 4 to match size of target (3)" {  } { { "letter_size_register.v" "" { Text "C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab5/part4/letter_size_register.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718154632648 "|part4|letter_size_register:U5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "letter_symbols_shift_register letter_symbols_shift_register:U6 " "Elaborating entity \"letter_symbols_shift_register\" for hierarchy \"letter_symbols_shift_register:U6\"" {  } { { "part4.v" "U6" { Text "C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab5/part4/part4.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718154632649 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "shift_reg letter_symbols_shift_register.v(25) " "Verilog HDL Always Construct warning at letter_symbols_shift_register.v(25): variable \"shift_reg\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "letter_symbols_shift_register.v" "" { Text "C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab5/part4/letter_symbols_shift_register.v" 25 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1718154632650 "|part4|letter_symbols_shift_register:U6"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "size letter_symbols_shift_register.v(25) " "Verilog HDL Always Construct warning at letter_symbols_shift_register.v(25): variable \"size\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "letter_symbols_shift_register.v" "" { Text "C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab5/part4/letter_symbols_shift_register.v" 25 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1718154632650 "|part4|letter_symbols_shift_register:U6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "two_bit_counter two_bit_counter:U7 " "Elaborating entity \"two_bit_counter\" for hierarchy \"two_bit_counter:U7\"" {  } { { "part4.v" "U7" { Text "C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab5/part4/part4.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718154632651 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 two_bit_counter.v(33) " "Verilog HDL assignment warning at two_bit_counter.v(33): truncated value with size 32 to match size of target (3)" {  } { { "two_bit_counter.v" "" { Text "C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab5/part4/two_bit_counter.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718154632653 "|part4|two_bit_counter:U7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 two_bit_counter.v(37) " "Verilog HDL assignment warning at two_bit_counter.v(37): truncated value with size 32 to match size of target (3)" {  } { { "two_bit_counter.v" "" { Text "C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab5/part4/two_bit_counter.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718154632653 "|part4|two_bit_counter:U7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 two_bit_counter.v(46) " "Verilog HDL assignment warning at two_bit_counter.v(46): truncated value with size 32 to match size of target (3)" {  } { { "two_bit_counter.v" "" { Text "C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab5/part4/two_bit_counter.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718154632653 "|part4|two_bit_counter:U7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 two_bit_counter.v(50) " "Verilog HDL assignment warning at two_bit_counter.v(50): truncated value with size 32 to match size of target (3)" {  } { { "two_bit_counter.v" "" { Text "C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab5/part4/two_bit_counter.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718154632653 "|part4|two_bit_counter:U7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logic logic:U8 " "Elaborating entity \"logic\" for hierarchy \"logic:U8\"" {  } { { "part4.v" "U8" { Text "C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab5/part4/part4.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718154632654 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "part4.v" "" { Text "C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab5/part4/part4.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718154633194 "|part4|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "part4.v" "" { Text "C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab5/part4/part4.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718154633194 "|part4|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "part4.v" "" { Text "C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab5/part4/part4.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718154633194 "|part4|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "part4.v" "" { Text "C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab5/part4/part4.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718154633194 "|part4|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "part4.v" "" { Text "C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab5/part4/part4.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718154633194 "|part4|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "part4.v" "" { Text "C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab5/part4/part4.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718154633194 "|part4|LEDR[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1718154633194 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1718154633280 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1718154633896 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718154633896 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "89 " "Implemented 89 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1718154633945 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1718154633945 ""} { "Info" "ICUT_CUT_TM_LCELLS" "73 " "Implemented 73 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1718154633945 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1718154633945 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 24 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4834 " "Peak virtual memory: 4834 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1718154633966 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 11 18:10:33 2024 " "Processing ended: Tue Jun 11 18:10:33 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1718154633966 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1718154633966 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1718154633966 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1718154633966 ""}
