--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf foot.ucf

Design file:              Top.ncd
Physical constraint file: Top.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
ALUSrc      |   15.623(R)|clk_BUFGP         |   0.000|
Branch      |   14.689(R)|clk_BUFGP         |   0.000|
MemWrite    |   16.193(R)|clk_BUFGP         |   0.000|
MemtoReg    |   16.667(R)|clk_BUFGP         |   0.000|
RegDst      |   14.441(R)|clk_BUFGP         |   0.000|
RegWrite    |   15.769(R)|clk_BUFGP         |   0.000|
inst<0>     |   11.496(R)|clk_BUFGP         |   0.000|
inst<1>     |   10.400(R)|clk_BUFGP         |   0.000|
inst<2>     |   11.429(R)|clk_BUFGP         |   0.000|
inst<3>     |   11.599(R)|clk_BUFGP         |   0.000|
inst<4>     |   11.298(R)|clk_BUFGP         |   0.000|
inst<5>     |   12.896(R)|clk_BUFGP         |   0.000|
inst<6>     |   12.135(R)|clk_BUFGP         |   0.000|
inst<7>     |   13.412(R)|clk_BUFGP         |   0.000|
inst<8>     |   13.556(R)|clk_BUFGP         |   0.000|
inst<9>     |   13.660(R)|clk_BUFGP         |   0.000|
inst<10>    |   13.811(R)|clk_BUFGP         |   0.000|
inst<11>    |   14.660(R)|clk_BUFGP         |   0.000|
inst<12>    |   13.191(R)|clk_BUFGP         |   0.000|
inst<13>    |   14.054(R)|clk_BUFGP         |   0.000|
inst<14>    |   13.433(R)|clk_BUFGP         |   0.000|
inst<15>    |   13.802(R)|clk_BUFGP         |   0.000|
inst<16>    |   13.679(R)|clk_BUFGP         |   0.000|
inst<17>    |   11.685(R)|clk_BUFGP         |   0.000|
inst<18>    |   12.010(R)|clk_BUFGP         |   0.000|
inst<19>    |   11.540(R)|clk_BUFGP         |   0.000|
inst<21>    |   16.129(R)|clk_BUFGP         |   0.000|
inst<22>    |   11.968(R)|clk_BUFGP         |   0.000|
inst<23>    |   11.919(R)|clk_BUFGP         |   0.000|
inst<24>    |   13.219(R)|clk_BUFGP         |   0.000|
inst<26>    |   12.815(R)|clk_BUFGP         |   0.000|
inst<27>    |   11.695(R)|clk_BUFGP         |   0.000|
inst<28>    |   11.968(R)|clk_BUFGP         |   0.000|
inst<29>    |   11.261(R)|clk_BUFGP         |   0.000|
inst<31>    |   11.501(R)|clk_BUFGP         |   0.000|
pc_in1<0>   |   10.070(R)|clk_BUFGP         |   0.000|
pc_in1<1>   |   11.500(R)|clk_BUFGP         |   0.000|
pc_in1<2>   |   10.768(R)|clk_BUFGP         |   0.000|
pc_in1<3>   |   10.438(R)|clk_BUFGP         |   0.000|
pc_in1<4>   |   11.551(R)|clk_BUFGP         |   0.000|
pc_in1<5>   |   12.013(R)|clk_BUFGP         |   0.000|
pc_out<0>   |   11.001(R)|clk_BUFGP         |   0.000|
pc_out<1>   |   10.868(R)|clk_BUFGP         |   0.000|
pc_out<2>   |   11.015(R)|clk_BUFGP         |   0.000|
pc_out<3>   |   11.002(R)|clk_BUFGP         |   0.000|
pc_out<4>   |   10.450(R)|clk_BUFGP         |   0.000|
pc_out<5>   |    9.475(R)|clk_BUFGP         |   0.000|
reg_addr3<0>|   15.421(R)|clk_BUFGP         |   0.000|
reg_addr3<1>|   15.835(R)|clk_BUFGP         |   0.000|
reg_addr3<2>|   15.873(R)|clk_BUFGP         |   0.000|
reg_addr3<3>|   15.945(R)|clk_BUFGP         |   0.000|
reg_addr3<4>|   15.297(R)|clk_BUFGP         |   0.000|
reg_din<0>  |   17.728(R)|clk_BUFGP         |   0.000|
reg_din<1>  |   17.593(R)|clk_BUFGP         |   0.000|
reg_din<2>  |   17.764(R)|clk_BUFGP         |   0.000|
reg_din<3>  |   19.468(R)|clk_BUFGP         |   0.000|
reg_din<4>  |   17.433(R)|clk_BUFGP         |   0.000|
reg_din<5>  |   19.270(R)|clk_BUFGP         |   0.000|
reg_din<6>  |   19.163(R)|clk_BUFGP         |   0.000|
reg_din<7>  |   18.327(R)|clk_BUFGP         |   0.000|
reg_din<8>  |   18.702(R)|clk_BUFGP         |   0.000|
reg_din<9>  |   18.067(R)|clk_BUFGP         |   0.000|
reg_din<10> |   18.186(R)|clk_BUFGP         |   0.000|
reg_din<11> |   17.976(R)|clk_BUFGP         |   0.000|
reg_din<12> |   20.122(R)|clk_BUFGP         |   0.000|
reg_din<13> |   19.347(R)|clk_BUFGP         |   0.000|
reg_din<14> |   18.098(R)|clk_BUFGP         |   0.000|
reg_din<15> |   18.258(R)|clk_BUFGP         |   0.000|
reg_din<16> |   17.772(R)|clk_BUFGP         |   0.000|
reg_din<17> |   17.329(R)|clk_BUFGP         |   0.000|
reg_din<18> |   18.665(R)|clk_BUFGP         |   0.000|
reg_din<19> |   17.790(R)|clk_BUFGP         |   0.000|
reg_din<20> |   19.985(R)|clk_BUFGP         |   0.000|
reg_din<21> |   18.373(R)|clk_BUFGP         |   0.000|
reg_din<22> |   18.233(R)|clk_BUFGP         |   0.000|
reg_din<23> |   18.174(R)|clk_BUFGP         |   0.000|
reg_din<24> |   17.523(R)|clk_BUFGP         |   0.000|
reg_din<25> |   18.877(R)|clk_BUFGP         |   0.000|
reg_din<26> |   18.911(R)|clk_BUFGP         |   0.000|
reg_din<27> |   17.161(R)|clk_BUFGP         |   0.000|
reg_din<28> |   18.888(R)|clk_BUFGP         |   0.000|
reg_din<29> |   18.665(R)|clk_BUFGP         |   0.000|
reg_din<30> |   19.202(R)|clk_BUFGP         |   0.000|
reg_din<31> |   18.654(R)|clk_BUFGP         |   0.000|
srcb<0>     |   17.472(R)|clk_BUFGP         |   0.000|
srcb<1>     |   17.652(R)|clk_BUFGP         |   0.000|
srcb<2>     |   18.499(R)|clk_BUFGP         |   0.000|
srcb<3>     |   17.364(R)|clk_BUFGP         |   0.000|
srcb<4>     |   16.601(R)|clk_BUFGP         |   0.000|
srcb<5>     |   17.541(R)|clk_BUFGP         |   0.000|
srcb<6>     |   17.150(R)|clk_BUFGP         |   0.000|
srcb<7>     |   17.702(R)|clk_BUFGP         |   0.000|
srcb<8>     |   17.643(R)|clk_BUFGP         |   0.000|
srcb<9>     |   17.332(R)|clk_BUFGP         |   0.000|
srcb<10>    |   27.638(R)|clk_BUFGP         |   0.000|
srcb<11>    |   17.131(R)|clk_BUFGP         |   0.000|
srcb<12>    |   15.837(R)|clk_BUFGP         |   0.000|
srcb<13>    |   16.513(R)|clk_BUFGP         |   0.000|
srcb<14>    |   17.121(R)|clk_BUFGP         |   0.000|
srcb<15>    |   16.699(R)|clk_BUFGP         |   0.000|
srcb<16>    |   16.650(R)|clk_BUFGP         |   0.000|
srcb<17>    |   15.743(R)|clk_BUFGP         |   0.000|
srcb<18>    |   17.391(R)|clk_BUFGP         |   0.000|
srcb<19>    |   16.998(R)|clk_BUFGP         |   0.000|
srcb<20>    |   17.725(R)|clk_BUFGP         |   0.000|
srcb<21>    |   17.095(R)|clk_BUFGP         |   0.000|
srcb<22>    |   17.202(R)|clk_BUFGP         |   0.000|
srcb<23>    |   17.748(R)|clk_BUFGP         |   0.000|
srcb<24>    |   18.129(R)|clk_BUFGP         |   0.000|
srcb<25>    |   17.320(R)|clk_BUFGP         |   0.000|
srcb<26>    |   17.071(R)|clk_BUFGP         |   0.000|
srcb<27>    |   17.558(R)|clk_BUFGP         |   0.000|
srcb<28>    |   17.615(R)|clk_BUFGP         |   0.000|
srcb<29>    |   17.897(R)|clk_BUFGP         |   0.000|
srcb<30>    |   17.363(R)|clk_BUFGP         |   0.000|
srcb<31>    |   18.051(R)|clk_BUFGP         |   0.000|
zero<0>     |   15.026(R)|clk_BUFGP         |   0.000|
zero<1>     |   23.902(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   22.750|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Tue Apr 18 19:32:29 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 214 MB



