#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Mar 16 12:27:47 2020
# Process ID: 18009
# Current directory: /home/gsaied/Desktop/old_rtl/fire4_5_expand1
# Command line: vivado -mode tcl -source synth.tcl
# Log file: /home/gsaied/Desktop/old_rtl/fire4_5_expand1/vivado.log
# Journal file: /home/gsaied/Desktop/old_rtl/fire4_5_expand1/vivado.jou
#-----------------------------------------------------------
source synth.tcl
# read_verilog -sv [ glob *.sv ] 
# create_fileset -constrset constr
# add_files -fileset constr temp.xdc
# set_param synth.elaboration.rodinMoreOptions "rt::set_parameter var_size_limit 4194304"
# synth_design -top [lindex [find_top] 0] -part xc7vx690t -flatten_hierarchy rebuilt -directive AreaOptimized_high -constrset constr -mode out_of_context
Command: synth_design -top fire4_5_expand_1 -part xc7vx690t -flatten_hierarchy rebuilt -directive AreaOptimized_high -constrset constr -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 18018 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1434.645 ; gain = 92.000 ; free physical = 2342 ; free virtual = 4513
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'fire4_5_expand_1' [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/fire4_5_expand1.sv:9]
	Parameter WOUT bound to: 32 - type: integer 
	Parameter DSP_NO bound to: 128 - type: integer 
	Parameter W_IN bound to: 32 - type: integer 
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter CHIN bound to: 32 - type: integer 
	Parameter KERNEL_DIM bound to: 1 - type: integer 
	Parameter CHOUT bound to: 128 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mac' [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/mac.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'mac' (1#1) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/mac.sv:1]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "yes" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/fire4_5_expand1.sv:242]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "yes" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/fire4_5_expand1.sv:243]
INFO: [Synth 8-6157] synthesizing module 'biasing_fire4_expand1' [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/biasing_fire4_expand1.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'biasing_fire4_expand1' (2#1) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/biasing_fire4_expand1.sv:2]
INFO: [Synth 8-6157] synthesizing module 'biasing_fire5_expand1' [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/biasing_fire5_expand1.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'biasing_fire5_expand1' (3#1) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/biasing_fire5_expand1.sv:2]
INFO: [Synth 8-6157] synthesizing module 'rom_fire4_expand1' [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:3]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter KERNEL bound to: 1 - type: integer 
	Parameter ADDR bound to: 5 - type: integer 
	Parameter NUM bound to: 128 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:16]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:19]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:22]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:25]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:28]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:31]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:34]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:37]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:40]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:43]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:46]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:49]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:52]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:55]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:58]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:61]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:64]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:67]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:70]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:73]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:76]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:79]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:82]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:85]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:88]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:91]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:94]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:97]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:100]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:103]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:106]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:109]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:112]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:115]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:118]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:121]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:124]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:127]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:130]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:133]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:136]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:139]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:142]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:145]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:148]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:151]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:154]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:157]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:160]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:163]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:166]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:169]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:172]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:175]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:178]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:181]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:184]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:187]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:190]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:193]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:196]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:199]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:202]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:205]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:208]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:211]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:214]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:217]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:220]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:223]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:226]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:229]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:232]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:235]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:238]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:241]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:244]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:247]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:250]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:253]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:256]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:259]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:262]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:265]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:268]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:271]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:274]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:277]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:280]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:283]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:286]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:289]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:292]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:295]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:298]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:301]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:304]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:307]
INFO: [Common 17-14] Message 'Synth 8-5534' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_1.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:399]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_2.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:400]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_3.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:401]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_4.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:402]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_5.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:403]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_6.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:404]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_7.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:405]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_8.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:406]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_9.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:407]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_10.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:408]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_11.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:409]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_12.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:410]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_13.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:411]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_14.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:412]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_15.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:413]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_16.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:414]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_17.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:415]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_18.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:416]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_19.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:417]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_20.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:418]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_21.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:419]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_22.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:420]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_23.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:421]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_24.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:422]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_25.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:423]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_26.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:424]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_27.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:425]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_28.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:426]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_29.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:427]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_30.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:428]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_31.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:429]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_32.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:430]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_33.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:431]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_34.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:432]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_35.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:433]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_36.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:434]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_37.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:435]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_38.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:436]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_39.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:437]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_40.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:438]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_41.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:439]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_42.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:440]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_43.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:441]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_44.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:442]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_45.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:443]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_46.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:444]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_47.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:445]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_48.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:446]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_49.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:447]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_50.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:448]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_51.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:449]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_52.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:450]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_53.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:451]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_54.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:452]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_55.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:453]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_56.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:454]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_57.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:455]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_58.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:456]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_59.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:457]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_60.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:458]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_61.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:459]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_62.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:460]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_63.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:461]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_64.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:462]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_65.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:463]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_66.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:464]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_67.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:465]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_68.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:466]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_69.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:467]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_70.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:468]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_71.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:469]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_72.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:470]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_73.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:471]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_74.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:472]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_75.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:473]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_76.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:474]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_77.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:475]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_78.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:476]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_79.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:477]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_80.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:478]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_81.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:479]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_82.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:480]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_83.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:481]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_84.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:482]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_85.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:483]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_86.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:484]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_87.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:485]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_88.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:486]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_89.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:487]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_90.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:488]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_91.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:489]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_92.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:490]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_93.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:491]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_94.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:492]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_95.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:493]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_96.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:494]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_97.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:495]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_98.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:496]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_99.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:497]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_100.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:498]
INFO: [Common 17-14] Message 'Synth 8-3876' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'rom_fire4_expand1' (4#1) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:3]
INFO: [Synth 8-6157] synthesizing module 'rom_fire5_expand1' [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire5_expand1.sv:3]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter KERNEL bound to: 1 - type: integer 
	Parameter ADDR bound to: 5 - type: integer 
	Parameter NUM bound to: 128 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rom_fire5_expand1' (5#1) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire5_expand1.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'fire4_5_expand_1' (6#1) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/fire4_5_expand1.sv:9]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1532.395 ; gain = 189.750 ; free physical = 2293 ; free virtual = 4476
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1532.395 ; gain = 189.750 ; free physical = 2300 ; free virtual = 4483
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1532.395 ; gain = 189.750 ; free physical = 2300 ; free virtual = 4483
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7vx690tffg1157-3
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/temp.xdc]
Finished Parsing XDC File [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/temp.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2066.652 ; gain = 0.000 ; free physical = 3157 ; free virtual = 5572
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2068.652 ; gain = 0.000 ; free physical = 3153 ; free virtual = 5568
Constraint Validation Runtime : Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2068.652 ; gain = 2.000 ; free physical = 3153 ; free virtual = 5568
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 2068.652 ; gain = 726.008 ; free physical = 3288 ; free virtual = 5704
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx690tffg1157-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 2068.652 ; gain = 726.008 ; free physical = 3288 ; free virtual = 5704
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 2068.652 ; gain = 726.008 ; free physical = 3286 ; free virtual = 5706
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "rom_clr_pulse" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 2068.652 ; gain = 726.008 ; free physical = 3260 ; free virtual = 5676
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 128   
	   2 Input     11 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 256   
	               16 Bit    Registers := 516   
	               11 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 128   
	   2 Input     16 Bit        Muxes := 129   
	   3 Input      6 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module fire4_5_expand_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 128   
	   2 Input     11 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 128   
	               16 Bit    Registers := 516   
	               11 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 128   
	   2 Input     16 Bit        Muxes := 129   
	   3 Input      6 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module mac 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 3600 (col length:200)
BRAMs: 2940 (col length: RAMB18 200 RAMB36 100)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "rom_clr_pulse" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP genblk1[0].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[0] is absorbed into DSP genblk1[0].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[0] is absorbed into DSP genblk1[0].mac_i/mul_out_reg.
DSP Report: register genblk1[0].mac_i/mul_out_reg is absorbed into DSP genblk1[0].mac_i/mul_out_reg.
DSP Report: operator genblk1[0].mac_i/intermed is absorbed into DSP genblk1[0].mac_i/mul_out_reg.
DSP Report: operator genblk1[0].mac_i/intermed0 is absorbed into DSP genblk1[0].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[1].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[1] is absorbed into DSP genblk1[1].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[1] is absorbed into DSP genblk1[1].mac_i/mul_out_reg.
DSP Report: register genblk1[1].mac_i/mul_out_reg is absorbed into DSP genblk1[1].mac_i/mul_out_reg.
DSP Report: operator genblk1[1].mac_i/intermed is absorbed into DSP genblk1[1].mac_i/mul_out_reg.
DSP Report: operator genblk1[1].mac_i/intermed0 is absorbed into DSP genblk1[1].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[2].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[2] is absorbed into DSP genblk1[2].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[2] is absorbed into DSP genblk1[2].mac_i/mul_out_reg.
DSP Report: register genblk1[2].mac_i/mul_out_reg is absorbed into DSP genblk1[2].mac_i/mul_out_reg.
DSP Report: operator genblk1[2].mac_i/intermed is absorbed into DSP genblk1[2].mac_i/mul_out_reg.
DSP Report: operator genblk1[2].mac_i/intermed0 is absorbed into DSP genblk1[2].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[3].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[3] is absorbed into DSP genblk1[3].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[3] is absorbed into DSP genblk1[3].mac_i/mul_out_reg.
DSP Report: register genblk1[3].mac_i/mul_out_reg is absorbed into DSP genblk1[3].mac_i/mul_out_reg.
DSP Report: operator genblk1[3].mac_i/intermed is absorbed into DSP genblk1[3].mac_i/mul_out_reg.
DSP Report: operator genblk1[3].mac_i/intermed0 is absorbed into DSP genblk1[3].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[4].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[4] is absorbed into DSP genblk1[4].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[4] is absorbed into DSP genblk1[4].mac_i/mul_out_reg.
DSP Report: register genblk1[4].mac_i/mul_out_reg is absorbed into DSP genblk1[4].mac_i/mul_out_reg.
DSP Report: operator genblk1[4].mac_i/intermed is absorbed into DSP genblk1[4].mac_i/mul_out_reg.
DSP Report: operator genblk1[4].mac_i/intermed0 is absorbed into DSP genblk1[4].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[5].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[5] is absorbed into DSP genblk1[5].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[5] is absorbed into DSP genblk1[5].mac_i/mul_out_reg.
DSP Report: register genblk1[5].mac_i/mul_out_reg is absorbed into DSP genblk1[5].mac_i/mul_out_reg.
DSP Report: operator genblk1[5].mac_i/intermed is absorbed into DSP genblk1[5].mac_i/mul_out_reg.
DSP Report: operator genblk1[5].mac_i/intermed0 is absorbed into DSP genblk1[5].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[6].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[6] is absorbed into DSP genblk1[6].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[6] is absorbed into DSP genblk1[6].mac_i/mul_out_reg.
DSP Report: register genblk1[6].mac_i/mul_out_reg is absorbed into DSP genblk1[6].mac_i/mul_out_reg.
DSP Report: operator genblk1[6].mac_i/intermed is absorbed into DSP genblk1[6].mac_i/mul_out_reg.
DSP Report: operator genblk1[6].mac_i/intermed0 is absorbed into DSP genblk1[6].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[7].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[7] is absorbed into DSP genblk1[7].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[7] is absorbed into DSP genblk1[7].mac_i/mul_out_reg.
DSP Report: register genblk1[7].mac_i/mul_out_reg is absorbed into DSP genblk1[7].mac_i/mul_out_reg.
DSP Report: operator genblk1[7].mac_i/intermed is absorbed into DSP genblk1[7].mac_i/mul_out_reg.
DSP Report: operator genblk1[7].mac_i/intermed0 is absorbed into DSP genblk1[7].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[8].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[8] is absorbed into DSP genblk1[8].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[8] is absorbed into DSP genblk1[8].mac_i/mul_out_reg.
DSP Report: register genblk1[8].mac_i/mul_out_reg is absorbed into DSP genblk1[8].mac_i/mul_out_reg.
DSP Report: operator genblk1[8].mac_i/intermed is absorbed into DSP genblk1[8].mac_i/mul_out_reg.
DSP Report: operator genblk1[8].mac_i/intermed0 is absorbed into DSP genblk1[8].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[9].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[9] is absorbed into DSP genblk1[9].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[9] is absorbed into DSP genblk1[9].mac_i/mul_out_reg.
DSP Report: register genblk1[9].mac_i/mul_out_reg is absorbed into DSP genblk1[9].mac_i/mul_out_reg.
DSP Report: operator genblk1[9].mac_i/intermed is absorbed into DSP genblk1[9].mac_i/mul_out_reg.
DSP Report: operator genblk1[9].mac_i/intermed0 is absorbed into DSP genblk1[9].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[10].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[10] is absorbed into DSP genblk1[10].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[10] is absorbed into DSP genblk1[10].mac_i/mul_out_reg.
DSP Report: register genblk1[10].mac_i/mul_out_reg is absorbed into DSP genblk1[10].mac_i/mul_out_reg.
DSP Report: operator genblk1[10].mac_i/intermed is absorbed into DSP genblk1[10].mac_i/mul_out_reg.
DSP Report: operator genblk1[10].mac_i/intermed0 is absorbed into DSP genblk1[10].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[11].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[11] is absorbed into DSP genblk1[11].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[11] is absorbed into DSP genblk1[11].mac_i/mul_out_reg.
DSP Report: register genblk1[11].mac_i/mul_out_reg is absorbed into DSP genblk1[11].mac_i/mul_out_reg.
DSP Report: operator genblk1[11].mac_i/intermed is absorbed into DSP genblk1[11].mac_i/mul_out_reg.
DSP Report: operator genblk1[11].mac_i/intermed0 is absorbed into DSP genblk1[11].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[12].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[12] is absorbed into DSP genblk1[12].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[12] is absorbed into DSP genblk1[12].mac_i/mul_out_reg.
DSP Report: register genblk1[12].mac_i/mul_out_reg is absorbed into DSP genblk1[12].mac_i/mul_out_reg.
DSP Report: operator genblk1[12].mac_i/intermed is absorbed into DSP genblk1[12].mac_i/mul_out_reg.
DSP Report: operator genblk1[12].mac_i/intermed0 is absorbed into DSP genblk1[12].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[13].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[13] is absorbed into DSP genblk1[13].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[13] is absorbed into DSP genblk1[13].mac_i/mul_out_reg.
DSP Report: register genblk1[13].mac_i/mul_out_reg is absorbed into DSP genblk1[13].mac_i/mul_out_reg.
DSP Report: operator genblk1[13].mac_i/intermed is absorbed into DSP genblk1[13].mac_i/mul_out_reg.
DSP Report: operator genblk1[13].mac_i/intermed0 is absorbed into DSP genblk1[13].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[14].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[14] is absorbed into DSP genblk1[14].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[14] is absorbed into DSP genblk1[14].mac_i/mul_out_reg.
DSP Report: register genblk1[14].mac_i/mul_out_reg is absorbed into DSP genblk1[14].mac_i/mul_out_reg.
DSP Report: operator genblk1[14].mac_i/intermed is absorbed into DSP genblk1[14].mac_i/mul_out_reg.
DSP Report: operator genblk1[14].mac_i/intermed0 is absorbed into DSP genblk1[14].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[15].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[15] is absorbed into DSP genblk1[15].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[15] is absorbed into DSP genblk1[15].mac_i/mul_out_reg.
DSP Report: register genblk1[15].mac_i/mul_out_reg is absorbed into DSP genblk1[15].mac_i/mul_out_reg.
DSP Report: operator genblk1[15].mac_i/intermed is absorbed into DSP genblk1[15].mac_i/mul_out_reg.
DSP Report: operator genblk1[15].mac_i/intermed0 is absorbed into DSP genblk1[15].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[16].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[16] is absorbed into DSP genblk1[16].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[16] is absorbed into DSP genblk1[16].mac_i/mul_out_reg.
DSP Report: register genblk1[16].mac_i/mul_out_reg is absorbed into DSP genblk1[16].mac_i/mul_out_reg.
DSP Report: operator genblk1[16].mac_i/intermed is absorbed into DSP genblk1[16].mac_i/mul_out_reg.
DSP Report: operator genblk1[16].mac_i/intermed0 is absorbed into DSP genblk1[16].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[17].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[17] is absorbed into DSP genblk1[17].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[17] is absorbed into DSP genblk1[17].mac_i/mul_out_reg.
DSP Report: register genblk1[17].mac_i/mul_out_reg is absorbed into DSP genblk1[17].mac_i/mul_out_reg.
DSP Report: operator genblk1[17].mac_i/intermed is absorbed into DSP genblk1[17].mac_i/mul_out_reg.
DSP Report: operator genblk1[17].mac_i/intermed0 is absorbed into DSP genblk1[17].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[18].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[18] is absorbed into DSP genblk1[18].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[18] is absorbed into DSP genblk1[18].mac_i/mul_out_reg.
DSP Report: register genblk1[18].mac_i/mul_out_reg is absorbed into DSP genblk1[18].mac_i/mul_out_reg.
DSP Report: operator genblk1[18].mac_i/intermed is absorbed into DSP genblk1[18].mac_i/mul_out_reg.
DSP Report: operator genblk1[18].mac_i/intermed0 is absorbed into DSP genblk1[18].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[19].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[19] is absorbed into DSP genblk1[19].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[19] is absorbed into DSP genblk1[19].mac_i/mul_out_reg.
DSP Report: register genblk1[19].mac_i/mul_out_reg is absorbed into DSP genblk1[19].mac_i/mul_out_reg.
DSP Report: operator genblk1[19].mac_i/intermed is absorbed into DSP genblk1[19].mac_i/mul_out_reg.
DSP Report: operator genblk1[19].mac_i/intermed0 is absorbed into DSP genblk1[19].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[20].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[20] is absorbed into DSP genblk1[20].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[20] is absorbed into DSP genblk1[20].mac_i/mul_out_reg.
DSP Report: register genblk1[20].mac_i/mul_out_reg is absorbed into DSP genblk1[20].mac_i/mul_out_reg.
DSP Report: operator genblk1[20].mac_i/intermed is absorbed into DSP genblk1[20].mac_i/mul_out_reg.
DSP Report: operator genblk1[20].mac_i/intermed0 is absorbed into DSP genblk1[20].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[21].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[21] is absorbed into DSP genblk1[21].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[21] is absorbed into DSP genblk1[21].mac_i/mul_out_reg.
DSP Report: register genblk1[21].mac_i/mul_out_reg is absorbed into DSP genblk1[21].mac_i/mul_out_reg.
DSP Report: operator genblk1[21].mac_i/intermed is absorbed into DSP genblk1[21].mac_i/mul_out_reg.
DSP Report: operator genblk1[21].mac_i/intermed0 is absorbed into DSP genblk1[21].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[22].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[22] is absorbed into DSP genblk1[22].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[22] is absorbed into DSP genblk1[22].mac_i/mul_out_reg.
DSP Report: register genblk1[22].mac_i/mul_out_reg is absorbed into DSP genblk1[22].mac_i/mul_out_reg.
DSP Report: operator genblk1[22].mac_i/intermed is absorbed into DSP genblk1[22].mac_i/mul_out_reg.
DSP Report: operator genblk1[22].mac_i/intermed0 is absorbed into DSP genblk1[22].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[23].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[23] is absorbed into DSP genblk1[23].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[23] is absorbed into DSP genblk1[23].mac_i/mul_out_reg.
DSP Report: register genblk1[23].mac_i/mul_out_reg is absorbed into DSP genblk1[23].mac_i/mul_out_reg.
DSP Report: operator genblk1[23].mac_i/intermed is absorbed into DSP genblk1[23].mac_i/mul_out_reg.
DSP Report: operator genblk1[23].mac_i/intermed0 is absorbed into DSP genblk1[23].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[24].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[24] is absorbed into DSP genblk1[24].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[24] is absorbed into DSP genblk1[24].mac_i/mul_out_reg.
DSP Report: register genblk1[24].mac_i/mul_out_reg is absorbed into DSP genblk1[24].mac_i/mul_out_reg.
DSP Report: operator genblk1[24].mac_i/intermed is absorbed into DSP genblk1[24].mac_i/mul_out_reg.
DSP Report: operator genblk1[24].mac_i/intermed0 is absorbed into DSP genblk1[24].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[25].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[25] is absorbed into DSP genblk1[25].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[25] is absorbed into DSP genblk1[25].mac_i/mul_out_reg.
DSP Report: register genblk1[25].mac_i/mul_out_reg is absorbed into DSP genblk1[25].mac_i/mul_out_reg.
DSP Report: operator genblk1[25].mac_i/intermed is absorbed into DSP genblk1[25].mac_i/mul_out_reg.
DSP Report: operator genblk1[25].mac_i/intermed0 is absorbed into DSP genblk1[25].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[26].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[26] is absorbed into DSP genblk1[26].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[26] is absorbed into DSP genblk1[26].mac_i/mul_out_reg.
DSP Report: register genblk1[26].mac_i/mul_out_reg is absorbed into DSP genblk1[26].mac_i/mul_out_reg.
DSP Report: operator genblk1[26].mac_i/intermed is absorbed into DSP genblk1[26].mac_i/mul_out_reg.
DSP Report: operator genblk1[26].mac_i/intermed0 is absorbed into DSP genblk1[26].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[27].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[27] is absorbed into DSP genblk1[27].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[27] is absorbed into DSP genblk1[27].mac_i/mul_out_reg.
DSP Report: register genblk1[27].mac_i/mul_out_reg is absorbed into DSP genblk1[27].mac_i/mul_out_reg.
DSP Report: operator genblk1[27].mac_i/intermed is absorbed into DSP genblk1[27].mac_i/mul_out_reg.
DSP Report: operator genblk1[27].mac_i/intermed0 is absorbed into DSP genblk1[27].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[28].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[28] is absorbed into DSP genblk1[28].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[28] is absorbed into DSP genblk1[28].mac_i/mul_out_reg.
DSP Report: register genblk1[28].mac_i/mul_out_reg is absorbed into DSP genblk1[28].mac_i/mul_out_reg.
DSP Report: operator genblk1[28].mac_i/intermed is absorbed into DSP genblk1[28].mac_i/mul_out_reg.
DSP Report: operator genblk1[28].mac_i/intermed0 is absorbed into DSP genblk1[28].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[29].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[29] is absorbed into DSP genblk1[29].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[29] is absorbed into DSP genblk1[29].mac_i/mul_out_reg.
DSP Report: register genblk1[29].mac_i/mul_out_reg is absorbed into DSP genblk1[29].mac_i/mul_out_reg.
DSP Report: operator genblk1[29].mac_i/intermed is absorbed into DSP genblk1[29].mac_i/mul_out_reg.
DSP Report: operator genblk1[29].mac_i/intermed0 is absorbed into DSP genblk1[29].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[30].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[30] is absorbed into DSP genblk1[30].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[30] is absorbed into DSP genblk1[30].mac_i/mul_out_reg.
DSP Report: register genblk1[30].mac_i/mul_out_reg is absorbed into DSP genblk1[30].mac_i/mul_out_reg.
DSP Report: operator genblk1[30].mac_i/intermed is absorbed into DSP genblk1[30].mac_i/mul_out_reg.
DSP Report: operator genblk1[30].mac_i/intermed0 is absorbed into DSP genblk1[30].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[31].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[31] is absorbed into DSP genblk1[31].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[31] is absorbed into DSP genblk1[31].mac_i/mul_out_reg.
DSP Report: register genblk1[31].mac_i/mul_out_reg is absorbed into DSP genblk1[31].mac_i/mul_out_reg.
DSP Report: operator genblk1[31].mac_i/intermed is absorbed into DSP genblk1[31].mac_i/mul_out_reg.
DSP Report: operator genblk1[31].mac_i/intermed0 is absorbed into DSP genblk1[31].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[32].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[32] is absorbed into DSP genblk1[32].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[32] is absorbed into DSP genblk1[32].mac_i/mul_out_reg.
DSP Report: register genblk1[32].mac_i/mul_out_reg is absorbed into DSP genblk1[32].mac_i/mul_out_reg.
DSP Report: operator genblk1[32].mac_i/intermed is absorbed into DSP genblk1[32].mac_i/mul_out_reg.
DSP Report: operator genblk1[32].mac_i/intermed0 is absorbed into DSP genblk1[32].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[33].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[33] is absorbed into DSP genblk1[33].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[33] is absorbed into DSP genblk1[33].mac_i/mul_out_reg.
DSP Report: register genblk1[33].mac_i/mul_out_reg is absorbed into DSP genblk1[33].mac_i/mul_out_reg.
DSP Report: operator genblk1[33].mac_i/intermed is absorbed into DSP genblk1[33].mac_i/mul_out_reg.
DSP Report: operator genblk1[33].mac_i/intermed0 is absorbed into DSP genblk1[33].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[34].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[34] is absorbed into DSP genblk1[34].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[34] is absorbed into DSP genblk1[34].mac_i/mul_out_reg.
DSP Report: register genblk1[34].mac_i/mul_out_reg is absorbed into DSP genblk1[34].mac_i/mul_out_reg.
DSP Report: operator genblk1[34].mac_i/intermed is absorbed into DSP genblk1[34].mac_i/mul_out_reg.
DSP Report: operator genblk1[34].mac_i/intermed0 is absorbed into DSP genblk1[34].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[35].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[35] is absorbed into DSP genblk1[35].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[35] is absorbed into DSP genblk1[35].mac_i/mul_out_reg.
DSP Report: register genblk1[35].mac_i/mul_out_reg is absorbed into DSP genblk1[35].mac_i/mul_out_reg.
DSP Report: operator genblk1[35].mac_i/intermed is absorbed into DSP genblk1[35].mac_i/mul_out_reg.
DSP Report: operator genblk1[35].mac_i/intermed0 is absorbed into DSP genblk1[35].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[36].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[36] is absorbed into DSP genblk1[36].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[36] is absorbed into DSP genblk1[36].mac_i/mul_out_reg.
DSP Report: register genblk1[36].mac_i/mul_out_reg is absorbed into DSP genblk1[36].mac_i/mul_out_reg.
DSP Report: operator genblk1[36].mac_i/intermed is absorbed into DSP genblk1[36].mac_i/mul_out_reg.
DSP Report: operator genblk1[36].mac_i/intermed0 is absorbed into DSP genblk1[36].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[37].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[37] is absorbed into DSP genblk1[37].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[37] is absorbed into DSP genblk1[37].mac_i/mul_out_reg.
DSP Report: register genblk1[37].mac_i/mul_out_reg is absorbed into DSP genblk1[37].mac_i/mul_out_reg.
DSP Report: operator genblk1[37].mac_i/intermed is absorbed into DSP genblk1[37].mac_i/mul_out_reg.
DSP Report: operator genblk1[37].mac_i/intermed0 is absorbed into DSP genblk1[37].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[38].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[38] is absorbed into DSP genblk1[38].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[38] is absorbed into DSP genblk1[38].mac_i/mul_out_reg.
DSP Report: register genblk1[38].mac_i/mul_out_reg is absorbed into DSP genblk1[38].mac_i/mul_out_reg.
DSP Report: operator genblk1[38].mac_i/intermed is absorbed into DSP genblk1[38].mac_i/mul_out_reg.
DSP Report: operator genblk1[38].mac_i/intermed0 is absorbed into DSP genblk1[38].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[39].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[39] is absorbed into DSP genblk1[39].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[39] is absorbed into DSP genblk1[39].mac_i/mul_out_reg.
DSP Report: register genblk1[39].mac_i/mul_out_reg is absorbed into DSP genblk1[39].mac_i/mul_out_reg.
DSP Report: operator genblk1[39].mac_i/intermed is absorbed into DSP genblk1[39].mac_i/mul_out_reg.
DSP Report: operator genblk1[39].mac_i/intermed0 is absorbed into DSP genblk1[39].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[40].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[40] is absorbed into DSP genblk1[40].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[40] is absorbed into DSP genblk1[40].mac_i/mul_out_reg.
DSP Report: register genblk1[40].mac_i/mul_out_reg is absorbed into DSP genblk1[40].mac_i/mul_out_reg.
DSP Report: operator genblk1[40].mac_i/intermed is absorbed into DSP genblk1[40].mac_i/mul_out_reg.
DSP Report: operator genblk1[40].mac_i/intermed0 is absorbed into DSP genblk1[40].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[41].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[41] is absorbed into DSP genblk1[41].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[41] is absorbed into DSP genblk1[41].mac_i/mul_out_reg.
DSP Report: register genblk1[41].mac_i/mul_out_reg is absorbed into DSP genblk1[41].mac_i/mul_out_reg.
DSP Report: operator genblk1[41].mac_i/intermed is absorbed into DSP genblk1[41].mac_i/mul_out_reg.
DSP Report: operator genblk1[41].mac_i/intermed0 is absorbed into DSP genblk1[41].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[42].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[42] is absorbed into DSP genblk1[42].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[42] is absorbed into DSP genblk1[42].mac_i/mul_out_reg.
DSP Report: register genblk1[42].mac_i/mul_out_reg is absorbed into DSP genblk1[42].mac_i/mul_out_reg.
DSP Report: operator genblk1[42].mac_i/intermed is absorbed into DSP genblk1[42].mac_i/mul_out_reg.
DSP Report: operator genblk1[42].mac_i/intermed0 is absorbed into DSP genblk1[42].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[43].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[43] is absorbed into DSP genblk1[43].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[43] is absorbed into DSP genblk1[43].mac_i/mul_out_reg.
DSP Report: register genblk1[43].mac_i/mul_out_reg is absorbed into DSP genblk1[43].mac_i/mul_out_reg.
DSP Report: operator genblk1[43].mac_i/intermed is absorbed into DSP genblk1[43].mac_i/mul_out_reg.
DSP Report: operator genblk1[43].mac_i/intermed0 is absorbed into DSP genblk1[43].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[44].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[44] is absorbed into DSP genblk1[44].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[44] is absorbed into DSP genblk1[44].mac_i/mul_out_reg.
DSP Report: register genblk1[44].mac_i/mul_out_reg is absorbed into DSP genblk1[44].mac_i/mul_out_reg.
DSP Report: operator genblk1[44].mac_i/intermed is absorbed into DSP genblk1[44].mac_i/mul_out_reg.
DSP Report: operator genblk1[44].mac_i/intermed0 is absorbed into DSP genblk1[44].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[45].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[45] is absorbed into DSP genblk1[45].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[45] is absorbed into DSP genblk1[45].mac_i/mul_out_reg.
DSP Report: register genblk1[45].mac_i/mul_out_reg is absorbed into DSP genblk1[45].mac_i/mul_out_reg.
DSP Report: operator genblk1[45].mac_i/intermed is absorbed into DSP genblk1[45].mac_i/mul_out_reg.
DSP Report: operator genblk1[45].mac_i/intermed0 is absorbed into DSP genblk1[45].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[46].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[46] is absorbed into DSP genblk1[46].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[46] is absorbed into DSP genblk1[46].mac_i/mul_out_reg.
DSP Report: register genblk1[46].mac_i/mul_out_reg is absorbed into DSP genblk1[46].mac_i/mul_out_reg.
DSP Report: operator genblk1[46].mac_i/intermed is absorbed into DSP genblk1[46].mac_i/mul_out_reg.
DSP Report: operator genblk1[46].mac_i/intermed0 is absorbed into DSP genblk1[46].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[47].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[47] is absorbed into DSP genblk1[47].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[47] is absorbed into DSP genblk1[47].mac_i/mul_out_reg.
DSP Report: register genblk1[47].mac_i/mul_out_reg is absorbed into DSP genblk1[47].mac_i/mul_out_reg.
DSP Report: operator genblk1[47].mac_i/intermed is absorbed into DSP genblk1[47].mac_i/mul_out_reg.
DSP Report: operator genblk1[47].mac_i/intermed0 is absorbed into DSP genblk1[47].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[48].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[48] is absorbed into DSP genblk1[48].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[48] is absorbed into DSP genblk1[48].mac_i/mul_out_reg.
DSP Report: register genblk1[48].mac_i/mul_out_reg is absorbed into DSP genblk1[48].mac_i/mul_out_reg.
DSP Report: operator genblk1[48].mac_i/intermed is absorbed into DSP genblk1[48].mac_i/mul_out_reg.
DSP Report: operator genblk1[48].mac_i/intermed0 is absorbed into DSP genblk1[48].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[49].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[49] is absorbed into DSP genblk1[49].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[49] is absorbed into DSP genblk1[49].mac_i/mul_out_reg.
DSP Report: register genblk1[49].mac_i/mul_out_reg is absorbed into DSP genblk1[49].mac_i/mul_out_reg.
DSP Report: operator genblk1[49].mac_i/intermed is absorbed into DSP genblk1[49].mac_i/mul_out_reg.
DSP Report: operator genblk1[49].mac_i/intermed0 is absorbed into DSP genblk1[49].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[50].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[50] is absorbed into DSP genblk1[50].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[50] is absorbed into DSP genblk1[50].mac_i/mul_out_reg.
DSP Report: register genblk1[50].mac_i/mul_out_reg is absorbed into DSP genblk1[50].mac_i/mul_out_reg.
DSP Report: operator genblk1[50].mac_i/intermed is absorbed into DSP genblk1[50].mac_i/mul_out_reg.
DSP Report: operator genblk1[50].mac_i/intermed0 is absorbed into DSP genblk1[50].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[51].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[51] is absorbed into DSP genblk1[51].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[51] is absorbed into DSP genblk1[51].mac_i/mul_out_reg.
DSP Report: register genblk1[51].mac_i/mul_out_reg is absorbed into DSP genblk1[51].mac_i/mul_out_reg.
DSP Report: operator genblk1[51].mac_i/intermed is absorbed into DSP genblk1[51].mac_i/mul_out_reg.
DSP Report: operator genblk1[51].mac_i/intermed0 is absorbed into DSP genblk1[51].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[52].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[52] is absorbed into DSP genblk1[52].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[52] is absorbed into DSP genblk1[52].mac_i/mul_out_reg.
DSP Report: register genblk1[52].mac_i/mul_out_reg is absorbed into DSP genblk1[52].mac_i/mul_out_reg.
DSP Report: operator genblk1[52].mac_i/intermed is absorbed into DSP genblk1[52].mac_i/mul_out_reg.
DSP Report: operator genblk1[52].mac_i/intermed0 is absorbed into DSP genblk1[52].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[53].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[53] is absorbed into DSP genblk1[53].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[53] is absorbed into DSP genblk1[53].mac_i/mul_out_reg.
DSP Report: register genblk1[53].mac_i/mul_out_reg is absorbed into DSP genblk1[53].mac_i/mul_out_reg.
DSP Report: operator genblk1[53].mac_i/intermed is absorbed into DSP genblk1[53].mac_i/mul_out_reg.
DSP Report: operator genblk1[53].mac_i/intermed0 is absorbed into DSP genblk1[53].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[54].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[54] is absorbed into DSP genblk1[54].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[54] is absorbed into DSP genblk1[54].mac_i/mul_out_reg.
DSP Report: register genblk1[54].mac_i/mul_out_reg is absorbed into DSP genblk1[54].mac_i/mul_out_reg.
DSP Report: operator genblk1[54].mac_i/intermed is absorbed into DSP genblk1[54].mac_i/mul_out_reg.
DSP Report: operator genblk1[54].mac_i/intermed0 is absorbed into DSP genblk1[54].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[55].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[55] is absorbed into DSP genblk1[55].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[55] is absorbed into DSP genblk1[55].mac_i/mul_out_reg.
DSP Report: register genblk1[55].mac_i/mul_out_reg is absorbed into DSP genblk1[55].mac_i/mul_out_reg.
DSP Report: operator genblk1[55].mac_i/intermed is absorbed into DSP genblk1[55].mac_i/mul_out_reg.
DSP Report: operator genblk1[55].mac_i/intermed0 is absorbed into DSP genblk1[55].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[56].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[56] is absorbed into DSP genblk1[56].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[56] is absorbed into DSP genblk1[56].mac_i/mul_out_reg.
DSP Report: register genblk1[56].mac_i/mul_out_reg is absorbed into DSP genblk1[56].mac_i/mul_out_reg.
DSP Report: operator genblk1[56].mac_i/intermed is absorbed into DSP genblk1[56].mac_i/mul_out_reg.
DSP Report: operator genblk1[56].mac_i/intermed0 is absorbed into DSP genblk1[56].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[57].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[57] is absorbed into DSP genblk1[57].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[57] is absorbed into DSP genblk1[57].mac_i/mul_out_reg.
DSP Report: register genblk1[57].mac_i/mul_out_reg is absorbed into DSP genblk1[57].mac_i/mul_out_reg.
DSP Report: operator genblk1[57].mac_i/intermed is absorbed into DSP genblk1[57].mac_i/mul_out_reg.
DSP Report: operator genblk1[57].mac_i/intermed0 is absorbed into DSP genblk1[57].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[58].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[58] is absorbed into DSP genblk1[58].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[58] is absorbed into DSP genblk1[58].mac_i/mul_out_reg.
DSP Report: register genblk1[58].mac_i/mul_out_reg is absorbed into DSP genblk1[58].mac_i/mul_out_reg.
DSP Report: operator genblk1[58].mac_i/intermed is absorbed into DSP genblk1[58].mac_i/mul_out_reg.
DSP Report: operator genblk1[58].mac_i/intermed0 is absorbed into DSP genblk1[58].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[59].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[59] is absorbed into DSP genblk1[59].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[59] is absorbed into DSP genblk1[59].mac_i/mul_out_reg.
DSP Report: register genblk1[59].mac_i/mul_out_reg is absorbed into DSP genblk1[59].mac_i/mul_out_reg.
DSP Report: operator genblk1[59].mac_i/intermed is absorbed into DSP genblk1[59].mac_i/mul_out_reg.
DSP Report: operator genblk1[59].mac_i/intermed0 is absorbed into DSP genblk1[59].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[60].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[60] is absorbed into DSP genblk1[60].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[60] is absorbed into DSP genblk1[60].mac_i/mul_out_reg.
DSP Report: register genblk1[60].mac_i/mul_out_reg is absorbed into DSP genblk1[60].mac_i/mul_out_reg.
DSP Report: operator genblk1[60].mac_i/intermed is absorbed into DSP genblk1[60].mac_i/mul_out_reg.
DSP Report: operator genblk1[60].mac_i/intermed0 is absorbed into DSP genblk1[60].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[61].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[61] is absorbed into DSP genblk1[61].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[61] is absorbed into DSP genblk1[61].mac_i/mul_out_reg.
DSP Report: register genblk1[61].mac_i/mul_out_reg is absorbed into DSP genblk1[61].mac_i/mul_out_reg.
DSP Report: operator genblk1[61].mac_i/intermed is absorbed into DSP genblk1[61].mac_i/mul_out_reg.
DSP Report: operator genblk1[61].mac_i/intermed0 is absorbed into DSP genblk1[61].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[62].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[62] is absorbed into DSP genblk1[62].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[62] is absorbed into DSP genblk1[62].mac_i/mul_out_reg.
DSP Report: register genblk1[62].mac_i/mul_out_reg is absorbed into DSP genblk1[62].mac_i/mul_out_reg.
DSP Report: operator genblk1[62].mac_i/intermed is absorbed into DSP genblk1[62].mac_i/mul_out_reg.
DSP Report: operator genblk1[62].mac_i/intermed0 is absorbed into DSP genblk1[62].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[63].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[63] is absorbed into DSP genblk1[63].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[63] is absorbed into DSP genblk1[63].mac_i/mul_out_reg.
DSP Report: register genblk1[63].mac_i/mul_out_reg is absorbed into DSP genblk1[63].mac_i/mul_out_reg.
DSP Report: operator genblk1[63].mac_i/intermed is absorbed into DSP genblk1[63].mac_i/mul_out_reg.
DSP Report: operator genblk1[63].mac_i/intermed0 is absorbed into DSP genblk1[63].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[64].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[64] is absorbed into DSP genblk1[64].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[64] is absorbed into DSP genblk1[64].mac_i/mul_out_reg.
DSP Report: register genblk1[64].mac_i/mul_out_reg is absorbed into DSP genblk1[64].mac_i/mul_out_reg.
DSP Report: operator genblk1[64].mac_i/intermed is absorbed into DSP genblk1[64].mac_i/mul_out_reg.
DSP Report: operator genblk1[64].mac_i/intermed0 is absorbed into DSP genblk1[64].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[65].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[65] is absorbed into DSP genblk1[65].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[65] is absorbed into DSP genblk1[65].mac_i/mul_out_reg.
DSP Report: register genblk1[65].mac_i/mul_out_reg is absorbed into DSP genblk1[65].mac_i/mul_out_reg.
DSP Report: operator genblk1[65].mac_i/intermed is absorbed into DSP genblk1[65].mac_i/mul_out_reg.
DSP Report: operator genblk1[65].mac_i/intermed0 is absorbed into DSP genblk1[65].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[66].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[66] is absorbed into DSP genblk1[66].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[66] is absorbed into DSP genblk1[66].mac_i/mul_out_reg.
DSP Report: register genblk1[66].mac_i/mul_out_reg is absorbed into DSP genblk1[66].mac_i/mul_out_reg.
DSP Report: operator genblk1[66].mac_i/intermed is absorbed into DSP genblk1[66].mac_i/mul_out_reg.
DSP Report: operator genblk1[66].mac_i/intermed0 is absorbed into DSP genblk1[66].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[67].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[67] is absorbed into DSP genblk1[67].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[67] is absorbed into DSP genblk1[67].mac_i/mul_out_reg.
DSP Report: register genblk1[67].mac_i/mul_out_reg is absorbed into DSP genblk1[67].mac_i/mul_out_reg.
DSP Report: operator genblk1[67].mac_i/intermed is absorbed into DSP genblk1[67].mac_i/mul_out_reg.
DSP Report: operator genblk1[67].mac_i/intermed0 is absorbed into DSP genblk1[67].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[68].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[68] is absorbed into DSP genblk1[68].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[68] is absorbed into DSP genblk1[68].mac_i/mul_out_reg.
DSP Report: register genblk1[68].mac_i/mul_out_reg is absorbed into DSP genblk1[68].mac_i/mul_out_reg.
DSP Report: operator genblk1[68].mac_i/intermed is absorbed into DSP genblk1[68].mac_i/mul_out_reg.
DSP Report: operator genblk1[68].mac_i/intermed0 is absorbed into DSP genblk1[68].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[69].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[69] is absorbed into DSP genblk1[69].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[69] is absorbed into DSP genblk1[69].mac_i/mul_out_reg.
DSP Report: register genblk1[69].mac_i/mul_out_reg is absorbed into DSP genblk1[69].mac_i/mul_out_reg.
DSP Report: operator genblk1[69].mac_i/intermed is absorbed into DSP genblk1[69].mac_i/mul_out_reg.
DSP Report: operator genblk1[69].mac_i/intermed0 is absorbed into DSP genblk1[69].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[70].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[70] is absorbed into DSP genblk1[70].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[70] is absorbed into DSP genblk1[70].mac_i/mul_out_reg.
DSP Report: register genblk1[70].mac_i/mul_out_reg is absorbed into DSP genblk1[70].mac_i/mul_out_reg.
DSP Report: operator genblk1[70].mac_i/intermed is absorbed into DSP genblk1[70].mac_i/mul_out_reg.
DSP Report: operator genblk1[70].mac_i/intermed0 is absorbed into DSP genblk1[70].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[71].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[71] is absorbed into DSP genblk1[71].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[71] is absorbed into DSP genblk1[71].mac_i/mul_out_reg.
DSP Report: register genblk1[71].mac_i/mul_out_reg is absorbed into DSP genblk1[71].mac_i/mul_out_reg.
DSP Report: operator genblk1[71].mac_i/intermed is absorbed into DSP genblk1[71].mac_i/mul_out_reg.
DSP Report: operator genblk1[71].mac_i/intermed0 is absorbed into DSP genblk1[71].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[72].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[72] is absorbed into DSP genblk1[72].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[72] is absorbed into DSP genblk1[72].mac_i/mul_out_reg.
DSP Report: register genblk1[72].mac_i/mul_out_reg is absorbed into DSP genblk1[72].mac_i/mul_out_reg.
DSP Report: operator genblk1[72].mac_i/intermed is absorbed into DSP genblk1[72].mac_i/mul_out_reg.
DSP Report: operator genblk1[72].mac_i/intermed0 is absorbed into DSP genblk1[72].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[73].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[73] is absorbed into DSP genblk1[73].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[73] is absorbed into DSP genblk1[73].mac_i/mul_out_reg.
DSP Report: register genblk1[73].mac_i/mul_out_reg is absorbed into DSP genblk1[73].mac_i/mul_out_reg.
DSP Report: operator genblk1[73].mac_i/intermed is absorbed into DSP genblk1[73].mac_i/mul_out_reg.
DSP Report: operator genblk1[73].mac_i/intermed0 is absorbed into DSP genblk1[73].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[74].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[74] is absorbed into DSP genblk1[74].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[74] is absorbed into DSP genblk1[74].mac_i/mul_out_reg.
DSP Report: register genblk1[74].mac_i/mul_out_reg is absorbed into DSP genblk1[74].mac_i/mul_out_reg.
DSP Report: operator genblk1[74].mac_i/intermed is absorbed into DSP genblk1[74].mac_i/mul_out_reg.
DSP Report: operator genblk1[74].mac_i/intermed0 is absorbed into DSP genblk1[74].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[75].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[75] is absorbed into DSP genblk1[75].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[75] is absorbed into DSP genblk1[75].mac_i/mul_out_reg.
DSP Report: register genblk1[75].mac_i/mul_out_reg is absorbed into DSP genblk1[75].mac_i/mul_out_reg.
DSP Report: operator genblk1[75].mac_i/intermed is absorbed into DSP genblk1[75].mac_i/mul_out_reg.
DSP Report: operator genblk1[75].mac_i/intermed0 is absorbed into DSP genblk1[75].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[76].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[76] is absorbed into DSP genblk1[76].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[76] is absorbed into DSP genblk1[76].mac_i/mul_out_reg.
DSP Report: register genblk1[76].mac_i/mul_out_reg is absorbed into DSP genblk1[76].mac_i/mul_out_reg.
DSP Report: operator genblk1[76].mac_i/intermed is absorbed into DSP genblk1[76].mac_i/mul_out_reg.
DSP Report: operator genblk1[76].mac_i/intermed0 is absorbed into DSP genblk1[76].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[77].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[77] is absorbed into DSP genblk1[77].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[77] is absorbed into DSP genblk1[77].mac_i/mul_out_reg.
DSP Report: register genblk1[77].mac_i/mul_out_reg is absorbed into DSP genblk1[77].mac_i/mul_out_reg.
DSP Report: operator genblk1[77].mac_i/intermed is absorbed into DSP genblk1[77].mac_i/mul_out_reg.
DSP Report: operator genblk1[77].mac_i/intermed0 is absorbed into DSP genblk1[77].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[78].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[78] is absorbed into DSP genblk1[78].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[78] is absorbed into DSP genblk1[78].mac_i/mul_out_reg.
DSP Report: register genblk1[78].mac_i/mul_out_reg is absorbed into DSP genblk1[78].mac_i/mul_out_reg.
DSP Report: operator genblk1[78].mac_i/intermed is absorbed into DSP genblk1[78].mac_i/mul_out_reg.
DSP Report: operator genblk1[78].mac_i/intermed0 is absorbed into DSP genblk1[78].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[79].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[79] is absorbed into DSP genblk1[79].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[79] is absorbed into DSP genblk1[79].mac_i/mul_out_reg.
DSP Report: register genblk1[79].mac_i/mul_out_reg is absorbed into DSP genblk1[79].mac_i/mul_out_reg.
DSP Report: operator genblk1[79].mac_i/intermed is absorbed into DSP genblk1[79].mac_i/mul_out_reg.
DSP Report: operator genblk1[79].mac_i/intermed0 is absorbed into DSP genblk1[79].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[80].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[80] is absorbed into DSP genblk1[80].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[80] is absorbed into DSP genblk1[80].mac_i/mul_out_reg.
DSP Report: register genblk1[80].mac_i/mul_out_reg is absorbed into DSP genblk1[80].mac_i/mul_out_reg.
DSP Report: operator genblk1[80].mac_i/intermed is absorbed into DSP genblk1[80].mac_i/mul_out_reg.
DSP Report: operator genblk1[80].mac_i/intermed0 is absorbed into DSP genblk1[80].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[81].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[81] is absorbed into DSP genblk1[81].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[81] is absorbed into DSP genblk1[81].mac_i/mul_out_reg.
DSP Report: register genblk1[81].mac_i/mul_out_reg is absorbed into DSP genblk1[81].mac_i/mul_out_reg.
DSP Report: operator genblk1[81].mac_i/intermed is absorbed into DSP genblk1[81].mac_i/mul_out_reg.
DSP Report: operator genblk1[81].mac_i/intermed0 is absorbed into DSP genblk1[81].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[82].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[82] is absorbed into DSP genblk1[82].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[82] is absorbed into DSP genblk1[82].mac_i/mul_out_reg.
DSP Report: register genblk1[82].mac_i/mul_out_reg is absorbed into DSP genblk1[82].mac_i/mul_out_reg.
DSP Report: operator genblk1[82].mac_i/intermed is absorbed into DSP genblk1[82].mac_i/mul_out_reg.
DSP Report: operator genblk1[82].mac_i/intermed0 is absorbed into DSP genblk1[82].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[83].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[83] is absorbed into DSP genblk1[83].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[83] is absorbed into DSP genblk1[83].mac_i/mul_out_reg.
DSP Report: register genblk1[83].mac_i/mul_out_reg is absorbed into DSP genblk1[83].mac_i/mul_out_reg.
DSP Report: operator genblk1[83].mac_i/intermed is absorbed into DSP genblk1[83].mac_i/mul_out_reg.
DSP Report: operator genblk1[83].mac_i/intermed0 is absorbed into DSP genblk1[83].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[84].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[84] is absorbed into DSP genblk1[84].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[84] is absorbed into DSP genblk1[84].mac_i/mul_out_reg.
DSP Report: register genblk1[84].mac_i/mul_out_reg is absorbed into DSP genblk1[84].mac_i/mul_out_reg.
DSP Report: operator genblk1[84].mac_i/intermed is absorbed into DSP genblk1[84].mac_i/mul_out_reg.
DSP Report: operator genblk1[84].mac_i/intermed0 is absorbed into DSP genblk1[84].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[85].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[85] is absorbed into DSP genblk1[85].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[85] is absorbed into DSP genblk1[85].mac_i/mul_out_reg.
DSP Report: register genblk1[85].mac_i/mul_out_reg is absorbed into DSP genblk1[85].mac_i/mul_out_reg.
DSP Report: operator genblk1[85].mac_i/intermed is absorbed into DSP genblk1[85].mac_i/mul_out_reg.
DSP Report: operator genblk1[85].mac_i/intermed0 is absorbed into DSP genblk1[85].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[86].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[86] is absorbed into DSP genblk1[86].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[86] is absorbed into DSP genblk1[86].mac_i/mul_out_reg.
DSP Report: register genblk1[86].mac_i/mul_out_reg is absorbed into DSP genblk1[86].mac_i/mul_out_reg.
DSP Report: operator genblk1[86].mac_i/intermed is absorbed into DSP genblk1[86].mac_i/mul_out_reg.
DSP Report: operator genblk1[86].mac_i/intermed0 is absorbed into DSP genblk1[86].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[87].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[87] is absorbed into DSP genblk1[87].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[87] is absorbed into DSP genblk1[87].mac_i/mul_out_reg.
DSP Report: register genblk1[87].mac_i/mul_out_reg is absorbed into DSP genblk1[87].mac_i/mul_out_reg.
DSP Report: operator genblk1[87].mac_i/intermed is absorbed into DSP genblk1[87].mac_i/mul_out_reg.
DSP Report: operator genblk1[87].mac_i/intermed0 is absorbed into DSP genblk1[87].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[88].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[88] is absorbed into DSP genblk1[88].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[88] is absorbed into DSP genblk1[88].mac_i/mul_out_reg.
DSP Report: register genblk1[88].mac_i/mul_out_reg is absorbed into DSP genblk1[88].mac_i/mul_out_reg.
DSP Report: operator genblk1[88].mac_i/intermed is absorbed into DSP genblk1[88].mac_i/mul_out_reg.
DSP Report: operator genblk1[88].mac_i/intermed0 is absorbed into DSP genblk1[88].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[89].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[89] is absorbed into DSP genblk1[89].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[89] is absorbed into DSP genblk1[89].mac_i/mul_out_reg.
DSP Report: register genblk1[89].mac_i/mul_out_reg is absorbed into DSP genblk1[89].mac_i/mul_out_reg.
DSP Report: operator genblk1[89].mac_i/intermed is absorbed into DSP genblk1[89].mac_i/mul_out_reg.
DSP Report: operator genblk1[89].mac_i/intermed0 is absorbed into DSP genblk1[89].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[90].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[90] is absorbed into DSP genblk1[90].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[90] is absorbed into DSP genblk1[90].mac_i/mul_out_reg.
DSP Report: register genblk1[90].mac_i/mul_out_reg is absorbed into DSP genblk1[90].mac_i/mul_out_reg.
DSP Report: operator genblk1[90].mac_i/intermed is absorbed into DSP genblk1[90].mac_i/mul_out_reg.
DSP Report: operator genblk1[90].mac_i/intermed0 is absorbed into DSP genblk1[90].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[91].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[91] is absorbed into DSP genblk1[91].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[91] is absorbed into DSP genblk1[91].mac_i/mul_out_reg.
DSP Report: register genblk1[91].mac_i/mul_out_reg is absorbed into DSP genblk1[91].mac_i/mul_out_reg.
DSP Report: operator genblk1[91].mac_i/intermed is absorbed into DSP genblk1[91].mac_i/mul_out_reg.
DSP Report: operator genblk1[91].mac_i/intermed0 is absorbed into DSP genblk1[91].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[92].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[92] is absorbed into DSP genblk1[92].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[92] is absorbed into DSP genblk1[92].mac_i/mul_out_reg.
DSP Report: register genblk1[92].mac_i/mul_out_reg is absorbed into DSP genblk1[92].mac_i/mul_out_reg.
DSP Report: operator genblk1[92].mac_i/intermed is absorbed into DSP genblk1[92].mac_i/mul_out_reg.
DSP Report: operator genblk1[92].mac_i/intermed0 is absorbed into DSP genblk1[92].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[93].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[93] is absorbed into DSP genblk1[93].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[93] is absorbed into DSP genblk1[93].mac_i/mul_out_reg.
DSP Report: register genblk1[93].mac_i/mul_out_reg is absorbed into DSP genblk1[93].mac_i/mul_out_reg.
DSP Report: operator genblk1[93].mac_i/intermed is absorbed into DSP genblk1[93].mac_i/mul_out_reg.
DSP Report: operator genblk1[93].mac_i/intermed0 is absorbed into DSP genblk1[93].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[94].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[94] is absorbed into DSP genblk1[94].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[94] is absorbed into DSP genblk1[94].mac_i/mul_out_reg.
DSP Report: register genblk1[94].mac_i/mul_out_reg is absorbed into DSP genblk1[94].mac_i/mul_out_reg.
DSP Report: operator genblk1[94].mac_i/intermed is absorbed into DSP genblk1[94].mac_i/mul_out_reg.
DSP Report: operator genblk1[94].mac_i/intermed0 is absorbed into DSP genblk1[94].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[95].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[95] is absorbed into DSP genblk1[95].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[95] is absorbed into DSP genblk1[95].mac_i/mul_out_reg.
DSP Report: register genblk1[95].mac_i/mul_out_reg is absorbed into DSP genblk1[95].mac_i/mul_out_reg.
DSP Report: operator genblk1[95].mac_i/intermed is absorbed into DSP genblk1[95].mac_i/mul_out_reg.
DSP Report: operator genblk1[95].mac_i/intermed0 is absorbed into DSP genblk1[95].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[96].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[96] is absorbed into DSP genblk1[96].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[96] is absorbed into DSP genblk1[96].mac_i/mul_out_reg.
DSP Report: register genblk1[96].mac_i/mul_out_reg is absorbed into DSP genblk1[96].mac_i/mul_out_reg.
DSP Report: operator genblk1[96].mac_i/intermed is absorbed into DSP genblk1[96].mac_i/mul_out_reg.
DSP Report: operator genblk1[96].mac_i/intermed0 is absorbed into DSP genblk1[96].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[97].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[97] is absorbed into DSP genblk1[97].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[97] is absorbed into DSP genblk1[97].mac_i/mul_out_reg.
DSP Report: register genblk1[97].mac_i/mul_out_reg is absorbed into DSP genblk1[97].mac_i/mul_out_reg.
DSP Report: operator genblk1[97].mac_i/intermed is absorbed into DSP genblk1[97].mac_i/mul_out_reg.
DSP Report: operator genblk1[97].mac_i/intermed0 is absorbed into DSP genblk1[97].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[98].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[98] is absorbed into DSP genblk1[98].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[98] is absorbed into DSP genblk1[98].mac_i/mul_out_reg.
DSP Report: register genblk1[98].mac_i/mul_out_reg is absorbed into DSP genblk1[98].mac_i/mul_out_reg.
DSP Report: operator genblk1[98].mac_i/intermed is absorbed into DSP genblk1[98].mac_i/mul_out_reg.
DSP Report: operator genblk1[98].mac_i/intermed0 is absorbed into DSP genblk1[98].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[99].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[99] is absorbed into DSP genblk1[99].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[99] is absorbed into DSP genblk1[99].mac_i/mul_out_reg.
DSP Report: register genblk1[99].mac_i/mul_out_reg is absorbed into DSP genblk1[99].mac_i/mul_out_reg.
DSP Report: operator genblk1[99].mac_i/intermed is absorbed into DSP genblk1[99].mac_i/mul_out_reg.
DSP Report: operator genblk1[99].mac_i/intermed0 is absorbed into DSP genblk1[99].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[100].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[100] is absorbed into DSP genblk1[100].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[100] is absorbed into DSP genblk1[100].mac_i/mul_out_reg.
DSP Report: register genblk1[100].mac_i/mul_out_reg is absorbed into DSP genblk1[100].mac_i/mul_out_reg.
DSP Report: operator genblk1[100].mac_i/intermed is absorbed into DSP genblk1[100].mac_i/mul_out_reg.
DSP Report: operator genblk1[100].mac_i/intermed0 is absorbed into DSP genblk1[100].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[101].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[101] is absorbed into DSP genblk1[101].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[101] is absorbed into DSP genblk1[101].mac_i/mul_out_reg.
DSP Report: register genblk1[101].mac_i/mul_out_reg is absorbed into DSP genblk1[101].mac_i/mul_out_reg.
DSP Report: operator genblk1[101].mac_i/intermed is absorbed into DSP genblk1[101].mac_i/mul_out_reg.
DSP Report: operator genblk1[101].mac_i/intermed0 is absorbed into DSP genblk1[101].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[102].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[102] is absorbed into DSP genblk1[102].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[102] is absorbed into DSP genblk1[102].mac_i/mul_out_reg.
DSP Report: register genblk1[102].mac_i/mul_out_reg is absorbed into DSP genblk1[102].mac_i/mul_out_reg.
DSP Report: operator genblk1[102].mac_i/intermed is absorbed into DSP genblk1[102].mac_i/mul_out_reg.
DSP Report: operator genblk1[102].mac_i/intermed0 is absorbed into DSP genblk1[102].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[103].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[103] is absorbed into DSP genblk1[103].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[103] is absorbed into DSP genblk1[103].mac_i/mul_out_reg.
DSP Report: register genblk1[103].mac_i/mul_out_reg is absorbed into DSP genblk1[103].mac_i/mul_out_reg.
DSP Report: operator genblk1[103].mac_i/intermed is absorbed into DSP genblk1[103].mac_i/mul_out_reg.
DSP Report: operator genblk1[103].mac_i/intermed0 is absorbed into DSP genblk1[103].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[104].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[104] is absorbed into DSP genblk1[104].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[104] is absorbed into DSP genblk1[104].mac_i/mul_out_reg.
DSP Report: register genblk1[104].mac_i/mul_out_reg is absorbed into DSP genblk1[104].mac_i/mul_out_reg.
DSP Report: operator genblk1[104].mac_i/intermed is absorbed into DSP genblk1[104].mac_i/mul_out_reg.
DSP Report: operator genblk1[104].mac_i/intermed0 is absorbed into DSP genblk1[104].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[105].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[105] is absorbed into DSP genblk1[105].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[105] is absorbed into DSP genblk1[105].mac_i/mul_out_reg.
DSP Report: register genblk1[105].mac_i/mul_out_reg is absorbed into DSP genblk1[105].mac_i/mul_out_reg.
DSP Report: operator genblk1[105].mac_i/intermed is absorbed into DSP genblk1[105].mac_i/mul_out_reg.
DSP Report: operator genblk1[105].mac_i/intermed0 is absorbed into DSP genblk1[105].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[106].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[106] is absorbed into DSP genblk1[106].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[106] is absorbed into DSP genblk1[106].mac_i/mul_out_reg.
DSP Report: register genblk1[106].mac_i/mul_out_reg is absorbed into DSP genblk1[106].mac_i/mul_out_reg.
DSP Report: operator genblk1[106].mac_i/intermed is absorbed into DSP genblk1[106].mac_i/mul_out_reg.
DSP Report: operator genblk1[106].mac_i/intermed0 is absorbed into DSP genblk1[106].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[107].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[107] is absorbed into DSP genblk1[107].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[107] is absorbed into DSP genblk1[107].mac_i/mul_out_reg.
DSP Report: register genblk1[107].mac_i/mul_out_reg is absorbed into DSP genblk1[107].mac_i/mul_out_reg.
DSP Report: operator genblk1[107].mac_i/intermed is absorbed into DSP genblk1[107].mac_i/mul_out_reg.
DSP Report: operator genblk1[107].mac_i/intermed0 is absorbed into DSP genblk1[107].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[108].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[108] is absorbed into DSP genblk1[108].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[108] is absorbed into DSP genblk1[108].mac_i/mul_out_reg.
DSP Report: register genblk1[108].mac_i/mul_out_reg is absorbed into DSP genblk1[108].mac_i/mul_out_reg.
DSP Report: operator genblk1[108].mac_i/intermed is absorbed into DSP genblk1[108].mac_i/mul_out_reg.
DSP Report: operator genblk1[108].mac_i/intermed0 is absorbed into DSP genblk1[108].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[109].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[109] is absorbed into DSP genblk1[109].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[109] is absorbed into DSP genblk1[109].mac_i/mul_out_reg.
DSP Report: register genblk1[109].mac_i/mul_out_reg is absorbed into DSP genblk1[109].mac_i/mul_out_reg.
DSP Report: operator genblk1[109].mac_i/intermed is absorbed into DSP genblk1[109].mac_i/mul_out_reg.
DSP Report: operator genblk1[109].mac_i/intermed0 is absorbed into DSP genblk1[109].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[110].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[110] is absorbed into DSP genblk1[110].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[110] is absorbed into DSP genblk1[110].mac_i/mul_out_reg.
DSP Report: register genblk1[110].mac_i/mul_out_reg is absorbed into DSP genblk1[110].mac_i/mul_out_reg.
DSP Report: operator genblk1[110].mac_i/intermed is absorbed into DSP genblk1[110].mac_i/mul_out_reg.
DSP Report: operator genblk1[110].mac_i/intermed0 is absorbed into DSP genblk1[110].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[111].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[111] is absorbed into DSP genblk1[111].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[111] is absorbed into DSP genblk1[111].mac_i/mul_out_reg.
DSP Report: register genblk1[111].mac_i/mul_out_reg is absorbed into DSP genblk1[111].mac_i/mul_out_reg.
DSP Report: operator genblk1[111].mac_i/intermed is absorbed into DSP genblk1[111].mac_i/mul_out_reg.
DSP Report: operator genblk1[111].mac_i/intermed0 is absorbed into DSP genblk1[111].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[112].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[112] is absorbed into DSP genblk1[112].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[112] is absorbed into DSP genblk1[112].mac_i/mul_out_reg.
DSP Report: register genblk1[112].mac_i/mul_out_reg is absorbed into DSP genblk1[112].mac_i/mul_out_reg.
DSP Report: operator genblk1[112].mac_i/intermed is absorbed into DSP genblk1[112].mac_i/mul_out_reg.
DSP Report: operator genblk1[112].mac_i/intermed0 is absorbed into DSP genblk1[112].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[113].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[113] is absorbed into DSP genblk1[113].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[113] is absorbed into DSP genblk1[113].mac_i/mul_out_reg.
DSP Report: register genblk1[113].mac_i/mul_out_reg is absorbed into DSP genblk1[113].mac_i/mul_out_reg.
DSP Report: operator genblk1[113].mac_i/intermed is absorbed into DSP genblk1[113].mac_i/mul_out_reg.
DSP Report: operator genblk1[113].mac_i/intermed0 is absorbed into DSP genblk1[113].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[114].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[114] is absorbed into DSP genblk1[114].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[114] is absorbed into DSP genblk1[114].mac_i/mul_out_reg.
DSP Report: register genblk1[114].mac_i/mul_out_reg is absorbed into DSP genblk1[114].mac_i/mul_out_reg.
DSP Report: operator genblk1[114].mac_i/intermed is absorbed into DSP genblk1[114].mac_i/mul_out_reg.
DSP Report: operator genblk1[114].mac_i/intermed0 is absorbed into DSP genblk1[114].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[115].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[115] is absorbed into DSP genblk1[115].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[115] is absorbed into DSP genblk1[115].mac_i/mul_out_reg.
DSP Report: register genblk1[115].mac_i/mul_out_reg is absorbed into DSP genblk1[115].mac_i/mul_out_reg.
DSP Report: operator genblk1[115].mac_i/intermed is absorbed into DSP genblk1[115].mac_i/mul_out_reg.
DSP Report: operator genblk1[115].mac_i/intermed0 is absorbed into DSP genblk1[115].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[116].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[116] is absorbed into DSP genblk1[116].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[116] is absorbed into DSP genblk1[116].mac_i/mul_out_reg.
DSP Report: register genblk1[116].mac_i/mul_out_reg is absorbed into DSP genblk1[116].mac_i/mul_out_reg.
DSP Report: operator genblk1[116].mac_i/intermed is absorbed into DSP genblk1[116].mac_i/mul_out_reg.
DSP Report: operator genblk1[116].mac_i/intermed0 is absorbed into DSP genblk1[116].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[117].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[117] is absorbed into DSP genblk1[117].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[117] is absorbed into DSP genblk1[117].mac_i/mul_out_reg.
DSP Report: register genblk1[117].mac_i/mul_out_reg is absorbed into DSP genblk1[117].mac_i/mul_out_reg.
DSP Report: operator genblk1[117].mac_i/intermed is absorbed into DSP genblk1[117].mac_i/mul_out_reg.
DSP Report: operator genblk1[117].mac_i/intermed0 is absorbed into DSP genblk1[117].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[118].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[118] is absorbed into DSP genblk1[118].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[118] is absorbed into DSP genblk1[118].mac_i/mul_out_reg.
DSP Report: register genblk1[118].mac_i/mul_out_reg is absorbed into DSP genblk1[118].mac_i/mul_out_reg.
DSP Report: operator genblk1[118].mac_i/intermed is absorbed into DSP genblk1[118].mac_i/mul_out_reg.
DSP Report: operator genblk1[118].mac_i/intermed0 is absorbed into DSP genblk1[118].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[119].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[119] is absorbed into DSP genblk1[119].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[119] is absorbed into DSP genblk1[119].mac_i/mul_out_reg.
DSP Report: register genblk1[119].mac_i/mul_out_reg is absorbed into DSP genblk1[119].mac_i/mul_out_reg.
DSP Report: operator genblk1[119].mac_i/intermed is absorbed into DSP genblk1[119].mac_i/mul_out_reg.
DSP Report: operator genblk1[119].mac_i/intermed0 is absorbed into DSP genblk1[119].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[120].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[120] is absorbed into DSP genblk1[120].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[120] is absorbed into DSP genblk1[120].mac_i/mul_out_reg.
DSP Report: register genblk1[120].mac_i/mul_out_reg is absorbed into DSP genblk1[120].mac_i/mul_out_reg.
DSP Report: operator genblk1[120].mac_i/intermed is absorbed into DSP genblk1[120].mac_i/mul_out_reg.
DSP Report: operator genblk1[120].mac_i/intermed0 is absorbed into DSP genblk1[120].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[121].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[121] is absorbed into DSP genblk1[121].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[121] is absorbed into DSP genblk1[121].mac_i/mul_out_reg.
DSP Report: register genblk1[121].mac_i/mul_out_reg is absorbed into DSP genblk1[121].mac_i/mul_out_reg.
DSP Report: operator genblk1[121].mac_i/intermed is absorbed into DSP genblk1[121].mac_i/mul_out_reg.
DSP Report: operator genblk1[121].mac_i/intermed0 is absorbed into DSP genblk1[121].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[122].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[122] is absorbed into DSP genblk1[122].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[122] is absorbed into DSP genblk1[122].mac_i/mul_out_reg.
DSP Report: register genblk1[122].mac_i/mul_out_reg is absorbed into DSP genblk1[122].mac_i/mul_out_reg.
DSP Report: operator genblk1[122].mac_i/intermed is absorbed into DSP genblk1[122].mac_i/mul_out_reg.
DSP Report: operator genblk1[122].mac_i/intermed0 is absorbed into DSP genblk1[122].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[123].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[123] is absorbed into DSP genblk1[123].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[123] is absorbed into DSP genblk1[123].mac_i/mul_out_reg.
DSP Report: register genblk1[123].mac_i/mul_out_reg is absorbed into DSP genblk1[123].mac_i/mul_out_reg.
DSP Report: operator genblk1[123].mac_i/intermed is absorbed into DSP genblk1[123].mac_i/mul_out_reg.
DSP Report: operator genblk1[123].mac_i/intermed0 is absorbed into DSP genblk1[123].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[124].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[124] is absorbed into DSP genblk1[124].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[124] is absorbed into DSP genblk1[124].mac_i/mul_out_reg.
DSP Report: register genblk1[124].mac_i/mul_out_reg is absorbed into DSP genblk1[124].mac_i/mul_out_reg.
DSP Report: operator genblk1[124].mac_i/intermed is absorbed into DSP genblk1[124].mac_i/mul_out_reg.
DSP Report: operator genblk1[124].mac_i/intermed0 is absorbed into DSP genblk1[124].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[125].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[125] is absorbed into DSP genblk1[125].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[125] is absorbed into DSP genblk1[125].mac_i/mul_out_reg.
DSP Report: register genblk1[125].mac_i/mul_out_reg is absorbed into DSP genblk1[125].mac_i/mul_out_reg.
DSP Report: operator genblk1[125].mac_i/intermed is absorbed into DSP genblk1[125].mac_i/mul_out_reg.
DSP Report: operator genblk1[125].mac_i/intermed0 is absorbed into DSP genblk1[125].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[126].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[126] is absorbed into DSP genblk1[126].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[126] is absorbed into DSP genblk1[126].mac_i/mul_out_reg.
DSP Report: register genblk1[126].mac_i/mul_out_reg is absorbed into DSP genblk1[126].mac_i/mul_out_reg.
DSP Report: operator genblk1[126].mac_i/intermed is absorbed into DSP genblk1[126].mac_i/mul_out_reg.
DSP Report: operator genblk1[126].mac_i/intermed0 is absorbed into DSP genblk1[126].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[127].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[127] is absorbed into DSP genblk1[127].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[127] is absorbed into DSP genblk1[127].mac_i/mul_out_reg.
DSP Report: register genblk1[127].mac_i/mul_out_reg is absorbed into DSP genblk1[127].mac_i/mul_out_reg.
DSP Report: operator genblk1[127].mac_i/intermed is absorbed into DSP genblk1[127].mac_i/mul_out_reg.
DSP Report: operator genblk1[127].mac_i/intermed0 is absorbed into DSP genblk1[127].mac_i/mul_out_reg.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasing_wire_reg[127][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\biasing_wire_reg[127][3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\biasing_wire_reg[126][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasing_wire_reg[126][4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\biasing_wire_reg[126][6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\biasing_wire_reg[126][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasing_wire_reg[126][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasing_wire_reg[125][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasing_wire_reg[125][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasing_wire_reg[125][2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\biasing_wire_reg[125][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasing_wire_reg[125][7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\biasing_wire_reg[125][8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\biasing_wire_reg[124][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\biasing_wire_reg[124][3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\biasing_wire_reg[124][6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\biasing_wire_reg[124][9] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\biasing_wire_reg[124][10] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\biasing_wire_reg[124][11] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\biasing_wire_reg[124][12] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\biasing_wire_reg[124][13] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\biasing_wire_reg[124][14] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\biasing_wire_reg[124][15] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\biasing_wire_reg[124][16] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\biasing_wire_reg[124][17] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\biasing_wire_reg[124][18] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\biasing_wire_reg[124][19] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\biasing_wire_reg[124][20] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\biasing_wire_reg[124][21] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\biasing_wire_reg[124][22] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\biasing_wire_reg[124][23] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\biasing_wire_reg[124][24] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\biasing_wire_reg[124][25] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\biasing_wire_reg[124][26] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\biasing_wire_reg[124][27] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\biasing_wire_reg[124][28] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\biasing_wire_reg[124][29] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\biasing_wire_reg[124][30] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\biasing_wire_reg[124][31] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\biasing_wire_reg[123][2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\biasing_wire_reg[122][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\biasing_wire_reg[122][2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\biasing_wire_reg[122][3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\biasing_wire_reg[122][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasing_wire_reg[121][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\biasing_wire_reg[121][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasing_wire_reg[120][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\biasing_wire_reg[120][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\biasing_wire_reg[120][2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\biasing_wire_reg[120][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasing_wire_reg[119][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasing_wire_reg[118][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\biasing_wire_reg[118][6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\biasing_wire_reg[117][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasing_wire_reg[117][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasing_wire_reg[117][7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\biasing_wire_reg[116][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasing_wire_reg[116][3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\biasing_wire_reg[116][4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\biasing_wire_reg[116][5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\biasing_wire_reg[116][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasing_wire_reg[116][8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\biasing_wire_reg[115][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasing_wire_reg[115][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasing_wire_reg[115][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasing_wire_reg[114][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\biasing_wire_reg[114][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasing_wire_reg[114][4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\biasing_wire_reg[114][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasing_wire_reg[114][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasing_wire_reg[113][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasing_wire_reg[113][4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\biasing_wire_reg[112][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasing_wire_reg[112][2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\biasing_wire_reg[112][4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\biasing_wire_reg[112][5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\biasing_wire_reg[111][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasing_wire_reg[111][2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\biasing_wire_reg[111][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasing_wire_reg[111][5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\biasing_wire_reg[111][6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\biasing_wire_reg[110][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasing_wire_reg[110][2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\biasing_wire_reg[110][3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\biasing_wire_reg[109][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasing_wire_reg[109][2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\biasing_wire_reg[109][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasing_wire_reg[109][4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\biasing_wire_reg[109][6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\biasing_wire_reg[108][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\biasing_wire_reg[108][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasing_wire_reg[108][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasing_wire_reg[108][7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\biasing_wire_reg[107][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\biasing_wire_reg[107][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasing_wire_reg[107][4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\biasing_wire_reg[107][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasing_wire_reg[107][7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\biasing_wire_reg[106][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\biasing_wire_reg[106][3] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[127][0]' (FD) to 'biasing_wire_reg[127][4]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[127][2]' (FD) to 'biasing_wire_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[127][4]' (FD) to 'biasing_wire_reg[126][0]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[127][5]' (FD) to 'biasing_wire_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[127][6]' (FD) to 'biasing_wire_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[127][7]' (FD) to 'biasing_wire_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[127][8]' (FD) to 'biasing_wire_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[127][9]' (FD) to 'biasing_wire_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[127][10]' (FD) to 'biasing_wire_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[127][11]' (FD) to 'biasing_wire_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[127][12]' (FD) to 'biasing_wire_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[127][13]' (FD) to 'biasing_wire_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[127][14]' (FD) to 'biasing_wire_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[127][15]' (FD) to 'biasing_wire_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[127][16]' (FD) to 'biasing_wire_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[127][17]' (FD) to 'biasing_wire_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[127][18]' (FD) to 'biasing_wire_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[127][19]' (FD) to 'biasing_wire_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[127][20]' (FD) to 'biasing_wire_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[127][21]' (FD) to 'biasing_wire_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[127][22]' (FD) to 'biasing_wire_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[127][23]' (FD) to 'biasing_wire_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[127][24]' (FD) to 'biasing_wire_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[127][25]' (FD) to 'biasing_wire_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[127][26]' (FD) to 'biasing_wire_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[127][27]' (FD) to 'biasing_wire_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[127][28]' (FD) to 'biasing_wire_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[127][29]' (FD) to 'biasing_wire_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[127][30]' (FD) to 'biasing_wire_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[127][31]' (FD) to 'biasing_wire_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[126][0]' (FD) to 'biasing_wire_reg[125][4]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[126][1]' (FD) to 'biasing_wire_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[126][2]' (FD) to 'biasing_wire_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[126][5]' (FD) to 'biasing_wire_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[126][9]' (FD) to 'biasing_wire_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[126][10]' (FD) to 'biasing_wire_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[126][11]' (FD) to 'biasing_wire_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[126][12]' (FD) to 'biasing_wire_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[126][13]' (FD) to 'biasing_wire_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[126][14]' (FD) to 'biasing_wire_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[126][15]' (FD) to 'biasing_wire_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[126][16]' (FD) to 'biasing_wire_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[126][17]' (FD) to 'biasing_wire_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[126][18]' (FD) to 'biasing_wire_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[126][19]' (FD) to 'biasing_wire_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[126][20]' (FD) to 'biasing_wire_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[126][21]' (FD) to 'biasing_wire_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[126][22]' (FD) to 'biasing_wire_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[126][23]' (FD) to 'biasing_wire_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[126][24]' (FD) to 'biasing_wire_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[126][25]' (FD) to 'biasing_wire_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[126][26]' (FD) to 'biasing_wire_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[126][27]' (FD) to 'biasing_wire_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[126][28]' (FD) to 'biasing_wire_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[126][29]' (FD) to 'biasing_wire_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[126][30]' (FD) to 'biasing_wire_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[126][31]' (FD) to 'biasing_wire_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[125][4]' (FD) to 'biasing_wire_reg[124][0]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[125][5]' (FD) to 'biasing_wire_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[125][6]' (FD) to 'biasing_wire_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[124][0]' (FD) to 'biasing_wire_reg[124][2]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[124][2]' (FD) to 'biasing_wire_reg[124][4]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[124][4]' (FD) to 'biasing_wire_reg[124][7]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[124][5]' (FD) to 'biasing_wire_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[124][7]' (FD) to 'biasing_wire_reg[123][0]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[124][8]' (FD) to 'biasing_wire_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[123][0]' (FD) to 'biasing_wire_reg[123][3]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[123][1]' (FD) to 'biasing_wire_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[123][3]' (FD) to 'biasing_wire_reg[123][4]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[123][4]' (FD) to 'biasing_wire_reg[123][8]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[123][5]' (FD) to 'biasing_wire_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[123][6]' (FD) to 'biasing_wire_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[123][7]' (FD) to 'biasing_wire_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[123][8]' (FD) to 'biasing_wire_reg[122][1]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[123][9]' (FD) to 'biasing_wire_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[123][10]' (FD) to 'biasing_wire_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[123][11]' (FD) to 'biasing_wire_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[123][12]' (FD) to 'biasing_wire_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[123][13]' (FD) to 'biasing_wire_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[123][14]' (FD) to 'biasing_wire_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[123][15]' (FD) to 'biasing_wire_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[123][16]' (FD) to 'biasing_wire_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[123][17]' (FD) to 'biasing_wire_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[123][18]' (FD) to 'biasing_wire_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[123][19]' (FD) to 'biasing_wire_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[123][20]' (FD) to 'biasing_wire_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[123][21]' (FD) to 'biasing_wire_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[123][22]' (FD) to 'biasing_wire_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[123][23]' (FD) to 'biasing_wire_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[123][24]' (FD) to 'biasing_wire_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[123][25]' (FD) to 'biasing_wire_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[123][26]' (FD) to 'biasing_wire_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[123][27]' (FD) to 'biasing_wire_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[123][28]' (FD) to 'biasing_wire_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[123][29]' (FD) to 'biasing_wire_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[123][30]' (FD) to 'biasing_wire_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[123][31]' (FD) to 'biasing_wire_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[122][1]' (FD) to 'biasing_wire_reg[122][6]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[122][5]' (FD) to 'biasing_wire_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[122][6]' (FD) to 'biasing_wire_reg[122][9]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:22 ; elapsed = 00:01:31 . Memory (MB): peak = 2068.652 ; gain = 726.008 ; free physical = 3118 ; free virtual = 5552
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------------+------------+---------------+----------------+
|Module Name       | RTL Object | Depth x Width | Implemented As | 
+------------------+------------+---------------+----------------+
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
+------------------+------------+---------------+----------------+


DSP: Preliminary Mapping  Report (see note below)
+-----------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name      | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
+-----------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:33 ; elapsed = 00:01:43 . Memory (MB): peak = 2068.652 ; gain = 726.008 ; free physical = 3306 ; free virtual = 5749
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:53 ; elapsed = 00:02:03 . Memory (MB): peak = 2179.793 ; gain = 837.148 ; free physical = 3244 ; free virtual = 5681
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:59 ; elapsed = 00:02:09 . Memory (MB): peak = 2187.020 ; gain = 844.375 ; free physical = 3257 ; free virtual = 5693
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:01 ; elapsed = 00:02:11 . Memory (MB): peak = 2187.020 ; gain = 844.375 ; free physical = 3239 ; free virtual = 5694
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:01 ; elapsed = 00:02:12 . Memory (MB): peak = 2187.020 ; gain = 844.375 ; free physical = 3243 ; free virtual = 5693
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:04 ; elapsed = 00:02:14 . Memory (MB): peak = 2187.020 ; gain = 844.375 ; free physical = 3236 ; free virtual = 5695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:04 ; elapsed = 00:02:14 . Memory (MB): peak = 2187.020 ; gain = 844.375 ; free physical = 3236 ; free virtual = 5695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:04 ; elapsed = 00:02:14 . Memory (MB): peak = 2187.020 ; gain = 844.375 ; free physical = 3236 ; free virtual = 5695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:04 ; elapsed = 00:02:14 . Memory (MB): peak = 2187.020 ; gain = 844.375 ; free physical = 3244 ; free virtual = 5694
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |  1022|
|2     |DSP48E1 |   128|
|3     |LUT1    |   629|
|4     |LUT2    |  1706|
|5     |LUT3    |  2333|
|6     |LUT4    |    32|
|7     |LUT5    |  3460|
|8     |LUT6    |     8|
|9     |FDRE    |  4364|
|10    |FDSE    |     1|
+------+--------+------+

Report Instance Areas: 
+------+-----------------------+--------+------+
|      |Instance               |Module  |Cells |
+------+-----------------------+--------+------+
|1     |top                    |        | 13683|
|2     |  \genblk1[0].mac_i    |mac     |    93|
|3     |  \genblk1[100].mac_i  |mac_0   |    54|
|4     |  \genblk1[101].mac_i  |mac_1   |    80|
|5     |  \genblk1[102].mac_i  |mac_2   |    57|
|6     |  \genblk1[103].mac_i  |mac_3   |    81|
|7     |  \genblk1[104].mac_i  |mac_4   |    55|
|8     |  \genblk1[105].mac_i  |mac_5   |    55|
|9     |  \genblk1[106].mac_i  |mac_6   |    80|
|10    |  \genblk1[107].mac_i  |mac_7   |    78|
|11    |  \genblk1[108].mac_i  |mac_8   |    54|
|12    |  \genblk1[109].mac_i  |mac_9   |    80|
|13    |  \genblk1[10].mac_i   |mac_10  |    79|
|14    |  \genblk1[110].mac_i  |mac_11  |    56|
|15    |  \genblk1[111].mac_i  |mac_12  |    78|
|16    |  \genblk1[112].mac_i  |mac_13  |    55|
|17    |  \genblk1[113].mac_i  |mac_14  |    56|
|18    |  \genblk1[114].mac_i  |mac_15  |    79|
|19    |  \genblk1[115].mac_i  |mac_16  |    55|
|20    |  \genblk1[116].mac_i  |mac_17  |    80|
|21    |  \genblk1[117].mac_i  |mac_18  |    80|
|22    |  \genblk1[118].mac_i  |mac_19  |    57|
|23    |  \genblk1[119].mac_i  |mac_20  |    53|
|24    |  \genblk1[11].mac_i   |mac_21  |    79|
|25    |  \genblk1[120].mac_i  |mac_22  |    53|
|26    |  \genblk1[121].mac_i  |mac_23  |    58|
|27    |  \genblk1[122].mac_i  |mac_24  |    81|
|28    |  \genblk1[123].mac_i  |mac_25  |    81|
|29    |  \genblk1[124].mac_i  |mac_26  |    80|
|30    |  \genblk1[125].mac_i  |mac_27  |    53|
|31    |  \genblk1[126].mac_i  |mac_28  |    81|
|32    |  \genblk1[127].mac_i  |mac_29  |    80|
|33    |  \genblk1[12].mac_i   |mac_30  |    57|
|34    |  \genblk1[13].mac_i   |mac_31  |    56|
|35    |  \genblk1[14].mac_i   |mac_32  |    51|
|36    |  \genblk1[15].mac_i   |mac_33  |    79|
|37    |  \genblk1[16].mac_i   |mac_34  |    58|
|38    |  \genblk1[17].mac_i   |mac_35  |    56|
|39    |  \genblk1[18].mac_i   |mac_36  |    52|
|40    |  \genblk1[19].mac_i   |mac_37  |    79|
|41    |  \genblk1[1].mac_i    |mac_38  |    78|
|42    |  \genblk1[20].mac_i   |mac_39  |    55|
|43    |  \genblk1[21].mac_i   |mac_40  |    55|
|44    |  \genblk1[22].mac_i   |mac_41  |    57|
|45    |  \genblk1[23].mac_i   |mac_42  |    56|
|46    |  \genblk1[24].mac_i   |mac_43  |    82|
|47    |  \genblk1[25].mac_i   |mac_44  |    55|
|48    |  \genblk1[26].mac_i   |mac_45  |    49|
|49    |  \genblk1[27].mac_i   |mac_46  |    55|
|50    |  \genblk1[28].mac_i   |mac_47  |    78|
|51    |  \genblk1[29].mac_i   |mac_48  |    78|
|52    |  \genblk1[2].mac_i    |mac_49  |    81|
|53    |  \genblk1[30].mac_i   |mac_50  |    79|
|54    |  \genblk1[31].mac_i   |mac_51  |    79|
|55    |  \genblk1[32].mac_i   |mac_52  |    80|
|56    |  \genblk1[33].mac_i   |mac_53  |    79|
|57    |  \genblk1[34].mac_i   |mac_54  |    75|
|58    |  \genblk1[35].mac_i   |mac_55  |    54|
|59    |  \genblk1[36].mac_i   |mac_56  |    80|
|60    |  \genblk1[37].mac_i   |mac_57  |    54|
|61    |  \genblk1[38].mac_i   |mac_58  |    56|
|62    |  \genblk1[39].mac_i   |mac_59  |    54|
|63    |  \genblk1[3].mac_i    |mac_60  |    52|
|64    |  \genblk1[40].mac_i   |mac_61  |    79|
|65    |  \genblk1[41].mac_i   |mac_62  |    85|
|66    |  \genblk1[42].mac_i   |mac_63  |    79|
|67    |  \genblk1[43].mac_i   |mac_64  |    79|
|68    |  \genblk1[44].mac_i   |mac_65  |    58|
|69    |  \genblk1[45].mac_i   |mac_66  |    82|
|70    |  \genblk1[46].mac_i   |mac_67  |    56|
|71    |  \genblk1[47].mac_i   |mac_68  |    78|
|72    |  \genblk1[48].mac_i   |mac_69  |    84|
|73    |  \genblk1[49].mac_i   |mac_70  |    54|
|74    |  \genblk1[4].mac_i    |mac_71  |    58|
|75    |  \genblk1[50].mac_i   |mac_72  |    76|
|76    |  \genblk1[51].mac_i   |mac_73  |    81|
|77    |  \genblk1[52].mac_i   |mac_74  |    80|
|78    |  \genblk1[53].mac_i   |mac_75  |    55|
|79    |  \genblk1[54].mac_i   |mac_76  |    52|
|80    |  \genblk1[55].mac_i   |mac_77  |    84|
|81    |  \genblk1[56].mac_i   |mac_78  |    56|
|82    |  \genblk1[57].mac_i   |mac_79  |    57|
|83    |  \genblk1[58].mac_i   |mac_80  |    81|
|84    |  \genblk1[59].mac_i   |mac_81  |    81|
|85    |  \genblk1[5].mac_i    |mac_82  |    57|
|86    |  \genblk1[60].mac_i   |mac_83  |    58|
|87    |  \genblk1[61].mac_i   |mac_84  |    79|
|88    |  \genblk1[62].mac_i   |mac_85  |    58|
|89    |  \genblk1[63].mac_i   |mac_86  |    81|
|90    |  \genblk1[64].mac_i   |mac_87  |    81|
|91    |  \genblk1[65].mac_i   |mac_88  |    80|
|92    |  \genblk1[66].mac_i   |mac_89  |    80|
|93    |  \genblk1[67].mac_i   |mac_90  |    81|
|94    |  \genblk1[68].mac_i   |mac_91  |    79|
|95    |  \genblk1[69].mac_i   |mac_92  |    56|
|96    |  \genblk1[6].mac_i    |mac_93  |    56|
|97    |  \genblk1[70].mac_i   |mac_94  |    56|
|98    |  \genblk1[71].mac_i   |mac_95  |    52|
|99    |  \genblk1[72].mac_i   |mac_96  |    55|
|100   |  \genblk1[73].mac_i   |mac_97  |    57|
|101   |  \genblk1[74].mac_i   |mac_98  |    58|
|102   |  \genblk1[75].mac_i   |mac_99  |    83|
|103   |  \genblk1[76].mac_i   |mac_100 |    79|
|104   |  \genblk1[77].mac_i   |mac_101 |    81|
|105   |  \genblk1[78].mac_i   |mac_102 |    80|
|106   |  \genblk1[79].mac_i   |mac_103 |    81|
|107   |  \genblk1[7].mac_i    |mac_104 |    83|
|108   |  \genblk1[80].mac_i   |mac_105 |    53|
|109   |  \genblk1[81].mac_i   |mac_106 |    80|
|110   |  \genblk1[82].mac_i   |mac_107 |    79|
|111   |  \genblk1[83].mac_i   |mac_108 |    79|
|112   |  \genblk1[84].mac_i   |mac_109 |    81|
|113   |  \genblk1[85].mac_i   |mac_110 |    83|
|114   |  \genblk1[86].mac_i   |mac_111 |    85|
|115   |  \genblk1[87].mac_i   |mac_112 |    55|
|116   |  \genblk1[88].mac_i   |mac_113 |    57|
|117   |  \genblk1[89].mac_i   |mac_114 |    55|
|118   |  \genblk1[8].mac_i    |mac_115 |    55|
|119   |  \genblk1[90].mac_i   |mac_116 |    55|
|120   |  \genblk1[91].mac_i   |mac_117 |    50|
|121   |  \genblk1[92].mac_i   |mac_118 |    56|
|122   |  \genblk1[93].mac_i   |mac_119 |    79|
|123   |  \genblk1[94].mac_i   |mac_120 |    56|
|124   |  \genblk1[95].mac_i   |mac_121 |    55|
|125   |  \genblk1[96].mac_i   |mac_122 |    77|
|126   |  \genblk1[97].mac_i   |mac_123 |    54|
|127   |  \genblk1[98].mac_i   |mac_124 |    54|
|128   |  \genblk1[99].mac_i   |mac_125 |    55|
|129   |  \genblk1[9].mac_i    |mac_126 |    51|
+------+-----------------------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:04 ; elapsed = 00:02:14 . Memory (MB): peak = 2187.020 ; gain = 844.375 ; free physical = 3244 ; free virtual = 5694
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:47 ; elapsed = 00:01:56 . Memory (MB): peak = 2187.020 ; gain = 308.117 ; free physical = 3300 ; free virtual = 5755
Synthesis Optimization Complete : Time (s): cpu = 00:02:04 ; elapsed = 00:02:15 . Memory (MB): peak = 2187.027 ; gain = 844.375 ; free physical = 3300 ; free virtual = 5755
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1150 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/temp.xdc]
Finished Parsing XDC File [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/temp.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2187.027 ; gain = 0.000 ; free physical = 3219 ; free virtual = 5678
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
429 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:10 ; elapsed = 00:02:19 . Memory (MB): peak = 2187.027 ; gain = 864.828 ; free physical = 3318 ; free virtual = 5777
# report_utilization -file utiliziation.rpt
# report_utilization -hierarchical -file hierarchical_utilization.rpt
# report_timing -file post_synth_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
report_timing: Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 2650.039 ; gain = 463.012 ; free physical = 2802 ; free virtual = 5280
# place_design -no_fanout_opt -directive ExtraTimingOpt
Command: place_design -no_fanout_opt -directive ExtraTimingOpt
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'ExtraTimingOpt' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2705.602 ; gain = 0.000 ; free physical = 2795 ; free virtual = 5272
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 371353ef

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2705.602 ; gain = 0.000 ; free physical = 2795 ; free virtual = 5272
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2705.602 ; gain = 0.000 ; free physical = 2815 ; free virtual = 5293

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 27ca8ed3

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2710.602 ; gain = 5.000 ; free physical = 2783 ; free virtual = 5262

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 77544be1

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2718.234 ; gain = 12.633 ; free physical = 2757 ; free virtual = 5242

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 77544be1

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2718.234 ; gain = 12.633 ; free physical = 2757 ; free virtual = 5242
Phase 1 Placer Initialization | Checksum: 77544be1

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 2718.234 ; gain = 12.633 ; free physical = 2753 ; free virtual = 5242

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: fd4a2543

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 2721.906 ; gain = 16.305 ; free physical = 2739 ; free virtual = 5222
Phase 2 Global Placement | Checksum: a05385cd

Time (s): cpu = 00:01:14 ; elapsed = 00:00:38 . Memory (MB): peak = 2740.473 ; gain = 34.871 ; free physical = 2703 ; free virtual = 5182

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: a05385cd

Time (s): cpu = 00:01:14 ; elapsed = 00:00:38 . Memory (MB): peak = 2740.473 ; gain = 34.871 ; free physical = 2703 ; free virtual = 5182

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 14503c627

Time (s): cpu = 00:01:20 ; elapsed = 00:00:41 . Memory (MB): peak = 2740.473 ; gain = 34.871 ; free physical = 2688 ; free virtual = 5172

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 8079cafa

Time (s): cpu = 00:01:21 ; elapsed = 00:00:41 . Memory (MB): peak = 2740.473 ; gain = 34.871 ; free physical = 2686 ; free virtual = 5173

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1265192be

Time (s): cpu = 00:01:21 ; elapsed = 00:00:41 . Memory (MB): peak = 2740.473 ; gain = 34.871 ; free physical = 2686 ; free virtual = 5173

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 86f537aa

Time (s): cpu = 00:01:26 ; elapsed = 00:00:44 . Memory (MB): peak = 2740.473 ; gain = 34.871 ; free physical = 2691 ; free virtual = 5175

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 148cda3c1

Time (s): cpu = 00:01:30 ; elapsed = 00:00:48 . Memory (MB): peak = 2752.578 ; gain = 46.977 ; free physical = 2679 ; free virtual = 5158

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1e849774b

Time (s): cpu = 00:01:31 ; elapsed = 00:00:48 . Memory (MB): peak = 2752.578 ; gain = 46.977 ; free physical = 2666 ; free virtual = 5159

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 165114201

Time (s): cpu = 00:01:31 ; elapsed = 00:00:48 . Memory (MB): peak = 2752.578 ; gain = 46.977 ; free physical = 2666 ; free virtual = 5159

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1901650c8

Time (s): cpu = 00:01:38 ; elapsed = 00:00:52 . Memory (MB): peak = 2752.578 ; gain = 46.977 ; free physical = 2680 ; free virtual = 5156
Phase 3 Detail Placement | Checksum: 1901650c8

Time (s): cpu = 00:01:38 ; elapsed = 00:00:52 . Memory (MB): peak = 2752.578 ; gain = 46.977 ; free physical = 2676 ; free virtual = 5156

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 95968f84

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 95968f84

Time (s): cpu = 00:01:46 ; elapsed = 00:00:56 . Memory (MB): peak = 2796.582 ; gain = 90.980 ; free physical = 2673 ; free virtual = 5153
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.257. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 12b6383bc

Time (s): cpu = 00:04:54 ; elapsed = 00:04:04 . Memory (MB): peak = 2797.582 ; gain = 91.980 ; free physical = 2232 ; free virtual = 4877
Phase 4.1 Post Commit Optimization | Checksum: 12b6383bc

Time (s): cpu = 00:04:54 ; elapsed = 00:04:04 . Memory (MB): peak = 2797.582 ; gain = 91.980 ; free physical = 2225 ; free virtual = 4873
Post Placement Optimization Initialization | Checksum: 9b2d26eb
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.224. For the most accurate timing information please run report_timing.

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: bdff0a19

Time (s): cpu = 00:07:43 ; elapsed = 00:06:49 . Memory (MB): peak = 2819.473 ; gain = 113.871 ; free physical = 2210 ; free virtual = 4851

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: bdff0a19

Time (s): cpu = 00:07:43 ; elapsed = 00:06:49 . Memory (MB): peak = 2819.473 ; gain = 113.871 ; free physical = 2211 ; free virtual = 4852

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2819.473 ; gain = 0.000 ; free physical = 2211 ; free virtual = 4852
Phase 4.4 Final Placement Cleanup | Checksum: 14fd8509b

Time (s): cpu = 00:07:44 ; elapsed = 00:06:49 . Memory (MB): peak = 2819.473 ; gain = 113.871 ; free physical = 2211 ; free virtual = 4852
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 14fd8509b

Time (s): cpu = 00:07:44 ; elapsed = 00:06:49 . Memory (MB): peak = 2819.473 ; gain = 113.871 ; free physical = 2211 ; free virtual = 4852
Ending Placer Task | Checksum: 113b2d89a

Time (s): cpu = 00:07:44 ; elapsed = 00:06:49 . Memory (MB): peak = 2819.473 ; gain = 113.871 ; free physical = 2287 ; free virtual = 4928
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:07:48 ; elapsed = 00:06:51 . Memory (MB): peak = 2819.473 ; gain = 169.434 ; free physical = 2287 ; free virtual = 4928
# if {[get_property SLACK [get_timing_paths -max_paths 1 -nworst 1 -setup]] < 0} {
# puts "Found setup timing violations => running physical optimization"
# report_timing -file slack.rpt
# phys_opt_design 
# }
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
Found setup timing violations => running physical optimization
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2819.477 ; gain = 0.000 ; free physical = 2255 ; free virtual = 4891

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.273 | TNS=-186.852 |
Phase 1 Physical Synthesis Initialization | Checksum: 1767d3fc1

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2819.477 ; gain = 0.000 ; free physical = 2230 ; free virtual = 4867
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.273 | TNS=-186.852 |

Phase 2 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 36 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net biasing_wire_reg[0][31]_rep_n_0. Replicated 10 times.
INFO: [Physopt 32-81] Processed net biasing_wire_reg[0]__0[3]. Replicated 10 times.
INFO: [Physopt 32-81] Processed net biasing_wire_reg[0][3]_rep__2_n_0. Replicated 3 times.
INFO: [Physopt 32-81] Processed net biasing_wire_reg[0][3]_rep__1_n_0. Replicated 5 times.
INFO: [Physopt 32-81] Processed net biasing_wire_reg[0][3]_rep_n_0. Replicated 3 times.
INFO: [Physopt 32-81] Processed net biasing_wire_reg[0][3]_rep__0_n_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg[1]_rep__7_n_0. Replicated 2 times.
INFO: [Physopt 32-81] Processed net biasing_wire_reg[0][31]_rep__1_n_0. Replicated 3 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg[1]_rep__2_n_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net genblk1[127].mac_i/clr_pulse_reg. Replicated 4 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg[1]_rep__8_n_0. Replicated 2 times.
INFO: [Physopt 32-81] Processed net genblk1[0].mac_i/A[4]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg[3]_rep__6_n_0. Replicated 2 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg[0]_rep__13_n_0. Replicated 3 times.
INFO: [Physopt 32-81] Processed net biasing_wire_reg[0][31]_rep__0_n_0. Replicated 2 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg[0]_rep__10_n_0. Replicated 2 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg[0]_rep__14_n_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg[1]_rep__13_n_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg[0]_rep__1_n_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg[1]_rep__15_n_0. Replicated 2 times.
INFO: [Physopt 32-81] Processed net biasing_wire_reg[0]__0[31]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net genblk1[0].mac_i/A[11]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg[3]_rep__10_n_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg[2]_rep__12_n_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg[1]_rep__11_n_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg[2]_rep__13_n_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg[1]_rep__5_n_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg[1]_rep__4_n_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg[0]_rep__12_n_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg[3]_rep__21_n_0. Replicated 2 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg[2]_rep__11_n_0. Replicated 2 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg[0]_rep__16_n_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg[3]_rep__4_n_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg[1]_rep__6_n_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg[2]_rep__9_n_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg[4]_rep__11_n_0. Replicated 2 times.
INFO: [Physopt 32-232] Optimized 36 nets. Created 82 new instances.
INFO: [Physopt 32-775] End 4 Pass. Optimized 36 nets or cells. Created 82 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.172 | TNS=-9.351 |
Netlist sorting complete. Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2819.477 ; gain = 0.000 ; free physical = 2220 ; free virtual = 4857
Phase 2 Fanout Optimization | Checksum: c669ed81

Time (s): cpu = 00:00:37 ; elapsed = 00:00:17 . Memory (MB): peak = 2819.477 ; gain = 0.000 ; free physical = 2210 ; free virtual = 4854

Phase 3 Placement Based Optimization
INFO: [Physopt 32-660] Identified 60 candidate nets for placement-based optimization.
INFO: [Physopt 32-663] Processed net ofm_4[124][15]_i_1_n_0.  Re-placed instance ofm_4[124][15]_i_1
INFO: [Physopt 32-663] Processed net genblk1[124].mac_i/ofm_4[124][1]_i_11_n_0.  Re-placed instance genblk1[124].mac_i/ofm_4[124][1]_i_11
INFO: [Physopt 32-663] Processed net ofm_4[124][0].  Re-placed instance ofm_4_reg[124][0]
INFO: [Physopt 32-663] Processed net ofm_4[124][10].  Re-placed instance ofm_4_reg[124][10]
INFO: [Physopt 32-663] Processed net ofm_4[124][11].  Re-placed instance ofm_4_reg[124][11]
INFO: [Physopt 32-663] Processed net ofm_4[124][1].  Re-placed instance ofm_4_reg[124][1]
INFO: [Physopt 32-663] Processed net ofm_4[124][6].  Re-placed instance ofm_4_reg[124][6]
INFO: [Physopt 32-663] Processed net ofm_4[124][7].  Re-placed instance ofm_4_reg[124][7]
INFO: [Physopt 32-663] Processed net ofm_4[124][8].  Re-placed instance ofm_4_reg[124][8]
INFO: [Physopt 32-663] Processed net ofm_4[124][9].  Re-placed instance ofm_4_reg[124][9]
INFO: [Physopt 32-663] Processed net ofm_5[124][15]_i_1_n_0.  Re-placed instance ofm_5[124][15]_i_1
INFO: [Physopt 32-662] Processed net ofm_4[124][12].  Did not re-place instance ofm_4_reg[124][12]
INFO: [Physopt 32-662] Processed net ofm_4[124][13].  Did not re-place instance ofm_4_reg[124][13]
INFO: [Physopt 32-662] Processed net ofm_4[124][14].  Did not re-place instance ofm_4_reg[124][14]
INFO: [Physopt 32-662] Processed net ofm_4[124][15].  Did not re-place instance ofm_4_reg[124][15]
INFO: [Physopt 32-662] Processed net ofm_4[124][2].  Did not re-place instance ofm_4_reg[124][2]
INFO: [Physopt 32-662] Processed net ofm_4[124][3].  Did not re-place instance ofm_4_reg[124][3]
INFO: [Physopt 32-662] Processed net ofm_4[124][4].  Did not re-place instance ofm_4_reg[124][4]
INFO: [Physopt 32-662] Processed net ofm_4[124][5].  Did not re-place instance ofm_4_reg[124][5]
INFO: [Physopt 32-663] Processed net ofm_5[124][1].  Re-placed instance ofm_5_reg[124][1]
INFO: [Physopt 32-663] Processed net ofm_5[124][2].  Re-placed instance ofm_5_reg[124][2]
INFO: [Physopt 32-663] Processed net ofm_5[124][3].  Re-placed instance ofm_5_reg[124][3]
INFO: [Physopt 32-663] Processed net ofm_5[124][4].  Re-placed instance ofm_5_reg[124][4]
INFO: [Physopt 32-662] Processed net genblk1[124].mac_i/ofm_4[124][1]_i_15_n_0.  Did not re-place instance genblk1[124].mac_i/ofm_4[124][1]_i_15
INFO: [Physopt 32-662] Processed net genblk1[124].mac_i/ofm_4[124][1]_i_19_n_0.  Did not re-place instance genblk1[124].mac_i/ofm_4[124][1]_i_19
INFO: [Physopt 32-663] Processed net ofm_5[124][13].  Re-placed instance ofm_5_reg[124][13]
INFO: [Physopt 32-663] Processed net ofm_5[124][14].  Re-placed instance ofm_5_reg[124][14]
INFO: [Physopt 32-663] Processed net ofm_5[124][8].  Re-placed instance ofm_5_reg[124][8]
INFO: [Physopt 32-662] Processed net genblk1[124].mac_i/ofm_4[124][1]_i_18_n_0.  Did not re-place instance genblk1[124].mac_i/ofm_4[124][1]_i_18
INFO: [Physopt 32-663] Processed net ofm_5[124][0].  Re-placed instance ofm_5_reg[124][0]
INFO: [Physopt 32-663] Processed net ofm_5[124][10].  Re-placed instance ofm_5_reg[124][10]
INFO: [Physopt 32-663] Processed net ofm_5[124][11].  Re-placed instance ofm_5_reg[124][11]
INFO: [Physopt 32-663] Processed net ofm_5[124][12].  Re-placed instance ofm_5_reg[124][12]
INFO: [Physopt 32-663] Processed net ofm_5[124][15].  Re-placed instance ofm_5_reg[124][15]
INFO: [Physopt 32-662] Processed net ofm_5[124][5].  Did not re-place instance ofm_5_reg[124][5]
INFO: [Physopt 32-662] Processed net ofm_5[124][6].  Did not re-place instance ofm_5_reg[124][6]
INFO: [Physopt 32-662] Processed net ofm_5[124][7].  Did not re-place instance ofm_5_reg[124][7]
INFO: [Physopt 32-662] Processed net ofm_5[124][9].  Did not re-place instance ofm_5_reg[124][9]
INFO: [Physopt 32-662] Processed net genblk1[124].mac_i/ofm_4[124][1]_i_20_n_0.  Did not re-place instance genblk1[124].mac_i/ofm_4[124][1]_i_20
INFO: [Physopt 32-663] Processed net ofm_4[116][15]_i_1_n_0.  Re-placed instance ofm_4[116][15]_i_1
INFO: [Physopt 32-662] Processed net genblk1[116].mac_i/ofm_4[116][1]_i_16_n_0.  Did not re-place instance genblk1[116].mac_i/ofm_4[116][1]_i_16
INFO: [Physopt 32-663] Processed net ofm_4[116][10].  Re-placed instance ofm_4_reg[116][10]
INFO: [Physopt 32-663] Processed net ofm_4[116][11].  Re-placed instance ofm_4_reg[116][11]
INFO: [Physopt 32-663] Processed net ofm_4[116][12].  Re-placed instance ofm_4_reg[116][12]
INFO: [Physopt 32-663] Processed net ofm_4[116][13].  Re-placed instance ofm_4_reg[116][13]
INFO: [Physopt 32-663] Processed net ofm_4[116][2].  Re-placed instance ofm_4_reg[116][2]
INFO: [Physopt 32-663] Processed net ofm_4[116][3].  Re-placed instance ofm_4_reg[116][3]
INFO: [Physopt 32-663] Processed net ofm_4[116][4].  Re-placed instance ofm_4_reg[116][4]
INFO: [Physopt 32-663] Processed net ofm_4[116][5].  Re-placed instance ofm_4_reg[116][5]
INFO: [Physopt 32-662] Processed net genblk1[116].mac_i/ofm_4[116][1]_i_17_n_0.  Did not re-place instance genblk1[116].mac_i/ofm_4[116][1]_i_17
INFO: [Physopt 32-662] Processed net genblk1[124].mac_i/ofm_4[124][1]_i_10_n_0.  Did not re-place instance genblk1[124].mac_i/ofm_4[124][1]_i_10
INFO: [Physopt 32-663] Processed net ofm_4[56][15]_i_1_n_0.  Re-placed instance ofm_4[56][15]_i_1
INFO: [Physopt 32-662] Processed net genblk1[124].mac_i/ofm_4[124][1]_i_13_n_0.  Did not re-place instance genblk1[124].mac_i/ofm_4[124][1]_i_13
INFO: [Physopt 32-662] Processed net genblk1[56].mac_i/ofm_4[56][1]_i_10_n_0.  Did not re-place instance genblk1[56].mac_i/ofm_4[56][1]_i_10
INFO: [Physopt 32-663] Processed net ofm_4[56][0].  Re-placed instance ofm_4_reg[56][0]
INFO: [Physopt 32-663] Processed net ofm_4[56][1].  Re-placed instance ofm_4_reg[56][1]
INFO: [Physopt 32-662] Processed net genblk1[116].mac_i/ofm_4[116][1]_i_18_n_0.  Did not re-place instance genblk1[116].mac_i/ofm_4[116][1]_i_18
INFO: [Physopt 32-662] Processed net genblk1[116].mac_i/ofm_4[116][1]_i_14_n_0.  Did not re-place instance genblk1[116].mac_i/ofm_4[116][1]_i_14
INFO: [Physopt 32-662] Processed net genblk1[124].mac_i/ofm_4[124][1]_i_17_n_0.  Did not re-place instance genblk1[124].mac_i/ofm_4[124][1]_i_17
INFO: [Physopt 32-663] Processed net ofm_4[116][15]_i_2_n_0.  Re-placed instance ofm_4[116][15]_i_2
INFO: [Physopt 32-661] Optimized 36 nets.  Re-placed 36 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 36 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 36 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.075 | TNS=-3.834 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2819.477 ; gain = 0.000 ; free physical = 2220 ; free virtual = 4851
Phase 3 Placement Based Optimization | Checksum: 9dbd8cf8

Time (s): cpu = 00:00:48 ; elapsed = 00:00:21 . Memory (MB): peak = 2819.477 ; gain = 0.000 ; free physical = 2215 ; free virtual = 4851

Phase 4 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-241] No nets found for rewiring () optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 4 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2819.477 ; gain = 0.000 ; free physical = 2215 ; free virtual = 4851
Phase 4 Rewire | Checksum: 9dbd8cf8

Time (s): cpu = 00:00:48 ; elapsed = 00:00:21 . Memory (MB): peak = 2819.477 ; gain = 0.000 ; free physical = 2215 ; free virtual = 4851

Phase 5 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 100 candidate nets for critical-cell optimization.
INFO: [Physopt 32-572] Net ofm_5[124][15]_i_1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net ofm_4[116][15]_i_1_n_0. Replicated 1 times.
INFO: [Physopt 32-572] Net ofm_4[124][15]_i_1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-601] Processed net ofm_5[116][15]_i_1_n_0. Net driver ofm_5[116][15]_i_1 was replaced.
INFO: [Physopt 32-81] Processed net ofm_5[19][15]_i_1_n_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net genblk1[85].mac_i/clr_pulse_reg[0]. Replicated 1 times.
INFO: [Physopt 32-601] Processed net genblk1[85].mac_i/SR[0]. Net driver genblk1[85].mac_i/ofm_4[85][15]_i_1 was replaced.
INFO: [Physopt 32-81] Processed net ofm_5[82][15]_i_1_n_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net ofm_5[33][15]_i_1_n_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net ofm_4[82][15]_i_1_n_0. Replicated 1 times.
INFO: [Physopt 32-572] Net ofm_5[124][15]_i_2_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-601] Processed net ofm_4[52][15]_i_1_n_0. Net driver ofm_4[52][15]_i_1 was replaced.
INFO: [Physopt 32-571] Net ofm_5[116][15]_i_2_n_0 was not replicated.
INFO: [Physopt 32-571] Net ofm_4[113][15]_i_1_n_0 was not replicated.
INFO: [Physopt 32-571] Net ofm_5[113][15]_i_1_n_0 was not replicated.
INFO: [Physopt 32-571] Net ofm_5[52][15]_i_1_n_0 was not replicated.
INFO: [Physopt 32-571] Net ofm_4[56][15]_i_1_n_0 was not replicated.
INFO: [Physopt 32-571] Net ofm_4[116][15]_i_2_n_0 was not replicated.
INFO: [Physopt 32-571] Net ofm_5[56][15]_i_1_n_0 was not replicated.
INFO: [Physopt 32-571] Net genblk1[78].mac_i/clr_pulse_reg_rep__2[0] was not replicated.
INFO: [Physopt 32-571] Net ofm_5[74][15]_i_2_n_0 was not replicated.
INFO: [Physopt 32-571] Net ofm_4[19][15]_i_1_n_0 was not replicated.
INFO: [Physopt 32-571] Net ofm_4[74][15]_i_1_n_0 was not replicated.
INFO: [Physopt 32-571] Net genblk1[0].mac_i/A[7] was not replicated.
INFO: [Physopt 32-571] Net fire4_expand_1_en_reg_rep__13_n_0 was not replicated.
INFO: [Physopt 32-571] Net ofm_4[124][15]_i_2_n_0 was not replicated.
INFO: [Physopt 32-571] Net ofm_5[4][15]_i_1_n_0 was not replicated.
INFO: [Physopt 32-571] Net ofm_4[52][15]_i_2_n_0 was not replicated.
INFO: [Physopt 32-571] Net ofm_5[6][15]_i_1_n_0 was not replicated.
INFO: [Physopt 32-571] Net ofm_4[82][15]_i_2_n_0 was not replicated.
INFO: [Physopt 32-571] Net ofm_4[8][15]_i_1_n_0 was not replicated.
INFO: [Physopt 32-571] Net ofm_4[122][15]_i_1_n_0 was not replicated.
INFO: [Physopt 32-571] Net genblk1[0].mac_i/A[0] was not replicated.
INFO: [Physopt 32-571] Net genblk1[78].mac_i/SR[0] was not replicated.
INFO: [Physopt 32-571] Net ofm_5[72][15]_i_1_n_0 was not replicated.
INFO: [Physopt 32-571] Net ofm_5[127][15]_i_1_n_0 was not replicated.
INFO: [Physopt 32-571] Net biasing_wire_reg[0]__0[3]_repN_4 was not replicated.
INFO: [Physopt 32-571] Net ofm_4[121][15]_i_1_n_0 was not replicated.
INFO: [Physopt 32-571] Net ofm_4[56][15]_i_2_n_0 was not replicated.
INFO: [Physopt 32-571] Net ofm_4[23][15]_i_2_n_0 was not replicated.
INFO: [Physopt 32-571] Net ofm_5[74][15]_i_1_n_0 was not replicated.
INFO: [Physopt 32-571] Net ofm_4[99][15]_i_1_n_0 was not replicated.
INFO: [Physopt 32-571] Net ofm_4[118][15]_i_1_n_0 was not replicated.
INFO: [Physopt 32-571] Net ofm_5[82][15]_i_2_n_0 was not replicated.
INFO: [Physopt 32-571] Net ofm_5[8][15]_i_1_n_0 was not replicated.
INFO: [Physopt 32-571] Net genblk1[78].mac_i/clr_pulse_reg_rep__2_0[0] was not replicated.
INFO: [Physopt 32-571] Net ofm_4[12][15]_i_1_n_0 was not replicated.
INFO: [Physopt 32-571] Net weight_rom_address_reg[3]_rep__1_n_0 was not replicated.
INFO: [Physopt 32-571] Net weight_rom_address_reg__0[1] was not replicated.
INFO: [Physopt 32-571] Net ofm_5[24][15]_i_1_n_0 was not replicated.
INFO: [Physopt 32-571] Net ofm_5[12][15]_i_1_n_0 was not replicated.
INFO: [Physopt 32-571] Net genblk1[0].mac_i/A[1] was not replicated.
INFO: [Physopt 32-571] Net ofm_4[33][15]_i_1_n_0 was not replicated.
INFO: [Physopt 32-571] Net fire4_expand_1_en_reg_rep_n_0 was not replicated.
INFO: [Physopt 32-571] Net weight_rom_address_reg[3]_rep__9_n_0 was not replicated.
INFO: [Physopt 32-571] Net weight_rom_address_reg[3]_rep__10_n_0_repN was not replicated.
INFO: [Physopt 32-571] Net ofm_5[98][15]_i_1_n_0 was not replicated.
INFO: [Physopt 32-571] Net ofm_4[98][15]_i_1_n_0 was not replicated.
INFO: [Physopt 32-571] Net genblk1[0].mac_i/A[13] was not replicated.
INFO: [Physopt 32-571] Net fire4_expand_1_en_reg_rep__14_n_0 was not replicated.
INFO: [Physopt 32-571] Net ofm_5[109][15]_i_1_n_0 was not replicated.
INFO: [Physopt 32-571] Net ofm_4[30][15]_i_1_n_0 was not replicated.
INFO: [Physopt 32-571] Net ofm_4[20][15]_i_1_n_0 was not replicated.
INFO: [Physopt 32-571] Net ofm_5[122][15]_i_1_n_0 was not replicated.
INFO: [Physopt 32-571] Net ofm_4[12][15]_i_2_n_0 was not replicated.
INFO: [Physopt 32-571] Net weight_rom_address_reg[0]_rep__21_n_0 was not replicated.
INFO: [Physopt 32-571] Net ofm_4[24][15]_i_1_n_0 was not replicated.
INFO: [Physopt 32-571] Net genblk1[0].mac_i/A[2] was not replicated.
INFO: [Physopt 32-571] Net biasing_wire_reg[0]__0[3]_repN_5 was not replicated.
INFO: [Physopt 32-571] Net genblk1[85].mac_i/clr_pulse_reg_0[0] was not replicated.
INFO: [Physopt 32-571] Net ofm_5[56][15]_i_2_n_0 was not replicated.
INFO: [Physopt 32-571] Net weight_rom_address_reg[0]_rep__12_n_0_repN was not replicated.
INFO: [Physopt 32-571] Net genblk1[72].mac_i/mul_out_reg_i_1__71_n_0 was not replicated.
INFO: [Physopt 32-571] Net ofm_5[112][15]_i_1_n_0 was not replicated.
INFO: [Physopt 32-571] Net biasing_wire_reg[0][31]_rep_n_0_repN_1 was not replicated.
INFO: [Physopt 32-571] Net ofm_5[52][15]_i_2_n_0 was not replicated.
INFO: [Physopt 32-571] Net ofm_4[120][15]_i_1_n_0 was not replicated.
INFO: [Physopt 32-571] Net ofm_5[103][15]_i_1_n_0 was not replicated.
INFO: [Physopt 32-571] Net ofm_5[81][15]_i_1_n_0 was not replicated.
INFO: [Physopt 32-571] Net weight_rom_address_reg[0]_rep__18_n_0 was not replicated.
INFO: [Physopt 32-571] Net weight_rom_address_reg[2]_rep__22_n_0 was not replicated.
INFO: [Physopt 32-571] Net ofm_5[19][15]_i_2_n_0 was not replicated.
INFO: [Physopt 32-571] Net ofm_5[72][15]_i_2_n_0 was not replicated.
INFO: [Physopt 32-571] Net ofm_4[96][15]_i_1_n_0 was not replicated.
INFO: [Physopt 32-571] Net ofm_4[112][15]_i_1_n_0 was not replicated.
INFO: [Physopt 32-571] Net ofm_5[102][15]_i_1_n_0 was not replicated.
INFO: [Physopt 32-571] Net ofm_4[61][15]_i_1_n_0 was not replicated.
INFO: [Physopt 32-571] Net ofm_4[20][15]_i_2_n_0 was not replicated.
INFO: [Physopt 32-571] Net weight_rom_address_reg[0]_rep__7_n_0 was not replicated.
INFO: [Physopt 32-571] Net genblk1[47].mac_i/g0_b15__94_n_0 was not replicated.
INFO: [Physopt 32-571] Net ofm_4[81][15]_i_1_n_0 was not replicated.
INFO: [Physopt 32-571] Net ofm_4[46][15]_i_1_n_0 was not replicated.
INFO: [Physopt 32-571] Net ofm_4[102][15]_i_1_n_0 was not replicated.
INFO: [Physopt 32-571] Net ofm_5[23][15]_i_2_n_0 was not replicated.
INFO: [Physopt 32-571] Net ofm_5[120][15]_i_2_n_0 was not replicated.
INFO: [Physopt 32-571] Net genblk1[104].mac_i/mul_out_reg_i_1__103_n_0 was not replicated.
INFO: [Physopt 32-571] Net weight_rom_address_reg[2]_rep__18_n_0 was not replicated.
INFO: [Physopt 32-571] Net weight_rom_address_reg[3]_rep__16_n_0 was not replicated.
INFO: [Physopt 32-232] Optimized 9 nets. Created 6 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 9 nets or cells. Created 6 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.075 | TNS=-2.857 |
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2819.477 ; gain = 0.000 ; free physical = 2201 ; free virtual = 4847
Phase 5 Critical Cell Optimization | Checksum: 9419ca70

Time (s): cpu = 00:00:52 ; elapsed = 00:00:23 . Memory (MB): peak = 2819.477 ; gain = 0.000 ; free physical = 2201 ; free virtual = 4847

Phase 6 DSP Register Optimization
INFO: [Physopt 32-457] Pass 1. Identified 4 candidate cells for DSP register optimization.
INFO: [Physopt 32-666] Processed cell genblk1[59].mac_i/mul_out_reg. No change.
INFO: [Physopt 32-666] Processed cell genblk1[106].mac_i/mul_out_reg. No change.
INFO: [Physopt 32-665] Processed cell genblk1[113].mac_i/mul_out_reg. 14 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[123].mac_i/mul_out_reg. 14 registers were pushed out.
INFO: [Physopt 32-775] End 2 Pass. Optimized 2 nets or cells. Created 28 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.075 | TNS=-2.857 |
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2819.477 ; gain = 0.000 ; free physical = 2226 ; free virtual = 4869
Phase 6 DSP Register Optimization | Checksum: 17d3e0ac1

Time (s): cpu = 00:01:01 ; elapsed = 00:00:28 . Memory (MB): peak = 2819.477 ; gain = 0.000 ; free physical = 2226 ; free virtual = 4869

Phase 7 BRAM Register Optimization
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 7 BRAM Register Optimization | Checksum: 17d3e0ac1

Time (s): cpu = 00:01:01 ; elapsed = 00:00:29 . Memory (MB): peak = 2819.477 ; gain = 0.000 ; free physical = 2225 ; free virtual = 4868

Phase 8 URAM Register Optimization
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 8 URAM Register Optimization | Checksum: 17d3e0ac1

Time (s): cpu = 00:01:01 ; elapsed = 00:00:29 . Memory (MB): peak = 2819.477 ; gain = 0.000 ; free physical = 2231 ; free virtual = 4868

Phase 9 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 9 Shift Register Optimization | Checksum: 17d3e0ac1

Time (s): cpu = 00:01:01 ; elapsed = 00:00:29 . Memory (MB): peak = 2819.477 ; gain = 0.000 ; free physical = 2231 ; free virtual = 4868

Phase 10 Critical Pin Optimization
INFO: [Physopt 32-606] Identified 27 candidate nets for critical-pin optimization.
INFO: [Physopt 32-608] Optimized 8 nets.  Swapped 69 pins.
INFO: [Physopt 32-775] End 1 Pass. Optimized 8 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 69 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.075 | TNS=-1.906 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2819.477 ; gain = 0.000 ; free physical = 2230 ; free virtual = 4867
Phase 10 Critical Pin Optimization | Checksum: 17d3e0ac1

Time (s): cpu = 00:01:01 ; elapsed = 00:00:29 . Memory (MB): peak = 2819.477 ; gain = 0.000 ; free physical = 2230 ; free virtual = 4867

Phase 11 Very High Fanout Optimization
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 11 Very High Fanout Optimization | Checksum: 17d3e0ac1

Time (s): cpu = 00:01:01 ; elapsed = 00:00:29 . Memory (MB): peak = 2819.477 ; gain = 0.000 ; free physical = 2230 ; free virtual = 4866

Phase 12 BRAM Enable Optimization
Phase 12 BRAM Enable Optimization | Checksum: 17d3e0ac1

Time (s): cpu = 00:01:01 ; elapsed = 00:00:29 . Memory (MB): peak = 2819.477 ; gain = 0.000 ; free physical = 2230 ; free virtual = 4866
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2819.477 ; gain = 0.000 ; free physical = 2230 ; free virtual = 4866
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-0.075 | TNS=-1.906 |

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Fanout             |          0.101  |        177.501  |           82  |              0  |                    36  |           0  |           1  |  00:00:11  |
|  Placement Based    |          0.097  |          5.517  |            0  |              0  |                    36  |           0  |           1  |  00:00:04  |
|  Rewire             |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Cell      |          0.000  |          0.977  |            6  |              0  |                     9  |           0  |           1  |  00:00:02  |
|  DSP Register       |          0.000  |          0.000  |           28  |              0  |                     2  |           0  |           1  |  00:00:05  |
|  BRAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register     |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Pin       |          0.000  |          0.951  |            0  |              0  |                     8  |           0  |           1  |  00:00:00  |
|  Very High Fanout   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Enable        |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |          0.198  |        184.947  |          116  |              0  |                    91  |           0  |          11  |  00:00:23  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2819.477 ; gain = 0.000 ; free physical = 2230 ; free virtual = 4866
Ending Physical Synthesis Task | Checksum: 11f450684

Time (s): cpu = 00:01:01 ; elapsed = 00:00:29 . Memory (MB): peak = 2819.477 ; gain = 0.000 ; free physical = 2227 ; free virtual = 4864
INFO: [Common 17-83] Releasing license: Implementation
237 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:01:02 ; elapsed = 00:00:30 . Memory (MB): peak = 2819.477 ; gain = 0.004 ; free physical = 2260 ; free virtual = 4896
# route_design -directive NoTimingRelaxation -tns_cleanup
Command: route_design -directive NoTimingRelaxation -tns_cleanup
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'NoTimingRelaxation'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 765fe6bf ConstDB: 0 ShapeSum: 1adc958e RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "fire4_expand_1_en_i" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "fire4_expand_1_en_i". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_4_i[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_4_i[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_5_i[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_5_i[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_4_i[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_4_i[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_5_i[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_5_i[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "fire5_expand_1_en_i" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "fire5_expand_1_en_i". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_4_i[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_4_i[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_5_i[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_5_i[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_4_i[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_4_i[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_5_i[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_5_i[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ram_feedback_4" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ram_feedback_4". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ram_feedback_5" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ram_feedback_5". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_4_i[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_4_i[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_4_i[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_4_i[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_5_i[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_5_i[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_4_i[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_4_i[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_5_i[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_5_i[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_5_i[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_5_i[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_4_i[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_4_i[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_5_i[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_5_i[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_4_i[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_4_i[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_4_i[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_4_i[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_4_i[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_4_i[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_5_i[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_5_i[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_5_i[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_5_i[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_5_i[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_5_i[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_4_i[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_4_i[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_5_i[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_5_i[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_5_i[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_5_i[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_4_i[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_4_i[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_5_i[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_5_i[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_4_i[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_4_i[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_5_i[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_5_i[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_4_i[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_4_i[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_5_i[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_5_i[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_4_i[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_4_i[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: 1c05895b1

Time (s): cpu = 00:02:12 ; elapsed = 00:01:18 . Memory (MB): peak = 3264.625 ; gain = 445.148 ; free physical = 1768 ; free virtual = 4425
Post Restoration Checksum: NetGraph: cd61ac16 NumContArr: f2f6e99b Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1c05895b1

Time (s): cpu = 00:02:13 ; elapsed = 00:01:19 . Memory (MB): peak = 3264.625 ; gain = 445.148 ; free physical = 1761 ; free virtual = 4425

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1c05895b1

Time (s): cpu = 00:02:13 ; elapsed = 00:01:19 . Memory (MB): peak = 3276.746 ; gain = 457.270 ; free physical = 1727 ; free virtual = 4391

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1c05895b1

Time (s): cpu = 00:02:13 ; elapsed = 00:01:19 . Memory (MB): peak = 3276.746 ; gain = 457.270 ; free physical = 1727 ; free virtual = 4391
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1a7c442ff

Time (s): cpu = 00:02:19 ; elapsed = 00:01:22 . Memory (MB): peak = 3324.324 ; gain = 504.848 ; free physical = 1722 ; free virtual = 4378
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.022  | TNS=0.000  | WHS=0.071  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 1272db89d

Time (s): cpu = 00:02:22 ; elapsed = 00:01:23 . Memory (MB): peak = 3324.324 ; gain = 504.848 ; free physical = 1704 ; free virtual = 4372

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 171675a28

Time (s): cpu = 00:02:35 ; elapsed = 00:01:28 . Memory (MB): peak = 3339.934 ; gain = 520.457 ; free physical = 1697 ; free virtual = 4353

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 2006
 Number of Nodes with overlaps = 493
 Number of Nodes with overlaps = 156
 Number of Nodes with overlaps = 57
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.071 | TNS=-1.083 | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 2a163161e

Time (s): cpu = 00:03:16 ; elapsed = 00:01:49 . Memory (MB): peak = 3339.934 ; gain = 520.457 ; free physical = 1713 ; free virtual = 4370

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.071 | TNS=-0.597 | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1a322513f

Time (s): cpu = 00:03:19 ; elapsed = 00:01:53 . Memory (MB): peak = 3339.934 ; gain = 520.457 ; free physical = 1715 ; free virtual = 4375
Phase 4 Rip-up And Reroute | Checksum: 1a322513f

Time (s): cpu = 00:03:19 ; elapsed = 00:01:53 . Memory (MB): peak = 3339.934 ; gain = 520.457 ; free physical = 1715 ; free virtual = 4375

Phase 5 Delay and Skew Optimization

Phase 5.1 TNS Cleanup

Phase 5.1.1 Delay CleanUp

Phase 5.1.1.1 Update Timing
Phase 5.1.1.1 Update Timing | Checksum: 1a322513f

Time (s): cpu = 00:03:20 ; elapsed = 00:01:53 . Memory (MB): peak = 3339.934 ; gain = 520.457 ; free physical = 1726 ; free virtual = 4375
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.071 | TNS=-0.597 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 5.1.1.2 Update Timing
Phase 5.1.1.2 Update Timing | Checksum: 10d14245a

Time (s): cpu = 00:03:21 ; elapsed = 00:01:53 . Memory (MB): peak = 3339.934 ; gain = 520.457 ; free physical = 1726 ; free virtual = 4375
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.071 | TNS=-0.597 | WHS=N/A    | THS=N/A    |

Phase 5.1.1 Delay CleanUp | Checksum: f56310a7

Time (s): cpu = 00:03:21 ; elapsed = 00:01:54 . Memory (MB): peak = 3339.934 ; gain = 520.457 ; free physical = 1726 ; free virtual = 4375
Phase 5.1 TNS Cleanup | Checksum: f56310a7

Time (s): cpu = 00:03:21 ; elapsed = 00:01:54 . Memory (MB): peak = 3339.934 ; gain = 520.457 ; free physical = 1726 ; free virtual = 4375

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: f56310a7

Time (s): cpu = 00:03:21 ; elapsed = 00:01:54 . Memory (MB): peak = 3339.934 ; gain = 520.457 ; free physical = 1726 ; free virtual = 4375
Phase 5 Delay and Skew Optimization | Checksum: f56310a7

Time (s): cpu = 00:03:21 ; elapsed = 00:01:54 . Memory (MB): peak = 3339.934 ; gain = 520.457 ; free physical = 1726 ; free virtual = 4375

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1853ad9e2

Time (s): cpu = 00:03:22 ; elapsed = 00:01:54 . Memory (MB): peak = 3339.934 ; gain = 520.457 ; free physical = 1726 ; free virtual = 4375
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.071 | TNS=-0.597 | WHS=0.094  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1853ad9e2

Time (s): cpu = 00:03:22 ; elapsed = 00:01:54 . Memory (MB): peak = 3339.934 ; gain = 520.457 ; free physical = 1726 ; free virtual = 4375
Phase 6 Post Hold Fix | Checksum: 1853ad9e2

Time (s): cpu = 00:03:23 ; elapsed = 00:01:55 . Memory (MB): peak = 3339.934 ; gain = 520.457 ; free physical = 1726 ; free virtual = 4375

Phase 7 Timing Verification

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: 159f2792f

Time (s): cpu = 00:03:25 ; elapsed = 00:01:55 . Memory (MB): peak = 3339.934 ; gain = 520.457 ; free physical = 1725 ; free virtual = 4374
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.071 | TNS=-0.597 | WHS=N/A    | THS=N/A    |

Phase 7 Timing Verification | Checksum: 159f2792f

Time (s): cpu = 00:03:25 ; elapsed = 00:01:55 . Memory (MB): peak = 3339.934 ; gain = 520.457 ; free physical = 1725 ; free virtual = 4374

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.44803 %
  Global Horizontal Routing Utilization  = 0.574031 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 67.5676%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 71.1712%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 72.0588%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 79.4118%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 8 Route finalize | Checksum: 159f2792f

Time (s): cpu = 00:03:26 ; elapsed = 00:01:56 . Memory (MB): peak = 3339.934 ; gain = 520.457 ; free physical = 1720 ; free virtual = 4370

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 159f2792f

Time (s): cpu = 00:03:26 ; elapsed = 00:01:56 . Memory (MB): peak = 3339.934 ; gain = 520.457 ; free physical = 1720 ; free virtual = 4369

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 15be34599

Time (s): cpu = 00:03:27 ; elapsed = 00:01:57 . Memory (MB): peak = 3339.934 ; gain = 520.457 ; free physical = 1720 ; free virtual = 4369

Phase 11 Incr Placement Change
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3339.934 ; gain = 0.000 ; free physical = 1766 ; free virtual = 4422
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.082. For the most accurate timing information please run report_timing.
Ending IncrPlace Task | Checksum: 71c89d84

Time (s): cpu = 00:00:37 ; elapsed = 00:00:30 . Memory (MB): peak = 3339.934 ; gain = 0.000 ; free physical = 1814 ; free virtual = 4464
Phase 11 Incr Placement Change | Checksum: 15be34599

Time (s): cpu = 00:04:05 ; elapsed = 00:02:27 . Memory (MB): peak = 3339.934 ; gain = 520.457 ; free physical = 1814 ; free virtual = 4464

Phase 12 Build RT Design
WARNING: [Route 35-197] Clock port "clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "fire4_expand_1_en_i" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "fire4_expand_1_en_i". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_4_i[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_4_i[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_5_i[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_5_i[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_4_i[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_4_i[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_5_i[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_5_i[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "fire5_expand_1_en_i" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "fire5_expand_1_en_i". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_4_i[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_4_i[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_5_i[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_5_i[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_4_i[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_4_i[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_5_i[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_5_i[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ram_feedback_4" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ram_feedback_4". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ram_feedback_5" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ram_feedback_5". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_4_i[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_4_i[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_4_i[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_4_i[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_5_i[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_5_i[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_4_i[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_4_i[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_5_i[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_5_i[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_5_i[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_5_i[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_4_i[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_4_i[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_5_i[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_5_i[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_4_i[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_4_i[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_4_i[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_4_i[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_4_i[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_4_i[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_5_i[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_5_i[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_5_i[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_5_i[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_5_i[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_5_i[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_4_i[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_4_i[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_5_i[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_5_i[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_5_i[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_5_i[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_4_i[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_4_i[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_5_i[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_5_i[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_4_i[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_4_i[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_5_i[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_5_i[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_4_i[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_4_i[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_5_i[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_5_i[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_4_i[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_4_i[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 12 Build RT Design | Checksum: 14edeaa93

Time (s): cpu = 00:04:32 ; elapsed = 00:02:54 . Memory (MB): peak = 3339.934 ; gain = 520.457 ; free physical = 1796 ; free virtual = 4454
Post Restoration Checksum: NetGraph: 46589aed NumContArr: 3575952f Constraints: 0 Timing: 0

Phase 13 Router Initialization

Phase 13.1 Create Timer
Phase 13.1 Create Timer | Checksum: 7bce301c

Time (s): cpu = 00:04:33 ; elapsed = 00:02:55 . Memory (MB): peak = 3339.934 ; gain = 520.457 ; free physical = 1756 ; free virtual = 4421

Phase 13.2 Fix Topology Constraints
Phase 13.2 Fix Topology Constraints | Checksum: 7bce301c

Time (s): cpu = 00:04:33 ; elapsed = 00:02:55 . Memory (MB): peak = 3339.934 ; gain = 520.457 ; free physical = 1722 ; free virtual = 4387

Phase 13.3 Pre Route Cleanup
Phase 13.3 Pre Route Cleanup | Checksum: 1342bc413

Time (s): cpu = 00:04:33 ; elapsed = 00:02:55 . Memory (MB): peak = 3339.934 ; gain = 520.457 ; free physical = 1722 ; free virtual = 4387
 Number of Nodes with overlaps = 0

Phase 13.4 Update Timing
Phase 13.4 Update Timing | Checksum: 2411054c2

Time (s): cpu = 00:04:41 ; elapsed = 00:02:59 . Memory (MB): peak = 3339.934 ; gain = 520.457 ; free physical = 1759 ; free virtual = 4420
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.084  | TNS=0.000  | WHS=0.071  | THS=0.000  |

Phase 13 Router Initialization | Checksum: 1b24c672c

Time (s): cpu = 00:04:44 ; elapsed = 00:03:00 . Memory (MB): peak = 3339.934 ; gain = 520.457 ; free physical = 1754 ; free virtual = 4412

Phase 14 Initial Routing
Phase 14 Initial Routing | Checksum: be525e1e

Time (s): cpu = 00:04:49 ; elapsed = 00:03:03 . Memory (MB): peak = 3339.934 ; gain = 520.457 ; free physical = 1748 ; free virtual = 4403

Phase 15 Rip-up And Reroute

Phase 15.1 Global Iteration 0
 Number of Nodes with overlaps = 49
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.020 | TNS=-0.079 | WHS=N/A    | THS=N/A    |

Phase 15.1 Global Iteration 0 | Checksum: 2c2636287

Time (s): cpu = 00:04:56 ; elapsed = 00:03:07 . Memory (MB): peak = 3339.934 ; gain = 520.457 ; free physical = 1747 ; free virtual = 4405

Phase 15.2 Global Iteration 1
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.008 | TNS=-0.031 | WHS=N/A    | THS=N/A    |

Phase 15.2 Global Iteration 1 | Checksum: 232e266d4

Time (s): cpu = 00:04:59 ; elapsed = 00:03:10 . Memory (MB): peak = 3339.934 ; gain = 520.457 ; free physical = 1746 ; free virtual = 4404

Phase 15.3 Global Iteration 2
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.038  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 15.3 Global Iteration 2 | Checksum: 23b5d1e95

Time (s): cpu = 00:04:59 ; elapsed = 00:03:11 . Memory (MB): peak = 3339.934 ; gain = 520.457 ; free physical = 1746 ; free virtual = 4404
Phase 15 Rip-up And Reroute | Checksum: 23b5d1e95

Time (s): cpu = 00:04:59 ; elapsed = 00:03:11 . Memory (MB): peak = 3339.934 ; gain = 520.457 ; free physical = 1746 ; free virtual = 4404

Phase 16 Delay and Skew Optimization

Phase 16.1 TNS Cleanup

Phase 16.1.1 Delay CleanUp
Phase 16.1.1 Delay CleanUp | Checksum: 23b5d1e95

Time (s): cpu = 00:04:59 ; elapsed = 00:03:11 . Memory (MB): peak = 3339.934 ; gain = 520.457 ; free physical = 1745 ; free virtual = 4404
Phase 16.1 TNS Cleanup | Checksum: 23b5d1e95

Time (s): cpu = 00:04:59 ; elapsed = 00:03:11 . Memory (MB): peak = 3339.934 ; gain = 520.457 ; free physical = 1740 ; free virtual = 4405

Phase 16.2 Clock Skew Optimization
Phase 16.2 Clock Skew Optimization | Checksum: 23b5d1e95

Time (s): cpu = 00:04:59 ; elapsed = 00:03:11 . Memory (MB): peak = 3339.934 ; gain = 520.457 ; free physical = 1753 ; free virtual = 4404
Phase 16 Delay and Skew Optimization | Checksum: 23b5d1e95

Time (s): cpu = 00:05:00 ; elapsed = 00:03:11 . Memory (MB): peak = 3339.934 ; gain = 520.457 ; free physical = 1753 ; free virtual = 4404

Phase 17 Post Hold Fix

Phase 17.1 Hold Fix Iter

Phase 17.1.1 Update Timing
Phase 17.1.1 Update Timing | Checksum: 1b37dffde

Time (s): cpu = 00:05:01 ; elapsed = 00:03:11 . Memory (MB): peak = 3339.934 ; gain = 520.457 ; free physical = 1753 ; free virtual = 4404
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.038  | TNS=0.000  | WHS=0.094  | THS=0.000  |

Phase 17.1 Hold Fix Iter | Checksum: 1b37dffde

Time (s): cpu = 00:05:01 ; elapsed = 00:03:11 . Memory (MB): peak = 3339.934 ; gain = 520.457 ; free physical = 1753 ; free virtual = 4404
Phase 17 Post Hold Fix | Checksum: 1b37dffde

Time (s): cpu = 00:05:01 ; elapsed = 00:03:12 . Memory (MB): peak = 3339.934 ; gain = 520.457 ; free physical = 1753 ; free virtual = 4404

Phase 18 Timing Verification

Phase 18.1 Update Timing
Phase 18.1 Update Timing | Checksum: 20421f4a9

Time (s): cpu = 00:05:03 ; elapsed = 00:03:12 . Memory (MB): peak = 3339.934 ; gain = 520.457 ; free physical = 1746 ; free virtual = 4404
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.038  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 18 Timing Verification | Checksum: 20421f4a9

Time (s): cpu = 00:05:03 ; elapsed = 00:03:12 . Memory (MB): peak = 3339.934 ; gain = 520.457 ; free physical = 1746 ; free virtual = 4404

Phase 19 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.448686 %
  Global Horizontal Routing Utilization  = 0.57464 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 19 Route finalize | Checksum: 20421f4a9

Time (s): cpu = 00:05:04 ; elapsed = 00:03:13 . Memory (MB): peak = 3339.934 ; gain = 520.457 ; free physical = 1742 ; free virtual = 4399

Phase 20 Verifying routed nets

 Verification completed successfully
Phase 20 Verifying routed nets | Checksum: 20421f4a9

Time (s): cpu = 00:05:04 ; elapsed = 00:03:13 . Memory (MB): peak = 3339.934 ; gain = 520.457 ; free physical = 1740 ; free virtual = 4398

Phase 21 Depositing Routes
Phase 21 Depositing Routes | Checksum: 1910fa71e

Time (s): cpu = 00:05:05 ; elapsed = 00:03:14 . Memory (MB): peak = 3339.934 ; gain = 520.457 ; free physical = 1747 ; free virtual = 4397

Phase 22 Post Router Timing
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Route 35-20] Post Routing Timing Summary | WNS=0.040  | TNS=0.000  | WHS=0.095  | THS=0.000  |

INFO: [Route 35-61] The design met the timing requirement.
Phase 22 Post Router Timing | Checksum: 1b474ca35

Time (s): cpu = 00:05:13 ; elapsed = 00:03:16 . Memory (MB): peak = 3339.934 ; gain = 520.457 ; free physical = 1759 ; free virtual = 4417
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:05:13 ; elapsed = 00:03:17 . Memory (MB): peak = 3339.934 ; gain = 520.457 ; free physical = 2079 ; free virtual = 4737

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
27 Infos, 75 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:05:19 ; elapsed = 00:03:20 . Memory (MB): peak = 3339.934 ; gain = 520.457 ; free physical = 2079 ; free virtual = 4737
# report_timing
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Mon Mar 16 12:41:19 2020
| Host         : GCS running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_timing
| Design       : fire4_5_expand_1
| Device       : 7vx690t-ffg1157
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.040ns  (required time - arrival time)
  Source:                 genblk1[116].mac_i/mul_out_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            ofm_5_reg[116][15]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk rise@3.000ns - clk rise@0.000ns)
  Data Path Delay:        2.604ns  (logic 1.177ns (45.192%)  route 1.427ns (54.808%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 3.483 - 3.000 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4593, unset)         0.508     0.508    genblk1[116].mac_i/clk
    DSP48_X6Y90          DSP48E1                                      r  genblk1[116].mac_i/mul_out_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X6Y90          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.324     0.832 r  genblk1[116].mac_i/mul_out_reg/P[0]
                         net (fo=2, routed)           0.781     1.613    genblk1[116].mac_i/mul_out_reg_n_105
    SLICE_X77Y222        LUT2 (Prop_lut2_I0_O)        0.043     1.656 r  genblk1[116].mac_i/ofm_4[116][1]_i_18/O
                         net (fo=1, routed)           0.000     1.656    genblk1[116].mac_i/ofm_4[116][1]_i_18_n_0
    SLICE_X77Y222        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     1.907 r  genblk1[116].mac_i/ofm_4_reg[116][1]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.907    genblk1[116].mac_i/ofm_4_reg[116][1]_i_11_n_0
    SLICE_X77Y223        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.956 r  genblk1[116].mac_i/ofm_4_reg[116][1]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.956    genblk1[116].mac_i/ofm_4_reg[116][1]_i_7_n_0
    SLICE_X77Y224        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.005 r  genblk1[116].mac_i/ofm_4_reg[116][1]_i_2/CO[3]
                         net (fo=1, routed)           0.007     2.012    genblk1[116].mac_i/ofm_4_reg[116][1]_i_2_n_0
    SLICE_X77Y225        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.061 r  genblk1[116].mac_i/ofm_4_reg[116][1]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.061    genblk1[116].mac_i/ofm_4_reg[116][1]_i_1_n_0
    SLICE_X77Y226        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.110 r  genblk1[116].mac_i/ofm_4_reg[116][5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.110    genblk1[116].mac_i/ofm_4_reg[116][5]_i_1_n_0
    SLICE_X77Y227        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.159 r  genblk1[116].mac_i/ofm_4_reg[116][9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.159    genblk1[116].mac_i/ofm_4_reg[116][9]_i_1_n_0
    SLICE_X77Y228        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.208 r  genblk1[116].mac_i/ofm_4_reg[116][13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.208    genblk1[116].mac_i/ofm_4_reg[116][13]_i_1_n_0
    SLICE_X77Y229        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.145     2.353 r  genblk1[116].mac_i/ofm_4_reg[116][15]_i_3/O[3]
                         net (fo=7, routed)           0.189     2.542    p_278_out[15]
    SLICE_X76Y230        LUT3 (Prop_lut3_I2_O)        0.120     2.662 r  ofm_5[116][15]_i_1/O
                         net (fo=16, routed)          0.450     3.112    ofm_5[116][15]_i_1_n_0
    SLICE_X77Y230        FDRE                                         r  ofm_5_reg[116][15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.000     3.000 r  
                                                      0.000     3.000 r  clk (IN)
                         net (fo=4593, unset)         0.483     3.483    clk
    SLICE_X77Y230        FDRE                                         r  ofm_5_reg[116][15]/C
                         clock pessimism              0.000     3.483    
                         clock uncertainty           -0.035     3.447    
    SLICE_X77Y230        FDRE (Setup_fdre_C_R)       -0.295     3.152    ofm_5_reg[116][15]
  -------------------------------------------------------------------
                         required time                          3.152    
                         arrival time                          -3.112    
  -------------------------------------------------------------------
                         slack                                  0.040    




exit
INFO: [Common 17-206] Exiting Vivado at Mon Mar 16 12:42:46 2020...
