vhdl work "E:\Facultate\1.2\Proiectare Logica\Lab\div_frecv_mod_1000\div_frecv_mod_1000.vhd"
