"""Parser for structural HDL descriptions and boolean expression truth tables."""

from __future__ import annotations
import itertools
import re
from typing import Dict, List, Optional, Set, Tuple
from CORE.common_math import parse_eng_unit
from .gates import (
    LogicValue,
    LogicGate,
    AndGate,
    OrGate,
    NotGate,
    NandGate,
    NorGate,
    XorGate,
    XnorGate,
    BufferGate,
    Mux2to1,
    DFlipFlop,
    JKFlipFlop,
    ClockGenerator,
)


class LogicCircuit:
    """Manages digital gates, flip-flops, and wire interconnections."""

    def __init__(self, name: str = "DigitalCircuit"):
        self.name = name
        self.wires: Set[str] = set()
        self.gates: Dict[str, LogicGate] = {}
        self.flip_flops: Dict[str, Union[DFlipFlop, JKFlipFlop]] = {}
        self.clocks: Dict[str, ClockGenerator] = {}
        self.inputs: List[str] = []
        self.outputs: List[str] = []

    def clear(self) -> None:
        self.wires.clear()
        self.gates.clear()
        self.flip_flops.clear()
        self.clocks.clear()
        self.inputs.clear()
        self.outputs.clear()


class HDLParser:
    """Parses structural logic netlist strings into a LogicCircuit."""

    GATE_FACTORIES = {
        "AND": AndGate,
        "OR": OrGate,
        "NOT": NotGate,
        "NAND": NandGate,
        "NOR": NorGate,
        "XOR": XorGate,
        "XNOR": XnorGate,
        "BUF": BufferGate,
        "BUFFER": BufferGate,
    }

    @classmethod
    def parse(cls, hdl_text: str) -> LogicCircuit:
        circuit = LogicCircuit()
        lines = hdl_text.strip().splitlines()

        for line in lines:
            line = line.strip()
            if not line or line.startswith("#") or line.startswith("//"):
                continue

            parts = line.split()
            cmd = parts[0].lower()

            if cmd in ("wire", "wires"):
                wire_names = [w.strip(", ") for w in parts[1:] if w.strip(", ")]
                for w in wire_names:
                    circuit.wires.add(w)

            elif cmd in ("input", "inputs"):
                inp_names = [w.strip(", ") for w in parts[1:] if w.strip(", ")]
                for w in inp_names:
                    circuit.wires.add(w)
                    if w not in circuit.inputs:
                        circuit.inputs.append(w)

            elif cmd in ("output", "outputs"):
                out_names = [w.strip(", ") for w in parts[1:] if w.strip(", ")]
                for w in out_names:
                    circuit.wires.add(w)
                    if w not in circuit.outputs:
                        circuit.outputs.append(w)

            elif cmd == "gate":
                # gate G1 AND in1 in2 -> out [delay=1ns]
                if "->" not in parts:
                    continue
                arrow_idx = parts.index("->")
                gname = parts[1].upper()
                gtype = parts[2].upper()
                in_wires = parts[3:arrow_idx]
                out_wire = parts[arrow_idx + 1]

                delay = 1.0
                if len(parts) > arrow_idx + 2 and "=" in parts[arrow_idx + 2]:
                    delay = parse_eng_unit(parts[arrow_idx + 2].split("=")[1])

                for w in in_wires + [out_wire]:
                    circuit.wires.add(w)

                factory = cls.GATE_FACTORIES.get(gtype)
                if factory:
                    circuit.gates[gname] = factory(gname, in_wires, out_wire, delay_ns=delay)

            elif cmd == "dff":
                # dff D1 clk=clk d=data q=q_out [rst=rst]
                gname = parts[1].upper()
                kwargs = {}
                for p in parts[2:]:
                    if "=" in p:
                        k, v = p.split("=", 1)
                        kwargs[k.lower()] = v
                clk_w = kwargs.get("clk", "clk")
                d_w = kwargs.get("d", "d")
                q_w = kwargs.get("q", "q")
                rst_w = kwargs.get("rst")
                delay = parse_eng_unit(kwargs.get("delay", "1ns"))

                circuit.wires.add(clk_w)
                circuit.wires.add(d_w)
                circuit.wires.add(q_w)
                if rst_w:
                    circuit.wires.add(rst_w)

                circuit.flip_flops[gname] = DFlipFlop(gname, clk_w, d_w, q_w, rst_wire=rst_w, delay_ns=delay)

            elif cmd == "clock":
                # clock CLK period=10ns [duty=0.5]
                cname = parts[1]
                kwargs = {}
                for p in parts[2:]:
                    if "=" in p:
                        k, v = p.split("=", 1)
                        kwargs[k.lower()] = v
                period = parse_eng_unit(kwargs.get("period", "10ns"))
                duty = float(kwargs.get("duty", "0.5"))
                circuit.wires.add(cname)
                circuit.clocks[cname] = ClockGenerator(cname, period_ns=period * 1e9 if period < 1e-3 else period, duty_cycle=duty)

        return circuit

    @classmethod
    def generate_truth_table(cls, expr: str, var_names: Optional[List[str]] = None) -> str:
        """Generates a formatted ASCII truth table for a boolean logic expression."""
        if var_names is None:
            # Extract single-letter or word identifiers
            tokens = re.findall(r'\b[a-zA-Z_][a-zA-Z0-9_]*\b', expr)
            # Remove python keywords / operators
            reserved = {"and", "or", "not", "xor", "xnor", "nand", "nor", "True", "False"}
            var_names = sorted(list(set(t for t in tokens if t.lower() not in reserved)))

        # Pythonize expression
        py_expr = expr
        py_expr = re.sub(r'~|!', ' not ', py_expr)
        py_expr = re.sub(r'&|\*', ' and ', py_expr)
        py_expr = re.sub(r'\||\+', ' or ', py_expr)
        py_expr = re.sub(r'\^', ' != ', py_expr)

        header = " | ".join(var_names) + f" | Result ({expr})"
        sep = "-" * len(header)
        rows = [header, sep]

        for combo in itertools.product([0, 1], repeat=len(var_names)):
            env = dict(zip(var_names, combo))
            try:
                res = int(bool(eval(py_expr, {"__builtins__": {}}, env)))
            except Exception:
                res = "E"
            row_vals = " | ".join(f"{v:^{len(k)}}" for k, v in env.items())
            rows.append(f"{row_vals} | {res:^{len(expr) + 8}}")

        return "\n".join(rows)
