T_1 F_1 ( void )\r\n{\r\nT_1 V_1 ;\r\nF_2 ( V_2 ) ;\r\nV_1 = F_3 ( V_3 ,\r\nV_4 ,\r\nNULL ) ;\r\nV_5 = FALSE ;\r\nif ( V_1 == V_6 ) {\r\nF_4 ( ( V_7 ,\r\nL_1 ) ) ;\r\nF_5 ( V_8 ) ;\r\n}\r\nV_1 = F_6 ( & V_9 ) ;\r\nif ( F_7 ( V_1 ) ) {\r\nF_5 ( V_1 ) ;\r\n}\r\nV_10 = FALSE ;\r\nV_5 = TRUE ;\r\nF_5 ( V_1 ) ;\r\n}\r\nT_1 F_8 ( void )\r\n{\r\nT_1 V_1 ;\r\nF_2 ( V_11 ) ;\r\nV_5 = FALSE ;\r\nV_1 = F_9 ( V_3 ,\r\nV_4 ) ;\r\nF_5 ( V_1 ) ;\r\n}\r\nstatic T_2 V_4 ( void * V_12 )\r\n{\r\nT_1 V_1 ;\r\nT_3 V_13 ;\r\nV_13 = F_10 ( V_9 ) ;\r\nif ( ! V_10 ) {\r\ngoto V_14;\r\n}\r\nV_1 = F_11 ( V_15 , 1 ) ;\r\nif ( F_7 ( V_1 ) ) {\r\nF_4 ( ( V_7 , L_2 ) ) ;\r\n}\r\nV_10 = FALSE ;\r\nV_14:\r\nF_12 ( V_9 , V_13 ) ;\r\nreturn ( V_16 ) ;\r\n}\r\nT_1 F_13 ( T_4 V_17 )\r\n{\r\nT_3 V_13 ;\r\nT_1 V_1 ;\r\nT_5 V_18 = FALSE ;\r\nF_2 ( V_19 ) ;\r\nV_1 =\r\nF_14 ( V_20 -> V_21 .\r\nV_22 , V_17 ) ;\r\nif ( F_7 ( V_1 ) ) {\r\nF_5 ( V_1 ) ;\r\n}\r\nV_23 ++ ;\r\nif ( V_23 == 0 ) {\r\nV_23 = 1 ;\r\n}\r\nif ( ! V_5 ) {\r\nV_24 = TRUE ;\r\nF_5 ( V_8 ) ;\r\n}\r\nV_13 = F_10 ( V_9 ) ;\r\ndo {\r\nF_15 ( V_25 , V_18 ) ;\r\nif ( V_18 ) {\r\nV_24 = TRUE ;\r\nF_16 ( ( V_26 ,\r\nL_3 ) ) ;\r\nbreak;\r\n}\r\nV_10 = TRUE ;\r\nF_12 ( V_9 , V_13 ) ;\r\nF_16 ( ( V_26 ,\r\nL_4 ) ) ;\r\nV_1 =\r\nF_17\r\n( V_15 , V_27 ) ;\r\nV_13 = F_10 ( V_9 ) ;\r\n} while ( F_18 ( V_1 ) );\r\nV_10 = FALSE ;\r\nF_12 ( V_9 , V_13 ) ;\r\nF_5 ( V_1 ) ;\r\n}\r\nT_1 F_19 ( void )\r\n{\r\nT_5 V_28 = FALSE ;\r\nT_1 V_1 = V_8 ;\r\nF_2 ( V_29 ) ;\r\nif ( ! V_24 ) {\r\nF_20 ( ( V_7 ,\r\nL_5 ) ) ;\r\nF_5 ( V_30 ) ;\r\n}\r\nif ( V_5 ) {\r\nF_21 ( V_25 , V_28 ) ;\r\nif ( V_28 ) {\r\nV_1 =\r\nF_22\r\n( V_31 ,\r\nV_32 ) ;\r\n}\r\nF_16 ( ( V_26 ,\r\nL_6 ) ) ;\r\n}\r\nV_24 = FALSE ;\r\nF_23 ( V_20 -> V_21 . V_22 ) ;\r\nF_5 ( V_1 ) ;\r\n}
