{"sketch_name": "test", "num_pipeline_stages": 1, "num_state_groups": 2, "num_alus_per_stage": 0, "stateful_alus": [[{"output_dst": "ipv4.reg1_tmp", "update_hi_1_value": "(alu_lo)-(24)", "update_hi_2_value": "(13)", "update_lo_1_value": "(1)+(alu_lo)", "update_lo_2_value": "(1)+(0)", "condition_hi": "((0-alu_lo)+30)==0", "condition_lo": "((0-alu_lo)+9) !=0", "update_hi_1_predicate": " not ((condition_hi) or (condition_lo))", "update_hi_2_predicate": "false", "update_lo_1_predicate": " not ((condition_hi) and (condition_lo))", "update_lo_2_predicate": "(condition_hi)", "output_value": "alu_lo", "ignore_all_table_deps": "@pragma ignore_table_dependency test_stateful_alu_0_0_table"}, {"output_dst": "ipv4.reg2_tmp", "update_hi_1_value": "(6)-(8)", "update_hi_2_value": "(8)+(0)", "update_lo_1_value": "(0)+(1)", "update_lo_2_value": "(1)+(alu_lo)", "condition_hi": "((0-alu_lo)+30)==0", "condition_lo": "0<0", "update_hi_1_predicate": " not ((condition_hi) or (condition_lo))", "update_hi_2_predicate": "(condition_lo)", "update_lo_1_predicate": "(condition_hi) and ( not (condition_lo))", "update_lo_2_predicate": "( not (condition_hi)) or (condition_lo)", "output_value": "alu_lo", "ignore_all_table_deps": "@pragma ignore_table_dependency test_stateful_alu_0_1_table"}]], "stateless_alus": [[]], "salu_configs": [[1, 1]], "phv_container_fields": ["reg1_tmp", "reg2_tmp"]}