$date
	Sun Sep 30 18:26:30 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test_fifo $end
$var wire 16 ! dout [15:0] $end
$var wire 1 " empty $end
$var wire 1 # full $end
$var reg 1 $ clk $end
$var reg 16 % din [15:0] $end
$var reg 1 & rd_en $end
$var reg 1 ' reset $end
$var reg 1 ( wr_en $end
$scope module fifo_inst $end
$var wire 1 ) clk $end
$var wire 16 * din [15:0] $end
$var wire 16 + dout [15:0] $end
$var wire 1 " empty $end
$var wire 1 # full $end
$var wire 1 , rd_en $end
$var wire 1 - reset $end
$var wire 1 . wr_en $end
$var reg 5 / depth_cnt [4:0] $end
$var reg 4 0 rd_ptr [3:0] $end
$var reg 4 1 wr_ptr [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx 1
bx 0
bx /
0.
0-
0,
b0 +
b0 *
0)
0(
0'
0&
b0 %
0$
x#
x"
b0 !
$end
#10
1$
1)
#20
0$
0)
#30
1$
1)
#40
0$
0)
1'
1-
#50
b0 0
b0 1
b0 /
1"
0#
1$
1)
#54
0'
0-
#60
0$
0)
#70
1$
1)
#80
0$
0)
#90
1(
1.
b1010101 %
b1010101 *
1$
1)
#100
0$
0)
#110
b1 /
0"
b1 1
1$
1)
#120
b1010101 !
b1010101 +
1&
1,
0$
0)
#130
b1 0
b10 1
1$
1)
#140
b0 !
b0 +
0&
0,
b10111 %
b10111 *
0(
0.
0$
0)
#150
1$
1)
#160
0$
0)
#170
1$
1)
#180
0$
0)
#190
1$
1)
#200
0$
0)
#210
1$
1)
#220
0$
0)
#230
1$
1)
#240
0$
0)
#250
1$
1)
#260
0$
0)
#270
1$
1)
#280
0$
0)
#290
1$
1)
#300
0$
0)
