<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="impl_1" LaunchPart="xc7a100tcsg324-1" LaunchTime="1559296591">
  <File Type="ROUTE-PWR" Name="Top_power_routed.rpt"/>
  <File Type="PA-TCL" Name="Top.tcl"/>
  <File Type="BITSTR-BMM" Name="Top_bd.bmm"/>
  <File Type="ROUTE-PWR-SUM" Name="Top_power_summary_routed.pb"/>
  <File Type="REPORTS-TCL" Name="Top_reports.tcl"/>
  <File Type="OPT-DCP" Name="Top_opt.dcp"/>
  <File Type="OPT-DRC" Name="Top_drc_opted.rpt"/>
  <File Type="OPT-HWDEF" Name="Top.hwdef"/>
  <File Type="PWROPT-DCP" Name="Top_pwropt.dcp"/>
  <File Type="PLACE-DCP" Name="Top_placed.dcp"/>
  <File Type="PLACE-IO" Name="Top_io_placed.rpt"/>
  <File Type="PLACE-UTIL" Name="Top_utilization_placed.rpt"/>
  <File Type="PLACE-UTIL-PB" Name="Top_utilization_placed.pb"/>
  <File Type="PLACE-CTRL" Name="Top_control_sets_placed.rpt"/>
  <File Type="PLACE-PRE-SIMILARITY" Name="Top_incremental_reuse_pre_placed.rpt"/>
  <File Type="BG-BGN" Name="Top.bgn"/>
  <File Type="POSTPLACE-PWROPT-DCP" Name="Top_postplace_pwropt.dcp"/>
  <File Type="BG-BIN" Name="Top.bin"/>
  <File Type="PHYSOPT-DCP" Name="Top_physopt.dcp"/>
  <File Type="BITSTR-MSK" Name="Top.msk"/>
  <File Type="ROUTE-ERROR-DCP" Name="Top_routed_error.dcp"/>
  <File Type="ROUTE-DCP" Name="Top_routed.dcp"/>
  <File Type="ROUTE-BLACKBOX-DCP" Name="Top_routed_bb.dcp"/>
  <File Type="ROUTE-DRC" Name="Top_drc_routed.rpt"/>
  <File Type="ROUTE-DRC-PB" Name="Top_drc_routed.pb"/>
  <File Type="ROUTE-DRC-RPX" Name="Top_drc_routed.rpx"/>
  <File Type="BITSTR-LTX" Name="Top.ltx"/>
  <File Type="ROUTE-METHODOLOGY-DRC" Name="Top_methodology_drc_routed.rpt"/>
  <File Type="BITSTR-MMI" Name="Top.mmi"/>
  <File Type="ROUTE-METHODOLOGY-DRC-RPX" Name="Top_methodology_drc_routed.rpx"/>
  <File Type="ROUTE-METHODOLOGY-DRC-PB" Name="Top_methodology_drc_routed.pb"/>
  <File Type="BITSTR-SYSDEF" Name="Top.sysdef"/>
  <File Type="ROUTE-PWR-RPX" Name="Top_power_routed.rpx"/>
  <File Type="ROUTE-STATUS" Name="Top_route_status.rpt"/>
  <File Type="ROUTE-STATUS-PB" Name="Top_route_status.pb"/>
  <File Type="ROUTE-TIMINGSUMMARY" Name="Top_timing_summary_routed.rpt"/>
  <File Type="ROUTE-TIMING-PB" Name="Top_timing_summary_routed.pb"/>
  <File Type="ROUTE-TIMING-RPX" Name="Top_timing_summary_routed.rpx"/>
  <File Type="ROUTE-CLK" Name="Top_clock_utilization_routed.rpt"/>
  <File Type="ROUTE-BUS-SKEW" Name="Top_bus_skew_routed.rpt"/>
  <File Type="ROUTE-BUS-SKEW-PB" Name="Top_bus_skew_routed.pb"/>
  <File Type="ROUTE-BUS-SKEW-RPX" Name="Top_bus_skew_routed.rpx"/>
  <File Type="POSTROUTE-PHYSOPT-DCP" Name="Top_postroute_physopt.dcp"/>
  <File Type="POSTROUTE-PHYSOPT-BLACKBOX-DCP" Name="Top_postroute_physopt_bb.dcp"/>
  <File Type="BG-BIT" Name="Top.bit"/>
  <File Type="BITSTR-RBT" Name="Top.rbt"/>
  <File Type="BITSTR-NKY" Name="Top.nky"/>
  <File Type="BG-DRC" Name="Top.drc"/>
  <File Type="RDI-RDI" Name="Top.vdi"/>
  <File Type="WBT-USG" Name="usage_statistics_webtalk.html"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/imports/new/ALU.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../2019Spring/lab/cod/verilog/lab1-ALU_Register/ALU/ALU.srcs/sources_1/imports/new/ALU.v"/>
        <Attr Name="ImportTime" Val="1553167196"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/ALUControlUnit.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/Module/CLK.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../2019Spring/lab/cod/verilog/Module/CLK.v"/>
        <Attr Name="ImportTime" Val="1554546491"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/CPU.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/CPU_MEM.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/ControlUnit.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/DDU.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/HC_42.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/MEM.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/MUL_SIN.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/new/Reg_File.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../2019Spring/lab/cod/verilog/lab3/register_file/register_file.srcs/sources_1/new/Reg_File.v"/>
        <Attr Name="ImportTime" Val="1554609436"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/Module/SEG.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../2019Spring/lab/cod/verilog/Module/SEG.v"/>
        <Attr Name="ImportTime" Val="1554546533"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/Top.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../inst_rom.coe">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="Top"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PSRCDIR/constrs_1/imports/Module/Nexys4DDR_Master.xdc">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../2019Spring/lab/cod/verilog/Module/Nexys4DDR_Master.xdc"/>
        <Attr Name="ImportTime" Val="1554297872"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <FileSet Name="utils" Type="Utils" RelSrcDir="$PSRCDIR/utils_1">
    <Filter Type="Utils"/>
    <Config>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
    <Step Id="init_design"/>
    <Step Id="opt_design"/>
    <Step Id="power_opt_design"/>
    <Step Id="place_design"/>
    <Step Id="post_place_power_opt_design"/>
    <Step Id="phys_opt_design"/>
    <Step Id="route_design"/>
    <Step Id="post_route_phys_opt_design"/>
    <Step Id="write_bitstream"/>
  </Strategy>
  <BlockFileSet Type="BlockSrcs" Name="clk_wiz_0"/>
  <BlockFileSet Type="BlockSrcs" Name="dist_mem_gen_0"/>
</GenRun>
