// Create Date:     2018.6.05
// Latest rev date: 2018.6.05
// Created by:      Christhoper Bernard, Darell Hoei
// Design Name:     CSE141L
// Module Name:     Data Memory


module DataMemory(
	input 					CLK;           // Clock Input
	input 					MemRead;       // Control signal to allow read from memory
	input 					MemWrite;      // Control signal to allow write to memory
	input [7:0] 			DataSrcA;      // 8 bits memory address to read from, also 8 bit data to write to memory
	input [7:0] 			DataSrcB;      // 8 bits memory address to write to in memory

	output logic [7:0] 	DataMemOut;		// 8 bits data output read from memory
);

  // Data Memory: 8 bits wide by 256 deep
	logic [7:0] my_memory [0:255];

  // Load up the rama from ram_init text file
  initial begin
    //$readmemb("ram_init.txt", my_memory);
    // For Program19 test case of evenly spaced out
    $readmemb("ram_init_p19.txt", my_memory);
  end

  // Check MemReadm, if asserted then read out data from memory
  always_comb
   if(MemRead)
      DataMemOut = my_memory[DataSrcA]; 
	else
      DataMemOut = 8'b0;

  // If MemWrite and posedge CLK, then write data to memory
  always @ (posedge CLK)
    if(MemWrite)
      my_memory[DataSrcB] = DataSrcA;

endmodule
