

================================================================
== Vivado HLS Report for 'bitset_next'
================================================================
* Date:           Thu Apr 17 08:59:32 2014

* Version:        2013.4 (build date: Mon Dec 09 17:07:59 PM 2013)
* Project:        oil_plainc_hls
* Solution:       solution_spartan6
* Product family: spartan6 spartan6_fpv6 
* Target device:  xc6slx9ftg256-3


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |   1.00|      2.00|        0.13|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |   11|   11|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+------+
|       Name      | BRAM_18K| DSP48A|   FF  |  LUT |
+-----------------+---------+-------+-------+------+
|Expression       |        -|      -|      -|     -|
|FIFO             |        -|      -|      -|     -|
|Instance         |        -|      -|      -|     -|
|Memory           |        -|      -|      -|     -|
|Multiplexer      |        -|      -|      -|     -|
|Register         |        -|      -|      -|     -|
|ShiftMemory      |        -|      -|      -|     -|
+-----------------+---------+-------+-------+------+
|Total            |        0|      0|      0|     0|
+-----------------+---------+-------+-------+------+
|Available        |       32|     16|  11440|  5720|
+-----------------+---------+-------+-------+------+
|Utilization (%)  |        0|      0|      0|     0|
+-----------------+---------+-------+-------+------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Shift register: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 12


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 12
* Pipeline: 1
  Pipeline-0: II = 1, D = 12, States = { 1 2 3 4 5 6 7 8 9 10 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
* FSM state operations: 

 <State 1>: 0.57ns
ST_1: r_bucket_read [1/1] 0.00ns
:0  %r_bucket_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %r_bucket)

ST_1: r_bucket_index_read [1/1] 0.00ns
:1  %r_bucket_index_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %r_bucket_index)

ST_1: r_bit_read [1/1] 0.00ns
:2  %r_bit_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %r_bit)

ST_1: p_read_1 [1/1] 0.00ns
:3  %p_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_read)

ST_1: tmp [1/1] 0.00ns
:4  %tmp = trunc i8 %r_bucket_index_read to i2

ST_1: tmp_3 [8/8] 0.57ns
:5  %tmp_3 = add i32 %r_bucket_read, -1


 <State 2>: 0.57ns
ST_2: tmp_3 [7/8] 0.57ns
:5  %tmp_3 = add i32 %r_bucket_read, -1


 <State 3>: 0.57ns
ST_3: tmp_3 [6/8] 0.57ns
:5  %tmp_3 = add i32 %r_bucket_read, -1


 <State 4>: 0.57ns
ST_4: tmp_3 [5/8] 0.57ns
:5  %tmp_3 = add i32 %r_bucket_read, -1


 <State 5>: 0.57ns
ST_5: tmp_3 [4/8] 0.57ns
:5  %tmp_3 = add i32 %r_bucket_read, -1


 <State 6>: 0.57ns
ST_6: tmp_3 [3/8] 0.57ns
:5  %tmp_3 = add i32 %r_bucket_read, -1


 <State 7>: 0.57ns
ST_7: tmp_3 [2/8] 0.57ns
:5  %tmp_3 = add i32 %r_bucket_read, -1


 <State 8>: 0.57ns
ST_8: tmp_3 [1/8] 0.57ns
:5  %tmp_3 = add i32 %r_bucket_read, -1


 <State 9>: 0.92ns
ST_9: bus_assign [1/1] 0.92ns
:6  %bus_assign = and i32 %tmp_3, %r_bucket_read


 <State 10>: 2.00ns
ST_10: tmp_5 [1/1] 2.00ns
:7  %tmp_5 = icmp eq i32 %bus_assign, 0

ST_10: stg_28 [1/1] 0.00ns
:8  br i1 %tmp_5, label %.preheader, label %1

ST_10: tmp_i [2/2] 0.88ns
:0  %tmp_i = call fastcc zeroext i5 @_bsf32_hw(i32 %bus_assign) nounwind

ST_10: tmp_9_1 [1/1] 1.26ns
.preheader:0  %tmp_9_1 = icmp eq i2 %tmp, 0

ST_10: tmp_11_1 [1/1] 2.00ns
:0  %tmp_11_1 = icmp eq i32 %p_read_1, 0

ST_10: tmp_i1 [2/2] 0.88ns
:0  %tmp_i1 = call fastcc zeroext i5 @_bsf32_hw(i32 %p_read_1) nounwind


 <State 11>: 0.88ns
ST_11: tmp_i [1/2] 0.88ns
:0  %tmp_i = call fastcc zeroext i5 @_bsf32_hw(i32 %bus_assign) nounwind

ST_11: stg_34 [1/1] 0.88ns
.preheader:1  br i1 %tmp_9_1, label %3, label %.loopexit

ST_11: stg_35 [1/1] 0.88ns
:1  br i1 %tmp_11_1, label %.loopexit, label %2

ST_11: tmp_i1 [1/2] 0.88ns
:0  %tmp_i1 = call fastcc zeroext i5 @_bsf32_hw(i32 %p_read_1) nounwind


 <State 12>: 0.88ns
ST_12: agg_result_bit_write_assign_trunc_ext [1/1] 0.00ns
:1  %agg_result_bit_write_assign_trunc_ext = zext i5 %tmp_i to i8

ST_12: stg_38 [1/1] 0.88ns
:2  br label %.loopexit

ST_12: agg_result_bit_write_assign_trunc3_ext [1/1] 0.00ns
:1  %agg_result_bit_write_assign_trunc3_ext = zext i5 %tmp_i1 to i8

ST_12: stg_40 [1/1] 0.88ns
:2  br label %.loopexit

ST_12: agg_result_bucket_write_assign [1/1] 0.00ns
.loopexit:0  %agg_result_bucket_write_assign = phi i32 [ %p_read_1, %2 ], [ %bus_assign, %1 ], [ 0, %.preheader ], [ %p_read_1, %3 ]

ST_12: agg_result_end_write_assign [1/1] 0.00ns
.loopexit:1  %agg_result_end_write_assign = phi i1 [ false, %2 ], [ false, %1 ], [ true, %.preheader ], [ true, %3 ]

ST_12: agg_result_bucket_index_write_assign [1/1] 0.00ns
.loopexit:2  %agg_result_bucket_index_write_assign = phi i2 [ 1, %2 ], [ %tmp, %1 ], [ -2, %.preheader ], [ -2, %3 ]

ST_12: agg_result_bit_write_assign [1/1] 0.00ns
.loopexit:3  %agg_result_bit_write_assign = phi i8 [ %agg_result_bit_write_assign_trunc3_ext, %2 ], [ %agg_result_bit_write_assign_trunc_ext, %1 ], [ %r_bit_read, %.preheader ], [ %r_bit_read, %3 ]

ST_12: agg_result_bucket_index_write_assign_cast [1/1] 0.00ns
.loopexit:4  %agg_result_bucket_index_write_assign_cast = zext i2 %agg_result_bucket_index_write_assign to i8

ST_12: mrv [1/1] 0.00ns
.loopexit:5  %mrv = insertvalue { i8, i8, i32, i1 } undef, i8 %agg_result_bit_write_assign, 0

ST_12: mrv_1 [1/1] 0.00ns
.loopexit:6  %mrv_1 = insertvalue { i8, i8, i32, i1 } %mrv, i8 %agg_result_bucket_index_write_assign_cast, 1

ST_12: mrv_2 [1/1] 0.00ns
.loopexit:7  %mrv_2 = insertvalue { i8, i8, i32, i1 } %mrv_1, i32 %agg_result_bucket_write_assign, 2

ST_12: mrv_3 [1/1] 0.00ns
.loopexit:8  %mrv_3 = insertvalue { i8, i8, i32, i1 } %mrv_2, i1 %agg_result_end_write_assign, 3

ST_12: stg_50 [1/1] 0.00ns
.loopexit:9  ret { i8, i8, i32, i1 } %mrv_3



============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
