Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Users/Julie/Desktop/Chip-Design/proj_asic/rtl/chip_reg/chip_reg/register_isim_beh.exe -prj C:/Users/Julie/Desktop/Chip-Design/proj_asic/rtl/chip_reg/chip_reg/register_beh.prj register work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/Julie/Desktop/Chip-Design/proj_asic/rtl/chip_reg/chip_reg/register.v" into library work
WARNING:HDLCompiler:568 - "C:/Users/Julie/Desktop/Chip-Design/proj_asic/rtl/chip_reg/chip_reg/register.v" Line 58: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "C:/Users/Julie/Desktop/Chip-Design/proj_asic/rtl/chip_reg/chip_reg/register.v" Line 59: Constant value is truncated to fit in <4> bits.
WARNING:HDLCompiler:568 - "C:/Users/Julie/Desktop/Chip-Design/proj_asic/rtl/chip_reg/chip_reg/register.v" Line 60: Constant value is truncated to fit in <4> bits.
WARNING:HDLCompiler:568 - "C:/Users/Julie/Desktop/Chip-Design/proj_asic/rtl/chip_reg/chip_reg/register.v" Line 61: Constant value is truncated to fit in <8> bits.
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module register
Compiling module glbl
Time Resolution for simulation is 1ps.
WARNING:Simulator - Unable to copy libPortabilityNOSH.dll to the simulation executable directory: boost::filesystem::copy_file: The system cannot find the path specified, "isim\register_isim_beh.exe.sim\libPortability.dll".
Compiled 2 Verilog Units
Built simulation executable C:/Users/Julie/Desktop/Chip-Design/proj_asic/rtl/chip_reg/chip_reg/register_isim_beh.exe
Fuse Memory Usage: 40432 KB
Fuse CPU Usage: 937 ms
