

================================================================
== Vitis HLS Report for 'mSP_findStartIndex'
================================================================
* Date:           Sat Jul 27 22:50:23 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        PatchMaker_tanishGit
* Solution:       solutionSC2 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu19p-fsvb3824-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.341 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |            Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- mSP_findStartIndex_startValue  |        ?|        ?|         3|          1|          1|     ?|       yes|
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      507|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       88|    -|
|Register             |        -|     -|      296|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      296|      595|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1080|   960|  2042880|  1021440|   80|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  3840|  8171520|  4085760|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln1646_fu_113_p2       |         +|   0|  0|  39|          32|           1|
    |sub_ln180_7_fu_167_p2      |         -|   0|  0|  71|           1|          64|
    |sub_ln180_fu_141_p2        |         -|   0|  0|  44|           1|          37|
    |sub_ln534_fu_132_p2        |         -|   0|  0|  44|          37|          37|
    |icmp_ln1646_fu_119_p2      |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln1648_fu_189_p2      |      icmp|   0|  0|  29|          64|          64|
    |select_ln1648_1_fu_203_p3  |    select|   0|  0|  63|           1|          64|
    |select_ln1648_2_fu_211_p3  |    select|   0|  0|  63|           1|          64|
    |select_ln1648_fu_195_p3    |    select|   0|  0|  32|           1|          32|
    |select_ln180_7_fu_181_p3   |    select|   0|  0|  63|           1|          64|
    |select_ln180_fu_155_p3     |    select|   0|  0|  37|           1|          37|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 507|         173|         498|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+----+-----------+-----+-----------+
    |               Name              | LUT| Input Size| Bits| Total Bits|
    +---------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                        |  20|          4|    1|          4|
    |ap_enable_reg_pp0_iter1          |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2          |  14|          3|    1|          3|
    |ap_phi_mux_j_phi_fu_69_p4        |   9|          2|   32|         64|
    |j_reg_65                         |   9|          2|   32|         64|
    |p_x_assign_7_reg_101             |   9|          2|   64|        128|
    |start_index_write_assign_reg_77  |   9|          2|   32|         64|
    |start_value_write_assign_reg_89  |   9|          2|   64|        128|
    +---------------------------------+----+-----------+-----+-----------+
    |Total                            |  88|         19|  227|        457|
    +---------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |add_ln1646_reg_241                 |  32|   0|   32|          0|
    |ap_CS_fsm                          |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |icmp_ln1646_reg_246                |   1|   0|    1|          0|
    |icmp_ln1646_reg_246_pp0_iter1_reg  |   1|   0|    1|          0|
    |j_reg_65                           |  32|   0|   32|          0|
    |j_reg_65_pp0_iter1_reg             |  32|   0|   32|          0|
    |p_x_assign_7_reg_101               |  64|   0|   64|          0|
    |row_list_load_reg_255              |  32|   0|   32|          0|
    |start_index_write_assign_reg_77    |  32|   0|   32|          0|
    |start_value_write_assign_reg_89    |  64|   0|   64|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 296|   0|  296|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+-------------------+-----+-----+------------+--------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  mSP_findStartIndex|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  mSP_findStartIndex|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  mSP_findStartIndex|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  mSP_findStartIndex|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  mSP_findStartIndex|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  mSP_findStartIndex|  return value|
|ap_return_0        |  out|   32|  ap_ctrl_hs|  mSP_findStartIndex|  return value|
|ap_return_1        |  out|   64|  ap_ctrl_hs|  mSP_findStartIndex|  return value|
|row_list_address0  |  out|    8|   ap_memory|            row_list|         array|
|row_list_ce0       |  out|    1|   ap_memory|            row_list|         array|
|row_list_q0        |   in|   32|   ap_memory|            row_list|         array|
|row_list_size      |   in|   32|     ap_none|       row_list_size|        scalar|
|projectionToRow    |   in|   37|     ap_none|     projectionToRow|        scalar|
+-------------------+-----+-----+------------+--------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 5 4 
4 --> 2 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%projectionToRow_read = read i37 @_ssdm_op_Read.ap_auto.i37, i37 %projectionToRow" [patchMaker.cpp:1640]   --->   Operation 6 'read' 'projectionToRow_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%row_list_size_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %row_list_size" [patchMaker.cpp:1640]   --->   Operation 7 'read' 'row_list_size_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.38ns)   --->   "%br_ln1646 = br void" [patchMaker.cpp:1646]   --->   Operation 8 'br' 'br_ln1646' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 1.19>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%j = phi i32 0, void %.lr.ph, i32 %add_ln1646, void %.split" [patchMaker.cpp:1650]   --->   Operation 9 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.88ns)   --->   "%add_ln1646 = add i32 %j, i32 1" [patchMaker.cpp:1646]   --->   Operation 10 'add' 'add_ln1646' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11 [1/1] (0.85ns)   --->   "%icmp_ln1646 = icmp_eq  i32 %j, i32 %row_list_size_read" [patchMaker.cpp:1646]   --->   Operation 11 'icmp' 'icmp_ln1646' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%trunc_ln1650_cast = zext i32 %j" [patchMaker.cpp:1650]   --->   Operation 12 'zext' 'trunc_ln1650_cast' <Predicate = (!icmp_ln1646)> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%row_list_addr = getelementptr i32 %row_list, i64 0, i64 %trunc_ln1650_cast"   --->   Operation 13 'getelementptr' 'row_list_addr' <Predicate = (!icmp_ln1646)> <Delay = 0.00>
ST_2 : Operation 14 [2/2] (1.19ns)   --->   "%row_list_load = load i8 %row_list_addr"   --->   Operation 14 'load' 'row_list_load' <Predicate = (!icmp_ln1646)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 3 <SV = 2> <Delay = 1.19>
ST_3 : Operation 15 [1/1] (0.00ns)   --->   "%start_index_write_assign = phi i32 0, void %.lr.ph, i32 %select_ln1648, void %.split" [patchMaker.cpp:1648]   --->   Operation 15 'phi' 'start_index_write_assign' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 16 [1/1] (0.00ns)   --->   "%start_value_write_assign = phi i64 9223372036854775807, void %.lr.ph, i64 %select_ln1648_1, void %.split" [patchMaker.cpp:1648]   --->   Operation 16 'phi' 'start_value_write_assign' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "%p_x_assign_7 = phi i64 9223372036854775807, void %.lr.ph, i64 %select_ln1648_2, void %.split" [patchMaker.cpp:1648]   --->   Operation 17 'phi' 'p_x_assign_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 18 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln1646 = br i1 %icmp_ln1646, void %.split, void %._crit_edge.loopexit" [patchMaker.cpp:1646]   --->   Operation 19 'br' 'br_ln1646' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/2] (1.19ns)   --->   "%row_list_load = load i8 %row_list_addr"   --->   Operation 20 'load' 'row_list_load' <Predicate = (!icmp_ln1646)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 4 <SV = 3> <Delay = 3.34>
ST_4 : Operation 21 [1/1] (0.00ns)   --->   "%specloopname_ln1646 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [patchMaker.cpp:1646]   --->   Operation 21 'specloopname' 'specloopname_ln1646' <Predicate = (!icmp_ln1646)> <Delay = 0.00>
ST_4 : Operation 22 [1/1] (0.00ns)   --->   "%sext_ln1347 = sext i32 %row_list_load"   --->   Operation 22 'sext' 'sext_ln1347' <Predicate = (!icmp_ln1646)> <Delay = 0.00>
ST_4 : Operation 23 [1/1] (0.93ns)   --->   "%sub_ln534 = sub i37 %sext_ln1347, i37 %projectionToRow_read"   --->   Operation 23 'sub' 'sub_ln534' <Predicate = (!icmp_ln1646)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 24 [1/1] (0.00ns)   --->   "%sext_ln180 = sext i37 %sub_ln534" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cstdlib:180]   --->   Operation 24 'sext' 'sext_ln180' <Predicate = (!icmp_ln1646)> <Delay = 0.00>
ST_4 : Operation 25 [1/1] (0.93ns)   --->   "%sub_ln180 = sub i37 0, i37 %sub_ln534" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cstdlib:180]   --->   Operation 25 'sub' 'sub_ln180' <Predicate = (!icmp_ln1646)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1648)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i37.i32, i37 %sub_ln534, i32 36" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cstdlib:180]   --->   Operation 26 'bitselect' 'tmp' <Predicate = (!icmp_ln1646)> <Delay = 0.00>
ST_4 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1648)   --->   "%select_ln180 = select i1 %tmp, i37 %sub_ln180, i37 %sub_ln534" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cstdlib:180]   --->   Operation 27 'select' 'select_ln180' <Predicate = (!icmp_ln1646)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1648)   --->   "%sext_ln180_1 = sext i37 %select_ln180" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cstdlib:180]   --->   Operation 28 'sext' 'sext_ln180_1' <Predicate = (!icmp_ln1646)> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (1.14ns)   --->   "%sub_ln180_7 = sub i64 0, i64 %p_x_assign_7" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cstdlib:180]   --->   Operation 29 'sub' 'sub_ln180_7' <Predicate = (!icmp_ln1646)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1648)   --->   "%tmp_32 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %p_x_assign_7, i32 63" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cstdlib:180]   --->   Operation 30 'bitselect' 'tmp_32' <Predicate = (!icmp_ln1646)> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1648)   --->   "%select_ln180_7 = select i1 %tmp_32, i64 %sub_ln180_7, i64 %p_x_assign_7" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cstdlib:180]   --->   Operation 31 'select' 'select_ln180_7' <Predicate = (!icmp_ln1646)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 32 [1/1] (1.06ns) (out node of the LUT)   --->   "%icmp_ln1648 = icmp_slt  i64 %sext_ln180_1, i64 %select_ln180_7" [patchMaker.cpp:1648]   --->   Operation 32 'icmp' 'icmp_ln1648' <Predicate = (!icmp_ln1646)> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 33 [1/1] (0.22ns)   --->   "%select_ln1648 = select i1 %icmp_ln1648, i32 %j, i32 %start_index_write_assign" [patchMaker.cpp:1648]   --->   Operation 33 'select' 'select_ln1648' <Predicate = (!icmp_ln1646)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 34 [1/1] (0.41ns)   --->   "%select_ln1648_1 = select i1 %icmp_ln1648, i64 %sext_ln180, i64 %start_value_write_assign" [patchMaker.cpp:1648]   --->   Operation 34 'select' 'select_ln1648_1' <Predicate = (!icmp_ln1646)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 35 [1/1] (0.41ns)   --->   "%select_ln1648_2 = select i1 %icmp_ln1648, i64 %sext_ln180, i64 %p_x_assign_7" [patchMaker.cpp:1648]   --->   Operation 35 'select' 'select_ln1648_2' <Predicate = (!icmp_ln1646)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 36 'br' 'br_ln0' <Predicate = (!icmp_ln1646)> <Delay = 0.00>

State 5 <SV = 3> <Delay = 0.00>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "%mrv = insertvalue i96 <undef>, i32 %start_index_write_assign" [patchMaker.cpp:1654]   --->   Operation 37 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i96 %mrv, i64 %start_value_write_assign" [patchMaker.cpp:1654]   --->   Operation 38 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%ret_ln1654 = ret i96 %mrv_1" [patchMaker.cpp:1654]   --->   Operation 39 'ret' 'ret_ln1654' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ row_list]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ row_list_size]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ projectionToRow]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
projectionToRow_read     (read         ) [ 001110]
row_list_size_read       (read         ) [ 001110]
br_ln1646                (br           ) [ 011110]
j                        (phi          ) [ 001110]
add_ln1646               (add          ) [ 011110]
icmp_ln1646              (icmp         ) [ 001110]
trunc_ln1650_cast        (zext         ) [ 000000]
row_list_addr            (getelementptr) [ 001100]
start_index_write_assign (phi          ) [ 001111]
start_value_write_assign (phi          ) [ 001111]
p_x_assign_7             (phi          ) [ 001110]
specpipeline_ln0         (specpipeline ) [ 000000]
br_ln1646                (br           ) [ 000000]
row_list_load            (load         ) [ 001010]
specloopname_ln1646      (specloopname ) [ 000000]
sext_ln1347              (sext         ) [ 000000]
sub_ln534                (sub          ) [ 000000]
sext_ln180               (sext         ) [ 000000]
sub_ln180                (sub          ) [ 000000]
tmp                      (bitselect    ) [ 000000]
select_ln180             (select       ) [ 000000]
sext_ln180_1             (sext         ) [ 000000]
sub_ln180_7              (sub          ) [ 000000]
tmp_32                   (bitselect    ) [ 000000]
select_ln180_7           (select       ) [ 000000]
icmp_ln1648              (icmp         ) [ 000000]
select_ln1648            (select       ) [ 011110]
select_ln1648_1          (select       ) [ 011110]
select_ln1648_2          (select       ) [ 011110]
br_ln0                   (br           ) [ 011110]
mrv                      (insertvalue  ) [ 000000]
mrv_1                    (insertvalue  ) [ 000000]
ret_ln1654               (ret          ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="row_list">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="row_list"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="row_list_size">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="row_list_size"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="projectionToRow">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="projectionToRow"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i37"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i37.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1004" name="projectionToRow_read_read_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="37" slack="0"/>
<pin id="42" dir="0" index="1" bw="37" slack="0"/>
<pin id="43" dir="1" index="2" bw="37" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="projectionToRow_read/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="row_list_size_read_read_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="32" slack="0"/>
<pin id="48" dir="0" index="1" bw="32" slack="0"/>
<pin id="49" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="row_list_size_read/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="row_list_addr_gep_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="32" slack="0"/>
<pin id="54" dir="0" index="1" bw="1" slack="0"/>
<pin id="55" dir="0" index="2" bw="32" slack="0"/>
<pin id="56" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="row_list_addr/2 "/>
</bind>
</comp>

<comp id="59" class="1004" name="grp_access_fu_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="8" slack="0"/>
<pin id="61" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="62" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="63" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="row_list_load/2 "/>
</bind>
</comp>

<comp id="65" class="1005" name="j_reg_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="32" slack="1"/>
<pin id="67" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="69" class="1004" name="j_phi_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="1" slack="1"/>
<pin id="71" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="72" dir="0" index="2" bw="32" slack="0"/>
<pin id="73" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="74" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/2 "/>
</bind>
</comp>

<comp id="77" class="1005" name="start_index_write_assign_reg_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="32" slack="1"/>
<pin id="79" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="start_index_write_assign (phireg) "/>
</bind>
</comp>

<comp id="81" class="1004" name="start_index_write_assign_phi_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="1" slack="2"/>
<pin id="83" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="84" dir="0" index="2" bw="32" slack="1"/>
<pin id="85" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="86" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="start_index_write_assign/3 "/>
</bind>
</comp>

<comp id="89" class="1005" name="start_value_write_assign_reg_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="64" slack="1"/>
<pin id="91" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="start_value_write_assign (phireg) "/>
</bind>
</comp>

<comp id="93" class="1004" name="start_value_write_assign_phi_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="64" slack="2"/>
<pin id="95" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="96" dir="0" index="2" bw="64" slack="1"/>
<pin id="97" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="98" dir="1" index="4" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="start_value_write_assign/3 "/>
</bind>
</comp>

<comp id="101" class="1005" name="p_x_assign_7_reg_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="64" slack="1"/>
<pin id="103" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_x_assign_7 (phireg) "/>
</bind>
</comp>

<comp id="105" class="1004" name="p_x_assign_7_phi_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="64" slack="2"/>
<pin id="107" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="108" dir="0" index="2" bw="64" slack="1"/>
<pin id="109" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="110" dir="1" index="4" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_x_assign_7/3 "/>
</bind>
</comp>

<comp id="113" class="1004" name="add_ln1646_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="32" slack="0"/>
<pin id="115" dir="0" index="1" bw="1" slack="0"/>
<pin id="116" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1646/2 "/>
</bind>
</comp>

<comp id="119" class="1004" name="icmp_ln1646_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="32" slack="0"/>
<pin id="121" dir="0" index="1" bw="32" slack="1"/>
<pin id="122" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1646/2 "/>
</bind>
</comp>

<comp id="124" class="1004" name="trunc_ln1650_cast_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="0"/>
<pin id="126" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="trunc_ln1650_cast/2 "/>
</bind>
</comp>

<comp id="129" class="1004" name="sext_ln1347_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="32" slack="1"/>
<pin id="131" dir="1" index="1" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1347/4 "/>
</bind>
</comp>

<comp id="132" class="1004" name="sub_ln534_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="0"/>
<pin id="134" dir="0" index="1" bw="37" slack="3"/>
<pin id="135" dir="1" index="2" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln534/4 "/>
</bind>
</comp>

<comp id="137" class="1004" name="sext_ln180_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="37" slack="0"/>
<pin id="139" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln180/4 "/>
</bind>
</comp>

<comp id="141" class="1004" name="sub_ln180_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="1" slack="0"/>
<pin id="143" dir="0" index="1" bw="37" slack="0"/>
<pin id="144" dir="1" index="2" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln180/4 "/>
</bind>
</comp>

<comp id="147" class="1004" name="tmp_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="1" slack="0"/>
<pin id="149" dir="0" index="1" bw="37" slack="0"/>
<pin id="150" dir="0" index="2" bw="7" slack="0"/>
<pin id="151" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="155" class="1004" name="select_ln180_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="1" slack="0"/>
<pin id="157" dir="0" index="1" bw="37" slack="0"/>
<pin id="158" dir="0" index="2" bw="37" slack="0"/>
<pin id="159" dir="1" index="3" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln180/4 "/>
</bind>
</comp>

<comp id="163" class="1004" name="sext_ln180_1_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="37" slack="0"/>
<pin id="165" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln180_1/4 "/>
</bind>
</comp>

<comp id="167" class="1004" name="sub_ln180_7_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="1" slack="0"/>
<pin id="169" dir="0" index="1" bw="64" slack="1"/>
<pin id="170" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln180_7/4 "/>
</bind>
</comp>

<comp id="173" class="1004" name="tmp_32_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="1" slack="0"/>
<pin id="175" dir="0" index="1" bw="64" slack="1"/>
<pin id="176" dir="0" index="2" bw="7" slack="0"/>
<pin id="177" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_32/4 "/>
</bind>
</comp>

<comp id="181" class="1004" name="select_ln180_7_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="1" slack="0"/>
<pin id="183" dir="0" index="1" bw="64" slack="0"/>
<pin id="184" dir="0" index="2" bw="64" slack="1"/>
<pin id="185" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln180_7/4 "/>
</bind>
</comp>

<comp id="189" class="1004" name="icmp_ln1648_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="64" slack="0"/>
<pin id="191" dir="0" index="1" bw="64" slack="0"/>
<pin id="192" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1648/4 "/>
</bind>
</comp>

<comp id="195" class="1004" name="select_ln1648_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="1" slack="0"/>
<pin id="197" dir="0" index="1" bw="32" slack="2"/>
<pin id="198" dir="0" index="2" bw="32" slack="1"/>
<pin id="199" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1648/4 "/>
</bind>
</comp>

<comp id="203" class="1004" name="select_ln1648_1_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="1" slack="0"/>
<pin id="205" dir="0" index="1" bw="64" slack="0"/>
<pin id="206" dir="0" index="2" bw="64" slack="1"/>
<pin id="207" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1648_1/4 "/>
</bind>
</comp>

<comp id="211" class="1004" name="select_ln1648_2_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="1" slack="0"/>
<pin id="213" dir="0" index="1" bw="64" slack="0"/>
<pin id="214" dir="0" index="2" bw="64" slack="1"/>
<pin id="215" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1648_2/4 "/>
</bind>
</comp>

<comp id="219" class="1004" name="mrv_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="96" slack="0"/>
<pin id="221" dir="0" index="1" bw="32" slack="1"/>
<pin id="222" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/5 "/>
</bind>
</comp>

<comp id="225" class="1004" name="mrv_1_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="96" slack="0"/>
<pin id="227" dir="0" index="1" bw="64" slack="1"/>
<pin id="228" dir="1" index="2" bw="96" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/5 "/>
</bind>
</comp>

<comp id="231" class="1005" name="projectionToRow_read_reg_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="37" slack="3"/>
<pin id="233" dir="1" index="1" bw="37" slack="3"/>
</pin_list>
<bind>
<opset="projectionToRow_read "/>
</bind>
</comp>

<comp id="236" class="1005" name="row_list_size_read_reg_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="32" slack="1"/>
<pin id="238" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="row_list_size_read "/>
</bind>
</comp>

<comp id="241" class="1005" name="add_ln1646_reg_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="32" slack="0"/>
<pin id="243" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="add_ln1646 "/>
</bind>
</comp>

<comp id="246" class="1005" name="icmp_ln1646_reg_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="1"/>
<pin id="248" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1646 "/>
</bind>
</comp>

<comp id="250" class="1005" name="row_list_addr_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="8" slack="1"/>
<pin id="252" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="row_list_addr "/>
</bind>
</comp>

<comp id="255" class="1005" name="row_list_load_reg_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="32" slack="1"/>
<pin id="257" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="row_list_load "/>
</bind>
</comp>

<comp id="260" class="1005" name="select_ln1648_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="32" slack="1"/>
<pin id="262" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln1648 "/>
</bind>
</comp>

<comp id="265" class="1005" name="select_ln1648_1_reg_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="64" slack="1"/>
<pin id="267" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="select_ln1648_1 "/>
</bind>
</comp>

<comp id="270" class="1005" name="select_ln1648_2_reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="64" slack="1"/>
<pin id="272" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="select_ln1648_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="44"><net_src comp="6" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="45"><net_src comp="4" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="50"><net_src comp="8" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="51"><net_src comp="2" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="57"><net_src comp="0" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="58"><net_src comp="14" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="64"><net_src comp="52" pin="3"/><net_sink comp="59" pin=0"/></net>

<net id="68"><net_src comp="10" pin="0"/><net_sink comp="65" pin=0"/></net>

<net id="75"><net_src comp="65" pin="1"/><net_sink comp="69" pin=0"/></net>

<net id="76"><net_src comp="69" pin="4"/><net_sink comp="65" pin=0"/></net>

<net id="80"><net_src comp="10" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="87"><net_src comp="77" pin="1"/><net_sink comp="81" pin=0"/></net>

<net id="88"><net_src comp="81" pin="4"/><net_sink comp="77" pin=0"/></net>

<net id="92"><net_src comp="16" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="99"><net_src comp="89" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="100"><net_src comp="93" pin="4"/><net_sink comp="89" pin=0"/></net>

<net id="104"><net_src comp="16" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="111"><net_src comp="101" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="112"><net_src comp="105" pin="4"/><net_sink comp="101" pin=0"/></net>

<net id="117"><net_src comp="69" pin="4"/><net_sink comp="113" pin=0"/></net>

<net id="118"><net_src comp="12" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="123"><net_src comp="69" pin="4"/><net_sink comp="119" pin=0"/></net>

<net id="127"><net_src comp="69" pin="4"/><net_sink comp="124" pin=0"/></net>

<net id="128"><net_src comp="124" pin="1"/><net_sink comp="52" pin=2"/></net>

<net id="136"><net_src comp="129" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="140"><net_src comp="132" pin="2"/><net_sink comp="137" pin=0"/></net>

<net id="145"><net_src comp="28" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="146"><net_src comp="132" pin="2"/><net_sink comp="141" pin=1"/></net>

<net id="152"><net_src comp="30" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="153"><net_src comp="132" pin="2"/><net_sink comp="147" pin=1"/></net>

<net id="154"><net_src comp="32" pin="0"/><net_sink comp="147" pin=2"/></net>

<net id="160"><net_src comp="147" pin="3"/><net_sink comp="155" pin=0"/></net>

<net id="161"><net_src comp="141" pin="2"/><net_sink comp="155" pin=1"/></net>

<net id="162"><net_src comp="132" pin="2"/><net_sink comp="155" pin=2"/></net>

<net id="166"><net_src comp="155" pin="3"/><net_sink comp="163" pin=0"/></net>

<net id="171"><net_src comp="14" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="172"><net_src comp="101" pin="1"/><net_sink comp="167" pin=1"/></net>

<net id="178"><net_src comp="34" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="179"><net_src comp="101" pin="1"/><net_sink comp="173" pin=1"/></net>

<net id="180"><net_src comp="36" pin="0"/><net_sink comp="173" pin=2"/></net>

<net id="186"><net_src comp="173" pin="3"/><net_sink comp="181" pin=0"/></net>

<net id="187"><net_src comp="167" pin="2"/><net_sink comp="181" pin=1"/></net>

<net id="188"><net_src comp="101" pin="1"/><net_sink comp="181" pin=2"/></net>

<net id="193"><net_src comp="163" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="194"><net_src comp="181" pin="3"/><net_sink comp="189" pin=1"/></net>

<net id="200"><net_src comp="189" pin="2"/><net_sink comp="195" pin=0"/></net>

<net id="201"><net_src comp="65" pin="1"/><net_sink comp="195" pin=1"/></net>

<net id="202"><net_src comp="77" pin="1"/><net_sink comp="195" pin=2"/></net>

<net id="208"><net_src comp="189" pin="2"/><net_sink comp="203" pin=0"/></net>

<net id="209"><net_src comp="137" pin="1"/><net_sink comp="203" pin=1"/></net>

<net id="210"><net_src comp="89" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="216"><net_src comp="189" pin="2"/><net_sink comp="211" pin=0"/></net>

<net id="217"><net_src comp="137" pin="1"/><net_sink comp="211" pin=1"/></net>

<net id="218"><net_src comp="101" pin="1"/><net_sink comp="211" pin=2"/></net>

<net id="223"><net_src comp="38" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="224"><net_src comp="77" pin="1"/><net_sink comp="219" pin=1"/></net>

<net id="229"><net_src comp="219" pin="2"/><net_sink comp="225" pin=0"/></net>

<net id="230"><net_src comp="89" pin="1"/><net_sink comp="225" pin=1"/></net>

<net id="234"><net_src comp="40" pin="2"/><net_sink comp="231" pin=0"/></net>

<net id="235"><net_src comp="231" pin="1"/><net_sink comp="132" pin=1"/></net>

<net id="239"><net_src comp="46" pin="2"/><net_sink comp="236" pin=0"/></net>

<net id="240"><net_src comp="236" pin="1"/><net_sink comp="119" pin=1"/></net>

<net id="244"><net_src comp="113" pin="2"/><net_sink comp="241" pin=0"/></net>

<net id="245"><net_src comp="241" pin="1"/><net_sink comp="69" pin=2"/></net>

<net id="249"><net_src comp="119" pin="2"/><net_sink comp="246" pin=0"/></net>

<net id="253"><net_src comp="52" pin="3"/><net_sink comp="250" pin=0"/></net>

<net id="254"><net_src comp="250" pin="1"/><net_sink comp="59" pin=0"/></net>

<net id="258"><net_src comp="59" pin="3"/><net_sink comp="255" pin=0"/></net>

<net id="259"><net_src comp="255" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="263"><net_src comp="195" pin="3"/><net_sink comp="260" pin=0"/></net>

<net id="264"><net_src comp="260" pin="1"/><net_sink comp="81" pin=2"/></net>

<net id="268"><net_src comp="203" pin="3"/><net_sink comp="265" pin=0"/></net>

<net id="269"><net_src comp="265" pin="1"/><net_sink comp="93" pin=2"/></net>

<net id="273"><net_src comp="211" pin="3"/><net_sink comp="270" pin=0"/></net>

<net id="274"><net_src comp="270" pin="1"/><net_sink comp="105" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: mSP_findStartIndex : row_list | {2 3 }
	Port: mSP_findStartIndex : row_list_size | {1 }
	Port: mSP_findStartIndex : projectionToRow | {1 }
  - Chain level:
	State 1
	State 2
		add_ln1646 : 1
		icmp_ln1646 : 1
		trunc_ln1650_cast : 1
		row_list_addr : 2
		row_list_load : 3
	State 3
	State 4
		sub_ln534 : 1
		sext_ln180 : 2
		sub_ln180 : 2
		tmp : 2
		select_ln180 : 3
		sext_ln180_1 : 4
		select_ln180_7 : 1
		icmp_ln1648 : 5
		select_ln1648 : 6
		select_ln1648_1 : 6
		select_ln1648_2 : 6
	State 5
		mrv_1 : 1
		ret_ln1654 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|
| Operation|         Functional Unit         |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|
|          |       select_ln180_fu_155       |    0    |    37   |
|          |      select_ln180_7_fu_181      |    0    |    63   |
|  select  |       select_ln1648_fu_195      |    0    |    32   |
|          |      select_ln1648_1_fu_203     |    0    |    63   |
|          |      select_ln1648_2_fu_211     |    0    |    63   |
|----------|---------------------------------|---------|---------|
|          |         sub_ln534_fu_132        |    0    |    44   |
|    sub   |         sub_ln180_fu_141        |    0    |    44   |
|          |        sub_ln180_7_fu_167       |    0    |    71   |
|----------|---------------------------------|---------|---------|
|   icmp   |        icmp_ln1646_fu_119       |    0    |    20   |
|          |        icmp_ln1648_fu_189       |    0    |    29   |
|----------|---------------------------------|---------|---------|
|    add   |        add_ln1646_fu_113        |    0    |    39   |
|----------|---------------------------------|---------|---------|
|   read   | projectionToRow_read_read_fu_40 |    0    |    0    |
|          |  row_list_size_read_read_fu_46  |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   zext   |     trunc_ln1650_cast_fu_124    |    0    |    0    |
|----------|---------------------------------|---------|---------|
|          |        sext_ln1347_fu_129       |    0    |    0    |
|   sext   |        sext_ln180_fu_137        |    0    |    0    |
|          |       sext_ln180_1_fu_163       |    0    |    0    |
|----------|---------------------------------|---------|---------|
| bitselect|            tmp_fu_147           |    0    |    0    |
|          |          tmp_32_fu_173          |    0    |    0    |
|----------|---------------------------------|---------|---------|
|insertvalue|            mrv_fu_219           |    0    |    0    |
|          |           mrv_1_fu_225          |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   Total  |                                 |    0    |   505   |
|----------|---------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|       add_ln1646_reg_241      |   32   |
|      icmp_ln1646_reg_246      |    1   |
|            j_reg_65           |   32   |
|      p_x_assign_7_reg_101     |   64   |
|  projectionToRow_read_reg_231 |   37   |
|     row_list_addr_reg_250     |    8   |
|     row_list_load_reg_255     |   32   |
|   row_list_size_read_reg_236  |   32   |
|    select_ln1648_1_reg_265    |   64   |
|    select_ln1648_2_reg_270    |   64   |
|     select_ln1648_reg_260     |   32   |
|start_index_write_assign_reg_77|   32   |
|start_value_write_assign_reg_89|   64   |
+-------------------------------+--------+
|             Total             |   494  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------------|------|------|------|--------||---------||---------|
|               Comp              |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------------|------|------|------|--------||---------||---------|
|         grp_access_fu_59        |  p0  |   2  |   8  |   16   ||    9    |
|             j_reg_65            |  p0  |   2  |  32  |   64   ||    9    |
| start_index_write_assign_reg_77 |  p0  |   2  |  32  |   64   ||    9    |
| start_value_write_assign_reg_89 |  p0  |   2  |  64  |   128  ||    9    |
|       p_x_assign_7_reg_101      |  p0  |   2  |  64  |   128  ||    9    |
|---------------------------------|------|------|------|--------||---------||---------|
|              Total              |      |      |      |   400  ||  1.935  ||    45   |
|---------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   505  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   45   |
|  Register |    -   |   494  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   494  |   550  |
+-----------+--------+--------+--------+
