#! /usr/bin/vvp
:ivl_version "12.0 (stable)" "(v12_0-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
:vpi_module "/usr/lib/ivl/v2009.vpi";
S_0x63a4d31d6b90 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x63a4d31fd0c0 .scope module, "axi4_tb" "axi4_tb" 3 2;
 .timescale 0 0;
P_0x63a4d32001d0 .param/l "DSZ" 1 3 4, +C4<00000000000000000000000000001000>;
P_0x63a4d3200210 .param/l "SZ" 1 3 3, +C4<00000000000000000000000000100000>;
v0x63a4d3224eb0_0 .var "_rst", 0 0;
v0x63a4d3224f70_0 .var "a", 31 0;
v0x63a4d3225060_0 .var "b", 31 0;
v0x63a4d3225160_0 .var "clk", 0 0;
v0x63a4d3225230_0 .var/2s "last_stage", 31 0;
v0x63a4d32252d0_0 .net "out_clk", 0 0, L_0x63a4d3225e10;  1 drivers
v0x63a4d3225370_0 .net "res", 63 0, L_0x63a4d32265c0;  1 drivers
v0x63a4d3225410_0 .net "tdata_to_master", 7 0, v0x63a4d3224600_0;  1 drivers
v0x63a4d3225500_0 .net "tdata_to_slave", 7 0, v0x63a4d32223a0_0;  1 drivers
v0x63a4d32255c0_0 .var/2s "test_cnt", 31 0;
v0x63a4d32256a0_0 .var/real "time_sum", 0 0;
v0x63a4d3225760_0 .net "tlast_to_master", 0 0, v0x63a4d3224830_0;  1 drivers
v0x63a4d3225850_0 .net "tlast_to_slave", 0 0, v0x63a4d3222540_0;  1 drivers
v0x63a4d3225940_0 .net "tready_to_master", 0 0, v0x63a4d3222600_0;  1 drivers
v0x63a4d3225a30_0 .net "tready_to_slave", 0 0, v0x63a4d3224aa0_0;  1 drivers
v0x63a4d3225b20_0 .net "tvalid_to_master", 0 0, v0x63a4d3224b70_0;  1 drivers
v0x63a4d3225c10_0 .net "tvalid_to_slave", 0 0, v0x63a4d3222840_0;  1 drivers
E_0x63a4d31e7400 .event anyedge, v0x63a4d3221a30_0;
S_0x63a4d31d16c0 .scope module, "master" "axi4_stream_master_wrapper" 3 30, 4 2 0, S_0x63a4d31fd0c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "_rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "out_clk";
    .port_info 3 /INPUT 32 "a";
    .port_info 4 /INPUT 32 "b";
    .port_info 5 /OUTPUT 64 "res";
    .port_info 6 /INPUT 8 "tdata_to_master";
    .port_info 7 /INPUT 1 "tvalid_to_master";
    .port_info 8 /OUTPUT 1 "tready_to_master";
    .port_info 9 /INPUT 1 "tlast_to_master";
    .port_info 10 /OUTPUT 8 "tdata_to_slave";
    .port_info 11 /OUTPUT 1 "tvalid_to_slave";
    .port_info 12 /INPUT 1 "tready_to_slave";
    .port_info 13 /OUTPUT 1 "tlast_to_slave";
P_0x63a4d3205de0 .param/l "DSZ" 0 4 4, +C4<00000000000000000000000000001000>;
P_0x63a4d3205e20 .param/l "SZ" 0 4 3, +C4<00000000000000000000000000100000>;
L_0x63a4d3225e10 .functor BUFZ 1, v0x63a4d3225160_0, C4<0>, C4<0>, C4<0>;
v0x63a4d319fc50_0 .net "_rst", 0 0, v0x63a4d3224eb0_0;  1 drivers
v0x63a4d31e4240_0 .net "a", 31 0, v0x63a4d3224f70_0;  1 drivers
v0x63a4d3221970_0 .net "b", 31 0, v0x63a4d3225060_0;  1 drivers
v0x63a4d3221a30_0 .net "clk", 0 0, v0x63a4d3225160_0;  1 drivers
v0x63a4d3221af0_0 .var/2s "i", 31 0;
v0x63a4d3221c20 .array "inregs", 7 0, 7 0;
v0x63a4d3221e30_0 .net "out_clk", 0 0, L_0x63a4d3225e10;  alias, 1 drivers
v0x63a4d3221ef0 .array "outregs", 7 0;
v0x63a4d3221ef0_0 .net v0x63a4d3221ef0 0, 7 0, L_0x63a4d3225ec0; 1 drivers
v0x63a4d3221ef0_1 .net v0x63a4d3221ef0 1, 7 0, L_0x63a4d3225fb0; 1 drivers
v0x63a4d3221ef0_2 .net v0x63a4d3221ef0 2, 7 0, L_0x63a4d3226050; 1 drivers
v0x63a4d3221ef0_3 .net v0x63a4d3221ef0 3, 7 0, L_0x63a4d3226180; 1 drivers
v0x63a4d3221ef0_4 .net v0x63a4d3221ef0 4, 7 0, L_0x63a4d3226220; 1 drivers
v0x63a4d3221ef0_5 .net v0x63a4d3221ef0 5, 7 0, L_0x63a4d32262c0; 1 drivers
v0x63a4d3221ef0_6 .net v0x63a4d3221ef0 6, 7 0, L_0x63a4d32263a0; 1 drivers
v0x63a4d3221ef0_7 .net v0x63a4d3221ef0 7, 7 0, L_0x63a4d32264d0; 1 drivers
v0x63a4d3222100_0 .net "res", 63 0, L_0x63a4d32265c0;  alias, 1 drivers
v0x63a4d32221e0_0 .var "rpos", 7 0;
v0x63a4d32222c0_0 .net "tdata_to_master", 7 0, v0x63a4d3224600_0;  alias, 1 drivers
v0x63a4d32223a0_0 .var "tdata_to_slave", 7 0;
v0x63a4d3222480_0 .net "tlast_to_master", 0 0, v0x63a4d3224830_0;  alias, 1 drivers
v0x63a4d3222540_0 .var "tlast_to_slave", 0 0;
v0x63a4d3222600_0 .var "tready_to_master", 0 0;
v0x63a4d32226c0_0 .net "tready_to_slave", 0 0, v0x63a4d3224aa0_0;  alias, 1 drivers
v0x63a4d3222780_0 .net "tvalid_to_master", 0 0, v0x63a4d3224b70_0;  alias, 1 drivers
v0x63a4d3222840_0 .var "tvalid_to_slave", 0 0;
v0x63a4d3222900_0 .var "wpos", 7 0;
E_0x63a4d31e6400/0 .event negedge, v0x63a4d319fc50_0;
E_0x63a4d31e6400/1 .event posedge, v0x63a4d3221a30_0;
E_0x63a4d31e6400 .event/or E_0x63a4d31e6400/0, E_0x63a4d31e6400/1;
L_0x63a4d3225ec0 .part v0x63a4d3224f70_0, 0, 8;
L_0x63a4d3225fb0 .part v0x63a4d3224f70_0, 8, 8;
L_0x63a4d3226050 .part v0x63a4d3224f70_0, 16, 8;
L_0x63a4d3226180 .part v0x63a4d3224f70_0, 24, 8;
L_0x63a4d3226220 .part v0x63a4d3225060_0, 0, 8;
L_0x63a4d32262c0 .part v0x63a4d3225060_0, 8, 8;
L_0x63a4d32263a0 .part v0x63a4d3225060_0, 16, 8;
L_0x63a4d32264d0 .part v0x63a4d3225060_0, 24, 8;
v0x63a4d3221c20_0 .array/port v0x63a4d3221c20, 0;
v0x63a4d3221c20_1 .array/port v0x63a4d3221c20, 1;
v0x63a4d3221c20_2 .array/port v0x63a4d3221c20, 2;
v0x63a4d3221c20_3 .array/port v0x63a4d3221c20, 3;
LS_0x63a4d32265c0_0_0 .concat [ 8 8 8 8], v0x63a4d3221c20_0, v0x63a4d3221c20_1, v0x63a4d3221c20_2, v0x63a4d3221c20_3;
v0x63a4d3221c20_4 .array/port v0x63a4d3221c20, 4;
v0x63a4d3221c20_5 .array/port v0x63a4d3221c20, 5;
v0x63a4d3221c20_6 .array/port v0x63a4d3221c20, 6;
v0x63a4d3221c20_7 .array/port v0x63a4d3221c20, 7;
LS_0x63a4d32265c0_0_4 .concat [ 8 8 8 8], v0x63a4d3221c20_4, v0x63a4d3221c20_5, v0x63a4d3221c20_6, v0x63a4d3221c20_7;
L_0x63a4d32265c0 .concat [ 32 32 0 0], LS_0x63a4d32265c0_0_0, LS_0x63a4d32265c0_0_4;
S_0x63a4d3222ba0 .scope module, "slave" "axi4_stream_slave_wrapper" 3 51, 5 2 0, S_0x63a4d31fd0c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "_rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 8 "tdata_to_master";
    .port_info 3 /OUTPUT 1 "tvalid_to_master";
    .port_info 4 /INPUT 1 "tready_to_master";
    .port_info 5 /OUTPUT 1 "tlast_to_master";
    .port_info 6 /INPUT 8 "tdata_to_slave";
    .port_info 7 /INPUT 1 "tvalid_to_slave";
    .port_info 8 /OUTPUT 1 "tready_to_slave";
    .port_info 9 /INPUT 1 "tlast_to_slave";
P_0x63a4d31d5b80 .param/l "DSZ" 0 5 4, +C4<00000000000000000000000000001000>;
P_0x63a4d31d5bc0 .param/l "SZ" 0 5 3, +C4<00000000000000000000000000100000>;
v0x63a4d3223d20_0 .net "_rst", 0 0, v0x63a4d3224eb0_0;  alias, 1 drivers
v0x63a4d3223de0_0 .net "clk", 0 0, L_0x63a4d3225e10;  alias, 1 drivers
v0x63a4d3223ef0_0 .var/2s "i", 31 0;
v0x63a4d3223f90 .array "inregs", 7 0, 7 0;
L_0x70a9654ae0a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x63a4d32241a0_0 .net "mulready", 0 0, L_0x70a9654ae0a8;  1 drivers
v0x63a4d3224290 .array "outregs", 7 0;
v0x63a4d3224290_0 .net v0x63a4d3224290 0, 7 0, L_0x63a4d3237630; 1 drivers
v0x63a4d3224290_1 .net v0x63a4d3224290 1, 7 0, L_0x63a4d3237450; 1 drivers
v0x63a4d3224290_2 .net v0x63a4d3224290 2, 7 0, L_0x63a4d3237330; 1 drivers
v0x63a4d3224290_3 .net v0x63a4d3224290 3, 7 0, L_0x63a4d3237290; 1 drivers
v0x63a4d3224290_4 .net v0x63a4d3224290 4, 7 0, L_0x63a4d3237180; 1 drivers
v0x63a4d3224290_5 .net v0x63a4d3224290 5, 7 0, L_0x63a4d3237020; 1 drivers
v0x63a4d3224290_6 .net v0x63a4d3224290 6, 7 0, L_0x63a4d3236f50; 1 drivers
v0x63a4d3224290_7 .net v0x63a4d3224290 7, 7 0, L_0x63a4d3236e30; 1 drivers
v0x63a4d3224480_0 .var "rpos", 7 0;
v0x63a4d3224560_0 .var "start", 0 0;
v0x63a4d3224600_0 .var "tdata_to_master", 7 0;
v0x63a4d3224760_0 .net "tdata_to_slave", 7 0, v0x63a4d32223a0_0;  alias, 1 drivers
v0x63a4d3224830_0 .var "tlast_to_master", 0 0;
v0x63a4d3224900_0 .net "tlast_to_slave", 0 0, v0x63a4d3222540_0;  alias, 1 drivers
v0x63a4d32249d0_0 .net "tready_to_master", 0 0, v0x63a4d3222600_0;  alias, 1 drivers
v0x63a4d3224aa0_0 .var "tready_to_slave", 0 0;
v0x63a4d3224b70_0 .var "tvalid_to_master", 0 0;
v0x63a4d3224c40_0 .net "tvalid_to_slave", 0 0, v0x63a4d3222840_0;  alias, 1 drivers
v0x63a4d3224d10_0 .var "wpos", 7 0;
E_0x63a4d31e71b0/0 .event negedge, v0x63a4d319fc50_0;
E_0x63a4d31e71b0/1 .event posedge, v0x63a4d3221e30_0;
E_0x63a4d31e71b0 .event/or E_0x63a4d31e71b0/0, E_0x63a4d31e71b0/1;
v0x63a4d3223f90_0 .array/port v0x63a4d3223f90, 0;
v0x63a4d3223f90_1 .array/port v0x63a4d3223f90, 1;
v0x63a4d3223f90_2 .array/port v0x63a4d3223f90, 2;
v0x63a4d3223f90_3 .array/port v0x63a4d3223f90, 3;
L_0x63a4d3236b30 .concat [ 8 8 8 8], v0x63a4d3223f90_0, v0x63a4d3223f90_1, v0x63a4d3223f90_2, v0x63a4d3223f90_3;
v0x63a4d3223f90_4 .array/port v0x63a4d3223f90, 4;
v0x63a4d3223f90_5 .array/port v0x63a4d3223f90, 5;
v0x63a4d3223f90_6 .array/port v0x63a4d3223f90, 6;
v0x63a4d3223f90_7 .array/port v0x63a4d3223f90, 7;
L_0x63a4d3236c80 .concat [ 8 8 8 8], v0x63a4d3223f90_4, v0x63a4d3223f90_5, v0x63a4d3223f90_6, v0x63a4d3223f90_7;
L_0x63a4d3236e30 .part L_0x63a4d32369a0, 56, 8;
L_0x63a4d3236f50 .part L_0x63a4d32369a0, 48, 8;
L_0x63a4d3237020 .part L_0x63a4d32369a0, 40, 8;
L_0x63a4d3237180 .part L_0x63a4d32369a0, 32, 8;
L_0x63a4d3237290 .part L_0x63a4d32369a0, 24, 8;
L_0x63a4d3237330 .part L_0x63a4d32369a0, 16, 8;
L_0x63a4d3237450 .part L_0x63a4d32369a0, 8, 8;
L_0x63a4d3237630 .part L_0x63a4d32369a0, 0, 8;
S_0x63a4d3222fa0 .scope module, "main_module" "mult" 5 31, 6 1 0, S_0x63a4d3222ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "_rst";
    .port_info 2 /INPUT 32 "a";
    .port_info 3 /INPUT 32 "b";
    .port_info 4 /INPUT 1 "start";
    .port_info 5 /OUTPUT 64 "res";
    .port_info 6 /OUTPUT 1 "ready";
P_0x63a4d32231a0 .param/l "SZ" 0 6 2, +C4<00000000000000000000000000100000>;
v0x63a4d32232f0_0 .net *"_ivl_0", 63 0, L_0x63a4d3226770;  1 drivers
L_0x70a9654ae018 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x63a4d32233f0_0 .net *"_ivl_3", 31 0, L_0x70a9654ae018;  1 drivers
v0x63a4d32234d0_0 .net *"_ivl_4", 63 0, L_0x63a4d32368b0;  1 drivers
L_0x70a9654ae060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x63a4d32235c0_0 .net *"_ivl_7", 31 0, L_0x70a9654ae060;  1 drivers
v0x63a4d32236a0_0 .net "_rst", 0 0, v0x63a4d3224eb0_0;  alias, 1 drivers
v0x63a4d3223790_0 .net "a", 31 0, L_0x63a4d3236b30;  1 drivers
v0x63a4d3223850_0 .net "b", 31 0, L_0x63a4d3236c80;  1 drivers
v0x63a4d3223930_0 .net "clk", 0 0, L_0x63a4d3225e10;  alias, 1 drivers
v0x63a4d3223a00_0 .net "ready", 0 0, L_0x70a9654ae0a8;  alias, 1 drivers
v0x63a4d3223aa0_0 .net "res", 63 0, L_0x63a4d32369a0;  1 drivers
v0x63a4d3223b80_0 .net "start", 0 0, v0x63a4d3224560_0;  1 drivers
L_0x63a4d3226770 .concat [ 32 32 0 0], L_0x63a4d3236b30, L_0x70a9654ae018;
L_0x63a4d32368b0 .concat [ 32 32 0 0], L_0x63a4d3236c80, L_0x70a9654ae060;
L_0x63a4d32369a0 .arith/mult 64, L_0x63a4d3226770, L_0x63a4d32368b0;
    .scope S_0x63a4d31d16c0;
T_0 ;
    %wait E_0x63a4d31e6400;
    %load/vec4 v0x63a4d319fc50_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x63a4d3221af0_0, 0, 32;
T_0.2 ;
    %load/vec4 v0x63a4d3221af0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x63a4d3221af0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63a4d3221c20, 0, 4;
    %load/vec4 v0x63a4d3221af0_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x63a4d3221af0_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x63a4d3222900_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x63a4d32221e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x63a4d32223a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63a4d3222840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63a4d3222540_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x63a4d3222600_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x63a4d3222840_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x63a4d3222600_0;
    %load/vec4 v0x63a4d3222780_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x63a4d32222c0_0;
    %ix/getv 3, v0x63a4d3222900_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63a4d3221c20, 0, 4;
    %load/vec4 v0x63a4d3222480_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.6, 8;
    %pushi/vec4 0, 0, 8;
    %jmp/1 T_0.7, 8;
T_0.6 ; End of true expr.
    %load/vec4 v0x63a4d3222900_0;
    %addi 1, 0, 8;
    %jmp/0 T_0.7, 8;
 ; End of false expr.
    %blend;
T_0.7;
    %assign/vec4 v0x63a4d3222900_0, 0;
T_0.4 ;
    %load/vec4 v0x63a4d32226c0_0;
    %load/vec4 v0x63a4d3222840_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.8, 8;
    %ix/getv 4, v0x63a4d32221e0_0;
    %load/vec4a v0x63a4d3221ef0, 4;
    %assign/vec4 v0x63a4d32223a0_0, 0;
    %load/vec4 v0x63a4d32221e0_0;
    %addi 1, 0, 8;
    %pushi/vec4 7, 0, 8;
    %and;
    %assign/vec4 v0x63a4d32221e0_0, 0;
    %load/vec4 v0x63a4d32221e0_0;
    %pad/u 32;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x63a4d3222540_0, 0;
T_0.8 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x63a4d3222ba0;
T_1 ;
    %wait E_0x63a4d31e71b0;
    %load/vec4 v0x63a4d3223d20_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x63a4d3224d10_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x63a4d3224480_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x63a4d3223ef0_0, 0, 32;
T_1.2 ;
    %load/vec4 v0x63a4d3223ef0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_1.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x63a4d3223ef0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63a4d3223f90, 0, 4;
    %load/vec4 v0x63a4d3223ef0_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x63a4d3223ef0_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x63a4d3224560_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x63a4d3224600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63a4d3224b70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63a4d3224830_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x63a4d3224aa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x63a4d3224b70_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x63a4d3224aa0_0;
    %load/vec4 v0x63a4d3224c40_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x63a4d3224760_0;
    %ix/getv 3, v0x63a4d3224d10_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63a4d3223f90, 0, 4;
    %load/vec4 v0x63a4d3224900_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.6, 8;
    %pushi/vec4 0, 0, 8;
    %jmp/1 T_1.7, 8;
T_1.6 ; End of true expr.
    %load/vec4 v0x63a4d3224d10_0;
    %addi 1, 0, 8;
    %jmp/0 T_1.7, 8;
 ; End of false expr.
    %blend;
T_1.7;
    %assign/vec4 v0x63a4d3224d10_0, 0;
T_1.4 ;
    %load/vec4 v0x63a4d32249d0_0;
    %load/vec4 v0x63a4d3224b70_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.8, 8;
    %ix/getv 4, v0x63a4d3224480_0;
    %load/vec4a v0x63a4d3224290, 4;
    %assign/vec4 v0x63a4d3224600_0, 0;
    %load/vec4 v0x63a4d3224480_0;
    %addi 1, 0, 8;
    %pushi/vec4 7, 0, 8;
    %and;
    %assign/vec4 v0x63a4d3224480_0, 0;
    %load/vec4 v0x63a4d3224480_0;
    %pad/u 32;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x63a4d3224830_0, 0;
T_1.8 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x63a4d31fd0c0;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x63a4d3225230_0, 0, 32;
    %end;
    .thread T_2, $init;
    .scope S_0x63a4d31fd0c0;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x63a4d32255c0_0, 0, 32;
    %pushi/real 0, 4065; load=0.00000
    %store/real v0x63a4d32256a0_0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x63a4d3225160_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x63a4d3224f70_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x63a4d3225060_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x63a4d3224eb0_0, 0, 1;
T_3.0 ;
    %delay 1, 0;
    %load/vec4 v0x63a4d3225160_0;
    %nor/r;
    %store/vec4 v0x63a4d3225160_0, 0, 1;
    %jmp T_3.0;
    %end;
    .thread T_3;
    .scope S_0x63a4d31fd0c0;
T_4 ;
    %wait E_0x63a4d31e7400;
    %load/vec4 v0x63a4d3224f70_0;
    %pad/u 64;
    %load/vec4 v0x63a4d3225060_0;
    %pad/u 64;
    %mul;
    %load/vec4 v0x63a4d3225370_0;
    %cmp/e;
    %flag_get/vec4 4;
    %vpi_func 3 79 "$time" 64 {0 0 0};
    %pushi/vec4 100, 0, 64;
    %div;
    %load/vec4 v0x63a4d3225230_0;
    %pad/u 64;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %vpi_call/w 3 80 "$display", v0x63a4d3224f70_0, "*", v0x63a4d3225060_0, " = ", v0x63a4d3225370_0 {0 0 0};
    %vpi_func 3 81 "$time" 64 {0 0 0};
    %pushi/vec4 100, 0, 64;
    %mod;
    %vpi_call/w 3 81 "$display", "calculation done in time ", S<0,vec4,u64> {1 0 0};
    %vpi_func 3 82 "$time" 64 {0 0 0};
    %pushi/vec4 100, 0, 64;
    %div;
    %cast2;
    %pad/u 32;
    %store/vec4 v0x63a4d3225230_0, 0, 32;
    %load/real v0x63a4d32256a0_0;
    %vpi_func 3 83 "$time" 64 {0 0 0};
    %pushi/vec4 100, 0, 64;
    %mod;
    %cvt/rv;
    %add/wr;
    %store/real v0x63a4d32256a0_0;
    %load/vec4 v0x63a4d32255c0_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x63a4d32255c0_0, 0, 32;
T_4.0 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x63a4d31fd0c0;
T_5 ;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x63a4d3224eb0_0, 0, 1;
    %pushi/vec4 10234, 0, 32;
    %store/vec4 v0x63a4d3224f70_0, 0, 32;
    %pushi/vec4 566, 0, 32;
    %store/vec4 v0x63a4d3225060_0, 0, 32;
    %delay 100, 0;
    %pushi/vec4 123124, 0, 32;
    %store/vec4 v0x63a4d3224f70_0, 0, 32;
    %pushi/vec4 12412, 0, 32;
    %store/vec4 v0x63a4d3225060_0, 0, 32;
    %delay 100, 0;
    %pushi/vec4 1234235, 0, 32;
    %store/vec4 v0x63a4d3224f70_0, 0, 32;
    %pushi/vec4 13156, 0, 32;
    %store/vec4 v0x63a4d3225060_0, 0, 32;
    %delay 100, 0;
    %pushi/vec4 537321351, 0, 32;
    %store/vec4 v0x63a4d3224f70_0, 0, 32;
    %pushi/vec4 24627837, 0, 32;
    %store/vec4 v0x63a4d3225060_0, 0, 32;
    %delay 100, 0;
    %vpi_func 3 114 "$urandom" 32 {0 0 0};
    %store/vec4 v0x63a4d3224f70_0, 0, 32;
    %vpi_func 3 115 "$urandom" 32 {0 0 0};
    %store/vec4 v0x63a4d3225060_0, 0, 32;
    %delay 100, 0;
    %vpi_func 3 119 "$urandom" 32 {0 0 0};
    %store/vec4 v0x63a4d3224f70_0, 0, 32;
    %vpi_func 3 120 "$urandom" 32 {0 0 0};
    %store/vec4 v0x63a4d3225060_0, 0, 32;
    %delay 100, 0;
    %vpi_func 3 124 "$urandom" 32 {0 0 0};
    %store/vec4 v0x63a4d3224f70_0, 0, 32;
    %vpi_func 3 125 "$urandom" 32 {0 0 0};
    %store/vec4 v0x63a4d3225060_0, 0, 32;
    %delay 100, 0;
    %vpi_func 3 129 "$urandom" 32 {0 0 0};
    %store/vec4 v0x63a4d3224f70_0, 0, 32;
    %vpi_func 3 130 "$urandom" 32 {0 0 0};
    %store/vec4 v0x63a4d3225060_0, 0, 32;
    %delay 100, 0;
    %vpi_func 3 134 "$urandom" 32 {0 0 0};
    %store/vec4 v0x63a4d3224f70_0, 0, 32;
    %vpi_func 3 135 "$urandom" 32 {0 0 0};
    %store/vec4 v0x63a4d3225060_0, 0, 32;
    %delay 100, 0;
    %vpi_func 3 139 "$urandom" 32 {0 0 0};
    %store/vec4 v0x63a4d3224f70_0, 0, 32;
    %vpi_func 3 140 "$urandom" 32 {0 0 0};
    %store/vec4 v0x63a4d3225060_0, 0, 32;
    %delay 100, 0;
    %vpi_func 3 144 "$urandom" 32 {0 0 0};
    %store/vec4 v0x63a4d3224f70_0, 0, 32;
    %vpi_func 3 145 "$urandom" 32 {0 0 0};
    %store/vec4 v0x63a4d3225060_0, 0, 32;
    %delay 100, 0;
    %vpi_func 3 149 "$urandom" 32 {0 0 0};
    %store/vec4 v0x63a4d3224f70_0, 0, 32;
    %vpi_func 3 150 "$urandom" 32 {0 0 0};
    %store/vec4 v0x63a4d3225060_0, 0, 32;
    %delay 100, 0;
    %load/real v0x63a4d32256a0_0;
    %load/vec4 v0x63a4d32255c0_0;
    %cvt/rv/s;
    %div/wr;
    %vpi_call/w 3 155 "$display", "avg time : ", W<0,r> {0 1 0};
    %vpi_call/w 3 156 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "-";
    "src/axi4_stream_tb.sv";
    "src/axi4_stream_master_wrapper.sv";
    "src/axi4_stream_slave_wrapper.sv";
    "src/mult.sv";
