#-----------------------------------------------------------
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Tue Mar 10 17:41:12 2020
# Process ID: 6060
# Current directory: T:/ISE/messin with simulaions/New newPhase 2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9720 T:\ISE\messin with simulaions\New newPhase 2\Phase 2.xpr
# Log file: T:/ISE/messin with simulaions/New newPhase 2/vivado.log
# Journal file: T:/ISE/messin with simulaions/New newPhase 2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {T:/ISE/messin with simulaions/New newPhase 2/Phase 2.xpr}
INFO: [Project 1-313] Project file moved from 'T:/ISE/Fixed dataflow/New newPhase 2' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IP Output Repository Path: Could not find the directory 'T:/ISE/messin with simulaions/New newPhase 2/Phase 2.cache/ip', nor could it be found using path 'T:/ISE/Fixed dataflow/New newPhase 2/Phase 2.cache/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.3/data/ip'.
set_property top Control_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
set_property is_enabled false [get_files  {{T:/ISE/messin with simulaions/New newPhase 2/Phase 2.srcs/sources_1/new/ProgramCounter.vhd} {T:/ISE/messin with simulaions/New newPhase 2/Phase 2.srcs/sources_1/new/shiftLeftTop.vhd} {T:/ISE/messin with simulaions/New newPhase 2/Phase 2.srcs/sources_1/new/signExtend.vhd} {T:/ISE/messin with simulaions/New newPhase 2/Phase 2.srcs/sources_1/new/shiftLeftBottom.vhd} {T:/ISE/messin with simulaions/New newPhase 2/Phase 2.srcs/sources_1/new/FourToOneMux.vhd}}]
set_property is_enabled false [get_files  {{T:/ISE/messin with simulaions/New newPhase 2/Phase 2.srcs/sources_1/new/Processor.vhd} {T:/ISE/messin with simulaions/New newPhase 2/Phase 2.srcs/sources_1/new/MUX2to1.vhd} {T:/ISE/messin with simulaions/New newPhase 2/Phase 2.srcs/sources_1/new/Memory.vhd} {T:/ISE/messin with simulaions/New newPhase 2/Phase 2.srcs/sources_1/new/InstructionRegister.vhd} {T:/ISE/messin with simulaions/New newPhase 2/Phase 2.srcs/sources_1/new/MDR.vhd} {T:/ISE/messin with simulaions/New newPhase 2/Phase 2.srcs/sources_1/new/RegisterFile.vhd} {T:/ISE/messin with simulaions/New newPhase 2/Phase 2.srcs/sources_1/new/Mux2to1_5bit.vhd} {T:/ISE/messin with simulaions/New newPhase 2/Phase 2.srcs/sources_1/new/Mux2to1_8bit.vhd} {T:/ISE/messin with simulaions/New newPhase 2/Phase 2.srcs/sources_1/new/AReg.vhd} {T:/ISE/messin with simulaions/New newPhase 2/Phase 2.srcs/sources_1/new/BReg.vhd} {T:/ISE/messin with simulaions/New newPhase 2/Phase 2.srcs/sources_1/new/MuxSrcA.vhd} {T:/ISE/messin with simulaions/New newPhase 2/Phase 2.srcs/sources_1/new/ALU_Structural.vhd} {T:/ISE/messin with simulaions/New newPhase 2/Phase 2.srcs/sources_1/new/ALUControl.vhd} {T:/ISE/messin with simulaions/New newPhase 2/Phase 2.srcs/sources_1/new/ALUReg.vhd} {T:/ISE/messin with simulaions/New newPhase 2/Phase 2.srcs/sources_1/new/Mux3to1.vhd}}]
update_compile_order -fileset sources_1
set_property is_enabled false [get_files  {{T:/ISE/messin with simulaions/New newPhase 2/Phase 2.srcs/sources_1/new/ALU_Structural_OneBit.vhd} {T:/ISE/messin with simulaions/New newPhase 2/Phase 2.srcs/sources_1/new/Compliment2s.vhd}}]
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Control_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'T:/ISE/messin with simulaions/New newPhase 2/Phase 2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj Control_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/messin with simulaions/New newPhase 2/Phase 2.srcs/sources_1/new/MicroProgramCounter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MicroProgramCounter
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/messin with simulaions/New newPhase 2/Phase 2.srcs/sources_1/new/MicrocodeStore.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MicrocodeStore
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/messin with simulaions/New newPhase 2/Phase 2.srcs/sources_1/new/LogicMapping.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LogicMapping
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/messin with simulaions/New newPhase 2/Phase 2.srcs/sources_1/new/IncrMUX.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IncrMUX
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/messin with simulaions/New newPhase 2/Phase 2.srcs/sources_1/new/Incrementer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Incrementer
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/messin with simulaions/New newPhase 2/Phase 2.srcs/sources_1/new/MPControl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MPControl
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/messin with simulaions/New newPhase 2/Phase 2.srcs/sim_1/new/Control_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Control_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'T:/ISE/messin with simulaions/New newPhase 2/Phase 2.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 41091effe5974297abf1e1a1496df3bc --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Control_tb_behav xil_defaultlib.Control_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-619] entity port alusrca does not match with type std_logic of component port [T:/ISE/messin with simulaions/New newPhase 2/Phase 2.srcs/sim_1/new/Control_tb.vhd:14]
ERROR: [VRFC 10-664] expression has 9 elements ; expected 2 [T:/ISE/messin with simulaions/New newPhase 2/Phase 2.srcs/sim_1/new/Control_tb.vhd:14]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit control_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'T:/ISE/messin with simulaions/New newPhase 2/Phase 2.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'T:/ISE/messin with simulaions/New newPhase 2/Phase 2.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Control_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'T:/ISE/messin with simulaions/New newPhase 2/Phase 2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj Control_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/messin with simulaions/New newPhase 2/Phase 2.srcs/sources_1/new/MicroProgramCounter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MicroProgramCounter
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/messin with simulaions/New newPhase 2/Phase 2.srcs/sources_1/new/MicrocodeStore.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MicrocodeStore
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/messin with simulaions/New newPhase 2/Phase 2.srcs/sources_1/new/LogicMapping.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LogicMapping
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/messin with simulaions/New newPhase 2/Phase 2.srcs/sources_1/new/IncrMUX.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IncrMUX
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/messin with simulaions/New newPhase 2/Phase 2.srcs/sources_1/new/Incrementer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Incrementer
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/messin with simulaions/New newPhase 2/Phase 2.srcs/sources_1/new/MPControl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MPControl
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/messin with simulaions/New newPhase 2/Phase 2.srcs/sim_1/new/Control_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Control_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'T:/ISE/messin with simulaions/New newPhase 2/Phase 2.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 41091effe5974297abf1e1a1496df3bc --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Control_tb_behav xil_defaultlib.Control_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:02:52 . Memory (MB): peak = 821.781 ; gain = 0.000
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-4704] 'elaborate' step aborted
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:02:53 . Memory (MB): peak = 821.781 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
set_property -name {xsim.simulate.runtime} -value {40 ps} -objects [get_filesets sim_1]
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Control_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'T:/ISE/messin with simulaions/New newPhase 2/Phase 2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj Control_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/messin with simulaions/New newPhase 2/Phase 2.srcs/sources_1/new/MicroProgramCounter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MicroProgramCounter
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/messin with simulaions/New newPhase 2/Phase 2.srcs/sources_1/new/MicrocodeStore.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MicrocodeStore
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/messin with simulaions/New newPhase 2/Phase 2.srcs/sources_1/new/LogicMapping.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LogicMapping
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/messin with simulaions/New newPhase 2/Phase 2.srcs/sources_1/new/IncrMUX.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IncrMUX
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/messin with simulaions/New newPhase 2/Phase 2.srcs/sources_1/new/Incrementer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Incrementer
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/messin with simulaions/New newPhase 2/Phase 2.srcs/sources_1/new/MPControl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MPControl
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/messin with simulaions/New newPhase 2/Phase 2.srcs/sim_1/new/Control_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Control_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'T:/ISE/messin with simulaions/New newPhase 2/Phase 2.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 41091effe5974297abf1e1a1496df3bc --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Control_tb_behav xil_defaultlib.Control_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run_program: Time (s): cpu = 00:00:04 ; elapsed = 00:05:06 . Memory (MB): peak = 821.781 ; gain = 0.000
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-4704] 'elaborate' step aborted
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:05:07 . Memory (MB): peak = 821.781 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
set_property used_in_simulation false [get_files  {{T:/ISE/messin with simulaions/New newPhase 2/Phase 2.srcs/sources_1/new/FullAdder8.vhd}}]
set_property used_in_simulation false [get_files  {{T:/ISE/messin with simulaions/New newPhase 2/Phase 2.srcs/sources_1/new/ArithmeticUnit.vhd}}]
set_property is_enabled true [get_files  {{T:/ISE/messin with simulaions/New newPhase 2/Phase 2.srcs/sources_1/new/ALUControl.vhd} {T:/ISE/messin with simulaions/New newPhase 2/Phase 2.srcs/sources_1/new/ALUReg.vhd} {T:/ISE/messin with simulaions/New newPhase 2/Phase 2.srcs/sources_1/new/ALU_Structural.vhd} {T:/ISE/messin with simulaions/New newPhase 2/Phase 2.srcs/sources_1/new/ALU_Structural_OneBit.vhd} {T:/ISE/messin with simulaions/New newPhase 2/Phase 2.srcs/sources_1/new/AReg.vhd} {T:/ISE/messin with simulaions/New newPhase 2/Phase 2.srcs/sources_1/new/BReg.vhd} {T:/ISE/messin with simulaions/New newPhase 2/Phase 2.srcs/sources_1/new/Compliment2s.vhd} {T:/ISE/messin with simulaions/New newPhase 2/Phase 2.srcs/sources_1/new/FourToOneMux.vhd} {T:/ISE/messin with simulaions/New newPhase 2/Phase 2.srcs/sources_1/new/InstructionRegister.vhd} {T:/ISE/messin with simulaions/New newPhase 2/Phase 2.srcs/sources_1/new/MDR.vhd} {T:/ISE/messin with simulaions/New newPhase 2/Phase 2.srcs/sources_1/new/MUX2to1.vhd} {T:/ISE/messin with simulaions/New newPhase 2/Phase 2.srcs/sources_1/new/Memory.vhd} {T:/ISE/messin with simulaions/New newPhase 2/Phase 2.srcs/sources_1/new/Mux2to1_5bit.vhd} {T:/ISE/messin with simulaions/New newPhase 2/Phase 2.srcs/sources_1/new/Mux2to1_8bit.vhd} {T:/ISE/messin with simulaions/New newPhase 2/Phase 2.srcs/sources_1/new/Mux3to1.vhd} {T:/ISE/messin with simulaions/New newPhase 2/Phase 2.srcs/sources_1/new/MuxSrcA.vhd} {T:/ISE/messin with simulaions/New newPhase 2/Phase 2.srcs/sources_1/new/Processor.vhd} {T:/ISE/messin with simulaions/New newPhase 2/Phase 2.srcs/sources_1/new/ProgramCounter.vhd} {T:/ISE/messin with simulaions/New newPhase 2/Phase 2.srcs/sources_1/new/RegisterFile.vhd} {T:/ISE/messin with simulaions/New newPhase 2/Phase 2.srcs/sources_1/new/shiftLeftBottom.vhd} {T:/ISE/messin with simulaions/New newPhase 2/Phase 2.srcs/sources_1/new/shiftLeftTop.vhd} {T:/ISE/messin with simulaions/New newPhase 2/Phase 2.srcs/sources_1/new/signExtend.vhd}}]
set_property used_in_simulation false [get_files  {{T:/ISE/messin with simulaions/New newPhase 2/Phase 2.srcs/sources_1/new/ProgramCounter.vhd}}]
set_property used_in_simulation false [get_files  {{T:/ISE/messin with simulaions/New newPhase 2/Phase 2.srcs/sources_1/new/MUX2to1.vhd}}]
set_property used_in_simulation false [get_files  {{T:/ISE/messin with simulaions/New newPhase 2/Phase 2.srcs/sources_1/new/shiftLeftTop.vhd}}]
set_property used_in_simulation false [get_files  {{T:/ISE/messin with simulaions/New newPhase 2/Phase 2.srcs/sources_1/new/FourToOneMux.vhd}}]
set_property used_in_simulation false [get_files  {{T:/ISE/messin with simulaions/New newPhase 2/Phase 2.srcs/sources_1/new/shiftLeftBottom.vhd}}]
set_property used_in_simulation false [get_files  {{T:/ISE/messin with simulaions/New newPhase 2/Phase 2.srcs/sources_1/new/signExtend.vhd}}]
set_property used_in_simulation false [get_files  {{T:/ISE/messin with simulaions/New newPhase 2/Phase 2.srcs/sources_1/new/Mux3to1.vhd}}]
set_property used_in_simulation false [get_files  {{T:/ISE/messin with simulaions/New newPhase 2/Phase 2.srcs/sources_1/new/ALUReg.vhd}}]
set_property used_in_simulation false [get_files  {{T:/ISE/messin with simulaions/New newPhase 2/Phase 2.srcs/sources_1/new/ALUControl.vhd}}]
set_property used_in_simulation true [get_files  {{T:/ISE/messin with simulaions/New newPhase 2/Phase 2.srcs/sources_1/new/ALUControl.vhd}}]
set_property used_in_simulation false [get_files  {{T:/ISE/messin with simulaions/New newPhase 2/Phase 2.srcs/sources_1/new/ALUControl.vhd}}]
set_property used_in_simulation false [get_files  {{T:/ISE/messin with simulaions/New newPhase 2/Phase 2.srcs/sources_1/new/ALU_Structural.vhd}}]
set_property used_in_simulation false [get_files  {{T:/ISE/messin with simulaions/New newPhase 2/Phase 2.srcs/sources_1/new/MuxSrcA.vhd}}]
set_property used_in_simulation false [get_files  {{T:/ISE/messin with simulaions/New newPhase 2/Phase 2.srcs/sources_1/new/BReg.vhd}}]
set_property used_in_simulation false [get_files  {{T:/ISE/messin with simulaions/New newPhase 2/Phase 2.srcs/sources_1/new/AReg.vhd}}]
set_property used_in_simulation false [get_files  {{T:/ISE/messin with simulaions/New newPhase 2/Phase 2.srcs/sources_1/new/Mux2to1_8bit.vhd}}]
set_property used_in_simulation false [get_files  {{T:/ISE/messin with simulaions/New newPhase 2/Phase 2.srcs/sources_1/new/Mux2to1_5bit.vhd}}]
set_property used_in_simulation false [get_files  {{T:/ISE/messin with simulaions/New newPhase 2/Phase 2.srcs/sources_1/new/RegisterFile.vhd}}]
set_property used_in_simulation false [get_files  {{T:/ISE/messin with simulaions/New newPhase 2/Phase 2.srcs/sources_1/new/MDR.vhd}}]
set_property used_in_simulation false [get_files  {{T:/ISE/messin with simulaions/New newPhase 2/Phase 2.srcs/sources_1/new/InstructionRegister.vhd}}]
set_property used_in_simulation false [get_files  {{T:/ISE/messin with simulaions/New newPhase 2/Phase 2.srcs/sources_1/new/Memory.vhd}}]
set_property used_in_simulation false [get_files  {{T:/ISE/messin with simulaions/New newPhase 2/Phase 2.srcs/sources_1/new/Processor.vhd}}]
set_property -name {xsim.simulate.runtime} -value {100ns} -objects [get_filesets sim_1]
set_property simulator_language VHDL [current_project]
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Control_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'T:/ISE/messin with simulaions/New newPhase 2/Phase 2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj Control_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/messin with simulaions/New newPhase 2/Phase 2.srcs/sources_1/new/MicroProgramCounter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MicroProgramCounter
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/messin with simulaions/New newPhase 2/Phase 2.srcs/sources_1/new/MicrocodeStore.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MicrocodeStore
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/messin with simulaions/New newPhase 2/Phase 2.srcs/sources_1/new/LogicMapping.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LogicMapping
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/messin with simulaions/New newPhase 2/Phase 2.srcs/sources_1/new/IncrMUX.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IncrMUX
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/messin with simulaions/New newPhase 2/Phase 2.srcs/sources_1/new/Incrementer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Incrementer
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/messin with simulaions/New newPhase 2/Phase 2.srcs/sources_1/new/MPControl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MPControl
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/messin with simulaions/New newPhase 2/Phase 2.srcs/sim_1/new/Control_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Control_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'T:/ISE/messin with simulaions/New newPhase 2/Phase 2.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 41091effe5974297abf1e1a1496df3bc --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Control_tb_behav xil_defaultlib.Control_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run_program: Time (s): cpu = 00:00:18 ; elapsed = 00:04:52 . Memory (MB): peak = 854.480 ; gain = 0.000
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-4704] 'elaborate' step aborted
launch_simulation: Time (s): cpu = 00:00:18 ; elapsed = 00:04:53 . Memory (MB): peak = 854.480 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
compile_simlib -language all -dir {T:/ISE/messin with simulaions/New newPhase 2/Phase 2.cache/compile_simlib} -simulator modelsim -simulator_exec_path {T:/ISE/test ALU REG} -library all -family  all
INFO: [Vivado 12-4753] Extracting data from the IP repository...(this may take a while, please wait)...
.......................................................................................................
.......................................................................................................
.......................................................................................................
.......................................................................................................
.......................................................................................................
.......................................................................................................
.......................................................................
INFO: [setup_ip_static_library-Tcl-23] Data extracted from repository. Inspected 344 IP libraries.

setup_ip_static_library: Time (s): cpu = 00:01:03 ; elapsed = 00:02:26 . Memory (MB): peak = 1227.938 ; gain = 373.457
ERROR: [Vivado 12-3754] Failed to find the 'modelsim' simulator executable. Make sure to set the 'modelsim' installation environment and retry this command to compile the libraries for this simulator. For more information on tool setup refer 'modelsim' user guide.
Library compilation for 'modelsim' ignored.
compile_simlib: Time (s): cpu = 00:01:03 ; elapsed = 00:02:26 . Memory (MB): peak = 1227.938 ; gain = 373.457
ERROR: [Common 17-39] 'compile_simlib' failed due to earlier errors.
set_property target_simulator ModelSim [current_project]
set_property -name {modelsim.simulate.runtime} -value {100ns} -objects [get_filesets sim_1]
launch_simulation
INFO: [USF-ModelSim-47] Finding simulator installation...
ERROR: [USF-ModelSim-48] Failed to locate 'vsim.exe' executable in the shell environment 'PATH' variable. Please source the settings script included with the installation and retry this operation again.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [USF-ModelSim-47] Finding simulator installation...
ERROR: [USF-ModelSim-48] Failed to locate 'vsim.exe' executable in the shell environment 'PATH' variable. Please source the settings script included with the installation and retry this operation again.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation -install_path T:/ISE/test%20ALU%20REG/.Xil/Vivado-8976-SOE-1532-24
INFO: [USF-ModelSim-47] Finding simulator installation...
ERROR: [USF-ModelSim-51] Path to custom 'vsim.exe' executable program does not exist:T:/ISE/test%20ALU%20REG/.Xil/Vivado-8976-SOE-1532-24/vsim.exe'
ERROR: [Common 17-39] 'send_msg_id' failed due to earlier errors.

    while executing
"send_msg_id USF-ModelSim-051 ERROR "Path to custom '$tool_name' executable program does not exist:$tool_path'\n""
    (procedure "::tclapp::xilinx::modelsim::usf_set_simulator_path" line 61)
    invoked from within
"::tclapp::xilinx::modelsim::usf_set_simulator_path "modelsim""
    (procedure "usf_modelsim_setup_simulation" line 8)
    invoked from within
"usf_modelsim_setup_simulation"
    (procedure "tclapp::xilinx::modelsim::setup" line 19)
    invoked from within
"tclapp::xilinx::modelsim::setup { -simset sim_1 -mode behavioral -run_dir {T:/ISE/messin with simulaions/New newPhase 2/Phase 2.sim/sim_1/behav} -inst..."
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
set_property target_simulator XSim [current_project]
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Control_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'T:/ISE/messin with simulaions/New newPhase 2/Phase 2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj Control_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/messin with simulaions/New newPhase 2/Phase 2.srcs/sources_1/new/MicroProgramCounter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MicroProgramCounter
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/messin with simulaions/New newPhase 2/Phase 2.srcs/sources_1/new/MicrocodeStore.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MicrocodeStore
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/messin with simulaions/New newPhase 2/Phase 2.srcs/sources_1/new/LogicMapping.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LogicMapping
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/messin with simulaions/New newPhase 2/Phase 2.srcs/sources_1/new/IncrMUX.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IncrMUX
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/messin with simulaions/New newPhase 2/Phase 2.srcs/sources_1/new/Incrementer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Incrementer
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/messin with simulaions/New newPhase 2/Phase 2.srcs/sources_1/new/MPControl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MPControl
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/messin with simulaions/New newPhase 2/Phase 2.srcs/sim_1/new/Control_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Control_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'T:/ISE/messin with simulaions/New newPhase 2/Phase 2.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 41091effe5974297abf1e1a1496df3bc --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Control_tb_behav xil_defaultlib.Control_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:01:30 . Memory (MB): peak = 1241.750 ; gain = 0.000
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-4704] 'elaborate' step aborted
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:01:31 . Memory (MB): peak = 1241.750 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
create_project project_1 T:/ISE/project_1 -part xc7a100tcsg324-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.3/data/ip'.
set_property board_part digilentinc.com:nexys-a7-100t:part0:1.0 [current_project]
set_property target_language VHDL [current_project]
add_files -norecurse {{T:/ISE/messin with simulaions/New newPhase 2/Phase 2.srcs/sources_1/new/MicrocodeStore.vhd} {T:/ISE/messin with simulaions/New newPhase 2/Phase 2.srcs/sources_1/new/LogicMapping.vhd} {T:/ISE/messin with simulaions/New newPhase 2/Phase 2.srcs/sources_1/new/MicroProgramCounter.vhd} {T:/ISE/messin with simulaions/New newPhase 2/Phase 2.srcs/sources_1/new/Incrementer.vhd} {T:/ISE/messin with simulaions/New newPhase 2/Phase 2.srcs/sources_1/new/IncrMUX.vhd}}
add_files -norecurse {{T:/ISE/messin with simulaions/New newPhase 2/Phase 2.srcs/sources_1/new/MPControl.vhd}}
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse {{T:/ISE/messin with simulaions/New newPhase 2/Phase 2.srcs/sim_1/new/Control_tb.vhd}}
current_project {Phase 2}
current_project project_1
set_property -name {xsim.simulate.runtime} -value {100 ns} -objects [get_filesets sim_1]
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Control_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'T:/ISE/project_1/project_1.sim/sim_1/behav'
"xvhdl -m64 --relax -prj Control_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/messin with simulaions/New newPhase 2/Phase 2.srcs/sources_1/new/MicroProgramCounter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MicroProgramCounter
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/messin with simulaions/New newPhase 2/Phase 2.srcs/sources_1/new/MicrocodeStore.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MicrocodeStore
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/messin with simulaions/New newPhase 2/Phase 2.srcs/sources_1/new/LogicMapping.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LogicMapping
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/messin with simulaions/New newPhase 2/Phase 2.srcs/sources_1/new/Incrementer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Incrementer
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/messin with simulaions/New newPhase 2/Phase 2.srcs/sources_1/new/IncrMUX.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IncrMUX
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/messin with simulaions/New newPhase 2/Phase 2.srcs/sources_1/new/MPControl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MPControl
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/messin with simulaions/New newPhase 2/Phase 2.srcs/sim_1/new/Control_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Control_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'T:/ISE/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 7d04179beaeb47288a53089b1e01548e --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Control_tb_behav xil_defaultlib.Control_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.LogicMapping [logicmapping_default]
Compiling architecture behavioral of entity xil_defaultlib.Incrementer [incrementer_default]
Compiling architecture behavioral of entity xil_defaultlib.IncrMUX [incrmux_default]
Compiling architecture behavioral of entity xil_defaultlib.MicrocodeStore [microcodestore_default]
Compiling architecture behavioral of entity xil_defaultlib.MicroProgramCounter [microprogramcounter_default]
Compiling architecture behavioral of entity xil_defaultlib.MPControl [mpcontrol_default]
Compiling architecture behavioral of entity xil_defaultlib.control_tb
Built simulation snapshot Control_tb_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source T:/ISE/project_1/project_1.sim/sim_1/behav/xsim.dir/Control_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Mar 10 19:04:50 2020...
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:07:49 . Memory (MB): peak = 1268.480 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '469' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'T:/ISE/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Control_tb_behav -key {Behavioral:sim_1:Functional:Control_tb} -tclbatch {Control_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source Control_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100 ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Control_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100 ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:07:53 . Memory (MB): peak = 1295.133 ; gain = 26.652
close_sim
