
STM32F3_HID_MOUSE_LSM303DLHC.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007054  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000bc  080071dc  080071dc  000171dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08007298  08007298  00017298  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  0800729c  0800729c  0001729c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         000000f8  20000000  080072a0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .ccmram       00000000  10000000  10000000  000200f8  2**0
                  CONTENTS
  7 .bss          000008dc  200000f8  200000f8  000200f8  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  200009d4  200009d4  000200f8  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  000200f8  2**0
                  CONTENTS, READONLY
 10 .debug_info   0001d133  00000000  00000000  00020128  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 000034d8  00000000  00000000  0003d25b  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 000010c0  00000000  00000000  00040738  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000f58  00000000  00000000  000417f8  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00008ebe  00000000  00000000  00042750  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00004e79  00000000  00000000  0004b60e  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  00050487  2**0
                  CONTENTS, READONLY
 17 .debug_frame  0000450c  00000000  00000000  00050504  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	200000f8 	.word	0x200000f8
 80001a4:	00000000 	.word	0x00000000
 80001a8:	080071c4 	.word	0x080071c4

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	200000fc 	.word	0x200000fc
 80001c4:	080071c4 	.word	0x080071c4

080001c8 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80001c8:	b580      	push	{r7, lr}
 80001ca:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80001cc:	4a08      	ldr	r2, [pc, #32]	; (80001f0 <HAL_Init+0x28>)
 80001ce:	4b08      	ldr	r3, [pc, #32]	; (80001f0 <HAL_Init+0x28>)
 80001d0:	681b      	ldr	r3, [r3, #0]
 80001d2:	f043 0310 	orr.w	r3, r3, #16
 80001d6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80001d8:	2003      	movs	r0, #3
 80001da:	f000 f90b 	bl	80003f4 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80001de:	2000      	movs	r0, #0
 80001e0:	f000 f808 	bl	80001f4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80001e4:	f005 ffe0 	bl	80061a8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80001e8:	2300      	movs	r3, #0
}
 80001ea:	4618      	mov	r0, r3
 80001ec:	bd80      	pop	{r7, pc}
 80001ee:	bf00      	nop
 80001f0:	40022000 	.word	0x40022000

080001f4 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80001f4:	b580      	push	{r7, lr}
 80001f6:	b082      	sub	sp, #8
 80001f8:	af00      	add	r7, sp, #0
 80001fa:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  HAL_SYSTICK_Config(SystemCoreClock / 1000U);
 80001fc:	4b09      	ldr	r3, [pc, #36]	; (8000224 <HAL_InitTick+0x30>)
 80001fe:	681b      	ldr	r3, [r3, #0]
 8000200:	4a09      	ldr	r2, [pc, #36]	; (8000228 <HAL_InitTick+0x34>)
 8000202:	fba2 2303 	umull	r2, r3, r2, r3
 8000206:	099b      	lsrs	r3, r3, #6
 8000208:	4618      	mov	r0, r3
 800020a:	f000 f928 	bl	800045e <HAL_SYSTICK_Config>
 
  /*Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority ,0U);
 800020e:	2200      	movs	r2, #0
 8000210:	6879      	ldr	r1, [r7, #4]
 8000212:	f04f 30ff 	mov.w	r0, #4294967295
 8000216:	f000 f8f8 	bl	800040a <HAL_NVIC_SetPriority>

   /* Return function status */
  return HAL_OK;
 800021a:	2300      	movs	r3, #0
}
 800021c:	4618      	mov	r0, r3
 800021e:	3708      	adds	r7, #8
 8000220:	46bd      	mov	sp, r7
 8000222:	bd80      	pop	{r7, pc}
 8000224:	200000c0 	.word	0x200000c0
 8000228:	10624dd3 	.word	0x10624dd3

0800022c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800022c:	b480      	push	{r7}
 800022e:	af00      	add	r7, sp, #0
  uwTick++;
 8000230:	4b04      	ldr	r3, [pc, #16]	; (8000244 <HAL_IncTick+0x18>)
 8000232:	681b      	ldr	r3, [r3, #0]
 8000234:	3301      	adds	r3, #1
 8000236:	4a03      	ldr	r2, [pc, #12]	; (8000244 <HAL_IncTick+0x18>)
 8000238:	6013      	str	r3, [r2, #0]
}
 800023a:	bf00      	nop
 800023c:	46bd      	mov	sp, r7
 800023e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000242:	4770      	bx	lr
 8000244:	2000012c 	.word	0x2000012c

08000248 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000248:	b480      	push	{r7}
 800024a:	af00      	add	r7, sp, #0
  return uwTick;  
 800024c:	4b03      	ldr	r3, [pc, #12]	; (800025c <HAL_GetTick+0x14>)
 800024e:	681b      	ldr	r3, [r3, #0]
}
 8000250:	4618      	mov	r0, r3
 8000252:	46bd      	mov	sp, r7
 8000254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000258:	4770      	bx	lr
 800025a:	bf00      	nop
 800025c:	2000012c 	.word	0x2000012c

08000260 <NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000260:	b480      	push	{r7}
 8000262:	b085      	sub	sp, #20
 8000264:	af00      	add	r7, sp, #0
 8000266:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000268:	687b      	ldr	r3, [r7, #4]
 800026a:	f003 0307 	and.w	r3, r3, #7
 800026e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000270:	4b0c      	ldr	r3, [pc, #48]	; (80002a4 <NVIC_SetPriorityGrouping+0x44>)
 8000272:	68db      	ldr	r3, [r3, #12]
 8000274:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000276:	68ba      	ldr	r2, [r7, #8]
 8000278:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800027c:	4013      	ands	r3, r2
 800027e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8000280:	68fb      	ldr	r3, [r7, #12]
 8000282:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000284:	68bb      	ldr	r3, [r7, #8]
 8000286:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000288:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800028c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000290:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000292:	4a04      	ldr	r2, [pc, #16]	; (80002a4 <NVIC_SetPriorityGrouping+0x44>)
 8000294:	68bb      	ldr	r3, [r7, #8]
 8000296:	60d3      	str	r3, [r2, #12]
}
 8000298:	bf00      	nop
 800029a:	3714      	adds	r7, #20
 800029c:	46bd      	mov	sp, r7
 800029e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002a2:	4770      	bx	lr
 80002a4:	e000ed00 	.word	0xe000ed00

080002a8 <NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 80002a8:	b480      	push	{r7}
 80002aa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80002ac:	4b04      	ldr	r3, [pc, #16]	; (80002c0 <NVIC_GetPriorityGrouping+0x18>)
 80002ae:	68db      	ldr	r3, [r3, #12]
 80002b0:	0a1b      	lsrs	r3, r3, #8
 80002b2:	f003 0307 	and.w	r3, r3, #7
}
 80002b6:	4618      	mov	r0, r3
 80002b8:	46bd      	mov	sp, r7
 80002ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002be:	4770      	bx	lr
 80002c0:	e000ed00 	.word	0xe000ed00

080002c4 <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80002c4:	b480      	push	{r7}
 80002c6:	b083      	sub	sp, #12
 80002c8:	af00      	add	r7, sp, #0
 80002ca:	4603      	mov	r3, r0
 80002cc:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 80002ce:	4909      	ldr	r1, [pc, #36]	; (80002f4 <NVIC_EnableIRQ+0x30>)
 80002d0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80002d4:	095b      	lsrs	r3, r3, #5
 80002d6:	79fa      	ldrb	r2, [r7, #7]
 80002d8:	f002 021f 	and.w	r2, r2, #31
 80002dc:	2001      	movs	r0, #1
 80002de:	fa00 f202 	lsl.w	r2, r0, r2
 80002e2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80002e6:	bf00      	nop
 80002e8:	370c      	adds	r7, #12
 80002ea:	46bd      	mov	sp, r7
 80002ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002f0:	4770      	bx	lr
 80002f2:	bf00      	nop
 80002f4:	e000e100 	.word	0xe000e100

080002f8 <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80002f8:	b480      	push	{r7}
 80002fa:	b083      	sub	sp, #12
 80002fc:	af00      	add	r7, sp, #0
 80002fe:	4603      	mov	r3, r0
 8000300:	6039      	str	r1, [r7, #0]
 8000302:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 8000304:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000308:	2b00      	cmp	r3, #0
 800030a:	da0b      	bge.n	8000324 <NVIC_SetPriority+0x2c>
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800030c:	490d      	ldr	r1, [pc, #52]	; (8000344 <NVIC_SetPriority+0x4c>)
 800030e:	79fb      	ldrb	r3, [r7, #7]
 8000310:	f003 030f 	and.w	r3, r3, #15
 8000314:	3b04      	subs	r3, #4
 8000316:	683a      	ldr	r2, [r7, #0]
 8000318:	b2d2      	uxtb	r2, r2
 800031a:	0112      	lsls	r2, r2, #4
 800031c:	b2d2      	uxtb	r2, r2
 800031e:	440b      	add	r3, r1
 8000320:	761a      	strb	r2, [r3, #24]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000322:	e009      	b.n	8000338 <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000324:	4908      	ldr	r1, [pc, #32]	; (8000348 <NVIC_SetPriority+0x50>)
 8000326:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800032a:	683a      	ldr	r2, [r7, #0]
 800032c:	b2d2      	uxtb	r2, r2
 800032e:	0112      	lsls	r2, r2, #4
 8000330:	b2d2      	uxtb	r2, r2
 8000332:	440b      	add	r3, r1
 8000334:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8000338:	bf00      	nop
 800033a:	370c      	adds	r7, #12
 800033c:	46bd      	mov	sp, r7
 800033e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000342:	4770      	bx	lr
 8000344:	e000ed00 	.word	0xe000ed00
 8000348:	e000e100 	.word	0xe000e100

0800034c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800034c:	b480      	push	{r7}
 800034e:	b089      	sub	sp, #36	; 0x24
 8000350:	af00      	add	r7, sp, #0
 8000352:	60f8      	str	r0, [r7, #12]
 8000354:	60b9      	str	r1, [r7, #8]
 8000356:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000358:	68fb      	ldr	r3, [r7, #12]
 800035a:	f003 0307 	and.w	r3, r3, #7
 800035e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000360:	69fb      	ldr	r3, [r7, #28]
 8000362:	f1c3 0307 	rsb	r3, r3, #7
 8000366:	2b04      	cmp	r3, #4
 8000368:	bf28      	it	cs
 800036a:	2304      	movcs	r3, #4
 800036c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800036e:	69fb      	ldr	r3, [r7, #28]
 8000370:	3304      	adds	r3, #4
 8000372:	2b06      	cmp	r3, #6
 8000374:	d902      	bls.n	800037c <NVIC_EncodePriority+0x30>
 8000376:	69fb      	ldr	r3, [r7, #28]
 8000378:	3b03      	subs	r3, #3
 800037a:	e000      	b.n	800037e <NVIC_EncodePriority+0x32>
 800037c:	2300      	movs	r3, #0
 800037e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000380:	2201      	movs	r2, #1
 8000382:	69bb      	ldr	r3, [r7, #24]
 8000384:	fa02 f303 	lsl.w	r3, r2, r3
 8000388:	1e5a      	subs	r2, r3, #1
 800038a:	68bb      	ldr	r3, [r7, #8]
 800038c:	401a      	ands	r2, r3
 800038e:	697b      	ldr	r3, [r7, #20]
 8000390:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000392:	2101      	movs	r1, #1
 8000394:	697b      	ldr	r3, [r7, #20]
 8000396:	fa01 f303 	lsl.w	r3, r1, r3
 800039a:	1e59      	subs	r1, r3, #1
 800039c:	687b      	ldr	r3, [r7, #4]
 800039e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80003a0:	4313      	orrs	r3, r2
         );
}
 80003a2:	4618      	mov	r0, r3
 80003a4:	3724      	adds	r7, #36	; 0x24
 80003a6:	46bd      	mov	sp, r7
 80003a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003ac:	4770      	bx	lr
	...

080003b0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80003b0:	b580      	push	{r7, lr}
 80003b2:	b082      	sub	sp, #8
 80003b4:	af00      	add	r7, sp, #0
 80003b6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80003b8:	687b      	ldr	r3, [r7, #4]
 80003ba:	3b01      	subs	r3, #1
 80003bc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80003c0:	d301      	bcc.n	80003c6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80003c2:	2301      	movs	r3, #1
 80003c4:	e00f      	b.n	80003e6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80003c6:	4a0a      	ldr	r2, [pc, #40]	; (80003f0 <SysTick_Config+0x40>)
 80003c8:	687b      	ldr	r3, [r7, #4]
 80003ca:	3b01      	subs	r3, #1
 80003cc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80003ce:	210f      	movs	r1, #15
 80003d0:	f04f 30ff 	mov.w	r0, #4294967295
 80003d4:	f7ff ff90 	bl	80002f8 <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80003d8:	4b05      	ldr	r3, [pc, #20]	; (80003f0 <SysTick_Config+0x40>)
 80003da:	2200      	movs	r2, #0
 80003dc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80003de:	4b04      	ldr	r3, [pc, #16]	; (80003f0 <SysTick_Config+0x40>)
 80003e0:	2207      	movs	r2, #7
 80003e2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80003e4:	2300      	movs	r3, #0
}
 80003e6:	4618      	mov	r0, r3
 80003e8:	3708      	adds	r7, #8
 80003ea:	46bd      	mov	sp, r7
 80003ec:	bd80      	pop	{r7, pc}
 80003ee:	bf00      	nop
 80003f0:	e000e010 	.word	0xe000e010

080003f4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80003f4:	b580      	push	{r7, lr}
 80003f6:	b082      	sub	sp, #8
 80003f8:	af00      	add	r7, sp, #0
 80003fa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80003fc:	6878      	ldr	r0, [r7, #4]
 80003fe:	f7ff ff2f 	bl	8000260 <NVIC_SetPriorityGrouping>
}
 8000402:	bf00      	nop
 8000404:	3708      	adds	r7, #8
 8000406:	46bd      	mov	sp, r7
 8000408:	bd80      	pop	{r7, pc}

0800040a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800040a:	b580      	push	{r7, lr}
 800040c:	b086      	sub	sp, #24
 800040e:	af00      	add	r7, sp, #0
 8000410:	4603      	mov	r3, r0
 8000412:	60b9      	str	r1, [r7, #8]
 8000414:	607a      	str	r2, [r7, #4]
 8000416:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000418:	2300      	movs	r3, #0
 800041a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800041c:	f7ff ff44 	bl	80002a8 <NVIC_GetPriorityGrouping>
 8000420:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000422:	687a      	ldr	r2, [r7, #4]
 8000424:	68b9      	ldr	r1, [r7, #8]
 8000426:	6978      	ldr	r0, [r7, #20]
 8000428:	f7ff ff90 	bl	800034c <NVIC_EncodePriority>
 800042c:	4602      	mov	r2, r0
 800042e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000432:	4611      	mov	r1, r2
 8000434:	4618      	mov	r0, r3
 8000436:	f7ff ff5f 	bl	80002f8 <NVIC_SetPriority>
}
 800043a:	bf00      	nop
 800043c:	3718      	adds	r7, #24
 800043e:	46bd      	mov	sp, r7
 8000440:	bd80      	pop	{r7, pc}

08000442 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000442:	b580      	push	{r7, lr}
 8000444:	b082      	sub	sp, #8
 8000446:	af00      	add	r7, sp, #0
 8000448:	4603      	mov	r3, r0
 800044a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800044c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000450:	4618      	mov	r0, r3
 8000452:	f7ff ff37 	bl	80002c4 <NVIC_EnableIRQ>
}
 8000456:	bf00      	nop
 8000458:	3708      	adds	r7, #8
 800045a:	46bd      	mov	sp, r7
 800045c:	bd80      	pop	{r7, pc}

0800045e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800045e:	b580      	push	{r7, lr}
 8000460:	b082      	sub	sp, #8
 8000462:	af00      	add	r7, sp, #0
 8000464:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000466:	6878      	ldr	r0, [r7, #4]
 8000468:	f7ff ffa2 	bl	80003b0 <SysTick_Config>
 800046c:	4603      	mov	r3, r0
}
 800046e:	4618      	mov	r0, r3
 8000470:	3708      	adds	r7, #8
 8000472:	46bd      	mov	sp, r7
 8000474:	bd80      	pop	{r7, pc}
	...

08000478 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8000478:	b480      	push	{r7}
 800047a:	b083      	sub	sp, #12
 800047c:	af00      	add	r7, sp, #0
 800047e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 8000480:	687b      	ldr	r3, [r7, #4]
 8000482:	2b04      	cmp	r3, #4
 8000484:	d106      	bne.n	8000494 <HAL_SYSTICK_CLKSourceConfig+0x1c>
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8000486:	4a09      	ldr	r2, [pc, #36]	; (80004ac <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8000488:	4b08      	ldr	r3, [pc, #32]	; (80004ac <HAL_SYSTICK_CLKSourceConfig+0x34>)
 800048a:	681b      	ldr	r3, [r3, #0]
 800048c:	f043 0304 	orr.w	r3, r3, #4
 8000490:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
  }
}
 8000492:	e005      	b.n	80004a0 <HAL_SYSTICK_CLKSourceConfig+0x28>
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 8000494:	4a05      	ldr	r2, [pc, #20]	; (80004ac <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8000496:	4b05      	ldr	r3, [pc, #20]	; (80004ac <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8000498:	681b      	ldr	r3, [r3, #0]
 800049a:	f023 0304 	bic.w	r3, r3, #4
 800049e:	6013      	str	r3, [r2, #0]
}
 80004a0:	bf00      	nop
 80004a2:	370c      	adds	r7, #12
 80004a4:	46bd      	mov	sp, r7
 80004a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004aa:	4770      	bx	lr
 80004ac:	e000e010 	.word	0xe000e010

080004b0 <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 80004b0:	b580      	push	{r7, lr}
 80004b2:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 80004b4:	f000 f802 	bl	80004bc <HAL_SYSTICK_Callback>
}
 80004b8:	bf00      	nop
 80004ba:	bd80      	pop	{r7, pc}

080004bc <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 80004bc:	b480      	push	{r7}
 80004be:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 80004c0:	bf00      	nop
 80004c2:	46bd      	mov	sp, r7
 80004c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004c8:	4770      	bx	lr
	...

080004cc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80004cc:	b480      	push	{r7}
 80004ce:	b087      	sub	sp, #28
 80004d0:	af00      	add	r7, sp, #0
 80004d2:	6078      	str	r0, [r7, #4]
 80004d4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80004d6:	2300      	movs	r3, #0
 80004d8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80004da:	2300      	movs	r3, #0
 80004dc:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 80004de:	2300      	movs	r3, #0
 80004e0:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != RESET)
 80004e2:	e154      	b.n	800078e <HAL_GPIO_Init+0x2c2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 80004e4:	683b      	ldr	r3, [r7, #0]
 80004e6:	681a      	ldr	r2, [r3, #0]
 80004e8:	2101      	movs	r1, #1
 80004ea:	697b      	ldr	r3, [r7, #20]
 80004ec:	fa01 f303 	lsl.w	r3, r1, r3
 80004f0:	4013      	ands	r3, r2
 80004f2:	60fb      	str	r3, [r7, #12]

    if(iocurrent)
 80004f4:	68fb      	ldr	r3, [r7, #12]
 80004f6:	2b00      	cmp	r3, #0
 80004f8:	f000 8146 	beq.w	8000788 <HAL_GPIO_Init+0x2bc>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80004fc:	683b      	ldr	r3, [r7, #0]
 80004fe:	685b      	ldr	r3, [r3, #4]
 8000500:	2b02      	cmp	r3, #2
 8000502:	d003      	beq.n	800050c <HAL_GPIO_Init+0x40>
 8000504:	683b      	ldr	r3, [r7, #0]
 8000506:	685b      	ldr	r3, [r3, #4]
 8000508:	2b12      	cmp	r3, #18
 800050a:	d123      	bne.n	8000554 <HAL_GPIO_Init+0x88>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 800050c:	697b      	ldr	r3, [r7, #20]
 800050e:	08da      	lsrs	r2, r3, #3
 8000510:	687b      	ldr	r3, [r7, #4]
 8000512:	3208      	adds	r2, #8
 8000514:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000518:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800051a:	697b      	ldr	r3, [r7, #20]
 800051c:	f003 0307 	and.w	r3, r3, #7
 8000520:	009b      	lsls	r3, r3, #2
 8000522:	220f      	movs	r2, #15
 8000524:	fa02 f303 	lsl.w	r3, r2, r3
 8000528:	43db      	mvns	r3, r3
 800052a:	693a      	ldr	r2, [r7, #16]
 800052c:	4013      	ands	r3, r2
 800052e:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000530:	683b      	ldr	r3, [r7, #0]
 8000532:	691a      	ldr	r2, [r3, #16]
 8000534:	697b      	ldr	r3, [r7, #20]
 8000536:	f003 0307 	and.w	r3, r3, #7
 800053a:	009b      	lsls	r3, r3, #2
 800053c:	fa02 f303 	lsl.w	r3, r2, r3
 8000540:	693a      	ldr	r2, [r7, #16]
 8000542:	4313      	orrs	r3, r2
 8000544:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3] = temp;
 8000546:	697b      	ldr	r3, [r7, #20]
 8000548:	08da      	lsrs	r2, r3, #3
 800054a:	687b      	ldr	r3, [r7, #4]
 800054c:	3208      	adds	r2, #8
 800054e:	6939      	ldr	r1, [r7, #16]
 8000550:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000554:	687b      	ldr	r3, [r7, #4]
 8000556:	681b      	ldr	r3, [r3, #0]
 8000558:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800055a:	697b      	ldr	r3, [r7, #20]
 800055c:	005b      	lsls	r3, r3, #1
 800055e:	2203      	movs	r2, #3
 8000560:	fa02 f303 	lsl.w	r3, r2, r3
 8000564:	43db      	mvns	r3, r3
 8000566:	693a      	ldr	r2, [r7, #16]
 8000568:	4013      	ands	r3, r2
 800056a:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800056c:	683b      	ldr	r3, [r7, #0]
 800056e:	685b      	ldr	r3, [r3, #4]
 8000570:	f003 0203 	and.w	r2, r3, #3
 8000574:	697b      	ldr	r3, [r7, #20]
 8000576:	005b      	lsls	r3, r3, #1
 8000578:	fa02 f303 	lsl.w	r3, r2, r3
 800057c:	693a      	ldr	r2, [r7, #16]
 800057e:	4313      	orrs	r3, r2
 8000580:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000582:	687b      	ldr	r3, [r7, #4]
 8000584:	693a      	ldr	r2, [r7, #16]
 8000586:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000588:	683b      	ldr	r3, [r7, #0]
 800058a:	685b      	ldr	r3, [r3, #4]
 800058c:	2b01      	cmp	r3, #1
 800058e:	d00b      	beq.n	80005a8 <HAL_GPIO_Init+0xdc>
 8000590:	683b      	ldr	r3, [r7, #0]
 8000592:	685b      	ldr	r3, [r3, #4]
 8000594:	2b02      	cmp	r3, #2
 8000596:	d007      	beq.n	80005a8 <HAL_GPIO_Init+0xdc>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000598:	683b      	ldr	r3, [r7, #0]
 800059a:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800059c:	2b11      	cmp	r3, #17
 800059e:	d003      	beq.n	80005a8 <HAL_GPIO_Init+0xdc>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80005a0:	683b      	ldr	r3, [r7, #0]
 80005a2:	685b      	ldr	r3, [r3, #4]
 80005a4:	2b12      	cmp	r3, #18
 80005a6:	d130      	bne.n	800060a <HAL_GPIO_Init+0x13e>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80005a8:	687b      	ldr	r3, [r7, #4]
 80005aa:	689b      	ldr	r3, [r3, #8]
 80005ac:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80005ae:	697b      	ldr	r3, [r7, #20]
 80005b0:	005b      	lsls	r3, r3, #1
 80005b2:	2203      	movs	r2, #3
 80005b4:	fa02 f303 	lsl.w	r3, r2, r3
 80005b8:	43db      	mvns	r3, r3
 80005ba:	693a      	ldr	r2, [r7, #16]
 80005bc:	4013      	ands	r3, r2
 80005be:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80005c0:	683b      	ldr	r3, [r7, #0]
 80005c2:	68da      	ldr	r2, [r3, #12]
 80005c4:	697b      	ldr	r3, [r7, #20]
 80005c6:	005b      	lsls	r3, r3, #1
 80005c8:	fa02 f303 	lsl.w	r3, r2, r3
 80005cc:	693a      	ldr	r2, [r7, #16]
 80005ce:	4313      	orrs	r3, r2
 80005d0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80005d2:	687b      	ldr	r3, [r7, #4]
 80005d4:	693a      	ldr	r2, [r7, #16]
 80005d6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80005d8:	687b      	ldr	r3, [r7, #4]
 80005da:	685b      	ldr	r3, [r3, #4]
 80005dc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80005de:	2201      	movs	r2, #1
 80005e0:	697b      	ldr	r3, [r7, #20]
 80005e2:	fa02 f303 	lsl.w	r3, r2, r3
 80005e6:	43db      	mvns	r3, r3
 80005e8:	693a      	ldr	r2, [r7, #16]
 80005ea:	4013      	ands	r3, r2
 80005ec:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80005ee:	683b      	ldr	r3, [r7, #0]
 80005f0:	685b      	ldr	r3, [r3, #4]
 80005f2:	091b      	lsrs	r3, r3, #4
 80005f4:	f003 0201 	and.w	r2, r3, #1
 80005f8:	697b      	ldr	r3, [r7, #20]
 80005fa:	fa02 f303 	lsl.w	r3, r2, r3
 80005fe:	693a      	ldr	r2, [r7, #16]
 8000600:	4313      	orrs	r3, r2
 8000602:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000604:	687b      	ldr	r3, [r7, #4]
 8000606:	693a      	ldr	r2, [r7, #16]
 8000608:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800060a:	687b      	ldr	r3, [r7, #4]
 800060c:	68db      	ldr	r3, [r3, #12]
 800060e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000610:	697b      	ldr	r3, [r7, #20]
 8000612:	005b      	lsls	r3, r3, #1
 8000614:	2203      	movs	r2, #3
 8000616:	fa02 f303 	lsl.w	r3, r2, r3
 800061a:	43db      	mvns	r3, r3
 800061c:	693a      	ldr	r2, [r7, #16]
 800061e:	4013      	ands	r3, r2
 8000620:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000622:	683b      	ldr	r3, [r7, #0]
 8000624:	689a      	ldr	r2, [r3, #8]
 8000626:	697b      	ldr	r3, [r7, #20]
 8000628:	005b      	lsls	r3, r3, #1
 800062a:	fa02 f303 	lsl.w	r3, r2, r3
 800062e:	693a      	ldr	r2, [r7, #16]
 8000630:	4313      	orrs	r3, r2
 8000632:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8000634:	687b      	ldr	r3, [r7, #4]
 8000636:	693a      	ldr	r2, [r7, #16]
 8000638:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800063a:	683b      	ldr	r3, [r7, #0]
 800063c:	685b      	ldr	r3, [r3, #4]
 800063e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000642:	2b00      	cmp	r3, #0
 8000644:	f000 80a0 	beq.w	8000788 <HAL_GPIO_Init+0x2bc>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000648:	4a58      	ldr	r2, [pc, #352]	; (80007ac <HAL_GPIO_Init+0x2e0>)
 800064a:	4b58      	ldr	r3, [pc, #352]	; (80007ac <HAL_GPIO_Init+0x2e0>)
 800064c:	699b      	ldr	r3, [r3, #24]
 800064e:	f043 0301 	orr.w	r3, r3, #1
 8000652:	6193      	str	r3, [r2, #24]
 8000654:	4b55      	ldr	r3, [pc, #340]	; (80007ac <HAL_GPIO_Init+0x2e0>)
 8000656:	699b      	ldr	r3, [r3, #24]
 8000658:	f003 0301 	and.w	r3, r3, #1
 800065c:	60bb      	str	r3, [r7, #8]
 800065e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2];
 8000660:	4a53      	ldr	r2, [pc, #332]	; (80007b0 <HAL_GPIO_Init+0x2e4>)
 8000662:	697b      	ldr	r3, [r7, #20]
 8000664:	089b      	lsrs	r3, r3, #2
 8000666:	3302      	adds	r3, #2
 8000668:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800066c:	613b      	str	r3, [r7, #16]
        temp &= ~((0x0FU) << (4U * (position & 0x03U)));
 800066e:	697b      	ldr	r3, [r7, #20]
 8000670:	f003 0303 	and.w	r3, r3, #3
 8000674:	009b      	lsls	r3, r3, #2
 8000676:	220f      	movs	r2, #15
 8000678:	fa02 f303 	lsl.w	r3, r2, r3
 800067c:	43db      	mvns	r3, r3
 800067e:	693a      	ldr	r2, [r7, #16]
 8000680:	4013      	ands	r3, r2
 8000682:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8000684:	687b      	ldr	r3, [r7, #4]
 8000686:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800068a:	d019      	beq.n	80006c0 <HAL_GPIO_Init+0x1f4>
 800068c:	687b      	ldr	r3, [r7, #4]
 800068e:	4a49      	ldr	r2, [pc, #292]	; (80007b4 <HAL_GPIO_Init+0x2e8>)
 8000690:	4293      	cmp	r3, r2
 8000692:	d013      	beq.n	80006bc <HAL_GPIO_Init+0x1f0>
 8000694:	687b      	ldr	r3, [r7, #4]
 8000696:	4a48      	ldr	r2, [pc, #288]	; (80007b8 <HAL_GPIO_Init+0x2ec>)
 8000698:	4293      	cmp	r3, r2
 800069a:	d00d      	beq.n	80006b8 <HAL_GPIO_Init+0x1ec>
 800069c:	687b      	ldr	r3, [r7, #4]
 800069e:	4a47      	ldr	r2, [pc, #284]	; (80007bc <HAL_GPIO_Init+0x2f0>)
 80006a0:	4293      	cmp	r3, r2
 80006a2:	d007      	beq.n	80006b4 <HAL_GPIO_Init+0x1e8>
 80006a4:	687b      	ldr	r3, [r7, #4]
 80006a6:	4a46      	ldr	r2, [pc, #280]	; (80007c0 <HAL_GPIO_Init+0x2f4>)
 80006a8:	4293      	cmp	r3, r2
 80006aa:	d101      	bne.n	80006b0 <HAL_GPIO_Init+0x1e4>
 80006ac:	2304      	movs	r3, #4
 80006ae:	e008      	b.n	80006c2 <HAL_GPIO_Init+0x1f6>
 80006b0:	2305      	movs	r3, #5
 80006b2:	e006      	b.n	80006c2 <HAL_GPIO_Init+0x1f6>
 80006b4:	2303      	movs	r3, #3
 80006b6:	e004      	b.n	80006c2 <HAL_GPIO_Init+0x1f6>
 80006b8:	2302      	movs	r3, #2
 80006ba:	e002      	b.n	80006c2 <HAL_GPIO_Init+0x1f6>
 80006bc:	2301      	movs	r3, #1
 80006be:	e000      	b.n	80006c2 <HAL_GPIO_Init+0x1f6>
 80006c0:	2300      	movs	r3, #0
 80006c2:	697a      	ldr	r2, [r7, #20]
 80006c4:	f002 0203 	and.w	r2, r2, #3
 80006c8:	0092      	lsls	r2, r2, #2
 80006ca:	4093      	lsls	r3, r2
 80006cc:	693a      	ldr	r2, [r7, #16]
 80006ce:	4313      	orrs	r3, r2
 80006d0:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2] = temp;
 80006d2:	4937      	ldr	r1, [pc, #220]	; (80007b0 <HAL_GPIO_Init+0x2e4>)
 80006d4:	697b      	ldr	r3, [r7, #20]
 80006d6:	089b      	lsrs	r3, r3, #2
 80006d8:	3302      	adds	r3, #2
 80006da:	693a      	ldr	r2, [r7, #16]
 80006dc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80006e0:	4b38      	ldr	r3, [pc, #224]	; (80007c4 <HAL_GPIO_Init+0x2f8>)
 80006e2:	681b      	ldr	r3, [r3, #0]
 80006e4:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80006e6:	68fb      	ldr	r3, [r7, #12]
 80006e8:	43db      	mvns	r3, r3
 80006ea:	693a      	ldr	r2, [r7, #16]
 80006ec:	4013      	ands	r3, r2
 80006ee:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80006f0:	683b      	ldr	r3, [r7, #0]
 80006f2:	685b      	ldr	r3, [r3, #4]
 80006f4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80006f8:	2b00      	cmp	r3, #0
 80006fa:	d003      	beq.n	8000704 <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 80006fc:	693a      	ldr	r2, [r7, #16]
 80006fe:	68fb      	ldr	r3, [r7, #12]
 8000700:	4313      	orrs	r3, r2
 8000702:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8000704:	4a2f      	ldr	r2, [pc, #188]	; (80007c4 <HAL_GPIO_Init+0x2f8>)
 8000706:	693b      	ldr	r3, [r7, #16]
 8000708:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 800070a:	4b2e      	ldr	r3, [pc, #184]	; (80007c4 <HAL_GPIO_Init+0x2f8>)
 800070c:	685b      	ldr	r3, [r3, #4]
 800070e:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8000710:	68fb      	ldr	r3, [r7, #12]
 8000712:	43db      	mvns	r3, r3
 8000714:	693a      	ldr	r2, [r7, #16]
 8000716:	4013      	ands	r3, r2
 8000718:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800071a:	683b      	ldr	r3, [r7, #0]
 800071c:	685b      	ldr	r3, [r3, #4]
 800071e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000722:	2b00      	cmp	r3, #0
 8000724:	d003      	beq.n	800072e <HAL_GPIO_Init+0x262>
        {
          temp |= iocurrent;
 8000726:	693a      	ldr	r2, [r7, #16]
 8000728:	68fb      	ldr	r3, [r7, #12]
 800072a:	4313      	orrs	r3, r2
 800072c:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 800072e:	4a25      	ldr	r2, [pc, #148]	; (80007c4 <HAL_GPIO_Init+0x2f8>)
 8000730:	693b      	ldr	r3, [r7, #16]
 8000732:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000734:	4b23      	ldr	r3, [pc, #140]	; (80007c4 <HAL_GPIO_Init+0x2f8>)
 8000736:	689b      	ldr	r3, [r3, #8]
 8000738:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 800073a:	68fb      	ldr	r3, [r7, #12]
 800073c:	43db      	mvns	r3, r3
 800073e:	693a      	ldr	r2, [r7, #16]
 8000740:	4013      	ands	r3, r2
 8000742:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000744:	683b      	ldr	r3, [r7, #0]
 8000746:	685b      	ldr	r3, [r3, #4]
 8000748:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800074c:	2b00      	cmp	r3, #0
 800074e:	d003      	beq.n	8000758 <HAL_GPIO_Init+0x28c>
        {
          temp |= iocurrent;
 8000750:	693a      	ldr	r2, [r7, #16]
 8000752:	68fb      	ldr	r3, [r7, #12]
 8000754:	4313      	orrs	r3, r2
 8000756:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8000758:	4a1a      	ldr	r2, [pc, #104]	; (80007c4 <HAL_GPIO_Init+0x2f8>)
 800075a:	693b      	ldr	r3, [r7, #16]
 800075c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800075e:	4b19      	ldr	r3, [pc, #100]	; (80007c4 <HAL_GPIO_Init+0x2f8>)
 8000760:	68db      	ldr	r3, [r3, #12]
 8000762:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8000764:	68fb      	ldr	r3, [r7, #12]
 8000766:	43db      	mvns	r3, r3
 8000768:	693a      	ldr	r2, [r7, #16]
 800076a:	4013      	ands	r3, r2
 800076c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800076e:	683b      	ldr	r3, [r7, #0]
 8000770:	685b      	ldr	r3, [r3, #4]
 8000772:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000776:	2b00      	cmp	r3, #0
 8000778:	d003      	beq.n	8000782 <HAL_GPIO_Init+0x2b6>
        {
          temp |= iocurrent;
 800077a:	693a      	ldr	r2, [r7, #16]
 800077c:	68fb      	ldr	r3, [r7, #12]
 800077e:	4313      	orrs	r3, r2
 8000780:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8000782:	4a10      	ldr	r2, [pc, #64]	; (80007c4 <HAL_GPIO_Init+0x2f8>)
 8000784:	693b      	ldr	r3, [r7, #16]
 8000786:	60d3      	str	r3, [r2, #12]
      }
    }
    
    position++;
 8000788:	697b      	ldr	r3, [r7, #20]
 800078a:	3301      	adds	r3, #1
 800078c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != RESET)
 800078e:	683b      	ldr	r3, [r7, #0]
 8000790:	681a      	ldr	r2, [r3, #0]
 8000792:	697b      	ldr	r3, [r7, #20]
 8000794:	fa22 f303 	lsr.w	r3, r2, r3
 8000798:	2b00      	cmp	r3, #0
 800079a:	f47f aea3 	bne.w	80004e4 <HAL_GPIO_Init+0x18>
  }
}
 800079e:	bf00      	nop
 80007a0:	371c      	adds	r7, #28
 80007a2:	46bd      	mov	sp, r7
 80007a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007a8:	4770      	bx	lr
 80007aa:	bf00      	nop
 80007ac:	40021000 	.word	0x40021000
 80007b0:	40010000 	.word	0x40010000
 80007b4:	48000400 	.word	0x48000400
 80007b8:	48000800 	.word	0x48000800
 80007bc:	48000c00 	.word	0x48000c00
 80007c0:	48001000 	.word	0x48001000
 80007c4:	40010400 	.word	0x40010400

080007c8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80007c8:	b480      	push	{r7}
 80007ca:	b085      	sub	sp, #20
 80007cc:	af00      	add	r7, sp, #0
 80007ce:	6078      	str	r0, [r7, #4]
 80007d0:	460b      	mov	r3, r1
 80007d2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80007d4:	687b      	ldr	r3, [r7, #4]
 80007d6:	691a      	ldr	r2, [r3, #16]
 80007d8:	887b      	ldrh	r3, [r7, #2]
 80007da:	4013      	ands	r3, r2
 80007dc:	2b00      	cmp	r3, #0
 80007de:	d002      	beq.n	80007e6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80007e0:	2301      	movs	r3, #1
 80007e2:	73fb      	strb	r3, [r7, #15]
 80007e4:	e001      	b.n	80007ea <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80007e6:	2300      	movs	r3, #0
 80007e8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80007ea:	7bfb      	ldrb	r3, [r7, #15]
}
 80007ec:	4618      	mov	r0, r3
 80007ee:	3714      	adds	r7, #20
 80007f0:	46bd      	mov	sp, r7
 80007f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007f6:	4770      	bx	lr

080007f8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80007f8:	b480      	push	{r7}
 80007fa:	b083      	sub	sp, #12
 80007fc:	af00      	add	r7, sp, #0
 80007fe:	6078      	str	r0, [r7, #4]
 8000800:	460b      	mov	r3, r1
 8000802:	807b      	strh	r3, [r7, #2]
 8000804:	4613      	mov	r3, r2
 8000806:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000808:	787b      	ldrb	r3, [r7, #1]
 800080a:	2b00      	cmp	r3, #0
 800080c:	d003      	beq.n	8000816 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800080e:	887a      	ldrh	r2, [r7, #2]
 8000810:	687b      	ldr	r3, [r7, #4]
 8000812:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000814:	e002      	b.n	800081c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000816:	887a      	ldrh	r2, [r7, #2]
 8000818:	687b      	ldr	r3, [r7, #4]
 800081a:	629a      	str	r2, [r3, #40]	; 0x28
}
 800081c:	bf00      	nop
 800081e:	370c      	adds	r7, #12
 8000820:	46bd      	mov	sp, r7
 8000822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000826:	4770      	bx	lr

08000828 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8000828:	b580      	push	{r7, lr}
 800082a:	b082      	sub	sp, #8
 800082c:	af00      	add	r7, sp, #0
 800082e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8000830:	687b      	ldr	r3, [r7, #4]
 8000832:	2b00      	cmp	r3, #0
 8000834:	d101      	bne.n	800083a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8000836:	2301      	movs	r3, #1
 8000838:	e080      	b.n	800093c <HAL_I2C_Init+0x114>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800083a:	687b      	ldr	r3, [r7, #4]
 800083c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8000840:	b2db      	uxtb	r3, r3
 8000842:	2b00      	cmp	r3, #0
 8000844:	d106      	bne.n	8000854 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8000846:	687b      	ldr	r3, [r7, #4]
 8000848:	2200      	movs	r2, #0
 800084a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800084e:	6878      	ldr	r0, [r7, #4]
 8000850:	f005 fcec 	bl	800622c <HAL_I2C_MspInit>
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8000854:	687b      	ldr	r3, [r7, #4]
 8000856:	2224      	movs	r2, #36	; 0x24
 8000858:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800085c:	687b      	ldr	r3, [r7, #4]
 800085e:	681b      	ldr	r3, [r3, #0]
 8000860:	687a      	ldr	r2, [r7, #4]
 8000862:	6812      	ldr	r2, [r2, #0]
 8000864:	6812      	ldr	r2, [r2, #0]
 8000866:	f022 0201 	bic.w	r2, r2, #1
 800086a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800086c:	687b      	ldr	r3, [r7, #4]
 800086e:	681b      	ldr	r3, [r3, #0]
 8000870:	687a      	ldr	r2, [r7, #4]
 8000872:	6852      	ldr	r2, [r2, #4]
 8000874:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8000878:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800087a:	687b      	ldr	r3, [r7, #4]
 800087c:	681b      	ldr	r3, [r3, #0]
 800087e:	687a      	ldr	r2, [r7, #4]
 8000880:	6812      	ldr	r2, [r2, #0]
 8000882:	6892      	ldr	r2, [r2, #8]
 8000884:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8000888:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800088a:	687b      	ldr	r3, [r7, #4]
 800088c:	68db      	ldr	r3, [r3, #12]
 800088e:	2b01      	cmp	r3, #1
 8000890:	d107      	bne.n	80008a2 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8000892:	687b      	ldr	r3, [r7, #4]
 8000894:	681b      	ldr	r3, [r3, #0]
 8000896:	687a      	ldr	r2, [r7, #4]
 8000898:	6892      	ldr	r2, [r2, #8]
 800089a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800089e:	609a      	str	r2, [r3, #8]
 80008a0:	e006      	b.n	80008b0 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80008a2:	687b      	ldr	r3, [r7, #4]
 80008a4:	681b      	ldr	r3, [r3, #0]
 80008a6:	687a      	ldr	r2, [r7, #4]
 80008a8:	6892      	ldr	r2, [r2, #8]
 80008aa:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 80008ae:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80008b0:	687b      	ldr	r3, [r7, #4]
 80008b2:	68db      	ldr	r3, [r3, #12]
 80008b4:	2b02      	cmp	r3, #2
 80008b6:	d104      	bne.n	80008c2 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 80008b8:	687b      	ldr	r3, [r7, #4]
 80008ba:	681b      	ldr	r3, [r3, #0]
 80008bc:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80008c0:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80008c2:	687b      	ldr	r3, [r7, #4]
 80008c4:	681a      	ldr	r2, [r3, #0]
 80008c6:	687b      	ldr	r3, [r7, #4]
 80008c8:	681b      	ldr	r3, [r3, #0]
 80008ca:	685b      	ldr	r3, [r3, #4]
 80008cc:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80008d0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80008d4:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80008d6:	687b      	ldr	r3, [r7, #4]
 80008d8:	681b      	ldr	r3, [r3, #0]
 80008da:	687a      	ldr	r2, [r7, #4]
 80008dc:	6812      	ldr	r2, [r2, #0]
 80008de:	68d2      	ldr	r2, [r2, #12]
 80008e0:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80008e4:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 80008e6:	687b      	ldr	r3, [r7, #4]
 80008e8:	681b      	ldr	r3, [r3, #0]
 80008ea:	687a      	ldr	r2, [r7, #4]
 80008ec:	6911      	ldr	r1, [r2, #16]
 80008ee:	687a      	ldr	r2, [r7, #4]
 80008f0:	6952      	ldr	r2, [r2, #20]
 80008f2:	4311      	orrs	r1, r2
 80008f4:	687a      	ldr	r2, [r7, #4]
 80008f6:	6992      	ldr	r2, [r2, #24]
 80008f8:	0212      	lsls	r2, r2, #8
 80008fa:	430a      	orrs	r2, r1
 80008fc:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80008fe:	687b      	ldr	r3, [r7, #4]
 8000900:	681b      	ldr	r3, [r3, #0]
 8000902:	687a      	ldr	r2, [r7, #4]
 8000904:	69d1      	ldr	r1, [r2, #28]
 8000906:	687a      	ldr	r2, [r7, #4]
 8000908:	6a12      	ldr	r2, [r2, #32]
 800090a:	430a      	orrs	r2, r1
 800090c:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800090e:	687b      	ldr	r3, [r7, #4]
 8000910:	681b      	ldr	r3, [r3, #0]
 8000912:	687a      	ldr	r2, [r7, #4]
 8000914:	6812      	ldr	r2, [r2, #0]
 8000916:	6812      	ldr	r2, [r2, #0]
 8000918:	f042 0201 	orr.w	r2, r2, #1
 800091c:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800091e:	687b      	ldr	r3, [r7, #4]
 8000920:	2200      	movs	r2, #0
 8000922:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8000924:	687b      	ldr	r3, [r7, #4]
 8000926:	2220      	movs	r2, #32
 8000928:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800092c:	687b      	ldr	r3, [r7, #4]
 800092e:	2200      	movs	r2, #0
 8000930:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8000932:	687b      	ldr	r3, [r7, #4]
 8000934:	2200      	movs	r2, #0
 8000936:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 800093a:	2300      	movs	r3, #0
}
 800093c:	4618      	mov	r0, r3
 800093e:	3708      	adds	r7, #8
 8000940:	46bd      	mov	sp, r7
 8000942:	bd80      	pop	{r7, pc}

08000944 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8000944:	b580      	push	{r7, lr}
 8000946:	b088      	sub	sp, #32
 8000948:	af02      	add	r7, sp, #8
 800094a:	60f8      	str	r0, [r7, #12]
 800094c:	607a      	str	r2, [r7, #4]
 800094e:	461a      	mov	r2, r3
 8000950:	460b      	mov	r3, r1
 8000952:	817b      	strh	r3, [r7, #10]
 8000954:	4613      	mov	r3, r2
 8000956:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart = 0U;
 8000958:	2300      	movs	r3, #0
 800095a:	617b      	str	r3, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800095c:	68fb      	ldr	r3, [r7, #12]
 800095e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8000962:	b2db      	uxtb	r3, r3
 8000964:	2b20      	cmp	r3, #32
 8000966:	f040 80e6 	bne.w	8000b36 <HAL_I2C_Master_Transmit+0x1f2>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800096a:	68fb      	ldr	r3, [r7, #12]
 800096c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8000970:	2b01      	cmp	r3, #1
 8000972:	d101      	bne.n	8000978 <HAL_I2C_Master_Transmit+0x34>
 8000974:	2302      	movs	r3, #2
 8000976:	e0df      	b.n	8000b38 <HAL_I2C_Master_Transmit+0x1f4>
 8000978:	68fb      	ldr	r3, [r7, #12]
 800097a:	2201      	movs	r2, #1
 800097c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8000980:	f7ff fc62 	bl	8000248 <HAL_GetTick>
 8000984:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8000986:	697b      	ldr	r3, [r7, #20]
 8000988:	9300      	str	r3, [sp, #0]
 800098a:	2319      	movs	r3, #25
 800098c:	2201      	movs	r2, #1
 800098e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000992:	68f8      	ldr	r0, [r7, #12]
 8000994:	f000 f9fc 	bl	8000d90 <I2C_WaitOnFlagUntilTimeout>
 8000998:	4603      	mov	r3, r0
 800099a:	2b00      	cmp	r3, #0
 800099c:	d001      	beq.n	80009a2 <HAL_I2C_Master_Transmit+0x5e>
    {
      return HAL_TIMEOUT;
 800099e:	2303      	movs	r3, #3
 80009a0:	e0ca      	b.n	8000b38 <HAL_I2C_Master_Transmit+0x1f4>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80009a2:	68fb      	ldr	r3, [r7, #12]
 80009a4:	2221      	movs	r2, #33	; 0x21
 80009a6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80009aa:	68fb      	ldr	r3, [r7, #12]
 80009ac:	2210      	movs	r2, #16
 80009ae:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80009b2:	68fb      	ldr	r3, [r7, #12]
 80009b4:	2200      	movs	r2, #0
 80009b6:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80009b8:	68fb      	ldr	r3, [r7, #12]
 80009ba:	687a      	ldr	r2, [r7, #4]
 80009bc:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80009be:	68fb      	ldr	r3, [r7, #12]
 80009c0:	893a      	ldrh	r2, [r7, #8]
 80009c2:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80009c4:	68fb      	ldr	r3, [r7, #12]
 80009c6:	2200      	movs	r2, #0
 80009c8:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80009ca:	68fb      	ldr	r3, [r7, #12]
 80009cc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80009ce:	b29b      	uxth	r3, r3
 80009d0:	2bff      	cmp	r3, #255	; 0xff
 80009d2:	d90f      	bls.n	80009f4 <HAL_I2C_Master_Transmit+0xb0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80009d4:	68fb      	ldr	r3, [r7, #12]
 80009d6:	22ff      	movs	r2, #255	; 0xff
 80009d8:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80009da:	68fb      	ldr	r3, [r7, #12]
 80009dc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80009de:	b2da      	uxtb	r2, r3
 80009e0:	8979      	ldrh	r1, [r7, #10]
 80009e2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80009e6:	9300      	str	r3, [sp, #0]
 80009e8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80009ec:	68f8      	ldr	r0, [r7, #12]
 80009ee:	f000 fb41 	bl	8001074 <I2C_TransferConfig>
 80009f2:	e071      	b.n	8000ad8 <HAL_I2C_Master_Transmit+0x194>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80009f4:	68fb      	ldr	r3, [r7, #12]
 80009f6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80009f8:	b29a      	uxth	r2, r3
 80009fa:	68fb      	ldr	r3, [r7, #12]
 80009fc:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_WRITE);
 80009fe:	68fb      	ldr	r3, [r7, #12]
 8000a00:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8000a02:	b2da      	uxtb	r2, r3
 8000a04:	8979      	ldrh	r1, [r7, #10]
 8000a06:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000a0a:	9300      	str	r3, [sp, #0]
 8000a0c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8000a10:	68f8      	ldr	r0, [r7, #12]
 8000a12:	f000 fb2f 	bl	8001074 <I2C_TransferConfig>
    }

    while (hi2c->XferCount > 0U)
 8000a16:	e05f      	b.n	8000ad8 <HAL_I2C_Master_Transmit+0x194>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8000a18:	697a      	ldr	r2, [r7, #20]
 8000a1a:	6a39      	ldr	r1, [r7, #32]
 8000a1c:	68f8      	ldr	r0, [r7, #12]
 8000a1e:	f000 f9f1 	bl	8000e04 <I2C_WaitOnTXISFlagUntilTimeout>
 8000a22:	4603      	mov	r3, r0
 8000a24:	2b00      	cmp	r3, #0
 8000a26:	d007      	beq.n	8000a38 <HAL_I2C_Master_Transmit+0xf4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8000a28:	68fb      	ldr	r3, [r7, #12]
 8000a2a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000a2c:	2b04      	cmp	r3, #4
 8000a2e:	d101      	bne.n	8000a34 <HAL_I2C_Master_Transmit+0xf0>
        {
          return HAL_ERROR;
 8000a30:	2301      	movs	r3, #1
 8000a32:	e081      	b.n	8000b38 <HAL_I2C_Master_Transmit+0x1f4>
        }
        else
        {
          return HAL_TIMEOUT;
 8000a34:	2303      	movs	r3, #3
 8000a36:	e07f      	b.n	8000b38 <HAL_I2C_Master_Transmit+0x1f4>
        }
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = (*hi2c->pBuffPtr++);
 8000a38:	68fb      	ldr	r3, [r7, #12]
 8000a3a:	681a      	ldr	r2, [r3, #0]
 8000a3c:	68fb      	ldr	r3, [r7, #12]
 8000a3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000a40:	1c58      	adds	r0, r3, #1
 8000a42:	68f9      	ldr	r1, [r7, #12]
 8000a44:	6248      	str	r0, [r1, #36]	; 0x24
 8000a46:	781b      	ldrb	r3, [r3, #0]
 8000a48:	6293      	str	r3, [r2, #40]	; 0x28
      hi2c->XferCount--;
 8000a4a:	68fb      	ldr	r3, [r7, #12]
 8000a4c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8000a4e:	b29b      	uxth	r3, r3
 8000a50:	3b01      	subs	r3, #1
 8000a52:	b29a      	uxth	r2, r3
 8000a54:	68fb      	ldr	r3, [r7, #12]
 8000a56:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8000a58:	68fb      	ldr	r3, [r7, #12]
 8000a5a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8000a5c:	3b01      	subs	r3, #1
 8000a5e:	b29a      	uxth	r2, r3
 8000a60:	68fb      	ldr	r3, [r7, #12]
 8000a62:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferSize == 0U) && (hi2c->XferCount != 0U))
 8000a64:	68fb      	ldr	r3, [r7, #12]
 8000a66:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8000a68:	2b00      	cmp	r3, #0
 8000a6a:	d135      	bne.n	8000ad8 <HAL_I2C_Master_Transmit+0x194>
 8000a6c:	68fb      	ldr	r3, [r7, #12]
 8000a6e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8000a70:	b29b      	uxth	r3, r3
 8000a72:	2b00      	cmp	r3, #0
 8000a74:	d030      	beq.n	8000ad8 <HAL_I2C_Master_Transmit+0x194>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8000a76:	697b      	ldr	r3, [r7, #20]
 8000a78:	9300      	str	r3, [sp, #0]
 8000a7a:	6a3b      	ldr	r3, [r7, #32]
 8000a7c:	2200      	movs	r2, #0
 8000a7e:	2180      	movs	r1, #128	; 0x80
 8000a80:	68f8      	ldr	r0, [r7, #12]
 8000a82:	f000 f985 	bl	8000d90 <I2C_WaitOnFlagUntilTimeout>
 8000a86:	4603      	mov	r3, r0
 8000a88:	2b00      	cmp	r3, #0
 8000a8a:	d001      	beq.n	8000a90 <HAL_I2C_Master_Transmit+0x14c>
        {
          return HAL_TIMEOUT;
 8000a8c:	2303      	movs	r3, #3
 8000a8e:	e053      	b.n	8000b38 <HAL_I2C_Master_Transmit+0x1f4>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8000a90:	68fb      	ldr	r3, [r7, #12]
 8000a92:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8000a94:	b29b      	uxth	r3, r3
 8000a96:	2bff      	cmp	r3, #255	; 0xff
 8000a98:	d90e      	bls.n	8000ab8 <HAL_I2C_Master_Transmit+0x174>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8000a9a:	68fb      	ldr	r3, [r7, #12]
 8000a9c:	22ff      	movs	r2, #255	; 0xff
 8000a9e:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8000aa0:	68fb      	ldr	r3, [r7, #12]
 8000aa2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8000aa4:	b2da      	uxtb	r2, r3
 8000aa6:	8979      	ldrh	r1, [r7, #10]
 8000aa8:	2300      	movs	r3, #0
 8000aaa:	9300      	str	r3, [sp, #0]
 8000aac:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8000ab0:	68f8      	ldr	r0, [r7, #12]
 8000ab2:	f000 fadf 	bl	8001074 <I2C_TransferConfig>
 8000ab6:	e00f      	b.n	8000ad8 <HAL_I2C_Master_Transmit+0x194>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8000ab8:	68fb      	ldr	r3, [r7, #12]
 8000aba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8000abc:	b29a      	uxth	r2, r3
 8000abe:	68fb      	ldr	r3, [r7, #12]
 8000ac0:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8000ac2:	68fb      	ldr	r3, [r7, #12]
 8000ac4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8000ac6:	b2da      	uxtb	r2, r3
 8000ac8:	8979      	ldrh	r1, [r7, #10]
 8000aca:	2300      	movs	r3, #0
 8000acc:	9300      	str	r3, [sp, #0]
 8000ace:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8000ad2:	68f8      	ldr	r0, [r7, #12]
 8000ad4:	f000 face 	bl	8001074 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8000ad8:	68fb      	ldr	r3, [r7, #12]
 8000ada:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8000adc:	b29b      	uxth	r3, r3
 8000ade:	2b00      	cmp	r3, #0
 8000ae0:	d19a      	bne.n	8000a18 <HAL_I2C_Master_Transmit+0xd4>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8000ae2:	697a      	ldr	r2, [r7, #20]
 8000ae4:	6a39      	ldr	r1, [r7, #32]
 8000ae6:	68f8      	ldr	r0, [r7, #12]
 8000ae8:	f000 f9cc 	bl	8000e84 <I2C_WaitOnSTOPFlagUntilTimeout>
 8000aec:	4603      	mov	r3, r0
 8000aee:	2b00      	cmp	r3, #0
 8000af0:	d007      	beq.n	8000b02 <HAL_I2C_Master_Transmit+0x1be>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8000af2:	68fb      	ldr	r3, [r7, #12]
 8000af4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000af6:	2b04      	cmp	r3, #4
 8000af8:	d101      	bne.n	8000afe <HAL_I2C_Master_Transmit+0x1ba>
      {
        return HAL_ERROR;
 8000afa:	2301      	movs	r3, #1
 8000afc:	e01c      	b.n	8000b38 <HAL_I2C_Master_Transmit+0x1f4>
      }
      else
      {
        return HAL_TIMEOUT;
 8000afe:	2303      	movs	r3, #3
 8000b00:	e01a      	b.n	8000b38 <HAL_I2C_Master_Transmit+0x1f4>
      }
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8000b02:	68fb      	ldr	r3, [r7, #12]
 8000b04:	681b      	ldr	r3, [r3, #0]
 8000b06:	2220      	movs	r2, #32
 8000b08:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8000b0a:	68fb      	ldr	r3, [r7, #12]
 8000b0c:	681a      	ldr	r2, [r3, #0]
 8000b0e:	68fb      	ldr	r3, [r7, #12]
 8000b10:	681b      	ldr	r3, [r3, #0]
 8000b12:	6859      	ldr	r1, [r3, #4]
 8000b14:	4b0a      	ldr	r3, [pc, #40]	; (8000b40 <HAL_I2C_Master_Transmit+0x1fc>)
 8000b16:	400b      	ands	r3, r1
 8000b18:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8000b1a:	68fb      	ldr	r3, [r7, #12]
 8000b1c:	2220      	movs	r2, #32
 8000b1e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8000b22:	68fb      	ldr	r3, [r7, #12]
 8000b24:	2200      	movs	r2, #0
 8000b26:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8000b2a:	68fb      	ldr	r3, [r7, #12]
 8000b2c:	2200      	movs	r2, #0
 8000b2e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8000b32:	2300      	movs	r3, #0
 8000b34:	e000      	b.n	8000b38 <HAL_I2C_Master_Transmit+0x1f4>
  }
  else
  {
    return HAL_BUSY;
 8000b36:	2302      	movs	r3, #2
  }
}
 8000b38:	4618      	mov	r0, r3
 8000b3a:	3718      	adds	r7, #24
 8000b3c:	46bd      	mov	sp, r7
 8000b3e:	bd80      	pop	{r7, pc}
 8000b40:	fe00e800 	.word	0xfe00e800

08000b44 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8000b44:	b580      	push	{r7, lr}
 8000b46:	b088      	sub	sp, #32
 8000b48:	af02      	add	r7, sp, #8
 8000b4a:	60f8      	str	r0, [r7, #12]
 8000b4c:	607a      	str	r2, [r7, #4]
 8000b4e:	461a      	mov	r2, r3
 8000b50:	460b      	mov	r3, r1
 8000b52:	817b      	strh	r3, [r7, #10]
 8000b54:	4613      	mov	r3, r2
 8000b56:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart = 0U;
 8000b58:	2300      	movs	r3, #0
 8000b5a:	617b      	str	r3, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8000b5c:	68fb      	ldr	r3, [r7, #12]
 8000b5e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8000b62:	b2db      	uxtb	r3, r3
 8000b64:	2b20      	cmp	r3, #32
 8000b66:	f040 80e7 	bne.w	8000d38 <HAL_I2C_Master_Receive+0x1f4>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8000b6a:	68fb      	ldr	r3, [r7, #12]
 8000b6c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8000b70:	2b01      	cmp	r3, #1
 8000b72:	d101      	bne.n	8000b78 <HAL_I2C_Master_Receive+0x34>
 8000b74:	2302      	movs	r3, #2
 8000b76:	e0e0      	b.n	8000d3a <HAL_I2C_Master_Receive+0x1f6>
 8000b78:	68fb      	ldr	r3, [r7, #12]
 8000b7a:	2201      	movs	r2, #1
 8000b7c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8000b80:	f7ff fb62 	bl	8000248 <HAL_GetTick>
 8000b84:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8000b86:	697b      	ldr	r3, [r7, #20]
 8000b88:	9300      	str	r3, [sp, #0]
 8000b8a:	2319      	movs	r3, #25
 8000b8c:	2201      	movs	r2, #1
 8000b8e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000b92:	68f8      	ldr	r0, [r7, #12]
 8000b94:	f000 f8fc 	bl	8000d90 <I2C_WaitOnFlagUntilTimeout>
 8000b98:	4603      	mov	r3, r0
 8000b9a:	2b00      	cmp	r3, #0
 8000b9c:	d001      	beq.n	8000ba2 <HAL_I2C_Master_Receive+0x5e>
    {
      return HAL_TIMEOUT;
 8000b9e:	2303      	movs	r3, #3
 8000ba0:	e0cb      	b.n	8000d3a <HAL_I2C_Master_Receive+0x1f6>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8000ba2:	68fb      	ldr	r3, [r7, #12]
 8000ba4:	2222      	movs	r2, #34	; 0x22
 8000ba6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8000baa:	68fb      	ldr	r3, [r7, #12]
 8000bac:	2210      	movs	r2, #16
 8000bae:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8000bb2:	68fb      	ldr	r3, [r7, #12]
 8000bb4:	2200      	movs	r2, #0
 8000bb6:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8000bb8:	68fb      	ldr	r3, [r7, #12]
 8000bba:	687a      	ldr	r2, [r7, #4]
 8000bbc:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8000bbe:	68fb      	ldr	r3, [r7, #12]
 8000bc0:	893a      	ldrh	r2, [r7, #8]
 8000bc2:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8000bc4:	68fb      	ldr	r3, [r7, #12]
 8000bc6:	2200      	movs	r2, #0
 8000bc8:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8000bca:	68fb      	ldr	r3, [r7, #12]
 8000bcc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8000bce:	b29b      	uxth	r3, r3
 8000bd0:	2bff      	cmp	r3, #255	; 0xff
 8000bd2:	d90f      	bls.n	8000bf4 <HAL_I2C_Master_Receive+0xb0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8000bd4:	68fb      	ldr	r3, [r7, #12]
 8000bd6:	22ff      	movs	r2, #255	; 0xff
 8000bd8:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 8000bda:	68fb      	ldr	r3, [r7, #12]
 8000bdc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8000bde:	b2da      	uxtb	r2, r3
 8000be0:	8979      	ldrh	r1, [r7, #10]
 8000be2:	f44f 5310 	mov.w	r3, #9216	; 0x2400
 8000be6:	9300      	str	r3, [sp, #0]
 8000be8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8000bec:	68f8      	ldr	r0, [r7, #12]
 8000bee:	f000 fa41 	bl	8001074 <I2C_TransferConfig>
 8000bf2:	e072      	b.n	8000cda <HAL_I2C_Master_Receive+0x196>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8000bf4:	68fb      	ldr	r3, [r7, #12]
 8000bf6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8000bf8:	b29a      	uxth	r2, r3
 8000bfa:	68fb      	ldr	r3, [r7, #12]
 8000bfc:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 8000bfe:	68fb      	ldr	r3, [r7, #12]
 8000c00:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8000c02:	b2da      	uxtb	r2, r3
 8000c04:	8979      	ldrh	r1, [r7, #10]
 8000c06:	f44f 5310 	mov.w	r3, #9216	; 0x2400
 8000c0a:	9300      	str	r3, [sp, #0]
 8000c0c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8000c10:	68f8      	ldr	r0, [r7, #12]
 8000c12:	f000 fa2f 	bl	8001074 <I2C_TransferConfig>
    }

    while (hi2c->XferCount > 0U)
 8000c16:	e060      	b.n	8000cda <HAL_I2C_Master_Receive+0x196>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8000c18:	697a      	ldr	r2, [r7, #20]
 8000c1a:	6a39      	ldr	r1, [r7, #32]
 8000c1c:	68f8      	ldr	r0, [r7, #12]
 8000c1e:	f000 f96d 	bl	8000efc <I2C_WaitOnRXNEFlagUntilTimeout>
 8000c22:	4603      	mov	r3, r0
 8000c24:	2b00      	cmp	r3, #0
 8000c26:	d007      	beq.n	8000c38 <HAL_I2C_Master_Receive+0xf4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8000c28:	68fb      	ldr	r3, [r7, #12]
 8000c2a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000c2c:	2b04      	cmp	r3, #4
 8000c2e:	d101      	bne.n	8000c34 <HAL_I2C_Master_Receive+0xf0>
        {
          return HAL_ERROR;
 8000c30:	2301      	movs	r3, #1
 8000c32:	e082      	b.n	8000d3a <HAL_I2C_Master_Receive+0x1f6>
        }
        else
        {
          return HAL_TIMEOUT;
 8000c34:	2303      	movs	r3, #3
 8000c36:	e080      	b.n	8000d3a <HAL_I2C_Master_Receive+0x1f6>
        }
      }

      /* Read data from RXDR */
      (*hi2c->pBuffPtr++) = hi2c->Instance->RXDR;
 8000c38:	68fb      	ldr	r3, [r7, #12]
 8000c3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000c3c:	1c59      	adds	r1, r3, #1
 8000c3e:	68fa      	ldr	r2, [r7, #12]
 8000c40:	6251      	str	r1, [r2, #36]	; 0x24
 8000c42:	68fa      	ldr	r2, [r7, #12]
 8000c44:	6812      	ldr	r2, [r2, #0]
 8000c46:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8000c48:	b2d2      	uxtb	r2, r2
 8000c4a:	701a      	strb	r2, [r3, #0]
      hi2c->XferSize--;
 8000c4c:	68fb      	ldr	r3, [r7, #12]
 8000c4e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8000c50:	3b01      	subs	r3, #1
 8000c52:	b29a      	uxth	r2, r3
 8000c54:	68fb      	ldr	r3, [r7, #12]
 8000c56:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8000c58:	68fb      	ldr	r3, [r7, #12]
 8000c5a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8000c5c:	b29b      	uxth	r3, r3
 8000c5e:	3b01      	subs	r3, #1
 8000c60:	b29a      	uxth	r2, r3
 8000c62:	68fb      	ldr	r3, [r7, #12]
 8000c64:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferSize == 0U) && (hi2c->XferCount != 0U))
 8000c66:	68fb      	ldr	r3, [r7, #12]
 8000c68:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8000c6a:	2b00      	cmp	r3, #0
 8000c6c:	d135      	bne.n	8000cda <HAL_I2C_Master_Receive+0x196>
 8000c6e:	68fb      	ldr	r3, [r7, #12]
 8000c70:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8000c72:	b29b      	uxth	r3, r3
 8000c74:	2b00      	cmp	r3, #0
 8000c76:	d030      	beq.n	8000cda <HAL_I2C_Master_Receive+0x196>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8000c78:	697b      	ldr	r3, [r7, #20]
 8000c7a:	9300      	str	r3, [sp, #0]
 8000c7c:	6a3b      	ldr	r3, [r7, #32]
 8000c7e:	2200      	movs	r2, #0
 8000c80:	2180      	movs	r1, #128	; 0x80
 8000c82:	68f8      	ldr	r0, [r7, #12]
 8000c84:	f000 f884 	bl	8000d90 <I2C_WaitOnFlagUntilTimeout>
 8000c88:	4603      	mov	r3, r0
 8000c8a:	2b00      	cmp	r3, #0
 8000c8c:	d001      	beq.n	8000c92 <HAL_I2C_Master_Receive+0x14e>
        {
          return HAL_TIMEOUT;
 8000c8e:	2303      	movs	r3, #3
 8000c90:	e053      	b.n	8000d3a <HAL_I2C_Master_Receive+0x1f6>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8000c92:	68fb      	ldr	r3, [r7, #12]
 8000c94:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8000c96:	b29b      	uxth	r3, r3
 8000c98:	2bff      	cmp	r3, #255	; 0xff
 8000c9a:	d90e      	bls.n	8000cba <HAL_I2C_Master_Receive+0x176>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8000c9c:	68fb      	ldr	r3, [r7, #12]
 8000c9e:	22ff      	movs	r2, #255	; 0xff
 8000ca0:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8000ca2:	68fb      	ldr	r3, [r7, #12]
 8000ca4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8000ca6:	b2da      	uxtb	r2, r3
 8000ca8:	8979      	ldrh	r1, [r7, #10]
 8000caa:	2300      	movs	r3, #0
 8000cac:	9300      	str	r3, [sp, #0]
 8000cae:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8000cb2:	68f8      	ldr	r0, [r7, #12]
 8000cb4:	f000 f9de 	bl	8001074 <I2C_TransferConfig>
 8000cb8:	e00f      	b.n	8000cda <HAL_I2C_Master_Receive+0x196>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8000cba:	68fb      	ldr	r3, [r7, #12]
 8000cbc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8000cbe:	b29a      	uxth	r2, r3
 8000cc0:	68fb      	ldr	r3, [r7, #12]
 8000cc2:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8000cc4:	68fb      	ldr	r3, [r7, #12]
 8000cc6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8000cc8:	b2da      	uxtb	r2, r3
 8000cca:	8979      	ldrh	r1, [r7, #10]
 8000ccc:	2300      	movs	r3, #0
 8000cce:	9300      	str	r3, [sp, #0]
 8000cd0:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8000cd4:	68f8      	ldr	r0, [r7, #12]
 8000cd6:	f000 f9cd 	bl	8001074 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8000cda:	68fb      	ldr	r3, [r7, #12]
 8000cdc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8000cde:	b29b      	uxth	r3, r3
 8000ce0:	2b00      	cmp	r3, #0
 8000ce2:	d199      	bne.n	8000c18 <HAL_I2C_Master_Receive+0xd4>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8000ce4:	697a      	ldr	r2, [r7, #20]
 8000ce6:	6a39      	ldr	r1, [r7, #32]
 8000ce8:	68f8      	ldr	r0, [r7, #12]
 8000cea:	f000 f8cb 	bl	8000e84 <I2C_WaitOnSTOPFlagUntilTimeout>
 8000cee:	4603      	mov	r3, r0
 8000cf0:	2b00      	cmp	r3, #0
 8000cf2:	d007      	beq.n	8000d04 <HAL_I2C_Master_Receive+0x1c0>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8000cf4:	68fb      	ldr	r3, [r7, #12]
 8000cf6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000cf8:	2b04      	cmp	r3, #4
 8000cfa:	d101      	bne.n	8000d00 <HAL_I2C_Master_Receive+0x1bc>
      {
        return HAL_ERROR;
 8000cfc:	2301      	movs	r3, #1
 8000cfe:	e01c      	b.n	8000d3a <HAL_I2C_Master_Receive+0x1f6>
      }
      else
      {
        return HAL_TIMEOUT;
 8000d00:	2303      	movs	r3, #3
 8000d02:	e01a      	b.n	8000d3a <HAL_I2C_Master_Receive+0x1f6>
      }
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8000d04:	68fb      	ldr	r3, [r7, #12]
 8000d06:	681b      	ldr	r3, [r3, #0]
 8000d08:	2220      	movs	r2, #32
 8000d0a:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8000d0c:	68fb      	ldr	r3, [r7, #12]
 8000d0e:	681a      	ldr	r2, [r3, #0]
 8000d10:	68fb      	ldr	r3, [r7, #12]
 8000d12:	681b      	ldr	r3, [r3, #0]
 8000d14:	6859      	ldr	r1, [r3, #4]
 8000d16:	4b0b      	ldr	r3, [pc, #44]	; (8000d44 <HAL_I2C_Master_Receive+0x200>)
 8000d18:	400b      	ands	r3, r1
 8000d1a:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8000d1c:	68fb      	ldr	r3, [r7, #12]
 8000d1e:	2220      	movs	r2, #32
 8000d20:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8000d24:	68fb      	ldr	r3, [r7, #12]
 8000d26:	2200      	movs	r2, #0
 8000d28:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8000d2c:	68fb      	ldr	r3, [r7, #12]
 8000d2e:	2200      	movs	r2, #0
 8000d30:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8000d34:	2300      	movs	r3, #0
 8000d36:	e000      	b.n	8000d3a <HAL_I2C_Master_Receive+0x1f6>
  }
  else
  {
    return HAL_BUSY;
 8000d38:	2302      	movs	r3, #2
  }
}
 8000d3a:	4618      	mov	r0, r3
 8000d3c:	3718      	adds	r7, #24
 8000d3e:	46bd      	mov	sp, r7
 8000d40:	bd80      	pop	{r7, pc}
 8000d42:	bf00      	nop
 8000d44:	fe00e800 	.word	0xfe00e800

08000d48 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8000d48:	b480      	push	{r7}
 8000d4a:	b083      	sub	sp, #12
 8000d4c:	af00      	add	r7, sp, #0
 8000d4e:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8000d50:	687b      	ldr	r3, [r7, #4]
 8000d52:	681b      	ldr	r3, [r3, #0]
 8000d54:	699b      	ldr	r3, [r3, #24]
 8000d56:	f003 0302 	and.w	r3, r3, #2
 8000d5a:	2b02      	cmp	r3, #2
 8000d5c:	d103      	bne.n	8000d66 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8000d5e:	687b      	ldr	r3, [r7, #4]
 8000d60:	681b      	ldr	r3, [r3, #0]
 8000d62:	2200      	movs	r2, #0
 8000d64:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8000d66:	687b      	ldr	r3, [r7, #4]
 8000d68:	681b      	ldr	r3, [r3, #0]
 8000d6a:	699b      	ldr	r3, [r3, #24]
 8000d6c:	f003 0301 	and.w	r3, r3, #1
 8000d70:	2b01      	cmp	r3, #1
 8000d72:	d007      	beq.n	8000d84 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8000d74:	687b      	ldr	r3, [r7, #4]
 8000d76:	681b      	ldr	r3, [r3, #0]
 8000d78:	687a      	ldr	r2, [r7, #4]
 8000d7a:	6812      	ldr	r2, [r2, #0]
 8000d7c:	6992      	ldr	r2, [r2, #24]
 8000d7e:	f042 0201 	orr.w	r2, r2, #1
 8000d82:	619a      	str	r2, [r3, #24]
  }
}
 8000d84:	bf00      	nop
 8000d86:	370c      	adds	r7, #12
 8000d88:	46bd      	mov	sp, r7
 8000d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d8e:	4770      	bx	lr

08000d90 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8000d90:	b580      	push	{r7, lr}
 8000d92:	b084      	sub	sp, #16
 8000d94:	af00      	add	r7, sp, #0
 8000d96:	60f8      	str	r0, [r7, #12]
 8000d98:	60b9      	str	r1, [r7, #8]
 8000d9a:	603b      	str	r3, [r7, #0]
 8000d9c:	4613      	mov	r3, r2
 8000d9e:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8000da0:	e01c      	b.n	8000ddc <I2C_WaitOnFlagUntilTimeout+0x4c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8000da2:	683b      	ldr	r3, [r7, #0]
 8000da4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000da8:	d018      	beq.n	8000ddc <I2C_WaitOnFlagUntilTimeout+0x4c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8000daa:	683b      	ldr	r3, [r7, #0]
 8000dac:	2b00      	cmp	r3, #0
 8000dae:	d007      	beq.n	8000dc0 <I2C_WaitOnFlagUntilTimeout+0x30>
 8000db0:	f7ff fa4a 	bl	8000248 <HAL_GetTick>
 8000db4:	4602      	mov	r2, r0
 8000db6:	69bb      	ldr	r3, [r7, #24]
 8000db8:	1ad2      	subs	r2, r2, r3
 8000dba:	683b      	ldr	r3, [r7, #0]
 8000dbc:	429a      	cmp	r2, r3
 8000dbe:	d90d      	bls.n	8000ddc <I2C_WaitOnFlagUntilTimeout+0x4c>
      {
        hi2c->State = HAL_I2C_STATE_READY;
 8000dc0:	68fb      	ldr	r3, [r7, #12]
 8000dc2:	2220      	movs	r2, #32
 8000dc4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8000dc8:	68fb      	ldr	r3, [r7, #12]
 8000dca:	2200      	movs	r2, #0
 8000dcc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8000dd0:	68fb      	ldr	r3, [r7, #12]
 8000dd2:	2200      	movs	r2, #0
 8000dd4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_TIMEOUT;
 8000dd8:	2303      	movs	r3, #3
 8000dda:	e00f      	b.n	8000dfc <I2C_WaitOnFlagUntilTimeout+0x6c>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8000ddc:	68fb      	ldr	r3, [r7, #12]
 8000dde:	681b      	ldr	r3, [r3, #0]
 8000de0:	699a      	ldr	r2, [r3, #24]
 8000de2:	68bb      	ldr	r3, [r7, #8]
 8000de4:	401a      	ands	r2, r3
 8000de6:	68bb      	ldr	r3, [r7, #8]
 8000de8:	429a      	cmp	r2, r3
 8000dea:	bf0c      	ite	eq
 8000dec:	2301      	moveq	r3, #1
 8000dee:	2300      	movne	r3, #0
 8000df0:	b2db      	uxtb	r3, r3
 8000df2:	461a      	mov	r2, r3
 8000df4:	79fb      	ldrb	r3, [r7, #7]
 8000df6:	429a      	cmp	r2, r3
 8000df8:	d0d3      	beq.n	8000da2 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8000dfa:	2300      	movs	r3, #0
}
 8000dfc:	4618      	mov	r0, r3
 8000dfe:	3710      	adds	r7, #16
 8000e00:	46bd      	mov	sp, r7
 8000e02:	bd80      	pop	{r7, pc}

08000e04 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8000e04:	b580      	push	{r7, lr}
 8000e06:	b084      	sub	sp, #16
 8000e08:	af00      	add	r7, sp, #0
 8000e0a:	60f8      	str	r0, [r7, #12]
 8000e0c:	60b9      	str	r1, [r7, #8]
 8000e0e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8000e10:	e02c      	b.n	8000e6c <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8000e12:	687a      	ldr	r2, [r7, #4]
 8000e14:	68b9      	ldr	r1, [r7, #8]
 8000e16:	68f8      	ldr	r0, [r7, #12]
 8000e18:	f000 f8ce 	bl	8000fb8 <I2C_IsAcknowledgeFailed>
 8000e1c:	4603      	mov	r3, r0
 8000e1e:	2b00      	cmp	r3, #0
 8000e20:	d001      	beq.n	8000e26 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8000e22:	2301      	movs	r3, #1
 8000e24:	e02a      	b.n	8000e7c <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8000e26:	68bb      	ldr	r3, [r7, #8]
 8000e28:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000e2c:	d01e      	beq.n	8000e6c <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8000e2e:	68bb      	ldr	r3, [r7, #8]
 8000e30:	2b00      	cmp	r3, #0
 8000e32:	d007      	beq.n	8000e44 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8000e34:	f7ff fa08 	bl	8000248 <HAL_GetTick>
 8000e38:	4602      	mov	r2, r0
 8000e3a:	687b      	ldr	r3, [r7, #4]
 8000e3c:	1ad2      	subs	r2, r2, r3
 8000e3e:	68bb      	ldr	r3, [r7, #8]
 8000e40:	429a      	cmp	r2, r3
 8000e42:	d913      	bls.n	8000e6c <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8000e44:	68fb      	ldr	r3, [r7, #12]
 8000e46:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000e48:	f043 0220 	orr.w	r2, r3, #32
 8000e4c:	68fb      	ldr	r3, [r7, #12]
 8000e4e:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8000e50:	68fb      	ldr	r3, [r7, #12]
 8000e52:	2220      	movs	r2, #32
 8000e54:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8000e58:	68fb      	ldr	r3, [r7, #12]
 8000e5a:	2200      	movs	r2, #0
 8000e5c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8000e60:	68fb      	ldr	r3, [r7, #12]
 8000e62:	2200      	movs	r2, #0
 8000e64:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_TIMEOUT;
 8000e68:	2303      	movs	r3, #3
 8000e6a:	e007      	b.n	8000e7c <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8000e6c:	68fb      	ldr	r3, [r7, #12]
 8000e6e:	681b      	ldr	r3, [r3, #0]
 8000e70:	699b      	ldr	r3, [r3, #24]
 8000e72:	f003 0302 	and.w	r3, r3, #2
 8000e76:	2b02      	cmp	r3, #2
 8000e78:	d1cb      	bne.n	8000e12 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8000e7a:	2300      	movs	r3, #0
}
 8000e7c:	4618      	mov	r0, r3
 8000e7e:	3710      	adds	r7, #16
 8000e80:	46bd      	mov	sp, r7
 8000e82:	bd80      	pop	{r7, pc}

08000e84 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8000e84:	b580      	push	{r7, lr}
 8000e86:	b084      	sub	sp, #16
 8000e88:	af00      	add	r7, sp, #0
 8000e8a:	60f8      	str	r0, [r7, #12]
 8000e8c:	60b9      	str	r1, [r7, #8]
 8000e8e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8000e90:	e028      	b.n	8000ee4 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8000e92:	687a      	ldr	r2, [r7, #4]
 8000e94:	68b9      	ldr	r1, [r7, #8]
 8000e96:	68f8      	ldr	r0, [r7, #12]
 8000e98:	f000 f88e 	bl	8000fb8 <I2C_IsAcknowledgeFailed>
 8000e9c:	4603      	mov	r3, r0
 8000e9e:	2b00      	cmp	r3, #0
 8000ea0:	d001      	beq.n	8000ea6 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8000ea2:	2301      	movs	r3, #1
 8000ea4:	e026      	b.n	8000ef4 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8000ea6:	68bb      	ldr	r3, [r7, #8]
 8000ea8:	2b00      	cmp	r3, #0
 8000eaa:	d007      	beq.n	8000ebc <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8000eac:	f7ff f9cc 	bl	8000248 <HAL_GetTick>
 8000eb0:	4602      	mov	r2, r0
 8000eb2:	687b      	ldr	r3, [r7, #4]
 8000eb4:	1ad2      	subs	r2, r2, r3
 8000eb6:	68bb      	ldr	r3, [r7, #8]
 8000eb8:	429a      	cmp	r2, r3
 8000eba:	d913      	bls.n	8000ee4 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8000ebc:	68fb      	ldr	r3, [r7, #12]
 8000ebe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000ec0:	f043 0220 	orr.w	r2, r3, #32
 8000ec4:	68fb      	ldr	r3, [r7, #12]
 8000ec6:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8000ec8:	68fb      	ldr	r3, [r7, #12]
 8000eca:	2220      	movs	r2, #32
 8000ecc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8000ed0:	68fb      	ldr	r3, [r7, #12]
 8000ed2:	2200      	movs	r2, #0
 8000ed4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8000ed8:	68fb      	ldr	r3, [r7, #12]
 8000eda:	2200      	movs	r2, #0
 8000edc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_TIMEOUT;
 8000ee0:	2303      	movs	r3, #3
 8000ee2:	e007      	b.n	8000ef4 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8000ee4:	68fb      	ldr	r3, [r7, #12]
 8000ee6:	681b      	ldr	r3, [r3, #0]
 8000ee8:	699b      	ldr	r3, [r3, #24]
 8000eea:	f003 0320 	and.w	r3, r3, #32
 8000eee:	2b20      	cmp	r3, #32
 8000ef0:	d1cf      	bne.n	8000e92 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8000ef2:	2300      	movs	r3, #0
}
 8000ef4:	4618      	mov	r0, r3
 8000ef6:	3710      	adds	r7, #16
 8000ef8:	46bd      	mov	sp, r7
 8000efa:	bd80      	pop	{r7, pc}

08000efc <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8000efc:	b580      	push	{r7, lr}
 8000efe:	b084      	sub	sp, #16
 8000f00:	af00      	add	r7, sp, #0
 8000f02:	60f8      	str	r0, [r7, #12]
 8000f04:	60b9      	str	r1, [r7, #8]
 8000f06:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8000f08:	e048      	b.n	8000f9c <I2C_WaitOnRXNEFlagUntilTimeout+0xa0>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8000f0a:	687a      	ldr	r2, [r7, #4]
 8000f0c:	68b9      	ldr	r1, [r7, #8]
 8000f0e:	68f8      	ldr	r0, [r7, #12]
 8000f10:	f000 f852 	bl	8000fb8 <I2C_IsAcknowledgeFailed>
 8000f14:	4603      	mov	r3, r0
 8000f16:	2b00      	cmp	r3, #0
 8000f18:	d001      	beq.n	8000f1e <I2C_WaitOnRXNEFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8000f1a:	2301      	movs	r3, #1
 8000f1c:	e046      	b.n	8000fac <I2C_WaitOnRXNEFlagUntilTimeout+0xb0>
    }

    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8000f1e:	68fb      	ldr	r3, [r7, #12]
 8000f20:	681b      	ldr	r3, [r3, #0]
 8000f22:	699b      	ldr	r3, [r3, #24]
 8000f24:	f003 0320 	and.w	r3, r3, #32
 8000f28:	2b20      	cmp	r3, #32
 8000f2a:	d11c      	bne.n	8000f66 <I2C_WaitOnRXNEFlagUntilTimeout+0x6a>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8000f2c:	68fb      	ldr	r3, [r7, #12]
 8000f2e:	681b      	ldr	r3, [r3, #0]
 8000f30:	2220      	movs	r2, #32
 8000f32:	61da      	str	r2, [r3, #28]

      /* Clear Configuration Register 2 */
      I2C_RESET_CR2(hi2c);
 8000f34:	68fb      	ldr	r3, [r7, #12]
 8000f36:	681a      	ldr	r2, [r3, #0]
 8000f38:	68fb      	ldr	r3, [r7, #12]
 8000f3a:	681b      	ldr	r3, [r3, #0]
 8000f3c:	6859      	ldr	r1, [r3, #4]
 8000f3e:	4b1d      	ldr	r3, [pc, #116]	; (8000fb4 <I2C_WaitOnRXNEFlagUntilTimeout+0xb8>)
 8000f40:	400b      	ands	r3, r1
 8000f42:	6053      	str	r3, [r2, #4]

      hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8000f44:	68fb      	ldr	r3, [r7, #12]
 8000f46:	2200      	movs	r2, #0
 8000f48:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8000f4a:	68fb      	ldr	r3, [r7, #12]
 8000f4c:	2220      	movs	r2, #32
 8000f4e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8000f52:	68fb      	ldr	r3, [r7, #12]
 8000f54:	2200      	movs	r2, #0
 8000f56:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8000f5a:	68fb      	ldr	r3, [r7, #12]
 8000f5c:	2200      	movs	r2, #0
 8000f5e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8000f62:	2301      	movs	r3, #1
 8000f64:	e022      	b.n	8000fac <I2C_WaitOnRXNEFlagUntilTimeout+0xb0>
    }

    /* Check for the Timeout */
    if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8000f66:	68bb      	ldr	r3, [r7, #8]
 8000f68:	2b00      	cmp	r3, #0
 8000f6a:	d007      	beq.n	8000f7c <I2C_WaitOnRXNEFlagUntilTimeout+0x80>
 8000f6c:	f7ff f96c 	bl	8000248 <HAL_GetTick>
 8000f70:	4602      	mov	r2, r0
 8000f72:	687b      	ldr	r3, [r7, #4]
 8000f74:	1ad2      	subs	r2, r2, r3
 8000f76:	68bb      	ldr	r3, [r7, #8]
 8000f78:	429a      	cmp	r2, r3
 8000f7a:	d90f      	bls.n	8000f9c <I2C_WaitOnRXNEFlagUntilTimeout+0xa0>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8000f7c:	68fb      	ldr	r3, [r7, #12]
 8000f7e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000f80:	f043 0220 	orr.w	r2, r3, #32
 8000f84:	68fb      	ldr	r3, [r7, #12]
 8000f86:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8000f88:	68fb      	ldr	r3, [r7, #12]
 8000f8a:	2220      	movs	r2, #32
 8000f8c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8000f90:	68fb      	ldr	r3, [r7, #12]
 8000f92:	2200      	movs	r2, #0
 8000f94:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_TIMEOUT;
 8000f98:	2303      	movs	r3, #3
 8000f9a:	e007      	b.n	8000fac <I2C_WaitOnRXNEFlagUntilTimeout+0xb0>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8000f9c:	68fb      	ldr	r3, [r7, #12]
 8000f9e:	681b      	ldr	r3, [r3, #0]
 8000fa0:	699b      	ldr	r3, [r3, #24]
 8000fa2:	f003 0304 	and.w	r3, r3, #4
 8000fa6:	2b04      	cmp	r3, #4
 8000fa8:	d1af      	bne.n	8000f0a <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8000faa:	2300      	movs	r3, #0
}
 8000fac:	4618      	mov	r0, r3
 8000fae:	3710      	adds	r7, #16
 8000fb0:	46bd      	mov	sp, r7
 8000fb2:	bd80      	pop	{r7, pc}
 8000fb4:	fe00e800 	.word	0xfe00e800

08000fb8 <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8000fb8:	b580      	push	{r7, lr}
 8000fba:	b084      	sub	sp, #16
 8000fbc:	af00      	add	r7, sp, #0
 8000fbe:	60f8      	str	r0, [r7, #12]
 8000fc0:	60b9      	str	r1, [r7, #8]
 8000fc2:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8000fc4:	68fb      	ldr	r3, [r7, #12]
 8000fc6:	681b      	ldr	r3, [r3, #0]
 8000fc8:	699b      	ldr	r3, [r3, #24]
 8000fca:	f003 0310 	and.w	r3, r3, #16
 8000fce:	2b10      	cmp	r3, #16
 8000fd0:	d148      	bne.n	8001064 <I2C_IsAcknowledgeFailed+0xac>
  {
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8000fd2:	e01c      	b.n	800100e <I2C_IsAcknowledgeFailed+0x56>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8000fd4:	68bb      	ldr	r3, [r7, #8]
 8000fd6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000fda:	d018      	beq.n	800100e <I2C_IsAcknowledgeFailed+0x56>
      {
        if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8000fdc:	68bb      	ldr	r3, [r7, #8]
 8000fde:	2b00      	cmp	r3, #0
 8000fe0:	d007      	beq.n	8000ff2 <I2C_IsAcknowledgeFailed+0x3a>
 8000fe2:	f7ff f931 	bl	8000248 <HAL_GetTick>
 8000fe6:	4602      	mov	r2, r0
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	1ad2      	subs	r2, r2, r3
 8000fec:	68bb      	ldr	r3, [r7, #8]
 8000fee:	429a      	cmp	r2, r3
 8000ff0:	d90d      	bls.n	800100e <I2C_IsAcknowledgeFailed+0x56>
        {
          hi2c->State = HAL_I2C_STATE_READY;
 8000ff2:	68fb      	ldr	r3, [r7, #12]
 8000ff4:	2220      	movs	r2, #32
 8000ff6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8000ffa:	68fb      	ldr	r3, [r7, #12]
 8000ffc:	2200      	movs	r2, #0
 8000ffe:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8001002:	68fb      	ldr	r3, [r7, #12]
 8001004:	2200      	movs	r2, #0
 8001006:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
          return HAL_TIMEOUT;
 800100a:	2303      	movs	r3, #3
 800100c:	e02b      	b.n	8001066 <I2C_IsAcknowledgeFailed+0xae>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800100e:	68fb      	ldr	r3, [r7, #12]
 8001010:	681b      	ldr	r3, [r3, #0]
 8001012:	699b      	ldr	r3, [r3, #24]
 8001014:	f003 0320 	and.w	r3, r3, #32
 8001018:	2b20      	cmp	r3, #32
 800101a:	d1db      	bne.n	8000fd4 <I2C_IsAcknowledgeFailed+0x1c>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800101c:	68fb      	ldr	r3, [r7, #12]
 800101e:	681b      	ldr	r3, [r3, #0]
 8001020:	2210      	movs	r2, #16
 8001022:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001024:	68fb      	ldr	r3, [r7, #12]
 8001026:	681b      	ldr	r3, [r3, #0]
 8001028:	2220      	movs	r2, #32
 800102a:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800102c:	68f8      	ldr	r0, [r7, #12]
 800102e:	f7ff fe8b 	bl	8000d48 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001032:	68fb      	ldr	r3, [r7, #12]
 8001034:	681a      	ldr	r2, [r3, #0]
 8001036:	68fb      	ldr	r3, [r7, #12]
 8001038:	681b      	ldr	r3, [r3, #0]
 800103a:	6859      	ldr	r1, [r3, #4]
 800103c:	4b0c      	ldr	r3, [pc, #48]	; (8001070 <I2C_IsAcknowledgeFailed+0xb8>)
 800103e:	400b      	ands	r3, r1
 8001040:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8001042:	68fb      	ldr	r3, [r7, #12]
 8001044:	2204      	movs	r2, #4
 8001046:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8001048:	68fb      	ldr	r3, [r7, #12]
 800104a:	2220      	movs	r2, #32
 800104c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001050:	68fb      	ldr	r3, [r7, #12]
 8001052:	2200      	movs	r2, #0
 8001054:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001058:	68fb      	ldr	r3, [r7, #12]
 800105a:	2200      	movs	r2, #0
 800105c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 8001060:	2301      	movs	r3, #1
 8001062:	e000      	b.n	8001066 <I2C_IsAcknowledgeFailed+0xae>
  }
  return HAL_OK;
 8001064:	2300      	movs	r3, #0
}
 8001066:	4618      	mov	r0, r3
 8001068:	3710      	adds	r7, #16
 800106a:	46bd      	mov	sp, r7
 800106c:	bd80      	pop	{r7, pc}
 800106e:	bf00      	nop
 8001070:	fe00e800 	.word	0xfe00e800

08001074 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_READ Generate Restart for read request.
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c,  uint16_t DevAddress, uint8_t Size, uint32_t Mode, uint32_t Request)
{
 8001074:	b480      	push	{r7}
 8001076:	b087      	sub	sp, #28
 8001078:	af00      	add	r7, sp, #0
 800107a:	60f8      	str	r0, [r7, #12]
 800107c:	607b      	str	r3, [r7, #4]
 800107e:	460b      	mov	r3, r1
 8001080:	817b      	strh	r3, [r7, #10]
 8001082:	4613      	mov	r3, r2
 8001084:	727b      	strb	r3, [r7, #9]
  uint32_t tmpreg = 0U;
 8001086:	2300      	movs	r3, #0
 8001088:	617b      	str	r3, [r7, #20]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Get the CR2 register value */
  tmpreg = hi2c->Instance->CR2;
 800108a:	68fb      	ldr	r3, [r7, #12]
 800108c:	681b      	ldr	r3, [r3, #0]
 800108e:	685b      	ldr	r3, [r3, #4]
 8001090:	617b      	str	r3, [r7, #20]

  /* clear tmpreg specific bits */
  tmpreg &= (uint32_t)~((uint32_t)(I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | I2C_CR2_RD_WRN | I2C_CR2_START | I2C_CR2_STOP));
 8001092:	697a      	ldr	r2, [r7, #20]
 8001094:	4b0d      	ldr	r3, [pc, #52]	; (80010cc <I2C_TransferConfig+0x58>)
 8001096:	4013      	ands	r3, r2
 8001098:	617b      	str	r3, [r7, #20]

  /* update tmpreg */
  tmpreg |= (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | (((uint32_t)Size << 16) & I2C_CR2_NBYTES) | \
 800109a:	897b      	ldrh	r3, [r7, #10]
 800109c:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80010a0:	7a7b      	ldrb	r3, [r7, #9]
 80010a2:	041b      	lsls	r3, r3, #16
 80010a4:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 80010a8:	431a      	orrs	r2, r3
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	431a      	orrs	r2, r3
 80010ae:	6a3b      	ldr	r3, [r7, #32]
 80010b0:	4313      	orrs	r3, r2
 80010b2:	697a      	ldr	r2, [r7, #20]
 80010b4:	4313      	orrs	r3, r2
 80010b6:	617b      	str	r3, [r7, #20]
                       (uint32_t)Mode | (uint32_t)Request);

  /* update CR2 register */
  hi2c->Instance->CR2 = tmpreg;
 80010b8:	68fb      	ldr	r3, [r7, #12]
 80010ba:	681b      	ldr	r3, [r3, #0]
 80010bc:	697a      	ldr	r2, [r7, #20]
 80010be:	605a      	str	r2, [r3, #4]
}
 80010c0:	bf00      	nop
 80010c2:	371c      	adds	r7, #28
 80010c4:	46bd      	mov	sp, r7
 80010c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ca:	4770      	bx	lr
 80010cc:	fc009800 	.word	0xfc009800

080010d0 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80010d0:	b480      	push	{r7}
 80010d2:	b083      	sub	sp, #12
 80010d4:	af00      	add	r7, sp, #0
 80010d6:	6078      	str	r0, [r7, #4]
 80010d8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80010e0:	b2db      	uxtb	r3, r3
 80010e2:	2b20      	cmp	r3, #32
 80010e4:	d138      	bne.n	8001158 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80010ec:	2b01      	cmp	r3, #1
 80010ee:	d101      	bne.n	80010f4 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80010f0:	2302      	movs	r3, #2
 80010f2:	e032      	b.n	800115a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	2201      	movs	r2, #1
 80010f8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	2224      	movs	r2, #36	; 0x24
 8001100:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	681b      	ldr	r3, [r3, #0]
 8001108:	687a      	ldr	r2, [r7, #4]
 800110a:	6812      	ldr	r2, [r2, #0]
 800110c:	6812      	ldr	r2, [r2, #0]
 800110e:	f022 0201 	bic.w	r2, r2, #1
 8001112:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	681b      	ldr	r3, [r3, #0]
 8001118:	687a      	ldr	r2, [r7, #4]
 800111a:	6812      	ldr	r2, [r2, #0]
 800111c:	6812      	ldr	r2, [r2, #0]
 800111e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8001122:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	681b      	ldr	r3, [r3, #0]
 8001128:	687a      	ldr	r2, [r7, #4]
 800112a:	6812      	ldr	r2, [r2, #0]
 800112c:	6811      	ldr	r1, [r2, #0]
 800112e:	683a      	ldr	r2, [r7, #0]
 8001130:	430a      	orrs	r2, r1
 8001132:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	681b      	ldr	r3, [r3, #0]
 8001138:	687a      	ldr	r2, [r7, #4]
 800113a:	6812      	ldr	r2, [r2, #0]
 800113c:	6812      	ldr	r2, [r2, #0]
 800113e:	f042 0201 	orr.w	r2, r2, #1
 8001142:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	2220      	movs	r2, #32
 8001148:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	2200      	movs	r2, #0
 8001150:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8001154:	2300      	movs	r3, #0
 8001156:	e000      	b.n	800115a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8001158:	2302      	movs	r3, #2
  }
}
 800115a:	4618      	mov	r0, r3
 800115c:	370c      	adds	r7, #12
 800115e:	46bd      	mov	sp, r7
 8001160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001164:	4770      	bx	lr

08001166 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8001166:	b480      	push	{r7}
 8001168:	b085      	sub	sp, #20
 800116a:	af00      	add	r7, sp, #0
 800116c:	6078      	str	r0, [r7, #4]
 800116e:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 8001170:	2300      	movs	r3, #0
 8001172:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800117a:	b2db      	uxtb	r3, r3
 800117c:	2b20      	cmp	r3, #32
 800117e:	d139      	bne.n	80011f4 <HAL_I2CEx_ConfigDigitalFilter+0x8e>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8001186:	2b01      	cmp	r3, #1
 8001188:	d101      	bne.n	800118e <HAL_I2CEx_ConfigDigitalFilter+0x28>
 800118a:	2302      	movs	r3, #2
 800118c:	e033      	b.n	80011f6 <HAL_I2CEx_ConfigDigitalFilter+0x90>
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	2201      	movs	r2, #1
 8001192:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	2224      	movs	r2, #36	; 0x24
 800119a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	681b      	ldr	r3, [r3, #0]
 80011a2:	687a      	ldr	r2, [r7, #4]
 80011a4:	6812      	ldr	r2, [r2, #0]
 80011a6:	6812      	ldr	r2, [r2, #0]
 80011a8:	f022 0201 	bic.w	r2, r2, #1
 80011ac:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	681b      	ldr	r3, [r3, #0]
 80011b2:	681b      	ldr	r3, [r3, #0]
 80011b4:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80011b6:	68fb      	ldr	r3, [r7, #12]
 80011b8:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80011bc:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80011be:	683b      	ldr	r3, [r7, #0]
 80011c0:	021b      	lsls	r3, r3, #8
 80011c2:	68fa      	ldr	r2, [r7, #12]
 80011c4:	4313      	orrs	r3, r2
 80011c6:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	681b      	ldr	r3, [r3, #0]
 80011cc:	68fa      	ldr	r2, [r7, #12]
 80011ce:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	681b      	ldr	r3, [r3, #0]
 80011d4:	687a      	ldr	r2, [r7, #4]
 80011d6:	6812      	ldr	r2, [r2, #0]
 80011d8:	6812      	ldr	r2, [r2, #0]
 80011da:	f042 0201 	orr.w	r2, r2, #1
 80011de:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	2220      	movs	r2, #32
 80011e4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	2200      	movs	r2, #0
 80011ec:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80011f0:	2300      	movs	r3, #0
 80011f2:	e000      	b.n	80011f6 <HAL_I2CEx_ConfigDigitalFilter+0x90>
  }
  else
  {
    return HAL_BUSY;
 80011f4:	2302      	movs	r3, #2
  }
}
 80011f6:	4618      	mov	r0, r3
 80011f8:	3714      	adds	r7, #20
 80011fa:	46bd      	mov	sp, r7
 80011fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001200:	4770      	bx	lr

08001202 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and create the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{ 
 8001202:	b580      	push	{r7, lr}
 8001204:	b084      	sub	sp, #16
 8001206:	af00      	add	r7, sp, #0
 8001208:	6078      	str	r0, [r7, #4]
  uint32_t i = 0U;
 800120a:	2300      	movs	r3, #0
 800120c:	60fb      	str	r3, [r7, #12]

  uint32_t wInterrupt_Mask = 0U;
 800120e:	2300      	movs	r3, #0
 8001210:	60bb      	str	r3, [r7, #8]
  
  /* Check the PCD handle allocation */
  if(hpcd == NULL)
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	2b00      	cmp	r3, #0
 8001216:	d101      	bne.n	800121c <HAL_PCD_Init+0x1a>
  {
    return HAL_ERROR;
 8001218:	2301      	movs	r3, #1
 800121a:	e0ce      	b.n	80013ba <HAL_PCD_Init+0x1b8>
  }
  
  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if(hpcd->State == HAL_PCD_STATE_RESET)
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	f893 3371 	ldrb.w	r3, [r3, #881]	; 0x371
 8001222:	b2db      	uxtb	r3, r3
 8001224:	2b00      	cmp	r3, #0
 8001226:	d106      	bne.n	8001236 <HAL_PCD_Init+0x34>
  {  
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	2200      	movs	r2, #0
 800122c:	f883 2370 	strb.w	r2, [r3, #880]	; 0x370
  
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8001230:	6878      	ldr	r0, [r7, #4]
 8001232:	f005 fb95 	bl	8006960 <HAL_PCD_MspInit>
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	2203      	movs	r2, #3
 800123a:	f883 2371 	strb.w	r2, [r3, #881]	; 0x371
 
 /* Init endpoints structures */
 for (i = 0U; i < hpcd->Init.dev_endpoints ; i++)
 800123e:	2300      	movs	r3, #0
 8001240:	60fb      	str	r3, [r7, #12]
 8001242:	e040      	b.n	80012c6 <HAL_PCD_Init+0xc4>
 {
   /* Init ep structure */
   hpcd->IN_ep[i].is_in = 1U;
 8001244:	6879      	ldr	r1, [r7, #4]
 8001246:	68fa      	ldr	r2, [r7, #12]
 8001248:	4613      	mov	r3, r2
 800124a:	00db      	lsls	r3, r3, #3
 800124c:	1a9b      	subs	r3, r3, r2
 800124e:	009b      	lsls	r3, r3, #2
 8001250:	440b      	add	r3, r1
 8001252:	3329      	adds	r3, #41	; 0x29
 8001254:	2201      	movs	r2, #1
 8001256:	701a      	strb	r2, [r3, #0]
   hpcd->IN_ep[i].num = i;
 8001258:	68fb      	ldr	r3, [r7, #12]
 800125a:	b2d8      	uxtb	r0, r3
 800125c:	6879      	ldr	r1, [r7, #4]
 800125e:	68fa      	ldr	r2, [r7, #12]
 8001260:	4613      	mov	r3, r2
 8001262:	00db      	lsls	r3, r3, #3
 8001264:	1a9b      	subs	r3, r3, r2
 8001266:	009b      	lsls	r3, r3, #2
 8001268:	440b      	add	r3, r1
 800126a:	3328      	adds	r3, #40	; 0x28
 800126c:	4602      	mov	r2, r0
 800126e:	701a      	strb	r2, [r3, #0]
   /* Control until ep is actvated */
   hpcd->IN_ep[i].type = PCD_EP_TYPE_CTRL;
 8001270:	6879      	ldr	r1, [r7, #4]
 8001272:	68fa      	ldr	r2, [r7, #12]
 8001274:	4613      	mov	r3, r2
 8001276:	00db      	lsls	r3, r3, #3
 8001278:	1a9b      	subs	r3, r3, r2
 800127a:	009b      	lsls	r3, r3, #2
 800127c:	440b      	add	r3, r1
 800127e:	332b      	adds	r3, #43	; 0x2b
 8001280:	2200      	movs	r2, #0
 8001282:	701a      	strb	r2, [r3, #0]
   hpcd->IN_ep[i].maxpacket =  0U;
 8001284:	6879      	ldr	r1, [r7, #4]
 8001286:	68fa      	ldr	r2, [r7, #12]
 8001288:	4613      	mov	r3, r2
 800128a:	00db      	lsls	r3, r3, #3
 800128c:	1a9b      	subs	r3, r3, r2
 800128e:	009b      	lsls	r3, r3, #2
 8001290:	440b      	add	r3, r1
 8001292:	3334      	adds	r3, #52	; 0x34
 8001294:	2200      	movs	r2, #0
 8001296:	601a      	str	r2, [r3, #0]
   hpcd->IN_ep[i].xfer_buff = 0U;
 8001298:	6879      	ldr	r1, [r7, #4]
 800129a:	68fa      	ldr	r2, [r7, #12]
 800129c:	4613      	mov	r3, r2
 800129e:	00db      	lsls	r3, r3, #3
 80012a0:	1a9b      	subs	r3, r3, r2
 80012a2:	009b      	lsls	r3, r3, #2
 80012a4:	440b      	add	r3, r1
 80012a6:	3338      	adds	r3, #56	; 0x38
 80012a8:	2200      	movs	r2, #0
 80012aa:	601a      	str	r2, [r3, #0]
   hpcd->IN_ep[i].xfer_len = 0U;
 80012ac:	6879      	ldr	r1, [r7, #4]
 80012ae:	68fa      	ldr	r2, [r7, #12]
 80012b0:	4613      	mov	r3, r2
 80012b2:	00db      	lsls	r3, r3, #3
 80012b4:	1a9b      	subs	r3, r3, r2
 80012b6:	009b      	lsls	r3, r3, #2
 80012b8:	440b      	add	r3, r1
 80012ba:	333c      	adds	r3, #60	; 0x3c
 80012bc:	2200      	movs	r2, #0
 80012be:	601a      	str	r2, [r3, #0]
 for (i = 0U; i < hpcd->Init.dev_endpoints ; i++)
 80012c0:	68fb      	ldr	r3, [r7, #12]
 80012c2:	3301      	adds	r3, #1
 80012c4:	60fb      	str	r3, [r7, #12]
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	685a      	ldr	r2, [r3, #4]
 80012ca:	68fb      	ldr	r3, [r7, #12]
 80012cc:	429a      	cmp	r2, r3
 80012ce:	d8b9      	bhi.n	8001244 <HAL_PCD_Init+0x42>
 }
 
 for (i = 0U; i < hpcd->Init.dev_endpoints ; i++)
 80012d0:	2300      	movs	r3, #0
 80012d2:	60fb      	str	r3, [r7, #12]
 80012d4:	e046      	b.n	8001364 <HAL_PCD_Init+0x162>
 {
   hpcd->OUT_ep[i].is_in = 0U;
 80012d6:	6879      	ldr	r1, [r7, #4]
 80012d8:	68fa      	ldr	r2, [r7, #12]
 80012da:	4613      	mov	r3, r2
 80012dc:	00db      	lsls	r3, r3, #3
 80012de:	1a9b      	subs	r3, r3, r2
 80012e0:	009b      	lsls	r3, r3, #2
 80012e2:	440b      	add	r3, r1
 80012e4:	f203 13cd 	addw	r3, r3, #461	; 0x1cd
 80012e8:	2200      	movs	r2, #0
 80012ea:	701a      	strb	r2, [r3, #0]
   hpcd->OUT_ep[i].num = i;
 80012ec:	68fb      	ldr	r3, [r7, #12]
 80012ee:	b2d8      	uxtb	r0, r3
 80012f0:	6879      	ldr	r1, [r7, #4]
 80012f2:	68fa      	ldr	r2, [r7, #12]
 80012f4:	4613      	mov	r3, r2
 80012f6:	00db      	lsls	r3, r3, #3
 80012f8:	1a9b      	subs	r3, r3, r2
 80012fa:	009b      	lsls	r3, r3, #2
 80012fc:	440b      	add	r3, r1
 80012fe:	f503 73e6 	add.w	r3, r3, #460	; 0x1cc
 8001302:	4602      	mov	r2, r0
 8001304:	701a      	strb	r2, [r3, #0]
   /* Control until ep is activated */
   hpcd->OUT_ep[i].type = PCD_EP_TYPE_CTRL;
 8001306:	6879      	ldr	r1, [r7, #4]
 8001308:	68fa      	ldr	r2, [r7, #12]
 800130a:	4613      	mov	r3, r2
 800130c:	00db      	lsls	r3, r3, #3
 800130e:	1a9b      	subs	r3, r3, r2
 8001310:	009b      	lsls	r3, r3, #2
 8001312:	440b      	add	r3, r1
 8001314:	f203 13cf 	addw	r3, r3, #463	; 0x1cf
 8001318:	2200      	movs	r2, #0
 800131a:	701a      	strb	r2, [r3, #0]
   hpcd->OUT_ep[i].maxpacket = 0U;
 800131c:	6879      	ldr	r1, [r7, #4]
 800131e:	68fa      	ldr	r2, [r7, #12]
 8001320:	4613      	mov	r3, r2
 8001322:	00db      	lsls	r3, r3, #3
 8001324:	1a9b      	subs	r3, r3, r2
 8001326:	009b      	lsls	r3, r3, #2
 8001328:	440b      	add	r3, r1
 800132a:	f503 73ec 	add.w	r3, r3, #472	; 0x1d8
 800132e:	2200      	movs	r2, #0
 8001330:	601a      	str	r2, [r3, #0]
   hpcd->OUT_ep[i].xfer_buff = 0U;
 8001332:	6879      	ldr	r1, [r7, #4]
 8001334:	68fa      	ldr	r2, [r7, #12]
 8001336:	4613      	mov	r3, r2
 8001338:	00db      	lsls	r3, r3, #3
 800133a:	1a9b      	subs	r3, r3, r2
 800133c:	009b      	lsls	r3, r3, #2
 800133e:	440b      	add	r3, r1
 8001340:	f503 73ee 	add.w	r3, r3, #476	; 0x1dc
 8001344:	2200      	movs	r2, #0
 8001346:	601a      	str	r2, [r3, #0]
   hpcd->OUT_ep[i].xfer_len = 0U;
 8001348:	6879      	ldr	r1, [r7, #4]
 800134a:	68fa      	ldr	r2, [r7, #12]
 800134c:	4613      	mov	r3, r2
 800134e:	00db      	lsls	r3, r3, #3
 8001350:	1a9b      	subs	r3, r3, r2
 8001352:	009b      	lsls	r3, r3, #2
 8001354:	440b      	add	r3, r1
 8001356:	f503 73f0 	add.w	r3, r3, #480	; 0x1e0
 800135a:	2200      	movs	r2, #0
 800135c:	601a      	str	r2, [r3, #0]
 for (i = 0U; i < hpcd->Init.dev_endpoints ; i++)
 800135e:	68fb      	ldr	r3, [r7, #12]
 8001360:	3301      	adds	r3, #1
 8001362:	60fb      	str	r3, [r7, #12]
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	685a      	ldr	r2, [r3, #4]
 8001368:	68fb      	ldr	r3, [r7, #12]
 800136a:	429a      	cmp	r2, r3
 800136c:	d8b3      	bhi.n	80012d6 <HAL_PCD_Init+0xd4>
 }
  
 /* Init Device */
 /*CNTR_FRES = 1U*/
 hpcd->Instance->CNTR = USB_CNTR_FRES;
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	681b      	ldr	r3, [r3, #0]
 8001372:	2201      	movs	r2, #1
 8001374:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
 
 /*CNTR_FRES = 0U*/
 hpcd->Instance->CNTR = 0U;
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	681b      	ldr	r3, [r3, #0]
 800137c:	2200      	movs	r2, #0
 800137e:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
 
 /*Clear pending interrupts*/
 hpcd->Instance->ISTR = 0U;
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	681b      	ldr	r3, [r3, #0]
 8001386:	2200      	movs	r2, #0
 8001388:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
 
  /*Set Btable Adress*/
 hpcd->Instance->BTABLE = BTABLE_ADDRESS;
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	681b      	ldr	r3, [r3, #0]
 8001390:	2200      	movs	r2, #0
 8001392:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
  
  /*set wInterrupt_Mask global variable*/
  wInterrupt_Mask = USB_CNTR_CTRM  | USB_CNTR_WKUPM | USB_CNTR_SUSPM | USB_CNTR_ERRM \
 8001396:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 800139a:	60bb      	str	r3, [r7, #8]
  | USB_CNTR_SOFM | USB_CNTR_ESOFM | USB_CNTR_RESETM;
  
  /*Set interrupt mask*/
  hpcd->Instance->CNTR = wInterrupt_Mask;
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	681b      	ldr	r3, [r3, #0]
 80013a0:	68ba      	ldr	r2, [r7, #8]
 80013a2:	b292      	uxth	r2, r2
 80013a4:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
  
  hpcd->USB_Address = 0U;
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	2200      	movs	r2, #0
 80013ac:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hpcd->State= HAL_PCD_STATE_READY;
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	2201      	movs	r2, #1
 80013b4:	f883 2371 	strb.w	r2, [r3, #881]	; 0x371

 return HAL_OK;
 80013b8:	2300      	movs	r3, #0
}
 80013ba:	4618      	mov	r0, r3
 80013bc:	3710      	adds	r7, #16
 80013be:	46bd      	mov	sp, r7
 80013c0:	bd80      	pop	{r7, pc}

080013c2 <HAL_PCD_Start>:
  * @brief  Start the USB device.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{ 
 80013c2:	b580      	push	{r7, lr}
 80013c4:	b082      	sub	sp, #8
 80013c6:	af00      	add	r7, sp, #0
 80013c8:	6078      	str	r0, [r7, #4]
  /*  DP Pull-Down is external */
  HAL_PCDEx_SetConnectionState (hpcd, 1U);
 80013ca:	2101      	movs	r1, #1
 80013cc:	6878      	ldr	r0, [r7, #4]
 80013ce:	f005 fdef 	bl	8006fb0 <HAL_PCDEx_SetConnectionState>
  
  return HAL_OK;
 80013d2:	2300      	movs	r3, #0
}
 80013d4:	4618      	mov	r0, r3
 80013d6:	3708      	adds	r7, #8
 80013d8:	46bd      	mov	sp, r7
 80013da:	bd80      	pop	{r7, pc}

080013dc <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 80013dc:	b590      	push	{r4, r7, lr}
 80013de:	b089      	sub	sp, #36	; 0x24
 80013e0:	af00      	add	r7, sp, #0
 80013e2:	6078      	str	r0, [r7, #4]
  PCD_EPTypeDef *ep;
  uint16_t count=0U;
 80013e4:	2300      	movs	r3, #0
 80013e6:	83fb      	strh	r3, [r7, #30]
  uint8_t EPindex;
  __IO uint16_t wIstr;  
  __IO uint16_t wEPVal = 0U;
 80013e8:	2300      	movs	r3, #0
 80013ea:	81bb      	strh	r3, [r7, #12]
  
  /* stay in loop while pending interrupts */
  while (((wIstr = hpcd->Instance->ISTR) & USB_ISTR_CTR) != 0U)
 80013ec:	e306      	b.n	80019fc <PCD_EP_ISR_Handler+0x620>
  {
    /* extract highest priority endpoint number */
    EPindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 80013ee:	89fb      	ldrh	r3, [r7, #14]
 80013f0:	b29b      	uxth	r3, r3
 80013f2:	b2db      	uxtb	r3, r3
 80013f4:	f003 030f 	and.w	r3, r3, #15
 80013f8:	76fb      	strb	r3, [r7, #27]
    
    if (EPindex == 0U)
 80013fa:	7efb      	ldrb	r3, [r7, #27]
 80013fc:	2b00      	cmp	r3, #0
 80013fe:	f040 8129 	bne.w	8001654 <PCD_EP_ISR_Handler+0x278>
    {
      /* Decode and service control endpoint interrupt */
      
      /* DIR bit = origin of the interrupt */   
      if ((wIstr & USB_ISTR_DIR) == 0U)
 8001402:	89fb      	ldrh	r3, [r7, #14]
 8001404:	b29b      	uxth	r3, r3
 8001406:	f003 0310 	and.w	r3, r3, #16
 800140a:	2b00      	cmp	r3, #0
 800140c:	d14d      	bne.n	80014aa <PCD_EP_ISR_Handler+0xce>
      {
        /* DIR = 0U */
        
        /* DIR = 0      => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1U) always  */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	681b      	ldr	r3, [r3, #0]
 8001412:	461a      	mov	r2, r3
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	681b      	ldr	r3, [r3, #0]
 8001418:	881b      	ldrh	r3, [r3, #0]
 800141a:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 800141e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001422:	b29b      	uxth	r3, r3
 8001424:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	3328      	adds	r3, #40	; 0x28
 800142a:	617b      	str	r3, [r7, #20]
        
        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	681b      	ldr	r3, [r3, #0]
 8001430:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8001434:	b29b      	uxth	r3, r3
 8001436:	461a      	mov	r2, r3
 8001438:	697b      	ldr	r3, [r7, #20]
 800143a:	781b      	ldrb	r3, [r3, #0]
 800143c:	00db      	lsls	r3, r3, #3
 800143e:	4413      	add	r3, r2
 8001440:	3302      	adds	r3, #2
 8001442:	005b      	lsls	r3, r3, #1
 8001444:	461a      	mov	r2, r3
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	681b      	ldr	r3, [r3, #0]
 800144a:	4413      	add	r3, r2
 800144c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8001450:	881b      	ldrh	r3, [r3, #0]
 8001452:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8001456:	697b      	ldr	r3, [r7, #20]
 8001458:	619a      	str	r2, [r3, #24]
        ep->xfer_buff += ep->xfer_count;
 800145a:	697b      	ldr	r3, [r7, #20]
 800145c:	691a      	ldr	r2, [r3, #16]
 800145e:	697b      	ldr	r3, [r7, #20]
 8001460:	699b      	ldr	r3, [r3, #24]
 8001462:	441a      	add	r2, r3
 8001464:	697b      	ldr	r3, [r7, #20]
 8001466:	611a      	str	r2, [r3, #16]
 
        /* TX COMPLETE */
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 8001468:	2100      	movs	r1, #0
 800146a:	6878      	ldr	r0, [r7, #4]
 800146c:	f005 fadd 	bl	8006a2a <HAL_PCD_DataInStageCallback>
        
        
        if((hpcd->USB_Address > 0U)&& ( ep->xfer_len == 0U))
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001476:	b2db      	uxtb	r3, r3
 8001478:	2b00      	cmp	r3, #0
 800147a:	f000 82bf 	beq.w	80019fc <PCD_EP_ISR_Handler+0x620>
 800147e:	697b      	ldr	r3, [r7, #20]
 8001480:	695b      	ldr	r3, [r3, #20]
 8001482:	2b00      	cmp	r3, #0
 8001484:	f040 82ba 	bne.w	80019fc <PCD_EP_ISR_Handler+0x620>
        {
          hpcd->Instance->DADDR = (hpcd->USB_Address | USB_DADDR_EF);
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	681b      	ldr	r3, [r3, #0]
 800148c:	687a      	ldr	r2, [r7, #4]
 800148e:	f892 2024 	ldrb.w	r2, [r2, #36]	; 0x24
 8001492:	b2d2      	uxtb	r2, r2
 8001494:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8001498:	b2d2      	uxtb	r2, r2
 800149a:	b292      	uxth	r2, r2
 800149c:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
          hpcd->USB_Address = 0U;
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	2200      	movs	r2, #0
 80014a4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 80014a8:	e2a8      	b.n	80019fc <PCD_EP_ISR_Handler+0x620>
      {
        /* DIR = 1U */
        
        /* DIR = 1U & CTR_RX       => SETUP or OUT int */
        /* DIR = 1U & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	f503 73e6 	add.w	r3, r3, #460	; 0x1cc
 80014b0:	617b      	str	r3, [r7, #20]
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	681b      	ldr	r3, [r3, #0]
 80014b6:	881b      	ldrh	r3, [r3, #0]
 80014b8:	b29b      	uxth	r3, r3
 80014ba:	81bb      	strh	r3, [r7, #12]
        
        if ((wEPVal & USB_EP_SETUP) != 0U)
 80014bc:	89bb      	ldrh	r3, [r7, #12]
 80014be:	b29b      	uxth	r3, r3
 80014c0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80014c4:	2b00      	cmp	r3, #0
 80014c6:	d031      	beq.n	800152c <PCD_EP_ISR_Handler+0x150>
        {
          /* Get SETUP Packet*/
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	681b      	ldr	r3, [r3, #0]
 80014cc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80014d0:	b29b      	uxth	r3, r3
 80014d2:	461a      	mov	r2, r3
 80014d4:	697b      	ldr	r3, [r7, #20]
 80014d6:	781b      	ldrb	r3, [r3, #0]
 80014d8:	00db      	lsls	r3, r3, #3
 80014da:	4413      	add	r3, r2
 80014dc:	3306      	adds	r3, #6
 80014de:	005b      	lsls	r3, r3, #1
 80014e0:	461a      	mov	r2, r3
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	681b      	ldr	r3, [r3, #0]
 80014e6:	4413      	add	r3, r2
 80014e8:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80014ec:	881b      	ldrh	r3, [r3, #0]
 80014ee:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80014f2:	697b      	ldr	r3, [r7, #20]
 80014f4:	619a      	str	r2, [r3, #24]
          PCD_ReadPMA(hpcd->Instance, (uint8_t*)(void*)hpcd->Setup ,ep->pmaadress , ep->xfer_count);
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	6818      	ldr	r0, [r3, #0]
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	f503 715d 	add.w	r1, r3, #884	; 0x374
 8001500:	697b      	ldr	r3, [r7, #20]
 8001502:	889a      	ldrh	r2, [r3, #4]
 8001504:	697b      	ldr	r3, [r7, #20]
 8001506:	699b      	ldr	r3, [r3, #24]
 8001508:	b29b      	uxth	r3, r3
 800150a:	f001 fcb4 	bl	8002e76 <PCD_ReadPMA>
          /* SETUP bit kept frozen while CTR_RX = 1U*/ 
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0); 
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	681b      	ldr	r3, [r3, #0]
 8001512:	4619      	mov	r1, r3
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	681b      	ldr	r3, [r3, #0]
 8001518:	881a      	ldrh	r2, [r3, #0]
 800151a:	f640 738f 	movw	r3, #3983	; 0xf8f
 800151e:	4013      	ands	r3, r2
 8001520:	b29b      	uxth	r3, r3
 8001522:	800b      	strh	r3, [r1, #0]
          
          /* Process SETUP Packet*/
          HAL_PCD_SetupStageCallback(hpcd);
 8001524:	6878      	ldr	r0, [r7, #4]
 8001526:	f005 fa53 	bl	80069d0 <HAL_PCD_SetupStageCallback>
 800152a:	e267      	b.n	80019fc <PCD_EP_ISR_Handler+0x620>
        }
        
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 800152c:	89bb      	ldrh	r3, [r7, #12]
 800152e:	b29b      	uxth	r3, r3
 8001530:	b21b      	sxth	r3, r3
 8001532:	2b00      	cmp	r3, #0
 8001534:	f280 8262 	bge.w	80019fc <PCD_EP_ISR_Handler+0x620>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	681b      	ldr	r3, [r3, #0]
 800153c:	4619      	mov	r1, r3
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	681b      	ldr	r3, [r3, #0]
 8001542:	881a      	ldrh	r2, [r3, #0]
 8001544:	f640 738f 	movw	r3, #3983	; 0xf8f
 8001548:	4013      	ands	r3, r2
 800154a:	b29b      	uxth	r3, r3
 800154c:	800b      	strh	r3, [r1, #0]
          /* Get Control Data OUT Packet*/
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	681b      	ldr	r3, [r3, #0]
 8001552:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8001556:	b29b      	uxth	r3, r3
 8001558:	461a      	mov	r2, r3
 800155a:	697b      	ldr	r3, [r7, #20]
 800155c:	781b      	ldrb	r3, [r3, #0]
 800155e:	00db      	lsls	r3, r3, #3
 8001560:	4413      	add	r3, r2
 8001562:	3306      	adds	r3, #6
 8001564:	005b      	lsls	r3, r3, #1
 8001566:	461a      	mov	r2, r3
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	681b      	ldr	r3, [r3, #0]
 800156c:	4413      	add	r3, r2
 800156e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8001572:	881b      	ldrh	r3, [r3, #0]
 8001574:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8001578:	697b      	ldr	r3, [r7, #20]
 800157a:	619a      	str	r2, [r3, #24]
          
          if (ep->xfer_count != 0U)
 800157c:	697b      	ldr	r3, [r7, #20]
 800157e:	699b      	ldr	r3, [r3, #24]
 8001580:	2b00      	cmp	r3, #0
 8001582:	d011      	beq.n	80015a8 <PCD_EP_ISR_Handler+0x1cc>
          {
            PCD_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, ep->xfer_count);
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	6818      	ldr	r0, [r3, #0]
 8001588:	697b      	ldr	r3, [r7, #20]
 800158a:	6919      	ldr	r1, [r3, #16]
 800158c:	697b      	ldr	r3, [r7, #20]
 800158e:	889a      	ldrh	r2, [r3, #4]
 8001590:	697b      	ldr	r3, [r7, #20]
 8001592:	699b      	ldr	r3, [r3, #24]
 8001594:	b29b      	uxth	r3, r3
 8001596:	f001 fc6e 	bl	8002e76 <PCD_ReadPMA>
            ep->xfer_buff+=ep->xfer_count;
 800159a:	697b      	ldr	r3, [r7, #20]
 800159c:	691a      	ldr	r2, [r3, #16]
 800159e:	697b      	ldr	r3, [r7, #20]
 80015a0:	699b      	ldr	r3, [r3, #24]
 80015a2:	441a      	add	r2, r3
 80015a4:	697b      	ldr	r3, [r7, #20]
 80015a6:	611a      	str	r2, [r3, #16]
          }
          
          /* Process Control Data OUT Packet*/
           HAL_PCD_DataOutStageCallback(hpcd, 0U);
 80015a8:	2100      	movs	r1, #0
 80015aa:	6878      	ldr	r0, [r7, #4]
 80015ac:	f005 fa22 	bl	80069f4 <HAL_PCD_DataOutStageCallback>
          
          PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket)
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	681b      	ldr	r3, [r3, #0]
 80015b4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80015b8:	b29b      	uxth	r3, r3
 80015ba:	3306      	adds	r3, #6
 80015bc:	005b      	lsls	r3, r3, #1
 80015be:	461a      	mov	r2, r3
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	681b      	ldr	r3, [r3, #0]
 80015c4:	4413      	add	r3, r2
 80015c6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80015ca:	613b      	str	r3, [r7, #16]
 80015cc:	697b      	ldr	r3, [r7, #20]
 80015ce:	68db      	ldr	r3, [r3, #12]
 80015d0:	2b3e      	cmp	r3, #62	; 0x3e
 80015d2:	d917      	bls.n	8001604 <PCD_EP_ISR_Handler+0x228>
 80015d4:	697b      	ldr	r3, [r7, #20]
 80015d6:	68db      	ldr	r3, [r3, #12]
 80015d8:	095b      	lsrs	r3, r3, #5
 80015da:	83bb      	strh	r3, [r7, #28]
 80015dc:	697b      	ldr	r3, [r7, #20]
 80015de:	68db      	ldr	r3, [r3, #12]
 80015e0:	f003 031f 	and.w	r3, r3, #31
 80015e4:	2b00      	cmp	r3, #0
 80015e6:	d102      	bne.n	80015ee <PCD_EP_ISR_Handler+0x212>
 80015e8:	8bbb      	ldrh	r3, [r7, #28]
 80015ea:	3b01      	subs	r3, #1
 80015ec:	83bb      	strh	r3, [r7, #28]
 80015ee:	8bbb      	ldrh	r3, [r7, #28]
 80015f0:	029b      	lsls	r3, r3, #10
 80015f2:	b29b      	uxth	r3, r3
 80015f4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80015f8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80015fc:	b29a      	uxth	r2, r3
 80015fe:	693b      	ldr	r3, [r7, #16]
 8001600:	801a      	strh	r2, [r3, #0]
 8001602:	e011      	b.n	8001628 <PCD_EP_ISR_Handler+0x24c>
 8001604:	697b      	ldr	r3, [r7, #20]
 8001606:	68db      	ldr	r3, [r3, #12]
 8001608:	085b      	lsrs	r3, r3, #1
 800160a:	83bb      	strh	r3, [r7, #28]
 800160c:	697b      	ldr	r3, [r7, #20]
 800160e:	68db      	ldr	r3, [r3, #12]
 8001610:	f003 0301 	and.w	r3, r3, #1
 8001614:	2b00      	cmp	r3, #0
 8001616:	d002      	beq.n	800161e <PCD_EP_ISR_Handler+0x242>
 8001618:	8bbb      	ldrh	r3, [r7, #28]
 800161a:	3301      	adds	r3, #1
 800161c:	83bb      	strh	r3, [r7, #28]
 800161e:	8bbb      	ldrh	r3, [r7, #28]
 8001620:	029b      	lsls	r3, r3, #10
 8001622:	b29a      	uxth	r2, r3
 8001624:	693b      	ldr	r3, [r7, #16]
 8001626:	801a      	strh	r2, [r3, #0]
          PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID)
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	681b      	ldr	r3, [r3, #0]
 800162c:	881b      	ldrh	r3, [r3, #0]
 800162e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8001632:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001636:	b29c      	uxth	r4, r3
 8001638:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 800163c:	b29c      	uxth	r4, r3
 800163e:	f484 5300 	eor.w	r3, r4, #8192	; 0x2000
 8001642:	b29c      	uxth	r4, r3
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	681b      	ldr	r3, [r3, #0]
 8001648:	461a      	mov	r2, r3
 800164a:	4b99      	ldr	r3, [pc, #612]	; (80018b0 <PCD_EP_ISR_Handler+0x4d4>)
 800164c:	4323      	orrs	r3, r4
 800164e:	b29b      	uxth	r3, r3
 8001650:	8013      	strh	r3, [r2, #0]
 8001652:	e1d3      	b.n	80019fc <PCD_EP_ISR_Handler+0x620>
    {
      
      /* Decode and service non control endpoints interrupt  */
      
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, EPindex);
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	681b      	ldr	r3, [r3, #0]
 8001658:	461a      	mov	r2, r3
 800165a:	7efb      	ldrb	r3, [r7, #27]
 800165c:	009b      	lsls	r3, r3, #2
 800165e:	4413      	add	r3, r2
 8001660:	881b      	ldrh	r3, [r3, #0]
 8001662:	81bb      	strh	r3, [r7, #12]
      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8001664:	89bb      	ldrh	r3, [r7, #12]
 8001666:	b29b      	uxth	r3, r3
 8001668:	b21b      	sxth	r3, r3
 800166a:	2b00      	cmp	r3, #0
 800166c:	f280 80d1 	bge.w	8001812 <PCD_EP_ISR_Handler+0x436>
      {  
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, EPindex);
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	681b      	ldr	r3, [r3, #0]
 8001674:	461a      	mov	r2, r3
 8001676:	7efb      	ldrb	r3, [r7, #27]
 8001678:	009b      	lsls	r3, r3, #2
 800167a:	441a      	add	r2, r3
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	4619      	mov	r1, r3
 8001682:	7efb      	ldrb	r3, [r7, #27]
 8001684:	009b      	lsls	r3, r3, #2
 8001686:	440b      	add	r3, r1
 8001688:	8819      	ldrh	r1, [r3, #0]
 800168a:	f640 738f 	movw	r3, #3983	; 0xf8f
 800168e:	400b      	ands	r3, r1
 8001690:	b29b      	uxth	r3, r3
 8001692:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->OUT_ep[EPindex];
 8001694:	7efa      	ldrb	r2, [r7, #27]
 8001696:	4613      	mov	r3, r2
 8001698:	00db      	lsls	r3, r3, #3
 800169a:	1a9b      	subs	r3, r3, r2
 800169c:	009b      	lsls	r3, r3, #2
 800169e:	f503 73e4 	add.w	r3, r3, #456	; 0x1c8
 80016a2:	687a      	ldr	r2, [r7, #4]
 80016a4:	4413      	add	r3, r2
 80016a6:	3304      	adds	r3, #4
 80016a8:	617b      	str	r3, [r7, #20]
        
        /* OUT double Buffering*/
        if (ep->doublebuffer == 0U)
 80016aa:	697b      	ldr	r3, [r7, #20]
 80016ac:	7a9b      	ldrb	r3, [r3, #10]
 80016ae:	2b00      	cmp	r3, #0
 80016b0:	d122      	bne.n	80016f8 <PCD_EP_ISR_Handler+0x31c>
        {
          count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	681b      	ldr	r3, [r3, #0]
 80016b6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80016ba:	b29b      	uxth	r3, r3
 80016bc:	461a      	mov	r2, r3
 80016be:	697b      	ldr	r3, [r7, #20]
 80016c0:	781b      	ldrb	r3, [r3, #0]
 80016c2:	00db      	lsls	r3, r3, #3
 80016c4:	4413      	add	r3, r2
 80016c6:	3306      	adds	r3, #6
 80016c8:	005b      	lsls	r3, r3, #1
 80016ca:	461a      	mov	r2, r3
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	4413      	add	r3, r2
 80016d2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80016d6:	881b      	ldrh	r3, [r3, #0]
 80016d8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80016dc:	83fb      	strh	r3, [r7, #30]
          if (count != 0U)
 80016de:	8bfb      	ldrh	r3, [r7, #30]
 80016e0:	2b00      	cmp	r3, #0
 80016e2:	d071      	beq.n	80017c8 <PCD_EP_ISR_Handler+0x3ec>
          {
            PCD_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	6818      	ldr	r0, [r3, #0]
 80016e8:	697b      	ldr	r3, [r7, #20]
 80016ea:	6919      	ldr	r1, [r3, #16]
 80016ec:	697b      	ldr	r3, [r7, #20]
 80016ee:	889a      	ldrh	r2, [r3, #4]
 80016f0:	8bfb      	ldrh	r3, [r7, #30]
 80016f2:	f001 fbc0 	bl	8002e76 <PCD_ReadPMA>
 80016f6:	e067      	b.n	80017c8 <PCD_EP_ISR_Handler+0x3ec>
          }
        }
        else
        {
          if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num)& USB_EP_DTOG_RX) == USB_EP_DTOG_RX)
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	681b      	ldr	r3, [r3, #0]
 80016fc:	461a      	mov	r2, r3
 80016fe:	697b      	ldr	r3, [r7, #20]
 8001700:	781b      	ldrb	r3, [r3, #0]
 8001702:	009b      	lsls	r3, r3, #2
 8001704:	4413      	add	r3, r2
 8001706:	881b      	ldrh	r3, [r3, #0]
 8001708:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800170c:	2b00      	cmp	r3, #0
 800170e:	d022      	beq.n	8001756 <PCD_EP_ISR_Handler+0x37a>
          {
            /*read from endpoint BUF0Addr buffer*/
            count = PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	681b      	ldr	r3, [r3, #0]
 8001714:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8001718:	b29b      	uxth	r3, r3
 800171a:	461a      	mov	r2, r3
 800171c:	697b      	ldr	r3, [r7, #20]
 800171e:	781b      	ldrb	r3, [r3, #0]
 8001720:	00db      	lsls	r3, r3, #3
 8001722:	4413      	add	r3, r2
 8001724:	3302      	adds	r3, #2
 8001726:	005b      	lsls	r3, r3, #1
 8001728:	461a      	mov	r2, r3
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	681b      	ldr	r3, [r3, #0]
 800172e:	4413      	add	r3, r2
 8001730:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8001734:	881b      	ldrh	r3, [r3, #0]
 8001736:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800173a:	83fb      	strh	r3, [r7, #30]
            if (count != 0U)
 800173c:	8bfb      	ldrh	r3, [r7, #30]
 800173e:	2b00      	cmp	r3, #0
 8001740:	d02b      	beq.n	800179a <PCD_EP_ISR_Handler+0x3be>
            {
              PCD_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	6818      	ldr	r0, [r3, #0]
 8001746:	697b      	ldr	r3, [r7, #20]
 8001748:	6919      	ldr	r1, [r3, #16]
 800174a:	697b      	ldr	r3, [r7, #20]
 800174c:	88da      	ldrh	r2, [r3, #6]
 800174e:	8bfb      	ldrh	r3, [r7, #30]
 8001750:	f001 fb91 	bl	8002e76 <PCD_ReadPMA>
 8001754:	e021      	b.n	800179a <PCD_EP_ISR_Handler+0x3be>
            }
          }
          else
          {
            /*read from endpoint BUF1Addr buffer*/
            count = PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	681b      	ldr	r3, [r3, #0]
 800175a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800175e:	b29b      	uxth	r3, r3
 8001760:	461a      	mov	r2, r3
 8001762:	697b      	ldr	r3, [r7, #20]
 8001764:	781b      	ldrb	r3, [r3, #0]
 8001766:	00db      	lsls	r3, r3, #3
 8001768:	4413      	add	r3, r2
 800176a:	3306      	adds	r3, #6
 800176c:	005b      	lsls	r3, r3, #1
 800176e:	461a      	mov	r2, r3
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	681b      	ldr	r3, [r3, #0]
 8001774:	4413      	add	r3, r2
 8001776:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800177a:	881b      	ldrh	r3, [r3, #0]
 800177c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001780:	83fb      	strh	r3, [r7, #30]
            if (count != 0U)
 8001782:	8bfb      	ldrh	r3, [r7, #30]
 8001784:	2b00      	cmp	r3, #0
 8001786:	d008      	beq.n	800179a <PCD_EP_ISR_Handler+0x3be>
            {
              PCD_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	6818      	ldr	r0, [r3, #0]
 800178c:	697b      	ldr	r3, [r7, #20]
 800178e:	6919      	ldr	r1, [r3, #16]
 8001790:	697b      	ldr	r3, [r7, #20]
 8001792:	891a      	ldrh	r2, [r3, #8]
 8001794:	8bfb      	ldrh	r3, [r7, #30]
 8001796:	f001 fb6e 	bl	8002e76 <PCD_ReadPMA>
            }
          }
          PCD_FreeUserBuffer(hpcd->Instance, ep->num, PCD_EP_DBUF_OUT)  
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	681b      	ldr	r3, [r3, #0]
 800179e:	461a      	mov	r2, r3
 80017a0:	697b      	ldr	r3, [r7, #20]
 80017a2:	781b      	ldrb	r3, [r3, #0]
 80017a4:	009b      	lsls	r3, r3, #2
 80017a6:	441a      	add	r2, r3
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	4619      	mov	r1, r3
 80017ae:	697b      	ldr	r3, [r7, #20]
 80017b0:	781b      	ldrb	r3, [r3, #0]
 80017b2:	009b      	lsls	r3, r3, #2
 80017b4:	440b      	add	r3, r1
 80017b6:	8819      	ldrh	r1, [r3, #0]
 80017b8:	f640 730f 	movw	r3, #3855	; 0xf0f
 80017bc:	400b      	ands	r3, r1
 80017be:	b299      	uxth	r1, r3
 80017c0:	4b3c      	ldr	r3, [pc, #240]	; (80018b4 <PCD_EP_ISR_Handler+0x4d8>)
 80017c2:	430b      	orrs	r3, r1
 80017c4:	b29b      	uxth	r3, r3
 80017c6:	8013      	strh	r3, [r2, #0]
        }
        /*multi-packet on the NON control OUT endpoint*/
        ep->xfer_count+=count;
 80017c8:	697b      	ldr	r3, [r7, #20]
 80017ca:	699a      	ldr	r2, [r3, #24]
 80017cc:	8bfb      	ldrh	r3, [r7, #30]
 80017ce:	441a      	add	r2, r3
 80017d0:	697b      	ldr	r3, [r7, #20]
 80017d2:	619a      	str	r2, [r3, #24]
        ep->xfer_buff+=count;
 80017d4:	697b      	ldr	r3, [r7, #20]
 80017d6:	691a      	ldr	r2, [r3, #16]
 80017d8:	8bfb      	ldrh	r3, [r7, #30]
 80017da:	441a      	add	r2, r3
 80017dc:	697b      	ldr	r3, [r7, #20]
 80017de:	611a      	str	r2, [r3, #16]
       
        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 80017e0:	697b      	ldr	r3, [r7, #20]
 80017e2:	695b      	ldr	r3, [r3, #20]
 80017e4:	2b00      	cmp	r3, #0
 80017e6:	d004      	beq.n	80017f2 <PCD_EP_ISR_Handler+0x416>
 80017e8:	8bfa      	ldrh	r2, [r7, #30]
 80017ea:	697b      	ldr	r3, [r7, #20]
 80017ec:	68db      	ldr	r3, [r3, #12]
 80017ee:	429a      	cmp	r2, r3
 80017f0:	d206      	bcs.n	8001800 <PCD_EP_ISR_Handler+0x424>
        {
          /* RX COMPLETE */
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 80017f2:	697b      	ldr	r3, [r7, #20]
 80017f4:	781b      	ldrb	r3, [r3, #0]
 80017f6:	4619      	mov	r1, r3
 80017f8:	6878      	ldr	r0, [r7, #4]
 80017fa:	f005 f8fb 	bl	80069f4 <HAL_PCD_DataOutStageCallback>
 80017fe:	e008      	b.n	8001812 <PCD_EP_ISR_Handler+0x436>
        }
        else
        {
          HAL_PCD_EP_Receive(hpcd, ep->num, ep->xfer_buff, ep->xfer_len);
 8001800:	697b      	ldr	r3, [r7, #20]
 8001802:	7819      	ldrb	r1, [r3, #0]
 8001804:	697b      	ldr	r3, [r7, #20]
 8001806:	691a      	ldr	r2, [r3, #16]
 8001808:	697b      	ldr	r3, [r7, #20]
 800180a:	695b      	ldr	r3, [r3, #20]
 800180c:	6878      	ldr	r0, [r7, #4]
 800180e:	f000 ff59 	bl	80026c4 <HAL_PCD_EP_Receive>
        }
        
      } /* if((wEPVal & EP_CTR_RX) */
      
      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 8001812:	89bb      	ldrh	r3, [r7, #12]
 8001814:	b29b      	uxth	r3, r3
 8001816:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800181a:	2b00      	cmp	r3, #0
 800181c:	f000 80ee 	beq.w	80019fc <PCD_EP_ISR_Handler+0x620>
      {
        ep = &hpcd->IN_ep[EPindex];
 8001820:	7efa      	ldrb	r2, [r7, #27]
 8001822:	4613      	mov	r3, r2
 8001824:	00db      	lsls	r3, r3, #3
 8001826:	1a9b      	subs	r3, r3, r2
 8001828:	009b      	lsls	r3, r3, #2
 800182a:	3328      	adds	r3, #40	; 0x28
 800182c:	687a      	ldr	r2, [r7, #4]
 800182e:	4413      	add	r3, r2
 8001830:	617b      	str	r3, [r7, #20]
        
        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, EPindex);
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	681b      	ldr	r3, [r3, #0]
 8001836:	461a      	mov	r2, r3
 8001838:	7efb      	ldrb	r3, [r7, #27]
 800183a:	009b      	lsls	r3, r3, #2
 800183c:	441a      	add	r2, r3
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	681b      	ldr	r3, [r3, #0]
 8001842:	4619      	mov	r1, r3
 8001844:	7efb      	ldrb	r3, [r7, #27]
 8001846:	009b      	lsls	r3, r3, #2
 8001848:	440b      	add	r3, r1
 800184a:	881b      	ldrh	r3, [r3, #0]
 800184c:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 8001850:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001854:	b29b      	uxth	r3, r3
 8001856:	8013      	strh	r3, [r2, #0]
        
        /* IN double Buffering*/
        if (ep->doublebuffer == 0U)
 8001858:	697b      	ldr	r3, [r7, #20]
 800185a:	7a9b      	ldrb	r3, [r3, #10]
 800185c:	2b00      	cmp	r3, #0
 800185e:	d12b      	bne.n	80018b8 <PCD_EP_ISR_Handler+0x4dc>
        {
          ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	681b      	ldr	r3, [r3, #0]
 8001864:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8001868:	b29b      	uxth	r3, r3
 800186a:	461a      	mov	r2, r3
 800186c:	697b      	ldr	r3, [r7, #20]
 800186e:	781b      	ldrb	r3, [r3, #0]
 8001870:	00db      	lsls	r3, r3, #3
 8001872:	4413      	add	r3, r2
 8001874:	3302      	adds	r3, #2
 8001876:	005b      	lsls	r3, r3, #1
 8001878:	461a      	mov	r2, r3
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	681b      	ldr	r3, [r3, #0]
 800187e:	4413      	add	r3, r2
 8001880:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8001884:	881b      	ldrh	r3, [r3, #0]
 8001886:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800188a:	697b      	ldr	r3, [r7, #20]
 800188c:	619a      	str	r2, [r3, #24]
          if (ep->xfer_count != 0U)
 800188e:	697b      	ldr	r3, [r7, #20]
 8001890:	699b      	ldr	r3, [r3, #24]
 8001892:	2b00      	cmp	r3, #0
 8001894:	f000 8080 	beq.w	8001998 <PCD_EP_ISR_Handler+0x5bc>
          {
            PCD_WritePMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, ep->xfer_count);
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	6818      	ldr	r0, [r3, #0]
 800189c:	697b      	ldr	r3, [r7, #20]
 800189e:	6919      	ldr	r1, [r3, #16]
 80018a0:	697b      	ldr	r3, [r7, #20]
 80018a2:	889a      	ldrh	r2, [r3, #4]
 80018a4:	697b      	ldr	r3, [r7, #20]
 80018a6:	699b      	ldr	r3, [r3, #24]
 80018a8:	b29b      	uxth	r3, r3
 80018aa:	f001 faa3 	bl	8002df4 <PCD_WritePMA>
 80018ae:	e073      	b.n	8001998 <PCD_EP_ISR_Handler+0x5bc>
 80018b0:	ffff8080 	.word	0xffff8080
 80018b4:	ffff80c0 	.word	0xffff80c0
          }
        }
        else
        {
          if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num)& USB_EP_DTOG_TX) == USB_EP_DTOG_TX)
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	461a      	mov	r2, r3
 80018be:	697b      	ldr	r3, [r7, #20]
 80018c0:	781b      	ldrb	r3, [r3, #0]
 80018c2:	009b      	lsls	r3, r3, #2
 80018c4:	4413      	add	r3, r2
 80018c6:	881b      	ldrh	r3, [r3, #0]
 80018c8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80018cc:	2b00      	cmp	r3, #0
 80018ce:	d026      	beq.n	800191e <PCD_EP_ISR_Handler+0x542>
          {
            /*read from endpoint BUF0Addr buffer*/
            ep->xfer_count = PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80018d8:	b29b      	uxth	r3, r3
 80018da:	461a      	mov	r2, r3
 80018dc:	697b      	ldr	r3, [r7, #20]
 80018de:	781b      	ldrb	r3, [r3, #0]
 80018e0:	00db      	lsls	r3, r3, #3
 80018e2:	4413      	add	r3, r2
 80018e4:	3302      	adds	r3, #2
 80018e6:	005b      	lsls	r3, r3, #1
 80018e8:	461a      	mov	r2, r3
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	681b      	ldr	r3, [r3, #0]
 80018ee:	4413      	add	r3, r2
 80018f0:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80018f4:	881b      	ldrh	r3, [r3, #0]
 80018f6:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80018fa:	697b      	ldr	r3, [r7, #20]
 80018fc:	619a      	str	r2, [r3, #24]
            if (ep->xfer_count != 0U)
 80018fe:	697b      	ldr	r3, [r7, #20]
 8001900:	699b      	ldr	r3, [r3, #24]
 8001902:	2b00      	cmp	r3, #0
 8001904:	d031      	beq.n	800196a <PCD_EP_ISR_Handler+0x58e>
            {
              PCD_WritePMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, ep->xfer_count);
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	6818      	ldr	r0, [r3, #0]
 800190a:	697b      	ldr	r3, [r7, #20]
 800190c:	6919      	ldr	r1, [r3, #16]
 800190e:	697b      	ldr	r3, [r7, #20]
 8001910:	88da      	ldrh	r2, [r3, #6]
 8001912:	697b      	ldr	r3, [r7, #20]
 8001914:	699b      	ldr	r3, [r3, #24]
 8001916:	b29b      	uxth	r3, r3
 8001918:	f001 fa6c 	bl	8002df4 <PCD_WritePMA>
 800191c:	e025      	b.n	800196a <PCD_EP_ISR_Handler+0x58e>
            }
          }
          else
          {
            /*read from endpoint BUF1Addr buffer*/
            ep->xfer_count = PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	681b      	ldr	r3, [r3, #0]
 8001922:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8001926:	b29b      	uxth	r3, r3
 8001928:	461a      	mov	r2, r3
 800192a:	697b      	ldr	r3, [r7, #20]
 800192c:	781b      	ldrb	r3, [r3, #0]
 800192e:	00db      	lsls	r3, r3, #3
 8001930:	4413      	add	r3, r2
 8001932:	3306      	adds	r3, #6
 8001934:	005b      	lsls	r3, r3, #1
 8001936:	461a      	mov	r2, r3
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	681b      	ldr	r3, [r3, #0]
 800193c:	4413      	add	r3, r2
 800193e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8001942:	881b      	ldrh	r3, [r3, #0]
 8001944:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8001948:	697b      	ldr	r3, [r7, #20]
 800194a:	619a      	str	r2, [r3, #24]
            if (ep->xfer_count != 0U)
 800194c:	697b      	ldr	r3, [r7, #20]
 800194e:	699b      	ldr	r3, [r3, #24]
 8001950:	2b00      	cmp	r3, #0
 8001952:	d00a      	beq.n	800196a <PCD_EP_ISR_Handler+0x58e>
            {
              PCD_WritePMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, ep->xfer_count);
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	6818      	ldr	r0, [r3, #0]
 8001958:	697b      	ldr	r3, [r7, #20]
 800195a:	6919      	ldr	r1, [r3, #16]
 800195c:	697b      	ldr	r3, [r7, #20]
 800195e:	891a      	ldrh	r2, [r3, #8]
 8001960:	697b      	ldr	r3, [r7, #20]
 8001962:	699b      	ldr	r3, [r3, #24]
 8001964:	b29b      	uxth	r3, r3
 8001966:	f001 fa45 	bl	8002df4 <PCD_WritePMA>
            }
          }
          PCD_FreeUserBuffer(hpcd->Instance, ep->num, PCD_EP_DBUF_IN)  
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	681b      	ldr	r3, [r3, #0]
 800196e:	461a      	mov	r2, r3
 8001970:	697b      	ldr	r3, [r7, #20]
 8001972:	781b      	ldrb	r3, [r3, #0]
 8001974:	009b      	lsls	r3, r3, #2
 8001976:	441a      	add	r2, r3
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	4619      	mov	r1, r3
 800197e:	697b      	ldr	r3, [r7, #20]
 8001980:	781b      	ldrb	r3, [r3, #0]
 8001982:	009b      	lsls	r3, r3, #2
 8001984:	440b      	add	r3, r1
 8001986:	8819      	ldrh	r1, [r3, #0]
 8001988:	f640 730f 	movw	r3, #3855	; 0xf0f
 800198c:	400b      	ands	r3, r1
 800198e:	b299      	uxth	r1, r3
 8001990:	4b22      	ldr	r3, [pc, #136]	; (8001a1c <PCD_EP_ISR_Handler+0x640>)
 8001992:	430b      	orrs	r3, r1
 8001994:	b29b      	uxth	r3, r3
 8001996:	8013      	strh	r3, [r2, #0]
        }
        /*multi-packet on the NON control IN endpoint*/
        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80019a0:	b29b      	uxth	r3, r3
 80019a2:	461a      	mov	r2, r3
 80019a4:	697b      	ldr	r3, [r7, #20]
 80019a6:	781b      	ldrb	r3, [r3, #0]
 80019a8:	00db      	lsls	r3, r3, #3
 80019aa:	4413      	add	r3, r2
 80019ac:	3302      	adds	r3, #2
 80019ae:	005b      	lsls	r3, r3, #1
 80019b0:	461a      	mov	r2, r3
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	681b      	ldr	r3, [r3, #0]
 80019b6:	4413      	add	r3, r2
 80019b8:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80019bc:	881b      	ldrh	r3, [r3, #0]
 80019be:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80019c2:	697b      	ldr	r3, [r7, #20]
 80019c4:	619a      	str	r2, [r3, #24]
        ep->xfer_buff+=ep->xfer_count;
 80019c6:	697b      	ldr	r3, [r7, #20]
 80019c8:	691a      	ldr	r2, [r3, #16]
 80019ca:	697b      	ldr	r3, [r7, #20]
 80019cc:	699b      	ldr	r3, [r3, #24]
 80019ce:	441a      	add	r2, r3
 80019d0:	697b      	ldr	r3, [r7, #20]
 80019d2:	611a      	str	r2, [r3, #16]
       
        /* Zero Length Packet? */
        if (ep->xfer_len == 0U)
 80019d4:	697b      	ldr	r3, [r7, #20]
 80019d6:	695b      	ldr	r3, [r3, #20]
 80019d8:	2b00      	cmp	r3, #0
 80019da:	d106      	bne.n	80019ea <PCD_EP_ISR_Handler+0x60e>
        {
          /* TX COMPLETE */
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80019dc:	697b      	ldr	r3, [r7, #20]
 80019de:	781b      	ldrb	r3, [r3, #0]
 80019e0:	4619      	mov	r1, r3
 80019e2:	6878      	ldr	r0, [r7, #4]
 80019e4:	f005 f821 	bl	8006a2a <HAL_PCD_DataInStageCallback>
 80019e8:	e008      	b.n	80019fc <PCD_EP_ISR_Handler+0x620>
        }
        else
        {
          HAL_PCD_EP_Transmit(hpcd, ep->num, ep->xfer_buff, ep->xfer_len);
 80019ea:	697b      	ldr	r3, [r7, #20]
 80019ec:	7819      	ldrb	r1, [r3, #0]
 80019ee:	697b      	ldr	r3, [r7, #20]
 80019f0:	691a      	ldr	r2, [r3, #16]
 80019f2:	697b      	ldr	r3, [r7, #20]
 80019f4:	695b      	ldr	r3, [r3, #20]
 80019f6:	6878      	ldr	r0, [r7, #4]
 80019f8:	f000 ff62 	bl	80028c0 <HAL_PCD_EP_Transmit>
  while (((wIstr = hpcd->Instance->ISTR) & USB_ISTR_CTR) != 0U)
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8001a04:	b29b      	uxth	r3, r3
 8001a06:	461a      	mov	r2, r3
 8001a08:	81fa      	strh	r2, [r7, #14]
 8001a0a:	b21b      	sxth	r3, r3
 8001a0c:	2b00      	cmp	r3, #0
 8001a0e:	f6ff acee 	blt.w	80013ee <PCD_EP_ISR_Handler+0x12>
        }
      } 
    }
  }
  return HAL_OK;
 8001a12:	2300      	movs	r3, #0
}
 8001a14:	4618      	mov	r0, r3
 8001a16:	3724      	adds	r7, #36	; 0x24
 8001a18:	46bd      	mov	sp, r7
 8001a1a:	bd90      	pop	{r4, r7, pc}
 8001a1c:	ffffc080 	.word	0xffffc080

08001a20 <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8001a20:	b580      	push	{r7, lr}
 8001a22:	b082      	sub	sp, #8
 8001a24:	af00      	add	r7, sp, #0
 8001a26:	6078      	str	r0, [r7, #4]
  
  if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_CTR))
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8001a30:	b29b      	uxth	r3, r3
 8001a32:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001a36:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001a3a:	d102      	bne.n	8001a42 <HAL_PCD_IRQHandler+0x22>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    PCD_EP_ISR_Handler(hpcd);
 8001a3c:	6878      	ldr	r0, [r7, #4]
 8001a3e:	f7ff fccd 	bl	80013dc <PCD_EP_ISR_Handler>
  }

  if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_RESET))
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	681b      	ldr	r3, [r3, #0]
 8001a46:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8001a4a:	b29b      	uxth	r3, r3
 8001a4c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001a50:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001a54:	d10c      	bne.n	8001a70 <HAL_PCD_IRQHandler+0x50>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	681b      	ldr	r3, [r3, #0]
 8001a5a:	f64f 32ff 	movw	r2, #64511	; 0xfbff
 8001a5e:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
    HAL_PCD_ResetCallback(hpcd);
 8001a62:	6878      	ldr	r0, [r7, #4]
 8001a64:	f005 f809 	bl	8006a7a <HAL_PCD_ResetCallback>
    HAL_PCD_SetAddress(hpcd, 0U);
 8001a68:	2100      	movs	r1, #0
 8001a6a:	6878      	ldr	r0, [r7, #4]
 8001a6c:	f000 f8a7 	bl	8001bbe <HAL_PCD_SetAddress>
  }

  if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_PMAOVR))
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8001a78:	b29b      	uxth	r3, r3
 8001a7a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001a7e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8001a82:	d105      	bne.n	8001a90 <HAL_PCD_IRQHandler+0x70>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);    
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	681b      	ldr	r3, [r3, #0]
 8001a88:	f64b 72ff 	movw	r2, #49151	; 0xbfff
 8001a8c:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }
  if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_ERR))
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8001a98:	b29b      	uxth	r3, r3
 8001a9a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001a9e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001aa2:	d105      	bne.n	8001ab0 <HAL_PCD_IRQHandler+0x90>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR); 
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	f64d 72ff 	movw	r2, #57343	; 0xdfff
 8001aac:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_WKUP))
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8001ab8:	b29b      	uxth	r3, r3
 8001aba:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001abe:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001ac2:	d120      	bne.n	8001b06 <HAL_PCD_IRQHandler+0xe6>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LPMODE);
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	687a      	ldr	r2, [r7, #4]
 8001aca:	6812      	ldr	r2, [r2, #0]
 8001acc:	f8b2 2040 	ldrh.w	r2, [r2, #64]	; 0x40
 8001ad0:	b292      	uxth	r2, r2
 8001ad2:	f022 0204 	bic.w	r2, r2, #4
 8001ad6:	b292      	uxth	r2, r2
 8001ad8:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	681b      	ldr	r3, [r3, #0]
 8001ae0:	687a      	ldr	r2, [r7, #4]
 8001ae2:	6812      	ldr	r2, [r2, #0]
 8001ae4:	f8b2 2040 	ldrh.w	r2, [r2, #64]	; 0x40
 8001ae8:	b292      	uxth	r2, r2
 8001aea:	f022 0208 	bic.w	r2, r2, #8
 8001aee:	b292      	uxth	r2, r2
 8001af0:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    HAL_PCD_ResumeCallback(hpcd);
 8001af4:	6878      	ldr	r0, [r7, #4]
 8001af6:	f004 fffd 	bl	8006af4 <HAL_PCD_ResumeCallback>

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);     
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	681b      	ldr	r3, [r3, #0]
 8001afe:	f64e 72ff 	movw	r2, #61439	; 0xefff
 8001b02:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_SUSP))
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	681b      	ldr	r3, [r3, #0]
 8001b0a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8001b0e:	b29b      	uxth	r3, r3
 8001b10:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001b14:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8001b18:	d12a      	bne.n	8001b70 <HAL_PCD_IRQHandler+0x150>
  {
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= USB_CNTR_FSUSP;
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	681b      	ldr	r3, [r3, #0]
 8001b1e:	687a      	ldr	r2, [r7, #4]
 8001b20:	6812      	ldr	r2, [r2, #0]
 8001b22:	f8b2 2040 	ldrh.w	r2, [r2, #64]	; 0x40
 8001b26:	b292      	uxth	r2, r2
 8001b28:	f042 0208 	orr.w	r2, r2, #8
 8001b2c:	b292      	uxth	r2, r2
 8001b2e:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	681b      	ldr	r3, [r3, #0]
 8001b36:	f24f 72ff 	movw	r2, #63487	; 0xf7ff
 8001b3a:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    hpcd->Instance->CNTR |= USB_CNTR_LPMODE;
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	681b      	ldr	r3, [r3, #0]
 8001b42:	687a      	ldr	r2, [r7, #4]
 8001b44:	6812      	ldr	r2, [r2, #0]
 8001b46:	f8b2 2040 	ldrh.w	r2, [r2, #64]	; 0x40
 8001b4a:	b292      	uxth	r2, r2
 8001b4c:	f042 0204 	orr.w	r2, r2, #4
 8001b50:	b292      	uxth	r2, r2
 8001b52:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_WKUP) == 0U)
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	681b      	ldr	r3, [r3, #0]
 8001b5a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8001b5e:	b29b      	uxth	r3, r3
 8001b60:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001b64:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001b68:	d002      	beq.n	8001b70 <HAL_PCD_IRQHandler+0x150>
    {
      HAL_PCD_SuspendCallback(hpcd);
 8001b6a:	6878      	ldr	r0, [r7, #4]
 8001b6c:	f004 ffa8 	bl	8006ac0 <HAL_PCD_SuspendCallback>
    }
  }

  if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_SOF))
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8001b78:	b29b      	uxth	r3, r3
 8001b7a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001b7e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001b82:	d108      	bne.n	8001b96 <HAL_PCD_IRQHandler+0x176>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF); 
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	f64f 52ff 	movw	r2, #65023	; 0xfdff
 8001b8c:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
    HAL_PCD_SOFCallback(hpcd);
 8001b90:	6878      	ldr	r0, [r7, #4]
 8001b92:	f004 ff64 	bl	8006a5e <HAL_PCD_SOFCallback>
  }

  if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_ESOF))
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8001b9e:	b29b      	uxth	r3, r3
 8001ba0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001ba4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001ba8:	d105      	bne.n	8001bb6 <HAL_PCD_IRQHandler+0x196>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF); 
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	681b      	ldr	r3, [r3, #0]
 8001bae:	f64f 62ff 	movw	r2, #65279	; 0xfeff
 8001bb2:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }
}
 8001bb6:	bf00      	nop
 8001bb8:	3708      	adds	r7, #8
 8001bba:	46bd      	mov	sp, r7
 8001bbc:	bd80      	pop	{r7, pc}

08001bbe <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8001bbe:	b480      	push	{r7}
 8001bc0:	b083      	sub	sp, #12
 8001bc2:	af00      	add	r7, sp, #0
 8001bc4:	6078      	str	r0, [r7, #4]
 8001bc6:	460b      	mov	r3, r1
 8001bc8:	70fb      	strb	r3, [r7, #3]
   __HAL_LOCK(hpcd); 
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	f893 3370 	ldrb.w	r3, [r3, #880]	; 0x370
 8001bd0:	2b01      	cmp	r3, #1
 8001bd2:	d101      	bne.n	8001bd8 <HAL_PCD_SetAddress+0x1a>
 8001bd4:	2302      	movs	r3, #2
 8001bd6:	e015      	b.n	8001c04 <HAL_PCD_SetAddress+0x46>
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	2201      	movs	r2, #1
 8001bdc:	f883 2370 	strb.w	r2, [r3, #880]	; 0x370

   if(address == 0U) 
 8001be0:	78fb      	ldrb	r3, [r7, #3]
 8001be2:	2b00      	cmp	r3, #0
 8001be4:	d105      	bne.n	8001bf2 <HAL_PCD_SetAddress+0x34>
   {
     /* set device address and enable function */
     hpcd->Instance->DADDR = USB_DADDR_EF;
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	2280      	movs	r2, #128	; 0x80
 8001bec:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
 8001bf0:	e003      	b.n	8001bfa <HAL_PCD_SetAddress+0x3c>
   }
   else /* USB Address will be applied later */
   {
     hpcd->USB_Address = address;
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	78fa      	ldrb	r2, [r7, #3]
 8001bf6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
   }

  __HAL_UNLOCK(hpcd);   
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	2200      	movs	r2, #0
 8001bfe:	f883 2370 	strb.w	r2, [r3, #880]	; 0x370
  return HAL_OK;
 8001c02:	2300      	movs	r3, #0
}
 8001c04:	4618      	mov	r0, r3
 8001c06:	370c      	adds	r7, #12
 8001c08:	46bd      	mov	sp, r7
 8001c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c0e:	4770      	bx	lr

08001c10 <HAL_PCD_EP_Open>:
  * @param  ep_mps endpoint max packet size
  * @param  ep_type endpoint type   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint16_t ep_mps, uint8_t ep_type)
{
 8001c10:	b490      	push	{r4, r7}
 8001c12:	b086      	sub	sp, #24
 8001c14:	af00      	add	r7, sp, #0
 8001c16:	6078      	str	r0, [r7, #4]
 8001c18:	4608      	mov	r0, r1
 8001c1a:	4611      	mov	r1, r2
 8001c1c:	461a      	mov	r2, r3
 8001c1e:	4603      	mov	r3, r0
 8001c20:	70fb      	strb	r3, [r7, #3]
 8001c22:	460b      	mov	r3, r1
 8001c24:	803b      	strh	r3, [r7, #0]
 8001c26:	4613      	mov	r3, r2
 8001c28:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8001c2a:	2300      	movs	r3, #0
 8001c2c:	747b      	strb	r3, [r7, #17]
  PCD_EPTypeDef *ep;
  
  if ((ep_addr & 0x80U) == 0x80U)
 8001c2e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001c32:	2b00      	cmp	r3, #0
 8001c34:	da0b      	bge.n	8001c4e <HAL_PCD_EP_Open+0x3e>
  {
    ep = &hpcd->IN_ep[ep_addr & 0x7FU];
 8001c36:	78fb      	ldrb	r3, [r7, #3]
 8001c38:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8001c3c:	4613      	mov	r3, r2
 8001c3e:	00db      	lsls	r3, r3, #3
 8001c40:	1a9b      	subs	r3, r3, r2
 8001c42:	009b      	lsls	r3, r3, #2
 8001c44:	3328      	adds	r3, #40	; 0x28
 8001c46:	687a      	ldr	r2, [r7, #4]
 8001c48:	4413      	add	r3, r2
 8001c4a:	617b      	str	r3, [r7, #20]
 8001c4c:	e00c      	b.n	8001c68 <HAL_PCD_EP_Open+0x58>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & 0x7FU];
 8001c4e:	78fb      	ldrb	r3, [r7, #3]
 8001c50:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8001c54:	4613      	mov	r3, r2
 8001c56:	00db      	lsls	r3, r3, #3
 8001c58:	1a9b      	subs	r3, r3, r2
 8001c5a:	009b      	lsls	r3, r3, #2
 8001c5c:	f503 73e4 	add.w	r3, r3, #456	; 0x1c8
 8001c60:	687a      	ldr	r2, [r7, #4]
 8001c62:	4413      	add	r3, r2
 8001c64:	3304      	adds	r3, #4
 8001c66:	617b      	str	r3, [r7, #20]
  }
  ep->num   = ep_addr & 0x7FU;
 8001c68:	78fb      	ldrb	r3, [r7, #3]
 8001c6a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001c6e:	b2da      	uxtb	r2, r3
 8001c70:	697b      	ldr	r3, [r7, #20]
 8001c72:	701a      	strb	r2, [r3, #0]
  
  ep->is_in = (0x80U & ep_addr) != 0U;
 8001c74:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001c78:	b2db      	uxtb	r3, r3
 8001c7a:	09db      	lsrs	r3, r3, #7
 8001c7c:	b2db      	uxtb	r3, r3
 8001c7e:	461a      	mov	r2, r3
 8001c80:	697b      	ldr	r3, [r7, #20]
 8001c82:	705a      	strb	r2, [r3, #1]
  ep->maxpacket = ep_mps;
 8001c84:	883a      	ldrh	r2, [r7, #0]
 8001c86:	697b      	ldr	r3, [r7, #20]
 8001c88:	60da      	str	r2, [r3, #12]
  ep->type = ep_type;
 8001c8a:	697b      	ldr	r3, [r7, #20]
 8001c8c:	78ba      	ldrb	r2, [r7, #2]
 8001c8e:	70da      	strb	r2, [r3, #3]
  
  __HAL_LOCK(hpcd); 
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	f893 3370 	ldrb.w	r3, [r3, #880]	; 0x370
 8001c96:	2b01      	cmp	r3, #1
 8001c98:	d101      	bne.n	8001c9e <HAL_PCD_EP_Open+0x8e>
 8001c9a:	2302      	movs	r3, #2
 8001c9c:	e312      	b.n	80022c4 <HAL_PCD_EP_Open+0x6b4>
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	2201      	movs	r2, #1
 8001ca2:	f883 2370 	strb.w	r2, [r3, #880]	; 0x370

  /* initialize Endpoint */
  switch (ep->type)
 8001ca6:	697b      	ldr	r3, [r7, #20]
 8001ca8:	78db      	ldrb	r3, [r3, #3]
 8001caa:	2b03      	cmp	r3, #3
 8001cac:	d86b      	bhi.n	8001d86 <HAL_PCD_EP_Open+0x176>
 8001cae:	a201      	add	r2, pc, #4	; (adr r2, 8001cb4 <HAL_PCD_EP_Open+0xa4>)
 8001cb0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001cb4:	08001cc5 	.word	0x08001cc5
 8001cb8:	08001d55 	.word	0x08001d55
 8001cbc:	08001cf7 	.word	0x08001cf7
 8001cc0:	08001d23 	.word	0x08001d23
  {
  case PCD_EP_TYPE_CTRL:
    PCD_SET_EPTYPE(hpcd->Instance, ep->num, USB_EP_CONTROL);
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	461a      	mov	r2, r3
 8001cca:	697b      	ldr	r3, [r7, #20]
 8001ccc:	781b      	ldrb	r3, [r3, #0]
 8001cce:	009b      	lsls	r3, r3, #2
 8001cd0:	441a      	add	r2, r3
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	4619      	mov	r1, r3
 8001cd8:	697b      	ldr	r3, [r7, #20]
 8001cda:	781b      	ldrb	r3, [r3, #0]
 8001cdc:	009b      	lsls	r3, r3, #2
 8001cde:	440b      	add	r3, r1
 8001ce0:	881b      	ldrh	r3, [r3, #0]
 8001ce2:	f423 43ec 	bic.w	r3, r3, #30208	; 0x7600
 8001ce6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001cea:	b29b      	uxth	r3, r3
 8001cec:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001cf0:	b29b      	uxth	r3, r3
 8001cf2:	8013      	strh	r3, [r2, #0]
    break;
 8001cf4:	e048      	b.n	8001d88 <HAL_PCD_EP_Open+0x178>
  case PCD_EP_TYPE_BULK:
    PCD_SET_EPTYPE(hpcd->Instance, ep->num, USB_EP_BULK);
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	681b      	ldr	r3, [r3, #0]
 8001cfa:	461a      	mov	r2, r3
 8001cfc:	697b      	ldr	r3, [r7, #20]
 8001cfe:	781b      	ldrb	r3, [r3, #0]
 8001d00:	009b      	lsls	r3, r3, #2
 8001d02:	441a      	add	r2, r3
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	4619      	mov	r1, r3
 8001d0a:	697b      	ldr	r3, [r7, #20]
 8001d0c:	781b      	ldrb	r3, [r3, #0]
 8001d0e:	009b      	lsls	r3, r3, #2
 8001d10:	440b      	add	r3, r1
 8001d12:	881b      	ldrh	r3, [r3, #0]
 8001d14:	f423 43ec 	bic.w	r3, r3, #30208	; 0x7600
 8001d18:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001d1c:	b29b      	uxth	r3, r3
 8001d1e:	8013      	strh	r3, [r2, #0]
    break;
 8001d20:	e032      	b.n	8001d88 <HAL_PCD_EP_Open+0x178>
  case PCD_EP_TYPE_INTR:
    PCD_SET_EPTYPE(hpcd->Instance, ep->num, USB_EP_INTERRUPT);
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	461a      	mov	r2, r3
 8001d28:	697b      	ldr	r3, [r7, #20]
 8001d2a:	781b      	ldrb	r3, [r3, #0]
 8001d2c:	009b      	lsls	r3, r3, #2
 8001d2e:	441a      	add	r2, r3
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	4619      	mov	r1, r3
 8001d36:	697b      	ldr	r3, [r7, #20]
 8001d38:	781b      	ldrb	r3, [r3, #0]
 8001d3a:	009b      	lsls	r3, r3, #2
 8001d3c:	440b      	add	r3, r1
 8001d3e:	881b      	ldrh	r3, [r3, #0]
 8001d40:	f423 43ec 	bic.w	r3, r3, #30208	; 0x7600
 8001d44:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001d48:	b29b      	uxth	r3, r3
 8001d4a:	f443 63c0 	orr.w	r3, r3, #1536	; 0x600
 8001d4e:	b29b      	uxth	r3, r3
 8001d50:	8013      	strh	r3, [r2, #0]
    break;
 8001d52:	e019      	b.n	8001d88 <HAL_PCD_EP_Open+0x178>
  case PCD_EP_TYPE_ISOC:
    PCD_SET_EPTYPE(hpcd->Instance, ep->num, USB_EP_ISOCHRONOUS);
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	461a      	mov	r2, r3
 8001d5a:	697b      	ldr	r3, [r7, #20]
 8001d5c:	781b      	ldrb	r3, [r3, #0]
 8001d5e:	009b      	lsls	r3, r3, #2
 8001d60:	441a      	add	r2, r3
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	4619      	mov	r1, r3
 8001d68:	697b      	ldr	r3, [r7, #20]
 8001d6a:	781b      	ldrb	r3, [r3, #0]
 8001d6c:	009b      	lsls	r3, r3, #2
 8001d6e:	440b      	add	r3, r1
 8001d70:	881b      	ldrh	r3, [r3, #0]
 8001d72:	f423 43ec 	bic.w	r3, r3, #30208	; 0x7600
 8001d76:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001d7a:	b29b      	uxth	r3, r3
 8001d7c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001d80:	b29b      	uxth	r3, r3
 8001d82:	8013      	strh	r3, [r2, #0]
    break;
 8001d84:	e000      	b.n	8001d88 <HAL_PCD_EP_Open+0x178>
  default:
    break;
 8001d86:	bf00      	nop
  } 
  
  PCD_SET_EP_ADDRESS(hpcd->Instance, ep->num, ep->num);
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	461a      	mov	r2, r3
 8001d8e:	697b      	ldr	r3, [r7, #20]
 8001d90:	781b      	ldrb	r3, [r3, #0]
 8001d92:	009b      	lsls	r3, r3, #2
 8001d94:	441a      	add	r2, r3
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	4619      	mov	r1, r3
 8001d9c:	697b      	ldr	r3, [r7, #20]
 8001d9e:	781b      	ldrb	r3, [r3, #0]
 8001da0:	009b      	lsls	r3, r3, #2
 8001da2:	440b      	add	r3, r1
 8001da4:	8819      	ldrh	r1, [r3, #0]
 8001da6:	f640 730f 	movw	r3, #3855	; 0xf0f
 8001daa:	400b      	ands	r3, r1
 8001dac:	b299      	uxth	r1, r3
 8001dae:	697b      	ldr	r3, [r7, #20]
 8001db0:	781b      	ldrb	r3, [r3, #0]
 8001db2:	b29b      	uxth	r3, r3
 8001db4:	430b      	orrs	r3, r1
 8001db6:	b299      	uxth	r1, r3
 8001db8:	4b80      	ldr	r3, [pc, #512]	; (8001fbc <HAL_PCD_EP_Open+0x3ac>)
 8001dba:	430b      	orrs	r3, r1
 8001dbc:	b29b      	uxth	r3, r3
 8001dbe:	8013      	strh	r3, [r2, #0]
  
  if (ep->doublebuffer == 0U) 
 8001dc0:	697b      	ldr	r3, [r7, #20]
 8001dc2:	7a9b      	ldrb	r3, [r3, #10]
 8001dc4:	2b00      	cmp	r3, #0
 8001dc6:	f040 80ff 	bne.w	8001fc8 <HAL_PCD_EP_Open+0x3b8>
  {
    if (ep->is_in)
 8001dca:	697b      	ldr	r3, [r7, #20]
 8001dcc:	785b      	ldrb	r3, [r3, #1]
 8001dce:	2b00      	cmp	r3, #0
 8001dd0:	d057      	beq.n	8001e82 <HAL_PCD_EP_Open+0x272>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(hpcd->Instance, ep->num, ep->pmaadress);
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	681b      	ldr	r3, [r3, #0]
 8001dd6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8001dda:	b29b      	uxth	r3, r3
 8001ddc:	461a      	mov	r2, r3
 8001dde:	697b      	ldr	r3, [r7, #20]
 8001de0:	781b      	ldrb	r3, [r3, #0]
 8001de2:	00db      	lsls	r3, r3, #3
 8001de4:	4413      	add	r3, r2
 8001de6:	005b      	lsls	r3, r3, #1
 8001de8:	461a      	mov	r2, r3
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	4413      	add	r3, r2
 8001df0:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8001df4:	461a      	mov	r2, r3
 8001df6:	697b      	ldr	r3, [r7, #20]
 8001df8:	889b      	ldrh	r3, [r3, #4]
 8001dfa:	085b      	lsrs	r3, r3, #1
 8001dfc:	b29b      	uxth	r3, r3
 8001dfe:	005b      	lsls	r3, r3, #1
 8001e00:	b29b      	uxth	r3, r3
 8001e02:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(hpcd->Instance, ep->num)
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	461a      	mov	r2, r3
 8001e0a:	697b      	ldr	r3, [r7, #20]
 8001e0c:	781b      	ldrb	r3, [r3, #0]
 8001e0e:	009b      	lsls	r3, r3, #2
 8001e10:	4413      	add	r3, r2
 8001e12:	881b      	ldrh	r3, [r3, #0]
 8001e14:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001e18:	2b00      	cmp	r3, #0
 8001e1a:	d016      	beq.n	8001e4a <HAL_PCD_EP_Open+0x23a>
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	461a      	mov	r2, r3
 8001e22:	697b      	ldr	r3, [r7, #20]
 8001e24:	781b      	ldrb	r3, [r3, #0]
 8001e26:	009b      	lsls	r3, r3, #2
 8001e28:	441a      	add	r2, r3
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	4619      	mov	r1, r3
 8001e30:	697b      	ldr	r3, [r7, #20]
 8001e32:	781b      	ldrb	r3, [r3, #0]
 8001e34:	009b      	lsls	r3, r3, #2
 8001e36:	440b      	add	r3, r1
 8001e38:	8819      	ldrh	r1, [r3, #0]
 8001e3a:	f640 730f 	movw	r3, #3855	; 0xf0f
 8001e3e:	400b      	ands	r3, r1
 8001e40:	b299      	uxth	r1, r3
 8001e42:	4b5f      	ldr	r3, [pc, #380]	; (8001fc0 <HAL_PCD_EP_Open+0x3b0>)
 8001e44:	430b      	orrs	r3, r1
 8001e46:	b29b      	uxth	r3, r3
 8001e48:	8013      	strh	r3, [r2, #0]
      /* Configure NAK status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK) 
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	461a      	mov	r2, r3
 8001e50:	697b      	ldr	r3, [r7, #20]
 8001e52:	781b      	ldrb	r3, [r3, #0]
 8001e54:	009b      	lsls	r3, r3, #2
 8001e56:	4413      	add	r3, r2
 8001e58:	881b      	ldrh	r3, [r3, #0]
 8001e5a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8001e5e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8001e62:	b29c      	uxth	r4, r3
 8001e64:	f084 0320 	eor.w	r3, r4, #32
 8001e68:	b29c      	uxth	r4, r3
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	461a      	mov	r2, r3
 8001e70:	697b      	ldr	r3, [r7, #20]
 8001e72:	781b      	ldrb	r3, [r3, #0]
 8001e74:	009b      	lsls	r3, r3, #2
 8001e76:	441a      	add	r2, r3
 8001e78:	4b50      	ldr	r3, [pc, #320]	; (8001fbc <HAL_PCD_EP_Open+0x3ac>)
 8001e7a:	4323      	orrs	r3, r4
 8001e7c:	b29b      	uxth	r3, r3
 8001e7e:	8013      	strh	r3, [r2, #0]
 8001e80:	e21b      	b.n	80022ba <HAL_PCD_EP_Open+0x6aa>
    }
    else
    {
      /*Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(hpcd->Instance, ep->num, ep->pmaadress);
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	681b      	ldr	r3, [r3, #0]
 8001e86:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8001e8a:	b29b      	uxth	r3, r3
 8001e8c:	461a      	mov	r2, r3
 8001e8e:	697b      	ldr	r3, [r7, #20]
 8001e90:	781b      	ldrb	r3, [r3, #0]
 8001e92:	00db      	lsls	r3, r3, #3
 8001e94:	4413      	add	r3, r2
 8001e96:	3304      	adds	r3, #4
 8001e98:	005b      	lsls	r3, r3, #1
 8001e9a:	461a      	mov	r2, r3
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	4413      	add	r3, r2
 8001ea2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8001ea6:	461a      	mov	r2, r3
 8001ea8:	697b      	ldr	r3, [r7, #20]
 8001eaa:	889b      	ldrh	r3, [r3, #4]
 8001eac:	085b      	lsrs	r3, r3, #1
 8001eae:	b29b      	uxth	r3, r3
 8001eb0:	005b      	lsls	r3, r3, #1
 8001eb2:	b29b      	uxth	r3, r3
 8001eb4:	8013      	strh	r3, [r2, #0]
      /*Set the endpoint Receive buffer counter*/
      PCD_SET_EP_RX_CNT(hpcd->Instance, ep->num, ep->maxpacket)
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8001ebe:	b29b      	uxth	r3, r3
 8001ec0:	461a      	mov	r2, r3
 8001ec2:	697b      	ldr	r3, [r7, #20]
 8001ec4:	781b      	ldrb	r3, [r3, #0]
 8001ec6:	00db      	lsls	r3, r3, #3
 8001ec8:	4413      	add	r3, r2
 8001eca:	3306      	adds	r3, #6
 8001ecc:	005b      	lsls	r3, r3, #1
 8001ece:	461a      	mov	r2, r3
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	4413      	add	r3, r2
 8001ed6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8001eda:	60fb      	str	r3, [r7, #12]
 8001edc:	697b      	ldr	r3, [r7, #20]
 8001ede:	68db      	ldr	r3, [r3, #12]
 8001ee0:	2b3e      	cmp	r3, #62	; 0x3e
 8001ee2:	d917      	bls.n	8001f14 <HAL_PCD_EP_Open+0x304>
 8001ee4:	697b      	ldr	r3, [r7, #20]
 8001ee6:	68db      	ldr	r3, [r3, #12]
 8001ee8:	095b      	lsrs	r3, r3, #5
 8001eea:	827b      	strh	r3, [r7, #18]
 8001eec:	697b      	ldr	r3, [r7, #20]
 8001eee:	68db      	ldr	r3, [r3, #12]
 8001ef0:	f003 031f 	and.w	r3, r3, #31
 8001ef4:	2b00      	cmp	r3, #0
 8001ef6:	d102      	bne.n	8001efe <HAL_PCD_EP_Open+0x2ee>
 8001ef8:	8a7b      	ldrh	r3, [r7, #18]
 8001efa:	3b01      	subs	r3, #1
 8001efc:	827b      	strh	r3, [r7, #18]
 8001efe:	8a7b      	ldrh	r3, [r7, #18]
 8001f00:	029b      	lsls	r3, r3, #10
 8001f02:	b29b      	uxth	r3, r3
 8001f04:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8001f08:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8001f0c:	b29a      	uxth	r2, r3
 8001f0e:	68fb      	ldr	r3, [r7, #12]
 8001f10:	801a      	strh	r2, [r3, #0]
 8001f12:	e011      	b.n	8001f38 <HAL_PCD_EP_Open+0x328>
 8001f14:	697b      	ldr	r3, [r7, #20]
 8001f16:	68db      	ldr	r3, [r3, #12]
 8001f18:	085b      	lsrs	r3, r3, #1
 8001f1a:	827b      	strh	r3, [r7, #18]
 8001f1c:	697b      	ldr	r3, [r7, #20]
 8001f1e:	68db      	ldr	r3, [r3, #12]
 8001f20:	f003 0301 	and.w	r3, r3, #1
 8001f24:	2b00      	cmp	r3, #0
 8001f26:	d002      	beq.n	8001f2e <HAL_PCD_EP_Open+0x31e>
 8001f28:	8a7b      	ldrh	r3, [r7, #18]
 8001f2a:	3301      	adds	r3, #1
 8001f2c:	827b      	strh	r3, [r7, #18]
 8001f2e:	8a7b      	ldrh	r3, [r7, #18]
 8001f30:	029b      	lsls	r3, r3, #10
 8001f32:	b29a      	uxth	r2, r3
 8001f34:	68fb      	ldr	r3, [r7, #12]
 8001f36:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(hpcd->Instance, ep->num)
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	461a      	mov	r2, r3
 8001f3e:	697b      	ldr	r3, [r7, #20]
 8001f40:	781b      	ldrb	r3, [r3, #0]
 8001f42:	009b      	lsls	r3, r3, #2
 8001f44:	4413      	add	r3, r2
 8001f46:	881b      	ldrh	r3, [r3, #0]
 8001f48:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001f4c:	2b00      	cmp	r3, #0
 8001f4e:	d016      	beq.n	8001f7e <HAL_PCD_EP_Open+0x36e>
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	461a      	mov	r2, r3
 8001f56:	697b      	ldr	r3, [r7, #20]
 8001f58:	781b      	ldrb	r3, [r3, #0]
 8001f5a:	009b      	lsls	r3, r3, #2
 8001f5c:	441a      	add	r2, r3
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	4619      	mov	r1, r3
 8001f64:	697b      	ldr	r3, [r7, #20]
 8001f66:	781b      	ldrb	r3, [r3, #0]
 8001f68:	009b      	lsls	r3, r3, #2
 8001f6a:	440b      	add	r3, r1
 8001f6c:	8819      	ldrh	r1, [r3, #0]
 8001f6e:	f640 730f 	movw	r3, #3855	; 0xf0f
 8001f72:	400b      	ands	r3, r1
 8001f74:	b299      	uxth	r1, r3
 8001f76:	4b13      	ldr	r3, [pc, #76]	; (8001fc4 <HAL_PCD_EP_Open+0x3b4>)
 8001f78:	430b      	orrs	r3, r1
 8001f7a:	b29b      	uxth	r3, r3
 8001f7c:	8013      	strh	r3, [r2, #0]
      /* Configure VALID status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_VALID)
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	461a      	mov	r2, r3
 8001f84:	697b      	ldr	r3, [r7, #20]
 8001f86:	781b      	ldrb	r3, [r3, #0]
 8001f88:	009b      	lsls	r3, r3, #2
 8001f8a:	4413      	add	r3, r2
 8001f8c:	881b      	ldrh	r3, [r3, #0]
 8001f8e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8001f92:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001f96:	b29c      	uxth	r4, r3
 8001f98:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 8001f9c:	b29c      	uxth	r4, r3
 8001f9e:	f484 5300 	eor.w	r3, r4, #8192	; 0x2000
 8001fa2:	b29c      	uxth	r4, r3
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	461a      	mov	r2, r3
 8001faa:	697b      	ldr	r3, [r7, #20]
 8001fac:	781b      	ldrb	r3, [r3, #0]
 8001fae:	009b      	lsls	r3, r3, #2
 8001fb0:	441a      	add	r2, r3
 8001fb2:	4b02      	ldr	r3, [pc, #8]	; (8001fbc <HAL_PCD_EP_Open+0x3ac>)
 8001fb4:	4323      	orrs	r3, r4
 8001fb6:	b29b      	uxth	r3, r3
 8001fb8:	8013      	strh	r3, [r2, #0]
 8001fba:	e17e      	b.n	80022ba <HAL_PCD_EP_Open+0x6aa>
 8001fbc:	ffff8080 	.word	0xffff8080
 8001fc0:	ffff80c0 	.word	0xffff80c0
 8001fc4:	ffffc080 	.word	0xffffc080
  }
  /*Double Buffer*/
  else
  {
    /*Set the endpoint as double buffered*/
    PCD_SET_EP_DBUF(hpcd->Instance, ep->num);
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	461a      	mov	r2, r3
 8001fce:	697b      	ldr	r3, [r7, #20]
 8001fd0:	781b      	ldrb	r3, [r3, #0]
 8001fd2:	009b      	lsls	r3, r3, #2
 8001fd4:	441a      	add	r2, r3
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	4619      	mov	r1, r3
 8001fdc:	697b      	ldr	r3, [r7, #20]
 8001fde:	781b      	ldrb	r3, [r3, #0]
 8001fe0:	009b      	lsls	r3, r3, #2
 8001fe2:	440b      	add	r3, r1
 8001fe4:	8819      	ldrh	r1, [r3, #0]
 8001fe6:	f640 630f 	movw	r3, #3599	; 0xe0f
 8001fea:	400b      	ands	r3, r1
 8001fec:	b299      	uxth	r1, r3
 8001fee:	4b68      	ldr	r3, [pc, #416]	; (8002190 <HAL_PCD_EP_Open+0x580>)
 8001ff0:	430b      	orrs	r3, r1
 8001ff2:	b29b      	uxth	r3, r3
 8001ff4:	8013      	strh	r3, [r2, #0]
    /*Set buffer address for double buffered mode*/
    PCD_SET_EP_DBUF_ADDR(hpcd->Instance, ep->num,ep->pmaaddr0, ep->pmaaddr1)
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8001ffe:	b29b      	uxth	r3, r3
 8002000:	461a      	mov	r2, r3
 8002002:	697b      	ldr	r3, [r7, #20]
 8002004:	781b      	ldrb	r3, [r3, #0]
 8002006:	00db      	lsls	r3, r3, #3
 8002008:	4413      	add	r3, r2
 800200a:	005b      	lsls	r3, r3, #1
 800200c:	461a      	mov	r2, r3
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	4413      	add	r3, r2
 8002014:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002018:	461a      	mov	r2, r3
 800201a:	697b      	ldr	r3, [r7, #20]
 800201c:	88db      	ldrh	r3, [r3, #6]
 800201e:	085b      	lsrs	r3, r3, #1
 8002020:	b29b      	uxth	r3, r3
 8002022:	005b      	lsls	r3, r3, #1
 8002024:	b29b      	uxth	r3, r3
 8002026:	8013      	strh	r3, [r2, #0]
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002030:	b29b      	uxth	r3, r3
 8002032:	461a      	mov	r2, r3
 8002034:	697b      	ldr	r3, [r7, #20]
 8002036:	781b      	ldrb	r3, [r3, #0]
 8002038:	00db      	lsls	r3, r3, #3
 800203a:	4413      	add	r3, r2
 800203c:	3304      	adds	r3, #4
 800203e:	005b      	lsls	r3, r3, #1
 8002040:	461a      	mov	r2, r3
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	4413      	add	r3, r2
 8002048:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800204c:	461a      	mov	r2, r3
 800204e:	697b      	ldr	r3, [r7, #20]
 8002050:	891b      	ldrh	r3, [r3, #8]
 8002052:	085b      	lsrs	r3, r3, #1
 8002054:	b29b      	uxth	r3, r3
 8002056:	005b      	lsls	r3, r3, #1
 8002058:	b29b      	uxth	r3, r3
 800205a:	8013      	strh	r3, [r2, #0]
    
    if (ep->is_in==0U)
 800205c:	697b      	ldr	r3, [r7, #20]
 800205e:	785b      	ldrb	r3, [r3, #1]
 8002060:	2b00      	cmp	r3, #0
 8002062:	f040 809d 	bne.w	80021a0 <HAL_PCD_EP_Open+0x590>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(hpcd->Instance, ep->num)
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	461a      	mov	r2, r3
 800206c:	697b      	ldr	r3, [r7, #20]
 800206e:	781b      	ldrb	r3, [r3, #0]
 8002070:	009b      	lsls	r3, r3, #2
 8002072:	4413      	add	r3, r2
 8002074:	881b      	ldrh	r3, [r3, #0]
 8002076:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800207a:	2b00      	cmp	r3, #0
 800207c:	d016      	beq.n	80020ac <HAL_PCD_EP_Open+0x49c>
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	461a      	mov	r2, r3
 8002084:	697b      	ldr	r3, [r7, #20]
 8002086:	781b      	ldrb	r3, [r3, #0]
 8002088:	009b      	lsls	r3, r3, #2
 800208a:	441a      	add	r2, r3
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	4619      	mov	r1, r3
 8002092:	697b      	ldr	r3, [r7, #20]
 8002094:	781b      	ldrb	r3, [r3, #0]
 8002096:	009b      	lsls	r3, r3, #2
 8002098:	440b      	add	r3, r1
 800209a:	8819      	ldrh	r1, [r3, #0]
 800209c:	f640 730f 	movw	r3, #3855	; 0xf0f
 80020a0:	400b      	ands	r3, r1
 80020a2:	b299      	uxth	r1, r3
 80020a4:	4b3b      	ldr	r3, [pc, #236]	; (8002194 <HAL_PCD_EP_Open+0x584>)
 80020a6:	430b      	orrs	r3, r1
 80020a8:	b29b      	uxth	r3, r3
 80020aa:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(hpcd->Instance, ep->num)
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	461a      	mov	r2, r3
 80020b2:	697b      	ldr	r3, [r7, #20]
 80020b4:	781b      	ldrb	r3, [r3, #0]
 80020b6:	009b      	lsls	r3, r3, #2
 80020b8:	4413      	add	r3, r2
 80020ba:	881b      	ldrh	r3, [r3, #0]
 80020bc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80020c0:	2b00      	cmp	r3, #0
 80020c2:	d016      	beq.n	80020f2 <HAL_PCD_EP_Open+0x4e2>
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	461a      	mov	r2, r3
 80020ca:	697b      	ldr	r3, [r7, #20]
 80020cc:	781b      	ldrb	r3, [r3, #0]
 80020ce:	009b      	lsls	r3, r3, #2
 80020d0:	441a      	add	r2, r3
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	4619      	mov	r1, r3
 80020d8:	697b      	ldr	r3, [r7, #20]
 80020da:	781b      	ldrb	r3, [r3, #0]
 80020dc:	009b      	lsls	r3, r3, #2
 80020de:	440b      	add	r3, r1
 80020e0:	8819      	ldrh	r1, [r3, #0]
 80020e2:	f640 730f 	movw	r3, #3855	; 0xf0f
 80020e6:	400b      	ands	r3, r1
 80020e8:	b299      	uxth	r1, r3
 80020ea:	4b2b      	ldr	r3, [pc, #172]	; (8002198 <HAL_PCD_EP_Open+0x588>)
 80020ec:	430b      	orrs	r3, r1
 80020ee:	b29b      	uxth	r3, r3
 80020f0:	8013      	strh	r3, [r2, #0]
      
      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(hpcd->Instance, ep->num);
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	461a      	mov	r2, r3
 80020f8:	697b      	ldr	r3, [r7, #20]
 80020fa:	781b      	ldrb	r3, [r3, #0]
 80020fc:	009b      	lsls	r3, r3, #2
 80020fe:	441a      	add	r2, r3
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	4619      	mov	r1, r3
 8002106:	697b      	ldr	r3, [r7, #20]
 8002108:	781b      	ldrb	r3, [r3, #0]
 800210a:	009b      	lsls	r3, r3, #2
 800210c:	440b      	add	r3, r1
 800210e:	8819      	ldrh	r1, [r3, #0]
 8002110:	f640 730f 	movw	r3, #3855	; 0xf0f
 8002114:	400b      	ands	r3, r1
 8002116:	b299      	uxth	r1, r3
 8002118:	4b1f      	ldr	r3, [pc, #124]	; (8002198 <HAL_PCD_EP_Open+0x588>)
 800211a:	430b      	orrs	r3, r1
 800211c:	b29b      	uxth	r3, r3
 800211e:	8013      	strh	r3, [r2, #0]
      
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_VALID)
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	461a      	mov	r2, r3
 8002126:	697b      	ldr	r3, [r7, #20]
 8002128:	781b      	ldrb	r3, [r3, #0]
 800212a:	009b      	lsls	r3, r3, #2
 800212c:	4413      	add	r3, r2
 800212e:	881b      	ldrh	r3, [r3, #0]
 8002130:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002134:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002138:	b29c      	uxth	r4, r3
 800213a:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 800213e:	b29c      	uxth	r4, r3
 8002140:	f484 5300 	eor.w	r3, r4, #8192	; 0x2000
 8002144:	b29c      	uxth	r4, r3
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	461a      	mov	r2, r3
 800214c:	697b      	ldr	r3, [r7, #20]
 800214e:	781b      	ldrb	r3, [r3, #0]
 8002150:	009b      	lsls	r3, r3, #2
 8002152:	441a      	add	r2, r3
 8002154:	4b11      	ldr	r3, [pc, #68]	; (800219c <HAL_PCD_EP_Open+0x58c>)
 8002156:	4323      	orrs	r3, r4
 8002158:	b29b      	uxth	r3, r3
 800215a:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_DIS)
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	461a      	mov	r2, r3
 8002162:	697b      	ldr	r3, [r7, #20]
 8002164:	781b      	ldrb	r3, [r3, #0]
 8002166:	009b      	lsls	r3, r3, #2
 8002168:	4413      	add	r3, r2
 800216a:	881b      	ldrh	r3, [r3, #0]
 800216c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002170:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002174:	b29c      	uxth	r4, r3
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	461a      	mov	r2, r3
 800217c:	697b      	ldr	r3, [r7, #20]
 800217e:	781b      	ldrb	r3, [r3, #0]
 8002180:	009b      	lsls	r3, r3, #2
 8002182:	441a      	add	r2, r3
 8002184:	4b05      	ldr	r3, [pc, #20]	; (800219c <HAL_PCD_EP_Open+0x58c>)
 8002186:	4323      	orrs	r3, r4
 8002188:	b29b      	uxth	r3, r3
 800218a:	8013      	strh	r3, [r2, #0]
 800218c:	e095      	b.n	80022ba <HAL_PCD_EP_Open+0x6aa>
 800218e:	bf00      	nop
 8002190:	ffff8180 	.word	0xffff8180
 8002194:	ffffc080 	.word	0xffffc080
 8002198:	ffff80c0 	.word	0xffff80c0
 800219c:	ffff8080 	.word	0xffff8080
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(hpcd->Instance, ep->num)
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	461a      	mov	r2, r3
 80021a6:	697b      	ldr	r3, [r7, #20]
 80021a8:	781b      	ldrb	r3, [r3, #0]
 80021aa:	009b      	lsls	r3, r3, #2
 80021ac:	4413      	add	r3, r2
 80021ae:	881b      	ldrh	r3, [r3, #0]
 80021b0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80021b4:	2b00      	cmp	r3, #0
 80021b6:	d016      	beq.n	80021e6 <HAL_PCD_EP_Open+0x5d6>
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	461a      	mov	r2, r3
 80021be:	697b      	ldr	r3, [r7, #20]
 80021c0:	781b      	ldrb	r3, [r3, #0]
 80021c2:	009b      	lsls	r3, r3, #2
 80021c4:	441a      	add	r2, r3
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	4619      	mov	r1, r3
 80021cc:	697b      	ldr	r3, [r7, #20]
 80021ce:	781b      	ldrb	r3, [r3, #0]
 80021d0:	009b      	lsls	r3, r3, #2
 80021d2:	440b      	add	r3, r1
 80021d4:	8819      	ldrh	r1, [r3, #0]
 80021d6:	f640 730f 	movw	r3, #3855	; 0xf0f
 80021da:	400b      	ands	r3, r1
 80021dc:	b299      	uxth	r1, r3
 80021de:	4b3c      	ldr	r3, [pc, #240]	; (80022d0 <HAL_PCD_EP_Open+0x6c0>)
 80021e0:	430b      	orrs	r3, r1
 80021e2:	b29b      	uxth	r3, r3
 80021e4:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(hpcd->Instance, ep->num)
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	461a      	mov	r2, r3
 80021ec:	697b      	ldr	r3, [r7, #20]
 80021ee:	781b      	ldrb	r3, [r3, #0]
 80021f0:	009b      	lsls	r3, r3, #2
 80021f2:	4413      	add	r3, r2
 80021f4:	881b      	ldrh	r3, [r3, #0]
 80021f6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80021fa:	2b00      	cmp	r3, #0
 80021fc:	d016      	beq.n	800222c <HAL_PCD_EP_Open+0x61c>
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	461a      	mov	r2, r3
 8002204:	697b      	ldr	r3, [r7, #20]
 8002206:	781b      	ldrb	r3, [r3, #0]
 8002208:	009b      	lsls	r3, r3, #2
 800220a:	441a      	add	r2, r3
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	4619      	mov	r1, r3
 8002212:	697b      	ldr	r3, [r7, #20]
 8002214:	781b      	ldrb	r3, [r3, #0]
 8002216:	009b      	lsls	r3, r3, #2
 8002218:	440b      	add	r3, r1
 800221a:	8819      	ldrh	r1, [r3, #0]
 800221c:	f640 730f 	movw	r3, #3855	; 0xf0f
 8002220:	400b      	ands	r3, r1
 8002222:	b299      	uxth	r1, r3
 8002224:	4b2b      	ldr	r3, [pc, #172]	; (80022d4 <HAL_PCD_EP_Open+0x6c4>)
 8002226:	430b      	orrs	r3, r1
 8002228:	b29b      	uxth	r3, r3
 800222a:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(hpcd->Instance, ep->num);
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	461a      	mov	r2, r3
 8002232:	697b      	ldr	r3, [r7, #20]
 8002234:	781b      	ldrb	r3, [r3, #0]
 8002236:	009b      	lsls	r3, r3, #2
 8002238:	441a      	add	r2, r3
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	4619      	mov	r1, r3
 8002240:	697b      	ldr	r3, [r7, #20]
 8002242:	781b      	ldrb	r3, [r3, #0]
 8002244:	009b      	lsls	r3, r3, #2
 8002246:	440b      	add	r3, r1
 8002248:	8819      	ldrh	r1, [r3, #0]
 800224a:	f640 730f 	movw	r3, #3855	; 0xf0f
 800224e:	400b      	ands	r3, r1
 8002250:	b299      	uxth	r1, r3
 8002252:	4b1f      	ldr	r3, [pc, #124]	; (80022d0 <HAL_PCD_EP_Open+0x6c0>)
 8002254:	430b      	orrs	r3, r1
 8002256:	b29b      	uxth	r3, r3
 8002258:	8013      	strh	r3, [r2, #0]
      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_DIS)
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	461a      	mov	r2, r3
 8002260:	697b      	ldr	r3, [r7, #20]
 8002262:	781b      	ldrb	r3, [r3, #0]
 8002264:	009b      	lsls	r3, r3, #2
 8002266:	4413      	add	r3, r2
 8002268:	881b      	ldrh	r3, [r3, #0]
 800226a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800226e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002272:	b29c      	uxth	r4, r3
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	461a      	mov	r2, r3
 800227a:	697b      	ldr	r3, [r7, #20]
 800227c:	781b      	ldrb	r3, [r3, #0]
 800227e:	009b      	lsls	r3, r3, #2
 8002280:	441a      	add	r2, r3
 8002282:	4b15      	ldr	r3, [pc, #84]	; (80022d8 <HAL_PCD_EP_Open+0x6c8>)
 8002284:	4323      	orrs	r3, r4
 8002286:	b29b      	uxth	r3, r3
 8002288:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_DIS)
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	461a      	mov	r2, r3
 8002290:	697b      	ldr	r3, [r7, #20]
 8002292:	781b      	ldrb	r3, [r3, #0]
 8002294:	009b      	lsls	r3, r3, #2
 8002296:	4413      	add	r3, r2
 8002298:	881b      	ldrh	r3, [r3, #0]
 800229a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800229e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80022a2:	b29c      	uxth	r4, r3
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	461a      	mov	r2, r3
 80022aa:	697b      	ldr	r3, [r7, #20]
 80022ac:	781b      	ldrb	r3, [r3, #0]
 80022ae:	009b      	lsls	r3, r3, #2
 80022b0:	441a      	add	r2, r3
 80022b2:	4b09      	ldr	r3, [pc, #36]	; (80022d8 <HAL_PCD_EP_Open+0x6c8>)
 80022b4:	4323      	orrs	r3, r4
 80022b6:	b29b      	uxth	r3, r3
 80022b8:	8013      	strh	r3, [r2, #0]
    }
  } 
  
  __HAL_UNLOCK(hpcd);   
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	2200      	movs	r2, #0
 80022be:	f883 2370 	strb.w	r2, [r3, #880]	; 0x370
  return ret;
 80022c2:	7c7b      	ldrb	r3, [r7, #17]
}
 80022c4:	4618      	mov	r0, r3
 80022c6:	3718      	adds	r7, #24
 80022c8:	46bd      	mov	sp, r7
 80022ca:	bc90      	pop	{r4, r7}
 80022cc:	4770      	bx	lr
 80022ce:	bf00      	nop
 80022d0:	ffffc080 	.word	0xffffc080
 80022d4:	ffff80c0 	.word	0xffff80c0
 80022d8:	ffff8080 	.word	0xffff8080

080022dc <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{  
 80022dc:	b490      	push	{r4, r7}
 80022de:	b084      	sub	sp, #16
 80022e0:	af00      	add	r7, sp, #0
 80022e2:	6078      	str	r0, [r7, #4]
 80022e4:	460b      	mov	r3, r1
 80022e6:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;
  
  if ((ep_addr & 0x80U) == 0x80U)
 80022e8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	da0b      	bge.n	8002308 <HAL_PCD_EP_Close+0x2c>
  {
    ep = &hpcd->IN_ep[ep_addr & 0x7F];
 80022f0:	78fb      	ldrb	r3, [r7, #3]
 80022f2:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80022f6:	4613      	mov	r3, r2
 80022f8:	00db      	lsls	r3, r3, #3
 80022fa:	1a9b      	subs	r3, r3, r2
 80022fc:	009b      	lsls	r3, r3, #2
 80022fe:	3328      	adds	r3, #40	; 0x28
 8002300:	687a      	ldr	r2, [r7, #4]
 8002302:	4413      	add	r3, r2
 8002304:	60fb      	str	r3, [r7, #12]
 8002306:	e00c      	b.n	8002322 <HAL_PCD_EP_Close+0x46>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & 0x7F];
 8002308:	78fb      	ldrb	r3, [r7, #3]
 800230a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800230e:	4613      	mov	r3, r2
 8002310:	00db      	lsls	r3, r3, #3
 8002312:	1a9b      	subs	r3, r3, r2
 8002314:	009b      	lsls	r3, r3, #2
 8002316:	f503 73e4 	add.w	r3, r3, #456	; 0x1c8
 800231a:	687a      	ldr	r2, [r7, #4]
 800231c:	4413      	add	r3, r2
 800231e:	3304      	adds	r3, #4
 8002320:	60fb      	str	r3, [r7, #12]
  }
  ep->num   = ep_addr & 0x7FU;
 8002322:	78fb      	ldrb	r3, [r7, #3]
 8002324:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002328:	b2da      	uxtb	r2, r3
 800232a:	68fb      	ldr	r3, [r7, #12]
 800232c:	701a      	strb	r2, [r3, #0]
  
  ep->is_in = (0x80U & ep_addr) != 0U;
 800232e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002332:	b2db      	uxtb	r3, r3
 8002334:	09db      	lsrs	r3, r3, #7
 8002336:	b2db      	uxtb	r3, r3
 8002338:	461a      	mov	r2, r3
 800233a:	68fb      	ldr	r3, [r7, #12]
 800233c:	705a      	strb	r2, [r3, #1]
  
  __HAL_LOCK(hpcd); 
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	f893 3370 	ldrb.w	r3, [r3, #880]	; 0x370
 8002344:	2b01      	cmp	r3, #1
 8002346:	d101      	bne.n	800234c <HAL_PCD_EP_Close+0x70>
 8002348:	2302      	movs	r3, #2
 800234a:	e1af      	b.n	80026ac <HAL_PCD_EP_Close+0x3d0>
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	2201      	movs	r2, #1
 8002350:	f883 2370 	strb.w	r2, [r3, #880]	; 0x370

  if (ep->doublebuffer == 0U) 
 8002354:	68fb      	ldr	r3, [r7, #12]
 8002356:	7a9b      	ldrb	r3, [r3, #10]
 8002358:	2b00      	cmp	r3, #0
 800235a:	d17b      	bne.n	8002454 <HAL_PCD_EP_Close+0x178>
  {
    if (ep->is_in)
 800235c:	68fb      	ldr	r3, [r7, #12]
 800235e:	785b      	ldrb	r3, [r3, #1]
 8002360:	2b00      	cmp	r3, #0
 8002362:	d03b      	beq.n	80023dc <HAL_PCD_EP_Close+0x100>
    {
      PCD_CLEAR_TX_DTOG(hpcd->Instance, ep->num)
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	461a      	mov	r2, r3
 800236a:	68fb      	ldr	r3, [r7, #12]
 800236c:	781b      	ldrb	r3, [r3, #0]
 800236e:	009b      	lsls	r3, r3, #2
 8002370:	4413      	add	r3, r2
 8002372:	881b      	ldrh	r3, [r3, #0]
 8002374:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002378:	2b00      	cmp	r3, #0
 800237a:	d016      	beq.n	80023aa <HAL_PCD_EP_Close+0xce>
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	461a      	mov	r2, r3
 8002382:	68fb      	ldr	r3, [r7, #12]
 8002384:	781b      	ldrb	r3, [r3, #0]
 8002386:	009b      	lsls	r3, r3, #2
 8002388:	441a      	add	r2, r3
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	4619      	mov	r1, r3
 8002390:	68fb      	ldr	r3, [r7, #12]
 8002392:	781b      	ldrb	r3, [r3, #0]
 8002394:	009b      	lsls	r3, r3, #2
 8002396:	440b      	add	r3, r1
 8002398:	8819      	ldrh	r1, [r3, #0]
 800239a:	f640 730f 	movw	r3, #3855	; 0xf0f
 800239e:	400b      	ands	r3, r1
 80023a0:	b299      	uxth	r1, r3
 80023a2:	4b76      	ldr	r3, [pc, #472]	; (800257c <HAL_PCD_EP_Close+0x2a0>)
 80023a4:	430b      	orrs	r3, r1
 80023a6:	b29b      	uxth	r3, r3
 80023a8:	8013      	strh	r3, [r2, #0]
      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_DIS) 
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	461a      	mov	r2, r3
 80023b0:	68fb      	ldr	r3, [r7, #12]
 80023b2:	781b      	ldrb	r3, [r3, #0]
 80023b4:	009b      	lsls	r3, r3, #2
 80023b6:	4413      	add	r3, r2
 80023b8:	881b      	ldrh	r3, [r3, #0]
 80023ba:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80023be:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80023c2:	b29c      	uxth	r4, r3
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	461a      	mov	r2, r3
 80023ca:	68fb      	ldr	r3, [r7, #12]
 80023cc:	781b      	ldrb	r3, [r3, #0]
 80023ce:	009b      	lsls	r3, r3, #2
 80023d0:	441a      	add	r2, r3
 80023d2:	4b6b      	ldr	r3, [pc, #428]	; (8002580 <HAL_PCD_EP_Close+0x2a4>)
 80023d4:	4323      	orrs	r3, r4
 80023d6:	b29b      	uxth	r3, r3
 80023d8:	8013      	strh	r3, [r2, #0]
 80023da:	e162      	b.n	80026a2 <HAL_PCD_EP_Close+0x3c6>
    }
    else
    {
      PCD_CLEAR_RX_DTOG(hpcd->Instance, ep->num)
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	461a      	mov	r2, r3
 80023e2:	68fb      	ldr	r3, [r7, #12]
 80023e4:	781b      	ldrb	r3, [r3, #0]
 80023e6:	009b      	lsls	r3, r3, #2
 80023e8:	4413      	add	r3, r2
 80023ea:	881b      	ldrh	r3, [r3, #0]
 80023ec:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80023f0:	2b00      	cmp	r3, #0
 80023f2:	d016      	beq.n	8002422 <HAL_PCD_EP_Close+0x146>
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	461a      	mov	r2, r3
 80023fa:	68fb      	ldr	r3, [r7, #12]
 80023fc:	781b      	ldrb	r3, [r3, #0]
 80023fe:	009b      	lsls	r3, r3, #2
 8002400:	441a      	add	r2, r3
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	4619      	mov	r1, r3
 8002408:	68fb      	ldr	r3, [r7, #12]
 800240a:	781b      	ldrb	r3, [r3, #0]
 800240c:	009b      	lsls	r3, r3, #2
 800240e:	440b      	add	r3, r1
 8002410:	8819      	ldrh	r1, [r3, #0]
 8002412:	f640 730f 	movw	r3, #3855	; 0xf0f
 8002416:	400b      	ands	r3, r1
 8002418:	b299      	uxth	r1, r3
 800241a:	4b5a      	ldr	r3, [pc, #360]	; (8002584 <HAL_PCD_EP_Close+0x2a8>)
 800241c:	430b      	orrs	r3, r1
 800241e:	b29b      	uxth	r3, r3
 8002420:	8013      	strh	r3, [r2, #0]
      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_DIS)
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	461a      	mov	r2, r3
 8002428:	68fb      	ldr	r3, [r7, #12]
 800242a:	781b      	ldrb	r3, [r3, #0]
 800242c:	009b      	lsls	r3, r3, #2
 800242e:	4413      	add	r3, r2
 8002430:	881b      	ldrh	r3, [r3, #0]
 8002432:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002436:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800243a:	b29c      	uxth	r4, r3
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	461a      	mov	r2, r3
 8002442:	68fb      	ldr	r3, [r7, #12]
 8002444:	781b      	ldrb	r3, [r3, #0]
 8002446:	009b      	lsls	r3, r3, #2
 8002448:	441a      	add	r2, r3
 800244a:	4b4d      	ldr	r3, [pc, #308]	; (8002580 <HAL_PCD_EP_Close+0x2a4>)
 800244c:	4323      	orrs	r3, r4
 800244e:	b29b      	uxth	r3, r3
 8002450:	8013      	strh	r3, [r2, #0]
 8002452:	e126      	b.n	80026a2 <HAL_PCD_EP_Close+0x3c6>
    }
  }
  /*Double Buffer*/
  else
  { 
    if (ep->is_in==0U)
 8002454:	68fb      	ldr	r3, [r7, #12]
 8002456:	785b      	ldrb	r3, [r3, #1]
 8002458:	2b00      	cmp	r3, #0
 800245a:	f040 8095 	bne.w	8002588 <HAL_PCD_EP_Close+0x2ac>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(hpcd->Instance, ep->num)
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	461a      	mov	r2, r3
 8002464:	68fb      	ldr	r3, [r7, #12]
 8002466:	781b      	ldrb	r3, [r3, #0]
 8002468:	009b      	lsls	r3, r3, #2
 800246a:	4413      	add	r3, r2
 800246c:	881b      	ldrh	r3, [r3, #0]
 800246e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002472:	2b00      	cmp	r3, #0
 8002474:	d016      	beq.n	80024a4 <HAL_PCD_EP_Close+0x1c8>
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	461a      	mov	r2, r3
 800247c:	68fb      	ldr	r3, [r7, #12]
 800247e:	781b      	ldrb	r3, [r3, #0]
 8002480:	009b      	lsls	r3, r3, #2
 8002482:	441a      	add	r2, r3
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	4619      	mov	r1, r3
 800248a:	68fb      	ldr	r3, [r7, #12]
 800248c:	781b      	ldrb	r3, [r3, #0]
 800248e:	009b      	lsls	r3, r3, #2
 8002490:	440b      	add	r3, r1
 8002492:	8819      	ldrh	r1, [r3, #0]
 8002494:	f640 730f 	movw	r3, #3855	; 0xf0f
 8002498:	400b      	ands	r3, r1
 800249a:	b299      	uxth	r1, r3
 800249c:	4b39      	ldr	r3, [pc, #228]	; (8002584 <HAL_PCD_EP_Close+0x2a8>)
 800249e:	430b      	orrs	r3, r1
 80024a0:	b29b      	uxth	r3, r3
 80024a2:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(hpcd->Instance, ep->num)
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	461a      	mov	r2, r3
 80024aa:	68fb      	ldr	r3, [r7, #12]
 80024ac:	781b      	ldrb	r3, [r3, #0]
 80024ae:	009b      	lsls	r3, r3, #2
 80024b0:	4413      	add	r3, r2
 80024b2:	881b      	ldrh	r3, [r3, #0]
 80024b4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80024b8:	2b00      	cmp	r3, #0
 80024ba:	d016      	beq.n	80024ea <HAL_PCD_EP_Close+0x20e>
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	461a      	mov	r2, r3
 80024c2:	68fb      	ldr	r3, [r7, #12]
 80024c4:	781b      	ldrb	r3, [r3, #0]
 80024c6:	009b      	lsls	r3, r3, #2
 80024c8:	441a      	add	r2, r3
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	4619      	mov	r1, r3
 80024d0:	68fb      	ldr	r3, [r7, #12]
 80024d2:	781b      	ldrb	r3, [r3, #0]
 80024d4:	009b      	lsls	r3, r3, #2
 80024d6:	440b      	add	r3, r1
 80024d8:	8819      	ldrh	r1, [r3, #0]
 80024da:	f640 730f 	movw	r3, #3855	; 0xf0f
 80024de:	400b      	ands	r3, r1
 80024e0:	b299      	uxth	r1, r3
 80024e2:	4b26      	ldr	r3, [pc, #152]	; (800257c <HAL_PCD_EP_Close+0x2a0>)
 80024e4:	430b      	orrs	r3, r1
 80024e6:	b29b      	uxth	r3, r3
 80024e8:	8013      	strh	r3, [r2, #0]
      
      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(hpcd->Instance, ep->num);
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	461a      	mov	r2, r3
 80024f0:	68fb      	ldr	r3, [r7, #12]
 80024f2:	781b      	ldrb	r3, [r3, #0]
 80024f4:	009b      	lsls	r3, r3, #2
 80024f6:	441a      	add	r2, r3
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	4619      	mov	r1, r3
 80024fe:	68fb      	ldr	r3, [r7, #12]
 8002500:	781b      	ldrb	r3, [r3, #0]
 8002502:	009b      	lsls	r3, r3, #2
 8002504:	440b      	add	r3, r1
 8002506:	8819      	ldrh	r1, [r3, #0]
 8002508:	f640 730f 	movw	r3, #3855	; 0xf0f
 800250c:	400b      	ands	r3, r1
 800250e:	b299      	uxth	r1, r3
 8002510:	4b1a      	ldr	r3, [pc, #104]	; (800257c <HAL_PCD_EP_Close+0x2a0>)
 8002512:	430b      	orrs	r3, r1
 8002514:	b29b      	uxth	r3, r3
 8002516:	8013      	strh	r3, [r2, #0]
      
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_DIS)
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	461a      	mov	r2, r3
 800251e:	68fb      	ldr	r3, [r7, #12]
 8002520:	781b      	ldrb	r3, [r3, #0]
 8002522:	009b      	lsls	r3, r3, #2
 8002524:	4413      	add	r3, r2
 8002526:	881b      	ldrh	r3, [r3, #0]
 8002528:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800252c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002530:	b29c      	uxth	r4, r3
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	461a      	mov	r2, r3
 8002538:	68fb      	ldr	r3, [r7, #12]
 800253a:	781b      	ldrb	r3, [r3, #0]
 800253c:	009b      	lsls	r3, r3, #2
 800253e:	441a      	add	r2, r3
 8002540:	4b0f      	ldr	r3, [pc, #60]	; (8002580 <HAL_PCD_EP_Close+0x2a4>)
 8002542:	4323      	orrs	r3, r4
 8002544:	b29b      	uxth	r3, r3
 8002546:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_DIS)
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	461a      	mov	r2, r3
 800254e:	68fb      	ldr	r3, [r7, #12]
 8002550:	781b      	ldrb	r3, [r3, #0]
 8002552:	009b      	lsls	r3, r3, #2
 8002554:	4413      	add	r3, r2
 8002556:	881b      	ldrh	r3, [r3, #0]
 8002558:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800255c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002560:	b29c      	uxth	r4, r3
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	461a      	mov	r2, r3
 8002568:	68fb      	ldr	r3, [r7, #12]
 800256a:	781b      	ldrb	r3, [r3, #0]
 800256c:	009b      	lsls	r3, r3, #2
 800256e:	441a      	add	r2, r3
 8002570:	4b03      	ldr	r3, [pc, #12]	; (8002580 <HAL_PCD_EP_Close+0x2a4>)
 8002572:	4323      	orrs	r3, r4
 8002574:	b29b      	uxth	r3, r3
 8002576:	8013      	strh	r3, [r2, #0]
 8002578:	e093      	b.n	80026a2 <HAL_PCD_EP_Close+0x3c6>
 800257a:	bf00      	nop
 800257c:	ffff80c0 	.word	0xffff80c0
 8002580:	ffff8080 	.word	0xffff8080
 8002584:	ffffc080 	.word	0xffffc080
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(hpcd->Instance, ep->num)
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	461a      	mov	r2, r3
 800258e:	68fb      	ldr	r3, [r7, #12]
 8002590:	781b      	ldrb	r3, [r3, #0]
 8002592:	009b      	lsls	r3, r3, #2
 8002594:	4413      	add	r3, r2
 8002596:	881b      	ldrh	r3, [r3, #0]
 8002598:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800259c:	2b00      	cmp	r3, #0
 800259e:	d016      	beq.n	80025ce <HAL_PCD_EP_Close+0x2f2>
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	461a      	mov	r2, r3
 80025a6:	68fb      	ldr	r3, [r7, #12]
 80025a8:	781b      	ldrb	r3, [r3, #0]
 80025aa:	009b      	lsls	r3, r3, #2
 80025ac:	441a      	add	r2, r3
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	4619      	mov	r1, r3
 80025b4:	68fb      	ldr	r3, [r7, #12]
 80025b6:	781b      	ldrb	r3, [r3, #0]
 80025b8:	009b      	lsls	r3, r3, #2
 80025ba:	440b      	add	r3, r1
 80025bc:	8819      	ldrh	r1, [r3, #0]
 80025be:	f640 730f 	movw	r3, #3855	; 0xf0f
 80025c2:	400b      	ands	r3, r1
 80025c4:	b299      	uxth	r1, r3
 80025c6:	4b3c      	ldr	r3, [pc, #240]	; (80026b8 <HAL_PCD_EP_Close+0x3dc>)
 80025c8:	430b      	orrs	r3, r1
 80025ca:	b29b      	uxth	r3, r3
 80025cc:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(hpcd->Instance, ep->num)
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	461a      	mov	r2, r3
 80025d4:	68fb      	ldr	r3, [r7, #12]
 80025d6:	781b      	ldrb	r3, [r3, #0]
 80025d8:	009b      	lsls	r3, r3, #2
 80025da:	4413      	add	r3, r2
 80025dc:	881b      	ldrh	r3, [r3, #0]
 80025de:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80025e2:	2b00      	cmp	r3, #0
 80025e4:	d016      	beq.n	8002614 <HAL_PCD_EP_Close+0x338>
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	461a      	mov	r2, r3
 80025ec:	68fb      	ldr	r3, [r7, #12]
 80025ee:	781b      	ldrb	r3, [r3, #0]
 80025f0:	009b      	lsls	r3, r3, #2
 80025f2:	441a      	add	r2, r3
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	4619      	mov	r1, r3
 80025fa:	68fb      	ldr	r3, [r7, #12]
 80025fc:	781b      	ldrb	r3, [r3, #0]
 80025fe:	009b      	lsls	r3, r3, #2
 8002600:	440b      	add	r3, r1
 8002602:	8819      	ldrh	r1, [r3, #0]
 8002604:	f640 730f 	movw	r3, #3855	; 0xf0f
 8002608:	400b      	ands	r3, r1
 800260a:	b299      	uxth	r1, r3
 800260c:	4b2b      	ldr	r3, [pc, #172]	; (80026bc <HAL_PCD_EP_Close+0x3e0>)
 800260e:	430b      	orrs	r3, r1
 8002610:	b29b      	uxth	r3, r3
 8002612:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(hpcd->Instance, ep->num);
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	461a      	mov	r2, r3
 800261a:	68fb      	ldr	r3, [r7, #12]
 800261c:	781b      	ldrb	r3, [r3, #0]
 800261e:	009b      	lsls	r3, r3, #2
 8002620:	441a      	add	r2, r3
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	4619      	mov	r1, r3
 8002628:	68fb      	ldr	r3, [r7, #12]
 800262a:	781b      	ldrb	r3, [r3, #0]
 800262c:	009b      	lsls	r3, r3, #2
 800262e:	440b      	add	r3, r1
 8002630:	8819      	ldrh	r1, [r3, #0]
 8002632:	f640 730f 	movw	r3, #3855	; 0xf0f
 8002636:	400b      	ands	r3, r1
 8002638:	b299      	uxth	r1, r3
 800263a:	4b1f      	ldr	r3, [pc, #124]	; (80026b8 <HAL_PCD_EP_Close+0x3dc>)
 800263c:	430b      	orrs	r3, r1
 800263e:	b29b      	uxth	r3, r3
 8002640:	8013      	strh	r3, [r2, #0]
      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_DIS)
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	461a      	mov	r2, r3
 8002648:	68fb      	ldr	r3, [r7, #12]
 800264a:	781b      	ldrb	r3, [r3, #0]
 800264c:	009b      	lsls	r3, r3, #2
 800264e:	4413      	add	r3, r2
 8002650:	881b      	ldrh	r3, [r3, #0]
 8002652:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002656:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800265a:	b29c      	uxth	r4, r3
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	461a      	mov	r2, r3
 8002662:	68fb      	ldr	r3, [r7, #12]
 8002664:	781b      	ldrb	r3, [r3, #0]
 8002666:	009b      	lsls	r3, r3, #2
 8002668:	441a      	add	r2, r3
 800266a:	4b15      	ldr	r3, [pc, #84]	; (80026c0 <HAL_PCD_EP_Close+0x3e4>)
 800266c:	4323      	orrs	r3, r4
 800266e:	b29b      	uxth	r3, r3
 8002670:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_DIS)
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	461a      	mov	r2, r3
 8002678:	68fb      	ldr	r3, [r7, #12]
 800267a:	781b      	ldrb	r3, [r3, #0]
 800267c:	009b      	lsls	r3, r3, #2
 800267e:	4413      	add	r3, r2
 8002680:	881b      	ldrh	r3, [r3, #0]
 8002682:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002686:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800268a:	b29c      	uxth	r4, r3
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	461a      	mov	r2, r3
 8002692:	68fb      	ldr	r3, [r7, #12]
 8002694:	781b      	ldrb	r3, [r3, #0]
 8002696:	009b      	lsls	r3, r3, #2
 8002698:	441a      	add	r2, r3
 800269a:	4b09      	ldr	r3, [pc, #36]	; (80026c0 <HAL_PCD_EP_Close+0x3e4>)
 800269c:	4323      	orrs	r3, r4
 800269e:	b29b      	uxth	r3, r3
 80026a0:	8013      	strh	r3, [r2, #0]
    }
  } 
  
  __HAL_UNLOCK(hpcd);   
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	2200      	movs	r2, #0
 80026a6:	f883 2370 	strb.w	r2, [r3, #880]	; 0x370
  return HAL_OK;
 80026aa:	2300      	movs	r3, #0
}
 80026ac:	4618      	mov	r0, r3
 80026ae:	3710      	adds	r7, #16
 80026b0:	46bd      	mov	sp, r7
 80026b2:	bc90      	pop	{r4, r7}
 80026b4:	4770      	bx	lr
 80026b6:	bf00      	nop
 80026b8:	ffffc080 	.word	0xffffc080
 80026bc:	ffff80c0 	.word	0xffff80c0
 80026c0:	ffff8080 	.word	0xffff8080

080026c4 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer   
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80026c4:	b490      	push	{r4, r7}
 80026c6:	b088      	sub	sp, #32
 80026c8:	af00      	add	r7, sp, #0
 80026ca:	60f8      	str	r0, [r7, #12]
 80026cc:	607a      	str	r2, [r7, #4]
 80026ce:	603b      	str	r3, [r7, #0]
 80026d0:	460b      	mov	r3, r1
 80026d2:	72fb      	strb	r3, [r7, #11]
  
 PCD_EPTypeDef *ep;
  
  ep = &hpcd->OUT_ep[ep_addr & 0x7F];
 80026d4:	7afb      	ldrb	r3, [r7, #11]
 80026d6:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80026da:	4613      	mov	r3, r2
 80026dc:	00db      	lsls	r3, r3, #3
 80026de:	1a9b      	subs	r3, r3, r2
 80026e0:	009b      	lsls	r3, r3, #2
 80026e2:	f503 73e4 	add.w	r3, r3, #456	; 0x1c8
 80026e6:	68fa      	ldr	r2, [r7, #12]
 80026e8:	4413      	add	r3, r2
 80026ea:	3304      	adds	r3, #4
 80026ec:	61bb      	str	r3, [r7, #24]
  
  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;  
 80026ee:	69bb      	ldr	r3, [r7, #24]
 80026f0:	687a      	ldr	r2, [r7, #4]
 80026f2:	611a      	str	r2, [r3, #16]
  ep->xfer_len = len;
 80026f4:	69bb      	ldr	r3, [r7, #24]
 80026f6:	683a      	ldr	r2, [r7, #0]
 80026f8:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 80026fa:	69bb      	ldr	r3, [r7, #24]
 80026fc:	2200      	movs	r2, #0
 80026fe:	619a      	str	r2, [r3, #24]
  ep->is_in = 0U;
 8002700:	69bb      	ldr	r3, [r7, #24]
 8002702:	2200      	movs	r2, #0
 8002704:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & 0x7FU;
 8002706:	7afb      	ldrb	r3, [r7, #11]
 8002708:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800270c:	b2da      	uxtb	r2, r3
 800270e:	69bb      	ldr	r3, [r7, #24]
 8002710:	701a      	strb	r2, [r3, #0]

  /* Multi packet transfer*/
  if (ep->xfer_len > ep->maxpacket)
 8002712:	69bb      	ldr	r3, [r7, #24]
 8002714:	695a      	ldr	r2, [r3, #20]
 8002716:	69bb      	ldr	r3, [r7, #24]
 8002718:	68db      	ldr	r3, [r3, #12]
 800271a:	429a      	cmp	r2, r3
 800271c:	d909      	bls.n	8002732 <HAL_PCD_EP_Receive+0x6e>
  {
    len=ep->maxpacket;
 800271e:	69bb      	ldr	r3, [r7, #24]
 8002720:	68db      	ldr	r3, [r3, #12]
 8002722:	603b      	str	r3, [r7, #0]
    ep->xfer_len-=len; 
 8002724:	69bb      	ldr	r3, [r7, #24]
 8002726:	695a      	ldr	r2, [r3, #20]
 8002728:	683b      	ldr	r3, [r7, #0]
 800272a:	1ad2      	subs	r2, r2, r3
 800272c:	69bb      	ldr	r3, [r7, #24]
 800272e:	615a      	str	r2, [r3, #20]
 8002730:	e005      	b.n	800273e <HAL_PCD_EP_Receive+0x7a>
  }
  else
  {
    len=ep->xfer_len;
 8002732:	69bb      	ldr	r3, [r7, #24]
 8002734:	695b      	ldr	r3, [r3, #20]
 8002736:	603b      	str	r3, [r7, #0]
    ep->xfer_len =0U;
 8002738:	69bb      	ldr	r3, [r7, #24]
 800273a:	2200      	movs	r2, #0
 800273c:	615a      	str	r2, [r3, #20]
  }
  
  /* configure and validate Rx endpoint */
  if (ep->doublebuffer == 0U) 
 800273e:	69bb      	ldr	r3, [r7, #24]
 8002740:	7a9b      	ldrb	r3, [r3, #10]
 8002742:	2b00      	cmp	r3, #0
 8002744:	d13c      	bne.n	80027c0 <HAL_PCD_EP_Receive+0xfc>
  {
    /*Set RX buffer count*/
    PCD_SET_EP_RX_CNT(hpcd->Instance, ep->num, len)
 8002746:	68fb      	ldr	r3, [r7, #12]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800274e:	b29b      	uxth	r3, r3
 8002750:	461a      	mov	r2, r3
 8002752:	69bb      	ldr	r3, [r7, #24]
 8002754:	781b      	ldrb	r3, [r3, #0]
 8002756:	00db      	lsls	r3, r3, #3
 8002758:	4413      	add	r3, r2
 800275a:	3306      	adds	r3, #6
 800275c:	005b      	lsls	r3, r3, #1
 800275e:	461a      	mov	r2, r3
 8002760:	68fb      	ldr	r3, [r7, #12]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	4413      	add	r3, r2
 8002766:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800276a:	617b      	str	r3, [r7, #20]
 800276c:	683b      	ldr	r3, [r7, #0]
 800276e:	2b3e      	cmp	r3, #62	; 0x3e
 8002770:	d915      	bls.n	800279e <HAL_PCD_EP_Receive+0xda>
 8002772:	683b      	ldr	r3, [r7, #0]
 8002774:	095b      	lsrs	r3, r3, #5
 8002776:	83fb      	strh	r3, [r7, #30]
 8002778:	683b      	ldr	r3, [r7, #0]
 800277a:	f003 031f 	and.w	r3, r3, #31
 800277e:	2b00      	cmp	r3, #0
 8002780:	d102      	bne.n	8002788 <HAL_PCD_EP_Receive+0xc4>
 8002782:	8bfb      	ldrh	r3, [r7, #30]
 8002784:	3b01      	subs	r3, #1
 8002786:	83fb      	strh	r3, [r7, #30]
 8002788:	8bfb      	ldrh	r3, [r7, #30]
 800278a:	029b      	lsls	r3, r3, #10
 800278c:	b29b      	uxth	r3, r3
 800278e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002792:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002796:	b29a      	uxth	r2, r3
 8002798:	697b      	ldr	r3, [r7, #20]
 800279a:	801a      	strh	r2, [r3, #0]
 800279c:	e06a      	b.n	8002874 <HAL_PCD_EP_Receive+0x1b0>
 800279e:	683b      	ldr	r3, [r7, #0]
 80027a0:	085b      	lsrs	r3, r3, #1
 80027a2:	83fb      	strh	r3, [r7, #30]
 80027a4:	683b      	ldr	r3, [r7, #0]
 80027a6:	f003 0301 	and.w	r3, r3, #1
 80027aa:	2b00      	cmp	r3, #0
 80027ac:	d002      	beq.n	80027b4 <HAL_PCD_EP_Receive+0xf0>
 80027ae:	8bfb      	ldrh	r3, [r7, #30]
 80027b0:	3301      	adds	r3, #1
 80027b2:	83fb      	strh	r3, [r7, #30]
 80027b4:	8bfb      	ldrh	r3, [r7, #30]
 80027b6:	029b      	lsls	r3, r3, #10
 80027b8:	b29a      	uxth	r2, r3
 80027ba:	697b      	ldr	r3, [r7, #20]
 80027bc:	801a      	strh	r2, [r3, #0]
 80027be:	e059      	b.n	8002874 <HAL_PCD_EP_Receive+0x1b0>
  }
  else
  {
    /*Set the Double buffer counter*/
    PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len)
 80027c0:	69bb      	ldr	r3, [r7, #24]
 80027c2:	785b      	ldrb	r3, [r3, #1]
 80027c4:	2b00      	cmp	r3, #0
 80027c6:	d13c      	bne.n	8002842 <HAL_PCD_EP_Receive+0x17e>
 80027c8:	68fb      	ldr	r3, [r7, #12]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80027d0:	b29b      	uxth	r3, r3
 80027d2:	461a      	mov	r2, r3
 80027d4:	69bb      	ldr	r3, [r7, #24]
 80027d6:	781b      	ldrb	r3, [r3, #0]
 80027d8:	00db      	lsls	r3, r3, #3
 80027da:	4413      	add	r3, r2
 80027dc:	3306      	adds	r3, #6
 80027de:	005b      	lsls	r3, r3, #1
 80027e0:	461a      	mov	r2, r3
 80027e2:	68fb      	ldr	r3, [r7, #12]
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	4413      	add	r3, r2
 80027e8:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80027ec:	613b      	str	r3, [r7, #16]
 80027ee:	683b      	ldr	r3, [r7, #0]
 80027f0:	2b3e      	cmp	r3, #62	; 0x3e
 80027f2:	d915      	bls.n	8002820 <HAL_PCD_EP_Receive+0x15c>
 80027f4:	683b      	ldr	r3, [r7, #0]
 80027f6:	095b      	lsrs	r3, r3, #5
 80027f8:	83bb      	strh	r3, [r7, #28]
 80027fa:	683b      	ldr	r3, [r7, #0]
 80027fc:	f003 031f 	and.w	r3, r3, #31
 8002800:	2b00      	cmp	r3, #0
 8002802:	d102      	bne.n	800280a <HAL_PCD_EP_Receive+0x146>
 8002804:	8bbb      	ldrh	r3, [r7, #28]
 8002806:	3b01      	subs	r3, #1
 8002808:	83bb      	strh	r3, [r7, #28]
 800280a:	8bbb      	ldrh	r3, [r7, #28]
 800280c:	029b      	lsls	r3, r3, #10
 800280e:	b29b      	uxth	r3, r3
 8002810:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002814:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002818:	b29a      	uxth	r2, r3
 800281a:	693b      	ldr	r3, [r7, #16]
 800281c:	801a      	strh	r2, [r3, #0]
 800281e:	e029      	b.n	8002874 <HAL_PCD_EP_Receive+0x1b0>
 8002820:	683b      	ldr	r3, [r7, #0]
 8002822:	085b      	lsrs	r3, r3, #1
 8002824:	83bb      	strh	r3, [r7, #28]
 8002826:	683b      	ldr	r3, [r7, #0]
 8002828:	f003 0301 	and.w	r3, r3, #1
 800282c:	2b00      	cmp	r3, #0
 800282e:	d002      	beq.n	8002836 <HAL_PCD_EP_Receive+0x172>
 8002830:	8bbb      	ldrh	r3, [r7, #28]
 8002832:	3301      	adds	r3, #1
 8002834:	83bb      	strh	r3, [r7, #28]
 8002836:	8bbb      	ldrh	r3, [r7, #28]
 8002838:	029b      	lsls	r3, r3, #10
 800283a:	b29a      	uxth	r2, r3
 800283c:	693b      	ldr	r3, [r7, #16]
 800283e:	801a      	strh	r2, [r3, #0]
 8002840:	e018      	b.n	8002874 <HAL_PCD_EP_Receive+0x1b0>
 8002842:	69bb      	ldr	r3, [r7, #24]
 8002844:	785b      	ldrb	r3, [r3, #1]
 8002846:	2b01      	cmp	r3, #1
 8002848:	d114      	bne.n	8002874 <HAL_PCD_EP_Receive+0x1b0>
 800284a:	68fb      	ldr	r3, [r7, #12]
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002852:	b29b      	uxth	r3, r3
 8002854:	461a      	mov	r2, r3
 8002856:	69bb      	ldr	r3, [r7, #24]
 8002858:	781b      	ldrb	r3, [r3, #0]
 800285a:	00db      	lsls	r3, r3, #3
 800285c:	4413      	add	r3, r2
 800285e:	3306      	adds	r3, #6
 8002860:	005b      	lsls	r3, r3, #1
 8002862:	461a      	mov	r2, r3
 8002864:	68fb      	ldr	r3, [r7, #12]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	4413      	add	r3, r2
 800286a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800286e:	683a      	ldr	r2, [r7, #0]
 8002870:	b292      	uxth	r2, r2
 8002872:	801a      	strh	r2, [r3, #0]
  } 
  
  PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_VALID)
 8002874:	68fb      	ldr	r3, [r7, #12]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	461a      	mov	r2, r3
 800287a:	69bb      	ldr	r3, [r7, #24]
 800287c:	781b      	ldrb	r3, [r3, #0]
 800287e:	009b      	lsls	r3, r3, #2
 8002880:	4413      	add	r3, r2
 8002882:	881b      	ldrh	r3, [r3, #0]
 8002884:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002888:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800288c:	b29c      	uxth	r4, r3
 800288e:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 8002892:	b29c      	uxth	r4, r3
 8002894:	f484 5300 	eor.w	r3, r4, #8192	; 0x2000
 8002898:	b29c      	uxth	r4, r3
 800289a:	68fb      	ldr	r3, [r7, #12]
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	461a      	mov	r2, r3
 80028a0:	69bb      	ldr	r3, [r7, #24]
 80028a2:	781b      	ldrb	r3, [r3, #0]
 80028a4:	009b      	lsls	r3, r3, #2
 80028a6:	441a      	add	r2, r3
 80028a8:	4b04      	ldr	r3, [pc, #16]	; (80028bc <HAL_PCD_EP_Receive+0x1f8>)
 80028aa:	4323      	orrs	r3, r4
 80028ac:	b29b      	uxth	r3, r3
 80028ae:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 80028b0:	2300      	movs	r3, #0
}
 80028b2:	4618      	mov	r0, r3
 80028b4:	3720      	adds	r7, #32
 80028b6:	46bd      	mov	sp, r7
 80028b8:	bc90      	pop	{r4, r7}
 80028ba:	4770      	bx	lr
 80028bc:	ffff8080 	.word	0xffff8080

080028c0 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer   
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80028c0:	b590      	push	{r4, r7, lr}
 80028c2:	b087      	sub	sp, #28
 80028c4:	af00      	add	r7, sp, #0
 80028c6:	60f8      	str	r0, [r7, #12]
 80028c8:	607a      	str	r2, [r7, #4]
 80028ca:	603b      	str	r3, [r7, #0]
 80028cc:	460b      	mov	r3, r1
 80028ce:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;
  uint16_t pmabuffer = 0U;
 80028d0:	2300      	movs	r3, #0
 80028d2:	82fb      	strh	r3, [r7, #22]
    
  ep = &hpcd->IN_ep[ep_addr & 0x7F];
 80028d4:	7afb      	ldrb	r3, [r7, #11]
 80028d6:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80028da:	4613      	mov	r3, r2
 80028dc:	00db      	lsls	r3, r3, #3
 80028de:	1a9b      	subs	r3, r3, r2
 80028e0:	009b      	lsls	r3, r3, #2
 80028e2:	3328      	adds	r3, #40	; 0x28
 80028e4:	68fa      	ldr	r2, [r7, #12]
 80028e6:	4413      	add	r3, r2
 80028e8:	613b      	str	r3, [r7, #16]
  
  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;  
 80028ea:	693b      	ldr	r3, [r7, #16]
 80028ec:	687a      	ldr	r2, [r7, #4]
 80028ee:	611a      	str	r2, [r3, #16]
  ep->xfer_len = len;
 80028f0:	693b      	ldr	r3, [r7, #16]
 80028f2:	683a      	ldr	r2, [r7, #0]
 80028f4:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 80028f6:	693b      	ldr	r3, [r7, #16]
 80028f8:	2200      	movs	r2, #0
 80028fa:	619a      	str	r2, [r3, #24]
  ep->is_in = 1U;
 80028fc:	693b      	ldr	r3, [r7, #16]
 80028fe:	2201      	movs	r2, #1
 8002900:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & 0x7FU;
 8002902:	7afb      	ldrb	r3, [r7, #11]
 8002904:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002908:	b2da      	uxtb	r2, r3
 800290a:	693b      	ldr	r3, [r7, #16]
 800290c:	701a      	strb	r2, [r3, #0]

  /*Multi packet transfer*/
  if (ep->xfer_len > ep->maxpacket)
 800290e:	693b      	ldr	r3, [r7, #16]
 8002910:	695a      	ldr	r2, [r3, #20]
 8002912:	693b      	ldr	r3, [r7, #16]
 8002914:	68db      	ldr	r3, [r3, #12]
 8002916:	429a      	cmp	r2, r3
 8002918:	d909      	bls.n	800292e <HAL_PCD_EP_Transmit+0x6e>
  {
    len=ep->maxpacket;
 800291a:	693b      	ldr	r3, [r7, #16]
 800291c:	68db      	ldr	r3, [r3, #12]
 800291e:	603b      	str	r3, [r7, #0]
    ep->xfer_len-=len; 
 8002920:	693b      	ldr	r3, [r7, #16]
 8002922:	695a      	ldr	r2, [r3, #20]
 8002924:	683b      	ldr	r3, [r7, #0]
 8002926:	1ad2      	subs	r2, r2, r3
 8002928:	693b      	ldr	r3, [r7, #16]
 800292a:	615a      	str	r2, [r3, #20]
 800292c:	e005      	b.n	800293a <HAL_PCD_EP_Transmit+0x7a>
  }
  else
  {  
    len=ep->xfer_len;
 800292e:	693b      	ldr	r3, [r7, #16]
 8002930:	695b      	ldr	r3, [r3, #20]
 8002932:	603b      	str	r3, [r7, #0]
    ep->xfer_len =0U;
 8002934:	693b      	ldr	r3, [r7, #16]
 8002936:	2200      	movs	r2, #0
 8002938:	615a      	str	r2, [r3, #20]
  }
  
  /* configure and validate Tx endpoint */
  if (ep->doublebuffer == 0U) 
 800293a:	693b      	ldr	r3, [r7, #16]
 800293c:	7a9b      	ldrb	r3, [r3, #10]
 800293e:	2b00      	cmp	r3, #0
 8002940:	d11f      	bne.n	8002982 <HAL_PCD_EP_Transmit+0xc2>
  {
    PCD_WritePMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, len);
 8002942:	68fb      	ldr	r3, [r7, #12]
 8002944:	6818      	ldr	r0, [r3, #0]
 8002946:	693b      	ldr	r3, [r7, #16]
 8002948:	6919      	ldr	r1, [r3, #16]
 800294a:	693b      	ldr	r3, [r7, #16]
 800294c:	889a      	ldrh	r2, [r3, #4]
 800294e:	683b      	ldr	r3, [r7, #0]
 8002950:	b29b      	uxth	r3, r3
 8002952:	f000 fa4f 	bl	8002df4 <PCD_WritePMA>
    PCD_SET_EP_TX_CNT(hpcd->Instance, ep->num, len);
 8002956:	68fb      	ldr	r3, [r7, #12]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800295e:	b29b      	uxth	r3, r3
 8002960:	461a      	mov	r2, r3
 8002962:	693b      	ldr	r3, [r7, #16]
 8002964:	781b      	ldrb	r3, [r3, #0]
 8002966:	00db      	lsls	r3, r3, #3
 8002968:	4413      	add	r3, r2
 800296a:	3302      	adds	r3, #2
 800296c:	005b      	lsls	r3, r3, #1
 800296e:	461a      	mov	r2, r3
 8002970:	68fb      	ldr	r3, [r7, #12]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	4413      	add	r3, r2
 8002976:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800297a:	683a      	ldr	r2, [r7, #0]
 800297c:	b292      	uxth	r2, r2
 800297e:	801a      	strh	r2, [r3, #0]
 8002980:	e052      	b.n	8002a28 <HAL_PCD_EP_Transmit+0x168>
  }
  else
  {
    /*Write the data to the USB endpoint*/
    if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num)& USB_EP_DTOG_TX) == USB_EP_DTOG_TX)
 8002982:	68fb      	ldr	r3, [r7, #12]
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	461a      	mov	r2, r3
 8002988:	693b      	ldr	r3, [r7, #16]
 800298a:	781b      	ldrb	r3, [r3, #0]
 800298c:	009b      	lsls	r3, r3, #2
 800298e:	4413      	add	r3, r2
 8002990:	881b      	ldrh	r3, [r3, #0]
 8002992:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002996:	2b00      	cmp	r3, #0
 8002998:	d003      	beq.n	80029a2 <HAL_PCD_EP_Transmit+0xe2>
    {
      pmabuffer = ep->pmaaddr1;
 800299a:	693b      	ldr	r3, [r7, #16]
 800299c:	891b      	ldrh	r3, [r3, #8]
 800299e:	82fb      	strh	r3, [r7, #22]
 80029a0:	e002      	b.n	80029a8 <HAL_PCD_EP_Transmit+0xe8>
    }
    else
    {
      pmabuffer = ep->pmaaddr0;
 80029a2:	693b      	ldr	r3, [r7, #16]
 80029a4:	88db      	ldrh	r3, [r3, #6]
 80029a6:	82fb      	strh	r3, [r7, #22]
    }
    PCD_WritePMA(hpcd->Instance, ep->xfer_buff, pmabuffer, len);
 80029a8:	68fb      	ldr	r3, [r7, #12]
 80029aa:	6818      	ldr	r0, [r3, #0]
 80029ac:	693b      	ldr	r3, [r7, #16]
 80029ae:	6919      	ldr	r1, [r3, #16]
 80029b0:	683b      	ldr	r3, [r7, #0]
 80029b2:	b29b      	uxth	r3, r3
 80029b4:	8afa      	ldrh	r2, [r7, #22]
 80029b6:	f000 fa1d 	bl	8002df4 <PCD_WritePMA>
    PCD_FreeUserBuffer(hpcd->Instance, ep->num, ep->is_in)
 80029ba:	693b      	ldr	r3, [r7, #16]
 80029bc:	785b      	ldrb	r3, [r3, #1]
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d117      	bne.n	80029f2 <HAL_PCD_EP_Transmit+0x132>
 80029c2:	68fb      	ldr	r3, [r7, #12]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	461a      	mov	r2, r3
 80029c8:	693b      	ldr	r3, [r7, #16]
 80029ca:	781b      	ldrb	r3, [r3, #0]
 80029cc:	009b      	lsls	r3, r3, #2
 80029ce:	441a      	add	r2, r3
 80029d0:	68fb      	ldr	r3, [r7, #12]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	4619      	mov	r1, r3
 80029d6:	693b      	ldr	r3, [r7, #16]
 80029d8:	781b      	ldrb	r3, [r3, #0]
 80029da:	009b      	lsls	r3, r3, #2
 80029dc:	440b      	add	r3, r1
 80029de:	8819      	ldrh	r1, [r3, #0]
 80029e0:	f640 730f 	movw	r3, #3855	; 0xf0f
 80029e4:	400b      	ands	r3, r1
 80029e6:	b299      	uxth	r1, r3
 80029e8:	4b21      	ldr	r3, [pc, #132]	; (8002a70 <HAL_PCD_EP_Transmit+0x1b0>)
 80029ea:	430b      	orrs	r3, r1
 80029ec:	b29b      	uxth	r3, r3
 80029ee:	8013      	strh	r3, [r2, #0]
 80029f0:	e01a      	b.n	8002a28 <HAL_PCD_EP_Transmit+0x168>
 80029f2:	693b      	ldr	r3, [r7, #16]
 80029f4:	785b      	ldrb	r3, [r3, #1]
 80029f6:	2b01      	cmp	r3, #1
 80029f8:	d116      	bne.n	8002a28 <HAL_PCD_EP_Transmit+0x168>
 80029fa:	68fb      	ldr	r3, [r7, #12]
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	461a      	mov	r2, r3
 8002a00:	693b      	ldr	r3, [r7, #16]
 8002a02:	781b      	ldrb	r3, [r3, #0]
 8002a04:	009b      	lsls	r3, r3, #2
 8002a06:	441a      	add	r2, r3
 8002a08:	68fb      	ldr	r3, [r7, #12]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	4619      	mov	r1, r3
 8002a0e:	693b      	ldr	r3, [r7, #16]
 8002a10:	781b      	ldrb	r3, [r3, #0]
 8002a12:	009b      	lsls	r3, r3, #2
 8002a14:	440b      	add	r3, r1
 8002a16:	8819      	ldrh	r1, [r3, #0]
 8002a18:	f640 730f 	movw	r3, #3855	; 0xf0f
 8002a1c:	400b      	ands	r3, r1
 8002a1e:	b299      	uxth	r1, r3
 8002a20:	4b14      	ldr	r3, [pc, #80]	; (8002a74 <HAL_PCD_EP_Transmit+0x1b4>)
 8002a22:	430b      	orrs	r3, r1
 8002a24:	b29b      	uxth	r3, r3
 8002a26:	8013      	strh	r3, [r2, #0]
  }

  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID)
 8002a28:	68fb      	ldr	r3, [r7, #12]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	461a      	mov	r2, r3
 8002a2e:	693b      	ldr	r3, [r7, #16]
 8002a30:	781b      	ldrb	r3, [r3, #0]
 8002a32:	009b      	lsls	r3, r3, #2
 8002a34:	4413      	add	r3, r2
 8002a36:	881b      	ldrh	r3, [r3, #0]
 8002a38:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002a3c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002a40:	b29c      	uxth	r4, r3
 8002a42:	f084 0310 	eor.w	r3, r4, #16
 8002a46:	b29c      	uxth	r4, r3
 8002a48:	f084 0320 	eor.w	r3, r4, #32
 8002a4c:	b29c      	uxth	r4, r3
 8002a4e:	68fb      	ldr	r3, [r7, #12]
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	461a      	mov	r2, r3
 8002a54:	693b      	ldr	r3, [r7, #16]
 8002a56:	781b      	ldrb	r3, [r3, #0]
 8002a58:	009b      	lsls	r3, r3, #2
 8002a5a:	441a      	add	r2, r3
 8002a5c:	4b06      	ldr	r3, [pc, #24]	; (8002a78 <HAL_PCD_EP_Transmit+0x1b8>)
 8002a5e:	4323      	orrs	r3, r4
 8002a60:	b29b      	uxth	r3, r3
 8002a62:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 8002a64:	2300      	movs	r3, #0
}
 8002a66:	4618      	mov	r0, r3
 8002a68:	371c      	adds	r7, #28
 8002a6a:	46bd      	mov	sp, r7
 8002a6c:	bd90      	pop	{r4, r7, pc}
 8002a6e:	bf00      	nop
 8002a70:	ffff80c0 	.word	0xffff80c0
 8002a74:	ffffc080 	.word	0xffffc080
 8002a78:	ffff8080 	.word	0xffff8080

08002a7c <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002a7c:	b490      	push	{r4, r7}
 8002a7e:	b084      	sub	sp, #16
 8002a80:	af00      	add	r7, sp, #0
 8002a82:	6078      	str	r0, [r7, #4]
 8002a84:	460b      	mov	r3, r1
 8002a86:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;
   
  __HAL_LOCK(hpcd); 
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	f893 3370 	ldrb.w	r3, [r3, #880]	; 0x370
 8002a8e:	2b01      	cmp	r3, #1
 8002a90:	d101      	bne.n	8002a96 <HAL_PCD_EP_SetStall+0x1a>
 8002a92:	2302      	movs	r3, #2
 8002a94:	e08f      	b.n	8002bb6 <HAL_PCD_EP_SetStall+0x13a>
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	2201      	movs	r2, #1
 8002a9a:	f883 2370 	strb.w	r2, [r3, #880]	; 0x370
   
  if ((0x80U & ep_addr) == 0x80U)
 8002a9e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	da0b      	bge.n	8002abe <HAL_PCD_EP_SetStall+0x42>
  {
    ep = &hpcd->IN_ep[ep_addr & 0x7F];
 8002aa6:	78fb      	ldrb	r3, [r7, #3]
 8002aa8:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8002aac:	4613      	mov	r3, r2
 8002aae:	00db      	lsls	r3, r3, #3
 8002ab0:	1a9b      	subs	r3, r3, r2
 8002ab2:	009b      	lsls	r3, r3, #2
 8002ab4:	3328      	adds	r3, #40	; 0x28
 8002ab6:	687a      	ldr	r2, [r7, #4]
 8002ab8:	4413      	add	r3, r2
 8002aba:	60fb      	str	r3, [r7, #12]
 8002abc:	e00a      	b.n	8002ad4 <HAL_PCD_EP_SetStall+0x58>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8002abe:	78fa      	ldrb	r2, [r7, #3]
 8002ac0:	4613      	mov	r3, r2
 8002ac2:	00db      	lsls	r3, r3, #3
 8002ac4:	1a9b      	subs	r3, r3, r2
 8002ac6:	009b      	lsls	r3, r3, #2
 8002ac8:	f503 73e4 	add.w	r3, r3, #456	; 0x1c8
 8002acc:	687a      	ldr	r2, [r7, #4]
 8002ace:	4413      	add	r3, r2
 8002ad0:	3304      	adds	r3, #4
 8002ad2:	60fb      	str	r3, [r7, #12]
  }
  
  ep->is_stall = 1U;
 8002ad4:	68fb      	ldr	r3, [r7, #12]
 8002ad6:	2201      	movs	r2, #1
 8002ad8:	709a      	strb	r2, [r3, #2]
  ep->num   = ep_addr & 0x7FU;
 8002ada:	78fb      	ldrb	r3, [r7, #3]
 8002adc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002ae0:	b2da      	uxtb	r2, r3
 8002ae2:	68fb      	ldr	r3, [r7, #12]
 8002ae4:	701a      	strb	r2, [r3, #0]
  ep->is_in = ((ep_addr & 0x80U) == 0x80U);
 8002ae6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002aea:	b2db      	uxtb	r3, r3
 8002aec:	09db      	lsrs	r3, r3, #7
 8002aee:	b2db      	uxtb	r3, r3
 8002af0:	461a      	mov	r2, r3
 8002af2:	68fb      	ldr	r3, [r7, #12]
 8002af4:	705a      	strb	r2, [r3, #1]
  
  if (ep->num == 0U)
 8002af6:	68fb      	ldr	r3, [r7, #12]
 8002af8:	781b      	ldrb	r3, [r3, #0]
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	d11b      	bne.n	8002b36 <HAL_PCD_EP_SetStall+0xba>
  {
    /* This macro sets STALL status for RX & TX*/ 
    PCD_SET_EP_TXRX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_STALL, USB_EP_TX_STALL) 
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	461a      	mov	r2, r3
 8002b04:	68fb      	ldr	r3, [r7, #12]
 8002b06:	781b      	ldrb	r3, [r3, #0]
 8002b08:	009b      	lsls	r3, r3, #2
 8002b0a:	4413      	add	r3, r2
 8002b0c:	881b      	ldrh	r3, [r3, #0]
 8002b0e:	f64b 74bf 	movw	r4, #49087	; 0xbfbf
 8002b12:	401c      	ands	r4, r3
 8002b14:	f484 5480 	eor.w	r4, r4, #4096	; 0x1000
 8002b18:	f084 0410 	eor.w	r4, r4, #16
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	461a      	mov	r2, r3
 8002b22:	68fb      	ldr	r3, [r7, #12]
 8002b24:	781b      	ldrb	r3, [r3, #0]
 8002b26:	009b      	lsls	r3, r3, #2
 8002b28:	441a      	add	r2, r3
 8002b2a:	b2a1      	uxth	r1, r4
 8002b2c:	4b24      	ldr	r3, [pc, #144]	; (8002bc0 <HAL_PCD_EP_SetStall+0x144>)
 8002b2e:	430b      	orrs	r3, r1
 8002b30:	b29b      	uxth	r3, r3
 8002b32:	8013      	strh	r3, [r2, #0]
 8002b34:	e03a      	b.n	8002bac <HAL_PCD_EP_SetStall+0x130>
  }
  else
  {
    if (ep->is_in)
 8002b36:	68fb      	ldr	r3, [r7, #12]
 8002b38:	785b      	ldrb	r3, [r3, #1]
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	d01b      	beq.n	8002b76 <HAL_PCD_EP_SetStall+0xfa>
    {
      PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num , USB_EP_TX_STALL) 
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	461a      	mov	r2, r3
 8002b44:	68fb      	ldr	r3, [r7, #12]
 8002b46:	781b      	ldrb	r3, [r3, #0]
 8002b48:	009b      	lsls	r3, r3, #2
 8002b4a:	4413      	add	r3, r2
 8002b4c:	881b      	ldrh	r3, [r3, #0]
 8002b4e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002b52:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002b56:	b29c      	uxth	r4, r3
 8002b58:	f084 0310 	eor.w	r3, r4, #16
 8002b5c:	b29c      	uxth	r4, r3
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	461a      	mov	r2, r3
 8002b64:	68fb      	ldr	r3, [r7, #12]
 8002b66:	781b      	ldrb	r3, [r3, #0]
 8002b68:	009b      	lsls	r3, r3, #2
 8002b6a:	441a      	add	r2, r3
 8002b6c:	4b14      	ldr	r3, [pc, #80]	; (8002bc0 <HAL_PCD_EP_SetStall+0x144>)
 8002b6e:	4323      	orrs	r3, r4
 8002b70:	b29b      	uxth	r3, r3
 8002b72:	8013      	strh	r3, [r2, #0]
 8002b74:	e01a      	b.n	8002bac <HAL_PCD_EP_SetStall+0x130>
    }
    else
    {
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num , USB_EP_RX_STALL)
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	461a      	mov	r2, r3
 8002b7c:	68fb      	ldr	r3, [r7, #12]
 8002b7e:	781b      	ldrb	r3, [r3, #0]
 8002b80:	009b      	lsls	r3, r3, #2
 8002b82:	4413      	add	r3, r2
 8002b84:	881b      	ldrh	r3, [r3, #0]
 8002b86:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002b8a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002b8e:	b29c      	uxth	r4, r3
 8002b90:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 8002b94:	b29c      	uxth	r4, r3
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	461a      	mov	r2, r3
 8002b9c:	68fb      	ldr	r3, [r7, #12]
 8002b9e:	781b      	ldrb	r3, [r3, #0]
 8002ba0:	009b      	lsls	r3, r3, #2
 8002ba2:	441a      	add	r2, r3
 8002ba4:	4b06      	ldr	r3, [pc, #24]	; (8002bc0 <HAL_PCD_EP_SetStall+0x144>)
 8002ba6:	4323      	orrs	r3, r4
 8002ba8:	b29b      	uxth	r3, r3
 8002baa:	8013      	strh	r3, [r2, #0]
    }
  }
  __HAL_UNLOCK(hpcd); 
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	2200      	movs	r2, #0
 8002bb0:	f883 2370 	strb.w	r2, [r3, #880]	; 0x370
  
  return HAL_OK;
 8002bb4:	2300      	movs	r3, #0
}
 8002bb6:	4618      	mov	r0, r3
 8002bb8:	3710      	adds	r7, #16
 8002bba:	46bd      	mov	sp, r7
 8002bbc:	bc90      	pop	{r4, r7}
 8002bbe:	4770      	bx	lr
 8002bc0:	ffff8080 	.word	0xffff8080

08002bc4 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002bc4:	b490      	push	{r4, r7}
 8002bc6:	b084      	sub	sp, #16
 8002bc8:	af00      	add	r7, sp, #0
 8002bca:	6078      	str	r0, [r7, #4]
 8002bcc:	460b      	mov	r3, r1
 8002bce:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;
  
  if ((0x80U & ep_addr) == 0x80U)
 8002bd0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002bd4:	2b00      	cmp	r3, #0
 8002bd6:	da0b      	bge.n	8002bf0 <HAL_PCD_EP_ClrStall+0x2c>
  {
    ep = &hpcd->IN_ep[ep_addr & 0x7F];
 8002bd8:	78fb      	ldrb	r3, [r7, #3]
 8002bda:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8002bde:	4613      	mov	r3, r2
 8002be0:	00db      	lsls	r3, r3, #3
 8002be2:	1a9b      	subs	r3, r3, r2
 8002be4:	009b      	lsls	r3, r3, #2
 8002be6:	3328      	adds	r3, #40	; 0x28
 8002be8:	687a      	ldr	r2, [r7, #4]
 8002bea:	4413      	add	r3, r2
 8002bec:	60fb      	str	r3, [r7, #12]
 8002bee:	e00a      	b.n	8002c06 <HAL_PCD_EP_ClrStall+0x42>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8002bf0:	78fa      	ldrb	r2, [r7, #3]
 8002bf2:	4613      	mov	r3, r2
 8002bf4:	00db      	lsls	r3, r3, #3
 8002bf6:	1a9b      	subs	r3, r3, r2
 8002bf8:	009b      	lsls	r3, r3, #2
 8002bfa:	f503 73e4 	add.w	r3, r3, #456	; 0x1c8
 8002bfe:	687a      	ldr	r2, [r7, #4]
 8002c00:	4413      	add	r3, r2
 8002c02:	3304      	adds	r3, #4
 8002c04:	60fb      	str	r3, [r7, #12]
  }
  
  ep->is_stall = 0U;
 8002c06:	68fb      	ldr	r3, [r7, #12]
 8002c08:	2200      	movs	r2, #0
 8002c0a:	709a      	strb	r2, [r3, #2]
  ep->num   = ep_addr & 0x7FU;
 8002c0c:	78fb      	ldrb	r3, [r7, #3]
 8002c0e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002c12:	b2da      	uxtb	r2, r3
 8002c14:	68fb      	ldr	r3, [r7, #12]
 8002c16:	701a      	strb	r2, [r3, #0]
  ep->is_in = ((ep_addr & 0x80U) == 0x80U);
 8002c18:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002c1c:	b2db      	uxtb	r3, r3
 8002c1e:	09db      	lsrs	r3, r3, #7
 8002c20:	b2db      	uxtb	r3, r3
 8002c22:	461a      	mov	r2, r3
 8002c24:	68fb      	ldr	r3, [r7, #12]
 8002c26:	705a      	strb	r2, [r3, #1]
  
  __HAL_LOCK(hpcd); 
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	f893 3370 	ldrb.w	r3, [r3, #880]	; 0x370
 8002c2e:	2b01      	cmp	r3, #1
 8002c30:	d101      	bne.n	8002c36 <HAL_PCD_EP_ClrStall+0x72>
 8002c32:	2302      	movs	r3, #2
 8002c34:	e08f      	b.n	8002d56 <HAL_PCD_EP_ClrStall+0x192>
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	2201      	movs	r2, #1
 8002c3a:	f883 2370 	strb.w	r2, [r3, #880]	; 0x370
  
  if (ep->is_in)
 8002c3e:	68fb      	ldr	r3, [r7, #12]
 8002c40:	785b      	ldrb	r3, [r3, #1]
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	d041      	beq.n	8002cca <HAL_PCD_EP_ClrStall+0x106>
  {
    PCD_CLEAR_TX_DTOG(hpcd->Instance, ep->num)
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	461a      	mov	r2, r3
 8002c4c:	68fb      	ldr	r3, [r7, #12]
 8002c4e:	781b      	ldrb	r3, [r3, #0]
 8002c50:	009b      	lsls	r3, r3, #2
 8002c52:	4413      	add	r3, r2
 8002c54:	881b      	ldrh	r3, [r3, #0]
 8002c56:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	d016      	beq.n	8002c8c <HAL_PCD_EP_ClrStall+0xc8>
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	461a      	mov	r2, r3
 8002c64:	68fb      	ldr	r3, [r7, #12]
 8002c66:	781b      	ldrb	r3, [r3, #0]
 8002c68:	009b      	lsls	r3, r3, #2
 8002c6a:	441a      	add	r2, r3
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	4619      	mov	r1, r3
 8002c72:	68fb      	ldr	r3, [r7, #12]
 8002c74:	781b      	ldrb	r3, [r3, #0]
 8002c76:	009b      	lsls	r3, r3, #2
 8002c78:	440b      	add	r3, r1
 8002c7a:	8819      	ldrh	r1, [r3, #0]
 8002c7c:	f640 730f 	movw	r3, #3855	; 0xf0f
 8002c80:	400b      	ands	r3, r1
 8002c82:	b299      	uxth	r1, r3
 8002c84:	4b36      	ldr	r3, [pc, #216]	; (8002d60 <HAL_PCD_EP_ClrStall+0x19c>)
 8002c86:	430b      	orrs	r3, r1
 8002c88:	b29b      	uxth	r3, r3
 8002c8a:	8013      	strh	r3, [r2, #0]
    PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID)
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	461a      	mov	r2, r3
 8002c92:	68fb      	ldr	r3, [r7, #12]
 8002c94:	781b      	ldrb	r3, [r3, #0]
 8002c96:	009b      	lsls	r3, r3, #2
 8002c98:	4413      	add	r3, r2
 8002c9a:	881b      	ldrh	r3, [r3, #0]
 8002c9c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002ca0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002ca4:	b29c      	uxth	r4, r3
 8002ca6:	f084 0310 	eor.w	r3, r4, #16
 8002caa:	b29c      	uxth	r4, r3
 8002cac:	f084 0320 	eor.w	r3, r4, #32
 8002cb0:	b29c      	uxth	r4, r3
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	461a      	mov	r2, r3
 8002cb8:	68fb      	ldr	r3, [r7, #12]
 8002cba:	781b      	ldrb	r3, [r3, #0]
 8002cbc:	009b      	lsls	r3, r3, #2
 8002cbe:	441a      	add	r2, r3
 8002cc0:	4b28      	ldr	r3, [pc, #160]	; (8002d64 <HAL_PCD_EP_ClrStall+0x1a0>)
 8002cc2:	4323      	orrs	r3, r4
 8002cc4:	b29b      	uxth	r3, r3
 8002cc6:	8013      	strh	r3, [r2, #0]
 8002cc8:	e040      	b.n	8002d4c <HAL_PCD_EP_ClrStall+0x188>
  }
  else
  {
    PCD_CLEAR_RX_DTOG(hpcd->Instance, ep->num)
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	461a      	mov	r2, r3
 8002cd0:	68fb      	ldr	r3, [r7, #12]
 8002cd2:	781b      	ldrb	r3, [r3, #0]
 8002cd4:	009b      	lsls	r3, r3, #2
 8002cd6:	4413      	add	r3, r2
 8002cd8:	881b      	ldrh	r3, [r3, #0]
 8002cda:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d016      	beq.n	8002d10 <HAL_PCD_EP_ClrStall+0x14c>
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	461a      	mov	r2, r3
 8002ce8:	68fb      	ldr	r3, [r7, #12]
 8002cea:	781b      	ldrb	r3, [r3, #0]
 8002cec:	009b      	lsls	r3, r3, #2
 8002cee:	441a      	add	r2, r3
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	4619      	mov	r1, r3
 8002cf6:	68fb      	ldr	r3, [r7, #12]
 8002cf8:	781b      	ldrb	r3, [r3, #0]
 8002cfa:	009b      	lsls	r3, r3, #2
 8002cfc:	440b      	add	r3, r1
 8002cfe:	8819      	ldrh	r1, [r3, #0]
 8002d00:	f640 730f 	movw	r3, #3855	; 0xf0f
 8002d04:	400b      	ands	r3, r1
 8002d06:	b299      	uxth	r1, r3
 8002d08:	4b17      	ldr	r3, [pc, #92]	; (8002d68 <HAL_PCD_EP_ClrStall+0x1a4>)
 8002d0a:	430b      	orrs	r3, r1
 8002d0c:	b29b      	uxth	r3, r3
 8002d0e:	8013      	strh	r3, [r2, #0]
    PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_VALID)
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	461a      	mov	r2, r3
 8002d16:	68fb      	ldr	r3, [r7, #12]
 8002d18:	781b      	ldrb	r3, [r3, #0]
 8002d1a:	009b      	lsls	r3, r3, #2
 8002d1c:	4413      	add	r3, r2
 8002d1e:	881b      	ldrh	r3, [r3, #0]
 8002d20:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002d24:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002d28:	b29c      	uxth	r4, r3
 8002d2a:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 8002d2e:	b29c      	uxth	r4, r3
 8002d30:	f484 5300 	eor.w	r3, r4, #8192	; 0x2000
 8002d34:	b29c      	uxth	r4, r3
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	461a      	mov	r2, r3
 8002d3c:	68fb      	ldr	r3, [r7, #12]
 8002d3e:	781b      	ldrb	r3, [r3, #0]
 8002d40:	009b      	lsls	r3, r3, #2
 8002d42:	441a      	add	r2, r3
 8002d44:	4b07      	ldr	r3, [pc, #28]	; (8002d64 <HAL_PCD_EP_ClrStall+0x1a0>)
 8002d46:	4323      	orrs	r3, r4
 8002d48:	b29b      	uxth	r3, r3
 8002d4a:	8013      	strh	r3, [r2, #0]
  }
  __HAL_UNLOCK(hpcd); 
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	2200      	movs	r2, #0
 8002d50:	f883 2370 	strb.w	r2, [r3, #880]	; 0x370
    
  return HAL_OK;
 8002d54:	2300      	movs	r3, #0
}
 8002d56:	4618      	mov	r0, r3
 8002d58:	3710      	adds	r7, #16
 8002d5a:	46bd      	mov	sp, r7
 8002d5c:	bc90      	pop	{r4, r7}
 8002d5e:	4770      	bx	lr
 8002d60:	ffff80c0 	.word	0xffff80c0
 8002d64:	ffff8080 	.word	0xffff8080
 8002d68:	ffffc080 	.word	0xffffc080

08002d6c <HAL_PCDEx_PMAConfig>:
HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, 
                        uint16_t ep_addr,
                        uint16_t ep_kind,
                        uint32_t pmaadress)

{
 8002d6c:	b480      	push	{r7}
 8002d6e:	b087      	sub	sp, #28
 8002d70:	af00      	add	r7, sp, #0
 8002d72:	60f8      	str	r0, [r7, #12]
 8002d74:	607b      	str	r3, [r7, #4]
 8002d76:	460b      	mov	r3, r1
 8002d78:	817b      	strh	r3, [r7, #10]
 8002d7a:	4613      	mov	r3, r2
 8002d7c:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;
  
  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 8002d7e:	897b      	ldrh	r3, [r7, #10]
 8002d80:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002d84:	b29b      	uxth	r3, r3
 8002d86:	2b00      	cmp	r3, #0
 8002d88:	d00b      	beq.n	8002da2 <HAL_PCDEx_PMAConfig+0x36>
  {
    ep = &hpcd->IN_ep[ep_addr & 0x7FU];
 8002d8a:	897b      	ldrh	r3, [r7, #10]
 8002d8c:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8002d90:	4613      	mov	r3, r2
 8002d92:	00db      	lsls	r3, r3, #3
 8002d94:	1a9b      	subs	r3, r3, r2
 8002d96:	009b      	lsls	r3, r3, #2
 8002d98:	3328      	adds	r3, #40	; 0x28
 8002d9a:	68fa      	ldr	r2, [r7, #12]
 8002d9c:	4413      	add	r3, r2
 8002d9e:	617b      	str	r3, [r7, #20]
 8002da0:	e00a      	b.n	8002db8 <HAL_PCDEx_PMAConfig+0x4c>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8002da2:	897a      	ldrh	r2, [r7, #10]
 8002da4:	4613      	mov	r3, r2
 8002da6:	00db      	lsls	r3, r3, #3
 8002da8:	1a9b      	subs	r3, r3, r2
 8002daa:	009b      	lsls	r3, r3, #2
 8002dac:	f503 73e4 	add.w	r3, r3, #456	; 0x1c8
 8002db0:	68fa      	ldr	r2, [r7, #12]
 8002db2:	4413      	add	r3, r2
 8002db4:	3304      	adds	r3, #4
 8002db6:	617b      	str	r3, [r7, #20]
  }
  
  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 8002db8:	893b      	ldrh	r3, [r7, #8]
 8002dba:	2b00      	cmp	r3, #0
 8002dbc:	d107      	bne.n	8002dce <HAL_PCDEx_PMAConfig+0x62>
  {
    /*Single Buffer*/
    ep->doublebuffer = 0U;
 8002dbe:	697b      	ldr	r3, [r7, #20]
 8002dc0:	2200      	movs	r2, #0
 8002dc2:	729a      	strb	r2, [r3, #10]
    /*Configure the PMA*/
    ep->pmaadress = (uint16_t)pmaadress;
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	b29a      	uxth	r2, r3
 8002dc8:	697b      	ldr	r3, [r7, #20]
 8002dca:	809a      	strh	r2, [r3, #4]
 8002dcc:	e00b      	b.n	8002de6 <HAL_PCDEx_PMAConfig+0x7a>
  }
  else /*USB_DBL_BUF*/
  {
    /*Double Buffer Endpoint*/
    ep->doublebuffer = 1;
 8002dce:	697b      	ldr	r3, [r7, #20]
 8002dd0:	2201      	movs	r2, #1
 8002dd2:	729a      	strb	r2, [r3, #10]
    /*Configure the PMA*/
    ep->pmaaddr0 =  pmaadress & 0xFFFFU;
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	b29a      	uxth	r2, r3
 8002dd8:	697b      	ldr	r3, [r7, #20]
 8002dda:	80da      	strh	r2, [r3, #6]
    ep->pmaaddr1 =  (pmaadress & 0xFFFF0000U) >> 16U;
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	0c1b      	lsrs	r3, r3, #16
 8002de0:	b29a      	uxth	r2, r3
 8002de2:	697b      	ldr	r3, [r7, #20]
 8002de4:	811a      	strh	r2, [r3, #8]
  }
  
  return HAL_OK; 
 8002de6:	2300      	movs	r3, #0
}
 8002de8:	4618      	mov	r0, r3
 8002dea:	371c      	adds	r7, #28
 8002dec:	46bd      	mov	sp, r7
 8002dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002df2:	4770      	bx	lr

08002df4 <PCD_WritePMA>:
  * @param   wPMABufAddr: address into PMA.
  * @param   wNBytes: no. of bytes to be copied.
  * @retval None
  */
void PCD_WritePMA(USB_TypeDef  *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8002df4:	b480      	push	{r7}
 8002df6:	b08b      	sub	sp, #44	; 0x2c
 8002df8:	af00      	add	r7, sp, #0
 8002dfa:	60f8      	str	r0, [r7, #12]
 8002dfc:	60b9      	str	r1, [r7, #8]
 8002dfe:	4611      	mov	r1, r2
 8002e00:	461a      	mov	r2, r3
 8002e02:	460b      	mov	r3, r1
 8002e04:	80fb      	strh	r3, [r7, #6]
 8002e06:	4613      	mov	r3, r2
 8002e08:	80bb      	strh	r3, [r7, #4]
  uint32_t n =  ((uint32_t)((uint32_t)wNBytes + 1U)) >> 1U;
 8002e0a:	88bb      	ldrh	r3, [r7, #4]
 8002e0c:	3301      	adds	r3, #1
 8002e0e:	085b      	lsrs	r3, r3, #1
 8002e10:	61fb      	str	r3, [r7, #28]
  
  uint32_t i, temp1, temp2;
  uint16_t *pdwVal;
  pdwVal = (uint16_t *)((uint32_t)(wPMABufAddr * 2 + (uint32_t)USBx + 0x400U));
 8002e12:	88fb      	ldrh	r3, [r7, #6]
 8002e14:	005b      	lsls	r3, r3, #1
 8002e16:	461a      	mov	r2, r3
 8002e18:	68fb      	ldr	r3, [r7, #12]
 8002e1a:	4413      	add	r3, r2
 8002e1c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002e20:	623b      	str	r3, [r7, #32]
  
  for (i = n; i != 0; i--)
 8002e22:	69fb      	ldr	r3, [r7, #28]
 8002e24:	627b      	str	r3, [r7, #36]	; 0x24
 8002e26:	e01d      	b.n	8002e64 <PCD_WritePMA+0x70>
  {
    temp1 = (uint16_t) * pbUsrBuf;
 8002e28:	68bb      	ldr	r3, [r7, #8]
 8002e2a:	781b      	ldrb	r3, [r3, #0]
 8002e2c:	61bb      	str	r3, [r7, #24]
    pbUsrBuf++;
 8002e2e:	68bb      	ldr	r3, [r7, #8]
 8002e30:	3301      	adds	r3, #1
 8002e32:	60bb      	str	r3, [r7, #8]
    temp2 = temp1 | ((uint16_t)((uint16_t)  * pbUsrBuf << 8U)) ;
 8002e34:	68bb      	ldr	r3, [r7, #8]
 8002e36:	781b      	ldrb	r3, [r3, #0]
 8002e38:	b29b      	uxth	r3, r3
 8002e3a:	021b      	lsls	r3, r3, #8
 8002e3c:	b29b      	uxth	r3, r3
 8002e3e:	461a      	mov	r2, r3
 8002e40:	69bb      	ldr	r3, [r7, #24]
 8002e42:	4313      	orrs	r3, r2
 8002e44:	617b      	str	r3, [r7, #20]
    *pdwVal++ = temp2;
 8002e46:	6a3b      	ldr	r3, [r7, #32]
 8002e48:	1c9a      	adds	r2, r3, #2
 8002e4a:	623a      	str	r2, [r7, #32]
 8002e4c:	697a      	ldr	r2, [r7, #20]
 8002e4e:	b292      	uxth	r2, r2
 8002e50:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 8002e52:	6a3b      	ldr	r3, [r7, #32]
 8002e54:	3302      	adds	r3, #2
 8002e56:	623b      	str	r3, [r7, #32]
    pbUsrBuf++;
 8002e58:	68bb      	ldr	r3, [r7, #8]
 8002e5a:	3301      	adds	r3, #1
 8002e5c:	60bb      	str	r3, [r7, #8]
  for (i = n; i != 0; i--)
 8002e5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e60:	3b01      	subs	r3, #1
 8002e62:	627b      	str	r3, [r7, #36]	; 0x24
 8002e64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	d1de      	bne.n	8002e28 <PCD_WritePMA+0x34>
  }
}
 8002e6a:	bf00      	nop
 8002e6c:	372c      	adds	r7, #44	; 0x2c
 8002e6e:	46bd      	mov	sp, r7
 8002e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e74:	4770      	bx	lr

08002e76 <PCD_ReadPMA>:
  * @param   wPMABufAddr: address into PMA.
  * @param   wNBytes: no. of bytes to be copied.
  * @retval None
  */
void PCD_ReadPMA(USB_TypeDef  *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8002e76:	b480      	push	{r7}
 8002e78:	b089      	sub	sp, #36	; 0x24
 8002e7a:	af00      	add	r7, sp, #0
 8002e7c:	60f8      	str	r0, [r7, #12]
 8002e7e:	60b9      	str	r1, [r7, #8]
 8002e80:	4611      	mov	r1, r2
 8002e82:	461a      	mov	r2, r3
 8002e84:	460b      	mov	r3, r1
 8002e86:	80fb      	strh	r3, [r7, #6]
 8002e88:	4613      	mov	r3, r2
 8002e8a:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1U;
 8002e8c:	88bb      	ldrh	r3, [r7, #4]
 8002e8e:	085b      	lsrs	r3, r3, #1
 8002e90:	b29b      	uxth	r3, r3
 8002e92:	617b      	str	r3, [r7, #20]
  uint32_t i;
  uint16_t *pdwVal;
  uint32_t temp;
  pdwVal = (uint16_t *)((uint32_t)(wPMABufAddr * 2 + (uint32_t)USBx + 0x400U));
 8002e94:	88fb      	ldrh	r3, [r7, #6]
 8002e96:	005b      	lsls	r3, r3, #1
 8002e98:	461a      	mov	r2, r3
 8002e9a:	68fb      	ldr	r3, [r7, #12]
 8002e9c:	4413      	add	r3, r2
 8002e9e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002ea2:	61bb      	str	r3, [r7, #24]
  
  for (i = n; i != 0U; i--)
 8002ea4:	697b      	ldr	r3, [r7, #20]
 8002ea6:	61fb      	str	r3, [r7, #28]
 8002ea8:	e017      	b.n	8002eda <PCD_ReadPMA+0x64>
  {
    temp = *pdwVal++;
 8002eaa:	69bb      	ldr	r3, [r7, #24]
 8002eac:	1c9a      	adds	r2, r3, #2
 8002eae:	61ba      	str	r2, [r7, #24]
 8002eb0:	881b      	ldrh	r3, [r3, #0]
 8002eb2:	613b      	str	r3, [r7, #16]
    *pbUsrBuf++ = ((temp >> 0) & 0xFF);
 8002eb4:	68bb      	ldr	r3, [r7, #8]
 8002eb6:	1c5a      	adds	r2, r3, #1
 8002eb8:	60ba      	str	r2, [r7, #8]
 8002eba:	693a      	ldr	r2, [r7, #16]
 8002ebc:	b2d2      	uxtb	r2, r2
 8002ebe:	701a      	strb	r2, [r3, #0]
    *pbUsrBuf++ = ((temp >> 8) & 0xFF);
 8002ec0:	68bb      	ldr	r3, [r7, #8]
 8002ec2:	1c5a      	adds	r2, r3, #1
 8002ec4:	60ba      	str	r2, [r7, #8]
 8002ec6:	693a      	ldr	r2, [r7, #16]
 8002ec8:	0a12      	lsrs	r2, r2, #8
 8002eca:	b2d2      	uxtb	r2, r2
 8002ecc:	701a      	strb	r2, [r3, #0]
    pdwVal++;
 8002ece:	69bb      	ldr	r3, [r7, #24]
 8002ed0:	3302      	adds	r3, #2
 8002ed2:	61bb      	str	r3, [r7, #24]
  for (i = n; i != 0U; i--)
 8002ed4:	69fb      	ldr	r3, [r7, #28]
 8002ed6:	3b01      	subs	r3, #1
 8002ed8:	61fb      	str	r3, [r7, #28]
 8002eda:	69fb      	ldr	r3, [r7, #28]
 8002edc:	2b00      	cmp	r3, #0
 8002ede:	d1e4      	bne.n	8002eaa <PCD_ReadPMA+0x34>
  }

  if (wNBytes % 2)
 8002ee0:	88bb      	ldrh	r3, [r7, #4]
 8002ee2:	f003 0301 	and.w	r3, r3, #1
 8002ee6:	b29b      	uxth	r3, r3
 8002ee8:	2b00      	cmp	r3, #0
 8002eea:	d00a      	beq.n	8002f02 <PCD_ReadPMA+0x8c>
  {
    temp = *pdwVal++;
 8002eec:	69bb      	ldr	r3, [r7, #24]
 8002eee:	1c9a      	adds	r2, r3, #2
 8002ef0:	61ba      	str	r2, [r7, #24]
 8002ef2:	881b      	ldrh	r3, [r3, #0]
 8002ef4:	613b      	str	r3, [r7, #16]
    *pbUsrBuf++ = ((temp >> 0) & 0xFF);
 8002ef6:	68bb      	ldr	r3, [r7, #8]
 8002ef8:	1c5a      	adds	r2, r3, #1
 8002efa:	60ba      	str	r2, [r7, #8]
 8002efc:	693a      	ldr	r2, [r7, #16]
 8002efe:	b2d2      	uxtb	r2, r2
 8002f00:	701a      	strb	r2, [r3, #0]
  }
}
 8002f02:	bf00      	nop
 8002f04:	3724      	adds	r7, #36	; 0x24
 8002f06:	46bd      	mov	sp, r7
 8002f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f0c:	4770      	bx	lr
	...

08002f10 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002f10:	b580      	push	{r7, lr}
 8002f12:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 8002f16:	af00      	add	r7, sp, #0
 8002f18:	1d3b      	adds	r3, r7, #4
 8002f1a:	6018      	str	r0, [r3, #0]
   uint32_t tickstart = 0U;
 8002f1c:	2300      	movs	r3, #0
 8002f1e:	f8c7 31f8 	str.w	r3, [r7, #504]	; 0x1f8
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002f22:	1d3b      	adds	r3, r7, #4
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	f003 0301 	and.w	r3, r3, #1
 8002f2c:	2b00      	cmp	r3, #0
 8002f2e:	f000 816e 	beq.w	800320e <HAL_RCC_OscConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8002f32:	4bb5      	ldr	r3, [pc, #724]	; (8003208 <HAL_RCC_OscConfig+0x2f8>)
 8002f34:	685b      	ldr	r3, [r3, #4]
 8002f36:	f003 030c 	and.w	r3, r3, #12
 8002f3a:	2b04      	cmp	r3, #4
 8002f3c:	d00c      	beq.n	8002f58 <HAL_RCC_OscConfig+0x48>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002f3e:	4bb2      	ldr	r3, [pc, #712]	; (8003208 <HAL_RCC_OscConfig+0x2f8>)
 8002f40:	685b      	ldr	r3, [r3, #4]
 8002f42:	f003 030c 	and.w	r3, r3, #12
 8002f46:	2b08      	cmp	r3, #8
 8002f48:	d15a      	bne.n	8003000 <HAL_RCC_OscConfig+0xf0>
 8002f4a:	4baf      	ldr	r3, [pc, #700]	; (8003208 <HAL_RCC_OscConfig+0x2f8>)
 8002f4c:	685b      	ldr	r3, [r3, #4]
 8002f4e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002f52:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002f56:	d153      	bne.n	8003000 <HAL_RCC_OscConfig+0xf0>
 8002f58:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002f5c:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f60:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8002f64:	fa93 f3a3 	rbit	r3, r3
 8002f68:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8002f6c:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002f70:	fab3 f383 	clz	r3, r3
 8002f74:	b2db      	uxtb	r3, r3
 8002f76:	095b      	lsrs	r3, r3, #5
 8002f78:	b2db      	uxtb	r3, r3
 8002f7a:	f043 0301 	orr.w	r3, r3, #1
 8002f7e:	b2db      	uxtb	r3, r3
 8002f80:	2b01      	cmp	r3, #1
 8002f82:	d102      	bne.n	8002f8a <HAL_RCC_OscConfig+0x7a>
 8002f84:	4ba0      	ldr	r3, [pc, #640]	; (8003208 <HAL_RCC_OscConfig+0x2f8>)
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	e015      	b.n	8002fb6 <HAL_RCC_OscConfig+0xa6>
 8002f8a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002f8e:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f92:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
 8002f96:	fa93 f3a3 	rbit	r3, r3
 8002f9a:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
 8002f9e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002fa2:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 8002fa6:	f8d7 31e4 	ldr.w	r3, [r7, #484]	; 0x1e4
 8002faa:	fa93 f3a3 	rbit	r3, r3
 8002fae:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 8002fb2:	4b95      	ldr	r3, [pc, #596]	; (8003208 <HAL_RCC_OscConfig+0x2f8>)
 8002fb4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fb6:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8002fba:	f8c7 21dc 	str.w	r2, [r7, #476]	; 0x1dc
 8002fbe:	f8d7 21dc 	ldr.w	r2, [r7, #476]	; 0x1dc
 8002fc2:	fa92 f2a2 	rbit	r2, r2
 8002fc6:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
  return(result);
 8002fca:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 8002fce:	fab2 f282 	clz	r2, r2
 8002fd2:	b252      	sxtb	r2, r2
 8002fd4:	f042 0220 	orr.w	r2, r2, #32
 8002fd8:	b252      	sxtb	r2, r2
 8002fda:	b2d2      	uxtb	r2, r2
 8002fdc:	f002 021f 	and.w	r2, r2, #31
 8002fe0:	2101      	movs	r1, #1
 8002fe2:	fa01 f202 	lsl.w	r2, r1, r2
 8002fe6:	4013      	ands	r3, r2
 8002fe8:	2b00      	cmp	r3, #0
 8002fea:	f000 810f 	beq.w	800320c <HAL_RCC_OscConfig+0x2fc>
 8002fee:	1d3b      	adds	r3, r7, #4
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	685b      	ldr	r3, [r3, #4]
 8002ff4:	2b00      	cmp	r3, #0
 8002ff6:	f040 8109 	bne.w	800320c <HAL_RCC_OscConfig+0x2fc>
      {
        return HAL_ERROR;
 8002ffa:	2301      	movs	r3, #1
 8002ffc:	f000 be6b 	b.w	8003cd6 <HAL_RCC_OscConfig+0xdc6>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003000:	1d3b      	adds	r3, r7, #4
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	685b      	ldr	r3, [r3, #4]
 8003006:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800300a:	d106      	bne.n	800301a <HAL_RCC_OscConfig+0x10a>
 800300c:	4a7e      	ldr	r2, [pc, #504]	; (8003208 <HAL_RCC_OscConfig+0x2f8>)
 800300e:	4b7e      	ldr	r3, [pc, #504]	; (8003208 <HAL_RCC_OscConfig+0x2f8>)
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003016:	6013      	str	r3, [r2, #0]
 8003018:	e030      	b.n	800307c <HAL_RCC_OscConfig+0x16c>
 800301a:	1d3b      	adds	r3, r7, #4
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	685b      	ldr	r3, [r3, #4]
 8003020:	2b00      	cmp	r3, #0
 8003022:	d10c      	bne.n	800303e <HAL_RCC_OscConfig+0x12e>
 8003024:	4a78      	ldr	r2, [pc, #480]	; (8003208 <HAL_RCC_OscConfig+0x2f8>)
 8003026:	4b78      	ldr	r3, [pc, #480]	; (8003208 <HAL_RCC_OscConfig+0x2f8>)
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800302e:	6013      	str	r3, [r2, #0]
 8003030:	4a75      	ldr	r2, [pc, #468]	; (8003208 <HAL_RCC_OscConfig+0x2f8>)
 8003032:	4b75      	ldr	r3, [pc, #468]	; (8003208 <HAL_RCC_OscConfig+0x2f8>)
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800303a:	6013      	str	r3, [r2, #0]
 800303c:	e01e      	b.n	800307c <HAL_RCC_OscConfig+0x16c>
 800303e:	1d3b      	adds	r3, r7, #4
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	685b      	ldr	r3, [r3, #4]
 8003044:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003048:	d10c      	bne.n	8003064 <HAL_RCC_OscConfig+0x154>
 800304a:	4a6f      	ldr	r2, [pc, #444]	; (8003208 <HAL_RCC_OscConfig+0x2f8>)
 800304c:	4b6e      	ldr	r3, [pc, #440]	; (8003208 <HAL_RCC_OscConfig+0x2f8>)
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003054:	6013      	str	r3, [r2, #0]
 8003056:	4a6c      	ldr	r2, [pc, #432]	; (8003208 <HAL_RCC_OscConfig+0x2f8>)
 8003058:	4b6b      	ldr	r3, [pc, #428]	; (8003208 <HAL_RCC_OscConfig+0x2f8>)
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003060:	6013      	str	r3, [r2, #0]
 8003062:	e00b      	b.n	800307c <HAL_RCC_OscConfig+0x16c>
 8003064:	4a68      	ldr	r2, [pc, #416]	; (8003208 <HAL_RCC_OscConfig+0x2f8>)
 8003066:	4b68      	ldr	r3, [pc, #416]	; (8003208 <HAL_RCC_OscConfig+0x2f8>)
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800306e:	6013      	str	r3, [r2, #0]
 8003070:	4a65      	ldr	r2, [pc, #404]	; (8003208 <HAL_RCC_OscConfig+0x2f8>)
 8003072:	4b65      	ldr	r3, [pc, #404]	; (8003208 <HAL_RCC_OscConfig+0x2f8>)
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800307a:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800307c:	4962      	ldr	r1, [pc, #392]	; (8003208 <HAL_RCC_OscConfig+0x2f8>)
 800307e:	4b62      	ldr	r3, [pc, #392]	; (8003208 <HAL_RCC_OscConfig+0x2f8>)
 8003080:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003082:	f023 020f 	bic.w	r2, r3, #15
 8003086:	1d3b      	adds	r3, r7, #4
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	689b      	ldr	r3, [r3, #8]
 800308c:	4313      	orrs	r3, r2
 800308e:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003090:	1d3b      	adds	r3, r7, #4
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	685b      	ldr	r3, [r3, #4]
 8003096:	2b00      	cmp	r3, #0
 8003098:	d05a      	beq.n	8003150 <HAL_RCC_OscConfig+0x240>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800309a:	f7fd f8d5 	bl	8000248 <HAL_GetTick>
 800309e:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80030a2:	e00a      	b.n	80030ba <HAL_RCC_OscConfig+0x1aa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80030a4:	f7fd f8d0 	bl	8000248 <HAL_GetTick>
 80030a8:	4602      	mov	r2, r0
 80030aa:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80030ae:	1ad3      	subs	r3, r2, r3
 80030b0:	2b64      	cmp	r3, #100	; 0x64
 80030b2:	d902      	bls.n	80030ba <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 80030b4:	2303      	movs	r3, #3
 80030b6:	f000 be0e 	b.w	8003cd6 <HAL_RCC_OscConfig+0xdc6>
 80030ba:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80030be:	f8c7 31d4 	str.w	r3, [r7, #468]	; 0x1d4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80030c2:	f8d7 31d4 	ldr.w	r3, [r7, #468]	; 0x1d4
 80030c6:	fa93 f3a3 	rbit	r3, r3
 80030ca:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
  return(result);
 80030ce:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80030d2:	fab3 f383 	clz	r3, r3
 80030d6:	b2db      	uxtb	r3, r3
 80030d8:	095b      	lsrs	r3, r3, #5
 80030da:	b2db      	uxtb	r3, r3
 80030dc:	f043 0301 	orr.w	r3, r3, #1
 80030e0:	b2db      	uxtb	r3, r3
 80030e2:	2b01      	cmp	r3, #1
 80030e4:	d102      	bne.n	80030ec <HAL_RCC_OscConfig+0x1dc>
 80030e6:	4b48      	ldr	r3, [pc, #288]	; (8003208 <HAL_RCC_OscConfig+0x2f8>)
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	e015      	b.n	8003118 <HAL_RCC_OscConfig+0x208>
 80030ec:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80030f0:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80030f4:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
 80030f8:	fa93 f3a3 	rbit	r3, r3
 80030fc:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
 8003100:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003104:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 8003108:	f8d7 31c4 	ldr.w	r3, [r7, #452]	; 0x1c4
 800310c:	fa93 f3a3 	rbit	r3, r3
 8003110:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 8003114:	4b3c      	ldr	r3, [pc, #240]	; (8003208 <HAL_RCC_OscConfig+0x2f8>)
 8003116:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003118:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800311c:	f8c7 21bc 	str.w	r2, [r7, #444]	; 0x1bc
 8003120:	f8d7 21bc 	ldr.w	r2, [r7, #444]	; 0x1bc
 8003124:	fa92 f2a2 	rbit	r2, r2
 8003128:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
  return(result);
 800312c:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 8003130:	fab2 f282 	clz	r2, r2
 8003134:	b252      	sxtb	r2, r2
 8003136:	f042 0220 	orr.w	r2, r2, #32
 800313a:	b252      	sxtb	r2, r2
 800313c:	b2d2      	uxtb	r2, r2
 800313e:	f002 021f 	and.w	r2, r2, #31
 8003142:	2101      	movs	r1, #1
 8003144:	fa01 f202 	lsl.w	r2, r1, r2
 8003148:	4013      	ands	r3, r2
 800314a:	2b00      	cmp	r3, #0
 800314c:	d0aa      	beq.n	80030a4 <HAL_RCC_OscConfig+0x194>
 800314e:	e05e      	b.n	800320e <HAL_RCC_OscConfig+0x2fe>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003150:	f7fd f87a 	bl	8000248 <HAL_GetTick>
 8003154:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003158:	e00a      	b.n	8003170 <HAL_RCC_OscConfig+0x260>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800315a:	f7fd f875 	bl	8000248 <HAL_GetTick>
 800315e:	4602      	mov	r2, r0
 8003160:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003164:	1ad3      	subs	r3, r2, r3
 8003166:	2b64      	cmp	r3, #100	; 0x64
 8003168:	d902      	bls.n	8003170 <HAL_RCC_OscConfig+0x260>
          {
            return HAL_TIMEOUT;
 800316a:	2303      	movs	r3, #3
 800316c:	f000 bdb3 	b.w	8003cd6 <HAL_RCC_OscConfig+0xdc6>
 8003170:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003174:	f8c7 31b4 	str.w	r3, [r7, #436]	; 0x1b4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003178:	f8d7 31b4 	ldr.w	r3, [r7, #436]	; 0x1b4
 800317c:	fa93 f3a3 	rbit	r3, r3
 8003180:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
  return(result);
 8003184:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003188:	fab3 f383 	clz	r3, r3
 800318c:	b2db      	uxtb	r3, r3
 800318e:	095b      	lsrs	r3, r3, #5
 8003190:	b2db      	uxtb	r3, r3
 8003192:	f043 0301 	orr.w	r3, r3, #1
 8003196:	b2db      	uxtb	r3, r3
 8003198:	2b01      	cmp	r3, #1
 800319a:	d102      	bne.n	80031a2 <HAL_RCC_OscConfig+0x292>
 800319c:	4b1a      	ldr	r3, [pc, #104]	; (8003208 <HAL_RCC_OscConfig+0x2f8>)
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	e015      	b.n	80031ce <HAL_RCC_OscConfig+0x2be>
 80031a2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80031a6:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80031aa:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
 80031ae:	fa93 f3a3 	rbit	r3, r3
 80031b2:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
 80031b6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80031ba:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 80031be:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 80031c2:	fa93 f3a3 	rbit	r3, r3
 80031c6:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 80031ca:	4b0f      	ldr	r3, [pc, #60]	; (8003208 <HAL_RCC_OscConfig+0x2f8>)
 80031cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031ce:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80031d2:	f8c7 219c 	str.w	r2, [r7, #412]	; 0x19c
 80031d6:	f8d7 219c 	ldr.w	r2, [r7, #412]	; 0x19c
 80031da:	fa92 f2a2 	rbit	r2, r2
 80031de:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
  return(result);
 80031e2:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 80031e6:	fab2 f282 	clz	r2, r2
 80031ea:	b252      	sxtb	r2, r2
 80031ec:	f042 0220 	orr.w	r2, r2, #32
 80031f0:	b252      	sxtb	r2, r2
 80031f2:	b2d2      	uxtb	r2, r2
 80031f4:	f002 021f 	and.w	r2, r2, #31
 80031f8:	2101      	movs	r1, #1
 80031fa:	fa01 f202 	lsl.w	r2, r1, r2
 80031fe:	4013      	ands	r3, r2
 8003200:	2b00      	cmp	r3, #0
 8003202:	d1aa      	bne.n	800315a <HAL_RCC_OscConfig+0x24a>
 8003204:	e003      	b.n	800320e <HAL_RCC_OscConfig+0x2fe>
 8003206:	bf00      	nop
 8003208:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800320c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800320e:	1d3b      	adds	r3, r7, #4
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	f003 0302 	and.w	r3, r3, #2
 8003218:	2b00      	cmp	r3, #0
 800321a:	f000 8170 	beq.w	80034fe <HAL_RCC_OscConfig+0x5ee>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 800321e:	4bd0      	ldr	r3, [pc, #832]	; (8003560 <HAL_RCC_OscConfig+0x650>)
 8003220:	685b      	ldr	r3, [r3, #4]
 8003222:	f003 030c 	and.w	r3, r3, #12
 8003226:	2b00      	cmp	r3, #0
 8003228:	d00b      	beq.n	8003242 <HAL_RCC_OscConfig+0x332>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 800322a:	4bcd      	ldr	r3, [pc, #820]	; (8003560 <HAL_RCC_OscConfig+0x650>)
 800322c:	685b      	ldr	r3, [r3, #4]
 800322e:	f003 030c 	and.w	r3, r3, #12
 8003232:	2b08      	cmp	r3, #8
 8003234:	d16d      	bne.n	8003312 <HAL_RCC_OscConfig+0x402>
 8003236:	4bca      	ldr	r3, [pc, #808]	; (8003560 <HAL_RCC_OscConfig+0x650>)
 8003238:	685b      	ldr	r3, [r3, #4]
 800323a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800323e:	2b00      	cmp	r3, #0
 8003240:	d167      	bne.n	8003312 <HAL_RCC_OscConfig+0x402>
 8003242:	2302      	movs	r3, #2
 8003244:	f8c7 3194 	str.w	r3, [r7, #404]	; 0x194
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003248:	f8d7 3194 	ldr.w	r3, [r7, #404]	; 0x194
 800324c:	fa93 f3a3 	rbit	r3, r3
 8003250:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
  return(result);
 8003254:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003258:	fab3 f383 	clz	r3, r3
 800325c:	b2db      	uxtb	r3, r3
 800325e:	095b      	lsrs	r3, r3, #5
 8003260:	b2db      	uxtb	r3, r3
 8003262:	f043 0301 	orr.w	r3, r3, #1
 8003266:	b2db      	uxtb	r3, r3
 8003268:	2b01      	cmp	r3, #1
 800326a:	d102      	bne.n	8003272 <HAL_RCC_OscConfig+0x362>
 800326c:	4bbc      	ldr	r3, [pc, #752]	; (8003560 <HAL_RCC_OscConfig+0x650>)
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	e013      	b.n	800329a <HAL_RCC_OscConfig+0x38a>
 8003272:	2302      	movs	r3, #2
 8003274:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003278:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
 800327c:	fa93 f3a3 	rbit	r3, r3
 8003280:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
 8003284:	2302      	movs	r3, #2
 8003286:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 800328a:	f8d7 3184 	ldr.w	r3, [r7, #388]	; 0x184
 800328e:	fa93 f3a3 	rbit	r3, r3
 8003292:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 8003296:	4bb2      	ldr	r3, [pc, #712]	; (8003560 <HAL_RCC_OscConfig+0x650>)
 8003298:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800329a:	2202      	movs	r2, #2
 800329c:	f8c7 217c 	str.w	r2, [r7, #380]	; 0x17c
 80032a0:	f8d7 217c 	ldr.w	r2, [r7, #380]	; 0x17c
 80032a4:	fa92 f2a2 	rbit	r2, r2
 80032a8:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
  return(result);
 80032ac:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 80032b0:	fab2 f282 	clz	r2, r2
 80032b4:	b252      	sxtb	r2, r2
 80032b6:	f042 0220 	orr.w	r2, r2, #32
 80032ba:	b252      	sxtb	r2, r2
 80032bc:	b2d2      	uxtb	r2, r2
 80032be:	f002 021f 	and.w	r2, r2, #31
 80032c2:	2101      	movs	r1, #1
 80032c4:	fa01 f202 	lsl.w	r2, r1, r2
 80032c8:	4013      	ands	r3, r2
 80032ca:	2b00      	cmp	r3, #0
 80032cc:	d007      	beq.n	80032de <HAL_RCC_OscConfig+0x3ce>
 80032ce:	1d3b      	adds	r3, r7, #4
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	691b      	ldr	r3, [r3, #16]
 80032d4:	2b01      	cmp	r3, #1
 80032d6:	d002      	beq.n	80032de <HAL_RCC_OscConfig+0x3ce>
      {
        return HAL_ERROR;
 80032d8:	2301      	movs	r3, #1
 80032da:	f000 bcfc 	b.w	8003cd6 <HAL_RCC_OscConfig+0xdc6>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80032de:	48a0      	ldr	r0, [pc, #640]	; (8003560 <HAL_RCC_OscConfig+0x650>)
 80032e0:	4b9f      	ldr	r3, [pc, #636]	; (8003560 <HAL_RCC_OscConfig+0x650>)
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80032e8:	1d3b      	adds	r3, r7, #4
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	6959      	ldr	r1, [r3, #20]
 80032ee:	23f8      	movs	r3, #248	; 0xf8
 80032f0:	f8c7 3174 	str.w	r3, [r7, #372]	; 0x174
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032f4:	f8d7 3174 	ldr.w	r3, [r7, #372]	; 0x174
 80032f8:	fa93 f3a3 	rbit	r3, r3
 80032fc:	f8c7 3170 	str.w	r3, [r7, #368]	; 0x170
  return(result);
 8003300:	f8d7 3170 	ldr.w	r3, [r7, #368]	; 0x170
 8003304:	fab3 f383 	clz	r3, r3
 8003308:	fa01 f303 	lsl.w	r3, r1, r3
 800330c:	4313      	orrs	r3, r2
 800330e:	6003      	str	r3, [r0, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003310:	e0f5      	b.n	80034fe <HAL_RCC_OscConfig+0x5ee>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003312:	1d3b      	adds	r3, r7, #4
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	691b      	ldr	r3, [r3, #16]
 8003318:	2b00      	cmp	r3, #0
 800331a:	f000 8085 	beq.w	8003428 <HAL_RCC_OscConfig+0x518>
 800331e:	2301      	movs	r3, #1
 8003320:	f8c7 316c 	str.w	r3, [r7, #364]	; 0x16c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003324:	f8d7 316c 	ldr.w	r3, [r7, #364]	; 0x16c
 8003328:	fa93 f3a3 	rbit	r3, r3
 800332c:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
  return(result);
 8003330:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003334:	fab3 f383 	clz	r3, r3
 8003338:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800333c:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8003340:	009b      	lsls	r3, r3, #2
 8003342:	461a      	mov	r2, r3
 8003344:	2301      	movs	r3, #1
 8003346:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003348:	f7fc ff7e 	bl	8000248 <HAL_GetTick>
 800334c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003350:	e00a      	b.n	8003368 <HAL_RCC_OscConfig+0x458>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003352:	f7fc ff79 	bl	8000248 <HAL_GetTick>
 8003356:	4602      	mov	r2, r0
 8003358:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800335c:	1ad3      	subs	r3, r2, r3
 800335e:	2b02      	cmp	r3, #2
 8003360:	d902      	bls.n	8003368 <HAL_RCC_OscConfig+0x458>
          {
            return HAL_TIMEOUT;
 8003362:	2303      	movs	r3, #3
 8003364:	f000 bcb7 	b.w	8003cd6 <HAL_RCC_OscConfig+0xdc6>
 8003368:	2302      	movs	r3, #2
 800336a:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800336e:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
 8003372:	fa93 f3a3 	rbit	r3, r3
 8003376:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
  return(result);
 800337a:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800337e:	fab3 f383 	clz	r3, r3
 8003382:	b2db      	uxtb	r3, r3
 8003384:	095b      	lsrs	r3, r3, #5
 8003386:	b2db      	uxtb	r3, r3
 8003388:	f043 0301 	orr.w	r3, r3, #1
 800338c:	b2db      	uxtb	r3, r3
 800338e:	2b01      	cmp	r3, #1
 8003390:	d102      	bne.n	8003398 <HAL_RCC_OscConfig+0x488>
 8003392:	4b73      	ldr	r3, [pc, #460]	; (8003560 <HAL_RCC_OscConfig+0x650>)
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	e013      	b.n	80033c0 <HAL_RCC_OscConfig+0x4b0>
 8003398:	2302      	movs	r3, #2
 800339a:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800339e:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
 80033a2:	fa93 f3a3 	rbit	r3, r3
 80033a6:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
 80033aa:	2302      	movs	r3, #2
 80033ac:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 80033b0:	f8d7 3154 	ldr.w	r3, [r7, #340]	; 0x154
 80033b4:	fa93 f3a3 	rbit	r3, r3
 80033b8:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 80033bc:	4b68      	ldr	r3, [pc, #416]	; (8003560 <HAL_RCC_OscConfig+0x650>)
 80033be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033c0:	2202      	movs	r2, #2
 80033c2:	f8c7 214c 	str.w	r2, [r7, #332]	; 0x14c
 80033c6:	f8d7 214c 	ldr.w	r2, [r7, #332]	; 0x14c
 80033ca:	fa92 f2a2 	rbit	r2, r2
 80033ce:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
  return(result);
 80033d2:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 80033d6:	fab2 f282 	clz	r2, r2
 80033da:	b252      	sxtb	r2, r2
 80033dc:	f042 0220 	orr.w	r2, r2, #32
 80033e0:	b252      	sxtb	r2, r2
 80033e2:	b2d2      	uxtb	r2, r2
 80033e4:	f002 021f 	and.w	r2, r2, #31
 80033e8:	2101      	movs	r1, #1
 80033ea:	fa01 f202 	lsl.w	r2, r1, r2
 80033ee:	4013      	ands	r3, r2
 80033f0:	2b00      	cmp	r3, #0
 80033f2:	d0ae      	beq.n	8003352 <HAL_RCC_OscConfig+0x442>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80033f4:	485a      	ldr	r0, [pc, #360]	; (8003560 <HAL_RCC_OscConfig+0x650>)
 80033f6:	4b5a      	ldr	r3, [pc, #360]	; (8003560 <HAL_RCC_OscConfig+0x650>)
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80033fe:	1d3b      	adds	r3, r7, #4
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	6959      	ldr	r1, [r3, #20]
 8003404:	23f8      	movs	r3, #248	; 0xf8
 8003406:	f8c7 3144 	str.w	r3, [r7, #324]	; 0x144
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800340a:	f8d7 3144 	ldr.w	r3, [r7, #324]	; 0x144
 800340e:	fa93 f3a3 	rbit	r3, r3
 8003412:	f8c7 3140 	str.w	r3, [r7, #320]	; 0x140
  return(result);
 8003416:	f8d7 3140 	ldr.w	r3, [r7, #320]	; 0x140
 800341a:	fab3 f383 	clz	r3, r3
 800341e:	fa01 f303 	lsl.w	r3, r1, r3
 8003422:	4313      	orrs	r3, r2
 8003424:	6003      	str	r3, [r0, #0]
 8003426:	e06a      	b.n	80034fe <HAL_RCC_OscConfig+0x5ee>
 8003428:	2301      	movs	r3, #1
 800342a:	f8c7 313c 	str.w	r3, [r7, #316]	; 0x13c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800342e:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 8003432:	fa93 f3a3 	rbit	r3, r3
 8003436:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
  return(result);
 800343a:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800343e:	fab3 f383 	clz	r3, r3
 8003442:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8003446:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800344a:	009b      	lsls	r3, r3, #2
 800344c:	461a      	mov	r2, r3
 800344e:	2300      	movs	r3, #0
 8003450:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003452:	f7fc fef9 	bl	8000248 <HAL_GetTick>
 8003456:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800345a:	e00a      	b.n	8003472 <HAL_RCC_OscConfig+0x562>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800345c:	f7fc fef4 	bl	8000248 <HAL_GetTick>
 8003460:	4602      	mov	r2, r0
 8003462:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003466:	1ad3      	subs	r3, r2, r3
 8003468:	2b02      	cmp	r3, #2
 800346a:	d902      	bls.n	8003472 <HAL_RCC_OscConfig+0x562>
          {
            return HAL_TIMEOUT;
 800346c:	2303      	movs	r3, #3
 800346e:	f000 bc32 	b.w	8003cd6 <HAL_RCC_OscConfig+0xdc6>
 8003472:	2302      	movs	r3, #2
 8003474:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003478:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800347c:	fa93 f3a3 	rbit	r3, r3
 8003480:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  return(result);
 8003484:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003488:	fab3 f383 	clz	r3, r3
 800348c:	b2db      	uxtb	r3, r3
 800348e:	095b      	lsrs	r3, r3, #5
 8003490:	b2db      	uxtb	r3, r3
 8003492:	f043 0301 	orr.w	r3, r3, #1
 8003496:	b2db      	uxtb	r3, r3
 8003498:	2b01      	cmp	r3, #1
 800349a:	d102      	bne.n	80034a2 <HAL_RCC_OscConfig+0x592>
 800349c:	4b30      	ldr	r3, [pc, #192]	; (8003560 <HAL_RCC_OscConfig+0x650>)
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	e013      	b.n	80034ca <HAL_RCC_OscConfig+0x5ba>
 80034a2:	2302      	movs	r3, #2
 80034a4:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80034a8:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80034ac:	fa93 f3a3 	rbit	r3, r3
 80034b0:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 80034b4:	2302      	movs	r3, #2
 80034b6:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 80034ba:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 80034be:	fa93 f3a3 	rbit	r3, r3
 80034c2:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 80034c6:	4b26      	ldr	r3, [pc, #152]	; (8003560 <HAL_RCC_OscConfig+0x650>)
 80034c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034ca:	2202      	movs	r2, #2
 80034cc:	f8c7 211c 	str.w	r2, [r7, #284]	; 0x11c
 80034d0:	f8d7 211c 	ldr.w	r2, [r7, #284]	; 0x11c
 80034d4:	fa92 f2a2 	rbit	r2, r2
 80034d8:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
  return(result);
 80034dc:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 80034e0:	fab2 f282 	clz	r2, r2
 80034e4:	b252      	sxtb	r2, r2
 80034e6:	f042 0220 	orr.w	r2, r2, #32
 80034ea:	b252      	sxtb	r2, r2
 80034ec:	b2d2      	uxtb	r2, r2
 80034ee:	f002 021f 	and.w	r2, r2, #31
 80034f2:	2101      	movs	r1, #1
 80034f4:	fa01 f202 	lsl.w	r2, r1, r2
 80034f8:	4013      	ands	r3, r2
 80034fa:	2b00      	cmp	r3, #0
 80034fc:	d1ae      	bne.n	800345c <HAL_RCC_OscConfig+0x54c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80034fe:	1d3b      	adds	r3, r7, #4
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	f003 0308 	and.w	r3, r3, #8
 8003508:	2b00      	cmp	r3, #0
 800350a:	f000 80d8 	beq.w	80036be <HAL_RCC_OscConfig+0x7ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800350e:	1d3b      	adds	r3, r7, #4
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	699b      	ldr	r3, [r3, #24]
 8003514:	2b00      	cmp	r3, #0
 8003516:	d067      	beq.n	80035e8 <HAL_RCC_OscConfig+0x6d8>
 8003518:	2301      	movs	r3, #1
 800351a:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800351e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003522:	fa93 f3a3 	rbit	r3, r3
 8003526:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
  return(result);
 800352a:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800352e:	fab3 f383 	clz	r3, r3
 8003532:	461a      	mov	r2, r3
 8003534:	4b0b      	ldr	r3, [pc, #44]	; (8003564 <HAL_RCC_OscConfig+0x654>)
 8003536:	4413      	add	r3, r2
 8003538:	009b      	lsls	r3, r3, #2
 800353a:	461a      	mov	r2, r3
 800353c:	2301      	movs	r3, #1
 800353e:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003540:	f7fc fe82 	bl	8000248 <HAL_GetTick>
 8003544:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003548:	e00e      	b.n	8003568 <HAL_RCC_OscConfig+0x658>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800354a:	f7fc fe7d 	bl	8000248 <HAL_GetTick>
 800354e:	4602      	mov	r2, r0
 8003550:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003554:	1ad3      	subs	r3, r2, r3
 8003556:	2b02      	cmp	r3, #2
 8003558:	d906      	bls.n	8003568 <HAL_RCC_OscConfig+0x658>
        {
          return HAL_TIMEOUT;
 800355a:	2303      	movs	r3, #3
 800355c:	e3bb      	b.n	8003cd6 <HAL_RCC_OscConfig+0xdc6>
 800355e:	bf00      	nop
 8003560:	40021000 	.word	0x40021000
 8003564:	10908120 	.word	0x10908120
 8003568:	2302      	movs	r3, #2
 800356a:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800356e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003572:	fa93 f3a3 	rbit	r3, r3
 8003576:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 800357a:	2302      	movs	r3, #2
 800357c:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8003580:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8003584:	fa93 f2a3 	rbit	r2, r3
 8003588:	f507 7380 	add.w	r3, r7, #256	; 0x100
 800358c:	601a      	str	r2, [r3, #0]
 800358e:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 8003592:	2202      	movs	r2, #2
 8003594:	601a      	str	r2, [r3, #0]
 8003596:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	fa93 f2a3 	rbit	r2, r3
 80035a0:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 80035a4:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80035a6:	4ba5      	ldr	r3, [pc, #660]	; (800383c <HAL_RCC_OscConfig+0x92c>)
 80035a8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80035aa:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 80035ae:	2102      	movs	r1, #2
 80035b0:	6019      	str	r1, [r3, #0]
 80035b2:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	fa93 f1a3 	rbit	r1, r3
 80035bc:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 80035c0:	6019      	str	r1, [r3, #0]
  return(result);
 80035c2:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	fab3 f383 	clz	r3, r3
 80035cc:	b25b      	sxtb	r3, r3
 80035ce:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 80035d2:	b25b      	sxtb	r3, r3
 80035d4:	b2db      	uxtb	r3, r3
 80035d6:	f003 031f 	and.w	r3, r3, #31
 80035da:	2101      	movs	r1, #1
 80035dc:	fa01 f303 	lsl.w	r3, r1, r3
 80035e0:	4013      	ands	r3, r2
 80035e2:	2b00      	cmp	r3, #0
 80035e4:	d0b1      	beq.n	800354a <HAL_RCC_OscConfig+0x63a>
 80035e6:	e06a      	b.n	80036be <HAL_RCC_OscConfig+0x7ae>
 80035e8:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 80035ec:	2201      	movs	r2, #1
 80035ee:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80035f0:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	fa93 f2a3 	rbit	r2, r3
 80035fa:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 80035fe:	601a      	str	r2, [r3, #0]
  return(result);
 8003600:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 8003604:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003606:	fab3 f383 	clz	r3, r3
 800360a:	461a      	mov	r2, r3
 800360c:	4b8c      	ldr	r3, [pc, #560]	; (8003840 <HAL_RCC_OscConfig+0x930>)
 800360e:	4413      	add	r3, r2
 8003610:	009b      	lsls	r3, r3, #2
 8003612:	461a      	mov	r2, r3
 8003614:	2300      	movs	r3, #0
 8003616:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003618:	f7fc fe16 	bl	8000248 <HAL_GetTick>
 800361c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003620:	e009      	b.n	8003636 <HAL_RCC_OscConfig+0x726>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003622:	f7fc fe11 	bl	8000248 <HAL_GetTick>
 8003626:	4602      	mov	r2, r0
 8003628:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800362c:	1ad3      	subs	r3, r2, r3
 800362e:	2b02      	cmp	r3, #2
 8003630:	d901      	bls.n	8003636 <HAL_RCC_OscConfig+0x726>
        {
          return HAL_TIMEOUT;
 8003632:	2303      	movs	r3, #3
 8003634:	e34f      	b.n	8003cd6 <HAL_RCC_OscConfig+0xdc6>
 8003636:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 800363a:	2202      	movs	r2, #2
 800363c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800363e:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	fa93 f2a3 	rbit	r2, r3
 8003648:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 800364c:	601a      	str	r2, [r3, #0]
 800364e:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8003652:	2202      	movs	r2, #2
 8003654:	601a      	str	r2, [r3, #0]
 8003656:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	fa93 f2a3 	rbit	r2, r3
 8003660:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 8003664:	601a      	str	r2, [r3, #0]
 8003666:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 800366a:	2202      	movs	r2, #2
 800366c:	601a      	str	r2, [r3, #0]
 800366e:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	fa93 f2a3 	rbit	r2, r3
 8003678:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 800367c:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800367e:	4b6f      	ldr	r3, [pc, #444]	; (800383c <HAL_RCC_OscConfig+0x92c>)
 8003680:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003682:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8003686:	2102      	movs	r1, #2
 8003688:	6019      	str	r1, [r3, #0]
 800368a:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	fa93 f1a3 	rbit	r1, r3
 8003694:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8003698:	6019      	str	r1, [r3, #0]
  return(result);
 800369a:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	fab3 f383 	clz	r3, r3
 80036a4:	b25b      	sxtb	r3, r3
 80036a6:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 80036aa:	b25b      	sxtb	r3, r3
 80036ac:	b2db      	uxtb	r3, r3
 80036ae:	f003 031f 	and.w	r3, r3, #31
 80036b2:	2101      	movs	r1, #1
 80036b4:	fa01 f303 	lsl.w	r3, r1, r3
 80036b8:	4013      	ands	r3, r2
 80036ba:	2b00      	cmp	r3, #0
 80036bc:	d1b1      	bne.n	8003622 <HAL_RCC_OscConfig+0x712>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80036be:	1d3b      	adds	r3, r7, #4
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	f003 0304 	and.w	r3, r3, #4
 80036c8:	2b00      	cmp	r3, #0
 80036ca:	f000 8159 	beq.w	8003980 <HAL_RCC_OscConfig+0xa70>
  {
    FlagStatus       pwrclkchanged = RESET;
 80036ce:	2300      	movs	r3, #0
 80036d0:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80036d4:	4b59      	ldr	r3, [pc, #356]	; (800383c <HAL_RCC_OscConfig+0x92c>)
 80036d6:	69db      	ldr	r3, [r3, #28]
 80036d8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80036dc:	2b00      	cmp	r3, #0
 80036de:	d112      	bne.n	8003706 <HAL_RCC_OscConfig+0x7f6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80036e0:	4a56      	ldr	r2, [pc, #344]	; (800383c <HAL_RCC_OscConfig+0x92c>)
 80036e2:	4b56      	ldr	r3, [pc, #344]	; (800383c <HAL_RCC_OscConfig+0x92c>)
 80036e4:	69db      	ldr	r3, [r3, #28]
 80036e6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80036ea:	61d3      	str	r3, [r2, #28]
 80036ec:	4b53      	ldr	r3, [pc, #332]	; (800383c <HAL_RCC_OscConfig+0x92c>)
 80036ee:	69db      	ldr	r3, [r3, #28]
 80036f0:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 80036f4:	f107 030c 	add.w	r3, r7, #12
 80036f8:	601a      	str	r2, [r3, #0]
 80036fa:	f107 030c 	add.w	r3, r7, #12
 80036fe:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8003700:	2301      	movs	r3, #1
 8003702:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003706:	4b4f      	ldr	r3, [pc, #316]	; (8003844 <HAL_RCC_OscConfig+0x934>)
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800370e:	2b00      	cmp	r3, #0
 8003710:	d11a      	bne.n	8003748 <HAL_RCC_OscConfig+0x838>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003712:	4a4c      	ldr	r2, [pc, #304]	; (8003844 <HAL_RCC_OscConfig+0x934>)
 8003714:	4b4b      	ldr	r3, [pc, #300]	; (8003844 <HAL_RCC_OscConfig+0x934>)
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800371c:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800371e:	f7fc fd93 	bl	8000248 <HAL_GetTick>
 8003722:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003726:	e009      	b.n	800373c <HAL_RCC_OscConfig+0x82c>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003728:	f7fc fd8e 	bl	8000248 <HAL_GetTick>
 800372c:	4602      	mov	r2, r0
 800372e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003732:	1ad3      	subs	r3, r2, r3
 8003734:	2b64      	cmp	r3, #100	; 0x64
 8003736:	d901      	bls.n	800373c <HAL_RCC_OscConfig+0x82c>
        {
          return HAL_TIMEOUT;
 8003738:	2303      	movs	r3, #3
 800373a:	e2cc      	b.n	8003cd6 <HAL_RCC_OscConfig+0xdc6>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800373c:	4b41      	ldr	r3, [pc, #260]	; (8003844 <HAL_RCC_OscConfig+0x934>)
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003744:	2b00      	cmp	r3, #0
 8003746:	d0ef      	beq.n	8003728 <HAL_RCC_OscConfig+0x818>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003748:	1d3b      	adds	r3, r7, #4
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	68db      	ldr	r3, [r3, #12]
 800374e:	2b01      	cmp	r3, #1
 8003750:	d106      	bne.n	8003760 <HAL_RCC_OscConfig+0x850>
 8003752:	4a3a      	ldr	r2, [pc, #232]	; (800383c <HAL_RCC_OscConfig+0x92c>)
 8003754:	4b39      	ldr	r3, [pc, #228]	; (800383c <HAL_RCC_OscConfig+0x92c>)
 8003756:	6a1b      	ldr	r3, [r3, #32]
 8003758:	f043 0301 	orr.w	r3, r3, #1
 800375c:	6213      	str	r3, [r2, #32]
 800375e:	e02f      	b.n	80037c0 <HAL_RCC_OscConfig+0x8b0>
 8003760:	1d3b      	adds	r3, r7, #4
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	68db      	ldr	r3, [r3, #12]
 8003766:	2b00      	cmp	r3, #0
 8003768:	d10c      	bne.n	8003784 <HAL_RCC_OscConfig+0x874>
 800376a:	4a34      	ldr	r2, [pc, #208]	; (800383c <HAL_RCC_OscConfig+0x92c>)
 800376c:	4b33      	ldr	r3, [pc, #204]	; (800383c <HAL_RCC_OscConfig+0x92c>)
 800376e:	6a1b      	ldr	r3, [r3, #32]
 8003770:	f023 0301 	bic.w	r3, r3, #1
 8003774:	6213      	str	r3, [r2, #32]
 8003776:	4a31      	ldr	r2, [pc, #196]	; (800383c <HAL_RCC_OscConfig+0x92c>)
 8003778:	4b30      	ldr	r3, [pc, #192]	; (800383c <HAL_RCC_OscConfig+0x92c>)
 800377a:	6a1b      	ldr	r3, [r3, #32]
 800377c:	f023 0304 	bic.w	r3, r3, #4
 8003780:	6213      	str	r3, [r2, #32]
 8003782:	e01d      	b.n	80037c0 <HAL_RCC_OscConfig+0x8b0>
 8003784:	1d3b      	adds	r3, r7, #4
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	68db      	ldr	r3, [r3, #12]
 800378a:	2b05      	cmp	r3, #5
 800378c:	d10c      	bne.n	80037a8 <HAL_RCC_OscConfig+0x898>
 800378e:	4a2b      	ldr	r2, [pc, #172]	; (800383c <HAL_RCC_OscConfig+0x92c>)
 8003790:	4b2a      	ldr	r3, [pc, #168]	; (800383c <HAL_RCC_OscConfig+0x92c>)
 8003792:	6a1b      	ldr	r3, [r3, #32]
 8003794:	f043 0304 	orr.w	r3, r3, #4
 8003798:	6213      	str	r3, [r2, #32]
 800379a:	4a28      	ldr	r2, [pc, #160]	; (800383c <HAL_RCC_OscConfig+0x92c>)
 800379c:	4b27      	ldr	r3, [pc, #156]	; (800383c <HAL_RCC_OscConfig+0x92c>)
 800379e:	6a1b      	ldr	r3, [r3, #32]
 80037a0:	f043 0301 	orr.w	r3, r3, #1
 80037a4:	6213      	str	r3, [r2, #32]
 80037a6:	e00b      	b.n	80037c0 <HAL_RCC_OscConfig+0x8b0>
 80037a8:	4a24      	ldr	r2, [pc, #144]	; (800383c <HAL_RCC_OscConfig+0x92c>)
 80037aa:	4b24      	ldr	r3, [pc, #144]	; (800383c <HAL_RCC_OscConfig+0x92c>)
 80037ac:	6a1b      	ldr	r3, [r3, #32]
 80037ae:	f023 0301 	bic.w	r3, r3, #1
 80037b2:	6213      	str	r3, [r2, #32]
 80037b4:	4a21      	ldr	r2, [pc, #132]	; (800383c <HAL_RCC_OscConfig+0x92c>)
 80037b6:	4b21      	ldr	r3, [pc, #132]	; (800383c <HAL_RCC_OscConfig+0x92c>)
 80037b8:	6a1b      	ldr	r3, [r3, #32]
 80037ba:	f023 0304 	bic.w	r3, r3, #4
 80037be:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80037c0:	1d3b      	adds	r3, r7, #4
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	68db      	ldr	r3, [r3, #12]
 80037c6:	2b00      	cmp	r3, #0
 80037c8:	d06b      	beq.n	80038a2 <HAL_RCC_OscConfig+0x992>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80037ca:	f7fc fd3d 	bl	8000248 <HAL_GetTick>
 80037ce:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80037d2:	e00b      	b.n	80037ec <HAL_RCC_OscConfig+0x8dc>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80037d4:	f7fc fd38 	bl	8000248 <HAL_GetTick>
 80037d8:	4602      	mov	r2, r0
 80037da:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80037de:	1ad3      	subs	r3, r2, r3
 80037e0:	f241 3288 	movw	r2, #5000	; 0x1388
 80037e4:	4293      	cmp	r3, r2
 80037e6:	d901      	bls.n	80037ec <HAL_RCC_OscConfig+0x8dc>
        {
          return HAL_TIMEOUT;
 80037e8:	2303      	movs	r3, #3
 80037ea:	e274      	b.n	8003cd6 <HAL_RCC_OscConfig+0xdc6>
 80037ec:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 80037f0:	2202      	movs	r2, #2
 80037f2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80037f4:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	fa93 f2a3 	rbit	r2, r3
 80037fe:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 8003802:	601a      	str	r2, [r3, #0]
 8003804:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8003808:	2202      	movs	r2, #2
 800380a:	601a      	str	r2, [r3, #0]
 800380c:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	fa93 f2a3 	rbit	r2, r3
 8003816:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 800381a:	601a      	str	r2, [r3, #0]
  return(result);
 800381c:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 8003820:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003822:	fab3 f383 	clz	r3, r3
 8003826:	b2db      	uxtb	r3, r3
 8003828:	095b      	lsrs	r3, r3, #5
 800382a:	b2db      	uxtb	r3, r3
 800382c:	f043 0302 	orr.w	r3, r3, #2
 8003830:	b2db      	uxtb	r3, r3
 8003832:	2b02      	cmp	r3, #2
 8003834:	d108      	bne.n	8003848 <HAL_RCC_OscConfig+0x938>
 8003836:	4b01      	ldr	r3, [pc, #4]	; (800383c <HAL_RCC_OscConfig+0x92c>)
 8003838:	6a1b      	ldr	r3, [r3, #32]
 800383a:	e013      	b.n	8003864 <HAL_RCC_OscConfig+0x954>
 800383c:	40021000 	.word	0x40021000
 8003840:	10908120 	.word	0x10908120
 8003844:	40007000 	.word	0x40007000
 8003848:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 800384c:	2202      	movs	r2, #2
 800384e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003850:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	fa93 f2a3 	rbit	r2, r3
 800385a:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 800385e:	601a      	str	r2, [r3, #0]
 8003860:	4bbb      	ldr	r3, [pc, #748]	; (8003b50 <HAL_RCC_OscConfig+0xc40>)
 8003862:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003864:	f107 02ac 	add.w	r2, r7, #172	; 0xac
 8003868:	2102      	movs	r1, #2
 800386a:	6011      	str	r1, [r2, #0]
 800386c:	f107 02ac 	add.w	r2, r7, #172	; 0xac
 8003870:	6812      	ldr	r2, [r2, #0]
 8003872:	fa92 f1a2 	rbit	r1, r2
 8003876:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 800387a:	6011      	str	r1, [r2, #0]
  return(result);
 800387c:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 8003880:	6812      	ldr	r2, [r2, #0]
 8003882:	fab2 f282 	clz	r2, r2
 8003886:	b252      	sxtb	r2, r2
 8003888:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800388c:	b252      	sxtb	r2, r2
 800388e:	b2d2      	uxtb	r2, r2
 8003890:	f002 021f 	and.w	r2, r2, #31
 8003894:	2101      	movs	r1, #1
 8003896:	fa01 f202 	lsl.w	r2, r1, r2
 800389a:	4013      	ands	r3, r2
 800389c:	2b00      	cmp	r3, #0
 800389e:	d099      	beq.n	80037d4 <HAL_RCC_OscConfig+0x8c4>
 80038a0:	e064      	b.n	800396c <HAL_RCC_OscConfig+0xa5c>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80038a2:	f7fc fcd1 	bl	8000248 <HAL_GetTick>
 80038a6:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80038aa:	e00b      	b.n	80038c4 <HAL_RCC_OscConfig+0x9b4>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80038ac:	f7fc fccc 	bl	8000248 <HAL_GetTick>
 80038b0:	4602      	mov	r2, r0
 80038b2:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80038b6:	1ad3      	subs	r3, r2, r3
 80038b8:	f241 3288 	movw	r2, #5000	; 0x1388
 80038bc:	4293      	cmp	r3, r2
 80038be:	d901      	bls.n	80038c4 <HAL_RCC_OscConfig+0x9b4>
        {
          return HAL_TIMEOUT;
 80038c0:	2303      	movs	r3, #3
 80038c2:	e208      	b.n	8003cd6 <HAL_RCC_OscConfig+0xdc6>
 80038c4:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80038c8:	2202      	movs	r2, #2
 80038ca:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80038cc:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	fa93 f2a3 	rbit	r2, r3
 80038d6:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 80038da:	601a      	str	r2, [r3, #0]
 80038dc:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80038e0:	2202      	movs	r2, #2
 80038e2:	601a      	str	r2, [r3, #0]
 80038e4:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	fa93 f2a3 	rbit	r2, r3
 80038ee:	f107 0398 	add.w	r3, r7, #152	; 0x98
 80038f2:	601a      	str	r2, [r3, #0]
  return(result);
 80038f4:	f107 0398 	add.w	r3, r7, #152	; 0x98
 80038f8:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80038fa:	fab3 f383 	clz	r3, r3
 80038fe:	b2db      	uxtb	r3, r3
 8003900:	095b      	lsrs	r3, r3, #5
 8003902:	b2db      	uxtb	r3, r3
 8003904:	f043 0302 	orr.w	r3, r3, #2
 8003908:	b2db      	uxtb	r3, r3
 800390a:	2b02      	cmp	r3, #2
 800390c:	d102      	bne.n	8003914 <HAL_RCC_OscConfig+0xa04>
 800390e:	4b90      	ldr	r3, [pc, #576]	; (8003b50 <HAL_RCC_OscConfig+0xc40>)
 8003910:	6a1b      	ldr	r3, [r3, #32]
 8003912:	e00d      	b.n	8003930 <HAL_RCC_OscConfig+0xa20>
 8003914:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8003918:	2202      	movs	r2, #2
 800391a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800391c:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	fa93 f2a3 	rbit	r2, r3
 8003926:	f107 0390 	add.w	r3, r7, #144	; 0x90
 800392a:	601a      	str	r2, [r3, #0]
 800392c:	4b88      	ldr	r3, [pc, #544]	; (8003b50 <HAL_RCC_OscConfig+0xc40>)
 800392e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003930:	f107 028c 	add.w	r2, r7, #140	; 0x8c
 8003934:	2102      	movs	r1, #2
 8003936:	6011      	str	r1, [r2, #0]
 8003938:	f107 028c 	add.w	r2, r7, #140	; 0x8c
 800393c:	6812      	ldr	r2, [r2, #0]
 800393e:	fa92 f1a2 	rbit	r1, r2
 8003942:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8003946:	6011      	str	r1, [r2, #0]
  return(result);
 8003948:	f107 0288 	add.w	r2, r7, #136	; 0x88
 800394c:	6812      	ldr	r2, [r2, #0]
 800394e:	fab2 f282 	clz	r2, r2
 8003952:	b252      	sxtb	r2, r2
 8003954:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003958:	b252      	sxtb	r2, r2
 800395a:	b2d2      	uxtb	r2, r2
 800395c:	f002 021f 	and.w	r2, r2, #31
 8003960:	2101      	movs	r1, #1
 8003962:	fa01 f202 	lsl.w	r2, r1, r2
 8003966:	4013      	ands	r3, r2
 8003968:	2b00      	cmp	r3, #0
 800396a:	d19f      	bne.n	80038ac <HAL_RCC_OscConfig+0x99c>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800396c:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 8003970:	2b01      	cmp	r3, #1
 8003972:	d105      	bne.n	8003980 <HAL_RCC_OscConfig+0xa70>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003974:	4a76      	ldr	r2, [pc, #472]	; (8003b50 <HAL_RCC_OscConfig+0xc40>)
 8003976:	4b76      	ldr	r3, [pc, #472]	; (8003b50 <HAL_RCC_OscConfig+0xc40>)
 8003978:	69db      	ldr	r3, [r3, #28]
 800397a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800397e:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003980:	1d3b      	adds	r3, r7, #4
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	69db      	ldr	r3, [r3, #28]
 8003986:	2b00      	cmp	r3, #0
 8003988:	f000 81a4 	beq.w	8003cd4 <HAL_RCC_OscConfig+0xdc4>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800398c:	4b70      	ldr	r3, [pc, #448]	; (8003b50 <HAL_RCC_OscConfig+0xc40>)
 800398e:	685b      	ldr	r3, [r3, #4]
 8003990:	f003 030c 	and.w	r3, r3, #12
 8003994:	2b08      	cmp	r3, #8
 8003996:	f000 819b 	beq.w	8003cd0 <HAL_RCC_OscConfig+0xdc0>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800399a:	1d3b      	adds	r3, r7, #4
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	69db      	ldr	r3, [r3, #28]
 80039a0:	2b02      	cmp	r3, #2
 80039a2:	f040 8113 	bne.w	8003bcc <HAL_RCC_OscConfig+0xcbc>
 80039a6:	f107 0384 	add.w	r3, r7, #132	; 0x84
 80039aa:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80039ae:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80039b0:	f107 0384 	add.w	r3, r7, #132	; 0x84
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	fa93 f2a3 	rbit	r2, r3
 80039ba:	f107 0380 	add.w	r3, r7, #128	; 0x80
 80039be:	601a      	str	r2, [r3, #0]
  return(result);
 80039c0:	f107 0380 	add.w	r3, r7, #128	; 0x80
 80039c4:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80039c6:	fab3 f383 	clz	r3, r3
 80039ca:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80039ce:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80039d2:	009b      	lsls	r3, r3, #2
 80039d4:	461a      	mov	r2, r3
 80039d6:	2300      	movs	r3, #0
 80039d8:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80039da:	f7fc fc35 	bl	8000248 <HAL_GetTick>
 80039de:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80039e2:	e009      	b.n	80039f8 <HAL_RCC_OscConfig+0xae8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80039e4:	f7fc fc30 	bl	8000248 <HAL_GetTick>
 80039e8:	4602      	mov	r2, r0
 80039ea:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80039ee:	1ad3      	subs	r3, r2, r3
 80039f0:	2b02      	cmp	r3, #2
 80039f2:	d901      	bls.n	80039f8 <HAL_RCC_OscConfig+0xae8>
          {
            return HAL_TIMEOUT;
 80039f4:	2303      	movs	r3, #3
 80039f6:	e16e      	b.n	8003cd6 <HAL_RCC_OscConfig+0xdc6>
 80039f8:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 80039fc:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003a00:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a02:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	fa93 f2a3 	rbit	r2, r3
 8003a0c:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8003a10:	601a      	str	r2, [r3, #0]
  return(result);
 8003a12:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8003a16:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003a18:	fab3 f383 	clz	r3, r3
 8003a1c:	b2db      	uxtb	r3, r3
 8003a1e:	095b      	lsrs	r3, r3, #5
 8003a20:	b2db      	uxtb	r3, r3
 8003a22:	f043 0301 	orr.w	r3, r3, #1
 8003a26:	b2db      	uxtb	r3, r3
 8003a28:	2b01      	cmp	r3, #1
 8003a2a:	d102      	bne.n	8003a32 <HAL_RCC_OscConfig+0xb22>
 8003a2c:	4b48      	ldr	r3, [pc, #288]	; (8003b50 <HAL_RCC_OscConfig+0xc40>)
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	e01b      	b.n	8003a6a <HAL_RCC_OscConfig+0xb5a>
 8003a32:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8003a36:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003a3a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a3c:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	fa93 f2a3 	rbit	r2, r3
 8003a46:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8003a4a:	601a      	str	r2, [r3, #0]
 8003a4c:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8003a50:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003a54:	601a      	str	r2, [r3, #0]
 8003a56:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	fa93 f2a3 	rbit	r2, r3
 8003a60:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8003a64:	601a      	str	r2, [r3, #0]
 8003a66:	4b3a      	ldr	r3, [pc, #232]	; (8003b50 <HAL_RCC_OscConfig+0xc40>)
 8003a68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a6a:	f107 0264 	add.w	r2, r7, #100	; 0x64
 8003a6e:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8003a72:	6011      	str	r1, [r2, #0]
 8003a74:	f107 0264 	add.w	r2, r7, #100	; 0x64
 8003a78:	6812      	ldr	r2, [r2, #0]
 8003a7a:	fa92 f1a2 	rbit	r1, r2
 8003a7e:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8003a82:	6011      	str	r1, [r2, #0]
  return(result);
 8003a84:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8003a88:	6812      	ldr	r2, [r2, #0]
 8003a8a:	fab2 f282 	clz	r2, r2
 8003a8e:	b252      	sxtb	r2, r2
 8003a90:	f042 0220 	orr.w	r2, r2, #32
 8003a94:	b252      	sxtb	r2, r2
 8003a96:	b2d2      	uxtb	r2, r2
 8003a98:	f002 021f 	and.w	r2, r2, #31
 8003a9c:	2101      	movs	r1, #1
 8003a9e:	fa01 f202 	lsl.w	r2, r1, r2
 8003aa2:	4013      	ands	r3, r2
 8003aa4:	2b00      	cmp	r3, #0
 8003aa6:	d19d      	bne.n	80039e4 <HAL_RCC_OscConfig+0xad4>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003aa8:	4829      	ldr	r0, [pc, #164]	; (8003b50 <HAL_RCC_OscConfig+0xc40>)
 8003aaa:	4b29      	ldr	r3, [pc, #164]	; (8003b50 <HAL_RCC_OscConfig+0xc40>)
 8003aac:	685b      	ldr	r3, [r3, #4]
 8003aae:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8003ab2:	1d3b      	adds	r3, r7, #4
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8003ab8:	1d3b      	adds	r3, r7, #4
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	6a1b      	ldr	r3, [r3, #32]
 8003abe:	430b      	orrs	r3, r1
 8003ac0:	4313      	orrs	r3, r2
 8003ac2:	6043      	str	r3, [r0, #4]
 8003ac4:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8003ac8:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8003acc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ace:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	fa93 f2a3 	rbit	r2, r3
 8003ad8:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8003adc:	601a      	str	r2, [r3, #0]
  return(result);
 8003ade:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8003ae2:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003ae4:	fab3 f383 	clz	r3, r3
 8003ae8:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8003aec:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8003af0:	009b      	lsls	r3, r3, #2
 8003af2:	461a      	mov	r2, r3
 8003af4:	2301      	movs	r3, #1
 8003af6:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003af8:	f7fc fba6 	bl	8000248 <HAL_GetTick>
 8003afc:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003b00:	e009      	b.n	8003b16 <HAL_RCC_OscConfig+0xc06>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003b02:	f7fc fba1 	bl	8000248 <HAL_GetTick>
 8003b06:	4602      	mov	r2, r0
 8003b08:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003b0c:	1ad3      	subs	r3, r2, r3
 8003b0e:	2b02      	cmp	r3, #2
 8003b10:	d901      	bls.n	8003b16 <HAL_RCC_OscConfig+0xc06>
          {
            return HAL_TIMEOUT;
 8003b12:	2303      	movs	r3, #3
 8003b14:	e0df      	b.n	8003cd6 <HAL_RCC_OscConfig+0xdc6>
 8003b16:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8003b1a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003b1e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b20:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	fa93 f2a3 	rbit	r2, r3
 8003b2a:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8003b2e:	601a      	str	r2, [r3, #0]
  return(result);
 8003b30:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8003b34:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003b36:	fab3 f383 	clz	r3, r3
 8003b3a:	b2db      	uxtb	r3, r3
 8003b3c:	095b      	lsrs	r3, r3, #5
 8003b3e:	b2db      	uxtb	r3, r3
 8003b40:	f043 0301 	orr.w	r3, r3, #1
 8003b44:	b2db      	uxtb	r3, r3
 8003b46:	2b01      	cmp	r3, #1
 8003b48:	d104      	bne.n	8003b54 <HAL_RCC_OscConfig+0xc44>
 8003b4a:	4b01      	ldr	r3, [pc, #4]	; (8003b50 <HAL_RCC_OscConfig+0xc40>)
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	e01d      	b.n	8003b8c <HAL_RCC_OscConfig+0xc7c>
 8003b50:	40021000 	.word	0x40021000
 8003b54:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8003b58:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003b5c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b5e:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	fa93 f2a3 	rbit	r2, r3
 8003b68:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8003b6c:	601a      	str	r2, [r3, #0]
 8003b6e:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8003b72:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003b76:	601a      	str	r2, [r3, #0]
 8003b78:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	fa93 f2a3 	rbit	r2, r3
 8003b82:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8003b86:	601a      	str	r2, [r3, #0]
 8003b88:	4b55      	ldr	r3, [pc, #340]	; (8003ce0 <HAL_RCC_OscConfig+0xdd0>)
 8003b8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b8c:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 8003b90:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8003b94:	6011      	str	r1, [r2, #0]
 8003b96:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 8003b9a:	6812      	ldr	r2, [r2, #0]
 8003b9c:	fa92 f1a2 	rbit	r1, r2
 8003ba0:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8003ba4:	6011      	str	r1, [r2, #0]
  return(result);
 8003ba6:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8003baa:	6812      	ldr	r2, [r2, #0]
 8003bac:	fab2 f282 	clz	r2, r2
 8003bb0:	b252      	sxtb	r2, r2
 8003bb2:	f042 0220 	orr.w	r2, r2, #32
 8003bb6:	b252      	sxtb	r2, r2
 8003bb8:	b2d2      	uxtb	r2, r2
 8003bba:	f002 021f 	and.w	r2, r2, #31
 8003bbe:	2101      	movs	r1, #1
 8003bc0:	fa01 f202 	lsl.w	r2, r1, r2
 8003bc4:	4013      	ands	r3, r2
 8003bc6:	2b00      	cmp	r3, #0
 8003bc8:	d09b      	beq.n	8003b02 <HAL_RCC_OscConfig+0xbf2>
 8003bca:	e083      	b.n	8003cd4 <HAL_RCC_OscConfig+0xdc4>
 8003bcc:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8003bd0:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8003bd4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003bd6:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	fa93 f2a3 	rbit	r2, r3
 8003be0:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8003be4:	601a      	str	r2, [r3, #0]
  return(result);
 8003be6:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8003bea:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003bec:	fab3 f383 	clz	r3, r3
 8003bf0:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8003bf4:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8003bf8:	009b      	lsls	r3, r3, #2
 8003bfa:	461a      	mov	r2, r3
 8003bfc:	2300      	movs	r3, #0
 8003bfe:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c00:	f7fc fb22 	bl	8000248 <HAL_GetTick>
 8003c04:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003c08:	e009      	b.n	8003c1e <HAL_RCC_OscConfig+0xd0e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003c0a:	f7fc fb1d 	bl	8000248 <HAL_GetTick>
 8003c0e:	4602      	mov	r2, r0
 8003c10:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003c14:	1ad3      	subs	r3, r2, r3
 8003c16:	2b02      	cmp	r3, #2
 8003c18:	d901      	bls.n	8003c1e <HAL_RCC_OscConfig+0xd0e>
          {
            return HAL_TIMEOUT;
 8003c1a:	2303      	movs	r3, #3
 8003c1c:	e05b      	b.n	8003cd6 <HAL_RCC_OscConfig+0xdc6>
 8003c1e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003c22:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003c26:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c28:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	fa93 f2a3 	rbit	r2, r3
 8003c32:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003c36:	601a      	str	r2, [r3, #0]
  return(result);
 8003c38:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003c3c:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003c3e:	fab3 f383 	clz	r3, r3
 8003c42:	b2db      	uxtb	r3, r3
 8003c44:	095b      	lsrs	r3, r3, #5
 8003c46:	b2db      	uxtb	r3, r3
 8003c48:	f043 0301 	orr.w	r3, r3, #1
 8003c4c:	b2db      	uxtb	r3, r3
 8003c4e:	2b01      	cmp	r3, #1
 8003c50:	d102      	bne.n	8003c58 <HAL_RCC_OscConfig+0xd48>
 8003c52:	4b23      	ldr	r3, [pc, #140]	; (8003ce0 <HAL_RCC_OscConfig+0xdd0>)
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	e01b      	b.n	8003c90 <HAL_RCC_OscConfig+0xd80>
 8003c58:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003c5c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003c60:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c62:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	fa93 f2a3 	rbit	r2, r3
 8003c6c:	f107 0320 	add.w	r3, r7, #32
 8003c70:	601a      	str	r2, [r3, #0]
 8003c72:	f107 031c 	add.w	r3, r7, #28
 8003c76:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003c7a:	601a      	str	r2, [r3, #0]
 8003c7c:	f107 031c 	add.w	r3, r7, #28
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	fa93 f2a3 	rbit	r2, r3
 8003c86:	f107 0318 	add.w	r3, r7, #24
 8003c8a:	601a      	str	r2, [r3, #0]
 8003c8c:	4b14      	ldr	r3, [pc, #80]	; (8003ce0 <HAL_RCC_OscConfig+0xdd0>)
 8003c8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c90:	f107 0214 	add.w	r2, r7, #20
 8003c94:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8003c98:	6011      	str	r1, [r2, #0]
 8003c9a:	f107 0214 	add.w	r2, r7, #20
 8003c9e:	6812      	ldr	r2, [r2, #0]
 8003ca0:	fa92 f1a2 	rbit	r1, r2
 8003ca4:	f107 0210 	add.w	r2, r7, #16
 8003ca8:	6011      	str	r1, [r2, #0]
  return(result);
 8003caa:	f107 0210 	add.w	r2, r7, #16
 8003cae:	6812      	ldr	r2, [r2, #0]
 8003cb0:	fab2 f282 	clz	r2, r2
 8003cb4:	b252      	sxtb	r2, r2
 8003cb6:	f042 0220 	orr.w	r2, r2, #32
 8003cba:	b252      	sxtb	r2, r2
 8003cbc:	b2d2      	uxtb	r2, r2
 8003cbe:	f002 021f 	and.w	r2, r2, #31
 8003cc2:	2101      	movs	r1, #1
 8003cc4:	fa01 f202 	lsl.w	r2, r1, r2
 8003cc8:	4013      	ands	r3, r2
 8003cca:	2b00      	cmp	r3, #0
 8003ccc:	d19d      	bne.n	8003c0a <HAL_RCC_OscConfig+0xcfa>
 8003cce:	e001      	b.n	8003cd4 <HAL_RCC_OscConfig+0xdc4>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8003cd0:	2301      	movs	r3, #1
 8003cd2:	e000      	b.n	8003cd6 <HAL_RCC_OscConfig+0xdc6>
    }
  }
  
  return HAL_OK;
 8003cd4:	2300      	movs	r3, #0
}
 8003cd6:	4618      	mov	r0, r3
 8003cd8:	f507 7700 	add.w	r7, r7, #512	; 0x200
 8003cdc:	46bd      	mov	sp, r7
 8003cde:	bd80      	pop	{r7, pc}
 8003ce0:	40021000 	.word	0x40021000

08003ce4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003ce4:	b580      	push	{r7, lr}
 8003ce6:	b09e      	sub	sp, #120	; 0x78
 8003ce8:	af00      	add	r7, sp, #0
 8003cea:	6078      	str	r0, [r7, #4]
 8003cec:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8003cee:	2300      	movs	r3, #0
 8003cf0:	677b      	str	r3, [r7, #116]	; 0x74
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8003cf2:	4ba7      	ldr	r3, [pc, #668]	; (8003f90 <HAL_RCC_ClockConfig+0x2ac>)
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	f003 0207 	and.w	r2, r3, #7
 8003cfa:	683b      	ldr	r3, [r7, #0]
 8003cfc:	429a      	cmp	r2, r3
 8003cfe:	d210      	bcs.n	8003d22 <HAL_RCC_ClockConfig+0x3e>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003d00:	49a3      	ldr	r1, [pc, #652]	; (8003f90 <HAL_RCC_ClockConfig+0x2ac>)
 8003d02:	4ba3      	ldr	r3, [pc, #652]	; (8003f90 <HAL_RCC_ClockConfig+0x2ac>)
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	f023 0207 	bic.w	r2, r3, #7
 8003d0a:	683b      	ldr	r3, [r7, #0]
 8003d0c:	4313      	orrs	r3, r2
 8003d0e:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8003d10:	4b9f      	ldr	r3, [pc, #636]	; (8003f90 <HAL_RCC_ClockConfig+0x2ac>)
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	f003 0207 	and.w	r2, r3, #7
 8003d18:	683b      	ldr	r3, [r7, #0]
 8003d1a:	429a      	cmp	r2, r3
 8003d1c:	d001      	beq.n	8003d22 <HAL_RCC_ClockConfig+0x3e>
    {
      return HAL_ERROR;
 8003d1e:	2301      	movs	r3, #1
 8003d20:	e175      	b.n	800400e <HAL_RCC_ClockConfig+0x32a>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	f003 0302 	and.w	r3, r3, #2
 8003d2a:	2b00      	cmp	r3, #0
 8003d2c:	d008      	beq.n	8003d40 <HAL_RCC_ClockConfig+0x5c>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003d2e:	4999      	ldr	r1, [pc, #612]	; (8003f94 <HAL_RCC_ClockConfig+0x2b0>)
 8003d30:	4b98      	ldr	r3, [pc, #608]	; (8003f94 <HAL_RCC_ClockConfig+0x2b0>)
 8003d32:	685b      	ldr	r3, [r3, #4]
 8003d34:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	689b      	ldr	r3, [r3, #8]
 8003d3c:	4313      	orrs	r3, r2
 8003d3e:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	f003 0301 	and.w	r3, r3, #1
 8003d48:	2b00      	cmp	r3, #0
 8003d4a:	f000 8109 	beq.w	8003f60 <HAL_RCC_ClockConfig+0x27c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	685b      	ldr	r3, [r3, #4]
 8003d52:	2b01      	cmp	r3, #1
 8003d54:	d13d      	bne.n	8003dd2 <HAL_RCC_ClockConfig+0xee>
 8003d56:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003d5a:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d5c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003d5e:	fa93 f3a3 	rbit	r3, r3
 8003d62:	66fb      	str	r3, [r7, #108]	; 0x6c
  return(result);
 8003d64:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003d66:	fab3 f383 	clz	r3, r3
 8003d6a:	b2db      	uxtb	r3, r3
 8003d6c:	095b      	lsrs	r3, r3, #5
 8003d6e:	b2db      	uxtb	r3, r3
 8003d70:	f043 0301 	orr.w	r3, r3, #1
 8003d74:	b2db      	uxtb	r3, r3
 8003d76:	2b01      	cmp	r3, #1
 8003d78:	d102      	bne.n	8003d80 <HAL_RCC_ClockConfig+0x9c>
 8003d7a:	4b86      	ldr	r3, [pc, #536]	; (8003f94 <HAL_RCC_ClockConfig+0x2b0>)
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	e00f      	b.n	8003da0 <HAL_RCC_ClockConfig+0xbc>
 8003d80:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003d84:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d86:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003d88:	fa93 f3a3 	rbit	r3, r3
 8003d8c:	667b      	str	r3, [r7, #100]	; 0x64
 8003d8e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003d92:	663b      	str	r3, [r7, #96]	; 0x60
 8003d94:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003d96:	fa93 f3a3 	rbit	r3, r3
 8003d9a:	65fb      	str	r3, [r7, #92]	; 0x5c
 8003d9c:	4b7d      	ldr	r3, [pc, #500]	; (8003f94 <HAL_RCC_ClockConfig+0x2b0>)
 8003d9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003da0:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8003da4:	65ba      	str	r2, [r7, #88]	; 0x58
 8003da6:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8003da8:	fa92 f2a2 	rbit	r2, r2
 8003dac:	657a      	str	r2, [r7, #84]	; 0x54
  return(result);
 8003dae:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8003db0:	fab2 f282 	clz	r2, r2
 8003db4:	b252      	sxtb	r2, r2
 8003db6:	f042 0220 	orr.w	r2, r2, #32
 8003dba:	b252      	sxtb	r2, r2
 8003dbc:	b2d2      	uxtb	r2, r2
 8003dbe:	f002 021f 	and.w	r2, r2, #31
 8003dc2:	2101      	movs	r1, #1
 8003dc4:	fa01 f202 	lsl.w	r2, r1, r2
 8003dc8:	4013      	ands	r3, r2
 8003dca:	2b00      	cmp	r3, #0
 8003dcc:	d17d      	bne.n	8003eca <HAL_RCC_ClockConfig+0x1e6>
      {
        return HAL_ERROR;
 8003dce:	2301      	movs	r3, #1
 8003dd0:	e11d      	b.n	800400e <HAL_RCC_ClockConfig+0x32a>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	685b      	ldr	r3, [r3, #4]
 8003dd6:	2b02      	cmp	r3, #2
 8003dd8:	d13d      	bne.n	8003e56 <HAL_RCC_ClockConfig+0x172>
 8003dda:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003dde:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003de0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003de2:	fa93 f3a3 	rbit	r3, r3
 8003de6:	64fb      	str	r3, [r7, #76]	; 0x4c
  return(result);
 8003de8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003dea:	fab3 f383 	clz	r3, r3
 8003dee:	b2db      	uxtb	r3, r3
 8003df0:	095b      	lsrs	r3, r3, #5
 8003df2:	b2db      	uxtb	r3, r3
 8003df4:	f043 0301 	orr.w	r3, r3, #1
 8003df8:	b2db      	uxtb	r3, r3
 8003dfa:	2b01      	cmp	r3, #1
 8003dfc:	d102      	bne.n	8003e04 <HAL_RCC_ClockConfig+0x120>
 8003dfe:	4b65      	ldr	r3, [pc, #404]	; (8003f94 <HAL_RCC_ClockConfig+0x2b0>)
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	e00f      	b.n	8003e24 <HAL_RCC_ClockConfig+0x140>
 8003e04:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003e08:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e0a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003e0c:	fa93 f3a3 	rbit	r3, r3
 8003e10:	647b      	str	r3, [r7, #68]	; 0x44
 8003e12:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003e16:	643b      	str	r3, [r7, #64]	; 0x40
 8003e18:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003e1a:	fa93 f3a3 	rbit	r3, r3
 8003e1e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003e20:	4b5c      	ldr	r3, [pc, #368]	; (8003f94 <HAL_RCC_ClockConfig+0x2b0>)
 8003e22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e24:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003e28:	63ba      	str	r2, [r7, #56]	; 0x38
 8003e2a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003e2c:	fa92 f2a2 	rbit	r2, r2
 8003e30:	637a      	str	r2, [r7, #52]	; 0x34
  return(result);
 8003e32:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003e34:	fab2 f282 	clz	r2, r2
 8003e38:	b252      	sxtb	r2, r2
 8003e3a:	f042 0220 	orr.w	r2, r2, #32
 8003e3e:	b252      	sxtb	r2, r2
 8003e40:	b2d2      	uxtb	r2, r2
 8003e42:	f002 021f 	and.w	r2, r2, #31
 8003e46:	2101      	movs	r1, #1
 8003e48:	fa01 f202 	lsl.w	r2, r1, r2
 8003e4c:	4013      	ands	r3, r2
 8003e4e:	2b00      	cmp	r3, #0
 8003e50:	d13b      	bne.n	8003eca <HAL_RCC_ClockConfig+0x1e6>
      {
        return HAL_ERROR;
 8003e52:	2301      	movs	r3, #1
 8003e54:	e0db      	b.n	800400e <HAL_RCC_ClockConfig+0x32a>
 8003e56:	2302      	movs	r3, #2
 8003e58:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e5a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003e5c:	fa93 f3a3 	rbit	r3, r3
 8003e60:	62fb      	str	r3, [r7, #44]	; 0x2c
  return(result);
 8003e62:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003e64:	fab3 f383 	clz	r3, r3
 8003e68:	b2db      	uxtb	r3, r3
 8003e6a:	095b      	lsrs	r3, r3, #5
 8003e6c:	b2db      	uxtb	r3, r3
 8003e6e:	f043 0301 	orr.w	r3, r3, #1
 8003e72:	b2db      	uxtb	r3, r3
 8003e74:	2b01      	cmp	r3, #1
 8003e76:	d102      	bne.n	8003e7e <HAL_RCC_ClockConfig+0x19a>
 8003e78:	4b46      	ldr	r3, [pc, #280]	; (8003f94 <HAL_RCC_ClockConfig+0x2b0>)
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	e00d      	b.n	8003e9a <HAL_RCC_ClockConfig+0x1b6>
 8003e7e:	2302      	movs	r3, #2
 8003e80:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e82:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003e84:	fa93 f3a3 	rbit	r3, r3
 8003e88:	627b      	str	r3, [r7, #36]	; 0x24
 8003e8a:	2302      	movs	r3, #2
 8003e8c:	623b      	str	r3, [r7, #32]
 8003e8e:	6a3b      	ldr	r3, [r7, #32]
 8003e90:	fa93 f3a3 	rbit	r3, r3
 8003e94:	61fb      	str	r3, [r7, #28]
 8003e96:	4b3f      	ldr	r3, [pc, #252]	; (8003f94 <HAL_RCC_ClockConfig+0x2b0>)
 8003e98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e9a:	2202      	movs	r2, #2
 8003e9c:	61ba      	str	r2, [r7, #24]
 8003e9e:	69ba      	ldr	r2, [r7, #24]
 8003ea0:	fa92 f2a2 	rbit	r2, r2
 8003ea4:	617a      	str	r2, [r7, #20]
  return(result);
 8003ea6:	697a      	ldr	r2, [r7, #20]
 8003ea8:	fab2 f282 	clz	r2, r2
 8003eac:	b252      	sxtb	r2, r2
 8003eae:	f042 0220 	orr.w	r2, r2, #32
 8003eb2:	b252      	sxtb	r2, r2
 8003eb4:	b2d2      	uxtb	r2, r2
 8003eb6:	f002 021f 	and.w	r2, r2, #31
 8003eba:	2101      	movs	r1, #1
 8003ebc:	fa01 f202 	lsl.w	r2, r1, r2
 8003ec0:	4013      	ands	r3, r2
 8003ec2:	2b00      	cmp	r3, #0
 8003ec4:	d101      	bne.n	8003eca <HAL_RCC_ClockConfig+0x1e6>
      {
        return HAL_ERROR;
 8003ec6:	2301      	movs	r3, #1
 8003ec8:	e0a1      	b.n	800400e <HAL_RCC_ClockConfig+0x32a>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003eca:	4932      	ldr	r1, [pc, #200]	; (8003f94 <HAL_RCC_ClockConfig+0x2b0>)
 8003ecc:	4b31      	ldr	r3, [pc, #196]	; (8003f94 <HAL_RCC_ClockConfig+0x2b0>)
 8003ece:	685b      	ldr	r3, [r3, #4]
 8003ed0:	f023 0203 	bic.w	r2, r3, #3
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	685b      	ldr	r3, [r3, #4]
 8003ed8:	4313      	orrs	r3, r2
 8003eda:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003edc:	f7fc f9b4 	bl	8000248 <HAL_GetTick>
 8003ee0:	6778      	str	r0, [r7, #116]	; 0x74
    
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	685b      	ldr	r3, [r3, #4]
 8003ee6:	2b01      	cmp	r3, #1
 8003ee8:	d112      	bne.n	8003f10 <HAL_RCC_ClockConfig+0x22c>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8003eea:	e00a      	b.n	8003f02 <HAL_RCC_ClockConfig+0x21e>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003eec:	f7fc f9ac 	bl	8000248 <HAL_GetTick>
 8003ef0:	4602      	mov	r2, r0
 8003ef2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003ef4:	1ad3      	subs	r3, r2, r3
 8003ef6:	f241 3288 	movw	r2, #5000	; 0x1388
 8003efa:	4293      	cmp	r3, r2
 8003efc:	d901      	bls.n	8003f02 <HAL_RCC_ClockConfig+0x21e>
        {
          return HAL_TIMEOUT;
 8003efe:	2303      	movs	r3, #3
 8003f00:	e085      	b.n	800400e <HAL_RCC_ClockConfig+0x32a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8003f02:	4b24      	ldr	r3, [pc, #144]	; (8003f94 <HAL_RCC_ClockConfig+0x2b0>)
 8003f04:	685b      	ldr	r3, [r3, #4]
 8003f06:	f003 030c 	and.w	r3, r3, #12
 8003f0a:	2b04      	cmp	r3, #4
 8003f0c:	d1ee      	bne.n	8003eec <HAL_RCC_ClockConfig+0x208>
 8003f0e:	e027      	b.n	8003f60 <HAL_RCC_ClockConfig+0x27c>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	685b      	ldr	r3, [r3, #4]
 8003f14:	2b02      	cmp	r3, #2
 8003f16:	d11d      	bne.n	8003f54 <HAL_RCC_ClockConfig+0x270>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003f18:	e00a      	b.n	8003f30 <HAL_RCC_ClockConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003f1a:	f7fc f995 	bl	8000248 <HAL_GetTick>
 8003f1e:	4602      	mov	r2, r0
 8003f20:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003f22:	1ad3      	subs	r3, r2, r3
 8003f24:	f241 3288 	movw	r2, #5000	; 0x1388
 8003f28:	4293      	cmp	r3, r2
 8003f2a:	d901      	bls.n	8003f30 <HAL_RCC_ClockConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003f2c:	2303      	movs	r3, #3
 8003f2e:	e06e      	b.n	800400e <HAL_RCC_ClockConfig+0x32a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003f30:	4b18      	ldr	r3, [pc, #96]	; (8003f94 <HAL_RCC_ClockConfig+0x2b0>)
 8003f32:	685b      	ldr	r3, [r3, #4]
 8003f34:	f003 030c 	and.w	r3, r3, #12
 8003f38:	2b08      	cmp	r3, #8
 8003f3a:	d1ee      	bne.n	8003f1a <HAL_RCC_ClockConfig+0x236>
 8003f3c:	e010      	b.n	8003f60 <HAL_RCC_ClockConfig+0x27c>
    }
    else
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003f3e:	f7fc f983 	bl	8000248 <HAL_GetTick>
 8003f42:	4602      	mov	r2, r0
 8003f44:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003f46:	1ad3      	subs	r3, r2, r3
 8003f48:	f241 3288 	movw	r2, #5000	; 0x1388
 8003f4c:	4293      	cmp	r3, r2
 8003f4e:	d901      	bls.n	8003f54 <HAL_RCC_ClockConfig+0x270>
        {
          return HAL_TIMEOUT;
 8003f50:	2303      	movs	r3, #3
 8003f52:	e05c      	b.n	800400e <HAL_RCC_ClockConfig+0x32a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8003f54:	4b0f      	ldr	r3, [pc, #60]	; (8003f94 <HAL_RCC_ClockConfig+0x2b0>)
 8003f56:	685b      	ldr	r3, [r3, #4]
 8003f58:	f003 030c 	and.w	r3, r3, #12
 8003f5c:	2b00      	cmp	r3, #0
 8003f5e:	d1ee      	bne.n	8003f3e <HAL_RCC_ClockConfig+0x25a>
        }
      }
    }      
  }    
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 8003f60:	4b0b      	ldr	r3, [pc, #44]	; (8003f90 <HAL_RCC_ClockConfig+0x2ac>)
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	f003 0207 	and.w	r2, r3, #7
 8003f68:	683b      	ldr	r3, [r7, #0]
 8003f6a:	429a      	cmp	r2, r3
 8003f6c:	d914      	bls.n	8003f98 <HAL_RCC_ClockConfig+0x2b4>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003f6e:	4908      	ldr	r1, [pc, #32]	; (8003f90 <HAL_RCC_ClockConfig+0x2ac>)
 8003f70:	4b07      	ldr	r3, [pc, #28]	; (8003f90 <HAL_RCC_ClockConfig+0x2ac>)
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	f023 0207 	bic.w	r2, r3, #7
 8003f78:	683b      	ldr	r3, [r7, #0]
 8003f7a:	4313      	orrs	r3, r2
 8003f7c:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8003f7e:	4b04      	ldr	r3, [pc, #16]	; (8003f90 <HAL_RCC_ClockConfig+0x2ac>)
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	f003 0207 	and.w	r2, r3, #7
 8003f86:	683b      	ldr	r3, [r7, #0]
 8003f88:	429a      	cmp	r2, r3
 8003f8a:	d005      	beq.n	8003f98 <HAL_RCC_ClockConfig+0x2b4>
    {
      return HAL_ERROR;
 8003f8c:	2301      	movs	r3, #1
 8003f8e:	e03e      	b.n	800400e <HAL_RCC_ClockConfig+0x32a>
 8003f90:	40022000 	.word	0x40022000
 8003f94:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	f003 0304 	and.w	r3, r3, #4
 8003fa0:	2b00      	cmp	r3, #0
 8003fa2:	d008      	beq.n	8003fb6 <HAL_RCC_ClockConfig+0x2d2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003fa4:	491c      	ldr	r1, [pc, #112]	; (8004018 <HAL_RCC_ClockConfig+0x334>)
 8003fa6:	4b1c      	ldr	r3, [pc, #112]	; (8004018 <HAL_RCC_ClockConfig+0x334>)
 8003fa8:	685b      	ldr	r3, [r3, #4]
 8003faa:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	68db      	ldr	r3, [r3, #12]
 8003fb2:	4313      	orrs	r3, r2
 8003fb4:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	f003 0308 	and.w	r3, r3, #8
 8003fbe:	2b00      	cmp	r3, #0
 8003fc0:	d009      	beq.n	8003fd6 <HAL_RCC_ClockConfig+0x2f2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003fc2:	4915      	ldr	r1, [pc, #84]	; (8004018 <HAL_RCC_ClockConfig+0x334>)
 8003fc4:	4b14      	ldr	r3, [pc, #80]	; (8004018 <HAL_RCC_ClockConfig+0x334>)
 8003fc6:	685b      	ldr	r3, [r3, #4]
 8003fc8:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	691b      	ldr	r3, [r3, #16]
 8003fd0:	00db      	lsls	r3, r3, #3
 8003fd2:	4313      	orrs	r3, r2
 8003fd4:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8003fd6:	f000 f825 	bl	8004024 <HAL_RCC_GetSysClockFreq>
 8003fda:	4601      	mov	r1, r0
 8003fdc:	4b0e      	ldr	r3, [pc, #56]	; (8004018 <HAL_RCC_ClockConfig+0x334>)
 8003fde:	685b      	ldr	r3, [r3, #4]
 8003fe0:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8003fe4:	23f0      	movs	r3, #240	; 0xf0
 8003fe6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003fe8:	693b      	ldr	r3, [r7, #16]
 8003fea:	fa93 f3a3 	rbit	r3, r3
 8003fee:	60fb      	str	r3, [r7, #12]
  return(result);
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	fab3 f383 	clz	r3, r3
 8003ff6:	fa22 f303 	lsr.w	r3, r2, r3
 8003ffa:	4a08      	ldr	r2, [pc, #32]	; (800401c <HAL_RCC_ClockConfig+0x338>)
 8003ffc:	5cd3      	ldrb	r3, [r2, r3]
 8003ffe:	fa21 f303 	lsr.w	r3, r1, r3
 8004002:	4a07      	ldr	r2, [pc, #28]	; (8004020 <HAL_RCC_ClockConfig+0x33c>)
 8004004:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8004006:	2000      	movs	r0, #0
 8004008:	f7fc f8f4 	bl	80001f4 <HAL_InitTick>
  
  return HAL_OK;
 800400c:	2300      	movs	r3, #0
}
 800400e:	4618      	mov	r0, r3
 8004010:	3778      	adds	r7, #120	; 0x78
 8004012:	46bd      	mov	sp, r7
 8004014:	bd80      	pop	{r7, pc}
 8004016:	bf00      	nop
 8004018:	40021000 	.word	0x40021000
 800401c:	08007288 	.word	0x08007288
 8004020:	200000c0 	.word	0x200000c0

08004024 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004024:	b480      	push	{r7}
 8004026:	b08b      	sub	sp, #44	; 0x2c
 8004028:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800402a:	2300      	movs	r3, #0
 800402c:	61fb      	str	r3, [r7, #28]
 800402e:	2300      	movs	r3, #0
 8004030:	61bb      	str	r3, [r7, #24]
 8004032:	2300      	movs	r3, #0
 8004034:	627b      	str	r3, [r7, #36]	; 0x24
 8004036:	2300      	movs	r3, #0
 8004038:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 800403a:	2300      	movs	r3, #0
 800403c:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 800403e:	4b29      	ldr	r3, [pc, #164]	; (80040e4 <HAL_RCC_GetSysClockFreq+0xc0>)
 8004040:	685b      	ldr	r3, [r3, #4]
 8004042:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004044:	69fb      	ldr	r3, [r7, #28]
 8004046:	f003 030c 	and.w	r3, r3, #12
 800404a:	2b04      	cmp	r3, #4
 800404c:	d002      	beq.n	8004054 <HAL_RCC_GetSysClockFreq+0x30>
 800404e:	2b08      	cmp	r3, #8
 8004050:	d003      	beq.n	800405a <HAL_RCC_GetSysClockFreq+0x36>
 8004052:	e03c      	b.n	80040ce <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004054:	4b24      	ldr	r3, [pc, #144]	; (80040e8 <HAL_RCC_GetSysClockFreq+0xc4>)
 8004056:	623b      	str	r3, [r7, #32]
      break;
 8004058:	e03c      	b.n	80040d4 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 800405a:	69fb      	ldr	r3, [r7, #28]
 800405c:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8004060:	f44f 1370 	mov.w	r3, #3932160	; 0x3c0000
 8004064:	60bb      	str	r3, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004066:	68bb      	ldr	r3, [r7, #8]
 8004068:	fa93 f3a3 	rbit	r3, r3
 800406c:	607b      	str	r3, [r7, #4]
  return(result);
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	fab3 f383 	clz	r3, r3
 8004074:	fa22 f303 	lsr.w	r3, r2, r3
 8004078:	4a1c      	ldr	r2, [pc, #112]	; (80040ec <HAL_RCC_GetSysClockFreq+0xc8>)
 800407a:	5cd3      	ldrb	r3, [r2, r3]
 800407c:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 800407e:	4b19      	ldr	r3, [pc, #100]	; (80040e4 <HAL_RCC_GetSysClockFreq+0xc0>)
 8004080:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004082:	f003 020f 	and.w	r2, r3, #15
 8004086:	230f      	movs	r3, #15
 8004088:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800408a:	693b      	ldr	r3, [r7, #16]
 800408c:	fa93 f3a3 	rbit	r3, r3
 8004090:	60fb      	str	r3, [r7, #12]
  return(result);
 8004092:	68fb      	ldr	r3, [r7, #12]
 8004094:	fab3 f383 	clz	r3, r3
 8004098:	fa22 f303 	lsr.w	r3, r2, r3
 800409c:	4a14      	ldr	r2, [pc, #80]	; (80040f0 <HAL_RCC_GetSysClockFreq+0xcc>)
 800409e:	5cd3      	ldrb	r3, [r2, r3]
 80040a0:	61bb      	str	r3, [r7, #24]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 80040a2:	69fb      	ldr	r3, [r7, #28]
 80040a4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80040a8:	2b00      	cmp	r3, #0
 80040aa:	d008      	beq.n	80040be <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (HSE_VALUE / prediv) * pllmul;
 80040ac:	4a0e      	ldr	r2, [pc, #56]	; (80040e8 <HAL_RCC_GetSysClockFreq+0xc4>)
 80040ae:	69bb      	ldr	r3, [r7, #24]
 80040b0:	fbb2 f3f3 	udiv	r3, r2, r3
 80040b4:	697a      	ldr	r2, [r7, #20]
 80040b6:	fb02 f303 	mul.w	r3, r2, r3
 80040ba:	627b      	str	r3, [r7, #36]	; 0x24
 80040bc:	e004      	b.n	80040c8 <HAL_RCC_GetSysClockFreq+0xa4>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (HSI_VALUE >> 1U) * pllmul;
 80040be:	697b      	ldr	r3, [r7, #20]
 80040c0:	4a0c      	ldr	r2, [pc, #48]	; (80040f4 <HAL_RCC_GetSysClockFreq+0xd0>)
 80040c2:	fb02 f303 	mul.w	r3, r2, r3
 80040c6:	627b      	str	r3, [r7, #36]	; 0x24
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (HSI_VALUE / prediv) * pllmul;
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 80040c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040ca:	623b      	str	r3, [r7, #32]
      break;
 80040cc:	e002      	b.n	80040d4 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80040ce:	4b06      	ldr	r3, [pc, #24]	; (80040e8 <HAL_RCC_GetSysClockFreq+0xc4>)
 80040d0:	623b      	str	r3, [r7, #32]
      break;
 80040d2:	bf00      	nop
    }
  }
  return sysclockfreq;
 80040d4:	6a3b      	ldr	r3, [r7, #32]
}
 80040d6:	4618      	mov	r0, r3
 80040d8:	372c      	adds	r7, #44	; 0x2c
 80040da:	46bd      	mov	sp, r7
 80040dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040e0:	4770      	bx	lr
 80040e2:	bf00      	nop
 80040e4:	40021000 	.word	0x40021000
 80040e8:	007a1200 	.word	0x007a1200
 80040ec:	08007268 	.word	0x08007268
 80040f0:	08007278 	.word	0x08007278
 80040f4:	003d0900 	.word	0x003d0900

080040f8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80040f8:	b480      	push	{r7}
 80040fa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80040fc:	4b03      	ldr	r3, [pc, #12]	; (800410c <HAL_RCC_GetHCLKFreq+0x14>)
 80040fe:	681b      	ldr	r3, [r3, #0]
}
 8004100:	4618      	mov	r0, r3
 8004102:	46bd      	mov	sp, r7
 8004104:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004108:	4770      	bx	lr
 800410a:	bf00      	nop
 800410c:	200000c0 	.word	0x200000c0

08004110 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004110:	b580      	push	{r7, lr}
 8004112:	b092      	sub	sp, #72	; 0x48
 8004114:	af00      	add	r7, sp, #0
 8004116:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004118:	2300      	movs	r3, #0
 800411a:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 800411c:	2300      	movs	r3, #0
 800411e:	63fb      	str	r3, [r7, #60]	; 0x3c
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004128:	2b00      	cmp	r3, #0
 800412a:	f000 80d6 	beq.w	80042da <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    FlagStatus       pwrclkchanged = RESET;
 800412e:	2300      	movs	r3, #0
 8004130:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004134:	4b4d      	ldr	r3, [pc, #308]	; (800426c <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8004136:	69db      	ldr	r3, [r3, #28]
 8004138:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800413c:	2b00      	cmp	r3, #0
 800413e:	d10e      	bne.n	800415e <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004140:	4a4a      	ldr	r2, [pc, #296]	; (800426c <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8004142:	4b4a      	ldr	r3, [pc, #296]	; (800426c <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8004144:	69db      	ldr	r3, [r3, #28]
 8004146:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800414a:	61d3      	str	r3, [r2, #28]
 800414c:	4b47      	ldr	r3, [pc, #284]	; (800426c <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 800414e:	69db      	ldr	r3, [r3, #28]
 8004150:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004154:	60bb      	str	r3, [r7, #8]
 8004156:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004158:	2301      	movs	r3, #1
 800415a:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800415e:	4b44      	ldr	r3, [pc, #272]	; (8004270 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004166:	2b00      	cmp	r3, #0
 8004168:	d118      	bne.n	800419c <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800416a:	4a41      	ldr	r2, [pc, #260]	; (8004270 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800416c:	4b40      	ldr	r3, [pc, #256]	; (8004270 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004174:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004176:	f7fc f867 	bl	8000248 <HAL_GetTick>
 800417a:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800417c:	e008      	b.n	8004190 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800417e:	f7fc f863 	bl	8000248 <HAL_GetTick>
 8004182:	4602      	mov	r2, r0
 8004184:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004186:	1ad3      	subs	r3, r2, r3
 8004188:	2b64      	cmp	r3, #100	; 0x64
 800418a:	d901      	bls.n	8004190 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 800418c:	2303      	movs	r3, #3
 800418e:	e168      	b.n	8004462 <HAL_RCCEx_PeriphCLKConfig+0x352>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004190:	4b37      	ldr	r3, [pc, #220]	; (8004270 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004198:	2b00      	cmp	r3, #0
 800419a:	d0f0      	beq.n	800417e <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800419c:	4b33      	ldr	r3, [pc, #204]	; (800426c <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 800419e:	6a1b      	ldr	r3, [r3, #32]
 80041a0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80041a4:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80041a6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80041a8:	2b00      	cmp	r3, #0
 80041aa:	f000 8083 	beq.w	80042b4 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	685b      	ldr	r3, [r3, #4]
 80041b2:	f403 7240 	and.w	r2, r3, #768	; 0x300
 80041b6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80041b8:	429a      	cmp	r2, r3
 80041ba:	d07b      	beq.n	80042b4 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80041bc:	4b2b      	ldr	r3, [pc, #172]	; (800426c <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 80041be:	6a1b      	ldr	r3, [r3, #32]
 80041c0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80041c4:	63fb      	str	r3, [r7, #60]	; 0x3c
 80041c6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80041ca:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80041cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80041ce:	fa93 f3a3 	rbit	r3, r3
 80041d2:	62fb      	str	r3, [r7, #44]	; 0x2c
  return(result);
 80041d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80041d6:	fab3 f383 	clz	r3, r3
 80041da:	461a      	mov	r2, r3
 80041dc:	4b25      	ldr	r3, [pc, #148]	; (8004274 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80041de:	4413      	add	r3, r2
 80041e0:	009b      	lsls	r3, r3, #2
 80041e2:	461a      	mov	r2, r3
 80041e4:	2301      	movs	r3, #1
 80041e6:	6013      	str	r3, [r2, #0]
 80041e8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80041ec:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80041ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80041f0:	fa93 f3a3 	rbit	r3, r3
 80041f4:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 80041f6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 80041f8:	fab3 f383 	clz	r3, r3
 80041fc:	461a      	mov	r2, r3
 80041fe:	4b1d      	ldr	r3, [pc, #116]	; (8004274 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004200:	4413      	add	r3, r2
 8004202:	009b      	lsls	r3, r3, #2
 8004204:	461a      	mov	r2, r3
 8004206:	2300      	movs	r3, #0
 8004208:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800420a:	4a18      	ldr	r2, [pc, #96]	; (800426c <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 800420c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800420e:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8004210:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004212:	f003 0301 	and.w	r3, r3, #1
 8004216:	2b00      	cmp	r3, #0
 8004218:	d04c      	beq.n	80042b4 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800421a:	f7fc f815 	bl	8000248 <HAL_GetTick>
 800421e:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004220:	e00a      	b.n	8004238 <HAL_RCCEx_PeriphCLKConfig+0x128>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004222:	f7fc f811 	bl	8000248 <HAL_GetTick>
 8004226:	4602      	mov	r2, r0
 8004228:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800422a:	1ad3      	subs	r3, r2, r3
 800422c:	f241 3288 	movw	r2, #5000	; 0x1388
 8004230:	4293      	cmp	r3, r2
 8004232:	d901      	bls.n	8004238 <HAL_RCCEx_PeriphCLKConfig+0x128>
          {
            return HAL_TIMEOUT;
 8004234:	2303      	movs	r3, #3
 8004236:	e114      	b.n	8004462 <HAL_RCCEx_PeriphCLKConfig+0x352>
 8004238:	2302      	movs	r3, #2
 800423a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800423c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800423e:	fa93 f3a3 	rbit	r3, r3
 8004242:	627b      	str	r3, [r7, #36]	; 0x24
 8004244:	2302      	movs	r3, #2
 8004246:	623b      	str	r3, [r7, #32]
 8004248:	6a3b      	ldr	r3, [r7, #32]
 800424a:	fa93 f3a3 	rbit	r3, r3
 800424e:	61fb      	str	r3, [r7, #28]
  return(result);
 8004250:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004252:	fab3 f383 	clz	r3, r3
 8004256:	b2db      	uxtb	r3, r3
 8004258:	095b      	lsrs	r3, r3, #5
 800425a:	b2db      	uxtb	r3, r3
 800425c:	f043 0302 	orr.w	r3, r3, #2
 8004260:	b2db      	uxtb	r3, r3
 8004262:	2b02      	cmp	r3, #2
 8004264:	d108      	bne.n	8004278 <HAL_RCCEx_PeriphCLKConfig+0x168>
 8004266:	4b01      	ldr	r3, [pc, #4]	; (800426c <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8004268:	6a1b      	ldr	r3, [r3, #32]
 800426a:	e00d      	b.n	8004288 <HAL_RCCEx_PeriphCLKConfig+0x178>
 800426c:	40021000 	.word	0x40021000
 8004270:	40007000 	.word	0x40007000
 8004274:	10908100 	.word	0x10908100
 8004278:	2302      	movs	r3, #2
 800427a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800427c:	69bb      	ldr	r3, [r7, #24]
 800427e:	fa93 f3a3 	rbit	r3, r3
 8004282:	617b      	str	r3, [r7, #20]
 8004284:	4b79      	ldr	r3, [pc, #484]	; (800446c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004286:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004288:	2202      	movs	r2, #2
 800428a:	613a      	str	r2, [r7, #16]
 800428c:	693a      	ldr	r2, [r7, #16]
 800428e:	fa92 f2a2 	rbit	r2, r2
 8004292:	60fa      	str	r2, [r7, #12]
  return(result);
 8004294:	68fa      	ldr	r2, [r7, #12]
 8004296:	fab2 f282 	clz	r2, r2
 800429a:	b252      	sxtb	r2, r2
 800429c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80042a0:	b252      	sxtb	r2, r2
 80042a2:	b2d2      	uxtb	r2, r2
 80042a4:	f002 021f 	and.w	r2, r2, #31
 80042a8:	2101      	movs	r1, #1
 80042aa:	fa01 f202 	lsl.w	r2, r1, r2
 80042ae:	4013      	ands	r3, r2
 80042b0:	2b00      	cmp	r3, #0
 80042b2:	d0b6      	beq.n	8004222 <HAL_RCCEx_PeriphCLKConfig+0x112>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 80042b4:	496d      	ldr	r1, [pc, #436]	; (800446c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80042b6:	4b6d      	ldr	r3, [pc, #436]	; (800446c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80042b8:	6a1b      	ldr	r3, [r3, #32]
 80042ba:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	685b      	ldr	r3, [r3, #4]
 80042c2:	4313      	orrs	r3, r2
 80042c4:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80042c6:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80042ca:	2b01      	cmp	r3, #1
 80042cc:	d105      	bne.n	80042da <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80042ce:	4a67      	ldr	r2, [pc, #412]	; (800446c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80042d0:	4b66      	ldr	r3, [pc, #408]	; (800446c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80042d2:	69db      	ldr	r3, [r3, #28]
 80042d4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80042d8:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	f003 0301 	and.w	r3, r3, #1
 80042e2:	2b00      	cmp	r3, #0
 80042e4:	d008      	beq.n	80042f8 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80042e6:	4961      	ldr	r1, [pc, #388]	; (800446c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80042e8:	4b60      	ldr	r3, [pc, #384]	; (800446c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80042ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80042ec:	f023 0203 	bic.w	r2, r3, #3
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	689b      	ldr	r3, [r3, #8]
 80042f4:	4313      	orrs	r3, r2
 80042f6:	630b      	str	r3, [r1, #48]	; 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	f003 0302 	and.w	r3, r3, #2
 8004300:	2b00      	cmp	r3, #0
 8004302:	d008      	beq.n	8004316 <HAL_RCCEx_PeriphCLKConfig+0x206>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004304:	4959      	ldr	r1, [pc, #356]	; (800446c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004306:	4b59      	ldr	r3, [pc, #356]	; (800446c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004308:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800430a:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	68db      	ldr	r3, [r3, #12]
 8004312:	4313      	orrs	r3, r2
 8004314:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	f003 0304 	and.w	r3, r3, #4
 800431e:	2b00      	cmp	r3, #0
 8004320:	d008      	beq.n	8004334 <HAL_RCCEx_PeriphCLKConfig+0x224>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004322:	4952      	ldr	r1, [pc, #328]	; (800446c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004324:	4b51      	ldr	r3, [pc, #324]	; (800446c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004326:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004328:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	691b      	ldr	r3, [r3, #16]
 8004330:	4313      	orrs	r3, r2
 8004332:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	f003 0320 	and.w	r3, r3, #32
 800433c:	2b00      	cmp	r3, #0
 800433e:	d008      	beq.n	8004352 <HAL_RCCEx_PeriphCLKConfig+0x242>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004340:	494a      	ldr	r1, [pc, #296]	; (800446c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004342:	4b4a      	ldr	r3, [pc, #296]	; (800446c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004344:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004346:	f023 0210 	bic.w	r2, r3, #16
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	69db      	ldr	r3, [r3, #28]
 800434e:	4313      	orrs	r3, r2
 8004350:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800435a:	2b00      	cmp	r3, #0
 800435c:	d008      	beq.n	8004370 <HAL_RCCEx_PeriphCLKConfig+0x260>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 800435e:	4943      	ldr	r1, [pc, #268]	; (800446c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004360:	4b42      	ldr	r3, [pc, #264]	; (800446c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004362:	685b      	ldr	r3, [r3, #4]
 8004364:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800436c:	4313      	orrs	r3, r2
 800436e:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004378:	2b00      	cmp	r3, #0
 800437a:	d008      	beq.n	800438e <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800437c:	493b      	ldr	r1, [pc, #236]	; (800446c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800437e:	4b3b      	ldr	r3, [pc, #236]	; (800446c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004380:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004382:	f023 0220 	bic.w	r2, r3, #32
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	6a1b      	ldr	r3, [r3, #32]
 800438a:	4313      	orrs	r3, r2
 800438c:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	f003 0308 	and.w	r3, r3, #8
 8004396:	2b00      	cmp	r3, #0
 8004398:	d008      	beq.n	80043ac <HAL_RCCEx_PeriphCLKConfig+0x29c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800439a:	4934      	ldr	r1, [pc, #208]	; (800446c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800439c:	4b33      	ldr	r3, [pc, #204]	; (800446c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800439e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80043a0:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	695b      	ldr	r3, [r3, #20]
 80043a8:	4313      	orrs	r3, r2
 80043aa:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	f003 0310 	and.w	r3, r3, #16
 80043b4:	2b00      	cmp	r3, #0
 80043b6:	d008      	beq.n	80043ca <HAL_RCCEx_PeriphCLKConfig+0x2ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80043b8:	492c      	ldr	r1, [pc, #176]	; (800446c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80043ba:	4b2c      	ldr	r3, [pc, #176]	; (800446c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80043bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80043be:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	699b      	ldr	r3, [r3, #24]
 80043c6:	4313      	orrs	r3, r2
 80043c8:	630b      	str	r3, [r1, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80043d2:	2b00      	cmp	r3, #0
 80043d4:	d008      	beq.n	80043e8 <HAL_RCCEx_PeriphCLKConfig+0x2d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80043d6:	4925      	ldr	r1, [pc, #148]	; (800446c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80043d8:	4b24      	ldr	r3, [pc, #144]	; (800446c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80043da:	685b      	ldr	r3, [r3, #4]
 80043dc:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80043e4:	4313      	orrs	r3, r2
 80043e6:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80043f0:	2b00      	cmp	r3, #0
 80043f2:	d008      	beq.n	8004406 <HAL_RCCEx_PeriphCLKConfig+0x2f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80043f4:	491d      	ldr	r1, [pc, #116]	; (800446c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80043f6:	4b1d      	ldr	r3, [pc, #116]	; (800446c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80043f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80043fa:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004402:	4313      	orrs	r3, r2
 8004404:	62cb      	str	r3, [r1, #44]	; 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800440e:	2b00      	cmp	r3, #0
 8004410:	d008      	beq.n	8004424 <HAL_RCCEx_PeriphCLKConfig+0x314>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 8004412:	4916      	ldr	r1, [pc, #88]	; (800446c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004414:	4b15      	ldr	r3, [pc, #84]	; (800446c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004416:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004418:	f423 5278 	bic.w	r2, r3, #15872	; 0x3e00
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004420:	4313      	orrs	r3, r2
 8004422:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800442c:	2b00      	cmp	r3, #0
 800442e:	d008      	beq.n	8004442 <HAL_RCCEx_PeriphCLKConfig+0x332>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8004430:	490e      	ldr	r1, [pc, #56]	; (800446c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004432:	4b0e      	ldr	r3, [pc, #56]	; (800446c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004434:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004436:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800443e:	4313      	orrs	r3, r2
 8004440:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800444a:	2b00      	cmp	r3, #0
 800444c:	d008      	beq.n	8004460 <HAL_RCCEx_PeriphCLKConfig+0x350>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 800444e:	4907      	ldr	r1, [pc, #28]	; (800446c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004450:	4b06      	ldr	r3, [pc, #24]	; (800446c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004452:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004454:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800445c:	4313      	orrs	r3, r2
 800445e:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8004460:	2300      	movs	r3, #0
}
 8004462:	4618      	mov	r0, r3
 8004464:	3748      	adds	r7, #72	; 0x48
 8004466:	46bd      	mov	sp, r7
 8004468:	bd80      	pop	{r7, pc}
 800446a:	bf00      	nop
 800446c:	40021000 	.word	0x40021000

08004470 <HAL_TIM_Base_Init>:
  *         parameters in the TIM_HandleTypeDef and create the associated handle.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{ 
 8004470:	b580      	push	{r7, lr}
 8004472:	b082      	sub	sp, #8
 8004474:	af00      	add	r7, sp, #0
 8004476:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if(htim == NULL)
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	2b00      	cmp	r3, #0
 800447c:	d101      	bne.n	8004482 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800447e:	2301      	movs	r3, #1
 8004480:	e01d      	b.n	80044be <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance)); 
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
  
  if(htim->State == HAL_TIM_STATE_RESET)
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004488:	b2db      	uxtb	r3, r3
 800448a:	2b00      	cmp	r3, #0
 800448c:	d106      	bne.n	800449c <HAL_TIM_Base_Init+0x2c>
  {  
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	2200      	movs	r2, #0
 8004492:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004496:	6878      	ldr	r0, [r7, #4]
 8004498:	f001 fef8 	bl	800628c <HAL_TIM_Base_MspInit>
  }
  
  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	2202      	movs	r2, #2
 80044a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  
  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	681a      	ldr	r2, [r3, #0]
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	3304      	adds	r3, #4
 80044ac:	4619      	mov	r1, r3
 80044ae:	4610      	mov	r0, r2
 80044b0:	f000 fa58 	bl	8004964 <TIM_Base_SetConfig>
  
  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	2201      	movs	r2, #1
 80044b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  
  return HAL_OK;
 80044bc:	2300      	movs	r3, #0
}
 80044be:	4618      	mov	r0, r3
 80044c0:	3708      	adds	r7, #8
 80044c2:	46bd      	mov	sp, r7
 80044c4:	bd80      	pop	{r7, pc}

080044c6 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM handle
  * @retval HAL status
*/
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80044c6:	b480      	push	{r7}
 80044c8:	b083      	sub	sp, #12
 80044ca:	af00      	add	r7, sp, #0
 80044cc:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  
   /* Enable the TIM Update interrupt */
   __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	687a      	ldr	r2, [r7, #4]
 80044d4:	6812      	ldr	r2, [r2, #0]
 80044d6:	68d2      	ldr	r2, [r2, #12]
 80044d8:	f042 0201 	orr.w	r2, r2, #1
 80044dc:	60da      	str	r2, [r3, #12]
      
   /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	687a      	ldr	r2, [r7, #4]
 80044e4:	6812      	ldr	r2, [r2, #0]
 80044e6:	6812      	ldr	r2, [r2, #0]
 80044e8:	f042 0201 	orr.w	r2, r2, #1
 80044ec:	601a      	str	r2, [r3, #0]
      
  /* Return function status */
  return HAL_OK;
 80044ee:	2300      	movs	r3, #0
}
 80044f0:	4618      	mov	r0, r3
 80044f2:	370c      	adds	r7, #12
 80044f4:	46bd      	mov	sp, r7
 80044f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044fa:	4770      	bx	lr

080044fc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80044fc:	b580      	push	{r7, lr}
 80044fe:	b082      	sub	sp, #8
 8004500:	af00      	add	r7, sp, #0
 8004502:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	691b      	ldr	r3, [r3, #16]
 800450a:	f003 0302 	and.w	r3, r3, #2
 800450e:	2b02      	cmp	r3, #2
 8004510:	d122      	bne.n	8004558 <HAL_TIM_IRQHandler+0x5c>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	68db      	ldr	r3, [r3, #12]
 8004518:	f003 0302 	and.w	r3, r3, #2
 800451c:	2b02      	cmp	r3, #2
 800451e:	d11b      	bne.n	8004558 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	f06f 0202 	mvn.w	r2, #2
 8004528:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	2201      	movs	r2, #1
 800452e:	771a      	strb	r2, [r3, #28]
        
        /* Input capture event */
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	699b      	ldr	r3, [r3, #24]
 8004536:	f003 0303 	and.w	r3, r3, #3
 800453a:	2b00      	cmp	r3, #0
 800453c:	d003      	beq.n	8004546 <HAL_TIM_IRQHandler+0x4a>
        {
          HAL_TIM_IC_CaptureCallback(htim);
 800453e:	6878      	ldr	r0, [r7, #4]
 8004540:	f000 f9f1 	bl	8004926 <HAL_TIM_IC_CaptureCallback>
 8004544:	e005      	b.n	8004552 <HAL_TIM_IRQHandler+0x56>
        }
        /* Output compare event */
        else
        {
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004546:	6878      	ldr	r0, [r7, #4]
 8004548:	f000 f9e3 	bl	8004912 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800454c:	6878      	ldr	r0, [r7, #4]
 800454e:	f000 f9f4 	bl	800493a <HAL_TIM_PWM_PulseFinishedCallback>
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	2200      	movs	r2, #0
 8004556:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	691b      	ldr	r3, [r3, #16]
 800455e:	f003 0304 	and.w	r3, r3, #4
 8004562:	2b04      	cmp	r3, #4
 8004564:	d122      	bne.n	80045ac <HAL_TIM_IRQHandler+0xb0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	68db      	ldr	r3, [r3, #12]
 800456c:	f003 0304 	and.w	r3, r3, #4
 8004570:	2b04      	cmp	r3, #4
 8004572:	d11b      	bne.n	80045ac <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	f06f 0204 	mvn.w	r2, #4
 800457c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	2202      	movs	r2, #2
 8004582:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	699b      	ldr	r3, [r3, #24]
 800458a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800458e:	2b00      	cmp	r3, #0
 8004590:	d003      	beq.n	800459a <HAL_TIM_IRQHandler+0x9e>
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 8004592:	6878      	ldr	r0, [r7, #4]
 8004594:	f000 f9c7 	bl	8004926 <HAL_TIM_IC_CaptureCallback>
 8004598:	e005      	b.n	80045a6 <HAL_TIM_IRQHandler+0xaa>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800459a:	6878      	ldr	r0, [r7, #4]
 800459c:	f000 f9b9 	bl	8004912 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80045a0:	6878      	ldr	r0, [r7, #4]
 80045a2:	f000 f9ca 	bl	800493a <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	2200      	movs	r2, #0
 80045aa:	771a      	strb	r2, [r3, #28]
    } 
  }
  /* Capture compare 3 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	691b      	ldr	r3, [r3, #16]
 80045b2:	f003 0308 	and.w	r3, r3, #8
 80045b6:	2b08      	cmp	r3, #8
 80045b8:	d122      	bne.n	8004600 <HAL_TIM_IRQHandler+0x104>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	68db      	ldr	r3, [r3, #12]
 80045c0:	f003 0308 	and.w	r3, r3, #8
 80045c4:	2b08      	cmp	r3, #8
 80045c6:	d11b      	bne.n	8004600 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	f06f 0208 	mvn.w	r2, #8
 80045d0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	2204      	movs	r2, #4
 80045d6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	69db      	ldr	r3, [r3, #28]
 80045de:	f003 0303 	and.w	r3, r3, #3
 80045e2:	2b00      	cmp	r3, #0
 80045e4:	d003      	beq.n	80045ee <HAL_TIM_IRQHandler+0xf2>
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 80045e6:	6878      	ldr	r0, [r7, #4]
 80045e8:	f000 f99d 	bl	8004926 <HAL_TIM_IC_CaptureCallback>
 80045ec:	e005      	b.n	80045fa <HAL_TIM_IRQHandler+0xfe>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80045ee:	6878      	ldr	r0, [r7, #4]
 80045f0:	f000 f98f 	bl	8004912 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim); 
 80045f4:	6878      	ldr	r0, [r7, #4]
 80045f6:	f000 f9a0 	bl	800493a <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	2200      	movs	r2, #0
 80045fe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	691b      	ldr	r3, [r3, #16]
 8004606:	f003 0310 	and.w	r3, r3, #16
 800460a:	2b10      	cmp	r3, #16
 800460c:	d122      	bne.n	8004654 <HAL_TIM_IRQHandler+0x158>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	68db      	ldr	r3, [r3, #12]
 8004614:	f003 0310 	and.w	r3, r3, #16
 8004618:	2b10      	cmp	r3, #16
 800461a:	d11b      	bne.n	8004654 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	f06f 0210 	mvn.w	r2, #16
 8004624:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	2208      	movs	r2, #8
 800462a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	69db      	ldr	r3, [r3, #28]
 8004632:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004636:	2b00      	cmp	r3, #0
 8004638:	d003      	beq.n	8004642 <HAL_TIM_IRQHandler+0x146>
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 800463a:	6878      	ldr	r0, [r7, #4]
 800463c:	f000 f973 	bl	8004926 <HAL_TIM_IC_CaptureCallback>
 8004640:	e005      	b.n	800464e <HAL_TIM_IRQHandler+0x152>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004642:	6878      	ldr	r0, [r7, #4]
 8004644:	f000 f965 	bl	8004912 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004648:	6878      	ldr	r0, [r7, #4]
 800464a:	f000 f976 	bl	800493a <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	2200      	movs	r2, #0
 8004652:	771a      	strb	r2, [r3, #28]
    } 
  }
  /* TIM Update event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	691b      	ldr	r3, [r3, #16]
 800465a:	f003 0301 	and.w	r3, r3, #1
 800465e:	2b01      	cmp	r3, #1
 8004660:	d10e      	bne.n	8004680 <HAL_TIM_IRQHandler+0x184>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	68db      	ldr	r3, [r3, #12]
 8004668:	f003 0301 	and.w	r3, r3, #1
 800466c:	2b01      	cmp	r3, #1
 800466e:	d107      	bne.n	8004680 <HAL_TIM_IRQHandler+0x184>
    { 
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	f06f 0201 	mvn.w	r2, #1
 8004678:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 800467a:	6878      	ldr	r0, [r7, #4]
 800467c:	f000 f93f 	bl	80048fe <HAL_TIM_PeriodElapsedCallback>
    }
  }
  /* TIM Break input event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	691b      	ldr	r3, [r3, #16]
 8004686:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800468a:	2b80      	cmp	r3, #128	; 0x80
 800468c:	d10e      	bne.n	80046ac <HAL_TIM_IRQHandler+0x1b0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	68db      	ldr	r3, [r3, #12]
 8004694:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004698:	2b80      	cmp	r3, #128	; 0x80
 800469a:	d107      	bne.n	80046ac <HAL_TIM_IRQHandler+0x1b0>
    { 
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80046a4:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 80046a6:	6878      	ldr	r0, [r7, #4]
 80046a8:	f000 faf6 	bl	8004c98 <HAL_TIMEx_BreakCallback>
    }
  }

#if defined(TIM_FLAG_BREAK2)
  /* TIM Break input 2 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	691b      	ldr	r3, [r3, #16]
 80046b2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80046b6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80046ba:	d10e      	bne.n	80046da <HAL_TIM_IRQHandler+0x1de>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	68db      	ldr	r3, [r3, #12]
 80046c2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80046c6:	2b80      	cmp	r3, #128	; 0x80
 80046c8:	d107      	bne.n	80046da <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80046d2:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_Break2Callback(htim);
 80046d4:	6878      	ldr	r0, [r7, #4]
 80046d6:	f000 fae9 	bl	8004cac <HAL_TIMEx_Break2Callback>
    }
  }
#endif

  /* TIM Trigger detection event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	691b      	ldr	r3, [r3, #16]
 80046e0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80046e4:	2b40      	cmp	r3, #64	; 0x40
 80046e6:	d10e      	bne.n	8004706 <HAL_TIM_IRQHandler+0x20a>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	68db      	ldr	r3, [r3, #12]
 80046ee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80046f2:	2b40      	cmp	r3, #64	; 0x40
 80046f4:	d107      	bne.n	8004706 <HAL_TIM_IRQHandler+0x20a>
    { 
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80046fe:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8004700:	6878      	ldr	r0, [r7, #4]
 8004702:	f000 f924 	bl	800494e <HAL_TIM_TriggerCallback>
    }
  }
  /* TIM commutation event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	691b      	ldr	r3, [r3, #16]
 800470c:	f003 0320 	and.w	r3, r3, #32
 8004710:	2b20      	cmp	r3, #32
 8004712:	d10e      	bne.n	8004732 <HAL_TIM_IRQHandler+0x236>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	68db      	ldr	r3, [r3, #12]
 800471a:	f003 0320 	and.w	r3, r3, #32
 800471e:	2b20      	cmp	r3, #32
 8004720:	d107      	bne.n	8004732 <HAL_TIM_IRQHandler+0x236>
    { 
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	f06f 0220 	mvn.w	r2, #32
 800472a:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutationCallback(htim);
 800472c:	6878      	ldr	r0, [r7, #4]
 800472e:	f000 faa9 	bl	8004c84 <HAL_TIMEx_CommutationCallback>
    }
  }
}
 8004732:	bf00      	nop
 8004734:	3708      	adds	r7, #8
 8004736:	46bd      	mov	sp, r7
 8004738:	bd80      	pop	{r7, pc}

0800473a <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral. 
  * @retval HAL status
  */ 
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef * sClockSourceConfig)    
{
 800473a:	b580      	push	{r7, lr}
 800473c:	b084      	sub	sp, #16
 800473e:	af00      	add	r7, sp, #0
 8004740:	6078      	str	r0, [r7, #4]
 8004742:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr = 0U;
 8004744:	2300      	movs	r3, #0
 8004746:	60fb      	str	r3, [r7, #12]
  
  /* Process Locked */
  __HAL_LOCK(htim);
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800474e:	2b01      	cmp	r3, #1
 8004750:	d101      	bne.n	8004756 <HAL_TIM_ConfigClockSource+0x1c>
 8004752:	2302      	movs	r3, #2
 8004754:	e0cf      	b.n	80048f6 <HAL_TIM_ConfigClockSource+0x1bc>
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	2201      	movs	r2, #1
 800475a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  htim->State = HAL_TIM_STATE_BUSY;
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	2202      	movs	r2, #2
 8004762:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  
  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));
  
  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	689b      	ldr	r3, [r3, #8]
 800476c:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800476e:	68fb      	ldr	r3, [r7, #12]
 8004770:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004774:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8004778:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800477a:	68fb      	ldr	r3, [r7, #12]
 800477c:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004780:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	68fa      	ldr	r2, [r7, #12]
 8004788:	609a      	str	r2, [r3, #8]
  
  switch (sClockSourceConfig->ClockSource)
 800478a:	683b      	ldr	r3, [r7, #0]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	2b40      	cmp	r3, #64	; 0x40
 8004790:	d07c      	beq.n	800488c <HAL_TIM_ConfigClockSource+0x152>
 8004792:	2b40      	cmp	r3, #64	; 0x40
 8004794:	d80f      	bhi.n	80047b6 <HAL_TIM_ConfigClockSource+0x7c>
 8004796:	2b10      	cmp	r3, #16
 8004798:	f000 808f 	beq.w	80048ba <HAL_TIM_ConfigClockSource+0x180>
 800479c:	2b10      	cmp	r3, #16
 800479e:	d803      	bhi.n	80047a8 <HAL_TIM_ConfigClockSource+0x6e>
 80047a0:	2b00      	cmp	r3, #0
 80047a2:	f000 8083 	beq.w	80048ac <HAL_TIM_ConfigClockSource+0x172>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR3);
    }
    break;
    
  default:
    break;    
 80047a6:	e09d      	b.n	80048e4 <HAL_TIM_ConfigClockSource+0x1aa>
  switch (sClockSourceConfig->ClockSource)
 80047a8:	2b20      	cmp	r3, #32
 80047aa:	f000 808d 	beq.w	80048c8 <HAL_TIM_ConfigClockSource+0x18e>
 80047ae:	2b30      	cmp	r3, #48	; 0x30
 80047b0:	f000 8091 	beq.w	80048d6 <HAL_TIM_ConfigClockSource+0x19c>
    break;    
 80047b4:	e096      	b.n	80048e4 <HAL_TIM_ConfigClockSource+0x1aa>
  switch (sClockSourceConfig->ClockSource)
 80047b6:	2b70      	cmp	r3, #112	; 0x70
 80047b8:	d018      	beq.n	80047ec <HAL_TIM_ConfigClockSource+0xb2>
 80047ba:	2b70      	cmp	r3, #112	; 0x70
 80047bc:	d804      	bhi.n	80047c8 <HAL_TIM_ConfigClockSource+0x8e>
 80047be:	2b50      	cmp	r3, #80	; 0x50
 80047c0:	d044      	beq.n	800484c <HAL_TIM_ConfigClockSource+0x112>
 80047c2:	2b60      	cmp	r3, #96	; 0x60
 80047c4:	d052      	beq.n	800486c <HAL_TIM_ConfigClockSource+0x132>
    break;    
 80047c6:	e08d      	b.n	80048e4 <HAL_TIM_ConfigClockSource+0x1aa>
  switch (sClockSourceConfig->ClockSource)
 80047c8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80047cc:	d003      	beq.n	80047d6 <HAL_TIM_ConfigClockSource+0x9c>
 80047ce:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80047d2:	d028      	beq.n	8004826 <HAL_TIM_ConfigClockSource+0xec>
    break;    
 80047d4:	e086      	b.n	80048e4 <HAL_TIM_ConfigClockSource+0x1aa>
      htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	681a      	ldr	r2, [r3, #0]
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	689b      	ldr	r3, [r3, #8]
 80047e0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80047e4:	f023 0307 	bic.w	r3, r3, #7
 80047e8:	6093      	str	r3, [r2, #8]
    break;
 80047ea:	e07b      	b.n	80048e4 <HAL_TIM_ConfigClockSource+0x1aa>
      TIM_ETR_SetConfig(htim->Instance, 
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	6818      	ldr	r0, [r3, #0]
 80047f0:	683b      	ldr	r3, [r7, #0]
 80047f2:	6899      	ldr	r1, [r3, #8]
 80047f4:	683b      	ldr	r3, [r7, #0]
 80047f6:	685a      	ldr	r2, [r3, #4]
 80047f8:	683b      	ldr	r3, [r7, #0]
 80047fa:	68db      	ldr	r3, [r3, #12]
 80047fc:	f000 f9cb 	bl	8004b96 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	689b      	ldr	r3, [r3, #8]
 8004806:	60fb      	str	r3, [r7, #12]
      tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004808:	68fb      	ldr	r3, [r7, #12]
 800480a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800480e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8004812:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004814:	68fb      	ldr	r3, [r7, #12]
 8004816:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800481a:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	68fa      	ldr	r2, [r7, #12]
 8004822:	609a      	str	r2, [r3, #8]
    break;
 8004824:	e05e      	b.n	80048e4 <HAL_TIM_ConfigClockSource+0x1aa>
      TIM_ETR_SetConfig(htim->Instance, 
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	6818      	ldr	r0, [r3, #0]
 800482a:	683b      	ldr	r3, [r7, #0]
 800482c:	6899      	ldr	r1, [r3, #8]
 800482e:	683b      	ldr	r3, [r7, #0]
 8004830:	685a      	ldr	r2, [r3, #4]
 8004832:	683b      	ldr	r3, [r7, #0]
 8004834:	68db      	ldr	r3, [r3, #12]
 8004836:	f000 f9ae 	bl	8004b96 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	687a      	ldr	r2, [r7, #4]
 8004840:	6812      	ldr	r2, [r2, #0]
 8004842:	6892      	ldr	r2, [r2, #8]
 8004844:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004848:	609a      	str	r2, [r3, #8]
    break;
 800484a:	e04b      	b.n	80048e4 <HAL_TIM_ConfigClockSource+0x1aa>
      TIM_TI1_ConfigInputStage(htim->Instance, 
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	6818      	ldr	r0, [r3, #0]
 8004850:	683b      	ldr	r3, [r7, #0]
 8004852:	6859      	ldr	r1, [r3, #4]
 8004854:	683b      	ldr	r3, [r7, #0]
 8004856:	68db      	ldr	r3, [r3, #12]
 8004858:	461a      	mov	r2, r3
 800485a:	f000 f915 	bl	8004a88 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	2150      	movs	r1, #80	; 0x50
 8004864:	4618      	mov	r0, r3
 8004866:	f000 f976 	bl	8004b56 <TIM_ITRx_SetConfig>
    break;
 800486a:	e03b      	b.n	80048e4 <HAL_TIM_ConfigClockSource+0x1aa>
      TIM_TI2_ConfigInputStage(htim->Instance, 
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	6818      	ldr	r0, [r3, #0]
 8004870:	683b      	ldr	r3, [r7, #0]
 8004872:	6859      	ldr	r1, [r3, #4]
 8004874:	683b      	ldr	r3, [r7, #0]
 8004876:	68db      	ldr	r3, [r3, #12]
 8004878:	461a      	mov	r2, r3
 800487a:	f000 f938 	bl	8004aee <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	2160      	movs	r1, #96	; 0x60
 8004884:	4618      	mov	r0, r3
 8004886:	f000 f966 	bl	8004b56 <TIM_ITRx_SetConfig>
    break;
 800488a:	e02b      	b.n	80048e4 <HAL_TIM_ConfigClockSource+0x1aa>
      TIM_TI1_ConfigInputStage(htim->Instance, 
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	6818      	ldr	r0, [r3, #0]
 8004890:	683b      	ldr	r3, [r7, #0]
 8004892:	6859      	ldr	r1, [r3, #4]
 8004894:	683b      	ldr	r3, [r7, #0]
 8004896:	68db      	ldr	r3, [r3, #12]
 8004898:	461a      	mov	r2, r3
 800489a:	f000 f8f5 	bl	8004a88 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	2140      	movs	r1, #64	; 0x40
 80048a4:	4618      	mov	r0, r3
 80048a6:	f000 f956 	bl	8004b56 <TIM_ITRx_SetConfig>
    break;
 80048aa:	e01b      	b.n	80048e4 <HAL_TIM_ConfigClockSource+0x1aa>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR0);
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	2100      	movs	r1, #0
 80048b2:	4618      	mov	r0, r3
 80048b4:	f000 f94f 	bl	8004b56 <TIM_ITRx_SetConfig>
    break;
 80048b8:	e014      	b.n	80048e4 <HAL_TIM_ConfigClockSource+0x1aa>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR1);
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	2110      	movs	r1, #16
 80048c0:	4618      	mov	r0, r3
 80048c2:	f000 f948 	bl	8004b56 <TIM_ITRx_SetConfig>
    break;
 80048c6:	e00d      	b.n	80048e4 <HAL_TIM_ConfigClockSource+0x1aa>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR2);
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	2120      	movs	r1, #32
 80048ce:	4618      	mov	r0, r3
 80048d0:	f000 f941 	bl	8004b56 <TIM_ITRx_SetConfig>
    break;
 80048d4:	e006      	b.n	80048e4 <HAL_TIM_ConfigClockSource+0x1aa>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR3);
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	2130      	movs	r1, #48	; 0x30
 80048dc:	4618      	mov	r0, r3
 80048de:	f000 f93a 	bl	8004b56 <TIM_ITRx_SetConfig>
    break;
 80048e2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	2201      	movs	r2, #1
 80048e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  
  __HAL_UNLOCK(htim);
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	2200      	movs	r2, #0
 80048f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  return HAL_OK;
 80048f4:	2300      	movs	r3, #0
}
 80048f6:	4618      	mov	r0, r3
 80048f8:	3710      	adds	r7, #16
 80048fa:	46bd      	mov	sp, r7
 80048fc:	bd80      	pop	{r7, pc}

080048fe <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non blocking mode 
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80048fe:	b480      	push	{r7}
 8004900:	b083      	sub	sp, #12
 8004902:	af00      	add	r7, sp, #0
 8004904:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
  
}
 8004906:	bf00      	nop
 8004908:	370c      	adds	r7, #12
 800490a:	46bd      	mov	sp, r7
 800490c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004910:	4770      	bx	lr

08004912 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non blocking mode 
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004912:	b480      	push	{r7}
 8004914:	b083      	sub	sp, #12
 8004916:	af00      	add	r7, sp, #0
 8004918:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800491a:	bf00      	nop
 800491c:	370c      	adds	r7, #12
 800491e:	46bd      	mov	sp, r7
 8004920:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004924:	4770      	bx	lr

08004926 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non blocking mode 
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004926:	b480      	push	{r7}
 8004928:	b083      	sub	sp, #12
 800492a:	af00      	add	r7, sp, #0
 800492c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800492e:	bf00      	nop
 8004930:	370c      	adds	r7, #12
 8004932:	46bd      	mov	sp, r7
 8004934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004938:	4770      	bx	lr

0800493a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non blocking mode 
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800493a:	b480      	push	{r7}
 800493c:	b083      	sub	sp, #12
 800493e:	af00      	add	r7, sp, #0
 8004940:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004942:	bf00      	nop
 8004944:	370c      	adds	r7, #12
 8004946:	46bd      	mov	sp, r7
 8004948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800494c:	4770      	bx	lr

0800494e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non blocking mode 
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800494e:	b480      	push	{r7}
 8004950:	b083      	sub	sp, #12
 8004952:	af00      	add	r7, sp, #0
 8004954:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004956:	bf00      	nop
 8004958:	370c      	adds	r7, #12
 800495a:	46bd      	mov	sp, r7
 800495c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004960:	4770      	bx	lr
	...

08004964 <TIM_Base_SetConfig>:
  * @param  TIMx TIM periheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004964:	b480      	push	{r7}
 8004966:	b085      	sub	sp, #20
 8004968:	af00      	add	r7, sp, #0
 800496a:	6078      	str	r0, [r7, #4]
 800496c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1 = 0U;
 800496e:	2300      	movs	r3, #0
 8004970:	60fb      	str	r3, [r7, #12]
  tmpcr1 = TIMx->CR1;
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	60fb      	str	r3, [r7, #12]
  
  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	4a3c      	ldr	r2, [pc, #240]	; (8004a6c <TIM_Base_SetConfig+0x108>)
 800497c:	4293      	cmp	r3, r2
 800497e:	d00f      	beq.n	80049a0 <TIM_Base_SetConfig+0x3c>
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004986:	d00b      	beq.n	80049a0 <TIM_Base_SetConfig+0x3c>
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	4a39      	ldr	r2, [pc, #228]	; (8004a70 <TIM_Base_SetConfig+0x10c>)
 800498c:	4293      	cmp	r3, r2
 800498e:	d007      	beq.n	80049a0 <TIM_Base_SetConfig+0x3c>
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	4a38      	ldr	r2, [pc, #224]	; (8004a74 <TIM_Base_SetConfig+0x110>)
 8004994:	4293      	cmp	r3, r2
 8004996:	d003      	beq.n	80049a0 <TIM_Base_SetConfig+0x3c>
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	4a37      	ldr	r2, [pc, #220]	; (8004a78 <TIM_Base_SetConfig+0x114>)
 800499c:	4293      	cmp	r3, r2
 800499e:	d108      	bne.n	80049b2 <TIM_Base_SetConfig+0x4e>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80049a0:	68fb      	ldr	r3, [r7, #12]
 80049a2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80049a6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80049a8:	683b      	ldr	r3, [r7, #0]
 80049aa:	685b      	ldr	r3, [r3, #4]
 80049ac:	68fa      	ldr	r2, [r7, #12]
 80049ae:	4313      	orrs	r3, r2
 80049b0:	60fb      	str	r3, [r7, #12]
  }
 
  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	4a2d      	ldr	r2, [pc, #180]	; (8004a6c <TIM_Base_SetConfig+0x108>)
 80049b6:	4293      	cmp	r3, r2
 80049b8:	d01b      	beq.n	80049f2 <TIM_Base_SetConfig+0x8e>
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80049c0:	d017      	beq.n	80049f2 <TIM_Base_SetConfig+0x8e>
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	4a2a      	ldr	r2, [pc, #168]	; (8004a70 <TIM_Base_SetConfig+0x10c>)
 80049c6:	4293      	cmp	r3, r2
 80049c8:	d013      	beq.n	80049f2 <TIM_Base_SetConfig+0x8e>
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	4a29      	ldr	r2, [pc, #164]	; (8004a74 <TIM_Base_SetConfig+0x110>)
 80049ce:	4293      	cmp	r3, r2
 80049d0:	d00f      	beq.n	80049f2 <TIM_Base_SetConfig+0x8e>
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	4a28      	ldr	r2, [pc, #160]	; (8004a78 <TIM_Base_SetConfig+0x114>)
 80049d6:	4293      	cmp	r3, r2
 80049d8:	d00b      	beq.n	80049f2 <TIM_Base_SetConfig+0x8e>
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	4a27      	ldr	r2, [pc, #156]	; (8004a7c <TIM_Base_SetConfig+0x118>)
 80049de:	4293      	cmp	r3, r2
 80049e0:	d007      	beq.n	80049f2 <TIM_Base_SetConfig+0x8e>
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	4a26      	ldr	r2, [pc, #152]	; (8004a80 <TIM_Base_SetConfig+0x11c>)
 80049e6:	4293      	cmp	r3, r2
 80049e8:	d003      	beq.n	80049f2 <TIM_Base_SetConfig+0x8e>
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	4a25      	ldr	r2, [pc, #148]	; (8004a84 <TIM_Base_SetConfig+0x120>)
 80049ee:	4293      	cmp	r3, r2
 80049f0:	d108      	bne.n	8004a04 <TIM_Base_SetConfig+0xa0>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80049f8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80049fa:	683b      	ldr	r3, [r7, #0]
 80049fc:	68db      	ldr	r3, [r3, #12]
 80049fe:	68fa      	ldr	r2, [r7, #12]
 8004a00:	4313      	orrs	r3, r2
 8004a02:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004a0a:	683b      	ldr	r3, [r7, #0]
 8004a0c:	695b      	ldr	r3, [r3, #20]
 8004a0e:	4313      	orrs	r3, r2
 8004a10:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	68fa      	ldr	r2, [r7, #12]
 8004a16:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004a18:	683b      	ldr	r3, [r7, #0]
 8004a1a:	689a      	ldr	r2, [r3, #8]
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	62da      	str	r2, [r3, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8004a20:	683b      	ldr	r3, [r7, #0]
 8004a22:	681a      	ldr	r2, [r3, #0]
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	629a      	str	r2, [r3, #40]	; 0x28
    
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))  
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	4a10      	ldr	r2, [pc, #64]	; (8004a6c <TIM_Base_SetConfig+0x108>)
 8004a2c:	4293      	cmp	r3, r2
 8004a2e:	d00f      	beq.n	8004a50 <TIM_Base_SetConfig+0xec>
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	4a11      	ldr	r2, [pc, #68]	; (8004a78 <TIM_Base_SetConfig+0x114>)
 8004a34:	4293      	cmp	r3, r2
 8004a36:	d00b      	beq.n	8004a50 <TIM_Base_SetConfig+0xec>
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	4a10      	ldr	r2, [pc, #64]	; (8004a7c <TIM_Base_SetConfig+0x118>)
 8004a3c:	4293      	cmp	r3, r2
 8004a3e:	d007      	beq.n	8004a50 <TIM_Base_SetConfig+0xec>
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	4a0f      	ldr	r2, [pc, #60]	; (8004a80 <TIM_Base_SetConfig+0x11c>)
 8004a44:	4293      	cmp	r3, r2
 8004a46:	d003      	beq.n	8004a50 <TIM_Base_SetConfig+0xec>
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	4a0e      	ldr	r2, [pc, #56]	; (8004a84 <TIM_Base_SetConfig+0x120>)
 8004a4c:	4293      	cmp	r3, r2
 8004a4e:	d103      	bne.n	8004a58 <TIM_Base_SetConfig+0xf4>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004a50:	683b      	ldr	r3, [r7, #0]
 8004a52:	691a      	ldr	r2, [r3, #16]
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediatly */
  TIMx->EGR = TIM_EGR_UG;
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	2201      	movs	r2, #1
 8004a5c:	615a      	str	r2, [r3, #20]
}
 8004a5e:	bf00      	nop
 8004a60:	3714      	adds	r7, #20
 8004a62:	46bd      	mov	sp, r7
 8004a64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a68:	4770      	bx	lr
 8004a6a:	bf00      	nop
 8004a6c:	40012c00 	.word	0x40012c00
 8004a70:	40000400 	.word	0x40000400
 8004a74:	40000800 	.word	0x40000800
 8004a78:	40013400 	.word	0x40013400
 8004a7c:	40014000 	.word	0x40014000
 8004a80:	40014400 	.word	0x40014400
 8004a84:	40014800 	.word	0x40014800

08004a88 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004a88:	b480      	push	{r7}
 8004a8a:	b087      	sub	sp, #28
 8004a8c:	af00      	add	r7, sp, #0
 8004a8e:	60f8      	str	r0, [r7, #12]
 8004a90:	60b9      	str	r1, [r7, #8]
 8004a92:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1 = 0U;
 8004a94:	2300      	movs	r3, #0
 8004a96:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0U;
 8004a98:	2300      	movs	r3, #0
 8004a9a:	613b      	str	r3, [r7, #16]
  
  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	6a1b      	ldr	r3, [r3, #32]
 8004aa0:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004aa2:	68fb      	ldr	r3, [r7, #12]
 8004aa4:	6a1b      	ldr	r3, [r3, #32]
 8004aa6:	f023 0201 	bic.w	r2, r3, #1
 8004aaa:	68fb      	ldr	r3, [r7, #12]
 8004aac:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;    
 8004aae:	68fb      	ldr	r3, [r7, #12]
 8004ab0:	699b      	ldr	r3, [r3, #24]
 8004ab2:	617b      	str	r3, [r7, #20]
  
  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004ab4:	697b      	ldr	r3, [r7, #20]
 8004ab6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004aba:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	011b      	lsls	r3, r3, #4
 8004ac0:	697a      	ldr	r2, [r7, #20]
 8004ac2:	4313      	orrs	r3, r2
 8004ac4:	617b      	str	r3, [r7, #20]
  
  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004ac6:	693b      	ldr	r3, [r7, #16]
 8004ac8:	f023 030a 	bic.w	r3, r3, #10
 8004acc:	613b      	str	r3, [r7, #16]
  tmpccer |= TIM_ICPolarity;
 8004ace:	693a      	ldr	r2, [r7, #16]
 8004ad0:	68bb      	ldr	r3, [r7, #8]
 8004ad2:	4313      	orrs	r3, r2
 8004ad4:	613b      	str	r3, [r7, #16]
  
  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004ad6:	68fb      	ldr	r3, [r7, #12]
 8004ad8:	697a      	ldr	r2, [r7, #20]
 8004ada:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004adc:	68fb      	ldr	r3, [r7, #12]
 8004ade:	693a      	ldr	r2, [r7, #16]
 8004ae0:	621a      	str	r2, [r3, #32]
}
 8004ae2:	bf00      	nop
 8004ae4:	371c      	adds	r7, #28
 8004ae6:	46bd      	mov	sp, r7
 8004ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aec:	4770      	bx	lr

08004aee <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004aee:	b480      	push	{r7}
 8004af0:	b087      	sub	sp, #28
 8004af2:	af00      	add	r7, sp, #0
 8004af4:	60f8      	str	r0, [r7, #12]
 8004af6:	60b9      	str	r1, [r7, #8]
 8004af8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1 = 0U;
 8004afa:	2300      	movs	r3, #0
 8004afc:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0U;
 8004afe:	2300      	movs	r3, #0
 8004b00:	613b      	str	r3, [r7, #16]
  
  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	6a1b      	ldr	r3, [r3, #32]
 8004b06:	f023 0210 	bic.w	r2, r3, #16
 8004b0a:	68fb      	ldr	r3, [r7, #12]
 8004b0c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004b0e:	68fb      	ldr	r3, [r7, #12]
 8004b10:	699b      	ldr	r3, [r3, #24]
 8004b12:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004b14:	68fb      	ldr	r3, [r7, #12]
 8004b16:	6a1b      	ldr	r3, [r3, #32]
 8004b18:	613b      	str	r3, [r7, #16]
  
  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004b1a:	697b      	ldr	r3, [r7, #20]
 8004b1c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004b20:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	031b      	lsls	r3, r3, #12
 8004b26:	697a      	ldr	r2, [r7, #20]
 8004b28:	4313      	orrs	r3, r2
 8004b2a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004b2c:	693b      	ldr	r3, [r7, #16]
 8004b2e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004b32:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004b34:	68bb      	ldr	r3, [r7, #8]
 8004b36:	011b      	lsls	r3, r3, #4
 8004b38:	693a      	ldr	r2, [r7, #16]
 8004b3a:	4313      	orrs	r3, r2
 8004b3c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004b3e:	68fb      	ldr	r3, [r7, #12]
 8004b40:	697a      	ldr	r2, [r7, #20]
 8004b42:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004b44:	68fb      	ldr	r3, [r7, #12]
 8004b46:	693a      	ldr	r2, [r7, #16]
 8004b48:	621a      	str	r2, [r3, #32]
}
 8004b4a:	bf00      	nop
 8004b4c:	371c      	adds	r7, #28
 8004b4e:	46bd      	mov	sp, r7
 8004b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b54:	4770      	bx	lr

08004b56 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint16_t InputTriggerSource)
{
 8004b56:	b480      	push	{r7}
 8004b58:	b085      	sub	sp, #20
 8004b5a:	af00      	add	r7, sp, #0
 8004b5c:	6078      	str	r0, [r7, #4]
 8004b5e:	460b      	mov	r3, r1
 8004b60:	807b      	strh	r3, [r7, #2]
  uint32_t tmpsmcr = 0U;
 8004b62:	2300      	movs	r3, #0
 8004b64:	60fb      	str	r3, [r7, #12]
  
   /* Get the TIMx SMCR register value */
   tmpsmcr = TIMx->SMCR;
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	689b      	ldr	r3, [r3, #8]
 8004b6a:	60fb      	str	r3, [r7, #12]
   /* Reset the TS Bits */
   tmpsmcr &= ~TIM_SMCR_TS;
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004b72:	60fb      	str	r3, [r7, #12]
   /* Set the Input Trigger source and the slave mode*/
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8004b74:	887b      	ldrh	r3, [r7, #2]
 8004b76:	f043 0307 	orr.w	r3, r3, #7
 8004b7a:	b29b      	uxth	r3, r3
 8004b7c:	461a      	mov	r2, r3
 8004b7e:	68fb      	ldr	r3, [r7, #12]
 8004b80:	4313      	orrs	r3, r2
 8004b82:	60fb      	str	r3, [r7, #12]
   /* Write to TIMx SMCR */
   TIMx->SMCR = tmpsmcr;
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	68fa      	ldr	r2, [r7, #12]
 8004b88:	609a      	str	r2, [r3, #8]
}
 8004b8a:	bf00      	nop
 8004b8c:	3714      	adds	r7, #20
 8004b8e:	46bd      	mov	sp, r7
 8004b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b94:	4770      	bx	lr

08004b96 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef* TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004b96:	b480      	push	{r7}
 8004b98:	b087      	sub	sp, #28
 8004b9a:	af00      	add	r7, sp, #0
 8004b9c:	60f8      	str	r0, [r7, #12]
 8004b9e:	60b9      	str	r1, [r7, #8]
 8004ba0:	607a      	str	r2, [r7, #4]
 8004ba2:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr = 0U;
 8004ba4:	2300      	movs	r3, #0
 8004ba6:	617b      	str	r3, [r7, #20]

  tmpsmcr = TIMx->SMCR;
 8004ba8:	68fb      	ldr	r3, [r7, #12]
 8004baa:	689b      	ldr	r3, [r3, #8]
 8004bac:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004bae:	697b      	ldr	r3, [r7, #20]
 8004bb0:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004bb4:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004bb6:	683b      	ldr	r3, [r7, #0]
 8004bb8:	021a      	lsls	r2, r3, #8
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	431a      	orrs	r2, r3
 8004bbe:	68bb      	ldr	r3, [r7, #8]
 8004bc0:	4313      	orrs	r3, r2
 8004bc2:	697a      	ldr	r2, [r7, #20]
 8004bc4:	4313      	orrs	r3, r2
 8004bc6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004bc8:	68fb      	ldr	r3, [r7, #12]
 8004bca:	697a      	ldr	r2, [r7, #20]
 8004bcc:	609a      	str	r2, [r3, #8]
} 
 8004bce:	bf00      	nop
 8004bd0:	371c      	adds	r7, #28
 8004bd2:	46bd      	mov	sp, r7
 8004bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bd8:	4770      	bx	lr
	...

08004bdc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim, 
                                                      TIM_MasterConfigTypeDef * sMasterConfig)
{
 8004bdc:	b480      	push	{r7}
 8004bde:	b085      	sub	sp, #20
 8004be0:	af00      	add	r7, sp, #0
 8004be2:	6078      	str	r0, [r7, #4]
 8004be4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
  
  /* Check input state */
  __HAL_LOCK(htim);
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004bec:	2b01      	cmp	r3, #1
 8004bee:	d101      	bne.n	8004bf4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004bf0:	2302      	movs	r3, #2
 8004bf2:	e03d      	b.n	8004c70 <HAL_TIMEx_MasterConfigSynchronization+0x94>
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	2201      	movs	r2, #1
 8004bf8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

 /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	685b      	ldr	r3, [r3, #4]
 8004c02:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	689b      	ldr	r3, [r3, #8]
 8004c0a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2U */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	4a1a      	ldr	r2, [pc, #104]	; (8004c7c <HAL_TIMEx_MasterConfigSynchronization+0xa0>)
 8004c12:	4293      	cmp	r3, r2
 8004c14:	d004      	beq.n	8004c20 <HAL_TIMEx_MasterConfigSynchronization+0x44>
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	4a19      	ldr	r2, [pc, #100]	; (8004c80 <HAL_TIMEx_MasterConfigSynchronization+0xa4>)
 8004c1c:	4293      	cmp	r3, r2
 8004c1e:	d108      	bne.n	8004c32 <HAL_TIMEx_MasterConfigSynchronization+0x56>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));
    
    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8004c26:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8004c28:	683b      	ldr	r3, [r7, #0]
 8004c2a:	685b      	ldr	r3, [r3, #4]
 8004c2c:	68fa      	ldr	r2, [r7, #12]
 8004c2e:	4313      	orrs	r3, r2
 8004c30:	60fb      	str	r3, [r7, #12]
  }
  
  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004c32:	68fb      	ldr	r3, [r7, #12]
 8004c34:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004c38:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004c3a:	683b      	ldr	r3, [r7, #0]
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	68fa      	ldr	r2, [r7, #12]
 8004c40:	4313      	orrs	r3, r2
 8004c42:	60fb      	str	r3, [r7, #12]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 8004c44:	68bb      	ldr	r3, [r7, #8]
 8004c46:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004c4a:	60bb      	str	r3, [r7, #8]
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004c4c:	683b      	ldr	r3, [r7, #0]
 8004c4e:	689b      	ldr	r3, [r3, #8]
 8004c50:	68ba      	ldr	r2, [r7, #8]
 8004c52:	4313      	orrs	r3, r2
 8004c54:	60bb      	str	r3, [r7, #8]
  
  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	68fa      	ldr	r2, [r7, #12]
 8004c5c:	605a      	str	r2, [r3, #4]
  
  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	68ba      	ldr	r2, [r7, #8]
 8004c64:	609a      	str	r2, [r3, #8]

  __HAL_UNLOCK(htim);
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	2200      	movs	r2, #0
 8004c6a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  return HAL_OK;
 8004c6e:	2300      	movs	r3, #0
} 
 8004c70:	4618      	mov	r0, r3
 8004c72:	3714      	adds	r7, #20
 8004c74:	46bd      	mov	sp, r7
 8004c76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c7a:	4770      	bx	lr
 8004c7c:	40012c00 	.word	0x40012c00
 8004c80:	40013400 	.word	0x40013400

08004c84 <HAL_TIMEx_CommutationCallback>:
  * @brief  Hall commutation changed callback in non blocking mode 
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutationCallback(TIM_HandleTypeDef *htim)
{
 8004c84:	b480      	push	{r7}
 8004c86:	b083      	sub	sp, #12
 8004c88:	af00      	add	r7, sp, #0
 8004c8a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutationCallback could be implemented in the user file
   */
}
 8004c8c:	bf00      	nop
 8004c8e:	370c      	adds	r7, #12
 8004c90:	46bd      	mov	sp, r7
 8004c92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c96:	4770      	bx	lr

08004c98 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non blocking mode 
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004c98:	b480      	push	{r7}
 8004c9a:	b083      	sub	sp, #12
 8004c9c:	af00      	add	r7, sp, #0
 8004c9e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004ca0:	bf00      	nop
 8004ca2:	370c      	adds	r7, #12
 8004ca4:	46bd      	mov	sp, r7
 8004ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004caa:	4770      	bx	lr

08004cac <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8004cac:	b480      	push	{r7}
 8004cae:	b083      	sub	sp, #12
 8004cb0:	af00      	add	r7, sp, #0
 8004cb2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8004cb4:	bf00      	nop
 8004cb6:	370c      	adds	r7, #12
 8004cb8:	46bd      	mov	sp, r7
 8004cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cbe:	4770      	bx	lr

08004cc0 <USBD_HID_Init>:
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_HID_Init (USBD_HandleTypeDef *pdev, 
                               uint8_t cfgidx)
{
 8004cc0:	b580      	push	{r7, lr}
 8004cc2:	b084      	sub	sp, #16
 8004cc4:	af00      	add	r7, sp, #0
 8004cc6:	6078      	str	r0, [r7, #4]
 8004cc8:	460b      	mov	r3, r1
 8004cca:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0;
 8004ccc:	2300      	movs	r3, #0
 8004cce:	73fb      	strb	r3, [r7, #15]
  
  /* Open EP IN */
  USBD_LL_OpenEP(pdev,
 8004cd0:	2304      	movs	r3, #4
 8004cd2:	2203      	movs	r2, #3
 8004cd4:	2181      	movs	r1, #129	; 0x81
 8004cd6:	6878      	ldr	r0, [r7, #4]
 8004cd8:	f001 ff9c 	bl	8006c14 <USBD_LL_OpenEP>
                 HID_EPIN_ADDR,
                 USBD_EP_TYPE_INTR,
                 HID_EPIN_SIZE);  
  
  pdev->pClassData = USBD_malloc(sizeof (USBD_HID_HandleTypeDef));
 8004cdc:	2010      	movs	r0, #16
 8004cde:	f002 f94f 	bl	8006f80 <USBD_static_malloc>
 8004ce2:	4602      	mov	r2, r0
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218
  
  if(pdev->pClassData == NULL)
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 8004cf0:	2b00      	cmp	r3, #0
 8004cf2:	d102      	bne.n	8004cfa <USBD_HID_Init+0x3a>
  {
    ret = 1; 
 8004cf4:	2301      	movs	r3, #1
 8004cf6:	73fb      	strb	r3, [r7, #15]
 8004cf8:	e004      	b.n	8004d04 <USBD_HID_Init+0x44>
  }
  else
  {
    ((USBD_HID_HandleTypeDef *)pdev->pClassData)->state = HID_IDLE;
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 8004d00:	2200      	movs	r2, #0
 8004d02:	731a      	strb	r2, [r3, #12]
  }
  return ret;
 8004d04:	7bfb      	ldrb	r3, [r7, #15]
}
 8004d06:	4618      	mov	r0, r3
 8004d08:	3710      	adds	r7, #16
 8004d0a:	46bd      	mov	sp, r7
 8004d0c:	bd80      	pop	{r7, pc}

08004d0e <USBD_HID_DeInit>:
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_HID_DeInit (USBD_HandleTypeDef *pdev, 
                                 uint8_t cfgidx)
{
 8004d0e:	b580      	push	{r7, lr}
 8004d10:	b082      	sub	sp, #8
 8004d12:	af00      	add	r7, sp, #0
 8004d14:	6078      	str	r0, [r7, #4]
 8004d16:	460b      	mov	r3, r1
 8004d18:	70fb      	strb	r3, [r7, #3]
  /* Close HID EPs */
  USBD_LL_CloseEP(pdev,
 8004d1a:	2181      	movs	r1, #129	; 0x81
 8004d1c:	6878      	ldr	r0, [r7, #4]
 8004d1e:	f001 ffb7 	bl	8006c90 <USBD_LL_CloseEP>
                  HID_EPIN_ADDR);
  
  /* FRee allocated memory */
  if(pdev->pClassData != NULL)
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 8004d28:	2b00      	cmp	r3, #0
 8004d2a:	d009      	beq.n	8004d40 <USBD_HID_DeInit+0x32>
  {
    USBD_free(pdev->pClassData);
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 8004d32:	4618      	mov	r0, r3
 8004d34:	f002 f932 	bl	8006f9c <USBD_static_free>
    pdev->pClassData = NULL;
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	2200      	movs	r2, #0
 8004d3c:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218
  } 
  
  return USBD_OK;
 8004d40:	2300      	movs	r3, #0
}
 8004d42:	4618      	mov	r0, r3
 8004d44:	3708      	adds	r7, #8
 8004d46:	46bd      	mov	sp, r7
 8004d48:	bd80      	pop	{r7, pc}
	...

08004d4c <USBD_HID_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_HID_Setup (USBD_HandleTypeDef *pdev, 
                                USBD_SetupReqTypedef *req)
{
 8004d4c:	b580      	push	{r7, lr}
 8004d4e:	b086      	sub	sp, #24
 8004d50:	af00      	add	r7, sp, #0
 8004d52:	6078      	str	r0, [r7, #4]
 8004d54:	6039      	str	r1, [r7, #0]
  uint16_t len = 0;
 8004d56:	2300      	movs	r3, #0
 8004d58:	82fb      	strh	r3, [r7, #22]
  uint8_t  *pbuf = NULL;
 8004d5a:	2300      	movs	r3, #0
 8004d5c:	613b      	str	r3, [r7, #16]
  USBD_HID_HandleTypeDef     *hhid = (USBD_HID_HandleTypeDef*) pdev->pClassData;
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 8004d64:	60fb      	str	r3, [r7, #12]
  
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8004d66:	683b      	ldr	r3, [r7, #0]
 8004d68:	781b      	ldrb	r3, [r3, #0]
 8004d6a:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8004d6e:	2b00      	cmp	r3, #0
 8004d70:	d044      	beq.n	8004dfc <USBD_HID_Setup+0xb0>
 8004d72:	2b20      	cmp	r3, #32
 8004d74:	d17d      	bne.n	8004e72 <USBD_HID_Setup+0x126>
  {
  case USB_REQ_TYPE_CLASS :  
    switch (req->bRequest)
 8004d76:	683b      	ldr	r3, [r7, #0]
 8004d78:	785b      	ldrb	r3, [r3, #1]
 8004d7a:	3b02      	subs	r3, #2
 8004d7c:	2b09      	cmp	r3, #9
 8004d7e:	d836      	bhi.n	8004dee <USBD_HID_Setup+0xa2>
 8004d80:	a201      	add	r2, pc, #4	; (adr r2, 8004d88 <USBD_HID_Setup+0x3c>)
 8004d82:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d86:	bf00      	nop
 8004d88:	08004ddf 	.word	0x08004ddf
 8004d8c:	08004dbf 	.word	0x08004dbf
 8004d90:	08004def 	.word	0x08004def
 8004d94:	08004def 	.word	0x08004def
 8004d98:	08004def 	.word	0x08004def
 8004d9c:	08004def 	.word	0x08004def
 8004da0:	08004def 	.word	0x08004def
 8004da4:	08004def 	.word	0x08004def
 8004da8:	08004dcd 	.word	0x08004dcd
 8004dac:	08004db1 	.word	0x08004db1
    {
      
      
    case HID_REQ_SET_PROTOCOL:
      hhid->Protocol = (uint8_t)(req->wValue);
 8004db0:	683b      	ldr	r3, [r7, #0]
 8004db2:	885b      	ldrh	r3, [r3, #2]
 8004db4:	b2db      	uxtb	r3, r3
 8004db6:	461a      	mov	r2, r3
 8004db8:	68fb      	ldr	r3, [r7, #12]
 8004dba:	601a      	str	r2, [r3, #0]
      break;
 8004dbc:	e01d      	b.n	8004dfa <USBD_HID_Setup+0xae>
      
    case HID_REQ_GET_PROTOCOL:
      USBD_CtlSendData (pdev, 
                        (uint8_t *)&hhid->Protocol,
 8004dbe:	68fb      	ldr	r3, [r7, #12]
      USBD_CtlSendData (pdev, 
 8004dc0:	2201      	movs	r2, #1
 8004dc2:	4619      	mov	r1, r3
 8004dc4:	6878      	ldr	r0, [r7, #4]
 8004dc6:	f000 ff51 	bl	8005c6c <USBD_CtlSendData>
                        1);    
      break;
 8004dca:	e016      	b.n	8004dfa <USBD_HID_Setup+0xae>
      
    case HID_REQ_SET_IDLE:
      hhid->IdleState = (uint8_t)(req->wValue >> 8);
 8004dcc:	683b      	ldr	r3, [r7, #0]
 8004dce:	885b      	ldrh	r3, [r3, #2]
 8004dd0:	0a1b      	lsrs	r3, r3, #8
 8004dd2:	b29b      	uxth	r3, r3
 8004dd4:	b2db      	uxtb	r3, r3
 8004dd6:	461a      	mov	r2, r3
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	605a      	str	r2, [r3, #4]
      break;
 8004ddc:	e00d      	b.n	8004dfa <USBD_HID_Setup+0xae>
      
    case HID_REQ_GET_IDLE:
      USBD_CtlSendData (pdev, 
                        (uint8_t *)&hhid->IdleState,
 8004dde:	68fb      	ldr	r3, [r7, #12]
 8004de0:	3304      	adds	r3, #4
      USBD_CtlSendData (pdev, 
 8004de2:	2201      	movs	r2, #1
 8004de4:	4619      	mov	r1, r3
 8004de6:	6878      	ldr	r0, [r7, #4]
 8004de8:	f000 ff40 	bl	8005c6c <USBD_CtlSendData>
                        1);        
      break;      
 8004dec:	e005      	b.n	8004dfa <USBD_HID_Setup+0xae>
      
    default:
      USBD_CtlError (pdev, req);
 8004dee:	6839      	ldr	r1, [r7, #0]
 8004df0:	6878      	ldr	r0, [r7, #4]
 8004df2:	f000 fecf 	bl	8005b94 <USBD_CtlError>
      return USBD_FAIL; 
 8004df6:	2302      	movs	r3, #2
 8004df8:	e03c      	b.n	8004e74 <USBD_HID_Setup+0x128>
    }
    break;
 8004dfa:	e03a      	b.n	8004e72 <USBD_HID_Setup+0x126>
    
  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
 8004dfc:	683b      	ldr	r3, [r7, #0]
 8004dfe:	785b      	ldrb	r3, [r3, #1]
 8004e00:	2b0a      	cmp	r3, #10
 8004e02:	d027      	beq.n	8004e54 <USBD_HID_Setup+0x108>
 8004e04:	2b0b      	cmp	r3, #11
 8004e06:	d02d      	beq.n	8004e64 <USBD_HID_Setup+0x118>
 8004e08:	2b06      	cmp	r3, #6
 8004e0a:	d132      	bne.n	8004e72 <USBD_HID_Setup+0x126>
    {
    case USB_REQ_GET_DESCRIPTOR: 
      if( req->wValue >> 8 == HID_REPORT_DESC)
 8004e0c:	683b      	ldr	r3, [r7, #0]
 8004e0e:	885b      	ldrh	r3, [r3, #2]
 8004e10:	0a1b      	lsrs	r3, r3, #8
 8004e12:	b29b      	uxth	r3, r3
 8004e14:	2b22      	cmp	r3, #34	; 0x22
 8004e16:	d108      	bne.n	8004e2a <USBD_HID_Setup+0xde>
      {
        len = MIN(HID_MOUSE_REPORT_DESC_SIZE , req->wLength);
 8004e18:	683b      	ldr	r3, [r7, #0]
 8004e1a:	88db      	ldrh	r3, [r3, #6]
 8004e1c:	2b4a      	cmp	r3, #74	; 0x4a
 8004e1e:	bf28      	it	cs
 8004e20:	234a      	movcs	r3, #74	; 0x4a
 8004e22:	82fb      	strh	r3, [r7, #22]
        pbuf = HID_MOUSE_ReportDesc;
 8004e24:	4b15      	ldr	r3, [pc, #84]	; (8004e7c <USBD_HID_Setup+0x130>)
 8004e26:	613b      	str	r3, [r7, #16]
 8004e28:	e00d      	b.n	8004e46 <USBD_HID_Setup+0xfa>
      }
      else if( req->wValue >> 8 == HID_DESCRIPTOR_TYPE)
 8004e2a:	683b      	ldr	r3, [r7, #0]
 8004e2c:	885b      	ldrh	r3, [r3, #2]
 8004e2e:	0a1b      	lsrs	r3, r3, #8
 8004e30:	b29b      	uxth	r3, r3
 8004e32:	2b21      	cmp	r3, #33	; 0x21
 8004e34:	d107      	bne.n	8004e46 <USBD_HID_Setup+0xfa>
      {
        pbuf = USBD_HID_Desc;   
 8004e36:	4b12      	ldr	r3, [pc, #72]	; (8004e80 <USBD_HID_Setup+0x134>)
 8004e38:	613b      	str	r3, [r7, #16]
        len = MIN(USB_HID_DESC_SIZ , req->wLength);
 8004e3a:	683b      	ldr	r3, [r7, #0]
 8004e3c:	88db      	ldrh	r3, [r3, #6]
 8004e3e:	2b09      	cmp	r3, #9
 8004e40:	bf28      	it	cs
 8004e42:	2309      	movcs	r3, #9
 8004e44:	82fb      	strh	r3, [r7, #22]
      }
      
      USBD_CtlSendData (pdev, 
 8004e46:	8afb      	ldrh	r3, [r7, #22]
 8004e48:	461a      	mov	r2, r3
 8004e4a:	6939      	ldr	r1, [r7, #16]
 8004e4c:	6878      	ldr	r0, [r7, #4]
 8004e4e:	f000 ff0d 	bl	8005c6c <USBD_CtlSendData>
                        pbuf,
                        len);
      
      break;
 8004e52:	e00e      	b.n	8004e72 <USBD_HID_Setup+0x126>
      
    case USB_REQ_GET_INTERFACE :
      USBD_CtlSendData (pdev,
                        (uint8_t *)&hhid->AltSetting,
 8004e54:	68fb      	ldr	r3, [r7, #12]
 8004e56:	3308      	adds	r3, #8
      USBD_CtlSendData (pdev,
 8004e58:	2201      	movs	r2, #1
 8004e5a:	4619      	mov	r1, r3
 8004e5c:	6878      	ldr	r0, [r7, #4]
 8004e5e:	f000 ff05 	bl	8005c6c <USBD_CtlSendData>
                        1);
      break;
 8004e62:	e006      	b.n	8004e72 <USBD_HID_Setup+0x126>
      
    case USB_REQ_SET_INTERFACE :
      hhid->AltSetting = (uint8_t)(req->wValue);
 8004e64:	683b      	ldr	r3, [r7, #0]
 8004e66:	885b      	ldrh	r3, [r3, #2]
 8004e68:	b2db      	uxtb	r3, r3
 8004e6a:	461a      	mov	r2, r3
 8004e6c:	68fb      	ldr	r3, [r7, #12]
 8004e6e:	609a      	str	r2, [r3, #8]
      break;
 8004e70:	bf00      	nop
    }
  }
  return USBD_OK;
 8004e72:	2300      	movs	r3, #0
}
 8004e74:	4618      	mov	r0, r3
 8004e76:	3718      	adds	r7, #24
 8004e78:	46bd      	mov	sp, r7
 8004e7a:	bd80      	pop	{r7, pc}
 8004e7c:	20000074 	.word	0x20000074
 8004e80:	2000005c 	.word	0x2000005c

08004e84 <USBD_HID_SendReport>:
  * @retval status
  */
uint8_t USBD_HID_SendReport     (USBD_HandleTypeDef  *pdev, 
                                 uint8_t *report,
                                 uint16_t len)
{
 8004e84:	b580      	push	{r7, lr}
 8004e86:	b086      	sub	sp, #24
 8004e88:	af00      	add	r7, sp, #0
 8004e8a:	60f8      	str	r0, [r7, #12]
 8004e8c:	60b9      	str	r1, [r7, #8]
 8004e8e:	4613      	mov	r3, r2
 8004e90:	80fb      	strh	r3, [r7, #6]
  USBD_HID_HandleTypeDef     *hhid = (USBD_HID_HandleTypeDef*)pdev->pClassData;
 8004e92:	68fb      	ldr	r3, [r7, #12]
 8004e94:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 8004e98:	617b      	str	r3, [r7, #20]
  
  if (pdev->dev_state == USBD_STATE_CONFIGURED )
 8004e9a:	68fb      	ldr	r3, [r7, #12]
 8004e9c:	f893 31fc 	ldrb.w	r3, [r3, #508]	; 0x1fc
 8004ea0:	2b03      	cmp	r3, #3
 8004ea2:	d10c      	bne.n	8004ebe <USBD_HID_SendReport+0x3a>
  {
    if(hhid->state == HID_IDLE)
 8004ea4:	697b      	ldr	r3, [r7, #20]
 8004ea6:	7b1b      	ldrb	r3, [r3, #12]
 8004ea8:	2b00      	cmp	r3, #0
 8004eaa:	d108      	bne.n	8004ebe <USBD_HID_SendReport+0x3a>
    {
      hhid->state = HID_BUSY;
 8004eac:	697b      	ldr	r3, [r7, #20]
 8004eae:	2201      	movs	r2, #1
 8004eb0:	731a      	strb	r2, [r3, #12]
      USBD_LL_Transmit (pdev, 
 8004eb2:	88fb      	ldrh	r3, [r7, #6]
 8004eb4:	68ba      	ldr	r2, [r7, #8]
 8004eb6:	2181      	movs	r1, #129	; 0x81
 8004eb8:	68f8      	ldr	r0, [r7, #12]
 8004eba:	f001 ffed 	bl	8006e98 <USBD_LL_Transmit>
                        HID_EPIN_ADDR,                                      
                        report,
                        len);
    }
  }
  return USBD_OK;
 8004ebe:	2300      	movs	r3, #0
}
 8004ec0:	4618      	mov	r0, r3
 8004ec2:	3718      	adds	r7, #24
 8004ec4:	46bd      	mov	sp, r7
 8004ec6:	bd80      	pop	{r7, pc}

08004ec8 <USBD_HID_GetCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_HID_GetCfgDesc (uint16_t *length)
{
 8004ec8:	b480      	push	{r7}
 8004eca:	b083      	sub	sp, #12
 8004ecc:	af00      	add	r7, sp, #0
 8004ece:	6078      	str	r0, [r7, #4]
  *length = sizeof (USBD_HID_CfgDesc);
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	2222      	movs	r2, #34	; 0x22
 8004ed4:	801a      	strh	r2, [r3, #0]
  return USBD_HID_CfgDesc;
 8004ed6:	4b03      	ldr	r3, [pc, #12]	; (8004ee4 <USBD_HID_GetCfgDesc+0x1c>)
}
 8004ed8:	4618      	mov	r0, r3
 8004eda:	370c      	adds	r7, #12
 8004edc:	46bd      	mov	sp, r7
 8004ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ee2:	4770      	bx	lr
 8004ee4:	20000038 	.word	0x20000038

08004ee8 <USBD_HID_DataIn>:
  * @param  epnum: endpoint index
  * @retval status
  */
static uint8_t  USBD_HID_DataIn (USBD_HandleTypeDef *pdev, 
                              uint8_t epnum)
{
 8004ee8:	b480      	push	{r7}
 8004eea:	b083      	sub	sp, #12
 8004eec:	af00      	add	r7, sp, #0
 8004eee:	6078      	str	r0, [r7, #4]
 8004ef0:	460b      	mov	r3, r1
 8004ef2:	70fb      	strb	r3, [r7, #3]
  
  /* Ensure that the FIFO is empty before a new transfer, this condition could 
  be caused by  a new transfer before the end of the previous transfer */
  ((USBD_HID_HandleTypeDef *)pdev->pClassData)->state = HID_IDLE;
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 8004efa:	2200      	movs	r2, #0
 8004efc:	731a      	strb	r2, [r3, #12]
  return USBD_OK;
 8004efe:	2300      	movs	r3, #0
}
 8004f00:	4618      	mov	r0, r3
 8004f02:	370c      	adds	r7, #12
 8004f04:	46bd      	mov	sp, r7
 8004f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f0a:	4770      	bx	lr

08004f0c <USBD_HID_GetDeviceQualifierDesc>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
static uint8_t  *USBD_HID_GetDeviceQualifierDesc (uint16_t *length)
{
 8004f0c:	b480      	push	{r7}
 8004f0e:	b083      	sub	sp, #12
 8004f10:	af00      	add	r7, sp, #0
 8004f12:	6078      	str	r0, [r7, #4]
  *length = sizeof (USBD_HID_DeviceQualifierDesc);
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	220a      	movs	r2, #10
 8004f18:	801a      	strh	r2, [r3, #0]
  return USBD_HID_DeviceQualifierDesc;
 8004f1a:	4b03      	ldr	r3, [pc, #12]	; (8004f28 <USBD_HID_GetDeviceQualifierDesc+0x1c>)
}
 8004f1c:	4618      	mov	r0, r3
 8004f1e:	370c      	adds	r7, #12
 8004f20:	46bd      	mov	sp, r7
 8004f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f26:	4770      	bx	lr
 8004f28:	20000068 	.word	0x20000068

08004f2c <USBD_Init>:
* @param  pdesc: Descriptor structure address
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev, USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8004f2c:	b580      	push	{r7, lr}
 8004f2e:	b084      	sub	sp, #16
 8004f30:	af00      	add	r7, sp, #0
 8004f32:	60f8      	str	r0, [r7, #12]
 8004f34:	60b9      	str	r1, [r7, #8]
 8004f36:	4613      	mov	r3, r2
 8004f38:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if(pdev == NULL)
 8004f3a:	68fb      	ldr	r3, [r7, #12]
 8004f3c:	2b00      	cmp	r3, #0
 8004f3e:	d101      	bne.n	8004f44 <USBD_Init+0x18>
  {
    USBD_ErrLog("Invalid Device handle");
    return USBD_FAIL; 
 8004f40:	2302      	movs	r3, #2
 8004f42:	e01a      	b.n	8004f7a <USBD_Init+0x4e>
  }
  
  /* Unlink previous class*/
  if(pdev->pClass != NULL)
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8004f4a:	2b00      	cmp	r3, #0
 8004f4c:	d003      	beq.n	8004f56 <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 8004f4e:	68fb      	ldr	r3, [r7, #12]
 8004f50:	2200      	movs	r2, #0
 8004f52:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
  }
  
  /* Assign USBD Descriptors */
  if(pdesc != NULL)
 8004f56:	68bb      	ldr	r3, [r7, #8]
 8004f58:	2b00      	cmp	r3, #0
 8004f5a:	d003      	beq.n	8004f64 <USBD_Init+0x38>
  {
    pdev->pDesc = pdesc;
 8004f5c:	68fb      	ldr	r3, [r7, #12]
 8004f5e:	68ba      	ldr	r2, [r7, #8]
 8004f60:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
  }
  
  /* Set Device initial State */
  pdev->dev_state  = USBD_STATE_DEFAULT;
 8004f64:	68fb      	ldr	r3, [r7, #12]
 8004f66:	2201      	movs	r2, #1
 8004f68:	f883 21fc 	strb.w	r2, [r3, #508]	; 0x1fc
  pdev->id = id;
 8004f6c:	68fb      	ldr	r3, [r7, #12]
 8004f6e:	79fa      	ldrb	r2, [r7, #7]
 8004f70:	701a      	strb	r2, [r3, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 8004f72:	68f8      	ldr	r0, [r7, #12]
 8004f74:	f001 fdcc 	bl	8006b10 <USBD_LL_Init>
  
  return USBD_OK; 
 8004f78:	2300      	movs	r3, #0
}
 8004f7a:	4618      	mov	r0, r3
 8004f7c:	3710      	adds	r7, #16
 8004f7e:	46bd      	mov	sp, r7
 8004f80:	bd80      	pop	{r7, pc}

08004f82 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8004f82:	b480      	push	{r7}
 8004f84:	b085      	sub	sp, #20
 8004f86:	af00      	add	r7, sp, #0
 8004f88:	6078      	str	r0, [r7, #4]
 8004f8a:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef   status = USBD_OK;
 8004f8c:	2300      	movs	r3, #0
 8004f8e:	73fb      	strb	r3, [r7, #15]
  if(pclass != 0)
 8004f90:	683b      	ldr	r3, [r7, #0]
 8004f92:	2b00      	cmp	r3, #0
 8004f94:	d006      	beq.n	8004fa4 <USBD_RegisterClass+0x22>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	683a      	ldr	r2, [r7, #0]
 8004f9a:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    status = USBD_OK;
 8004f9e:	2300      	movs	r3, #0
 8004fa0:	73fb      	strb	r3, [r7, #15]
 8004fa2:	e001      	b.n	8004fa8 <USBD_RegisterClass+0x26>
  }
  else
  {
    USBD_ErrLog("Invalid Class handle");
    status = USBD_FAIL; 
 8004fa4:	2302      	movs	r3, #2
 8004fa6:	73fb      	strb	r3, [r7, #15]
  }
  
  return status;
 8004fa8:	7bfb      	ldrb	r3, [r7, #15]
}
 8004faa:	4618      	mov	r0, r3
 8004fac:	3714      	adds	r7, #20
 8004fae:	46bd      	mov	sp, r7
 8004fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fb4:	4770      	bx	lr

08004fb6 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start  (USBD_HandleTypeDef *pdev)
{
 8004fb6:	b580      	push	{r7, lr}
 8004fb8:	b082      	sub	sp, #8
 8004fba:	af00      	add	r7, sp, #0
 8004fbc:	6078      	str	r0, [r7, #4]
  
  /* Start the low level driver  */
  USBD_LL_Start(pdev); 
 8004fbe:	6878      	ldr	r0, [r7, #4]
 8004fc0:	f001 fdf6 	bl	8006bb0 <USBD_LL_Start>
  
  return USBD_OK;  
 8004fc4:	2300      	movs	r3, #0
}
 8004fc6:	4618      	mov	r0, r3
 8004fc8:	3708      	adds	r7, #8
 8004fca:	46bd      	mov	sp, r7
 8004fcc:	bd80      	pop	{r7, pc}

08004fce <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_RunTestMode (USBD_HandleTypeDef  *pdev) 
{
 8004fce:	b480      	push	{r7}
 8004fd0:	b083      	sub	sp, #12
 8004fd2:	af00      	add	r7, sp, #0
 8004fd4:	6078      	str	r0, [r7, #4]
  return USBD_OK;
 8004fd6:	2300      	movs	r3, #0
}
 8004fd8:	4618      	mov	r0, r3
 8004fda:	370c      	adds	r7, #12
 8004fdc:	46bd      	mov	sp, r7
 8004fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fe2:	4770      	bx	lr

08004fe4 <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8004fe4:	b580      	push	{r7, lr}
 8004fe6:	b084      	sub	sp, #16
 8004fe8:	af00      	add	r7, sp, #0
 8004fea:	6078      	str	r0, [r7, #4]
 8004fec:	460b      	mov	r3, r1
 8004fee:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef   ret = USBD_FAIL;
 8004ff0:	2302      	movs	r3, #2
 8004ff2:	73fb      	strb	r3, [r7, #15]
  
  if(pdev->pClass != NULL)
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8004ffa:	2b00      	cmp	r3, #0
 8004ffc:	d00c      	beq.n	8005018 <USBD_SetClassConfig+0x34>
  {
    /* Set configuration  and Start the Class*/
    if(pdev->pClass->Init(pdev, cfgidx) == 0)
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	78fa      	ldrb	r2, [r7, #3]
 8005008:	4611      	mov	r1, r2
 800500a:	6878      	ldr	r0, [r7, #4]
 800500c:	4798      	blx	r3
 800500e:	4603      	mov	r3, r0
 8005010:	2b00      	cmp	r3, #0
 8005012:	d101      	bne.n	8005018 <USBD_SetClassConfig+0x34>
    {
      ret = USBD_OK;
 8005014:	2300      	movs	r3, #0
 8005016:	73fb      	strb	r3, [r7, #15]
    }
  }
  return ret; 
 8005018:	7bfb      	ldrb	r3, [r7, #15]
}
 800501a:	4618      	mov	r0, r3
 800501c:	3710      	adds	r7, #16
 800501e:	46bd      	mov	sp, r7
 8005020:	bd80      	pop	{r7, pc}

08005022 <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8005022:	b580      	push	{r7, lr}
 8005024:	b082      	sub	sp, #8
 8005026:	af00      	add	r7, sp, #0
 8005028:	6078      	str	r0, [r7, #4]
 800502a:	460b      	mov	r3, r1
 800502c:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);  
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8005034:	685b      	ldr	r3, [r3, #4]
 8005036:	78fa      	ldrb	r2, [r7, #3]
 8005038:	4611      	mov	r1, r2
 800503a:	6878      	ldr	r0, [r7, #4]
 800503c:	4798      	blx	r3
  return USBD_OK;
 800503e:	2300      	movs	r3, #0
}
 8005040:	4618      	mov	r0, r3
 8005042:	3708      	adds	r7, #8
 8005044:	46bd      	mov	sp, r7
 8005046:	bd80      	pop	{r7, pc}

08005048 <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8005048:	b580      	push	{r7, lr}
 800504a:	b082      	sub	sp, #8
 800504c:	af00      	add	r7, sp, #0
 800504e:	6078      	str	r0, [r7, #4]
 8005050:	6039      	str	r1, [r7, #0]

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8005058:	6839      	ldr	r1, [r7, #0]
 800505a:	4618      	mov	r0, r3
 800505c:	f000 fd5d 	bl	8005b1a <USBD_ParseSetupRequest>
  
  pdev->ep0_state = USBD_EP0_SETUP;
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	2201      	movs	r2, #1
 8005064:	f8c3 21f4 	str.w	r2, [r3, #500]	; 0x1f4
  pdev->ep0_data_len = pdev->request.wLength;
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	f8b3 320e 	ldrh.w	r3, [r3, #526]	; 0x20e
 800506e:	461a      	mov	r2, r3
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	f8c3 21f8 	str.w	r2, [r3, #504]	; 0x1f8
  
  switch (pdev->request.bmRequest & 0x1F) 
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	f893 3208 	ldrb.w	r3, [r3, #520]	; 0x208
 800507c:	f003 031f 	and.w	r3, r3, #31
 8005080:	2b01      	cmp	r3, #1
 8005082:	d00b      	beq.n	800509c <USBD_LL_SetupStage+0x54>
 8005084:	2b02      	cmp	r3, #2
 8005086:	d011      	beq.n	80050ac <USBD_LL_SetupStage+0x64>
 8005088:	2b00      	cmp	r3, #0
 800508a:	d117      	bne.n	80050bc <USBD_LL_SetupStage+0x74>
  {
  case USB_REQ_RECIPIENT_DEVICE:   
    USBD_StdDevReq (pdev, &pdev->request);
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8005092:	4619      	mov	r1, r3
 8005094:	6878      	ldr	r0, [r7, #4]
 8005096:	f000 f98b 	bl	80053b0 <USBD_StdDevReq>
    break;
 800509a:	e01a      	b.n	80050d2 <USBD_LL_SetupStage+0x8a>
    
  case USB_REQ_RECIPIENT_INTERFACE:     
    USBD_StdItfReq(pdev, &pdev->request);
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	f503 7302 	add.w	r3, r3, #520	; 0x208
 80050a2:	4619      	mov	r1, r3
 80050a4:	6878      	ldr	r0, [r7, #4]
 80050a6:	f000 f9d3 	bl	8005450 <USBD_StdItfReq>
    break;
 80050aa:	e012      	b.n	80050d2 <USBD_LL_SetupStage+0x8a>
    
  case USB_REQ_RECIPIENT_ENDPOINT:        
    USBD_StdEPReq(pdev, &pdev->request);   
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	f503 7302 	add.w	r3, r3, #520	; 0x208
 80050b2:	4619      	mov	r1, r3
 80050b4:	6878      	ldr	r0, [r7, #4]
 80050b6:	f000 f9fe 	bl	80054b6 <USBD_StdEPReq>
    break;
 80050ba:	e00a      	b.n	80050d2 <USBD_LL_SetupStage+0x8a>
    
  default:           
    USBD_LL_StallEP(pdev , pdev->request.bmRequest & 0x80);
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	f893 3208 	ldrb.w	r3, [r3, #520]	; 0x208
 80050c2:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80050c6:	b2db      	uxtb	r3, r3
 80050c8:	4619      	mov	r1, r3
 80050ca:	6878      	ldr	r0, [r7, #4]
 80050cc:	f001 fe16 	bl	8006cfc <USBD_LL_StallEP>
    break;
 80050d0:	bf00      	nop
  }  
  return USBD_OK;  
 80050d2:	2300      	movs	r3, #0
}
 80050d4:	4618      	mov	r0, r3
 80050d6:	3708      	adds	r7, #8
 80050d8:	46bd      	mov	sp, r7
 80050da:	bd80      	pop	{r7, pc}

080050dc <USBD_LL_DataOutStage>:
* @param  pdev: device instance
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev , uint8_t epnum, uint8_t *pdata)
{
 80050dc:	b580      	push	{r7, lr}
 80050de:	b086      	sub	sp, #24
 80050e0:	af00      	add	r7, sp, #0
 80050e2:	60f8      	str	r0, [r7, #12]
 80050e4:	460b      	mov	r3, r1
 80050e6:	607a      	str	r2, [r7, #4]
 80050e8:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef    *pep;
  
  if(epnum == 0) 
 80050ea:	7afb      	ldrb	r3, [r7, #11]
 80050ec:	2b00      	cmp	r3, #0
 80050ee:	d138      	bne.n	8005162 <USBD_LL_DataOutStage+0x86>
  {
    pep = &pdev->ep_out[0];
 80050f0:	68fb      	ldr	r3, [r7, #12]
 80050f2:	f503 7382 	add.w	r3, r3, #260	; 0x104
 80050f6:	617b      	str	r3, [r7, #20]
    
    if ( pdev->ep0_state == USBD_EP0_DATA_OUT)
 80050f8:	68fb      	ldr	r3, [r7, #12]
 80050fa:	f8d3 31f4 	ldr.w	r3, [r3, #500]	; 0x1f4
 80050fe:	2b03      	cmp	r3, #3
 8005100:	d142      	bne.n	8005188 <USBD_LL_DataOutStage+0xac>
    {
      if(pep->rem_length > pep->maxpacket)
 8005102:	697b      	ldr	r3, [r7, #20]
 8005104:	689a      	ldr	r2, [r3, #8]
 8005106:	697b      	ldr	r3, [r7, #20]
 8005108:	68db      	ldr	r3, [r3, #12]
 800510a:	429a      	cmp	r2, r3
 800510c:	d914      	bls.n	8005138 <USBD_LL_DataOutStage+0x5c>
      {
        pep->rem_length -=  pep->maxpacket;
 800510e:	697b      	ldr	r3, [r7, #20]
 8005110:	689a      	ldr	r2, [r3, #8]
 8005112:	697b      	ldr	r3, [r7, #20]
 8005114:	68db      	ldr	r3, [r3, #12]
 8005116:	1ad2      	subs	r2, r2, r3
 8005118:	697b      	ldr	r3, [r7, #20]
 800511a:	609a      	str	r2, [r3, #8]
       
        USBD_CtlContinueRx (pdev, 
                            pdata,
                            MIN(pep->rem_length ,pep->maxpacket));
 800511c:	697b      	ldr	r3, [r7, #20]
 800511e:	68da      	ldr	r2, [r3, #12]
 8005120:	697b      	ldr	r3, [r7, #20]
 8005122:	689b      	ldr	r3, [r3, #8]
 8005124:	4293      	cmp	r3, r2
 8005126:	bf28      	it	cs
 8005128:	4613      	movcs	r3, r2
        USBD_CtlContinueRx (pdev, 
 800512a:	b29b      	uxth	r3, r3
 800512c:	461a      	mov	r2, r3
 800512e:	6879      	ldr	r1, [r7, #4]
 8005130:	68f8      	ldr	r0, [r7, #12]
 8005132:	f000 fdc9 	bl	8005cc8 <USBD_CtlContinueRx>
 8005136:	e027      	b.n	8005188 <USBD_LL_DataOutStage+0xac>
      }
      else
      {
        if((pdev->pClass->EP0_RxReady != NULL)&&
 8005138:	68fb      	ldr	r3, [r7, #12]
 800513a:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800513e:	691b      	ldr	r3, [r3, #16]
 8005140:	2b00      	cmp	r3, #0
 8005142:	d00a      	beq.n	800515a <USBD_LL_DataOutStage+0x7e>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8005144:	68fb      	ldr	r3, [r7, #12]
 8005146:	f893 31fc 	ldrb.w	r3, [r3, #508]	; 0x1fc
        if((pdev->pClass->EP0_RxReady != NULL)&&
 800514a:	2b03      	cmp	r3, #3
 800514c:	d105      	bne.n	800515a <USBD_LL_DataOutStage+0x7e>
        {
          pdev->pClass->EP0_RxReady(pdev); 
 800514e:	68fb      	ldr	r3, [r7, #12]
 8005150:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8005154:	691b      	ldr	r3, [r3, #16]
 8005156:	68f8      	ldr	r0, [r7, #12]
 8005158:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 800515a:	68f8      	ldr	r0, [r7, #12]
 800515c:	f000 fdc6 	bl	8005cec <USBD_CtlSendStatus>
 8005160:	e012      	b.n	8005188 <USBD_LL_DataOutStage+0xac>
      }
    }
  }
  else if((pdev->pClass->DataOut != NULL)&&
 8005162:	68fb      	ldr	r3, [r7, #12]
 8005164:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8005168:	699b      	ldr	r3, [r3, #24]
 800516a:	2b00      	cmp	r3, #0
 800516c:	d00c      	beq.n	8005188 <USBD_LL_DataOutStage+0xac>
          (pdev->dev_state == USBD_STATE_CONFIGURED))
 800516e:	68fb      	ldr	r3, [r7, #12]
 8005170:	f893 31fc 	ldrb.w	r3, [r3, #508]	; 0x1fc
  else if((pdev->pClass->DataOut != NULL)&&
 8005174:	2b03      	cmp	r3, #3
 8005176:	d107      	bne.n	8005188 <USBD_LL_DataOutStage+0xac>
  {
    pdev->pClass->DataOut(pdev, epnum); 
 8005178:	68fb      	ldr	r3, [r7, #12]
 800517a:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800517e:	699b      	ldr	r3, [r3, #24]
 8005180:	7afa      	ldrb	r2, [r7, #11]
 8005182:	4611      	mov	r1, r2
 8005184:	68f8      	ldr	r0, [r7, #12]
 8005186:	4798      	blx	r3
  }  
  return USBD_OK;
 8005188:	2300      	movs	r3, #0
}
 800518a:	4618      	mov	r0, r3
 800518c:	3718      	adds	r7, #24
 800518e:	46bd      	mov	sp, r7
 8005190:	bd80      	pop	{r7, pc}

08005192 <USBD_LL_DataInStage>:
* @param  pdev: device instance
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev ,uint8_t epnum, uint8_t *pdata)
{
 8005192:	b580      	push	{r7, lr}
 8005194:	b086      	sub	sp, #24
 8005196:	af00      	add	r7, sp, #0
 8005198:	60f8      	str	r0, [r7, #12]
 800519a:	460b      	mov	r3, r1
 800519c:	607a      	str	r2, [r7, #4]
 800519e:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef    *pep;
    
  if(epnum == 0) 
 80051a0:	7afb      	ldrb	r3, [r7, #11]
 80051a2:	2b00      	cmp	r3, #0
 80051a4:	d16c      	bne.n	8005280 <USBD_LL_DataInStage+0xee>
  {
    pep = &pdev->ep_in[0];
 80051a6:	68fb      	ldr	r3, [r7, #12]
 80051a8:	3314      	adds	r3, #20
 80051aa:	617b      	str	r3, [r7, #20]
    
    if ( pdev->ep0_state == USBD_EP0_DATA_IN)
 80051ac:	68fb      	ldr	r3, [r7, #12]
 80051ae:	f8d3 31f4 	ldr.w	r3, [r3, #500]	; 0x1f4
 80051b2:	2b02      	cmp	r3, #2
 80051b4:	d157      	bne.n	8005266 <USBD_LL_DataInStage+0xd4>
    {
      if(pep->rem_length > pep->maxpacket)
 80051b6:	697b      	ldr	r3, [r7, #20]
 80051b8:	689a      	ldr	r2, [r3, #8]
 80051ba:	697b      	ldr	r3, [r7, #20]
 80051bc:	68db      	ldr	r3, [r3, #12]
 80051be:	429a      	cmp	r2, r3
 80051c0:	d915      	bls.n	80051ee <USBD_LL_DataInStage+0x5c>
      {
        pep->rem_length -=  pep->maxpacket;
 80051c2:	697b      	ldr	r3, [r7, #20]
 80051c4:	689a      	ldr	r2, [r3, #8]
 80051c6:	697b      	ldr	r3, [r7, #20]
 80051c8:	68db      	ldr	r3, [r3, #12]
 80051ca:	1ad2      	subs	r2, r2, r3
 80051cc:	697b      	ldr	r3, [r7, #20]
 80051ce:	609a      	str	r2, [r3, #8]
        
        USBD_CtlContinueSendData (pdev, 
                                  pdata, 
                                  pep->rem_length);
 80051d0:	697b      	ldr	r3, [r7, #20]
 80051d2:	689b      	ldr	r3, [r3, #8]
        USBD_CtlContinueSendData (pdev, 
 80051d4:	b29b      	uxth	r3, r3
 80051d6:	461a      	mov	r2, r3
 80051d8:	6879      	ldr	r1, [r7, #4]
 80051da:	68f8      	ldr	r0, [r7, #12]
 80051dc:	f000 fd62 	bl	8005ca4 <USBD_CtlContinueSendData>
        
        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive (pdev,
 80051e0:	2300      	movs	r3, #0
 80051e2:	2200      	movs	r2, #0
 80051e4:	2100      	movs	r1, #0
 80051e6:	68f8      	ldr	r0, [r7, #12]
 80051e8:	f001 fe90 	bl	8006f0c <USBD_LL_PrepareReceive>
 80051ec:	e03b      	b.n	8005266 <USBD_LL_DataInStage+0xd4>
                                NULL,
                                0);  
      }
      else
      { /* last packet is MPS multiple, so send ZLP packet */
        if((pep->total_length % pep->maxpacket == 0) &&
 80051ee:	697b      	ldr	r3, [r7, #20]
 80051f0:	685b      	ldr	r3, [r3, #4]
 80051f2:	697a      	ldr	r2, [r7, #20]
 80051f4:	68d2      	ldr	r2, [r2, #12]
 80051f6:	fbb3 f1f2 	udiv	r1, r3, r2
 80051fa:	fb02 f201 	mul.w	r2, r2, r1
 80051fe:	1a9b      	subs	r3, r3, r2
 8005200:	2b00      	cmp	r3, #0
 8005202:	d11c      	bne.n	800523e <USBD_LL_DataInStage+0xac>
           (pep->total_length >= pep->maxpacket) &&
 8005204:	697b      	ldr	r3, [r7, #20]
 8005206:	685a      	ldr	r2, [r3, #4]
 8005208:	697b      	ldr	r3, [r7, #20]
 800520a:	68db      	ldr	r3, [r3, #12]
        if((pep->total_length % pep->maxpacket == 0) &&
 800520c:	429a      	cmp	r2, r3
 800520e:	d316      	bcc.n	800523e <USBD_LL_DataInStage+0xac>
             (pep->total_length < pdev->ep0_data_len ))
 8005210:	697b      	ldr	r3, [r7, #20]
 8005212:	685a      	ldr	r2, [r3, #4]
 8005214:	68fb      	ldr	r3, [r7, #12]
 8005216:	f8d3 31f8 	ldr.w	r3, [r3, #504]	; 0x1f8
           (pep->total_length >= pep->maxpacket) &&
 800521a:	429a      	cmp	r2, r3
 800521c:	d20f      	bcs.n	800523e <USBD_LL_DataInStage+0xac>
        {
          
          USBD_CtlContinueSendData(pdev , NULL, 0);
 800521e:	2200      	movs	r2, #0
 8005220:	2100      	movs	r1, #0
 8005222:	68f8      	ldr	r0, [r7, #12]
 8005224:	f000 fd3e 	bl	8005ca4 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0;
 8005228:	68fb      	ldr	r3, [r7, #12]
 800522a:	2200      	movs	r2, #0
 800522c:	f8c3 21f8 	str.w	r2, [r3, #504]	; 0x1f8
          
        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive (pdev,
 8005230:	2300      	movs	r3, #0
 8005232:	2200      	movs	r2, #0
 8005234:	2100      	movs	r1, #0
 8005236:	68f8      	ldr	r0, [r7, #12]
 8005238:	f001 fe68 	bl	8006f0c <USBD_LL_PrepareReceive>
 800523c:	e013      	b.n	8005266 <USBD_LL_DataInStage+0xd4>
                                NULL,
                                0);
        }
        else
        {
          if((pdev->pClass->EP0_TxSent != NULL)&&
 800523e:	68fb      	ldr	r3, [r7, #12]
 8005240:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8005244:	68db      	ldr	r3, [r3, #12]
 8005246:	2b00      	cmp	r3, #0
 8005248:	d00a      	beq.n	8005260 <USBD_LL_DataInStage+0xce>
             (pdev->dev_state == USBD_STATE_CONFIGURED))
 800524a:	68fb      	ldr	r3, [r7, #12]
 800524c:	f893 31fc 	ldrb.w	r3, [r3, #508]	; 0x1fc
          if((pdev->pClass->EP0_TxSent != NULL)&&
 8005250:	2b03      	cmp	r3, #3
 8005252:	d105      	bne.n	8005260 <USBD_LL_DataInStage+0xce>
          {
            pdev->pClass->EP0_TxSent(pdev); 
 8005254:	68fb      	ldr	r3, [r7, #12]
 8005256:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800525a:	68db      	ldr	r3, [r3, #12]
 800525c:	68f8      	ldr	r0, [r7, #12]
 800525e:	4798      	blx	r3
          }          
          USBD_CtlReceiveStatus(pdev);
 8005260:	68f8      	ldr	r0, [r7, #12]
 8005262:	f000 fd56 	bl	8005d12 <USBD_CtlReceiveStatus>
        }
      }
    }
    if (pdev->dev_test_mode == 1)
 8005266:	68fb      	ldr	r3, [r7, #12]
 8005268:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 800526c:	2b01      	cmp	r3, #1
 800526e:	d11a      	bne.n	80052a6 <USBD_LL_DataInStage+0x114>
    {
      USBD_RunTestMode(pdev); 
 8005270:	68f8      	ldr	r0, [r7, #12]
 8005272:	f7ff feac 	bl	8004fce <USBD_RunTestMode>
      pdev->dev_test_mode = 0;
 8005276:	68fb      	ldr	r3, [r7, #12]
 8005278:	2200      	movs	r2, #0
 800527a:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
 800527e:	e012      	b.n	80052a6 <USBD_LL_DataInStage+0x114>
    }
  }
  else if((pdev->pClass->DataIn != NULL)&& 
 8005280:	68fb      	ldr	r3, [r7, #12]
 8005282:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8005286:	695b      	ldr	r3, [r3, #20]
 8005288:	2b00      	cmp	r3, #0
 800528a:	d00c      	beq.n	80052a6 <USBD_LL_DataInStage+0x114>
          (pdev->dev_state == USBD_STATE_CONFIGURED))
 800528c:	68fb      	ldr	r3, [r7, #12]
 800528e:	f893 31fc 	ldrb.w	r3, [r3, #508]	; 0x1fc
  else if((pdev->pClass->DataIn != NULL)&& 
 8005292:	2b03      	cmp	r3, #3
 8005294:	d107      	bne.n	80052a6 <USBD_LL_DataInStage+0x114>
  {
    pdev->pClass->DataIn(pdev, epnum); 
 8005296:	68fb      	ldr	r3, [r7, #12]
 8005298:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800529c:	695b      	ldr	r3, [r3, #20]
 800529e:	7afa      	ldrb	r2, [r7, #11]
 80052a0:	4611      	mov	r1, r2
 80052a2:	68f8      	ldr	r0, [r7, #12]
 80052a4:	4798      	blx	r3
  }  
  return USBD_OK;
 80052a6:	2300      	movs	r3, #0
}
 80052a8:	4618      	mov	r0, r3
 80052aa:	3718      	adds	r7, #24
 80052ac:	46bd      	mov	sp, r7
 80052ae:	bd80      	pop	{r7, pc}

080052b0 <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef  *pdev)
{
 80052b0:	b580      	push	{r7, lr}
 80052b2:	b082      	sub	sp, #8
 80052b4:	af00      	add	r7, sp, #0
 80052b6:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev,
 80052b8:	2340      	movs	r3, #64	; 0x40
 80052ba:	2200      	movs	r2, #0
 80052bc:	2100      	movs	r1, #0
 80052be:	6878      	ldr	r0, [r7, #4]
 80052c0:	f001 fca8 	bl	8006c14 <USBD_LL_OpenEP>
              0x00,
              USBD_EP_TYPE_CTRL,
              USB_MAX_EP0_SIZE);
  
  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	2240      	movs	r2, #64	; 0x40
 80052c8:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
  
  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev,
 80052cc:	2340      	movs	r3, #64	; 0x40
 80052ce:	2200      	movs	r2, #0
 80052d0:	2180      	movs	r1, #128	; 0x80
 80052d2:	6878      	ldr	r0, [r7, #4]
 80052d4:	f001 fc9e 	bl	8006c14 <USBD_LL_OpenEP>
              0x80,
              USBD_EP_TYPE_CTRL,
              USB_MAX_EP0_SIZE);
  
  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	2240      	movs	r2, #64	; 0x40
 80052dc:	621a      	str	r2, [r3, #32]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	2201      	movs	r2, #1
 80052e2:	f883 21fc 	strb.w	r2, [r3, #508]	; 0x1fc
  
  if (pdev->pClassData) 
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 80052ec:	2b00      	cmp	r3, #0
 80052ee:	d009      	beq.n	8005304 <USBD_LL_Reset+0x54>
    pdev->pClass->DeInit(pdev, pdev->dev_config);  
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80052f6:	685b      	ldr	r3, [r3, #4]
 80052f8:	687a      	ldr	r2, [r7, #4]
 80052fa:	6852      	ldr	r2, [r2, #4]
 80052fc:	b2d2      	uxtb	r2, r2
 80052fe:	4611      	mov	r1, r2
 8005300:	6878      	ldr	r0, [r7, #4]
 8005302:	4798      	blx	r3
 
  
  return USBD_OK;
 8005304:	2300      	movs	r3, #0
}
 8005306:	4618      	mov	r0, r3
 8005308:	3708      	adds	r7, #8
 800530a:	46bd      	mov	sp, r7
 800530c:	bd80      	pop	{r7, pc}

0800530e <USBD_LL_SetSpeed>:
*         Handle Reset event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef  *pdev, USBD_SpeedTypeDef speed)
{
 800530e:	b480      	push	{r7}
 8005310:	b083      	sub	sp, #12
 8005312:	af00      	add	r7, sp, #0
 8005314:	6078      	str	r0, [r7, #4]
 8005316:	460b      	mov	r3, r1
 8005318:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	78fa      	ldrb	r2, [r7, #3]
 800531e:	741a      	strb	r2, [r3, #16]
  return USBD_OK;
 8005320:	2300      	movs	r3, #0
}
 8005322:	4618      	mov	r0, r3
 8005324:	370c      	adds	r7, #12
 8005326:	46bd      	mov	sp, r7
 8005328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800532c:	4770      	bx	lr

0800532e <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef  *pdev)
{
 800532e:	b480      	push	{r7}
 8005330:	b083      	sub	sp, #12
 8005332:	af00      	add	r7, sp, #0
 8005334:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state =  pdev->dev_state;
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	f893 21fc 	ldrb.w	r2, [r3, #508]	; 0x1fc
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	f883 21fd 	strb.w	r2, [r3, #509]	; 0x1fd
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	2204      	movs	r2, #4
 8005346:	f883 21fc 	strb.w	r2, [r3, #508]	; 0x1fc
  return USBD_OK;
 800534a:	2300      	movs	r3, #0
}
 800534c:	4618      	mov	r0, r3
 800534e:	370c      	adds	r7, #12
 8005350:	46bd      	mov	sp, r7
 8005352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005356:	4770      	bx	lr

08005358 <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef  *pdev)
{
 8005358:	b480      	push	{r7}
 800535a:	b083      	sub	sp, #12
 800535c:	af00      	add	r7, sp, #0
 800535e:	6078      	str	r0, [r7, #4]
  pdev->dev_state = pdev->dev_old_state;  
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	f893 21fd 	ldrb.w	r2, [r3, #509]	; 0x1fd
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	f883 21fc 	strb.w	r2, [r3, #508]	; 0x1fc
  return USBD_OK;
 800536c:	2300      	movs	r3, #0
}
 800536e:	4618      	mov	r0, r3
 8005370:	370c      	adds	r7, #12
 8005372:	46bd      	mov	sp, r7
 8005374:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005378:	4770      	bx	lr

0800537a <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef  *pdev)
{
 800537a:	b580      	push	{r7, lr}
 800537c:	b082      	sub	sp, #8
 800537e:	af00      	add	r7, sp, #0
 8005380:	6078      	str	r0, [r7, #4]
  if(pdev->dev_state == USBD_STATE_CONFIGURED)
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	f893 31fc 	ldrb.w	r3, [r3, #508]	; 0x1fc
 8005388:	2b03      	cmp	r3, #3
 800538a:	d10b      	bne.n	80053a4 <USBD_LL_SOF+0x2a>
  {
    if(pdev->pClass->SOF != NULL)
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8005392:	69db      	ldr	r3, [r3, #28]
 8005394:	2b00      	cmp	r3, #0
 8005396:	d005      	beq.n	80053a4 <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800539e:	69db      	ldr	r3, [r3, #28]
 80053a0:	6878      	ldr	r0, [r7, #4]
 80053a2:	4798      	blx	r3
    }
  }
  return USBD_OK;
 80053a4:	2300      	movs	r3, #0
}
 80053a6:	4618      	mov	r0, r3
 80053a8:	3708      	adds	r7, #8
 80053aa:	46bd      	mov	sp, r7
 80053ac:	bd80      	pop	{r7, pc}
	...

080053b0 <USBD_StdDevReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq (USBD_HandleTypeDef *pdev , USBD_SetupReqTypedef  *req)
{
 80053b0:	b580      	push	{r7, lr}
 80053b2:	b084      	sub	sp, #16
 80053b4:	af00      	add	r7, sp, #0
 80053b6:	6078      	str	r0, [r7, #4]
 80053b8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;  
 80053ba:	2300      	movs	r3, #0
 80053bc:	73fb      	strb	r3, [r7, #15]
  
  switch (req->bRequest) 
 80053be:	683b      	ldr	r3, [r7, #0]
 80053c0:	785b      	ldrb	r3, [r3, #1]
 80053c2:	2b09      	cmp	r3, #9
 80053c4:	d839      	bhi.n	800543a <USBD_StdDevReq+0x8a>
 80053c6:	a201      	add	r2, pc, #4	; (adr r2, 80053cc <USBD_StdDevReq+0x1c>)
 80053c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80053cc:	0800541d 	.word	0x0800541d
 80053d0:	08005431 	.word	0x08005431
 80053d4:	0800543b 	.word	0x0800543b
 80053d8:	08005427 	.word	0x08005427
 80053dc:	0800543b 	.word	0x0800543b
 80053e0:	080053ff 	.word	0x080053ff
 80053e4:	080053f5 	.word	0x080053f5
 80053e8:	0800543b 	.word	0x0800543b
 80053ec:	08005413 	.word	0x08005413
 80053f0:	08005409 	.word	0x08005409
  {
  case USB_REQ_GET_DESCRIPTOR: 
    
    USBD_GetDescriptor (pdev, req) ;
 80053f4:	6839      	ldr	r1, [r7, #0]
 80053f6:	6878      	ldr	r0, [r7, #4]
 80053f8:	f000 f936 	bl	8005668 <USBD_GetDescriptor>
    break;
 80053fc:	e022      	b.n	8005444 <USBD_StdDevReq+0x94>
    
  case USB_REQ_SET_ADDRESS:                      
    USBD_SetAddress(pdev, req);
 80053fe:	6839      	ldr	r1, [r7, #0]
 8005400:	6878      	ldr	r0, [r7, #4]
 8005402:	f000 fa25 	bl	8005850 <USBD_SetAddress>
    break;
 8005406:	e01d      	b.n	8005444 <USBD_StdDevReq+0x94>
    
  case USB_REQ_SET_CONFIGURATION:                    
    USBD_SetConfig (pdev , req);
 8005408:	6839      	ldr	r1, [r7, #0]
 800540a:	6878      	ldr	r0, [r7, #4]
 800540c:	f000 fa5e 	bl	80058cc <USBD_SetConfig>
    break;
 8005410:	e018      	b.n	8005444 <USBD_StdDevReq+0x94>
    
  case USB_REQ_GET_CONFIGURATION:                 
    USBD_GetConfig (pdev , req);
 8005412:	6839      	ldr	r1, [r7, #0]
 8005414:	6878      	ldr	r0, [r7, #4]
 8005416:	f000 fae1 	bl	80059dc <USBD_GetConfig>
    break;
 800541a:	e013      	b.n	8005444 <USBD_StdDevReq+0x94>
    
  case USB_REQ_GET_STATUS:                                  
    USBD_GetStatus (pdev , req);
 800541c:	6839      	ldr	r1, [r7, #0]
 800541e:	6878      	ldr	r0, [r7, #4]
 8005420:	f000 fb0e 	bl	8005a40 <USBD_GetStatus>
    break;
 8005424:	e00e      	b.n	8005444 <USBD_StdDevReq+0x94>
    
    
  case USB_REQ_SET_FEATURE:   
    USBD_SetFeature (pdev , req);    
 8005426:	6839      	ldr	r1, [r7, #0]
 8005428:	6878      	ldr	r0, [r7, #4]
 800542a:	f000 fb33 	bl	8005a94 <USBD_SetFeature>
    break;
 800542e:	e009      	b.n	8005444 <USBD_StdDevReq+0x94>
    
  case USB_REQ_CLEAR_FEATURE:                                   
    USBD_ClrFeature (pdev , req);
 8005430:	6839      	ldr	r1, [r7, #0]
 8005432:	6878      	ldr	r0, [r7, #4]
 8005434:	f000 fb49 	bl	8005aca <USBD_ClrFeature>
    break;
 8005438:	e004      	b.n	8005444 <USBD_StdDevReq+0x94>
    
  default:  
    USBD_CtlError(pdev , req);
 800543a:	6839      	ldr	r1, [r7, #0]
 800543c:	6878      	ldr	r0, [r7, #4]
 800543e:	f000 fba9 	bl	8005b94 <USBD_CtlError>
    break;
 8005442:	bf00      	nop
  }
  
  return ret;
 8005444:	7bfb      	ldrb	r3, [r7, #15]
}
 8005446:	4618      	mov	r0, r3
 8005448:	3710      	adds	r7, #16
 800544a:	46bd      	mov	sp, r7
 800544c:	bd80      	pop	{r7, pc}
 800544e:	bf00      	nop

08005450 <USBD_StdItfReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq (USBD_HandleTypeDef *pdev , USBD_SetupReqTypedef  *req)
{
 8005450:	b580      	push	{r7, lr}
 8005452:	b084      	sub	sp, #16
 8005454:	af00      	add	r7, sp, #0
 8005456:	6078      	str	r0, [r7, #4]
 8005458:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK; 
 800545a:	2300      	movs	r3, #0
 800545c:	73fb      	strb	r3, [r7, #15]
  
  switch (pdev->dev_state) 
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	f893 31fc 	ldrb.w	r3, [r3, #508]	; 0x1fc
 8005464:	2b03      	cmp	r3, #3
 8005466:	d11b      	bne.n	80054a0 <USBD_StdItfReq+0x50>
  {
  case USBD_STATE_CONFIGURED:
    
    if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES) 
 8005468:	683b      	ldr	r3, [r7, #0]
 800546a:	889b      	ldrh	r3, [r3, #4]
 800546c:	b2db      	uxtb	r3, r3
 800546e:	2b01      	cmp	r3, #1
 8005470:	d811      	bhi.n	8005496 <USBD_StdItfReq+0x46>
    {
      pdev->pClass->Setup (pdev, req); 
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8005478:	689b      	ldr	r3, [r3, #8]
 800547a:	6839      	ldr	r1, [r7, #0]
 800547c:	6878      	ldr	r0, [r7, #4]
 800547e:	4798      	blx	r3
      
      if((req->wLength == 0)&& (ret == USBD_OK))
 8005480:	683b      	ldr	r3, [r7, #0]
 8005482:	88db      	ldrh	r3, [r3, #6]
 8005484:	2b00      	cmp	r3, #0
 8005486:	d110      	bne.n	80054aa <USBD_StdItfReq+0x5a>
 8005488:	7bfb      	ldrb	r3, [r7, #15]
 800548a:	2b00      	cmp	r3, #0
 800548c:	d10d      	bne.n	80054aa <USBD_StdItfReq+0x5a>
      {
         USBD_CtlSendStatus(pdev);
 800548e:	6878      	ldr	r0, [r7, #4]
 8005490:	f000 fc2c 	bl	8005cec <USBD_CtlSendStatus>
    } 
    else 
    {                                               
       USBD_CtlError(pdev , req);
    }
    break;
 8005494:	e009      	b.n	80054aa <USBD_StdItfReq+0x5a>
       USBD_CtlError(pdev , req);
 8005496:	6839      	ldr	r1, [r7, #0]
 8005498:	6878      	ldr	r0, [r7, #4]
 800549a:	f000 fb7b 	bl	8005b94 <USBD_CtlError>
    break;
 800549e:	e004      	b.n	80054aa <USBD_StdItfReq+0x5a>
    
  default:
     USBD_CtlError(pdev , req);
 80054a0:	6839      	ldr	r1, [r7, #0]
 80054a2:	6878      	ldr	r0, [r7, #4]
 80054a4:	f000 fb76 	bl	8005b94 <USBD_CtlError>
    break;
 80054a8:	e000      	b.n	80054ac <USBD_StdItfReq+0x5c>
    break;
 80054aa:	bf00      	nop
  }
  return USBD_OK;
 80054ac:	2300      	movs	r3, #0
}
 80054ae:	4618      	mov	r0, r3
 80054b0:	3710      	adds	r7, #16
 80054b2:	46bd      	mov	sp, r7
 80054b4:	bd80      	pop	{r7, pc}

080054b6 <USBD_StdEPReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq (USBD_HandleTypeDef *pdev , USBD_SetupReqTypedef  *req)
{
 80054b6:	b580      	push	{r7, lr}
 80054b8:	b084      	sub	sp, #16
 80054ba:	af00      	add	r7, sp, #0
 80054bc:	6078      	str	r0, [r7, #4]
 80054be:	6039      	str	r1, [r7, #0]
  
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK; 
 80054c0:	2300      	movs	r3, #0
 80054c2:	73fb      	strb	r3, [r7, #15]
  USBD_EndpointTypeDef   *pep;
  ep_addr  = LOBYTE(req->wIndex);   
 80054c4:	683b      	ldr	r3, [r7, #0]
 80054c6:	889b      	ldrh	r3, [r3, #4]
 80054c8:	73bb      	strb	r3, [r7, #14]
  
  /* Check if it is a class request */
  if ((req->bmRequest & 0x60) == 0x20)
 80054ca:	683b      	ldr	r3, [r7, #0]
 80054cc:	781b      	ldrb	r3, [r3, #0]
 80054ce:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80054d2:	2b20      	cmp	r3, #32
 80054d4:	d108      	bne.n	80054e8 <USBD_StdEPReq+0x32>
  {
    pdev->pClass->Setup (pdev, req);
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80054dc:	689b      	ldr	r3, [r3, #8]
 80054de:	6839      	ldr	r1, [r7, #0]
 80054e0:	6878      	ldr	r0, [r7, #4]
 80054e2:	4798      	blx	r3
    
    return USBD_OK;
 80054e4:	2300      	movs	r3, #0
 80054e6:	e0ba      	b.n	800565e <USBD_StdEPReq+0x1a8>
  }
  
  switch (req->bRequest) 
 80054e8:	683b      	ldr	r3, [r7, #0]
 80054ea:	785b      	ldrb	r3, [r3, #1]
 80054ec:	2b01      	cmp	r3, #1
 80054ee:	d039      	beq.n	8005564 <USBD_StdEPReq+0xae>
 80054f0:	2b03      	cmp	r3, #3
 80054f2:	d002      	beq.n	80054fa <USBD_StdEPReq+0x44>
 80054f4:	2b00      	cmp	r3, #0
 80054f6:	d06b      	beq.n	80055d0 <USBD_StdEPReq+0x11a>
      break;
    }
    break;
    
  default:
    break;
 80054f8:	e0b0      	b.n	800565c <USBD_StdEPReq+0x1a6>
    switch (pdev->dev_state) 
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	f893 31fc 	ldrb.w	r3, [r3, #508]	; 0x1fc
 8005500:	2b02      	cmp	r3, #2
 8005502:	d002      	beq.n	800550a <USBD_StdEPReq+0x54>
 8005504:	2b03      	cmp	r3, #3
 8005506:	d00c      	beq.n	8005522 <USBD_StdEPReq+0x6c>
 8005508:	e025      	b.n	8005556 <USBD_StdEPReq+0xa0>
      if ((ep_addr != 0x00) && (ep_addr != 0x80)) 
 800550a:	7bbb      	ldrb	r3, [r7, #14]
 800550c:	2b00      	cmp	r3, #0
 800550e:	d027      	beq.n	8005560 <USBD_StdEPReq+0xaa>
 8005510:	7bbb      	ldrb	r3, [r7, #14]
 8005512:	2b80      	cmp	r3, #128	; 0x80
 8005514:	d024      	beq.n	8005560 <USBD_StdEPReq+0xaa>
        USBD_LL_StallEP(pdev , ep_addr);
 8005516:	7bbb      	ldrb	r3, [r7, #14]
 8005518:	4619      	mov	r1, r3
 800551a:	6878      	ldr	r0, [r7, #4]
 800551c:	f001 fbee 	bl	8006cfc <USBD_LL_StallEP>
      break;	
 8005520:	e01e      	b.n	8005560 <USBD_StdEPReq+0xaa>
      if (req->wValue == USB_FEATURE_EP_HALT)
 8005522:	683b      	ldr	r3, [r7, #0]
 8005524:	885b      	ldrh	r3, [r3, #2]
 8005526:	2b00      	cmp	r3, #0
 8005528:	d10a      	bne.n	8005540 <USBD_StdEPReq+0x8a>
        if ((ep_addr != 0x00) && (ep_addr != 0x80)) 
 800552a:	7bbb      	ldrb	r3, [r7, #14]
 800552c:	2b00      	cmp	r3, #0
 800552e:	d007      	beq.n	8005540 <USBD_StdEPReq+0x8a>
 8005530:	7bbb      	ldrb	r3, [r7, #14]
 8005532:	2b80      	cmp	r3, #128	; 0x80
 8005534:	d004      	beq.n	8005540 <USBD_StdEPReq+0x8a>
          USBD_LL_StallEP(pdev , ep_addr);
 8005536:	7bbb      	ldrb	r3, [r7, #14]
 8005538:	4619      	mov	r1, r3
 800553a:	6878      	ldr	r0, [r7, #4]
 800553c:	f001 fbde 	bl	8006cfc <USBD_LL_StallEP>
      pdev->pClass->Setup (pdev, req);   
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8005546:	689b      	ldr	r3, [r3, #8]
 8005548:	6839      	ldr	r1, [r7, #0]
 800554a:	6878      	ldr	r0, [r7, #4]
 800554c:	4798      	blx	r3
      USBD_CtlSendStatus(pdev);
 800554e:	6878      	ldr	r0, [r7, #4]
 8005550:	f000 fbcc 	bl	8005cec <USBD_CtlSendStatus>
      break;
 8005554:	e005      	b.n	8005562 <USBD_StdEPReq+0xac>
      USBD_CtlError(pdev , req);
 8005556:	6839      	ldr	r1, [r7, #0]
 8005558:	6878      	ldr	r0, [r7, #4]
 800555a:	f000 fb1b 	bl	8005b94 <USBD_CtlError>
      break;    
 800555e:	e000      	b.n	8005562 <USBD_StdEPReq+0xac>
      break;	
 8005560:	bf00      	nop
    break;
 8005562:	e07b      	b.n	800565c <USBD_StdEPReq+0x1a6>
    switch (pdev->dev_state) 
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	f893 31fc 	ldrb.w	r3, [r3, #508]	; 0x1fc
 800556a:	2b02      	cmp	r3, #2
 800556c:	d002      	beq.n	8005574 <USBD_StdEPReq+0xbe>
 800556e:	2b03      	cmp	r3, #3
 8005570:	d00c      	beq.n	800558c <USBD_StdEPReq+0xd6>
 8005572:	e024      	b.n	80055be <USBD_StdEPReq+0x108>
      if ((ep_addr != 0x00) && (ep_addr != 0x80)) 
 8005574:	7bbb      	ldrb	r3, [r7, #14]
 8005576:	2b00      	cmp	r3, #0
 8005578:	d026      	beq.n	80055c8 <USBD_StdEPReq+0x112>
 800557a:	7bbb      	ldrb	r3, [r7, #14]
 800557c:	2b80      	cmp	r3, #128	; 0x80
 800557e:	d023      	beq.n	80055c8 <USBD_StdEPReq+0x112>
        USBD_LL_StallEP(pdev , ep_addr);
 8005580:	7bbb      	ldrb	r3, [r7, #14]
 8005582:	4619      	mov	r1, r3
 8005584:	6878      	ldr	r0, [r7, #4]
 8005586:	f001 fbb9 	bl	8006cfc <USBD_LL_StallEP>
      break;	
 800558a:	e01d      	b.n	80055c8 <USBD_StdEPReq+0x112>
      if (req->wValue == USB_FEATURE_EP_HALT)
 800558c:	683b      	ldr	r3, [r7, #0]
 800558e:	885b      	ldrh	r3, [r3, #2]
 8005590:	2b00      	cmp	r3, #0
 8005592:	d11b      	bne.n	80055cc <USBD_StdEPReq+0x116>
        if ((ep_addr & 0x7F) != 0x00) 
 8005594:	7bbb      	ldrb	r3, [r7, #14]
 8005596:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800559a:	2b00      	cmp	r3, #0
 800559c:	d00b      	beq.n	80055b6 <USBD_StdEPReq+0x100>
          USBD_LL_ClearStallEP(pdev , ep_addr);
 800559e:	7bbb      	ldrb	r3, [r7, #14]
 80055a0:	4619      	mov	r1, r3
 80055a2:	6878      	ldr	r0, [r7, #4]
 80055a4:	f001 fbe0 	bl	8006d68 <USBD_LL_ClearStallEP>
          pdev->pClass->Setup (pdev, req);
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80055ae:	689b      	ldr	r3, [r3, #8]
 80055b0:	6839      	ldr	r1, [r7, #0]
 80055b2:	6878      	ldr	r0, [r7, #4]
 80055b4:	4798      	blx	r3
        USBD_CtlSendStatus(pdev);
 80055b6:	6878      	ldr	r0, [r7, #4]
 80055b8:	f000 fb98 	bl	8005cec <USBD_CtlSendStatus>
      break;
 80055bc:	e006      	b.n	80055cc <USBD_StdEPReq+0x116>
      USBD_CtlError(pdev , req);
 80055be:	6839      	ldr	r1, [r7, #0]
 80055c0:	6878      	ldr	r0, [r7, #4]
 80055c2:	f000 fae7 	bl	8005b94 <USBD_CtlError>
      break;    
 80055c6:	e002      	b.n	80055ce <USBD_StdEPReq+0x118>
      break;	
 80055c8:	bf00      	nop
 80055ca:	e047      	b.n	800565c <USBD_StdEPReq+0x1a6>
      break;
 80055cc:	bf00      	nop
    break;
 80055ce:	e045      	b.n	800565c <USBD_StdEPReq+0x1a6>
    switch (pdev->dev_state) 
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	f893 31fc 	ldrb.w	r3, [r3, #508]	; 0x1fc
 80055d6:	2b02      	cmp	r3, #2
 80055d8:	d002      	beq.n	80055e0 <USBD_StdEPReq+0x12a>
 80055da:	2b03      	cmp	r3, #3
 80055dc:	d00b      	beq.n	80055f6 <USBD_StdEPReq+0x140>
 80055de:	e036      	b.n	800564e <USBD_StdEPReq+0x198>
      if ((ep_addr & 0x7F) != 0x00) 
 80055e0:	7bbb      	ldrb	r3, [r7, #14]
 80055e2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80055e6:	2b00      	cmp	r3, #0
 80055e8:	d036      	beq.n	8005658 <USBD_StdEPReq+0x1a2>
        USBD_LL_StallEP(pdev , ep_addr);
 80055ea:	7bbb      	ldrb	r3, [r7, #14]
 80055ec:	4619      	mov	r1, r3
 80055ee:	6878      	ldr	r0, [r7, #4]
 80055f0:	f001 fb84 	bl	8006cfc <USBD_LL_StallEP>
      break;	
 80055f4:	e030      	b.n	8005658 <USBD_StdEPReq+0x1a2>
      pep = ((ep_addr & 0x80) == 0x80) ? &pdev->ep_in[ep_addr & 0x7F]:\
 80055f6:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80055fa:	2b00      	cmp	r3, #0
 80055fc:	da08      	bge.n	8005610 <USBD_StdEPReq+0x15a>
 80055fe:	7bbb      	ldrb	r3, [r7, #14]
 8005600:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005604:	3301      	adds	r3, #1
 8005606:	011b      	lsls	r3, r3, #4
 8005608:	687a      	ldr	r2, [r7, #4]
 800560a:	4413      	add	r3, r2
 800560c:	3304      	adds	r3, #4
 800560e:	e007      	b.n	8005620 <USBD_StdEPReq+0x16a>
                                         &pdev->ep_out[ep_addr & 0x7F];
 8005610:	7bbb      	ldrb	r3, [r7, #14]
 8005612:	f003 037f 	and.w	r3, r3, #127	; 0x7f
      pep = ((ep_addr & 0x80) == 0x80) ? &pdev->ep_in[ep_addr & 0x7F]:\
 8005616:	3310      	adds	r3, #16
 8005618:	011b      	lsls	r3, r3, #4
 800561a:	687a      	ldr	r2, [r7, #4]
 800561c:	4413      	add	r3, r2
 800561e:	3304      	adds	r3, #4
 8005620:	60bb      	str	r3, [r7, #8]
      if(USBD_LL_IsStallEP(pdev, ep_addr))
 8005622:	7bbb      	ldrb	r3, [r7, #14]
 8005624:	4619      	mov	r1, r3
 8005626:	6878      	ldr	r0, [r7, #4]
 8005628:	f001 fbd4 	bl	8006dd4 <USBD_LL_IsStallEP>
 800562c:	4603      	mov	r3, r0
 800562e:	2b00      	cmp	r3, #0
 8005630:	d003      	beq.n	800563a <USBD_StdEPReq+0x184>
        pep->status = 0x0001;     
 8005632:	68bb      	ldr	r3, [r7, #8]
 8005634:	2201      	movs	r2, #1
 8005636:	601a      	str	r2, [r3, #0]
 8005638:	e002      	b.n	8005640 <USBD_StdEPReq+0x18a>
        pep->status = 0x0000;  
 800563a:	68bb      	ldr	r3, [r7, #8]
 800563c:	2200      	movs	r2, #0
 800563e:	601a      	str	r2, [r3, #0]
                        (uint8_t *)&pep->status,
 8005640:	68bb      	ldr	r3, [r7, #8]
      USBD_CtlSendData (pdev,
 8005642:	2202      	movs	r2, #2
 8005644:	4619      	mov	r1, r3
 8005646:	6878      	ldr	r0, [r7, #4]
 8005648:	f000 fb10 	bl	8005c6c <USBD_CtlSendData>
      break;
 800564c:	e005      	b.n	800565a <USBD_StdEPReq+0x1a4>
      USBD_CtlError(pdev , req);
 800564e:	6839      	ldr	r1, [r7, #0]
 8005650:	6878      	ldr	r0, [r7, #4]
 8005652:	f000 fa9f 	bl	8005b94 <USBD_CtlError>
      break;
 8005656:	e000      	b.n	800565a <USBD_StdEPReq+0x1a4>
      break;	
 8005658:	bf00      	nop
    break;
 800565a:	bf00      	nop
  }
  return ret;
 800565c:	7bfb      	ldrb	r3, [r7, #15]
}
 800565e:	4618      	mov	r0, r3
 8005660:	3710      	adds	r7, #16
 8005662:	46bd      	mov	sp, r7
 8005664:	bd80      	pop	{r7, pc}
	...

08005668 <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev , 
                               USBD_SetupReqTypedef *req)
{
 8005668:	b580      	push	{r7, lr}
 800566a:	b084      	sub	sp, #16
 800566c:	af00      	add	r7, sp, #0
 800566e:	6078      	str	r0, [r7, #4]
 8005670:	6039      	str	r1, [r7, #0]
  uint16_t len;
  uint8_t *pbuf;
  
    
  switch (req->wValue >> 8)
 8005672:	683b      	ldr	r3, [r7, #0]
 8005674:	885b      	ldrh	r3, [r3, #2]
 8005676:	0a1b      	lsrs	r3, r3, #8
 8005678:	b29b      	uxth	r3, r3
 800567a:	3b01      	subs	r3, #1
 800567c:	2b06      	cmp	r3, #6
 800567e:	f200 80c9 	bhi.w	8005814 <USBD_GetDescriptor+0x1ac>
 8005682:	a201      	add	r2, pc, #4	; (adr r2, 8005688 <USBD_GetDescriptor+0x20>)
 8005684:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005688:	080056a5 	.word	0x080056a5
 800568c:	080056bd 	.word	0x080056bd
 8005690:	080056fd 	.word	0x080056fd
 8005694:	08005815 	.word	0x08005815
 8005698:	08005815 	.word	0x08005815
 800569c:	080057c1 	.word	0x080057c1
 80056a0:	080057e7 	.word	0x080057e7
  case USB_DESC_TYPE_BOS:
    pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
    break;
#endif    
  case USB_DESC_TYPE_DEVICE:
    pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	687a      	ldr	r2, [r7, #4]
 80056ae:	7c12      	ldrb	r2, [r2, #16]
 80056b0:	f107 010a 	add.w	r1, r7, #10
 80056b4:	4610      	mov	r0, r2
 80056b6:	4798      	blx	r3
 80056b8:	60f8      	str	r0, [r7, #12]
    break;
 80056ba:	e0b0      	b.n	800581e <USBD_GetDescriptor+0x1b6>
    
  case USB_DESC_TYPE_CONFIGURATION:     
    if(pdev->dev_speed == USBD_SPEED_HIGH )   
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	7c1b      	ldrb	r3, [r3, #16]
 80056c0:	2b00      	cmp	r3, #0
 80056c2:	d10d      	bne.n	80056e0 <USBD_GetDescriptor+0x78>
    {
      pbuf   = (uint8_t *)pdev->pClass->GetHSConfigDescriptor(&len);
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80056ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80056cc:	f107 020a 	add.w	r2, r7, #10
 80056d0:	4610      	mov	r0, r2
 80056d2:	4798      	blx	r3
 80056d4:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80056d6:	68fb      	ldr	r3, [r7, #12]
 80056d8:	3301      	adds	r3, #1
 80056da:	2202      	movs	r2, #2
 80056dc:	701a      	strb	r2, [r3, #0]
    else
    {
      pbuf   = (uint8_t *)pdev->pClass->GetFSConfigDescriptor(&len);
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
    }
    break;
 80056de:	e09e      	b.n	800581e <USBD_GetDescriptor+0x1b6>
      pbuf   = (uint8_t *)pdev->pClass->GetFSConfigDescriptor(&len);
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80056e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80056e8:	f107 020a 	add.w	r2, r7, #10
 80056ec:	4610      	mov	r0, r2
 80056ee:	4798      	blx	r3
 80056f0:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80056f2:	68fb      	ldr	r3, [r7, #12]
 80056f4:	3301      	adds	r3, #1
 80056f6:	2202      	movs	r2, #2
 80056f8:	701a      	strb	r2, [r3, #0]
    break;
 80056fa:	e090      	b.n	800581e <USBD_GetDescriptor+0x1b6>
    
  case USB_DESC_TYPE_STRING:
    switch ((uint8_t)(req->wValue))
 80056fc:	683b      	ldr	r3, [r7, #0]
 80056fe:	885b      	ldrh	r3, [r3, #2]
 8005700:	b2db      	uxtb	r3, r3
 8005702:	2b05      	cmp	r3, #5
 8005704:	d856      	bhi.n	80057b4 <USBD_GetDescriptor+0x14c>
 8005706:	a201      	add	r2, pc, #4	; (adr r2, 800570c <USBD_GetDescriptor+0xa4>)
 8005708:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800570c:	08005725 	.word	0x08005725
 8005710:	0800573d 	.word	0x0800573d
 8005714:	08005755 	.word	0x08005755
 8005718:	0800576d 	.word	0x0800576d
 800571c:	08005785 	.word	0x08005785
 8005720:	0800579d 	.word	0x0800579d
    {
    case USBD_IDX_LANGID_STR:
     pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);        
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 800572a:	685b      	ldr	r3, [r3, #4]
 800572c:	687a      	ldr	r2, [r7, #4]
 800572e:	7c12      	ldrb	r2, [r2, #16]
 8005730:	f107 010a 	add.w	r1, r7, #10
 8005734:	4610      	mov	r0, r2
 8005736:	4798      	blx	r3
 8005738:	60f8      	str	r0, [r7, #12]
      break;
 800573a:	e040      	b.n	80057be <USBD_GetDescriptor+0x156>
      
    case USBD_IDX_MFC_STR:
      pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8005742:	689b      	ldr	r3, [r3, #8]
 8005744:	687a      	ldr	r2, [r7, #4]
 8005746:	7c12      	ldrb	r2, [r2, #16]
 8005748:	f107 010a 	add.w	r1, r7, #10
 800574c:	4610      	mov	r0, r2
 800574e:	4798      	blx	r3
 8005750:	60f8      	str	r0, [r7, #12]
      break;
 8005752:	e034      	b.n	80057be <USBD_GetDescriptor+0x156>
      
    case USBD_IDX_PRODUCT_STR:
      pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 800575a:	68db      	ldr	r3, [r3, #12]
 800575c:	687a      	ldr	r2, [r7, #4]
 800575e:	7c12      	ldrb	r2, [r2, #16]
 8005760:	f107 010a 	add.w	r1, r7, #10
 8005764:	4610      	mov	r0, r2
 8005766:	4798      	blx	r3
 8005768:	60f8      	str	r0, [r7, #12]
      break;
 800576a:	e028      	b.n	80057be <USBD_GetDescriptor+0x156>
      
    case USBD_IDX_SERIAL_STR:
      pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8005772:	691b      	ldr	r3, [r3, #16]
 8005774:	687a      	ldr	r2, [r7, #4]
 8005776:	7c12      	ldrb	r2, [r2, #16]
 8005778:	f107 010a 	add.w	r1, r7, #10
 800577c:	4610      	mov	r0, r2
 800577e:	4798      	blx	r3
 8005780:	60f8      	str	r0, [r7, #12]
      break;
 8005782:	e01c      	b.n	80057be <USBD_GetDescriptor+0x156>
      
    case USBD_IDX_CONFIG_STR:
      pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 800578a:	695b      	ldr	r3, [r3, #20]
 800578c:	687a      	ldr	r2, [r7, #4]
 800578e:	7c12      	ldrb	r2, [r2, #16]
 8005790:	f107 010a 	add.w	r1, r7, #10
 8005794:	4610      	mov	r0, r2
 8005796:	4798      	blx	r3
 8005798:	60f8      	str	r0, [r7, #12]
      break;
 800579a:	e010      	b.n	80057be <USBD_GetDescriptor+0x156>
      
    case USBD_IDX_INTERFACE_STR:
      pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 80057a2:	699b      	ldr	r3, [r3, #24]
 80057a4:	687a      	ldr	r2, [r7, #4]
 80057a6:	7c12      	ldrb	r2, [r2, #16]
 80057a8:	f107 010a 	add.w	r1, r7, #10
 80057ac:	4610      	mov	r0, r2
 80057ae:	4798      	blx	r3
 80057b0:	60f8      	str	r0, [r7, #12]
      break;
 80057b2:	e004      	b.n	80057be <USBD_GetDescriptor+0x156>
    default:
#if (USBD_SUPPORT_USER_STRING == 1)
      pbuf = pdev->pClass->GetUsrStrDescriptor(pdev, (req->wValue) , &len);
      break;
#else      
       USBD_CtlError(pdev , req);
 80057b4:	6839      	ldr	r1, [r7, #0]
 80057b6:	6878      	ldr	r0, [r7, #4]
 80057b8:	f000 f9ec 	bl	8005b94 <USBD_CtlError>
      return;
 80057bc:	e044      	b.n	8005848 <USBD_GetDescriptor+0x1e0>
#endif   
    }
    break;
 80057be:	e02e      	b.n	800581e <USBD_GetDescriptor+0x1b6>
  case USB_DESC_TYPE_DEVICE_QUALIFIER:                   

    if(pdev->dev_speed == USBD_SPEED_HIGH  )   
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	7c1b      	ldrb	r3, [r3, #16]
 80057c4:	2b00      	cmp	r3, #0
 80057c6:	d109      	bne.n	80057dc <USBD_GetDescriptor+0x174>
    {
      pbuf   = (uint8_t *)pdev->pClass->GetDeviceQualifierDescriptor(&len);
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80057ce:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80057d0:	f107 020a 	add.w	r2, r7, #10
 80057d4:	4610      	mov	r0, r2
 80057d6:	4798      	blx	r3
 80057d8:	60f8      	str	r0, [r7, #12]
      break;
 80057da:	e020      	b.n	800581e <USBD_GetDescriptor+0x1b6>
    }
    else
    {
      USBD_CtlError(pdev , req);
 80057dc:	6839      	ldr	r1, [r7, #0]
 80057de:	6878      	ldr	r0, [r7, #4]
 80057e0:	f000 f9d8 	bl	8005b94 <USBD_CtlError>
      return;
 80057e4:	e030      	b.n	8005848 <USBD_GetDescriptor+0x1e0>
    } 

  case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
    if(pdev->dev_speed == USBD_SPEED_HIGH  )   
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	7c1b      	ldrb	r3, [r3, #16]
 80057ea:	2b00      	cmp	r3, #0
 80057ec:	d10d      	bne.n	800580a <USBD_GetDescriptor+0x1a2>
    {
      pbuf   = (uint8_t *)pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80057f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80057f6:	f107 020a 	add.w	r2, r7, #10
 80057fa:	4610      	mov	r0, r2
 80057fc:	4798      	blx	r3
 80057fe:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8005800:	68fb      	ldr	r3, [r7, #12]
 8005802:	3301      	adds	r3, #1
 8005804:	2207      	movs	r2, #7
 8005806:	701a      	strb	r2, [r3, #0]
      break; 
 8005808:	e009      	b.n	800581e <USBD_GetDescriptor+0x1b6>
    }
    else
    {
      USBD_CtlError(pdev , req);
 800580a:	6839      	ldr	r1, [r7, #0]
 800580c:	6878      	ldr	r0, [r7, #4]
 800580e:	f000 f9c1 	bl	8005b94 <USBD_CtlError>
      return;
 8005812:	e019      	b.n	8005848 <USBD_GetDescriptor+0x1e0>
    }

  default: 
     USBD_CtlError(pdev , req);
 8005814:	6839      	ldr	r1, [r7, #0]
 8005816:	6878      	ldr	r0, [r7, #4]
 8005818:	f000 f9bc 	bl	8005b94 <USBD_CtlError>
    return;
 800581c:	e014      	b.n	8005848 <USBD_GetDescriptor+0x1e0>
  }
  
  if((len != 0)&& (req->wLength != 0))
 800581e:	897b      	ldrh	r3, [r7, #10]
 8005820:	2b00      	cmp	r3, #0
 8005822:	d011      	beq.n	8005848 <USBD_GetDescriptor+0x1e0>
 8005824:	683b      	ldr	r3, [r7, #0]
 8005826:	88db      	ldrh	r3, [r3, #6]
 8005828:	2b00      	cmp	r3, #0
 800582a:	d00d      	beq.n	8005848 <USBD_GetDescriptor+0x1e0>
  {
    
    len = MIN(len , req->wLength);
 800582c:	683b      	ldr	r3, [r7, #0]
 800582e:	88da      	ldrh	r2, [r3, #6]
 8005830:	897b      	ldrh	r3, [r7, #10]
 8005832:	4293      	cmp	r3, r2
 8005834:	bf28      	it	cs
 8005836:	4613      	movcs	r3, r2
 8005838:	b29b      	uxth	r3, r3
 800583a:	817b      	strh	r3, [r7, #10]
    
    USBD_CtlSendData (pdev, 
 800583c:	897b      	ldrh	r3, [r7, #10]
 800583e:	461a      	mov	r2, r3
 8005840:	68f9      	ldr	r1, [r7, #12]
 8005842:	6878      	ldr	r0, [r7, #4]
 8005844:	f000 fa12 	bl	8005c6c <USBD_CtlSendData>
                      pbuf,
                      len);
  }
  
}
 8005848:	3710      	adds	r7, #16
 800584a:	46bd      	mov	sp, r7
 800584c:	bd80      	pop	{r7, pc}
 800584e:	bf00      	nop

08005850 <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev , 
                            USBD_SetupReqTypedef *req)
{
 8005850:	b580      	push	{r7, lr}
 8005852:	b084      	sub	sp, #16
 8005854:	af00      	add	r7, sp, #0
 8005856:	6078      	str	r0, [r7, #4]
 8005858:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr; 
  
  if ((req->wIndex == 0) && (req->wLength == 0)) 
 800585a:	683b      	ldr	r3, [r7, #0]
 800585c:	889b      	ldrh	r3, [r3, #4]
 800585e:	2b00      	cmp	r3, #0
 8005860:	d12c      	bne.n	80058bc <USBD_SetAddress+0x6c>
 8005862:	683b      	ldr	r3, [r7, #0]
 8005864:	88db      	ldrh	r3, [r3, #6]
 8005866:	2b00      	cmp	r3, #0
 8005868:	d128      	bne.n	80058bc <USBD_SetAddress+0x6c>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7F;     
 800586a:	683b      	ldr	r3, [r7, #0]
 800586c:	885b      	ldrh	r3, [r3, #2]
 800586e:	b2db      	uxtb	r3, r3
 8005870:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005874:	73fb      	strb	r3, [r7, #15]
    
    if (pdev->dev_state == USBD_STATE_CONFIGURED) 
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	f893 31fc 	ldrb.w	r3, [r3, #508]	; 0x1fc
 800587c:	2b03      	cmp	r3, #3
 800587e:	d104      	bne.n	800588a <USBD_SetAddress+0x3a>
    {
      USBD_CtlError(pdev , req);
 8005880:	6839      	ldr	r1, [r7, #0]
 8005882:	6878      	ldr	r0, [r7, #4]
 8005884:	f000 f986 	bl	8005b94 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED) 
 8005888:	e01c      	b.n	80058c4 <USBD_SetAddress+0x74>
    } 
    else 
    {
      pdev->dev_address = dev_addr;
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	7bfa      	ldrb	r2, [r7, #15]
 800588e:	f883 21fe 	strb.w	r2, [r3, #510]	; 0x1fe
      USBD_LL_SetUSBAddress(pdev, dev_addr);               
 8005892:	7bfb      	ldrb	r3, [r7, #15]
 8005894:	4619      	mov	r1, r3
 8005896:	6878      	ldr	r0, [r7, #4]
 8005898:	f001 fac8 	bl	8006e2c <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);                         
 800589c:	6878      	ldr	r0, [r7, #4]
 800589e:	f000 fa25 	bl	8005cec <USBD_CtlSendStatus>
      
      if (dev_addr != 0) 
 80058a2:	7bfb      	ldrb	r3, [r7, #15]
 80058a4:	2b00      	cmp	r3, #0
 80058a6:	d004      	beq.n	80058b2 <USBD_SetAddress+0x62>
      {
        pdev->dev_state  = USBD_STATE_ADDRESSED;
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	2202      	movs	r2, #2
 80058ac:	f883 21fc 	strb.w	r2, [r3, #508]	; 0x1fc
    if (pdev->dev_state == USBD_STATE_CONFIGURED) 
 80058b0:	e008      	b.n	80058c4 <USBD_SetAddress+0x74>
      } 
      else 
      {
        pdev->dev_state  = USBD_STATE_DEFAULT; 
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	2201      	movs	r2, #1
 80058b6:	f883 21fc 	strb.w	r2, [r3, #508]	; 0x1fc
    if (pdev->dev_state == USBD_STATE_CONFIGURED) 
 80058ba:	e003      	b.n	80058c4 <USBD_SetAddress+0x74>
      }
    }
  } 
  else 
  {
     USBD_CtlError(pdev , req);                        
 80058bc:	6839      	ldr	r1, [r7, #0]
 80058be:	6878      	ldr	r0, [r7, #4]
 80058c0:	f000 f968 	bl	8005b94 <USBD_CtlError>
  } 
}
 80058c4:	bf00      	nop
 80058c6:	3710      	adds	r7, #16
 80058c8:	46bd      	mov	sp, r7
 80058ca:	bd80      	pop	{r7, pc}

080058cc <USBD_SetConfig>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USBD_HandleTypeDef *pdev , 
                           USBD_SetupReqTypedef *req)
{
 80058cc:	b580      	push	{r7, lr}
 80058ce:	b082      	sub	sp, #8
 80058d0:	af00      	add	r7, sp, #0
 80058d2:	6078      	str	r0, [r7, #4]
 80058d4:	6039      	str	r1, [r7, #0]
  
  static uint8_t  cfgidx;
  
  cfgidx = (uint8_t)(req->wValue);                 
 80058d6:	683b      	ldr	r3, [r7, #0]
 80058d8:	885b      	ldrh	r3, [r3, #2]
 80058da:	b2da      	uxtb	r2, r3
 80058dc:	4b3e      	ldr	r3, [pc, #248]	; (80059d8 <USBD_SetConfig+0x10c>)
 80058de:	701a      	strb	r2, [r3, #0]
  
  if (cfgidx > USBD_MAX_NUM_CONFIGURATION ) 
 80058e0:	4b3d      	ldr	r3, [pc, #244]	; (80059d8 <USBD_SetConfig+0x10c>)
 80058e2:	781b      	ldrb	r3, [r3, #0]
 80058e4:	2b01      	cmp	r3, #1
 80058e6:	d904      	bls.n	80058f2 <USBD_SetConfig+0x26>
  {            
     USBD_CtlError(pdev , req);                              
 80058e8:	6839      	ldr	r1, [r7, #0]
 80058ea:	6878      	ldr	r0, [r7, #4]
 80058ec:	f000 f952 	bl	8005b94 <USBD_CtlError>
 80058f0:	e06f      	b.n	80059d2 <USBD_SetConfig+0x106>
  } 
  else 
  {
    switch (pdev->dev_state) 
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	f893 31fc 	ldrb.w	r3, [r3, #508]	; 0x1fc
 80058f8:	2b02      	cmp	r3, #2
 80058fa:	d002      	beq.n	8005902 <USBD_SetConfig+0x36>
 80058fc:	2b03      	cmp	r3, #3
 80058fe:	d023      	beq.n	8005948 <USBD_SetConfig+0x7c>
 8005900:	e062      	b.n	80059c8 <USBD_SetConfig+0xfc>
    {
    case USBD_STATE_ADDRESSED:
      if (cfgidx) 
 8005902:	4b35      	ldr	r3, [pc, #212]	; (80059d8 <USBD_SetConfig+0x10c>)
 8005904:	781b      	ldrb	r3, [r3, #0]
 8005906:	2b00      	cmp	r3, #0
 8005908:	d01a      	beq.n	8005940 <USBD_SetConfig+0x74>
      {                                			   							   							   				
        pdev->dev_config = cfgidx;
 800590a:	4b33      	ldr	r3, [pc, #204]	; (80059d8 <USBD_SetConfig+0x10c>)
 800590c:	781b      	ldrb	r3, [r3, #0]
 800590e:	461a      	mov	r2, r3
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	605a      	str	r2, [r3, #4]
        pdev->dev_state = USBD_STATE_CONFIGURED;
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	2203      	movs	r2, #3
 8005918:	f883 21fc 	strb.w	r2, [r3, #508]	; 0x1fc
        if(USBD_SetClassConfig(pdev , cfgidx) == USBD_FAIL)
 800591c:	4b2e      	ldr	r3, [pc, #184]	; (80059d8 <USBD_SetConfig+0x10c>)
 800591e:	781b      	ldrb	r3, [r3, #0]
 8005920:	4619      	mov	r1, r3
 8005922:	6878      	ldr	r0, [r7, #4]
 8005924:	f7ff fb5e 	bl	8004fe4 <USBD_SetClassConfig>
 8005928:	4603      	mov	r3, r0
 800592a:	2b02      	cmp	r3, #2
 800592c:	d104      	bne.n	8005938 <USBD_SetConfig+0x6c>
        {
          USBD_CtlError(pdev , req);  
 800592e:	6839      	ldr	r1, [r7, #0]
 8005930:	6878      	ldr	r0, [r7, #4]
 8005932:	f000 f92f 	bl	8005b94 <USBD_CtlError>
          return;
 8005936:	e04c      	b.n	80059d2 <USBD_SetConfig+0x106>
        }
        USBD_CtlSendStatus(pdev);
 8005938:	6878      	ldr	r0, [r7, #4]
 800593a:	f000 f9d7 	bl	8005cec <USBD_CtlSendStatus>
      }
      else 
      {
         USBD_CtlSendStatus(pdev);
      }
      break;
 800593e:	e048      	b.n	80059d2 <USBD_SetConfig+0x106>
         USBD_CtlSendStatus(pdev);
 8005940:	6878      	ldr	r0, [r7, #4]
 8005942:	f000 f9d3 	bl	8005cec <USBD_CtlSendStatus>
      break;
 8005946:	e044      	b.n	80059d2 <USBD_SetConfig+0x106>
      
    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0) 
 8005948:	4b23      	ldr	r3, [pc, #140]	; (80059d8 <USBD_SetConfig+0x10c>)
 800594a:	781b      	ldrb	r3, [r3, #0]
 800594c:	2b00      	cmp	r3, #0
 800594e:	d112      	bne.n	8005976 <USBD_SetConfig+0xaa>
      {                           
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	2202      	movs	r2, #2
 8005954:	f883 21fc 	strb.w	r2, [r3, #508]	; 0x1fc
        pdev->dev_config = cfgidx;          
 8005958:	4b1f      	ldr	r3, [pc, #124]	; (80059d8 <USBD_SetConfig+0x10c>)
 800595a:	781b      	ldrb	r3, [r3, #0]
 800595c:	461a      	mov	r2, r3
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	605a      	str	r2, [r3, #4]
        USBD_ClrClassConfig(pdev , cfgidx);
 8005962:	4b1d      	ldr	r3, [pc, #116]	; (80059d8 <USBD_SetConfig+0x10c>)
 8005964:	781b      	ldrb	r3, [r3, #0]
 8005966:	4619      	mov	r1, r3
 8005968:	6878      	ldr	r0, [r7, #4]
 800596a:	f7ff fb5a 	bl	8005022 <USBD_ClrClassConfig>
        USBD_CtlSendStatus(pdev);
 800596e:	6878      	ldr	r0, [r7, #4]
 8005970:	f000 f9bc 	bl	8005cec <USBD_CtlSendStatus>
      }
      else
      {
        USBD_CtlSendStatus(pdev);
      }
      break;
 8005974:	e02d      	b.n	80059d2 <USBD_SetConfig+0x106>
      else  if (cfgidx != pdev->dev_config) 
 8005976:	4b18      	ldr	r3, [pc, #96]	; (80059d8 <USBD_SetConfig+0x10c>)
 8005978:	781b      	ldrb	r3, [r3, #0]
 800597a:	461a      	mov	r2, r3
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	685b      	ldr	r3, [r3, #4]
 8005980:	429a      	cmp	r2, r3
 8005982:	d01d      	beq.n	80059c0 <USBD_SetConfig+0xf4>
        USBD_ClrClassConfig(pdev , pdev->dev_config);
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	685b      	ldr	r3, [r3, #4]
 8005988:	b2db      	uxtb	r3, r3
 800598a:	4619      	mov	r1, r3
 800598c:	6878      	ldr	r0, [r7, #4]
 800598e:	f7ff fb48 	bl	8005022 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 8005992:	4b11      	ldr	r3, [pc, #68]	; (80059d8 <USBD_SetConfig+0x10c>)
 8005994:	781b      	ldrb	r3, [r3, #0]
 8005996:	461a      	mov	r2, r3
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	605a      	str	r2, [r3, #4]
        if(USBD_SetClassConfig(pdev , cfgidx) == USBD_FAIL)
 800599c:	4b0e      	ldr	r3, [pc, #56]	; (80059d8 <USBD_SetConfig+0x10c>)
 800599e:	781b      	ldrb	r3, [r3, #0]
 80059a0:	4619      	mov	r1, r3
 80059a2:	6878      	ldr	r0, [r7, #4]
 80059a4:	f7ff fb1e 	bl	8004fe4 <USBD_SetClassConfig>
 80059a8:	4603      	mov	r3, r0
 80059aa:	2b02      	cmp	r3, #2
 80059ac:	d104      	bne.n	80059b8 <USBD_SetConfig+0xec>
          USBD_CtlError(pdev , req);  
 80059ae:	6839      	ldr	r1, [r7, #0]
 80059b0:	6878      	ldr	r0, [r7, #4]
 80059b2:	f000 f8ef 	bl	8005b94 <USBD_CtlError>
          return;
 80059b6:	e00c      	b.n	80059d2 <USBD_SetConfig+0x106>
        USBD_CtlSendStatus(pdev);
 80059b8:	6878      	ldr	r0, [r7, #4]
 80059ba:	f000 f997 	bl	8005cec <USBD_CtlSendStatus>
      break;
 80059be:	e008      	b.n	80059d2 <USBD_SetConfig+0x106>
        USBD_CtlSendStatus(pdev);
 80059c0:	6878      	ldr	r0, [r7, #4]
 80059c2:	f000 f993 	bl	8005cec <USBD_CtlSendStatus>
      break;
 80059c6:	e004      	b.n	80059d2 <USBD_SetConfig+0x106>
      
    default:					
       USBD_CtlError(pdev , req);                     
 80059c8:	6839      	ldr	r1, [r7, #0]
 80059ca:	6878      	ldr	r0, [r7, #4]
 80059cc:	f000 f8e2 	bl	8005b94 <USBD_CtlError>
      break;
 80059d0:	bf00      	nop
    }
  }
}
 80059d2:	3708      	adds	r7, #8
 80059d4:	46bd      	mov	sp, r7
 80059d6:	bd80      	pop	{r7, pc}
 80059d8:	20000114 	.word	0x20000114

080059dc <USBD_GetConfig>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev , 
                           USBD_SetupReqTypedef *req)
{
 80059dc:	b580      	push	{r7, lr}
 80059de:	b082      	sub	sp, #8
 80059e0:	af00      	add	r7, sp, #0
 80059e2:	6078      	str	r0, [r7, #4]
 80059e4:	6039      	str	r1, [r7, #0]

  if (req->wLength != 1) 
 80059e6:	683b      	ldr	r3, [r7, #0]
 80059e8:	88db      	ldrh	r3, [r3, #6]
 80059ea:	2b01      	cmp	r3, #1
 80059ec:	d004      	beq.n	80059f8 <USBD_GetConfig+0x1c>
  {                   
     USBD_CtlError(pdev , req);
 80059ee:	6839      	ldr	r1, [r7, #0]
 80059f0:	6878      	ldr	r0, [r7, #4]
 80059f2:	f000 f8cf 	bl	8005b94 <USBD_CtlError>
    default:
       USBD_CtlError(pdev , req);
      break;
    }
  }
}
 80059f6:	e01f      	b.n	8005a38 <USBD_GetConfig+0x5c>
    switch (pdev->dev_state )  
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	f893 31fc 	ldrb.w	r3, [r3, #508]	; 0x1fc
 80059fe:	2b02      	cmp	r3, #2
 8005a00:	d002      	beq.n	8005a08 <USBD_GetConfig+0x2c>
 8005a02:	2b03      	cmp	r3, #3
 8005a04:	d00b      	beq.n	8005a1e <USBD_GetConfig+0x42>
 8005a06:	e012      	b.n	8005a2e <USBD_GetConfig+0x52>
      pdev->dev_default_config = 0;
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	2200      	movs	r2, #0
 8005a0c:	609a      	str	r2, [r3, #8]
                        (uint8_t *)&pdev->dev_default_config,
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	3308      	adds	r3, #8
      USBD_CtlSendData (pdev, 
 8005a12:	2201      	movs	r2, #1
 8005a14:	4619      	mov	r1, r3
 8005a16:	6878      	ldr	r0, [r7, #4]
 8005a18:	f000 f928 	bl	8005c6c <USBD_CtlSendData>
      break;
 8005a1c:	e00c      	b.n	8005a38 <USBD_GetConfig+0x5c>
                        (uint8_t *)&pdev->dev_config,
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	3304      	adds	r3, #4
      USBD_CtlSendData (pdev, 
 8005a22:	2201      	movs	r2, #1
 8005a24:	4619      	mov	r1, r3
 8005a26:	6878      	ldr	r0, [r7, #4]
 8005a28:	f000 f920 	bl	8005c6c <USBD_CtlSendData>
      break;
 8005a2c:	e004      	b.n	8005a38 <USBD_GetConfig+0x5c>
       USBD_CtlError(pdev , req);
 8005a2e:	6839      	ldr	r1, [r7, #0]
 8005a30:	6878      	ldr	r0, [r7, #4]
 8005a32:	f000 f8af 	bl	8005b94 <USBD_CtlError>
      break;
 8005a36:	bf00      	nop
}
 8005a38:	bf00      	nop
 8005a3a:	3708      	adds	r7, #8
 8005a3c:	46bd      	mov	sp, r7
 8005a3e:	bd80      	pop	{r7, pc}

08005a40 <USBD_GetStatus>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev , 
                           USBD_SetupReqTypedef *req)
{
 8005a40:	b580      	push	{r7, lr}
 8005a42:	b082      	sub	sp, #8
 8005a44:	af00      	add	r7, sp, #0
 8005a46:	6078      	str	r0, [r7, #4]
 8005a48:	6039      	str	r1, [r7, #0]
  
    
  switch (pdev->dev_state) 
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	f893 31fc 	ldrb.w	r3, [r3, #508]	; 0x1fc
 8005a50:	3b02      	subs	r3, #2
 8005a52:	2b01      	cmp	r3, #1
 8005a54:	d815      	bhi.n	8005a82 <USBD_GetStatus+0x42>
  {
  case USBD_STATE_ADDRESSED:
  case USBD_STATE_CONFIGURED:
    
#if ( USBD_SELF_POWERED == 1)
    pdev->dev_config_status = USB_CONFIG_SELF_POWERED;                                  
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	2201      	movs	r2, #1
 8005a5a:	60da      	str	r2, [r3, #12]
#else
    pdev->dev_config_status = 0;                                   
#endif
                      
    if (pdev->dev_remote_wakeup) 
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8005a62:	2b00      	cmp	r3, #0
 8005a64:	d005      	beq.n	8005a72 <USBD_GetStatus+0x32>
    {
       pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;                                
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	68db      	ldr	r3, [r3, #12]
 8005a6a:	f043 0202 	orr.w	r2, r3, #2
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	60da      	str	r2, [r3, #12]
    }
    
    USBD_CtlSendData (pdev, 
                      (uint8_t *)& pdev->dev_config_status,
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	330c      	adds	r3, #12
    USBD_CtlSendData (pdev, 
 8005a76:	2202      	movs	r2, #2
 8005a78:	4619      	mov	r1, r3
 8005a7a:	6878      	ldr	r0, [r7, #4]
 8005a7c:	f000 f8f6 	bl	8005c6c <USBD_CtlSendData>
                      2);
    break;
 8005a80:	e004      	b.n	8005a8c <USBD_GetStatus+0x4c>
    
  default :
    USBD_CtlError(pdev , req);                        
 8005a82:	6839      	ldr	r1, [r7, #0]
 8005a84:	6878      	ldr	r0, [r7, #4]
 8005a86:	f000 f885 	bl	8005b94 <USBD_CtlError>
    break;
 8005a8a:	bf00      	nop
  }
}
 8005a8c:	bf00      	nop
 8005a8e:	3708      	adds	r7, #8
 8005a90:	46bd      	mov	sp, r7
 8005a92:	bd80      	pop	{r7, pc}

08005a94 <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev , 
                            USBD_SetupReqTypedef *req)
{
 8005a94:	b580      	push	{r7, lr}
 8005a96:	b082      	sub	sp, #8
 8005a98:	af00      	add	r7, sp, #0
 8005a9a:	6078      	str	r0, [r7, #4]
 8005a9c:	6039      	str	r1, [r7, #0]

  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8005a9e:	683b      	ldr	r3, [r7, #0]
 8005aa0:	885b      	ldrh	r3, [r3, #2]
 8005aa2:	2b01      	cmp	r3, #1
 8005aa4:	d10d      	bne.n	8005ac2 <USBD_SetFeature+0x2e>
  {
    pdev->dev_remote_wakeup = 1;  
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	2201      	movs	r2, #1
 8005aaa:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    pdev->pClass->Setup (pdev, req);   
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8005ab4:	689b      	ldr	r3, [r3, #8]
 8005ab6:	6839      	ldr	r1, [r7, #0]
 8005ab8:	6878      	ldr	r0, [r7, #4]
 8005aba:	4798      	blx	r3
    USBD_CtlSendStatus(pdev);
 8005abc:	6878      	ldr	r0, [r7, #4]
 8005abe:	f000 f915 	bl	8005cec <USBD_CtlSendStatus>
  }

}
 8005ac2:	bf00      	nop
 8005ac4:	3708      	adds	r7, #8
 8005ac6:	46bd      	mov	sp, r7
 8005ac8:	bd80      	pop	{r7, pc}

08005aca <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev , 
                            USBD_SetupReqTypedef *req)
{
 8005aca:	b580      	push	{r7, lr}
 8005acc:	b082      	sub	sp, #8
 8005ace:	af00      	add	r7, sp, #0
 8005ad0:	6078      	str	r0, [r7, #4]
 8005ad2:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	f893 31fc 	ldrb.w	r3, [r3, #508]	; 0x1fc
 8005ada:	3b02      	subs	r3, #2
 8005adc:	2b01      	cmp	r3, #1
 8005ade:	d812      	bhi.n	8005b06 <USBD_ClrFeature+0x3c>
  {
  case USBD_STATE_ADDRESSED:
  case USBD_STATE_CONFIGURED:
    if (req->wValue == USB_FEATURE_REMOTE_WAKEUP) 
 8005ae0:	683b      	ldr	r3, [r7, #0]
 8005ae2:	885b      	ldrh	r3, [r3, #2]
 8005ae4:	2b01      	cmp	r3, #1
 8005ae6:	d113      	bne.n	8005b10 <USBD_ClrFeature+0x46>
    {
      pdev->dev_remote_wakeup = 0; 
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	2200      	movs	r2, #0
 8005aec:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
      pdev->pClass->Setup (pdev, req);   
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8005af6:	689b      	ldr	r3, [r3, #8]
 8005af8:	6839      	ldr	r1, [r7, #0]
 8005afa:	6878      	ldr	r0, [r7, #4]
 8005afc:	4798      	blx	r3
      USBD_CtlSendStatus(pdev);
 8005afe:	6878      	ldr	r0, [r7, #4]
 8005b00:	f000 f8f4 	bl	8005cec <USBD_CtlSendStatus>
    }
    break;
 8005b04:	e004      	b.n	8005b10 <USBD_ClrFeature+0x46>
    
  default :
     USBD_CtlError(pdev , req);
 8005b06:	6839      	ldr	r1, [r7, #0]
 8005b08:	6878      	ldr	r0, [r7, #4]
 8005b0a:	f000 f843 	bl	8005b94 <USBD_CtlError>
    break;
 8005b0e:	e000      	b.n	8005b12 <USBD_ClrFeature+0x48>
    break;
 8005b10:	bf00      	nop
  }
}
 8005b12:	bf00      	nop
 8005b14:	3708      	adds	r7, #8
 8005b16:	46bd      	mov	sp, r7
 8005b18:	bd80      	pop	{r7, pc}

08005b1a <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8005b1a:	b480      	push	{r7}
 8005b1c:	b083      	sub	sp, #12
 8005b1e:	af00      	add	r7, sp, #0
 8005b20:	6078      	str	r0, [r7, #4]
 8005b22:	6039      	str	r1, [r7, #0]
  req->bmRequest     = *(uint8_t *)  (pdata);
 8005b24:	683b      	ldr	r3, [r7, #0]
 8005b26:	781a      	ldrb	r2, [r3, #0]
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	701a      	strb	r2, [r3, #0]
  req->bRequest      = *(uint8_t *)  (pdata +  1);
 8005b2c:	683b      	ldr	r3, [r7, #0]
 8005b2e:	785a      	ldrb	r2, [r3, #1]
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	705a      	strb	r2, [r3, #1]
  req->wValue        = SWAPBYTE      (pdata +  2);
 8005b34:	683b      	ldr	r3, [r7, #0]
 8005b36:	3302      	adds	r3, #2
 8005b38:	781b      	ldrb	r3, [r3, #0]
 8005b3a:	b29a      	uxth	r2, r3
 8005b3c:	683b      	ldr	r3, [r7, #0]
 8005b3e:	3303      	adds	r3, #3
 8005b40:	781b      	ldrb	r3, [r3, #0]
 8005b42:	b29b      	uxth	r3, r3
 8005b44:	021b      	lsls	r3, r3, #8
 8005b46:	b29b      	uxth	r3, r3
 8005b48:	4413      	add	r3, r2
 8005b4a:	b29a      	uxth	r2, r3
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	805a      	strh	r2, [r3, #2]
  req->wIndex        = SWAPBYTE      (pdata +  4);
 8005b50:	683b      	ldr	r3, [r7, #0]
 8005b52:	3304      	adds	r3, #4
 8005b54:	781b      	ldrb	r3, [r3, #0]
 8005b56:	b29a      	uxth	r2, r3
 8005b58:	683b      	ldr	r3, [r7, #0]
 8005b5a:	3305      	adds	r3, #5
 8005b5c:	781b      	ldrb	r3, [r3, #0]
 8005b5e:	b29b      	uxth	r3, r3
 8005b60:	021b      	lsls	r3, r3, #8
 8005b62:	b29b      	uxth	r3, r3
 8005b64:	4413      	add	r3, r2
 8005b66:	b29a      	uxth	r2, r3
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	809a      	strh	r2, [r3, #4]
  req->wLength       = SWAPBYTE      (pdata +  6);
 8005b6c:	683b      	ldr	r3, [r7, #0]
 8005b6e:	3306      	adds	r3, #6
 8005b70:	781b      	ldrb	r3, [r3, #0]
 8005b72:	b29a      	uxth	r2, r3
 8005b74:	683b      	ldr	r3, [r7, #0]
 8005b76:	3307      	adds	r3, #7
 8005b78:	781b      	ldrb	r3, [r3, #0]
 8005b7a:	b29b      	uxth	r3, r3
 8005b7c:	021b      	lsls	r3, r3, #8
 8005b7e:	b29b      	uxth	r3, r3
 8005b80:	4413      	add	r3, r2
 8005b82:	b29a      	uxth	r2, r3
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	80da      	strh	r2, [r3, #6]

}
 8005b88:	bf00      	nop
 8005b8a:	370c      	adds	r7, #12
 8005b8c:	46bd      	mov	sp, r7
 8005b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b92:	4770      	bx	lr

08005b94 <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError( USBD_HandleTypeDef *pdev ,
                            USBD_SetupReqTypedef *req)
{
 8005b94:	b580      	push	{r7, lr}
 8005b96:	b082      	sub	sp, #8
 8005b98:	af00      	add	r7, sp, #0
 8005b9a:	6078      	str	r0, [r7, #4]
 8005b9c:	6039      	str	r1, [r7, #0]
  USBD_LL_StallEP(pdev , 0x80);
 8005b9e:	2180      	movs	r1, #128	; 0x80
 8005ba0:	6878      	ldr	r0, [r7, #4]
 8005ba2:	f001 f8ab 	bl	8006cfc <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev , 0);
 8005ba6:	2100      	movs	r1, #0
 8005ba8:	6878      	ldr	r0, [r7, #4]
 8005baa:	f001 f8a7 	bl	8006cfc <USBD_LL_StallEP>
}
 8005bae:	bf00      	nop
 8005bb0:	3708      	adds	r7, #8
 8005bb2:	46bd      	mov	sp, r7
 8005bb4:	bd80      	pop	{r7, pc}

08005bb6 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8005bb6:	b580      	push	{r7, lr}
 8005bb8:	b086      	sub	sp, #24
 8005bba:	af00      	add	r7, sp, #0
 8005bbc:	60f8      	str	r0, [r7, #12]
 8005bbe:	60b9      	str	r1, [r7, #8]
 8005bc0:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0;
 8005bc2:	2300      	movs	r3, #0
 8005bc4:	75fb      	strb	r3, [r7, #23]
  
  if (desc != NULL) 
 8005bc6:	68fb      	ldr	r3, [r7, #12]
 8005bc8:	2b00      	cmp	r3, #0
 8005bca:	d033      	beq.n	8005c34 <USBD_GetString+0x7e>
  {
    *len =  USBD_GetLen(desc) * 2 + 2;    
 8005bcc:	68f8      	ldr	r0, [r7, #12]
 8005bce:	f000 f835 	bl	8005c3c <USBD_GetLen>
 8005bd2:	4603      	mov	r3, r0
 8005bd4:	3301      	adds	r3, #1
 8005bd6:	b29b      	uxth	r3, r3
 8005bd8:	005b      	lsls	r3, r3, #1
 8005bda:	b29a      	uxth	r2, r3
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	801a      	strh	r2, [r3, #0]
    unicode[idx++] = *len;
 8005be0:	7dfb      	ldrb	r3, [r7, #23]
 8005be2:	1c5a      	adds	r2, r3, #1
 8005be4:	75fa      	strb	r2, [r7, #23]
 8005be6:	461a      	mov	r2, r3
 8005be8:	68bb      	ldr	r3, [r7, #8]
 8005bea:	4413      	add	r3, r2
 8005bec:	687a      	ldr	r2, [r7, #4]
 8005bee:	8812      	ldrh	r2, [r2, #0]
 8005bf0:	b2d2      	uxtb	r2, r2
 8005bf2:	701a      	strb	r2, [r3, #0]
    unicode[idx++] =  USB_DESC_TYPE_STRING;
 8005bf4:	7dfb      	ldrb	r3, [r7, #23]
 8005bf6:	1c5a      	adds	r2, r3, #1
 8005bf8:	75fa      	strb	r2, [r7, #23]
 8005bfa:	461a      	mov	r2, r3
 8005bfc:	68bb      	ldr	r3, [r7, #8]
 8005bfe:	4413      	add	r3, r2
 8005c00:	2203      	movs	r2, #3
 8005c02:	701a      	strb	r2, [r3, #0]
    
    while (*desc != '\0') 
 8005c04:	e012      	b.n	8005c2c <USBD_GetString+0x76>
    {
      unicode[idx++] = *desc++;
 8005c06:	7dfb      	ldrb	r3, [r7, #23]
 8005c08:	1c5a      	adds	r2, r3, #1
 8005c0a:	75fa      	strb	r2, [r7, #23]
 8005c0c:	461a      	mov	r2, r3
 8005c0e:	68bb      	ldr	r3, [r7, #8]
 8005c10:	441a      	add	r2, r3
 8005c12:	68fb      	ldr	r3, [r7, #12]
 8005c14:	1c59      	adds	r1, r3, #1
 8005c16:	60f9      	str	r1, [r7, #12]
 8005c18:	781b      	ldrb	r3, [r3, #0]
 8005c1a:	7013      	strb	r3, [r2, #0]
      unicode[idx++] =  0x00;
 8005c1c:	7dfb      	ldrb	r3, [r7, #23]
 8005c1e:	1c5a      	adds	r2, r3, #1
 8005c20:	75fa      	strb	r2, [r7, #23]
 8005c22:	461a      	mov	r2, r3
 8005c24:	68bb      	ldr	r3, [r7, #8]
 8005c26:	4413      	add	r3, r2
 8005c28:	2200      	movs	r2, #0
 8005c2a:	701a      	strb	r2, [r3, #0]
    while (*desc != '\0') 
 8005c2c:	68fb      	ldr	r3, [r7, #12]
 8005c2e:	781b      	ldrb	r3, [r3, #0]
 8005c30:	2b00      	cmp	r3, #0
 8005c32:	d1e8      	bne.n	8005c06 <USBD_GetString+0x50>
    }
  } 
}
 8005c34:	bf00      	nop
 8005c36:	3718      	adds	r7, #24
 8005c38:	46bd      	mov	sp, r7
 8005c3a:	bd80      	pop	{r7, pc}

08005c3c <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8005c3c:	b480      	push	{r7}
 8005c3e:	b085      	sub	sp, #20
 8005c40:	af00      	add	r7, sp, #0
 8005c42:	6078      	str	r0, [r7, #4]
    uint8_t  len = 0;
 8005c44:	2300      	movs	r3, #0
 8005c46:	73fb      	strb	r3, [r7, #15]

    while (*buf != '\0') 
 8005c48:	e005      	b.n	8005c56 <USBD_GetLen+0x1a>
    {
        len++;
 8005c4a:	7bfb      	ldrb	r3, [r7, #15]
 8005c4c:	3301      	adds	r3, #1
 8005c4e:	73fb      	strb	r3, [r7, #15]
        buf++;
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	3301      	adds	r3, #1
 8005c54:	607b      	str	r3, [r7, #4]
    while (*buf != '\0') 
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	781b      	ldrb	r3, [r3, #0]
 8005c5a:	2b00      	cmp	r3, #0
 8005c5c:	d1f5      	bne.n	8005c4a <USBD_GetLen+0xe>
    }

    return len;
 8005c5e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005c60:	4618      	mov	r0, r3
 8005c62:	3714      	adds	r7, #20
 8005c64:	46bd      	mov	sp, r7
 8005c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c6a:	4770      	bx	lr

08005c6c <USBD_CtlSendData>:
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlSendData (USBD_HandleTypeDef  *pdev, 
                               uint8_t *pbuf,
                               uint16_t len)
{
 8005c6c:	b580      	push	{r7, lr}
 8005c6e:	b084      	sub	sp, #16
 8005c70:	af00      	add	r7, sp, #0
 8005c72:	60f8      	str	r0, [r7, #12]
 8005c74:	60b9      	str	r1, [r7, #8]
 8005c76:	4613      	mov	r3, r2
 8005c78:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state          = USBD_EP0_DATA_IN;                                      
 8005c7a:	68fb      	ldr	r3, [r7, #12]
 8005c7c:	2202      	movs	r2, #2
 8005c7e:	f8c3 21f4 	str.w	r2, [r3, #500]	; 0x1f4
  pdev->ep_in[0].total_length = len;
 8005c82:	88fa      	ldrh	r2, [r7, #6]
 8005c84:	68fb      	ldr	r3, [r7, #12]
 8005c86:	619a      	str	r2, [r3, #24]
  pdev->ep_in[0].rem_length   = len;
 8005c88:	88fa      	ldrh	r2, [r7, #6]
 8005c8a:	68fb      	ldr	r3, [r7, #12]
 8005c8c:	61da      	str	r2, [r3, #28]
 /* Start the transfer */
  USBD_LL_Transmit (pdev, 0x00, pbuf, len);  
 8005c8e:	88fb      	ldrh	r3, [r7, #6]
 8005c90:	68ba      	ldr	r2, [r7, #8]
 8005c92:	2100      	movs	r1, #0
 8005c94:	68f8      	ldr	r0, [r7, #12]
 8005c96:	f001 f8ff 	bl	8006e98 <USBD_LL_Transmit>
  
  return USBD_OK;
 8005c9a:	2300      	movs	r3, #0
}
 8005c9c:	4618      	mov	r0, r3
 8005c9e:	3710      	adds	r7, #16
 8005ca0:	46bd      	mov	sp, r7
 8005ca2:	bd80      	pop	{r7, pc}

08005ca4 <USBD_CtlContinueSendData>:
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlContinueSendData (USBD_HandleTypeDef  *pdev, 
                                       uint8_t *pbuf,
                                       uint16_t len)
{
 8005ca4:	b580      	push	{r7, lr}
 8005ca6:	b084      	sub	sp, #16
 8005ca8:	af00      	add	r7, sp, #0
 8005caa:	60f8      	str	r0, [r7, #12]
 8005cac:	60b9      	str	r1, [r7, #8]
 8005cae:	4613      	mov	r3, r2
 8005cb0:	80fb      	strh	r3, [r7, #6]
 /* Start the next transfer */
  USBD_LL_Transmit (pdev, 0x00, pbuf, len);   
 8005cb2:	88fb      	ldrh	r3, [r7, #6]
 8005cb4:	68ba      	ldr	r2, [r7, #8]
 8005cb6:	2100      	movs	r1, #0
 8005cb8:	68f8      	ldr	r0, [r7, #12]
 8005cba:	f001 f8ed 	bl	8006e98 <USBD_LL_Transmit>
  
  return USBD_OK;
 8005cbe:	2300      	movs	r3, #0
}
 8005cc0:	4618      	mov	r0, r3
 8005cc2:	3710      	adds	r7, #16
 8005cc4:	46bd      	mov	sp, r7
 8005cc6:	bd80      	pop	{r7, pc}

08005cc8 <USBD_CtlContinueRx>:
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlContinueRx (USBD_HandleTypeDef  *pdev, 
                                          uint8_t *pbuf,                                          
                                          uint16_t len)
{
 8005cc8:	b580      	push	{r7, lr}
 8005cca:	b084      	sub	sp, #16
 8005ccc:	af00      	add	r7, sp, #0
 8005cce:	60f8      	str	r0, [r7, #12]
 8005cd0:	60b9      	str	r1, [r7, #8]
 8005cd2:	4613      	mov	r3, r2
 8005cd4:	80fb      	strh	r3, [r7, #6]

  USBD_LL_PrepareReceive (pdev,
 8005cd6:	88fb      	ldrh	r3, [r7, #6]
 8005cd8:	68ba      	ldr	r2, [r7, #8]
 8005cda:	2100      	movs	r1, #0
 8005cdc:	68f8      	ldr	r0, [r7, #12]
 8005cde:	f001 f915 	bl	8006f0c <USBD_LL_PrepareReceive>
                          0,                     
                          pbuf,                         
                          len);
  return USBD_OK;
 8005ce2:	2300      	movs	r3, #0
}
 8005ce4:	4618      	mov	r0, r3
 8005ce6:	3710      	adds	r7, #16
 8005ce8:	46bd      	mov	sp, r7
 8005cea:	bd80      	pop	{r7, pc}

08005cec <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlSendStatus (USBD_HandleTypeDef  *pdev)
{
 8005cec:	b580      	push	{r7, lr}
 8005cee:	b082      	sub	sp, #8
 8005cf0:	af00      	add	r7, sp, #0
 8005cf2:	6078      	str	r0, [r7, #4]

  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	2204      	movs	r2, #4
 8005cf8:	f8c3 21f4 	str.w	r2, [r3, #500]	; 0x1f4
  
 /* Start the transfer */
  USBD_LL_Transmit (pdev, 0x00, NULL, 0);   
 8005cfc:	2300      	movs	r3, #0
 8005cfe:	2200      	movs	r2, #0
 8005d00:	2100      	movs	r1, #0
 8005d02:	6878      	ldr	r0, [r7, #4]
 8005d04:	f001 f8c8 	bl	8006e98 <USBD_LL_Transmit>
  
  return USBD_OK;
 8005d08:	2300      	movs	r3, #0
}
 8005d0a:	4618      	mov	r0, r3
 8005d0c:	3708      	adds	r7, #8
 8005d0e:	46bd      	mov	sp, r7
 8005d10:	bd80      	pop	{r7, pc}

08005d12 <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlReceiveStatus (USBD_HandleTypeDef  *pdev)
{
 8005d12:	b580      	push	{r7, lr}
 8005d14:	b082      	sub	sp, #8
 8005d16:	af00      	add	r7, sp, #0
 8005d18:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT; 
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	2205      	movs	r2, #5
 8005d1e:	f8c3 21f4 	str.w	r2, [r3, #500]	; 0x1f4
  
 /* Start the transfer */  
  USBD_LL_PrepareReceive ( pdev,
 8005d22:	2300      	movs	r3, #0
 8005d24:	2200      	movs	r2, #0
 8005d26:	2100      	movs	r1, #0
 8005d28:	6878      	ldr	r0, [r7, #4]
 8005d2a:	f001 f8ef 	bl	8006f0c <USBD_LL_PrepareReceive>
                    0,
                    NULL,
                    0);  

  return USBD_OK;
 8005d2e:	2300      	movs	r3, #0
}
 8005d30:	4618      	mov	r0, r3
 8005d32:	3708      	adds	r7, #8
 8005d34:	46bd      	mov	sp, r7
 8005d36:	bd80      	pop	{r7, pc}

08005d38 <SetLed>:

/* USER CODE END PFP */

/* USER CODE BEGIN 0 */
void SetLed(uint8_t n, uint8_t state)
{
 8005d38:	b590      	push	{r4, r7, lr}
 8005d3a:	b087      	sub	sp, #28
 8005d3c:	af00      	add	r7, sp, #0
 8005d3e:	4603      	mov	r3, r0
 8005d40:	460a      	mov	r2, r1
 8005d42:	71fb      	strb	r3, [r7, #7]
 8005d44:	4613      	mov	r3, r2
 8005d46:	71bb      	strb	r3, [r7, #6]
	uint16_t pin[8] = {GPIO_PIN_9, GPIO_PIN_10, GPIO_PIN_11, GPIO_PIN_12, GPIO_PIN_13, GPIO_PIN_14, GPIO_PIN_15, GPIO_PIN_8};
 8005d48:	4b0d      	ldr	r3, [pc, #52]	; (8005d80 <SetLed+0x48>)
 8005d4a:	f107 0408 	add.w	r4, r7, #8
 8005d4e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8005d50:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

	HAL_GPIO_WritePin(GPIOE, pin[n], (state) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8005d54:	79fb      	ldrb	r3, [r7, #7]
 8005d56:	005b      	lsls	r3, r3, #1
 8005d58:	f107 0218 	add.w	r2, r7, #24
 8005d5c:	4413      	add	r3, r2
 8005d5e:	f833 1c10 	ldrh.w	r1, [r3, #-16]
 8005d62:	79bb      	ldrb	r3, [r7, #6]
 8005d64:	2b00      	cmp	r3, #0
 8005d66:	bf14      	ite	ne
 8005d68:	2301      	movne	r3, #1
 8005d6a:	2300      	moveq	r3, #0
 8005d6c:	b2db      	uxtb	r3, r3
 8005d6e:	461a      	mov	r2, r3
 8005d70:	4804      	ldr	r0, [pc, #16]	; (8005d84 <SetLed+0x4c>)
 8005d72:	f7fa fd41 	bl	80007f8 <HAL_GPIO_WritePin>
}
 8005d76:	bf00      	nop
 8005d78:	371c      	adds	r7, #28
 8005d7a:	46bd      	mov	sp, r7
 8005d7c:	bd90      	pop	{r4, r7, pc}
 8005d7e:	bf00      	nop
 8005d80:	080071dc 	.word	0x080071dc
 8005d84:	48001000 	.word	0x48001000

08005d88 <Write_LSM_Reg>:

void Write_LSM_Reg(uint8_t device_adr, uint8_t internal_adr, uint8_t data)
{
 8005d88:	b580      	push	{r7, lr}
 8005d8a:	b086      	sub	sp, #24
 8005d8c:	af02      	add	r7, sp, #8
 8005d8e:	4603      	mov	r3, r0
 8005d90:	71fb      	strb	r3, [r7, #7]
 8005d92:	460b      	mov	r3, r1
 8005d94:	71bb      	strb	r3, [r7, #6]
 8005d96:	4613      	mov	r3, r2
 8005d98:	717b      	strb	r3, [r7, #5]
	uint8_t tx_buff[2];

	tx_buff[0] = internal_adr;
 8005d9a:	79bb      	ldrb	r3, [r7, #6]
 8005d9c:	733b      	strb	r3, [r7, #12]
	tx_buff[1] = data;
 8005d9e:	797b      	ldrb	r3, [r7, #5]
 8005da0:	737b      	strb	r3, [r7, #13]

	HAL_I2C_Master_Transmit(&hi2c1, device_adr, tx_buff, 2, 10000);
 8005da2:	79fb      	ldrb	r3, [r7, #7]
 8005da4:	b299      	uxth	r1, r3
 8005da6:	f107 020c 	add.w	r2, r7, #12
 8005daa:	f242 7310 	movw	r3, #10000	; 0x2710
 8005dae:	9300      	str	r3, [sp, #0]
 8005db0:	2302      	movs	r3, #2
 8005db2:	4803      	ldr	r0, [pc, #12]	; (8005dc0 <Write_LSM_Reg+0x38>)
 8005db4:	f7fa fdc6 	bl	8000944 <HAL_I2C_Master_Transmit>
}
 8005db8:	bf00      	nop
 8005dba:	3710      	adds	r7, #16
 8005dbc:	46bd      	mov	sp, r7
 8005dbe:	bd80      	pop	{r7, pc}
 8005dc0:	20000174 	.word	0x20000174

08005dc4 <Read_LSM_Reg>:

uint8_t Read_LSM_Reg(uint8_t device_adr, uint8_t internal_adr)
{
 8005dc4:	b580      	push	{r7, lr}
 8005dc6:	b086      	sub	sp, #24
 8005dc8:	af02      	add	r7, sp, #8
 8005dca:	4603      	mov	r3, r0
 8005dcc:	460a      	mov	r2, r1
 8005dce:	71fb      	strb	r3, [r7, #7]
 8005dd0:	4613      	mov	r3, r2
 8005dd2:	71bb      	strb	r3, [r7, #6]
	uint8_t tx_buff[1];
	uint8_t rx_buff[1];

	tx_buff[0] = internal_adr;
 8005dd4:	79bb      	ldrb	r3, [r7, #6]
 8005dd6:	733b      	strb	r3, [r7, #12]

	HAL_I2C_Master_Transmit(&hi2c1, device_adr, tx_buff, 1, 10000);
 8005dd8:	79fb      	ldrb	r3, [r7, #7]
 8005dda:	b299      	uxth	r1, r3
 8005ddc:	f107 020c 	add.w	r2, r7, #12
 8005de0:	f242 7310 	movw	r3, #10000	; 0x2710
 8005de4:	9300      	str	r3, [sp, #0]
 8005de6:	2301      	movs	r3, #1
 8005de8:	480a      	ldr	r0, [pc, #40]	; (8005e14 <Read_LSM_Reg+0x50>)
 8005dea:	f7fa fdab 	bl	8000944 <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Receive(&hi2c1, device_adr + 1, rx_buff, 1, 10000);
 8005dee:	79fb      	ldrb	r3, [r7, #7]
 8005df0:	b29b      	uxth	r3, r3
 8005df2:	3301      	adds	r3, #1
 8005df4:	b299      	uxth	r1, r3
 8005df6:	f107 0208 	add.w	r2, r7, #8
 8005dfa:	f242 7310 	movw	r3, #10000	; 0x2710
 8005dfe:	9300      	str	r3, [sp, #0]
 8005e00:	2301      	movs	r3, #1
 8005e02:	4804      	ldr	r0, [pc, #16]	; (8005e14 <Read_LSM_Reg+0x50>)
 8005e04:	f7fa fe9e 	bl	8000b44 <HAL_I2C_Master_Receive>

	return rx_buff[0];
 8005e08:	7a3b      	ldrb	r3, [r7, #8]
}
 8005e0a:	4618      	mov	r0, r3
 8005e0c:	3710      	adds	r7, #16
 8005e0e:	46bd      	mov	sp, r7
 8005e10:	bd80      	pop	{r7, pc}
 8005e12:	bf00      	nop
 8005e14:	20000174 	.word	0x20000174

08005e18 <LSM303DLHC_accelerometer_init>:

void LSM303DLHC_accelerometer_init (void)
{
 8005e18:	b580      	push	{r7, lr}
 8005e1a:	af00      	add	r7, sp, #0
	  Write_LSM_Reg(LSM_ADDRESS_ACCELEROMETER, 0x20, 0b01110111); //CTRL_REG_1_A odr 1600Hz, XEN, YEN, ZEN
 8005e1c:	2277      	movs	r2, #119	; 0x77
 8005e1e:	2120      	movs	r1, #32
 8005e20:	2032      	movs	r0, #50	; 0x32
 8005e22:	f7ff ffb1 	bl	8005d88 <Write_LSM_Reg>
	  Write_LSM_Reg(LSM_ADDRESS_ACCELEROMETER, 0x21, 0b00000000); //CTRL_REG_2_A disable filter
 8005e26:	2200      	movs	r2, #0
 8005e28:	2121      	movs	r1, #33	; 0x21
 8005e2a:	2032      	movs	r0, #50	; 0x32
 8005e2c:	f7ff ffac 	bl	8005d88 <Write_LSM_Reg>
	  Write_LSM_Reg(LSM_ADDRESS_ACCELEROMETER, 0x23, 0b10101000); //CTRL_REG_4_A BDU, scale 8g, HI RES
 8005e30:	22a8      	movs	r2, #168	; 0xa8
 8005e32:	2123      	movs	r1, #35	; 0x23
 8005e34:	2032      	movs	r0, #50	; 0x32
 8005e36:	f7ff ffa7 	bl	8005d88 <Write_LSM_Reg>
}
 8005e3a:	bf00      	nop
 8005e3c:	bd80      	pop	{r7, pc}
	...

08005e40 <get_accelerometer_data>:

void get_accelerometer_data(void)
{
 8005e40:	b598      	push	{r3, r4, r7, lr}
 8005e42:	af00      	add	r7, sp, #0
	x = (Read_LSM_Reg(LSM_ADDRESS_ACCELEROMETER, 0x29)<<8) +Read_LSM_Reg(LSM_ADDRESS_ACCELEROMETER, 0x28);
 8005e44:	2129      	movs	r1, #41	; 0x29
 8005e46:	2032      	movs	r0, #50	; 0x32
 8005e48:	f7ff ffbc 	bl	8005dc4 <Read_LSM_Reg>
 8005e4c:	4603      	mov	r3, r0
 8005e4e:	b29b      	uxth	r3, r3
 8005e50:	021b      	lsls	r3, r3, #8
 8005e52:	b29c      	uxth	r4, r3
 8005e54:	2128      	movs	r1, #40	; 0x28
 8005e56:	2032      	movs	r0, #50	; 0x32
 8005e58:	f7ff ffb4 	bl	8005dc4 <Read_LSM_Reg>
 8005e5c:	4603      	mov	r3, r0
 8005e5e:	b29b      	uxth	r3, r3
 8005e60:	4423      	add	r3, r4
 8005e62:	b29b      	uxth	r3, r3
 8005e64:	b21a      	sxth	r2, r3
 8005e66:	4b0b      	ldr	r3, [pc, #44]	; (8005e94 <get_accelerometer_data+0x54>)
 8005e68:	801a      	strh	r2, [r3, #0]
	y = (Read_LSM_Reg(LSM_ADDRESS_ACCELEROMETER, 0x2B)<<8) +Read_LSM_Reg(LSM_ADDRESS_ACCELEROMETER, 0x2A);
 8005e6a:	212b      	movs	r1, #43	; 0x2b
 8005e6c:	2032      	movs	r0, #50	; 0x32
 8005e6e:	f7ff ffa9 	bl	8005dc4 <Read_LSM_Reg>
 8005e72:	4603      	mov	r3, r0
 8005e74:	b29b      	uxth	r3, r3
 8005e76:	021b      	lsls	r3, r3, #8
 8005e78:	b29c      	uxth	r4, r3
 8005e7a:	212a      	movs	r1, #42	; 0x2a
 8005e7c:	2032      	movs	r0, #50	; 0x32
 8005e7e:	f7ff ffa1 	bl	8005dc4 <Read_LSM_Reg>
 8005e82:	4603      	mov	r3, r0
 8005e84:	b29b      	uxth	r3, r3
 8005e86:	4423      	add	r3, r4
 8005e88:	b29b      	uxth	r3, r3
 8005e8a:	b21a      	sxth	r2, r3
 8005e8c:	4b02      	ldr	r3, [pc, #8]	; (8005e98 <get_accelerometer_data+0x58>)
 8005e8e:	801a      	strh	r2, [r3, #0]
	//z = (Read_LSM_Reg(LSM_ADDRESS_ACCELEROMETER, 0x2D)<<8) +Read_LSM_Reg(LSM_ADDRESS_ACCELEROMETER, 0x2C);
}
 8005e90:	bf00      	nop
 8005e92:	bd98      	pop	{r3, r4, r7, pc}
 8005e94:	20000130 	.word	0x20000130
 8005e98:	20000200 	.word	0x20000200

08005e9c <main>:
/* USER CODE END 0 */

int main(void)
{
 8005e9c:	b580      	push	{r7, lr}
 8005e9e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration----------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8005ea0:	f7fa f992 	bl	80001c8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8005ea4:	f000 f810 	bl	8005ec8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8005ea8:	f000 f90c 	bl	80060c4 <MX_GPIO_Init>
  MX_I2C1_Init();
 8005eac:	f000 f874 	bl	8005f98 <MX_I2C1_Init>
  MX_USB_DEVICE_Init();
 8005eb0:	f000 fd40 	bl	8006934 <MX_USB_DEVICE_Init>
  MX_TIM3_Init();
 8005eb4:	f000 f8b8 	bl	8006028 <MX_TIM3_Init>

  /* USER CODE BEGIN 2 */
  LSM303DLHC_accelerometer_init();
 8005eb8:	f7ff ffae 	bl	8005e18 <LSM303DLHC_accelerometer_init>

  HAL_TIM_Base_Start_IT(&htim3);
 8005ebc:	4801      	ldr	r0, [pc, #4]	; (8005ec4 <main+0x28>)
 8005ebe:	f7fe fb02 	bl	80044c6 <HAL_TIM_Base_Start_IT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8005ec2:	e7fe      	b.n	8005ec2 <main+0x26>
 8005ec4:	200001c0 	.word	0x200001c0

08005ec8 <SystemClock_Config>:
}

/** System Clock Configuration
*/
void SystemClock_Config(void)
{
 8005ec8:	b580      	push	{r7, lr}
 8005eca:	b09e      	sub	sp, #120	; 0x78
 8005ecc:	af00      	add	r7, sp, #0
  RCC_ClkInitTypeDef RCC_ClkInitStruct;
  RCC_PeriphCLKInitTypeDef PeriphClkInit;

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE;
 8005ece:	2303      	movs	r3, #3
 8005ed0:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8005ed2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005ed6:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8005ed8:	2300      	movs	r3, #0
 8005eda:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8005edc:	2301      	movs	r3, #1
 8005ede:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.HSICalibrationValue = 16;
 8005ee0:	2310      	movs	r3, #16
 8005ee2:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8005ee4:	2302      	movs	r3, #2
 8005ee6:	66fb      	str	r3, [r7, #108]	; 0x6c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8005ee8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005eec:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 8005eee:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8005ef2:	677b      	str	r3, [r7, #116]	; 0x74
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8005ef4:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8005ef8:	4618      	mov	r0, r3
 8005efa:	f7fd f809 	bl	8002f10 <HAL_RCC_OscConfig>
 8005efe:	4603      	mov	r3, r0
 8005f00:	2b00      	cmp	r3, #0
 8005f02:	d003      	beq.n	8005f0c <SystemClock_Config+0x44>
  {
    _Error_Handler(__FILE__, __LINE__);
 8005f04:	21c4      	movs	r1, #196	; 0xc4
 8005f06:	4821      	ldr	r0, [pc, #132]	; (8005f8c <SystemClock_Config+0xc4>)
 8005f08:	f000 f948 	bl	800619c <_Error_Handler>
  }

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8005f0c:	230f      	movs	r3, #15
 8005f0e:	63fb      	str	r3, [r7, #60]	; 0x3c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8005f10:	2302      	movs	r3, #2
 8005f12:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 8005f14:	2380      	movs	r3, #128	; 0x80
 8005f16:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8005f18:	2300      	movs	r3, #0
 8005f1a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8005f1c:	2300      	movs	r3, #0
 8005f1e:	64fb      	str	r3, [r7, #76]	; 0x4c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8005f20:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8005f24:	2100      	movs	r1, #0
 8005f26:	4618      	mov	r0, r3
 8005f28:	f7fd fedc 	bl	8003ce4 <HAL_RCC_ClockConfig>
 8005f2c:	4603      	mov	r3, r0
 8005f2e:	2b00      	cmp	r3, #0
 8005f30:	d003      	beq.n	8005f3a <SystemClock_Config+0x72>
  {
    _Error_Handler(__FILE__, __LINE__);
 8005f32:	21d2      	movs	r1, #210	; 0xd2
 8005f34:	4815      	ldr	r0, [pc, #84]	; (8005f8c <SystemClock_Config+0xc4>)
 8005f36:	f000 f931 	bl	800619c <_Error_Handler>
  }

  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB|RCC_PERIPHCLK_I2C1;
 8005f3a:	4b15      	ldr	r3, [pc, #84]	; (8005f90 <SystemClock_Config+0xc8>)
 8005f3c:	603b      	str	r3, [r7, #0]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 8005f3e:	2300      	movs	r3, #0
 8005f40:	61fb      	str	r3, [r7, #28]
  PeriphClkInit.USBClockSelection = RCC_USBCLKSOURCE_PLL;
 8005f42:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8005f46:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8005f48:	463b      	mov	r3, r7
 8005f4a:	4618      	mov	r0, r3
 8005f4c:	f7fe f8e0 	bl	8004110 <HAL_RCCEx_PeriphCLKConfig>
 8005f50:	4603      	mov	r3, r0
 8005f52:	2b00      	cmp	r3, #0
 8005f54:	d003      	beq.n	8005f5e <SystemClock_Config+0x96>
  {
    _Error_Handler(__FILE__, __LINE__);
 8005f56:	21da      	movs	r1, #218	; 0xda
 8005f58:	480c      	ldr	r0, [pc, #48]	; (8005f8c <SystemClock_Config+0xc4>)
 8005f5a:	f000 f91f 	bl	800619c <_Error_Handler>
  }

    /**Configure the Systick interrupt time 
    */
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 8005f5e:	f7fe f8cb 	bl	80040f8 <HAL_RCC_GetHCLKFreq>
 8005f62:	4602      	mov	r2, r0
 8005f64:	4b0b      	ldr	r3, [pc, #44]	; (8005f94 <SystemClock_Config+0xcc>)
 8005f66:	fba3 2302 	umull	r2, r3, r3, r2
 8005f6a:	099b      	lsrs	r3, r3, #6
 8005f6c:	4618      	mov	r0, r3
 8005f6e:	f7fa fa76 	bl	800045e <HAL_SYSTICK_Config>

    /**Configure the Systick 
    */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8005f72:	2004      	movs	r0, #4
 8005f74:	f7fa fa80 	bl	8000478 <HAL_SYSTICK_CLKSourceConfig>

  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8005f78:	2200      	movs	r2, #0
 8005f7a:	2100      	movs	r1, #0
 8005f7c:	f04f 30ff 	mov.w	r0, #4294967295
 8005f80:	f7fa fa43 	bl	800040a <HAL_NVIC_SetPriority>
}
 8005f84:	bf00      	nop
 8005f86:	3778      	adds	r7, #120	; 0x78
 8005f88:	46bd      	mov	sp, r7
 8005f8a:	bd80      	pop	{r7, pc}
 8005f8c:	080071ec 	.word	0x080071ec
 8005f90:	00020020 	.word	0x00020020
 8005f94:	10624dd3 	.word	0x10624dd3

08005f98 <MX_I2C1_Init>:

/* I2C1 init function */
static void MX_I2C1_Init(void)
{
 8005f98:	b580      	push	{r7, lr}
 8005f9a:	af00      	add	r7, sp, #0

  hi2c1.Instance = I2C1;
 8005f9c:	4b1e      	ldr	r3, [pc, #120]	; (8006018 <MX_I2C1_Init+0x80>)
 8005f9e:	4a1f      	ldr	r2, [pc, #124]	; (800601c <MX_I2C1_Init+0x84>)
 8005fa0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x2000090E;
 8005fa2:	4b1d      	ldr	r3, [pc, #116]	; (8006018 <MX_I2C1_Init+0x80>)
 8005fa4:	4a1e      	ldr	r2, [pc, #120]	; (8006020 <MX_I2C1_Init+0x88>)
 8005fa6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8005fa8:	4b1b      	ldr	r3, [pc, #108]	; (8006018 <MX_I2C1_Init+0x80>)
 8005faa:	2200      	movs	r2, #0
 8005fac:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8005fae:	4b1a      	ldr	r3, [pc, #104]	; (8006018 <MX_I2C1_Init+0x80>)
 8005fb0:	2201      	movs	r2, #1
 8005fb2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8005fb4:	4b18      	ldr	r3, [pc, #96]	; (8006018 <MX_I2C1_Init+0x80>)
 8005fb6:	2200      	movs	r2, #0
 8005fb8:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8005fba:	4b17      	ldr	r3, [pc, #92]	; (8006018 <MX_I2C1_Init+0x80>)
 8005fbc:	2200      	movs	r2, #0
 8005fbe:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8005fc0:	4b15      	ldr	r3, [pc, #84]	; (8006018 <MX_I2C1_Init+0x80>)
 8005fc2:	2200      	movs	r2, #0
 8005fc4:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8005fc6:	4b14      	ldr	r3, [pc, #80]	; (8006018 <MX_I2C1_Init+0x80>)
 8005fc8:	2200      	movs	r2, #0
 8005fca:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8005fcc:	4b12      	ldr	r3, [pc, #72]	; (8006018 <MX_I2C1_Init+0x80>)
 8005fce:	2200      	movs	r2, #0
 8005fd0:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8005fd2:	4811      	ldr	r0, [pc, #68]	; (8006018 <MX_I2C1_Init+0x80>)
 8005fd4:	f7fa fc28 	bl	8000828 <HAL_I2C_Init>
 8005fd8:	4603      	mov	r3, r0
 8005fda:	2b00      	cmp	r3, #0
 8005fdc:	d003      	beq.n	8005fe6 <MX_I2C1_Init+0x4e>
  {
    _Error_Handler(__FILE__, __LINE__);
 8005fde:	21f8      	movs	r1, #248	; 0xf8
 8005fe0:	4810      	ldr	r0, [pc, #64]	; (8006024 <MX_I2C1_Init+0x8c>)
 8005fe2:	f000 f8db 	bl	800619c <_Error_Handler>
  }

    /**Configure Analogue filter 
    */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8005fe6:	2100      	movs	r1, #0
 8005fe8:	480b      	ldr	r0, [pc, #44]	; (8006018 <MX_I2C1_Init+0x80>)
 8005fea:	f7fb f871 	bl	80010d0 <HAL_I2CEx_ConfigAnalogFilter>
 8005fee:	4603      	mov	r3, r0
 8005ff0:	2b00      	cmp	r3, #0
 8005ff2:	d003      	beq.n	8005ffc <MX_I2C1_Init+0x64>
  {
    _Error_Handler(__FILE__, __LINE__);
 8005ff4:	21ff      	movs	r1, #255	; 0xff
 8005ff6:	480b      	ldr	r0, [pc, #44]	; (8006024 <MX_I2C1_Init+0x8c>)
 8005ff8:	f000 f8d0 	bl	800619c <_Error_Handler>
  }

    /**Configure Digital filter 
    */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8005ffc:	2100      	movs	r1, #0
 8005ffe:	4806      	ldr	r0, [pc, #24]	; (8006018 <MX_I2C1_Init+0x80>)
 8006000:	f7fb f8b1 	bl	8001166 <HAL_I2CEx_ConfigDigitalFilter>
 8006004:	4603      	mov	r3, r0
 8006006:	2b00      	cmp	r3, #0
 8006008:	d004      	beq.n	8006014 <MX_I2C1_Init+0x7c>
  {
    _Error_Handler(__FILE__, __LINE__);
 800600a:	f44f 7183 	mov.w	r1, #262	; 0x106
 800600e:	4805      	ldr	r0, [pc, #20]	; (8006024 <MX_I2C1_Init+0x8c>)
 8006010:	f000 f8c4 	bl	800619c <_Error_Handler>
  }

}
 8006014:	bf00      	nop
 8006016:	bd80      	pop	{r7, pc}
 8006018:	20000174 	.word	0x20000174
 800601c:	40005400 	.word	0x40005400
 8006020:	2000090e 	.word	0x2000090e
 8006024:	080071ec 	.word	0x080071ec

08006028 <MX_TIM3_Init>:

/* TIM3 init function */
static void MX_TIM3_Init(void)
{
 8006028:	b580      	push	{r7, lr}
 800602a:	b088      	sub	sp, #32
 800602c:	af00      	add	r7, sp, #0

  TIM_ClockConfigTypeDef sClockSourceConfig;
  TIM_MasterConfigTypeDef sMasterConfig;

  htim3.Instance = TIM3;
 800602e:	4b22      	ldr	r3, [pc, #136]	; (80060b8 <MX_TIM3_Init+0x90>)
 8006030:	4a22      	ldr	r2, [pc, #136]	; (80060bc <MX_TIM3_Init+0x94>)
 8006032:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 24000;
 8006034:	4b20      	ldr	r3, [pc, #128]	; (80060b8 <MX_TIM3_Init+0x90>)
 8006036:	f645 52c0 	movw	r2, #24000	; 0x5dc0
 800603a:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800603c:	4b1e      	ldr	r3, [pc, #120]	; (80060b8 <MX_TIM3_Init+0x90>)
 800603e:	2200      	movs	r2, #0
 8006040:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 19;
 8006042:	4b1d      	ldr	r3, [pc, #116]	; (80060b8 <MX_TIM3_Init+0x90>)
 8006044:	2213      	movs	r2, #19
 8006046:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8006048:	4b1b      	ldr	r3, [pc, #108]	; (80060b8 <MX_TIM3_Init+0x90>)
 800604a:	2200      	movs	r2, #0
 800604c:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800604e:	4b1a      	ldr	r3, [pc, #104]	; (80060b8 <MX_TIM3_Init+0x90>)
 8006050:	2200      	movs	r2, #0
 8006052:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8006054:	4818      	ldr	r0, [pc, #96]	; (80060b8 <MX_TIM3_Init+0x90>)
 8006056:	f7fe fa0b 	bl	8004470 <HAL_TIM_Base_Init>
 800605a:	4603      	mov	r3, r0
 800605c:	2b00      	cmp	r3, #0
 800605e:	d004      	beq.n	800606a <MX_TIM3_Init+0x42>
  {
    _Error_Handler(__FILE__, __LINE__);
 8006060:	f44f 718d 	mov.w	r1, #282	; 0x11a
 8006064:	4816      	ldr	r0, [pc, #88]	; (80060c0 <MX_TIM3_Init+0x98>)
 8006066:	f000 f899 	bl	800619c <_Error_Handler>
  }

  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800606a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800606e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8006070:	f107 0310 	add.w	r3, r7, #16
 8006074:	4619      	mov	r1, r3
 8006076:	4810      	ldr	r0, [pc, #64]	; (80060b8 <MX_TIM3_Init+0x90>)
 8006078:	f7fe fb5f 	bl	800473a <HAL_TIM_ConfigClockSource>
 800607c:	4603      	mov	r3, r0
 800607e:	2b00      	cmp	r3, #0
 8006080:	d004      	beq.n	800608c <MX_TIM3_Init+0x64>
  {
    _Error_Handler(__FILE__, __LINE__);
 8006082:	f44f 7190 	mov.w	r1, #288	; 0x120
 8006086:	480e      	ldr	r0, [pc, #56]	; (80060c0 <MX_TIM3_Init+0x98>)
 8006088:	f000 f888 	bl	800619c <_Error_Handler>
  }

  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800608c:	2300      	movs	r3, #0
 800608e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8006090:	2300      	movs	r3, #0
 8006092:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8006094:	1d3b      	adds	r3, r7, #4
 8006096:	4619      	mov	r1, r3
 8006098:	4807      	ldr	r0, [pc, #28]	; (80060b8 <MX_TIM3_Init+0x90>)
 800609a:	f7fe fd9f 	bl	8004bdc <HAL_TIMEx_MasterConfigSynchronization>
 800609e:	4603      	mov	r3, r0
 80060a0:	2b00      	cmp	r3, #0
 80060a2:	d004      	beq.n	80060ae <MX_TIM3_Init+0x86>
  {
    _Error_Handler(__FILE__, __LINE__);
 80060a4:	f240 1127 	movw	r1, #295	; 0x127
 80060a8:	4805      	ldr	r0, [pc, #20]	; (80060c0 <MX_TIM3_Init+0x98>)
 80060aa:	f000 f877 	bl	800619c <_Error_Handler>
  }

}
 80060ae:	bf00      	nop
 80060b0:	3720      	adds	r7, #32
 80060b2:	46bd      	mov	sp, r7
 80060b4:	bd80      	pop	{r7, pc}
 80060b6:	bf00      	nop
 80060b8:	200001c0 	.word	0x200001c0
 80060bc:	40000400 	.word	0x40000400
 80060c0:	080071ec 	.word	0x080071ec

080060c4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
static void MX_GPIO_Init(void)
{
 80060c4:	b580      	push	{r7, lr}
 80060c6:	b08a      	sub	sp, #40	; 0x28
 80060c8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80060ca:	4a31      	ldr	r2, [pc, #196]	; (8006190 <MX_GPIO_Init+0xcc>)
 80060cc:	4b30      	ldr	r3, [pc, #192]	; (8006190 <MX_GPIO_Init+0xcc>)
 80060ce:	695b      	ldr	r3, [r3, #20]
 80060d0:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80060d4:	6153      	str	r3, [r2, #20]
 80060d6:	4b2e      	ldr	r3, [pc, #184]	; (8006190 <MX_GPIO_Init+0xcc>)
 80060d8:	695b      	ldr	r3, [r3, #20]
 80060da:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80060de:	613b      	str	r3, [r7, #16]
 80060e0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80060e2:	4a2b      	ldr	r2, [pc, #172]	; (8006190 <MX_GPIO_Init+0xcc>)
 80060e4:	4b2a      	ldr	r3, [pc, #168]	; (8006190 <MX_GPIO_Init+0xcc>)
 80060e6:	695b      	ldr	r3, [r3, #20]
 80060e8:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80060ec:	6153      	str	r3, [r2, #20]
 80060ee:	4b28      	ldr	r3, [pc, #160]	; (8006190 <MX_GPIO_Init+0xcc>)
 80060f0:	695b      	ldr	r3, [r3, #20]
 80060f2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80060f6:	60fb      	str	r3, [r7, #12]
 80060f8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80060fa:	4a25      	ldr	r2, [pc, #148]	; (8006190 <MX_GPIO_Init+0xcc>)
 80060fc:	4b24      	ldr	r3, [pc, #144]	; (8006190 <MX_GPIO_Init+0xcc>)
 80060fe:	695b      	ldr	r3, [r3, #20]
 8006100:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006104:	6153      	str	r3, [r2, #20]
 8006106:	4b22      	ldr	r3, [pc, #136]	; (8006190 <MX_GPIO_Init+0xcc>)
 8006108:	695b      	ldr	r3, [r3, #20]
 800610a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800610e:	60bb      	str	r3, [r7, #8]
 8006110:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8006112:	4a1f      	ldr	r2, [pc, #124]	; (8006190 <MX_GPIO_Init+0xcc>)
 8006114:	4b1e      	ldr	r3, [pc, #120]	; (8006190 <MX_GPIO_Init+0xcc>)
 8006116:	695b      	ldr	r3, [r3, #20]
 8006118:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800611c:	6153      	str	r3, [r2, #20]
 800611e:	4b1c      	ldr	r3, [pc, #112]	; (8006190 <MX_GPIO_Init+0xcc>)
 8006120:	695b      	ldr	r3, [r3, #20]
 8006122:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006126:	607b      	str	r3, [r7, #4]
 8006128:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11 
 800612a:	2200      	movs	r2, #0
 800612c:	f44f 417f 	mov.w	r1, #65280	; 0xff00
 8006130:	4818      	ldr	r0, [pc, #96]	; (8006194 <MX_GPIO_Init+0xd0>)
 8006132:	f7fa fb61 	bl	80007f8 <HAL_GPIO_WritePin>
                          |GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);

  /*Configure GPIO pins : PE2 PE4 PE5 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_5;
 8006136:	2334      	movs	r3, #52	; 0x34
 8006138:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800613a:	4b17      	ldr	r3, [pc, #92]	; (8006198 <MX_GPIO_Init+0xd4>)
 800613c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800613e:	2300      	movs	r3, #0
 8006140:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8006142:	f107 0314 	add.w	r3, r7, #20
 8006146:	4619      	mov	r1, r3
 8006148:	4812      	ldr	r0, [pc, #72]	; (8006194 <MX_GPIO_Init+0xd0>)
 800614a:	f7fa f9bf 	bl	80004cc <HAL_GPIO_Init>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 800614e:	2301      	movs	r3, #1
 8006150:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8006152:	2300      	movs	r3, #0
 8006154:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006156:	2300      	movs	r3, #0
 8006158:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800615a:	f107 0314 	add.w	r3, r7, #20
 800615e:	4619      	mov	r1, r3
 8006160:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8006164:	f7fa f9b2 	bl	80004cc <HAL_GPIO_Init>

  /*Configure GPIO pins : PE8 PE9 PE10 PE11 
                           PE12 PE13 PE14 PE15 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11 
 8006168:	f44f 437f 	mov.w	r3, #65280	; 0xff00
 800616c:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800616e:	2301      	movs	r3, #1
 8006170:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006172:	2300      	movs	r3, #0
 8006174:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006176:	2300      	movs	r3, #0
 8006178:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800617a:	f107 0314 	add.w	r3, r7, #20
 800617e:	4619      	mov	r1, r3
 8006180:	4804      	ldr	r0, [pc, #16]	; (8006194 <MX_GPIO_Init+0xd0>)
 8006182:	f7fa f9a3 	bl	80004cc <HAL_GPIO_Init>

}
 8006186:	bf00      	nop
 8006188:	3728      	adds	r7, #40	; 0x28
 800618a:	46bd      	mov	sp, r7
 800618c:	bd80      	pop	{r7, pc}
 800618e:	bf00      	nop
 8006190:	40021000 	.word	0x40021000
 8006194:	48001000 	.word	0x48001000
 8006198:	10110000 	.word	0x10110000

0800619c <_Error_Handler>:
  * @brief  This function is executed in case of error occurrence.
  * @param  None
  * @retval None
  */
void _Error_Handler(char * file, int line)
{
 800619c:	b480      	push	{r7}
 800619e:	b083      	sub	sp, #12
 80061a0:	af00      	add	r7, sp, #0
 80061a2:	6078      	str	r0, [r7, #4]
 80061a4:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  while(1) 
 80061a6:	e7fe      	b.n	80061a6 <_Error_Handler+0xa>

080061a8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80061a8:	b580      	push	{r7, lr}
 80061aa:	b082      	sub	sp, #8
 80061ac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80061ae:	4a1e      	ldr	r2, [pc, #120]	; (8006228 <HAL_MspInit+0x80>)
 80061b0:	4b1d      	ldr	r3, [pc, #116]	; (8006228 <HAL_MspInit+0x80>)
 80061b2:	699b      	ldr	r3, [r3, #24]
 80061b4:	f043 0301 	orr.w	r3, r3, #1
 80061b8:	6193      	str	r3, [r2, #24]
 80061ba:	4b1b      	ldr	r3, [pc, #108]	; (8006228 <HAL_MspInit+0x80>)
 80061bc:	699b      	ldr	r3, [r3, #24]
 80061be:	f003 0301 	and.w	r3, r3, #1
 80061c2:	607b      	str	r3, [r7, #4]
 80061c4:	687b      	ldr	r3, [r7, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80061c6:	2003      	movs	r0, #3
 80061c8:	f7fa f914 	bl	80003f4 <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 80061cc:	2200      	movs	r2, #0
 80061ce:	2100      	movs	r1, #0
 80061d0:	f06f 000b 	mvn.w	r0, #11
 80061d4:	f7fa f919 	bl	800040a <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 80061d8:	2200      	movs	r2, #0
 80061da:	2100      	movs	r1, #0
 80061dc:	f06f 000a 	mvn.w	r0, #10
 80061e0:	f7fa f913 	bl	800040a <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 80061e4:	2200      	movs	r2, #0
 80061e6:	2100      	movs	r1, #0
 80061e8:	f06f 0009 	mvn.w	r0, #9
 80061ec:	f7fa f90d 	bl	800040a <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 0, 0);
 80061f0:	2200      	movs	r2, #0
 80061f2:	2100      	movs	r1, #0
 80061f4:	f06f 0004 	mvn.w	r0, #4
 80061f8:	f7fa f907 	bl	800040a <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
 80061fc:	2200      	movs	r2, #0
 80061fe:	2100      	movs	r1, #0
 8006200:	f06f 0003 	mvn.w	r0, #3
 8006204:	f7fa f901 	bl	800040a <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
 8006208:	2200      	movs	r2, #0
 800620a:	2100      	movs	r1, #0
 800620c:	f06f 0001 	mvn.w	r0, #1
 8006210:	f7fa f8fb 	bl	800040a <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8006214:	2200      	movs	r2, #0
 8006216:	2100      	movs	r1, #0
 8006218:	f04f 30ff 	mov.w	r0, #4294967295
 800621c:	f7fa f8f5 	bl	800040a <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8006220:	bf00      	nop
 8006222:	3708      	adds	r7, #8
 8006224:	46bd      	mov	sp, r7
 8006226:	bd80      	pop	{r7, pc}
 8006228:	40021000 	.word	0x40021000

0800622c <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800622c:	b580      	push	{r7, lr}
 800622e:	b088      	sub	sp, #32
 8006230:	af00      	add	r7, sp, #0
 8006232:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(hi2c->Instance==I2C1)
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	681b      	ldr	r3, [r3, #0]
 8006238:	4a11      	ldr	r2, [pc, #68]	; (8006280 <HAL_I2C_MspInit+0x54>)
 800623a:	4293      	cmp	r3, r2
 800623c:	d11b      	bne.n	8006276 <HAL_I2C_MspInit+0x4a>
  
    /**I2C1 GPIO Configuration    
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800623e:	23c0      	movs	r3, #192	; 0xc0
 8006240:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8006242:	2312      	movs	r3, #18
 8006244:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8006246:	2301      	movs	r3, #1
 8006248:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800624a:	2303      	movs	r3, #3
 800624c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800624e:	2304      	movs	r3, #4
 8006250:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006252:	f107 030c 	add.w	r3, r7, #12
 8006256:	4619      	mov	r1, r3
 8006258:	480a      	ldr	r0, [pc, #40]	; (8006284 <HAL_I2C_MspInit+0x58>)
 800625a:	f7fa f937 	bl	80004cc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800625e:	4a0a      	ldr	r2, [pc, #40]	; (8006288 <HAL_I2C_MspInit+0x5c>)
 8006260:	4b09      	ldr	r3, [pc, #36]	; (8006288 <HAL_I2C_MspInit+0x5c>)
 8006262:	69db      	ldr	r3, [r3, #28]
 8006264:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8006268:	61d3      	str	r3, [r2, #28]
 800626a:	4b07      	ldr	r3, [pc, #28]	; (8006288 <HAL_I2C_MspInit+0x5c>)
 800626c:	69db      	ldr	r3, [r3, #28]
 800626e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006272:	60bb      	str	r3, [r7, #8]
 8006274:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8006276:	bf00      	nop
 8006278:	3720      	adds	r7, #32
 800627a:	46bd      	mov	sp, r7
 800627c:	bd80      	pop	{r7, pc}
 800627e:	bf00      	nop
 8006280:	40005400 	.word	0x40005400
 8006284:	48000400 	.word	0x48000400
 8006288:	40021000 	.word	0x40021000

0800628c <HAL_TIM_Base_MspInit>:
  }

}

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800628c:	b580      	push	{r7, lr}
 800628e:	b084      	sub	sp, #16
 8006290:	af00      	add	r7, sp, #0
 8006292:	6078      	str	r0, [r7, #4]

  if(htim_base->Instance==TIM3)
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	681b      	ldr	r3, [r3, #0]
 8006298:	4a1a      	ldr	r2, [pc, #104]	; (8006304 <HAL_TIM_Base_MspInit+0x78>)
 800629a:	4293      	cmp	r3, r2
 800629c:	d114      	bne.n	80062c8 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800629e:	4a1a      	ldr	r2, [pc, #104]	; (8006308 <HAL_TIM_Base_MspInit+0x7c>)
 80062a0:	4b19      	ldr	r3, [pc, #100]	; (8006308 <HAL_TIM_Base_MspInit+0x7c>)
 80062a2:	69db      	ldr	r3, [r3, #28]
 80062a4:	f043 0302 	orr.w	r3, r3, #2
 80062a8:	61d3      	str	r3, [r2, #28]
 80062aa:	4b17      	ldr	r3, [pc, #92]	; (8006308 <HAL_TIM_Base_MspInit+0x7c>)
 80062ac:	69db      	ldr	r3, [r3, #28]
 80062ae:	f003 0302 	and.w	r3, r3, #2
 80062b2:	60fb      	str	r3, [r7, #12]
 80062b4:	68fb      	ldr	r3, [r7, #12]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 80062b6:	2200      	movs	r2, #0
 80062b8:	2100      	movs	r1, #0
 80062ba:	201d      	movs	r0, #29
 80062bc:	f7fa f8a5 	bl	800040a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80062c0:	201d      	movs	r0, #29
 80062c2:	f7fa f8be 	bl	8000442 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 80062c6:	e018      	b.n	80062fa <HAL_TIM_Base_MspInit+0x6e>
  else if(htim_base->Instance==TIM4)
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	681b      	ldr	r3, [r3, #0]
 80062cc:	4a0f      	ldr	r2, [pc, #60]	; (800630c <HAL_TIM_Base_MspInit+0x80>)
 80062ce:	4293      	cmp	r3, r2
 80062d0:	d113      	bne.n	80062fa <HAL_TIM_Base_MspInit+0x6e>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80062d2:	4a0d      	ldr	r2, [pc, #52]	; (8006308 <HAL_TIM_Base_MspInit+0x7c>)
 80062d4:	4b0c      	ldr	r3, [pc, #48]	; (8006308 <HAL_TIM_Base_MspInit+0x7c>)
 80062d6:	69db      	ldr	r3, [r3, #28]
 80062d8:	f043 0304 	orr.w	r3, r3, #4
 80062dc:	61d3      	str	r3, [r2, #28]
 80062de:	4b0a      	ldr	r3, [pc, #40]	; (8006308 <HAL_TIM_Base_MspInit+0x7c>)
 80062e0:	69db      	ldr	r3, [r3, #28]
 80062e2:	f003 0304 	and.w	r3, r3, #4
 80062e6:	60bb      	str	r3, [r7, #8]
 80062e8:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 80062ea:	2200      	movs	r2, #0
 80062ec:	2100      	movs	r1, #0
 80062ee:	201e      	movs	r0, #30
 80062f0:	f7fa f88b 	bl	800040a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 80062f4:	201e      	movs	r0, #30
 80062f6:	f7fa f8a4 	bl	8000442 <HAL_NVIC_EnableIRQ>
}
 80062fa:	bf00      	nop
 80062fc:	3710      	adds	r7, #16
 80062fe:	46bd      	mov	sp, r7
 8006300:	bd80      	pop	{r7, pc}
 8006302:	bf00      	nop
 8006304:	40000400 	.word	0x40000400
 8006308:	40021000 	.word	0x40021000
 800630c:	40000800 	.word	0x40000800

08006310 <NMI_Handler>:

/**
* @brief This function handles Non maskable interrupt.
*/
void NMI_Handler(void)
{
 8006310:	b480      	push	{r7}
 8006312:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8006314:	bf00      	nop
 8006316:	46bd      	mov	sp, r7
 8006318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800631c:	4770      	bx	lr

0800631e <HardFault_Handler>:

/**
* @brief This function handles Hard fault interrupt.
*/
void HardFault_Handler(void)
{
 800631e:	b480      	push	{r7}
 8006320:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8006322:	e7fe      	b.n	8006322 <HardFault_Handler+0x4>

08006324 <MemManage_Handler>:

/**
* @brief This function handles Memory management fault.
*/
void MemManage_Handler(void)
{
 8006324:	b480      	push	{r7}
 8006326:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8006328:	e7fe      	b.n	8006328 <MemManage_Handler+0x4>

0800632a <BusFault_Handler>:

/**
* @brief This function handles Pre-fetch fault, memory access fault.
*/
void BusFault_Handler(void)
{
 800632a:	b480      	push	{r7}
 800632c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800632e:	e7fe      	b.n	800632e <BusFault_Handler+0x4>

08006330 <UsageFault_Handler>:

/**
* @brief This function handles Undefined instruction or illegal state.
*/
void UsageFault_Handler(void)
{
 8006330:	b480      	push	{r7}
 8006332:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8006334:	e7fe      	b.n	8006334 <UsageFault_Handler+0x4>

08006336 <SVC_Handler>:

/**
* @brief This function handles System service call via SWI instruction.
*/
void SVC_Handler(void)
{
 8006336:	b480      	push	{r7}
 8006338:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800633a:	bf00      	nop
 800633c:	46bd      	mov	sp, r7
 800633e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006342:	4770      	bx	lr

08006344 <DebugMon_Handler>:

/**
* @brief This function handles Debug monitor.
*/
void DebugMon_Handler(void)
{
 8006344:	b480      	push	{r7}
 8006346:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8006348:	bf00      	nop
 800634a:	46bd      	mov	sp, r7
 800634c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006350:	4770      	bx	lr

08006352 <PendSV_Handler>:

/**
* @brief This function handles Pendable request for system service.
*/
void PendSV_Handler(void)
{
 8006352:	b480      	push	{r7}
 8006354:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8006356:	bf00      	nop
 8006358:	46bd      	mov	sp, r7
 800635a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800635e:	4770      	bx	lr

08006360 <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 8006360:	b580      	push	{r7, lr}
 8006362:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8006364:	f7f9 ff62 	bl	800022c <HAL_IncTick>
  HAL_SYSTICK_IRQHandler();
 8006368:	f7fa f8a2 	bl	80004b0 <HAL_SYSTICK_IRQHandler>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800636c:	bf00      	nop
 800636e:	bd80      	pop	{r7, pc}

08006370 <USB_LP_CAN_RX0_IRQHandler>:

/**
* @brief This function handles USB low priority or CAN_RX0 interrupts.
*/
void USB_LP_CAN_RX0_IRQHandler(void)
{
 8006370:	b580      	push	{r7, lr}
 8006372:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_CAN_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN_RX0_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8006374:	4802      	ldr	r0, [pc, #8]	; (8006380 <USB_LP_CAN_RX0_IRQHandler+0x10>)
 8006376:	f7fb fb53 	bl	8001a20 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN_RX0_IRQn 1 */
}
 800637a:	bf00      	nop
 800637c:	bd80      	pop	{r7, pc}
 800637e:	bf00      	nop
 8006380:	2000042c 	.word	0x2000042c

08006384 <TIM3_IRQHandler>:

/**
* @brief This function handles TIM3 global interrupt.
*/
void TIM3_IRQHandler(void)
{
 8006384:	b580      	push	{r7, lr}
 8006386:	b082      	sub	sp, #8
 8006388:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 800638a:	4898      	ldr	r0, [pc, #608]	; (80065ec <TIM3_IRQHandler+0x268>)
 800638c:	f7fe f8b6 	bl	80044fc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */
  get_accelerometer_data();
 8006390:	f7ff fd56 	bl	8005e40 <get_accelerometer_data>

  if ((y>comp_var)&&(x>comp_var))// x=kladne y=kladne
 8006394:	4b96      	ldr	r3, [pc, #600]	; (80065f0 <TIM3_IRQHandler+0x26c>)
 8006396:	f9b3 3000 	ldrsh.w	r3, [r3]
 800639a:	f44f 72af 	mov.w	r2, #350	; 0x15e
 800639e:	4293      	cmp	r3, r2
 80063a0:	dd0b      	ble.n	80063ba <TIM3_IRQHandler+0x36>
 80063a2:	4b94      	ldr	r3, [pc, #592]	; (80065f4 <TIM3_IRQHandler+0x270>)
 80063a4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80063a8:	f44f 72af 	mov.w	r2, #350	; 0x15e
 80063ac:	4293      	cmp	r3, r2
 80063ae:	dd04      	ble.n	80063ba <TIM3_IRQHandler+0x36>
    	SetLed(7,1);
 80063b0:	2101      	movs	r1, #1
 80063b2:	2007      	movs	r0, #7
 80063b4:	f7ff fcc0 	bl	8005d38 <SetLed>
 80063b8:	e003      	b.n	80063c2 <TIM3_IRQHandler+0x3e>
  else
    	SetLed(7,0);
 80063ba:	2100      	movs	r1, #0
 80063bc:	2007      	movs	r0, #7
 80063be:	f7ff fcbb 	bl	8005d38 <SetLed>

  if ((x<comp_var)&&(x>-comp_var)&&(y>comp_var))// x=0 y=kladne
 80063c2:	4b8c      	ldr	r3, [pc, #560]	; (80065f4 <TIM3_IRQHandler+0x270>)
 80063c4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80063c8:	f44f 72af 	mov.w	r2, #350	; 0x15e
 80063cc:	4293      	cmp	r3, r2
 80063ce:	da14      	bge.n	80063fa <TIM3_IRQHandler+0x76>
 80063d0:	4b88      	ldr	r3, [pc, #544]	; (80065f4 <TIM3_IRQHandler+0x270>)
 80063d2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80063d6:	461a      	mov	r2, r3
 80063d8:	f44f 73af 	mov.w	r3, #350	; 0x15e
 80063dc:	425b      	negs	r3, r3
 80063de:	429a      	cmp	r2, r3
 80063e0:	dd0b      	ble.n	80063fa <TIM3_IRQHandler+0x76>
 80063e2:	4b83      	ldr	r3, [pc, #524]	; (80065f0 <TIM3_IRQHandler+0x26c>)
 80063e4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80063e8:	f44f 72af 	mov.w	r2, #350	; 0x15e
 80063ec:	4293      	cmp	r3, r2
 80063ee:	dd04      	ble.n	80063fa <TIM3_IRQHandler+0x76>
  	  SetLed(6,1);
 80063f0:	2101      	movs	r1, #1
 80063f2:	2006      	movs	r0, #6
 80063f4:	f7ff fca0 	bl	8005d38 <SetLed>
 80063f8:	e003      	b.n	8006402 <TIM3_IRQHandler+0x7e>
  else
	  SetLed(6,0);
 80063fa:	2100      	movs	r1, #0
 80063fc:	2006      	movs	r0, #6
 80063fe:	f7ff fc9b 	bl	8005d38 <SetLed>

  if ((y>comp_var)&&(x<-comp_var))// x=zaporne y=kladne
 8006402:	4b7b      	ldr	r3, [pc, #492]	; (80065f0 <TIM3_IRQHandler+0x26c>)
 8006404:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006408:	f44f 72af 	mov.w	r2, #350	; 0x15e
 800640c:	4293      	cmp	r3, r2
 800640e:	dd0d      	ble.n	800642c <TIM3_IRQHandler+0xa8>
 8006410:	4b78      	ldr	r3, [pc, #480]	; (80065f4 <TIM3_IRQHandler+0x270>)
 8006412:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006416:	461a      	mov	r2, r3
 8006418:	f44f 73af 	mov.w	r3, #350	; 0x15e
 800641c:	425b      	negs	r3, r3
 800641e:	429a      	cmp	r2, r3
 8006420:	da04      	bge.n	800642c <TIM3_IRQHandler+0xa8>
  		SetLed(5,1);
 8006422:	2101      	movs	r1, #1
 8006424:	2005      	movs	r0, #5
 8006426:	f7ff fc87 	bl	8005d38 <SetLed>
 800642a:	e003      	b.n	8006434 <TIM3_IRQHandler+0xb0>
  else
  		SetLed(5,0);
 800642c:	2100      	movs	r1, #0
 800642e:	2005      	movs	r0, #5
 8006430:	f7ff fc82 	bl	8005d38 <SetLed>

  if ((x<-comp_var)&&(y<comp_var)&&(y>-comp_var))// x=zaporne y=0
 8006434:	4b6f      	ldr	r3, [pc, #444]	; (80065f4 <TIM3_IRQHandler+0x270>)
 8006436:	f9b3 3000 	ldrsh.w	r3, [r3]
 800643a:	461a      	mov	r2, r3
 800643c:	f44f 73af 	mov.w	r3, #350	; 0x15e
 8006440:	425b      	negs	r3, r3
 8006442:	429a      	cmp	r2, r3
 8006444:	da14      	bge.n	8006470 <TIM3_IRQHandler+0xec>
 8006446:	4b6a      	ldr	r3, [pc, #424]	; (80065f0 <TIM3_IRQHandler+0x26c>)
 8006448:	f9b3 3000 	ldrsh.w	r3, [r3]
 800644c:	f44f 72af 	mov.w	r2, #350	; 0x15e
 8006450:	4293      	cmp	r3, r2
 8006452:	da0d      	bge.n	8006470 <TIM3_IRQHandler+0xec>
 8006454:	4b66      	ldr	r3, [pc, #408]	; (80065f0 <TIM3_IRQHandler+0x26c>)
 8006456:	f9b3 3000 	ldrsh.w	r3, [r3]
 800645a:	461a      	mov	r2, r3
 800645c:	f44f 73af 	mov.w	r3, #350	; 0x15e
 8006460:	425b      	negs	r3, r3
 8006462:	429a      	cmp	r2, r3
 8006464:	dd04      	ble.n	8006470 <TIM3_IRQHandler+0xec>
  		SetLed(4,1);
 8006466:	2101      	movs	r1, #1
 8006468:	2004      	movs	r0, #4
 800646a:	f7ff fc65 	bl	8005d38 <SetLed>
 800646e:	e003      	b.n	8006478 <TIM3_IRQHandler+0xf4>
  else
  		SetLed(4,0);
 8006470:	2100      	movs	r1, #0
 8006472:	2004      	movs	r0, #4
 8006474:	f7ff fc60 	bl	8005d38 <SetLed>

  if ((y<-comp_var)&&(x<-comp_var))// x=zaporne y=zaporne
 8006478:	4b5d      	ldr	r3, [pc, #372]	; (80065f0 <TIM3_IRQHandler+0x26c>)
 800647a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800647e:	461a      	mov	r2, r3
 8006480:	f44f 73af 	mov.w	r3, #350	; 0x15e
 8006484:	425b      	negs	r3, r3
 8006486:	429a      	cmp	r2, r3
 8006488:	da0d      	bge.n	80064a6 <TIM3_IRQHandler+0x122>
 800648a:	4b5a      	ldr	r3, [pc, #360]	; (80065f4 <TIM3_IRQHandler+0x270>)
 800648c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006490:	461a      	mov	r2, r3
 8006492:	f44f 73af 	mov.w	r3, #350	; 0x15e
 8006496:	425b      	negs	r3, r3
 8006498:	429a      	cmp	r2, r3
 800649a:	da04      	bge.n	80064a6 <TIM3_IRQHandler+0x122>
  		SetLed(3,1);
 800649c:	2101      	movs	r1, #1
 800649e:	2003      	movs	r0, #3
 80064a0:	f7ff fc4a 	bl	8005d38 <SetLed>
 80064a4:	e003      	b.n	80064ae <TIM3_IRQHandler+0x12a>
  else
  		SetLed(3,0);
 80064a6:	2100      	movs	r1, #0
 80064a8:	2003      	movs	r0, #3
 80064aa:	f7ff fc45 	bl	8005d38 <SetLed>

  if ((x<comp_var)&&(x>-comp_var)&&(y<-comp_var))// x=0 y=zaporne
 80064ae:	4b51      	ldr	r3, [pc, #324]	; (80065f4 <TIM3_IRQHandler+0x270>)
 80064b0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80064b4:	f44f 72af 	mov.w	r2, #350	; 0x15e
 80064b8:	4293      	cmp	r3, r2
 80064ba:	da16      	bge.n	80064ea <TIM3_IRQHandler+0x166>
 80064bc:	4b4d      	ldr	r3, [pc, #308]	; (80065f4 <TIM3_IRQHandler+0x270>)
 80064be:	f9b3 3000 	ldrsh.w	r3, [r3]
 80064c2:	461a      	mov	r2, r3
 80064c4:	f44f 73af 	mov.w	r3, #350	; 0x15e
 80064c8:	425b      	negs	r3, r3
 80064ca:	429a      	cmp	r2, r3
 80064cc:	dd0d      	ble.n	80064ea <TIM3_IRQHandler+0x166>
 80064ce:	4b48      	ldr	r3, [pc, #288]	; (80065f0 <TIM3_IRQHandler+0x26c>)
 80064d0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80064d4:	461a      	mov	r2, r3
 80064d6:	f44f 73af 	mov.w	r3, #350	; 0x15e
 80064da:	425b      	negs	r3, r3
 80064dc:	429a      	cmp	r2, r3
 80064de:	da04      	bge.n	80064ea <TIM3_IRQHandler+0x166>
  		SetLed(2,1);
 80064e0:	2101      	movs	r1, #1
 80064e2:	2002      	movs	r0, #2
 80064e4:	f7ff fc28 	bl	8005d38 <SetLed>
 80064e8:	e003      	b.n	80064f2 <TIM3_IRQHandler+0x16e>
  else
  		SetLed(2,0);
 80064ea:	2100      	movs	r1, #0
 80064ec:	2002      	movs	r0, #2
 80064ee:	f7ff fc23 	bl	8005d38 <SetLed>

  if ((y<-comp_var)&&(x>comp_var))// x=kladne y=zaporne
 80064f2:	4b3f      	ldr	r3, [pc, #252]	; (80065f0 <TIM3_IRQHandler+0x26c>)
 80064f4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80064f8:	461a      	mov	r2, r3
 80064fa:	f44f 73af 	mov.w	r3, #350	; 0x15e
 80064fe:	425b      	negs	r3, r3
 8006500:	429a      	cmp	r2, r3
 8006502:	da0b      	bge.n	800651c <TIM3_IRQHandler+0x198>
 8006504:	4b3b      	ldr	r3, [pc, #236]	; (80065f4 <TIM3_IRQHandler+0x270>)
 8006506:	f9b3 3000 	ldrsh.w	r3, [r3]
 800650a:	f44f 72af 	mov.w	r2, #350	; 0x15e
 800650e:	4293      	cmp	r3, r2
 8006510:	dd04      	ble.n	800651c <TIM3_IRQHandler+0x198>
  		SetLed(1,1);
 8006512:	2101      	movs	r1, #1
 8006514:	2001      	movs	r0, #1
 8006516:	f7ff fc0f 	bl	8005d38 <SetLed>
 800651a:	e003      	b.n	8006524 <TIM3_IRQHandler+0x1a0>
  else
	  	SetLed(1,0);
 800651c:	2100      	movs	r1, #0
 800651e:	2001      	movs	r0, #1
 8006520:	f7ff fc0a 	bl	8005d38 <SetLed>

  if ((y<comp_var)&&(y>-comp_var)&&(x>comp_var))// x=kladne y=0
 8006524:	4b32      	ldr	r3, [pc, #200]	; (80065f0 <TIM3_IRQHandler+0x26c>)
 8006526:	f9b3 3000 	ldrsh.w	r3, [r3]
 800652a:	f44f 72af 	mov.w	r2, #350	; 0x15e
 800652e:	4293      	cmp	r3, r2
 8006530:	da14      	bge.n	800655c <TIM3_IRQHandler+0x1d8>
 8006532:	4b2f      	ldr	r3, [pc, #188]	; (80065f0 <TIM3_IRQHandler+0x26c>)
 8006534:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006538:	461a      	mov	r2, r3
 800653a:	f44f 73af 	mov.w	r3, #350	; 0x15e
 800653e:	425b      	negs	r3, r3
 8006540:	429a      	cmp	r2, r3
 8006542:	dd0b      	ble.n	800655c <TIM3_IRQHandler+0x1d8>
 8006544:	4b2b      	ldr	r3, [pc, #172]	; (80065f4 <TIM3_IRQHandler+0x270>)
 8006546:	f9b3 3000 	ldrsh.w	r3, [r3]
 800654a:	f44f 72af 	mov.w	r2, #350	; 0x15e
 800654e:	4293      	cmp	r3, r2
 8006550:	dd04      	ble.n	800655c <TIM3_IRQHandler+0x1d8>
  		SetLed(0,1);
 8006552:	2101      	movs	r1, #1
 8006554:	2000      	movs	r0, #0
 8006556:	f7ff fbef 	bl	8005d38 <SetLed>
 800655a:	e003      	b.n	8006564 <TIM3_IRQHandler+0x1e0>
  else
  		SetLed(0,0);
 800655c:	2100      	movs	r1, #0
 800655e:	2000      	movs	r0, #0
 8006560:	f7ff fbea 	bl	8005d38 <SetLed>

  if((x>comp_var)||(x<-comp_var)||(y>comp_var)||(y<-comp_var))
 8006564:	4b23      	ldr	r3, [pc, #140]	; (80065f4 <TIM3_IRQHandler+0x270>)
 8006566:	f9b3 3000 	ldrsh.w	r3, [r3]
 800656a:	f44f 72af 	mov.w	r2, #350	; 0x15e
 800656e:	4293      	cmp	r3, r2
 8006570:	dc19      	bgt.n	80065a6 <TIM3_IRQHandler+0x222>
 8006572:	4b20      	ldr	r3, [pc, #128]	; (80065f4 <TIM3_IRQHandler+0x270>)
 8006574:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006578:	461a      	mov	r2, r3
 800657a:	f44f 73af 	mov.w	r3, #350	; 0x15e
 800657e:	425b      	negs	r3, r3
 8006580:	429a      	cmp	r2, r3
 8006582:	db10      	blt.n	80065a6 <TIM3_IRQHandler+0x222>
 8006584:	4b1a      	ldr	r3, [pc, #104]	; (80065f0 <TIM3_IRQHandler+0x26c>)
 8006586:	f9b3 3000 	ldrsh.w	r3, [r3]
 800658a:	f44f 72af 	mov.w	r2, #350	; 0x15e
 800658e:	4293      	cmp	r3, r2
 8006590:	dc09      	bgt.n	80065a6 <TIM3_IRQHandler+0x222>
 8006592:	4b17      	ldr	r3, [pc, #92]	; (80065f0 <TIM3_IRQHandler+0x26c>)
 8006594:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006598:	461a      	mov	r2, r3
 800659a:	f44f 73af 	mov.w	r3, #350	; 0x15e
 800659e:	425b      	negs	r3, r3
 80065a0:	429a      	cmp	r2, r3
 80065a2:	f280 8140 	bge.w	8006826 <TIM3_IRQHandler+0x4a2>
  {
	  if(x>3850)//ohranicim velkost
 80065a6:	4b13      	ldr	r3, [pc, #76]	; (80065f4 <TIM3_IRQHandler+0x270>)
 80065a8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80065ac:	f640 720a 	movw	r2, #3850	; 0xf0a
 80065b0:	4293      	cmp	r3, r2
 80065b2:	dd04      	ble.n	80065be <TIM3_IRQHandler+0x23a>
		  x=3850;
 80065b4:	4b0f      	ldr	r3, [pc, #60]	; (80065f4 <TIM3_IRQHandler+0x270>)
 80065b6:	f640 720a 	movw	r2, #3850	; 0xf0a
 80065ba:	801a      	strh	r2, [r3, #0]
 80065bc:	e009      	b.n	80065d2 <TIM3_IRQHandler+0x24e>
	  else if(x<-3850)
 80065be:	4b0d      	ldr	r3, [pc, #52]	; (80065f4 <TIM3_IRQHandler+0x270>)
 80065c0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80065c4:	4a0c      	ldr	r2, [pc, #48]	; (80065f8 <TIM3_IRQHandler+0x274>)
 80065c6:	4293      	cmp	r3, r2
 80065c8:	da03      	bge.n	80065d2 <TIM3_IRQHandler+0x24e>
		  x=-3850;
 80065ca:	4b0a      	ldr	r3, [pc, #40]	; (80065f4 <TIM3_IRQHandler+0x270>)
 80065cc:	f24f 02f6 	movw	r2, #61686	; 0xf0f6
 80065d0:	801a      	strh	r2, [r3, #0]

	  if(y>3850)//ohranicim velkost
 80065d2:	4b07      	ldr	r3, [pc, #28]	; (80065f0 <TIM3_IRQHandler+0x26c>)
 80065d4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80065d8:	f640 720a 	movw	r2, #3850	; 0xf0a
 80065dc:	4293      	cmp	r3, r2
 80065de:	dd0d      	ble.n	80065fc <TIM3_IRQHandler+0x278>
		  y=3850;
 80065e0:	4b03      	ldr	r3, [pc, #12]	; (80065f0 <TIM3_IRQHandler+0x26c>)
 80065e2:	f640 720a 	movw	r2, #3850	; 0xf0a
 80065e6:	801a      	strh	r2, [r3, #0]
 80065e8:	e012      	b.n	8006610 <TIM3_IRQHandler+0x28c>
 80065ea:	bf00      	nop
 80065ec:	200001c0 	.word	0x200001c0
 80065f0:	20000200 	.word	0x20000200
 80065f4:	20000130 	.word	0x20000130
 80065f8:	fffff0f6 	.word	0xfffff0f6
	  else if(y<-3850)
 80065fc:	4ba1      	ldr	r3, [pc, #644]	; (8006884 <TIM3_IRQHandler+0x500>)
 80065fe:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006602:	4aa1      	ldr	r2, [pc, #644]	; (8006888 <TIM3_IRQHandler+0x504>)
 8006604:	4293      	cmp	r3, r2
 8006606:	da03      	bge.n	8006610 <TIM3_IRQHandler+0x28c>
		  y=-3850;
 8006608:	4b9e      	ldr	r3, [pc, #632]	; (8006884 <TIM3_IRQHandler+0x500>)
 800660a:	f24f 02f6 	movw	r2, #61686	; 0xf0f6
 800660e:	801a      	strh	r2, [r3, #0]

	  if(x>=0&&x<comp_var)
 8006610:	4b9e      	ldr	r3, [pc, #632]	; (800688c <TIM3_IRQHandler+0x508>)
 8006612:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006616:	2b00      	cmp	r3, #0
 8006618:	db0a      	blt.n	8006630 <TIM3_IRQHandler+0x2ac>
 800661a:	4b9c      	ldr	r3, [pc, #624]	; (800688c <TIM3_IRQHandler+0x508>)
 800661c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006620:	f44f 72af 	mov.w	r2, #350	; 0x15e
 8006624:	4293      	cmp	r3, r2
 8006626:	da03      	bge.n	8006630 <TIM3_IRQHandler+0x2ac>
		  x=comp_var;
 8006628:	f44f 72af 	mov.w	r2, #350	; 0x15e
 800662c:	4b97      	ldr	r3, [pc, #604]	; (800688c <TIM3_IRQHandler+0x508>)
 800662e:	801a      	strh	r2, [r3, #0]

	  if(y>=0&&y<comp_var)
 8006630:	4b94      	ldr	r3, [pc, #592]	; (8006884 <TIM3_IRQHandler+0x500>)
 8006632:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006636:	2b00      	cmp	r3, #0
 8006638:	db0a      	blt.n	8006650 <TIM3_IRQHandler+0x2cc>
 800663a:	4b92      	ldr	r3, [pc, #584]	; (8006884 <TIM3_IRQHandler+0x500>)
 800663c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006640:	f44f 72af 	mov.w	r2, #350	; 0x15e
 8006644:	4293      	cmp	r3, r2
 8006646:	da03      	bge.n	8006650 <TIM3_IRQHandler+0x2cc>
		  y=comp_var;
 8006648:	f44f 72af 	mov.w	r2, #350	; 0x15e
 800664c:	4b8d      	ldr	r3, [pc, #564]	; (8006884 <TIM3_IRQHandler+0x500>)
 800664e:	801a      	strh	r2, [r3, #0]

	  if(x<0&&x>-comp_var)
 8006650:	4b8e      	ldr	r3, [pc, #568]	; (800688c <TIM3_IRQHandler+0x508>)
 8006652:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006656:	2b00      	cmp	r3, #0
 8006658:	da10      	bge.n	800667c <TIM3_IRQHandler+0x2f8>
 800665a:	4b8c      	ldr	r3, [pc, #560]	; (800688c <TIM3_IRQHandler+0x508>)
 800665c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006660:	461a      	mov	r2, r3
 8006662:	f44f 73af 	mov.w	r3, #350	; 0x15e
 8006666:	425b      	negs	r3, r3
 8006668:	429a      	cmp	r2, r3
 800666a:	dd07      	ble.n	800667c <TIM3_IRQHandler+0x2f8>
		  x=-comp_var;
 800666c:	f44f 73af 	mov.w	r3, #350	; 0x15e
 8006670:	b29b      	uxth	r3, r3
 8006672:	425b      	negs	r3, r3
 8006674:	b29b      	uxth	r3, r3
 8006676:	b21a      	sxth	r2, r3
 8006678:	4b84      	ldr	r3, [pc, #528]	; (800688c <TIM3_IRQHandler+0x508>)
 800667a:	801a      	strh	r2, [r3, #0]

	  if(y<0&&y>-comp_var)
 800667c:	4b81      	ldr	r3, [pc, #516]	; (8006884 <TIM3_IRQHandler+0x500>)
 800667e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006682:	2b00      	cmp	r3, #0
 8006684:	da10      	bge.n	80066a8 <TIM3_IRQHandler+0x324>
 8006686:	4b7f      	ldr	r3, [pc, #508]	; (8006884 <TIM3_IRQHandler+0x500>)
 8006688:	f9b3 3000 	ldrsh.w	r3, [r3]
 800668c:	461a      	mov	r2, r3
 800668e:	f44f 73af 	mov.w	r3, #350	; 0x15e
 8006692:	425b      	negs	r3, r3
 8006694:	429a      	cmp	r2, r3
 8006696:	dd07      	ble.n	80066a8 <TIM3_IRQHandler+0x324>
		  y=-comp_var;
 8006698:	f44f 73af 	mov.w	r3, #350	; 0x15e
 800669c:	b29b      	uxth	r3, r3
 800669e:	425b      	negs	r3, r3
 80066a0:	b29b      	uxth	r3, r3
 80066a2:	b21a      	sxth	r2, r3
 80066a4:	4b77      	ldr	r3, [pc, #476]	; (8006884 <TIM3_IRQHandler+0x500>)
 80066a6:	801a      	strh	r2, [r3, #0]

	  if(x>0)//odstranim offset
 80066a8:	4b78      	ldr	r3, [pc, #480]	; (800688c <TIM3_IRQHandler+0x508>)
 80066aa:	f9b3 3000 	ldrsh.w	r3, [r3]
 80066ae:	2b00      	cmp	r3, #0
 80066b0:	dd0c      	ble.n	80066cc <TIM3_IRQHandler+0x348>
		  x-=comp_var;
 80066b2:	4b76      	ldr	r3, [pc, #472]	; (800688c <TIM3_IRQHandler+0x508>)
 80066b4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80066b8:	b29a      	uxth	r2, r3
 80066ba:	f44f 73af 	mov.w	r3, #350	; 0x15e
 80066be:	b29b      	uxth	r3, r3
 80066c0:	1ad3      	subs	r3, r2, r3
 80066c2:	b29b      	uxth	r3, r3
 80066c4:	b21a      	sxth	r2, r3
 80066c6:	4b71      	ldr	r3, [pc, #452]	; (800688c <TIM3_IRQHandler+0x508>)
 80066c8:	801a      	strh	r2, [r3, #0]
 80066ca:	e00b      	b.n	80066e4 <TIM3_IRQHandler+0x360>
	  else x+=comp_var;
 80066cc:	4b6f      	ldr	r3, [pc, #444]	; (800688c <TIM3_IRQHandler+0x508>)
 80066ce:	f9b3 3000 	ldrsh.w	r3, [r3]
 80066d2:	b29a      	uxth	r2, r3
 80066d4:	f44f 73af 	mov.w	r3, #350	; 0x15e
 80066d8:	b29b      	uxth	r3, r3
 80066da:	4413      	add	r3, r2
 80066dc:	b29b      	uxth	r3, r3
 80066de:	b21a      	sxth	r2, r3
 80066e0:	4b6a      	ldr	r3, [pc, #424]	; (800688c <TIM3_IRQHandler+0x508>)
 80066e2:	801a      	strh	r2, [r3, #0]

	  if(y>0)//odstranim offset
 80066e4:	4b67      	ldr	r3, [pc, #412]	; (8006884 <TIM3_IRQHandler+0x500>)
 80066e6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80066ea:	2b00      	cmp	r3, #0
 80066ec:	dd0c      	ble.n	8006708 <TIM3_IRQHandler+0x384>
		  y-=comp_var;
 80066ee:	4b65      	ldr	r3, [pc, #404]	; (8006884 <TIM3_IRQHandler+0x500>)
 80066f0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80066f4:	b29a      	uxth	r2, r3
 80066f6:	f44f 73af 	mov.w	r3, #350	; 0x15e
 80066fa:	b29b      	uxth	r3, r3
 80066fc:	1ad3      	subs	r3, r2, r3
 80066fe:	b29b      	uxth	r3, r3
 8006700:	b21a      	sxth	r2, r3
 8006702:	4b60      	ldr	r3, [pc, #384]	; (8006884 <TIM3_IRQHandler+0x500>)
 8006704:	801a      	strh	r2, [r3, #0]
 8006706:	e00b      	b.n	8006720 <TIM3_IRQHandler+0x39c>
	  else y+=comp_var;
 8006708:	4b5e      	ldr	r3, [pc, #376]	; (8006884 <TIM3_IRQHandler+0x500>)
 800670a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800670e:	b29a      	uxth	r2, r3
 8006710:	f44f 73af 	mov.w	r3, #350	; 0x15e
 8006714:	b29b      	uxth	r3, r3
 8006716:	4413      	add	r3, r2
 8006718:	b29b      	uxth	r3, r3
 800671a:	b21a      	sxth	r2, r3
 800671c:	4b59      	ldr	r3, [pc, #356]	; (8006884 <TIM3_IRQHandler+0x500>)
 800671e:	801a      	strh	r2, [r3, #0]

	  //mam rozsah +-0..3500

	  if(x>comp_var)
 8006720:	4b5a      	ldr	r3, [pc, #360]	; (800688c <TIM3_IRQHandler+0x508>)
 8006722:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006726:	f44f 72af 	mov.w	r2, #350	; 0x15e
 800672a:	4293      	cmp	r3, r2
 800672c:	dd13      	ble.n	8006756 <TIM3_IRQHandler+0x3d2>
	  {
		  x/=27.559055f;
 800672e:	4b57      	ldr	r3, [pc, #348]	; (800688c <TIM3_IRQHandler+0x508>)
 8006730:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006734:	ee07 3a90 	vmov	s15, r3
 8006738:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800673c:	eddf 6a54 	vldr	s13, [pc, #336]	; 8006890 <TIM3_IRQHandler+0x50c>
 8006740:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8006744:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8006748:	edc7 7a01 	vstr	s15, [r7, #4]
 800674c:	88bb      	ldrh	r3, [r7, #4]
 800674e:	b21a      	sxth	r2, r3
 8006750:	4b4e      	ldr	r3, [pc, #312]	; (800688c <TIM3_IRQHandler+0x508>)
 8006752:	801a      	strh	r2, [r3, #0]
 8006754:	e012      	b.n	800677c <TIM3_IRQHandler+0x3f8>
	  } else
	  {
		  x/=27.34375f;
 8006756:	4b4d      	ldr	r3, [pc, #308]	; (800688c <TIM3_IRQHandler+0x508>)
 8006758:	f9b3 3000 	ldrsh.w	r3, [r3]
 800675c:	ee07 3a90 	vmov	s15, r3
 8006760:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8006764:	eddf 6a4b 	vldr	s13, [pc, #300]	; 8006894 <TIM3_IRQHandler+0x510>
 8006768:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800676c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8006770:	edc7 7a01 	vstr	s15, [r7, #4]
 8006774:	88bb      	ldrh	r3, [r7, #4]
 8006776:	b21a      	sxth	r2, r3
 8006778:	4b44      	ldr	r3, [pc, #272]	; (800688c <TIM3_IRQHandler+0x508>)
 800677a:	801a      	strh	r2, [r3, #0]
	  }

	  if(y>comp_var)
 800677c:	4b41      	ldr	r3, [pc, #260]	; (8006884 <TIM3_IRQHandler+0x500>)
 800677e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006782:	f44f 72af 	mov.w	r2, #350	; 0x15e
 8006786:	4293      	cmp	r3, r2
 8006788:	dd13      	ble.n	80067b2 <TIM3_IRQHandler+0x42e>
	  {
		  y/=27.559055f;
 800678a:	4b3e      	ldr	r3, [pc, #248]	; (8006884 <TIM3_IRQHandler+0x500>)
 800678c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006790:	ee07 3a90 	vmov	s15, r3
 8006794:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8006798:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8006890 <TIM3_IRQHandler+0x50c>
 800679c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80067a0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80067a4:	edc7 7a01 	vstr	s15, [r7, #4]
 80067a8:	88bb      	ldrh	r3, [r7, #4]
 80067aa:	b21a      	sxth	r2, r3
 80067ac:	4b35      	ldr	r3, [pc, #212]	; (8006884 <TIM3_IRQHandler+0x500>)
 80067ae:	801a      	strh	r2, [r3, #0]
 80067b0:	e012      	b.n	80067d8 <TIM3_IRQHandler+0x454>
	  } else
	  {
		  y/=27.34375f;
 80067b2:	4b34      	ldr	r3, [pc, #208]	; (8006884 <TIM3_IRQHandler+0x500>)
 80067b4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80067b8:	ee07 3a90 	vmov	s15, r3
 80067bc:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80067c0:	eddf 6a34 	vldr	s13, [pc, #208]	; 8006894 <TIM3_IRQHandler+0x510>
 80067c4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80067c8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80067cc:	edc7 7a01 	vstr	s15, [r7, #4]
 80067d0:	88bb      	ldrh	r3, [r7, #4]
 80067d2:	b21a      	sxth	r2, r3
 80067d4:	4b2b      	ldr	r3, [pc, #172]	; (8006884 <TIM3_IRQHandler+0x500>)
 80067d6:	801a      	strh	r2, [r3, #0]
	  //dostal som rozsah -128..+127


	  //hid_buffer[1]=x;//128 to 127
	  //hid_buffer[2]=y;//128 to 127
	  if(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_0))
 80067d8:	2101      	movs	r1, #1
 80067da:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80067de:	f7f9 fff3 	bl	80007c8 <HAL_GPIO_ReadPin>
 80067e2:	4603      	mov	r3, r0
 80067e4:	2b00      	cmp	r3, #0
 80067e6:	d003      	beq.n	80067f0 <TIM3_IRQHandler+0x46c>
		  mouseHID.buttons = 1;
 80067e8:	4b2b      	ldr	r3, [pc, #172]	; (8006898 <TIM3_IRQHandler+0x514>)
 80067ea:	2201      	movs	r2, #1
 80067ec:	701a      	strb	r2, [r3, #0]
 80067ee:	e002      	b.n	80067f6 <TIM3_IRQHandler+0x472>
	  else
		  mouseHID.buttons = 0;
 80067f0:	4b29      	ldr	r3, [pc, #164]	; (8006898 <TIM3_IRQHandler+0x514>)
 80067f2:	2200      	movs	r2, #0
 80067f4:	701a      	strb	r2, [r3, #0]
	  mouseHID.x = -y;
 80067f6:	4b23      	ldr	r3, [pc, #140]	; (8006884 <TIM3_IRQHandler+0x500>)
 80067f8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80067fc:	b2db      	uxtb	r3, r3
 80067fe:	425b      	negs	r3, r3
 8006800:	b2db      	uxtb	r3, r3
 8006802:	b25a      	sxtb	r2, r3
 8006804:	4b24      	ldr	r3, [pc, #144]	; (8006898 <TIM3_IRQHandler+0x514>)
 8006806:	705a      	strb	r2, [r3, #1]
	  mouseHID.y = x;
 8006808:	4b20      	ldr	r3, [pc, #128]	; (800688c <TIM3_IRQHandler+0x508>)
 800680a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800680e:	b25a      	sxtb	r2, r3
 8006810:	4b21      	ldr	r3, [pc, #132]	; (8006898 <TIM3_IRQHandler+0x514>)
 8006812:	709a      	strb	r2, [r3, #2]
	  mouseHID.wheel = 0;
 8006814:	4b20      	ldr	r3, [pc, #128]	; (8006898 <TIM3_IRQHandler+0x514>)
 8006816:	2200      	movs	r2, #0
 8006818:	70da      	strb	r2, [r3, #3]
	  USBD_HID_SendReport(&hUsbDeviceFS, &mouseHID.buttons, sizeof(struct mouseHID_t));
 800681a:	2204      	movs	r2, #4
 800681c:	491e      	ldr	r1, [pc, #120]	; (8006898 <TIM3_IRQHandler+0x514>)
 800681e:	481f      	ldr	r0, [pc, #124]	; (800689c <TIM3_IRQHandler+0x518>)
 8006820:	f7fe fb30 	bl	8004e84 <USBD_HID_SendReport>
	  mouseHID.y = 0;
	  mouseHID.wheel = 0;
	  USBD_HID_SendReport(&hUsbDeviceFS, &mouseHID.buttons, sizeof(struct mouseHID_t));
  }
  /* USER CODE END TIM3_IRQn 1 */
}
 8006824:	e02a      	b.n	800687c <TIM3_IRQHandler+0x4f8>
  if(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_0))
 8006826:	2101      	movs	r1, #1
 8006828:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800682c:	f7f9 ffcc 	bl	80007c8 <HAL_GPIO_ReadPin>
 8006830:	4603      	mov	r3, r0
 8006832:	2b00      	cmp	r3, #0
 8006834:	d011      	beq.n	800685a <TIM3_IRQHandler+0x4d6>
	  mouseHID.buttons = 1;
 8006836:	4b18      	ldr	r3, [pc, #96]	; (8006898 <TIM3_IRQHandler+0x514>)
 8006838:	2201      	movs	r2, #1
 800683a:	701a      	strb	r2, [r3, #0]
	  mouseHID.x = 0;
 800683c:	4b16      	ldr	r3, [pc, #88]	; (8006898 <TIM3_IRQHandler+0x514>)
 800683e:	2200      	movs	r2, #0
 8006840:	705a      	strb	r2, [r3, #1]
	  mouseHID.y = 0;
 8006842:	4b15      	ldr	r3, [pc, #84]	; (8006898 <TIM3_IRQHandler+0x514>)
 8006844:	2200      	movs	r2, #0
 8006846:	709a      	strb	r2, [r3, #2]
	  mouseHID.wheel = 0;
 8006848:	4b13      	ldr	r3, [pc, #76]	; (8006898 <TIM3_IRQHandler+0x514>)
 800684a:	2200      	movs	r2, #0
 800684c:	70da      	strb	r2, [r3, #3]
	  USBD_HID_SendReport(&hUsbDeviceFS, &mouseHID.buttons, sizeof(struct mouseHID_t));
 800684e:	2204      	movs	r2, #4
 8006850:	4911      	ldr	r1, [pc, #68]	; (8006898 <TIM3_IRQHandler+0x514>)
 8006852:	4812      	ldr	r0, [pc, #72]	; (800689c <TIM3_IRQHandler+0x518>)
 8006854:	f7fe fb16 	bl	8004e84 <USBD_HID_SendReport>
}
 8006858:	e010      	b.n	800687c <TIM3_IRQHandler+0x4f8>
	  mouseHID.buttons = 0;
 800685a:	4b0f      	ldr	r3, [pc, #60]	; (8006898 <TIM3_IRQHandler+0x514>)
 800685c:	2200      	movs	r2, #0
 800685e:	701a      	strb	r2, [r3, #0]
	  mouseHID.x = 0;
 8006860:	4b0d      	ldr	r3, [pc, #52]	; (8006898 <TIM3_IRQHandler+0x514>)
 8006862:	2200      	movs	r2, #0
 8006864:	705a      	strb	r2, [r3, #1]
	  mouseHID.y = 0;
 8006866:	4b0c      	ldr	r3, [pc, #48]	; (8006898 <TIM3_IRQHandler+0x514>)
 8006868:	2200      	movs	r2, #0
 800686a:	709a      	strb	r2, [r3, #2]
	  mouseHID.wheel = 0;
 800686c:	4b0a      	ldr	r3, [pc, #40]	; (8006898 <TIM3_IRQHandler+0x514>)
 800686e:	2200      	movs	r2, #0
 8006870:	70da      	strb	r2, [r3, #3]
	  USBD_HID_SendReport(&hUsbDeviceFS, &mouseHID.buttons, sizeof(struct mouseHID_t));
 8006872:	2204      	movs	r2, #4
 8006874:	4908      	ldr	r1, [pc, #32]	; (8006898 <TIM3_IRQHandler+0x514>)
 8006876:	4809      	ldr	r0, [pc, #36]	; (800689c <TIM3_IRQHandler+0x518>)
 8006878:	f7fe fb04 	bl	8004e84 <USBD_HID_SendReport>
}
 800687c:	bf00      	nop
 800687e:	3708      	adds	r7, #8
 8006880:	46bd      	mov	sp, r7
 8006882:	bd80      	pop	{r7, pc}
 8006884:	20000200 	.word	0x20000200
 8006888:	fffff0f6 	.word	0xfffff0f6
 800688c:	20000130 	.word	0x20000130
 8006890:	41dc78f2 	.word	0x41dc78f2
 8006894:	41dac000 	.word	0x41dac000
 8006898:	20000204 	.word	0x20000204
 800689c:	20000208 	.word	0x20000208

080068a0 <SystemInit>:
  *         Initialize the FPU setting, vector table location and the PLL configuration is reset.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80068a0:	b480      	push	{r7}
 80068a2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80068a4:	4a1f      	ldr	r2, [pc, #124]	; (8006924 <SystemInit+0x84>)
 80068a6:	4b1f      	ldr	r3, [pc, #124]	; (8006924 <SystemInit+0x84>)
 80068a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80068ac:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80068b0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 80068b4:	4a1c      	ldr	r2, [pc, #112]	; (8006928 <SystemInit+0x88>)
 80068b6:	4b1c      	ldr	r3, [pc, #112]	; (8006928 <SystemInit+0x88>)
 80068b8:	681b      	ldr	r3, [r3, #0]
 80068ba:	f043 0301 	orr.w	r3, r3, #1
 80068be:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR &= 0xF87FC00CU;
 80068c0:	4919      	ldr	r1, [pc, #100]	; (8006928 <SystemInit+0x88>)
 80068c2:	4b19      	ldr	r3, [pc, #100]	; (8006928 <SystemInit+0x88>)
 80068c4:	685a      	ldr	r2, [r3, #4]
 80068c6:	4b19      	ldr	r3, [pc, #100]	; (800692c <SystemInit+0x8c>)
 80068c8:	4013      	ands	r3, r2
 80068ca:	604b      	str	r3, [r1, #4]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 80068cc:	4a16      	ldr	r2, [pc, #88]	; (8006928 <SystemInit+0x88>)
 80068ce:	4b16      	ldr	r3, [pc, #88]	; (8006928 <SystemInit+0x88>)
 80068d0:	681b      	ldr	r3, [r3, #0]
 80068d2:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 80068d6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80068da:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80068dc:	4a12      	ldr	r2, [pc, #72]	; (8006928 <SystemInit+0x88>)
 80068de:	4b12      	ldr	r3, [pc, #72]	; (8006928 <SystemInit+0x88>)
 80068e0:	681b      	ldr	r3, [r3, #0]
 80068e2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80068e6:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 80068e8:	4a0f      	ldr	r2, [pc, #60]	; (8006928 <SystemInit+0x88>)
 80068ea:	4b0f      	ldr	r3, [pc, #60]	; (8006928 <SystemInit+0x88>)
 80068ec:	685b      	ldr	r3, [r3, #4]
 80068ee:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 80068f2:	6053      	str	r3, [r2, #4]

  /* Reset PREDIV1[3:0] bits */
  RCC->CFGR2 &= 0xFFFFFFF0U;
 80068f4:	4a0c      	ldr	r2, [pc, #48]	; (8006928 <SystemInit+0x88>)
 80068f6:	4b0c      	ldr	r3, [pc, #48]	; (8006928 <SystemInit+0x88>)
 80068f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80068fa:	f023 030f 	bic.w	r3, r3, #15
 80068fe:	62d3      	str	r3, [r2, #44]	; 0x2c

  /* Reset USARTSW[1:0], I2CSW and TIMs bits */
  RCC->CFGR3 &= 0xFF00FCCCU;
 8006900:	4909      	ldr	r1, [pc, #36]	; (8006928 <SystemInit+0x88>)
 8006902:	4b09      	ldr	r3, [pc, #36]	; (8006928 <SystemInit+0x88>)
 8006904:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006906:	4b0a      	ldr	r3, [pc, #40]	; (8006930 <SystemInit+0x90>)
 8006908:	4013      	ands	r3, r2
 800690a:	630b      	str	r3, [r1, #48]	; 0x30

  /* Disable all interrupts */
  RCC->CIR = 0x00000000U;
 800690c:	4b06      	ldr	r3, [pc, #24]	; (8006928 <SystemInit+0x88>)
 800690e:	2200      	movs	r2, #0
 8006910:	609a      	str	r2, [r3, #8]

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8006912:	4b04      	ldr	r3, [pc, #16]	; (8006924 <SystemInit+0x84>)
 8006914:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8006918:	609a      	str	r2, [r3, #8]
#endif
}
 800691a:	bf00      	nop
 800691c:	46bd      	mov	sp, r7
 800691e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006922:	4770      	bx	lr
 8006924:	e000ed00 	.word	0xe000ed00
 8006928:	40021000 	.word	0x40021000
 800692c:	f87fc00c 	.word	0xf87fc00c
 8006930:	ff00fccc 	.word	0xff00fccc

08006934 <MX_USB_DEVICE_Init>:
/* USB Device Core handle declaration */
USBD_HandleTypeDef hUsbDeviceFS;

/* init function */                                        
void MX_USB_DEVICE_Init(void)
{
 8006934:	b580      	push	{r7, lr}
 8006936:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */
  
  /* USER CODE END USB_DEVICE_Init_PreTreatment */
  
  /* Init Device Library,Add Supported Class and Start the library*/
  USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS);
 8006938:	2200      	movs	r2, #0
 800693a:	4906      	ldr	r1, [pc, #24]	; (8006954 <MX_USB_DEVICE_Init+0x20>)
 800693c:	4806      	ldr	r0, [pc, #24]	; (8006958 <MX_USB_DEVICE_Init+0x24>)
 800693e:	f7fe faf5 	bl	8004f2c <USBD_Init>

  USBD_RegisterClass(&hUsbDeviceFS, &USBD_HID);
 8006942:	4906      	ldr	r1, [pc, #24]	; (800695c <MX_USB_DEVICE_Init+0x28>)
 8006944:	4804      	ldr	r0, [pc, #16]	; (8006958 <MX_USB_DEVICE_Init+0x24>)
 8006946:	f7fe fb1c 	bl	8004f82 <USBD_RegisterClass>

  USBD_Start(&hUsbDeviceFS);
 800694a:	4803      	ldr	r0, [pc, #12]	; (8006958 <MX_USB_DEVICE_Init+0x24>)
 800694c:	f7fe fb33 	bl	8004fb6 <USBD_Start>

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */
  
  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8006950:	bf00      	nop
 8006952:	bd80      	pop	{r7, pc}
 8006954:	200000c4 	.word	0x200000c4
 8006958:	20000208 	.word	0x20000208
 800695c:	20000000 	.word	0x20000000

08006960 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8006960:	b580      	push	{r7, lr}
 8006962:	b088      	sub	sp, #32
 8006964:	af00      	add	r7, sp, #0
 8006966:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;
  if(pcdHandle->Instance==USB)
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	681b      	ldr	r3, [r3, #0]
 800696c:	4a16      	ldr	r2, [pc, #88]	; (80069c8 <HAL_PCD_MspInit+0x68>)
 800696e:	4293      	cmp	r3, r2
 8006970:	d125      	bne.n	80069be <HAL_PCD_MspInit+0x5e>
  
    /**USB GPIO Configuration    
    PA11     ------> USB_DM
    PA12     ------> USB_DP 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8006972:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8006976:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006978:	2302      	movs	r3, #2
 800697a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800697c:	2300      	movs	r3, #0
 800697e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8006980:	2303      	movs	r3, #3
 8006982:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF14_USB;
 8006984:	230e      	movs	r3, #14
 8006986:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006988:	f107 030c 	add.w	r3, r7, #12
 800698c:	4619      	mov	r1, r3
 800698e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8006992:	f7f9 fd9b 	bl	80004cc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 8006996:	4a0d      	ldr	r2, [pc, #52]	; (80069cc <HAL_PCD_MspInit+0x6c>)
 8006998:	4b0c      	ldr	r3, [pc, #48]	; (80069cc <HAL_PCD_MspInit+0x6c>)
 800699a:	69db      	ldr	r3, [r3, #28]
 800699c:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80069a0:	61d3      	str	r3, [r2, #28]
 80069a2:	4b0a      	ldr	r3, [pc, #40]	; (80069cc <HAL_PCD_MspInit+0x6c>)
 80069a4:	69db      	ldr	r3, [r3, #28]
 80069a6:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80069aa:	60bb      	str	r3, [r7, #8]
 80069ac:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_CAN_RX0_IRQn, 0, 0);
 80069ae:	2200      	movs	r2, #0
 80069b0:	2100      	movs	r1, #0
 80069b2:	2014      	movs	r0, #20
 80069b4:	f7f9 fd29 	bl	800040a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN_RX0_IRQn);
 80069b8:	2014      	movs	r0, #20
 80069ba:	f7f9 fd42 	bl	8000442 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 80069be:	bf00      	nop
 80069c0:	3720      	adds	r7, #32
 80069c2:	46bd      	mov	sp, r7
 80069c4:	bd80      	pop	{r7, pc}
 80069c6:	bf00      	nop
 80069c8:	40005c00 	.word	0x40005c00
 80069cc:	40021000 	.word	0x40021000

080069d0 <HAL_PCD_SetupStageCallback>:
  * @brief  Setup Stage callback
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
{
 80069d0:	b580      	push	{r7, lr}
 80069d2:	b082      	sub	sp, #8
 80069d4:	af00      	add	r7, sp, #0
 80069d6:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	f8d3 23a4 	ldr.w	r2, [r3, #932]	; 0x3a4
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	f503 735d 	add.w	r3, r3, #884	; 0x374
 80069e4:	4619      	mov	r1, r3
 80069e6:	4610      	mov	r0, r2
 80069e8:	f7fe fb2e 	bl	8005048 <USBD_LL_SetupStage>
}
 80069ec:	bf00      	nop
 80069ee:	3708      	adds	r7, #8
 80069f0:	46bd      	mov	sp, r7
 80069f2:	bd80      	pop	{r7, pc}

080069f4 <HAL_PCD_DataOutStageCallback>:
  * @param  hpcd: PCD handle
  * @param  epnum: Endpoint Number
  * @retval None
  */
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
 80069f4:	b580      	push	{r7, lr}
 80069f6:	b082      	sub	sp, #8
 80069f8:	af00      	add	r7, sp, #0
 80069fa:	6078      	str	r0, [r7, #4]
 80069fc:	460b      	mov	r3, r1
 80069fe:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	f8d3 03a4 	ldr.w	r0, [r3, #932]	; 0x3a4
 8006a06:	78fa      	ldrb	r2, [r7, #3]
 8006a08:	6879      	ldr	r1, [r7, #4]
 8006a0a:	4613      	mov	r3, r2
 8006a0c:	00db      	lsls	r3, r3, #3
 8006a0e:	1a9b      	subs	r3, r3, r2
 8006a10:	009b      	lsls	r3, r3, #2
 8006a12:	440b      	add	r3, r1
 8006a14:	f503 73ee 	add.w	r3, r3, #476	; 0x1dc
 8006a18:	681a      	ldr	r2, [r3, #0]
 8006a1a:	78fb      	ldrb	r3, [r7, #3]
 8006a1c:	4619      	mov	r1, r3
 8006a1e:	f7fe fb5d 	bl	80050dc <USBD_LL_DataOutStage>
}
 8006a22:	bf00      	nop
 8006a24:	3708      	adds	r7, #8
 8006a26:	46bd      	mov	sp, r7
 8006a28:	bd80      	pop	{r7, pc}

08006a2a <HAL_PCD_DataInStageCallback>:
  * @param  hpcd: PCD handle
  * @param  epnum: Endpoint Number
  * @retval None
  */
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
 8006a2a:	b580      	push	{r7, lr}
 8006a2c:	b082      	sub	sp, #8
 8006a2e:	af00      	add	r7, sp, #0
 8006a30:	6078      	str	r0, [r7, #4]
 8006a32:	460b      	mov	r3, r1
 8006a34:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	f8d3 03a4 	ldr.w	r0, [r3, #932]	; 0x3a4
 8006a3c:	78fa      	ldrb	r2, [r7, #3]
 8006a3e:	6879      	ldr	r1, [r7, #4]
 8006a40:	4613      	mov	r3, r2
 8006a42:	00db      	lsls	r3, r3, #3
 8006a44:	1a9b      	subs	r3, r3, r2
 8006a46:	009b      	lsls	r3, r3, #2
 8006a48:	440b      	add	r3, r1
 8006a4a:	3338      	adds	r3, #56	; 0x38
 8006a4c:	681a      	ldr	r2, [r3, #0]
 8006a4e:	78fb      	ldrb	r3, [r7, #3]
 8006a50:	4619      	mov	r1, r3
 8006a52:	f7fe fb9e 	bl	8005192 <USBD_LL_DataInStage>
}
 8006a56:	bf00      	nop
 8006a58:	3708      	adds	r7, #8
 8006a5a:	46bd      	mov	sp, r7
 8006a5c:	bd80      	pop	{r7, pc}

08006a5e <HAL_PCD_SOFCallback>:
  * @brief  SOF callback.
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
{
 8006a5e:	b580      	push	{r7, lr}
 8006a60:	b082      	sub	sp, #8
 8006a62:	af00      	add	r7, sp, #0
 8006a64:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	f8d3 33a4 	ldr.w	r3, [r3, #932]	; 0x3a4
 8006a6c:	4618      	mov	r0, r3
 8006a6e:	f7fe fc84 	bl	800537a <USBD_LL_SOF>
}
 8006a72:	bf00      	nop
 8006a74:	3708      	adds	r7, #8
 8006a76:	46bd      	mov	sp, r7
 8006a78:	bd80      	pop	{r7, pc}

08006a7a <HAL_PCD_ResetCallback>:
  * @brief  Reset callback.
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
{ 
 8006a7a:	b580      	push	{r7, lr}
 8006a7c:	b084      	sub	sp, #16
 8006a7e:	af00      	add	r7, sp, #0
 8006a80:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8006a82:	2301      	movs	r3, #1
 8006a84:	73fb      	strb	r3, [r7, #15]

  /*Set USB Current Speed*/
  switch (hpcd->Init.speed)
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	689b      	ldr	r3, [r3, #8]
 8006a8a:	2b02      	cmp	r3, #2
 8006a8c:	d102      	bne.n	8006a94 <HAL_PCD_ResetCallback+0x1a>
  {
  case PCD_SPEED_FULL:
    speed = USBD_SPEED_FULL;    
 8006a8e:	2301      	movs	r3, #1
 8006a90:	73fb      	strb	r3, [r7, #15]
    break;
 8006a92:	e002      	b.n	8006a9a <HAL_PCD_ResetCallback+0x20>
	
  default:
    speed = USBD_SPEED_FULL;    
 8006a94:	2301      	movs	r3, #1
 8006a96:	73fb      	strb	r3, [r7, #15]
    break;    
 8006a98:	bf00      	nop
  }
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);  
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	f8d3 33a4 	ldr.w	r3, [r3, #932]	; 0x3a4
 8006aa0:	7bfa      	ldrb	r2, [r7, #15]
 8006aa2:	4611      	mov	r1, r2
 8006aa4:	4618      	mov	r0, r3
 8006aa6:	f7fe fc32 	bl	800530e <USBD_LL_SetSpeed>
  
  /*Reset Device*/
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	f8d3 33a4 	ldr.w	r3, [r3, #932]	; 0x3a4
 8006ab0:	4618      	mov	r0, r3
 8006ab2:	f7fe fbfd 	bl	80052b0 <USBD_LL_Reset>
}
 8006ab6:	bf00      	nop
 8006ab8:	3710      	adds	r7, #16
 8006aba:	46bd      	mov	sp, r7
 8006abc:	bd80      	pop	{r7, pc}
	...

08006ac0 <HAL_PCD_SuspendCallback>:
  * When Low power mode is enabled the debug cannot be used (IAR, Keil doesn't support it)
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
{
 8006ac0:	b580      	push	{r7, lr}
 8006ac2:	b082      	sub	sp, #8
 8006ac4:	af00      	add	r7, sp, #0
 8006ac6:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	f8d3 33a4 	ldr.w	r3, [r3, #932]	; 0x3a4
 8006ace:	4618      	mov	r0, r3
 8006ad0:	f7fe fc2d 	bl	800532e <USBD_LL_Suspend>
  /*Enter in STOP mode */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	699b      	ldr	r3, [r3, #24]
 8006ad8:	2b00      	cmp	r3, #0
 8006ada:	d005      	beq.n	8006ae8 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8006adc:	4a04      	ldr	r2, [pc, #16]	; (8006af0 <HAL_PCD_SuspendCallback+0x30>)
 8006ade:	4b04      	ldr	r3, [pc, #16]	; (8006af0 <HAL_PCD_SuspendCallback+0x30>)
 8006ae0:	691b      	ldr	r3, [r3, #16]
 8006ae2:	f043 0306 	orr.w	r3, r3, #6
 8006ae6:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8006ae8:	bf00      	nop
 8006aea:	3708      	adds	r7, #8
 8006aec:	46bd      	mov	sp, r7
 8006aee:	bd80      	pop	{r7, pc}
 8006af0:	e000ed00 	.word	0xe000ed00

08006af4 <HAL_PCD_ResumeCallback>:
  * When Low power mode is enabled the debug cannot be used (IAR, Keil doesn't support it)
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
{
 8006af4:	b580      	push	{r7, lr}
 8006af6:	b082      	sub	sp, #8
 8006af8:	af00      	add	r7, sp, #0
 8006afa:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	f8d3 33a4 	ldr.w	r3, [r3, #932]	; 0x3a4
 8006b02:	4618      	mov	r0, r3
 8006b04:	f7fe fc28 	bl	8005358 <USBD_LL_Resume>
  
}
 8006b08:	bf00      	nop
 8006b0a:	3708      	adds	r7, #8
 8006b0c:	46bd      	mov	sp, r7
 8006b0e:	bd80      	pop	{r7, pc}

08006b10 <USBD_LL_Init>:
  * @brief  Initializes the Low Level portion of the Device driver.
  * @param  pdev: Device handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_LL_Init (USBD_HandleTypeDef *pdev)
{ 
 8006b10:	b580      	push	{r7, lr}
 8006b12:	b082      	sub	sp, #8
 8006b14:	af00      	add	r7, sp, #0
 8006b16:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  /* Link The driver to the stack */
  hpcd_USB_FS.pData = pdev;
 8006b18:	4a22      	ldr	r2, [pc, #136]	; (8006ba4 <USBD_LL_Init+0x94>)
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	f8c2 33a4 	str.w	r3, [r2, #932]	; 0x3a4
  pdev->pData = &hpcd_USB_FS;
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	4a20      	ldr	r2, [pc, #128]	; (8006ba4 <USBD_LL_Init+0x94>)
 8006b24:	f8c3 2220 	str.w	r2, [r3, #544]	; 0x220

  hpcd_USB_FS.Instance = USB;
 8006b28:	4b1e      	ldr	r3, [pc, #120]	; (8006ba4 <USBD_LL_Init+0x94>)
 8006b2a:	4a1f      	ldr	r2, [pc, #124]	; (8006ba8 <USBD_LL_Init+0x98>)
 8006b2c:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 8006b2e:	4b1d      	ldr	r3, [pc, #116]	; (8006ba4 <USBD_LL_Init+0x94>)
 8006b30:	2208      	movs	r2, #8
 8006b32:	605a      	str	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 8006b34:	4b1b      	ldr	r3, [pc, #108]	; (8006ba4 <USBD_LL_Init+0x94>)
 8006b36:	2202      	movs	r2, #2
 8006b38:	609a      	str	r2, [r3, #8]
  hpcd_USB_FS.Init.ep0_mps = DEP0CTL_MPS_64;
 8006b3a:	4b1a      	ldr	r3, [pc, #104]	; (8006ba4 <USBD_LL_Init+0x94>)
 8006b3c:	2200      	movs	r2, #0
 8006b3e:	60da      	str	r2, [r3, #12]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8006b40:	4b18      	ldr	r3, [pc, #96]	; (8006ba4 <USBD_LL_Init+0x94>)
 8006b42:	2202      	movs	r2, #2
 8006b44:	611a      	str	r2, [r3, #16]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 8006b46:	4b17      	ldr	r3, [pc, #92]	; (8006ba4 <USBD_LL_Init+0x94>)
 8006b48:	2200      	movs	r2, #0
 8006b4a:	619a      	str	r2, [r3, #24]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 8006b4c:	4b15      	ldr	r3, [pc, #84]	; (8006ba4 <USBD_LL_Init+0x94>)
 8006b4e:	2200      	movs	r2, #0
 8006b50:	621a      	str	r2, [r3, #32]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 8006b52:	4814      	ldr	r0, [pc, #80]	; (8006ba4 <USBD_LL_Init+0x94>)
 8006b54:	f7fa fb55 	bl	8001202 <HAL_PCD_Init>
 8006b58:	4603      	mov	r3, r0
 8006b5a:	2b00      	cmp	r3, #0
 8006b5c:	d004      	beq.n	8006b68 <USBD_LL_Init+0x58>
  {
    _Error_Handler(__FILE__, __LINE__);
 8006b5e:	f44f 7197 	mov.w	r1, #302	; 0x12e
 8006b62:	4812      	ldr	r0, [pc, #72]	; (8006bac <USBD_LL_Init+0x9c>)
 8006b64:	f7ff fb1a 	bl	800619c <_Error_Handler>
  }

  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	f8d3 0220 	ldr.w	r0, [r3, #544]	; 0x220
 8006b6e:	2318      	movs	r3, #24
 8006b70:	2200      	movs	r2, #0
 8006b72:	2100      	movs	r1, #0
 8006b74:	f7fc f8fa 	bl	8002d6c <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	f8d3 0220 	ldr.w	r0, [r3, #544]	; 0x220
 8006b7e:	2358      	movs	r3, #88	; 0x58
 8006b80:	2200      	movs	r2, #0
 8006b82:	2180      	movs	r1, #128	; 0x80
 8006b84:	f7fc f8f2 	bl	8002d6c <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0x100);  
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	f8d3 0220 	ldr.w	r0, [r3, #544]	; 0x220
 8006b8e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8006b92:	2200      	movs	r2, #0
 8006b94:	2181      	movs	r1, #129	; 0x81
 8006b96:	f7fc f8e9 	bl	8002d6c <HAL_PCDEx_PMAConfig>
  return USBD_OK;
 8006b9a:	2300      	movs	r3, #0
}
 8006b9c:	4618      	mov	r0, r3
 8006b9e:	3708      	adds	r7, #8
 8006ba0:	46bd      	mov	sp, r7
 8006ba2:	bd80      	pop	{r7, pc}
 8006ba4:	2000042c 	.word	0x2000042c
 8006ba8:	40005c00 	.word	0x40005c00
 8006bac:	080071fc 	.word	0x080071fc

08006bb0 <USBD_LL_Start>:
  * @brief  Starts the Low Level portion of the Device driver. 
  * @param  pdev: Device handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8006bb0:	b580      	push	{r7, lr}
 8006bb2:	b084      	sub	sp, #16
 8006bb4:	af00      	add	r7, sp, #0
 8006bb6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8006bb8:	2300      	movs	r3, #0
 8006bba:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8006bbc:	2300      	movs	r3, #0
 8006bbe:	73fb      	strb	r3, [r7, #15]
 
  hal_status = HAL_PCD_Start(pdev->pData);
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8006bc6:	4618      	mov	r0, r3
 8006bc8:	f7fa fbfb 	bl	80013c2 <HAL_PCD_Start>
 8006bcc:	4603      	mov	r3, r0
 8006bce:	73bb      	strb	r3, [r7, #14]
     
  switch (hal_status) {
 8006bd0:	7bbb      	ldrb	r3, [r7, #14]
 8006bd2:	2b03      	cmp	r3, #3
 8006bd4:	d816      	bhi.n	8006c04 <USBD_LL_Start+0x54>
 8006bd6:	a201      	add	r2, pc, #4	; (adr r2, 8006bdc <USBD_LL_Start+0x2c>)
 8006bd8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006bdc:	08006bed 	.word	0x08006bed
 8006be0:	08006bf3 	.word	0x08006bf3
 8006be4:	08006bf9 	.word	0x08006bf9
 8006be8:	08006bff 	.word	0x08006bff
    case HAL_OK :
      usb_status = USBD_OK;
 8006bec:	2300      	movs	r3, #0
 8006bee:	73fb      	strb	r3, [r7, #15]
    break;
 8006bf0:	e00b      	b.n	8006c0a <USBD_LL_Start+0x5a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8006bf2:	2302      	movs	r3, #2
 8006bf4:	73fb      	strb	r3, [r7, #15]
    break;
 8006bf6:	e008      	b.n	8006c0a <USBD_LL_Start+0x5a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8006bf8:	2301      	movs	r3, #1
 8006bfa:	73fb      	strb	r3, [r7, #15]
    break;
 8006bfc:	e005      	b.n	8006c0a <USBD_LL_Start+0x5a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8006bfe:	2302      	movs	r3, #2
 8006c00:	73fb      	strb	r3, [r7, #15]
    break;
 8006c02:	e002      	b.n	8006c0a <USBD_LL_Start+0x5a>
    default :
      usb_status = USBD_FAIL;
 8006c04:	2302      	movs	r3, #2
 8006c06:	73fb      	strb	r3, [r7, #15]
    break;
 8006c08:	bf00      	nop
  }
  return usb_status;  
 8006c0a:	7bfb      	ldrb	r3, [r7, #15]
}
 8006c0c:	4618      	mov	r0, r3
 8006c0e:	3710      	adds	r7, #16
 8006c10:	46bd      	mov	sp, r7
 8006c12:	bd80      	pop	{r7, pc}

08006c14 <USBD_LL_OpenEP>:
  */
USBD_StatusTypeDef  USBD_LL_OpenEP  (USBD_HandleTypeDef *pdev, 
                                      uint8_t  ep_addr,                                      
                                      uint8_t  ep_type,
                                      uint16_t ep_mps)
{
 8006c14:	b580      	push	{r7, lr}
 8006c16:	b084      	sub	sp, #16
 8006c18:	af00      	add	r7, sp, #0
 8006c1a:	6078      	str	r0, [r7, #4]
 8006c1c:	4608      	mov	r0, r1
 8006c1e:	4611      	mov	r1, r2
 8006c20:	461a      	mov	r2, r3
 8006c22:	4603      	mov	r3, r0
 8006c24:	70fb      	strb	r3, [r7, #3]
 8006c26:	460b      	mov	r3, r1
 8006c28:	70bb      	strb	r3, [r7, #2]
 8006c2a:	4613      	mov	r3, r2
 8006c2c:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8006c2e:	2300      	movs	r3, #0
 8006c30:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8006c32:	2300      	movs	r3, #0
 8006c34:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_Open(pdev->pData, 
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	f8d3 0220 	ldr.w	r0, [r3, #544]	; 0x220
 8006c3c:	78bb      	ldrb	r3, [r7, #2]
 8006c3e:	883a      	ldrh	r2, [r7, #0]
 8006c40:	78f9      	ldrb	r1, [r7, #3]
 8006c42:	f7fa ffe5 	bl	8001c10 <HAL_PCD_EP_Open>
 8006c46:	4603      	mov	r3, r0
 8006c48:	73bb      	strb	r3, [r7, #14]
                               ep_addr, 
                               ep_mps, 
                               ep_type);
  
     
  switch (hal_status) {
 8006c4a:	7bbb      	ldrb	r3, [r7, #14]
 8006c4c:	2b03      	cmp	r3, #3
 8006c4e:	d817      	bhi.n	8006c80 <USBD_LL_OpenEP+0x6c>
 8006c50:	a201      	add	r2, pc, #4	; (adr r2, 8006c58 <USBD_LL_OpenEP+0x44>)
 8006c52:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006c56:	bf00      	nop
 8006c58:	08006c69 	.word	0x08006c69
 8006c5c:	08006c6f 	.word	0x08006c6f
 8006c60:	08006c75 	.word	0x08006c75
 8006c64:	08006c7b 	.word	0x08006c7b
    case HAL_OK :
      usb_status = USBD_OK;
 8006c68:	2300      	movs	r3, #0
 8006c6a:	73fb      	strb	r3, [r7, #15]
    break;
 8006c6c:	e00b      	b.n	8006c86 <USBD_LL_OpenEP+0x72>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8006c6e:	2302      	movs	r3, #2
 8006c70:	73fb      	strb	r3, [r7, #15]
    break;
 8006c72:	e008      	b.n	8006c86 <USBD_LL_OpenEP+0x72>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8006c74:	2301      	movs	r3, #1
 8006c76:	73fb      	strb	r3, [r7, #15]
    break;
 8006c78:	e005      	b.n	8006c86 <USBD_LL_OpenEP+0x72>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8006c7a:	2302      	movs	r3, #2
 8006c7c:	73fb      	strb	r3, [r7, #15]
    break;
 8006c7e:	e002      	b.n	8006c86 <USBD_LL_OpenEP+0x72>
    default :
      usb_status = USBD_FAIL;
 8006c80:	2302      	movs	r3, #2
 8006c82:	73fb      	strb	r3, [r7, #15]
    break;
 8006c84:	bf00      	nop
  }
  return usb_status; 
 8006c86:	7bfb      	ldrb	r3, [r7, #15]
}
 8006c88:	4618      	mov	r0, r3
 8006c8a:	3710      	adds	r7, #16
 8006c8c:	46bd      	mov	sp, r7
 8006c8e:	bd80      	pop	{r7, pc}

08006c90 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint Number
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_LL_CloseEP (USBD_HandleTypeDef *pdev, uint8_t ep_addr)   
{
 8006c90:	b580      	push	{r7, lr}
 8006c92:	b084      	sub	sp, #16
 8006c94:	af00      	add	r7, sp, #0
 8006c96:	6078      	str	r0, [r7, #4]
 8006c98:	460b      	mov	r3, r1
 8006c9a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8006c9c:	2300      	movs	r3, #0
 8006c9e:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8006ca0:	2300      	movs	r3, #0
 8006ca2:	73fb      	strb	r3, [r7, #15]
  
  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8006caa:	78fa      	ldrb	r2, [r7, #3]
 8006cac:	4611      	mov	r1, r2
 8006cae:	4618      	mov	r0, r3
 8006cb0:	f7fb fb14 	bl	80022dc <HAL_PCD_EP_Close>
 8006cb4:	4603      	mov	r3, r0
 8006cb6:	73bb      	strb	r3, [r7, #14]
      
  switch (hal_status) {
 8006cb8:	7bbb      	ldrb	r3, [r7, #14]
 8006cba:	2b03      	cmp	r3, #3
 8006cbc:	d816      	bhi.n	8006cec <USBD_LL_CloseEP+0x5c>
 8006cbe:	a201      	add	r2, pc, #4	; (adr r2, 8006cc4 <USBD_LL_CloseEP+0x34>)
 8006cc0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006cc4:	08006cd5 	.word	0x08006cd5
 8006cc8:	08006cdb 	.word	0x08006cdb
 8006ccc:	08006ce1 	.word	0x08006ce1
 8006cd0:	08006ce7 	.word	0x08006ce7
    case HAL_OK :
      usb_status = USBD_OK;
 8006cd4:	2300      	movs	r3, #0
 8006cd6:	73fb      	strb	r3, [r7, #15]
    break;
 8006cd8:	e00b      	b.n	8006cf2 <USBD_LL_CloseEP+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8006cda:	2302      	movs	r3, #2
 8006cdc:	73fb      	strb	r3, [r7, #15]
    break;
 8006cde:	e008      	b.n	8006cf2 <USBD_LL_CloseEP+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8006ce0:	2301      	movs	r3, #1
 8006ce2:	73fb      	strb	r3, [r7, #15]
    break;
 8006ce4:	e005      	b.n	8006cf2 <USBD_LL_CloseEP+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8006ce6:	2302      	movs	r3, #2
 8006ce8:	73fb      	strb	r3, [r7, #15]
    break;
 8006cea:	e002      	b.n	8006cf2 <USBD_LL_CloseEP+0x62>
    default :
      usb_status = USBD_FAIL;
 8006cec:	2302      	movs	r3, #2
 8006cee:	73fb      	strb	r3, [r7, #15]
    break;
 8006cf0:	bf00      	nop
  }
  return usb_status;  
 8006cf2:	7bfb      	ldrb	r3, [r7, #15]
}
 8006cf4:	4618      	mov	r0, r3
 8006cf6:	3710      	adds	r7, #16
 8006cf8:	46bd      	mov	sp, r7
 8006cfa:	bd80      	pop	{r7, pc}

08006cfc <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint Number
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_LL_StallEP (USBD_HandleTypeDef *pdev, uint8_t ep_addr)   
{
 8006cfc:	b580      	push	{r7, lr}
 8006cfe:	b084      	sub	sp, #16
 8006d00:	af00      	add	r7, sp, #0
 8006d02:	6078      	str	r0, [r7, #4]
 8006d04:	460b      	mov	r3, r1
 8006d06:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8006d08:	2300      	movs	r3, #0
 8006d0a:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8006d0c:	2300      	movs	r3, #0
 8006d0e:	73fb      	strb	r3, [r7, #15]
  
  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8006d16:	78fa      	ldrb	r2, [r7, #3]
 8006d18:	4611      	mov	r1, r2
 8006d1a:	4618      	mov	r0, r3
 8006d1c:	f7fb feae 	bl	8002a7c <HAL_PCD_EP_SetStall>
 8006d20:	4603      	mov	r3, r0
 8006d22:	73bb      	strb	r3, [r7, #14]
      
  switch (hal_status) {
 8006d24:	7bbb      	ldrb	r3, [r7, #14]
 8006d26:	2b03      	cmp	r3, #3
 8006d28:	d816      	bhi.n	8006d58 <USBD_LL_StallEP+0x5c>
 8006d2a:	a201      	add	r2, pc, #4	; (adr r2, 8006d30 <USBD_LL_StallEP+0x34>)
 8006d2c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006d30:	08006d41 	.word	0x08006d41
 8006d34:	08006d47 	.word	0x08006d47
 8006d38:	08006d4d 	.word	0x08006d4d
 8006d3c:	08006d53 	.word	0x08006d53
    case HAL_OK :
      usb_status = USBD_OK;
 8006d40:	2300      	movs	r3, #0
 8006d42:	73fb      	strb	r3, [r7, #15]
    break;
 8006d44:	e00b      	b.n	8006d5e <USBD_LL_StallEP+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8006d46:	2302      	movs	r3, #2
 8006d48:	73fb      	strb	r3, [r7, #15]
    break;
 8006d4a:	e008      	b.n	8006d5e <USBD_LL_StallEP+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8006d4c:	2301      	movs	r3, #1
 8006d4e:	73fb      	strb	r3, [r7, #15]
    break;
 8006d50:	e005      	b.n	8006d5e <USBD_LL_StallEP+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8006d52:	2302      	movs	r3, #2
 8006d54:	73fb      	strb	r3, [r7, #15]
    break;
 8006d56:	e002      	b.n	8006d5e <USBD_LL_StallEP+0x62>
    default :
      usb_status = USBD_FAIL;
 8006d58:	2302      	movs	r3, #2
 8006d5a:	73fb      	strb	r3, [r7, #15]
    break;
 8006d5c:	bf00      	nop
  }
  return usb_status;  
 8006d5e:	7bfb      	ldrb	r3, [r7, #15]
}
 8006d60:	4618      	mov	r0, r3
 8006d62:	3710      	adds	r7, #16
 8006d64:	46bd      	mov	sp, r7
 8006d66:	bd80      	pop	{r7, pc}

08006d68 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint Number
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_LL_ClearStallEP (USBD_HandleTypeDef *pdev, uint8_t ep_addr)   
{
 8006d68:	b580      	push	{r7, lr}
 8006d6a:	b084      	sub	sp, #16
 8006d6c:	af00      	add	r7, sp, #0
 8006d6e:	6078      	str	r0, [r7, #4]
 8006d70:	460b      	mov	r3, r1
 8006d72:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8006d74:	2300      	movs	r3, #0
 8006d76:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8006d78:	2300      	movs	r3, #0
 8006d7a:	73fb      	strb	r3, [r7, #15]
  
  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);  
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8006d82:	78fa      	ldrb	r2, [r7, #3]
 8006d84:	4611      	mov	r1, r2
 8006d86:	4618      	mov	r0, r3
 8006d88:	f7fb ff1c 	bl	8002bc4 <HAL_PCD_EP_ClrStall>
 8006d8c:	4603      	mov	r3, r0
 8006d8e:	73bb      	strb	r3, [r7, #14]
     
  switch (hal_status) {
 8006d90:	7bbb      	ldrb	r3, [r7, #14]
 8006d92:	2b03      	cmp	r3, #3
 8006d94:	d816      	bhi.n	8006dc4 <USBD_LL_ClearStallEP+0x5c>
 8006d96:	a201      	add	r2, pc, #4	; (adr r2, 8006d9c <USBD_LL_ClearStallEP+0x34>)
 8006d98:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006d9c:	08006dad 	.word	0x08006dad
 8006da0:	08006db3 	.word	0x08006db3
 8006da4:	08006db9 	.word	0x08006db9
 8006da8:	08006dbf 	.word	0x08006dbf
    case HAL_OK :
      usb_status = USBD_OK;
 8006dac:	2300      	movs	r3, #0
 8006dae:	73fb      	strb	r3, [r7, #15]
    break;
 8006db0:	e00b      	b.n	8006dca <USBD_LL_ClearStallEP+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8006db2:	2302      	movs	r3, #2
 8006db4:	73fb      	strb	r3, [r7, #15]
    break;
 8006db6:	e008      	b.n	8006dca <USBD_LL_ClearStallEP+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8006db8:	2301      	movs	r3, #1
 8006dba:	73fb      	strb	r3, [r7, #15]
    break;
 8006dbc:	e005      	b.n	8006dca <USBD_LL_ClearStallEP+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8006dbe:	2302      	movs	r3, #2
 8006dc0:	73fb      	strb	r3, [r7, #15]
    break;
 8006dc2:	e002      	b.n	8006dca <USBD_LL_ClearStallEP+0x62>
    default :
      usb_status = USBD_FAIL;
 8006dc4:	2302      	movs	r3, #2
 8006dc6:	73fb      	strb	r3, [r7, #15]
    break;
 8006dc8:	bf00      	nop
  }
  return usb_status; 
 8006dca:	7bfb      	ldrb	r3, [r7, #15]
}
 8006dcc:	4618      	mov	r0, r3
 8006dce:	3710      	adds	r7, #16
 8006dd0:	46bd      	mov	sp, r7
 8006dd2:	bd80      	pop	{r7, pc}

08006dd4 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint Number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP (USBD_HandleTypeDef *pdev, uint8_t ep_addr)   
{
 8006dd4:	b480      	push	{r7}
 8006dd6:	b085      	sub	sp, #20
 8006dd8:	af00      	add	r7, sp, #0
 8006dda:	6078      	str	r0, [r7, #4]
 8006ddc:	460b      	mov	r3, r1
 8006dde:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8006de6:	60fb      	str	r3, [r7, #12]
  
  if((ep_addr & 0x80) == 0x80)
 8006de8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006dec:	2b00      	cmp	r3, #0
 8006dee:	da0b      	bge.n	8006e08 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall; 
 8006df0:	78fb      	ldrb	r3, [r7, #3]
 8006df2:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8006df6:	68f9      	ldr	r1, [r7, #12]
 8006df8:	4613      	mov	r3, r2
 8006dfa:	00db      	lsls	r3, r3, #3
 8006dfc:	1a9b      	subs	r3, r3, r2
 8006dfe:	009b      	lsls	r3, r3, #2
 8006e00:	440b      	add	r3, r1
 8006e02:	332a      	adds	r3, #42	; 0x2a
 8006e04:	781b      	ldrb	r3, [r3, #0]
 8006e06:	e00b      	b.n	8006e20 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall; 
 8006e08:	78fb      	ldrb	r3, [r7, #3]
 8006e0a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8006e0e:	68f9      	ldr	r1, [r7, #12]
 8006e10:	4613      	mov	r3, r2
 8006e12:	00db      	lsls	r3, r3, #3
 8006e14:	1a9b      	subs	r3, r3, r2
 8006e16:	009b      	lsls	r3, r3, #2
 8006e18:	440b      	add	r3, r1
 8006e1a:	f503 73e7 	add.w	r3, r3, #462	; 0x1ce
 8006e1e:	781b      	ldrb	r3, [r3, #0]
  }
}
 8006e20:	4618      	mov	r0, r3
 8006e22:	3714      	adds	r7, #20
 8006e24:	46bd      	mov	sp, r7
 8006e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e2a:	4770      	bx	lr

08006e2c <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint Number
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_LL_SetUSBAddress (USBD_HandleTypeDef *pdev, uint8_t dev_addr)   
{
 8006e2c:	b580      	push	{r7, lr}
 8006e2e:	b084      	sub	sp, #16
 8006e30:	af00      	add	r7, sp, #0
 8006e32:	6078      	str	r0, [r7, #4]
 8006e34:	460b      	mov	r3, r1
 8006e36:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8006e38:	2300      	movs	r3, #0
 8006e3a:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8006e3c:	2300      	movs	r3, #0
 8006e3e:	73fb      	strb	r3, [r7, #15]
  
  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8006e46:	78fa      	ldrb	r2, [r7, #3]
 8006e48:	4611      	mov	r1, r2
 8006e4a:	4618      	mov	r0, r3
 8006e4c:	f7fa feb7 	bl	8001bbe <HAL_PCD_SetAddress>
 8006e50:	4603      	mov	r3, r0
 8006e52:	73bb      	strb	r3, [r7, #14]
     
  switch (hal_status) {
 8006e54:	7bbb      	ldrb	r3, [r7, #14]
 8006e56:	2b03      	cmp	r3, #3
 8006e58:	d816      	bhi.n	8006e88 <USBD_LL_SetUSBAddress+0x5c>
 8006e5a:	a201      	add	r2, pc, #4	; (adr r2, 8006e60 <USBD_LL_SetUSBAddress+0x34>)
 8006e5c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006e60:	08006e71 	.word	0x08006e71
 8006e64:	08006e77 	.word	0x08006e77
 8006e68:	08006e7d 	.word	0x08006e7d
 8006e6c:	08006e83 	.word	0x08006e83
    case HAL_OK :
      usb_status = USBD_OK;
 8006e70:	2300      	movs	r3, #0
 8006e72:	73fb      	strb	r3, [r7, #15]
    break;
 8006e74:	e00b      	b.n	8006e8e <USBD_LL_SetUSBAddress+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8006e76:	2302      	movs	r3, #2
 8006e78:	73fb      	strb	r3, [r7, #15]
    break;
 8006e7a:	e008      	b.n	8006e8e <USBD_LL_SetUSBAddress+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8006e7c:	2301      	movs	r3, #1
 8006e7e:	73fb      	strb	r3, [r7, #15]
    break;
 8006e80:	e005      	b.n	8006e8e <USBD_LL_SetUSBAddress+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8006e82:	2302      	movs	r3, #2
 8006e84:	73fb      	strb	r3, [r7, #15]
    break;
 8006e86:	e002      	b.n	8006e8e <USBD_LL_SetUSBAddress+0x62>
    default :
      usb_status = USBD_FAIL;
 8006e88:	2302      	movs	r3, #2
 8006e8a:	73fb      	strb	r3, [r7, #15]
    break;
 8006e8c:	bf00      	nop
  }
  return usb_status;  
 8006e8e:	7bfb      	ldrb	r3, [r7, #15]
}
 8006e90:	4618      	mov	r0, r3
 8006e92:	3710      	adds	r7, #16
 8006e94:	46bd      	mov	sp, r7
 8006e96:	bd80      	pop	{r7, pc}

08006e98 <USBD_LL_Transmit>:
  */
USBD_StatusTypeDef  USBD_LL_Transmit (USBD_HandleTypeDef *pdev, 
                                      uint8_t  ep_addr,                                      
                                      uint8_t  *pbuf,
                                      uint16_t  size)
{
 8006e98:	b580      	push	{r7, lr}
 8006e9a:	b086      	sub	sp, #24
 8006e9c:	af00      	add	r7, sp, #0
 8006e9e:	60f8      	str	r0, [r7, #12]
 8006ea0:	607a      	str	r2, [r7, #4]
 8006ea2:	461a      	mov	r2, r3
 8006ea4:	460b      	mov	r3, r1
 8006ea6:	72fb      	strb	r3, [r7, #11]
 8006ea8:	4613      	mov	r3, r2
 8006eaa:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8006eac:	2300      	movs	r3, #0
 8006eae:	75bb      	strb	r3, [r7, #22]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8006eb0:	2300      	movs	r3, #0
 8006eb2:	75fb      	strb	r3, [r7, #23]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8006eb4:	68fb      	ldr	r3, [r7, #12]
 8006eb6:	f8d3 0220 	ldr.w	r0, [r3, #544]	; 0x220
 8006eba:	893b      	ldrh	r3, [r7, #8]
 8006ebc:	7af9      	ldrb	r1, [r7, #11]
 8006ebe:	687a      	ldr	r2, [r7, #4]
 8006ec0:	f7fb fcfe 	bl	80028c0 <HAL_PCD_EP_Transmit>
 8006ec4:	4603      	mov	r3, r0
 8006ec6:	75bb      	strb	r3, [r7, #22]
     
  switch (hal_status) {
 8006ec8:	7dbb      	ldrb	r3, [r7, #22]
 8006eca:	2b03      	cmp	r3, #3
 8006ecc:	d816      	bhi.n	8006efc <USBD_LL_Transmit+0x64>
 8006ece:	a201      	add	r2, pc, #4	; (adr r2, 8006ed4 <USBD_LL_Transmit+0x3c>)
 8006ed0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006ed4:	08006ee5 	.word	0x08006ee5
 8006ed8:	08006eeb 	.word	0x08006eeb
 8006edc:	08006ef1 	.word	0x08006ef1
 8006ee0:	08006ef7 	.word	0x08006ef7
    case HAL_OK :
      usb_status = USBD_OK;
 8006ee4:	2300      	movs	r3, #0
 8006ee6:	75fb      	strb	r3, [r7, #23]
    break;
 8006ee8:	e00b      	b.n	8006f02 <USBD_LL_Transmit+0x6a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8006eea:	2302      	movs	r3, #2
 8006eec:	75fb      	strb	r3, [r7, #23]
    break;
 8006eee:	e008      	b.n	8006f02 <USBD_LL_Transmit+0x6a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8006ef0:	2301      	movs	r3, #1
 8006ef2:	75fb      	strb	r3, [r7, #23]
    break;
 8006ef4:	e005      	b.n	8006f02 <USBD_LL_Transmit+0x6a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8006ef6:	2302      	movs	r3, #2
 8006ef8:	75fb      	strb	r3, [r7, #23]
    break;
 8006efa:	e002      	b.n	8006f02 <USBD_LL_Transmit+0x6a>
    default :
      usb_status = USBD_FAIL;
 8006efc:	2302      	movs	r3, #2
 8006efe:	75fb      	strb	r3, [r7, #23]
    break;
 8006f00:	bf00      	nop
  }
  return usb_status;    
 8006f02:	7dfb      	ldrb	r3, [r7, #23]
}
 8006f04:	4618      	mov	r0, r3
 8006f06:	3718      	adds	r7, #24
 8006f08:	46bd      	mov	sp, r7
 8006f0a:	bd80      	pop	{r7, pc}

08006f0c <USBD_LL_PrepareReceive>:
  */
USBD_StatusTypeDef  USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, 
                                           uint8_t  ep_addr,                                      
                                           uint8_t  *pbuf,
                                           uint16_t  size)
{
 8006f0c:	b580      	push	{r7, lr}
 8006f0e:	b086      	sub	sp, #24
 8006f10:	af00      	add	r7, sp, #0
 8006f12:	60f8      	str	r0, [r7, #12]
 8006f14:	607a      	str	r2, [r7, #4]
 8006f16:	461a      	mov	r2, r3
 8006f18:	460b      	mov	r3, r1
 8006f1a:	72fb      	strb	r3, [r7, #11]
 8006f1c:	4613      	mov	r3, r2
 8006f1e:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8006f20:	2300      	movs	r3, #0
 8006f22:	75bb      	strb	r3, [r7, #22]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8006f24:	2300      	movs	r3, #0
 8006f26:	75fb      	strb	r3, [r7, #23]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8006f28:	68fb      	ldr	r3, [r7, #12]
 8006f2a:	f8d3 0220 	ldr.w	r0, [r3, #544]	; 0x220
 8006f2e:	893b      	ldrh	r3, [r7, #8]
 8006f30:	7af9      	ldrb	r1, [r7, #11]
 8006f32:	687a      	ldr	r2, [r7, #4]
 8006f34:	f7fb fbc6 	bl	80026c4 <HAL_PCD_EP_Receive>
 8006f38:	4603      	mov	r3, r0
 8006f3a:	75bb      	strb	r3, [r7, #22]
     
  switch (hal_status) {
 8006f3c:	7dbb      	ldrb	r3, [r7, #22]
 8006f3e:	2b03      	cmp	r3, #3
 8006f40:	d816      	bhi.n	8006f70 <USBD_LL_PrepareReceive+0x64>
 8006f42:	a201      	add	r2, pc, #4	; (adr r2, 8006f48 <USBD_LL_PrepareReceive+0x3c>)
 8006f44:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006f48:	08006f59 	.word	0x08006f59
 8006f4c:	08006f5f 	.word	0x08006f5f
 8006f50:	08006f65 	.word	0x08006f65
 8006f54:	08006f6b 	.word	0x08006f6b
    case HAL_OK :
      usb_status = USBD_OK;
 8006f58:	2300      	movs	r3, #0
 8006f5a:	75fb      	strb	r3, [r7, #23]
    break;
 8006f5c:	e00b      	b.n	8006f76 <USBD_LL_PrepareReceive+0x6a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8006f5e:	2302      	movs	r3, #2
 8006f60:	75fb      	strb	r3, [r7, #23]
    break;
 8006f62:	e008      	b.n	8006f76 <USBD_LL_PrepareReceive+0x6a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8006f64:	2301      	movs	r3, #1
 8006f66:	75fb      	strb	r3, [r7, #23]
    break;
 8006f68:	e005      	b.n	8006f76 <USBD_LL_PrepareReceive+0x6a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8006f6a:	2302      	movs	r3, #2
 8006f6c:	75fb      	strb	r3, [r7, #23]
    break;
 8006f6e:	e002      	b.n	8006f76 <USBD_LL_PrepareReceive+0x6a>
    default :
      usb_status = USBD_FAIL;
 8006f70:	2302      	movs	r3, #2
 8006f72:	75fb      	strb	r3, [r7, #23]
    break;
 8006f74:	bf00      	nop
  }
  return usb_status; 
 8006f76:	7dfb      	ldrb	r3, [r7, #23]
}
 8006f78:	4618      	mov	r0, r3
 8006f7a:	3718      	adds	r7, #24
 8006f7c:	46bd      	mov	sp, r7
 8006f7e:	bd80      	pop	{r7, pc}

08006f80 <USBD_static_malloc>:
  * @brief  static single allocation.
  * @param  size: size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8006f80:	b480      	push	{r7}
 8006f82:	b083      	sub	sp, #12
 8006f84:	af00      	add	r7, sp, #0
 8006f86:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_HID_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8006f88:	4b03      	ldr	r3, [pc, #12]	; (8006f98 <USBD_static_malloc+0x18>)
}
 8006f8a:	4618      	mov	r0, r3
 8006f8c:	370c      	adds	r7, #12
 8006f8e:	46bd      	mov	sp, r7
 8006f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f94:	4770      	bx	lr
 8006f96:	bf00      	nop
 8006f98:	20000118 	.word	0x20000118

08006f9c <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  *p pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8006f9c:	b480      	push	{r7}
 8006f9e:	b083      	sub	sp, #12
 8006fa0:	af00      	add	r7, sp, #0
 8006fa2:	6078      	str	r0, [r7, #4]

}
 8006fa4:	bf00      	nop
 8006fa6:	370c      	adds	r7, #12
 8006fa8:	46bd      	mov	sp, r7
 8006faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fae:	4770      	bx	lr

08006fb0 <HAL_PCDEx_SetConnectionState>:
* @param hpcd: PCD handle
* @param state: connection state (0 : disconnected / 1: connected) 
* @retval None
*/
void HAL_PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
{
 8006fb0:	b480      	push	{r7}
 8006fb2:	b083      	sub	sp, #12
 8006fb4:	af00      	add	r7, sp, #0
 8006fb6:	6078      	str	r0, [r7, #4]
 8006fb8:	460b      	mov	r3, r1
 8006fba:	70fb      	strb	r3, [r7, #3]
  {
    /* Configure High Connection State */
   
  } 
/* USER CODE END 4 */
}
 8006fbc:	bf00      	nop
 8006fbe:	370c      	adds	r7, #12
 8006fc0:	46bd      	mov	sp, r7
 8006fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fc6:	4770      	bx	lr

08006fc8 <USBD_FS_DeviceDescriptor>:
* @param  speed : current device speed
* @param  length : pointer to data length variable
* @retval pointer to descriptor buffer
*/
uint8_t *  USBD_FS_DeviceDescriptor( USBD_SpeedTypeDef speed , uint16_t *length)
{
 8006fc8:	b480      	push	{r7}
 8006fca:	b083      	sub	sp, #12
 8006fcc:	af00      	add	r7, sp, #0
 8006fce:	4603      	mov	r3, r0
 8006fd0:	6039      	str	r1, [r7, #0]
 8006fd2:	71fb      	strb	r3, [r7, #7]
  *length = sizeof(USBD_FS_DeviceDesc);
 8006fd4:	683b      	ldr	r3, [r7, #0]
 8006fd6:	2212      	movs	r2, #18
 8006fd8:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 8006fda:	4b03      	ldr	r3, [pc, #12]	; (8006fe8 <USBD_FS_DeviceDescriptor+0x20>)
}
 8006fdc:	4618      	mov	r0, r3
 8006fde:	370c      	adds	r7, #12
 8006fe0:	46bd      	mov	sp, r7
 8006fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fe6:	4770      	bx	lr
 8006fe8:	200000e0 	.word	0x200000e0

08006fec <USBD_FS_LangIDStrDescriptor>:
* @param  speed : current device speed
* @param  length : pointer to data length variable
* @retval pointer to descriptor buffer
*/
uint8_t *  USBD_FS_LangIDStrDescriptor( USBD_SpeedTypeDef speed , uint16_t *length)
{
 8006fec:	b480      	push	{r7}
 8006fee:	b083      	sub	sp, #12
 8006ff0:	af00      	add	r7, sp, #0
 8006ff2:	4603      	mov	r3, r0
 8006ff4:	6039      	str	r1, [r7, #0]
 8006ff6:	71fb      	strb	r3, [r7, #7]
  *length =  sizeof(USBD_LangIDDesc);  
 8006ff8:	683b      	ldr	r3, [r7, #0]
 8006ffa:	2204      	movs	r2, #4
 8006ffc:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8006ffe:	4b03      	ldr	r3, [pc, #12]	; (800700c <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8007000:	4618      	mov	r0, r3
 8007002:	370c      	adds	r7, #12
 8007004:	46bd      	mov	sp, r7
 8007006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800700a:	4770      	bx	lr
 800700c:	200000f4 	.word	0x200000f4

08007010 <USBD_FS_ProductStrDescriptor>:
* @param  speed : current device speed
* @param  length : pointer to data length variable
* @retval pointer to descriptor buffer
*/
uint8_t *  USBD_FS_ProductStrDescriptor( USBD_SpeedTypeDef speed , uint16_t *length)
{
 8007010:	b580      	push	{r7, lr}
 8007012:	b082      	sub	sp, #8
 8007014:	af00      	add	r7, sp, #0
 8007016:	4603      	mov	r3, r0
 8007018:	6039      	str	r1, [r7, #0]
 800701a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800701c:	79fb      	ldrb	r3, [r7, #7]
 800701e:	2b00      	cmp	r3, #0
 8007020:	d105      	bne.n	800702e <USBD_FS_ProductStrDescriptor+0x1e>
  {   
    USBD_GetString (USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8007022:	683a      	ldr	r2, [r7, #0]
 8007024:	4907      	ldr	r1, [pc, #28]	; (8007044 <USBD_FS_ProductStrDescriptor+0x34>)
 8007026:	4808      	ldr	r0, [pc, #32]	; (8007048 <USBD_FS_ProductStrDescriptor+0x38>)
 8007028:	f7fe fdc5 	bl	8005bb6 <USBD_GetString>
 800702c:	e004      	b.n	8007038 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString (USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);    
 800702e:	683a      	ldr	r2, [r7, #0]
 8007030:	4904      	ldr	r1, [pc, #16]	; (8007044 <USBD_FS_ProductStrDescriptor+0x34>)
 8007032:	4805      	ldr	r0, [pc, #20]	; (8007048 <USBD_FS_ProductStrDescriptor+0x38>)
 8007034:	f7fe fdbf 	bl	8005bb6 <USBD_GetString>
  }
  return USBD_StrDesc;
 8007038:	4b02      	ldr	r3, [pc, #8]	; (8007044 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800703a:	4618      	mov	r0, r3
 800703c:	3708      	adds	r7, #8
 800703e:	46bd      	mov	sp, r7
 8007040:	bd80      	pop	{r7, pc}
 8007042:	bf00      	nop
 8007044:	200007d4 	.word	0x200007d4
 8007048:	08007210 	.word	0x08007210

0800704c <USBD_FS_ManufacturerStrDescriptor>:
* @param  speed : current device speed
* @param  length : pointer to data length variable
* @retval pointer to descriptor buffer
*/
uint8_t *  USBD_FS_ManufacturerStrDescriptor( USBD_SpeedTypeDef speed , uint16_t *length)
{
 800704c:	b580      	push	{r7, lr}
 800704e:	b082      	sub	sp, #8
 8007050:	af00      	add	r7, sp, #0
 8007052:	4603      	mov	r3, r0
 8007054:	6039      	str	r1, [r7, #0]
 8007056:	71fb      	strb	r3, [r7, #7]
  USBD_GetString (USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8007058:	683a      	ldr	r2, [r7, #0]
 800705a:	4904      	ldr	r1, [pc, #16]	; (800706c <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800705c:	4804      	ldr	r0, [pc, #16]	; (8007070 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800705e:	f7fe fdaa 	bl	8005bb6 <USBD_GetString>
  return USBD_StrDesc;
 8007062:	4b02      	ldr	r3, [pc, #8]	; (800706c <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 8007064:	4618      	mov	r0, r3
 8007066:	3708      	adds	r7, #8
 8007068:	46bd      	mov	sp, r7
 800706a:	bd80      	pop	{r7, pc}
 800706c:	200007d4 	.word	0x200007d4
 8007070:	08007228 	.word	0x08007228

08007074 <USBD_FS_SerialStrDescriptor>:
* @param  speed : current device speed
* @param  length : pointer to data length variable
* @retval pointer to descriptor buffer
*/
uint8_t *  USBD_FS_SerialStrDescriptor( USBD_SpeedTypeDef speed , uint16_t *length)
{
 8007074:	b580      	push	{r7, lr}
 8007076:	b082      	sub	sp, #8
 8007078:	af00      	add	r7, sp, #0
 800707a:	4603      	mov	r3, r0
 800707c:	6039      	str	r1, [r7, #0]
 800707e:	71fb      	strb	r3, [r7, #7]
  if(speed  == USBD_SPEED_HIGH)
 8007080:	79fb      	ldrb	r3, [r7, #7]
 8007082:	2b00      	cmp	r3, #0
 8007084:	d105      	bne.n	8007092 <USBD_FS_SerialStrDescriptor+0x1e>
  {    
    USBD_GetString (USBD_SERIALNUMBER_STRING_FS, USBD_StrDesc, length);
 8007086:	683a      	ldr	r2, [r7, #0]
 8007088:	4907      	ldr	r1, [pc, #28]	; (80070a8 <USBD_FS_SerialStrDescriptor+0x34>)
 800708a:	4808      	ldr	r0, [pc, #32]	; (80070ac <USBD_FS_SerialStrDescriptor+0x38>)
 800708c:	f7fe fd93 	bl	8005bb6 <USBD_GetString>
 8007090:	e004      	b.n	800709c <USBD_FS_SerialStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString (USBD_SERIALNUMBER_STRING_FS, USBD_StrDesc, length);    
 8007092:	683a      	ldr	r2, [r7, #0]
 8007094:	4904      	ldr	r1, [pc, #16]	; (80070a8 <USBD_FS_SerialStrDescriptor+0x34>)
 8007096:	4805      	ldr	r0, [pc, #20]	; (80070ac <USBD_FS_SerialStrDescriptor+0x38>)
 8007098:	f7fe fd8d 	bl	8005bb6 <USBD_GetString>
  }
  return USBD_StrDesc;
 800709c:	4b02      	ldr	r3, [pc, #8]	; (80070a8 <USBD_FS_SerialStrDescriptor+0x34>)
}
 800709e:	4618      	mov	r0, r3
 80070a0:	3708      	adds	r7, #8
 80070a2:	46bd      	mov	sp, r7
 80070a4:	bd80      	pop	{r7, pc}
 80070a6:	bf00      	nop
 80070a8:	200007d4 	.word	0x200007d4
 80070ac:	0800723c 	.word	0x0800723c

080070b0 <USBD_FS_ConfigStrDescriptor>:
* @param  speed : current device speed
* @param  length : pointer to data length variable
* @retval pointer to descriptor buffer
*/
uint8_t *  USBD_FS_ConfigStrDescriptor( USBD_SpeedTypeDef speed , uint16_t *length)
{
 80070b0:	b580      	push	{r7, lr}
 80070b2:	b082      	sub	sp, #8
 80070b4:	af00      	add	r7, sp, #0
 80070b6:	4603      	mov	r3, r0
 80070b8:	6039      	str	r1, [r7, #0]
 80070ba:	71fb      	strb	r3, [r7, #7]
  if(speed  == USBD_SPEED_HIGH)
 80070bc:	79fb      	ldrb	r3, [r7, #7]
 80070be:	2b00      	cmp	r3, #0
 80070c0:	d105      	bne.n	80070ce <USBD_FS_ConfigStrDescriptor+0x1e>
  {  
    USBD_GetString (USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 80070c2:	683a      	ldr	r2, [r7, #0]
 80070c4:	4907      	ldr	r1, [pc, #28]	; (80070e4 <USBD_FS_ConfigStrDescriptor+0x34>)
 80070c6:	4808      	ldr	r0, [pc, #32]	; (80070e8 <USBD_FS_ConfigStrDescriptor+0x38>)
 80070c8:	f7fe fd75 	bl	8005bb6 <USBD_GetString>
 80070cc:	e004      	b.n	80070d8 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString (USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length); 
 80070ce:	683a      	ldr	r2, [r7, #0]
 80070d0:	4904      	ldr	r1, [pc, #16]	; (80070e4 <USBD_FS_ConfigStrDescriptor+0x34>)
 80070d2:	4805      	ldr	r0, [pc, #20]	; (80070e8 <USBD_FS_ConfigStrDescriptor+0x38>)
 80070d4:	f7fe fd6f 	bl	8005bb6 <USBD_GetString>
  }
  return USBD_StrDesc;  
 80070d8:	4b02      	ldr	r3, [pc, #8]	; (80070e4 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 80070da:	4618      	mov	r0, r3
 80070dc:	3708      	adds	r7, #8
 80070de:	46bd      	mov	sp, r7
 80070e0:	bd80      	pop	{r7, pc}
 80070e2:	bf00      	nop
 80070e4:	200007d4 	.word	0x200007d4
 80070e8:	0800724c 	.word	0x0800724c

080070ec <USBD_FS_InterfaceStrDescriptor>:
* @param  speed : current device speed
* @param  length : pointer to data length variable
* @retval pointer to descriptor buffer
*/
uint8_t *  USBD_FS_InterfaceStrDescriptor( USBD_SpeedTypeDef speed , uint16_t *length)
{
 80070ec:	b580      	push	{r7, lr}
 80070ee:	b082      	sub	sp, #8
 80070f0:	af00      	add	r7, sp, #0
 80070f2:	4603      	mov	r3, r0
 80070f4:	6039      	str	r1, [r7, #0]
 80070f6:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 80070f8:	79fb      	ldrb	r3, [r7, #7]
 80070fa:	2b00      	cmp	r3, #0
 80070fc:	d105      	bne.n	800710a <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString (USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 80070fe:	683a      	ldr	r2, [r7, #0]
 8007100:	4907      	ldr	r1, [pc, #28]	; (8007120 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8007102:	4808      	ldr	r0, [pc, #32]	; (8007124 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8007104:	f7fe fd57 	bl	8005bb6 <USBD_GetString>
 8007108:	e004      	b.n	8007114 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString (USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800710a:	683a      	ldr	r2, [r7, #0]
 800710c:	4904      	ldr	r1, [pc, #16]	; (8007120 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800710e:	4805      	ldr	r0, [pc, #20]	; (8007124 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8007110:	f7fe fd51 	bl	8005bb6 <USBD_GetString>
  }
  return USBD_StrDesc;  
 8007114:	4b02      	ldr	r3, [pc, #8]	; (8007120 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 8007116:	4618      	mov	r0, r3
 8007118:	3708      	adds	r7, #8
 800711a:	46bd      	mov	sp, r7
 800711c:	bd80      	pop	{r7, pc}
 800711e:	bf00      	nop
 8007120:	200007d4 	.word	0x200007d4
 8007124:	08007258 	.word	0x08007258

08007128 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8007128:	f8df d034 	ldr.w	sp, [pc, #52]	; 8007160 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 800712c:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 800712e:	e003      	b.n	8007138 <LoopCopyDataInit>

08007130 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8007130:	4b0c      	ldr	r3, [pc, #48]	; (8007164 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8007132:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8007134:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8007136:	3104      	adds	r1, #4

08007138 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8007138:	480b      	ldr	r0, [pc, #44]	; (8007168 <LoopForever+0xa>)
	ldr	r3, =_edata
 800713a:	4b0c      	ldr	r3, [pc, #48]	; (800716c <LoopForever+0xe>)
	adds	r2, r0, r1
 800713c:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 800713e:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8007140:	d3f6      	bcc.n	8007130 <CopyDataInit>
	ldr	r2, =_sbss
 8007142:	4a0b      	ldr	r2, [pc, #44]	; (8007170 <LoopForever+0x12>)
	b	LoopFillZerobss
 8007144:	e002      	b.n	800714c <LoopFillZerobss>

08007146 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8007146:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8007148:	f842 3b04 	str.w	r3, [r2], #4

0800714c <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 800714c:	4b09      	ldr	r3, [pc, #36]	; (8007174 <LoopForever+0x16>)
	cmp	r2, r3
 800714e:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8007150:	d3f9      	bcc.n	8007146 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8007152:	f7ff fba5 	bl	80068a0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8007156:	f000 f811 	bl	800717c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800715a:	f7fe fe9f 	bl	8005e9c <main>

0800715e <LoopForever>:

LoopForever:
    b LoopForever
 800715e:	e7fe      	b.n	800715e <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8007160:	2000a000 	.word	0x2000a000
	ldr	r3, =_sidata
 8007164:	080072a0 	.word	0x080072a0
	ldr	r0, =_sdata
 8007168:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 800716c:	200000f8 	.word	0x200000f8
	ldr	r2, =_sbss
 8007170:	200000f8 	.word	0x200000f8
	ldr	r3, = _ebss
 8007174:	200009d4 	.word	0x200009d4

08007178 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8007178:	e7fe      	b.n	8007178 <ADC1_2_IRQHandler>
	...

0800717c <__libc_init_array>:
 800717c:	b570      	push	{r4, r5, r6, lr}
 800717e:	4e0d      	ldr	r6, [pc, #52]	; (80071b4 <__libc_init_array+0x38>)
 8007180:	4c0d      	ldr	r4, [pc, #52]	; (80071b8 <__libc_init_array+0x3c>)
 8007182:	1ba4      	subs	r4, r4, r6
 8007184:	10a4      	asrs	r4, r4, #2
 8007186:	2500      	movs	r5, #0
 8007188:	42a5      	cmp	r5, r4
 800718a:	d109      	bne.n	80071a0 <__libc_init_array+0x24>
 800718c:	4e0b      	ldr	r6, [pc, #44]	; (80071bc <__libc_init_array+0x40>)
 800718e:	4c0c      	ldr	r4, [pc, #48]	; (80071c0 <__libc_init_array+0x44>)
 8007190:	f000 f818 	bl	80071c4 <_init>
 8007194:	1ba4      	subs	r4, r4, r6
 8007196:	10a4      	asrs	r4, r4, #2
 8007198:	2500      	movs	r5, #0
 800719a:	42a5      	cmp	r5, r4
 800719c:	d105      	bne.n	80071aa <__libc_init_array+0x2e>
 800719e:	bd70      	pop	{r4, r5, r6, pc}
 80071a0:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80071a4:	4798      	blx	r3
 80071a6:	3501      	adds	r5, #1
 80071a8:	e7ee      	b.n	8007188 <__libc_init_array+0xc>
 80071aa:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80071ae:	4798      	blx	r3
 80071b0:	3501      	adds	r5, #1
 80071b2:	e7f2      	b.n	800719a <__libc_init_array+0x1e>
 80071b4:	08007298 	.word	0x08007298
 80071b8:	08007298 	.word	0x08007298
 80071bc:	08007298 	.word	0x08007298
 80071c0:	0800729c 	.word	0x0800729c

080071c4 <_init>:
 80071c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80071c6:	bf00      	nop
 80071c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80071ca:	bc08      	pop	{r3}
 80071cc:	469e      	mov	lr, r3
 80071ce:	4770      	bx	lr

080071d0 <_fini>:
 80071d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80071d2:	bf00      	nop
 80071d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80071d6:	bc08      	pop	{r3}
 80071d8:	469e      	mov	lr, r3
 80071da:	4770      	bx	lr
