{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1511120512076 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1511120512078 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 19 17:41:51 2017 " "Processing started: Sun Nov 19 17:41:51 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1511120512078 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511120512078 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Processador -c Processador " "Command: quartus_map --read_settings_files=on --write_settings_files=off Processador -c Processador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511120512078 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1511120512758 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1511120512758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Mux3to1.v 1 1 " "Found 1 design units, including 1 entities, in source file Mux3to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_3_to_1 " "Found entity 1: Mux_3_to_1" {  } { { "Mux3to1.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Mux3to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511120526104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511120526104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Mux2to1.v 1 1 " "Found 1 design units, including 1 entities, in source file Mux2to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_2_to_1 " "Found entity 1: Mux_2_to_1" {  } { { "Mux2to1.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Mux2to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511120526106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511120526106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Processador.v 1 1 " "Found 1 design units, including 1 entities, in source file Processador.v" { { "Info" "ISGN_ENTITY_NAME" "1 Processador " "Found entity 1: Processador" {  } { { "Processador.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Processador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511120526107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511120526107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Banco_registradores.v 1 1 " "Found 1 design units, including 1 entities, in source file Banco_registradores.v" { { "Info" "ISGN_ENTITY_NAME" "1 Banco_registradores " "Found entity 1: Banco_registradores" {  } { { "Banco_registradores.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Banco_registradores.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511120526108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511120526108 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ALU.v(13) " "Verilog HDL information at ALU.v(13): always construct contains both blocking and non-blocking assignments" {  } { { "ALU.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/ALU.v" 13 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1511120526110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.v 1 1 " "Found 1 design units, including 1 entities, in source file ALU.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511120526110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511120526110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conversor7segmentos.v 1 1 " "Found 1 design units, including 1 entities, in source file conversor7segmentos.v" { { "Info" "ISGN_ENTITY_NAME" "1 conversor7segmentos " "Found entity 1: conversor7segmentos" {  } { { "conversor7segmentos.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/conversor7segmentos.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511120526111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511120526111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Controle.v 1 1 " "Found 1 design units, including 1 entities, in source file Controle.v" { { "Info" "ISGN_ENTITY_NAME" "1 Controle " "Found entity 1: Controle" {  } { { "Controle.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Controle.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511120526112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511120526112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Mul.v 1 1 " "Found 1 design units, including 1 entities, in source file Mul.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mul " "Found entity 1: Mul" {  } { { "Mul.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Mul.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511120526113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511120526113 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "mul_enable Processador.v(34) " "Verilog HDL Implicit Net warning at Processador.v(34): created implicit net for \"mul_enable\"" {  } { { "Processador.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Processador.v" 34 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511120526113 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Processador " "Elaborating entity \"Processador\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1511120526284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controle Controle:controle " "Elaborating entity \"Controle\" for hierarchy \"Controle:controle\"" {  } { { "Processador.v" "controle" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Processador.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511120526502 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 Controle.v(45) " "Verilog HDL assignment warning at Controle.v(45): truncated value with size 32 to match size of target (2)" {  } { { "Controle.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Controle.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511120526503 "|Processador|Controle:controle"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 Controle.v(55) " "Verilog HDL assignment warning at Controle.v(55): truncated value with size 32 to match size of target (2)" {  } { { "Controle.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Controle.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511120526503 "|Processador|Controle:controle"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 Controle.v(56) " "Verilog HDL assignment warning at Controle.v(56): truncated value with size 32 to match size of target (2)" {  } { { "Controle.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Controle.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511120526504 "|Processador|Controle:controle"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 Controle.v(98) " "Verilog HDL assignment warning at Controle.v(98): truncated value with size 32 to match size of target (2)" {  } { { "Controle.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Controle.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511120526505 "|Processador|Controle:controle"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "EscCondCP Controle.v(27) " "Verilog HDL Always Construct warning at Controle.v(27): inferring latch(es) for variable \"EscCondCP\", which holds its previous value in one or more paths through the always construct" {  } { { "Controle.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Controle.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1511120526505 "|Processador|Controle:controle"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "EscCP Controle.v(27) " "Verilog HDL Always Construct warning at Controle.v(27): inferring latch(es) for variable \"EscCP\", which holds its previous value in one or more paths through the always construct" {  } { { "Controle.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Controle.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1511120526506 "|Processador|Controle:controle"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ULA_A Controle.v(27) " "Verilog HDL Always Construct warning at Controle.v(27): inferring latch(es) for variable \"ULA_A\", which holds its previous value in one or more paths through the always construct" {  } { { "Controle.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Controle.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1511120526506 "|Processador|Controle:controle"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ULA_B Controle.v(27) " "Verilog HDL Always Construct warning at Controle.v(27): inferring latch(es) for variable \"ULA_B\", which holds its previous value in one or more paths through the always construct" {  } { { "Controle.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Controle.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1511120526506 "|Processador|Controle:controle"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "FonteCP Controle.v(27) " "Verilog HDL Always Construct warning at Controle.v(27): inferring latch(es) for variable \"FonteCP\", which holds its previous value in one or more paths through the always construct" {  } { { "Controle.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Controle.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1511120526506 "|Processador|Controle:controle"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "EscReg Controle.v(27) " "Verilog HDL Always Construct warning at Controle.v(27): inferring latch(es) for variable \"EscReg\", which holds its previous value in one or more paths through the always construct" {  } { { "Controle.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Controle.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1511120526506 "|Processador|Controle:controle"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "flagimm Controle.v(27) " "Verilog HDL Always Construct warning at Controle.v(27): inferring latch(es) for variable \"flagimm\", which holds its previous value in one or more paths through the always construct" {  } { { "Controle.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Controle.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1511120526506 "|Processador|Controle:controle"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mul Controle.v(27) " "Verilog HDL Always Construct warning at Controle.v(27): inferring latch(es) for variable \"mul\", which holds its previous value in one or more paths through the always construct" {  } { { "Controle.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Controle.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1511120526506 "|Processador|Controle:controle"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "EscIR Controle.v(4) " "Output port \"EscIR\" at Controle.v(4) has no driver" {  } { { "Controle.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Controle.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1511120526507 "|Processador|Controle:controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mul Controle.v(27) " "Inferred latch for \"mul\" at Controle.v(27)" {  } { { "Controle.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Controle.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511120526508 "|Processador|Controle:controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flagimm Controle.v(27) " "Inferred latch for \"flagimm\" at Controle.v(27)" {  } { { "Controle.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Controle.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511120526508 "|Processador|Controle:controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EscReg Controle.v(27) " "Inferred latch for \"EscReg\" at Controle.v(27)" {  } { { "Controle.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Controle.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511120526508 "|Processador|Controle:controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FonteCP\[0\] Controle.v(27) " "Inferred latch for \"FonteCP\[0\]\" at Controle.v(27)" {  } { { "Controle.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Controle.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511120526508 "|Processador|Controle:controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FonteCP\[1\] Controle.v(27) " "Inferred latch for \"FonteCP\[1\]\" at Controle.v(27)" {  } { { "Controle.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Controle.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511120526509 "|Processador|Controle:controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ULA_B\[0\] Controle.v(27) " "Inferred latch for \"ULA_B\[0\]\" at Controle.v(27)" {  } { { "Controle.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Controle.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511120526509 "|Processador|Controle:controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ULA_B\[1\] Controle.v(27) " "Inferred latch for \"ULA_B\[1\]\" at Controle.v(27)" {  } { { "Controle.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Controle.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511120526509 "|Processador|Controle:controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ULA_A Controle.v(27) " "Inferred latch for \"ULA_A\" at Controle.v(27)" {  } { { "Controle.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Controle.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511120526509 "|Processador|Controle:controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EscCP Controle.v(27) " "Inferred latch for \"EscCP\" at Controle.v(27)" {  } { { "Controle.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Controle.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511120526509 "|Processador|Controle:controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EscCondCP Controle.v(27) " "Inferred latch for \"EscCondCP\" at Controle.v(27)" {  } { { "Controle.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Controle.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511120526509 "|Processador|Controle:controle"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Banco_registradores Banco_registradores:banco " "Elaborating entity \"Banco_registradores\" for hierarchy \"Banco_registradores:banco\"" {  } { { "Processador.v" "banco" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Processador.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511120526516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_2_to_1 Mux_2_to_1:muxAluA " "Elaborating entity \"Mux_2_to_1\" for hierarchy \"Mux_2_to_1:muxAluA\"" {  } { { "Processador.v" "muxAluA" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Processador.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511120526526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_3_to_1 Mux_3_to_1:muxAluB " "Elaborating entity \"Mux_3_to_1\" for hierarchy \"Mux_3_to_1:muxAluB\"" {  } { { "Processador.v" "muxAluB" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Processador.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511120526530 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "resultado Mux3to1.v(8) " "Verilog HDL Always Construct warning at Mux3to1.v(8): inferring latch(es) for variable \"resultado\", which holds its previous value in one or more paths through the always construct" {  } { { "Mux3to1.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Mux3to1.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1511120526530 "|Processador|Mux_3_to_1:muxAluB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[0\] Mux3to1.v(13) " "Inferred latch for \"resultado\[0\]\" at Mux3to1.v(13)" {  } { { "Mux3to1.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Mux3to1.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511120526531 "|Processador|Mux_3_to_1:muxAluB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[1\] Mux3to1.v(13) " "Inferred latch for \"resultado\[1\]\" at Mux3to1.v(13)" {  } { { "Mux3to1.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Mux3to1.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511120526531 "|Processador|Mux_3_to_1:muxAluB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[2\] Mux3to1.v(13) " "Inferred latch for \"resultado\[2\]\" at Mux3to1.v(13)" {  } { { "Mux3to1.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Mux3to1.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511120526531 "|Processador|Mux_3_to_1:muxAluB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[3\] Mux3to1.v(13) " "Inferred latch for \"resultado\[3\]\" at Mux3to1.v(13)" {  } { { "Mux3to1.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Mux3to1.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511120526531 "|Processador|Mux_3_to_1:muxAluB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[4\] Mux3to1.v(13) " "Inferred latch for \"resultado\[4\]\" at Mux3to1.v(13)" {  } { { "Mux3to1.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Mux3to1.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511120526531 "|Processador|Mux_3_to_1:muxAluB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[5\] Mux3to1.v(13) " "Inferred latch for \"resultado\[5\]\" at Mux3to1.v(13)" {  } { { "Mux3to1.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Mux3to1.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511120526531 "|Processador|Mux_3_to_1:muxAluB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[6\] Mux3to1.v(13) " "Inferred latch for \"resultado\[6\]\" at Mux3to1.v(13)" {  } { { "Mux3to1.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Mux3to1.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511120526531 "|Processador|Mux_3_to_1:muxAluB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[7\] Mux3to1.v(13) " "Inferred latch for \"resultado\[7\]\" at Mux3to1.v(13)" {  } { { "Mux3to1.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Mux3to1.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511120526531 "|Processador|Mux_3_to_1:muxAluB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[8\] Mux3to1.v(13) " "Inferred latch for \"resultado\[8\]\" at Mux3to1.v(13)" {  } { { "Mux3to1.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Mux3to1.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511120526531 "|Processador|Mux_3_to_1:muxAluB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[9\] Mux3to1.v(13) " "Inferred latch for \"resultado\[9\]\" at Mux3to1.v(13)" {  } { { "Mux3to1.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Mux3to1.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511120526531 "|Processador|Mux_3_to_1:muxAluB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[10\] Mux3to1.v(13) " "Inferred latch for \"resultado\[10\]\" at Mux3to1.v(13)" {  } { { "Mux3to1.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Mux3to1.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511120526532 "|Processador|Mux_3_to_1:muxAluB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[11\] Mux3to1.v(13) " "Inferred latch for \"resultado\[11\]\" at Mux3to1.v(13)" {  } { { "Mux3to1.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Mux3to1.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511120526532 "|Processador|Mux_3_to_1:muxAluB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[12\] Mux3to1.v(13) " "Inferred latch for \"resultado\[12\]\" at Mux3to1.v(13)" {  } { { "Mux3to1.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Mux3to1.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511120526532 "|Processador|Mux_3_to_1:muxAluB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[13\] Mux3to1.v(13) " "Inferred latch for \"resultado\[13\]\" at Mux3to1.v(13)" {  } { { "Mux3to1.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Mux3to1.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511120526532 "|Processador|Mux_3_to_1:muxAluB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[14\] Mux3to1.v(13) " "Inferred latch for \"resultado\[14\]\" at Mux3to1.v(13)" {  } { { "Mux3to1.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Mux3to1.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511120526532 "|Processador|Mux_3_to_1:muxAluB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[15\] Mux3to1.v(13) " "Inferred latch for \"resultado\[15\]\" at Mux3to1.v(13)" {  } { { "Mux3to1.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Mux3to1.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511120526532 "|Processador|Mux_3_to_1:muxAluB"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"ALU:alu\"" {  } { { "Processador.v" "alu" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Processador.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511120526536 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "mulH ALU.v(72) " "Verilog HDL Always Construct warning at ALU.v(72): variable \"mulH\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/ALU.v" 72 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1511120526537 "|Processador|ALU:alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "mulL ALU.v(75) " "Verilog HDL Always Construct warning at ALU.v(75): variable \"mulL\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/ALU.v" 75 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1511120526537 "|Processador|ALU:alu"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ALU.v(16) " "Verilog HDL Case Statement warning at ALU.v(16): incomplete case statement has no default case item" {  } { { "ALU.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/ALU.v" 16 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1511120526537 "|Processador|ALU:alu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "resultado ALU.v(13) " "Verilog HDL Always Construct warning at ALU.v(13): inferring latch(es) for variable \"resultado\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/ALU.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1511120526538 "|Processador|ALU:alu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "neg ALU.v(13) " "Verilog HDL Always Construct warning at ALU.v(13): inferring latch(es) for variable \"neg\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/ALU.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1511120526538 "|Processador|ALU:alu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "overflow ALU.v(13) " "Verilog HDL Always Construct warning at ALU.v(13): inferring latch(es) for variable \"overflow\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/ALU.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1511120526538 "|Processador|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "overflow ALU.v(13) " "Inferred latch for \"overflow\" at ALU.v(13)" {  } { { "ALU.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/ALU.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511120526539 "|Processador|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "neg ALU.v(13) " "Inferred latch for \"neg\" at ALU.v(13)" {  } { { "ALU.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/ALU.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511120526539 "|Processador|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[0\] ALU.v(13) " "Inferred latch for \"resultado\[0\]\" at ALU.v(13)" {  } { { "ALU.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/ALU.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511120526539 "|Processador|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[1\] ALU.v(13) " "Inferred latch for \"resultado\[1\]\" at ALU.v(13)" {  } { { "ALU.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/ALU.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511120526539 "|Processador|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[2\] ALU.v(13) " "Inferred latch for \"resultado\[2\]\" at ALU.v(13)" {  } { { "ALU.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/ALU.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511120526539 "|Processador|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[3\] ALU.v(13) " "Inferred latch for \"resultado\[3\]\" at ALU.v(13)" {  } { { "ALU.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/ALU.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511120526539 "|Processador|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[4\] ALU.v(13) " "Inferred latch for \"resultado\[4\]\" at ALU.v(13)" {  } { { "ALU.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/ALU.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511120526539 "|Processador|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[5\] ALU.v(13) " "Inferred latch for \"resultado\[5\]\" at ALU.v(13)" {  } { { "ALU.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/ALU.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511120526540 "|Processador|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[6\] ALU.v(13) " "Inferred latch for \"resultado\[6\]\" at ALU.v(13)" {  } { { "ALU.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/ALU.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511120526540 "|Processador|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[7\] ALU.v(13) " "Inferred latch for \"resultado\[7\]\" at ALU.v(13)" {  } { { "ALU.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/ALU.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511120526540 "|Processador|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[8\] ALU.v(13) " "Inferred latch for \"resultado\[8\]\" at ALU.v(13)" {  } { { "ALU.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/ALU.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511120526540 "|Processador|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[9\] ALU.v(13) " "Inferred latch for \"resultado\[9\]\" at ALU.v(13)" {  } { { "ALU.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/ALU.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511120526540 "|Processador|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[10\] ALU.v(13) " "Inferred latch for \"resultado\[10\]\" at ALU.v(13)" {  } { { "ALU.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/ALU.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511120526540 "|Processador|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[11\] ALU.v(13) " "Inferred latch for \"resultado\[11\]\" at ALU.v(13)" {  } { { "ALU.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/ALU.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511120526540 "|Processador|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[12\] ALU.v(13) " "Inferred latch for \"resultado\[12\]\" at ALU.v(13)" {  } { { "ALU.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/ALU.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511120526540 "|Processador|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[13\] ALU.v(13) " "Inferred latch for \"resultado\[13\]\" at ALU.v(13)" {  } { { "ALU.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/ALU.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511120526541 "|Processador|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[14\] ALU.v(13) " "Inferred latch for \"resultado\[14\]\" at ALU.v(13)" {  } { { "ALU.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/ALU.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511120526541 "|Processador|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[15\] ALU.v(13) " "Inferred latch for \"resultado\[15\]\" at ALU.v(13)" {  } { { "ALU.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/ALU.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511120526541 "|Processador|ALU:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mul Mul:Mul " "Elaborating entity \"Mul\" for hierarchy \"Mul:Mul\"" {  } { { "Processador.v" "Mul" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Processador.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511120526548 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "result Mul.v(9) " "Verilog HDL Always Construct warning at Mul.v(9): inferring latch(es) for variable \"result\", which holds its previous value in one or more paths through the always construct" {  } { { "Mul.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Mul.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1511120526549 "|Processador|Mul:Mul"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "resH Mul.v(9) " "Verilog HDL Always Construct warning at Mul.v(9): inferring latch(es) for variable \"resH\", which holds its previous value in one or more paths through the always construct" {  } { { "Mul.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Mul.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1511120526549 "|Processador|Mul:Mul"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "resL Mul.v(9) " "Verilog HDL Always Construct warning at Mul.v(9): inferring latch(es) for variable \"resL\", which holds its previous value in one or more paths through the always construct" {  } { { "Mul.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Mul.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1511120526549 "|Processador|Mul:Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resL\[0\] Mul.v(11) " "Inferred latch for \"resL\[0\]\" at Mul.v(11)" {  } { { "Mul.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Mul.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511120526550 "|Processador|Mul:Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resL\[1\] Mul.v(11) " "Inferred latch for \"resL\[1\]\" at Mul.v(11)" {  } { { "Mul.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Mul.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511120526550 "|Processador|Mul:Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resL\[2\] Mul.v(11) " "Inferred latch for \"resL\[2\]\" at Mul.v(11)" {  } { { "Mul.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Mul.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511120526550 "|Processador|Mul:Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resL\[3\] Mul.v(11) " "Inferred latch for \"resL\[3\]\" at Mul.v(11)" {  } { { "Mul.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Mul.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511120526550 "|Processador|Mul:Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resL\[4\] Mul.v(11) " "Inferred latch for \"resL\[4\]\" at Mul.v(11)" {  } { { "Mul.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Mul.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511120526550 "|Processador|Mul:Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resL\[5\] Mul.v(11) " "Inferred latch for \"resL\[5\]\" at Mul.v(11)" {  } { { "Mul.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Mul.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511120526550 "|Processador|Mul:Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resL\[6\] Mul.v(11) " "Inferred latch for \"resL\[6\]\" at Mul.v(11)" {  } { { "Mul.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Mul.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511120526551 "|Processador|Mul:Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resL\[7\] Mul.v(11) " "Inferred latch for \"resL\[7\]\" at Mul.v(11)" {  } { { "Mul.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Mul.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511120526551 "|Processador|Mul:Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resL\[8\] Mul.v(11) " "Inferred latch for \"resL\[8\]\" at Mul.v(11)" {  } { { "Mul.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Mul.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511120526551 "|Processador|Mul:Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resL\[9\] Mul.v(11) " "Inferred latch for \"resL\[9\]\" at Mul.v(11)" {  } { { "Mul.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Mul.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511120526551 "|Processador|Mul:Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resL\[10\] Mul.v(11) " "Inferred latch for \"resL\[10\]\" at Mul.v(11)" {  } { { "Mul.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Mul.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511120526551 "|Processador|Mul:Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resL\[11\] Mul.v(11) " "Inferred latch for \"resL\[11\]\" at Mul.v(11)" {  } { { "Mul.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Mul.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511120526551 "|Processador|Mul:Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resL\[12\] Mul.v(11) " "Inferred latch for \"resL\[12\]\" at Mul.v(11)" {  } { { "Mul.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Mul.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511120526551 "|Processador|Mul:Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resL\[13\] Mul.v(11) " "Inferred latch for \"resL\[13\]\" at Mul.v(11)" {  } { { "Mul.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Mul.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511120526551 "|Processador|Mul:Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resL\[14\] Mul.v(11) " "Inferred latch for \"resL\[14\]\" at Mul.v(11)" {  } { { "Mul.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Mul.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511120526551 "|Processador|Mul:Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resL\[15\] Mul.v(11) " "Inferred latch for \"resL\[15\]\" at Mul.v(11)" {  } { { "Mul.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Mul.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511120526551 "|Processador|Mul:Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resH\[0\] Mul.v(11) " "Inferred latch for \"resH\[0\]\" at Mul.v(11)" {  } { { "Mul.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Mul.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511120526551 "|Processador|Mul:Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resH\[1\] Mul.v(11) " "Inferred latch for \"resH\[1\]\" at Mul.v(11)" {  } { { "Mul.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Mul.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511120526551 "|Processador|Mul:Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resH\[2\] Mul.v(11) " "Inferred latch for \"resH\[2\]\" at Mul.v(11)" {  } { { "Mul.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Mul.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511120526551 "|Processador|Mul:Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resH\[3\] Mul.v(11) " "Inferred latch for \"resH\[3\]\" at Mul.v(11)" {  } { { "Mul.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Mul.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511120526552 "|Processador|Mul:Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resH\[4\] Mul.v(11) " "Inferred latch for \"resH\[4\]\" at Mul.v(11)" {  } { { "Mul.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Mul.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511120526552 "|Processador|Mul:Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resH\[5\] Mul.v(11) " "Inferred latch for \"resH\[5\]\" at Mul.v(11)" {  } { { "Mul.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Mul.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511120526552 "|Processador|Mul:Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resH\[6\] Mul.v(11) " "Inferred latch for \"resH\[6\]\" at Mul.v(11)" {  } { { "Mul.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Mul.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511120526552 "|Processador|Mul:Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resH\[7\] Mul.v(11) " "Inferred latch for \"resH\[7\]\" at Mul.v(11)" {  } { { "Mul.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Mul.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511120526552 "|Processador|Mul:Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resH\[8\] Mul.v(11) " "Inferred latch for \"resH\[8\]\" at Mul.v(11)" {  } { { "Mul.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Mul.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511120526552 "|Processador|Mul:Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resH\[9\] Mul.v(11) " "Inferred latch for \"resH\[9\]\" at Mul.v(11)" {  } { { "Mul.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Mul.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511120526552 "|Processador|Mul:Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resH\[10\] Mul.v(11) " "Inferred latch for \"resH\[10\]\" at Mul.v(11)" {  } { { "Mul.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Mul.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511120526552 "|Processador|Mul:Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resH\[11\] Mul.v(11) " "Inferred latch for \"resH\[11\]\" at Mul.v(11)" {  } { { "Mul.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Mul.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511120526552 "|Processador|Mul:Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resH\[12\] Mul.v(11) " "Inferred latch for \"resH\[12\]\" at Mul.v(11)" {  } { { "Mul.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Mul.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511120526552 "|Processador|Mul:Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resH\[13\] Mul.v(11) " "Inferred latch for \"resH\[13\]\" at Mul.v(11)" {  } { { "Mul.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Mul.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511120526552 "|Processador|Mul:Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resH\[14\] Mul.v(11) " "Inferred latch for \"resH\[14\]\" at Mul.v(11)" {  } { { "Mul.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Mul.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511120526552 "|Processador|Mul:Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resH\[15\] Mul.v(11) " "Inferred latch for \"resH\[15\]\" at Mul.v(11)" {  } { { "Mul.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Mul.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511120526552 "|Processador|Mul:Mul"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1511120527327 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1511120527625 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/renato/Dev/TP-OC2/projeto_quartus/output_files/Processador.map.smsg " "Generated suppressed messages file /home/renato/Dev/TP-OC2/projeto_quartus/output_files/Processador.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511120527735 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1511120527998 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511120527998 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "19 " "Design contains 19 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "Processador.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Processador.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511120528771 "|Processador|reset"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[0\] " "No output dependent on input pin \"instruction\[0\]\"" {  } { { "Processador.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Processador.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511120528771 "|Processador|instruction[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[1\] " "No output dependent on input pin \"instruction\[1\]\"" {  } { { "Processador.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Processador.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511120528771 "|Processador|instruction[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[2\] " "No output dependent on input pin \"instruction\[2\]\"" {  } { { "Processador.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Processador.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511120528771 "|Processador|instruction[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[3\] " "No output dependent on input pin \"instruction\[3\]\"" {  } { { "Processador.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Processador.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511120528771 "|Processador|instruction[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[4\] " "No output dependent on input pin \"instruction\[4\]\"" {  } { { "Processador.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Processador.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511120528771 "|Processador|instruction[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[5\] " "No output dependent on input pin \"instruction\[5\]\"" {  } { { "Processador.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Processador.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511120528771 "|Processador|instruction[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[6\] " "No output dependent on input pin \"instruction\[6\]\"" {  } { { "Processador.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Processador.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511120528771 "|Processador|instruction[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[7\] " "No output dependent on input pin \"instruction\[7\]\"" {  } { { "Processador.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Processador.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511120528771 "|Processador|instruction[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[8\] " "No output dependent on input pin \"instruction\[8\]\"" {  } { { "Processador.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Processador.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511120528771 "|Processador|instruction[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[9\] " "No output dependent on input pin \"instruction\[9\]\"" {  } { { "Processador.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Processador.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511120528771 "|Processador|instruction[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[10\] " "No output dependent on input pin \"instruction\[10\]\"" {  } { { "Processador.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Processador.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511120528771 "|Processador|instruction[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[11\] " "No output dependent on input pin \"instruction\[11\]\"" {  } { { "Processador.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Processador.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511120528771 "|Processador|instruction[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[12\] " "No output dependent on input pin \"instruction\[12\]\"" {  } { { "Processador.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Processador.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511120528771 "|Processador|instruction[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[13\] " "No output dependent on input pin \"instruction\[13\]\"" {  } { { "Processador.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Processador.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511120528771 "|Processador|instruction[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[14\] " "No output dependent on input pin \"instruction\[14\]\"" {  } { { "Processador.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Processador.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511120528771 "|Processador|instruction[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[15\] " "No output dependent on input pin \"instruction\[15\]\"" {  } { { "Processador.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Processador.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511120528771 "|Processador|instruction[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50 " "No output dependent on input pin \"CLOCK_50\"" {  } { { "Processador.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Processador.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511120528771 "|Processador|CLOCK_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "resetFSM " "No output dependent on input pin \"resetFSM\"" {  } { { "Processador.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Processador.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511120528771 "|Processador|resetFSM"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1511120528771 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "19 " "Implemented 19 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1511120528778 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1511120528778 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1511120528778 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 46 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 46 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "947 " "Peak virtual memory: 947 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1511120528795 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 19 17:42:08 2017 " "Processing ended: Sun Nov 19 17:42:08 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1511120528795 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1511120528795 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1511120528795 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1511120528795 ""}
