#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Mon Oct 15 10:57:14 2018
# Process ID: 3688
# Log file: C:/Users/sahil/Documents/GitHub/m152b_fall2018/lab2/planAhead_run_1/planAhead.log
# Journal file: C:/Users/sahil/Documents/GitHub/m152b_fall2018/lab2/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
WARNING: [Common 17-301] Failed to get a license: PlanAhead
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
INFO: [Common 17-78] Attempting to get a license: PlanAhead
WARNING: [Common 17-301] Failed to get a license: PlanAhead
source C:/Users/sahil/Documents/GitHub/m152b_fall2018/lab2/pa.fromHdl.tcl
# create_project -name lab2 -dir "C:/Users/sahil/Documents/GitHub/m152b_fall2018/lab2/planAhead_run_1" -part xc5vlx50tff1136-2
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "traffic_light_controller.ucf" [current_fileset -constrset]
Adding file 'C:/Users/sahil/Documents/GitHub/m152b_fall2018/lab2/traffic_light_controller.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {clock_divider.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {button_debouncer.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {traffic_light_controller.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set_property top traffic_light_controller $srcset
# add_files [list {traffic_light_controller.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc5vlx50tff1136-2
Using Verific elaboration
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Analyzing Verilog file "C:/Users/sahil/Documents/GitHub/m152b_fall2018/lab2/clock_divider.v" into library work
Analyzing Verilog file "C:/Users/sahil/Documents/GitHub/m152b_fall2018/lab2/button_debouncer.v" into library work
Analyzing Verilog file "C:/Users/sahil/Documents/GitHub/m152b_fall2018/lab2/traffic_light_controller.v" into library work
INFO: [Designutils 20-910] Reading macro library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/virtex5/virtex5lx/hd_int_macros.edn
Parsing EDIF File [C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/virtex5/virtex5lx/hd_int_macros.edn]
Finished Parsing EDIF File [C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/virtex5/virtex5lx/hd_int_macros.edn]
INFO: [Device 21-21] Reading bus macro file C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/virtex5/pr_bus_macros.xml
Loading clock regions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/virtex5/virtex5lxt/xc5vlx50t/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/virtex5/virtex5lxt/xc5vlx50t/ClockBuffers.xml
Loading package from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/virtex5/virtex5lxt/xc5vlx50t/ff1136/Package.xml
Loading io standards from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/virtex5/IOStandards.xml
INFO: [Device 21-19] Loading pkg sso from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/virtex5/virtex5lxt/xc5vlx50t/ff1136/SSORules.xml
Loading list of drcs for the architecture : C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/virtex5/drc.xml
Parsing UCF File [C:/Users/sahil/Documents/GitHub/m152b_fall2018/lab2/traffic_light_controller.ucf]
Finished Parsing UCF File [C:/Users/sahil/Documents/GitHub/m152b_fall2018/lab2/traffic_light_controller.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 3f418b65
open_rtl_design: Time (s): elapsed = 00:00:16 . Memory (MB): peak = 682.598 ; gain = 261.891
update_compile_order -fileset sim_1
INFO: [Common 17-78] Attempting to get a license: PlanAhead
WARNING: [Common 17-301] Failed to get a license: PlanAhead
