Start time: 15:27:45 on Apr 20,2024
qverilog ha_intf_singlefile.sv 
-- Compiling interface ports_ha
-- Compiling module top_ha
-- Compiling module rtl_ha
-- Compiling module tb_ha

Top level modules:
	top_ha
# vsim -lib work work.top_ha -c -do "run -all; quit -f" -appendlog -l qverilog.log -vopt 
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim-64
# //  Version 10.7c win64 Aug 18 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.top_ha(fast)
# Loading work.rtl_ha(fast)
# Loading work.tb_ha(fast)
# run -all
#                    0 : a: 0, b: 0, sum: 0, carry: 0
#                    1 : a: 1, b: 0, sum: 1, carry: 0
#                    2 : a: 0, b: 1, sum: 1, carry: 0
#                    3 : a: 1, b: 1, sum: 2, carry: 0
#  quit -f
# End time: 15:27:47 on Apr 20,2024, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
