{
  "module_name": "au8820.h",
  "hash_id": "7d545c5b90c84486104290c7a63551848278c38672aba16f8a067334dba2f862",
  "original_prompt": "Ingested from linux-6.6.14/sound/pci/au88x0/au8820.h",
  "human_readable_source": " \n \n\n#define CHIP_AU8820\n\n#define CARD_NAME \"Aureal Vortex\"\n#define CARD_NAME_SHORT \"au8820\"\n\n \n#define NR_ADB\t\t0x10\n#define NR_WT\t\t0x20\n#define NR_SRC\t\t0x10\n#define NR_A3D\t\t0x00\n#define NR_MIXIN\t0x10\n#define NR_MIXOUT \t0x10\n\n\n \n#define VORTEX_ADBDMA_STAT 0x105c0\t \n#define\t\tPOS_MASK 0x00000fff\n#define     POS_SHIFT 0x0\n#define \tADB_SUBBUF_MASK 0x00003000\t \n#define     ADB_SUBBUF_SHIFT 0xc\t \n#define VORTEX_ADBDMA_CTRL 0x10580\t \n#define\t\tOFFSET_MASK 0x00000fff\n#define     OFFSET_SHIFT 0x0\n#define\t\tIE_MASK 0x00001000\t \n#define     IE_SHIFT 0xc\n#define     DIR_MASK 0x00002000\t \n#define     DIR_SHIFT 0xd\n#define\t\tFMT_MASK 0x0003c000\n#define\t\tFMT_SHIFT 0xe\n\n#define VORTEX_ADBDMA_BUFCFG0 0x10400\n#define VORTEX_ADBDMA_BUFCFG1 0x10404\n#define VORTEX_ADBDMA_BUFBASE 0x10200\n#define VORTEX_ADBDMA_START 0x106c0\t \n#define VORTEX_ADBDMA_STATUS 0x10600\t \n\n \n#define VORTEX_ADB_SR 0x10a00\t \n#define VORTEX_ADB_RTBASE 0x10800\n#define VORTEX_ADB_RTBASE_COUNT 103\n#define VORTEX_ADB_CHNBASE 0x1099c\n#define VORTEX_ADB_CHNBASE_COUNT 22\n#define \tROUTE_MASK\t0x3fff\n#define     ADB_MASK   0x7f\n#define\t\tADB_SHIFT 0x7\n\n \n#define\t\tOFFSET_ADBDMA\t0x00\n#define\t\tOFFSET_SRCOUT\t0x10\t \n#define\t\tOFFSET_SRCIN\t0x10\t \n#define\t\tOFFSET_MIXOUT\t0x20\t \n#define\t\tOFFSET_MIXIN\t0x30\t \n#define\t\tOFFSET_CODECIN\t0x48\t \n#define\t\tOFFSET_CODECOUT\t0x58\t \n#define\t\tOFFSET_SPORTOUT\t0x60\t \n#define\t\tOFFSET_SPORTIN\t0x50\t \n#define\t\tOFFSET_EFXOUT\t0x50\t \n#define\t\tOFFSET_EFXIN\t0x40\t \n#define\t\tOFFSET_A3DOUT\t0x00\t \n#define\t\tOFFSET_A3DIN\t0x00\n#define\t\tOFFSET_WTOUT\t0x58\t \n\n \n#define ADB_DMA(x) (x + OFFSET_ADBDMA)\n#define ADB_SRCOUT(x) (x + OFFSET_SRCOUT)\n#define ADB_SRCIN(x) (x + OFFSET_SRCIN)\n#define ADB_MIXOUT(x) (x + OFFSET_MIXOUT)\n#define ADB_MIXIN(x) (x + OFFSET_MIXIN)\n#define ADB_CODECIN(x) (x + OFFSET_CODECIN)\n#define ADB_CODECOUT(x) (x + OFFSET_CODECOUT)\n#define ADB_SPORTOUT(x) (x + OFFSET_SPORTOUT)\n#define ADB_SPORTIN(x) (x + OFFSET_SPORTIN)\t \n#define ADB_A3DOUT(x) (x + OFFSET_A3DOUT)\t \n#define ADB_A3DIN(x) (x + OFFSET_A3DIN)\n#define ADB_WTOUT(x,y) (y + OFFSET_WTOUT)\n\n \n#define VORTEX_WTDMA_CTRL 0x10500\t \n#define VORTEX_WTDMA_STAT 0x10500\t \n#define     WT_SUBBUF_MASK (0x3 << WT_SUBBUF_SHIFT)\n#define     WT_SUBBUF_SHIFT 0x15\n#define VORTEX_WTDMA_BUFBASE 0x10000\n#define VORTEX_WTDMA_BUFCFG0 0x10300\n#define VORTEX_WTDMA_BUFCFG1 0x10304\n#define VORTEX_WTDMA_START 0x10640\t \n\n#define VORTEX_WT_BASE 0x9000\n\n \n#define VORTEX_MIXER_SR 0x9f00\n#define VORTEX_MIXER_CLIP 0x9f80\n#define VORTEX_MIXER_CHNBASE 0x9e40\n#define VORTEX_MIXER_RTBASE 0x9e00\n#define \tMIXER_RTBASE_SIZE 0x26\n#define VORTEX_MIX_ENIN 0x9a00\t \n#define VORTEX_MIX_SMP 0x9c00\n\n \n#define VORTEX_MIX_INVOL_A 0x9000\t \n#define VORTEX_MIX_INVOL_B 0x8000\t \n#define VORTEX_MIX_VOL_A 0x9800\n#define VORTEX_MIX_VOL_B 0x8800\n\n#define \tVOL_MIN 0x80\t \n#define\t\tVOL_MAX 0x7f\t \n\n\n\n\n\n#define MIX_DEFIGAIN 0x08\t \n#define MIX_DEFOGAIN 0x08\n\n \n#define VORTEX_SRCBLOCK_SR\t0xccc0\n#define VORTEX_SRC_CHNBASE\t0xcc40\n#define VORTEX_SRC_RTBASE\t0xcc00\n#define VORTEX_SRC_SOURCE\t0xccc4\n#define VORTEX_SRC_SOURCESIZE 0xccc8\n#define VORTEX_SRC_U0\t\t0xce00\n#define VORTEX_SRC_DRIFT0\t0xce80\n#define VORTEX_SRC_DRIFT1\t0xcec0\n#define VORTEX_SRC_U1\t\t0xcf00\n#define VORTEX_SRC_DRIFT2\t0xcf40\n#define VORTEX_SRC_U2\t\t0xcf80\n#define VORTEX_SRC_DATA\t\t0xc800\n#define VORTEX_SRC_DATA0\t0xc000\n#define VORTEX_SRC_CONVRATIO 0xce40\n\n\n\n \n#define VORTEX_FIFO_ADBCTRL 0xf800\t \n#define VORTEX_FIFO_WTCTRL 0xf840\n#define\t\tFIFO_RDONLY\t0x00000001\n#define\t\tFIFO_CTRL\t0x00000002\t \n#define\t\tFIFO_VALID\t0x00000010\n#define \tFIFO_EMPTY\t0x00000020\n#define\t\tFIFO_U0\t\t0x00001000\t \n#define\t\tFIFO_U1\t\t0x00010000\n#define\t\tFIFO_SIZE_BITS 5\n#define\t\tFIFO_SIZE\t(1<<FIFO_SIZE_BITS)\t\n#define \tFIFO_MASK\t(FIFO_SIZE-1)\t\n#define VORTEX_FIFO_ADBDATA 0xe000\n#define VORTEX_FIFO_WTDATA 0xe800\n\n \n#define VORTEX_CODEC_CTRL 0x11984\n#define VORTEX_CODEC_EN 0x11990\n#define\t\tEN_CODEC\t0x00000300\n#define\t\tEN_SPORT\t0x00030000\n#define\t\tEN_SPDIF\t0x000c0000\n#define VORTEX_CODEC_CHN 0x11880\n#define VORTEX_CODEC_IO 0x11988\n\n#define VORTEX_SPDIF_FLAGS\t\t0x1005c\t \n#define VORTEX_SPDIF_CFG0\t\t0x119D0\n#define VORTEX_SPDIF_CFG1\t\t0x119D4\n#define VORTEX_SPDIF_SMPRATE\t0x11994\n\n \n#define VORTEX_SMP_TIME 0x11998\n\n \n#define VORTEX_IRQ_SOURCE 0x12800\t \n#define VORTEX_IRQ_CTRL 0x12804\t \n\n#define VORTEX_STAT\t\t0x12808\t \n\n#define VORTEX_CTRL 0x1280c\n#define \tCTRL_MIDI_EN 0x00000001\n#define \tCTRL_MIDI_PORT 0x00000060\n#define \tCTRL_GAME_EN 0x00000008\n#define \tCTRL_GAME_PORT 0x00000e00\n#define \tCTRL_IRQ_ENABLE 0x4000\n\n \n#define VORTEX_IRQ_STAT 0x1199c\n\n \n#define VORTEX_DMA_BUFFER 0x10200\n#define VORTEX_ENGINE_CTRL 0x1060c\n#define \tENGINE_INIT 0x0L\n\n\t\t      \n#define VORTEX_GAME_LEGACY 0x11008\n#define VORTEX_CTRL2 0x1100c\n#define \tCTRL2_GAME_ADCMODE 0x40\n#define VORTEX_GAME_AXIS 0x11010\n#define \tAXIS_SIZE 4\n#define\t\tAXIS_RANGE 0x1fff\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}