 

 

#ifndef ASIC_REG_DCORE0_EDMA0_QM_CGM_REGS_H_
#define ASIC_REG_DCORE0_EDMA0_QM_CGM_REGS_H_

 

#define mmDCORE0_EDMA0_QM_CGM_CFG 0x41CAD80

#define mmDCORE0_EDMA0_QM_CGM_STS 0x41CAD84

#define mmDCORE0_EDMA0_QM_CGM_CFG1 0x41CAD88

#endif  
