{"vcs1":{"timestamp_begin":1747127768.751998913, "rt":8.86, "ut":9.07, "st":0.62}}
{"vcselab":{"timestamp_begin":1747127777.695617753, "rt":0.40, "ut":0.28, "st":0.11}}
{"link":{"timestamp_begin":1747127778.149560120, "rt":0.43, "ut":0.20, "st":0.23}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747127768.093523527}
{"VCS_COMP_START_TIME": 1747127768.093523527}
{"VCS_COMP_END_TIME": 1747127778.740297967}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 483088}}
{"vcselab": {"peak_mem": 183880}}
