Analysis & Synthesis report for CPU
Sun Mar 05 11:36:18 2023
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. General Register Statistics
  9. Port Connectivity Checks: "Reg32:OutPort"
 10. Port Connectivity Checks: "Reg32:InPort"
 11. Port Connectivity Checks: "Reg32:CON"
 12. Port Connectivity Checks: "CONFF:CONFF"
 13. Port Connectivity Checks: "bus_multiplexer:Bus_Multiplexer"
 14. Port Connectivity Checks: "bus_encoder:Bus_Encoder"
 15. Port Connectivity Checks: "ALU:ALU|Sub_rca_32:sub_instance"
 16. Port Connectivity Checks: "ALU:ALU|Add_rca_32:inc_instance"
 17. Port Connectivity Checks: "ALU:ALU|Add_rca_32:add_instance"
 18. Port Connectivity Checks: "ALU:ALU|and_or:or_instance"
 19. Port Connectivity Checks: "ALU:ALU|and_or:and_instance"
 20. Port Connectivity Checks: "Reg32:MAR"
 21. Port Connectivity Checks: "Reg32:R0"
 22. Elapsed Time Per Partition
 23. Analysis & Synthesis Messages
 24. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Mar 05 11:36:18 2023           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; CPU                                             ;
; Top-level Entity Name              ; Datapath2                                       ;
; Family                             ; Cyclone III                                     ;
; Total logic elements               ; 0                                               ;
;     Total combinational functions  ; 0                                               ;
;     Dedicated logic registers      ; 0                                               ;
; Total registers                    ; 0                                               ;
; Total pins                         ; 65                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 0                                               ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP3C16F484C6       ;                    ;
; Top-level entity name                                                      ; Datapath2          ; CPU                ;
; Family name                                                                ; Cyclone III        ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                            ;
+----------------------------------+-----------------+------------------------+-----------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type              ; File Name with Absolute Path                              ; Library ;
+----------------------------------+-----------------+------------------------+-----------------------------------------------------------+---------+
; Reg32.v                          ; yes             ; User Verilog HDL File  ; C:/altera/13.0sp1/ELEC 374/CPUProject/Reg32.v             ;         ;
; Reg64.v                          ; yes             ; User Verilog HDL File  ; C:/altera/13.0sp1/ELEC 374/CPUProject/Reg64.v             ;         ;
; bus_encoder.v                    ; yes             ; User Verilog HDL File  ; C:/altera/13.0sp1/ELEC 374/CPUProject/bus_encoder.v       ;         ;
; and_or.v                         ; yes             ; User Verilog HDL File  ; C:/altera/13.0sp1/ELEC 374/CPUProject/and_or.v            ;         ;
; ALU.v                            ; yes             ; User Verilog HDL File  ; C:/altera/13.0sp1/ELEC 374/CPUProject/ALU.v               ;         ;
; Add_half.v                       ; yes             ; User Verilog HDL File  ; C:/altera/13.0sp1/ELEC 374/CPUProject/Add_half.v          ;         ;
; Add_full.v                       ; yes             ; User Verilog HDL File  ; C:/altera/13.0sp1/ELEC 374/CPUProject/Add_full.v          ;         ;
; Add_rca_4.v                      ; yes             ; User Verilog HDL File  ; C:/altera/13.0sp1/ELEC 374/CPUProject/Add_rca_4.v         ;         ;
; Add_rca_16.v                     ; yes             ; User Verilog HDL File  ; C:/altera/13.0sp1/ELEC 374/CPUProject/Add_rca_16.v        ;         ;
; Add_rca_32.v                     ; yes             ; User Verilog HDL File  ; C:/altera/13.0sp1/ELEC 374/CPUProject/Add_rca_32.v        ;         ;
; negate.v                         ; yes             ; User Verilog HDL File  ; C:/altera/13.0sp1/ELEC 374/CPUProject/negate.v            ;         ;
; Sub_rca_32.v                     ; yes             ; User Verilog HDL File  ; C:/altera/13.0sp1/ELEC 374/CPUProject/Sub_rca_32.v        ;         ;
; shift_right.v                    ; yes             ; User Verilog HDL File  ; C:/altera/13.0sp1/ELEC 374/CPUProject/shift_right.v       ;         ;
; shift_left.v                     ; yes             ; User Verilog HDL File  ; C:/altera/13.0sp1/ELEC 374/CPUProject/shift_left.v        ;         ;
; ror.v                            ; yes             ; User Verilog HDL File  ; C:/altera/13.0sp1/ELEC 374/CPUProject/ror.v               ;         ;
; rol.v                            ; yes             ; User Verilog HDL File  ; C:/altera/13.0sp1/ELEC 374/CPUProject/rol.v               ;         ;
; shra.v                           ; yes             ; User Verilog HDL File  ; C:/altera/13.0sp1/ELEC 374/CPUProject/shra.v              ;         ;
; mult.v                           ; yes             ; User Verilog HDL File  ; C:/altera/13.0sp1/ELEC 374/CPUProject/mult.v              ;         ;
; div.v                            ; yes             ; User Verilog HDL File  ; C:/altera/13.0sp1/ELEC 374/CPUProject/div.v               ;         ;
; MdMuxVHDL.v                      ; yes             ; User Verilog HDL File  ; C:/altera/13.0sp1/ELEC 374/CPUProject/MdMuxVHDL.v         ;         ;
; bus_muxVHDL.v                    ; yes             ; User Verilog HDL File  ; C:/altera/13.0sp1/ELEC 374/CPUProject/bus_muxVHDL.v       ;         ;
; RAM.v                            ; yes             ; User Verilog HDL File  ; C:/altera/13.0sp1/ELEC 374/CPUProject/RAM.v               ;         ;
; Datapath2.v                      ; yes             ; User Verilog HDL File  ; C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath2.v         ;         ;
; SelectEncodeLogic.v              ; yes             ; User Verilog HDL File  ; C:/altera/13.0sp1/ELEC 374/CPUProject/SelectEncodeLogic.v ;         ;
; CONFF.v                          ; yes             ; User Verilog HDL File  ; C:/altera/13.0sp1/ELEC 374/CPUProject/CONFF.v             ;         ;
+----------------------------------+-----------------+------------------------+-----------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
;                                             ;       ;
; Total combinational functions               ; 0     ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 0     ;
;     -- 3 input functions                    ; 0     ;
;     -- <=2 input functions                  ; 0     ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 0     ;
;     -- arithmetic mode                      ; 0     ;
;                                             ;       ;
; Total registers                             ; 0     ;
;     -- Dedicated logic registers            ; 0     ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 65    ;
; Embedded Multiplier 9-bit elements          ; 0     ;
; Maximum fan-out node                        ; clk   ;
; Maximum fan-out                             ; 1     ;
; Total fan-out                               ; 65    ;
; Average fan-out                             ; 0.50  ;
+---------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                         ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------+--------------+
; Compilation Hierarchy Node ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name ; Library Name ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------+--------------+
; |Datapath2                 ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 65   ; 0            ; |Datapath2          ; work         ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Reg32:OutPort"                                                                                                         ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Q    ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "Q[31..1]" have no fanouts ;
; Q    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                    ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Reg32:InPort"                                                                                                                              ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                     ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; D    ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "D[31..1]" will be connected to GND. ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Reg32:CON"                                                                                                                                  ;
+------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                     ;
+------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; D    ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "D[31..1]" will be connected to GND. ;
; Q    ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "Q[31..1]" have no fanouts                      ;
+------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CONFF:CONFF"                                                                               ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; ConRegInput ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "bus_multiplexer:Bus_Multiplexer" ;
+--------------------+-------+----------+---------------------+
; Port               ; Type  ; Severity ; Details             ;
+--------------------+-------+----------+---------------------+
; BusMuxIn_R0[31..1] ; Input ; Info     ; Stuck at GND        ;
+--------------------+-------+----------+---------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "bus_encoder:Bus_Encoder" ;
+--------------+-------+----------+-------------------+
; Port         ; Type  ; Severity ; Details           ;
+--------------+-------+----------+-------------------+
; Data[31..25] ; Input ; Info     ; Stuck at GND      ;
+--------------+-------+----------+-------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:ALU|Sub_rca_32:sub_instance"                                                     ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; c_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; c_in  ; Input  ; Info     ; Stuck at GND                                                                        ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:ALU|Add_rca_32:inc_instance"                                                        ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; c_out    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; b[31..1] ; Input  ; Info     ; Stuck at GND                                                                        ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; c_in     ; Input  ; Info     ; Stuck at GND                                                                        ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:ALU|Add_rca_32:add_instance"                                                     ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; c_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; c_in  ; Input  ; Info     ; Stuck at GND                                                                        ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------+
; Port Connectivity Checks: "ALU:ALU|and_or:or_instance" ;
+-----------+-------+----------+-------------------------+
; Port      ; Type  ; Severity ; Details                 ;
+-----------+-------+----------+-------------------------+
; selection ; Input ; Info     ; Stuck at GND            ;
+-----------+-------+----------+-------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "ALU:ALU|and_or:and_instance" ;
+-----------+-------+----------+--------------------------+
; Port      ; Type  ; Severity ; Details                  ;
+-----------+-------+----------+--------------------------+
; selection ; Input ; Info     ; Stuck at VCC             ;
+-----------+-------+----------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Reg32:MAR"                                                                              ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Q[31..9] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Reg32:R0"                                                                                                              ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Q    ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "Q[31..1]" have no fanouts ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sun Mar 05 11:36:15 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file reg32.v
    Info (12023): Found entity 1: Reg32
Warning (12019): Can't analyze file -- file Register32.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file reg64.v
    Info (12023): Found entity 1: Reg64
Info (12021): Found 1 design units, including 1 entities, in source file cpu.bdf
    Info (12023): Found entity 1: CPU
Info (12021): Found 1 design units, including 1 entities, in source file mybusmux.v
    Info (12023): Found entity 1: mybusmux
Info (12021): Found 1 design units, including 1 entities, in source file bus_encoder.v
    Info (12023): Found entity 1: bus_encoder
Info (12021): Found 1 design units, including 1 entities, in source file mdmux.v
    Info (12023): Found entity 1: MDMux
Info (12021): Found 1 design units, including 1 entities, in source file and_or.v
    Info (12023): Found entity 1: and_or
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: ALU
Info (12021): Found 1 design units, including 1 entities, in source file alu_tb.v
    Info (12023): Found entity 1: ALU_tb
Info (12021): Found 1 design units, including 1 entities, in source file add_half.v
    Info (12023): Found entity 1: Add_half
Info (12021): Found 1 design units, including 1 entities, in source file add_full.v
    Info (12023): Found entity 1: Add_full
Info (12021): Found 1 design units, including 1 entities, in source file add_rca_4.v
    Info (12023): Found entity 1: Add_rca_4
Info (12021): Found 1 design units, including 1 entities, in source file add_rca_16.v
    Info (12023): Found entity 1: Add_rca_16
Info (12021): Found 1 design units, including 1 entities, in source file add_rca_32.v
    Info (12023): Found entity 1: Add_rca_32
Info (12021): Found 1 design units, including 1 entities, in source file negate.v
    Info (12023): Found entity 1: negate
Info (12021): Found 1 design units, including 1 entities, in source file sub_rca_32.v
    Info (12023): Found entity 1: Sub_rca_32
Info (12021): Found 1 design units, including 1 entities, in source file shift_right.v
    Info (12023): Found entity 1: shift_right
Info (12021): Found 1 design units, including 1 entities, in source file shift_left.v
    Info (12023): Found entity 1: shift_left
Info (12021): Found 1 design units, including 1 entities, in source file ror.v
    Info (12023): Found entity 1: ror
Info (12021): Found 1 design units, including 1 entities, in source file rol.v
    Info (12023): Found entity 1: rol
Info (12021): Found 1 design units, including 1 entities, in source file shra.v
    Info (12023): Found entity 1: shra
Info (12021): Found 1 design units, including 1 entities, in source file mult.v
    Info (12023): Found entity 1: mult
Info (12021): Found 1 design units, including 1 entities, in source file div.v
    Info (12023): Found entity 1: div
Info (12021): Found 1 design units, including 1 entities, in source file datapath.v
    Info (12023): Found entity 1: Datapath
Info (12021): Found 1 design units, including 1 entities, in source file mdmuxvhdl.v
    Info (12023): Found entity 1: MdMultiplexer
Info (12021): Found 1 design units, including 1 entities, in source file bus_muxvhdl.v
    Info (12023): Found entity 1: bus_multiplexer
Info (12021): Found 1 design units, including 1 entities, in source file and_datapath_tb.v
    Info (12023): Found entity 1: and_datapath_tb
Warning (12019): Can't analyze file -- file or_datapath_tb.v is missing
Warning (12019): Can't analyze file -- file add_datapath_tb.v is missing
Warning (12019): Can't analyze file -- file sub_datapath_tb.v is missing
Warning (12019): Can't analyze file -- file mul_datapath_tb.v is missing
Warning (12019): Can't analyze file -- file div_datapath_tb.v is missing
Warning (12019): Can't analyze file -- file shiftR_datapath_tb.v is missing
Warning (12019): Can't analyze file -- file shra_datapath_tb.v is missing
Warning (12019): Can't analyze file -- file shiftL_datapath_tb.v is missing
Warning (12019): Can't analyze file -- file ror_datapath_tb.v is missing
Warning (12019): Can't analyze file -- file rol_datapath_tb.v is missing
Warning (12019): Can't analyze file -- file neg_datapath_tb.v is missing
Warning (12019): Can't analyze file -- file not_datapath_tb.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file ram.v
    Info (12023): Found entity 1: RAM
Info (12021): Found 1 design units, including 1 entities, in source file ram_datapath_tb.v
    Info (12023): Found entity 1: ram_datapath_tb
Info (12021): Found 1 design units, including 1 entities, in source file datapath2.v
    Info (12023): Found entity 1: Datapath2
Info (12021): Found 1 design units, including 1 entities, in source file selectencodelogic.v
    Info (12023): Found entity 1: SelectEncodeLogic
Info (12021): Found 1 design units, including 1 entities, in source file conff.v
    Info (12023): Found entity 1: CONFF
Info (12021): Found 1 design units, including 1 entities, in source file ld_datapath_tb.v
    Info (12023): Found entity 1: ld_datapath_tb
Warning (10236): Verilog HDL Implicit Net warning at Datapath.v(52): created implicit net for "IRotp"
Warning (10236): Verilog HDL Implicit Net warning at Datapath2.v(45): created implicit net for "R0otp"
Warning (10236): Verilog HDL Implicit Net warning at Datapath2.v(82): created implicit net for "InPortOut"
Warning (10236): Verilog HDL Implicit Net warning at Datapath2.v(95): created implicit net for "ConRegInput"
Warning (10236): Verilog HDL Implicit Net warning at Datapath2.v(96): created implicit net for "ConOtp"
Warning (10236): Verilog HDL Implicit Net warning at Datapath2.v(99): created implicit net for "Input"
Warning (10236): Verilog HDL Implicit Net warning at Datapath2.v(99): created implicit net for "StrobeEnable"
Warning (10236): Verilog HDL Implicit Net warning at Datapath2.v(100): created implicit net for "Output"
Warning (10236): Verilog HDL Implicit Net warning at Datapath2.v(100): created implicit net for "OutPortIn"
Warning (10236): Verilog HDL Implicit Net warning at CONFF.v(4): created implicit net for "izi"
Warning (10236): Verilog HDL Implicit Net warning at CONFF.v(6): created implicit net for "nzi"
Warning (10236): Verilog HDL Implicit Net warning at CONFF.v(8): created implicit net for "ipi"
Warning (10236): Verilog HDL Implicit Net warning at CONFF.v(10): created implicit net for "ini"
Info (12127): Elaborating entity "Datapath2" for the top level hierarchy
Info (12128): Elaborating entity "SelectEncodeLogic" for hierarchy "SelectEncodeLogic:SEL"
Warning (10235): Verilog HDL Always Construct warning at SelectEncodeLogic.v(9): variable "Gra" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at SelectEncodeLogic.v(11): variable "Grb" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at SelectEncodeLogic.v(13): variable "Grc" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10270): Verilog HDL Case Statement warning at SelectEncodeLogic.v(17): incomplete case statement has no default case item
Warning (10235): Verilog HDL Always Construct warning at SelectEncodeLogic.v(40): variable "BAout" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at SelectEncodeLogic.v(41): variable "BAout" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at SelectEncodeLogic.v(42): variable "BAout" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at SelectEncodeLogic.v(43): variable "BAout" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at SelectEncodeLogic.v(44): variable "BAout" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at SelectEncodeLogic.v(45): variable "BAout" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at SelectEncodeLogic.v(46): variable "BAout" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at SelectEncodeLogic.v(47): variable "BAout" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at SelectEncodeLogic.v(48): variable "BAout" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at SelectEncodeLogic.v(49): variable "BAout" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at SelectEncodeLogic.v(50): variable "BAout" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at SelectEncodeLogic.v(51): variable "BAout" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at SelectEncodeLogic.v(52): variable "BAout" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at SelectEncodeLogic.v(53): variable "BAout" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at SelectEncodeLogic.v(54): variable "BAout" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at SelectEncodeLogic.v(55): variable "BAout" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10270): Verilog HDL Case Statement warning at SelectEncodeLogic.v(39): incomplete case statement has no default case item
Warning (10240): Verilog HDL Always Construct warning at SelectEncodeLogic.v(8): inferring latch(es) for variable "Rselect", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at SelectEncodeLogic.v(8): inferring latch(es) for variable "R15in", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at SelectEncodeLogic.v(8): inferring latch(es) for variable "R14in", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at SelectEncodeLogic.v(8): inferring latch(es) for variable "R13in", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at SelectEncodeLogic.v(8): inferring latch(es) for variable "R12in", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at SelectEncodeLogic.v(8): inferring latch(es) for variable "R11in", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at SelectEncodeLogic.v(8): inferring latch(es) for variable "R10in", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at SelectEncodeLogic.v(8): inferring latch(es) for variable "R9in", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at SelectEncodeLogic.v(8): inferring latch(es) for variable "R8in", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at SelectEncodeLogic.v(8): inferring latch(es) for variable "R7in", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at SelectEncodeLogic.v(8): inferring latch(es) for variable "R6in", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at SelectEncodeLogic.v(8): inferring latch(es) for variable "R5in", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at SelectEncodeLogic.v(8): inferring latch(es) for variable "R4in", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at SelectEncodeLogic.v(8): inferring latch(es) for variable "R3in", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at SelectEncodeLogic.v(8): inferring latch(es) for variable "R2in", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at SelectEncodeLogic.v(8): inferring latch(es) for variable "R1in", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at SelectEncodeLogic.v(8): inferring latch(es) for variable "R0in", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at SelectEncodeLogic.v(8): inferring latch(es) for variable "R15out", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at SelectEncodeLogic.v(8): inferring latch(es) for variable "R14out", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at SelectEncodeLogic.v(8): inferring latch(es) for variable "R13out", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at SelectEncodeLogic.v(8): inferring latch(es) for variable "R12out", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at SelectEncodeLogic.v(8): inferring latch(es) for variable "R11out", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at SelectEncodeLogic.v(8): inferring latch(es) for variable "R10out", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at SelectEncodeLogic.v(8): inferring latch(es) for variable "R9out", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at SelectEncodeLogic.v(8): inferring latch(es) for variable "R8out", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at SelectEncodeLogic.v(8): inferring latch(es) for variable "R7out", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at SelectEncodeLogic.v(8): inferring latch(es) for variable "R6out", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at SelectEncodeLogic.v(8): inferring latch(es) for variable "R5out", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at SelectEncodeLogic.v(8): inferring latch(es) for variable "R4out", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at SelectEncodeLogic.v(8): inferring latch(es) for variable "R3out", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at SelectEncodeLogic.v(8): inferring latch(es) for variable "R2out", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at SelectEncodeLogic.v(8): inferring latch(es) for variable "R1out", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at SelectEncodeLogic.v(8): inferring latch(es) for variable "R0out", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "R0out" at SelectEncodeLogic.v(8)
Info (10041): Inferred latch for "R1out" at SelectEncodeLogic.v(8)
Info (10041): Inferred latch for "R2out" at SelectEncodeLogic.v(8)
Info (10041): Inferred latch for "R3out" at SelectEncodeLogic.v(8)
Info (10041): Inferred latch for "R4out" at SelectEncodeLogic.v(8)
Info (10041): Inferred latch for "R5out" at SelectEncodeLogic.v(8)
Info (10041): Inferred latch for "R6out" at SelectEncodeLogic.v(8)
Info (10041): Inferred latch for "R7out" at SelectEncodeLogic.v(8)
Info (10041): Inferred latch for "R8out" at SelectEncodeLogic.v(8)
Info (10041): Inferred latch for "R9out" at SelectEncodeLogic.v(8)
Info (10041): Inferred latch for "R10out" at SelectEncodeLogic.v(8)
Info (10041): Inferred latch for "R11out" at SelectEncodeLogic.v(8)
Info (10041): Inferred latch for "R12out" at SelectEncodeLogic.v(8)
Info (10041): Inferred latch for "R13out" at SelectEncodeLogic.v(8)
Info (10041): Inferred latch for "R14out" at SelectEncodeLogic.v(8)
Info (10041): Inferred latch for "R15out" at SelectEncodeLogic.v(8)
Info (10041): Inferred latch for "R0in" at SelectEncodeLogic.v(8)
Info (10041): Inferred latch for "R1in" at SelectEncodeLogic.v(8)
Info (10041): Inferred latch for "R2in" at SelectEncodeLogic.v(8)
Info (10041): Inferred latch for "R3in" at SelectEncodeLogic.v(8)
Info (10041): Inferred latch for "R4in" at SelectEncodeLogic.v(8)
Info (10041): Inferred latch for "R5in" at SelectEncodeLogic.v(8)
Info (10041): Inferred latch for "R6in" at SelectEncodeLogic.v(8)
Info (10041): Inferred latch for "R7in" at SelectEncodeLogic.v(8)
Info (10041): Inferred latch for "R8in" at SelectEncodeLogic.v(8)
Info (10041): Inferred latch for "R9in" at SelectEncodeLogic.v(8)
Info (10041): Inferred latch for "R10in" at SelectEncodeLogic.v(8)
Info (10041): Inferred latch for "R11in" at SelectEncodeLogic.v(8)
Info (10041): Inferred latch for "R12in" at SelectEncodeLogic.v(8)
Info (10041): Inferred latch for "R13in" at SelectEncodeLogic.v(8)
Info (10041): Inferred latch for "R14in" at SelectEncodeLogic.v(8)
Info (10041): Inferred latch for "R15in" at SelectEncodeLogic.v(8)
Info (10041): Inferred latch for "Rselect[0]" at SelectEncodeLogic.v(13)
Info (10041): Inferred latch for "Rselect[1]" at SelectEncodeLogic.v(13)
Info (10041): Inferred latch for "Rselect[2]" at SelectEncodeLogic.v(13)
Info (10041): Inferred latch for "Rselect[3]" at SelectEncodeLogic.v(13)
Info (10041): Inferred latch for "Rselect[4]" at SelectEncodeLogic.v(13)
Info (12128): Elaborating entity "Reg32" for hierarchy "Reg32:R0"
Warning (10240): Verilog HDL Always Construct warning at Reg32.v(9): inferring latch(es) for variable "Q", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "Q[0]" at Reg32.v(9)
Info (10041): Inferred latch for "Q[1]" at Reg32.v(9)
Info (10041): Inferred latch for "Q[2]" at Reg32.v(9)
Info (10041): Inferred latch for "Q[3]" at Reg32.v(9)
Info (10041): Inferred latch for "Q[4]" at Reg32.v(9)
Info (10041): Inferred latch for "Q[5]" at Reg32.v(9)
Info (10041): Inferred latch for "Q[6]" at Reg32.v(9)
Info (10041): Inferred latch for "Q[7]" at Reg32.v(9)
Info (10041): Inferred latch for "Q[8]" at Reg32.v(9)
Info (10041): Inferred latch for "Q[9]" at Reg32.v(9)
Info (10041): Inferred latch for "Q[10]" at Reg32.v(9)
Info (10041): Inferred latch for "Q[11]" at Reg32.v(9)
Info (10041): Inferred latch for "Q[12]" at Reg32.v(9)
Info (10041): Inferred latch for "Q[13]" at Reg32.v(9)
Info (10041): Inferred latch for "Q[14]" at Reg32.v(9)
Info (10041): Inferred latch for "Q[15]" at Reg32.v(9)
Info (10041): Inferred latch for "Q[16]" at Reg32.v(9)
Info (10041): Inferred latch for "Q[17]" at Reg32.v(9)
Info (10041): Inferred latch for "Q[18]" at Reg32.v(9)
Info (10041): Inferred latch for "Q[19]" at Reg32.v(9)
Info (10041): Inferred latch for "Q[20]" at Reg32.v(9)
Info (10041): Inferred latch for "Q[21]" at Reg32.v(9)
Info (10041): Inferred latch for "Q[22]" at Reg32.v(9)
Info (10041): Inferred latch for "Q[23]" at Reg32.v(9)
Info (10041): Inferred latch for "Q[24]" at Reg32.v(9)
Info (10041): Inferred latch for "Q[25]" at Reg32.v(9)
Info (10041): Inferred latch for "Q[26]" at Reg32.v(9)
Info (10041): Inferred latch for "Q[27]" at Reg32.v(9)
Info (10041): Inferred latch for "Q[28]" at Reg32.v(9)
Info (10041): Inferred latch for "Q[29]" at Reg32.v(9)
Info (10041): Inferred latch for "Q[30]" at Reg32.v(9)
Info (10041): Inferred latch for "Q[31]" at Reg32.v(9)
Info (12128): Elaborating entity "MdMultiplexer" for hierarchy "MdMultiplexer:MMUX"
Info (12128): Elaborating entity "Reg64" for hierarchy "Reg64:Z"
Warning (10240): Verilog HDL Always Construct warning at Reg64.v(9): inferring latch(es) for variable "Q", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "Q[0]" at Reg64.v(9)
Info (10041): Inferred latch for "Q[1]" at Reg64.v(9)
Info (10041): Inferred latch for "Q[2]" at Reg64.v(9)
Info (10041): Inferred latch for "Q[3]" at Reg64.v(9)
Info (10041): Inferred latch for "Q[4]" at Reg64.v(9)
Info (10041): Inferred latch for "Q[5]" at Reg64.v(9)
Info (10041): Inferred latch for "Q[6]" at Reg64.v(9)
Info (10041): Inferred latch for "Q[7]" at Reg64.v(9)
Info (10041): Inferred latch for "Q[8]" at Reg64.v(9)
Info (10041): Inferred latch for "Q[9]" at Reg64.v(9)
Info (10041): Inferred latch for "Q[10]" at Reg64.v(9)
Info (10041): Inferred latch for "Q[11]" at Reg64.v(9)
Info (10041): Inferred latch for "Q[12]" at Reg64.v(9)
Info (10041): Inferred latch for "Q[13]" at Reg64.v(9)
Info (10041): Inferred latch for "Q[14]" at Reg64.v(9)
Info (10041): Inferred latch for "Q[15]" at Reg64.v(9)
Info (10041): Inferred latch for "Q[16]" at Reg64.v(9)
Info (10041): Inferred latch for "Q[17]" at Reg64.v(9)
Info (10041): Inferred latch for "Q[18]" at Reg64.v(9)
Info (10041): Inferred latch for "Q[19]" at Reg64.v(9)
Info (10041): Inferred latch for "Q[20]" at Reg64.v(9)
Info (10041): Inferred latch for "Q[21]" at Reg64.v(9)
Info (10041): Inferred latch for "Q[22]" at Reg64.v(9)
Info (10041): Inferred latch for "Q[23]" at Reg64.v(9)
Info (10041): Inferred latch for "Q[24]" at Reg64.v(9)
Info (10041): Inferred latch for "Q[25]" at Reg64.v(9)
Info (10041): Inferred latch for "Q[26]" at Reg64.v(9)
Info (10041): Inferred latch for "Q[27]" at Reg64.v(9)
Info (10041): Inferred latch for "Q[28]" at Reg64.v(9)
Info (10041): Inferred latch for "Q[29]" at Reg64.v(9)
Info (10041): Inferred latch for "Q[30]" at Reg64.v(9)
Info (10041): Inferred latch for "Q[31]" at Reg64.v(9)
Info (10041): Inferred latch for "Q[32]" at Reg64.v(9)
Info (10041): Inferred latch for "Q[33]" at Reg64.v(9)
Info (10041): Inferred latch for "Q[34]" at Reg64.v(9)
Info (10041): Inferred latch for "Q[35]" at Reg64.v(9)
Info (10041): Inferred latch for "Q[36]" at Reg64.v(9)
Info (10041): Inferred latch for "Q[37]" at Reg64.v(9)
Info (10041): Inferred latch for "Q[38]" at Reg64.v(9)
Info (10041): Inferred latch for "Q[39]" at Reg64.v(9)
Info (10041): Inferred latch for "Q[40]" at Reg64.v(9)
Info (10041): Inferred latch for "Q[41]" at Reg64.v(9)
Info (10041): Inferred latch for "Q[42]" at Reg64.v(9)
Info (10041): Inferred latch for "Q[43]" at Reg64.v(9)
Info (10041): Inferred latch for "Q[44]" at Reg64.v(9)
Info (10041): Inferred latch for "Q[45]" at Reg64.v(9)
Info (10041): Inferred latch for "Q[46]" at Reg64.v(9)
Info (10041): Inferred latch for "Q[47]" at Reg64.v(9)
Info (10041): Inferred latch for "Q[48]" at Reg64.v(9)
Info (10041): Inferred latch for "Q[49]" at Reg64.v(9)
Info (10041): Inferred latch for "Q[50]" at Reg64.v(9)
Info (10041): Inferred latch for "Q[51]" at Reg64.v(9)
Info (10041): Inferred latch for "Q[52]" at Reg64.v(9)
Info (10041): Inferred latch for "Q[53]" at Reg64.v(9)
Info (10041): Inferred latch for "Q[54]" at Reg64.v(9)
Info (10041): Inferred latch for "Q[55]" at Reg64.v(9)
Info (10041): Inferred latch for "Q[56]" at Reg64.v(9)
Info (10041): Inferred latch for "Q[57]" at Reg64.v(9)
Info (10041): Inferred latch for "Q[58]" at Reg64.v(9)
Info (10041): Inferred latch for "Q[59]" at Reg64.v(9)
Info (10041): Inferred latch for "Q[60]" at Reg64.v(9)
Info (10041): Inferred latch for "Q[61]" at Reg64.v(9)
Info (10041): Inferred latch for "Q[62]" at Reg64.v(9)
Info (10041): Inferred latch for "Q[63]" at Reg64.v(9)
Info (12128): Elaborating entity "ALU" for hierarchy "ALU:ALU"
Info (12128): Elaborating entity "and_or" for hierarchy "ALU:ALU|and_or:and_instance"
Info (12128): Elaborating entity "Add_rca_32" for hierarchy "ALU:ALU|Add_rca_32:add_instance"
Info (12128): Elaborating entity "Add_rca_16" for hierarchy "ALU:ALU|Add_rca_32:add_instance|Add_rca_16:M1"
Info (12128): Elaborating entity "Add_rca_4" for hierarchy "ALU:ALU|Add_rca_32:add_instance|Add_rca_16:M1|Add_rca_4:M1"
Info (12128): Elaborating entity "Add_full" for hierarchy "ALU:ALU|Add_rca_32:add_instance|Add_rca_16:M1|Add_rca_4:M1|Add_full:M1"
Info (12128): Elaborating entity "Add_half" for hierarchy "ALU:ALU|Add_rca_32:add_instance|Add_rca_16:M1|Add_rca_4:M1|Add_full:M1|Add_half:M1"
Info (12128): Elaborating entity "Sub_rca_32" for hierarchy "ALU:ALU|Sub_rca_32:sub_instance"
Info (12128): Elaborating entity "negate" for hierarchy "ALU:ALU|negate:negate_instance"
Info (12128): Elaborating entity "shift_right" for hierarchy "ALU:ALU|shift_right:shift_right_instance"
Info (12128): Elaborating entity "shift_left" for hierarchy "ALU:ALU|shift_left:shift_left_instance"
Info (12128): Elaborating entity "ror" for hierarchy "ALU:ALU|ror:ror_instance"
Warning (10240): Verilog HDL Always Construct warning at ror.v(5): inferring latch(es) for variable "temp", which holds its previous value in one or more paths through the always construct
Info (12128): Elaborating entity "rol" for hierarchy "ALU:ALU|rol:rol_instance"
Warning (10240): Verilog HDL Always Construct warning at rol.v(5): inferring latch(es) for variable "temp", which holds its previous value in one or more paths through the always construct
Info (12128): Elaborating entity "shra" for hierarchy "ALU:ALU|shra:shra_instance"
Info (12128): Elaborating entity "mult" for hierarchy "ALU:ALU|mult:mult_instance"
Warning (10199): Verilog HDL Case Statement warning at mult.v(27): case item expression never matches the case expression
Warning (10199): Verilog HDL Case Statement warning at mult.v(29): case item expression never matches the case expression
Warning (10199): Verilog HDL Case Statement warning at mult.v(31): case item expression never matches the case expression
Info (12128): Elaborating entity "div" for hierarchy "ALU:ALU|div:div_instance"
Info (12128): Elaborating entity "bus_encoder" for hierarchy "bus_encoder:Bus_Encoder"
Info (12128): Elaborating entity "bus_multiplexer" for hierarchy "bus_multiplexer:Bus_Multiplexer"
Info (12128): Elaborating entity "RAM" for hierarchy "RAM:RAM"
Info (12128): Elaborating entity "CONFF" for hierarchy "CONFF:CONFF"
Warning (12241): 4 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (144001): Generated suppressed messages file C:/altera/13.0sp1/ELEC 374/CPUProject/output_files/CPU.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 65 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "clk"
    Warning (15610): No output dependent on input pin "clr"
    Warning (15610): No output dependent on input pin "HIin"
    Warning (15610): No output dependent on input pin "HIout"
    Warning (15610): No output dependent on input pin "LOin"
    Warning (15610): No output dependent on input pin "LOout"
    Warning (15610): No output dependent on input pin "PCin"
    Warning (15610): No output dependent on input pin "PCout"
    Warning (15610): No output dependent on input pin "IRin"
    Warning (15610): No output dependent on input pin "Zin"
    Warning (15610): No output dependent on input pin "Zhighout"
    Warning (15610): No output dependent on input pin "Zlowout"
    Warning (15610): No output dependent on input pin "Yin"
    Warning (15610): No output dependent on input pin "MARin"
    Warning (15610): No output dependent on input pin "MDRin"
    Warning (15610): No output dependent on input pin "MDRout"
    Warning (15610): No output dependent on input pin "Read"
    Warning (15610): No output dependent on input pin "Write"
    Warning (15610): No output dependent on input pin "Cout"
    Warning (15610): No output dependent on input pin "MBIout"
    Warning (15610): No output dependent on input pin "manualBusInput[0]"
    Warning (15610): No output dependent on input pin "manualBusInput[1]"
    Warning (15610): No output dependent on input pin "manualBusInput[2]"
    Warning (15610): No output dependent on input pin "manualBusInput[3]"
    Warning (15610): No output dependent on input pin "manualBusInput[4]"
    Warning (15610): No output dependent on input pin "manualBusInput[5]"
    Warning (15610): No output dependent on input pin "manualBusInput[6]"
    Warning (15610): No output dependent on input pin "manualBusInput[7]"
    Warning (15610): No output dependent on input pin "manualBusInput[8]"
    Warning (15610): No output dependent on input pin "manualBusInput[9]"
    Warning (15610): No output dependent on input pin "manualBusInput[10]"
    Warning (15610): No output dependent on input pin "manualBusInput[11]"
    Warning (15610): No output dependent on input pin "manualBusInput[12]"
    Warning (15610): No output dependent on input pin "manualBusInput[13]"
    Warning (15610): No output dependent on input pin "manualBusInput[14]"
    Warning (15610): No output dependent on input pin "manualBusInput[15]"
    Warning (15610): No output dependent on input pin "manualBusInput[16]"
    Warning (15610): No output dependent on input pin "manualBusInput[17]"
    Warning (15610): No output dependent on input pin "manualBusInput[18]"
    Warning (15610): No output dependent on input pin "manualBusInput[19]"
    Warning (15610): No output dependent on input pin "manualBusInput[20]"
    Warning (15610): No output dependent on input pin "manualBusInput[21]"
    Warning (15610): No output dependent on input pin "manualBusInput[22]"
    Warning (15610): No output dependent on input pin "manualBusInput[23]"
    Warning (15610): No output dependent on input pin "manualBusInput[24]"
    Warning (15610): No output dependent on input pin "manualBusInput[25]"
    Warning (15610): No output dependent on input pin "manualBusInput[26]"
    Warning (15610): No output dependent on input pin "manualBusInput[27]"
    Warning (15610): No output dependent on input pin "manualBusInput[28]"
    Warning (15610): No output dependent on input pin "manualBusInput[29]"
    Warning (15610): No output dependent on input pin "manualBusInput[30]"
    Warning (15610): No output dependent on input pin "manualBusInput[31]"
    Warning (15610): No output dependent on input pin "OpCode[0]"
    Warning (15610): No output dependent on input pin "OpCode[1]"
    Warning (15610): No output dependent on input pin "OpCode[2]"
    Warning (15610): No output dependent on input pin "OpCode[3]"
    Warning (15610): No output dependent on input pin "OpCode[4]"
    Warning (15610): No output dependent on input pin "Gra"
    Warning (15610): No output dependent on input pin "Grb"
    Warning (15610): No output dependent on input pin "Grc"
    Warning (15610): No output dependent on input pin "Rin"
    Warning (15610): No output dependent on input pin "Rout"
    Warning (15610): No output dependent on input pin "BAout"
    Warning (15610): No output dependent on input pin "CONin"
    Warning (15610): No output dependent on input pin "OutportIn"
Info (21057): Implemented 65 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 65 input pins
    Info (21059): Implemented 0 output pins
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 155 warnings
    Info: Peak virtual memory: 4600 megabytes
    Info: Processing ended: Sun Mar 05 11:36:18 2023
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/altera/13.0sp1/ELEC 374/CPUProject/output_files/CPU.map.smsg.


