Authors,Title,Year,Source title,Volume,Issue,Art. No.,Page start,Page end,Page count,Cited by,DOI,Link,Document Type,Source,EID
"Thapa, R., Ataei, S., Stine, J.E.","WIP. Open-source standard cell characterization process flow on 45 nm (FreePDK45), 0.18 μm, 0.25 μm, 0.35 μm and 0.5 μm",2017,"2017 IEEE International Conference on Microelectronic Systems Education, MSE 2017",,, 7945072,"5","6",,,10.1109/MSE.2017.7945072,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85022231644&doi=10.1109%2fMSE.2017.7945072&partnerID=40&md5=e74c2bf7f401ac640c0c33d5c14de22f",Conference Paper,Scopus,2-s2.0-85022231644
"Ataei, S., Stine, J.E.","A reconfigurable replica bitline to determine optimum SRAM sense amplifier set time",2017,"Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI","Part F127756",,,"269","274",,,10.1145/3060403.3060463,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85021241950&doi=10.1145%2f3060403.3060463&partnerID=40&md5=d8b7b37704fdfe5031bf75b86dff8a65",Conference Paper,Scopus,2-s2.0-85021241950
"Stine, J.E., Sadeghian, M.","Optimized multipartite table methods for elementary function computation",2017,"Conference Record - Asilomar Conference on Signals, Systems and Computers",,, 7869647,"1590","1595",,,10.1109/ACSSC.2016.7869647,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85016254573&doi=10.1109%2fACSSC.2016.7869647&partnerID=40&md5=77df1a920157566ca1e4910484518ce8",Conference Paper,Scopus,2-s2.0-85016254573
"Ataei, S., Stine, J.E.","A 64 kb multi-threshold SRAM array with novel differential 8T bitcell in 32 nm SOI CMOS technology",2017,"2016 SOI-3D-Subthreshold Microelectronics Technology Unified Conference, S3S 2016",,, 7804388,"","",,,10.1109/S3S.2016.7804388,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85011279381&doi=10.1109%2fS3S.2016.7804388&partnerID=40&md5=a481008cc9f6a1e225cebf0e3d1f181d",Conference Paper,Scopus,2-s2.0-85011279381
"Ataei, S., Stine, J.E., Guthaus, M.R.","A 64 kb differential single-port 12T SRAM design with a bit-interleaving scheme for low-voltage operation in 32 nm SOI CMOS",2016,"Proceedings of the 34th IEEE International Conference on Computer Design, ICCD 2016",,, 7753333,"499","506",,,10.1109/ICCD.2016.7753333,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85006759523&doi=10.1109%2fICCD.2016.7753333&partnerID=40&md5=9315423e1d1d67f7734732aad3554660",Conference Paper,Scopus,2-s2.0-85006759523
"Guthaus, M.R., Stine, J.E., Ataei, S., Chen, B., Wu, B., Sarwar, M.","OpenRAM: An open-source memory compiler",2016,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD","07-10-November-2016",, 2980098,"","",,3,10.1145/2966986.2980098,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85001022633&doi=10.1145%2f2966986.2980098&partnerID=40&md5=92234f2a9452b42d9ee6118705d65b86",Conference Paper,Scopus,2-s2.0-85001022633
"Sadeghian, M., Stine, J.E., George Walters, E.","Optimized linear, quadratic and cubic interpolators for elementary function hardware implementations",2016,"Electronics (Switzerland)","5","2",,"","",,4,10.3390/electronics5020017,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84962920898&doi=10.3390%2felectronics5020017&partnerID=40&md5=32aa9553b3f7d34c4f5f58f765220886",Article,Scopus,2-s2.0-84962920898
"Ataei, S., Stine, J.E.","A differential single-port 8T SRAM bitcell for variability tolerance and low voltage operation",2016,"2015 6th International Green and Sustainable Computing Conference",,, 7393728,"","",,,10.1109/IGCC.2015.7393728,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84962910460&doi=10.1109%2fIGCC.2015.7393728&partnerID=40&md5=0090d71668aeee56baef852ba5eafd94",Conference Paper,Scopus,2-s2.0-84962910460
"Mallipeddi, S., Stine, J.E.","Revisiting redundant Booth with bias multipliers",2015,"Midwest Symposium on Circuits and Systems","2015-September",, 7282198,"","",,,10.1109/MWSCAS.2015.7282198,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84962045564&doi=10.1109%2fMWSCAS.2015.7282198&partnerID=40&md5=8056218752844be4f41fa62e5ebf8b1b",Conference Paper,Scopus,2-s2.0-84962045564
"Thompson, R., Stine, J.E.","An IEEE 754 double-precision floating-point multiplier for denormalized and normalized floating-point numbers",2015,"Proceedings of the International Conference on Application-Specific Systems, Architectures and Processors","2015-September",, 7245706,"62","63",,,10.1109/ASAP.2015.7245706,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84955622164&doi=10.1109%2fASAP.2015.7245706&partnerID=40&md5=28b3721d054d531f9898d21e3a6af7ce",Conference Paper,Scopus,2-s2.0-84955622164
"Ataei, S., Stine, J.E.","Multi replica bitline delay technique for variation tolerant timing of SRAM sense amplifiers",2015,"Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI","20-22-May-2015",,,"173","178",,3,10.1145/2742060.2742065,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84955462810&doi=10.1145%2f2742060.2742065&partnerID=40&md5=1d4ca8c81102f1471978fdc1b20d9d50",Conference Paper,Scopus,2-s2.0-84955462810
"Sarwar, M., Stine, J.E.","Enhancing the Unified Logical Effort algorithm for branching and load distribution",2014,"Proceedings - IEEE International Symposium on Circuits and Systems",,, 6865093,"173","176",,,10.1109/ISCAS.2014.6865093,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84907380553&doi=10.1109%2fISCAS.2014.6865093&partnerID=40&md5=6cb8cc9ae031babfb2cb69d517beec17",Conference Paper,Scopus,2-s2.0-84907380553
"Bui, S., Stine Jr., J.E.","Additional optimizations for parallel squarer units",2014,"Proceedings - IEEE International Symposium on Circuits and Systems",,, 6865140,"361","364",,2,10.1109/ISCAS.2014.6865140,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84907410086&doi=10.1109%2fISCAS.2014.6865140&partnerID=40&md5=43f7f8ddfd00029bf0756c6a9d5c706a",Conference Paper,Scopus,2-s2.0-84907410086
"Bui, S., Stine, J.E., Sadeghian, M.","Experiments with high speed parallel cubing units",2014,"Proceedings of IEEE Computer Society Annual Symposium on VLSI, ISVLSI",,, 6903334,"48","53",,1,10.1109/ISVLSI.2014.97,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84908179078&doi=10.1109%2fISVLSI.2014.97&partnerID=40&md5=d961f7c13abdcda11be62b04cc0e45f0",Conference Paper,Scopus,2-s2.0-84908179078
"Sadeghian, M., Stine, J.E., Walters III, E.G.","Optimized cubic chebyshev interpolator for elementary function hardware implementations",2014,"Proceedings - IEEE International Symposium on Circuits and Systems",,, 6865440,"1536","1539",,2,10.1109/ISCAS.2014.6865440,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84907404198&doi=10.1109%2fISCAS.2014.6865440&partnerID=40&md5=c1af3d4177670596803e353303ebadb4",Conference Paper,Scopus,2-s2.0-84907404198
"Sadeghian, M., Stine, J.E.","Optimized low-power elementary function approximation for Chebyshev series approximations",2012,"Conference Record - Asilomar Conference on Signals, Systems and Computers",,, 6489169,"1005","1009",,7,10.1109/ACSSC.2012.6489169,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84876278231&doi=10.1109%2fACSSC.2012.6489169&partnerID=40&md5=6aa8db2a8609ce7ad2b7ea9a76e4494b",Conference Paper,Scopus,2-s2.0-84876278231
"Sadeghian, M., Stine, J.E.","Elementary function approximation using optimized most significant bits of Chebyshev coefficients and truncated multipliers",2012,"Midwest Symposium on Circuits and Systems",,, 6292054,"450","453",,2,10.1109/MWSCAS.2012.6292054,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84867324844&doi=10.1109%2fMWSCAS.2012.6292054&partnerID=40&md5=92aff79f65de79d6334df2b0301a96e5",Conference Paper,Scopus,2-s2.0-84867324844
"Stine, J.E., Phadke, A., Tike, S.","A recursive-divide architecture for multiplication and division",2011,"Proceedings - IEEE International Symposium on Circuits and Systems",,, 5937779,"1179","1182",,,10.1109/ISCAS.2011.5937779,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79960886649&doi=10.1109%2fISCAS.2011.5937779&partnerID=40&md5=b99094ea20b0aca6955988de3634fb9c",Conference Paper,Scopus,2-s2.0-79960886649
"Stine, J.E., Chen, J., Castellanos, I., Sundararajan, G., Qayam, M., Kumar, P., Remington, J., Sohoni, S.","FreePDK v2.0: Transitioning VLSI education towards nanometer variation-aware Designs",2009,"2009 IEEE International Conference on Microelectronic Systems Education, MSE 2009",,, 5270820,"100","103",,10,10.1109/MSE.2009.5270820,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-70449701717&doi=10.1109%2fMSE.2009.5270820&partnerID=40&md5=e289720eb61f74fa52e48d0ffc98d0d5",Conference Paper,Scopus,2-s2.0-70449701717
"Chen, J., Stine, J.E.","Parallel-prefix ling structures for modulo 2n - 1 Addition",2009,"Proceedings of the International Conference on Application-Specific Systems, Architectures and Processors",,, 5200005,"16","23",,8,10.1109/ASAP.2009.43,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-71049135687&doi=10.1109%2fASAP.2009.43&partnerID=40&md5=d3cb6ee5120e667dc4fb71942be4e78e",Conference Paper,Scopus,2-s2.0-71049135687
"Castellanos, I.D., Stine, J.E.","Compressor trees for decimal partial product reduction",2008,"Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI",,,,"107","110",,13,10.1145/1366110.1366137,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-56749130488&doi=10.1145%2f1366110.1366137&partnerID=40&md5=2fd3a240fc14c9e0b720df2dc551abca",Conference Paper,Scopus,2-s2.0-56749130488
"Choday, H., Stine, J.E.","Single-ended half-swing low-power SRAM design",2008,"Conference Record - Asilomar Conference on Signals, Systems and Computers",,, 5074805,"2108","2112",,,10.1109/ACSSC.2008.5074805,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-70349666969&doi=10.1109%2fACSSC.2008.5074805&partnerID=40&md5=36abf22d5ab80bf9b7037303705b5faa",Conference Paper,Scopus,2-s2.0-70349666969
"Castellanos, I.D., Stine, J.E.","Decimal partial product generation architectures",2008,"Midwest Symposium on Circuits and Systems",,, 4616961,"962","965",,3,10.1109/MWSCAS.2008.4616961,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-54249149960&doi=10.1109%2fMWSCAS.2008.4616961&partnerID=40&md5=b7b70dcbd1f9240f0c152475fdef3457",Conference Paper,Scopus,2-s2.0-54249149960
"Chen, J., Stine, J.E.","Enhancing parallel-prefix structures using carry-save notation",2008,"Midwest Symposium on Circuits and Systems",,, 4616809,"354","357",,2,10.1109/MWSCAS.2008.4616809,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-54249090835&doi=10.1109%2fMWSCAS.2008.4616809&partnerID=40&md5=34f1c924c0ddae9f4ea17bf5c42b151b",Conference Paper,Scopus,2-s2.0-54249090835
"Upadhyay, S., Stine, J.E.","Pipelining high-radix SRT division algorithms",2007,"Midwest Symposium on Circuits and Systems",,, 4488595,"309","312",,1,10.1109/MWSCAS.2007.4488595,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-51449120075&doi=10.1109%2fMWSCAS.2007.4488595&partnerID=40&md5=b8905331a17515192f3436e1d64ea987",Conference Paper,Scopus,2-s2.0-51449120075
"Stine, J.E., Blank, J.M.","Partial product reduction for parallel cubing",2007,"Proceedings - IEEE Computer Society Annual Symposium on VLSI: Emerging VLSI Technologies and Architectures",,, 4208937,"337","342",,4,10.1109/ISVLSI.2007.78,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-36349015294&doi=10.1109%2fISVLSI.2007.78&partnerID=40&md5=72f3287f46a7bda0bb371d7e1e58c5a1",Conference Paper,Scopus,2-s2.0-36349015294
"Stine, J.E., Castellanos, I., Wood, M., Henson, J., Love, F., Davis, W.R., Franzon, P.D., Bûcher, M., Basavarajaiah, S., Oh, J., Jenkal, R.","FreePDK: An open-source variation-aware design kit",2007,"Proceedings - MSE 2007: 2007 IEEE International Conference on Microelectronic Systems Education: Educating Systems Designers for the Global Economy and a Secure World",,, 4231502,"173","174",,128,10.1109/MSE.2007.44,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34548782738&doi=10.1109%2fMSE.2007.44&partnerID=40&md5=f2b773cb99bb5b3cf7afad82ade2d556",Conference Paper,Scopus,2-s2.0-34548782738
"Stine, J.E., Grad, J.","Low power and high speed addition strategies for VLSI",2007,"ICSICT-2006: 2006 8th International Conference on Solid-State and Integrated Circuit Technology, Proceedings",,, 4098488,"1610","1613",,,10.1109/ICSICT.2006.306327,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34547257350&doi=10.1109%2fICSICT.2006.306327&partnerID=40&md5=451f55b688e4fb1e6bcc351761e28355",Conference Paper,Scopus,2-s2.0-34547257350
"Castellanos, I.D., Stine, J.E.","Experiments for decimal floating-point division by recurrence",2006,"Conference Record - Asilomar Conference on Signals, Systems and Computers",,, 4176864,"1716","1720",,,10.1109/ACSSC.2006.355054,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-47049118957&doi=10.1109%2fACSSC.2006.355054&partnerID=40&md5=3eff47b0c83db792a4e098b6c47c0a5b",Conference Paper,Scopus,2-s2.0-47049118957
"Grad, J., Stine, J.E.","A multi-mode low-energy binary adder",2006,"Conference Record - Asilomar Conference on Signals, Systems and Computers",,, 4176940,"2065","2068",,2,10.1109/ACSSC.2006.355130,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-47049083288&doi=10.1109%2fACSSC.2006.355130&partnerID=40&md5=ee657babc0e9fa5a845a98d99e55961c",Conference Paper,Scopus,2-s2.0-47049083288
"Stine, J.E., Naresh, N.","Compressed symmetric tables for accurate function approximation of reciprocals",2006,"Proceedings - IEEE International Symposium on Circuits and Systems",,, 1692706,"799","802",,3,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34547275988&partnerID=40&md5=23c27f17aaf5bd252f815f8b813db24d",Conference Paper,Scopus,2-s2.0-34547275988
"Grad, J., Stine, J.H.","Low power binary addition using carry increment adders",2006,"Proceedings - IEEE International Symposium on Circuits and Systems",,, 1692511,"17","20",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34547251115&partnerID=40&md5=12afca556f2a327a7d39fdc128dc253b",Conference Paper,Scopus,2-s2.0-34547251115
"Castellanos, I.D., Stine, J.E.","A 64-bit decimal floating-point comparator",2006,"Proceedings of the International Conference on Application-Specific Systems, Architectures and Processors",,, 4019505,"138","144",,1,10.1109/ASAP.2006.2,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34547405690&doi=10.1109%2fASAP.2006.2&partnerID=40&md5=c283bd4fd6635cc606c9b7c16cbbef9b",Conference Paper,Scopus,2-s2.0-34547405690
"Acton, S., Debrunner, V., Javidi, T., Naylor, P.A., Fuhrmann, D.R., Pattichis, M.S., Nguyen, T., Schulte, M., Stine Jr., J.E., Reibman, A.R., Douglas, S.C., Creusere, C., Tummala, M., Farques, M.P., Kragh, F., Matthews, M.B.","Conference Record - Asilomar Conference on Signals, Systems and Computers, ACSSC '06: Foreword",2006,"Conference Record - Asilomar Conference on Signals, Systems and Computers",,, 4176498,"","",,,10.1109/ACSSC.2006.356569,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-47049118181&doi=10.1109%2fACSSC.2006.356569&partnerID=40&md5=ed9e81427c2615062151ce346efa79bd",Editorial,Scopus,2-s2.0-47049118181
"Grad, J., Stine, J.E.","Dual-mode high-speed low-energy binary addition",2006,"Proceedings - IEEE Computer Society Annual Symposium on Emerging VLSI Technologies and Architectures 2006","2006",, 1602480,"428","429",,1,10.1109/ISVLSI.2006.37,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33749335926&doi=10.1109%2fISVLSI.2006.37&partnerID=40&md5=270267cbbffb3db8181581289eba2a1b",Conference Paper,Scopus,2-s2.0-33749335926
"Grad, J., Stine, J.E.","New algorithms for carry propagation",2005,"Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI",,, P2.17,"396","399",,3,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-29244437577&partnerID=40&md5=28ce4f562ac751f9110f0ae485291bf5",Conference Paper,Scopus,2-s2.0-29244437577
"Chen, J., Stine, J.E.","Optimizations of bipartite memory systems for multiplicative divide and square root",2005,"Midwest Symposium on Circuits and Systems","2005",, 1594387,"1458","1461",,,10.1109/MWSCAS.2005.1594387,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33847114866&doi=10.1109%2fMWSCAS.2005.1594387&partnerID=40&md5=a6b3f9713bee3101d1f534608472b600",Conference Paper,Scopus,2-s2.0-33847114866
"Stine, J.E., Schulte, M.J.","A combined two's complement and floating-point comparator",2005,"Proceedings - IEEE International Symposium on Circuits and Systems",,, 1464531,"89","92",,13,10.1109/ISCAS.2005.1464531,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34547398439&doi=10.1109%2fISCAS.2005.1464531&partnerID=40&md5=da2699c849df9d6e00a8c3a2c11f6b6b",Conference Paper,Scopus,2-s2.0-34547398439
"Jachimiec, N., Hiev, N., Stine, J.","Strategies for VLSI implementations of finite field inversion algorithms",2005,"Midwest Symposium on Circuits and Systems","2005",, 1594419,"1589","1592",,2,10.1109/MWSCAS.2005.1594419,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33847119093&doi=10.1109%2fMWSCAS.2005.1594419&partnerID=40&md5=ac2b4e457e5f030abb2d48c1486bb3f4",Conference Paper,Scopus,2-s2.0-33847119093
"Grad, J., Stine, J.E., Neiman, D.D.","Real world SOC experience for the classroom",2005,"Proceedings - 2005 IEEE International Conference on Microelectronic Systems Education, MSE '05 - Promoting Excellence and Innovation in Microelectronic Systems Education","2005",, 1509358,"49","50",,4,10.1109/MSE.2005.46,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33746123447&doi=10.1109%2fMSE.2005.46&partnerID=40&md5=24e057b2bd39bfd634609faaf98450d5",Conference Paper,Scopus,2-s2.0-33746123447
"Stine, J.E., Babb, C.R., Dave, V.B.","Constant addition utilizing flagged prefix structures",2005,"Proceedings - IEEE International Symposium on Circuits and Systems",,, 1464676,"668","671",,7,10.1109/ISCAS.2005.1464676,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-67649099965&doi=10.1109%2fISCAS.2005.1464676&partnerID=40&md5=11383303be559cbc8bab2c51360e3843",Conference Paper,Scopus,2-s2.0-67649099965
"Stine, J.E., Grad, J., Castellanos, I., Blank, J., Dave, V., Prakash, M., Iliev, N., Jachimiec, N.","A framework for high-level synthesis of system-on-chip designs",2005,"Proceedings - 2005 IEEE International Conference on Microelectronic Systems Education, MSE '05 - Promoting Excellence and Innovation in Microelectronic Systems Education","2005",, 1509366,"67","68",,31,10.1109/MSE.2005.8,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33746163470&doi=10.1109%2fMSE.2005.8&partnerID=40&md5=bc05999417891d759e41f6e591098e37",Conference Paper,Scopus,2-s2.0-33746163470
"Grad, J., Stine, J.E.","A hybrid Ling carry-select adder",2004,"Conference Record - Asilomar Conference on Signals, Systems and Computers","2",,,"1363","1367",,3,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-21644480157&partnerID=40&md5=bc68a8a4d207610e1c77aa985af39e13",Conference Paper,Scopus,2-s2.0-21644480157
"Akkaş, A., Schulte, M.J., Stine, J.E.","Intrinsic compiler support for interval arithmetic",2004,"Numerical Algorithms","37","1-4 SPEC. ISS.",,"13","20",,2,10.1023/B:NUMA.0000049454.47893.3c,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-10044288581&doi=10.1023%2fB%3aNUMA.0000049454.47893.3c&partnerID=40&md5=9b1018afdc763d830b60b05caed1b0ec",Conference Paper,Scopus,2-s2.0-10044288581
"Iliev, N., Stine, J.E., Jachimiec, N.","Parallel programmable finite field GF(2m) multipliers",2004,"Proceedings - IEEE Computer Society Annual Symposium on VLSI: Emerging Trends in VLSI Systems Design",,,,"299","302",,6,10.1109/ISVLSI.2004.1339564,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-4544384377&doi=10.1109%2fISVLSI.2004.1339564&partnerID=40&md5=da19bc6f4ca373be51569f8c018a0d01",Conference Paper,Scopus,2-s2.0-4544384377
"Katkar, A.A., Stine, J.E.","Modified booth truncated multipliers",2004,"Proceedings of the ACM Great Lakes Symposium on VLSI",,,,"444","447",,4,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-2942653505&partnerID=40&md5=31cb84d48a3956f8259d07ac9a02cbf6",Conference Paper,Scopus,2-s2.0-2942653505
"Kaas, C.M., Stine, J.E.","A combined interval and floating-point comparator",2003,"Conference Record of the Asilomar Conference on Signals, Systems and Computers","2",,,"2242","2246",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-4143092826&partnerID=40&md5=37184b4e6b80bb87244a344663c07cff",Conference Paper,Scopus,2-s2.0-4143092826
"Shinkre, B.A., Stine, J.E.","A pipelined clock-delayed domino carry-lookahead adder",2003,"Proceedings of the IEEE Great Lakes Symposium on VLSI",,,,"171","175",,3,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0038375776&partnerID=40&md5=75d3eabdfe84cfad0211c29b497971d2",Conference Paper,Scopus,2-s2.0-0038375776
"Stine, J.E., Duverne, O.M.","Variations on truncated multiplication",2003,"Proceedings - Euromicro Symposium on Digital System Design, DSD 2003",,,,"112","119",,34,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84944319762&partnerID=40&md5=793e17558857d2b04f1ab40b64a36e85",Conference Paper,Scopus,2-s2.0-84944319762
"Grad, J., Stine, J.E.","A standard cell library for student projects",2003,"Proceedings - 2003 IEEE International Conference on Microelectronic Systems Education: Educating Tomorrow's Microsystems Designers, MSE 2003",,, 1205272,"98","99",,25,10.1109/MSE.2003.1205272,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-2942686943&doi=10.1109%2fMSE.2003.1205272&partnerID=40&md5=474f6f46114e72662b51f02041c898d7",Conference Paper,Scopus,2-s2.0-2942686943
"Grad, J., Stine, J.E.","Hybrid EMODL ling addition",2002,"Conference Record of the Asilomar Conference on Signals, Systems and Computers","2",,,"1624","1628",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0038643974&partnerID=40&md5=db729db577f93762c73f7f6887e87c66",Conference Paper,Scopus,2-s2.0-0038643974
"Wires, K.E., Schulte, M.J., Stine, J.E.","Combined IEEE compliant and truncated floating point multipliers for reduced power dissipation",2001,"Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors",,, 74,"497","500",,8,10.1109/ICCD.2001.955074,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0035178780&doi=10.1109%2fICCD.2001.955074&partnerID=40&md5=77a9c543630604321a90275026856b5a",Article,Scopus,2-s2.0-0035178780
"Wang, A.Z., Feng, H.G., Gong, K., Zhan, R.Y., Stine, J.","On-chip ESD protection design for integrated circuits: An overview for IC designers",2001,"Microelectronics Journal","32","9",,"733","747",,22,10.1016/S0026-2692(01)00060-X,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0035452364&doi=10.1016%2fS0026-2692%2801%2900060-X&partnerID=40&md5=f0003b754822550e93f1a737f87e1df6",Review,Scopus,2-s2.0-0035452364
"Wires, K.E., Schulte, M.J., Stine, J.E.","Variable-correction truncated floating point multipliers",2000,"Conference Record of the Asilomar Conference on Signals, Systems and Computers","2",,,"1344","1348",,12,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0034441814&partnerID=40&md5=ec4d36cb326693f3ab940a06e1bd0b4e",Conference Paper,Scopus,2-s2.0-0034441814
"Schulte, M.J., Stine, J.E.","Approximating elementary functions with symmetric bipartite tables",1999,"IEEE Transactions on Computers","48","8",,"842","847",,100,10.1109/12.795125,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0000863986&doi=10.1109%2f12.795125&partnerID=40&md5=258045f868136ab1a99dccbf7d30f0f4",Article,Scopus,2-s2.0-0000863986
"Stine, J.E., Schulte, M.J.","Symmetric table addition method for accurate function approximation",1999,"Journal of VLSI Signal Processing Systems for Signal, Image, and Video Technology","21","2",,"167","177",,68,10.1023/A:1008004523235,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0032680765&doi=10.1023%2fA%3a1008004523235&partnerID=40&md5=284d5687e86fb6aa3129504412e1cdcf",Article,Scopus,2-s2.0-0032680765
"Stine, James E., Schulte, Michael J.","Combined interval and floating-point divider",1998,"Conference Record of the Asilomar Conference on Signals, Systems and Computers","1",,,"218","222",,5,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0032255894&partnerID=40&md5=79a772dea20bbb0c542e5ef337b64d6e",Conference Paper,Scopus,2-s2.0-0032255894
"Stine, James E., Schulte, Michael J.","Combined interval and floating point multiplier",1998,"Proceedings of the IEEE Great Lakes Symposium on VLSI",,,,"208","213",,14,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0031676172&partnerID=40&md5=ac945d6945190b3c051ec452ad21416e",Conference Paper,Scopus,2-s2.0-0031676172
"Schulte, Michael J., Stine, James E., Wires, Kent E.","High-speed reciprocal approximations",1998,"Conference Record of the Asilomar Conference on Signals, Systems and Computers","2",,,"1183","1187",,12,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0031649449&partnerID=40&md5=8fdbd5b302ee3a469980f70690803bef",Conference Paper,Scopus,2-s2.0-0031649449
"Schulte, Michael J., Stine, James E.","Symmetric bipartite tables for accurate function approximation",1997,"Proceedings - Symposium on Computer Arithmetic",,,,"175","183",,51,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0030660020&partnerID=40&md5=c13c02e297ca7ee49e9fe41d2ecbf195",Conference Paper,Scopus,2-s2.0-0030660020
"Schulte, Michael J., Stine, James E.","Accurate function approximations by symmetric table lookup and addition",1997,"Proceedings of the International Conference on Application-Specific Systems, Architectures and Processors",,,,"144","153",,13,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0030693572&partnerID=40&md5=381e72e9f30cf195c5a63bac4bf3456d",Conference Paper,Scopus,2-s2.0-0030693572
