5 10 101 5 *
8 /Users/trevorw/projects/devel/covered/diags/verilog -t main -vcd param3.2.vcd -o param3.2.cdd -v param3.2.v -D DUMP
3 0 $root "$root" NA 0 0 1
3 0 main "main" param3.2.v 1 25 1
1 major 0 c0000 1 0 31 0 32 17 1 0 0 0 0
1 x 5 70004 1 0 0 0 1 17 0 1 1 1 0
1 y 5 70007 1 0 0 0 1 17 0 1 0 0 0
3 1 main.$u0 "main.$u0" param3.2.v 0 20 1
3 0 foo "main.bar1" param3.2.v 27 34 1
2 1 32 f0013 1 32 1008 0 0 32 1 alpha
2 2 32 b000b 3 1 100c 0 0 1 1 b
2 3 32 b0013 4 2 128c 1 2 1 18 0 1 0 1 0 1
2 4 32 70007 0 1 1410 0 0 1 1 a
2 5 32 70013 4 35 e 3 4
1 alpha 0 c0000 1 0 31 0 32 17 1 0 0 0 0
1 b 28 6 1 0 0 0 1 17 1 1 1 1 0
1 a 30 60005 1 0 0 0 1 17 1 1 1 1 0
4 5 f 5 5
3 0 foo "main.bar2" param3.2.v 27 34 1
2 6 32 f0013 1 32 1008 0 0 32 1 alpha
2 7 32 b000b 1 1 1004 0 0 1 1 b
2 8 32 b0013 2 2 1088 6 7 1 18 0 1 0 1 0 0
2 9 32 70007 0 1 1410 0 0 1 1 a
2 10 32 70013 2 35 a 8 9
1 alpha 0 c0000 1 0 31 0 32 17 1 0 0 0 0
1 b 28 6 1 0 0 0 1 17 1 1 0 0 0
1 a 30 60005 1 0 0 0 1 17 1 1 0 0 0
4 10 f 10 10
