// Seed: 464305604
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_8;
endmodule
module module_1 #(
    parameter id_5 = 32'd79
) (
    id_1,
    id_2,
    id_3,
    id_4,
    _id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  output logic [7:0] id_7;
  output logic [7:0] id_6;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4
  );
  inout wire _id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_9;
  assign id_6[id_5] = id_4 == -1'h0;
  assign id_4 = id_9;
  wire  id_10;
  wire  id_11;
  logic id_12;
  assign id_12[id_5-1]  = id_9;
  assign id_7[-1'b0|-1] = 1'b0;
endmodule
