// Seed: 380321396
module module_0 (
    input tri0 id_0
    , id_5,
    input supply0 id_1,
    output wor id_2,
    output supply1 id_3
);
  wire id_6;
  id_7(
      .id_0(1), .id_1(1), .id_2(id_1), .id_3(id_2), .id_4(1), .id_5(id_0)
  );
  wire id_8;
endmodule
macromodule module_1 (
    input wire id_0,
    output tri1 id_1,
    output supply0 id_2,
    input wand id_3,
    input tri0 id_4,
    output supply1 id_5,
    input uwire id_6
);
  event id_8;
  assign id_5 = 1;
  module_0 modCall_1 (
      id_6,
      id_0,
      id_5,
      id_1
  );
  assign modCall_1.type_9 = 0;
  assign id_2 = 1'h0;
  wire id_9;
  assign id_5 = 1;
  static id_10(
      .id_0((1'h0)), .id_1(id_8), .id_2(1)
  );
endmodule
