<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/PowerPC/PPCMIPeephole.cpp Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">10.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_1854d513cb8eef295481a59a854f7656.html">PowerPC</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">PPCMIPeephole.cpp</div>  </div>
</div><!--header-->
<div class="contents">
<a href="PPCMIPeephole_8cpp.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===-------------- PPCMIPeephole.cpp - MI Peephole Cleanups -------------===//</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//===---------------------------------------------------------------------===//</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">// This pass performs peephole optimizations to clean up ugly code</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">// sequences at the MachineInstruction layer.  It runs at the end of</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">// the SSA phases, following VSX swap removal.  A pass of dead code</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">// elimination follows this one for quick clean-up of any dead</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">// instructions introduced here.  Although we could do this as callbacks</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">// from the generic peephole pass, this would have a couple of bad</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">// effects:  it might remove optimization opportunities for VSX swap</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment">// removal, and it would miss cleanups made possible following VSX</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">// swap removal.</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment">//===---------------------------------------------------------------------===//</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;</div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="PPCMCTargetDesc_8h.html">MCTargetDesc/PPCMCTargetDesc.h</a>&quot;</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="PPCPredicates_8h.html">MCTargetDesc/PPCPredicates.h</a>&quot;</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="PPC_8h.html">PPC.h</a>&quot;</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="PPCInstrBuilder_8h.html">PPCInstrBuilder.h</a>&quot;</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="PPCInstrInfo_8h.html">PPCInstrInfo.h</a>&quot;</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="PPCMachineFunctionInfo_8h.html">PPCMachineFunctionInfo.h</a>&quot;</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="PPCTargetMachine_8h.html">PPCTargetMachine.h</a>&quot;</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Statistic_8h.html">llvm/ADT/Statistic.h</a>&quot;</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineBlockFrequencyInfo_8h.html">llvm/CodeGen/MachineBlockFrequencyInfo.h</a>&quot;</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineDominators_8h.html">llvm/CodeGen/MachineDominators.h</a>&quot;</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineFunctionPass_8h.html">llvm/CodeGen/MachineFunctionPass.h</a>&quot;</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineInstrBuilder_8h.html">llvm/CodeGen/MachineInstrBuilder.h</a>&quot;</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachinePostDominators_8h.html">llvm/CodeGen/MachinePostDominators.h</a>&quot;</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineRegisterInfo_8h.html">llvm/CodeGen/MachineRegisterInfo.h</a>&quot;</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="InitializePasses_8h.html">llvm/InitializePasses.h</a>&quot;</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Debug_8h.html">llvm/Support/Debug.h</a>&quot;</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;</div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="keyword">using namespace </span><a class="code" href="namespacellvm.html">llvm</a>;</div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;</div><div class="line"><a name="l00040"></a><span class="lineno"><a class="line" href="PPCMIPeephole_8cpp.html#ad78e062f62e0d6e453941fb4ca843e4d">   40</a></span>&#160;<span class="preprocessor">#define DEBUG_TYPE &quot;ppc-mi-peepholes&quot;</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<a class="code" href="namespacellvm.html#a0bf75467957937ad23ad7be19f489934">STATISTIC</a>(RemoveTOCSave, <span class="stringliteral">&quot;Number of TOC saves removed&quot;</span>);</div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<a class="code" href="namespacellvm.html#a0bf75467957937ad23ad7be19f489934">STATISTIC</a>(MultiTOCSaves,</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;          <span class="stringliteral">&quot;Number of functions with multiple TOC saves that must be kept&quot;</span>);</div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<a class="code" href="namespacellvm.html#a0bf75467957937ad23ad7be19f489934">STATISTIC</a>(NumTOCSavesInPrologue, <span class="stringliteral">&quot;Number of TOC saves placed in the prologue&quot;</span>);</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<a class="code" href="namespacellvm.html#a0bf75467957937ad23ad7be19f489934">STATISTIC</a>(NumEliminatedSExt, <span class="stringliteral">&quot;Number of eliminated sign-extensions&quot;</span>);</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<a class="code" href="namespacellvm.html#a0bf75467957937ad23ad7be19f489934">STATISTIC</a>(NumEliminatedZExt, <span class="stringliteral">&quot;Number of eliminated zero-extensions&quot;</span>);</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<a class="code" href="namespacellvm.html#a0bf75467957937ad23ad7be19f489934">STATISTIC</a>(NumOptADDLIs, <span class="stringliteral">&quot;Number of optimized ADD instruction fed by LI&quot;</span>);</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<a class="code" href="namespacellvm.html#a0bf75467957937ad23ad7be19f489934">STATISTIC</a>(NumConvertedToImmediateForm,</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;          <span class="stringliteral">&quot;Number of instructions converted to their immediate form&quot;</span>);</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<a class="code" href="namespacellvm.html#a0bf75467957937ad23ad7be19f489934">STATISTIC</a>(NumFunctionsEnteredInMIPeephole,</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;          <span class="stringliteral">&quot;Number of functions entered in PPC MI Peepholes&quot;</span>);</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<a class="code" href="namespacellvm.html#a0bf75467957937ad23ad7be19f489934">STATISTIC</a>(NumFixedPointIterations,</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;          <span class="stringliteral">&quot;Number of fixed-point iterations converting reg-reg instructions &quot;</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;          <span class="stringliteral">&quot;to reg-imm ones&quot;</span>);</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<a class="code" href="namespacellvm.html#a0bf75467957937ad23ad7be19f489934">STATISTIC</a>(NumRotatesCollapsed,</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;          <span class="stringliteral">&quot;Number of pairs of rotate left, clear left/right collapsed&quot;</span>);</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<a class="code" href="namespacellvm.html#a0bf75467957937ad23ad7be19f489934">STATISTIC</a>(NumEXTSWAndSLDICombined,</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;          <span class="stringliteral">&quot;Number of pairs of EXTSW and SLDI combined as EXTSWSLI&quot;</span>);</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1cl_1_1opt.html">cl::opt&lt;bool&gt;</a></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<a class="code" href="PPCMIPeephole_8cpp.html#ae0c1bda54461f24d370693152df34f69">FixedPointRegToImm</a>(<span class="stringliteral">&quot;ppc-reg-to-imm-fixed-point&quot;</span>, <a class="code" href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">cl::Hidden</a>, <a class="code" href="namespacellvm_1_1cl.html#a10a041239ae1870cfcc064bfaa79fb65">cl::init</a>(<span class="keyword">true</span>),</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;                   <a class="code" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(<span class="stringliteral">&quot;Iterate to a fixed point when attempting to &quot;</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;                            <span class="stringliteral">&quot;convert reg-reg instructions to reg-imm&quot;</span>));</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1cl_1_1opt.html">cl::opt&lt;bool&gt;</a></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<a class="code" href="PPCMIPeephole_8cpp.html#a436bab5c30ae6a2936a8748368bc8a46">ConvertRegReg</a>(<span class="stringliteral">&quot;ppc-convert-rr-to-ri&quot;</span>, <a class="code" href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">cl::Hidden</a>, <a class="code" href="namespacellvm_1_1cl.html#a10a041239ae1870cfcc064bfaa79fb65">cl::init</a>(<span class="keyword">true</span>),</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;              <a class="code" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(<span class="stringliteral">&quot;Convert eligible reg+reg instructions to reg+imm&quot;</span>));</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1cl_1_1opt.html">cl::opt&lt;bool&gt;</a></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;    <a class="code" href="PPCMIPeephole_8cpp.html#a37f8677b993e80ec0671e5359443e7eb">EnableSExtElimination</a>(<span class="stringliteral">&quot;ppc-eliminate-signext&quot;</span>,</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;                          <a class="code" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(<span class="stringliteral">&quot;enable elimination of sign-extensions&quot;</span>),</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;                          <a class="code" href="namespacellvm_1_1cl.html#a10a041239ae1870cfcc064bfaa79fb65">cl::init</a>(<span class="keyword">false</span>), <a class="code" href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">cl::Hidden</a>);</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1cl_1_1opt.html">cl::opt&lt;bool&gt;</a></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;    <a class="code" href="PPCMIPeephole_8cpp.html#a4e55fa9ecb3472757df775fe32914d79">EnableZExtElimination</a>(<span class="stringliteral">&quot;ppc-eliminate-zeroext&quot;</span>,</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;                          <a class="code" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(<span class="stringliteral">&quot;enable elimination of zero-extensions&quot;</span>),</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;                          <a class="code" href="namespacellvm_1_1cl.html#a10a041239ae1870cfcc064bfaa79fb65">cl::init</a>(<span class="keyword">false</span>), <a class="code" href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">cl::Hidden</a>);</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="keyword">namespace </span>{</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="keyword">struct </span>PPCMIPeephole : <span class="keyword">public</span> <a class="code" href="classllvm_1_1MachineFunctionPass.html">MachineFunctionPass</a> {</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;  <span class="keyword">static</span> <span class="keywordtype">char</span> <a class="code" href="namespacellvm_1_1Intrinsic.html#a80add6b3b1cdaec560907995127adc16">ID</a>;</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1PPCInstrInfo.html">PPCInstrInfo</a> *<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>;</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;  <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF;</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;  <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>;</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;  PPCMIPeephole() : <a class="code" href="classllvm_1_1MachineFunctionPass.html">MachineFunctionPass</a>(ID) {</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;    <a class="code" href="namespacellvm.html#ab4b4a0be9b2a0ccb38d20ed27c7e695c">initializePPCMIPeepholePass</a>(*<a class="code" href="classllvm_1_1PassRegistry.html#a05a729900b76c89e808c6c3094921b2f">PassRegistry::getPassRegistry</a>());</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;  }</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="keyword">private</span>:</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;  <a class="code" href="classllvm_1_1MachineDominatorTree.html">MachineDominatorTree</a> *MDT;</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;  <a class="code" href="classllvm_1_1MachinePostDominatorTree.html">MachinePostDominatorTree</a> *MPDT;</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;  <a class="code" href="classllvm_1_1MachineBlockFrequencyInfo.html">MachineBlockFrequencyInfo</a> *MBFI;</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;  uint64_t EntryFreq;</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;  <span class="comment">// Initialize class variables.</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="TargetLibraryInfo_8cpp.html#a19d27915595e7f0a0ef271448bcdac6f">initialize</a>(<a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MFParm);</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;  <span class="comment">// Perform peepholes.</span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;  <span class="keywordtype">bool</span> simplifyCode(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;  <span class="comment">// Perform peepholes.</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;  <span class="keywordtype">bool</span> eliminateRedundantCompare(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;  <span class="keywordtype">bool</span> eliminateRedundantTOCSaves(std::map&lt;MachineInstr *, bool&gt; &amp;TOCSaves);</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;  <span class="keywordtype">bool</span> combineSEXTAndSHL(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&amp;ToErase);</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;  <span class="keywordtype">bool</span> emitRLDICWhenLoweringJumpTables(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;  <span class="keywordtype">void</span> UpdateTOCSaves(std::map&lt;MachineInstr *, bool&gt; &amp;TOCSaves,</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;                      <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="keyword">public</span>:</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;  <span class="keywordtype">void</span> getAnalysisUsage(<a class="code" href="classllvm_1_1AnalysisUsage.html">AnalysisUsage</a> &amp;AU)<span class="keyword"> const override </span>{</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;    AU.<a class="code" href="classllvm_1_1AnalysisUsage.html#ae5c60fd282ee894c87ea02c3f0fcb6d0">addRequired</a>&lt;<a class="code" href="classllvm_1_1MachineDominatorTree.html">MachineDominatorTree</a>&gt;();</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;    AU.<a class="code" href="classllvm_1_1AnalysisUsage.html#ae5c60fd282ee894c87ea02c3f0fcb6d0">addRequired</a>&lt;<a class="code" href="classllvm_1_1MachinePostDominatorTree.html">MachinePostDominatorTree</a>&gt;();</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;    AU.<a class="code" href="classllvm_1_1AnalysisUsage.html#ae5c60fd282ee894c87ea02c3f0fcb6d0">addRequired</a>&lt;<a class="code" href="classllvm_1_1MachineBlockFrequencyInfo.html">MachineBlockFrequencyInfo</a>&gt;();</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;    AU.<a class="code" href="classllvm_1_1AnalysisUsage.html#a884f90190bca4bd354f2d5c91c264028">addPreserved</a>&lt;<a class="code" href="classllvm_1_1MachineDominatorTree.html">MachineDominatorTree</a>&gt;();</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;    AU.<a class="code" href="classllvm_1_1AnalysisUsage.html#a884f90190bca4bd354f2d5c91c264028">addPreserved</a>&lt;<a class="code" href="classllvm_1_1MachinePostDominatorTree.html">MachinePostDominatorTree</a>&gt;();</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;    AU.<a class="code" href="classllvm_1_1AnalysisUsage.html#a884f90190bca4bd354f2d5c91c264028">addPreserved</a>&lt;<a class="code" href="classllvm_1_1MachineBlockFrequencyInfo.html">MachineBlockFrequencyInfo</a>&gt;();</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;    <a class="code" href="classllvm_1_1MachineFunctionPass.html#a864fd57b4304ef933b3281d0ef85a88e">MachineFunctionPass::getAnalysisUsage</a>(AU);</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;  }</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;  <span class="comment">// Main entry point for this pass.</span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;  <span class="keywordtype">bool</span> runOnMachineFunction(<a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF)<span class="keyword"> override </span>{</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;    <span class="keywordflow">if</span> (skipFunction(MF.<a class="code" href="classllvm_1_1MachineFunction.html#a23208fdd822500e88be7115c58865421">getFunction</a>()))</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;    <a class="code" href="TargetLibraryInfo_8cpp.html#a19d27915595e7f0a0ef271448bcdac6f">initialize</a>(MF);</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;    <span class="keywordflow">return</span> simplifyCode();</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;  }</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;};</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="comment">// Initialize class variables.</span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="keywordtype">void</span> <a class="code" href="TargetLibraryInfo_8cpp.html#a19d27915595e7f0a0ef271448bcdac6f">PPCMIPeephole::initialize</a>(<a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MFParm) {</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;  MF = &amp;MFParm;</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;  MRI = &amp;MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;  MDT = &amp;getAnalysis&lt;MachineDominatorTree&gt;();</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;  MPDT = &amp;getAnalysis&lt;MachinePostDominatorTree&gt;();</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;  MBFI = &amp;getAnalysis&lt;MachineBlockFrequencyInfo&gt;();</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;  EntryFreq = MBFI-&gt;<a class="code" href="classllvm_1_1MachineBlockFrequencyInfo.html#a94d6e925ba8c5dd5bdf4fa1ad44ba5c0">getEntryFreq</a>();</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;  TII = MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>&lt;<a class="code" href="classllvm_1_1PPCSubtarget.html">PPCSubtarget</a>&gt;().getInstrInfo();</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;  <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;*** PowerPC MI peephole pass ***\n\n&quot;</span>);</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;  <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#a3d931af4280c80a837ee409eb85104f7">dump</a>());</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;}</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *getVRegDefOrNull(<a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>,</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;                                      <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *MRI) {</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Op &amp;&amp; <span class="stringliteral">&quot;Invalid Operand!&quot;</span>);</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;  <span class="keywordflow">if</span> (!Op-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>())</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> = Op-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="classllvm_1_1Register.html#ab94ac0eb79655589fb116359f862886c">Register::isVirtualRegister</a>(Reg))</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;  <span class="keywordflow">return</span> MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a8940addb370f40defa2763c0da9d3eda">getVRegDef</a>(Reg);</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;}</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="comment">// This function returns number of known zero bits in output of MI</span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="comment">// starting from the most significant bit.</span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="keyword">static</span> <span class="keywordtype">unsigned</span></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;getKnownLeadingZeroCount(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keyword">const</span> <a class="code" href="classllvm_1_1PPCInstrInfo.html">PPCInstrInfo</a> *TII) {</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;  <span class="keywordtype">unsigned</span> Opcode = MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>();</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;  <span class="keywordflow">if</span> (Opcode == PPC::RLDICL || Opcode == PPC::RLDICL_rec ||</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;      Opcode == PPC::RLDCL || Opcode == PPC::RLDCL_rec)</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;    <span class="keywordflow">return</span> MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(3).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>();</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;  <span class="keywordflow">if</span> ((Opcode == PPC::RLDIC || Opcode == PPC::RLDIC_rec) &amp;&amp;</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;      MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(3).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>() &lt;= 63 - MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>())</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;    <span class="keywordflow">return</span> MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(3).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>();</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;  <span class="keywordflow">if</span> ((Opcode == PPC::RLWINM || Opcode == PPC::RLWINM_rec ||</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;       Opcode == PPC::RLWNM || Opcode == PPC::RLWNM_rec ||</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;       Opcode == PPC::RLWINM8 || Opcode == PPC::RLWNM8) &amp;&amp;</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;      MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(3).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>() &lt;= MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(4).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>())</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;    <span class="keywordflow">return</span> 32 + MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(3).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>();</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;  <span class="keywordflow">if</span> (Opcode == PPC::ANDI_rec) {</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;    <a class="code" href="classuint16__t.html">uint16_t</a> Imm = MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>();</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;    <span class="keywordflow">return</span> 48 + <a class="code" href="namespacellvm.html#a6aa081e4a6739103c56ec536b663c2e4">countLeadingZeros</a>(Imm);</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;  }</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;  <span class="keywordflow">if</span> (Opcode == PPC::CNTLZW || Opcode == PPC::CNTLZW_rec ||</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;      Opcode == PPC::CNTTZW || Opcode == PPC::CNTTZW_rec ||</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;      Opcode == PPC::CNTLZW8 || Opcode == PPC::CNTTZW8)</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;    <span class="comment">// The result ranges from 0 to 32.</span></div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;    <span class="keywordflow">return</span> 58;</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;  <span class="keywordflow">if</span> (Opcode == PPC::CNTLZD || Opcode == PPC::CNTLZD_rec ||</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;      Opcode == PPC::CNTTZD || Opcode == PPC::CNTTZD_rec)</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;    <span class="comment">// The result ranges from 0 to 64.</span></div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;    <span class="keywordflow">return</span> 57;</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;  <span class="keywordflow">if</span> (Opcode == PPC::LHZ   || Opcode == PPC::LHZX  ||</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;      Opcode == PPC::LHZ8  || Opcode == PPC::LHZX8 ||</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;      Opcode == PPC::LHZU  || Opcode == PPC::LHZUX ||</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;      Opcode == PPC::LHZU8 || Opcode == PPC::LHZUX8)</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;    <span class="keywordflow">return</span> 48;</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;  <span class="keywordflow">if</span> (Opcode == PPC::LBZ   || Opcode == PPC::LBZX  ||</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;      Opcode == PPC::LBZ8  || Opcode == PPC::LBZX8 ||</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;      Opcode == PPC::LBZU  || Opcode == PPC::LBZUX ||</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;      Opcode == PPC::LBZU8 || Opcode == PPC::LBZUX8)</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;    <span class="keywordflow">return</span> 56;</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;  <span class="keywordflow">if</span> (TII-&gt;<a class="code" href="classllvm_1_1PPCInstrInfo.html#a6d03f34bcff20f1daa14c53bd4dee09b">isZeroExtended</a>(*MI))</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;    <span class="keywordflow">return</span> 32;</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;  <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;}</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="comment">// This function maintains a map for the pairs &lt;TOC Save Instr, Keep&gt;</span></div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="comment">// Each time a new TOC save is encountered, it checks if any of the existing</span></div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="comment">// ones are dominated by the new one. If so, it marks the existing one as</span></div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="comment">// redundant by setting it&#39;s entry in the map as false. It then adds the new</span></div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="comment">// instruction to the map with either true or false depending on if any</span></div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="comment">// existing instructions dominated the new one.</span></div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="keywordtype">void</span> PPCMIPeephole::UpdateTOCSaves(</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;  std::map&lt;MachineInstr *, bool&gt; &amp;TOCSaves, <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI) {</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(TII-&gt;<a class="code" href="classllvm_1_1PPCInstrInfo.html#a62e484f70a2007cfe30d42db868f84ab">isTOCSaveMI</a>(*MI) &amp;&amp; <span class="stringliteral">&quot;Expecting a TOC save instruction here&quot;</span>);</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>&lt;<a class="code" href="classllvm_1_1PPCSubtarget.html">PPCSubtarget</a>&gt;().<a class="code" href="classllvm_1_1PPCSubtarget.html#ad49c3ce74dc865eec4728be0850a7697">isELFv2ABI</a>() &amp;&amp;</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;         <span class="stringliteral">&quot;TOC-save removal only supported on ELFv2&quot;</span>);</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;  <a class="code" href="classllvm_1_1PPCFunctionInfo.html">PPCFunctionInfo</a> *FI = MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#ac2dc0fa143c9f2127f0501734577a0a0">getInfo</a>&lt;<a class="code" href="classllvm_1_1PPCFunctionInfo.html">PPCFunctionInfo</a>&gt;();</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code" href="structllvm_1_1Entry.html">Entry</a> = &amp;MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#ab1063ce5e180c89490fae50511a46a29">front</a>();</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;  uint64_t CurrBlockFreq = MBFI-&gt;getBlockFreq(MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>()).getFrequency();</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;  <span class="comment">// If the block in which the TOC save resides is in a block that</span></div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;  <span class="comment">// post-dominates Entry, or a block that is hotter than entry (keep in mind</span></div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;  <span class="comment">// that early MachineLICM has already run so the TOC save won&#39;t be hoisted)</span></div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;  <span class="comment">// we can just do the save in the prologue.</span></div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;  <span class="keywordflow">if</span> (CurrBlockFreq &gt; EntryFreq || MPDT-&gt;dominates(MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>(), Entry))</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;    FI-&gt;setMustSaveTOC(<span class="keyword">true</span>);</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;  <span class="comment">// If we are saving the TOC in the prologue, all the TOC saves can be removed</span></div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;  <span class="comment">// from the code.</span></div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;  <span class="keywordflow">if</span> (FI-&gt;mustSaveTOC()) {</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;TOCSave : TOCSaves)</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;      TOCSave.second = <span class="keyword">false</span>;</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;    <span class="comment">// Add new instruction to map.</span></div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;    TOCSaves[<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>] = <span class="keyword">false</span>;</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;  }</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;  <span class="keywordtype">bool</span> Keep = <span class="keyword">true</span>;</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">auto</span> It = TOCSaves.begin(); It != TOCSaves.end(); It++ ) {</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;    <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *CurrInst = It-&gt;first;</div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;    <span class="comment">// If new instruction dominates an existing one, mark existing one as</span></div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;    <span class="comment">// redundant.</span></div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;    <span class="keywordflow">if</span> (It-&gt;second &amp;&amp; MDT-&gt;<a class="code" href="classllvm_1_1MachineDominatorTree.html#a9b58c371c0cea5f9fc9722e253149f47">dominates</a>(MI, CurrInst))</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;      It-&gt;second = <span class="keyword">false</span>;</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;    <span class="comment">// Check if the new instruction is redundant.</span></div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;    <a class="code" href="LLParser_8cpp.html#aae58e3df0180401e8f3ab75c18fbc07a">if</a> (MDT-&gt;<a class="code" href="classllvm_1_1MachineDominatorTree.html#a9b58c371c0cea5f9fc9722e253149f47">dominates</a>(CurrInst, MI)) {</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;      Keep = <span class="keyword">false</span>;</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;    }</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;  }</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;  <span class="comment">// Add new instruction to map.</span></div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;  TOCSaves[<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>] = Keep;</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;}</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="comment">// Perform peephole optimizations.</span></div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="keywordtype">bool</span> PPCMIPeephole::simplifyCode(<span class="keywordtype">void</span>) {</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1JumpTable.html#ae69658c09df17591f8b1c3e95b879b5ca99c267524f12efe8cf927389e02d506a">Simplified</a> = <span class="keyword">false</span>;</div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a>* ToErase = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;  std::map&lt;MachineInstr *, bool&gt; TOCSaves;</div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a> = &amp;TII-&gt;<a class="code" href="classllvm_1_1PPCInstrInfo.html#a7736d6dc0c4303c59d1192988b8919e9">getRegisterInfo</a>();</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;  NumFunctionsEnteredInMIPeephole++;</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="PPCMIPeephole_8cpp.html#a436bab5c30ae6a2936a8748368bc8a46">ConvertRegReg</a>) {</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;    <span class="comment">// Fixed-point conversion of reg/reg instructions fed by load-immediate</span></div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;    <span class="comment">// into reg/imm instructions. FIXME: This is expensive, control it with</span></div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;    <span class="comment">// an option.</span></div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;    <span class="keywordtype">bool</span> SomethingChanged = <span class="keyword">false</span>;</div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;    <span class="keywordflow">do</span> {</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;      NumFixedPointIterations++;</div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;      SomethingChanged = <span class="keyword">false</span>;</div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;      <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB : *MF) {</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;        <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI : MBB) {</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;          <span class="keywordflow">if</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a42020afbcac5113c831c00294a0ac37f">isDebugInstr</a>())</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;            <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;</div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;          <span class="keywordflow">if</span> (TII-&gt;<a class="code" href="classllvm_1_1PPCInstrInfo.html#a66df27d1558e144f63148f347b79392f">convertToImmediateForm</a>(MI)) {</div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;            <span class="comment">// We don&#39;t erase anything in case the def has other uses. Let DCE</span></div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;            <span class="comment">// remove it if it can be removed.</span></div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;            <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Converted instruction to imm form: &quot;</span>);</div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;            <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#accc60d2019e9dff57bb0918a94422ebb">dump</a>());</div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;            NumConvertedToImmediateForm++;</div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;            SomethingChanged = <span class="keyword">true</span>;</div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;            Simplified = <span class="keyword">true</span>;</div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;            <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;          }</div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;        }</div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;      }</div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;    } <span class="keywordflow">while</span> (SomethingChanged &amp;&amp; <a class="code" href="PPCMIPeephole_8cpp.html#ae0c1bda54461f24d370693152df34f69">FixedPointRegToImm</a>);</div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;  }</div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;</div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB : *MF) {</div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;    <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI : MBB) {</div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;</div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;      <span class="comment">// If the previous instruction was marked for elimination,</span></div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;      <span class="comment">// remove it now.</span></div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;      <span class="keywordflow">if</span> (ToErase) {</div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;        ToErase-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;        ToErase = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;      }</div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;</div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;      <span class="comment">// Ignore debug instructions.</span></div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;      <span class="keywordflow">if</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a42020afbcac5113c831c00294a0ac37f">isDebugInstr</a>())</div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;        <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;</div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;      <span class="comment">// Per-opcode peepholes.</span></div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;      <span class="keywordflow">switch</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>()) {</div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;</div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;      <span class="keywordflow">default</span>:</div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;</div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;      <span class="keywordflow">case</span> PPC::STD: {</div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;        <a class="code" href="classllvm_1_1MachineFrameInfo.html">MachineFrameInfo</a> &amp;MFI = MF-&gt;getFrameInfo();</div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;        <span class="keywordflow">if</span> (MFI.<a class="code" href="classllvm_1_1MachineFrameInfo.html#a0509430713d587eba74220a8375948a8">hasVarSizedObjects</a>() ||</div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;            !MF-&gt;getSubtarget&lt;<a class="code" href="classllvm_1_1PPCSubtarget.html">PPCSubtarget</a>&gt;().isELFv2ABI())</div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;          <span class="keywordflow">break</span>;</div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;        <span class="comment">// When encountering a TOC save instruction, call UpdateTOCSaves</span></div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;        <span class="comment">// to add it to the TOCSaves map and mark any existing TOC saves</span></div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;        <span class="comment">// it dominates as redundant.</span></div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;        <span class="keywordflow">if</span> (TII-&gt;<a class="code" href="classllvm_1_1PPCInstrInfo.html#a62e484f70a2007cfe30d42db868f84ab">isTOCSaveMI</a>(MI))</div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;          UpdateTOCSaves(TOCSaves, &amp;MI);</div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;      }</div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a5c9fa769fde0b5d1e1068e564fa14c93">PPC::XXPERMDI</a>: {</div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;        <span class="comment">// Perform simplifications of 2x64 vector swaps and splats.</span></div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;        <span class="comment">// A swap is identified by an immediate value of 2, and a splat</span></div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;        <span class="comment">// is identified by an immediate value of 0 or 3.</span></div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;        <span class="keywordtype">int</span> Immed = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(3).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>();</div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;</div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;        <span class="keywordflow">if</span> (Immed == 1)</div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;          <span class="keywordflow">break</span>;</div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;</div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;        <span class="comment">// For each of these simplifications, we need the two source</span></div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;        <span class="comment">// regs to match.  Unfortunately, MachineCSE ignores COPY and</span></div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;        <span class="comment">// SUBREG_TO_REG, so for example we can see</span></div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;        <span class="comment">//   XXPERMDI t, SUBREG_TO_REG(s), SUBREG_TO_REG(s), immed.</span></div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;        <span class="comment">// We have to look through chains of COPY and SUBREG_TO_REG</span></div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;        <span class="comment">// to find the real source values for comparison.</span></div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;        <span class="keywordtype">unsigned</span> TrueReg1 =</div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;          TRI-&gt;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#aab6233724e39369c7a0d78ff3b2f6dbe">lookThruCopyLike</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;        <span class="keywordtype">unsigned</span> TrueReg2 =</div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;          TRI-&gt;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#aab6233724e39369c7a0d78ff3b2f6dbe">lookThruCopyLike</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;</div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;        <span class="keywordflow">if</span> (!(TrueReg1 == TrueReg2 &amp;&amp; <a class="code" href="classllvm_1_1Register.html#ab94ac0eb79655589fb116359f862886c">Register::isVirtualRegister</a>(TrueReg1)))</div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;          <span class="keywordflow">break</span>;</div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;</div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;        <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a> = MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a8940addb370f40defa2763c0da9d3eda">getVRegDef</a>(TrueReg1);</div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;</div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;        <span class="keywordflow">if</span> (!DefMI)</div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;          <span class="keywordflow">break</span>;</div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;</div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;        <span class="keywordtype">unsigned</span> DefOpc = DefMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>();</div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;</div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;        <span class="comment">// If this is a splat fed by a splatting load, the splat is</span></div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;        <span class="comment">// redundant. Replace with a copy. This doesn&#39;t happen directly due</span></div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;        <span class="comment">// to code in PPCDAGToDAGISel.cpp, but it can happen when converting</span></div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;        <span class="comment">// a load of a double to a vector of 64-bit integers.</span></div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;        <span class="keyword">auto</span> isConversionOfLoadAndSplat = [=]() -&gt; <span class="keywordtype">bool</span> {</div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;          <span class="keywordflow">if</span> (DefOpc != PPC::XVCVDPSXDS &amp;&amp; DefOpc != PPC::XVCVDPUXDS)</div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;            <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;          <span class="keywordtype">unsigned</span> FeedReg1 =</div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;            TRI-&gt;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#aab6233724e39369c7a0d78ff3b2f6dbe">lookThruCopyLike</a>(DefMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;          <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1Register.html#ab94ac0eb79655589fb116359f862886c">Register::isVirtualRegister</a>(FeedReg1)) {</div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;            <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *LoadMI = MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a8940addb370f40defa2763c0da9d3eda">getVRegDef</a>(FeedReg1);</div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;            <span class="keywordflow">if</span> (LoadMI &amp;&amp; LoadMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == PPC::LXVDSX)</div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;              <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;          }</div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;          <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;        };</div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;        <span class="keywordflow">if</span> ((Immed == 0 || Immed == 3) &amp;&amp;</div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;            (DefOpc == PPC::LXVDSX || isConversionOfLoadAndSplat())) {</div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;          <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Optimizing load-and-splat/splat &quot;</span></div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;                               <span class="stringliteral">&quot;to load-and-splat/copy: &quot;</span>);</div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;          <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#accc60d2019e9dff57bb0918a94422ebb">dump</a>());</div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;          <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, &amp;MI, MI.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>(), TII-&gt;get(PPC::COPY),</div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;                  MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>())</div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;              .<a class="code" href="FileCheck_8cpp.html#a1e23cc505a17287914489e2d7f7093ba">add</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1));</div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;          ToErase = &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>;</div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;          Simplified = <span class="keyword">true</span>;</div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;        }</div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;</div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;        <span class="comment">// If this is a splat or a swap fed by another splat, we</span></div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;        <span class="comment">// can replace it with a copy.</span></div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;        <span class="keywordflow">if</span> (DefOpc == <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a5c9fa769fde0b5d1e1068e564fa14c93">PPC::XXPERMDI</a>) {</div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;          <span class="keywordtype">unsigned</span> DefReg1 = DefMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;          <span class="keywordtype">unsigned</span> DefReg2 = DefMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;          <span class="keywordtype">unsigned</span> DefImmed = DefMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(3).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>();</div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;</div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;          <span class="comment">// If the two inputs are not the same register, check to see if</span></div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;          <span class="comment">// they originate from the same virtual register after only</span></div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;          <span class="comment">// copy-like instructions.</span></div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;          <span class="keywordflow">if</span> (DefReg1 != DefReg2) {</div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;            <span class="keywordtype">unsigned</span> FeedReg1 = TRI-&gt;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#aab6233724e39369c7a0d78ff3b2f6dbe">lookThruCopyLike</a>(DefReg1, MRI);</div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;            <span class="keywordtype">unsigned</span> FeedReg2 = TRI-&gt;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#aab6233724e39369c7a0d78ff3b2f6dbe">lookThruCopyLike</a>(DefReg2, MRI);</div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;</div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;            <span class="keywordflow">if</span> (!(FeedReg1 == FeedReg2 &amp;&amp;</div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;                  <a class="code" href="classllvm_1_1Register.html#ab94ac0eb79655589fb116359f862886c">Register::isVirtualRegister</a>(FeedReg1)))</div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;              <span class="keywordflow">break</span>;</div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;          }</div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;</div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;          <span class="keywordflow">if</span> (DefImmed == 0 || DefImmed == 3) {</div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;            <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Optimizing splat/swap or splat/splat &quot;</span></div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;                                 <span class="stringliteral">&quot;to splat/copy: &quot;</span>);</div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;            <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#accc60d2019e9dff57bb0918a94422ebb">dump</a>());</div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;            <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, &amp;MI, MI.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>(), TII-&gt;get(PPC::COPY),</div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;                    MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>())</div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;                .<a class="code" href="FileCheck_8cpp.html#a1e23cc505a17287914489e2d7f7093ba">add</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1));</div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;            ToErase = &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>;</div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;            Simplified = <span class="keyword">true</span>;</div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;          }</div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;</div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;          <span class="comment">// If this is a splat fed by a swap, we can simplify modify</span></div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;          <span class="comment">// the splat to splat the other value from the swap&#39;s input</span></div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;          <span class="comment">// parameter.</span></div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;          <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((Immed == 0 || Immed == 3) &amp;&amp; DefImmed == 2) {</div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;            <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Optimizing swap/splat =&gt; splat: &quot;</span>);</div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;            <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#accc60d2019e9dff57bb0918a94422ebb">dump</a>());</div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;            MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#a682ba82f42f7903d0000ffbb13ea3b57">setReg</a>(DefReg1);</div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;            MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#a682ba82f42f7903d0000ffbb13ea3b57">setReg</a>(DefReg2);</div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;            MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(3).<a class="code" href="classllvm_1_1MachineOperand.html#a2feaa1c69335c6b9028076cd68c7a5f5">setImm</a>(3 - Immed);</div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;            Simplified = <span class="keyword">true</span>;</div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;          }</div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;</div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;          <span class="comment">// If this is a swap fed by a swap, we can replace it</span></div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;          <span class="comment">// with a copy from the first swap&#39;s input.</span></div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;          <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Immed == 2 &amp;&amp; DefImmed == 2) {</div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;            <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Optimizing swap/swap =&gt; copy: &quot;</span>);</div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;            <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#accc60d2019e9dff57bb0918a94422ebb">dump</a>());</div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;            <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, &amp;MI, MI.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>(), TII-&gt;get(PPC::COPY),</div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;                    MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>())</div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;                .<a class="code" href="FileCheck_8cpp.html#a1e23cc505a17287914489e2d7f7093ba">add</a>(DefMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1));</div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;            ToErase = &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>;</div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;            Simplified = <span class="keyword">true</span>;</div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;          }</div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;        } <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((Immed == 0 || Immed == 3) &amp;&amp; DefOpc == PPC::XXPERMDIs &amp;&amp;</div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;                   (DefMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>() == 0 ||</div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;                    DefMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>() == 3)) {</div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;          <span class="comment">// Splat fed by another splat - switch the output of the first</span></div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;          <span class="comment">// and remove the second.</span></div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;          DefMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#a682ba82f42f7903d0000ffbb13ea3b57">setReg</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;          ToErase = &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>;</div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;          Simplified = <span class="keyword">true</span>;</div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;          <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Removing redundant splat: &quot;</span>);</div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;          <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#accc60d2019e9dff57bb0918a94422ebb">dump</a>());</div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;        }</div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;      }</div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;      <span class="keywordflow">case</span> PPC::VSPLTB:</div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;      <span class="keywordflow">case</span> PPC::VSPLTH:</div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;      <span class="keywordflow">case</span> PPC::XXSPLTW: {</div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;        <span class="keywordtype">unsigned</span> MyOpcode = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>();</div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;        <span class="keywordtype">unsigned</span> OpNo = MyOpcode == PPC::XXSPLTW ? 1 : 2;</div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;        <span class="keywordtype">unsigned</span> TrueReg =</div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;          TRI-&gt;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#aab6233724e39369c7a0d78ff3b2f6dbe">lookThruCopyLike</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(OpNo).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;        <span class="keywordflow">if</span> (!<a class="code" href="classllvm_1_1Register.html#ab94ac0eb79655589fb116359f862886c">Register::isVirtualRegister</a>(TrueReg))</div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;          <span class="keywordflow">break</span>;</div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;        <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *DefMI = MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a8940addb370f40defa2763c0da9d3eda">getVRegDef</a>(TrueReg);</div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;        <span class="keywordflow">if</span> (!DefMI)</div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;          <span class="keywordflow">break</span>;</div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;        <span class="keywordtype">unsigned</span> DefOpcode = DefMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>();</div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;        <span class="keyword">auto</span> isConvertOfSplat = [=]() -&gt; <span class="keywordtype">bool</span> {</div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;          <span class="keywordflow">if</span> (DefOpcode != PPC::XVCVSPSXWS &amp;&amp; DefOpcode != PPC::XVCVSPUXWS)</div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;            <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;          <a class="code" href="classllvm_1_1Register.html">Register</a> ConvReg = DefMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;          <span class="keywordflow">if</span> (!<a class="code" href="classllvm_1_1Register.html#ab94ac0eb79655589fb116359f862886c">Register::isVirtualRegister</a>(ConvReg))</div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;            <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;          <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *Splt = MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a8940addb370f40defa2763c0da9d3eda">getVRegDef</a>(ConvReg);</div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;          <span class="keywordflow">return</span> Splt &amp;&amp; (Splt-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == PPC::LXVWSX ||</div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;            Splt-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == PPC::XXSPLTW);</div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;        };</div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;        <span class="keywordtype">bool</span> AlreadySplat = (MyOpcode == DefOpcode) ||</div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;          (MyOpcode == PPC::VSPLTB &amp;&amp; DefOpcode == PPC::VSPLTBs) ||</div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;          (MyOpcode == PPC::VSPLTH &amp;&amp; DefOpcode == PPC::VSPLTHs) ||</div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;          (MyOpcode == PPC::XXSPLTW &amp;&amp; DefOpcode == PPC::XXSPLTWs) ||</div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;          (MyOpcode == PPC::XXSPLTW &amp;&amp; DefOpcode == PPC::LXVWSX) ||</div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;          (MyOpcode == PPC::XXSPLTW &amp;&amp; DefOpcode == PPC::MTVSRWS)||</div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;          (MyOpcode == PPC::XXSPLTW &amp;&amp; isConvertOfSplat());</div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;        <span class="comment">// If the instruction[s] that feed this splat have already splat</span></div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;        <span class="comment">// the value, this splat is redundant.</span></div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;        <span class="keywordflow">if</span> (AlreadySplat) {</div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;          <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Changing redundant splat to a copy: &quot;</span>);</div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;          <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#accc60d2019e9dff57bb0918a94422ebb">dump</a>());</div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;          <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, &amp;MI, MI.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>(), TII-&gt;get(PPC::COPY),</div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;                  MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>())</div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;              .<a class="code" href="FileCheck_8cpp.html#a1e23cc505a17287914489e2d7f7093ba">add</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(OpNo));</div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;          ToErase = &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>;</div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;          Simplified = <span class="keyword">true</span>;</div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;        }</div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;        <span class="comment">// Splat fed by a shift. Usually when we align value to splat into</span></div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;        <span class="comment">// vector element zero.</span></div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;        <span class="keywordflow">if</span> (DefOpcode == PPC::XXSLDWI) {</div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;          <a class="code" href="classllvm_1_1Register.html">Register</a> ShiftRes = DefMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;          <a class="code" href="classllvm_1_1Register.html">Register</a> ShiftOp1 = DefMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;          <a class="code" href="classllvm_1_1Register.html">Register</a> ShiftOp2 = DefMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;          <span class="keywordtype">unsigned</span> ShiftImm = DefMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(3).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>();</div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;          <span class="keywordtype">unsigned</span> SplatImm = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>();</div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;          <span class="keywordflow">if</span> (ShiftOp1 == ShiftOp2) {</div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;            <span class="keywordtype">unsigned</span> NewElem = (SplatImm + ShiftImm) &amp; 0x3;</div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;            <span class="keywordflow">if</span> (MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#ae3b0ac9c0aa471a4f05360c8dd596fa2">hasOneNonDBGUse</a>(ShiftRes)) {</div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;              <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Removing redundant shift: &quot;</span>);</div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;              <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(DefMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#accc60d2019e9dff57bb0918a94422ebb">dump</a>());</div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;              ToErase = <a class="code" href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a>;</div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;            }</div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;            Simplified = <span class="keyword">true</span>;</div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;            <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Changing splat immediate from &quot;</span> &lt;&lt; SplatImm</div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;                              &lt;&lt; <span class="stringliteral">&quot; to &quot;</span> &lt;&lt; NewElem &lt;&lt; <span class="stringliteral">&quot; in instruction: &quot;</span>);</div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;            <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#accc60d2019e9dff57bb0918a94422ebb">dump</a>());</div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;            MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#a682ba82f42f7903d0000ffbb13ea3b57">setReg</a>(ShiftOp1);</div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;            MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#a2feaa1c69335c6b9028076cd68c7a5f5">setImm</a>(NewElem);</div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;          }</div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;        }</div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;      }</div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;      <span class="keywordflow">case</span> PPC::XVCVDPSP: {</div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;        <span class="comment">// If this is a DP-&gt;SP conversion fed by an FRSP, the FRSP is redundant.</span></div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;        <span class="keywordtype">unsigned</span> TrueReg =</div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;          TRI-&gt;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#aab6233724e39369c7a0d78ff3b2f6dbe">lookThruCopyLike</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;        <span class="keywordflow">if</span> (!<a class="code" href="classllvm_1_1Register.html#ab94ac0eb79655589fb116359f862886c">Register::isVirtualRegister</a>(TrueReg))</div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;          <span class="keywordflow">break</span>;</div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;        <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *DefMI = MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a8940addb370f40defa2763c0da9d3eda">getVRegDef</a>(TrueReg);</div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;</div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;        <span class="comment">// This can occur when building a vector of single precision or integer</span></div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;        <span class="comment">// values.</span></div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;        <span class="keywordflow">if</span> (DefMI &amp;&amp; DefMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a5c9fa769fde0b5d1e1068e564fa14c93">PPC::XXPERMDI</a>) {</div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;          <span class="keywordtype">unsigned</span> DefsReg1 =</div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;            TRI-&gt;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#aab6233724e39369c7a0d78ff3b2f6dbe">lookThruCopyLike</a>(DefMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;          <span class="keywordtype">unsigned</span> DefsReg2 =</div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;            TRI-&gt;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#aab6233724e39369c7a0d78ff3b2f6dbe">lookThruCopyLike</a>(DefMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;          <span class="keywordflow">if</span> (!<a class="code" href="classllvm_1_1Register.html#ab94ac0eb79655589fb116359f862886c">Register::isVirtualRegister</a>(DefsReg1) ||</div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;              !<a class="code" href="classllvm_1_1Register.html#ab94ac0eb79655589fb116359f862886c">Register::isVirtualRegister</a>(DefsReg2))</div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;            <span class="keywordflow">break</span>;</div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;          <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *P1 = MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a8940addb370f40defa2763c0da9d3eda">getVRegDef</a>(DefsReg1);</div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;          <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *P2 = MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a8940addb370f40defa2763c0da9d3eda">getVRegDef</a>(DefsReg2);</div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;</div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;          <span class="keywordflow">if</span> (!P1 || !P2)</div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;            <span class="keywordflow">break</span>;</div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;</div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;          <span class="comment">// Remove the passed FRSP instruction if it only feeds this MI and</span></div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;          <span class="comment">// set any uses of that FRSP (in this MI) to the source of the FRSP.</span></div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;          <span class="keyword">auto</span> removeFRSPIfPossible = [&amp;](<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *RoundInstr) {</div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;            <span class="keywordflow">if</span> (RoundInstr-&gt;getOpcode() == PPC::FRSP &amp;&amp;</div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;                MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#ae3b0ac9c0aa471a4f05360c8dd596fa2">hasOneNonDBGUse</a>(RoundInstr-&gt;getOperand(0).getReg())) {</div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;              Simplified = <span class="keyword">true</span>;</div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;              <a class="code" href="classllvm_1_1Register.html">Register</a> ConvReg1 = RoundInstr-&gt;getOperand(1).getReg();</div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;              <a class="code" href="classllvm_1_1Register.html">Register</a> FRSPDefines = RoundInstr-&gt;getOperand(0).getReg();</div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;              <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="classllvm_1_1Use.html">Use</a> = *(MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#ab10b034976e75d74e80f4a49af43d4c0">use_instr_begin</a>(FRSPDefines));</div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;              <span class="keywordflow">for</span> (<span class="keywordtype">int</span> i = 0, <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a> = Use.<a class="code" href="classllvm_1_1MachineInstr.html#a432824f0975bb863478bf4ef3a5df258">getNumOperands</a>(); i &lt; <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a>; ++i)</div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;                <span class="keywordflow">if</span> (Use.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(i).<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() &amp;&amp;</div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;                    Use.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(i).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>() == FRSPDefines)</div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;                  Use.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(i).<a class="code" href="classllvm_1_1MachineOperand.html#a682ba82f42f7903d0000ffbb13ea3b57">setReg</a>(ConvReg1);</div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;              <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Removing redundant FRSP:\n&quot;</span>);</div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;              <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(RoundInstr-&gt;dump());</div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;              <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;As it feeds instruction:\n&quot;</span>);</div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;              <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#accc60d2019e9dff57bb0918a94422ebb">dump</a>());</div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;              <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Through instruction:\n&quot;</span>);</div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;              <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(DefMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#accc60d2019e9dff57bb0918a94422ebb">dump</a>());</div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;              RoundInstr-&gt;eraseFromParent();</div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;            }</div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;          };</div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;</div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;          <span class="comment">// If the input to XVCVDPSP is a vector that was built (even</span></div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;          <span class="comment">// partially) out of FRSP&#39;s, the FRSP(s) can safely be removed</span></div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;          <span class="comment">// since this instruction performs the same operation.</span></div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;          <span class="keywordflow">if</span> (P1 != P2) {</div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;            removeFRSPIfPossible(P1);</div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;            removeFRSPIfPossible(P2);</div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;            <span class="keywordflow">break</span>;</div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;          }</div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;          removeFRSPIfPossible(P1);</div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;        }</div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;      }</div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;      <span class="keywordflow">case</span> PPC::EXTSH:</div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;      <span class="keywordflow">case</span> PPC::EXTSH8:</div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;      <span class="keywordflow">case</span> PPC::EXTSH8_32_64: {</div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;        <span class="keywordflow">if</span> (!<a class="code" href="PPCMIPeephole_8cpp.html#a37f8677b993e80ec0671e5359443e7eb">EnableSExtElimination</a>) <span class="keywordflow">break</span>;</div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;        <a class="code" href="classllvm_1_1Register.html">Register</a> NarrowReg = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;        <span class="keywordflow">if</span> (!<a class="code" href="classllvm_1_1Register.html#ab94ac0eb79655589fb116359f862886c">Register::isVirtualRegister</a>(NarrowReg))</div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;          <span class="keywordflow">break</span>;</div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;</div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;        <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *SrcMI = MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a8940addb370f40defa2763c0da9d3eda">getVRegDef</a>(NarrowReg);</div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;        <span class="comment">// If we&#39;ve used a zero-extending load that we will sign-extend,</span></div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;        <span class="comment">// just do a sign-extending load.</span></div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;        <span class="keywordflow">if</span> (SrcMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == PPC::LHZ ||</div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;            SrcMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == PPC::LHZX) {</div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;          <span class="keywordflow">if</span> (!MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#ae3b0ac9c0aa471a4f05360c8dd596fa2">hasOneNonDBGUse</a>(SrcMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()))</div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;            <span class="keywordflow">break</span>;</div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;          <span class="keyword">auto</span> <a class="code" href="X86Disassembler_8cpp.html#a652270ec0bdb03b5a7f934524412aa7f">is64Bit</a> = [] (<span class="keywordtype">unsigned</span> Opcode) {</div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;            <span class="keywordflow">return</span> Opcode == PPC::EXTSH8;</div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;          };</div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;          <span class="keyword">auto</span> isXForm = [] (<span class="keywordtype">unsigned</span> Opcode) {</div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;            <span class="keywordflow">return</span> Opcode == PPC::LHZX;</div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;          };</div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;          <span class="keyword">auto</span> getSextLoadOp = [] (<span class="keywordtype">bool</span> <a class="code" href="X86Disassembler_8cpp.html#a652270ec0bdb03b5a7f934524412aa7f">is64Bit</a>, <span class="keywordtype">bool</span> isXForm) {</div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;            <span class="keywordflow">if</span> (is64Bit)</div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;              <span class="keywordflow">if</span> (isXForm) <span class="keywordflow">return</span> PPC::LHAX8;</div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;              <span class="keywordflow">else</span>         <span class="keywordflow">return</span> PPC::LHA8;</div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;            <span class="keywordflow">else</span></div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;              <span class="keywordflow">if</span> (isXForm) <span class="keywordflow">return</span> PPC::LHAX;</div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;              <span class="keywordflow">else</span>         <span class="keywordflow">return</span> PPC::LHA;</div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;          };</div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;          <span class="keywordtype">unsigned</span> Opc = getSextLoadOp(<a class="code" href="X86Disassembler_8cpp.html#a652270ec0bdb03b5a7f934524412aa7f">is64Bit</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>()),</div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;                                       isXForm(SrcMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>()));</div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;          <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Zero-extending load\n&quot;</span>);</div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;          <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(SrcMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#accc60d2019e9dff57bb0918a94422ebb">dump</a>());</div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;          <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;and sign-extension\n&quot;</span>);</div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;          <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#accc60d2019e9dff57bb0918a94422ebb">dump</a>());</div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;          <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;are merged into sign-extending load\n&quot;</span>);</div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;          SrcMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a1ecb35298bc4d1fe03997959e1210c87">setDesc</a>(TII-&gt;get(Opc));</div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;          SrcMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#a682ba82f42f7903d0000ffbb13ea3b57">setReg</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;          ToErase = &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>;</div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;          Simplified = <span class="keyword">true</span>;</div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;          NumEliminatedSExt++;</div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;        }</div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;      }</div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;      <span class="keywordflow">case</span> PPC::EXTSW:</div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;      <span class="keywordflow">case</span> PPC::EXTSW_32:</div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;      <span class="keywordflow">case</span> PPC::EXTSW_32_64: {</div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;        <span class="keywordflow">if</span> (!<a class="code" href="PPCMIPeephole_8cpp.html#a37f8677b993e80ec0671e5359443e7eb">EnableSExtElimination</a>) <span class="keywordflow">break</span>;</div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;        <a class="code" href="classllvm_1_1Register.html">Register</a> NarrowReg = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;        <span class="keywordflow">if</span> (!<a class="code" href="classllvm_1_1Register.html#ab94ac0eb79655589fb116359f862886c">Register::isVirtualRegister</a>(NarrowReg))</div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;          <span class="keywordflow">break</span>;</div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;</div><div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;        <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *SrcMI = MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a8940addb370f40defa2763c0da9d3eda">getVRegDef</a>(NarrowReg);</div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;        <span class="comment">// If we&#39;ve used a zero-extending load that we will sign-extend,</span></div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;        <span class="comment">// just do a sign-extending load.</span></div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;        <span class="keywordflow">if</span> (SrcMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == PPC::LWZ ||</div><div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;            SrcMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == PPC::LWZX) {</div><div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;          <span class="keywordflow">if</span> (!MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#ae3b0ac9c0aa471a4f05360c8dd596fa2">hasOneNonDBGUse</a>(SrcMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()))</div><div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;            <span class="keywordflow">break</span>;</div><div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;          <span class="keyword">auto</span> is64Bit = [] (<span class="keywordtype">unsigned</span> Opcode) {</div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;            <span class="keywordflow">return</span> Opcode == PPC::EXTSW || Opcode == PPC::EXTSW_32_64;</div><div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;          };</div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;          <span class="keyword">auto</span> isXForm = [] (<span class="keywordtype">unsigned</span> Opcode) {</div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;            <span class="keywordflow">return</span> Opcode == PPC::LWZX;</div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;          };</div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;          <span class="keyword">auto</span> getSextLoadOp = [] (<span class="keywordtype">bool</span> <a class="code" href="X86Disassembler_8cpp.html#a652270ec0bdb03b5a7f934524412aa7f">is64Bit</a>, <span class="keywordtype">bool</span> isXForm) {</div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;            <span class="keywordflow">if</span> (is64Bit)</div><div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;              <span class="keywordflow">if</span> (isXForm) <span class="keywordflow">return</span> PPC::LWAX;</div><div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;              <span class="keywordflow">else</span>         <span class="keywordflow">return</span> PPC::LWA;</div><div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;            <span class="keywordflow">else</span></div><div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;              <span class="keywordflow">if</span> (isXForm) <span class="keywordflow">return</span> PPC::LWAX_32;</div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;              <span class="keywordflow">else</span>         <span class="keywordflow">return</span> PPC::LWA_32;</div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;          };</div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;          <span class="keywordtype">unsigned</span> Opc = getSextLoadOp(<a class="code" href="X86Disassembler_8cpp.html#a652270ec0bdb03b5a7f934524412aa7f">is64Bit</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>()),</div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;                                       isXForm(SrcMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>()));</div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;          <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Zero-extending load\n&quot;</span>);</div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;          <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(SrcMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#accc60d2019e9dff57bb0918a94422ebb">dump</a>());</div><div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;          <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;and sign-extension\n&quot;</span>);</div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;          <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#accc60d2019e9dff57bb0918a94422ebb">dump</a>());</div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;          <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;are merged into sign-extending load\n&quot;</span>);</div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;          SrcMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a1ecb35298bc4d1fe03997959e1210c87">setDesc</a>(TII-&gt;get(Opc));</div><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;          SrcMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#a682ba82f42f7903d0000ffbb13ea3b57">setReg</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;          ToErase = &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>;</div><div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;          Simplified = <span class="keyword">true</span>;</div><div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;          NumEliminatedSExt++;</div><div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;        } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == PPC::EXTSW_32_64 &amp;&amp;</div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;                   TII-&gt;<a class="code" href="classllvm_1_1PPCInstrInfo.html#a59887cae1e7262972fc0511d90110c13">isSignExtended</a>(*SrcMI)) {</div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;          <span class="comment">// We can eliminate EXTSW if the input is known to be already</span></div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;          <span class="comment">// sign-extended.</span></div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;          <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Removing redundant sign-extension\n&quot;</span>);</div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;          <a class="code" href="classllvm_1_1Register.html">Register</a> TmpReg =</div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;              MF-&gt;getRegInfo().createVirtualRegister(&amp;PPC::G8RCRegClass);</div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;          <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, &amp;MI, MI.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>(), TII-&gt;get(PPC::IMPLICIT_DEF),</div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;                  TmpReg);</div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;          <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, &amp;MI, MI.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>(), TII-&gt;get(PPC::INSERT_SUBREG),</div><div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;                  MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>())</div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;              .addReg(TmpReg)</div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;              .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(NarrowReg)</div><div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;              .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(PPC::sub_32);</div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;          ToErase = &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>;</div><div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;          Simplified = <span class="keyword">true</span>;</div><div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;          NumEliminatedSExt++;</div><div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;        }</div><div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;      }</div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;      <span class="keywordflow">case</span> PPC::RLDICL: {</div><div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;        <span class="comment">// We can eliminate RLDICL (e.g. for zero-extension)</span></div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;        <span class="comment">// if all bits to clear are already zero in the input.</span></div><div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;        <span class="comment">// This code assume following code sequence for zero-extension.</span></div><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;        <span class="comment">//   %6 = COPY %5:sub_32; (optional)</span></div><div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;        <span class="comment">//   %8 = IMPLICIT_DEF;</span></div><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;        <span class="comment">//   %7&lt;def,tied1&gt; = INSERT_SUBREG %8&lt;tied0&gt;, %6, sub_32;</span></div><div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;        <span class="keywordflow">if</span> (!<a class="code" href="PPCMIPeephole_8cpp.html#a4e55fa9ecb3472757df775fe32914d79">EnableZExtElimination</a>) <span class="keywordflow">break</span>;</div><div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;</div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;        <span class="keywordflow">if</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>() != 0)</div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;          <span class="keywordflow">break</span>;</div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;</div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;        <a class="code" href="classllvm_1_1Register.html">Register</a> SrcReg = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;        <span class="keywordflow">if</span> (!<a class="code" href="classllvm_1_1Register.html#ab94ac0eb79655589fb116359f862886c">Register::isVirtualRegister</a>(SrcReg))</div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;          <span class="keywordflow">break</span>;</div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;</div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;        <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *SrcMI = MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a8940addb370f40defa2763c0da9d3eda">getVRegDef</a>(SrcReg);</div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;        <span class="keywordflow">if</span> (!(SrcMI &amp;&amp; SrcMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == PPC::INSERT_SUBREG &amp;&amp;</div><div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;              SrcMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() &amp;&amp; SrcMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>()))</div><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;          <span class="keywordflow">break</span>;</div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;</div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;        <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *ImpDefMI, *SubRegMI;</div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;        ImpDefMI = MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a8940addb370f40defa2763c0da9d3eda">getVRegDef</a>(SrcMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;        SubRegMI = MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a8940addb370f40defa2763c0da9d3eda">getVRegDef</a>(SrcMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;        <span class="keywordflow">if</span> (ImpDefMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() != PPC::IMPLICIT_DEF) <span class="keywordflow">break</span>;</div><div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;</div><div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;        SrcMI = SubRegMI;</div><div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;        <span class="keywordflow">if</span> (SubRegMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == PPC::COPY) {</div><div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;          <a class="code" href="classllvm_1_1Register.html">Register</a> CopyReg = SubRegMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;          <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1Register.html#ab94ac0eb79655589fb116359f862886c">Register::isVirtualRegister</a>(CopyReg))</div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;            SrcMI = MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a8940addb370f40defa2763c0da9d3eda">getVRegDef</a>(CopyReg);</div><div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;        }</div><div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;</div><div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;        <span class="keywordtype">unsigned</span> KnownZeroCount = getKnownLeadingZeroCount(SrcMI, TII);</div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;        <span class="keywordflow">if</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(3).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>() &lt;= KnownZeroCount) {</div><div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;          <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Removing redundant zero-extension\n&quot;</span>);</div><div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;          <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, &amp;MI, MI.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>(), TII-&gt;get(PPC::COPY),</div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;                  MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>())</div><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;              .addReg(SrcReg);</div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;          ToErase = &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>;</div><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;          Simplified = <span class="keyword">true</span>;</div><div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;          NumEliminatedZExt++;</div><div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;        }</div><div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;      }</div><div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;</div><div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;      <span class="comment">// TODO: Any instruction that has an immediate form fed only by a PHI</span></div><div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;      <span class="comment">// whose operands are all load immediate can be folded away. We currently</span></div><div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;      <span class="comment">// do this for ADD instructions, but should expand it to arithmetic and</span></div><div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;      <span class="comment">// binary instructions with immediate forms in the future.</span></div><div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;      <span class="keywordflow">case</span> PPC::ADD4:</div><div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;      <span class="keywordflow">case</span> PPC::ADD8: {</div><div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;        <span class="keyword">auto</span> isSingleUsePHI = [&amp;](<a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *PhiOp) {</div><div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;          <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(PhiOp &amp;&amp; <span class="stringliteral">&quot;Invalid Operand!&quot;</span>);</div><div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;          <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *DefPhiMI = getVRegDefOrNull(PhiOp, MRI);</div><div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;</div><div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;          <span class="keywordflow">return</span> DefPhiMI &amp;&amp; (DefPhiMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == PPC::PHI) &amp;&amp;</div><div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;                 MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#ae3b0ac9c0aa471a4f05360c8dd596fa2">hasOneNonDBGUse</a>(DefPhiMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;        };</div><div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;</div><div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;        <span class="keyword">auto</span> dominatesAllSingleUseLIs = [&amp;](<a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *DominatorOp,</div><div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;                                            <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *PhiOp) {</div><div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;          <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(PhiOp &amp;&amp; <span class="stringliteral">&quot;Invalid Operand!&quot;</span>);</div><div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;          <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(DominatorOp &amp;&amp; <span class="stringliteral">&quot;Invalid Operand!&quot;</span>);</div><div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;          <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *DefPhiMI = getVRegDefOrNull(PhiOp, MRI);</div><div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;          <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *DefDomMI = getVRegDefOrNull(DominatorOp, MRI);</div><div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;</div><div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;          <span class="comment">// Note: the vregs only show up at odd indices position of PHI Node,</span></div><div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;          <span class="comment">// the even indices position save the BB info.</span></div><div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;          <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 1; i &lt; DefPhiMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a432824f0975bb863478bf4ef3a5df258">getNumOperands</a>(); i += 2) {</div><div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;            <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *LiMI =</div><div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;                getVRegDefOrNull(&amp;DefPhiMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(i), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div><div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;            <span class="keywordflow">if</span> (!LiMI ||</div><div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;                (LiMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() != PPC::LI &amp;&amp; LiMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() != PPC::LI8)</div><div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;                || !MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#ae3b0ac9c0aa471a4f05360c8dd596fa2">hasOneNonDBGUse</a>(LiMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()) ||</div><div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;                !MDT-&gt;<a class="code" href="classllvm_1_1MachineDominatorTree.html#a9b58c371c0cea5f9fc9722e253149f47">dominates</a>(DefDomMI, LiMI))</div><div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;              <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;          }</div><div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;</div><div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;          <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;        };</div><div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;</div><div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;        <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> Op1 = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1);</div><div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;        <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> Op2 = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2);</div><div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;        <span class="keywordflow">if</span> (isSingleUsePHI(&amp;Op2) &amp;&amp; dominatesAllSingleUseLIs(&amp;Op1, &amp;Op2))</div><div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;          <a class="code" href="namespacestd.html#ab8424022895aee3e366fb9a32f2883cb">std::swap</a>(Op1, Op2);</div><div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;        <span class="keywordflow">else</span> <span class="keywordflow">if</span> (!isSingleUsePHI(&amp;Op1) || !dominatesAllSingleUseLIs(&amp;Op2, &amp;Op1))</div><div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;          <span class="keywordflow">break</span>; <span class="comment">// We don&#39;t have an ADD fed by LI&#39;s that can be transformed</span></div><div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;</div><div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;        <span class="comment">// Now we know that Op1 is the PHI node and Op2 is the dominator</span></div><div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;        <a class="code" href="classllvm_1_1Register.html">Register</a> DominatorReg = Op2.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;</div><div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;        <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *TRC = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == PPC::ADD8</div><div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;                                             ? &amp;PPC::G8RC_and_G8RC_NOX0RegClass</div><div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;                                             : &amp;PPC::GPRC_and_GPRC_NOR0RegClass;</div><div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;        MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#abc2f27ea446a79159a27f3fb39840847">setRegClass</a>(DominatorReg, TRC);</div><div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;</div><div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;        <span class="comment">// replace LIs with ADDIs</span></div><div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;        <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *DefPhiMI = getVRegDefOrNull(&amp;Op1, MRI);</div><div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;        <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 1; i &lt; DefPhiMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a432824f0975bb863478bf4ef3a5df258">getNumOperands</a>(); i += 2) {</div><div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;          <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *LiMI = getVRegDefOrNull(&amp;DefPhiMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(i), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div><div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;          <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Optimizing LI to ADDI: &quot;</span>);</div><div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;          <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(LiMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#accc60d2019e9dff57bb0918a94422ebb">dump</a>());</div><div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;</div><div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;          <span class="comment">// There could be repeated registers in the PHI, e.g: %1 =</span></div><div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;          <span class="comment">// PHI %6, &lt;%bb.2&gt;, %8, &lt;%bb.3&gt;, %8, &lt;%bb.6&gt;; So if we&#39;ve</span></div><div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;          <span class="comment">// already replaced the def instruction, skip.</span></div><div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;          <span class="keywordflow">if</span> (LiMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == PPC::ADDI || LiMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == PPC::ADDI8)</div><div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;            <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;</div><div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;          <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>((LiMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == PPC::LI ||</div><div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;                  LiMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == PPC::LI8) &amp;&amp;</div><div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;                 <span class="stringliteral">&quot;Invalid Opcode!&quot;</span>);</div><div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;          <span class="keyword">auto</span> LiImm = LiMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>(); <span class="comment">// save the imm of LI</span></div><div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;          LiMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a58fb7c99a3300f341e23893f999d35f3">RemoveOperand</a>(1);                    <span class="comment">// remove the imm of LI</span></div><div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;          LiMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a1ecb35298bc4d1fe03997959e1210c87">setDesc</a>(TII-&gt;get(LiMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == PPC::LI ? PPC::ADDI</div><div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;                                                              : PPC::ADDI8));</div><div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;          <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a>(*LiMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>(), *LiMI)</div><div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;              .addReg(DominatorReg)</div><div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;              .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(LiImm); <span class="comment">// restore the imm of LI</span></div><div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;          <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(LiMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#accc60d2019e9dff57bb0918a94422ebb">dump</a>());</div><div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;        }</div><div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;</div><div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;        <span class="comment">// Replace ADD with COPY</span></div><div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;        <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Optimizing ADD to COPY: &quot;</span>);</div><div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;        <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#accc60d2019e9dff57bb0918a94422ebb">dump</a>());</div><div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;        <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, &amp;MI, MI.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>(), TII-&gt;get(PPC::COPY),</div><div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;                MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>())</div><div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;            .<a class="code" href="FileCheck_8cpp.html#a1e23cc505a17287914489e2d7f7093ba">add</a>(Op1);</div><div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;        ToErase = &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>;</div><div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;        Simplified = <span class="keyword">true</span>;</div><div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;        NumOptADDLIs++;</div><div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;      }</div><div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;      <span class="keywordflow">case</span> PPC::RLDICR: {</div><div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;        Simplified |= emitRLDICWhenLoweringJumpTables(MI) ||</div><div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;                      combineSEXTAndSHL(MI, ToErase);</div><div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;      }</div><div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;      <span class="keywordflow">case</span> PPC::RLWINM:</div><div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;      <span class="keywordflow">case</span> PPC::RLWINM_rec:</div><div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;      <span class="keywordflow">case</span> PPC::RLWINM8:</div><div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;      <span class="keywordflow">case</span> PPC::RLWINM8_rec: {</div><div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;        <span class="keywordtype">unsigned</span> FoldingReg = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;        <span class="keywordflow">if</span> (!<a class="code" href="classllvm_1_1Register.html#ab94ac0eb79655589fb116359f862886c">Register::isVirtualRegister</a>(FoldingReg))</div><div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;          <span class="keywordflow">break</span>;</div><div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;</div><div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;        <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *SrcMI = MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a8940addb370f40defa2763c0da9d3eda">getVRegDef</a>(FoldingReg);</div><div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;        <span class="keywordflow">if</span> (SrcMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() != PPC::RLWINM &amp;&amp;</div><div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;            SrcMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() != PPC::RLWINM_rec &amp;&amp;</div><div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;            SrcMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() != PPC::RLWINM8 &amp;&amp;</div><div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;            SrcMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() != PPC::RLWINM8_rec)</div><div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;          <span class="keywordflow">break</span>;</div><div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;        <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>((MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#a76f61c6784df6dc8402a8b9011041926">isImm</a>() &amp;&amp; MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(3).<a class="code" href="classllvm_1_1MachineOperand.html#a76f61c6784df6dc8402a8b9011041926">isImm</a>() &amp;&amp;</div><div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;                MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(4).<a class="code" href="classllvm_1_1MachineOperand.html#a76f61c6784df6dc8402a8b9011041926">isImm</a>() &amp;&amp; SrcMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#a76f61c6784df6dc8402a8b9011041926">isImm</a>() &amp;&amp;</div><div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;                SrcMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(3).<a class="code" href="classllvm_1_1MachineOperand.html#a76f61c6784df6dc8402a8b9011041926">isImm</a>() &amp;&amp; SrcMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(4).<a class="code" href="classllvm_1_1MachineOperand.html#a76f61c6784df6dc8402a8b9011041926">isImm</a>()) &amp;&amp;</div><div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;               <span class="stringliteral">&quot;Invalid PPC::RLWINM Instruction!&quot;</span>);</div><div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;        uint64_t SHSrc = SrcMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>();</div><div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;        uint64_t SHMI = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>();</div><div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;        uint64_t MBSrc = SrcMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(3).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>();</div><div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;        uint64_t MBMI = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(3).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>();</div><div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;        uint64_t MESrc = SrcMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(4).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>();</div><div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;        uint64_t MEMI = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(4).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>();</div><div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;</div><div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;        <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>((MEMI &lt; 32 &amp;&amp; MESrc &lt; 32 &amp;&amp; MBMI &lt; 32 &amp;&amp; MBSrc &lt; 32) &amp;&amp;</div><div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;               <span class="stringliteral">&quot;Invalid PPC::RLWINM Instruction!&quot;</span>);</div><div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;</div><div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;        <span class="comment">// If MBMI is bigger than MEMI, we always can not get run of ones.</span></div><div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;        <span class="comment">// RotatedSrcMask non-wrap:</span></div><div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;        <span class="comment">//                 0........31|32........63</span></div><div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;        <span class="comment">// RotatedSrcMask:   B---E        B---E</span></div><div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;        <span class="comment">// MaskMI:         -----------|--E  B------</span></div><div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;        <span class="comment">// Result:           -----          ---      (Bad candidate)</span></div><div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;        <span class="comment">//</span></div><div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;        <span class="comment">// RotatedSrcMask wrap:</span></div><div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;        <span class="comment">//                 0........31|32........63</span></div><div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;        <span class="comment">// RotatedSrcMask: --E   B----|--E    B----</span></div><div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;        <span class="comment">// MaskMI:         -----------|--E  B------</span></div><div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;        <span class="comment">// Result:         ---   -----|---    -----  (Bad candidate)</span></div><div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;        <span class="comment">//</span></div><div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;        <span class="comment">// One special case is RotatedSrcMask is a full set mask.</span></div><div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;        <span class="comment">// RotatedSrcMask full:</span></div><div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;        <span class="comment">//                 0........31|32........63</span></div><div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;        <span class="comment">// RotatedSrcMask: ------EB---|-------EB---</span></div><div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;        <span class="comment">// MaskMI:         -----------|--E  B------</span></div><div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;        <span class="comment">// Result:         -----------|---  -------  (Good candidate)</span></div><div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;</div><div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;        <span class="comment">// Mark special case.</span></div><div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;        <span class="keywordtype">bool</span> SrcMaskFull = (MBSrc - MESrc == 1) || (MBSrc == 0 &amp;&amp; MESrc == 31);</div><div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;</div><div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;        <span class="comment">// For other MBMI &gt; MEMI cases, just return.</span></div><div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;        <span class="keywordflow">if</span> ((MBMI &gt; MEMI) &amp;&amp; !SrcMaskFull)</div><div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;          <span class="keywordflow">break</span>;</div><div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;</div><div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;        <span class="comment">// Handle MBMI &lt;= MEMI cases.</span></div><div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;        <a class="code" href="classllvm_1_1APInt.html">APInt</a> MaskMI = <a class="code" href="classllvm_1_1APInt.html#af3bee3e462a14abdf3858c354a5cd222">APInt::getBitsSetWithWrap</a>(32, 32 - MEMI - 1, 32 - MBMI);</div><div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;        <span class="comment">// In MI, we only need low 32 bits of SrcMI, just consider about low 32</span></div><div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;        <span class="comment">// bit of SrcMI mask. Note that in APInt, lowerest bit is at index 0,</span></div><div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;        <span class="comment">// while in PowerPC ISA, lowerest bit is at index 63.</span></div><div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;        <a class="code" href="classllvm_1_1APInt.html">APInt</a> MaskSrc =</div><div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;            <a class="code" href="classllvm_1_1APInt.html#af3bee3e462a14abdf3858c354a5cd222">APInt::getBitsSetWithWrap</a>(32, 32 - MESrc - 1, 32 - MBSrc);</div><div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;        <span class="comment">// Current APInt::getBitsSetWithWrap sets all bits to 0 if loBit is</span></div><div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;        <span class="comment">// equal to highBit.</span></div><div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;        <span class="comment">// If MBSrc - MESrc == 1, we expect a full set mask instead of Null.</span></div><div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;        <span class="keywordflow">if</span> (SrcMaskFull &amp;&amp; (MBSrc - MESrc == 1))</div><div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;          MaskSrc.<a class="code" href="classllvm_1_1APInt.html#ab6fff8a97bcb55e50e9be0ecf0c99b63">setAllBits</a>();</div><div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;</div><div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;        <a class="code" href="classllvm_1_1APInt.html">APInt</a> RotatedSrcMask = MaskSrc.<a class="code" href="classllvm_1_1APInt.html#aa548cc4a0fd9e7c713b180f7780655e2">rotl</a>(SHMI);</div><div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;        <a class="code" href="classllvm_1_1APInt.html">APInt</a> FinalMask = RotatedSrcMask &amp; MaskMI;</div><div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;        <a class="code" href="classuint32__t.html">uint32_t</a> NewMB, NewME;</div><div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;</div><div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;        <span class="comment">// If final mask is 0, MI result should be 0 too.</span></div><div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;        <span class="keywordflow">if</span> (FinalMask.<a class="code" href="classllvm_1_1APInt.html#aba0bb0cce2530e8403a18f1bbd6ae610">isNullValue</a>()) {</div><div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;          <span class="keywordtype">bool</span> Is64Bit = (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == PPC::RLWINM8 ||</div><div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;                          MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == PPC::RLWINM8_rec);</div><div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;</div><div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;          Simplified = <span class="keyword">true</span>;</div><div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;</div><div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;          <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Replace Instr: &quot;</span>);</div><div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;          <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#accc60d2019e9dff57bb0918a94422ebb">dump</a>());</div><div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;</div><div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;          <span class="keywordflow">if</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == PPC::RLWINM || MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == PPC::RLWINM8) {</div><div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;            <span class="comment">// Replace MI with &quot;LI 0&quot;</span></div><div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;            MI.<a class="code" href="classllvm_1_1MachineInstr.html#a58fb7c99a3300f341e23893f999d35f3">RemoveOperand</a>(4);</div><div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;            MI.<a class="code" href="classllvm_1_1MachineInstr.html#a58fb7c99a3300f341e23893f999d35f3">RemoveOperand</a>(3);</div><div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;            MI.<a class="code" href="classllvm_1_1MachineInstr.html#a58fb7c99a3300f341e23893f999d35f3">RemoveOperand</a>(2);</div><div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;            MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#aa7e43fc5b201a1cc5b2b0f1f72963dd2">ChangeToImmediate</a>(0);</div><div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;            MI.<a class="code" href="classllvm_1_1MachineInstr.html#a1ecb35298bc4d1fe03997959e1210c87">setDesc</a>(TII-&gt;get(Is64Bit ? PPC::LI8 : PPC::LI));</div><div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;          } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;            <span class="comment">// Replace MI with &quot;ANDI_rec reg, 0&quot;</span></div><div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;            MI.<a class="code" href="classllvm_1_1MachineInstr.html#a58fb7c99a3300f341e23893f999d35f3">RemoveOperand</a>(4);</div><div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;            MI.<a class="code" href="classllvm_1_1MachineInstr.html#a58fb7c99a3300f341e23893f999d35f3">RemoveOperand</a>(3);</div><div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;            MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#a2feaa1c69335c6b9028076cd68c7a5f5">setImm</a>(0);</div><div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;            MI.<a class="code" href="classllvm_1_1MachineInstr.html#a1ecb35298bc4d1fe03997959e1210c87">setDesc</a>(TII-&gt;get(Is64Bit ? PPC::ANDI8_rec : PPC::ANDI_rec));</div><div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;            MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#a682ba82f42f7903d0000ffbb13ea3b57">setReg</a>(SrcMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;            <span class="keywordflow">if</span> (SrcMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#a4046212ebc647b17e811837ae4ea3afd">isKill</a>()) {</div><div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;              MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#a8a82683fccdef8a5ef772ef03277aee7">setIsKill</a>(<span class="keyword">true</span>);</div><div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;              SrcMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#a8a82683fccdef8a5ef772ef03277aee7">setIsKill</a>(<span class="keyword">false</span>);</div><div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;            } <span class="keywordflow">else</span></div><div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;              <span class="comment">// About to replace MI.getOperand(1), clear its kill flag.</span></div><div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;              MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#a8a82683fccdef8a5ef772ef03277aee7">setIsKill</a>(<span class="keyword">false</span>);</div><div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;          }</div><div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;</div><div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;          <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;With: &quot;</span>);</div><div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;          <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#accc60d2019e9dff57bb0918a94422ebb">dump</a>());</div><div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;        } <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((<a class="code" href="namespacellvm.html#ad41f0c8cd179d6fb3236c4b00a245153">isRunOfOnes</a>((<span class="keywordtype">unsigned</span>)(FinalMask.<a class="code" href="classllvm_1_1APInt.html#a217e0207d9cc8e046c2dccbf0e4bb198">getZExtValue</a>()), NewMB,</div><div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;                               NewME) &amp;&amp; NewMB &lt;= NewME)|| SrcMaskFull) {</div><div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;          <span class="comment">// Here we only handle MBMI &lt;= MEMI case, so NewMB must be no bigger</span></div><div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;          <span class="comment">// than NewME. Otherwise we get a 64 bit value after folding, but MI</span></div><div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;          <span class="comment">// return a 32 bit value.</span></div><div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;</div><div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;          Simplified = <span class="keyword">true</span>;</div><div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;          <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Converting Instr: &quot;</span>);</div><div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;          <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#accc60d2019e9dff57bb0918a94422ebb">dump</a>());</div><div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;</div><div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;          <a class="code" href="classuint16__t.html">uint16_t</a> NewSH = (SHSrc + SHMI) % 32;</div><div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;          MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#a2feaa1c69335c6b9028076cd68c7a5f5">setImm</a>(NewSH);</div><div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;          <span class="comment">// If SrcMI mask is full, no need to update MBMI and MEMI.</span></div><div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;          <span class="keywordflow">if</span> (!SrcMaskFull) {</div><div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;            MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(3).<a class="code" href="classllvm_1_1MachineOperand.html#a2feaa1c69335c6b9028076cd68c7a5f5">setImm</a>(NewMB);</div><div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;            MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(4).<a class="code" href="classllvm_1_1MachineOperand.html#a2feaa1c69335c6b9028076cd68c7a5f5">setImm</a>(NewME);</div><div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;          }</div><div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;          MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#a682ba82f42f7903d0000ffbb13ea3b57">setReg</a>(SrcMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;          <span class="keywordflow">if</span> (SrcMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#a4046212ebc647b17e811837ae4ea3afd">isKill</a>()) {</div><div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;            MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#a8a82683fccdef8a5ef772ef03277aee7">setIsKill</a>(<span class="keyword">true</span>);</div><div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;            SrcMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#a8a82683fccdef8a5ef772ef03277aee7">setIsKill</a>(<span class="keyword">false</span>);</div><div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;          } <span class="keywordflow">else</span></div><div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;            <span class="comment">// About to replace MI.getOperand(1), clear its kill flag.</span></div><div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;            MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#a8a82683fccdef8a5ef772ef03277aee7">setIsKill</a>(<span class="keyword">false</span>);</div><div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;</div><div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;          <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;To: &quot;</span>);</div><div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;          <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#accc60d2019e9dff57bb0918a94422ebb">dump</a>());</div><div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;        }</div><div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;        <span class="keywordflow">if</span> (Simplified) {</div><div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;          <span class="comment">// If FoldingReg has no non-debug use and it has no implicit def (it</span></div><div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;          <span class="comment">// is not RLWINMO or RLWINM8o), it&#39;s safe to delete its def SrcMI.</span></div><div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;          <span class="comment">// Otherwise keep it.</span></div><div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;          ++NumRotatesCollapsed;</div><div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;          <span class="keywordflow">if</span> (MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a6808b0f3ed9cfc2673de84764c7cb0a6">use_nodbg_empty</a>(FoldingReg) &amp;&amp; !SrcMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a5879bc3bd2b8f21ba2d83a1f97a020d9">hasImplicitDef</a>()) {</div><div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;            ToErase = SrcMI;</div><div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;            <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Delete dead instruction: &quot;</span>);</div><div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;            <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(SrcMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#accc60d2019e9dff57bb0918a94422ebb">dump</a>());</div><div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;          }</div><div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;        }</div><div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;      }</div><div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;      }</div><div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;    }</div><div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;</div><div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;    <span class="comment">// If the last instruction was marked for elimination,</span></div><div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;    <span class="comment">// remove it now.</span></div><div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;    <span class="keywordflow">if</span> (ToErase) {</div><div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;      ToErase-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;      ToErase = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;    }</div><div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;  }</div><div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;</div><div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;  <span class="comment">// Eliminate all the TOC save instructions which are redundant.</span></div><div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;  Simplified |= eliminateRedundantTOCSaves(TOCSaves);</div><div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;  <a class="code" href="classllvm_1_1PPCFunctionInfo.html">PPCFunctionInfo</a> *FI = MF-&gt;getInfo&lt;<a class="code" href="classllvm_1_1PPCFunctionInfo.html">PPCFunctionInfo</a>&gt;();</div><div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;  <span class="keywordflow">if</span> (FI-&gt;<a class="code" href="classllvm_1_1PPCFunctionInfo.html#a58259420ed94baab8d78d6d49f909b5f">mustSaveTOC</a>())</div><div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;    NumTOCSavesInPrologue++;</div><div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;</div><div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;  <span class="comment">// We try to eliminate redundant compare instruction.</span></div><div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;  Simplified |= eliminateRedundantCompare();</div><div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;</div><div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1JumpTable.html#ae69658c09df17591f8b1c3e95b879b5ca99c267524f12efe8cf927389e02d506a">Simplified</a>;</div><div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;}</div><div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;</div><div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;<span class="comment">// helper functions for eliminateRedundantCompare</span></div><div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> isEqOrNe(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *BI) {</div><div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;  <a class="code" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355">PPC::Predicate</a> Pred = (<a class="code" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355">PPC::Predicate</a>)BI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>();</div><div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;  <span class="keywordtype">unsigned</span> PredCond = <a class="code" href="namespacellvm_1_1PPC.html#a2624042e885fc1d665e8fc01a0ab390b">PPC::getPredicateCondition</a>(Pred);</div><div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;  <span class="keywordflow">return</span> (PredCond == <a class="code" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355a34be5288a1bb24e5120358395f7f0dc3">PPC::PRED_EQ</a> || PredCond == <a class="code" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355ad9add708b3d9680d64242cf06f448462">PPC::PRED_NE</a>);</div><div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;}</div><div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;</div><div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> isSupportedCmpOp(<span class="keywordtype">unsigned</span> opCode) {</div><div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;  <span class="keywordflow">return</span> (opCode == PPC::CMPLD  || opCode == PPC::CMPD  ||</div><div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;          opCode == PPC::CMPLW  || opCode == PPC::CMPW  ||</div><div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;          opCode == PPC::CMPLDI || opCode == PPC::CMPDI ||</div><div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;          opCode == PPC::CMPLWI || opCode == PPC::CMPWI);</div><div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;}</div><div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;</div><div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> is64bitCmpOp(<span class="keywordtype">unsigned</span> opCode) {</div><div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;  <span class="keywordflow">return</span> (opCode == PPC::CMPLD  || opCode == PPC::CMPD ||</div><div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;          opCode == PPC::CMPLDI || opCode == PPC::CMPDI);</div><div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;}</div><div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160;</div><div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> isSignedCmpOp(<span class="keywordtype">unsigned</span> opCode) {</div><div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;  <span class="keywordflow">return</span> (opCode == PPC::CMPD  || opCode == PPC::CMPW ||</div><div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160;          opCode == PPC::CMPDI || opCode == PPC::CMPWI);</div><div class="line"><a name="l01015"></a><span class="lineno"> 1015</span>&#160;}</div><div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;</div><div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160;<span class="keyword">static</span> <span class="keywordtype">unsigned</span> getSignedCmpOpCode(<span class="keywordtype">unsigned</span> opCode) {</div><div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160;  <span class="keywordflow">if</span> (opCode == PPC::CMPLD)  <span class="keywordflow">return</span> PPC::CMPD;</div><div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160;  <span class="keywordflow">if</span> (opCode == PPC::CMPLW)  <span class="keywordflow">return</span> PPC::CMPW;</div><div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;  <span class="keywordflow">if</span> (opCode == PPC::CMPLDI) <span class="keywordflow">return</span> PPC::CMPDI;</div><div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;  <span class="keywordflow">if</span> (opCode == PPC::CMPLWI) <span class="keywordflow">return</span> PPC::CMPWI;</div><div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;  <span class="keywordflow">return</span> opCode;</div><div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160;}</div><div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;</div><div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;<span class="comment">// We can decrement immediate x in (GE x) by changing it to (GT x-1) or</span></div><div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;<span class="comment">// (LT x) to (LE x-1)</span></div><div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;<span class="keyword">static</span> <span class="keywordtype">unsigned</span> getPredicateToDecImm(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *BI, <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *CMPI) {</div><div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;  uint64_t Imm = CMPI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>();</div><div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;  <span class="keywordtype">bool</span> SignedCmp = isSignedCmpOp(CMPI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>());</div><div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;  <span class="keywordflow">if</span> ((!SignedCmp &amp;&amp; Imm == 0) || (SignedCmp &amp;&amp; Imm == 0x8000))</div><div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;    <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160;</div><div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160;  <a class="code" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355">PPC::Predicate</a> Pred = (<a class="code" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355">PPC::Predicate</a>)BI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>();</div><div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160;  <span class="keywordtype">unsigned</span> PredCond = <a class="code" href="namespacellvm_1_1PPC.html#a2624042e885fc1d665e8fc01a0ab390b">PPC::getPredicateCondition</a>(Pred);</div><div class="line"><a name="l01035"></a><span class="lineno"> 1035</span>&#160;  <span class="keywordtype">unsigned</span> PredHint = <a class="code" href="namespacellvm_1_1PPC.html#a5f7348f565ebb68dc08979b2808300c5">PPC::getPredicateHint</a>(Pred);</div><div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160;  <span class="keywordflow">if</span> (PredCond == <a class="code" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355a44abec85091b571da2189ac4bd139095">PPC::PRED_GE</a>)</div><div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1PPC.html#a40c2294c9ecba721df7f29aaf05157d8">PPC::getPredicate</a>(<a class="code" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355a8cd4d49277068c1eab8d4d7c4835b817">PPC::PRED_GT</a>, PredHint);</div><div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;  <span class="keywordflow">if</span> (PredCond == <a class="code" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355a46cd6e935d7b9cc679d9cb0cf025ae91">PPC::PRED_LT</a>)</div><div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1PPC.html#a40c2294c9ecba721df7f29aaf05157d8">PPC::getPredicate</a>(<a class="code" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355ac89b6a30c033abb18a7e81f48b0e3593">PPC::PRED_LE</a>, PredHint);</div><div class="line"><a name="l01040"></a><span class="lineno"> 1040</span>&#160;</div><div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160;  <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l01042"></a><span class="lineno"> 1042</span>&#160;}</div><div class="line"><a name="l01043"></a><span class="lineno"> 1043</span>&#160;</div><div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160;<span class="comment">// We can increment immediate x in (GT x) by changing it to (GE x+1) or</span></div><div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160;<span class="comment">// (LE x) to (LT x+1)</span></div><div class="line"><a name="l01046"></a><span class="lineno"> 1046</span>&#160;<span class="keyword">static</span> <span class="keywordtype">unsigned</span> getPredicateToIncImm(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *BI, <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *CMPI) {</div><div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160;  uint64_t Imm = CMPI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>();</div><div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;  <span class="keywordtype">bool</span> SignedCmp = isSignedCmpOp(CMPI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>());</div><div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160;  <span class="keywordflow">if</span> ((!SignedCmp &amp;&amp; Imm == 0xFFFF) || (SignedCmp &amp;&amp; Imm == 0x7FFF))</div><div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160;    <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l01051"></a><span class="lineno"> 1051</span>&#160;</div><div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160;  <a class="code" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355">PPC::Predicate</a> Pred = (<a class="code" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355">PPC::Predicate</a>)BI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>();</div><div class="line"><a name="l01053"></a><span class="lineno"> 1053</span>&#160;  <span class="keywordtype">unsigned</span> PredCond = <a class="code" href="namespacellvm_1_1PPC.html#a2624042e885fc1d665e8fc01a0ab390b">PPC::getPredicateCondition</a>(Pred);</div><div class="line"><a name="l01054"></a><span class="lineno"> 1054</span>&#160;  <span class="keywordtype">unsigned</span> PredHint = <a class="code" href="namespacellvm_1_1PPC.html#a5f7348f565ebb68dc08979b2808300c5">PPC::getPredicateHint</a>(Pred);</div><div class="line"><a name="l01055"></a><span class="lineno"> 1055</span>&#160;  <span class="keywordflow">if</span> (PredCond == <a class="code" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355a8cd4d49277068c1eab8d4d7c4835b817">PPC::PRED_GT</a>)</div><div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1PPC.html#a40c2294c9ecba721df7f29aaf05157d8">PPC::getPredicate</a>(<a class="code" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355a44abec85091b571da2189ac4bd139095">PPC::PRED_GE</a>, PredHint);</div><div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160;  <span class="keywordflow">if</span> (PredCond == <a class="code" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355ac89b6a30c033abb18a7e81f48b0e3593">PPC::PRED_LE</a>)</div><div class="line"><a name="l01058"></a><span class="lineno"> 1058</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1PPC.html#a40c2294c9ecba721df7f29aaf05157d8">PPC::getPredicate</a>(<a class="code" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355a46cd6e935d7b9cc679d9cb0cf025ae91">PPC::PRED_LT</a>, PredHint);</div><div class="line"><a name="l01059"></a><span class="lineno"> 1059</span>&#160;</div><div class="line"><a name="l01060"></a><span class="lineno"> 1060</span>&#160;  <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l01061"></a><span class="lineno"> 1061</span>&#160;}</div><div class="line"><a name="l01062"></a><span class="lineno"> 1062</span>&#160;</div><div class="line"><a name="l01063"></a><span class="lineno"> 1063</span>&#160;<span class="comment">// This takes a Phi node and returns a register value for the specified BB.</span></div><div class="line"><a name="l01064"></a><span class="lineno"> 1064</span>&#160;<span class="keyword">static</span> <span class="keywordtype">unsigned</span> getIncomingRegForBlock(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *Phi,</div><div class="line"><a name="l01065"></a><span class="lineno"> 1065</span>&#160;                                       <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB) {</div><div class="line"><a name="l01066"></a><span class="lineno"> 1066</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = 2, <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a> = Phi-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a432824f0975bb863478bf4ef3a5df258">getNumOperands</a>() + 1; <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>; <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> += 2) {</div><div class="line"><a name="l01067"></a><span class="lineno"> 1067</span>&#160;    <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO = Phi-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>);</div><div class="line"><a name="l01068"></a><span class="lineno"> 1068</span>&#160;    <span class="keywordflow">if</span> (MO.<a class="code" href="classllvm_1_1MachineOperand.html#a9b48cb80ee1534c2b51d789b673137c1">getMBB</a>() == MBB)</div><div class="line"><a name="l01069"></a><span class="lineno"> 1069</span>&#160;      <span class="keywordflow">return</span> Phi-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l01070"></a><span class="lineno"> 1070</span>&#160;  }</div><div class="line"><a name="l01071"></a><span class="lineno"> 1071</span>&#160;  <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;invalid src basic block for this Phi node\n&quot;</span>);</div><div class="line"><a name="l01072"></a><span class="lineno"> 1072</span>&#160;  <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l01073"></a><span class="lineno"> 1073</span>&#160;}</div><div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160;</div><div class="line"><a name="l01075"></a><span class="lineno"> 1075</span>&#160;<span class="comment">// This function tracks the source of the register through register copy.</span></div><div class="line"><a name="l01076"></a><span class="lineno"> 1076</span>&#160;<span class="comment">// If BB1 and BB2 are non-NULL, we also track PHI instruction in BB2</span></div><div class="line"><a name="l01077"></a><span class="lineno"> 1077</span>&#160;<span class="comment">// assuming that the control comes from BB1 into BB2.</span></div><div class="line"><a name="l01078"></a><span class="lineno"> 1078</span>&#160;<span class="keyword">static</span> <span class="keywordtype">unsigned</span> getSrcVReg(<span class="keywordtype">unsigned</span> Reg, <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *BB1,</div><div class="line"><a name="l01079"></a><span class="lineno"> 1079</span>&#160;                           <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *BB2, <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *MRI) {</div><div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;  <span class="keywordtype">unsigned</span> SrcReg = <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>;</div><div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160;  <span class="keywordflow">while</span> (1) {</div><div class="line"><a name="l01082"></a><span class="lineno"> 1082</span>&#160;    <span class="keywordtype">unsigned</span> NextReg = SrcReg;</div><div class="line"><a name="l01083"></a><span class="lineno"> 1083</span>&#160;    <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *Inst = MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a8940addb370f40defa2763c0da9d3eda">getVRegDef</a>(SrcReg);</div><div class="line"><a name="l01084"></a><span class="lineno"> 1084</span>&#160;    <span class="keywordflow">if</span> (BB1 &amp;&amp; Inst-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == PPC::PHI &amp;&amp; Inst-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>() == BB2) {</div><div class="line"><a name="l01085"></a><span class="lineno"> 1085</span>&#160;      NextReg = getIncomingRegForBlock(Inst, BB1);</div><div class="line"><a name="l01086"></a><span class="lineno"> 1086</span>&#160;      <span class="comment">// We track through PHI only once to avoid infinite loop.</span></div><div class="line"><a name="l01087"></a><span class="lineno"> 1087</span>&#160;      BB1 = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l01088"></a><span class="lineno"> 1088</span>&#160;    }</div><div class="line"><a name="l01089"></a><span class="lineno"> 1089</span>&#160;    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Inst-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a6ee45760c97bf2dda6bee91508e6946e">isFullCopy</a>())</div><div class="line"><a name="l01090"></a><span class="lineno"> 1090</span>&#160;      NextReg = Inst-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l01091"></a><span class="lineno"> 1091</span>&#160;    <span class="keywordflow">if</span> (NextReg == SrcReg || !<a class="code" href="classllvm_1_1Register.html#ab94ac0eb79655589fb116359f862886c">Register::isVirtualRegister</a>(NextReg))</div><div class="line"><a name="l01092"></a><span class="lineno"> 1092</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l01093"></a><span class="lineno"> 1093</span>&#160;    SrcReg = NextReg;</div><div class="line"><a name="l01094"></a><span class="lineno"> 1094</span>&#160;  }</div><div class="line"><a name="l01095"></a><span class="lineno"> 1095</span>&#160;  <span class="keywordflow">return</span> SrcReg;</div><div class="line"><a name="l01096"></a><span class="lineno"> 1096</span>&#160;}</div><div class="line"><a name="l01097"></a><span class="lineno"> 1097</span>&#160;</div><div class="line"><a name="l01098"></a><span class="lineno"> 1098</span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> eligibleForCompareElimination(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l01099"></a><span class="lineno"> 1099</span>&#160;                                          <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&amp;PredMBB,</div><div class="line"><a name="l01100"></a><span class="lineno"> 1100</span>&#160;                                          <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&amp;MBBtoMoveCmp,</div><div class="line"><a name="l01101"></a><span class="lineno"> 1101</span>&#160;                                          <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *MRI) {</div><div class="line"><a name="l01102"></a><span class="lineno"> 1102</span>&#160;</div><div class="line"><a name="l01103"></a><span class="lineno"> 1103</span>&#160;  <span class="keyword">auto</span> isEligibleBB = [&amp;](<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;BB) {</div><div class="line"><a name="l01104"></a><span class="lineno"> 1104</span>&#160;    <span class="keyword">auto</span> BII = BB.getFirstInstrTerminator();</div><div class="line"><a name="l01105"></a><span class="lineno"> 1105</span>&#160;    <span class="comment">// We optimize BBs ending with a conditional branch.</span></div><div class="line"><a name="l01106"></a><span class="lineno"> 1106</span>&#160;    <span class="comment">// We check only for BCC here, not BCCLR, because BCCLR</span></div><div class="line"><a name="l01107"></a><span class="lineno"> 1107</span>&#160;    <span class="comment">// will be formed only later in the pipeline.</span></div><div class="line"><a name="l01108"></a><span class="lineno"> 1108</span>&#160;    <span class="keywordflow">if</span> (BB.succ_size() == 2 &amp;&amp;</div><div class="line"><a name="l01109"></a><span class="lineno"> 1109</span>&#160;        BII != BB.instr_end() &amp;&amp;</div><div class="line"><a name="l01110"></a><span class="lineno"> 1110</span>&#160;        (*BII).getOpcode() == PPC::BCC &amp;&amp;</div><div class="line"><a name="l01111"></a><span class="lineno"> 1111</span>&#160;        (*BII).getOperand(1).isReg()) {</div><div class="line"><a name="l01112"></a><span class="lineno"> 1112</span>&#160;      <span class="comment">// We optimize only if the condition code is used only by one BCC.</span></div><div class="line"><a name="l01113"></a><span class="lineno"> 1113</span>&#160;      <a class="code" href="classllvm_1_1Register.html">Register</a> CndReg = (*BII).getOperand(1).getReg();</div><div class="line"><a name="l01114"></a><span class="lineno"> 1114</span>&#160;      <span class="keywordflow">if</span> (!<a class="code" href="classllvm_1_1Register.html#ab94ac0eb79655589fb116359f862886c">Register::isVirtualRegister</a>(CndReg) || !MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#ae3b0ac9c0aa471a4f05360c8dd596fa2">hasOneNonDBGUse</a>(CndReg))</div><div class="line"><a name="l01115"></a><span class="lineno"> 1115</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01116"></a><span class="lineno"> 1116</span>&#160;</div><div class="line"><a name="l01117"></a><span class="lineno"> 1117</span>&#160;      <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *CMPI = MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a8940addb370f40defa2763c0da9d3eda">getVRegDef</a>(CndReg);</div><div class="line"><a name="l01118"></a><span class="lineno"> 1118</span>&#160;      <span class="comment">// We assume compare and branch are in the same BB for ease of analysis.</span></div><div class="line"><a name="l01119"></a><span class="lineno"> 1119</span>&#160;      <span class="keywordflow">if</span> (CMPI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>() != &amp;BB)</div><div class="line"><a name="l01120"></a><span class="lineno"> 1120</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01121"></a><span class="lineno"> 1121</span>&#160;</div><div class="line"><a name="l01122"></a><span class="lineno"> 1122</span>&#160;      <span class="comment">// We skip this BB if a physical register is used in comparison.</span></div><div class="line"><a name="l01123"></a><span class="lineno"> 1123</span>&#160;      <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO : CMPI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#aef0e7e42e45e15f86b2a122b56ab829c">operands</a>())</div><div class="line"><a name="l01124"></a><span class="lineno"> 1124</span>&#160;        <span class="keywordflow">if</span> (MO.<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() &amp;&amp; !<a class="code" href="classllvm_1_1Register.html#ab94ac0eb79655589fb116359f862886c">Register::isVirtualRegister</a>(MO.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()))</div><div class="line"><a name="l01125"></a><span class="lineno"> 1125</span>&#160;          <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01126"></a><span class="lineno"> 1126</span>&#160;</div><div class="line"><a name="l01127"></a><span class="lineno"> 1127</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01128"></a><span class="lineno"> 1128</span>&#160;    }</div><div class="line"><a name="l01129"></a><span class="lineno"> 1129</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01130"></a><span class="lineno"> 1130</span>&#160;  };</div><div class="line"><a name="l01131"></a><span class="lineno"> 1131</span>&#160;</div><div class="line"><a name="l01132"></a><span class="lineno"> 1132</span>&#160;  <span class="comment">// If this BB has more than one successor, we can create a new BB and</span></div><div class="line"><a name="l01133"></a><span class="lineno"> 1133</span>&#160;  <span class="comment">// move the compare instruction in the new BB.</span></div><div class="line"><a name="l01134"></a><span class="lineno"> 1134</span>&#160;  <span class="comment">// So far, we do not move compare instruction to a BB having multiple</span></div><div class="line"><a name="l01135"></a><span class="lineno"> 1135</span>&#160;  <span class="comment">// successors to avoid potentially increasing code size.</span></div><div class="line"><a name="l01136"></a><span class="lineno"> 1136</span>&#160;  <span class="keyword">auto</span> isEligibleForMoveCmp = [](<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;BB) {</div><div class="line"><a name="l01137"></a><span class="lineno"> 1137</span>&#160;    <span class="keywordflow">return</span> BB.succ_size() == 1;</div><div class="line"><a name="l01138"></a><span class="lineno"> 1138</span>&#160;  };</div><div class="line"><a name="l01139"></a><span class="lineno"> 1139</span>&#160;</div><div class="line"><a name="l01140"></a><span class="lineno"> 1140</span>&#160;  <span class="keywordflow">if</span> (!isEligibleBB(MBB))</div><div class="line"><a name="l01141"></a><span class="lineno"> 1141</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01142"></a><span class="lineno"> 1142</span>&#160;</div><div class="line"><a name="l01143"></a><span class="lineno"> 1143</span>&#160;  <span class="keywordtype">unsigned</span> NumPredBBs = MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#a03936a9b37da541420049422204ab206">pred_size</a>();</div><div class="line"><a name="l01144"></a><span class="lineno"> 1144</span>&#160;  <span class="keywordflow">if</span> (NumPredBBs == 1) {</div><div class="line"><a name="l01145"></a><span class="lineno"> 1145</span>&#160;    <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *TmpMBB = *MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#ab644fcf07a4c2708333cf66276282357">pred_begin</a>();</div><div class="line"><a name="l01146"></a><span class="lineno"> 1146</span>&#160;    <span class="keywordflow">if</span> (isEligibleBB(*TmpMBB)) {</div><div class="line"><a name="l01147"></a><span class="lineno"> 1147</span>&#160;      PredMBB = TmpMBB;</div><div class="line"><a name="l01148"></a><span class="lineno"> 1148</span>&#160;      MBBtoMoveCmp = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l01149"></a><span class="lineno"> 1149</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01150"></a><span class="lineno"> 1150</span>&#160;    }</div><div class="line"><a name="l01151"></a><span class="lineno"> 1151</span>&#160;  }</div><div class="line"><a name="l01152"></a><span class="lineno"> 1152</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (NumPredBBs == 2) {</div><div class="line"><a name="l01153"></a><span class="lineno"> 1153</span>&#160;    <span class="comment">// We check for partially redundant case.</span></div><div class="line"><a name="l01154"></a><span class="lineno"> 1154</span>&#160;    <span class="comment">// So far, we support cases with only two predecessors</span></div><div class="line"><a name="l01155"></a><span class="lineno"> 1155</span>&#160;    <span class="comment">// to avoid increasing the number of instructions.</span></div><div class="line"><a name="l01156"></a><span class="lineno"> 1156</span>&#160;    <a class="code" href="classllvm_1_1MachineBasicBlock.html#af7bdb491eed9d2c9119dc21d4002de9d">MachineBasicBlock::pred_iterator</a> PI = MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#ab644fcf07a4c2708333cf66276282357">pred_begin</a>();</div><div class="line"><a name="l01157"></a><span class="lineno"> 1157</span>&#160;    <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *Pred1MBB = *PI;</div><div class="line"><a name="l01158"></a><span class="lineno"> 1158</span>&#160;    <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *Pred2MBB = *(PI+1);</div><div class="line"><a name="l01159"></a><span class="lineno"> 1159</span>&#160;</div><div class="line"><a name="l01160"></a><span class="lineno"> 1160</span>&#160;    <span class="keywordflow">if</span> (isEligibleBB(*Pred1MBB) &amp;&amp; isEligibleForMoveCmp(*Pred2MBB)) {</div><div class="line"><a name="l01161"></a><span class="lineno"> 1161</span>&#160;      <span class="comment">// We assume Pred1MBB is the BB containing the compare to be merged and</span></div><div class="line"><a name="l01162"></a><span class="lineno"> 1162</span>&#160;      <span class="comment">// Pred2MBB is the BB to which we will append a compare instruction.</span></div><div class="line"><a name="l01163"></a><span class="lineno"> 1163</span>&#160;      <span class="comment">// Hence we can proceed as is.</span></div><div class="line"><a name="l01164"></a><span class="lineno"> 1164</span>&#160;    }</div><div class="line"><a name="l01165"></a><span class="lineno"> 1165</span>&#160;    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (isEligibleBB(*Pred2MBB) &amp;&amp; isEligibleForMoveCmp(*Pred1MBB)) {</div><div class="line"><a name="l01166"></a><span class="lineno"> 1166</span>&#160;      <span class="comment">// We need to swap Pred1MBB and Pred2MBB to canonicalize.</span></div><div class="line"><a name="l01167"></a><span class="lineno"> 1167</span>&#160;      <a class="code" href="namespacestd.html#ab8424022895aee3e366fb9a32f2883cb">std::swap</a>(Pred1MBB, Pred2MBB);</div><div class="line"><a name="l01168"></a><span class="lineno"> 1168</span>&#160;    }</div><div class="line"><a name="l01169"></a><span class="lineno"> 1169</span>&#160;    <span class="keywordflow">else</span> <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01170"></a><span class="lineno"> 1170</span>&#160;</div><div class="line"><a name="l01171"></a><span class="lineno"> 1171</span>&#160;    <span class="comment">// Here, Pred2MBB is the BB to which we need to append a compare inst.</span></div><div class="line"><a name="l01172"></a><span class="lineno"> 1172</span>&#160;    <span class="comment">// We cannot move the compare instruction if operands are not available</span></div><div class="line"><a name="l01173"></a><span class="lineno"> 1173</span>&#160;    <span class="comment">// in Pred2MBB (i.e. defined in MBB by an instruction other than PHI).</span></div><div class="line"><a name="l01174"></a><span class="lineno"> 1174</span>&#160;    <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *BI = &amp;*MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#ad8c65b86ef286331d408a7a74c7b0b2f">getFirstInstrTerminator</a>();</div><div class="line"><a name="l01175"></a><span class="lineno"> 1175</span>&#160;    <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *CMPI = MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a8940addb370f40defa2763c0da9d3eda">getVRegDef</a>(BI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l01176"></a><span class="lineno"> 1176</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = 1; <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> &lt;= 2; <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>++)</div><div class="line"><a name="l01177"></a><span class="lineno"> 1177</span>&#160;      <span class="keywordflow">if</span> (CMPI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>).<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>()) {</div><div class="line"><a name="l01178"></a><span class="lineno"> 1178</span>&#160;        <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *Inst = MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a8940addb370f40defa2763c0da9d3eda">getVRegDef</a>(CMPI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l01179"></a><span class="lineno"> 1179</span>&#160;        <span class="keywordflow">if</span> (Inst-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>() == &amp;MBB &amp;&amp; Inst-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() != PPC::PHI)</div><div class="line"><a name="l01180"></a><span class="lineno"> 1180</span>&#160;          <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01181"></a><span class="lineno"> 1181</span>&#160;      }</div><div class="line"><a name="l01182"></a><span class="lineno"> 1182</span>&#160;</div><div class="line"><a name="l01183"></a><span class="lineno"> 1183</span>&#160;    PredMBB = Pred1MBB;</div><div class="line"><a name="l01184"></a><span class="lineno"> 1184</span>&#160;    MBBtoMoveCmp = Pred2MBB;</div><div class="line"><a name="l01185"></a><span class="lineno"> 1185</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01186"></a><span class="lineno"> 1186</span>&#160;  }</div><div class="line"><a name="l01187"></a><span class="lineno"> 1187</span>&#160;</div><div class="line"><a name="l01188"></a><span class="lineno"> 1188</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01189"></a><span class="lineno"> 1189</span>&#160;}</div><div class="line"><a name="l01190"></a><span class="lineno"> 1190</span>&#160;</div><div class="line"><a name="l01191"></a><span class="lineno"> 1191</span>&#160;<span class="comment">// This function will iterate over the input map containing a pair of TOC save</span></div><div class="line"><a name="l01192"></a><span class="lineno"> 1192</span>&#160;<span class="comment">// instruction and a flag. The flag will be set to false if the TOC save is</span></div><div class="line"><a name="l01193"></a><span class="lineno"> 1193</span>&#160;<span class="comment">// proven redundant. This function will erase from the basic block all the TOC</span></div><div class="line"><a name="l01194"></a><span class="lineno"> 1194</span>&#160;<span class="comment">// saves marked as redundant.</span></div><div class="line"><a name="l01195"></a><span class="lineno"> 1195</span>&#160;<span class="keywordtype">bool</span> PPCMIPeephole::eliminateRedundantTOCSaves(</div><div class="line"><a name="l01196"></a><span class="lineno"> 1196</span>&#160;    std::map&lt;MachineInstr *, bool&gt; &amp;TOCSaves) {</div><div class="line"><a name="l01197"></a><span class="lineno"> 1197</span>&#160;  <span class="keywordtype">bool</span> Simplified = <span class="keyword">false</span>;</div><div class="line"><a name="l01198"></a><span class="lineno"> 1198</span>&#160;  <span class="keywordtype">int</span> NumKept = 0;</div><div class="line"><a name="l01199"></a><span class="lineno"> 1199</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">auto</span> TOCSave : TOCSaves) {</div><div class="line"><a name="l01200"></a><span class="lineno"> 1200</span>&#160;    <span class="keywordflow">if</span> (!TOCSave.second) {</div><div class="line"><a name="l01201"></a><span class="lineno"> 1201</span>&#160;      TOCSave.first-&gt;eraseFromParent();</div><div class="line"><a name="l01202"></a><span class="lineno"> 1202</span>&#160;      RemoveTOCSave++;</div><div class="line"><a name="l01203"></a><span class="lineno"> 1203</span>&#160;      Simplified = <span class="keyword">true</span>;</div><div class="line"><a name="l01204"></a><span class="lineno"> 1204</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01205"></a><span class="lineno"> 1205</span>&#160;      NumKept++;</div><div class="line"><a name="l01206"></a><span class="lineno"> 1206</span>&#160;    }</div><div class="line"><a name="l01207"></a><span class="lineno"> 1207</span>&#160;  }</div><div class="line"><a name="l01208"></a><span class="lineno"> 1208</span>&#160;</div><div class="line"><a name="l01209"></a><span class="lineno"> 1209</span>&#160;  <span class="keywordflow">if</span> (NumKept &gt; 1)</div><div class="line"><a name="l01210"></a><span class="lineno"> 1210</span>&#160;    MultiTOCSaves++;</div><div class="line"><a name="l01211"></a><span class="lineno"> 1211</span>&#160;</div><div class="line"><a name="l01212"></a><span class="lineno"> 1212</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1JumpTable.html#ae69658c09df17591f8b1c3e95b879b5ca99c267524f12efe8cf927389e02d506a">Simplified</a>;</div><div class="line"><a name="l01213"></a><span class="lineno"> 1213</span>&#160;}</div><div class="line"><a name="l01214"></a><span class="lineno"> 1214</span>&#160;</div><div class="line"><a name="l01215"></a><span class="lineno"> 1215</span>&#160;<span class="comment">// If multiple conditional branches are executed based on the (essentially)</span></div><div class="line"><a name="l01216"></a><span class="lineno"> 1216</span>&#160;<span class="comment">// same comparison, we merge compare instructions into one and make multiple</span></div><div class="line"><a name="l01217"></a><span class="lineno"> 1217</span>&#160;<span class="comment">// conditional branches on this comparison.</span></div><div class="line"><a name="l01218"></a><span class="lineno"> 1218</span>&#160;<span class="comment">// For example,</span></div><div class="line"><a name="l01219"></a><span class="lineno"> 1219</span>&#160;<span class="comment">//   if (a == 0) { ... }</span></div><div class="line"><a name="l01220"></a><span class="lineno"> 1220</span>&#160;<span class="comment">//   else if (a &lt; 0) { ... }</span></div><div class="line"><a name="l01221"></a><span class="lineno"> 1221</span>&#160;<span class="comment">// can be executed by one compare and two conditional branches instead of</span></div><div class="line"><a name="l01222"></a><span class="lineno"> 1222</span>&#160;<span class="comment">// two pairs of a compare and a conditional branch.</span></div><div class="line"><a name="l01223"></a><span class="lineno"> 1223</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01224"></a><span class="lineno"> 1224</span>&#160;<span class="comment">// This method merges two compare instructions in two MBBs and modifies the</span></div><div class="line"><a name="l01225"></a><span class="lineno"> 1225</span>&#160;<span class="comment">// compare and conditional branch instructions if needed.</span></div><div class="line"><a name="l01226"></a><span class="lineno"> 1226</span>&#160;<span class="comment">// For the above example, the input for this pass looks like:</span></div><div class="line"><a name="l01227"></a><span class="lineno"> 1227</span>&#160;<span class="comment">//   cmplwi r3, 0</span></div><div class="line"><a name="l01228"></a><span class="lineno"> 1228</span>&#160;<span class="comment">//   beq    0, .LBB0_3</span></div><div class="line"><a name="l01229"></a><span class="lineno"> 1229</span>&#160;<span class="comment">//   cmpwi  r3, -1</span></div><div class="line"><a name="l01230"></a><span class="lineno"> 1230</span>&#160;<span class="comment">//   bgt    0, .LBB0_4</span></div><div class="line"><a name="l01231"></a><span class="lineno"> 1231</span>&#160;<span class="comment">// So, before merging two compares, we need to modify these instructions as</span></div><div class="line"><a name="l01232"></a><span class="lineno"> 1232</span>&#160;<span class="comment">//   cmpwi  r3, 0       ; cmplwi and cmpwi yield same result for beq</span></div><div class="line"><a name="l01233"></a><span class="lineno"> 1233</span>&#160;<span class="comment">//   beq    0, .LBB0_3</span></div><div class="line"><a name="l01234"></a><span class="lineno"> 1234</span>&#160;<span class="comment">//   cmpwi  r3, 0       ; greather than -1 means greater or equal to 0</span></div><div class="line"><a name="l01235"></a><span class="lineno"> 1235</span>&#160;<span class="comment">//   bge    0, .LBB0_4</span></div><div class="line"><a name="l01236"></a><span class="lineno"> 1236</span>&#160;</div><div class="line"><a name="l01237"></a><span class="lineno"> 1237</span>&#160;<span class="keywordtype">bool</span> PPCMIPeephole::eliminateRedundantCompare(<span class="keywordtype">void</span>) {</div><div class="line"><a name="l01238"></a><span class="lineno"> 1238</span>&#160;  <span class="keywordtype">bool</span> Simplified = <span class="keyword">false</span>;</div><div class="line"><a name="l01239"></a><span class="lineno"> 1239</span>&#160;</div><div class="line"><a name="l01240"></a><span class="lineno"> 1240</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB2 : *MF) {</div><div class="line"><a name="l01241"></a><span class="lineno"> 1241</span>&#160;    <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB1 = <span class="keyword">nullptr</span>, *MBBtoMoveCmp = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l01242"></a><span class="lineno"> 1242</span>&#160;</div><div class="line"><a name="l01243"></a><span class="lineno"> 1243</span>&#160;    <span class="comment">// For fully redundant case, we select two basic blocks MBB1 and MBB2</span></div><div class="line"><a name="l01244"></a><span class="lineno"> 1244</span>&#160;    <span class="comment">// as an optimization target if</span></div><div class="line"><a name="l01245"></a><span class="lineno"> 1245</span>&#160;    <span class="comment">// - both MBBs end with a conditional branch,</span></div><div class="line"><a name="l01246"></a><span class="lineno"> 1246</span>&#160;    <span class="comment">// - MBB1 is the only predecessor of MBB2, and</span></div><div class="line"><a name="l01247"></a><span class="lineno"> 1247</span>&#160;    <span class="comment">// - compare does not take a physical register as a operand in both MBBs.</span></div><div class="line"><a name="l01248"></a><span class="lineno"> 1248</span>&#160;    <span class="comment">// In this case, eligibleForCompareElimination sets MBBtoMoveCmp nullptr.</span></div><div class="line"><a name="l01249"></a><span class="lineno"> 1249</span>&#160;    <span class="comment">//</span></div><div class="line"><a name="l01250"></a><span class="lineno"> 1250</span>&#160;    <span class="comment">// As partially redundant case, we additionally handle if MBB2 has one</span></div><div class="line"><a name="l01251"></a><span class="lineno"> 1251</span>&#160;    <span class="comment">// additional predecessor, which has only one successor (MBB2).</span></div><div class="line"><a name="l01252"></a><span class="lineno"> 1252</span>&#160;    <span class="comment">// In this case, we move the compare instruction originally in MBB2 into</span></div><div class="line"><a name="l01253"></a><span class="lineno"> 1253</span>&#160;    <span class="comment">// MBBtoMoveCmp. This partially redundant case is typically appear by</span></div><div class="line"><a name="l01254"></a><span class="lineno"> 1254</span>&#160;    <span class="comment">// compiling a while loop; here, MBBtoMoveCmp is the loop preheader.</span></div><div class="line"><a name="l01255"></a><span class="lineno"> 1255</span>&#160;    <span class="comment">//</span></div><div class="line"><a name="l01256"></a><span class="lineno"> 1256</span>&#160;    <span class="comment">// Overview of CFG of related basic blocks</span></div><div class="line"><a name="l01257"></a><span class="lineno"> 1257</span>&#160;    <span class="comment">// Fully redundant case        Partially redundant case</span></div><div class="line"><a name="l01258"></a><span class="lineno"> 1258</span>&#160;    <span class="comment">//   --------                   ----------------  --------</span></div><div class="line"><a name="l01259"></a><span class="lineno"> 1259</span>&#160;    <span class="comment">//   | MBB1 | (w/ 2 succ)       | MBBtoMoveCmp |  | MBB1 | (w/ 2 succ)</span></div><div class="line"><a name="l01260"></a><span class="lineno"> 1260</span>&#160;    <span class="comment">//   --------                   ----------------  --------</span></div><div class="line"><a name="l01261"></a><span class="lineno"> 1261</span>&#160;    <span class="comment">//      |    \                     (w/ 1 succ) \     |    \</span></div><div class="line"><a name="l01262"></a><span class="lineno"> 1262</span>&#160;<span class="comment">    //      |     \                                 \    |     \</span></div><div class="line"><a name="l01263"></a><span class="lineno"> 1263</span>&#160;<span class="comment">    //      |                                        \   |</span></div><div class="line"><a name="l01264"></a><span class="lineno"> 1264</span>&#160;    <span class="comment">//   --------                                     --------</span></div><div class="line"><a name="l01265"></a><span class="lineno"> 1265</span>&#160;    <span class="comment">//   | MBB2 | (w/ 1 pred                          | MBB2 | (w/ 2 pred</span></div><div class="line"><a name="l01266"></a><span class="lineno"> 1266</span>&#160;    <span class="comment">//   -------- and 2 succ)                         -------- and 2 succ)</span></div><div class="line"><a name="l01267"></a><span class="lineno"> 1267</span>&#160;    <span class="comment">//      |    \                                       |    \</span></div><div class="line"><a name="l01268"></a><span class="lineno"> 1268</span>&#160;<span class="comment">    //      |     \                                      |     \</span></div><div class="line"><a name="l01269"></a><span class="lineno"> 1269</span>&#160;<span class="comment">    //</span></div><div class="line"><a name="l01270"></a><span class="lineno"> 1270</span>&#160;    <span class="keywordflow">if</span> (!eligibleForCompareElimination(MBB2, MBB1, MBBtoMoveCmp, MRI))</div><div class="line"><a name="l01271"></a><span class="lineno"> 1271</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l01272"></a><span class="lineno"> 1272</span>&#160;</div><div class="line"><a name="l01273"></a><span class="lineno"> 1273</span>&#160;    <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *BI1   = &amp;*MBB1-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#ad8c65b86ef286331d408a7a74c7b0b2f">getFirstInstrTerminator</a>();</div><div class="line"><a name="l01274"></a><span class="lineno"> 1274</span>&#160;    <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *CMPI1 = MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a8940addb370f40defa2763c0da9d3eda">getVRegDef</a>(BI1-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l01275"></a><span class="lineno"> 1275</span>&#160;</div><div class="line"><a name="l01276"></a><span class="lineno"> 1276</span>&#160;    <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *BI2   = &amp;*MBB2.getFirstInstrTerminator();</div><div class="line"><a name="l01277"></a><span class="lineno"> 1277</span>&#160;    <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *CMPI2 = MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a8940addb370f40defa2763c0da9d3eda">getVRegDef</a>(BI2-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l01278"></a><span class="lineno"> 1278</span>&#160;    <span class="keywordtype">bool</span> IsPartiallyRedundant = (MBBtoMoveCmp != <span class="keyword">nullptr</span>);</div><div class="line"><a name="l01279"></a><span class="lineno"> 1279</span>&#160;</div><div class="line"><a name="l01280"></a><span class="lineno"> 1280</span>&#160;    <span class="comment">// We cannot optimize an unsupported compare opcode or</span></div><div class="line"><a name="l01281"></a><span class="lineno"> 1281</span>&#160;    <span class="comment">// a mix of 32-bit and 64-bit comaprisons</span></div><div class="line"><a name="l01282"></a><span class="lineno"> 1282</span>&#160;    <span class="keywordflow">if</span> (!isSupportedCmpOp(CMPI1-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>()) ||</div><div class="line"><a name="l01283"></a><span class="lineno"> 1283</span>&#160;        !isSupportedCmpOp(CMPI2-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>()) ||</div><div class="line"><a name="l01284"></a><span class="lineno"> 1284</span>&#160;        is64bitCmpOp(CMPI1-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>()) != is64bitCmpOp(CMPI2-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>()))</div><div class="line"><a name="l01285"></a><span class="lineno"> 1285</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l01286"></a><span class="lineno"> 1286</span>&#160;</div><div class="line"><a name="l01287"></a><span class="lineno"> 1287</span>&#160;    <span class="keywordtype">unsigned</span> NewOpCode = 0;</div><div class="line"><a name="l01288"></a><span class="lineno"> 1288</span>&#160;    <span class="keywordtype">unsigned</span> NewPredicate1 = 0, NewPredicate2 = 0;</div><div class="line"><a name="l01289"></a><span class="lineno"> 1289</span>&#160;    int16_t Imm1 = 0, NewImm1 = 0, Imm2 = 0, NewImm2 = 0;</div><div class="line"><a name="l01290"></a><span class="lineno"> 1290</span>&#160;    <span class="keywordtype">bool</span> SwapOperands = <span class="keyword">false</span>;</div><div class="line"><a name="l01291"></a><span class="lineno"> 1291</span>&#160;</div><div class="line"><a name="l01292"></a><span class="lineno"> 1292</span>&#160;    <span class="keywordflow">if</span> (CMPI1-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() != CMPI2-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>()) {</div><div class="line"><a name="l01293"></a><span class="lineno"> 1293</span>&#160;      <span class="comment">// Typically, unsigned comparison is used for equality check, but</span></div><div class="line"><a name="l01294"></a><span class="lineno"> 1294</span>&#160;      <span class="comment">// we replace it with a signed comparison if the comparison</span></div><div class="line"><a name="l01295"></a><span class="lineno"> 1295</span>&#160;      <span class="comment">// to be merged is a signed comparison.</span></div><div class="line"><a name="l01296"></a><span class="lineno"> 1296</span>&#160;      <span class="comment">// In other cases of opcode mismatch, we cannot optimize this.</span></div><div class="line"><a name="l01297"></a><span class="lineno"> 1297</span>&#160;</div><div class="line"><a name="l01298"></a><span class="lineno"> 1298</span>&#160;      <span class="comment">// We cannot change opcode when comparing against an immediate</span></div><div class="line"><a name="l01299"></a><span class="lineno"> 1299</span>&#160;      <span class="comment">// if the most significant bit of the immediate is one</span></div><div class="line"><a name="l01300"></a><span class="lineno"> 1300</span>&#160;      <span class="comment">// due to the difference in sign extension.</span></div><div class="line"><a name="l01301"></a><span class="lineno"> 1301</span>&#160;      <span class="keyword">auto</span> CmpAgainstImmWithSignBit = [](<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div><div class="line"><a name="l01302"></a><span class="lineno"> 1302</span>&#160;        <span class="keywordflow">if</span> (!<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;getOperand(2).isImm())</div><div class="line"><a name="l01303"></a><span class="lineno"> 1303</span>&#160;          <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01304"></a><span class="lineno"> 1304</span>&#160;        int16_t Imm = (int16_t)<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;getOperand(2).getImm();</div><div class="line"><a name="l01305"></a><span class="lineno"> 1305</span>&#160;        <span class="keywordflow">return</span> Imm &lt; 0;</div><div class="line"><a name="l01306"></a><span class="lineno"> 1306</span>&#160;      };</div><div class="line"><a name="l01307"></a><span class="lineno"> 1307</span>&#160;</div><div class="line"><a name="l01308"></a><span class="lineno"> 1308</span>&#160;      <span class="keywordflow">if</span> (isEqOrNe(BI2) &amp;&amp; !CmpAgainstImmWithSignBit(CMPI2) &amp;&amp;</div><div class="line"><a name="l01309"></a><span class="lineno"> 1309</span>&#160;          CMPI1-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == getSignedCmpOpCode(CMPI2-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>()))</div><div class="line"><a name="l01310"></a><span class="lineno"> 1310</span>&#160;        NewOpCode = CMPI1-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>();</div><div class="line"><a name="l01311"></a><span class="lineno"> 1311</span>&#160;      <span class="keywordflow">else</span> <span class="keywordflow">if</span> (isEqOrNe(BI1) &amp;&amp; !CmpAgainstImmWithSignBit(CMPI1) &amp;&amp;</div><div class="line"><a name="l01312"></a><span class="lineno"> 1312</span>&#160;               getSignedCmpOpCode(CMPI1-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>()) == CMPI2-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>())</div><div class="line"><a name="l01313"></a><span class="lineno"> 1313</span>&#160;        NewOpCode = CMPI2-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>();</div><div class="line"><a name="l01314"></a><span class="lineno"> 1314</span>&#160;      <span class="keywordflow">else</span> <span class="keywordflow">continue</span>;</div><div class="line"><a name="l01315"></a><span class="lineno"> 1315</span>&#160;    }</div><div class="line"><a name="l01316"></a><span class="lineno"> 1316</span>&#160;</div><div class="line"><a name="l01317"></a><span class="lineno"> 1317</span>&#160;    <span class="keywordflow">if</span> (CMPI1-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() &amp;&amp; CMPI2-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>()) {</div><div class="line"><a name="l01318"></a><span class="lineno"> 1318</span>&#160;      <span class="comment">// In case of comparisons between two registers, these two registers</span></div><div class="line"><a name="l01319"></a><span class="lineno"> 1319</span>&#160;      <span class="comment">// must be same to merge two comparisons.</span></div><div class="line"><a name="l01320"></a><span class="lineno"> 1320</span>&#160;      <span class="keywordtype">unsigned</span> Cmp1Operand1 = getSrcVReg(CMPI1-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(),</div><div class="line"><a name="l01321"></a><span class="lineno"> 1321</span>&#160;                                         <span class="keyword">nullptr</span>, <span class="keyword">nullptr</span>, <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div><div class="line"><a name="l01322"></a><span class="lineno"> 1322</span>&#160;      <span class="keywordtype">unsigned</span> Cmp1Operand2 = getSrcVReg(CMPI1-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(),</div><div class="line"><a name="l01323"></a><span class="lineno"> 1323</span>&#160;                                         <span class="keyword">nullptr</span>, <span class="keyword">nullptr</span>, <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div><div class="line"><a name="l01324"></a><span class="lineno"> 1324</span>&#160;      <span class="keywordtype">unsigned</span> Cmp2Operand1 = getSrcVReg(CMPI2-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(),</div><div class="line"><a name="l01325"></a><span class="lineno"> 1325</span>&#160;                                         MBB1, &amp;MBB2, <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div><div class="line"><a name="l01326"></a><span class="lineno"> 1326</span>&#160;      <span class="keywordtype">unsigned</span> Cmp2Operand2 = getSrcVReg(CMPI2-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(),</div><div class="line"><a name="l01327"></a><span class="lineno"> 1327</span>&#160;                                         MBB1, &amp;MBB2, <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div><div class="line"><a name="l01328"></a><span class="lineno"> 1328</span>&#160;</div><div class="line"><a name="l01329"></a><span class="lineno"> 1329</span>&#160;      <span class="keywordflow">if</span> (Cmp1Operand1 == Cmp2Operand1 &amp;&amp; Cmp1Operand2 == Cmp2Operand2) {</div><div class="line"><a name="l01330"></a><span class="lineno"> 1330</span>&#160;        <span class="comment">// Same pair of registers in the same order; ready to merge as is.</span></div><div class="line"><a name="l01331"></a><span class="lineno"> 1331</span>&#160;      }</div><div class="line"><a name="l01332"></a><span class="lineno"> 1332</span>&#160;      <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Cmp1Operand1 == Cmp2Operand2 &amp;&amp; Cmp1Operand2 == Cmp2Operand1) {</div><div class="line"><a name="l01333"></a><span class="lineno"> 1333</span>&#160;        <span class="comment">// Same pair of registers in different order.</span></div><div class="line"><a name="l01334"></a><span class="lineno"> 1334</span>&#160;        <span class="comment">// We reverse the predicate to merge compare instructions.</span></div><div class="line"><a name="l01335"></a><span class="lineno"> 1335</span>&#160;        <a class="code" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355">PPC::Predicate</a> Pred = (<a class="code" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355">PPC::Predicate</a>)BI2-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>();</div><div class="line"><a name="l01336"></a><span class="lineno"> 1336</span>&#160;        NewPredicate2 = (<a class="code" href="classunsigned.html">unsigned</a>)<a class="code" href="namespacellvm_1_1PPC.html#a12c2165ec169065a665bc3a9fcacea89">PPC::getSwappedPredicate</a>(Pred);</div><div class="line"><a name="l01337"></a><span class="lineno"> 1337</span>&#160;        <span class="comment">// In case of partial redundancy, we need to swap operands</span></div><div class="line"><a name="l01338"></a><span class="lineno"> 1338</span>&#160;        <span class="comment">// in another compare instruction.</span></div><div class="line"><a name="l01339"></a><span class="lineno"> 1339</span>&#160;        SwapOperands = <span class="keyword">true</span>;</div><div class="line"><a name="l01340"></a><span class="lineno"> 1340</span>&#160;      }</div><div class="line"><a name="l01341"></a><span class="lineno"> 1341</span>&#160;      <span class="keywordflow">else</span> <span class="keywordflow">continue</span>;</div><div class="line"><a name="l01342"></a><span class="lineno"> 1342</span>&#160;    }</div><div class="line"><a name="l01343"></a><span class="lineno"> 1343</span>&#160;    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (CMPI1-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#a76f61c6784df6dc8402a8b9011041926">isImm</a>() &amp;&amp; CMPI2-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#a76f61c6784df6dc8402a8b9011041926">isImm</a>()) {</div><div class="line"><a name="l01344"></a><span class="lineno"> 1344</span>&#160;      <span class="comment">// In case of comparisons between a register and an immediate,</span></div><div class="line"><a name="l01345"></a><span class="lineno"> 1345</span>&#160;      <span class="comment">// the operand register must be same for two compare instructions.</span></div><div class="line"><a name="l01346"></a><span class="lineno"> 1346</span>&#160;      <span class="keywordtype">unsigned</span> Cmp1Operand1 = getSrcVReg(CMPI1-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(),</div><div class="line"><a name="l01347"></a><span class="lineno"> 1347</span>&#160;                                         <span class="keyword">nullptr</span>, <span class="keyword">nullptr</span>, <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div><div class="line"><a name="l01348"></a><span class="lineno"> 1348</span>&#160;      <span class="keywordtype">unsigned</span> Cmp2Operand1 = getSrcVReg(CMPI2-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(),</div><div class="line"><a name="l01349"></a><span class="lineno"> 1349</span>&#160;                                         MBB1, &amp;MBB2, <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div><div class="line"><a name="l01350"></a><span class="lineno"> 1350</span>&#160;      <span class="keywordflow">if</span> (Cmp1Operand1 != Cmp2Operand1)</div><div class="line"><a name="l01351"></a><span class="lineno"> 1351</span>&#160;        <span class="keywordflow">continue</span>;</div><div class="line"><a name="l01352"></a><span class="lineno"> 1352</span>&#160;</div><div class="line"><a name="l01353"></a><span class="lineno"> 1353</span>&#160;      NewImm1 = Imm1 = (int16_t)CMPI1-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>();</div><div class="line"><a name="l01354"></a><span class="lineno"> 1354</span>&#160;      NewImm2 = Imm2 = (int16_t)CMPI2-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>();</div><div class="line"><a name="l01355"></a><span class="lineno"> 1355</span>&#160;</div><div class="line"><a name="l01356"></a><span class="lineno"> 1356</span>&#160;      <span class="comment">// If immediate are not same, we try to adjust by changing predicate;</span></div><div class="line"><a name="l01357"></a><span class="lineno"> 1357</span>&#160;      <span class="comment">// e.g. GT imm means GE (imm+1).</span></div><div class="line"><a name="l01358"></a><span class="lineno"> 1358</span>&#160;      <span class="keywordflow">if</span> (Imm1 != Imm2 &amp;&amp; (!isEqOrNe(BI2) || !isEqOrNe(BI1))) {</div><div class="line"><a name="l01359"></a><span class="lineno"> 1359</span>&#160;        <span class="keywordtype">int</span> Diff = Imm1 - Imm2;</div><div class="line"><a name="l01360"></a><span class="lineno"> 1360</span>&#160;        <span class="keywordflow">if</span> (Diff &lt; -2 || Diff &gt; 2)</div><div class="line"><a name="l01361"></a><span class="lineno"> 1361</span>&#160;          <span class="keywordflow">continue</span>;</div><div class="line"><a name="l01362"></a><span class="lineno"> 1362</span>&#160;</div><div class="line"><a name="l01363"></a><span class="lineno"> 1363</span>&#160;        <span class="keywordtype">unsigned</span> PredToInc1 = getPredicateToIncImm(BI1, CMPI1);</div><div class="line"><a name="l01364"></a><span class="lineno"> 1364</span>&#160;        <span class="keywordtype">unsigned</span> PredToDec1 = getPredicateToDecImm(BI1, CMPI1);</div><div class="line"><a name="l01365"></a><span class="lineno"> 1365</span>&#160;        <span class="keywordtype">unsigned</span> PredToInc2 = getPredicateToIncImm(BI2, CMPI2);</div><div class="line"><a name="l01366"></a><span class="lineno"> 1366</span>&#160;        <span class="keywordtype">unsigned</span> PredToDec2 = getPredicateToDecImm(BI2, CMPI2);</div><div class="line"><a name="l01367"></a><span class="lineno"> 1367</span>&#160;        <span class="keywordflow">if</span> (Diff == 2) {</div><div class="line"><a name="l01368"></a><span class="lineno"> 1368</span>&#160;          <span class="keywordflow">if</span> (PredToInc2 &amp;&amp; PredToDec1) {</div><div class="line"><a name="l01369"></a><span class="lineno"> 1369</span>&#160;            NewPredicate2 = PredToInc2;</div><div class="line"><a name="l01370"></a><span class="lineno"> 1370</span>&#160;            NewPredicate1 = PredToDec1;</div><div class="line"><a name="l01371"></a><span class="lineno"> 1371</span>&#160;            NewImm2++;</div><div class="line"><a name="l01372"></a><span class="lineno"> 1372</span>&#160;            NewImm1--;</div><div class="line"><a name="l01373"></a><span class="lineno"> 1373</span>&#160;          }</div><div class="line"><a name="l01374"></a><span class="lineno"> 1374</span>&#160;        }</div><div class="line"><a name="l01375"></a><span class="lineno"> 1375</span>&#160;        <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Diff == 1) {</div><div class="line"><a name="l01376"></a><span class="lineno"> 1376</span>&#160;          <span class="keywordflow">if</span> (PredToInc2) {</div><div class="line"><a name="l01377"></a><span class="lineno"> 1377</span>&#160;            NewImm2++;</div><div class="line"><a name="l01378"></a><span class="lineno"> 1378</span>&#160;            NewPredicate2 = PredToInc2;</div><div class="line"><a name="l01379"></a><span class="lineno"> 1379</span>&#160;          }</div><div class="line"><a name="l01380"></a><span class="lineno"> 1380</span>&#160;          <span class="keywordflow">else</span> <span class="keywordflow">if</span> (PredToDec1) {</div><div class="line"><a name="l01381"></a><span class="lineno"> 1381</span>&#160;            NewImm1--;</div><div class="line"><a name="l01382"></a><span class="lineno"> 1382</span>&#160;            NewPredicate1 = PredToDec1;</div><div class="line"><a name="l01383"></a><span class="lineno"> 1383</span>&#160;          }</div><div class="line"><a name="l01384"></a><span class="lineno"> 1384</span>&#160;        }</div><div class="line"><a name="l01385"></a><span class="lineno"> 1385</span>&#160;        <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Diff == -1) {</div><div class="line"><a name="l01386"></a><span class="lineno"> 1386</span>&#160;          <span class="keywordflow">if</span> (PredToDec2) {</div><div class="line"><a name="l01387"></a><span class="lineno"> 1387</span>&#160;            NewImm2--;</div><div class="line"><a name="l01388"></a><span class="lineno"> 1388</span>&#160;            NewPredicate2 = PredToDec2;</div><div class="line"><a name="l01389"></a><span class="lineno"> 1389</span>&#160;          }</div><div class="line"><a name="l01390"></a><span class="lineno"> 1390</span>&#160;          <span class="keywordflow">else</span> <span class="keywordflow">if</span> (PredToInc1) {</div><div class="line"><a name="l01391"></a><span class="lineno"> 1391</span>&#160;            NewImm1++;</div><div class="line"><a name="l01392"></a><span class="lineno"> 1392</span>&#160;            NewPredicate1 = PredToInc1;</div><div class="line"><a name="l01393"></a><span class="lineno"> 1393</span>&#160;          }</div><div class="line"><a name="l01394"></a><span class="lineno"> 1394</span>&#160;        }</div><div class="line"><a name="l01395"></a><span class="lineno"> 1395</span>&#160;        <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Diff == -2) {</div><div class="line"><a name="l01396"></a><span class="lineno"> 1396</span>&#160;          <span class="keywordflow">if</span> (PredToDec2 &amp;&amp; PredToInc1) {</div><div class="line"><a name="l01397"></a><span class="lineno"> 1397</span>&#160;            NewPredicate2 = PredToDec2;</div><div class="line"><a name="l01398"></a><span class="lineno"> 1398</span>&#160;            NewPredicate1 = PredToInc1;</div><div class="line"><a name="l01399"></a><span class="lineno"> 1399</span>&#160;            NewImm2--;</div><div class="line"><a name="l01400"></a><span class="lineno"> 1400</span>&#160;            NewImm1++;</div><div class="line"><a name="l01401"></a><span class="lineno"> 1401</span>&#160;          }</div><div class="line"><a name="l01402"></a><span class="lineno"> 1402</span>&#160;        }</div><div class="line"><a name="l01403"></a><span class="lineno"> 1403</span>&#160;      }</div><div class="line"><a name="l01404"></a><span class="lineno"> 1404</span>&#160;</div><div class="line"><a name="l01405"></a><span class="lineno"> 1405</span>&#160;      <span class="comment">// We cannot merge two compares if the immediates are not same.</span></div><div class="line"><a name="l01406"></a><span class="lineno"> 1406</span>&#160;      <span class="keywordflow">if</span> (NewImm2 != NewImm1)</div><div class="line"><a name="l01407"></a><span class="lineno"> 1407</span>&#160;        <span class="keywordflow">continue</span>;</div><div class="line"><a name="l01408"></a><span class="lineno"> 1408</span>&#160;    }</div><div class="line"><a name="l01409"></a><span class="lineno"> 1409</span>&#160;</div><div class="line"><a name="l01410"></a><span class="lineno"> 1410</span>&#160;    <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Optimize two pairs of compare and branch:\n&quot;</span>);</div><div class="line"><a name="l01411"></a><span class="lineno"> 1411</span>&#160;    <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(CMPI1-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#accc60d2019e9dff57bb0918a94422ebb">dump</a>());</div><div class="line"><a name="l01412"></a><span class="lineno"> 1412</span>&#160;    <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(BI1-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#accc60d2019e9dff57bb0918a94422ebb">dump</a>());</div><div class="line"><a name="l01413"></a><span class="lineno"> 1413</span>&#160;    <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(CMPI2-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#accc60d2019e9dff57bb0918a94422ebb">dump</a>());</div><div class="line"><a name="l01414"></a><span class="lineno"> 1414</span>&#160;    <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(BI2-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#accc60d2019e9dff57bb0918a94422ebb">dump</a>());</div><div class="line"><a name="l01415"></a><span class="lineno"> 1415</span>&#160;</div><div class="line"><a name="l01416"></a><span class="lineno"> 1416</span>&#160;    <span class="comment">// We adjust opcode, predicates and immediate as we determined above.</span></div><div class="line"><a name="l01417"></a><span class="lineno"> 1417</span>&#160;    <span class="keywordflow">if</span> (NewOpCode != 0 &amp;&amp; NewOpCode != CMPI1-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>()) {</div><div class="line"><a name="l01418"></a><span class="lineno"> 1418</span>&#160;      CMPI1-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a1ecb35298bc4d1fe03997959e1210c87">setDesc</a>(TII-&gt;get(NewOpCode));</div><div class="line"><a name="l01419"></a><span class="lineno"> 1419</span>&#160;    }</div><div class="line"><a name="l01420"></a><span class="lineno"> 1420</span>&#160;    <span class="keywordflow">if</span> (NewPredicate1) {</div><div class="line"><a name="l01421"></a><span class="lineno"> 1421</span>&#160;      BI1-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#a2feaa1c69335c6b9028076cd68c7a5f5">setImm</a>(NewPredicate1);</div><div class="line"><a name="l01422"></a><span class="lineno"> 1422</span>&#160;    }</div><div class="line"><a name="l01423"></a><span class="lineno"> 1423</span>&#160;    <span class="keywordflow">if</span> (NewPredicate2) {</div><div class="line"><a name="l01424"></a><span class="lineno"> 1424</span>&#160;      BI2-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#a2feaa1c69335c6b9028076cd68c7a5f5">setImm</a>(NewPredicate2);</div><div class="line"><a name="l01425"></a><span class="lineno"> 1425</span>&#160;    }</div><div class="line"><a name="l01426"></a><span class="lineno"> 1426</span>&#160;    <span class="keywordflow">if</span> (NewImm1 != Imm1) {</div><div class="line"><a name="l01427"></a><span class="lineno"> 1427</span>&#160;      CMPI1-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#a2feaa1c69335c6b9028076cd68c7a5f5">setImm</a>(NewImm1);</div><div class="line"><a name="l01428"></a><span class="lineno"> 1428</span>&#160;    }</div><div class="line"><a name="l01429"></a><span class="lineno"> 1429</span>&#160;</div><div class="line"><a name="l01430"></a><span class="lineno"> 1430</span>&#160;    <span class="keywordflow">if</span> (IsPartiallyRedundant) {</div><div class="line"><a name="l01431"></a><span class="lineno"> 1431</span>&#160;      <span class="comment">// We touch up the compare instruction in MBB2 and move it to</span></div><div class="line"><a name="l01432"></a><span class="lineno"> 1432</span>&#160;      <span class="comment">// a previous BB to handle partially redundant case.</span></div><div class="line"><a name="l01433"></a><span class="lineno"> 1433</span>&#160;      <span class="keywordflow">if</span> (SwapOperands) {</div><div class="line"><a name="l01434"></a><span class="lineno"> 1434</span>&#160;        <a class="code" href="classllvm_1_1Register.html">Register</a> Op1 = CMPI2-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l01435"></a><span class="lineno"> 1435</span>&#160;        <a class="code" href="classllvm_1_1Register.html">Register</a> Op2 = CMPI2-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l01436"></a><span class="lineno"> 1436</span>&#160;        CMPI2-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#a682ba82f42f7903d0000ffbb13ea3b57">setReg</a>(Op2);</div><div class="line"><a name="l01437"></a><span class="lineno"> 1437</span>&#160;        CMPI2-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#a682ba82f42f7903d0000ffbb13ea3b57">setReg</a>(Op1);</div><div class="line"><a name="l01438"></a><span class="lineno"> 1438</span>&#160;      }</div><div class="line"><a name="l01439"></a><span class="lineno"> 1439</span>&#160;      <span class="keywordflow">if</span> (NewImm2 != Imm2)</div><div class="line"><a name="l01440"></a><span class="lineno"> 1440</span>&#160;        CMPI2-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#a2feaa1c69335c6b9028076cd68c7a5f5">setImm</a>(NewImm2);</div><div class="line"><a name="l01441"></a><span class="lineno"> 1441</span>&#160;</div><div class="line"><a name="l01442"></a><span class="lineno"> 1442</span>&#160;      <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = 1; <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> &lt;= 2; <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>++) {</div><div class="line"><a name="l01443"></a><span class="lineno"> 1443</span>&#160;        <span class="keywordflow">if</span> (CMPI2-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>).<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>()) {</div><div class="line"><a name="l01444"></a><span class="lineno"> 1444</span>&#160;          <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *Inst = MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a8940addb370f40defa2763c0da9d3eda">getVRegDef</a>(CMPI2-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l01445"></a><span class="lineno"> 1445</span>&#160;          <span class="keywordflow">if</span> (Inst-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>() != &amp;MBB2)</div><div class="line"><a name="l01446"></a><span class="lineno"> 1446</span>&#160;            <span class="keywordflow">continue</span>;</div><div class="line"><a name="l01447"></a><span class="lineno"> 1447</span>&#160;</div><div class="line"><a name="l01448"></a><span class="lineno"> 1448</span>&#160;          <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Inst-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == PPC::PHI &amp;&amp;</div><div class="line"><a name="l01449"></a><span class="lineno"> 1449</span>&#160;                 <span class="stringliteral">&quot;We cannot support if an operand comes from this BB.&quot;</span>);</div><div class="line"><a name="l01450"></a><span class="lineno"> 1450</span>&#160;          <span class="keywordtype">unsigned</span> SrcReg = getIncomingRegForBlock(Inst, MBBtoMoveCmp);</div><div class="line"><a name="l01451"></a><span class="lineno"> 1451</span>&#160;          CMPI2-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>).<a class="code" href="classllvm_1_1MachineOperand.html#a682ba82f42f7903d0000ffbb13ea3b57">setReg</a>(SrcReg);</div><div class="line"><a name="l01452"></a><span class="lineno"> 1452</span>&#160;        }</div><div class="line"><a name="l01453"></a><span class="lineno"> 1453</span>&#160;      }</div><div class="line"><a name="l01454"></a><span class="lineno"> 1454</span>&#160;      <span class="keyword">auto</span> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = <a class="code" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>(MBBtoMoveCmp-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a7f0521fa2de44271fd4b909ea7351ef3">getFirstTerminator</a>());</div><div class="line"><a name="l01455"></a><span class="lineno"> 1455</span>&#160;      MBBtoMoveCmp-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#adf0023bdc4f05a7849c35b1c859580d8">splice</a>(<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, &amp;MBB2, <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a>(CMPI2));</div><div class="line"><a name="l01456"></a><span class="lineno"> 1456</span>&#160;</div><div class="line"><a name="l01457"></a><span class="lineno"> 1457</span>&#160;      <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> DL = CMPI2-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>();</div><div class="line"><a name="l01458"></a><span class="lineno"> 1458</span>&#160;      <a class="code" href="classllvm_1_1Register.html">Register</a> NewVReg = MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(&amp;PPC::CRRCRegClass);</div><div class="line"><a name="l01459"></a><span class="lineno"> 1459</span>&#160;      <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB2, MBB2.begin(), DL,</div><div class="line"><a name="l01460"></a><span class="lineno"> 1460</span>&#160;              TII-&gt;get(PPC::PHI), NewVReg)</div><div class="line"><a name="l01461"></a><span class="lineno"> 1461</span>&#160;        .addReg(BI1-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()).addMBB(MBB1)</div><div class="line"><a name="l01462"></a><span class="lineno"> 1462</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(BI2-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()).addMBB(MBBtoMoveCmp);</div><div class="line"><a name="l01463"></a><span class="lineno"> 1463</span>&#160;      BI2-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#a682ba82f42f7903d0000ffbb13ea3b57">setReg</a>(NewVReg);</div><div class="line"><a name="l01464"></a><span class="lineno"> 1464</span>&#160;    }</div><div class="line"><a name="l01465"></a><span class="lineno"> 1465</span>&#160;    <span class="keywordflow">else</span> {</div><div class="line"><a name="l01466"></a><span class="lineno"> 1466</span>&#160;      <span class="comment">// We finally eliminate compare instruction in MBB2.</span></div><div class="line"><a name="l01467"></a><span class="lineno"> 1467</span>&#160;      BI2-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#a682ba82f42f7903d0000ffbb13ea3b57">setReg</a>(BI1-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l01468"></a><span class="lineno"> 1468</span>&#160;      CMPI2-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l01469"></a><span class="lineno"> 1469</span>&#160;    }</div><div class="line"><a name="l01470"></a><span class="lineno"> 1470</span>&#160;    BI2-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#a8a82683fccdef8a5ef772ef03277aee7">setIsKill</a>(<span class="keyword">true</span>);</div><div class="line"><a name="l01471"></a><span class="lineno"> 1471</span>&#160;    BI1-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#a8a82683fccdef8a5ef772ef03277aee7">setIsKill</a>(<span class="keyword">false</span>);</div><div class="line"><a name="l01472"></a><span class="lineno"> 1472</span>&#160;</div><div class="line"><a name="l01473"></a><span class="lineno"> 1473</span>&#160;    <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;into a compare and two branches:\n&quot;</span>);</div><div class="line"><a name="l01474"></a><span class="lineno"> 1474</span>&#160;    <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(CMPI1-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#accc60d2019e9dff57bb0918a94422ebb">dump</a>());</div><div class="line"><a name="l01475"></a><span class="lineno"> 1475</span>&#160;    <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(BI1-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#accc60d2019e9dff57bb0918a94422ebb">dump</a>());</div><div class="line"><a name="l01476"></a><span class="lineno"> 1476</span>&#160;    <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(BI2-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#accc60d2019e9dff57bb0918a94422ebb">dump</a>());</div><div class="line"><a name="l01477"></a><span class="lineno"> 1477</span>&#160;    <span class="keywordflow">if</span> (IsPartiallyRedundant) {</div><div class="line"><a name="l01478"></a><span class="lineno"> 1478</span>&#160;      <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;The following compare is moved into &quot;</span></div><div class="line"><a name="l01479"></a><span class="lineno"> 1479</span>&#160;                        &lt;&lt; <a class="code" href="namespacellvm.html#af7881286e3ea4d7f1c4a63c87c132dac">printMBBReference</a>(*MBBtoMoveCmp)</div><div class="line"><a name="l01480"></a><span class="lineno"> 1480</span>&#160;                        &lt;&lt; <span class="stringliteral">&quot; to handle partial redundancy.\n&quot;</span>);</div><div class="line"><a name="l01481"></a><span class="lineno"> 1481</span>&#160;      <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(CMPI2-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#accc60d2019e9dff57bb0918a94422ebb">dump</a>());</div><div class="line"><a name="l01482"></a><span class="lineno"> 1482</span>&#160;    }</div><div class="line"><a name="l01483"></a><span class="lineno"> 1483</span>&#160;</div><div class="line"><a name="l01484"></a><span class="lineno"> 1484</span>&#160;    Simplified = <span class="keyword">true</span>;</div><div class="line"><a name="l01485"></a><span class="lineno"> 1485</span>&#160;  }</div><div class="line"><a name="l01486"></a><span class="lineno"> 1486</span>&#160;</div><div class="line"><a name="l01487"></a><span class="lineno"> 1487</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1JumpTable.html#ae69658c09df17591f8b1c3e95b879b5ca99c267524f12efe8cf927389e02d506a">Simplified</a>;</div><div class="line"><a name="l01488"></a><span class="lineno"> 1488</span>&#160;}</div><div class="line"><a name="l01489"></a><span class="lineno"> 1489</span>&#160;</div><div class="line"><a name="l01490"></a><span class="lineno"> 1490</span>&#160;<span class="comment">// We miss the opportunity to emit an RLDIC when lowering jump tables</span></div><div class="line"><a name="l01491"></a><span class="lineno"> 1491</span>&#160;<span class="comment">// since ISEL sees only a single basic block. When selecting, the clear</span></div><div class="line"><a name="l01492"></a><span class="lineno"> 1492</span>&#160;<span class="comment">// and shift left will be in different blocks.</span></div><div class="line"><a name="l01493"></a><span class="lineno"> 1493</span>&#160;<span class="keywordtype">bool</span> PPCMIPeephole::emitRLDICWhenLoweringJumpTables(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI) {</div><div class="line"><a name="l01494"></a><span class="lineno"> 1494</span>&#160;  <span class="keywordflow">if</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() != PPC::RLDICR)</div><div class="line"><a name="l01495"></a><span class="lineno"> 1495</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01496"></a><span class="lineno"> 1496</span>&#160;</div><div class="line"><a name="l01497"></a><span class="lineno"> 1497</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> SrcReg = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l01498"></a><span class="lineno"> 1498</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="classllvm_1_1Register.html#ab94ac0eb79655589fb116359f862886c">Register::isVirtualRegister</a>(SrcReg))</div><div class="line"><a name="l01499"></a><span class="lineno"> 1499</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01500"></a><span class="lineno"> 1500</span>&#160;</div><div class="line"><a name="l01501"></a><span class="lineno"> 1501</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *SrcMI = MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a8940addb370f40defa2763c0da9d3eda">getVRegDef</a>(SrcReg);</div><div class="line"><a name="l01502"></a><span class="lineno"> 1502</span>&#160;  <span class="keywordflow">if</span> (SrcMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() != PPC::RLDICL)</div><div class="line"><a name="l01503"></a><span class="lineno"> 1503</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01504"></a><span class="lineno"> 1504</span>&#160;</div><div class="line"><a name="l01505"></a><span class="lineno"> 1505</span>&#160;  <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> MOpSHSrc = SrcMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2);</div><div class="line"><a name="l01506"></a><span class="lineno"> 1506</span>&#160;  <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> MOpMBSrc = SrcMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(3);</div><div class="line"><a name="l01507"></a><span class="lineno"> 1507</span>&#160;  <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> MOpSHMI = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2);</div><div class="line"><a name="l01508"></a><span class="lineno"> 1508</span>&#160;  <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> MOpMEMI = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(3);</div><div class="line"><a name="l01509"></a><span class="lineno"> 1509</span>&#160;  <span class="keywordflow">if</span> (!(MOpSHSrc.<a class="code" href="classllvm_1_1MachineOperand.html#a76f61c6784df6dc8402a8b9011041926">isImm</a>() &amp;&amp; MOpMBSrc.<a class="code" href="classllvm_1_1MachineOperand.html#a76f61c6784df6dc8402a8b9011041926">isImm</a>() &amp;&amp; MOpSHMI.<a class="code" href="classllvm_1_1MachineOperand.html#a76f61c6784df6dc8402a8b9011041926">isImm</a>() &amp;&amp;</div><div class="line"><a name="l01510"></a><span class="lineno"> 1510</span>&#160;        MOpMEMI.<a class="code" href="classllvm_1_1MachineOperand.html#a76f61c6784df6dc8402a8b9011041926">isImm</a>()))</div><div class="line"><a name="l01511"></a><span class="lineno"> 1511</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01512"></a><span class="lineno"> 1512</span>&#160;</div><div class="line"><a name="l01513"></a><span class="lineno"> 1513</span>&#160;  uint64_t SHSrc = MOpSHSrc.<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>();</div><div class="line"><a name="l01514"></a><span class="lineno"> 1514</span>&#160;  uint64_t MBSrc = MOpMBSrc.<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>();</div><div class="line"><a name="l01515"></a><span class="lineno"> 1515</span>&#160;  uint64_t SHMI = MOpSHMI.<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>();</div><div class="line"><a name="l01516"></a><span class="lineno"> 1516</span>&#160;  uint64_t MEMI = MOpMEMI.<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>();</div><div class="line"><a name="l01517"></a><span class="lineno"> 1517</span>&#160;  uint64_t NewSH = SHSrc + SHMI;</div><div class="line"><a name="l01518"></a><span class="lineno"> 1518</span>&#160;  uint64_t NewMB = MBSrc - SHMI;</div><div class="line"><a name="l01519"></a><span class="lineno"> 1519</span>&#160;  <span class="keywordflow">if</span> (NewMB &gt; 63 || NewSH &gt; 63)</div><div class="line"><a name="l01520"></a><span class="lineno"> 1520</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01521"></a><span class="lineno"> 1521</span>&#160;</div><div class="line"><a name="l01522"></a><span class="lineno"> 1522</span>&#160;  <span class="comment">// The bits cleared with RLDICL are [0, MBSrc).</span></div><div class="line"><a name="l01523"></a><span class="lineno"> 1523</span>&#160;  <span class="comment">// The bits cleared with RLDICR are (MEMI, 63].</span></div><div class="line"><a name="l01524"></a><span class="lineno"> 1524</span>&#160;  <span class="comment">// After the sequence, the bits cleared are:</span></div><div class="line"><a name="l01525"></a><span class="lineno"> 1525</span>&#160;  <span class="comment">// [0, MBSrc-SHMI) and (MEMI, 63).</span></div><div class="line"><a name="l01526"></a><span class="lineno"> 1526</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l01527"></a><span class="lineno"> 1527</span>&#160;  <span class="comment">// The bits cleared with RLDIC are [0, NewMB) and (63-NewSH, 63].</span></div><div class="line"><a name="l01528"></a><span class="lineno"> 1528</span>&#160;  <span class="keywordflow">if</span> ((63 - NewSH) != MEMI)</div><div class="line"><a name="l01529"></a><span class="lineno"> 1529</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01530"></a><span class="lineno"> 1530</span>&#160;</div><div class="line"><a name="l01531"></a><span class="lineno"> 1531</span>&#160;  <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Converting pair: &quot;</span>);</div><div class="line"><a name="l01532"></a><span class="lineno"> 1532</span>&#160;  <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(SrcMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#accc60d2019e9dff57bb0918a94422ebb">dump</a>());</div><div class="line"><a name="l01533"></a><span class="lineno"> 1533</span>&#160;  <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#accc60d2019e9dff57bb0918a94422ebb">dump</a>());</div><div class="line"><a name="l01534"></a><span class="lineno"> 1534</span>&#160;</div><div class="line"><a name="l01535"></a><span class="lineno"> 1535</span>&#160;  MI.<a class="code" href="classllvm_1_1MachineInstr.html#a1ecb35298bc4d1fe03997959e1210c87">setDesc</a>(TII-&gt;get(PPC::RLDIC));</div><div class="line"><a name="l01536"></a><span class="lineno"> 1536</span>&#160;  MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#a682ba82f42f7903d0000ffbb13ea3b57">setReg</a>(SrcMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l01537"></a><span class="lineno"> 1537</span>&#160;  MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#a2feaa1c69335c6b9028076cd68c7a5f5">setImm</a>(NewSH);</div><div class="line"><a name="l01538"></a><span class="lineno"> 1538</span>&#160;  MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(3).<a class="code" href="classllvm_1_1MachineOperand.html#a2feaa1c69335c6b9028076cd68c7a5f5">setImm</a>(NewMB);</div><div class="line"><a name="l01539"></a><span class="lineno"> 1539</span>&#160;</div><div class="line"><a name="l01540"></a><span class="lineno"> 1540</span>&#160;  <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;To: &quot;</span>);</div><div class="line"><a name="l01541"></a><span class="lineno"> 1541</span>&#160;  <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#accc60d2019e9dff57bb0918a94422ebb">dump</a>());</div><div class="line"><a name="l01542"></a><span class="lineno"> 1542</span>&#160;  NumRotatesCollapsed++;</div><div class="line"><a name="l01543"></a><span class="lineno"> 1543</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01544"></a><span class="lineno"> 1544</span>&#160;}</div><div class="line"><a name="l01545"></a><span class="lineno"> 1545</span>&#160;</div><div class="line"><a name="l01546"></a><span class="lineno"> 1546</span>&#160;<span class="comment">// For case in LLVM IR</span></div><div class="line"><a name="l01547"></a><span class="lineno"> 1547</span>&#160;<span class="comment">// entry:</span></div><div class="line"><a name="l01548"></a><span class="lineno"> 1548</span>&#160;<span class="comment">//   %iconv = sext i32 %index to i64</span></div><div class="line"><a name="l01549"></a><span class="lineno"> 1549</span>&#160;<span class="comment">//   br i1 undef label %true, label %false</span></div><div class="line"><a name="l01550"></a><span class="lineno"> 1550</span>&#160;<span class="comment">// true:</span></div><div class="line"><a name="l01551"></a><span class="lineno"> 1551</span>&#160;<span class="comment">//   %ptr = getelementptr inbounds i32, i32* null, i64 %iconv</span></div><div class="line"><a name="l01552"></a><span class="lineno"> 1552</span>&#160;<span class="comment">// ...</span></div><div class="line"><a name="l01553"></a><span class="lineno"> 1553</span>&#160;<span class="comment">// PPCISelLowering::combineSHL fails to combine, because sext and shl are in</span></div><div class="line"><a name="l01554"></a><span class="lineno"> 1554</span>&#160;<span class="comment">// different BBs when conducting instruction selection. We can do a peephole</span></div><div class="line"><a name="l01555"></a><span class="lineno"> 1555</span>&#160;<span class="comment">// optimization to combine these two instructions into extswsli after</span></div><div class="line"><a name="l01556"></a><span class="lineno"> 1556</span>&#160;<span class="comment">// instruction selection.</span></div><div class="line"><a name="l01557"></a><span class="lineno"> 1557</span>&#160;<span class="keywordtype">bool</span> PPCMIPeephole::combineSEXTAndSHL(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI,</div><div class="line"><a name="l01558"></a><span class="lineno"> 1558</span>&#160;                                      <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&amp;ToErase) {</div><div class="line"><a name="l01559"></a><span class="lineno"> 1559</span>&#160;  <span class="keywordflow">if</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() != PPC::RLDICR)</div><div class="line"><a name="l01560"></a><span class="lineno"> 1560</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01561"></a><span class="lineno"> 1561</span>&#160;</div><div class="line"><a name="l01562"></a><span class="lineno"> 1562</span>&#160;  <span class="keywordflow">if</span> (!MF-&gt;getSubtarget&lt;<a class="code" href="classllvm_1_1PPCSubtarget.html">PPCSubtarget</a>&gt;().<a class="code" href="classllvm_1_1PPCSubtarget.html#af91063013f63c32c593c78a98cdaf72a">isISA3_0</a>())</div><div class="line"><a name="l01563"></a><span class="lineno"> 1563</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01564"></a><span class="lineno"> 1564</span>&#160;</div><div class="line"><a name="l01565"></a><span class="lineno"> 1565</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a432824f0975bb863478bf4ef3a5df258">getNumOperands</a>() == 4 &amp;&amp; <span class="stringliteral">&quot;RLDICR should have 4 operands&quot;</span>);</div><div class="line"><a name="l01566"></a><span class="lineno"> 1566</span>&#160;</div><div class="line"><a name="l01567"></a><span class="lineno"> 1567</span>&#160;  <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> MOpSHMI = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2);</div><div class="line"><a name="l01568"></a><span class="lineno"> 1568</span>&#160;  <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> MOpMEMI = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(3);</div><div class="line"><a name="l01569"></a><span class="lineno"> 1569</span>&#160;  <span class="keywordflow">if</span> (!(MOpSHMI.isImm() &amp;&amp; MOpMEMI.<a class="code" href="classllvm_1_1MachineOperand.html#a76f61c6784df6dc8402a8b9011041926">isImm</a>()))</div><div class="line"><a name="l01570"></a><span class="lineno"> 1570</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01571"></a><span class="lineno"> 1571</span>&#160;</div><div class="line"><a name="l01572"></a><span class="lineno"> 1572</span>&#160;  uint64_t SHMI = MOpSHMI.<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>();</div><div class="line"><a name="l01573"></a><span class="lineno"> 1573</span>&#160;  uint64_t MEMI = MOpMEMI.<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>();</div><div class="line"><a name="l01574"></a><span class="lineno"> 1574</span>&#160;  <span class="keywordflow">if</span> (SHMI + MEMI != 63)</div><div class="line"><a name="l01575"></a><span class="lineno"> 1575</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01576"></a><span class="lineno"> 1576</span>&#160;</div><div class="line"><a name="l01577"></a><span class="lineno"> 1577</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> SrcReg = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l01578"></a><span class="lineno"> 1578</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="classllvm_1_1Register.html#ab94ac0eb79655589fb116359f862886c">Register::isVirtualRegister</a>(SrcReg))</div><div class="line"><a name="l01579"></a><span class="lineno"> 1579</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01580"></a><span class="lineno"> 1580</span>&#160;</div><div class="line"><a name="l01581"></a><span class="lineno"> 1581</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *SrcMI = MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a8940addb370f40defa2763c0da9d3eda">getVRegDef</a>(SrcReg);</div><div class="line"><a name="l01582"></a><span class="lineno"> 1582</span>&#160;  <span class="keywordflow">if</span> (SrcMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() != PPC::EXTSW &amp;&amp;</div><div class="line"><a name="l01583"></a><span class="lineno"> 1583</span>&#160;      SrcMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() != PPC::EXTSW_32_64)</div><div class="line"><a name="l01584"></a><span class="lineno"> 1584</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01585"></a><span class="lineno"> 1585</span>&#160;</div><div class="line"><a name="l01586"></a><span class="lineno"> 1586</span>&#160;  <span class="comment">// If the register defined by extsw has more than one use, combination is not</span></div><div class="line"><a name="l01587"></a><span class="lineno"> 1587</span>&#160;  <span class="comment">// needed.</span></div><div class="line"><a name="l01588"></a><span class="lineno"> 1588</span>&#160;  <span class="keywordflow">if</span> (!MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#ae3b0ac9c0aa471a4f05360c8dd596fa2">hasOneNonDBGUse</a>(SrcReg))</div><div class="line"><a name="l01589"></a><span class="lineno"> 1589</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01590"></a><span class="lineno"> 1590</span>&#160;</div><div class="line"><a name="l01591"></a><span class="lineno"> 1591</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(SrcMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a432824f0975bb863478bf4ef3a5df258">getNumOperands</a>() == 2 &amp;&amp; <span class="stringliteral">&quot;EXTSW should have 2 operands&quot;</span>);</div><div class="line"><a name="l01592"></a><span class="lineno"> 1592</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(SrcMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() &amp;&amp;</div><div class="line"><a name="l01593"></a><span class="lineno"> 1593</span>&#160;         <span class="stringliteral">&quot;EXTSW&#39;s second operand should be a register&quot;</span>);</div><div class="line"><a name="l01594"></a><span class="lineno"> 1594</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="classllvm_1_1Register.html#ab94ac0eb79655589fb116359f862886c">Register::isVirtualRegister</a>(SrcMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()))</div><div class="line"><a name="l01595"></a><span class="lineno"> 1595</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01596"></a><span class="lineno"> 1596</span>&#160;</div><div class="line"><a name="l01597"></a><span class="lineno"> 1597</span>&#160;  <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Combining pair: &quot;</span>);</div><div class="line"><a name="l01598"></a><span class="lineno"> 1598</span>&#160;  <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(SrcMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#accc60d2019e9dff57bb0918a94422ebb">dump</a>());</div><div class="line"><a name="l01599"></a><span class="lineno"> 1599</span>&#160;  <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#accc60d2019e9dff57bb0918a94422ebb">dump</a>());</div><div class="line"><a name="l01600"></a><span class="lineno"> 1600</span>&#160;</div><div class="line"><a name="l01601"></a><span class="lineno"> 1601</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *NewInstr =</div><div class="line"><a name="l01602"></a><span class="lineno"> 1602</span>&#160;      <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*MI.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>(), &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, MI.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>(),</div><div class="line"><a name="l01603"></a><span class="lineno"> 1603</span>&#160;              SrcMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == PPC::EXTSW ? TII-&gt;get(<a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19ad7cc7f9bc57ea2f3d5deb4e305c50cc3">PPC::EXTSWSLI</a>)</div><div class="line"><a name="l01604"></a><span class="lineno"> 1604</span>&#160;                                               : TII-&gt;get(PPC::EXTSWSLI_32_64),</div><div class="line"><a name="l01605"></a><span class="lineno"> 1605</span>&#160;              MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>())</div><div class="line"><a name="l01606"></a><span class="lineno"> 1606</span>&#160;          .<a class="code" href="FileCheck_8cpp.html#a1e23cc505a17287914489e2d7f7093ba">add</a>(SrcMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1))</div><div class="line"><a name="l01607"></a><span class="lineno"> 1607</span>&#160;          .<a class="code" href="FileCheck_8cpp.html#a1e23cc505a17287914489e2d7f7093ba">add</a>(MOpSHMI);</div><div class="line"><a name="l01608"></a><span class="lineno"> 1608</span>&#160;  (void)NewInstr;</div><div class="line"><a name="l01609"></a><span class="lineno"> 1609</span>&#160;</div><div class="line"><a name="l01610"></a><span class="lineno"> 1610</span>&#160;  <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;TO: &quot;</span>);</div><div class="line"><a name="l01611"></a><span class="lineno"> 1611</span>&#160;  <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(NewInstr-&gt;dump());</div><div class="line"><a name="l01612"></a><span class="lineno"> 1612</span>&#160;  ++NumEXTSWAndSLDICombined;</div><div class="line"><a name="l01613"></a><span class="lineno"> 1613</span>&#160;  ToErase = &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>;</div><div class="line"><a name="l01614"></a><span class="lineno"> 1614</span>&#160;  <span class="comment">// SrcMI, which is extsw, is of no use now, erase it.</span></div><div class="line"><a name="l01615"></a><span class="lineno"> 1615</span>&#160;  SrcMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l01616"></a><span class="lineno"> 1616</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01617"></a><span class="lineno"> 1617</span>&#160;}</div><div class="line"><a name="l01618"></a><span class="lineno"> 1618</span>&#160;</div><div class="line"><a name="l01619"></a><span class="lineno"> 1619</span>&#160;} <span class="comment">// end default namespace</span></div><div class="line"><a name="l01620"></a><span class="lineno"> 1620</span>&#160;</div><div class="line"><a name="l01621"></a><span class="lineno"> 1621</span>&#160;<a class="code" href="PPCMIPeephole_8cpp.html#a739097ef1a5210b8b513203591090691">INITIALIZE_PASS_BEGIN</a>(PPCMIPeephole, <a class="code" href="PPCMIPeephole_8cpp.html#ad78e062f62e0d6e453941fb4ca843e4d">DEBUG_TYPE</a>,</div><div class="line"><a name="l01622"></a><span class="lineno"> 1622</span>&#160;                      <span class="stringliteral">&quot;PowerPC MI Peephole Optimization&quot;</span>, <span class="keyword">false</span>, <span class="keyword">false</span>)</div><div class="line"><a name="l01623"></a><span class="lineno"> 1623</span>&#160;<a class="code" href="PassSupport_8h.html#a14724f1ccf528e73bb29bc9230737967">INITIALIZE_PASS_DEPENDENCY</a>(<a class="code" href="classllvm_1_1MachineBlockFrequencyInfo.html">MachineBlockFrequencyInfo</a>)</div><div class="line"><a name="l01624"></a><span class="lineno"> 1624</span>&#160;<a class="code" href="PassSupport_8h.html#a14724f1ccf528e73bb29bc9230737967">INITIALIZE_PASS_DEPENDENCY</a>(<a class="code" href="classllvm_1_1MachineDominatorTree.html">MachineDominatorTree</a>)</div><div class="line"><a name="l01625"></a><span class="lineno"> 1625</span>&#160;<a class="code" href="PassSupport_8h.html#a14724f1ccf528e73bb29bc9230737967">INITIALIZE_PASS_DEPENDENCY</a>(<a class="code" href="classllvm_1_1MachinePostDominatorTree.html">MachinePostDominatorTree</a>)</div><div class="line"><a name="l01626"></a><span class="lineno"><a class="line" href="PPCMIPeephole_8cpp.html#a2fe1d201770f2584dbb2a26cd39bb556"> 1626</a></span>&#160;<a class="code" href="RegBankSelect_8cpp.html#a0eee13989797c0d4612066f84ff7a7b8">INITIALIZE_PASS_END</a>(PPCMIPeephole, <a class="code" href="PPCMIPeephole_8cpp.html#ad78e062f62e0d6e453941fb4ca843e4d">DEBUG_TYPE</a>,</div><div class="line"><a name="l01627"></a><span class="lineno"> 1627</span>&#160;                    &quot;PowerPC MI Peephole <a class="code" href="PPCMIPeephole_8cpp.html#a2fe1d201770f2584dbb2a26cd39bb556">Optimization</a>&quot;, <a class="code" href="namespacefalse.html">false</a>, false)</div><div class="line"><a name="l01628"></a><span class="lineno"> 1628</span>&#160;</div><div class="line"><a name="l01629"></a><span class="lineno"> 1629</span>&#160;<span class="keywordtype">char</span> PPCMIPeephole::ID = 0;</div><div class="line"><a name="l01630"></a><span class="lineno"> 1630</span>&#160;<a class="code" href="classllvm_1_1FunctionPass.html">FunctionPass</a>*</div><div class="line"><a name="l01631"></a><span class="lineno"><a class="line" href="namespacellvm.html#afb21a64525fec91923c6a020ac088f4c"> 1631</a></span>&#160;<a class="code" href="namespacellvm.html">llvm</a>::<a class="code" href="namespacellvm.html#afb21a64525fec91923c6a020ac088f4c">createPPCMIPeepholePass</a>() { <span class="keywordflow">return</span> <span class="keyword">new</span> PPCMIPeephole(); }</div><div class="line"><a name="l01632"></a><span class="lineno"> 1632</span>&#160;</div><div class="ttc" id="namespacellvm_1_1PPC_html_a14028f7fe73a11dabc6583510cc0a355a8cd4d49277068c1eab8d4d7c4835b817"><div class="ttname"><a href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355a8cd4d49277068c1eab8d4d7c4835b817">llvm::PPC::PRED_GT</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCPredicates_8h_source.html#l00031">PPCPredicates.h:31</a></div></div>
<div class="ttc" id="classllvm_1_1AnalysisUsage_html_a884f90190bca4bd354f2d5c91c264028"><div class="ttname"><a href="classllvm_1_1AnalysisUsage.html#a884f90190bca4bd354f2d5c91c264028">llvm::AnalysisUsage::addPreserved</a></div><div class="ttdeci">AnalysisUsage &amp; addPreserved()</div><div class="ttdoc">Add the specified Pass class to the set of analyses preserved by this pass. </div><div class="ttdef"><b>Definition:</b> <a href="PassAnalysisSupport_8h_source.html#l00088">PassAnalysisSupport.h:88</a></div></div>
<div class="ttc" id="classllvm_1_1PassRegistry_html_a05a729900b76c89e808c6c3094921b2f"><div class="ttname"><a href="classllvm_1_1PassRegistry.html#a05a729900b76c89e808c6c3094921b2f">llvm::PassRegistry::getPassRegistry</a></div><div class="ttdeci">static PassRegistry * getPassRegistry()</div><div class="ttdoc">getPassRegistry - Access the global registry object, which is automatically initialized at applicatio...</div><div class="ttdef"><b>Definition:</b> <a href="PassRegistry_8cpp_source.html#l00031">PassRegistry.cpp:31</a></div></div>
<div class="ttc" id="classllvm_1_1APInt_html_a217e0207d9cc8e046c2dccbf0e4bb198"><div class="ttname"><a href="classllvm_1_1APInt.html#a217e0207d9cc8e046c2dccbf0e4bb198">llvm::APInt::getZExtValue</a></div><div class="ttdeci">uint64_t getZExtValue() const</div><div class="ttdoc">Get zero extended value. </div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l01620">APInt.h:1620</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a6808b0f3ed9cfc2673de84764c7cb0a6"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a6808b0f3ed9cfc2673de84764c7cb0a6">llvm::MachineRegisterInfo::use_nodbg_empty</a></div><div class="ttdeci">bool use_nodbg_empty(unsigned RegNo) const</div><div class="ttdoc">use_nodbg_empty - Return true if there are no non-Debug instructions using the specified register...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00559">MachineRegisterInfo.h:559</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a9b48cb80ee1534c2b51d789b673137c1"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a9b48cb80ee1534c2b51d789b673137c1">llvm::MachineOperand::getMBB</a></div><div class="ttdeci">MachineBasicBlock * getMBB() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00550">MachineOperand.h:550</a></div></div>
<div class="ttc" id="namespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This class represents lattice values for constants. </div><div class="ttdef"><b>Definition:</b> <a href="AllocatorList_8h_source.html#l00023">AllocatorList.h:23</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPC_html_a14028f7fe73a11dabc6583510cc0a355ac89b6a30c033abb18a7e81f48b0e3593"><div class="ttname"><a href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355ac89b6a30c033abb18a7e81f48b0e3593">llvm::PPC::PRED_LE</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCPredicates_8h_source.html#l00028">PPCPredicates.h:28</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html"><div class="ttname"><a href="classllvm_1_1MachineFunction.html">llvm::MachineFunction</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00223">MachineFunction.h:223</a></div></div>
<div class="ttc" id="PPCInstrInfo_8h_html"><div class="ttname"><a href="PPCInstrInfo_8h.html">PPCInstrInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a5c77792a06583e0fe7a0379ad94a2809"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">llvm::MachineRegisterInfo::createVirtualRegister</a></div><div class="ttdeci">Register createVirtualRegister(const TargetRegisterClass *RegClass, StringRef Name=&quot;&quot;)</div><div class="ttdoc">createVirtualRegister - Create and return a new virtual register in the function with the specified r...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00158">MachineRegisterInfo.cpp:158</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_ad8c65b86ef286331d408a7a74c7b0b2f"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#ad8c65b86ef286331d408a7a74c7b0b2f">llvm::MachineBasicBlock::getFirstInstrTerminator</a></div><div class="ttdeci">instr_iterator getFirstInstrTerminator()</div><div class="ttdoc">Same getFirstTerminator but it ignores bundles and return an instr_iterator instead. </div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8cpp_source.html#l00209">MachineBasicBlock.cpp:209</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_ae8ff2acea4fe63e48e8fc6cf0620ff78"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">llvm::MachineInstr::getDebugLoc</a></div><div class="ttdeci">const DebugLoc &amp; getDebugLoc() const</div><div class="ttdoc">Returns the debug location id of this MachineInstr. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00400">MachineInstr.h:400</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_a7f0521fa2de44271fd4b909ea7351ef3"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#a7f0521fa2de44271fd4b909ea7351ef3">llvm::MachineBasicBlock::getFirstTerminator</a></div><div class="ttdeci">iterator getFirstTerminator()</div><div class="ttdoc">Returns an iterator to the first terminator instruction of this basic block. </div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8cpp_source.html#l00200">MachineBasicBlock.cpp:200</a></div></div>
<div class="ttc" id="Debug_8h_html"><div class="ttname"><a href="Debug_8h.html">Debug.h</a></div></div>
<div class="ttc" id="MachineSink_8cpp_html_a359e1ff26f6d466d927a61aae45b05c3"><div class="ttname"><a href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a></div><div class="ttdeci">unsigned Reg</div><div class="ttdef"><b>Definition:</b> <a href="MachineSink_8cpp_source.html#l01139">MachineSink.cpp:1139</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBlockFrequencyInfo_html"><div class="ttname"><a href="classllvm_1_1MachineBlockFrequencyInfo.html">llvm::MachineBlockFrequencyInfo</a></div><div class="ttdoc">MachineBlockFrequencyInfo pass uses BlockFrequencyInfoImpl implementation to estimate machine basic b...</div><div class="ttdef"><b>Definition:</b> <a href="MachineBlockFrequencyInfo_8h_source.html#l00033">MachineBlockFrequencyInfo.h:33</a></div></div>
<div class="ttc" id="namespacellvm_html_ab4b4a0be9b2a0ccb38d20ed27c7e695c"><div class="ttname"><a href="namespacellvm.html#ab4b4a0be9b2a0ccb38d20ed27c7e695c">llvm::initializePPCMIPeepholePass</a></div><div class="ttdeci">void initializePPCMIPeepholePass(PassRegistry &amp;)</div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_accc60d2019e9dff57bb0918a94422ebb"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#accc60d2019e9dff57bb0918a94422ebb">llvm::MachineInstr::dump</a></div><div class="ttdeci">void dump() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8cpp_source.html#l01448">MachineInstr.cpp:1448</a></div></div>
<div class="ttc" id="classllvm_1_1APInt_html_ab6fff8a97bcb55e50e9be0ecf0c99b63"><div class="ttname"><a href="classllvm_1_1APInt.html#ab6fff8a97bcb55e50e9be0ecf0c99b63">llvm::APInt::setAllBits</a></div><div class="ttdeci">void setAllBits()</div><div class="ttdoc">Set every bit to 1. </div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l01423">APInt.h:1423</a></div></div>
<div class="ttc" id="namespacellvm_html_a0bf75467957937ad23ad7be19f489934"><div class="ttname"><a href="namespacellvm.html#a0bf75467957937ad23ad7be19f489934">llvm::STATISTIC</a></div><div class="ttdeci">STATISTIC(NumFunctions, &quot;Total number of functions&quot;)</div></div>
<div class="ttc" id="MachineSink_8cpp_html_a0f36ed1bc17fc1aa97fe291c439a0698"><div class="ttname"><a href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a></div><div class="ttdeci">unsigned const TargetRegisterInfo * TRI</div><div class="ttdef"><b>Definition:</b> <a href="MachineSink_8cpp_source.html#l01140">MachineSink.cpp:1140</a></div></div>
<div class="ttc" id="classllvm_1_1DebugLoc_html"><div class="ttname"><a href="classllvm_1_1DebugLoc.html">llvm::DebugLoc</a></div><div class="ttdoc">A debug info location. </div><div class="ttdef"><b>Definition:</b> <a href="DebugLoc_8h_source.html#l00033">DebugLoc.h:33</a></div></div>
<div class="ttc" id="PPCMCTargetDesc_8h_html"><div class="ttname"><a href="PPCMCTargetDesc_8h.html">PPCMCTargetDesc.h</a></div></div>
<div class="ttc" id="classllvm_1_1APInt_html_af3bee3e462a14abdf3858c354a5cd222"><div class="ttname"><a href="classllvm_1_1APInt.html#af3bee3e462a14abdf3858c354a5cd222">llvm::APInt::getBitsSetWithWrap</a></div><div class="ttdeci">static APInt getBitsSetWithWrap(unsigned numBits, unsigned loBit, unsigned hiBit)</div><div class="ttdoc">Wrap version of getBitsSet. </div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l00622">APInt.h:622</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_aef0e7e42e45e15f86b2a122b56ab829c"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#aef0e7e42e45e15f86b2a122b56ab829c">llvm::MachineInstr::operands</a></div><div class="ttdeci">iterator_range&lt; mop_iterator &gt; operands()</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00492">MachineInstr.h:492</a></div></div>
<div class="ttc" id="Statistic_8h_html"><div class="ttname"><a href="Statistic_8h.html">Statistic.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a76f61c6784df6dc8402a8b9011041926"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a76f61c6784df6dc8402a8b9011041926">llvm::MachineOperand::isImm</a></div><div class="ttdeci">bool isImm() const</div><div class="ttdoc">isImm - Tests if this is a MO_Immediate operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00321">MachineOperand.h:321</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_a3d931af4280c80a837ee409eb85104f7"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a3d931af4280c80a837ee409eb85104f7">llvm::MachineFunction::dump</a></div><div class="ttdeci">void dump() const</div><div class="ttdoc">dump - Print the current MachineFunction to cerr, useful for debugger use. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8cpp_source.html#l00494">MachineFunction.cpp:494</a></div></div>
<div class="ttc" id="namespacellvm_1_1cl_html_a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6"><div class="ttname"><a href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">llvm::cl::Hidden</a></div><div class="ttdef"><b>Definition:</b> <a href="CommandLine_8h_source.html#l00148">CommandLine.h:148</a></div></div>
<div class="ttc" id="classllvm_1_1PPCInstrInfo_html_a59887cae1e7262972fc0511d90110c13"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#a59887cae1e7262972fc0511d90110c13">llvm::PPCInstrInfo::isSignExtended</a></div><div class="ttdeci">bool isSignExtended(const MachineInstr &amp;MI, const unsigned depth=0) const</div><div class="ttdoc">Return true if the output of the instruction is always a sign-extended, i.e. </div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8h_source.html#l00411">PPCInstrInfo.h:411</a></div></div>
<div class="ttc" id="classllvm_1_1AnalysisUsage_html_ae5c60fd282ee894c87ea02c3f0fcb6d0"><div class="ttname"><a href="classllvm_1_1AnalysisUsage.html#ae5c60fd282ee894c87ea02c3f0fcb6d0">llvm::AnalysisUsage::addRequired</a></div><div class="ttdeci">AnalysisUsage &amp; addRequired()</div><div class="ttdef"><b>Definition:</b> <a href="PassAnalysisSupport_8h_source.html#l00065">PassAnalysisSupport.h:65</a></div></div>
<div class="ttc" id="PassSupport_8h_html_a14724f1ccf528e73bb29bc9230737967"><div class="ttname"><a href="PassSupport_8h.html#a14724f1ccf528e73bb29bc9230737967">INITIALIZE_PASS_DEPENDENCY</a></div><div class="ttdeci">#define INITIALIZE_PASS_DEPENDENCY(depName)</div><div class="ttdef"><b>Definition:</b> <a href="PassSupport_8h_source.html#l00050">PassSupport.h:50</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPC_html_a14028f7fe73a11dabc6583510cc0a355a44abec85091b571da2189ac4bd139095"><div class="ttname"><a href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355a44abec85091b571da2189ac4bd139095">llvm::PPC::PRED_GE</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCPredicates_8h_source.html#l00030">PPCPredicates.h:30</a></div></div>
<div class="ttc" id="classllvm_1_1PPCSubtarget_html_af91063013f63c32c593c78a98cdaf72a"><div class="ttname"><a href="classllvm_1_1PPCSubtarget.html#af91063013f63c32c593c78a98cdaf72a">llvm::PPCSubtarget::isISA3_0</a></div><div class="ttdeci">bool isISA3_0() const</div><div class="ttdef"><b>Definition:</b> <a href="PPCSubtarget_8h_source.html#l00305">PPCSubtarget.h:305</a></div></div>
<div class="ttc" id="PPCMachineFunctionInfo_8h_html"><div class="ttname"><a href="PPCMachineFunctionInfo_8h.html">PPCMachineFunctionInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1PPCFunctionInfo_html"><div class="ttname"><a href="classllvm_1_1PPCFunctionInfo.html">llvm::PPCFunctionInfo</a></div><div class="ttdoc">PPCFunctionInfo - This class is derived from MachineFunction private PowerPC target-specific informat...</div><div class="ttdef"><b>Definition:</b> <a href="PPCMachineFunctionInfo_8h_source.html#l00024">PPCMachineFunctionInfo.h:24</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunctionPass_html"><div class="ttname"><a href="classllvm_1_1MachineFunctionPass.html">llvm::MachineFunctionPass</a></div><div class="ttdoc">MachineFunctionPass - This class adapts the FunctionPass interface to allow convenient creation of pa...</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunctionPass_8h_source.html#l00030">MachineFunctionPass.h:30</a></div></div>
<div class="ttc" id="HexagonCopyToCombine_8cpp_html_a1d40004718218dbdf06b496766299101"><div class="ttname"><a href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a></div><div class="ttdeci">const HexagonInstrInfo * TII</div><div class="ttdef"><b>Definition:</b> <a href="HexagonCopyToCombine_8cpp_source.html#l00127">HexagonCopyToCombine.cpp:127</a></div></div>
<div class="ttc" id="namespacellvm_html_af7881286e3ea4d7f1c4a63c87c132dac"><div class="ttname"><a href="namespacellvm.html#af7881286e3ea4d7f1c4a63c87c132dac">llvm::printMBBReference</a></div><div class="ttdeci">Printable printMBBReference(const MachineBasicBlock &amp;MBB)</div><div class="ttdoc">Prints a machine basic block reference. </div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8cpp_source.html#l00079">MachineBasicBlock.cpp:79</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a432824f0975bb863478bf4ef3a5df258"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a432824f0975bb863478bf4ef3a5df258">llvm::MachineInstr::getNumOperands</a></div><div class="ttdeci">unsigned getNumOperands() const</div><div class="ttdoc">Retuns the total number of operands. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00429">MachineInstr.h:429</a></div></div>
<div class="ttc" id="classllvm_1_1Use_html"><div class="ttname"><a href="classllvm_1_1Use.html">llvm::Use</a></div><div class="ttdoc">A Use represents the edge between a Value definition and its users. </div><div class="ttdef"><b>Definition:</b> <a href="Use_8h_source.html#l00055">Use.h:55</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBundleIterator_html"><div class="ttname"><a href="classllvm_1_1MachineInstrBundleIterator.html">llvm::MachineInstrBundleIterator&lt; MachineInstr &gt;</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_ac2421adbb9996e1b15f03a8abb6c70a8"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">llvm::MachineInstr::eraseFromParent</a></div><div class="ttdeci">void eraseFromParent()</div><div class="ttdoc">Unlink &amp;#39;this&amp;#39; from the containing basic block and delete it. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8cpp_source.html#l00669">MachineInstr.cpp:669</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html">llvm::TargetRegisterClass</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00044">TargetRegisterInfo.h:44</a></div></div>
<div class="ttc" id="classunsigned_html"><div class="ttname"><a href="classunsigned.html">unsigned</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFrameInfo_html"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html">llvm::MachineFrameInfo</a></div><div class="ttdoc">The MachineFrameInfo class represents an abstract stack frame until prolog/epilog code is inserted...</div><div class="ttdef"><b>Definition:</b> <a href="MachineFrameInfo_8h_source.html#l00106">MachineFrameInfo.h:106</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFrameInfo_html_a0509430713d587eba74220a8375948a8"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html#a0509430713d587eba74220a8375948a8">llvm::MachineFrameInfo::hasVarSizedObjects</a></div><div class="ttdeci">bool hasVarSizedObjects() const</div><div class="ttdoc">This method may be called any time after instruction selection is complete to determine if the stack ...</div><div class="ttdef"><b>Definition:</b> <a href="MachineFrameInfo_8h_source.html#l00350">MachineFrameInfo.h:350</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a0363204b5fbab08a46f5a7cd7f376f78"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">llvm::MachineInstr::getOpcode</a></div><div class="ttdeci">unsigned getOpcode() const</div><div class="ttdoc">Returns the opcode of this MachineInstr. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00426">MachineInstr.h:426</a></div></div>
<div class="ttc" id="namespacefalse_html"><div class="ttname"><a href="namespacefalse.html">false</a></div><div class="ttdef"><b>Definition:</b> <a href="StackSlotColoring_8cpp_source.html#l00142">StackSlotColoring.cpp:142</a></div></div>
<div class="ttc" id="namespacellvm_1_1Intrinsic_html_a80add6b3b1cdaec560907995127adc16"><div class="ttname"><a href="namespacellvm_1_1Intrinsic.html#a80add6b3b1cdaec560907995127adc16">llvm::Intrinsic::ID</a></div><div class="ttdeci">unsigned ID</div><div class="ttdef"><b>Definition:</b> <a href="TargetTransformInfo_8h_source.html#l00039">TargetTransformInfo.h:39</a></div></div>
<div class="ttc" id="PPCMIPeephole_8cpp_html_a739097ef1a5210b8b513203591090691"><div class="ttname"><a href="PPCMIPeephole_8cpp.html#a739097ef1a5210b8b513203591090691">INITIALIZE_PASS_BEGIN</a></div><div class="ttdeci">INITIALIZE_PASS_BEGIN(PPCMIPeephole, DEBUG_TYPE, &quot;PowerPC MI Peephole Optimization&quot;, false, false) INITIALIZE_PASS_END(PPCMIPeephole</div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a8940addb370f40defa2763c0da9d3eda"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a8940addb370f40defa2763c0da9d3eda">llvm::MachineRegisterInfo::getVRegDef</a></div><div class="ttdeci">MachineInstr * getVRegDef(unsigned Reg) const</div><div class="ttdoc">getVRegDef - Return the machine instr that defines the specified virtual register or null if none is ...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00400">MachineRegisterInfo.cpp:400</a></div></div>
<div class="ttc" id="classllvm_1_1PPCInstrInfo_html_a62e484f70a2007cfe30d42db868f84ab"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#a62e484f70a2007cfe30d42db868f84ab">llvm::PPCInstrInfo::isTOCSaveMI</a></div><div class="ttdeci">bool isTOCSaveMI(const MachineInstr &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8cpp_source.html#l03973">PPCInstrInfo.cpp:3973</a></div></div>
<div class="ttc" id="PPC_8h_html"><div class="ttname"><a href="PPC_8h.html">PPC.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a6ee45760c97bf2dda6bee91508e6946e"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a6ee45760c97bf2dda6bee91508e6946e">llvm::MachineInstr::isFullCopy</a></div><div class="ttdeci">bool isFullCopy() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l01119">MachineInstr.h:1119</a></div></div>
<div class="ttc" id="PPCMIPeephole_8cpp_html_ad78e062f62e0d6e453941fb4ca843e4d"><div class="ttname"><a href="PPCMIPeephole_8cpp.html#ad78e062f62e0d6e453941fb4ca843e4d">DEBUG_TYPE</a></div><div class="ttdeci">#define DEBUG_TYPE</div><div class="ttdef"><b>Definition:</b> <a href="PPCMIPeephole_8cpp_source.html#l00040">PPCMIPeephole.cpp:40</a></div></div>
<div class="ttc" id="PPCMIPeephole_8cpp_html_a37f8677b993e80ec0671e5359443e7eb"><div class="ttname"><a href="PPCMIPeephole_8cpp.html#a37f8677b993e80ec0671e5359443e7eb">EnableSExtElimination</a></div><div class="ttdeci">static cl::opt&lt; bool &gt; EnableSExtElimination(&quot;ppc-eliminate-signext&quot;, cl::desc(&quot;enable elimination of sign-extensions&quot;), cl::init(false), cl::Hidden)</div></div>
<div class="ttc" id="classllvm_1_1PPCSubtarget_html_ad49c3ce74dc865eec4728be0850a7697"><div class="ttname"><a href="classllvm_1_1PPCSubtarget.html#ad49c3ce74dc865eec4728be0850a7697">llvm::PPCSubtarget::isELFv2ABI</a></div><div class="ttdeci">bool isELFv2ABI() const</div><div class="ttdef"><b>Definition:</b> <a href="PPCSubtarget_8cpp_source.html#l00244">PPCSubtarget.cpp:244</a></div></div>
<div class="ttc" id="classllvm_1_1PPCFunctionInfo_html_a58259420ed94baab8d78d6d49f909b5f"><div class="ttname"><a href="classllvm_1_1PPCFunctionInfo.html#a58259420ed94baab8d78d6d49f909b5f">llvm::PPCFunctionInfo::mustSaveTOC</a></div><div class="ttdeci">bool mustSaveTOC() const</div><div class="ttdef"><b>Definition:</b> <a href="PPCMachineFunctionInfo_8h_source.html#l00161">PPCMachineFunctionInfo.h:161</a></div></div>
<div class="ttc" id="MachineInstrBuilder_8h_html"><div class="ttname"><a href="MachineInstrBuilder_8h.html">MachineInstrBuilder.h</a></div></div>
<div class="ttc" id="TargetLibraryInfo_8cpp_html_a19d27915595e7f0a0ef271448bcdac6f"><div class="ttname"><a href="TargetLibraryInfo_8cpp.html#a19d27915595e7f0a0ef271448bcdac6f">initialize</a></div><div class="ttdeci">static void initialize(TargetLibraryInfoImpl &amp;TLI, const Triple &amp;T, ArrayRef&lt; StringLiteral &gt; StandardNames)</div><div class="ttdoc">Initialize the set of available library functions based on the specified target triple. </div><div class="ttdef"><b>Definition:</b> <a href="TargetLibraryInfo_8cpp_source.html#l00069">TargetLibraryInfo.cpp:69</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPC_html_a14028f7fe73a11dabc6583510cc0a355ad9add708b3d9680d64242cf06f448462"><div class="ttname"><a href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355ad9add708b3d9680d64242cf06f448462">llvm::PPC::PRED_NE</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCPredicates_8h_source.html#l00032">PPCPredicates.h:32</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPC_html_a14028f7fe73a11dabc6583510cc0a355a34be5288a1bb24e5120358395f7f0dc3"><div class="ttname"><a href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355a34be5288a1bb24e5120358395f7f0dc3">llvm::PPC::PRED_EQ</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCPredicates_8h_source.html#l00029">PPCPredicates.h:29</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a682ba82f42f7903d0000ffbb13ea3b57"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a682ba82f42f7903d0000ffbb13ea3b57">llvm::MachineOperand::setReg</a></div><div class="ttdeci">void setReg(Register Reg)</div><div class="ttdoc">Change the register this operand corresponds to. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8cpp_source.html#l00053">MachineOperand.cpp:53</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_aa7e43fc5b201a1cc5b2b0f1f72963dd2"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#aa7e43fc5b201a1cc5b2b0f1f72963dd2">llvm::MachineOperand::ChangeToImmediate</a></div><div class="ttdeci">void ChangeToImmediate(int64_t ImmVal)</div><div class="ttdoc">ChangeToImmediate - Replace this operand with a new immediate operand of the specified value...</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8cpp_source.html#l00154">MachineOperand.cpp:154</a></div></div>
<div class="ttc" id="MachineBlockFrequencyInfo_8h_html"><div class="ttname"><a href="MachineBlockFrequencyInfo_8h.html">MachineBlockFrequencyInfo.h</a></div></div>
<div class="ttc" id="namespacellvm_html_abe63d9ba16515b8df95d8b2a677d39d8"><div class="ttname"><a href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">llvm::BuildMI</a></div><div class="ttdeci">MachineInstrBuilder BuildMI(MachineFunction &amp;MF, const DebugLoc &amp;DL, const MCInstrDesc &amp;MCID)</div><div class="ttdoc">Builder interface. Specify how to create the initial instruction itself. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00316">MachineInstrBuilder.h:316</a></div></div>
<div class="ttc" id="PPCMIPeephole_8cpp_html_a436bab5c30ae6a2936a8748368bc8a46"><div class="ttname"><a href="PPCMIPeephole_8cpp.html#a436bab5c30ae6a2936a8748368bc8a46">ConvertRegReg</a></div><div class="ttdeci">static cl::opt&lt; bool &gt; ConvertRegReg(&quot;ppc-convert-rr-to-ri&quot;, cl::Hidden, cl::init(true), cl::desc(&quot;Convert eligible reg+reg instructions to reg+imm&quot;))</div></div>
<div class="ttc" id="namespacellvm_1_1cl_html_a10a041239ae1870cfcc064bfaa79fb65"><div class="ttname"><a href="namespacellvm_1_1cl.html#a10a041239ae1870cfcc064bfaa79fb65">llvm::cl::init</a></div><div class="ttdeci">initializer&lt; Ty &gt; init(const Ty &amp;Val)</div><div class="ttdef"><b>Definition:</b> <a href="CommandLine_8h_source.html#l00435">CommandLine.h:435</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_ae34c996b58df9b9ce6695a0c8b70c533"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">llvm::MachineBasicBlock::iterator</a></div><div class="ttdeci">MachineInstrBundleIterator&lt; MachineInstr &gt; iterator</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00181">MachineBasicBlock.h:181</a></div></div>
<div class="ttc" id="LLParser_8cpp_html_aae58e3df0180401e8f3ab75c18fbc07a"><div class="ttname"><a href="LLParser_8cpp.html#aae58e3df0180401e8f3ab75c18fbc07a">if</a></div><div class="ttdeci">* if(!EatIfPresent(lltok::kw_thread_local)) return false</div><div class="ttdoc">ParseOptionalThreadLocal := /*empty. </div></div>
<div class="ttc" id="AArch64AdvSIMDScalarPass_8cpp_html_aacd2ab195054a3e6a74bfbb9d5d571c8"><div class="ttname"><a href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a></div><div class="ttdeci">unsigned const MachineRegisterInfo * MRI</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">AArch64AdvSIMDScalarPass.cpp:105</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_a325f6b611ef9ec06798d3b4eb9572093"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">llvm::MachineFunction::getSubtarget</a></div><div class="ttdeci">const TargetSubtargetInfo &amp; getSubtarget() const</div><div class="ttdoc">getSubtarget - Return the subtarget for which this machine code is being compiled. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00469">MachineFunction.h:469</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunctionPass_html_a864fd57b4304ef933b3281d0ef85a88e"><div class="ttname"><a href="classllvm_1_1MachineFunctionPass.html#a864fd57b4304ef933b3281d0ef85a88e">llvm::MachineFunctionPass::getAnalysisUsage</a></div><div class="ttdeci">void getAnalysisUsage(AnalysisUsage &amp;AU) const override</div><div class="ttdoc">getAnalysisUsage - Subclasses that override getAnalysisUsage must call this. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunctionPass_8cpp_source.html#l00103">MachineFunctionPass.cpp:103</a></div></div>
<div class="ttc" id="BuiltinGCs_8cpp_html_a6742d2e0a668baf1196ec69e158d5f15"><div class="ttname"><a href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a></div><div class="ttdeci">static GCRegistry::Add&lt; CoreCLRGC &gt; E(&quot;coreclr&quot;, &quot;CoreCLR-compatible GC&quot;)</div></div>
<div class="ttc" id="InitializePasses_8h_html"><div class="ttname"><a href="InitializePasses_8h.html">InitializePasses.h</a></div></div>
<div class="ttc" id="structllvm_1_1cl_1_1desc_html"><div class="ttname"><a href="structllvm_1_1cl_1_1desc.html">llvm::cl::desc</a></div><div class="ttdef"><b>Definition:</b> <a href="CommandLine_8h_source.html#l00406">CommandLine.h:406</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html">llvm::MachineBasicBlock</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00065">MachineBasicBlock.h:65</a></div></div>
<div class="ttc" id="classllvm_1_1AnalysisUsage_html"><div class="ttname"><a href="classllvm_1_1AnalysisUsage.html">llvm::AnalysisUsage</a></div><div class="ttdoc">Represent the analysis usage information of a pass. </div><div class="ttdef"><b>Definition:</b> <a href="PassAnalysisSupport_8h_source.html#l00042">PassAnalysisSupport.h:42</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_ab10b034976e75d74e80f4a49af43d4c0"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#ab10b034976e75d74e80f4a49af43d4c0">llvm::MachineRegisterInfo::use_instr_begin</a></div><div class="ttdeci">use_instr_iterator use_instr_begin(unsigned RegNo) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00467">MachineRegisterInfo.h:467</a></div></div>
<div class="ttc" id="PPCTargetMachine_8h_html"><div class="ttname"><a href="PPCTargetMachine_8h.html">PPCTargetMachine.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1numbers_html_a92f4283d4e0e2ea1776894b3ae93640f"><div class="ttname"><a href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">llvm::numbers::e</a></div><div class="ttdeci">constexpr double e</div><div class="ttdef"><b>Definition:</b> <a href="MathExtras_8h_source.html#l00057">MathExtras.h:57</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_ac2dc0fa143c9f2127f0501734577a0a0"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#ac2dc0fa143c9f2127f0501734577a0a0">llvm::MachineFunction::getInfo</a></div><div class="ttdeci">Ty * getInfo()</div><div class="ttdoc">getInfo - Keep track of various per-function pieces of information for backends that would like to do...</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00567">MachineFunction.h:567</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a2feaa1c69335c6b9028076cd68c7a5f5"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a2feaa1c69335c6b9028076cd68c7a5f5">llvm::MachineOperand::setImm</a></div><div class="ttdeci">void setImm(int64_t immVal)</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00653">MachineOperand.h:653</a></div></div>
<div class="ttc" id="classllvm_1_1FunctionPass_html"><div class="ttname"><a href="classllvm_1_1FunctionPass.html">llvm::FunctionPass</a></div><div class="ttdoc">FunctionPass class - This class is used to implement most global optimizations. </div><div class="ttdef"><b>Definition:</b> <a href="Pass_8h_source.html#l00282">Pass.h:282</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_af7bdb491eed9d2c9119dc21d4002de9d"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#af7bdb491eed9d2c9119dc21d4002de9d">llvm::MachineBasicBlock::pred_iterator</a></div><div class="ttdeci">std::vector&lt; MachineBasicBlock * &gt;::iterator pred_iterator</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00252">MachineBasicBlock.h:252</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></div><div class="ttdoc">TargetRegisterInfo base class - We assume that the target defines a static array of TargetRegisterDes...</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00228">TargetRegisterInfo.h:228</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_ab1063ce5e180c89490fae50511a46a29"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#ab1063ce5e180c89490fae50511a46a29">llvm::MachineFunction::front</a></div><div class="ttdeci">const MachineBasicBlock &amp; front() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00663">MachineFunction.h:663</a></div></div>
<div class="ttc" id="namespacellvm_html_a6aa081e4a6739103c56ec536b663c2e4"><div class="ttname"><a href="namespacellvm.html#a6aa081e4a6739103c56ec536b663c2e4">llvm::countLeadingZeros</a></div><div class="ttdeci">unsigned countLeadingZeros(T Val, ZeroBehavior ZB=ZB_Width)</div><div class="ttdoc">Count number of 0&amp;#39;s from the most significant bit to the least stopping at the first 1...</div><div class="ttdef"><b>Definition:</b> <a href="MathExtras_8h_source.html#l00225">MathExtras.h:225</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_ab644fcf07a4c2708333cf66276282357"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#ab644fcf07a4c2708333cf66276282357">llvm::MachineBasicBlock::pred_begin</a></div><div class="ttdeci">pred_iterator pred_begin()</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00264">MachineBasicBlock.h:264</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPC_html_a14028f7fe73a11dabc6583510cc0a355a46cd6e935d7b9cc679d9cb0cf025ae91"><div class="ttname"><a href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355a46cd6e935d7b9cc679d9cb0cf025ae91">llvm::PPC::PRED_LT</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCPredicates_8h_source.html#l00027">PPCPredicates.h:27</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPC_html_a5f7348f565ebb68dc08979b2808300c5"><div class="ttname"><a href="namespacellvm_1_1PPC.html#a5f7348f565ebb68dc08979b2808300c5">llvm::PPC::getPredicateHint</a></div><div class="ttdeci">unsigned getPredicateHint(Predicate Opcode)</div><div class="ttdoc">Return the hint bits of the predicate. </div><div class="ttdef"><b>Definition:</b> <a href="PPCPredicates_8h_source.html#l00082">PPCPredicates.h:82</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a42020afbcac5113c831c00294a0ac37f"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a42020afbcac5113c831c00294a0ac37f">llvm::MachineInstr::isDebugInstr</a></div><div class="ttdeci">bool isDebugInstr() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l01059">MachineInstr.h:1059</a></div></div>
<div class="ttc" id="RegBankSelect_8cpp_html_a0eee13989797c0d4612066f84ff7a7b8"><div class="ttname"><a href="RegBankSelect_8cpp.html#a0eee13989797c0d4612066f84ff7a7b8">INITIALIZE_PASS_END</a></div><div class="ttdeci">INITIALIZE_PASS_END(RegBankSelect, DEBUG_TYPE, &quot;Assign register bank of generic virtual registers&quot;, false, false) RegBankSelect</div><div class="ttdef"><b>Definition:</b> <a href="RegBankSelect_8cpp_source.html#l00069">RegBankSelect.cpp:69</a></div></div>
<div class="ttc" id="Support_2ErrorHandling_8h_html_ace243f5c25697a1107cce46626b3dc94"><div class="ttname"><a href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a></div><div class="ttdeci">#define llvm_unreachable(msg)</div><div class="ttdoc">Marks that the current location is not supposed to be reachable. </div><div class="ttdef"><b>Definition:</b> <a href="Support_2ErrorHandling_8h_source.html#l00135">ErrorHandling.h:135</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a8a82683fccdef8a5ef772ef03277aee7"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a8a82683fccdef8a5ef772ef03277aee7">llvm::MachineOperand::setIsKill</a></div><div class="ttdeci">void setIsKill(bool Val=true)</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00498">MachineOperand.h:498</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19ad7cc7f9bc57ea2f3d5deb4e305c50cc3"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19ad7cc7f9bc57ea2f3d5deb4e305c50cc3">llvm::PPCISD::EXTSWSLI</a></div><div class="ttdoc">EXTSWSLI = The PPC extswsli instruction, which does an extend-sign word and shift left immediate...</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00162">PPCISelLowering.h:162</a></div></div>
<div class="ttc" id="classuint32__t_html"><div class="ttname"><a href="classuint32__t.html">uint32_t</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPC_html_a40c2294c9ecba721df7f29aaf05157d8"><div class="ttname"><a href="namespacellvm_1_1PPC.html#a40c2294c9ecba721df7f29aaf05157d8">llvm::PPC::getPredicate</a></div><div class="ttdeci">Predicate getPredicate(unsigned Condition, unsigned Hint)</div><div class="ttdoc">Return predicate consisting of specified condition and hint bits. </div><div class="ttdef"><b>Definition:</b> <a href="PPCPredicates_8h_source.html#l00087">PPCPredicates.h:87</a></div></div>
<div class="ttc" id="PPCMIPeephole_8cpp_html_ae0c1bda54461f24d370693152df34f69"><div class="ttname"><a href="PPCMIPeephole_8cpp.html#ae0c1bda54461f24d370693152df34f69">FixedPointRegToImm</a></div><div class="ttdeci">static cl::opt&lt; bool &gt; FixedPointRegToImm(&quot;ppc-reg-to-imm-fixed-point&quot;, cl::Hidden, cl::init(true), cl::desc(&quot;Iterate to a fixed point when attempting to &quot; &quot;convert reg-reg instructions to reg-imm&quot;))</div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a1ecb35298bc4d1fe03997959e1210c87"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a1ecb35298bc4d1fe03997959e1210c87">llvm::MachineInstr::setDesc</a></div><div class="ttdeci">void setDesc(const MCInstrDesc &amp;tid)</div><div class="ttdoc">Replace the instruction descriptor (thus opcode) of the current instruction with a new one...</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l01559">MachineInstr.h:1559</a></div></div>
<div class="ttc" id="FileCheck_8cpp_html_a1e23cc505a17287914489e2d7f7093ba"><div class="ttname"><a href="FileCheck_8cpp.html#a1e23cc505a17287914489e2d7f7093ba">add</a></div><div class="ttdeci">static uint64_t add(uint64_t LeftOp, uint64_t RightOp)</div><div class="ttdef"><b>Definition:</b> <a href="FileCheck_8cpp_source.html#l00208">FileCheck.cpp:208</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html"><div class="ttname"><a href="classllvm_1_1MachineOperand.html">llvm::MachineOperand</a></div><div class="ttdoc">MachineOperand class - Representation of each machine instruction operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00050">MachineOperand.h:50</a></div></div>
<div class="ttc" id="classllvm_1_1PPCSubtarget_html"><div class="ttname"><a href="classllvm_1_1PPCSubtarget.html">llvm::PPCSubtarget</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCSubtarget_8h_source.html#l00068">PPCSubtarget.h:68</a></div></div>
<div class="ttc" id="structllvm_1_1Entry_html"><div class="ttname"><a href="structllvm_1_1Entry.html">llvm::Entry</a></div><div class="ttdef"><b>Definition:</b> <a href="TimeProfiler_8cpp_source.html#l00035">TimeProfiler.cpp:35</a></div></div>
<div class="ttc" id="classllvm_1_1MachineDominatorTree_html_a9b58c371c0cea5f9fc9722e253149f47"><div class="ttname"><a href="classllvm_1_1MachineDominatorTree.html#a9b58c371c0cea5f9fc9722e253149f47">llvm::MachineDominatorTree::dominates</a></div><div class="ttdeci">bool dominates(const MachineDomTreeNode *A, const MachineDomTreeNode *B) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineDominators_8h_source.html#l00119">MachineDominators.h:119</a></div></div>
<div class="ttc" id="AArch64ExpandPseudoInsts_8cpp_html_ad3ece0ac2421637044624c9b01c42466"><div class="ttname"><a href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a></div><div class="ttdeci">MachineInstrBuilder MachineInstrBuilder &amp; DefMI</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ExpandPseudoInsts_8cpp_source.html#l00093">AArch64ExpandPseudoInsts.cpp:93</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPC_html_a14028f7fe73a11dabc6583510cc0a355"><div class="ttname"><a href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355">llvm::PPC::Predicate</a></div><div class="ttdeci">Predicate</div><div class="ttdoc">Predicate - These are &quot;(BI &lt;&lt; 5) | BO&quot; for various predicates. </div><div class="ttdef"><b>Definition:</b> <a href="PPCPredicates_8h_source.html#l00026">PPCPredicates.h:26</a></div></div>
<div class="ttc" id="classllvm_1_1APInt_html_aa548cc4a0fd9e7c713b180f7780655e2"><div class="ttname"><a href="classllvm_1_1APInt.html#aa548cc4a0fd9e7c713b180f7780655e2">llvm::APInt::rotl</a></div><div class="ttdeci">APInt rotl(unsigned rotateAmt) const</div><div class="ttdoc">Rotate left by rotateAmt. </div><div class="ttdef"><b>Definition:</b> <a href="APInt_8cpp_source.html#l01074">APInt.cpp:1074</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a38b28a85f818b49d8806c150b8a5b4f7"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">llvm::MachineOperand::getImm</a></div><div class="ttdeci">int64_t getImm() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00535">MachineOperand.h:535</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_a03936a9b37da541420049422204ab206"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#a03936a9b37da541420049422204ab206">llvm::MachineBasicBlock::pred_size</a></div><div class="ttdeci">unsigned pred_size() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00276">MachineBasicBlock.h:276</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_a23208fdd822500e88be7115c58865421"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a23208fdd822500e88be7115c58865421">llvm::MachineFunction::getFunction</a></div><div class="ttdeci">const Function &amp; getFunction() const</div><div class="ttdoc">Return the LLVM function that this machine code represents. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00456">MachineFunction.h:456</a></div></div>
<div class="ttc" id="namespacellvm_html_a7c46c742c31be54870e2038048e6b391"><div class="ttname"><a href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">llvm::dbgs</a></div><div class="ttdeci">raw_ostream &amp; dbgs()</div><div class="ttdoc">dbgs() - This returns a reference to a raw_ostream for debugging messages. </div><div class="ttdef"><b>Definition:</b> <a href="Debug_8cpp_source.html#l00132">Debug.cpp:132</a></div></div>
<div class="ttc" id="namespacestd_html_ab8424022895aee3e366fb9a32f2883cb"><div class="ttname"><a href="namespacestd.html#ab8424022895aee3e366fb9a32f2883cb">std::swap</a></div><div class="ttdeci">void swap(llvm::BitVector &amp;LHS, llvm::BitVector &amp;RHS)</div><div class="ttdoc">Implement std::swap in terms of BitVector swap. </div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00940">BitVector.h:940</a></div></div>
<div class="ttc" id="classllvm_1_1APInt_html"><div class="ttname"><a href="classllvm_1_1APInt.html">llvm::APInt</a></div><div class="ttdoc">Class for arbitrary precision integers. </div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l00069">APInt.h:69</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a002fd916e7206e01d512eeb06d405cf0"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">llvm::MachineInstr::getParent</a></div><div class="ttdeci">const MachineBasicBlock * getParent() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00271">MachineInstr.h:271</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html">llvm::MachineRegisterInfo</a></div><div class="ttdoc">MachineRegisterInfo - Keep track of information for virtual and physical registers, including vreg register classes, use/def chains for registers, etc. </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00052">MachineRegisterInfo.h:52</a></div></div>
<div class="ttc" id="classllvm_1_1PPCInstrInfo_html"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html">llvm::PPCInstrInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8h_source.html#l00112">PPCInstrInfo.h:112</a></div></div>
<div class="ttc" id="MachineRegisterInfo_8h_html"><div class="ttname"><a href="MachineRegisterInfo_8h.html">MachineRegisterInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html"><div class="ttname"><a href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdoc">Representation of each machine instruction. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00063">MachineInstr.h:63</a></div></div>
<div class="ttc" id="PPCMIPeephole_8cpp_html_a2fe1d201770f2584dbb2a26cd39bb556"><div class="ttname"><a href="PPCMIPeephole_8cpp.html#a2fe1d201770f2584dbb2a26cd39bb556">Optimization</a></div><div class="ttdeci">PowerPC MI Peephole Optimization</div><div class="ttdef"><b>Definition:</b> <a href="PPCMIPeephole_8cpp_source.html#l01626">PPCMIPeephole.cpp:1626</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_a4e21760f681d6f97f95c8414e7b83ea5"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">llvm::MachineBasicBlock::getParent</a></div><div class="ttdeci">const MachineFunction * getParent() const</div><div class="ttdoc">Return the MachineFunction containing this basic block. </div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00173">MachineBasicBlock.h:173</a></div></div>
<div class="ttc" id="classllvm_1_1cl_1_1opt_html"><div class="ttname"><a href="classllvm_1_1cl_1_1opt.html">llvm::cl::opt</a></div><div class="ttdef"><b>Definition:</b> <a href="CommandLine_8h_source.html#l01415">CommandLine.h:1415</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_a4f1ceb770fe3446bfb2b3fa26858098f"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">llvm::MachineInstrBuilder::addImm</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addImm(int64_t Val) const</div><div class="ttdoc">Add a new immediate operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00122">MachineInstrBuilder.h:122</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_adf0023bdc4f05a7849c35b1c859580d8"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#adf0023bdc4f05a7849c35b1c859580d8">llvm::MachineBasicBlock::splice</a></div><div class="ttdeci">void splice(iterator Where, MachineBasicBlock *Other, iterator From)</div><div class="ttdoc">Take an instruction from MBB &amp;#39;Other&amp;#39; at the position From, and insert it into this MBB right before &amp;#39;...</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00708">MachineBasicBlock.h:708</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_ab4a6ca428289b667dd691a00e9f7e334"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">llvm::MachineFunction::getRegInfo</a></div><div class="ttdeci">MachineRegisterInfo &amp; getRegInfo()</div><div class="ttdoc">getRegInfo - Return information about the registers currently in use. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00479">MachineFunction.h:479</a></div></div>
<div class="ttc" id="MD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="MD5_8cpp_source.html#l00058">MD5.cpp:58</a></div></div>
<div class="ttc" id="PPCMIPeephole_8cpp_html_a4e55fa9ecb3472757df775fe32914d79"><div class="ttname"><a href="PPCMIPeephole_8cpp.html#a4e55fa9ecb3472757df775fe32914d79">EnableZExtElimination</a></div><div class="ttdeci">static cl::opt&lt; bool &gt; EnableZExtElimination(&quot;ppc-eliminate-zeroext&quot;, cl::desc(&quot;enable elimination of zero-extensions&quot;), cl::init(false), cl::Hidden)</div></div>
<div class="ttc" id="classllvm_1_1MachineBlockFrequencyInfo_html_a94d6e925ba8c5dd5bdf4fa1ad44ba5c0"><div class="ttname"><a href="classllvm_1_1MachineBlockFrequencyInfo.html#a94d6e925ba8c5dd5bdf4fa1ad44ba5c0">llvm::MachineBlockFrequencyInfo::getEntryFreq</a></div><div class="ttdeci">uint64_t getEntryFreq() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineBlockFrequencyInfo_8cpp_source.html#l00270">MachineBlockFrequencyInfo.cpp:270</a></div></div>
<div class="ttc" id="PPCPredicates_8h_html"><div class="ttname"><a href="PPCPredicates_8h.html">PPCPredicates.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_ae3b0ac9c0aa471a4f05360c8dd596fa2"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#ae3b0ac9c0aa471a4f05360c8dd596fa2">llvm::MachineRegisterInfo::hasOneNonDBGUse</a></div><div class="ttdeci">bool hasOneNonDBGUse(unsigned RegNo) const</div><div class="ttdoc">hasOneNonDBGUse - Return true if there is exactly one non-Debug use of the specified register...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00419">MachineRegisterInfo.cpp:419</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html">llvm::MachineInstrBuilder</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00060">MachineInstrBuilder.h:60</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a4c9594c955fec80c73ddd964b5efd554"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">llvm::MachineOperand::isReg</a></div><div class="ttdeci">bool isReg() const</div><div class="ttdoc">isReg - Tests if this is a MO_Register operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00319">MachineOperand.h:319</a></div></div>
<div class="ttc" id="PPCInstrBuilder_8h_html"><div class="ttname"><a href="PPCInstrBuilder_8h.html">PPCInstrBuilder.h</a></div></div>
<div class="ttc" id="namespacellvm_html_afb21a64525fec91923c6a020ac088f4c"><div class="ttname"><a href="namespacellvm.html#afb21a64525fec91923c6a020ac088f4c">llvm::createPPCMIPeepholePass</a></div><div class="ttdeci">FunctionPass * createPPCMIPeepholePass()</div><div class="ttdef"><b>Definition:</b> <a href="PPCMIPeephole_8cpp_source.html#l01631">PPCMIPeephole.cpp:1631</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPC_html_a2624042e885fc1d665e8fc01a0ab390b"><div class="ttname"><a href="namespacellvm_1_1PPC.html#a2624042e885fc1d665e8fc01a0ab390b">llvm::PPC::getPredicateCondition</a></div><div class="ttdeci">unsigned getPredicateCondition(Predicate Opcode)</div><div class="ttdoc">Return the condition without hint bits. </div><div class="ttdef"><b>Definition:</b> <a href="PPCPredicates_8h_source.html#l00077">PPCPredicates.h:77</a></div></div>
<div class="ttc" id="SILowerControlFlow_8cpp_html_a4868c5d81c5ccc98c47aeab6244346a0"><div class="ttname"><a href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a></div><div class="ttdeci">assert(ImpDefSCC.getReg()==AMDGPU::SCC &amp;&amp;ImpDefSCC.isDef())</div></div>
<div class="ttc" id="MachinePostDominators_8h_html"><div class="ttname"><a href="MachinePostDominators_8h.html">MachinePostDominators.h</a></div></div>
<div class="ttc" id="namespacellvm_html_ad41f0c8cd179d6fb3236c4b00a245153"><div class="ttname"><a href="namespacellvm.html#ad41f0c8cd179d6fb3236c4b00a245153">llvm::isRunOfOnes</a></div><div class="ttdeci">static bool isRunOfOnes(unsigned Val, unsigned &amp;MB, unsigned &amp;ME)</div><div class="ttdoc">Returns true iff Val consists of one contiguous run of 1s with any number of 0s on either side...</div><div class="ttdef"><b>Definition:</b> <a href="PPCMCTargetDesc_8h_source.html#l00061">PPCMCTargetDesc.h:61</a></div></div>
<div class="ttc" id="classllvm_1_1MachinePostDominatorTree_html"><div class="ttname"><a href="classllvm_1_1MachinePostDominatorTree.html">llvm::MachinePostDominatorTree</a></div><div class="ttdoc">MachinePostDominatorTree - an analysis pass wrapper for DominatorTree used to compute the post-domina...</div><div class="ttdef"><b>Definition:</b> <a href="MachinePostDominators_8h_source.html#l00027">MachinePostDominators.h:27</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a4046212ebc647b17e811837ae4ea3afd"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a4046212ebc647b17e811837ae4ea3afd">llvm::MachineOperand::isKill</a></div><div class="ttdeci">bool isKill() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00388">MachineOperand.h:388</a></div></div>
<div class="ttc" id="classllvm_1_1Register_html_ab94ac0eb79655589fb116359f862886c"><div class="ttname"><a href="classllvm_1_1Register.html#ab94ac0eb79655589fb116359f862886c">llvm::Register::isVirtualRegister</a></div><div class="ttdeci">static bool isVirtualRegister(unsigned Reg)</div><div class="ttdoc">Return true if the specified register number is in the virtual register namespace. </div><div class="ttdef"><b>Definition:</b> <a href="Register_8h_source.html#l00069">Register.h:69</a></div></div>
<div class="ttc" id="MachineFunctionPass_8h_html"><div class="ttname"><a href="MachineFunctionPass_8h.html">MachineFunctionPass.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1SendMsg_html_a8594419a4ddfad2c9a79279c490e466d"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">llvm::AMDGPU::SendMsg::Op</a></div><div class="ttdeci">Op</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00278">SIDefines.h:278</a></div></div>
<div class="ttc" id="classuint16__t_html"><div class="ttname"><a href="classuint16__t.html">uint16_t</a></div></div>
<div class="ttc" id="IRTranslator_8cpp_html_abe44dfdea65b4f7e11e0a608ab708b76"><div class="ttname"><a href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a></div><div class="ttdeci">IRTranslator LLVM IR MI</div><div class="ttdef"><b>Definition:</b> <a href="IRTranslator_8cpp_source.html#l00093">IRTranslator.cpp:93</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_abc2f27ea446a79159a27f3fb39840847"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#abc2f27ea446a79159a27f3fb39840847">llvm::MachineRegisterInfo::setRegClass</a></div><div class="ttdeci">void setRegClass(unsigned Reg, const TargetRegisterClass *RC)</div><div class="ttdoc">setRegClass - Set the register class of the specified virtual register. </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00058">MachineRegisterInfo.cpp:58</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a58fb7c99a3300f341e23893f999d35f3"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a58fb7c99a3300f341e23893f999d35f3">llvm::MachineInstr::RemoveOperand</a></div><div class="ttdeci">void RemoveOperand(unsigned OpNo)</div><div class="ttdoc">Erase an operand from an instruction, leaving it with one fewer operand than it started with...</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8cpp_source.html#l00295">MachineInstr.cpp:295</a></div></div>
<div class="ttc" id="MachineDominators_8h_html"><div class="ttname"><a href="MachineDominators_8h.html">MachineDominators.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a5879bc3bd2b8f21ba2d83a1f97a020d9"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a5879bc3bd2b8f21ba2d83a1f97a020d9">llvm::MachineInstr::hasImplicitDef</a></div><div class="ttdeci">bool hasImplicitDef() const</div><div class="ttdoc">Returns true if the instruction has implicit definition. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00446">MachineInstr.h:446</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_ac0035d7c1c860501c877c20e6e93297b"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">llvm::MachineOperand::getReg</a></div><div class="ttdeci">Register getReg() const</div><div class="ttdoc">getReg - Returns the register number. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00358">MachineOperand.h:358</a></div></div>
<div class="ttc" id="namespacellvm_1_1JumpTable_html_ae69658c09df17591f8b1c3e95b879b5ca99c267524f12efe8cf927389e02d506a"><div class="ttname"><a href="namespacellvm_1_1JumpTable.html#ae69658c09df17591f8b1c3e95b879b5ca99c267524f12efe8cf927389e02d506a">llvm::JumpTable::Simplified</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetOptions_8h_source.html#l00043">TargetOptions.h:43</a></div></div>
<div class="ttc" id="Debug_8h_html_a08efc68d15935eb8889400a46c3749ba"><div class="ttname"><a href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a></div><div class="ttdeci">#define LLVM_DEBUG(X)</div><div class="ttdef"><b>Definition:</b> <a href="Debug_8h_source.html#l00122">Debug.h:122</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a3f7a45f6e10668a5f702e26bca80d18e"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">llvm::MachineInstr::getOperand</a></div><div class="ttdeci">const MachineOperand &amp; getOperand(unsigned i) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00431">MachineInstr.h:431</a></div></div>
<div class="ttc" id="classllvm_1_1PPCInstrInfo_html_a7736d6dc0c4303c59d1192988b8919e9"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#a7736d6dc0c4303c59d1192988b8919e9">llvm::PPCInstrInfo::getRegisterInfo</a></div><div class="ttdeci">const PPCRegisterInfo &amp; getRegisterInfo() const</div><div class="ttdoc">getRegisterInfo - TargetInstrInfo is a superset of MRegister info. </div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8h_source.html#l00185">PPCInstrInfo.h:185</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_aab6233724e39369c7a0d78ff3b2f6dbe"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#aab6233724e39369c7a0d78ff3b2f6dbe">llvm::TargetRegisterInfo::lookThruCopyLike</a></div><div class="ttdeci">virtual unsigned lookThruCopyLike(unsigned SrcReg, const MachineRegisterInfo *MRI) const</div><div class="ttdoc">Returns the original SrcReg unless it is the target of a copy-like operation, in which case we chain ...</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8cpp_source.html#l00495">TargetRegisterInfo.cpp:495</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_ad08ed580345a51c50d9477dec1e65818"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">llvm::MachineInstrBuilder::addReg</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addReg(Register RegNo, unsigned flags=0, unsigned SubReg=0) const</div><div class="ttdoc">Add a new virtual register operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00088">MachineInstrBuilder.h:88</a></div></div>
<div class="ttc" id="classllvm_1_1MachineDominatorTree_html"><div class="ttname"><a href="classllvm_1_1MachineDominatorTree.html">llvm::MachineDominatorTree</a></div><div class="ttdoc">DominatorTree Class - Concrete subclass of DominatorTreeBase that is used to compute a normal dominat...</div><div class="ttdef"><b>Definition:</b> <a href="MachineDominators_8h_source.html#l00046">MachineDominators.h:46</a></div></div>
<div class="ttc" id="X86Disassembler_8cpp_html_a652270ec0bdb03b5a7f934524412aa7f"><div class="ttname"><a href="X86Disassembler_8cpp.html#a652270ec0bdb03b5a7f934524412aa7f">is64Bit</a></div><div class="ttdeci">static bool is64Bit(const char *name)</div><div class="ttdef"><b>Definition:</b> <a href="X86Disassembler_8cpp_source.html#l00999">X86Disassembler.cpp:999</a></div></div>
<div class="ttc" id="classllvm_1_1PPCInstrInfo_html_a66df27d1558e144f63148f347b79392f"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#a66df27d1558e144f63148f347b79392f">llvm::PPCInstrInfo::convertToImmediateForm</a></div><div class="ttdeci">bool convertToImmediateForm(MachineInstr &amp;MI, MachineInstr **KilledDef=nullptr) const</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8cpp_source.html#l02734">PPCInstrInfo.cpp:2734</a></div></div>
<div class="ttc" id="classllvm_1_1APInt_html_aba0bb0cce2530e8403a18f1bbd6ae610"><div class="ttname"><a href="classllvm_1_1APInt.html#aba0bb0cce2530e8403a18f1bbd6ae610">llvm::APInt::isNullValue</a></div><div class="ttdeci">bool isNullValue() const</div><div class="ttdoc">Determine if all bits are clear. </div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l00410">APInt.h:410</a></div></div>
<div class="ttc" id="classllvm_1_1Register_html"><div class="ttname"><a href="classllvm_1_1Register.html">llvm::Register</a></div><div class="ttdoc">Wrapper class representing virtual and physical registers. </div><div class="ttdef"><b>Definition:</b> <a href="Register_8h_source.html#l00019">Register.h:19</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a5c9fa769fde0b5d1e1068e564fa14c93"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a5c9fa769fde0b5d1e1068e564fa14c93">llvm::PPCISD::XXPERMDI</a></div><div class="ttdoc">XXPERMDI - The PPC XXPERMDI instruction. </div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00119">PPCISelLowering.h:119</a></div></div>
<div class="ttc" id="classllvm_1_1PPCInstrInfo_html_a6d03f34bcff20f1daa14c53bd4dee09b"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#a6d03f34bcff20f1daa14c53bd4dee09b">llvm::PPCInstrInfo::isZeroExtended</a></div><div class="ttdeci">bool isZeroExtended(const MachineInstr &amp;MI, const unsigned depth=0) const</div><div class="ttdoc">Return true if the output of the instruction is always zero-extended, i.e. </div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8h_source.html#l00417">PPCInstrInfo.h:417</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPC_html_a12c2165ec169065a665bc3a9fcacea89"><div class="ttname"><a href="namespacellvm_1_1PPC.html#a12c2165ec169065a665bc3a9fcacea89">llvm::PPC::getSwappedPredicate</a></div><div class="ttdeci">Predicate getSwappedPredicate(Predicate Opcode)</div><div class="ttdoc">Assume the condition register is set by MI(a,b), return the predicate if we modify the instructions s...</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Mar 24 2020 13:12:42 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
