# RISC-V-RTL-Testbench-Design


### 用Verilog 建立一個包含16個32位元數值的ROM，總共有32位元的位元寬度

* code :

![code3](https://user-images.githubusercontent.com/68816726/221587165-14fed150-fe18-401d-825a-7bfb5d094542.png)


* testbench :

![code4](https://user-images.githubusercontent.com/68816726/221587177-34d343f6-fe28-4c3f-a7fd-f7824063ab1c.png)

* Result :
```
Address  0 contains data : xxxxxxxx
Address  1 contains data : 00000001
Address  2 contains data : 00000002
Address  3 contains data : 00000003
Address  4 contains data : 00000004
Address  5 contains data : 00000005
Address  6 contains data : 00000006
Address  7 contains data : 00000007
Address  8 contains data : 00000008
Address  9 contains data : 00000009
Address 10 contains data : 0000000a
Address 11 contains data : 0000000b
Address 12 contains data : 0000000c
Address 13 contains data : 0000000d
Address 14 contains data : 0000000e
Address 15 contains data : 0000000f
Address 16 contains data : 00000010
```
