# ignore icarus verilog output and simulation
/Scripts/*.vcd
/Scripts/*.vvp
/docs/planned changes.md