# ðŸŸ¦ Day-12: Recovery FSM RTL Implementation

---

## ðŸŽ¯ Objective
The objective of **Day-12** is to implement the **Recovery Finite State Machine (FSM)** in **RTL**, based on the paper design defined on Day-11.

This FSM controls how the processor safely reacts to detected faults by sequencing through well-defined recovery states.

---

## ðŸ§  Design Goals

âœ” Synchronous FSM design  
âœ” Clean and deterministic reset behavior  
âœ” Safe default assignments  
âœ” No undefined states  
âœ” Fully synthesizable Verilog (Vivado 2018 compatible)

---

## ðŸ”„ FSM Overview

The Recovery FSM consists of **four states** that manage fault handling and system recovery.

### ðŸ§© FSM States

| State | Description |
|------|-------------|
| ðŸŸ¢ **NORMAL** | CPU operates normally |
| ðŸŸ¡ **FREEZE** | CPU execution is halted safely |
| ðŸ”µ **RECOVER** | Recovery actions are performed |
| ðŸŸ£ **RESUME** | CPU resumes execution |

---

## ðŸ¥‡ FSM Transition Flow

NORMAL
|
| Fault detected
v
FREEZE
|
| Automatic
v
RECOVER
|
| recovery_done = 1
v
RESUME
|
| Automatic
v
NORMAL


---

## ðŸ”Œ FSM Inputs

| Signal | Purpose |
|------|---------|
| `clk` | System clock |
| `reset` | Asynchronous reset |
| `minor_fault` | Indicates a recoverable fault |
| `critical_fault` | Indicates a severe fault |
| `recovery_done` | Signals completion of recovery |

---

## ðŸ“¤ FSM Outputs (Moore Type)

| Output | Description |
|------|-------------|
| `freeze_cpu` | Freezes CPU execution |
| `recover_cpu` | Activates recovery logic |
| `resume_cpu` | Resumes normal operation |

---

## ðŸ§  RTL Design Characteristics

- **Synchronous FSM**  
  â†’ State transitions occur only on clock edges  
- **Asynchronous reset**  
  â†’ FSM always starts in `NORMAL` state  
- **Moore-style outputs**  
  â†’ Outputs depend only on current state  
- **Safe defaults**  
  â†’ No unintended latches or glitches  

---

## ðŸ§ª Verification

Behavioral simulation was performed using Vivado to validate:

âœ” Correct state transitions  
âœ” Proper response to minor and critical faults  
âœ” Clean reset behavior  
âœ” Correct output assertion per state  

ðŸ“¸ Waveform proof captured for verification.

---

---

## âœ… Outcome

âœ” Recovery FSM successfully implemented in RTL  
âœ” Clean and deterministic control flow  
âœ” Verified through simulation  
âœ” Ready for system-level integration  

----