#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1ce8f20 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1d001a0 .scope module, "tb" "tb" 3 54;
 .timescale -12 -12;
L_0x1cf7460 .functor NOT 1, L_0x1d2fc00, C4<0>, C4<0>, C4<0>;
L_0x1d2f9e0 .functor XOR 1, L_0x1d2f880, L_0x1d2f940, C4<0>, C4<0>;
L_0x1d2faf0 .functor XOR 1, L_0x1d2f9e0, L_0x1d2fa50, C4<0>, C4<0>;
v0x1d2d300_0 .net *"_ivl_10", 0 0, L_0x1d2fa50;  1 drivers
v0x1d2d400_0 .net *"_ivl_12", 0 0, L_0x1d2faf0;  1 drivers
v0x1d2d4e0_0 .net *"_ivl_2", 0 0, L_0x1d2f7e0;  1 drivers
v0x1d2d5a0_0 .net *"_ivl_4", 0 0, L_0x1d2f880;  1 drivers
v0x1d2d680_0 .net *"_ivl_6", 0 0, L_0x1d2f940;  1 drivers
v0x1d2d7b0_0 .net *"_ivl_8", 0 0, L_0x1d2f9e0;  1 drivers
v0x1d2d890_0 .net "a", 0 0, v0x1d2bba0_0;  1 drivers
v0x1d2d930_0 .net "b", 0 0, v0x1d2bc40_0;  1 drivers
v0x1d2d9d0_0 .net "c", 0 0, v0x1d2bce0_0;  1 drivers
v0x1d2db00_0 .var "clk", 0 0;
v0x1d2dba0_0 .net "d", 0 0, v0x1d2be50_0;  1 drivers
v0x1d2dc40_0 .net "out_dut", 0 0, L_0x1d2f620;  1 drivers
v0x1d2dce0_0 .net "out_ref", 0 0, L_0x1d2ecb0;  1 drivers
v0x1d2dd80_0 .var/2u "stats1", 159 0;
v0x1d2de20_0 .var/2u "strobe", 0 0;
v0x1d2dec0_0 .net "tb_match", 0 0, L_0x1d2fc00;  1 drivers
v0x1d2df80_0 .net "tb_mismatch", 0 0, L_0x1cf7460;  1 drivers
v0x1d2e150_0 .net "wavedrom_enable", 0 0, v0x1d2bf40_0;  1 drivers
v0x1d2e1f0_0 .net "wavedrom_title", 511 0, v0x1d2bfe0_0;  1 drivers
L_0x1d2f7e0 .concat [ 1 0 0 0], L_0x1d2ecb0;
L_0x1d2f880 .concat [ 1 0 0 0], L_0x1d2ecb0;
L_0x1d2f940 .concat [ 1 0 0 0], L_0x1d2f620;
L_0x1d2fa50 .concat [ 1 0 0 0], L_0x1d2ecb0;
L_0x1d2fc00 .cmp/eeq 1, L_0x1d2f7e0, L_0x1d2faf0;
S_0x1d00330 .scope module, "good1" "reference_module" 3 99, 3 4 0, S_0x1d001a0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x1d00c40 .functor NOT 1, v0x1d2bce0_0, C4<0>, C4<0>, C4<0>;
L_0x1cf7d20 .functor NOT 1, v0x1d2bc40_0, C4<0>, C4<0>, C4<0>;
L_0x1d2e400 .functor AND 1, L_0x1d00c40, L_0x1cf7d20, C4<1>, C4<1>;
L_0x1d2e4a0 .functor NOT 1, v0x1d2be50_0, C4<0>, C4<0>, C4<0>;
L_0x1d2e5d0 .functor NOT 1, v0x1d2bba0_0, C4<0>, C4<0>, C4<0>;
L_0x1d2e6d0 .functor AND 1, L_0x1d2e4a0, L_0x1d2e5d0, C4<1>, C4<1>;
L_0x1d2e7b0 .functor OR 1, L_0x1d2e400, L_0x1d2e6d0, C4<0>, C4<0>;
L_0x1d2e870 .functor AND 1, v0x1d2bba0_0, v0x1d2bce0_0, C4<1>, C4<1>;
L_0x1d2e930 .functor AND 1, L_0x1d2e870, v0x1d2be50_0, C4<1>, C4<1>;
L_0x1d2e9f0 .functor OR 1, L_0x1d2e7b0, L_0x1d2e930, C4<0>, C4<0>;
L_0x1d2eb60 .functor AND 1, v0x1d2bc40_0, v0x1d2bce0_0, C4<1>, C4<1>;
L_0x1d2ebd0 .functor AND 1, L_0x1d2eb60, v0x1d2be50_0, C4<1>, C4<1>;
L_0x1d2ecb0 .functor OR 1, L_0x1d2e9f0, L_0x1d2ebd0, C4<0>, C4<0>;
v0x1cf76d0_0 .net *"_ivl_0", 0 0, L_0x1d00c40;  1 drivers
v0x1cf7770_0 .net *"_ivl_10", 0 0, L_0x1d2e6d0;  1 drivers
v0x1d2a390_0 .net *"_ivl_12", 0 0, L_0x1d2e7b0;  1 drivers
v0x1d2a450_0 .net *"_ivl_14", 0 0, L_0x1d2e870;  1 drivers
v0x1d2a530_0 .net *"_ivl_16", 0 0, L_0x1d2e930;  1 drivers
v0x1d2a660_0 .net *"_ivl_18", 0 0, L_0x1d2e9f0;  1 drivers
v0x1d2a740_0 .net *"_ivl_2", 0 0, L_0x1cf7d20;  1 drivers
v0x1d2a820_0 .net *"_ivl_20", 0 0, L_0x1d2eb60;  1 drivers
v0x1d2a900_0 .net *"_ivl_22", 0 0, L_0x1d2ebd0;  1 drivers
v0x1d2a9e0_0 .net *"_ivl_4", 0 0, L_0x1d2e400;  1 drivers
v0x1d2aac0_0 .net *"_ivl_6", 0 0, L_0x1d2e4a0;  1 drivers
v0x1d2aba0_0 .net *"_ivl_8", 0 0, L_0x1d2e5d0;  1 drivers
v0x1d2ac80_0 .net "a", 0 0, v0x1d2bba0_0;  alias, 1 drivers
v0x1d2ad40_0 .net "b", 0 0, v0x1d2bc40_0;  alias, 1 drivers
v0x1d2ae00_0 .net "c", 0 0, v0x1d2bce0_0;  alias, 1 drivers
v0x1d2aec0_0 .net "d", 0 0, v0x1d2be50_0;  alias, 1 drivers
v0x1d2af80_0 .net "out", 0 0, L_0x1d2ecb0;  alias, 1 drivers
S_0x1d2b0e0 .scope module, "stim1" "stimulus_gen" 3 92, 3 17 0, S_0x1d001a0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x1d2bba0_0 .var "a", 0 0;
v0x1d2bc40_0 .var "b", 0 0;
v0x1d2bce0_0 .var "c", 0 0;
v0x1d2bdb0_0 .net "clk", 0 0, v0x1d2db00_0;  1 drivers
v0x1d2be50_0 .var "d", 0 0;
v0x1d2bf40_0 .var "wavedrom_enable", 0 0;
v0x1d2bfe0_0 .var "wavedrom_title", 511 0;
S_0x1d2b380 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 38, 3 38 0, S_0x1d2b0e0;
 .timescale -12 -12;
v0x1d2b5e0_0 .var/2s "count", 31 0;
E_0x1cfb080/0 .event negedge, v0x1d2bdb0_0;
E_0x1cfb080/1 .event posedge, v0x1d2bdb0_0;
E_0x1cfb080 .event/or E_0x1cfb080/0, E_0x1cfb080/1;
E_0x1cfb2d0 .event negedge, v0x1d2bdb0_0;
E_0x1ce59f0 .event posedge, v0x1d2bdb0_0;
S_0x1d2b6e0 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x1d2b0e0;
 .timescale -12 -12;
v0x1d2b8e0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1d2b9c0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x1d2b0e0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1d2c140 .scope module, "top_module1" "top_module" 3 106, 4 1 0, S_0x1d001a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x1d2ee10 .functor NOT 1, v0x1d2bba0_0, C4<0>, C4<0>, C4<0>;
L_0x1d2ee80 .functor AND 1, L_0x1d2ee10, v0x1d2bc40_0, C4<1>, C4<1>;
L_0x1d2ef60 .functor NOT 1, L_0x1d2ee80, C4<0>, C4<0>, C4<0>;
L_0x1d2f020 .functor AND 1, v0x1d2bce0_0, v0x1d2be50_0, C4<1>, C4<1>;
L_0x1d2f0c0 .functor NOT 1, L_0x1d2f020, C4<0>, C4<0>, C4<0>;
L_0x1d2f180 .functor NOT 1, v0x1d2bc40_0, C4<0>, C4<0>, C4<0>;
L_0x1d2f230 .functor AND 1, L_0x1d2f180, v0x1d2be50_0, C4<1>, C4<1>;
L_0x1d2f400 .functor NOT 1, L_0x1d2f230, C4<0>, C4<0>, C4<0>;
L_0x1d2f510 .functor OR 1, L_0x1d2ef60, L_0x1d2f0c0, C4<0>, C4<0>;
L_0x1d2f620 .functor OR 1, L_0x1d2f510, L_0x1d2f400, C4<0>, C4<0>;
v0x1d2c430_0 .net *"_ivl_0", 0 0, L_0x1d2ee10;  1 drivers
v0x1d2c510_0 .net *"_ivl_10", 0 0, L_0x1d2f180;  1 drivers
v0x1d2c5f0_0 .net *"_ivl_12", 0 0, L_0x1d2f230;  1 drivers
v0x1d2c6e0_0 .net *"_ivl_16", 0 0, L_0x1d2f510;  1 drivers
v0x1d2c7c0_0 .net *"_ivl_2", 0 0, L_0x1d2ee80;  1 drivers
v0x1d2c8f0_0 .net *"_ivl_6", 0 0, L_0x1d2f020;  1 drivers
v0x1d2c9d0_0 .net "a", 0 0, v0x1d2bba0_0;  alias, 1 drivers
v0x1d2cac0_0 .net "b", 0 0, v0x1d2bc40_0;  alias, 1 drivers
v0x1d2cbb0_0 .net "c", 0 0, v0x1d2bce0_0;  alias, 1 drivers
v0x1d2cc50_0 .net "d", 0 0, v0x1d2be50_0;  alias, 1 drivers
v0x1d2cd40_0 .net "out", 0 0, L_0x1d2f620;  alias, 1 drivers
v0x1d2ce00_0 .net "w1", 0 0, L_0x1d2ef60;  1 drivers
v0x1d2cec0_0 .net "w2", 0 0, L_0x1d2f0c0;  1 drivers
v0x1d2cf80_0 .net "w3", 0 0, L_0x1d2f400;  1 drivers
S_0x1d2d0e0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 115, 3 115 0, S_0x1d001a0;
 .timescale -12 -12;
E_0x1cfae20 .event anyedge, v0x1d2de20_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1d2de20_0;
    %nor/r;
    %assign/vec4 v0x1d2de20_0, 0;
    %wait E_0x1cfae20;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1d2b0e0;
T_3 ;
    %fork t_1, S_0x1d2b380;
    %jmp t_0;
    .scope S_0x1d2b380;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1d2b5e0_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d2be50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d2bce0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d2bc40_0, 0;
    %assign/vec4 v0x1d2bba0_0, 0;
    %pushi/vec4 16, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1ce59f0;
    %load/vec4 v0x1d2b5e0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x1d2b5e0_0, 0, 32;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1d2be50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d2bce0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d2bc40_0, 0;
    %assign/vec4 v0x1d2bba0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x1cfb2d0;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1d2b9c0;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1cfb080;
    %vpi_func 3 47 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x1d2bba0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d2bc40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d2bce0_0, 0;
    %assign/vec4 v0x1d2be50_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 49 "$finish" {0 0 0};
    %end;
    .scope S_0x1d2b0e0;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0x1d001a0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d2db00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d2de20_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1d001a0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1d2db00_0;
    %inv;
    %store/vec4 v0x1d2db00_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1d001a0;
T_6 ;
    %vpi_call/w 3 84 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 85 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1d2bdb0_0, v0x1d2df80_0, v0x1d2d890_0, v0x1d2d930_0, v0x1d2d9d0_0, v0x1d2dba0_0, v0x1d2dce0_0, v0x1d2dc40_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1d001a0;
T_7 ;
    %load/vec4 v0x1d2dd80_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1d2dd80_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1d2dd80_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 124 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 125 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1d2dd80_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1d2dd80_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 128 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1d2dd80_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1d2dd80_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 129 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1d001a0;
T_8 ;
    %wait E_0x1cfb080;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1d2dd80_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d2dd80_0, 4, 32;
    %load/vec4 v0x1d2dec0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1d2dd80_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 140 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d2dd80_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1d2dd80_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d2dd80_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1d2dce0_0;
    %load/vec4 v0x1d2dce0_0;
    %load/vec4 v0x1d2dc40_0;
    %xor;
    %load/vec4 v0x1d2dce0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1d2dd80_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d2dd80_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1d2dd80_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d2dd80_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/kmap2/kmap2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can5_depth10/human/kmap2/iter4/response4/top_module.sv";
