{
    "DESIGN_NAME": "user_proj",
    "DESIGN_IS_CORE": 0,
    "VERILOG_FILES": [
        "dir::../../verilog/rtl/defines.v",
        "dir::../../verilog/rtl/user_proj.v",
        "dir::../../verilog/rtl/design_instantiations_flattened.v"
    ],
    "CLOCK_PERIOD": 100,
    "CLOCK_PORT": "wb_clk_i",
    "FP_SIZING": "absolute",
    "DIE_AREA": "0 0 2200 1700",
    "FP_PIN_ORDER_CFG": "dir::pin_order.cfg",
    "NO_SYNTH_CELL_LIST": "dir::no_synth.cells",
    "DRC_EXCLUDE_CELL_LIST": "dir::drc_exclude.cells",
    "PL_TARGET_DENSITY": 0.10,
    "PL_RESIZER_SETUP_SLACK_MARGIN": 0.4,
    "PL_RESIZER_MAX_SLEW_MARGIN": 50,
    "GLB_RESIZER_MAX_SLEW_MARGIN": 50,
    "GLB_RESIZER_SETUP_SLACK_MARGIN": 0.2,
    "GRT_MAX_DIODE_INS_ITERS": 5,
    "GRT_ANT_ITERS": 5,
    "MAGIC_DEF_LABELS": 0,
    "SYNTH_BUFFERING": 1,
    "VDD_NETS": [
        "vccd1"
    ],
    "GND_NETS": [
        "vssd1"
    ],
    "IO_SYNC": 0,
    "BASE_SDC_FILE": "dir::base_user_proj.sdc",
    "DIODE_INSERTION_STRATEGY": 3,
    "SYNTH_STRATEGY": "AREA 0",
    "RUN_CVC": 1,
    "pdk::sky130*": {
        "FP_CORE_UTIL": 15,
        "RT_MAX_LAYER": "met4"
    }
}
