Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sat Feb  8 19:07:32 2025
| Host         : AngelPC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 3 -nworst 3 -name timing_post_map -file timing_post_map.rpt
| Design       : SPI_DAC
| Device       : 7s15-csga225
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (58)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (58)
-------------------------------
 There are 58 input ports with no input delay specified. (HIGH)

clk_enable
numer_vx[0]
numer_vx[1]
numer_vx[2]
numer_vx[3]
numer_vx[4]
numer_vx[5]
numer_vx[6]
numer_vx[7]
rst
v1_1[0]
v1_1[1]
v1_1[2]
v1_1[3]
v1_1[4]
v1_1[5]
v1_1[6]
v1_1[7]
v1_2[0]
v1_2[1]
v1_2[2]
v1_2[3]
v1_2[4]
v1_2[5]
v1_2[6]
v1_2[7]
v2_1[0]
v2_1[1]
v2_1[2]
v2_1[3]
v2_1[4]
v2_1[5]
v2_1[6]
v2_1[7]
v2_2[0]
v2_2[1]
v2_2[2]
v2_2[3]
v2_2[4]
v2_2[5]
v2_2[6]
v2_2[7]
v3_1[0]
v3_1[1]
v3_1[2]
v3_1[3]
v3_1[4]
v3_1[5]
v3_1[6]
v3_1[7]
v3_2[0]
v3_2[1]
v3_2[2]
v3_2[3]
v3_2[4]
v3_2[5]
v3_2[6]
v3_2[7]

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

SCK
SDI
nCS1
nCS2
nCS3

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.275        0.000                      0                   69        0.272        0.000                      0                   69        5.055        0.000                       0                    43  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
MWCLK  {0.000 5.556}      11.111          90.001          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
MWCLK               0.275        0.000                      0                   69        0.272        0.000                      0                   69        5.055        0.000                       0                    43  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        MWCLK                       
(none)                      MWCLK         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  MWCLK
  To Clock:  MWCLK

Setup :            0  Failing Endpoints,  Worst Slack        0.275ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.272ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.055ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.275ns  (required time - arrival time)
  Source:                 u_SPI_MNGR/selector_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            u_SPI_MNGR/cont_bits_reg[0][0]/CE
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             MWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (MWCLK rise@11.111ns - MWCLK rise@0.000ns)
  Data Path Delay:        10.583ns  (logic 2.319ns (21.912%)  route 8.264ns (78.087%))
  Logic Levels:           10  (CARRY4=1 LUT3=1 LUT4=3 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 12.035 - 11.111 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=42, unset)           0.973     0.973    u_SPI_MNGR/clk
                         FDRE                                         r  u_SPI_MNGR/selector_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.496     1.469 r  u_SPI_MNGR/selector_reg[5]/Q
                         net (fo=6, unplaced)         0.997     2.466    u_SPI_MNGR/selector[5]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.761 f  u_SPI_MNGR/i__carry_i_9/O
                         net (fo=6, unplaced)         0.481     3.242    u_SPI_MNGR/i__carry_i_9_n_0
                         LUT3 (Prop_lut3_I1_O)        0.124     3.366 f  u_SPI_MNGR/i__carry_i_11/O
                         net (fo=10, unplaced)        0.492     3.858    u_SPI_MNGR/i__carry_i_11_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124     3.982 r  u_SPI_MNGR/i__carry_i_3/O
                         net (fo=1, unplaced)         0.639     4.621    u_SPI_MNGR/i__carry_i_3_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     5.141 r  u_SPI_MNGR/selector_temp1_inferred__1/i__carry/CO[3]
                         net (fo=7, unplaced)         0.953     6.094    u_SPI_MNGR/selector_temp1
                         LUT5 (Prop_lut5_I1_O)        0.116     6.210 f  u_SPI_MNGR/nCS1_INST_0_i_12/O
                         net (fo=11, unplaced)        0.495     6.705    u_SPI_MNGR/nCS1_INST_0_i_12_n_0
                         LUT4 (Prop_lut4_I3_O)        0.124     6.829 f  u_SPI_MNGR/selector[3]_i_1/O
                         net (fo=3, unplaced)         1.129     7.958    u_SPI_MNGR/selector[3]_i_1_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     8.082 f  u_SPI_MNGR/nCS1_INST_0_i_17/O
                         net (fo=7, unplaced)         0.484     8.566    u_SPI_MNGR/nCS1_INST_0_i_17_n_0
                         LUT4 (Prop_lut4_I3_O)        0.124     8.690 r  u_SPI_MNGR/nCS1_INST_0_i_14/O
                         net (fo=11, unplaced)        0.948     9.638    u_SPI_MNGR/nCS1_INST_0_i_14_n_0
                         LUT4 (Prop_lut4_I1_O)        0.148     9.786 f  u_SPI_MNGR/nCS3_INST_0_i_1/O
                         net (fo=4, unplaced)         1.135    10.921    u_SPI_MNGR/nCS3_INST_0_i_1_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    11.045 r  u_SPI_MNGR/cont_bits[0][0]_i_1/O
                         net (fo=8, unplaced)         0.511    11.556    u_SPI_MNGR/cont_bits
                         FDRE                                         r  u_SPI_MNGR/cont_bits_reg[0][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)     11.111    11.111 r  
                                                      0.000    11.111 r  clk (IN)
                         net (fo=42, unset)           0.924    12.035    u_SPI_MNGR/clk
                         FDRE                                         r  u_SPI_MNGR/cont_bits_reg[0][0]/C
                         clock pessimism              0.000    12.035    
                         clock uncertainty           -0.035    12.000    
                         FDRE (Setup_fdre_C_CE)      -0.169    11.831    u_SPI_MNGR/cont_bits_reg[0][0]
  -------------------------------------------------------------------
                         required time                         11.831    
                         arrival time                         -11.556    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (required time - arrival time)
  Source:                 u_SPI_MNGR/selector_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            u_SPI_MNGR/cont_bits_reg[0][0]/CE
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             MWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (MWCLK rise@11.111ns - MWCLK rise@0.000ns)
  Data Path Delay:        10.583ns  (logic 2.319ns (21.912%)  route 8.264ns (78.087%))
  Logic Levels:           10  (CARRY4=1 LUT3=1 LUT4=3 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 12.035 - 11.111 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=42, unset)           0.973     0.973    u_SPI_MNGR/clk
                         FDRE                                         r  u_SPI_MNGR/selector_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.496     1.469 f  u_SPI_MNGR/selector_reg[5]/Q
                         net (fo=6, unplaced)         0.997     2.466    u_SPI_MNGR/selector[5]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.761 r  u_SPI_MNGR/i__carry_i_9/O
                         net (fo=6, unplaced)         0.481     3.242    u_SPI_MNGR/i__carry_i_9_n_0
                         LUT3 (Prop_lut3_I1_O)        0.124     3.366 r  u_SPI_MNGR/i__carry_i_11/O
                         net (fo=10, unplaced)        0.492     3.858    u_SPI_MNGR/i__carry_i_11_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124     3.982 f  u_SPI_MNGR/i__carry_i_3/O
                         net (fo=1, unplaced)         0.639     4.621    u_SPI_MNGR/i__carry_i_3_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     5.141 r  u_SPI_MNGR/selector_temp1_inferred__1/i__carry/CO[3]
                         net (fo=7, unplaced)         0.953     6.094    u_SPI_MNGR/selector_temp1
                         LUT5 (Prop_lut5_I1_O)        0.116     6.210 f  u_SPI_MNGR/nCS1_INST_0_i_12/O
                         net (fo=11, unplaced)        0.495     6.705    u_SPI_MNGR/nCS1_INST_0_i_12_n_0
                         LUT4 (Prop_lut4_I3_O)        0.124     6.829 f  u_SPI_MNGR/selector[3]_i_1/O
                         net (fo=3, unplaced)         1.129     7.958    u_SPI_MNGR/selector[3]_i_1_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     8.082 f  u_SPI_MNGR/nCS1_INST_0_i_17/O
                         net (fo=7, unplaced)         0.484     8.566    u_SPI_MNGR/nCS1_INST_0_i_17_n_0
                         LUT4 (Prop_lut4_I3_O)        0.124     8.690 r  u_SPI_MNGR/nCS1_INST_0_i_14/O
                         net (fo=11, unplaced)        0.948     9.638    u_SPI_MNGR/nCS1_INST_0_i_14_n_0
                         LUT4 (Prop_lut4_I1_O)        0.148     9.786 f  u_SPI_MNGR/nCS3_INST_0_i_1/O
                         net (fo=4, unplaced)         1.135    10.921    u_SPI_MNGR/nCS3_INST_0_i_1_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    11.045 r  u_SPI_MNGR/cont_bits[0][0]_i_1/O
                         net (fo=8, unplaced)         0.511    11.556    u_SPI_MNGR/cont_bits
                         FDRE                                         r  u_SPI_MNGR/cont_bits_reg[0][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)     11.111    11.111 r  
                                                      0.000    11.111 r  clk (IN)
                         net (fo=42, unset)           0.924    12.035    u_SPI_MNGR/clk
                         FDRE                                         r  u_SPI_MNGR/cont_bits_reg[0][0]/C
                         clock pessimism              0.000    12.035    
                         clock uncertainty           -0.035    12.000    
                         FDRE (Setup_fdre_C_CE)      -0.169    11.831    u_SPI_MNGR/cont_bits_reg[0][0]
  -------------------------------------------------------------------
                         required time                         11.831    
                         arrival time                         -11.556    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (required time - arrival time)
  Source:                 u_SPI_MNGR/selector_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            u_SPI_MNGR/cont_bits_reg[0][0]/CE
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             MWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (MWCLK rise@11.111ns - MWCLK rise@0.000ns)
  Data Path Delay:        10.583ns  (logic 2.319ns (21.912%)  route 8.264ns (78.087%))
  Logic Levels:           10  (CARRY4=1 LUT3=1 LUT4=3 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 12.035 - 11.111 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=42, unset)           0.973     0.973    u_SPI_MNGR/clk
                         FDRE                                         r  u_SPI_MNGR/selector_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.496     1.469 r  u_SPI_MNGR/selector_reg[5]/Q
                         net (fo=6, unplaced)         0.997     2.466    u_SPI_MNGR/selector[5]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.761 f  u_SPI_MNGR/i__carry_i_9/O
                         net (fo=6, unplaced)         0.481     3.242    u_SPI_MNGR/i__carry_i_9_n_0
                         LUT3 (Prop_lut3_I1_O)        0.124     3.366 f  u_SPI_MNGR/i__carry_i_11/O
                         net (fo=10, unplaced)        0.492     3.858    u_SPI_MNGR/i__carry_i_11_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124     3.982 r  u_SPI_MNGR/i__carry_i_3/O
                         net (fo=1, unplaced)         0.639     4.621    u_SPI_MNGR/i__carry_i_3_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     5.141 f  u_SPI_MNGR/selector_temp1_inferred__1/i__carry/CO[3]
                         net (fo=7, unplaced)         0.953     6.094    u_SPI_MNGR/selector_temp1
                         LUT5 (Prop_lut5_I1_O)        0.116     6.210 r  u_SPI_MNGR/nCS1_INST_0_i_12/O
                         net (fo=11, unplaced)        0.495     6.705    u_SPI_MNGR/nCS1_INST_0_i_12_n_0
                         LUT4 (Prop_lut4_I3_O)        0.124     6.829 r  u_SPI_MNGR/selector[3]_i_1/O
                         net (fo=3, unplaced)         1.129     7.958    u_SPI_MNGR/selector[3]_i_1_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     8.082 r  u_SPI_MNGR/nCS1_INST_0_i_17/O
                         net (fo=7, unplaced)         0.484     8.566    u_SPI_MNGR/nCS1_INST_0_i_17_n_0
                         LUT4 (Prop_lut4_I3_O)        0.124     8.690 f  u_SPI_MNGR/nCS1_INST_0_i_14/O
                         net (fo=11, unplaced)        0.948     9.638    u_SPI_MNGR/nCS1_INST_0_i_14_n_0
                         LUT4 (Prop_lut4_I1_O)        0.148     9.786 r  u_SPI_MNGR/nCS3_INST_0_i_1/O
                         net (fo=4, unplaced)         1.135    10.921    u_SPI_MNGR/nCS3_INST_0_i_1_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    11.045 f  u_SPI_MNGR/cont_bits[0][0]_i_1/O
                         net (fo=8, unplaced)         0.511    11.556    u_SPI_MNGR/cont_bits
                         FDRE                                         f  u_SPI_MNGR/cont_bits_reg[0][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)     11.111    11.111 r  
                                                      0.000    11.111 r  clk (IN)
                         net (fo=42, unset)           0.924    12.035    u_SPI_MNGR/clk
                         FDRE                                         r  u_SPI_MNGR/cont_bits_reg[0][0]/C
                         clock pessimism              0.000    12.035    
                         clock uncertainty           -0.035    12.000    
                         FDRE (Setup_fdre_C_CE)      -0.169    11.831    u_SPI_MNGR/cont_bits_reg[0][0]
  -------------------------------------------------------------------
                         required time                         11.831    
                         arrival time                         -11.556    
  -------------------------------------------------------------------
                         slack                                  0.275    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 u_SPI_MNGR/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            u_SPI_MNGR/cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             MWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MWCLK rise@0.000ns - MWCLK rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.256ns (63.176%)  route 0.149ns (36.824%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=42, unset)           0.410     0.410    u_SPI_MNGR/clk
                         FDRE                                         r  u_SPI_MNGR/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.158     0.568 f  u_SPI_MNGR/cnt_reg[4]/Q
                         net (fo=10, unplaced)        0.149     0.717    u_SPI_MNGR/cnt_reg_n_0_[4]
                         LUT3 (Prop_lut3_I2_O)        0.098     0.815 r  u_SPI_MNGR/cnt[1]_i_1/O
                         net (fo=1, unplaced)         0.000     0.815    u_SPI_MNGR/cnt[1]_i_1_n_0
                         FDRE                                         r  u_SPI_MNGR/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=42, unset)           0.432     0.432    u_SPI_MNGR/clk
                         FDRE                                         r  u_SPI_MNGR/cnt_reg[1]/C
                         clock pessimism              0.000     0.432    
                         FDRE (Hold_fdre_C_D)         0.112     0.544    u_SPI_MNGR/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.544    
                         arrival time                           0.815    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 u_SPI_MNGR/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            u_SPI_MNGR/cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             MWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MWCLK rise@0.000ns - MWCLK rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.256ns (63.176%)  route 0.149ns (36.824%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=42, unset)           0.410     0.410    u_SPI_MNGR/clk
                         FDRE                                         r  u_SPI_MNGR/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.158     0.568 r  u_SPI_MNGR/cnt_reg[4]/Q
                         net (fo=10, unplaced)        0.149     0.717    u_SPI_MNGR/cnt_reg_n_0_[4]
                         LUT3 (Prop_lut3_I2_O)        0.098     0.815 f  u_SPI_MNGR/cnt[1]_i_1/O
                         net (fo=1, unplaced)         0.000     0.815    u_SPI_MNGR/cnt[1]_i_1_n_0
                         FDRE                                         f  u_SPI_MNGR/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=42, unset)           0.432     0.432    u_SPI_MNGR/clk
                         FDRE                                         r  u_SPI_MNGR/cnt_reg[1]/C
                         clock pessimism              0.000     0.432    
                         FDRE (Hold_fdre_C_D)         0.112     0.544    u_SPI_MNGR/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.544    
                         arrival time                           0.815    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 u_SPI_MNGR/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            u_SPI_MNGR/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             MWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MWCLK rise@0.000ns - MWCLK rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.256ns (63.176%)  route 0.149ns (36.824%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=42, unset)           0.410     0.410    u_SPI_MNGR/clk
                         FDRE                                         r  u_SPI_MNGR/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.158     0.568 f  u_SPI_MNGR/cnt_reg[4]/Q
                         net (fo=10, unplaced)        0.149     0.717    u_SPI_MNGR/cnt_reg_n_0_[4]
                         LUT5 (Prop_lut5_I4_O)        0.098     0.815 r  u_SPI_MNGR/cnt[3]_i_1/O
                         net (fo=1, unplaced)         0.000     0.815    u_SPI_MNGR/cnt[3]_i_1_n_0
                         FDRE                                         r  u_SPI_MNGR/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=42, unset)           0.432     0.432    u_SPI_MNGR/clk
                         FDRE                                         r  u_SPI_MNGR/cnt_reg[3]/C
                         clock pessimism              0.000     0.432    
                         FDRE (Hold_fdre_C_D)         0.112     0.544    u_SPI_MNGR/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.544    
                         arrival time                           0.815    
  -------------------------------------------------------------------
                         slack                                  0.272    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MWCLK
Waveform(ns):       { 0.000 5.556 }
Period(ns):         11.111
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     FDRE/C   n/a            1.000         11.111      10.111               u_SPI_MNGR/SCK_reg_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         11.111      10.111               u_SPI_MNGR/SDI_reg_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         11.111      10.111               u_SPI_MNGR/cnt_clk_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.556       5.056                u_SPI_MNGR/SCK_reg_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.555       5.055                u_SPI_MNGR/SCK_reg_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.556       5.056                u_SPI_MNGR/SDI_reg_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.556       5.056                u_SPI_MNGR/SCK_reg_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.556       5.056                u_SPI_MNGR/SCK_reg_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.556       5.056                u_SPI_MNGR/SDI_reg_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 numer_vx[3]
                            (input port)
  Destination:            nCS3
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.133ns  (logic 1.404ns (15.373%)  route 7.729ns (84.627%))
  Logic Levels:           8  (CARRY4=1 LUT4=3 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  numer_vx[3] (IN)
                         net (fo=4, unset)            0.973     0.973    u_SPI_MNGR/numer_vx[3]
                         LUT6 (Prop_lut6_I0_O)        0.124     1.097 r  u_SPI_MNGR/i__carry_i_3/O
                         net (fo=1, unplaced)         0.639     1.736    u_SPI_MNGR/i__carry_i_3_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     2.256 r  u_SPI_MNGR/selector_temp1_inferred__1/i__carry/CO[3]
                         net (fo=7, unplaced)         0.953     3.209    u_SPI_MNGR/selector_temp1
                         LUT5 (Prop_lut5_I1_O)        0.116     3.325 f  u_SPI_MNGR/nCS1_INST_0_i_12/O
                         net (fo=11, unplaced)        0.495     3.820    u_SPI_MNGR/nCS1_INST_0_i_12_n_0
                         LUT4 (Prop_lut4_I3_O)        0.124     3.944 f  u_SPI_MNGR/selector[3]_i_1/O
                         net (fo=3, unplaced)         1.129     5.073    u_SPI_MNGR/selector[3]_i_1_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     5.197 f  u_SPI_MNGR/nCS1_INST_0_i_17/O
                         net (fo=7, unplaced)         0.484     5.681    u_SPI_MNGR/nCS1_INST_0_i_17_n_0
                         LUT4 (Prop_lut4_I3_O)        0.124     5.805 r  u_SPI_MNGR/nCS1_INST_0_i_14/O
                         net (fo=11, unplaced)        0.948     6.753    u_SPI_MNGR/nCS1_INST_0_i_14_n_0
                         LUT4 (Prop_lut4_I1_O)        0.148     6.901 f  u_SPI_MNGR/nCS3_INST_0_i_1/O
                         net (fo=4, unplaced)         1.135     8.036    u_SPI_MNGR/nCS3_INST_0_i_1_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     8.160 r  u_SPI_MNGR/nCS3_INST_0/O
                         net (fo=1, unset)            0.973     9.133    nCS3
                                                                      r  nCS3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 numer_vx[2]
                            (input port)
  Destination:            nCS3
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.133ns  (logic 1.404ns (15.373%)  route 7.729ns (84.627%))
  Logic Levels:           8  (CARRY4=1 LUT4=3 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  numer_vx[2] (IN)
                         net (fo=4, unset)            0.973     0.973    u_SPI_MNGR/numer_vx[2]
                         LUT6 (Prop_lut6_I5_O)        0.124     1.097 r  u_SPI_MNGR/i__carry_i_3/O
                         net (fo=1, unplaced)         0.639     1.736    u_SPI_MNGR/i__carry_i_3_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     2.256 r  u_SPI_MNGR/selector_temp1_inferred__1/i__carry/CO[3]
                         net (fo=7, unplaced)         0.953     3.209    u_SPI_MNGR/selector_temp1
                         LUT5 (Prop_lut5_I1_O)        0.116     3.325 f  u_SPI_MNGR/nCS1_INST_0_i_12/O
                         net (fo=11, unplaced)        0.495     3.820    u_SPI_MNGR/nCS1_INST_0_i_12_n_0
                         LUT4 (Prop_lut4_I3_O)        0.124     3.944 f  u_SPI_MNGR/selector[3]_i_1/O
                         net (fo=3, unplaced)         1.129     5.073    u_SPI_MNGR/selector[3]_i_1_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     5.197 f  u_SPI_MNGR/nCS1_INST_0_i_17/O
                         net (fo=7, unplaced)         0.484     5.681    u_SPI_MNGR/nCS1_INST_0_i_17_n_0
                         LUT4 (Prop_lut4_I3_O)        0.124     5.805 r  u_SPI_MNGR/nCS1_INST_0_i_14/O
                         net (fo=11, unplaced)        0.948     6.753    u_SPI_MNGR/nCS1_INST_0_i_14_n_0
                         LUT4 (Prop_lut4_I1_O)        0.148     6.901 f  u_SPI_MNGR/nCS3_INST_0_i_1/O
                         net (fo=4, unplaced)         1.135     8.036    u_SPI_MNGR/nCS3_INST_0_i_1_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     8.160 r  u_SPI_MNGR/nCS3_INST_0/O
                         net (fo=1, unset)            0.973     9.133    nCS3
                                                                      r  nCS3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 numer_vx[2]
                            (input port)
  Destination:            nCS3
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.133ns  (logic 1.404ns (15.373%)  route 7.729ns (84.627%))
  Logic Levels:           8  (CARRY4=1 LUT4=3 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  numer_vx[2] (IN)
                         net (fo=4, unset)            0.973     0.973    u_SPI_MNGR/numer_vx[2]
                         LUT6 (Prop_lut6_I5_O)        0.124     1.097 f  u_SPI_MNGR/i__carry_i_3/O
                         net (fo=1, unplaced)         0.639     1.736    u_SPI_MNGR/i__carry_i_3_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     2.256 r  u_SPI_MNGR/selector_temp1_inferred__1/i__carry/CO[3]
                         net (fo=7, unplaced)         0.953     3.209    u_SPI_MNGR/selector_temp1
                         LUT5 (Prop_lut5_I1_O)        0.116     3.325 f  u_SPI_MNGR/nCS1_INST_0_i_12/O
                         net (fo=11, unplaced)        0.495     3.820    u_SPI_MNGR/nCS1_INST_0_i_12_n_0
                         LUT4 (Prop_lut4_I3_O)        0.124     3.944 f  u_SPI_MNGR/selector[3]_i_1/O
                         net (fo=3, unplaced)         1.129     5.073    u_SPI_MNGR/selector[3]_i_1_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     5.197 f  u_SPI_MNGR/nCS1_INST_0_i_17/O
                         net (fo=7, unplaced)         0.484     5.681    u_SPI_MNGR/nCS1_INST_0_i_17_n_0
                         LUT4 (Prop_lut4_I3_O)        0.124     5.805 r  u_SPI_MNGR/nCS1_INST_0_i_14/O
                         net (fo=11, unplaced)        0.948     6.753    u_SPI_MNGR/nCS1_INST_0_i_14_n_0
                         LUT4 (Prop_lut4_I1_O)        0.148     6.901 f  u_SPI_MNGR/nCS3_INST_0_i_1/O
                         net (fo=4, unplaced)         1.135     8.036    u_SPI_MNGR/nCS3_INST_0_i_1_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     8.160 r  u_SPI_MNGR/nCS3_INST_0/O
                         net (fo=1, unset)            0.973     9.133    nCS3
                                                                      r  nCS3 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_enable
                            (input port)
  Destination:            ce_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  clk_enable (IN)
                         net (fo=17, unset)           0.410     0.410    clk_enable
                                                                      r  ce_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_enable
                            (input port)
  Destination:            ce_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  clk_enable (IN)
                         net (fo=17, unset)           0.410     0.410    clk_enable
                                                                      f  ce_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_enable
                            (input port)
  Destination:            ce_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.924ns  (logic 0.000ns (0.000%)  route 0.924ns (100.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  clk_enable (IN)
                         net (fo=17, unset)           0.924     0.924    clk_enable
                                                                      r  ce_out (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  MWCLK
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_SPI_MNGR/selector_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            nCS3
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.045ns  (logic 2.319ns (20.996%)  route 8.726ns (79.004%))
  Logic Levels:           10  (CARRY4=1 LUT3=1 LUT4=3 LUT5=1 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=42, unset)           0.973     0.973    u_SPI_MNGR/clk
                         FDRE                                         r  u_SPI_MNGR/selector_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.496     1.469 r  u_SPI_MNGR/selector_reg[5]/Q
                         net (fo=6, unplaced)         0.997     2.466    u_SPI_MNGR/selector[5]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.761 f  u_SPI_MNGR/i__carry_i_9/O
                         net (fo=6, unplaced)         0.481     3.242    u_SPI_MNGR/i__carry_i_9_n_0
                         LUT3 (Prop_lut3_I1_O)        0.124     3.366 f  u_SPI_MNGR/i__carry_i_11/O
                         net (fo=10, unplaced)        0.492     3.858    u_SPI_MNGR/i__carry_i_11_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124     3.982 r  u_SPI_MNGR/i__carry_i_3/O
                         net (fo=1, unplaced)         0.639     4.621    u_SPI_MNGR/i__carry_i_3_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     5.141 r  u_SPI_MNGR/selector_temp1_inferred__1/i__carry/CO[3]
                         net (fo=7, unplaced)         0.953     6.094    u_SPI_MNGR/selector_temp1
                         LUT5 (Prop_lut5_I1_O)        0.116     6.210 f  u_SPI_MNGR/nCS1_INST_0_i_12/O
                         net (fo=11, unplaced)        0.495     6.705    u_SPI_MNGR/nCS1_INST_0_i_12_n_0
                         LUT4 (Prop_lut4_I3_O)        0.124     6.829 f  u_SPI_MNGR/selector[3]_i_1/O
                         net (fo=3, unplaced)         1.129     7.958    u_SPI_MNGR/selector[3]_i_1_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     8.082 f  u_SPI_MNGR/nCS1_INST_0_i_17/O
                         net (fo=7, unplaced)         0.484     8.566    u_SPI_MNGR/nCS1_INST_0_i_17_n_0
                         LUT4 (Prop_lut4_I3_O)        0.124     8.690 r  u_SPI_MNGR/nCS1_INST_0_i_14/O
                         net (fo=11, unplaced)        0.948     9.638    u_SPI_MNGR/nCS1_INST_0_i_14_n_0
                         LUT4 (Prop_lut4_I1_O)        0.148     9.786 f  u_SPI_MNGR/nCS3_INST_0_i_1/O
                         net (fo=4, unplaced)         1.135    10.921    u_SPI_MNGR/nCS3_INST_0_i_1_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    11.045 r  u_SPI_MNGR/nCS3_INST_0/O
                         net (fo=1, unset)            0.973    12.018    nCS3
                                                                      r  nCS3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_SPI_MNGR/selector_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            nCS3
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.045ns  (logic 2.319ns (20.996%)  route 8.726ns (79.004%))
  Logic Levels:           10  (CARRY4=1 LUT3=1 LUT4=3 LUT5=1 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=42, unset)           0.973     0.973    u_SPI_MNGR/clk
                         FDRE                                         r  u_SPI_MNGR/selector_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.496     1.469 f  u_SPI_MNGR/selector_reg[5]/Q
                         net (fo=6, unplaced)         0.997     2.466    u_SPI_MNGR/selector[5]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.761 r  u_SPI_MNGR/i__carry_i_9/O
                         net (fo=6, unplaced)         0.481     3.242    u_SPI_MNGR/i__carry_i_9_n_0
                         LUT3 (Prop_lut3_I1_O)        0.124     3.366 r  u_SPI_MNGR/i__carry_i_11/O
                         net (fo=10, unplaced)        0.492     3.858    u_SPI_MNGR/i__carry_i_11_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124     3.982 f  u_SPI_MNGR/i__carry_i_3/O
                         net (fo=1, unplaced)         0.639     4.621    u_SPI_MNGR/i__carry_i_3_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     5.141 r  u_SPI_MNGR/selector_temp1_inferred__1/i__carry/CO[3]
                         net (fo=7, unplaced)         0.953     6.094    u_SPI_MNGR/selector_temp1
                         LUT5 (Prop_lut5_I1_O)        0.116     6.210 f  u_SPI_MNGR/nCS1_INST_0_i_12/O
                         net (fo=11, unplaced)        0.495     6.705    u_SPI_MNGR/nCS1_INST_0_i_12_n_0
                         LUT4 (Prop_lut4_I3_O)        0.124     6.829 f  u_SPI_MNGR/selector[3]_i_1/O
                         net (fo=3, unplaced)         1.129     7.958    u_SPI_MNGR/selector[3]_i_1_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     8.082 f  u_SPI_MNGR/nCS1_INST_0_i_17/O
                         net (fo=7, unplaced)         0.484     8.566    u_SPI_MNGR/nCS1_INST_0_i_17_n_0
                         LUT4 (Prop_lut4_I3_O)        0.124     8.690 r  u_SPI_MNGR/nCS1_INST_0_i_14/O
                         net (fo=11, unplaced)        0.948     9.638    u_SPI_MNGR/nCS1_INST_0_i_14_n_0
                         LUT4 (Prop_lut4_I1_O)        0.148     9.786 f  u_SPI_MNGR/nCS3_INST_0_i_1/O
                         net (fo=4, unplaced)         1.135    10.921    u_SPI_MNGR/nCS3_INST_0_i_1_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    11.045 r  u_SPI_MNGR/nCS3_INST_0/O
                         net (fo=1, unset)            0.973    12.018    nCS3
                                                                      r  nCS3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_SPI_MNGR/selector_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            nCS3
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.045ns  (logic 2.319ns (20.996%)  route 8.726ns (79.004%))
  Logic Levels:           10  (CARRY4=1 LUT3=1 LUT4=3 LUT5=1 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=42, unset)           0.973     0.973    u_SPI_MNGR/clk
                         FDRE                                         r  u_SPI_MNGR/selector_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.496     1.469 r  u_SPI_MNGR/selector_reg[5]/Q
                         net (fo=6, unplaced)         0.997     2.466    u_SPI_MNGR/selector[5]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.761 f  u_SPI_MNGR/i__carry_i_9/O
                         net (fo=6, unplaced)         0.481     3.242    u_SPI_MNGR/i__carry_i_9_n_0
                         LUT3 (Prop_lut3_I1_O)        0.124     3.366 f  u_SPI_MNGR/i__carry_i_11/O
                         net (fo=10, unplaced)        0.492     3.858    u_SPI_MNGR/i__carry_i_11_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124     3.982 r  u_SPI_MNGR/i__carry_i_3/O
                         net (fo=1, unplaced)         0.639     4.621    u_SPI_MNGR/i__carry_i_3_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     5.141 f  u_SPI_MNGR/selector_temp1_inferred__1/i__carry/CO[3]
                         net (fo=7, unplaced)         0.953     6.094    u_SPI_MNGR/selector_temp1
                         LUT5 (Prop_lut5_I1_O)        0.116     6.210 r  u_SPI_MNGR/nCS1_INST_0_i_12/O
                         net (fo=11, unplaced)        0.495     6.705    u_SPI_MNGR/nCS1_INST_0_i_12_n_0
                         LUT4 (Prop_lut4_I3_O)        0.124     6.829 r  u_SPI_MNGR/selector[3]_i_1/O
                         net (fo=3, unplaced)         1.129     7.958    u_SPI_MNGR/selector[3]_i_1_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     8.082 r  u_SPI_MNGR/nCS1_INST_0_i_17/O
                         net (fo=7, unplaced)         0.484     8.566    u_SPI_MNGR/nCS1_INST_0_i_17_n_0
                         LUT4 (Prop_lut4_I3_O)        0.124     8.690 f  u_SPI_MNGR/nCS1_INST_0_i_14/O
                         net (fo=11, unplaced)        0.948     9.638    u_SPI_MNGR/nCS1_INST_0_i_14_n_0
                         LUT4 (Prop_lut4_I1_O)        0.148     9.786 r  u_SPI_MNGR/nCS3_INST_0_i_1/O
                         net (fo=4, unplaced)         1.135    10.921    u_SPI_MNGR/nCS3_INST_0_i_1_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    11.045 f  u_SPI_MNGR/nCS3_INST_0/O
                         net (fo=1, unset)            0.973    12.018    nCS3
                                                                      f  nCS3 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_SPI_MNGR/is_SPI_MNGR_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            SCK
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.973ns  (logic 0.256ns (26.322%)  route 0.717ns (73.678%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=42, unset)           0.410     0.410    u_SPI_MNGR/clk
                         FDRE                                         r  u_SPI_MNGR/is_SPI_MNGR_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.158     0.568 f  u_SPI_MNGR/is_SPI_MNGR_reg[2]/Q
                         net (fo=21, unplaced)        0.306     0.875    u_SPI_MNGR/is_SPI_MNGR_reg_n_0_[2]
                         LUT6 (Prop_lut6_I4_O)        0.098     0.973 r  u_SPI_MNGR/SCK_INST_0/O
                         net (fo=1, unset)            0.410     1.383    SCK
                                                                      r  SCK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_SPI_MNGR/is_SPI_MNGR_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            SCK
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.973ns  (logic 0.256ns (26.322%)  route 0.717ns (73.678%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=42, unset)           0.410     0.410    u_SPI_MNGR/clk
                         FDRE                                         r  u_SPI_MNGR/is_SPI_MNGR_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.158     0.568 r  u_SPI_MNGR/is_SPI_MNGR_reg[2]/Q
                         net (fo=21, unplaced)        0.306     0.875    u_SPI_MNGR/is_SPI_MNGR_reg_n_0_[2]
                         LUT6 (Prop_lut6_I4_O)        0.098     0.973 f  u_SPI_MNGR/SCK_INST_0/O
                         net (fo=1, unset)            0.410     1.383    SCK
                                                                      f  SCK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_SPI_MNGR/SCK_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            SCK
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.011ns  (logic 0.256ns (25.333%)  route 0.755ns (74.667%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=42, unset)           0.410     0.410    u_SPI_MNGR/clk
                         FDRE                                         r  u_SPI_MNGR/SCK_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.158     0.568 r  u_SPI_MNGR/SCK_reg_reg/Q
                         net (fo=2, unplaced)         0.344     0.913    u_SPI_MNGR/SCK_reg
                         LUT6 (Prop_lut6_I2_O)        0.098     1.011 r  u_SPI_MNGR/SCK_INST_0/O
                         net (fo=1, unset)            0.410     1.421    SCK
                                                                      r  SCK (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  MWCLK

Max Delay           108 Endpoints
Min Delay           108 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 numer_vx[3]
                            (input port)
  Destination:            u_SPI_MNGR/cont_bits_reg[0][0]/CE
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.671ns  (logic 1.404ns (16.192%)  route 7.267ns (83.808%))
  Logic Levels:           8  (CARRY4=1 LUT4=3 LUT5=1 LUT6=3)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  numer_vx[3] (IN)
                         net (fo=4, unset)            0.973     0.973    u_SPI_MNGR/numer_vx[3]
                         LUT6 (Prop_lut6_I0_O)        0.124     1.097 r  u_SPI_MNGR/i__carry_i_3/O
                         net (fo=1, unplaced)         0.639     1.736    u_SPI_MNGR/i__carry_i_3_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     2.256 r  u_SPI_MNGR/selector_temp1_inferred__1/i__carry/CO[3]
                         net (fo=7, unplaced)         0.953     3.209    u_SPI_MNGR/selector_temp1
                         LUT5 (Prop_lut5_I1_O)        0.116     3.325 f  u_SPI_MNGR/nCS1_INST_0_i_12/O
                         net (fo=11, unplaced)        0.495     3.820    u_SPI_MNGR/nCS1_INST_0_i_12_n_0
                         LUT4 (Prop_lut4_I3_O)        0.124     3.944 f  u_SPI_MNGR/selector[3]_i_1/O
                         net (fo=3, unplaced)         1.129     5.073    u_SPI_MNGR/selector[3]_i_1_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     5.197 f  u_SPI_MNGR/nCS1_INST_0_i_17/O
                         net (fo=7, unplaced)         0.484     5.681    u_SPI_MNGR/nCS1_INST_0_i_17_n_0
                         LUT4 (Prop_lut4_I3_O)        0.124     5.805 r  u_SPI_MNGR/nCS1_INST_0_i_14/O
                         net (fo=11, unplaced)        0.948     6.753    u_SPI_MNGR/nCS1_INST_0_i_14_n_0
                         LUT4 (Prop_lut4_I1_O)        0.148     6.901 f  u_SPI_MNGR/nCS3_INST_0_i_1/O
                         net (fo=4, unplaced)         1.135     8.036    u_SPI_MNGR/nCS3_INST_0_i_1_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     8.160 r  u_SPI_MNGR/cont_bits[0][0]_i_1/O
                         net (fo=8, unplaced)         0.511     8.671    u_SPI_MNGR/cont_bits
                         FDRE                                         r  u_SPI_MNGR/cont_bits_reg[0][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=42, unset)           0.924     0.924    u_SPI_MNGR/clk
                         FDRE                                         r  u_SPI_MNGR/cont_bits_reg[0][0]/C

Slack:                    inf
  Source:                 numer_vx[2]
                            (input port)
  Destination:            u_SPI_MNGR/cont_bits_reg[0][0]/CE
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.671ns  (logic 1.404ns (16.192%)  route 7.267ns (83.808%))
  Logic Levels:           8  (CARRY4=1 LUT4=3 LUT5=1 LUT6=3)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  numer_vx[2] (IN)
                         net (fo=4, unset)            0.973     0.973    u_SPI_MNGR/numer_vx[2]
                         LUT6 (Prop_lut6_I5_O)        0.124     1.097 r  u_SPI_MNGR/i__carry_i_3/O
                         net (fo=1, unplaced)         0.639     1.736    u_SPI_MNGR/i__carry_i_3_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     2.256 r  u_SPI_MNGR/selector_temp1_inferred__1/i__carry/CO[3]
                         net (fo=7, unplaced)         0.953     3.209    u_SPI_MNGR/selector_temp1
                         LUT5 (Prop_lut5_I1_O)        0.116     3.325 f  u_SPI_MNGR/nCS1_INST_0_i_12/O
                         net (fo=11, unplaced)        0.495     3.820    u_SPI_MNGR/nCS1_INST_0_i_12_n_0
                         LUT4 (Prop_lut4_I3_O)        0.124     3.944 f  u_SPI_MNGR/selector[3]_i_1/O
                         net (fo=3, unplaced)         1.129     5.073    u_SPI_MNGR/selector[3]_i_1_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     5.197 f  u_SPI_MNGR/nCS1_INST_0_i_17/O
                         net (fo=7, unplaced)         0.484     5.681    u_SPI_MNGR/nCS1_INST_0_i_17_n_0
                         LUT4 (Prop_lut4_I3_O)        0.124     5.805 r  u_SPI_MNGR/nCS1_INST_0_i_14/O
                         net (fo=11, unplaced)        0.948     6.753    u_SPI_MNGR/nCS1_INST_0_i_14_n_0
                         LUT4 (Prop_lut4_I1_O)        0.148     6.901 f  u_SPI_MNGR/nCS3_INST_0_i_1/O
                         net (fo=4, unplaced)         1.135     8.036    u_SPI_MNGR/nCS3_INST_0_i_1_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     8.160 r  u_SPI_MNGR/cont_bits[0][0]_i_1/O
                         net (fo=8, unplaced)         0.511     8.671    u_SPI_MNGR/cont_bits
                         FDRE                                         r  u_SPI_MNGR/cont_bits_reg[0][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=42, unset)           0.924     0.924    u_SPI_MNGR/clk
                         FDRE                                         r  u_SPI_MNGR/cont_bits_reg[0][0]/C

Slack:                    inf
  Source:                 numer_vx[2]
                            (input port)
  Destination:            u_SPI_MNGR/cont_bits_reg[0][0]/CE
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.671ns  (logic 1.404ns (16.192%)  route 7.267ns (83.808%))
  Logic Levels:           8  (CARRY4=1 LUT4=3 LUT5=1 LUT6=3)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  numer_vx[2] (IN)
                         net (fo=4, unset)            0.973     0.973    u_SPI_MNGR/numer_vx[2]
                         LUT6 (Prop_lut6_I5_O)        0.124     1.097 r  u_SPI_MNGR/i__carry_i_3/O
                         net (fo=1, unplaced)         0.639     1.736    u_SPI_MNGR/i__carry_i_3_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     2.256 r  u_SPI_MNGR/selector_temp1_inferred__1/i__carry/CO[3]
                         net (fo=7, unplaced)         0.953     3.209    u_SPI_MNGR/selector_temp1
                         LUT5 (Prop_lut5_I1_O)        0.116     3.325 f  u_SPI_MNGR/nCS1_INST_0_i_12/O
                         net (fo=11, unplaced)        0.495     3.820    u_SPI_MNGR/nCS1_INST_0_i_12_n_0
                         LUT4 (Prop_lut4_I3_O)        0.124     3.944 f  u_SPI_MNGR/selector[3]_i_1/O
                         net (fo=3, unplaced)         1.129     5.073    u_SPI_MNGR/selector[3]_i_1_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     5.197 f  u_SPI_MNGR/nCS1_INST_0_i_17/O
                         net (fo=7, unplaced)         0.484     5.681    u_SPI_MNGR/nCS1_INST_0_i_17_n_0
                         LUT4 (Prop_lut4_I3_O)        0.124     5.805 r  u_SPI_MNGR/nCS1_INST_0_i_14/O
                         net (fo=11, unplaced)        0.948     6.753    u_SPI_MNGR/nCS1_INST_0_i_14_n_0
                         LUT4 (Prop_lut4_I1_O)        0.148     6.901 f  u_SPI_MNGR/nCS3_INST_0_i_1/O
                         net (fo=4, unplaced)         1.135     8.036    u_SPI_MNGR/nCS3_INST_0_i_1_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     8.160 r  u_SPI_MNGR/cont_bits[0][0]_i_1/O
                         net (fo=8, unplaced)         0.511     8.671    u_SPI_MNGR/cont_bits
                         FDRE                                         r  u_SPI_MNGR/cont_bits_reg[0][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=42, unset)           0.924     0.924    u_SPI_MNGR/clk
                         FDRE                                         r  u_SPI_MNGR/cont_bits_reg[0][0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_enable
                            (input port)
  Destination:            u_SPI_MNGR/SCK_reg_reg/CE
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  clk_enable (IN)
                         net (fo=17, unset)           0.410     0.410    u_SPI_MNGR/clk_enable
                         FDRE                                         r  u_SPI_MNGR/SCK_reg_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=42, unset)           0.432     0.432    u_SPI_MNGR/clk
                         FDRE                                         r  u_SPI_MNGR/SCK_reg_reg/C

Slack:                    inf
  Source:                 clk_enable
                            (input port)
  Destination:            u_SPI_MNGR/SCK_reg_reg/CE
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  clk_enable (IN)
                         net (fo=17, unset)           0.410     0.410    u_SPI_MNGR/clk_enable
                         FDRE                                         r  u_SPI_MNGR/SCK_reg_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=42, unset)           0.432     0.432    u_SPI_MNGR/clk
                         FDRE                                         r  u_SPI_MNGR/SCK_reg_reg/C

Slack:                    inf
  Source:                 clk_enable
                            (input port)
  Destination:            u_SPI_MNGR/SCK_reg_reg/CE
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  clk_enable (IN)
                         net (fo=17, unset)           0.410     0.410    u_SPI_MNGR/clk_enable
                         FDRE                                         f  u_SPI_MNGR/SCK_reg_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=42, unset)           0.432     0.432    u_SPI_MNGR/clk
                         FDRE                                         r  u_SPI_MNGR/SCK_reg_reg/C





