/* AUTOGENERATED FILE, DO NOT EDIT MANUALLY */
/*

 *
 * Copyright (C) 2016 Advanced Micro Devices, Inc.
 *
 * Permission is hereby granted, free of charge, to any person obtaining a
 * copy of this software and associated documentation files (the "Software"),
 * to deal in the Software without restriction, including without limitation
 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
 * and/or sell copies of the Software, and to permit persons to whom the
 * Software is furnished to do so, subject to the following conditions:
 *
 * The above copyright notice and this permission notice shall be included
 * in all copies or substantial portions of the Software.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS
 * OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL
 * THE COPYRIGHT HOLDER(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN
 * AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
 * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
 */

#pragma once

namespace amdregdb {

void load_bif_bif_4_1();

static const RegSpec bif_bif_4_1_regs[] = {
	{"PB0_TX_LANE1_OVRD_REG0", 0x1208484, {
		{"TX_DCLK_EN_OVRD_EN_1", 0x2, 0x1},
		{"TX_DRV_PWRON_OVRD_VAL_1", 0x10, 0x4},
		{"TX_DRV_DATA_EN_OVRD_EN_1", 0x8, 0x3},
		{"TX_FRONTEND_PWRON_OVRD_VAL_1", 0x40, 0x6},
		{"TX_FRONTEND_PWRON_OVRD_EN_1", 0x80, 0x7},
		{"TX_DRV_DATA_EN_OVRD_VAL_1", 0x4, 0x2},
		{"TX_DCLK_EN_OVRD_VAL_1", 0x1, 0x0},
		{"TX_DRV_PWRON_OVRD_EN_1", 0x20, 0x5}
	} },
	{"BIF_PERFCOUNTER1_RESULT", 0x152e, {
		{"PERFCOUNTER_RESULT", 0xffffffff, 0x0}
	} },
	{"PB0_DFT_DEBUG_CTRL_REG0", 0x120300c, {
		{"DFT_PHY_DEBUG_EN", 0x1, 0x0},
		{"DFT_PHY_DEBUG_MODE", 0x3e, 0x1}
	} },
	{"PB1_TX_LANE2_SCI_STAT_OVRD_REG0", 0x2208508, {
		{"COEFFICIENT_2", 0xfc00, 0xa},
		{"INCOHERENTCK_2", 0x8, 0x3},
		{"TXMARG_2", 0x70, 0x4},
		{"DEEMPH_2", 0x80, 0x7},
		{"COEFFICIENTID_2", 0x300, 0x8},
		{"TXPWR_2", 0x7, 0x0}
	} },
	{"PB0_TX_GLB_OVRD_REG2", 0x1208038, {
		{"TX_WRITE_EN_OVRD_EN", 0x2, 0x1},
		{"TX_WRITE_EN_OVRD_VAL", 0x1, 0x0},
		{"TX_CFG_GROUPX8_EN_OVRD_EN", 0x200, 0x9},
		{"TX_CFG_GROUPX1_EN_OVRD_VAL", 0x4, 0x2},
		{"TX_CFG_GROUPX1_EN_OVRD_EN", 0x8, 0x3},
		{"TX_CFG_GROUPX4_EN_OVRD_EN", 0x80, 0x7},
		{"TX_CFG_GROUPX16_EN_OVRD_VAL", 0x400, 0xa},
		{"TX_CFG_DRV0_EN_GEN2_OVRD_VAL", 0xf000, 0xc},
		{"TX_CFG_GROUPX16_EN_OVRD_EN", 0x800, 0xb},
		{"TX_CFG_DRV1_EN_GEN2_OVRD_VAL", 0x1f00000, 0x14},
		{"TX_CFG_GROUPX2_EN_OVRD_EN", 0x20, 0x5},
		{"TX_CFG_GROUPX4_EN_OVRD_VAL", 0x40, 0x6},
		{"TX_CFG_DRV1_TAP_SEL_GEN2_OVRD_VAL", 0x3e000000, 0x19},
		{"TX_CFG_DRV0_TAP_SEL_GEN2_OVRD_VAL", 0xf0000, 0x10},
		{"TX_CFG_GROUPX8_EN_OVRD_VAL", 0x100, 0x8},
		{"TX_CFG_GROUPX2_EN_OVRD_VAL", 0x10, 0x4}
	} },
	{"PB0_PIF_PDNB_OVERRIDE_6", 0x1100026, {
		{"TXPWR_OVERRIDE_EN_6", 0x400, 0xa},
		{"TXPWR_OVERRIDE_VAL_6", 0x3800, 0xb},
		{"TX_PDNB_OVERRIDE_VAL_6", 0xe, 0x1},
		{"TX_PDNB_OVERRIDE_EN_6", 0x1, 0x0},
		{"RXEN_OVERRIDE_EN_6", 0x100, 0x8},
		{"RXPWR_OVERRIDE_VAL_6", 0x38000, 0xf},
		{"RXPWR_OVERRIDE_EN_6", 0x4000, 0xe},
		{"RX_PDNB_OVERRIDE_VAL_6", 0xe0, 0x5},
		{"RX_PDNB_OVERRIDE_EN_6", 0x10, 0x4},
		{"RXEN_OVERRIDE_VAL_6", 0x200, 0x9}
	} },
	{"PCIE_BAR5_CNTL", 0x8a, {
		{"BAR_TOTAL_NUM", 0xe0, 0x5},
		{"BAR_SIZE", 0x1f00, 0x8},
		{"BAR_INDEX", 0x7, 0x0}
	} },
	{"PB1_TX_LANE10_SCI_STAT_OVRD_REG0", 0x2209508, {
		{"COEFFICIENTID_10", 0x300, 0x8},
		{"DEEMPH_10", 0x80, 0x7},
		{"TXMARG_10", 0x70, 0x4},
		{"TXPWR_10", 0x7, 0x0},
		{"INCOHERENTCK_10", 0x8, 0x3},
		{"COEFFICIENT_10", 0xfc00, 0xa}
	} },
	{"PCIE_PWR_BUDGET_ENH_CAP_LIST", 0x90, {
		{"CAP_VER", 0xf0000, 0x10},
		{"NEXT_PTR", 0xfff00000, 0x14},
		{"CAP_ID", 0xffff, 0x0}
	} },
	{"PB1_RX_LANE7_SCI_STAT_OVRD_REG0", 0x2206a08, {
		{"ELECIDLEDETEN_7", 0x8, 0x3},
		{"RXPWR_7", 0x7, 0x0},
		{"RESPONSEMODE_7", 0x200, 0x9},
		{"RXPRESETHINT_7", 0x70, 0x4},
		{"ENABLEFOM_7", 0x80, 0x7},
		{"REQUESTFOM_7", 0x100, 0x8}
	} },
	{"PB1_TX_LANE2_CTRL_REG0", 0x2208500, {
		{"TX_CFG_INV_DATA_2", 0x2, 0x1},
		{"TX_DBG_PRBS_EN_2", 0x8, 0x3},
		{"TX_CFG_SWING_BOOST_EN_2", 0x4, 0x2},
		{"TX_CFG_DISPCLK_MODE_2", 0x1, 0x0}
	} },
	{"PCIE_BAR1_CAP", 0x81, {
		{"BAR_SIZE_SUPPORTED", 0xfffff0, 0x4}
	} },
	{"PB1_TX_LANE10_CTRL_REG0", 0x2209500, {
		{"TX_CFG_INV_DATA_10", 0x2, 0x1},
		{"TX_CFG_SWING_BOOST_EN_10", 0x4, 0x2},
		{"TX_CFG_DISPCLK_MODE_10", 0x1, 0x0},
		{"TX_DBG_PRBS_EN_10", 0x8, 0x3}
	} },
	{"PCIE_PRBS_ERRCNT_13", 0x14000dd, {
		{"PRBS_ERRCNT_13", 0xffffffff, 0x0}
	} },
	{"PCIE_PRBS_ERRCNT_12", 0x14000dc, {
		{"PRBS_ERRCNT_12", 0xffffffff, 0x0}
	} },
	{"PCIE_PRBS_ERRCNT_11", 0x14000db, {
		{"PRBS_ERRCNT_11", 0xffffffff, 0x0}
	} },
	{"PCIE_PRBS_ERRCNT_10", 0x14000da, {
		{"PRBS_ERRCNT_10", 0xffffffff, 0x0}
	} },
	{"SMBDAT_PAD_CNTL", 0x1522, {
		{"SMBDAT_PAD_SN1", 0x40, 0x6},
		{"SMBDAT_PAD_SN0", 0x20, 0x5},
		{"SMBDAT_PAD_SN3", 0x100, 0x8},
		{"SMBDAT_PAD_SN2", 0x80, 0x7},
		{"SMBDAT_PAD_SCHMEN", 0x800, 0xb},
		{"SMBDAT_PAD_SPARE", 0x18, 0x3},
		{"SMBDAT_PAD_A", 0x1, 0x0},
		{"SMBDAT_PAD_MODE", 0x4, 0x2},
		{"SMBDAT_PAD_SEL", 0x2, 0x1},
		{"SMBDAT_PAD_SLEWN", 0x200, 0x9},
		{"SMBDAT_PAD_CNTL_EN", 0x1000, 0xc},
		{"SMBDAT_PAD_WAKE", 0x400, 0xa}
	} },
	{"PCIE_PRBS_ERRCNT_14", 0x14000de, {
		{"PRBS_ERRCNT_14", 0xffffffff, 0x0}
	} },
	{"PCIE_OUTSTAND_PAGE_REQ_CAPACITY", 0xb2, {
		{"OUTSTAND_PAGE_REQ_CAPACITY", 0xffffffff, 0x0}
	} },
	{"PB1_PIF_PDNB_OVERRIDE_10", 0x2100032, {
		{"RXPWR_OVERRIDE_VAL_10", 0x38000, 0xf},
		{"RX_PDNB_OVERRIDE_EN_10", 0x10, 0x4},
		{"RXPWR_OVERRIDE_EN_10", 0x4000, 0xe},
		{"TX_PDNB_OVERRIDE_VAL_10", 0xe, 0x1},
		{"TXPWR_OVERRIDE_VAL_10", 0x3800, 0xb},
		{"RXEN_OVERRIDE_EN_10", 0x100, 0x8},
		{"TXPWR_OVERRIDE_EN_10", 0x400, 0xa},
		{"TX_PDNB_OVERRIDE_EN_10", 0x1, 0x0},
		{"RXEN_OVERRIDE_VAL_10", 0x200, 0x9},
		{"RX_PDNB_OVERRIDE_VAL_10", 0xe0, 0x5}
	} },
	{"PB1_DFT_JIT_INJ_REG0", 0x2203000, {
		{"DFT_CLK_PER_STEP", 0xf00, 0x8},
		{"DFT_INCR_SWP_EN", 0x400000, 0x16},
		{"DFT_RECOVERY_TIME", 0xff000000, 0x18},
		{"DFT_DISABLE_ERR", 0x80, 0x7},
		{"DFT_NUM_STEPS", 0x3f, 0x0},
		{"DFT_EN_RECOVERY", 0x200000, 0x15},
		{"DFT_MODE_CDR_EN", 0x100000, 0x14},
		{"DFT_DECR_SWP_EN", 0x800000, 0x17}
	} },
	{"PB1_TX_LANE3_SCI_STAT_OVRD_REG0", 0x2208608, {
		{"COEFFICIENT_3", 0xfc00, 0xa},
		{"INCOHERENTCK_3", 0x8, 0x3},
		{"TXMARG_3", 0x70, 0x4},
		{"DEEMPH_3", 0x80, 0x7},
		{"COEFFICIENTID_3", 0x300, 0x8},
		{"TXPWR_3", 0x7, 0x0}
	} },
	{"PCIE_PWR_BUDGET_DATA_SELECT", 0x91, {
		{"DATA_SELECT", 0xff, 0x0}
	} },
	{"CONFIG_CNTL", 0x1509, {
		{"GRPH_ADRSEL", 0x18, 0x3},
		{"VGA_DIS", 0x2, 0x1},
		{"CFG_VGA_RAM_EN", 0x1, 0x0},
		{"GENMO_MONO_ADDRESS_B", 0x4, 0x2}
	} },
	{"PB0_PIF_SEQ_STATUS_14", 0x110003e, {
		{"SEQ_EXIT_L1_TO_L0S_14", 0x4, 0x2},
		{"SEQ_PHASE_14", 0x700, 0x8},
		{"SEQ_ENTER_L1_FROM_L0S_14", 0x10, 0x4},
		{"SEQ_EXIT_L1_TO_L0_14", 0x8, 0x3},
		{"SEQ_CALIBRATION_14", 0x1, 0x0},
		{"SEQ_ENTER_L1_FROM_L0_14", 0x20, 0x5},
		{"SEQ_RXDETECT_14", 0x2, 0x1},
		{"SEQ_SPEED_CHANGE_14", 0x40, 0x6}
	} },
	{"PB0_PIF_SEQ_STATUS_15", 0x110003f, {
		{"SEQ_EXIT_L1_TO_L0S_15", 0x4, 0x2},
		{"SEQ_PHASE_15", 0x700, 0x8},
		{"SEQ_ENTER_L1_FROM_L0S_15", 0x10, 0x4},
		{"SEQ_EXIT_L1_TO_L0_15", 0x8, 0x3},
		{"SEQ_CALIBRATION_15", 0x1, 0x0},
		{"SEQ_ENTER_L1_FROM_L0_15", 0x20, 0x5},
		{"SEQ_SPEED_CHANGE_15", 0x40, 0x6},
		{"SEQ_RXDETECT_15", 0x2, 0x1}
	} },
	{"NEW_REFCLKB_TIMER", 0x1485, {
		{"STOP_REFCLK_TIMER", 0x1ffffe, 0x1},
		{"REFCLK_ON", 0x200000, 0x15},
		{"REG_STOP_REFCLK_EN", 0x1, 0x0}
	} },
	{"PB1_DFT_JIT_INJ_REG2", 0x2203008, {
		{"DFT_LANE_EN", 0xffff, 0x0}
	} },
	{"PB0_PIF_SEQ_STATUS_10", 0x110003a, {
		{"SEQ_EXIT_L1_TO_L0S_10", 0x4, 0x2},
		{"SEQ_ENTER_L1_FROM_L0S_10", 0x10, 0x4},
		{"SEQ_CALIBRATION_10", 0x1, 0x0},
		{"SEQ_EXIT_L1_TO_L0_10", 0x8, 0x3},
		{"SEQ_ENTER_L1_FROM_L0_10", 0x20, 0x5},
		{"SEQ_RXDETECT_10", 0x2, 0x1},
		{"SEQ_SPEED_CHANGE_10", 0x40, 0x6},
		{"SEQ_PHASE_10", 0x700, 0x8}
	} },
	{"PB0_PIF_SEQ_STATUS_11", 0x110003b, {
		{"SEQ_EXIT_L1_TO_L0S_11", 0x4, 0x2},
		{"SEQ_PHASE_11", 0x700, 0x8},
		{"SEQ_ENTER_L1_FROM_L0S_11", 0x10, 0x4},
		{"SEQ_CALIBRATION_11", 0x1, 0x0},
		{"SEQ_EXIT_L1_TO_L0_11", 0x8, 0x3},
		{"SEQ_ENTER_L1_FROM_L0_11", 0x20, 0x5},
		{"SEQ_SPEED_CHANGE_11", 0x40, 0x6},
		{"SEQ_RXDETECT_11", 0x2, 0x1}
	} },
	{"PB0_PIF_SEQ_STATUS_12", 0x110003c, {
		{"SEQ_EXIT_L1_TO_L0S_12", 0x4, 0x2},
		{"SEQ_ENTER_L1_FROM_L0S_12", 0x10, 0x4},
		{"SEQ_CALIBRATION_12", 0x1, 0x0},
		{"SEQ_EXIT_L1_TO_L0_12", 0x8, 0x3},
		{"SEQ_RXDETECT_12", 0x2, 0x1},
		{"SEQ_SPEED_CHANGE_12", 0x40, 0x6},
		{"SEQ_ENTER_L1_FROM_L0_12", 0x20, 0x5},
		{"SEQ_PHASE_12", 0x700, 0x8}
	} },
	{"PB0_PIF_SEQ_STATUS_13", 0x110003d, {
		{"SEQ_PHASE_13", 0x700, 0x8},
		{"SEQ_EXIT_L1_TO_L0S_13", 0x4, 0x2},
		{"SEQ_ENTER_L1_FROM_L0S_13", 0x10, 0x4},
		{"SEQ_CALIBRATION_13", 0x1, 0x0},
		{"SEQ_EXIT_L1_TO_L0_13", 0x8, 0x3},
		{"SEQ_SPEED_CHANGE_13", 0x40, 0x6},
		{"SEQ_RXDETECT_13", 0x2, 0x1},
		{"SEQ_ENTER_L1_FROM_L0_13", 0x20, 0x5}
	} },
	{"PB1_PIF_PRG2", 0x210001c, {
		{"PRG_SERVICE2_STEP4_DELAY", 0x3ffff, 0x0}
	} },
	{"PB0_PLL_RO1_SCI_STAT_OVRD_REG0", 0x1204464, {
		{"PLL_RO1_IGNR_PLLPWR_SCI_UPDT", 0x1, 0x0},
		{"PLL_RO1_FREQMODE", 0x300, 0x8},
		{"PLL_RO1_IGNR_FREQMODE_SCI_UPDT", 0x2, 0x1},
		{"PLL_RO1_PLLPWR", 0x70, 0x4}
	} },
	{"PB0_STRAP_PLL_REG0", 0x1202030, {
		{"STRAP_PLL_CFG_LC_BW_CNTRL", 0xe, 0x1},
		{"STRAP_PLL_STRAP_SEL", 0x1000000, 0x18},
		{"STRAP_TX_RXDET_X1_SSF", 0x2000, 0xd},
		{"STRAP_PLL_CFG_LC_LF_CNTRL", 0x1ff0, 0x4},
		{"STRAP_PLL_CFG_RO_BW_CNTRL", 0xff0000, 0x10},
		{"STRAP_PLL_CFG_RO_VTOI_BIAS_CNTRL_DIS", 0x8000, 0xf}
	} },
	{"PB1_HW_DEBUG", 0x2202004, {
		{"PB1_HW_16_DEBUG", 0x10000, 0x10},
		{"PB1_HW_23_DEBUG", 0x800000, 0x17},
		{"PB1_HW_18_DEBUG", 0x40000, 0x12},
		{"PB1_HW_17_DEBUG", 0x20000, 0x11},
		{"PB1_HW_27_DEBUG", 0x8000000, 0x1b},
		{"PB1_HW_09_DEBUG", 0x200, 0x9},
		{"PB1_HW_24_DEBUG", 0x1000000, 0x18},
		{"PB1_HW_02_DEBUG", 0x4, 0x2},
		{"PB1_HW_26_DEBUG", 0x4000000, 0x1a},
		{"PB1_HW_21_DEBUG", 0x200000, 0x15},
		{"PB1_HW_19_DEBUG", 0x80000, 0x13},
		{"PB1_HW_29_DEBUG", 0x20000000, 0x1d},
		{"PB1_HW_28_DEBUG", 0x10000000, 0x1c},
		{"PB1_HW_10_DEBUG", 0x400, 0xa},
		{"PB1_HW_07_DEBUG", 0x80, 0x7},
		{"PB1_HW_12_DEBUG", 0x1000, 0xc},
		{"PB1_HW_00_DEBUG", 0x1, 0x0},
		{"PB1_HW_08_DEBUG", 0x100, 0x8},
		{"PB1_HW_06_DEBUG", 0x40, 0x6},
		{"PB1_HW_05_DEBUG", 0x20, 0x5},
		{"PB1_HW_04_DEBUG", 0x10, 0x4},
		{"PB1_HW_30_DEBUG", 0x40000000, 0x1e},
		{"PB1_HW_11_DEBUG", 0x800, 0xb},
		{"PB1_HW_14_DEBUG", 0x4000, 0xe},
		{"PB1_HW_20_DEBUG", 0x100000, 0x14},
		{"PB1_HW_03_DEBUG", 0x8, 0x3},
		{"PB1_HW_01_DEBUG", 0x2, 0x1},
		{"PB1_HW_13_DEBUG", 0x2000, 0xd},
		{"PB1_HW_25_DEBUG", 0x2000000, 0x19},
		{"PB1_HW_22_DEBUG", 0x400000, 0x16},
		{"PB1_HW_31_DEBUG", 0x80000000, 0x1f},
		{"PB1_HW_15_DEBUG", 0x8000, 0xf}
	} },
	{"BIF_RFE_SOFTRST_CNTL", 0x1441, {
		{"REG_RST_rstTimer", 0xffff, 0x0},
		{"SoftRstReg", 0x80000000, 0x1f},
		{"REG_RST_softRstPropEn", 0x40000000, 0x1e}
	} },
	{"PCIE_P_PORT_LANE_STATUS", 0x10010050, {
		{"PORT_LANE_REVERSAL", 0x1, 0x0},
		{"PHY_LINK_WIDTH", 0x7e, 0x1}
	} },
	{"PB0_TX_LANE4_SCI_STAT_OVRD_REG0", 0x1208848, {
		{"COEFFICIENT_4", 0xfc00, 0xa},
		{"INCOHERENTCK_4", 0x8, 0x3},
		{"DEEMPH_4", 0x80, 0x7},
		{"TXMARG_4", 0x70, 0x4},
		{"TXPWR_4", 0x7, 0x0},
		{"COEFFICIENTID_4", 0x300, 0x8}
	} },
	{"PB1_TX_LANE5_CTRL_REG0", 0x2208880, {
		{"TX_CFG_SWING_BOOST_EN_5", 0x4, 0x2},
		{"TX_CFG_DISPCLK_MODE_5", 0x1, 0x0},
		{"TX_DBG_PRBS_EN_5", 0x8, 0x3},
		{"TX_CFG_INV_DATA_5", 0x2, 0x1}
	} },
	{"PB1_TX_LANE7_OVRD_REG0", 0x2208a04, {
		{"TX_DCLK_EN_OVRD_EN_7", 0x2, 0x1},
		{"TX_DRV_DATA_EN_OVRD_EN_7", 0x8, 0x3},
		{"TX_DCLK_EN_OVRD_VAL_7", 0x1, 0x0},
		{"TX_DRV_PWRON_OVRD_VAL_7", 0x10, 0x4},
		{"TX_FRONTEND_PWRON_OVRD_VAL_7", 0x40, 0x6},
		{"TX_FRONTEND_PWRON_OVRD_EN_7", 0x80, 0x7},
		{"TX_DRV_PWRON_OVRD_EN_7", 0x20, 0x5},
		{"TX_DRV_DATA_EN_OVRD_VAL_7", 0x4, 0x2}
	} },
	{"PCIE_PASID_CAP", 0xb5, {
		{"PASID_EXE_PERMISSION_SUPPORTED", 0x2, 0x1},
		{"MAX_PASID_WIDTH", 0x1f00, 0x8},
		{"PASID_PRIV_MODE_SUPPORTED", 0x4, 0x2}
	} },
	{"PCIE_DEV_SERIAL_NUM_ENH_CAP_LIST", 0x50, {
		{"CAP_VER", 0xf0000, 0x10},
		{"NEXT_PTR", 0xfff00000, 0x14},
		{"CAP_ID", 0xffff, 0x0}
	} },
	{"PB0_TX_LANE0_CTRL_REG0", 0x1208440, {
		{"TX_CFG_SWING_BOOST_EN_0", 0x4, 0x2},
		{"TX_CFG_INV_DATA_0", 0x2, 0x1},
		{"TX_DBG_PRBS_EN_0", 0x8, 0x3},
		{"TX_CFG_DISPCLK_MODE_0", 0x1, 0x0}
	} },
	{"REVISION_ID", 0x2, {
		{"MAJOR_REV_ID", 0xf0, 0x4},
		{"MINOR_REV_ID", 0xf, 0x0}
	} },
	{"PB0_TX_LANE2_CTRL_REG0", 0x1208500, {
		{"TX_CFG_INV_DATA_2", 0x2, 0x1},
		{"TX_DBG_PRBS_EN_2", 0x8, 0x3},
		{"TX_CFG_SWING_BOOST_EN_2", 0x4, 0x2},
		{"TX_CFG_DISPCLK_MODE_2", 0x1, 0x0}
	} },
	{"PB0_RX_LANE2_SCI_STAT_OVRD_REG0", 0x1206508, {
		{"RXPWR_2", 0x7, 0x0},
		{"ELECIDLEDETEN_2", 0x8, 0x3},
		{"RXPRESETHINT_2", 0x70, 0x4},
		{"RESPONSEMODE_2", 0x200, 0x9},
		{"REQUESTFOM_2", 0x100, 0x8},
		{"ENABLEFOM_2", 0x80, 0x7}
	} },
	{"PB0_TX_LANE15_CTRL_REG0", 0x1209a00, {
		{"TX_CFG_INV_DATA_15", 0x2, 0x1},
		{"TX_DBG_PRBS_EN_15", 0x8, 0x3},
		{"TX_CFG_DISPCLK_MODE_15", 0x1, 0x0},
		{"TX_CFG_SWING_BOOST_EN_15", 0x4, 0x2}
	} },
	{"PB0_TX_LANE8_OVRD_REG0", 0x1209444, {
		{"TX_DRV_PWRON_OVRD_VAL_8", 0x10, 0x4},
		{"TX_DRV_DATA_EN_OVRD_EN_8", 0x8, 0x3},
		{"TX_DCLK_EN_OVRD_EN_8", 0x2, 0x1},
		{"TX_DRV_PWRON_OVRD_EN_8", 0x20, 0x5},
		{"TX_DRV_DATA_EN_OVRD_VAL_8", 0x4, 0x2},
		{"TX_DCLK_EN_OVRD_VAL_8", 0x1, 0x0},
		{"TX_FRONTEND_PWRON_OVRD_EN_8", 0x80, 0x7},
		{"TX_FRONTEND_PWRON_OVRD_VAL_8", 0x40, 0x6}
	} },
	{"PB1_GLB_SCI_STAT_OVRD_REG3", 0x2200028, {
		{"FREQDIV_9", 0xc00000, 0x16},
		{"FREQDIV_8", 0xc0000, 0x12},
		{"IGNR_FREQDIV_SCI_UPDT_L8T11", 0x2, 0x1},
		{"MODE_11", 0x30000000, 0x1c},
		{"DLL_LOCK_11", 0x8000, 0xf},
		{"DLL_LOCK_10", 0x4000, 0xe},
		{"MODE_10", 0x3000000, 0x18},
		{"FREQDIV_10", 0xc000000, 0x1a},
		{"DLL_LOCK_9", 0x2000, 0xd},
		{"DLL_LOCK_8", 0x1000, 0xc},
		{"IGNR_DLL_LOCK_SCI_UPDT_L8T11", 0x4, 0x2},
		{"IGNR_MODE_SCI_UPDT_L8T11", 0x1, 0x0},
		{"FREQDIV_11", 0xc0000000, 0x1e},
		{"MODE_8", 0x30000, 0x10},
		{"MODE_9", 0x300000, 0x14}
	} },
	{"PB1_GLB_SCI_STAT_OVRD_REG2", 0x2200024, {
		{"IGNR_DLL_LOCK_SCI_UPDT_L4T7", 0x4, 0x2},
		{"MODE_4", 0x30000, 0x10},
		{"FREQDIV_7", 0xc0000000, 0x1e},
		{"FREQDIV_6", 0xc000000, 0x1a},
		{"FREQDIV_5", 0xc00000, 0x16},
		{"FREQDIV_4", 0xc0000, 0x12},
		{"IGNR_MODE_SCI_UPDT_L4T7", 0x1, 0x0},
		{"MODE_6", 0x3000000, 0x18},
		{"MODE_7", 0x30000000, 0x1c},
		{"IGNR_FREQDIV_SCI_UPDT_L4T7", 0x2, 0x1},
		{"MODE_5", 0x300000, 0x14},
		{"DLL_LOCK_5", 0x2000, 0xd},
		{"DLL_LOCK_4", 0x1000, 0xc},
		{"DLL_LOCK_7", 0x8000, 0xf},
		{"DLL_LOCK_6", 0x4000, 0xe}
	} },
	{"PCIE_P_BUF_STATUS", 0x1400041, {
		{"P_UNDERFLOW_ERR", 0xffff0000, 0x10},
		{"P_OVERFLOW_ERR", 0xffff, 0x0}
	} },
	{"PB1_GLB_SCI_STAT_OVRD_REG0", 0x220001c, {
		{"IGNR_ALL_SCI_UPDT_L0T3", 0x1, 0x0},
		{"IGNR_ALL_SCI_UPDT_L12T15", 0x8, 0x3},
		{"IGNR_ALL_SCI_UPDT_L8T11", 0x4, 0x2},
		{"IGNR_ALL_SCI_UPDT_L4T7", 0x2, 0x1},
		{"TXNIMP", 0xf00, 0x8},
		{"IGNR_IMPCAL_ACTIVE_SCI_UPDT", 0x10, 0x4},
		{"TXPIMP", 0xf000, 0xc},
		{"RXIMP", 0xf0000, 0x10},
		{"IMPCAL_ACTIVE", 0x100000, 0x14}
	} },
	{"PB1_RX_LANE15_SCI_STAT_OVRD_REG0", 0x2207a08, {
		{"REQUESTFOM_15", 0x100, 0x8},
		{"ELECIDLEDETEN_15", 0x8, 0x3},
		{"ENABLEFOM_15", 0x80, 0x7},
		{"RESPONSEMODE_15", 0x200, 0x9},
		{"RXPWR_15", 0x7, 0x0},
		{"RXPRESETHINT_15", 0x70, 0x4}
	} },
	{"PB1_GLB_SCI_STAT_OVRD_REG4", 0x220002c, {
		{"FREQDIV_14", 0xc000000, 0x1a},
		{"IGNR_DLL_LOCK_SCI_UPDT_L12T15", 0x4, 0x2},
		{"MODE_14", 0x3000000, 0x18},
		{"IGNR_MODE_SCI_UPDT_L12T15", 0x1, 0x0},
		{"DLL_LOCK_15", 0x8000, 0xf},
		{"DLL_LOCK_14", 0x4000, 0xe},
		{"MODE_12", 0x30000, 0x10},
		{"MODE_13", 0x300000, 0x14},
		{"FREQDIV_13", 0xc00000, 0x16},
		{"FREQDIV_12", 0xc0000, 0x12},
		{"DLL_LOCK_13", 0x2000, 0xd},
		{"DLL_LOCK_12", 0x1000, 0xc},
		{"IGNR_FREQDIV_SCI_UPDT_L12T15", 0x2, 0x1},
		{"MODE_15", 0x30000000, 0x1c},
		{"FREQDIV_15", 0xc0000000, 0x1e}
	} },
	{"PB0_TX_LANE14_OVRD_REG0", 0x1209904, {
		{"TX_DRV_PWRON_OVRD_VAL_14", 0x10, 0x4},
		{"TX_DCLK_EN_OVRD_EN_14", 0x2, 0x1},
		{"TX_DRV_PWRON_OVRD_EN_14", 0x20, 0x5},
		{"TX_FRONTEND_PWRON_OVRD_EN_14", 0x80, 0x7},
		{"TX_DRV_DATA_EN_OVRD_VAL_14", 0x4, 0x2},
		{"TX_DRV_DATA_EN_OVRD_EN_14", 0x8, 0x3},
		{"TX_FRONTEND_PWRON_OVRD_VAL_14", 0x40, 0x6},
		{"TX_DCLK_EN_OVRD_VAL_14", 0x1, 0x0}
	} },
	{"PCIEP_HW_DEBUG", 0x10010002, {
		{"HW_15_DEBUG", 0x8000, 0xf},
		{"HW_14_DEBUG", 0x4000, 0xe},
		{"HW_13_DEBUG", 0x2000, 0xd},
		{"HW_08_DEBUG", 0x100, 0x8},
		{"HW_07_DEBUG", 0x80, 0x7},
		{"HW_03_DEBUG", 0x8, 0x3},
		{"HW_02_DEBUG", 0x4, 0x2},
		{"HW_01_DEBUG", 0x2, 0x1},
		{"HW_10_DEBUG", 0x400, 0xa},
		{"HW_12_DEBUG", 0x1000, 0xc},
		{"HW_09_DEBUG", 0x200, 0x9},
		{"HW_11_DEBUG", 0x800, 0xb},
		{"HW_06_DEBUG", 0x40, 0x6},
		{"HW_05_DEBUG", 0x20, 0x5},
		{"HW_04_DEBUG", 0x10, 0x4},
		{"HW_00_DEBUG", 0x1, 0x0}
	} },
	{"PB0_TX_LANE3_OVRD_REG0", 0x1208604, {
		{"TX_DCLK_EN_OVRD_EN_3", 0x2, 0x1},
		{"TX_DRV_DATA_EN_OVRD_EN_3", 0x8, 0x3},
		{"TX_DRV_PWRON_OVRD_VAL_3", 0x10, 0x4},
		{"TX_DRV_PWRON_OVRD_EN_3", 0x20, 0x5},
		{"TX_FRONTEND_PWRON_OVRD_VAL_3", 0x40, 0x6},
		{"TX_FRONTEND_PWRON_OVRD_EN_3", 0x80, 0x7},
		{"TX_DCLK_EN_OVRD_VAL_3", 0x1, 0x0},
		{"TX_DRV_DATA_EN_OVRD_VAL_3", 0x4, 0x2}
	} },
	{"PEER0_FB_OFFSET_LO", 0x14f2, {
		{"PEER0_FB_EN", 0x80000000, 0x1f},
		{"PEER0_FB_OFFSET_LO", 0xfffff, 0x0}
	} },
	{"PCIE_STRAP_F2", 0x14000b2, {
		{"STRAP_F2_AER_EN", 0x20, 0x5},
		{"STRAP_F2_CPL_ABORT_ERR_EN", 0x8000, 0xf},
		{"STRAP_F2_POISONED_ADVISORY_NONFATAL", 0x10000, 0x10},
		{"STRAP_F2_DPA_EN", 0x200, 0x9},
		{"STRAP_F2_MSI_EN", 0x4, 0x2},
		{"STRAP_F2_BAR_EN", 0x80, 0x7},
		{"STRAP_F2_DSN_EN", 0x10, 0x4},
		{"STRAP_F2_PASID_EN", 0x1000, 0xc},
		{"STRAP_F2_LEGACY_DEVICE_TYPE_EN", 0x2, 0x1},
		{"STRAP_F2_ECRC_GEN_EN", 0x4000, 0xe},
		{"STRAP_F2_PWR_EN", 0x100, 0x8},
		{"STRAP_F2_EN", 0x1, 0x0},
		{"STRAP_F2_ECRC_CHECK_EN", 0x2000, 0xd},
		{"STRAP_F2_VC_EN", 0x8, 0x3},
		{"STRAP_F2_ACS_EN", 0x40, 0x6},
		{"STRAP_F2_PAGE_REQ_EN", 0x800, 0xb},
		{"STRAP_F2_ATS_EN", 0x400, 0xa}
	} },
	{"PCIE_STRAP_F3", 0x14000b3, {
		{"RESERVED", 0xffffffff, 0x0}
	} },
	{"PCIE_STRAP_F0", 0x14000b0, {
		{"STRAP_F0_DSN_EN", 0x10, 0x4},
		{"STRAP_F0_PAGE_REQ_EN", 0x800, 0xb},
		{"STRAP_F0_VC_EN", 0x8, 0x3},
		{"STRAP_F0_PWR_EN", 0x100, 0x8},
		{"STRAP_F0_MSI_EN", 0x4, 0x2},
		{"STRAP_F0_ECRC_CHECK_EN", 0x2000, 0xd},
		{"STRAP_F0_AER_EN", 0x20, 0x5},
		{"STRAP_F0_EN", 0x1, 0x0},
		{"STRAP_F0_ACS_EN", 0x40, 0x6},
		{"STRAP_F0_BAR_EN", 0x80, 0x7},
		{"STRAP_F0_CPL_ABORT_ERR_EN", 0x8000, 0xf},
		{"STRAP_F0_LEGACY_DEVICE_TYPE_EN", 0x2, 0x1},
		{"STRAP_F0_DPA_EN", 0x200, 0x9},
		{"STRAP_F0_ECRC_GEN_EN", 0x4000, 0xe},
		{"STRAP_F0_ATS_EN", 0x400, 0xa},
		{"STRAP_F0_POISONED_ADVISORY_NONFATAL", 0x10000, 0x10},
		{"STRAP_F0_PASID_EN", 0x1000, 0xc},
		{"STRAP_F0_MC_EN", 0x20000, 0x11}
	} },
	{"PCIE_STRAP_F1", 0x14000b1, {
		{"STRAP_F1_DSN_EN", 0x10, 0x4},
		{"STRAP_F1_DPA_EN", 0x200, 0x9},
		{"STRAP_F1_LEGACY_DEVICE_TYPE_EN", 0x2, 0x1},
		{"STRAP_F1_PAGE_REQ_EN", 0x800, 0xb},
		{"STRAP_F1_PASID_EN", 0x1000, 0xc},
		{"STRAP_F1_AER_EN", 0x20, 0x5},
		{"STRAP_F1_BAR_EN", 0x80, 0x7},
		{"STRAP_F1_ECRC_GEN_EN", 0x4000, 0xe},
		{"STRAP_F1_CPL_ABORT_ERR_EN", 0x8000, 0xf},
		{"STRAP_F1_VC_EN", 0x8, 0x3},
		{"STRAP_F1_ACS_EN", 0x40, 0x6},
		{"STRAP_F1_MSI_EN", 0x4, 0x2},
		{"STRAP_F1_POISONED_ADVISORY_NONFATAL", 0x10000, 0x10},
		{"STRAP_F1_ATS_EN", 0x400, 0xa},
		{"STRAP_F1_EN", 0x1, 0x0},
		{"STRAP_F1_PWR_EN", 0x100, 0x8},
		{"STRAP_F1_ECRC_CHECK_EN", 0x2000, 0xd}
	} },
	{"PCIE_STRAP_F6", 0x14000b6, {
		{"RESERVED", 0xffffffff, 0x0}
	} },
	{"PCIE_STRAP_F7", 0x14000b7, {
		{"RESERVED", 0xffffffff, 0x0}
	} },
	{"PCIE_STRAP_F4", 0x14000b4, {
		{"RESERVED", 0xffffffff, 0x0}
	} },
	{"PCIE_PERF_COUNT1_MST_R_CLK", 0x1400086, {
		{"COUNTER1", 0xffffffff, 0x0}
	} },
	{"PB0_PLL_LC0_SCI_STAT_OVRD_REG0", 0x1204500, {
		{"PLL_LC0_FREQMODE", 0x300, 0x8},
		{"PLL_LC0_IGNR_PLLPWR_SCI_UPDT", 0x1, 0x0},
		{"PLL_LC0_PLLPWR", 0x70, 0x4},
		{"PLL_LC0_IGNR_FREQMODE_SCI_UPDT", 0x2, 0x1}
	} },
	{"PB1_TX_LANE13_OVRD_REG0", 0x2209884, {
		{"TX_DRV_PWRON_OVRD_EN_13", 0x20, 0x5},
		{"TX_DCLK_EN_OVRD_EN_13", 0x2, 0x1},
		{"TX_DRV_PWRON_OVRD_VAL_13", 0x10, 0x4},
		{"TX_DCLK_EN_OVRD_VAL_13", 0x1, 0x0},
		{"TX_DRV_DATA_EN_OVRD_VAL_13", 0x4, 0x2},
		{"TX_DRV_DATA_EN_OVRD_EN_13", 0x8, 0x3},
		{"TX_FRONTEND_PWRON_OVRD_VAL_13", 0x40, 0x6},
		{"TX_FRONTEND_PWRON_OVRD_EN_13", 0x80, 0x7}
	} },
	{"PCIE_STRAP_I2C_BD", 0x14000c4, {
		{"STRAP_BIF_I2C_SLV_ADR", 0x7f, 0x0},
		{"STRAP_BIF_DBG_I2C_EN", 0x80, 0x7}
	} },
	{"PB1_TX_LANE6_SCI_STAT_OVRD_REG0", 0x2208908, {
		{"COEFFICIENT_6", 0xfc00, 0xa},
		{"INCOHERENTCK_6", 0x8, 0x3},
		{"DEEMPH_6", 0x80, 0x7},
		{"TXMARG_6", 0x70, 0x4},
		{"COEFFICIENTID_6", 0x300, 0x8},
		{"TXPWR_6", 0x7, 0x0}
	} },
	{"PB1_PIF_SC_CTL2", 0x2100019, {
		{"SERIAL_CFG_PERLANE_DISABLE_9", 0x200, 0x9},
		{"SERIAL_CFG_PERLANE_DISABLE_8", 0x100, 0x8},
		{"SERIAL_CFG_PERLANE_DISABLE_5", 0x20, 0x5},
		{"SERIAL_CFG_PERLANE_DISABLE_4", 0x10, 0x4},
		{"SERIAL_CFG_PERLANE_DISABLE_7", 0x80, 0x7},
		{"SERIAL_CFG_PERLANE_DISABLE_6", 0x40, 0x6},
		{"SERIAL_CFG_PERLANE_DISABLE_1", 0x2, 0x1},
		{"SERIAL_CFG_PERLANE_DISABLE_0", 0x1, 0x0},
		{"SERIAL_CFG_PERLANE_DISABLE_3", 0x8, 0x3},
		{"SERIAL_CFG_PERLANE_DISABLE_2", 0x4, 0x2},
		{"SERIAL_CFG_PERLANE_DISABLE_15", 0x8000, 0xf},
		{"SERIAL_CFG_PERLANE_DISABLE_14", 0x4000, 0xe},
		{"SERIAL_CFG_PERLANE_DISABLE_11", 0x800, 0xb},
		{"SERIAL_CFG_PERLANE_DISABLE_10", 0x400, 0xa},
		{"SERIAL_CFG_PERLANE_DISABLE_13", 0x2000, 0xd},
		{"SERIAL_CFG_PERLANE_DISABLE_12", 0x1000, 0xc}
	} },
	{"PB1_GLB_CTRL_REG2", 0x220000c, {
		{"RXDBG_D2TH_BYP_VAL", 0xfe, 0x1},
		{"RXDBG_D2TH_BYP_EN", 0x1, 0x0},
		{"RXDBG_D3TH_BYP_EN", 0x100, 0x8},
		{"RXDBG_ETH_BYP_EN", 0x1000000, 0x18},
		{"RXDBG_DXTH_BYP_EN", 0x10000, 0x10},
		{"RXDBG_D3TH_BYP_VAL", 0xfe00, 0x9},
		{"RXDBG_DXTH_BYP_VAL", 0xfe0000, 0x11},
		{"RXDBG_ETH_BYP_VAL", 0xfe000000, 0x19}
	} },
	{"GARLIC_COHE_VCE_RB_WPTR2", 0x1420, {
		{"ADDRESS", 0x7fffc, 0x2}
	} },
	{"GARLIC_COHE_CP_RB1_WPTR", 0x1416, {
		{"ADDRESS", 0x7fffc, 0x2}
	} },
	{"PCIE_TX_REPLAY", 0x10010025, {
		{"TX_REPLAY_TIMER", 0xffff0000, 0x10},
		{"TX_REPLAY_NUM", 0x7, 0x0},
		{"TX_REPLAY_TIMER_OVERWRITE", 0x8000, 0xf}
	} },
	{"PB0_TX_LANE5_OVRD_REG0", 0x1208884, {
		{"TX_DCLK_EN_OVRD_EN_5", 0x2, 0x1},
		{"TX_DRV_PWRON_OVRD_VAL_5", 0x10, 0x4},
		{"TX_DRV_DATA_EN_OVRD_EN_5", 0x8, 0x3},
		{"TX_FRONTEND_PWRON_OVRD_VAL_5", 0x40, 0x6},
		{"TX_FRONTEND_PWRON_OVRD_EN_5", 0x80, 0x7},
		{"TX_DCLK_EN_OVRD_VAL_5", 0x1, 0x0},
		{"TX_DRV_DATA_EN_OVRD_VAL_5", 0x4, 0x2},
		{"TX_DRV_PWRON_OVRD_EN_5", 0x20, 0x5}
	} },
	{"PB0_RX_LANE11_SCI_STAT_OVRD_REG0", 0x1207608, {
		{"ELECIDLEDETEN_11", 0x8, 0x3},
		{"REQUESTFOM_11", 0x100, 0x8},
		{"ENABLEFOM_11", 0x80, 0x7},
		{"RESPONSEMODE_11", 0x200, 0x9},
		{"RXPWR_11", 0x7, 0x0},
		{"RXPRESETHINT_11", 0x70, 0x4}
	} },
	{"PCIE_STRAP_PI", 0x14000c2, {
		{"STRAP_TEST_TOGGLE_MODE", 0x20000000, 0x1d},
		{"STRAP_TEST_TOGGLE_PATTERN", 0x10000000, 0x1c},
		{"STRAP_QUICKSIM_START", 0x1, 0x0}
	} },
	{"PB1_PIF_PDNB_OVERRIDE_13", 0x2100035, {
		{"RXPWR_OVERRIDE_EN_13", 0x4000, 0xe},
		{"RXPWR_OVERRIDE_VAL_13", 0x38000, 0xf},
		{"RX_PDNB_OVERRIDE_EN_13", 0x10, 0x4},
		{"TXPWR_OVERRIDE_VAL_13", 0x3800, 0xb},
		{"TX_PDNB_OVERRIDE_VAL_13", 0xe, 0x1},
		{"RXEN_OVERRIDE_EN_13", 0x100, 0x8},
		{"TX_PDNB_OVERRIDE_EN_13", 0x1, 0x0},
		{"RXEN_OVERRIDE_VAL_13", 0x200, 0x9},
		{"TXPWR_OVERRIDE_EN_13", 0x400, 0xa},
		{"RX_PDNB_OVERRIDE_VAL_13", 0xe0, 0x5}
	} },
	{"PB1_PIF_PDNB_OVERRIDE_12", 0x2100034, {
		{"RXPWR_OVERRIDE_VAL_12", 0x38000, 0xf},
		{"TXPWR_OVERRIDE_VAL_12", 0x3800, 0xb},
		{"RX_PDNB_OVERRIDE_EN_12", 0x10, 0x4},
		{"RXEN_OVERRIDE_VAL_12", 0x200, 0x9},
		{"RXPWR_OVERRIDE_EN_12", 0x4000, 0xe},
		{"TX_PDNB_OVERRIDE_VAL_12", 0xe, 0x1},
		{"RXEN_OVERRIDE_EN_12", 0x100, 0x8},
		{"TX_PDNB_OVERRIDE_EN_12", 0x1, 0x0},
		{"TXPWR_OVERRIDE_EN_12", 0x400, 0xa},
		{"RX_PDNB_OVERRIDE_VAL_12", 0xe0, 0x5}
	} },
	{"PB1_PIF_PDNB_OVERRIDE_11", 0x2100033, {
		{"RXPWR_OVERRIDE_VAL_11", 0x38000, 0xf},
		{"RXEN_OVERRIDE_VAL_11", 0x200, 0x9},
		{"RXPWR_OVERRIDE_EN_11", 0x4000, 0xe},
		{"RX_PDNB_OVERRIDE_EN_11", 0x10, 0x4},
		{"TX_PDNB_OVERRIDE_VAL_11", 0xe, 0x1},
		{"TXPWR_OVERRIDE_VAL_11", 0x3800, 0xb},
		{"RXEN_OVERRIDE_EN_11", 0x100, 0x8},
		{"TXPWR_OVERRIDE_EN_11", 0x400, 0xa},
		{"TX_PDNB_OVERRIDE_EN_11", 0x1, 0x0},
		{"RX_PDNB_OVERRIDE_VAL_11", 0xe0, 0x5}
	} },
	{"PB1_TX_LANE9_OVRD_REG0", 0x2209484, {
		{"TX_DRV_PWRON_OVRD_VAL_9", 0x10, 0x4},
		{"TX_DRV_DATA_EN_OVRD_EN_9", 0x8, 0x3},
		{"TX_DCLK_EN_OVRD_EN_9", 0x2, 0x1},
		{"TX_DRV_PWRON_OVRD_EN_9", 0x20, 0x5},
		{"TX_DRV_DATA_EN_OVRD_VAL_9", 0x4, 0x2},
		{"TX_DCLK_EN_OVRD_VAL_9", 0x1, 0x0},
		{"TX_FRONTEND_PWRON_OVRD_VAL_9", 0x40, 0x6},
		{"TX_FRONTEND_PWRON_OVRD_EN_9", 0x80, 0x7}
	} },
	{"PB1_PIF_PDNB_OVERRIDE_15", 0x2100037, {
		{"RXPWR_OVERRIDE_EN_15", 0x4000, 0xe},
		{"RX_PDNB_OVERRIDE_EN_15", 0x10, 0x4},
		{"RXEN_OVERRIDE_EN_15", 0x100, 0x8},
		{"TX_PDNB_OVERRIDE_VAL_15", 0xe, 0x1},
		{"TXPWR_OVERRIDE_VAL_15", 0x3800, 0xb},
		{"RXPWR_OVERRIDE_VAL_15", 0x38000, 0xf},
		{"RX_PDNB_OVERRIDE_VAL_15", 0xe0, 0x5},
		{"TX_PDNB_OVERRIDE_EN_15", 0x1, 0x0},
		{"TXPWR_OVERRIDE_EN_15", 0x400, 0xa},
		{"RXEN_OVERRIDE_VAL_15", 0x200, 0x9}
	} },
	{"PB0_TX_LANE0_OVRD_REG0", 0x1208444, {
		{"TX_DCLK_EN_OVRD_EN_0", 0x2, 0x1},
		{"TX_DRV_PWRON_OVRD_EN_0", 0x20, 0x5},
		{"TX_DRV_PWRON_OVRD_VAL_0", 0x10, 0x4},
		{"TX_DRV_DATA_EN_OVRD_EN_0", 0x8, 0x3},
		{"TX_FRONTEND_PWRON_OVRD_EN_0", 0x80, 0x7},
		{"TX_FRONTEND_PWRON_OVRD_VAL_0", 0x40, 0x6},
		{"TX_DRV_DATA_EN_OVRD_VAL_0", 0x4, 0x2},
		{"TX_DCLK_EN_OVRD_VAL_0", 0x1, 0x0}
	} },
	{"PCIE_MC_ENH_CAP_LIST", 0xbc, {
		{"CAP_VER", 0xf0000, 0x10},
		{"NEXT_PTR", 0xfff00000, 0x14},
		{"CAP_ID", 0xffff, 0x0}
	} },
	{"PB0_RX_LANE0_SCI_STAT_OVRD_REG0", 0x1206448, {
		{"RESPONSEMODE_0", 0x200, 0x9},
		{"RXPWR_0", 0x7, 0x0},
		{"RXPRESETHINT_0", 0x70, 0x4},
		{"ELECIDLEDETEN_0", 0x8, 0x3},
		{"REQUESTFOM_0", 0x100, 0x8},
		{"ENABLEFOM_0", 0x80, 0x7}
	} },
	{"PB1_PIF_PDNB_OVERRIDE_14", 0x2100036, {
		{"RXPWR_OVERRIDE_EN_14", 0x4000, 0xe},
		{"RX_PDNB_OVERRIDE_EN_14", 0x10, 0x4},
		{"TX_PDNB_OVERRIDE_EN_14", 0x1, 0x0},
		{"RXEN_OVERRIDE_EN_14", 0x100, 0x8},
		{"TX_PDNB_OVERRIDE_VAL_14", 0xe, 0x1},
		{"TXPWR_OVERRIDE_VAL_14", 0x3800, 0xb},
		{"RX_PDNB_OVERRIDE_VAL_14", 0xe0, 0x5},
		{"TXPWR_OVERRIDE_EN_14", 0x400, 0xa},
		{"RXEN_OVERRIDE_VAL_14", 0x200, 0x9},
		{"RXPWR_OVERRIDE_VAL_14", 0x38000, 0xf}
	} },
	{"PB1_RX_LANE1_SCI_STAT_OVRD_REG0", 0x2206488, {
		{"RESPONSEMODE_1", 0x200, 0x9},
		{"RXPRESETHINT_1", 0x70, 0x4},
		{"ELECIDLEDETEN_1", 0x8, 0x3},
		{"RXPWR_1", 0x7, 0x0},
		{"ENABLEFOM_1", 0x80, 0x7},
		{"REQUESTFOM_1", 0x100, 0x8}
	} },
	{"PB0_TX_GLB_CTRL_REG0", 0x1208000, {
		{"TX_DRV_DATA_DSRT_DLY_VAL", 0x38, 0x3},
		{"TX_DCLK_EN_LSX_ALWAYS_ON", 0x800000, 0x17},
		{"TX_CFG_RPTR_RST_VAL_GEN1", 0x700, 0x8},
		{"TX_CFG_RPTR_RST_VAL_GEN3", 0x1c000, 0xe},
		{"TX_CFG_RPTR_RST_VAL_GEN2", 0x3800, 0xb},
		{"TX_DATA_CLK_GATING", 0x80000, 0x13},
		{"TX_FRONTEND_PWRON_IN_OFF", 0x1000000, 0x18},
		{"TX_STAGGER_CTRL", 0x60000, 0x11},
		{"TX_PRESET_TABLE_BYPASS", 0x100000, 0x14},
		{"TX_DRV_DATA_ASRT_DLY_VAL", 0x7, 0x0},
		{"TX_COEFF_ROUND_EN", 0x200000, 0x15},
		{"TX_COEFF_ROUND_DIR_VER", 0x400000, 0x16}
	} },
	{"PCIE_LTR_ENH_CAP_LIST", 0xc8, {
		{"CAP_VER", 0xf0000, 0x10},
		{"NEXT_PTR", 0xfff00000, 0x14},
		{"CAP_ID", 0xffff, 0x0}
	} },
	{"SMBUS_SLV_CNTL1", 0x14fe, {
		{"SMB_DAT_HOLD_TIME_MARGIN", 0xfc000000, 0x1a},
		{"SMB_TIMEOUT_THRESHOLD", 0x3fffff, 0x0},
		{"SMB_TIMEOUT_DIS", 0x2000000, 0x19},
		{"SMB_XTALIN_FREQUENCY_SEL", 0x1000000, 0x18}
	} },
	{"PB1_GLB_CTRL_REG4", 0x2200014, {
		{"DBG_RXDFEMUX_BYP_VAL", 0x30000, 0x10},
		{"DBG_RXDFEMUX_BYP_EN", 0x40000, 0x12},
		{"DBG_RXDLL_VREG_REF_SEL", 0x4000000, 0x1a},
		{"PWRGOOD_OVRD", 0x8000000, 0x1b},
		{"DBG_RXAPU_EXEC", 0x3c00000, 0x16},
		{"DBG_RXAPU_INST", 0xffff, 0x0},
		{"DBG_RXRDATA_GATING_DISABLE", 0x10000000, 0x1c}
	} },
	{"PB1_PLL_RO0_CTRL_REG0", 0x2204440, {
		{"PLL_DBG_RO_EXT_RESET_EN_0", 0x4, 0x2},
		{"PLL_DBG_RO_LF_CNTRL_0", 0x7f0, 0x4},
		{"PLL_DBG_RO_ANALOG_SEL_0", 0x3, 0x0},
		{"PLL_TST_RO_USAMPLE_EN_0", 0x800, 0xb},
		{"PLL_DBG_RO_VCTL_ADC_EN_0", 0x8, 0x3}
	} },
	{"PCIE_RX_NUM_NAK", 0x140000e, {
		{"RX_NUM_NAK", 0xffffffff, 0x0}
	} },
	{"PB1_TX_LANE13_CTRL_REG0", 0x2209880, {
		{"TX_CFG_SWING_BOOST_EN_13", 0x4, 0x2},
		{"TX_DBG_PRBS_EN_13", 0x8, 0x3},
		{"TX_CFG_DISPCLK_MODE_13", 0x1, 0x0},
		{"TX_CFG_INV_DATA_13", 0x2, 0x1}
	} },
	{"PB1_TX_LANE3_OVRD_REG0", 0x2208604, {
		{"TX_DCLK_EN_OVRD_EN_3", 0x2, 0x1},
		{"TX_DRV_DATA_EN_OVRD_EN_3", 0x8, 0x3},
		{"TX_DRV_PWRON_OVRD_VAL_3", 0x10, 0x4},
		{"TX_DRV_PWRON_OVRD_EN_3", 0x20, 0x5},
		{"TX_FRONTEND_PWRON_OVRD_VAL_3", 0x40, 0x6},
		{"TX_FRONTEND_PWRON_OVRD_EN_3", 0x80, 0x7},
		{"TX_DCLK_EN_OVRD_VAL_3", 0x1, 0x0},
		{"TX_DRV_DATA_EN_OVRD_VAL_3", 0x4, 0x2}
	} },
	{"PB0_TX_LANE6_OVRD_REG0", 0x1208904, {
		{"TX_DCLK_EN_OVRD_EN_6", 0x2, 0x1},
		{"TX_DRV_DATA_EN_OVRD_EN_6", 0x8, 0x3},
		{"TX_DRV_PWRON_OVRD_VAL_6", 0x10, 0x4},
		{"TX_DRV_PWRON_OVRD_EN_6", 0x20, 0x5},
		{"TX_FRONTEND_PWRON_OVRD_EN_6", 0x80, 0x7},
		{"TX_FRONTEND_PWRON_OVRD_VAL_6", 0x40, 0x6},
		{"TX_DCLK_EN_OVRD_VAL_6", 0x1, 0x0},
		{"TX_DRV_DATA_EN_OVRD_VAL_6", 0x4, 0x2}
	} },
	{"PB1_RX_LANE8_CTRL_REG0", 0x2207440, {
		{"RX_CFG_OVR_PWRSF_8", 0x2000, 0xd},
		{"RX_TST_BSCAN_EN_8", 0x1000, 0xc},
		{"RX_BACKUP_8", 0xff, 0x0},
		{"RX_DBG_ANALOG_SEL_8", 0xc00, 0xa}
	} },
	{"PB1_RX_GLB_SCI_STAT_OVRD_REG0", 0x2206028, {
		{"IGNR_RXPWR_SCI_UPDT_L4T7", 0x2, 0x1},
		{"IGNR_ELECIDLEDETEN_SCI_UPDT_L0T3", 0x10, 0x4},
		{"IGNR_ENABLEFOM_SCI_UPDT_L12T15", 0x8000, 0xf},
		{"IGNR_RXPRESETHINT_SCI_UPDT_L8T11", 0x400, 0xa},
		{"IGNR_REQUESTFOM_SCI_UPDT_L12T15", 0x80000, 0x13},
		{"IGNR_RESPONSEMODE_SCI_UPDT_L8T11", 0x400000, 0x16},
		{"IGNR_RXPWR_SCI_UPDT_L8T11", 0x4, 0x2},
		{"IGNR_RESPONSEMODE_SCI_UPDT_L4T7", 0x200000, 0x15},
		{"IGNR_REQUESTFOM_SCI_UPDT_L4T7", 0x20000, 0x11},
		{"IGNR_ENABLEFOM_SCI_UPDT_L4T7", 0x2000, 0xd},
		{"IGNR_RXPWR_SCI_UPDT_L12T15", 0x8, 0x3},
		{"IGNR_REQUESTFOM_SCI_UPDT_L8T11", 0x40000, 0x12},
		{"IGNR_ELECIDLEDETEN_SCI_UPDT_L8T11", 0x40, 0x6},
		{"IGNR_ENABLEFOM_SCI_UPDT_L8T11", 0x4000, 0xe},
		{"IGNR_ELECIDLEDETEN_SCI_UPDT_L4T7", 0x20, 0x5},
		{"IGNR_RXPRESETHINT_SCI_UPDT_L0T3", 0x100, 0x8},
		{"IGNR_RESPONSEMODE_SCI_UPDT_L0T3", 0x100000, 0x14},
		{"IGNR_RESPONSEMODE_SCI_UPDT_L12T15", 0x800000, 0x17},
		{"IGNR_RXPWR_SCI_UPDT_L0T3", 0x1, 0x0},
		{"IGNR_ELECIDLEDETEN_SCI_UPDT_L12T15", 0x80, 0x7},
		{"IGNR_REQUESTFOM_SCI_UPDT_L0T3", 0x10000, 0x10},
		{"IGNR_RXPRESETHINT_SCI_UPDT_L12T15", 0x800, 0xb},
		{"IGNR_RXPRESETHINT_SCI_UPDT_L4T7", 0x200, 0x9},
		{"IGNR_ENABLEFOM_SCI_UPDT_L0T3", 0x1000, 0xc}
	} },
	{"PB1_RX_LANE3_CTRL_REG0", 0x2206600, {
		{"RX_CFG_OVR_PWRSF_3", 0x2000, 0xd},
		{"RX_DBG_ANALOG_SEL_3", 0xc00, 0xa},
		{"RX_BACKUP_3", 0xff, 0x0},
		{"RX_TST_BSCAN_EN_3", 0x1000, 0xc}
	} },
	{"PCIE_PERF_CNTL_TXCLK2", 0x1400095, {
		{"COUNTER1_UPPER", 0xff000000, 0x18},
		{"EVENT0_SEL", 0xff, 0x0},
		{"EVENT1_SEL", 0xff00, 0x8},
		{"COUNTER0_UPPER", 0xff0000, 0x10}
	} },
	{"PB0_TX_LANE11_CTRL_REG0", 0x1209600, {
		{"TX_CFG_SWING_BOOST_EN_11", 0x4, 0x2},
		{"TX_CFG_INV_DATA_11", 0x2, 0x1},
		{"TX_DBG_PRBS_EN_11", 0x8, 0x3},
		{"TX_CFG_DISPCLK_MODE_11", 0x1, 0x0}
	} },
	{"PCIE_ATS_CAP", 0xad, {
		{"PAGE_ALIGNED_REQUEST", 0x20, 0x5},
		{"INVALIDATE_Q_DEPTH", 0x1f, 0x0},
		{"GLOBAL_INVALIDATE_SUPPORTED", 0x40, 0x6}
	} },
	{"PB1_PLL_RO2_SCI_STAT_OVRD_REG0", 0x2204468, {
		{"PLL_RO2_FREQMODE", 0x300, 0x8},
		{"PLL_RO2_IGNR_PLLPWR_SCI_UPDT", 0x1, 0x0},
		{"PLL_RO2_PLLPWR", 0x70, 0x4},
		{"PLL_RO2_IGNR_FREQMODE_SCI_UPDT", 0x2, 0x1}
	} },
	{"PB0_PIF_PRG6", 0x1100003, {
		{"PRG_SPEEDCHANGE_STEP4_DELAY", 0x3ffff, 0x0}
	} },
	{"PB0_PIF_PRG7", 0x1100004, {
		{"PRG_SPEEDCHANGE_STEP4_FIRSTGEN3_DELAY", 0x3ffff, 0x0}
	} },
	{"PB0_PIF_PRG4", 0x110001e, {
		{"PRG_SPEEDCHANGE_STEP2_DELAY", 0x3ffff, 0x0}
	} },
	{"PB1_RX_LANE7_CTRL_REG0", 0x2206a00, {
		{"RX_DBG_ANALOG_SEL_7", 0xc00, 0xa},
		{"RX_BACKUP_7", 0xff, 0x0},
		{"RX_TST_BSCAN_EN_7", 0x1000, 0xc},
		{"RX_CFG_OVR_PWRSF_7", 0x2000, 0xd}
	} },
	{"PB0_PIF_PRG2", 0x110001c, {
		{"PRG_SERVICE2_STEP4_DELAY", 0x3ffff, 0x0}
	} },
	{"CONFIG_APER_SIZE", 0x150c, {
		{"APER_SIZE", 0xffffffff, 0x0}
	} },
	{"PB0_PIF_PRG0", 0x110001a, {
		{"PRG_RXDETECT_SAMPL_TIME", 0x3ffff, 0x0}
	} },
	{"PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_0", 0x14000e7, {
		{"SUBSTATE_PWR_ALLOC", 0xff, 0x0}
	} },
	{"PCIE_LANE_ERROR_STATUS", 0x9e, {
		{"RESERVED", 0xffff0000, 0x10},
		{"LANE_ERROR_STATUS_BITS", 0xffff, 0x0}
	} },
	{"PEER2_FB_OFFSET_LO", 0x14ee, {
		{"PEER2_FB_OFFSET_LO", 0xfffff, 0x0},
		{"PEER2_FB_EN", 0x80000000, 0x1f}
	} },
	{"BIF_LNCNT_RESET", 0x1488, {
		{"RESET_LNCNT_EN", 0x1, 0x0}
	} },
	{"PB0_DFT_JIT_INJ_REG2", 0x1203008, {
		{"DFT_LANE_EN", 0xffff, 0x0}
	} },
	{"PB1_PLL_LC3_SCI_STAT_OVRD_REG0", 0x220450c, {
		{"PLL_LC3_PLLPWR", 0x70, 0x4},
		{"PLL_LC3_IGNR_PLLPWR_SCI_UPDT", 0x1, 0x0},
		{"PLL_LC3_FREQMODE", 0x300, 0x8},
		{"PLL_LC3_IGNR_FREQMODE_SCI_UPDT", 0x2, 0x1}
	} },
	{"PCIE_PERF_COUNT0_MST_R_CLK", 0x1400085, {
		{"COUNTER0", 0xffffffff, 0x0}
	} },
	{"PCIE_TX_VENDOR_SPECIFIC", 0x10010022, {
		{"TX_VENDOR_DATA", 0xffffff, 0x0}
	} },
	{"PB1_RX_GLB_CTRL_REG5", 0x2206014, {
		{"RX_ADAPT_AUX_PWRON_MODE", 0x80000000, 0x1f},
		{"RX_CFG_LEQ_POLE_BYP_EN_GEN3", 0x20000, 0x11},
		{"RX_CFG_LEQ_POLE_BYP_EN_GEN2", 0x10000, 0x10},
		{"RX_CFG_LEQ_POLE_BYP_EN_GEN1", 0x8000, 0xf},
		{"RX_CFG_LEQ_SHUNT_EN_GEN3", 0x100000, 0x14},
		{"RX_CFG_LEQ_DCATTN_BYP_VAL_GEN2", 0x3e0, 0x5},
		{"RX_CFG_LEQ_DCATTN_BYP_VAL_GEN3", 0x7c00, 0xa},
		{"RX_CFG_LEQ_DCATTN_BYP_VAL_GEN1", 0x1f, 0x0},
		{"RX_CFG_TERM_MODE_GEN2", 0x10000000, 0x1c},
		{"RX_FORCE_DLL_RST_RXPWR_LS2OFF_TO_LS0", 0x40000000, 0x1e},
		{"RX_CFG_LEQ_SHUNT_EN_GEN1", 0x40000, 0x12},
		{"RX_CFG_LEQ_SHUNT_EN_GEN2", 0x80000, 0x13},
		{"RX_CFG_TERM_MODE_GEN1", 0x8000000, 0x1b},
		{"RX_CFG_TERM_MODE_GEN3", 0x20000000, 0x1d}
	} },
	{"PB0_RX_LANE1_SCI_STAT_OVRD_REG0", 0x1206488, {
		{"RESPONSEMODE_1", 0x200, 0x9},
		{"RXPRESETHINT_1", 0x70, 0x4},
		{"ELECIDLEDETEN_1", 0x8, 0x3},
		{"RXPWR_1", 0x7, 0x0},
		{"ENABLEFOM_1", 0x80, 0x7},
		{"REQUESTFOM_1", 0x100, 0x8}
	} },
	{"MM_CFGREGS_CNTL", 0x1513, {
		{"MM_WR_TO_CFG_EN", 0x8, 0x3},
		{"MM_CFG_FUNC_SEL", 0x7, 0x0}
	} },
	{"PCIE_CORR_ERR_MASK", 0x59, {
		{"CORR_INT_ERR_MASK", 0x4000, 0xe},
		{"BAD_TLP_MASK", 0x40, 0x6},
		{"REPLAY_NUM_ROLLOVER_MASK", 0x100, 0x8},
		{"ADVISORY_NONFATAL_ERR_MASK", 0x2000, 0xd},
		{"RCV_ERR_MASK", 0x1, 0x0},
		{"REPLAY_TIMER_TIMEOUT_MASK", 0x1000, 0xc},
		{"HDR_LOG_OVFL_MASK", 0x8000, 0xf},
		{"BAD_DLLP_MASK", 0x80, 0x7}
	} },
	{"BIF_SSA_GFX3_LOWER", 0x14d0, {
		{"SSA_GFX3_REG_STALL_EN", 0x80000000, 0x1f},
		{"SSA_GFX3_LOWER", 0x3fffc, 0x2},
		{"SSA_GFX3_REG_CMP_EN", 0x40000000, 0x1e}
	} },
	{"PB0_TX_LANE7_OVRD_REG0", 0x1208a04, {
		{"TX_DCLK_EN_OVRD_EN_7", 0x2, 0x1},
		{"TX_DRV_DATA_EN_OVRD_EN_7", 0x8, 0x3},
		{"TX_DCLK_EN_OVRD_VAL_7", 0x1, 0x0},
		{"TX_DRV_PWRON_OVRD_VAL_7", 0x10, 0x4},
		{"TX_FRONTEND_PWRON_OVRD_VAL_7", 0x40, 0x6},
		{"TX_FRONTEND_PWRON_OVRD_EN_7", 0x80, 0x7},
		{"TX_DRV_PWRON_OVRD_EN_7", 0x20, 0x5},
		{"TX_DRV_DATA_EN_OVRD_VAL_7", 0x4, 0x2}
	} },
	{"PB0_GLB_SCI_STAT_OVRD_REG0", 0x120001c, {
		{"IGNR_ALL_SCI_UPDT_L0T3", 0x1, 0x0},
		{"IGNR_ALL_SCI_UPDT_L12T15", 0x8, 0x3},
		{"IGNR_ALL_SCI_UPDT_L8T11", 0x4, 0x2},
		{"IGNR_ALL_SCI_UPDT_L4T7", 0x2, 0x1},
		{"TXNIMP", 0xf00, 0x8},
		{"IGNR_IMPCAL_ACTIVE_SCI_UPDT", 0x10, 0x4},
		{"TXPIMP", 0xf000, 0xc},
		{"RXIMP", 0xf0000, 0x10},
		{"IMPCAL_ACTIVE", 0x100000, 0x14}
	} },
	{"PB0_GLB_SCI_STAT_OVRD_REG1", 0x1200020, {
		{"IGNR_MODE_SCI_UPDT_L0T3", 0x1, 0x0},
		{"IGNR_FREQDIV_SCI_UPDT_L0T3", 0x2, 0x1},
		{"FREQDIV_3", 0xc0000000, 0x1e},
		{"FREQDIV_2", 0xc000000, 0x1a},
		{"FREQDIV_1", 0xc00000, 0x16},
		{"FREQDIV_0", 0xc0000, 0x12},
		{"MODE_2", 0x3000000, 0x18},
		{"MODE_3", 0x30000000, 0x1c},
		{"MODE_0", 0x30000, 0x10},
		{"MODE_1", 0x300000, 0x14},
		{"IGNR_DLL_LOCK_SCI_UPDT_L0T3", 0x4, 0x2},
		{"DLL_LOCK_1", 0x2000, 0xd},
		{"DLL_LOCK_0", 0x1000, 0xc},
		{"DLL_LOCK_3", 0x8000, 0xf},
		{"DLL_LOCK_2", 0x4000, 0xe}
	} },
	{"PB0_GLB_SCI_STAT_OVRD_REG2", 0x1200024, {
		{"IGNR_DLL_LOCK_SCI_UPDT_L4T7", 0x4, 0x2},
		{"MODE_4", 0x30000, 0x10},
		{"FREQDIV_7", 0xc0000000, 0x1e},
		{"FREQDIV_6", 0xc000000, 0x1a},
		{"FREQDIV_5", 0xc00000, 0x16},
		{"FREQDIV_4", 0xc0000, 0x12},
		{"IGNR_MODE_SCI_UPDT_L4T7", 0x1, 0x0},
		{"MODE_6", 0x3000000, 0x18},
		{"MODE_7", 0x30000000, 0x1c},
		{"IGNR_FREQDIV_SCI_UPDT_L4T7", 0x2, 0x1},
		{"MODE_5", 0x300000, 0x14},
		{"DLL_LOCK_5", 0x2000, 0xd},
		{"DLL_LOCK_4", 0x1000, 0xc},
		{"DLL_LOCK_7", 0x8000, 0xf},
		{"DLL_LOCK_6", 0x4000, 0xe}
	} },
	{"PB0_GLB_SCI_STAT_OVRD_REG3", 0x1200028, {
		{"FREQDIV_9", 0xc00000, 0x16},
		{"FREQDIV_8", 0xc0000, 0x12},
		{"IGNR_FREQDIV_SCI_UPDT_L8T11", 0x2, 0x1},
		{"MODE_11", 0x30000000, 0x1c},
		{"DLL_LOCK_11", 0x8000, 0xf},
		{"DLL_LOCK_10", 0x4000, 0xe},
		{"MODE_10", 0x3000000, 0x18},
		{"FREQDIV_10", 0xc000000, 0x1a},
		{"DLL_LOCK_9", 0x2000, 0xd},
		{"DLL_LOCK_8", 0x1000, 0xc},
		{"IGNR_DLL_LOCK_SCI_UPDT_L8T11", 0x4, 0x2},
		{"IGNR_MODE_SCI_UPDT_L8T11", 0x1, 0x0},
		{"FREQDIV_11", 0xc0000000, 0x1e},
		{"MODE_8", 0x30000, 0x10},
		{"MODE_9", 0x300000, 0x14}
	} },
	{"PCIE_LC_STATE11", 0x1400027, {
		{"LC_PREV_STATE44", 0x3f, 0x0},
		{"LC_PREV_STATE45", 0x3f00, 0x8},
		{"LC_PREV_STATE46", 0x3f0000, 0x10},
		{"LC_PREV_STATE47", 0x3f000000, 0x18}
	} },
	{"PCIE_LC_STATE10", 0x1400026, {
		{"LC_PREV_STATE40", 0x3f, 0x0},
		{"LC_PREV_STATE41", 0x3f00, 0x8},
		{"LC_PREV_STATE42", 0x3f0000, 0x10},
		{"LC_PREV_STATE43", 0x3f000000, 0x18}
	} },
	{"PCIE_DEV_SERIAL_NUM_DW2", 0x52, {
		{"SERIAL_NUMBER_HI", 0xffffffff, 0x0}
	} },
	{"PCIE_FC_P", 0x10010060, {
		{"PD_CREDITS", 0xff, 0x0},
		{"PH_CREDITS", 0xff00, 0x8}
	} },
	{"PCIE_DEV_SERIAL_NUM_DW1", 0x51, {
		{"SERIAL_NUMBER_LO", 0xffffffff, 0x0}
	} },
	{"PB0_RX_LANE5_SCI_STAT_OVRD_REG0", 0x1206888, {
		{"ELECIDLEDETEN_5", 0x8, 0x3},
		{"RESPONSEMODE_5", 0x200, 0x9},
		{"RXPWR_5", 0x7, 0x0},
		{"ENABLEFOM_5", 0x80, 0x7},
		{"REQUESTFOM_5", 0x100, 0x8},
		{"RXPRESETHINT_5", 0x70, 0x4}
	} },
	{"PCIE_OUTSTAND_PAGE_REQ_ALLOC", 0xb3, {
		{"OUTSTAND_PAGE_REQ_ALLOC", 0xffffffff, 0x0}
	} },
	{"PCIE_DPA_CNTL", 0x97, {
		{"SUBSTATE_CNTL", 0x1f, 0x0}
	} },
	{"PB1_PIF_SCRATCH", 0x2100001, {
		{"PIF_SCRATCH", 0xffffffff, 0x0}
	} },
	{"PB1_PIF_PWRDOWN_1", 0x2100013, {
		{"PLL_POWER_STATE_IN_OFF_1", 0x1c00, 0xa},
		{"PLL_RAMP_UP_TIME_1", 0x7000000, 0x18},
		{"PLLPWR_OVERRIDE_VAL_1", 0xe0000000, 0x1d},
		{"PLL_POWER_STATE_IN_TXS2_1", 0x380, 0x7},
		{"PLLPWR_OVERRIDE_EN_1", 0x10000000, 0x1c},
		{"TX_POWER_STATE_IN_TXS2_1", 0x7, 0x0},
		{"FORCE_RXEN_IN_L0s_1", 0x8, 0x3},
		{"RX_POWER_STATE_IN_RXS2_1", 0x70, 0x4},
		{"TX2P5CLK_CLOCK_GATING_EN_1", 0x10000, 0x10}
	} },
	{"PB1_PIF_PWRDOWN_0", 0x2100012, {
		{"PLL_RAMP_UP_TIME_0", 0x7000000, 0x18},
		{"PLL_POWER_STATE_IN_OFF_0", 0x1c00, 0xa},
		{"PLL_POWER_STATE_IN_TXS2_0", 0x380, 0x7},
		{"PLLPWR_OVERRIDE_EN_0", 0x10000000, 0x1c},
		{"TX_POWER_STATE_IN_TXS2_0", 0x7, 0x0},
		{"FORCE_RXEN_IN_L0s_0", 0x8, 0x3},
		{"PLLPWR_OVERRIDE_VAL_0", 0xe0000000, 0x1d},
		{"TX2P5CLK_CLOCK_GATING_EN_0", 0x10000, 0x10},
		{"RX_POWER_STATE_IN_RXS2_0", 0x70, 0x4}
	} },
	{"PB0_PIF_SEQ_STATUS_8", 0x1100038, {
		{"SEQ_CALIBRATION_8", 0x1, 0x0},
		{"SEQ_EXIT_L1_TO_L0_8", 0x8, 0x3},
		{"SEQ_RXDETECT_8", 0x2, 0x1},
		{"SEQ_SPEED_CHANGE_8", 0x40, 0x6},
		{"SEQ_ENTER_L1_FROM_L0_8", 0x20, 0x5},
		{"SEQ_PHASE_8", 0x700, 0x8},
		{"SEQ_EXIT_L1_TO_L0S_8", 0x4, 0x2},
		{"SEQ_ENTER_L1_FROM_L0S_8", 0x10, 0x4}
	} },
	{"PB0_PIF_SEQ_STATUS_9", 0x1100039, {
		{"SEQ_CALIBRATION_9", 0x1, 0x0},
		{"SEQ_EXIT_L1_TO_L0_9", 0x8, 0x3},
		{"SEQ_RXDETECT_9", 0x2, 0x1},
		{"SEQ_SPEED_CHANGE_9", 0x40, 0x6},
		{"SEQ_ENTER_L1_FROM_L0_9", 0x20, 0x5},
		{"SEQ_PHASE_9", 0x700, 0x8},
		{"SEQ_EXIT_L1_TO_L0S_9", 0x4, 0x2},
		{"SEQ_ENTER_L1_FROM_L0S_9", 0x10, 0x4}
	} },
	{"PB0_PIF_PWRDOWN_0", 0x1100012, {
		{"PLL_RAMP_UP_TIME_0", 0x7000000, 0x18},
		{"PLL_POWER_STATE_IN_OFF_0", 0x1c00, 0xa},
		{"PLL_POWER_STATE_IN_TXS2_0", 0x380, 0x7},
		{"PLLPWR_OVERRIDE_EN_0", 0x10000000, 0x1c},
		{"TX_POWER_STATE_IN_TXS2_0", 0x7, 0x0},
		{"FORCE_RXEN_IN_L0s_0", 0x8, 0x3},
		{"PLLPWR_OVERRIDE_VAL_0", 0xe0000000, 0x1d},
		{"TX2P5CLK_CLOCK_GATING_EN_0", 0x10000, 0x10},
		{"RX_POWER_STATE_IN_RXS2_0", 0x70, 0x4}
	} },
	{"PB0_PIF_PWRDOWN_1", 0x1100013, {
		{"PLL_POWER_STATE_IN_OFF_1", 0x1c00, 0xa},
		{"PLL_RAMP_UP_TIME_1", 0x7000000, 0x18},
		{"PLLPWR_OVERRIDE_VAL_1", 0xe0000000, 0x1d},
		{"PLL_POWER_STATE_IN_TXS2_1", 0x380, 0x7},
		{"PLLPWR_OVERRIDE_EN_1", 0x10000000, 0x1c},
		{"TX_POWER_STATE_IN_TXS2_1", 0x7, 0x0},
		{"FORCE_RXEN_IN_L0s_1", 0x8, 0x3},
		{"RX_POWER_STATE_IN_RXS2_1", 0x70, 0x4},
		{"TX2P5CLK_CLOCK_GATING_EN_1", 0x10000, 0x10}
	} },
	{"BIF_DOORBELL_CNTL", 0x14c3, {
		{"UNTRANS_LBACK_EN", 0x4, 0x2},
		{"TRANS_CHECK_DIS", 0x2, 0x1},
		{"NON_CONSECUTIVE_BE_ZERO_DIS", 0x8, 0x3},
		{"SELF_RING_DIS", 0x1, 0x0}
	} },
	{"PB1_STRAP_RX_REG0", 0x2202028, {
		{"STRAP_RX_CFG_DLL_FLOCK_DISABLE", 0x20, 0x5},
		{"STRAP_RX_CFG_LEQ_TIME", 0xf00000, 0x14},
		{"STRAP_DBG_RXPI_OFFSET_BYP_EN", 0x40, 0x6},
		{"STRAP_RX_CFG_OC_TIME", 0xf000000, 0x18},
		{"STRAP_BG_CFG_LC_REG_VREF0_SEL", 0x300, 0x8},
		{"STRAP_RX_CFG_CDR_TIME", 0xf000, 0xc},
		{"STRAP_RX_CFG_TERM_MODE", 0x80000000, 0x1f},
		{"STRAP_TX_CFG_RPTR_RST_VAL", 0x70000000, 0x1c},
		{"STRAP_RX_CFG_LEQ_DCATTN_BYP_DIS", 0x80, 0x7},
		{"STRAP_RX_CFG_FOM_TIME", 0xf0000, 0x10},
		{"STRAP_RX_CFG_TH_LOOP_GAIN", 0x1e, 0x1},
		{"STRAP_BG_CFG_LC_REG_VREF1_SEL", 0xc00, 0xa}
	} },
	{"PB0_PIF_SEQ_STATUS_2", 0x110002a, {
		{"SEQ_EXIT_L1_TO_L0_2", 0x8, 0x3},
		{"SEQ_CALIBRATION_2", 0x1, 0x0},
		{"SEQ_PHASE_2", 0x700, 0x8},
		{"SEQ_ENTER_L1_FROM_L0S_2", 0x10, 0x4},
		{"SEQ_EXIT_L1_TO_L0S_2", 0x4, 0x2},
		{"SEQ_SPEED_CHANGE_2", 0x40, 0x6},
		{"SEQ_RXDETECT_2", 0x2, 0x1},
		{"SEQ_ENTER_L1_FROM_L0_2", 0x20, 0x5}
	} },
	{"PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_4", 0x14000eb, {
		{"SUBSTATE_PWR_ALLOC", 0xff, 0x0}
	} },
	{"PB1_TX_LANE12_SCI_STAT_OVRD_REG0", 0x2209848, {
		{"DEEMPH_12", 0x80, 0x7},
		{"TXMARG_12", 0x70, 0x4},
		{"TXPWR_12", 0x7, 0x0},
		{"INCOHERENTCK_12", 0x8, 0x3},
		{"COEFFICIENTID_12", 0x300, 0x8},
		{"COEFFICIENT_12", 0xfc00, 0xa}
	} },
	{"PB0_PIF_SEQ_STATUS_1", 0x1100029, {
		{"SEQ_CALIBRATION_1", 0x1, 0x0},
		{"SEQ_EXIT_L1_TO_L0_1", 0x8, 0x3},
		{"SEQ_PHASE_1", 0x700, 0x8},
		{"SEQ_EXIT_L1_TO_L0S_1", 0x4, 0x2},
		{"SEQ_ENTER_L1_FROM_L0S_1", 0x10, 0x4},
		{"SEQ_RXDETECT_1", 0x2, 0x1},
		{"SEQ_SPEED_CHANGE_1", 0x40, 0x6},
		{"SEQ_ENTER_L1_FROM_L0_1", 0x20, 0x5}
	} },
	{"PB0_TX_LANE11_SCI_STAT_OVRD_REG0", 0x1209608, {
		{"DEEMPH_11", 0x80, 0x7},
		{"COEFFICIENTID_11", 0x300, 0x8},
		{"TXPWR_11", 0x7, 0x0},
		{"TXMARG_11", 0x70, 0x4},
		{"INCOHERENTCK_11", 0x8, 0x3},
		{"COEFFICIENT_11", 0xfc00, 0xa}
	} },
	{"PCIE_TX_CREDITS_INIT_CPL", 0x10010035, {
		{"TX_CREDITS_INIT_CPLH", 0xff0000, 0x10},
		{"TX_CREDITS_INIT_CPLD", 0xfff, 0x0}
	} },
	{"PCIE_UNCORR_ERR_SEVERITY", 0x57, {
		{"SURPDN_ERR_SEVERITY", 0x20, 0x5},
		{"UNCORR_INT_ERR_SEVERITY", 0x400000, 0x16},
		{"CPL_ABORT_ERR_SEVERITY", 0x8000, 0xf},
		{"FC_ERR_SEVERITY", 0x2000, 0xd},
		{"ECRC_ERR_SEVERITY", 0x80000, 0x13},
		{"DLP_ERR_SEVERITY", 0x10, 0x4},
		{"TLP_PREFIX_BLOCKED_ERR_SEVERITY", 0x2000000, 0x19},
		{"UNEXP_CPL_SEVERITY", 0x10000, 0x10},
		{"ATOMICOP_EGRESS_BLOCKED_SEVERITY", 0x1000000, 0x18},
		{"ACS_VIOLATION_SEVERITY", 0x200000, 0x15},
		{"MAL_TLP_SEVERITY", 0x40000, 0x12},
		{"MC_BLOCKED_TLP_SEVERITY", 0x800000, 0x17},
		{"PSN_ERR_SEVERITY", 0x1000, 0xc},
		{"RCV_OVFL_SEVERITY", 0x20000, 0x11},
		{"CPL_TIMEOUT_SEVERITY", 0x4000, 0xe},
		{"UNSUPP_REQ_ERR_SEVERITY", 0x100000, 0x14}
	} },
	{"PB1_PIF_PDNB_OVERRIDE_0", 0x2100020, {
		{"TX_PDNB_OVERRIDE_EN_0", 0x1, 0x0},
		{"TX_PDNB_OVERRIDE_VAL_0", 0xe, 0x1},
		{"TXPWR_OVERRIDE_EN_0", 0x400, 0xa},
		{"TXPWR_OVERRIDE_VAL_0", 0x3800, 0xb},
		{"RXPWR_OVERRIDE_VAL_0", 0x38000, 0xf},
		{"RXEN_OVERRIDE_EN_0", 0x100, 0x8},
		{"RXPWR_OVERRIDE_EN_0", 0x4000, 0xe},
		{"RXEN_OVERRIDE_VAL_0", 0x200, 0x9},
		{"RX_PDNB_OVERRIDE_EN_0", 0x10, 0x4},
		{"RX_PDNB_OVERRIDE_VAL_0", 0xe0, 0x5}
	} },
	{"PB0_TX_LANE10_OVRD_REG0", 0x1209504, {
		{"TX_DCLK_EN_OVRD_EN_10", 0x2, 0x1},
		{"TX_DRV_DATA_EN_OVRD_EN_10", 0x8, 0x3},
		{"TX_FRONTEND_PWRON_OVRD_EN_10", 0x80, 0x7},
		{"TX_DRV_PWRON_OVRD_VAL_10", 0x10, 0x4},
		{"TX_DRV_DATA_EN_OVRD_VAL_10", 0x4, 0x2},
		{"TX_DCLK_EN_OVRD_VAL_10", 0x1, 0x0},
		{"TX_DRV_PWRON_OVRD_EN_10", 0x20, 0x5},
		{"TX_FRONTEND_PWRON_OVRD_VAL_10", 0x40, 0x6}
	} },
	{"PCIE_BAR1_CNTL", 0x82, {
		{"BAR_TOTAL_NUM", 0xe0, 0x5},
		{"BAR_SIZE", 0x1f00, 0x8},
		{"BAR_INDEX", 0x7, 0x0}
	} },
	{"GPU_HDP_FLUSH_REQ", 0x1537, {
		{"SDMA0", 0x400, 0xa},
		{"CP8", 0x100, 0x8},
		{"CP9", 0x200, 0x9},
		{"SDMA1", 0x800, 0xb},
		{"CP0", 0x1, 0x0},
		{"CP1", 0x2, 0x1},
		{"CP2", 0x4, 0x2},
		{"CP3", 0x8, 0x3},
		{"CP4", 0x10, 0x4},
		{"CP5", 0x20, 0x5},
		{"CP6", 0x40, 0x6},
		{"CP7", 0x80, 0x7}
	} },
	{"PB0_TX_LANE12_SCI_STAT_OVRD_REG0", 0x1209848, {
		{"DEEMPH_12", 0x80, 0x7},
		{"TXMARG_12", 0x70, 0x4},
		{"TXPWR_12", 0x7, 0x0},
		{"INCOHERENTCK_12", 0x8, 0x3},
		{"COEFFICIENTID_12", 0x300, 0x8},
		{"COEFFICIENT_12", 0xfc00, 0xa}
	} },
	{"PB1_RX_GLB_CTRL_REG7", 0x220601c, {
		{"RX_CFG_DLL_CPI_SEL_GEN1", 0x1c0000, 0x12},
		{"RX_CFG_DLL_CPI_SEL_GEN2", 0xe00000, 0x15},
		{"RX_CFG_DLL_CPI_SEL_GEN3", 0x7000000, 0x18},
		{"RX_DCLK_EN_LUT_ENTRY_LS2", 0x2000, 0xd},
		{"RX_DLL_PWRON_LUT_ENTRY_LS2", 0x20000, 0x11},
		{"RX_CFG_TH_LOOP_GAIN_GEN2", 0xf0, 0x4},
		{"RX_CFG_TH_LOOP_GAIN_GEN3", 0xf00, 0x8},
		{"RX_CFG_TH_LOOP_GAIN_GEN1", 0xf, 0x0},
		{"RX_CFG_DLL_FLOCK_DISABLE_GEN1", 0x8000000, 0x1b},
		{"RX_DCLK_EN_LUT_ENTRY_LS0_CDR_EN_0", 0x1000, 0xc},
		{"RX_CFG_DLL_FLOCK_DISABLE_GEN3", 0x20000000, 0x1d},
		{"RX_CFG_DLL_FLOCK_DISABLE_GEN2", 0x10000000, 0x1c}
	} },
	{"BIF_IMPCTL_TXCNTL_pd", 0x1452, {
		{"TX_IMP_LOCKED_pd", 0x40000, 0x12},
		{"LOWER_TX_ADJ_pd", 0x1000, 0xc},
		{"TX_BIAS_HIGH_pd", 0x8, 0x3},
		{"LOWER_TX_ADJ_THRESH_pd", 0xf00, 0x8},
		{"TX_IMP_READBACK_SEL_pd", 0x80000, 0x13},
		{"TX_CMP_AMBIG_pd", 0x10000000, 0x1c},
		{"UPPER_TX_ADJ_pd", 0x20000, 0x11},
		{"TX_ADJUST_pd", 0x7, 0x0},
		{"UPPER_TX_ADJ_THRESH_pd", 0x1e000, 0xd},
		{"TX_IMP_READBACK_pd", 0xf00000, 0x14}
	} },
	{"PB1_TX_LANE14_OVRD_REG0", 0x2209904, {
		{"TX_DRV_PWRON_OVRD_VAL_14", 0x10, 0x4},
		{"TX_DCLK_EN_OVRD_EN_14", 0x2, 0x1},
		{"TX_DRV_PWRON_OVRD_EN_14", 0x20, 0x5},
		{"TX_FRONTEND_PWRON_OVRD_EN_14", 0x80, 0x7},
		{"TX_DRV_DATA_EN_OVRD_VAL_14", 0x4, 0x2},
		{"TX_DRV_DATA_EN_OVRD_EN_14", 0x8, 0x3},
		{"TX_FRONTEND_PWRON_OVRD_VAL_14", 0x40, 0x6},
		{"TX_DCLK_EN_OVRD_VAL_14", 0x1, 0x0}
	} },
	{"CLKREQB_PAD_CNTL", 0x1521, {
		{"CLKREQB_PAD_SPARE", 0x18, 0x3},
		{"CLKREQB_PAD_SEL", 0x2, 0x1},
		{"CLKREQB_PAD_MODE", 0x4, 0x2},
		{"CLKREQB_PAD_SLEWN", 0x200, 0x9},
		{"CLKREQB_PAD_SN3", 0x100, 0x8},
		{"CLKREQB_PAD_SN2", 0x80, 0x7},
		{"CLKREQB_PAD_SN1", 0x40, 0x6},
		{"CLKREQB_PAD_SN0", 0x20, 0x5},
		{"CLKREQB_PAD_WAKE", 0x400, 0xa},
		{"CLKREQB_PAD_CNTL_EN", 0x1000, 0xc},
		{"CLKREQB_PAD_A", 0x1, 0x0},
		{"CLKREQB_PAD_SCHMEN", 0x800, 0xb}
	} },
	{"PB1_PIF_SEQ_STATUS_0", 0x2100028, {
		{"SEQ_CALIBRATION_0", 0x1, 0x0},
		{"SEQ_EXIT_L1_TO_L0_0", 0x8, 0x3},
		{"SEQ_PHASE_0", 0x700, 0x8},
		{"SEQ_EXIT_L1_TO_L0S_0", 0x4, 0x2},
		{"SEQ_ENTER_L1_FROM_L0S_0", 0x10, 0x4},
		{"SEQ_RXDETECT_0", 0x2, 0x1},
		{"SEQ_SPEED_CHANGE_0", 0x40, 0x6},
		{"SEQ_ENTER_L1_FROM_L0_0", 0x20, 0x5}
	} },
	{"BF_ANA_ISO_CNTL", 0x14c7, {
		{"BF_VDDC_ISO_DIS_MASK", 0x2, 0x1},
		{"BF_ANA_ISO_DIS_MASK", 0x1, 0x0}
	} },
	{"PB1_PIF_TXPHYSTATUS", 0x2100015, {
		{"TXPHYSTATUS_7", 0x80, 0x7},
		{"TXPHYSTATUS_6", 0x40, 0x6},
		{"TXPHYSTATUS_5", 0x20, 0x5},
		{"TXPHYSTATUS_4", 0x10, 0x4},
		{"TXPHYSTATUS_3", 0x8, 0x3},
		{"TXPHYSTATUS_2", 0x4, 0x2},
		{"TXPHYSTATUS_1", 0x2, 0x1},
		{"TXPHYSTATUS_0", 0x1, 0x0},
		{"TXPHYSTATUS_9", 0x200, 0x9},
		{"TXPHYSTATUS_8", 0x100, 0x8},
		{"TXPHYSTATUS_15", 0x8000, 0xf},
		{"TXPHYSTATUS_14", 0x4000, 0xe},
		{"TXPHYSTATUS_13", 0x2000, 0xd},
		{"TXPHYSTATUS_12", 0x1000, 0xc},
		{"TXPHYSTATUS_11", 0x800, 0xb},
		{"TXPHYSTATUS_10", 0x400, 0xa}
	} },
	{"PB1_TX_LANE8_CTRL_REG0", 0x2209440, {
		{"TX_CFG_SWING_BOOST_EN_8", 0x4, 0x2},
		{"TX_CFG_INV_DATA_8", 0x2, 0x1},
		{"TX_DBG_PRBS_EN_8", 0x8, 0x3},
		{"TX_CFG_DISPCLK_MODE_8", 0x1, 0x0}
	} },
	{"PCIE_LANE_12_EQUALIZATION_CNTL", 0xa5, {
		{"DOWNSTREAM_PORT_TX_PRESET", 0xf, 0x0},
		{"UPSTREAM_PORT_RX_PRESET_HINT", 0x7000, 0xc},
		{"UPSTREAM_PORT_TX_PRESET", 0xf00, 0x8},
		{"RESERVED", 0x8000, 0xf},
		{"DOWNSTREAM_PORT_RX_PRESET_HINT", 0x70, 0x4}
	} },
	{"PCIE_LC_STATE9", 0x1400025, {
		{"LC_PREV_STATE39", 0x3f000000, 0x18},
		{"LC_PREV_STATE38", 0x3f0000, 0x10},
		{"LC_PREV_STATE37", 0x3f00, 0x8},
		{"LC_PREV_STATE36", 0x3f, 0x0}
	} },
	{"PB0_TX_LANE7_CTRL_REG0", 0x1208a00, {
		{"TX_DBG_PRBS_EN_7", 0x8, 0x3},
		{"TX_CFG_DISPCLK_MODE_7", 0x1, 0x0},
		{"TX_CFG_SWING_BOOST_EN_7", 0x4, 0x2},
		{"TX_CFG_INV_DATA_7", 0x2, 0x1}
	} },
	{"PB1_DFT_JIT_INJ_REG1", 0x2203004, {
		{"DFT_NUM_OF_TESTS", 0xe0000, 0x11},
		{"DFT_BYPASS_VALUE", 0xff, 0x0},
		{"DFT_BYPASS_EN", 0x100, 0x8},
		{"DFT_CHECK_TIME", 0xf00000, 0x14},
		{"DFT_BLOCK_EN", 0x10000, 0x10}
	} },
	{"PB1_STRAP_TX_REG0", 0x2202024, {
		{"STRAP_RX_TRK_MODE_1", 0x20000000, 0x1d},
		{"STRAP_TX_CFG_DRV1_EN", 0x3e00, 0x9},
		{"STRAP_TX_CFG_SWING_BOOST_EN", 0x40000000, 0x1e},
		{"STRAP_TX_CFG_DRVX_EN", 0x8000000, 0x1b},
		{"STRAP_TX_CFG_DRV1_TAP_SEL", 0x7c000, 0xe},
		{"STRAP_TX_CFG_DRV0_TAP_SEL", 0x1e0, 0x5},
		{"STRAP_TX_CFG_DRV0_EN", 0x1e, 0x1},
		{"STRAP_TX_CFG_DRVX_TAP_SEL", 0x10000000, 0x1c},
		{"STRAP_TX_CFG_DRV2_TAP_SEL", 0x7800000, 0x17},
		{"STRAP_TX_CFG_DRV2_EN", 0x780000, 0x13}
	} },
	{"PB1_RX_GLB_CTRL_REG6", 0x2206018, {
		{"RX_CFG_OC_TIME_GEN1", 0xf000, 0xc},
		{"RX_AUX_PWRON_LUT_ENTRY_LS2", 0x8000000, 0x1b},
		{"RX_CFG_OC_TIME_GEN2", 0xf0000, 0x10},
		{"RX_ADAPT_HLD_L0S_EARLY_EXIT_DIS", 0x10000000, 0x1c},
		{"RX_CFG_LEQ_TIME_GEN3", 0xf00, 0x8},
		{"RX_CFG_LEQ_TIME_GEN2", 0xf0, 0x4},
		{"RX_CFG_LEQ_TIME_GEN1", 0xf, 0x0},
		{"RX_CFG_OC_TIME_GEN3", 0xf00000, 0x14},
		{"RX_FRONTEND_PWRON_LUT_ENTRY_LS2", 0x4000000, 0x1a},
		{"RX_FRONTEND_PWRON_LUT_ENTRY_LS0_CDR_EN_0", 0x1000000, 0x18}
	} },
	{"PCIE_CORR_ERR_STATUS", 0x58, {
		{"REPLAY_TIMER_TIMEOUT_STATUS", 0x1000, 0xc},
		{"ADVISORY_NONFATAL_ERR_STATUS", 0x2000, 0xd},
		{"HDR_LOG_OVFL_STATUS", 0x8000, 0xf},
		{"BAD_DLLP_STATUS", 0x80, 0x7},
		{"RCV_ERR_STATUS", 0x1, 0x0},
		{"REPLAY_NUM_ROLLOVER_STATUS", 0x100, 0x8},
		{"CORR_INT_ERR_STATUS", 0x4000, 0xe},
		{"BAD_TLP_STATUS", 0x40, 0x6}
	} },
	{"PB0_RX_LANE9_SCI_STAT_OVRD_REG0", 0x1207488, {
		{"RESPONSEMODE_9", 0x200, 0x9},
		{"ELECIDLEDETEN_9", 0x8, 0x3},
		{"RXPRESETHINT_9", 0x70, 0x4},
		{"RXPWR_9", 0x7, 0x0},
		{"ENABLEFOM_9", 0x80, 0x7},
		{"REQUESTFOM_9", 0x100, 0x8}
	} },
	{"PB0_STRAP_RX_REG0", 0x1202028, {
		{"STRAP_RX_CFG_DLL_FLOCK_DISABLE", 0x20, 0x5},
		{"STRAP_RX_CFG_LEQ_TIME", 0xf00000, 0x14},
		{"STRAP_DBG_RXPI_OFFSET_BYP_EN", 0x40, 0x6},
		{"STRAP_RX_CFG_OC_TIME", 0xf000000, 0x18},
		{"STRAP_BG_CFG_LC_REG_VREF0_SEL", 0x300, 0x8},
		{"STRAP_RX_CFG_CDR_TIME", 0xf000, 0xc},
		{"STRAP_RX_CFG_TERM_MODE", 0x80000000, 0x1f},
		{"STRAP_TX_CFG_RPTR_RST_VAL", 0x70000000, 0x1c},
		{"STRAP_RX_CFG_LEQ_DCATTN_BYP_DIS", 0x80, 0x7},
		{"STRAP_RX_CFG_FOM_TIME", 0xf0000, 0x10},
		{"STRAP_RX_CFG_TH_LOOP_GAIN", 0x1e, 0x1},
		{"STRAP_BG_CFG_LC_REG_VREF1_SEL", 0xc00, 0xa}
	} },
	{"PB0_STRAP_RX_REG1", 0x120202c, {
		{"STRAP_RX_CFG_CDR_PI_STPSZ", 0x2, 0x1},
		{"STRAP_RX_CFG_DFE_TIME", 0x1e000000, 0x19},
		{"STRAP_RX_CFG_LEQ_SHUNT_DIS", 0x80000000, 0x1f},
		{"STRAP_TX_DEEMPH_PRSHT_STNG", 0x1c, 0x2},
		{"STRAP_RX_CFG_ADAPT_MODE", 0x1ff8000, 0xf},
		{"STRAP_RX_CFG_CDR_PH_GAIN", 0x7800, 0xb},
		{"STRAP_RX_CFG_LEQ_LOOP_GAIN", 0x60000000, 0x1d},
		{"STRAP_RX_CFG_LEQ_POLE_BYP_DIS", 0x80, 0x7},
		{"STRAP_RX_CFG_LEQ_POLE_BYP_VAL", 0x700, 0x8},
		{"STRAP_BG_CFG_RO_REG_VREF_SEL", 0x60, 0x5}
	} },
	{"PCIE_BAR5_CAP", 0x89, {
		{"BAR_SIZE_SUPPORTED", 0xfffff0, 0x4}
	} },
	{"PCIE_P_CNTL", 0x1400040, {
		{"P_IGNORE_EDB_ERR", 0x40, 0x6},
		{"P_PWRDN_EN", 0x1, 0x0},
		{"P_IGNORE_TOK_ERR", 0x100, 0x8},
		{"DLP_IGNORE_IN_L1_EN", 0x10000, 0x10},
		{"P_ALWAYS_USE_FAST_TXCLK", 0x2000, 0xd},
		{"P_IGNORE_IDL_ERR", 0x80, 0x7},
		{"P_BLK_LOCK_MODE", 0x1000, 0xc},
		{"P_IGNORE_LEN_ERR", 0x20, 0x5},
		{"P_IGNORE_CRC_ERR", 0x10, 0x4},
		{"P_ELASTDESKEW_HW_DEBUG", 0x8, 0x3},
		{"P_SYMALIGN_HW_DEBUG", 0x4, 0x2},
		{"P_SYMALIGN_MODE", 0x2, 0x1},
		{"P_ELEC_IDLE_MODE", 0xc000, 0xe}
	} },
	{"PB1_RX_LANE0_CTRL_REG0", 0x2206440, {
		{"RX_CFG_OVR_PWRSF_0", 0x2000, 0xd},
		{"RX_TST_BSCAN_EN_0", 0x1000, 0xc},
		{"RX_BACKUP_0", 0xff, 0x0},
		{"RX_DBG_ANALOG_SEL_0", 0xc00, 0xa}
	} },
	{"MIN_GRANT", 0xf, {
		{"MIN_GNT", 0xff, 0x0}
	} },
	{"PB1_TX_LANE15_CTRL_REG0", 0x2209a00, {
		{"TX_CFG_INV_DATA_15", 0x2, 0x1},
		{"TX_DBG_PRBS_EN_15", 0x8, 0x3},
		{"TX_CFG_DISPCLK_MODE_15", 0x1, 0x0},
		{"TX_CFG_SWING_BOOST_EN_15", 0x4, 0x2}
	} },
	{"PCIE_PRBS_ERRCNT_15", 0x14000df, {
		{"PRBS_ERRCNT_15", 0xffffffff, 0x0}
	} },
	{"PCIE_LC_STATE4", 0x100100a9, {
		{"LC_PREV_STATE17", 0x3f00, 0x8},
		{"LC_PREV_STATE16", 0x3f, 0x0},
		{"LC_PREV_STATE19", 0x3f000000, 0x18},
		{"LC_PREV_STATE18", 0x3f0000, 0x10}
	} },
	{"PB1_RX_LANE15_CTRL_REG0", 0x2207a00, {
		{"RX_CFG_OVR_PWRSF_15", 0x2000, 0xd},
		{"RX_TST_BSCAN_EN_15", 0x1000, 0xc},
		{"RX_BACKUP_15", 0xff, 0x0},
		{"RX_DBG_ANALOG_SEL_15", 0xc00, 0xa}
	} },
	{"BIF_BACO_DEBUG", 0x14df, {
		{"BIF_BACO_SCANDUMP_FLG", 0x1, 0x0}
	} },
	{"PB0_TX_LANE2_SCI_STAT_OVRD_REG0", 0x1208508, {
		{"COEFFICIENT_2", 0xfc00, 0xa},
		{"INCOHERENTCK_2", 0x8, 0x3},
		{"TXMARG_2", 0x70, 0x4},
		{"DEEMPH_2", 0x80, 0x7},
		{"COEFFICIENTID_2", 0x300, 0x8},
		{"TXPWR_2", 0x7, 0x0}
	} },
	{"BIF_CC_RFE_IMP_OVERRIDECNTL", 0x1455, {
		{"STRAP_PLL_IMP_DBG_ANALOG_EN", 0x10000, 0x10},
		{"STRAP_PLL_TX_IMPVAL_EN_PD", 0x400, 0xa},
		{"STRAP_PLL_TX_IMPVAL_PD", 0x3c0, 0x6},
		{"STRAP_PLL_RX_IMPVAL_EN", 0x20, 0x5},
		{"STRAP_PLL_RX_IMPVAL", 0x1e, 0x1},
		{"STRAP_PLL_TX_IMPVAL_EN_PU", 0x8000, 0xf},
		{"STRAP_PLL_TX_IMPVAL_PU", 0x7800, 0xb}
	} },
	{"PCIE_PERF_COUNT0_SLV_R_CLK", 0x140008b, {
		{"COUNTER0", 0xffffffff, 0x0}
	} },
	{"PCIE_CNTL", 0x1400010, {
		{"UR_ERR_REPORT_DIS", 0x80, 0x7},
		{"RX_RCB_CPL_TIMEOUT_TEST_MODE", 0x80000, 0x13},
		{"RX_RCB_WRONG_FUNCNUM_DIS", 0x400000, 0x16},
		{"RX_RCB_UNEXP_CPL_DIS", 0x40000, 0x12},
		{"RX_RCB_INVALID_SIZE_DIS", 0x20000, 0x11},
		{"RX_CPL_POSTED_REQ_ORD_EN", 0x80000000, 0x1f},
		{"RX_ATS_TRAN_CPL_SPLIT_DIS", 0x800000, 0x17},
		{"PCIE_MALFORM_ATOMIC_OPS", 0x100, 0x8},
		{"LC_HOT_PLUG_DELAY_SEL", 0xe, 0x1},
		{"TX_CPL_DEBUG", 0x3f000000, 0x18},
		{"HWINIT_WR_LOCK", 0x1, 0x0},
		{"RX_SB_ADJ_PAYLOAD_SIZE", 0x1c00, 0xa},
		{"RX_IGNORE_LTR_MSG_UR", 0x40000000, 0x1e},
		{"RX_RCB_WRONG_ATTR_DIS", 0x200000, 0x15},
		{"PCIE_HT_NP_MEM_WRITE", 0x200, 0x9},
		{"RX_RCB_ATS_UC_DIS", 0x8000, 0xf},
		{"RX_RCB_REORDER_EN", 0x10000, 0x10},
		{"RX_RCB_CHANNEL_ORDERING", 0x100000, 0x14}
	} },
	{"BIF_DEBUG_CNTL", 0x151c, {
		{"DEBUG_SYNC_EN", 0x40, 0x6},
		{"DEBUG_MULTIBLOCKEN", 0x2, 0x1},
		{"DEBUG_IDSEL_XSP", 0x1000000, 0x18},
		{"DEBUG_SYNC_CLKSEL", 0xc0000000, 0x1e},
		{"DEBUG_BYTESEL_BLK1", 0x10, 0x4},
		{"DEBUG_BYTESEL_BLK2", 0x20, 0x5},
		{"DEBUG_EN", 0x1, 0x0},
		{"DEBUG_SWAP", 0x80, 0x7},
		{"DEBUG_OUT_EN", 0x4, 0x2},
		{"DEBUG_IDSEL_BLK2", 0x1f0000, 0x10},
		{"DEBUG_IDSEL_BLK1", 0x1f00, 0x8},
		{"DEBUG_PAD_SEL", 0x8, 0x3}
	} },
	{"PCIE_LANE_4_EQUALIZATION_CNTL", 0xa1, {
		{"DOWNSTREAM_PORT_TX_PRESET", 0xf, 0x0},
		{"UPSTREAM_PORT_RX_PRESET_HINT", 0x7000, 0xc},
		{"UPSTREAM_PORT_TX_PRESET", 0xf00, 0x8},
		{"RESERVED", 0x8000, 0xf},
		{"DOWNSTREAM_PORT_RX_PRESET_HINT", 0x70, 0x4}
	} },
	{"GARLIC_COHE_VCE_OUT_RB_WPTR", 0x141f, {
		{"ADDRESS", 0x7fffc, 0x2}
	} },
	{"PB1_TX_LANE1_OVRD_REG0", 0x2208484, {
		{"TX_DCLK_EN_OVRD_EN_1", 0x2, 0x1},
		{"TX_DRV_PWRON_OVRD_VAL_1", 0x10, 0x4},
		{"TX_DRV_DATA_EN_OVRD_EN_1", 0x8, 0x3},
		{"TX_FRONTEND_PWRON_OVRD_VAL_1", 0x40, 0x6},
		{"TX_FRONTEND_PWRON_OVRD_EN_1", 0x80, 0x7},
		{"TX_DRV_DATA_EN_OVRD_VAL_1", 0x4, 0x2},
		{"TX_DCLK_EN_OVRD_VAL_1", 0x1, 0x0},
		{"TX_DRV_PWRON_OVRD_EN_1", 0x20, 0x5}
	} },
	{"PB0_RX_LANE13_SCI_STAT_OVRD_REG0", 0x1207888, {
		{"ELECIDLEDETEN_13", 0x8, 0x3},
		{"ENABLEFOM_13", 0x80, 0x7},
		{"REQUESTFOM_13", 0x100, 0x8},
		{"RXPWR_13", 0x7, 0x0},
		{"RESPONSEMODE_13", 0x200, 0x9},
		{"RXPRESETHINT_13", 0x70, 0x4}
	} },
	{"PB1_RX_LANE2_CTRL_REG0", 0x2206500, {
		{"RX_CFG_OVR_PWRSF_2", 0x2000, 0xd},
		{"RX_DBG_ANALOG_SEL_2", 0xc00, 0xa},
		{"RX_TST_BSCAN_EN_2", 0x1000, 0xc},
		{"RX_BACKUP_2", 0xff, 0x0}
	} },
	{"GARLIC_COHE_CP_RB0_WPTR", 0x1415, {
		{"ADDRESS", 0x7fffc, 0x2}
	} },
	{"PB0_RX_LANE14_SCI_STAT_OVRD_REG0", 0x1207908, {
		{"REQUESTFOM_14", 0x100, 0x8},
		{"RXPRESETHINT_14", 0x70, 0x4},
		{"ENABLEFOM_14", 0x80, 0x7},
		{"ELECIDLEDETEN_14", 0x8, 0x3},
		{"RESPONSEMODE_14", 0x200, 0x9},
		{"RXPWR_14", 0x7, 0x0}
	} },
	{"PCIE_VENDOR_SPECIFIC2", 0x43, {
		{"SCRATCH", 0xffffffff, 0x0}
	} },
	{"PCIE_VENDOR_SPECIFIC1", 0x42, {
		{"SCRATCH", 0xffffffff, 0x0}
	} },
	{"PCIE_PORT_VC_STATUS", 0x47, {
		{"VC_ARB_TABLE_STATUS", 0x1, 0x0}
	} },
	{"GARLIC_FLUSH_CNTL", 0x1401, {
		{"VCE_RB_WPTR", 0x1000, 0xc},
		{"IGNORE_MC_DISABLE", 0x40000000, 0x1e},
		{"DISPLAY", 0x10000, 0x10},
		{"SDMA1_GFX_RB_WPTR", 0x20, 0x5},
		{"CP_RB2_WPTR", 0x4, 0x2},
		{"CP_DMA_PFP_COMMAND", 0x80, 0x7},
		{"VCE_RB_WPTR2", 0x800, 0xb},
		{"CP_DMA_ME_COMMAND", 0x40, 0x6},
		{"SDMA0_GFX_RB_WPTR", 0x10, 0x4},
		{"SAM_SAB_RBI_WPTR", 0x100, 0x8},
		{"SAM_SAB_RBO_WPTR", 0x200, 0x9},
		{"VCE_OUT_RB_WPTR", 0x400, 0xa},
		{"HOST_DOORBELL", 0x2000, 0xd},
		{"CP_RB0_WPTR", 0x1, 0x0},
		{"CP_RB1_WPTR", 0x2, 0x1},
		{"SELFRING_DOORBELL", 0x4000, 0xe},
		{"DISABLE_ALL", 0x80000000, 0x1f},
		{"UVD_RBC_RB_WPTR", 0x8, 0x3}
	} },
	{"PCIE_PERF_CNTL_MST_R_CLK", 0x1400084, {
		{"COUNTER1_UPPER", 0xff000000, 0x18},
		{"EVENT0_SEL", 0xff, 0x0},
		{"EVENT1_SEL", 0xff00, 0x8},
		{"COUNTER0_UPPER", 0xff0000, 0x10}
	} },
	{"PCIE_PERF_CNTL_EVENT1_PORT_SEL", 0x1400094, {
		{"PERF1_PORT_SEL_MST_R_CLK", 0xf0, 0x4},
		{"PERF1_PORT_SEL_MST_C_CLK", 0xf00, 0x8},
		{"PERF1_PORT_SEL_SLV_R_CLK", 0xf000, 0xc},
		{"PERF1_PORT_SEL_SLV_S_C_CLK", 0xf0000, 0x10},
		{"PERF1_PORT_SEL_TXCLK", 0xf, 0x0},
		{"PERF1_PORT_SEL_SLV_NS_C_CLK", 0xf00000, 0x14},
		{"PERF1_PORT_SEL_TXCLK2", 0xf000000, 0x18}
	} },
	{"BIF_CLK_PDWN_DELAY_TIMER", 0x1483, {
		{"TIMER", 0x3ff, 0x0}
	} },
	{"PB0_RX_LANE6_CTRL_REG0", 0x1206900, {
		{"RX_DBG_ANALOG_SEL_6", 0xc00, 0xa},
		{"RX_TST_BSCAN_EN_6", 0x1000, 0xc},
		{"RX_BACKUP_6", 0xff, 0x0},
		{"RX_CFG_OVR_PWRSF_6", 0x2000, 0xd}
	} },
	{"PB1_RX_LANE13_CTRL_REG0", 0x2207880, {
		{"RX_BACKUP_13", 0xff, 0x0},
		{"RX_DBG_ANALOG_SEL_13", 0xc00, 0xa},
		{"RX_TST_BSCAN_EN_13", 0x1000, 0xc},
		{"RX_CFG_OVR_PWRSF_13", 0x2000, 0xd}
	} },
	{"PCIE_BAR4_CAP", 0x87, {
		{"BAR_SIZE_SUPPORTED", 0xfffff0, 0x4}
	} },
	{"PB1_TX_LANE5_SCI_STAT_OVRD_REG0", 0x2208888, {
		{"COEFFICIENT_5", 0xfc00, 0xa},
		{"INCOHERENTCK_5", 0x8, 0x3},
		{"DEEMPH_5", 0x80, 0x7},
		{"TXMARG_5", 0x70, 0x4},
		{"TXPWR_5", 0x7, 0x0},
		{"COEFFICIENTID_5", 0x300, 0x8}
	} },
	{"PB0_PIF_CNTL2", 0x1100014, {
		{"RXDETECT_OVERRIDE_VAL_8", 0x10000, 0x10},
		{"RXDETECT_OVERRIDE_VAL_9", 0x20000, 0x11},
		{"RXDETECT_OVERRIDE_VAL_0", 0x100, 0x8},
		{"RXDETECT_OVERRIDE_VAL_1", 0x200, 0x9},
		{"RXDETECT_OVERRIDE_VAL_2", 0x400, 0xa},
		{"RXDETECT_OVERRIDE_VAL_3", 0x800, 0xb},
		{"RXDETECT_OVERRIDE_VAL_4", 0x1000, 0xc},
		{"RXDETECT_OVERRIDE_VAL_5", 0x2000, 0xd},
		{"RXDETECT_OVERRIDE_VAL_6", 0x4000, 0xe},
		{"RXDETECT_OVERRIDE_VAL_7", 0x8000, 0xf},
		{"PLL1_ALWAYS_ON_EN", 0x40000000, 0x1e},
		{"SERVICE2_STEP4_DELAY_PRG_EN", 0x20, 0x5},
		{"SPEEDCHANGE_STEP2_DELAY_PRG_EN", 0x10000000, 0x1c},
		{"RXDETECT_PRG_EN", 0x1, 0x0},
		{"RXDETECT_OVERRIDE_VAL_12", 0x100000, 0x14},
		{"SPEEDCHANGE_STEP4_DELAY_FORCE_LONG_EN", 0x80000000, 0x1f},
		{"RX_STAGGERING_MODE", 0x8000000, 0x1b},
		{"RXDETECT_OVERRIDE_EN", 0x80, 0x7},
		{"RXPHYSTATUS_DELAY", 0x7000000, 0x18},
		{"RXDETECT_SAMPL_TIME", 0x6, 0x1},
		{"SERVICE3_STEP4_DELAY_PRG_EN", 0x40, 0x6},
		{"PLL_RAMP_UP_TIME_PRG_EN", 0x8, 0x3},
		{"RX_STAGGERING_DISABLE", 0x20000000, 0x1d},
		{"LS2_EXIT_TIME_PRG_EN", 0x10, 0x4},
		{"RXDETECT_OVERRIDE_VAL_13", 0x200000, 0x15},
		{"RXDETECT_OVERRIDE_VAL_10", 0x40000, 0x12},
		{"RXDETECT_OVERRIDE_VAL_11", 0x80000, 0x13},
		{"RXDETECT_OVERRIDE_VAL_14", 0x400000, 0x16},
		{"RXDETECT_OVERRIDE_VAL_15", 0x800000, 0x17}
	} },
	{"PB1_RX_LANE11_SCI_STAT_OVRD_REG0", 0x2207608, {
		{"ELECIDLEDETEN_11", 0x8, 0x3},
		{"REQUESTFOM_11", 0x100, 0x8},
		{"ENABLEFOM_11", 0x80, 0x7},
		{"RESPONSEMODE_11", 0x200, 0x9},
		{"RXPWR_11", 0x7, 0x0},
		{"RXPRESETHINT_11", 0x70, 0x4}
	} },
	{"PCIE_LANE_5_EQUALIZATION_CNTL", 0xa1, {
		{"DOWNSTREAM_PORT_TX_PRESET", 0xf, 0x0},
		{"UPSTREAM_PORT_RX_PRESET_HINT", 0x7000, 0xc},
		{"UPSTREAM_PORT_TX_PRESET", 0xf00, 0x8},
		{"RESERVED", 0x8000, 0xf},
		{"DOWNSTREAM_PORT_RX_PRESET_HINT", 0x70, 0x4}
	} },
	{"DBG_BYPASS_SRBM_ACCESS", 0x14eb, {
		{"DBG_BYPASS_SRBM_ACCESS_EN", 0x1, 0x0},
		{"DBG_APER_AD", 0x1e, 0x1}
	} },
	{"BIF_SSA_DISP_LOWER", 0x14d2, {
		{"SSA_DISP_REG_CMP_EN", 0x40000000, 0x1e},
		{"SSA_DISP_REG_STALL_EN", 0x80000000, 0x1f},
		{"SSA_DISP_LOWER", 0x3fffc, 0x2}
	} },
	{"PB1_PIF_SEQ_STATUS_4", 0x210002c, {
		{"SEQ_CALIBRATION_4", 0x1, 0x0},
		{"SEQ_EXIT_L1_TO_L0_4", 0x8, 0x3},
		{"SEQ_EXIT_L1_TO_L0S_4", 0x4, 0x2},
		{"SEQ_ENTER_L1_FROM_L0S_4", 0x10, 0x4},
		{"SEQ_PHASE_4", 0x700, 0x8},
		{"SEQ_ENTER_L1_FROM_L0_4", 0x20, 0x5},
		{"SEQ_RXDETECT_4", 0x2, 0x1},
		{"SEQ_SPEED_CHANGE_4", 0x40, 0x6}
	} },
	{"PCIE_PERF_CNTL_SLV_R_CLK", 0x140008a, {
		{"COUNTER1_UPPER", 0xff000000, 0x18},
		{"EVENT0_SEL", 0xff, 0x0},
		{"EVENT1_SEL", 0xff00, 0x8},
		{"COUNTER0_UPPER", 0xff0000, 0x10}
	} },
	{"PB0_TX_GLB_SCI_STAT_OVRD_REG0", 0x1208010, {
		{"IGNR_INCOHERENTCK_SCI_UPDT_L8T11", 0x40, 0x6},
		{"IGNR_TXPWR_SCI_UPDT_L8T11", 0x4, 0x2},
		{"IGNR_INCOHERENTCK_SCI_UPDT_L4T7", 0x20, 0x5},
		{"IGNR_COEFFICIENT_SCI_UPDT_L8T11", 0x4000, 0xe},
		{"IGNR_COEFFICIENTID_SCI_UPDT_L4T7", 0x200, 0x9},
		{"IGNR_COEFFICIENTID_SCI_UPDT_L12T15", 0x800, 0xb},
		{"IGNR_COEFFICIENT_SCI_UPDT_L4T7", 0x2000, 0xd},
		{"IGNR_TXPWR_SCI_UPDT_L4T7", 0x2, 0x1},
		{"IGNR_COEFFICIENT_SCI_UPDT_L12T15", 0x8000, 0xf},
		{"IGNR_INCOHERENTCK_SCI_UPDT_L0T3", 0x10, 0x4},
		{"IGNR_TXPWR_SCI_UPDT_L12T15", 0x8, 0x3},
		{"IGNR_INCOHERENTCK_SCI_UPDT_L12T15", 0x80, 0x7},
		{"IGNR_COEFFICIENTID_SCI_UPDT_L8T11", 0x400, 0xa},
		{"IGNR_COEFFICIENT_SCI_UPDT_L0T3", 0x1000, 0xc},
		{"IGNR_COEFFICIENTID_SCI_UPDT_L0T3", 0x100, 0x8},
		{"IGNR_TXPWR_SCI_UPDT_L0T3", 0x1, 0x0}
	} },
	{"PB0_TX_GLB_OVRD_REG3", 0x120803c, {
		{"TX_CFG_DRV1_TAP_SEL_GEN3_OVRD_VAL", 0xf800000, 0x17},
		{"TX_CFG_DRVX_TAP_SEL_GEN2_OVRD_VAL", 0x200, 0x9},
		{"TX_CFG_DRV0_TAP_SEL_GEN3_OVRD_VAL", 0x3c000, 0xe},
		{"TX_CFG_DRVX_EN_GEN2_OVRD_VAL", 0x100, 0x8},
		{"TX_CFG_DRV2_EN_GEN2_OVRD_VAL", 0xf, 0x0},
		{"TX_CFG_DRV0_EN_GEN3_OVRD_VAL", 0x3c00, 0xa},
		{"TX_CFG_DRV2_TAP_SEL_GEN2_OVRD_VAL", 0xf0, 0x4},
		{"TX_CFG_DRV2_EN_GEN3_OVRD_VAL", 0xf0000000, 0x1c},
		{"TX_CFG_DRV1_EN_GEN3_OVRD_VAL", 0x7c0000, 0x12}
	} },
	{"PB1_PIF_CNTL", 0x2100010, {
		{"PHY_CR_EN_MODE", 0x4, 0x2},
		{"EI_CYCLE_OFF_TIME", 0x700000, 0x14},
		{"TXGND_TIME", 0x10000, 0x10},
		{"SC_CALIB_DONE_CNTL", 0x800, 0xb},
		{"DA_FIFO_RESET_0", 0x2, 0x1},
		{"DA_FIFO_RESET_1", 0x20, 0x5},
		{"DA_FIFO_RESET_2", 0x200, 0x9},
		{"DA_FIFO_RESET_3", 0x2000, 0xd},
		{"RXEN_GATER", 0xf000000, 0x18},
		{"LS2_EXIT_TIME", 0xe0000, 0x11},
		{"EI_DET_CYCLE_MODE", 0x10, 0x4},
		{"EXIT_L0S_INIT_DIS", 0x800000, 0x17},
		{"PHYRESPONSEMODE_ON_RXDET_EN", 0x40000000, 0x1e},
		{"DIVINIT_ENABLE", 0x1000, 0xc},
		{"RXDETECT_FIFO_RESET_MODE", 0x40, 0x6},
		{"FORCE_TxFreqEquZeroinDTM_EN", 0x8000, 0xf},
		{"EXTEND_WAIT_FOR_RAMPUP", 0x10000000, 0x1c},
		{"DIVINIT_MODE", 0x100, 0x8},
		{"SERIAL_CFG_ENABLE", 0x1, 0x0},
		{"IGNORE_TxDataValid_EP_DIS", 0x20000000, 0x1d},
		{"PHYCMD_CR_EN_MODE", 0x8, 0x3},
		{"PLL0_IN_GEN3_MODE", 0x4000, 0xe},
		{"RXDETECT_TX_PWR_MODE", 0x80, 0x7},
		{"PLL_BINDING_ENABLE", 0x400, 0xa}
	} },
	{"BIF_SSA_GFX1_LOWER", 0x14cc, {
		{"SSA_GFX1_REG_STALL_EN", 0x80000000, 0x1f},
		{"SSA_GFX1_LOWER", 0x3fffc, 0x2},
		{"SSA_GFX1_REG_CMP_EN", 0x40000000, 0x1e}
	} },
	{"PB0_GLB_CTRL_REG2", 0x120000c, {
		{"RXDBG_D2TH_BYP_VAL", 0xfe, 0x1},
		{"RXDBG_D2TH_BYP_EN", 0x1, 0x0},
		{"RXDBG_D3TH_BYP_EN", 0x100, 0x8},
		{"RXDBG_ETH_BYP_EN", 0x1000000, 0x18},
		{"RXDBG_DXTH_BYP_EN", 0x10000, 0x10},
		{"RXDBG_D3TH_BYP_VAL", 0xfe00, 0x9},
		{"RXDBG_DXTH_BYP_VAL", 0xfe0000, 0x11},
		{"RXDBG_ETH_BYP_VAL", 0xfe000000, 0x19}
	} },
	{"GARLIC_COHE_CP_DMA_PFP_COMMAND", 0x141c, {
		{"ADDRESS", 0x7fffc, 0x2}
	} },
	{"PB1_RX_GLB_CTRL_REG2", 0x2206008, {
		{"RX_CFG_CDR_TIME_GEN1", 0xf000, 0xc},
		{"RX_CFG_CDR_TIME_GEN2", 0xf0000, 0x10},
		{"RX_CFG_CDR_TIME_GEN3", 0xf00000, 0x14},
		{"RX_CFG_LEQ_LOOP_GAIN_GEN1", 0x3000000, 0x18},
		{"RX_CFG_LEQ_LOOP_GAIN_GEN3", 0x30000000, 0x1c},
		{"RX_CFG_LEQ_LOOP_GAIN_GEN2", 0xc000000, 0x1a},
		{"RX_DCLK_EN_ASRT_TO_ADAPT_HLD", 0xc0000000, 0x1e}
	} },
	{"PB0_TX_LANE3_CTRL_REG0", 0x1208600, {
		{"TX_DBG_PRBS_EN_3", 0x8, 0x3},
		{"TX_CFG_INV_DATA_3", 0x2, 0x1},
		{"TX_CFG_SWING_BOOST_EN_3", 0x4, 0x2},
		{"TX_CFG_DISPCLK_MODE_3", 0x1, 0x0}
	} },
	{"GARLIC_COHE_CP_DMA_ME_COMMAND", 0x141b, {
		{"ADDRESS", 0x7fffc, 0x2}
	} },
	{"PB1_PIF_SEQ_STATUS_7", 0x210002f, {
		{"SEQ_EXIT_L1_TO_L0_7", 0x8, 0x3},
		{"SEQ_CALIBRATION_7", 0x1, 0x0},
		{"SEQ_ENTER_L1_FROM_L0S_7", 0x10, 0x4},
		{"SEQ_EXIT_L1_TO_L0S_7", 0x4, 0x2},
		{"SEQ_PHASE_7", 0x700, 0x8},
		{"SEQ_ENTER_L1_FROM_L0_7", 0x20, 0x5},
		{"SEQ_SPEED_CHANGE_7", 0x40, 0x6},
		{"SEQ_RXDETECT_7", 0x2, 0x1}
	} },
	{"PCIE_ADV_ERR_CAP_CNTL", 0x5a, {
		{"MULTI_HDR_RECD_EN", 0x400, 0xa},
		{"ECRC_GEN_EN", 0x40, 0x6},
		{"TLP_PREFIX_LOG_PRESENT", 0x800, 0xb},
		{"ECRC_GEN_CAP", 0x20, 0x5},
		{"FIRST_ERR_PTR", 0x1f, 0x0},
		{"ECRC_CHECK_CAP", 0x80, 0x7},
		{"ECRC_CHECK_EN", 0x100, 0x8},
		{"MULTI_HDR_RECD_CAP", 0x200, 0x9}
	} },
	{"BACO_CNTL", 0x14e5, {
		{"BACO_MODE", 0x40, 0x6},
		{"BACO_ANA_ISO_DIS", 0x80, 0x7},
		{"BACO_BF_MEM_PHY_ISO_CNTRL", 0x20000, 0x11},
		{"BACO_RESET_EN", 0x10, 0x4},
		{"PWRGOOD_IDSC", 0x2000, 0xd},
		{"PWRGOOD_MEM", 0x800, 0xb},
		{"PWRGOOD_BF", 0x200, 0x9},
		{"PWRGOOD_DVO", 0x1000, 0xc},
		{"PWRGOOD_GPIO", 0x400, 0xa},
		{"BACO_EN", 0x1, 0x0},
		{"BACO_ISO_DIS", 0x4, 0x2},
		{"BACO_POWER_OFF", 0x8, 0x3},
		{"BACO_POWER_OFF_DRAM", 0x10000, 0x10},
		{"RCU_BIF_CONFIG_DONE", 0x100, 0x8},
		{"BACO_BCLK_OFF", 0x2, 0x1},
		{"BACO_HANG_PROTECTION_EN", 0x20, 0x5}
	} },
	{"PB0_PIF_PDNB_OVERRIDE_10", 0x1100032, {
		{"RXPWR_OVERRIDE_VAL_10", 0x38000, 0xf},
		{"RX_PDNB_OVERRIDE_EN_10", 0x10, 0x4},
		{"RXPWR_OVERRIDE_EN_10", 0x4000, 0xe},
		{"TX_PDNB_OVERRIDE_VAL_10", 0xe, 0x1},
		{"TXPWR_OVERRIDE_VAL_10", 0x3800, 0xb},
		{"RXEN_OVERRIDE_EN_10", 0x100, 0x8},
		{"TXPWR_OVERRIDE_EN_10", 0x400, 0xa},
		{"TX_PDNB_OVERRIDE_EN_10", 0x1, 0x0},
		{"RXEN_OVERRIDE_VAL_10", 0x200, 0x9},
		{"RX_PDNB_OVERRIDE_VAL_10", 0xe0, 0x5}
	} },
	{"PB1_RX_LANE5_SCI_STAT_OVRD_REG0", 0x2206888, {
		{"ELECIDLEDETEN_5", 0x8, 0x3},
		{"RESPONSEMODE_5", 0x200, 0x9},
		{"RXPWR_5", 0x7, 0x0},
		{"ENABLEFOM_5", 0x80, 0x7},
		{"REQUESTFOM_5", 0x100, 0x8},
		{"RXPRESETHINT_5", 0x70, 0x4}
	} },
	{"PCIE_ERR_CNTL", 0x1001006a, {
		{"AER_HDR_LOG_F0_TIMER_EXPIRED", 0x800, 0xb},
		{"TX_GENERATE_LCRC_ERR", 0x10, 0x4},
		{"STRAP_POISONED_ADVISORY_NONFATAL", 0x40000, 0x12},
		{"AER_HDR_LOG_TIMEOUT", 0x700, 0x8},
		{"CI_P_SLV_BUF_RD_HALT_STATUS", 0x4000, 0xe},
		{"SEND_ERR_MSG_IMMEDIATELY", 0x20000, 0x11},
		{"TX_GENERATE_ECRC_ERR", 0x40, 0x6},
		{"AER_HDR_LOG_F1_TIMER_EXPIRED", 0x1000, 0xc},
		{"AER_HDR_LOG_F2_TIMER_EXPIRED", 0x2000, 0xd},
		{"RX_GENERATE_ECRC_ERR", 0x80, 0x7},
		{"RX_DROP_ECRC_FAILURES", 0x4, 0x2},
		{"STRAP_FIRST_RCVD_ERR_LOG", 0x2, 0x1},
		{"RX_GENERATE_LCRC_ERR", 0x20, 0x5},
		{"CI_SLV_BUF_HALT_RESET", 0x10000, 0x10},
		{"ERR_REPORTING_DIS", 0x1, 0x0},
		{"CI_NP_SLV_BUF_RD_HALT_STATUS", 0x8000, 0xf}
	} },
	{"PB0_PIF_PDNB_OVERRIDE_13", 0x1100035, {
		{"RXPWR_OVERRIDE_EN_13", 0x4000, 0xe},
		{"RXPWR_OVERRIDE_VAL_13", 0x38000, 0xf},
		{"RX_PDNB_OVERRIDE_EN_13", 0x10, 0x4},
		{"TXPWR_OVERRIDE_VAL_13", 0x3800, 0xb},
		{"TX_PDNB_OVERRIDE_VAL_13", 0xe, 0x1},
		{"RXEN_OVERRIDE_EN_13", 0x100, 0x8},
		{"TX_PDNB_OVERRIDE_EN_13", 0x1, 0x0},
		{"RXEN_OVERRIDE_VAL_13", 0x200, 0x9},
		{"TXPWR_OVERRIDE_EN_13", 0x400, 0xa},
		{"RX_PDNB_OVERRIDE_VAL_13", 0xe0, 0x5}
	} },
	{"PCIE_PERF_COUNT0_TXCLK", 0x1400082, {
		{"COUNTER0", 0xffffffff, 0x0}
	} },
	{"PB0_PIF_PDNB_OVERRIDE_15", 0x1100037, {
		{"RXPWR_OVERRIDE_EN_15", 0x4000, 0xe},
		{"RX_PDNB_OVERRIDE_EN_15", 0x10, 0x4},
		{"RXEN_OVERRIDE_EN_15", 0x100, 0x8},
		{"TX_PDNB_OVERRIDE_VAL_15", 0xe, 0x1},
		{"TXPWR_OVERRIDE_VAL_15", 0x3800, 0xb},
		{"RXPWR_OVERRIDE_VAL_15", 0x38000, 0xf},
		{"RX_PDNB_OVERRIDE_VAL_15", 0xe0, 0x5},
		{"TX_PDNB_OVERRIDE_EN_15", 0x1, 0x0},
		{"TXPWR_OVERRIDE_EN_15", 0x400, 0xa},
		{"RXEN_OVERRIDE_VAL_15", 0x200, 0x9}
	} },
	{"LINK_STATUS2", 0x22, {
		{"LINK_EQUALIZATION_REQUEST", 0x20, 0x5},
		{"CUR_DEEMPHASIS_LEVEL", 0x1, 0x0},
		{"EQUALIZATION_COMPLETE", 0x2, 0x1},
		{"EQUALIZATION_PHASE2_SUCCESS", 0x8, 0x3},
		{"EQUALIZATION_PHASE3_SUCCESS", 0x10, 0x4},
		{"EQUALIZATION_PHASE1_SUCCESS", 0x4, 0x2}
	} },
	{"PCIE_BAR6_CAP", 0x8b, {
		{"BAR_SIZE_SUPPORTED", 0xfffff0, 0x4}
	} },
	{"BIF_RFE_SNOOP_REG", 0x27, {
		{"REG_SNOOP_ALLMASTER", 0x2, 0x1},
		{"REG_SNOOP_ARBITER", 0x1, 0x0}
	} },
	{"PCIE_RESERVED", 0x1400000, {
		{"PCIE_RESERVED", 0xffffffff, 0x0}
	} },
	{"PCIE_PERF_COUNT0_TXCLK2", 0x1400096, {
		{"COUNTER0", 0xffffffff, 0x0}
	} },
	{"PCIE_TX_CREDITS_FCU_THRESHOLD", 0x10010037, {
		{"TX_FCU_THRESHOLD_P_VC0", 0x7, 0x0},
		{"TX_FCU_THRESHOLD_CPL_VC0", 0x700, 0x8},
		{"TX_FCU_THRESHOLD_CPL_VC1", 0x7000000, 0x18},
		{"TX_FCU_THRESHOLD_P_VC1", 0x70000, 0x10},
		{"TX_FCU_THRESHOLD_NP_VC1", 0x700000, 0x14},
		{"TX_FCU_THRESHOLD_NP_VC0", 0x70, 0x4}
	} },
	{"PCIE_PERF_CNTL_TXCLK", 0x1400081, {
		{"COUNTER1_UPPER", 0xff000000, 0x18},
		{"EVENT0_SEL", 0xff, 0x0},
		{"EVENT1_SEL", 0xff00, 0x8},
		{"COUNTER0_UPPER", 0xff0000, 0x10}
	} },
	{"PCIE_PRBS_ERRCNT_9", 0x14000d9, {
		{"PRBS_ERRCNT_9", 0xffffffff, 0x0}
	} },
	{"PCIE_PRBS_ERRCNT_8", 0x14000d8, {
		{"PRBS_ERRCNT_8", 0xffffffff, 0x0}
	} },
	{"PB0_RX_LANE8_SCI_STAT_OVRD_REG0", 0x1207448, {
		{"RXPWR_8", 0x7, 0x0},
		{"RXPRESETHINT_8", 0x70, 0x4},
		{"ELECIDLEDETEN_8", 0x8, 0x3},
		{"RESPONSEMODE_8", 0x200, 0x9},
		{"REQUESTFOM_8", 0x100, 0x8},
		{"ENABLEFOM_8", 0x80, 0x7}
	} },
	{"PCIE_PRBS_ERRCNT_3", 0x14000d3, {
		{"PRBS_ERRCNT_3", 0xffffffff, 0x0}
	} },
	{"LINK_CAP", 0x19, {
		{"L1_EXIT_LATENCY", 0x38000, 0xf},
		{"CLOCK_POWER_MANAGEMENT", 0x40000, 0x12},
		{"SURPRISE_DOWN_ERR_REPORTING", 0x80000, 0x13},
		{"LINK_SPEED", 0xf, 0x0},
		{"PORT_NUMBER", 0xff000000, 0x18},
		{"LINK_BW_NOTIFICATION_CAP", 0x200000, 0x15},
		{"LINK_WIDTH", 0x3f0, 0x4},
		{"DL_ACTIVE_REPORTING_CAPABLE", 0x100000, 0x14},
		{"L0S_EXIT_LATENCY", 0x7000, 0xc},
		{"ASPM_OPTIONALITY_COMPLIANCE", 0x400000, 0x16},
		{"PM_SUPPORT", 0xc00, 0xa}
	} },
	{"PCIE_PERF_COUNT1_SLV_NS_C_CLK", 0x1400092, {
		{"COUNTER1", 0xffffffff, 0x0}
	} },
	{"PCIE_PRBS_ERRCNT_0", 0x14000d0, {
		{"PRBS_ERRCNT_0", 0xffffffff, 0x0}
	} },
	{"PCIE_PRBS_ERRCNT_7", 0x14000d7, {
		{"PRBS_ERRCNT_7", 0xffffffff, 0x0}
	} },
	{"PCIE_PRBS_ERRCNT_6", 0x14000d6, {
		{"PRBS_ERRCNT_6", 0xffffffff, 0x0}
	} },
	{"PCIE_PRBS_ERRCNT_5", 0x14000d5, {
		{"PRBS_ERRCNT_5", 0xffffffff, 0x0}
	} },
	{"PCIE_PRBS_ERRCNT_4", 0x14000d4, {
		{"PRBS_ERRCNT_4", 0xffffffff, 0x0}
	} },
	{"PB0_TX_LANE10_SCI_STAT_OVRD_REG0", 0x1209508, {
		{"COEFFICIENTID_10", 0x300, 0x8},
		{"DEEMPH_10", 0x80, 0x7},
		{"TXMARG_10", 0x70, 0x4},
		{"TXPWR_10", 0x7, 0x0},
		{"INCOHERENTCK_10", 0x8, 0x3},
		{"COEFFICIENT_10", 0xfc00, 0xa}
	} },
	{"PB1_RX_LANE1_CTRL_REG0", 0x2206480, {
		{"RX_CFG_OVR_PWRSF_1", 0x2000, 0xd},
		{"RX_BACKUP_1", 0xff, 0x0},
		{"RX_TST_BSCAN_EN_1", 0x1000, 0xc},
		{"RX_DBG_ANALOG_SEL_1", 0xc00, 0xa}
	} },
	{"PCIE_PERF_COUNT0_SLV_NS_C_CLK", 0x1400091, {
		{"COUNTER0", 0xffffffff, 0x0}
	} },
	{"MSI_MSG_ADDR_HI", 0x2a, {
		{"MSI_MSG_ADDR_HI", 0xffffffff, 0x0}
	} },
	{"BIF_SCRATCH0", 0x150e, {
		{"BIF_SCRATCH0", 0xffffffff, 0x0}
	} },
	{"BIF_SCRATCH1", 0x150f, {
		{"BIF_SCRATCH1", 0xffffffff, 0x0}
	} },
	{"PB0_TX_LANE12_OVRD_REG0", 0x1209844, {
		{"TX_DRV_PWRON_OVRD_EN_12", 0x20, 0x5},
		{"TX_DCLK_EN_OVRD_EN_12", 0x2, 0x1},
		{"TX_DRV_PWRON_OVRD_VAL_12", 0x10, 0x4},
		{"TX_DRV_DATA_EN_OVRD_VAL_12", 0x4, 0x2},
		{"TX_DCLK_EN_OVRD_VAL_12", 0x1, 0x0},
		{"TX_FRONTEND_PWRON_OVRD_VAL_12", 0x40, 0x6},
		{"TX_DRV_DATA_EN_OVRD_EN_12", 0x8, 0x3},
		{"TX_FRONTEND_PWRON_OVRD_EN_12", 0x80, 0x7}
	} },
	{"PB1_PIF_SEQ_STATUS_8", 0x2100038, {
		{"SEQ_CALIBRATION_8", 0x1, 0x0},
		{"SEQ_EXIT_L1_TO_L0_8", 0x8, 0x3},
		{"SEQ_RXDETECT_8", 0x2, 0x1},
		{"SEQ_SPEED_CHANGE_8", 0x40, 0x6},
		{"SEQ_ENTER_L1_FROM_L0_8", 0x20, 0x5},
		{"SEQ_PHASE_8", 0x700, 0x8},
		{"SEQ_EXIT_L1_TO_L0S_8", 0x4, 0x2},
		{"SEQ_ENTER_L1_FROM_L0S_8", 0x10, 0x4}
	} },
	{"LATENCY", 0x3, {
		{"LATENCY_TIMER", 0xff, 0x0}
	} },
	{"PB0_PLL_LC0_OVRD_REG1", 0x1204494, {
		{"PLL_CFG_LC_REFCLK_SRC_OVRD_EN_0", 0x8, 0x3},
		{"PLL_LC_HSCLK_LEFT_EN_OVRD_VAL_0", 0x10, 0x4},
		{"PLL_LC_PWRON_OVRD_VAL_0", 0x100, 0x8},
		{"PLL_CFG_LC_VCO_TUNE_OVRD_VAL_0", 0x3c000, 0xe},
		{"PLL_LC_PWRON_OVRD_EN_0", 0x200, 0x9},
		{"PLL_CFG_LC_VCO_TUNE_OVRD_EN_0", 0x40000, 0x12},
		{"PLL_LC_HSCLK_RIGHT_EN_OVRD_VAL_0", 0x40, 0x6},
		{"PLL_LC_HSCLK_LEFT_EN_OVRD_EN_0", 0x20, 0x5},
		{"PLL_CFG_LC_REFCLK_SRC_OVRD_VAL_0", 0x7, 0x0},
		{"PLL_LC_HSCLK_RIGHT_EN_OVRD_EN_0", 0x80, 0x7}
	} },
	{"PB0_PLL_LC0_OVRD_REG0", 0x1204490, {
		{"PLL_CFG_LC_FBDIV_OVRD_VAL_0", 0x3fc00, 0xa},
		{"PLL_CFG_LC_CORECLK_DIV_OVRD_VAL_0", 0x70, 0x4},
		{"PLL_CFG_LC_REFDIV_OVRD_EN_0", 0x80000000, 0x1f},
		{"PLL_CFG_LC_LF_CNTRL_OVRD_EN_0", 0x10000000, 0x1c},
		{"PLL_CFG_LC_CORECLK_EN_OVRD_VAL_0", 0x100, 0x8},
		{"PLL_CFG_LC_BW_CNTRL_OVRD_VAL_0", 0x7, 0x0},
		{"PLL_CFG_LC_CORECLK_EN_OVRD_EN_0", 0x200, 0x9},
		{"PLL_CFG_LC_FBDIV_OVRD_EN_0", 0x40000, 0x12},
		{"PLL_CFG_LC_LF_CNTRL_OVRD_VAL_0", 0xff80000, 0x13},
		{"PLL_CFG_LC_REFDIV_OVRD_VAL_0", 0x60000000, 0x1d},
		{"PLL_CFG_LC_CORECLK_DIV_OVRD_EN_0", 0x80, 0x7},
		{"PLL_CFG_LC_BW_CNTRL_OVRD_EN_0", 0x8, 0x3}
	} },
	{"PCIE_DPA_LATENCY_INDICATOR", 0x96, {
		{"TRANS_LAT_INDICATOR_BITS", 0xff, 0x0}
	} },
	{"PCIE_INDEX_2", 0xc, {
		{"PCIE_INDEX", 0xffffffff, 0x0}
	} },
	{"GARLIC_COHE_UVD_RBC_RB_WPTR", 0x1418, {
		{"ADDRESS", 0x7fffc, 0x2}
	} },
	{"BASE_ADDR_4", 0x7, {
		{"BASE_ADDR", 0xffffffff, 0x0}
	} },
	{"SUB_CLASS", 0x2, {
		{"SUB_CLASS", 0xff, 0x0}
	} },
	{"BASE_ADDR_6", 0x9, {
		{"BASE_ADDR", 0xffffffff, 0x0}
	} },
	{"BASE_ADDR_1", 0x4, {
		{"BASE_ADDR", 0xffffffff, 0x0}
	} },
	{"PB1_RX_GLB_CTRL_REG0", 0x2206000, {
		{"RX_CFG_ADAPT_MODE_GEN1", 0x3ff, 0x0},
		{"RX_CFG_ADAPT_RST_MODE", 0xc0000000, 0x1e},
		{"RX_CFG_ADAPT_MODE_GEN3", 0x3ff00000, 0x14},
		{"RX_CFG_ADAPT_MODE_GEN2", 0xffc00, 0xa}
	} },
	{"BASE_ADDR_3", 0x6, {
		{"BASE_ADDR", 0xffffffff, 0x0}
	} },
	{"BASE_ADDR_2", 0x5, {
		{"BASE_ADDR", 0xffffffff, 0x0}
	} },
	{"PCIE_VC1_RESOURCE_CNTL", 0x4c, {
		{"TC_VC_MAP_TC1_7", 0xfe, 0x1},
		{"LOAD_PORT_ARB_TABLE", 0x10000, 0x10},
		{"VC_ENABLE", 0x80000000, 0x1f},
		{"PORT_ARB_SELECT", 0xe0000, 0x11},
		{"TC_VC_MAP_TC0", 0x1, 0x0},
		{"VC_ID", 0x7000000, 0x18}
	} },
	{"BIF_SSA_GFX0_LOWER", 0x14ca, {
		{"SSA_GFX0_REG_CMP_EN", 0x40000000, 0x1e},
		{"SSA_GFX0_LOWER", 0x3fffc, 0x2},
		{"SSA_GFX0_REG_STALL_EN", 0x80000000, 0x1f}
	} },
	{"BIF_RFE_MMCFG_CNTL", 0x144c, {
		{"CLIENT1_RFE_RFEWDBIF_MM_WR_TO_CFG_EN", 0x10, 0x4},
		{"CLIENT0_RFE_RFEWDBIF_MM_CFG_FUNC_SEL", 0xe, 0x1},
		{"CLIENT1_RFE_RFEWDBIF_MM_CFG_FUNC_SEL", 0xe0, 0x5},
		{"CLIENT0_RFE_RFEWDBIF_MM_WR_TO_CFG_EN", 0x1, 0x0}
	} },
	{"PB0_PIF_TXPHYSTATUS", 0x1100015, {
		{"TXPHYSTATUS_7", 0x80, 0x7},
		{"TXPHYSTATUS_6", 0x40, 0x6},
		{"TXPHYSTATUS_5", 0x20, 0x5},
		{"TXPHYSTATUS_4", 0x10, 0x4},
		{"TXPHYSTATUS_3", 0x8, 0x3},
		{"TXPHYSTATUS_2", 0x4, 0x2},
		{"TXPHYSTATUS_1", 0x2, 0x1},
		{"TXPHYSTATUS_0", 0x1, 0x0},
		{"TXPHYSTATUS_9", 0x200, 0x9},
		{"TXPHYSTATUS_8", 0x100, 0x8},
		{"TXPHYSTATUS_15", 0x8000, 0xf},
		{"TXPHYSTATUS_14", 0x4000, 0xe},
		{"TXPHYSTATUS_13", 0x2000, 0xd},
		{"TXPHYSTATUS_12", 0x1000, 0xc},
		{"TXPHYSTATUS_11", 0x800, 0xb},
		{"TXPHYSTATUS_10", 0x400, 0xa}
	} },
	{"BX_RESET_CNTL", 0x1518, {
		{"LINK_TRAIN_EN", 0x1, 0x0}
	} },
	{"PCIE_PERF_CNTL_SLV_S_C_CLK", 0x140008d, {
		{"COUNTER1_UPPER", 0xff000000, 0x18},
		{"EVENT0_SEL", 0xff, 0x0},
		{"EVENT1_SEL", 0xff00, 0x8},
		{"COUNTER0_UPPER", 0xff0000, 0x10}
	} },
	{"PB1_PIF_PAIRING", 0x2100011, {
		{"X2_LANE_1_0", 0x1, 0x0},
		{"X8_LANE_15_8", 0x20000, 0x11},
		{"MULTI_PIF", 0x2000000, 0x19},
		{"X2_LANE_13_12", 0x40, 0x6},
		{"X2_LANE_11_10", 0x20, 0x5},
		{"X4_LANE_11_8", 0x400, 0xa},
		{"X4_LANE_15_12", 0x800, 0xb},
		{"X4_LANE_3_0", 0x100, 0x8},
		{"X4_LANE_7_4", 0x200, 0x9},
		{"X2_LANE_9_8", 0x10, 0x4},
		{"X8_LANE_7_0", 0x10000, 0x10},
		{"X2_LANE_7_6", 0x8, 0x3},
		{"X2_LANE_5_4", 0x4, 0x2},
		{"X16_LANE_15_0", 0x100000, 0x14},
		{"X2_LANE_15_14", 0x80, 0x7},
		{"X2_LANE_3_2", 0x2, 0x1}
	} },
	{"PCIE_UNCORR_ERR_STATUS", 0x55, {
		{"RCV_OVFL_STATUS", 0x20000, 0x11},
		{"PSN_ERR_STATUS", 0x1000, 0xc},
		{"UNSUPP_REQ_ERR_STATUS", 0x100000, 0x14},
		{"ECRC_ERR_STATUS", 0x80000, 0x13},
		{"CPL_TIMEOUT_STATUS", 0x4000, 0xe},
		{"SURPDN_ERR_STATUS", 0x20, 0x5},
		{"ATOMICOP_EGRESS_BLOCKED_STATUS", 0x1000000, 0x18},
		{"CPL_ABORT_ERR_STATUS", 0x8000, 0xf},
		{"DLP_ERR_STATUS", 0x10, 0x4},
		{"MC_BLOCKED_TLP_STATUS", 0x800000, 0x17},
		{"FC_ERR_STATUS", 0x2000, 0xd},
		{"ACS_VIOLATION_STATUS", 0x200000, 0x15},
		{"UNCORR_INT_ERR_STATUS", 0x400000, 0x16},
		{"UNEXP_CPL_STATUS", 0x10000, 0x10},
		{"MAL_TLP_STATUS", 0x40000, 0x12},
		{"TLP_PREFIX_BLOCKED_ERR_STATUS", 0x2000000, 0x19}
	} },
	{"PCIE_PERF_COUNT0_SLV_S_C_CLK", 0x140008e, {
		{"COUNTER0", 0xffffffff, 0x0}
	} },
	{"PCIE_LANE_3_EQUALIZATION_CNTL", 0xa0, {
		{"DOWNSTREAM_PORT_TX_PRESET", 0xf, 0x0},
		{"UPSTREAM_PORT_RX_PRESET_HINT", 0x7000, 0xc},
		{"UPSTREAM_PORT_TX_PRESET", 0xf00, 0x8},
		{"RESERVED", 0x8000, 0xf},
		{"DOWNSTREAM_PORT_RX_PRESET_HINT", 0x70, 0x4}
	} },
	{"GARLIC_COHE_SDMA1_GFX_RB_WPTR", 0x141a, {
		{"ADDRESS", 0x7fffc, 0x2}
	} },
	{"BIF_BACO_MSIC", 0x1480, {
		{"BACO_LINK_RST_SEL", 0x6, 0x1},
		{"BIF_XTALIN_SEL", 0x1, 0x0}
	} },
	{"PB1_PIF_CNTL2", 0x2100014, {
		{"RXDETECT_OVERRIDE_VAL_8", 0x10000, 0x10},
		{"RXDETECT_OVERRIDE_VAL_9", 0x20000, 0x11},
		{"RXDETECT_OVERRIDE_VAL_0", 0x100, 0x8},
		{"RXDETECT_OVERRIDE_VAL_1", 0x200, 0x9},
		{"RXDETECT_OVERRIDE_VAL_2", 0x400, 0xa},
		{"RXDETECT_OVERRIDE_VAL_3", 0x800, 0xb},
		{"RXDETECT_OVERRIDE_VAL_4", 0x1000, 0xc},
		{"RXDETECT_OVERRIDE_VAL_5", 0x2000, 0xd},
		{"RXDETECT_OVERRIDE_VAL_6", 0x4000, 0xe},
		{"RXDETECT_OVERRIDE_VAL_7", 0x8000, 0xf},
		{"PLL1_ALWAYS_ON_EN", 0x40000000, 0x1e},
		{"SERVICE2_STEP4_DELAY_PRG_EN", 0x20, 0x5},
		{"SPEEDCHANGE_STEP2_DELAY_PRG_EN", 0x10000000, 0x1c},
		{"RXDETECT_PRG_EN", 0x1, 0x0},
		{"RXDETECT_OVERRIDE_VAL_12", 0x100000, 0x14},
		{"SPEEDCHANGE_STEP4_DELAY_FORCE_LONG_EN", 0x80000000, 0x1f},
		{"RX_STAGGERING_MODE", 0x8000000, 0x1b},
		{"RXDETECT_OVERRIDE_EN", 0x80, 0x7},
		{"RXPHYSTATUS_DELAY", 0x7000000, 0x18},
		{"RXDETECT_SAMPL_TIME", 0x6, 0x1},
		{"SERVICE3_STEP4_DELAY_PRG_EN", 0x40, 0x6},
		{"PLL_RAMP_UP_TIME_PRG_EN", 0x8, 0x3},
		{"RX_STAGGERING_DISABLE", 0x20000000, 0x1d},
		{"LS2_EXIT_TIME_PRG_EN", 0x10, 0x4},
		{"RXDETECT_OVERRIDE_VAL_13", 0x200000, 0x15},
		{"RXDETECT_OVERRIDE_VAL_10", 0x40000, 0x12},
		{"RXDETECT_OVERRIDE_VAL_11", 0x80000, 0x13},
		{"RXDETECT_OVERRIDE_VAL_14", 0x400000, 0x16},
		{"RXDETECT_OVERRIDE_VAL_15", 0x800000, 0x17}
	} },
	{"PCIE_FC_CPL", 0x10010062, {
		{"CPLH_CREDITS", 0xff00, 0x8},
		{"CPLD_CREDITS", 0xff, 0x0}
	} },
	{"BIF_DEBUG_MUX", 0x151d, {
		{"DEBUG_MUX_BLK1", 0x3f, 0x0},
		{"DEBUG_MUX_BLK2", 0x3f00, 0x8}
	} },
	{"PB1_RX_LANE0_SCI_STAT_OVRD_REG0", 0x2206448, {
		{"RESPONSEMODE_0", 0x200, 0x9},
		{"RXPWR_0", 0x7, 0x0},
		{"RXPRESETHINT_0", 0x70, 0x4},
		{"ELECIDLEDETEN_0", 0x8, 0x3},
		{"REQUESTFOM_0", 0x100, 0x8},
		{"ENABLEFOM_0", 0x80, 0x7}
	} },
	{"BIF_RESET_CNTL", 0x1486, {
		{"RECAP_STRAP_WARMRST", 0x100, 0x8},
		{"HOLD_LKTRN_WARMRST_DIS", 0x200, 0x9},
		{"RST_DONE", 0x2, 0x1},
		{"STRAP_ALL_VALID", 0x8, 0x3},
		{"STRAP_EN", 0x1, 0x0},
		{"LINK_TRAIN_EN", 0x4, 0x2}
	} },
	{"PB0_RX_LANE6_SCI_STAT_OVRD_REG0", 0x1206908, {
		{"ELECIDLEDETEN_6", 0x8, 0x3},
		{"RESPONSEMODE_6", 0x200, 0x9},
		{"RXPWR_6", 0x7, 0x0},
		{"RXPRESETHINT_6", 0x70, 0x4},
		{"REQUESTFOM_6", 0x100, 0x8},
		{"ENABLEFOM_6", 0x80, 0x7}
	} },
	{"PCIE_F0_DPA_LATENCY_INDICATOR", 0x14000e4, {
		{"TRANS_LAT_INDICATOR_BITS", 0xff, 0x0}
	} },
	{"GARLIC_FLUSH_ADDR_END_5", 0x140d, {
		{"ADDR_END", 0xfffffffc, 0x2}
	} },
	{"GARLIC_FLUSH_ADDR_END_4", 0x140b, {
		{"ADDR_END", 0xfffffffc, 0x2}
	} },
	{"GARLIC_FLUSH_ADDR_END_7", 0x1411, {
		{"ADDR_END", 0xfffffffc, 0x2}
	} },
	{"GARLIC_FLUSH_ADDR_END_6", 0x140f, {
		{"ADDR_END", 0xfffffffc, 0x2}
	} },
	{"INTERRUPT_CNTL2", 0x151b, {
		{"IH_DUMMY_RD_ADDR", 0xffffffff, 0x0}
	} },
	{"GARLIC_FLUSH_ADDR_END_0", 0x1403, {
		{"ADDR_END", 0xfffffffc, 0x2}
	} },
	{"GARLIC_FLUSH_ADDR_END_3", 0x1409, {
		{"ADDR_END", 0xfffffffc, 0x2}
	} },
	{"GARLIC_FLUSH_ADDR_END_2", 0x1407, {
		{"ADDR_END", 0xfffffffc, 0x2}
	} },
	{"PCIE_FC_NP", 0x10010061, {
		{"NPD_CREDITS", 0xff, 0x0},
		{"NPH_CREDITS", 0xff00, 0x8}
	} },
	{"BIF_SSA_GFX0_UPPER", 0x14cb, {
		{"SSA_GFX0_UPPER", 0x3fffc, 0x2}
	} },
	{"PCIE_VC0_RESOURCE_STATUS", 0x4a, {
		{"PORT_ARB_TABLE_STATUS", 0x1, 0x0},
		{"VC_NEGOTIATION_PENDING", 0x2, 0x1}
	} },
	{"PB0_TX_LANE15_OVRD_REG0", 0x1209a04, {
		{"TX_DRV_PWRON_OVRD_VAL_15", 0x10, 0x4},
		{"TX_DCLK_EN_OVRD_EN_15", 0x2, 0x1},
		{"TX_DRV_PWRON_OVRD_EN_15", 0x20, 0x5},
		{"TX_DRV_DATA_EN_OVRD_EN_15", 0x8, 0x3},
		{"TX_DRV_DATA_EN_OVRD_VAL_15", 0x4, 0x2},
		{"TX_FRONTEND_PWRON_OVRD_VAL_15", 0x40, 0x6},
		{"TX_FRONTEND_PWRON_OVRD_EN_15", 0x80, 0x7},
		{"TX_DCLK_EN_OVRD_VAL_15", 0x1, 0x0}
	} },
	{"PB0_RX_LANE13_CTRL_REG0", 0x1207880, {
		{"RX_BACKUP_13", 0xff, 0x0},
		{"RX_DBG_ANALOG_SEL_13", 0xc00, 0xa},
		{"RX_TST_BSCAN_EN_13", 0x1000, 0xc},
		{"RX_CFG_OVR_PWRSF_13", 0x2000, 0xd}
	} },
	{"PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG3", 0x2208020, {
		{"ACCEPT_ENTRY_98", 0x4, 0x2},
		{"ACCEPT_ENTRY_99", 0x8, 0x3},
		{"ACCEPT_ENTRY_109", 0x2000, 0xd},
		{"ACCEPT_ENTRY_108", 0x1000, 0xc},
		{"ACCEPT_ENTRY_105", 0x200, 0x9},
		{"ACCEPT_ENTRY_104", 0x100, 0x8},
		{"ACCEPT_ENTRY_107", 0x800, 0xb},
		{"ACCEPT_ENTRY_106", 0x400, 0xa},
		{"ACCEPT_ENTRY_101", 0x20, 0x5},
		{"ACCEPT_ENTRY_100", 0x10, 0x4},
		{"ACCEPT_ENTRY_96", 0x1, 0x0},
		{"ACCEPT_ENTRY_97", 0x2, 0x1},
		{"ACCEPT_ENTRY_103", 0x80, 0x7},
		{"ACCEPT_ENTRY_102", 0x40, 0x6}
	} },
	{"PB1_TX_LANE13_SCI_STAT_OVRD_REG0", 0x2209888, {
		{"DEEMPH_13", 0x80, 0x7},
		{"TXPWR_13", 0x7, 0x0},
		{"TXMARG_13", 0x70, 0x4},
		{"COEFFICIENTID_13", 0x300, 0x8},
		{"INCOHERENTCK_13", 0x8, 0x3},
		{"COEFFICIENT_13", 0xfc00, 0xa}
	} },
	{"PB1_PIF_PDNB_OVERRIDE_7", 0x2100027, {
		{"TXPWR_OVERRIDE_VAL_7", 0x3800, 0xb},
		{"TXPWR_OVERRIDE_EN_7", 0x400, 0xa},
		{"TX_PDNB_OVERRIDE_VAL_7", 0xe, 0x1},
		{"TX_PDNB_OVERRIDE_EN_7", 0x1, 0x0},
		{"RXEN_OVERRIDE_EN_7", 0x100, 0x8},
		{"RXPWR_OVERRIDE_VAL_7", 0x38000, 0xf},
		{"RX_PDNB_OVERRIDE_VAL_7", 0xe0, 0x5},
		{"RXPWR_OVERRIDE_EN_7", 0x4000, 0xe},
		{"RX_PDNB_OVERRIDE_EN_7", 0x10, 0x4},
		{"RXEN_OVERRIDE_VAL_7", 0x200, 0x9}
	} },
	{"PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG2", 0x220801c, {
		{"ACCEPT_ENTRY_89", 0x2000000, 0x19},
		{"ACCEPT_ENTRY_88", 0x1000000, 0x18},
		{"ACCEPT_ENTRY_83", 0x80000, 0x13},
		{"ACCEPT_ENTRY_82", 0x40000, 0x12},
		{"ACCEPT_ENTRY_81", 0x20000, 0x11},
		{"ACCEPT_ENTRY_80", 0x10000, 0x10},
		{"ACCEPT_ENTRY_87", 0x800000, 0x17},
		{"ACCEPT_ENTRY_86", 0x400000, 0x16},
		{"ACCEPT_ENTRY_85", 0x200000, 0x15},
		{"ACCEPT_ENTRY_84", 0x100000, 0x14},
		{"ACCEPT_ENTRY_69", 0x20, 0x5},
		{"ACCEPT_ENTRY_68", 0x10, 0x4},
		{"ACCEPT_ENTRY_65", 0x2, 0x1},
		{"ACCEPT_ENTRY_64", 0x1, 0x0},
		{"ACCEPT_ENTRY_67", 0x8, 0x3},
		{"ACCEPT_ENTRY_66", 0x4, 0x2},
		{"ACCEPT_ENTRY_90", 0x4000000, 0x1a},
		{"ACCEPT_ENTRY_91", 0x8000000, 0x1b},
		{"ACCEPT_ENTRY_92", 0x10000000, 0x1c},
		{"ACCEPT_ENTRY_93", 0x20000000, 0x1d},
		{"ACCEPT_ENTRY_94", 0x40000000, 0x1e},
		{"ACCEPT_ENTRY_95", 0x80000000, 0x1f},
		{"ACCEPT_ENTRY_76", 0x1000, 0xc},
		{"ACCEPT_ENTRY_77", 0x2000, 0xd},
		{"ACCEPT_ENTRY_74", 0x400, 0xa},
		{"ACCEPT_ENTRY_75", 0x800, 0xb},
		{"ACCEPT_ENTRY_72", 0x100, 0x8},
		{"ACCEPT_ENTRY_73", 0x200, 0x9},
		{"ACCEPT_ENTRY_70", 0x40, 0x6},
		{"ACCEPT_ENTRY_71", 0x80, 0x7},
		{"ACCEPT_ENTRY_78", 0x4000, 0xe},
		{"ACCEPT_ENTRY_79", 0x8000, 0xf}
	} },
	{"PCIE_VENDOR_SPECIFIC_HDR", 0x41, {
		{"VSEC_LENGTH", 0xfff00000, 0x14},
		{"VSEC_REV", 0xf0000, 0x10},
		{"VSEC_ID", 0xffff, 0x0}
	} },
	{"PB1_RX_LANE11_CTRL_REG0", 0x2207600, {
		{"RX_BACKUP_11", 0xff, 0x0},
		{"RX_DBG_ANALOG_SEL_11", 0xc00, 0xa},
		{"RX_CFG_OVR_PWRSF_11", 0x2000, 0xd},
		{"RX_TST_BSCAN_EN_11", 0x1000, 0xc}
	} },
	{"BIF_BUSNUM_CNTL1", 0x1525, {
		{"ID_MASK", 0xff, 0x0}
	} },
	{"BIF_BUSNUM_CNTL2", 0x152b, {
		{"AUTOUPDATE_EN", 0x100, 0x8},
		{"ERROR_MULTIPLE_ID_MATCH", 0x20000, 0x11},
		{"AUTOUPDATE_SEL", 0xff, 0x0},
		{"HDPREG_CNTL", 0x10000, 0x10}
	} },
	{"PB0_TX_LANE13_SCI_STAT_OVRD_REG0", 0x1209888, {
		{"DEEMPH_13", 0x80, 0x7},
		{"TXPWR_13", 0x7, 0x0},
		{"TXMARG_13", 0x70, 0x4},
		{"COEFFICIENTID_13", 0x300, 0x8},
		{"INCOHERENTCK_13", 0x8, 0x3},
		{"COEFFICIENT_13", 0xfc00, 0xa}
	} },
	{"PCIE_LANE_2_EQUALIZATION_CNTL", 0xa0, {
		{"DOWNSTREAM_PORT_TX_PRESET", 0xf, 0x0},
		{"UPSTREAM_PORT_RX_PRESET_HINT", 0x7000, 0xc},
		{"UPSTREAM_PORT_TX_PRESET", 0xf00, 0x8},
		{"RESERVED", 0x8000, 0xf},
		{"DOWNSTREAM_PORT_RX_PRESET_HINT", 0x70, 0x4}
	} },
	{"PB1_TX_LANE11_SCI_STAT_OVRD_REG0", 0x2209608, {
		{"DEEMPH_11", 0x80, 0x7},
		{"COEFFICIENTID_11", 0x300, 0x8},
		{"TXPWR_11", 0x7, 0x0},
		{"TXMARG_11", 0x70, 0x4},
		{"INCOHERENTCK_11", 0x8, 0x3},
		{"COEFFICIENT_11", 0xfc00, 0xa}
	} },
	{"PB0_TX_LANE2_OVRD_REG0", 0x1208504, {
		{"TX_DCLK_EN_OVRD_EN_2", 0x2, 0x1},
		{"TX_FRONTEND_PWRON_OVRD_VAL_2", 0x40, 0x6},
		{"TX_DRV_DATA_EN_OVRD_EN_2", 0x8, 0x3},
		{"TX_DRV_PWRON_OVRD_VAL_2", 0x10, 0x4},
		{"TX_FRONTEND_PWRON_OVRD_EN_2", 0x80, 0x7},
		{"TX_DRV_PWRON_OVRD_EN_2", 0x20, 0x5},
		{"TX_DCLK_EN_OVRD_VAL_2", 0x1, 0x0},
		{"TX_DRV_DATA_EN_OVRD_VAL_2", 0x4, 0x2}
	} },
	{"PB1_RX_LANE10_CTRL_REG0", 0x2207500, {
		{"RX_DBG_ANALOG_SEL_10", 0xc00, 0xa},
		{"RX_BACKUP_10", 0xff, 0x0},
		{"RX_CFG_OVR_PWRSF_10", 0x2000, 0xd},
		{"RX_TST_BSCAN_EN_10", 0x1000, 0xc}
	} },
	{"PCIEP_BCH_ECC_CNTL", 0x100100d0, {
		{"BCH_ECC_ERROR_STATUS", 0xffff0000, 0x10},
		{"STRAP_BCH_ECC_EN", 0x1, 0x0},
		{"BCH_ECC_ERROR_THRESHOLD", 0xff00, 0x8}
	} },
	{"LINK_CAP2", 0x21, {
		{"CROSSLINK_SUPPORTED", 0x100, 0x8},
		{"RESERVED", 0xfffffe00, 0x9},
		{"SUPPORTED_LINK_SPEED", 0xfe, 0x1}
	} },
	{"PCIE_PORT_VC_CAP_REG1", 0x45, {
		{"EXT_VC_COUNT", 0x7, 0x0},
		{"PORT_ARB_TABLE_ENTRY_SIZE", 0xc00, 0xa},
		{"LOW_PRIORITY_EXT_VC_COUNT", 0x70, 0x4},
		{"REF_CLK", 0x300, 0x8}
	} },
	{"PCIE_PORT_VC_CAP_REG2", 0x46, {
		{"VC_ARB_TABLE_OFFSET", 0xff000000, 0x18},
		{"VC_ARB_CAP", 0xff, 0x0}
	} },
	{"SMBUS_SLV_CNTL", 0x14fd, {
		{"SMB_SLV_ADR", 0xfe, 0x1},
		{"SMB_SOFT_RESET", 0x1, 0x0}
	} },
	{"PCIE_BAR3_CAP", 0x85, {
		{"BAR_SIZE_SUPPORTED", 0xfffff0, 0x4}
	} },
	{"PB0_RX_LANE1_CTRL_REG0", 0x1206480, {
		{"RX_CFG_OVR_PWRSF_1", 0x2000, 0xd},
		{"RX_BACKUP_1", 0xff, 0x0},
		{"RX_TST_BSCAN_EN_1", 0x1000, 0xc},
		{"RX_DBG_ANALOG_SEL_1", 0xc00, 0xa}
	} },
	{"CAPTURE_HOST_BUSNUM", 0x153c, {
		{"CHECK_EN", 0x1, 0x0}
	} },
	{"PB0_STRAP_TX_REG0", 0x1202024, {
		{"STRAP_RX_TRK_MODE_1", 0x20000000, 0x1d},
		{"STRAP_TX_CFG_DRV1_EN", 0x3e00, 0x9},
		{"STRAP_TX_CFG_SWING_BOOST_EN", 0x40000000, 0x1e},
		{"STRAP_TX_CFG_DRVX_EN", 0x8000000, 0x1b},
		{"STRAP_TX_CFG_DRV1_TAP_SEL", 0x7c000, 0xe},
		{"STRAP_TX_CFG_DRV0_TAP_SEL", 0x1e0, 0x5},
		{"STRAP_TX_CFG_DRV0_EN", 0x1e, 0x1},
		{"STRAP_TX_CFG_DRVX_TAP_SEL", 0x10000000, 0x1c},
		{"STRAP_TX_CFG_DRV2_TAP_SEL", 0x7800000, 0x17},
		{"STRAP_TX_CFG_DRV2_EN", 0x780000, 0x13}
	} },
	{"PB1_PLL_LC2_SCI_STAT_OVRD_REG0", 0x2204508, {
		{"PLL_LC2_PLLPWR", 0x70, 0x4},
		{"PLL_LC2_IGNR_PLLPWR_SCI_UPDT", 0x1, 0x0},
		{"PLL_LC2_IGNR_FREQMODE_SCI_UPDT", 0x2, 0x1},
		{"PLL_LC2_FREQMODE", 0x300, 0x8}
	} },
	{"PCIE_PERF_CNTL_SLV_NS_C_CLK", 0x1400090, {
		{"COUNTER1_UPPER", 0xff000000, 0x18},
		{"EVENT0_SEL", 0xff, 0x0},
		{"EVENT1_SEL", 0xff00, 0x8},
		{"COUNTER0_UPPER", 0xff0000, 0x10}
	} },
	{"PEER_REG_RANGE0", 0x153e, {
		{"START_ADDR", 0xffff, 0x0},
		{"END_ADDR", 0xffff0000, 0x10}
	} },
	{"PEER_REG_RANGE1", 0x153f, {
		{"START_ADDR", 0xffff, 0x0},
		{"END_ADDR", 0xffff0000, 0x10}
	} },
	{"PB1_STRAP_PIN_REG0", 0x2202034, {
		{"STRAP_TX_FULL_SWING", 0x4, 0x2},
		{"STRAP_TX_DEEMPH_EN", 0x2, 0x1}
	} },
	{"PCIE_MC_BLOCK_ALL0", 0xc2, {
		{"MC_BLOCK_ALL_0", 0xffffffff, 0x0}
	} },
	{"PCIE_MC_BLOCK_ALL1", 0xc3, {
		{"MC_BLOCK_ALL_1", 0xffffffff, 0x0}
	} },
	{"HDP_MEM_COHERENCY_FLUSH_CNTL", 0x1520, {
		{"HDP_MEM_FLUSH_ADDR", 0x1, 0x0}
	} },
	{"PCIE_TX_CNTL", 0x10010020, {
		{"TX_F0_TPH_DIS", 0x1000000, 0x18},
		{"TX_F2_TPH_DIS", 0x4000000, 0x1a},
		{"TX_RO_OVERRIDE", 0x3000, 0xc},
		{"TX_NP_PASS_P", 0x200000, 0x15},
		{"TX_FLUSH_TLP_DIS", 0x8000, 0xf},
		{"TX_F1_TPH_DIS", 0x2000000, 0x19},
		{"TX_CPL_PASS_P", 0x100000, 0x14},
		{"TX_CLEAR_EXTRA_PM_REQS", 0x400000, 0x16},
		{"TX_PACK_PACKET_DIS", 0x4000, 0xe},
		{"TX_SNR_OVERRIDE", 0xc00, 0xa},
		{"TX_FC_UPDATE_TIMEOUT_DIS", 0x800000, 0x17}
	} },
	{"PB1_TX_GLB_OVRD_REG4", 0x2208040, {
		{"TX_CFG_DRVX_TAP_SEL_GEN3_OVRD_VAL", 0x20, 0x5},
		{"TX_CFG_DRVX_EN_GEN3_OVRD_VAL", 0x10, 0x4},
		{"TX_CFG_DRV2_TAP_SEL_GEN3_OVRD_VAL", 0xf, 0x0}
	} },
	{"PCIE_STRAP_MISC2", 0x14000c1, {
		{"STRAP_TPH_SUPPORTED", 0x10, 0x4},
		{"STRAP_MSTCPL_TIMEOUT_EN", 0x4, 0x2},
		{"STRAP_GEN2_COMPLIANCE", 0x2, 0x1},
		{"STRAP_GEN3_COMPLIANCE", 0x8, 0x3}
	} },
	{"PB1_GLB_SCI_STAT_OVRD_REG1", 0x2200020, {
		{"IGNR_MODE_SCI_UPDT_L0T3", 0x1, 0x0},
		{"IGNR_FREQDIV_SCI_UPDT_L0T3", 0x2, 0x1},
		{"FREQDIV_3", 0xc0000000, 0x1e},
		{"FREQDIV_2", 0xc000000, 0x1a},
		{"FREQDIV_1", 0xc00000, 0x16},
		{"FREQDIV_0", 0xc0000, 0x12},
		{"MODE_2", 0x3000000, 0x18},
		{"MODE_3", 0x30000000, 0x1c},
		{"MODE_0", 0x30000, 0x10},
		{"MODE_1", 0x300000, 0x14},
		{"IGNR_DLL_LOCK_SCI_UPDT_L0T3", 0x4, 0x2},
		{"DLL_LOCK_1", 0x2000, 0xd},
		{"DLL_LOCK_0", 0x1000, 0xc},
		{"DLL_LOCK_3", 0x8000, 0xf},
		{"DLL_LOCK_2", 0x4000, 0xe}
	} },
	{"PB0_PIF_SC_CTL2", 0x1100019, {
		{"SERIAL_CFG_PERLANE_DISABLE_9", 0x200, 0x9},
		{"SERIAL_CFG_PERLANE_DISABLE_8", 0x100, 0x8},
		{"SERIAL_CFG_PERLANE_DISABLE_5", 0x20, 0x5},
		{"SERIAL_CFG_PERLANE_DISABLE_4", 0x10, 0x4},
		{"SERIAL_CFG_PERLANE_DISABLE_7", 0x80, 0x7},
		{"SERIAL_CFG_PERLANE_DISABLE_6", 0x40, 0x6},
		{"SERIAL_CFG_PERLANE_DISABLE_1", 0x2, 0x1},
		{"SERIAL_CFG_PERLANE_DISABLE_0", 0x1, 0x0},
		{"SERIAL_CFG_PERLANE_DISABLE_3", 0x8, 0x3},
		{"SERIAL_CFG_PERLANE_DISABLE_2", 0x4, 0x2},
		{"SERIAL_CFG_PERLANE_DISABLE_15", 0x8000, 0xf},
		{"SERIAL_CFG_PERLANE_DISABLE_14", 0x4000, 0xe},
		{"SERIAL_CFG_PERLANE_DISABLE_11", 0x800, 0xb},
		{"SERIAL_CFG_PERLANE_DISABLE_10", 0x400, 0xa},
		{"SERIAL_CFG_PERLANE_DISABLE_13", 0x2000, 0xd},
		{"SERIAL_CFG_PERLANE_DISABLE_12", 0x1000, 0xc}
	} },
	{"PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG1", 0x2208018, {
		{"ACCEPT_ENTRY_62", 0x40000000, 0x1e},
		{"ACCEPT_ENTRY_49", 0x20000, 0x11},
		{"ACCEPT_ENTRY_48", 0x10000, 0x10},
		{"ACCEPT_ENTRY_47", 0x8000, 0xf},
		{"ACCEPT_ENTRY_46", 0x4000, 0xe},
		{"ACCEPT_ENTRY_45", 0x2000, 0xd},
		{"ACCEPT_ENTRY_44", 0x1000, 0xc},
		{"ACCEPT_ENTRY_43", 0x800, 0xb},
		{"ACCEPT_ENTRY_42", 0x400, 0xa},
		{"ACCEPT_ENTRY_41", 0x200, 0x9},
		{"ACCEPT_ENTRY_40", 0x100, 0x8},
		{"ACCEPT_ENTRY_38", 0x40, 0x6},
		{"ACCEPT_ENTRY_39", 0x80, 0x7},
		{"ACCEPT_ENTRY_32", 0x1, 0x0},
		{"ACCEPT_ENTRY_33", 0x2, 0x1},
		{"ACCEPT_ENTRY_36", 0x10, 0x4},
		{"ACCEPT_ENTRY_37", 0x20, 0x5},
		{"ACCEPT_ENTRY_34", 0x4, 0x2},
		{"ACCEPT_ENTRY_35", 0x8, 0x3},
		{"ACCEPT_ENTRY_58", 0x4000000, 0x1a},
		{"ACCEPT_ENTRY_59", 0x8000000, 0x1b},
		{"ACCEPT_ENTRY_54", 0x400000, 0x16},
		{"ACCEPT_ENTRY_55", 0x800000, 0x17},
		{"ACCEPT_ENTRY_56", 0x1000000, 0x18},
		{"ACCEPT_ENTRY_57", 0x2000000, 0x19},
		{"ACCEPT_ENTRY_50", 0x40000, 0x12},
		{"ACCEPT_ENTRY_51", 0x80000, 0x13},
		{"ACCEPT_ENTRY_52", 0x100000, 0x14},
		{"ACCEPT_ENTRY_53", 0x200000, 0x15},
		{"ACCEPT_ENTRY_61", 0x20000000, 0x1d},
		{"ACCEPT_ENTRY_60", 0x10000000, 0x1c},
		{"ACCEPT_ENTRY_63", 0x80000000, 0x1f}
	} },
	{"PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG0", 0x2208014, {
		{"ACCEPT_ENTRY_29", 0x20000000, 0x1d},
		{"ACCEPT_ENTRY_28", 0x10000000, 0x1c},
		{"ACCEPT_ENTRY_25", 0x2000000, 0x19},
		{"ACCEPT_ENTRY_24", 0x1000000, 0x18},
		{"ACCEPT_ENTRY_27", 0x8000000, 0x1b},
		{"ACCEPT_ENTRY_26", 0x4000000, 0x1a},
		{"ACCEPT_ENTRY_21", 0x200000, 0x15},
		{"ACCEPT_ENTRY_20", 0x100000, 0x14},
		{"ACCEPT_ENTRY_23", 0x800000, 0x17},
		{"ACCEPT_ENTRY_22", 0x400000, 0x16},
		{"ACCEPT_ENTRY_8", 0x100, 0x8},
		{"ACCEPT_ENTRY_9", 0x200, 0x9},
		{"ACCEPT_ENTRY_2", 0x4, 0x2},
		{"ACCEPT_ENTRY_3", 0x8, 0x3},
		{"ACCEPT_ENTRY_0", 0x1, 0x0},
		{"ACCEPT_ENTRY_1", 0x2, 0x1},
		{"ACCEPT_ENTRY_6", 0x40, 0x6},
		{"ACCEPT_ENTRY_7", 0x80, 0x7},
		{"ACCEPT_ENTRY_4", 0x10, 0x4},
		{"ACCEPT_ENTRY_5", 0x20, 0x5},
		{"ACCEPT_ENTRY_30", 0x40000000, 0x1e},
		{"ACCEPT_ENTRY_31", 0x80000000, 0x1f},
		{"ACCEPT_ENTRY_10", 0x400, 0xa},
		{"ACCEPT_ENTRY_11", 0x800, 0xb},
		{"ACCEPT_ENTRY_12", 0x1000, 0xc},
		{"ACCEPT_ENTRY_13", 0x2000, 0xd},
		{"ACCEPT_ENTRY_14", 0x4000, 0xe},
		{"ACCEPT_ENTRY_15", 0x8000, 0xf},
		{"ACCEPT_ENTRY_16", 0x10000, 0x10},
		{"ACCEPT_ENTRY_17", 0x20000, 0x11},
		{"ACCEPT_ENTRY_18", 0x40000, 0x12},
		{"ACCEPT_ENTRY_19", 0x80000, 0x13}
	} },
	{"PCIE_LC_LINK_WIDTH_CNTL", 0x100100a2, {
		{"LC_RECONFIG_NOW", 0x100, 0x8},
		{"LC_L1_RECONFIG_EN", 0x20000, 0x11},
		{"LC_UPCFG_WAIT_FOR_RCVR_DIS", 0x4000, 0xe},
		{"LC_DUAL_END_RECONFIG_EN", 0x80000, 0x13},
		{"LC_UPCONFIGURE_SUPPORT", 0x1000, 0xc},
		{"LC_LINK_WIDTH_RD", 0x70, 0x4},
		{"LC_UPCONFIGURE_DIS", 0x2000, 0xd},
		{"LC_EQ_REVERSAL_LOGIC_EN", 0x800000, 0x17},
		{"LC_SHORT_RECONFIG_EN", 0x800, 0xb},
		{"LC_RENEGOTIATE_EN", 0x400, 0xa},
		{"LC_DYNLINK_MST_EN", 0x40000, 0x12},
		{"LC_DEASSERT_TX_PDNB", 0x10000, 0x10},
		{"LC_RECONFIG_ARC_MISSING_ESCAPE", 0x80, 0x7},
		{"LC_LINK_WIDTH", 0x7, 0x0},
		{"LC_UPCFG_TIMER_SEL", 0x8000, 0xf},
		{"LC_DYN_LANES_PWR_STATE", 0x600000, 0x15},
		{"LC_RENEGOTIATION_SUPPORT", 0x200, 0x9},
		{"LC_UPCONFIGURE_CAPABLE", 0x100000, 0x14}
	} },
	{"DEVICE_ID", 0x0, {
		{"DEVICE_ID", 0xffff, 0x0}
	} },
	{"PB1_TX_LANE12_CTRL_REG0", 0x2209840, {
		{"TX_CFG_SWING_BOOST_EN_12", 0x4, 0x2},
		{"TX_CFG_DISPCLK_MODE_12", 0x1, 0x0},
		{"TX_DBG_PRBS_EN_12", 0x8, 0x3},
		{"TX_CFG_INV_DATA_12", 0x2, 0x1}
	} },
	{"PB0_GLB_CTRL_REG4", 0x1200014, {
		{"DBG_RXDFEMUX_BYP_VAL", 0x30000, 0x10},
		{"DBG_RXDFEMUX_BYP_EN", 0x40000, 0x12},
		{"DBG_RXDLL_VREG_REF_SEL", 0x4000000, 0x1a},
		{"PWRGOOD_OVRD", 0x8000000, 0x1b},
		{"DBG_RXAPU_EXEC", 0x3c00000, 0x16},
		{"DBG_RXAPU_INST", 0xffff, 0x0},
		{"DBG_RXRDATA_GATING_DISABLE", 0x10000000, 0x1c}
	} },
	{"PB0_GLB_CTRL_REG5", 0x1200018, {
		{"DBG_RXAPU_MODE", 0xff, 0x0}
	} },
	{"BACO_CNTL_MISC", 0x14db, {
		{"BACO_LINK_RST_WIDTH_SEL", 0xc, 0x2},
		{"BIF_AZ_REQ_DIS", 0x2, 0x1},
		{"BIF_ROM_REQ_DIS", 0x1, 0x0}
	} },
	{"PB0_GLB_CTRL_REG3", 0x1200010, {
		{"DBG_RXPI_OFFSET_BYP_VAL", 0x7800000, 0x17},
		{"BG_DBG_ANALOG_SEL", 0x1c000, 0xe},
		{"RXDBG_SEL", 0x1f, 0x0},
		{"DBG_DLL_CLK_SEL", 0x1c0000, 0x12},
		{"BG_DBG_IREFBYP_EN", 0x1000, 0xc},
		{"BG_CFG_LC_REG_VREF0_SEL", 0x60, 0x5},
		{"DBG_RXLEQ_DCATTN_BYP_OVR_DISABLE", 0x80000000, 0x1f},
		{"PLL_DISPCLK_CMOS_SEL", 0x200000, 0x15},
		{"BG_CFG_LC_REG_VREF1_SEL", 0x180, 0x7},
		{"BG_DBG_VREFBYP_EN", 0x800, 0xb},
		{"DBG_RXSWAPDX_BYP_EN", 0x8000000, 0x1b},
		{"BG_CFG_RO_REG_VREF_SEL", 0x600, 0x9},
		{"DBG_RXPI_OFFSET_BYP_EN", 0x400000, 0x16},
		{"DBG_RXSWAPDX_BYP_VAL", 0x70000000, 0x1c}
	} },
	{"PB0_GLB_CTRL_REG0", 0x1200004, {
		{"DBG_RX2TXBYP_SEL", 0x700000, 0x14},
		{"DBG_RXFEBYP_EN", 0x800000, 0x17},
		{"DBG_TX2RXLBACK_EN", 0x4000000, 0x1a},
		{"CFG_IDLEDET_TH", 0x30000, 0x10},
		{"DBG_RXTOGGLE_EN", 0x2000000, 0x19},
		{"TXCFG_CMGOOD_RANGE", 0xc0000000, 0x1e},
		{"DBG_RXPRBS_CLR", 0x1000000, 0x18},
		{"BACKUP", 0xffff, 0x0}
	} },
	{"PB0_GLB_CTRL_REG1", 0x1200008, {
		{"RXDBG_D0TH_BYP_VAL", 0x3f8000, 0xf},
		{"RXDBG_D0TH_BYP_EN", 0x4000, 0xe},
		{"TST_LOSPDTST_EN", 0x40000000, 0x1e},
		{"RXDBG_CDR_PH_BYP_VAL", 0x3f00, 0x8},
		{"RXDBG_CDR_FR_BYP_VAL", 0x7e, 0x1},
		{"RXDBG_D1TH_BYP_VAL", 0x3f800000, 0x17},
		{"RXDBG_D1TH_BYP_EN", 0x400000, 0x16},
		{"RXDBG_CDR_FR_BYP_EN", 0x1, 0x0},
		{"PLL_CFG_DISPCLK_DIV", 0x80000000, 0x1f},
		{"RXDBG_CDR_PH_BYP_EN", 0x80, 0x7}
	} },
	{"PCIE_DPA_STATUS", 0x97, {
		{"SUBSTATE_STATUS", 0x1f, 0x0},
		{"SUBSTATE_CNTL_ENABLED", 0x100, 0x8}
	} },
	{"PCIE_PRBS_FREERUN", 0x14000cb, {
		{"PRBS_FREERUN", 0xffff, 0x0}
	} },
	{"PB0_RX_LANE4_CTRL_REG0", 0x1206800, {
		{"RX_TST_BSCAN_EN_4", 0x1000, 0xc},
		{"RX_BACKUP_4", 0xff, 0x0},
		{"RX_DBG_ANALOG_SEL_4", 0xc00, 0xa},
		{"RX_CFG_OVR_PWRSF_4", 0x2000, 0xd}
	} },
	{"PB0_RX_LANE10_CTRL_REG0", 0x1207500, {
		{"RX_DBG_ANALOG_SEL_10", 0xc00, 0xa},
		{"RX_BACKUP_10", 0xff, 0x0},
		{"RX_CFG_OVR_PWRSF_10", 0x2000, 0xd},
		{"RX_TST_BSCAN_EN_10", 0x1000, 0xc}
	} },
	{"PCIE_RX_CNTL3", 0x10010074, {
		{"RX_IGNORE_RC_TRANSMRDPASID_UR", 0x1, 0x0},
		{"RX_IGNORE_RC_INVCPLPASID_UR", 0x10, 0x4},
		{"RX_IGNORE_RC_INVREQ_UR", 0x8, 0x3},
		{"RX_IGNORE_RC_TRANSMWRPASID_UR", 0x2, 0x1},
		{"RX_IGNORE_RC_PRGRESPMSG_UR", 0x4, 0x2}
	} },
	{"MSI_MSG_ADDR_LO", 0x29, {
		{"MSI_MSG_ADDR_LO", 0xfffffffc, 0x2}
	} },
	{"PB0_RX_LANE12_CTRL_REG0", 0x1207840, {
		{"RX_DBG_ANALOG_SEL_12", 0xc00, 0xa},
		{"RX_BACKUP_12", 0xff, 0x0},
		{"RX_TST_BSCAN_EN_12", 0x1000, 0xc},
		{"RX_CFG_OVR_PWRSF_12", 0x2000, 0xd}
	} },
	{"PCIE_LANE_6_EQUALIZATION_CNTL", 0xa2, {
		{"DOWNSTREAM_PORT_TX_PRESET", 0xf, 0x0},
		{"UPSTREAM_PORT_RX_PRESET_HINT", 0x7000, 0xc},
		{"UPSTREAM_PORT_TX_PRESET", 0xf00, 0x8},
		{"RESERVED", 0x8000, 0xf},
		{"DOWNSTREAM_PORT_RX_PRESET_HINT", 0x70, 0x4}
	} },
	{"PB0_PLL_RO_GLB_CTRL_REG0", 0x1204000, {
		{"PLL_RO_PWRON_LUT_ENTRY_LS2", 0x80, 0x7},
		{"PLL_RO_HSCLK_RIGHT_RIGHT_EN_GATING_EN", 0x80000, 0x13},
		{"PLL_TST_LOSPDTST_SRC", 0x1, 0x0},
		{"PLL_RO_HSCLK_LEFT_LEFT_EN_GATING_EN", 0x10000, 0x10},
		{"PLL_LC_HSCLK_LEFT_EN_LUT_ENTRY_LS2", 0x800, 0xb},
		{"PLL_LC_HSCLK_LEFT_EN_LUT_ENTRY_LS1", 0x400, 0xa},
		{"PLL_LC_HSCLK_LEFT_EN_LUT_ENTRY_LS0", 0x200, 0x9},
		{"PLL_LC_PWRON_LUT_ENTRY_LS2", 0x100, 0x8},
		{"PLL_RO_HSCLK_RIGHT_LEFT_EN_GATING_EN", 0x40000, 0x12},
		{"PLL_LC_HSCLK_RIGHT_EN_LUT_ENTRY_LS1", 0x2000, 0xd},
		{"PLL_LC_HSCLK_LEFT_RIGHT_EN_GATING_EN", 0x200000, 0x15},
		{"PLL_LC_HSCLK_RIGHT_LEFT_EN_GATING_EN", 0x400000, 0x16},
		{"PLL_LC_HSCLK_RIGHT_RIGHT_EN_GATING_EN", 0x800000, 0x17},
		{"PLL_RO_HSCLK_LEFT_EN_LUT_ENTRY_LS1", 0x4, 0x2},
		{"PLL_RO_HSCLK_LEFT_EN_LUT_ENTRY_LS0", 0x2, 0x1},
		{"PLL_RO_HSCLK_LEFT_EN_LUT_ENTRY_LS2", 0x8, 0x3},
		{"PLL_LC_HSCLK_RIGHT_EN_LUT_ENTRY_LS2", 0x4000, 0xe},
		{"PLL_LC_HSCLK_LEFT_LEFT_EN_GATING_EN", 0x100000, 0x14},
		{"PLL_LC_HSCLK_RIGHT_EN_LUT_ENTRY_LS0", 0x1000, 0xc},
		{"PLL_RO_HSCLK_LEFT_RIGHT_EN_GATING_EN", 0x20000, 0x11},
		{"PLL_RO_HSCLK_RIGHT_EN_LUT_ENTRY_LS1", 0x20, 0x5},
		{"PLL_RO_HSCLK_RIGHT_EN_LUT_ENTRY_LS0", 0x10, 0x4},
		{"PLL_RO_HSCLK_RIGHT_EN_LUT_ENTRY_LS2", 0x40, 0x6}
	} },
	{"PCIE_ATS_CNTL", 0xad, {
		{"STU", 0x1f, 0x0},
		{"ATC_ENABLE", 0x8000, 0xf}
	} },
	{"PB0_TX_LANE10_CTRL_REG0", 0x1209500, {
		{"TX_CFG_INV_DATA_10", 0x2, 0x1},
		{"TX_CFG_SWING_BOOST_EN_10", 0x4, 0x2},
		{"TX_CFG_DISPCLK_MODE_10", 0x1, 0x0},
		{"TX_DBG_PRBS_EN_10", 0x8, 0x3}
	} },
	{"PB0_TX_LANE4_CTRL_REG0", 0x1208840, {
		{"TX_CFG_DISPCLK_MODE_4", 0x1, 0x0},
		{"TX_CFG_SWING_BOOST_EN_4", 0x4, 0x2},
		{"TX_CFG_INV_DATA_4", 0x2, 0x1},
		{"TX_DBG_PRBS_EN_4", 0x8, 0x3}
	} },
	{"PCIE_INDEX", 0xe, {
		{"PCIE_INDEX", 0xffffffff, 0x0}
	} },
	{"PB0_TX_LANE6_CTRL_REG0", 0x1208900, {
		{"TX_CFG_DISPCLK_MODE_6", 0x1, 0x0},
		{"TX_CFG_INV_DATA_6", 0x2, 0x1},
		{"TX_CFG_SWING_BOOST_EN_6", 0x4, 0x2},
		{"TX_DBG_PRBS_EN_6", 0x8, 0x3}
	} },
	{"PCIE_VC0_RESOURCE_CNTL", 0x49, {
		{"TC_VC_MAP_TC1_7", 0xfe, 0x1},
		{"LOAD_PORT_ARB_TABLE", 0x10000, 0x10},
		{"VC_ENABLE", 0x80000000, 0x1f},
		{"PORT_ARB_SELECT", 0xe0000, 0x11},
		{"TC_VC_MAP_TC0", 0x1, 0x0},
		{"VC_ID", 0x7000000, 0x18}
	} },
	{"PB1_RX_LANE4_SCI_STAT_OVRD_REG0", 0x2206848, {
		{"ELECIDLEDETEN_4", 0x8, 0x3},
		{"RXPRESETHINT_4", 0x70, 0x4},
		{"RXPWR_4", 0x7, 0x0},
		{"RESPONSEMODE_4", 0x200, 0x9},
		{"REQUESTFOM_4", 0x100, 0x8},
		{"ENABLEFOM_4", 0x80, 0x7}
	} },
	{"PB1_RX_LANE6_CTRL_REG0", 0x2206900, {
		{"RX_DBG_ANALOG_SEL_6", 0xc00, 0xa},
		{"RX_TST_BSCAN_EN_6", 0x1000, 0xc},
		{"RX_BACKUP_6", 0xff, 0x0},
		{"RX_CFG_OVR_PWRSF_6", 0x2000, 0xd}
	} },
	{"PCIE_PERF_COUNT_CNTL", 0x1400080, {
		{"GLOBAL_SHADOW_WR", 0x2, 0x1},
		{"GLOBAL_COUNT_EN", 0x1, 0x0},
		{"GLOBAL_COUNT_RESET", 0x4, 0x2}
	} },
	{"PB1_DFT_DEBUG_CTRL_REG0", 0x220300c, {
		{"DFT_PHY_DEBUG_EN", 0x1, 0x0},
		{"DFT_PHY_DEBUG_MODE", 0x3e, 0x1}
	} },
	{"PB0_PLL_RO_GLB_OVRD_REG0", 0x1204010, {

	} },
	{"BIF_PERFCOUNTER0_RESULT", 0x152d, {
		{"PERFCOUNTER_RESULT", 0xffffffff, 0x0}
	} },
	{"PCIE_MC_ADDR1", 0xbf, {
		{"MC_BASE_ADDR_1", 0xffffffff, 0x0}
	} },
	{"PCIE_MC_ADDR0", 0xbe, {
		{"MC_INDEX_POS", 0x3f, 0x0},
		{"MC_BASE_ADDR_0", 0xfffff000, 0xc}
	} },
	{"HOST_BUSNUM", 0x153d, {
		{"HOST_ID", 0xffff, 0x0}
	} },
	{"PCIE_LANE_0_EQUALIZATION_CNTL", 0x9f, {
		{"DOWNSTREAM_PORT_TX_PRESET", 0xf, 0x0},
		{"UPSTREAM_PORT_RX_PRESET_HINT", 0x7000, 0xc},
		{"UPSTREAM_PORT_TX_PRESET", 0xf00, 0x8},
		{"RESERVED", 0x8000, 0xf},
		{"DOWNSTREAM_PORT_RX_PRESET_HINT", 0x70, 0x4}
	} },
	{"PB1_RX_LANE13_SCI_STAT_OVRD_REG0", 0x2207888, {
		{"ELECIDLEDETEN_13", 0x8, 0x3},
		{"ENABLEFOM_13", 0x80, 0x7},
		{"REQUESTFOM_13", 0x100, 0x8},
		{"RXPWR_13", 0x7, 0x0},
		{"RESPONSEMODE_13", 0x200, 0x9},
		{"RXPRESETHINT_13", 0x70, 0x4}
	} },
	{"MSI_MSG_DATA", 0x2a, {
		{"MSI_DATA", 0xffff, 0x0}
	} },
	{"PB0_PLL_RO0_OVRD_REG0", 0x1204450, {
		{"PLL_CFG_RO_CORECLK_DIV_OVRD_EN_0", 0x1000, 0xc},
		{"PLL_CFG_RO_VTOI_BIAS_CNTRL_OVRD_VAL_0", 0x40000000, 0x1e},
		{"PLL_CFG_RO_CORECLK_EN_OVRD_EN_0", 0x4000, 0xe},
		{"PLL_CFG_RO_VTOI_BIAS_CNTRL_OVRD_EN_0", 0x80000000, 0x1f},
		{"PLL_CFG_RO_FBDIV_OVRD_EN_0", 0x10000000, 0x1c},
		{"PLL_CFG_RO_CORECLK_DIV_OVRD_VAL_0", 0xe00, 0x9},
		{"PLL_CFG_RO_BW_CNTRL_OVRD_EN_0", 0x100, 0x8},
		{"PLL_CFG_RO_CORECLK_EN_OVRD_VAL_0", 0x2000, 0xd},
		{"PLL_CFG_RO_BW_CNTRL_OVRD_VAL_0", 0xff, 0x0},
		{"PLL_CFG_RO_FBDIV_OVRD_VAL_0", 0xfff8000, 0xf}
	} },
	{"PB0_RX_GLB_OVRD_REG0", 0x1206030, {
		{"RX_FRONTEND_PWRON_OVRD_EN", 0x100000, 0x14},
		{"RX_CFG_DCLK_DIV_OVRD_VAL", 0xc0, 0x6},
		{"RX_ADAPT_FOM_OVRD_VAL", 0x40000000, 0x1e},
		{"RX_CFG_PLLCLK_SEL_OVRD_EN", 0x1000, 0xc},
		{"RX_TERM_EN_OVRD_EN", 0x1000000, 0x18},
		{"RX_AUX_PWRON_OVRD_VAL", 0x10000000, 0x1c},
		{"RX_CFG_DLL_FREQ_MODE_OVRD_VAL", 0x200, 0x9},
		{"RX_DLL_PWRON_OVRD_EN", 0x40000, 0x12},
		{"RX_DCLK_EN_OVRD_EN", 0x10000, 0x10},
		{"RX_IDLEDET_PWRON_OVRD_VAL", 0x200000, 0x15},
		{"RX_ADAPT_RST_OVRD_VAL", 0x4, 0x2},
		{"RX_CFG_DCLK_DIV_OVRD_EN", 0x100, 0x8},
		{"RX_AUX_PWRON_OVRD_EN", 0x20000000, 0x1d},
		{"RX_ADAPT_FOM_OVRD_EN", 0x80000000, 0x1f},
		{"RX_FRONTEND_PWRON_OVRD_VAL", 0x80000, 0x13},
		{"RX_CFG_DLL_FREQ_MODE_OVRD_EN", 0x400, 0xa},
		{"RX_ADAPT_HLD_OVRD_EN", 0x2, 0x1},
		{"RX_CFG_PLLCLK_SEL_OVRD_VAL", 0x800, 0xb},
		{"RX_DLL_PWRON_OVRD_VAL", 0x20000, 0x11},
		{"RX_DCLK_EN_OVRD_VAL", 0x8000, 0xf},
		{"RX_IDLEDET_PWRON_OVRD_EN", 0x400000, 0x16},
		{"RX_ADAPT_HLD_OVRD_VAL", 0x1, 0x0},
		{"RX_TERM_EN_OVRD_VAL", 0x800000, 0x17},
		{"RX_CFG_RCLK_DIV_OVRD_EN", 0x4000, 0xe},
		{"RX_CFG_RCLK_DIV_OVRD_VAL", 0x2000, 0xd},
		{"RX_ADAPT_RST_OVRD_EN", 0x8, 0x3}
	} },
	{"PCIE_PERF_COUNT0_MST_C_CLK", 0x1400088, {
		{"COUNTER0", 0xffffffff, 0x0}
	} },
	{"PCIE_BAR6_CNTL", 0x8c, {
		{"BAR_TOTAL_NUM", 0xe0, 0x5},
		{"BAR_SIZE", 0x1f00, 0x8},
		{"BAR_INDEX", 0x7, 0x0}
	} },
	{"PCIE_DATA_2", 0xd, {
		{"PCIE_DATA", 0xffffffff, 0x0}
	} },
	{"CONFIG_REG_APER_SIZE", 0x150d, {
		{"REG_APER_SIZE", 0xfffff, 0x0}
	} },
	{"MSI_MSG_CNTL", 0x28, {
		{"MSI_MULTI_EN", 0x70, 0x4},
		{"MSI_MULTI_CAP", 0xe, 0x1},
		{"MSI_64BIT", 0x80, 0x7},
		{"MSI_EN", 0x1, 0x0}
	} },
	{"PB0_RX_LANE8_CTRL_REG0", 0x1207440, {
		{"RX_CFG_OVR_PWRSF_8", 0x2000, 0xd},
		{"RX_TST_BSCAN_EN_8", 0x1000, 0xc},
		{"RX_BACKUP_8", 0xff, 0x0},
		{"RX_DBG_ANALOG_SEL_8", 0xc00, 0xa}
	} },
	{"PCIE_ACS_CNTL", 0xa9, {
		{"UPSTREAM_FORWARDING_EN", 0x10, 0x4},
		{"SOURCE_VALIDATION_EN", 0x1, 0x0},
		{"P2P_EGRESS_CONTROL_EN", 0x20, 0x5},
		{"P2P_COMPLETION_REDIRECT_EN", 0x8, 0x3},
		{"DIRECT_TRANSLATED_P2P_EN", 0x40, 0x6},
		{"P2P_REQUEST_REDIRECT_EN", 0x4, 0x2},
		{"TRANSLATION_BLOCKING_EN", 0x2, 0x1}
	} },
	{"PCIE_STRAP_F5", 0x14000b5, {
		{"RESERVED", 0xffffffff, 0x0}
	} },
	{"PCIE_LC_TRAINING_CNTL", 0x100100a1, {
		{"LC_DONT_DEASSERT_RX_EN_IN_R_SPEED", 0x1000000, 0x18},
		{"LC_EXTEND_EQ_REQ_TIME", 0xc0000000, 0x1e},
		{"LC_EXTEND_WAIT_FOR_SKP", 0x10000, 0x10},
		{"LC_COMPLIANCE_RECEIVE", 0x10, 0x4},
		{"LC_RESET_ASPM_L1_NAK_TIMER", 0x4000000, 0x1a},
		{"LC_HW_LINK_DIS_EN", 0x80000, 0x13},
		{"LC_AUTONOMOUS_CHANGE_OFF", 0x20000, 0x11},
		{"LC_LINK_DIS_BY_HW", 0x100000, 0x14},
		{"LC_DONT_DEASSERT_RX_EN_IN_TEST", 0x2000000, 0x19},
		{"LC_LOOK_FOR_MORE_NON_MATCHING_TS1", 0x20, 0x5},
		{"LC_DISABLE_TRAINING_BIT_ARCH", 0x2000, 0xd},
		{"LC_INIT_SPD_CHG_WITH_CSR_EN", 0x1000, 0xc},
		{"LC_TRAINING_CNTL", 0xf, 0x0},
		{"LC_L1_LONG_WAKE_FIX_EN", 0x80, 0x7},
		{"LC_L0S_L1_TRAINING_CNTL_EN", 0x40, 0x6},
		{"LC_WAIT_FOR_FOM_VALID_AFTER_TRACK", 0x20000000, 0x1d},
		{"LC_STATIC_TX_PIPE_COUNT_EN", 0x200000, 0x15},
		{"LC_POWER_STATE", 0x700, 0x8},
		{"LC_ASPM_L1_NAK_TIMER_SEL", 0xc00000, 0x16},
		{"LC_ALLOW_TX_L1_CONTROL", 0x10000000, 0x1c},
		{"LC_UPCONFIGURE_CAP_OFF", 0x40000, 0x12},
		{"LC_DONT_GO_TO_L0S_IF_L1_ARMED", 0x800, 0xb},
		{"LC_SHORT_RCFG_TIMEOUT", 0x8000000, 0x1b}
	} },
	{"PB0_TX_LANE9_OVRD_REG0", 0x1209484, {
		{"TX_DRV_PWRON_OVRD_VAL_9", 0x10, 0x4},
		{"TX_DRV_DATA_EN_OVRD_EN_9", 0x8, 0x3},
		{"TX_DCLK_EN_OVRD_EN_9", 0x2, 0x1},
		{"TX_DRV_PWRON_OVRD_EN_9", 0x20, 0x5},
		{"TX_DRV_DATA_EN_OVRD_VAL_9", 0x4, 0x2},
		{"TX_DCLK_EN_OVRD_VAL_9", 0x1, 0x0},
		{"TX_FRONTEND_PWRON_OVRD_VAL_9", 0x40, 0x6},
		{"TX_FRONTEND_PWRON_OVRD_EN_9", 0x80, 0x7}
	} },
	{"PCIE_PAGE_REQ_ENH_CAP_LIST", 0xb0, {
		{"CAP_VER", 0xf0000, 0x10},
		{"NEXT_PTR", 0xfff00000, 0x14},
		{"CAP_ID", 0xffff, 0x0}
	} },
	{"BIF_FEATURES_CONTROL_MISC", 0x14c2, {
		{"MC_BIF_REQ_ID_ROUTING_DIS", 0x200, 0x9},
		{"PLL_SWITCH_IMPCTL_CAL_DONE_DIS", 0x80, 0x7},
		{"BIF_MST_CPL_EP_DIS", 0x8, 0x3},
		{"BIF_SLV_REQ_EP_DIS", 0x4, 0x2},
		{"SLV_BIF_CPL_EP_DIS", 0x2, 0x1},
		{"POST_PSN_ONLY_PKT_REPORT_UR_ALL_DIS", 0x20, 0x5},
		{"POST_PSN_ONLY_PKT_REPORT_UR_PART_DIS", 0x40, 0x6},
		{"MST_BIF_REQ_EP_DIS", 0x1, 0x0},
		{"AZ_BIF_REQ_ID_ROUTING_DIS", 0x400, 0xa},
		{"ATC_PRG_RESP_PASID_UR_EN", 0x800, 0xb},
		{"UR_PSN_PKT_REPORT_POISON_DIS", 0x10, 0x4},
		{"IGNORE_BE_CHECK_GASKET_COMB_DIS", 0x100, 0x8}
	} },
	{"PCIE_SCRATCH", 0x1400001, {
		{"PCIE_SCRATCH", 0xffffffff, 0x0}
	} },
	{"PB1_TX_LANE11_OVRD_REG0", 0x2209604, {
		{"TX_DCLK_EN_OVRD_EN_11", 0x2, 0x1},
		{"TX_DRV_PWRON_OVRD_EN_11", 0x20, 0x5},
		{"TX_DRV_PWRON_OVRD_VAL_11", 0x10, 0x4},
		{"TX_DCLK_EN_OVRD_VAL_11", 0x1, 0x0},
		{"TX_DRV_DATA_EN_OVRD_VAL_11", 0x4, 0x2},
		{"TX_FRONTEND_PWRON_OVRD_VAL_11", 0x40, 0x6},
		{"TX_FRONTEND_PWRON_OVRD_EN_11", 0x80, 0x7},
		{"TX_DRV_DATA_EN_OVRD_EN_11", 0x8, 0x3}
	} },
	{"PB1_TX_LANE0_CTRL_REG0", 0x2208440, {
		{"TX_CFG_SWING_BOOST_EN_0", 0x4, 0x2},
		{"TX_CFG_INV_DATA_0", 0x2, 0x1},
		{"TX_DBG_PRBS_EN_0", 0x8, 0x3},
		{"TX_CFG_DISPCLK_MODE_0", 0x1, 0x0}
	} },
	{"PCIE_PERF_CNTL_EVENT0_PORT_SEL", 0x1400093, {
		{"PERF0_PORT_SEL_MST_C_CLK", 0xf00, 0x8},
		{"PERF0_PORT_SEL_TXCLK2", 0xf000000, 0x18},
		{"PERF0_PORT_SEL_SLV_NS_C_CLK", 0xf00000, 0x14},
		{"PERF0_PORT_SEL_TXCLK", 0xf, 0x0},
		{"PERF0_PORT_SEL_SLV_R_CLK", 0xf000, 0xc},
		{"PERF0_PORT_SEL_SLV_S_C_CLK", 0xf0000, 0x10},
		{"PERF0_PORT_SEL_MST_R_CLK", 0xf0, 0x4}
	} },
	{"PB1_TX_GLB_LANE_SKEW_CTRL", 0x2208004, {
		{"TX_CFG_GROUPX1_EN_8", 0x100, 0x8},
		{"TX_CFG_GROUPX1_EN_9", 0x200, 0x9},
		{"TX_CFG_GROUPX2_EN_L0T1", 0x10000, 0x10},
		{"TX_CFG_GROUPX1_EN_2", 0x4, 0x2},
		{"TX_CFG_GROUPX1_EN_3", 0x8, 0x3},
		{"TX_CFG_GROUPX1_EN_0", 0x1, 0x0},
		{"TX_CFG_GROUPX1_EN_1", 0x2, 0x1},
		{"TX_CFG_GROUPX1_EN_6", 0x40, 0x6},
		{"TX_CFG_GROUPX1_EN_7", 0x80, 0x7},
		{"TX_CFG_GROUPX1_EN_4", 0x10, 0x4},
		{"TX_CFG_GROUPX1_EN_5", 0x20, 0x5},
		{"TX_CFG_GROUPX1_EN_13", 0x2000, 0xd},
		{"TX_CFG_GROUPX2_EN_L14T15", 0x800000, 0x17},
		{"TX_CFG_GROUPX16_EN_L0T15", 0x40000000, 0x1e},
		{"TX_CFG_GROUPX4_EN_L12T15", 0x8000000, 0x1b},
		{"TX_CFG_GROUPX4_EN_L0T3", 0x1000000, 0x18},
		{"TX_CFG_GROUPX2_EN_L10T11", 0x200000, 0x15},
		{"TX_CFG_GROUPX2_EN_L12T13", 0x400000, 0x16},
		{"TX_CFG_GROUPX8_EN_L8T15", 0x20000000, 0x1d},
		{"TX_CFG_GROUPX2_EN_L6T7", 0x80000, 0x13},
		{"TX_CFG_GROUPX2_EN_L4T5", 0x40000, 0x12},
		{"TX_CFG_GROUPX4_EN_L4T7", 0x2000000, 0x19},
		{"TX_CFG_GROUPX8_EN_L0T7", 0x10000000, 0x1c},
		{"TX_CFG_GROUPX4_EN_L8T11", 0x4000000, 0x1a},
		{"TX_CFG_GROUPX1_EN_14", 0x4000, 0xe},
		{"TX_CFG_GROUPX1_EN_15", 0x8000, 0xf},
		{"TX_CFG_GROUPX1_EN_10", 0x400, 0xa},
		{"TX_CFG_GROUPX1_EN_11", 0x800, 0xb},
		{"TX_CFG_GROUPX1_EN_12", 0x1000, 0xc},
		{"TX_CFG_GROUPX2_EN_L2T3", 0x20000, 0x11},
		{"TX_CFG_GROUPX2_EN_L8T9", 0x100000, 0x14}
	} },
	{"GPU_GARLIC_FLUSH_DONE", 0x1414, {
		{"SDMA0", 0x400, 0xa},
		{"CP8", 0x100, 0x8},
		{"CP9", 0x200, 0x9},
		{"SDMA1", 0x800, 0xb},
		{"CP0", 0x1, 0x0},
		{"CP1", 0x2, 0x1},
		{"CP2", 0x4, 0x2},
		{"CP3", 0x8, 0x3},
		{"CP4", 0x10, 0x4},
		{"CP5", 0x20, 0x5},
		{"CP6", 0x40, 0x6},
		{"CP7", 0x80, 0x7}
	} },
	{"SLAVE_HANG_PROTECTION_CNTL", 0x1536, {
		{"HANG_PROTECTION_TIMER_SEL", 0xe, 0x1}
	} },
	{"ADAPTER_ID", 0xb, {
		{"SUBSYSTEM_VENDOR_ID", 0xffff, 0x0},
		{"SUBSYSTEM_ID", 0xffff0000, 0x10}
	} },
	{"PB1_TX_LANE8_OVRD_REG0", 0x2209444, {
		{"TX_DRV_PWRON_OVRD_VAL_8", 0x10, 0x4},
		{"TX_DRV_DATA_EN_OVRD_EN_8", 0x8, 0x3},
		{"TX_DCLK_EN_OVRD_EN_8", 0x2, 0x1},
		{"TX_DRV_PWRON_OVRD_EN_8", 0x20, 0x5},
		{"TX_DRV_DATA_EN_OVRD_VAL_8", 0x4, 0x2},
		{"TX_DCLK_EN_OVRD_VAL_8", 0x1, 0x0},
		{"TX_FRONTEND_PWRON_OVRD_EN_8", 0x80, 0x7},
		{"TX_FRONTEND_PWRON_OVRD_VAL_8", 0x40, 0x6}
	} },
	{"PCIE_HDR_LOG2", 0x5d, {
		{"TLP_HDR", 0xffffffff, 0x0}
	} },
	{"PCIE_HDR_LOG3", 0x5e, {
		{"TLP_HDR", 0xffffffff, 0x0}
	} },
	{"PCIE_HDR_LOG0", 0x5b, {
		{"TLP_HDR", 0xffffffff, 0x0}
	} },
	{"PCIE_HDR_LOG1", 0x5c, {
		{"TLP_HDR", 0xffffffff, 0x0}
	} },
	{"PCIE_BAR4_CNTL", 0x88, {
		{"BAR_TOTAL_NUM", 0xe0, 0x5},
		{"BAR_SIZE", 0x1f00, 0x8},
		{"BAR_INDEX", 0x7, 0x0}
	} },
	{"PB0_PLL_LC3_SCI_STAT_OVRD_REG0", 0x120450c, {
		{"PLL_LC3_PLLPWR", 0x70, 0x4},
		{"PLL_LC3_IGNR_PLLPWR_SCI_UPDT", 0x1, 0x0},
		{"PLL_LC3_FREQMODE", 0x300, 0x8},
		{"PLL_LC3_IGNR_FREQMODE_SCI_UPDT", 0x2, 0x1}
	} },
	{"SLAVE_REQ_CREDIT_CNTL", 0x1517, {
		{"BIF_XDMA_REQ_CREDIT", 0x7e000000, 0x19},
		{"BIF_AZ_REQ_CREDIT", 0x100000, 0x14},
		{"BIF_VGA_REQ_CREDIT", 0x1e0, 0x5},
		{"BIF_ROM_REQ_CREDIT", 0x8000, 0xf},
		{"BIF_SRBM_REQ_CREDIT", 0x1f, 0x0},
		{"BIF_HDP_REQ_CREDIT", 0x7c00, 0xa}
	} },
	{"PB1_PIF_PWRDOWN_3", 0x2100018, {
		{"PLL_POWER_STATE_IN_OFF_3", 0x1c00, 0xa},
		{"PLL_RAMP_UP_TIME_3", 0x7000000, 0x18},
		{"TX_POWER_STATE_IN_TXS2_3", 0x7, 0x0},
		{"PLLPWR_OVERRIDE_EN_3", 0x10000000, 0x1c},
		{"PLLPWR_OVERRIDE_VAL_3", 0xe0000000, 0x1d},
		{"PLL_POWER_STATE_IN_TXS2_3", 0x380, 0x7},
		{"FORCE_RXEN_IN_L0s_3", 0x8, 0x3},
		{"RX_POWER_STATE_IN_RXS2_3", 0x70, 0x4},
		{"TX2P5CLK_CLOCK_GATING_EN_3", 0x10000, 0x10}
	} },
	{"PB1_TX_LANE10_OVRD_REG0", 0x2209504, {
		{"TX_DCLK_EN_OVRD_EN_10", 0x2, 0x1},
		{"TX_DRV_DATA_EN_OVRD_EN_10", 0x8, 0x3},
		{"TX_FRONTEND_PWRON_OVRD_EN_10", 0x80, 0x7},
		{"TX_DRV_PWRON_OVRD_VAL_10", 0x10, 0x4},
		{"TX_DRV_DATA_EN_OVRD_VAL_10", 0x4, 0x2},
		{"TX_DCLK_EN_OVRD_VAL_10", 0x1, 0x0},
		{"TX_DRV_PWRON_OVRD_EN_10", 0x20, 0x5},
		{"TX_FRONTEND_PWRON_OVRD_VAL_10", 0x40, 0x6}
	} },
	{"PCIE_PASID_CNTL", 0xb5, {
		{"PASID_PRIV_MODE_SUPPORTED_ENABLE", 0x4, 0x2},
		{"PASID_EXE_PERMISSION_ENABLE", 0x2, 0x1},
		{"PASID_ENABLE", 0x1, 0x0}
	} },
	{"PB1_GLB_OVRD_REG1", 0x2200034, {
		{"RXTERM_VAL_OVRD_VAL", 0xffff0000, 0x10},
		{"TXPDTERM_VAL_OVRD_EN", 0x1, 0x0},
		{"TST_LOSPDTST_RST_OVRD_EN", 0x4, 0x2},
		{"RXTERM_VAL_OVRD_EN", 0x8000, 0xf},
		{"TXPUTERM_VAL_OVRD_EN", 0x2, 0x1},
		{"TST_LOSPDTST_RST_OVRD_VAL", 0x8, 0x3}
	} },
	{"PB1_GLB_OVRD_REG0", 0x2200030, {
		{"TXPDTERM_VAL_OVRD_VAL", 0xffff, 0x0},
		{"TXPUTERM_VAL_OVRD_VAL", 0xffff0000, 0x10}
	} },
	{"PCIE_TX_SEQ", 0x10010024, {
		{"TX_NEXT_TRANSMIT_SEQ", 0xfff, 0x0},
		{"TX_ACKD_SEQ", 0xfff0000, 0x10}
	} },
	{"PB0_PIF_CNTL", 0x1100010, {
		{"PHY_CR_EN_MODE", 0x4, 0x2},
		{"EI_CYCLE_OFF_TIME", 0x700000, 0x14},
		{"TXGND_TIME", 0x10000, 0x10},
		{"SC_CALIB_DONE_CNTL", 0x800, 0xb},
		{"DA_FIFO_RESET_0", 0x2, 0x1},
		{"DA_FIFO_RESET_1", 0x20, 0x5},
		{"DA_FIFO_RESET_2", 0x200, 0x9},
		{"DA_FIFO_RESET_3", 0x2000, 0xd},
		{"RXEN_GATER", 0xf000000, 0x18},
		{"LS2_EXIT_TIME", 0xe0000, 0x11},
		{"EI_DET_CYCLE_MODE", 0x10, 0x4},
		{"EXIT_L0S_INIT_DIS", 0x800000, 0x17},
		{"PHYRESPONSEMODE_ON_RXDET_EN", 0x40000000, 0x1e},
		{"DIVINIT_ENABLE", 0x1000, 0xc},
		{"RXDETECT_FIFO_RESET_MODE", 0x40, 0x6},
		{"FORCE_TxFreqEquZeroinDTM_EN", 0x8000, 0xf},
		{"EXTEND_WAIT_FOR_RAMPUP", 0x10000000, 0x1c},
		{"DIVINIT_MODE", 0x100, 0x8},
		{"SERIAL_CFG_ENABLE", 0x1, 0x0},
		{"IGNORE_TxDataValid_EP_DIS", 0x20000000, 0x1d},
		{"PHYCMD_CR_EN_MODE", 0x8, 0x3},
		{"PLL0_IN_GEN3_MODE", 0x4000, 0xe},
		{"RXDETECT_TX_PWR_MODE", 0x80, 0x7},
		{"PLL_BINDING_ENABLE", 0x400, 0xa}
	} },
	{"GARLIC_COHE_SAM_SAB_RBI_WPTR", 0x141d, {
		{"ADDRESS", 0x7fffc, 0x2}
	} },
	{"PB0_RX_LANE7_CTRL_REG0", 0x1206a00, {
		{"RX_DBG_ANALOG_SEL_7", 0xc00, 0xa},
		{"RX_BACKUP_7", 0xff, 0x0},
		{"RX_TST_BSCAN_EN_7", 0x1000, 0xc},
		{"RX_CFG_OVR_PWRSF_7", 0x2000, 0xd}
	} },
	{"HEADER", 0x3, {
		{"HEADER_TYPE", 0x7f, 0x0},
		{"DEVICE_TYPE", 0x80, 0x7}
	} },
	{"PB1_TX_GLB_SCI_STAT_OVRD_REG0", 0x2208010, {
		{"IGNR_INCOHERENTCK_SCI_UPDT_L8T11", 0x40, 0x6},
		{"IGNR_TXPWR_SCI_UPDT_L8T11", 0x4, 0x2},
		{"IGNR_INCOHERENTCK_SCI_UPDT_L4T7", 0x20, 0x5},
		{"IGNR_COEFFICIENT_SCI_UPDT_L8T11", 0x4000, 0xe},
		{"IGNR_COEFFICIENTID_SCI_UPDT_L4T7", 0x200, 0x9},
		{"IGNR_COEFFICIENTID_SCI_UPDT_L12T15", 0x800, 0xb},
		{"IGNR_COEFFICIENT_SCI_UPDT_L4T7", 0x2000, 0xd},
		{"IGNR_TXPWR_SCI_UPDT_L4T7", 0x2, 0x1},
		{"IGNR_COEFFICIENT_SCI_UPDT_L12T15", 0x8000, 0xf},
		{"IGNR_INCOHERENTCK_SCI_UPDT_L0T3", 0x10, 0x4},
		{"IGNR_TXPWR_SCI_UPDT_L12T15", 0x8, 0x3},
		{"IGNR_INCOHERENTCK_SCI_UPDT_L12T15", 0x80, 0x7},
		{"IGNR_COEFFICIENTID_SCI_UPDT_L8T11", 0x400, 0xa},
		{"IGNR_COEFFICIENT_SCI_UPDT_L0T3", 0x1000, 0xc},
		{"IGNR_COEFFICIENTID_SCI_UPDT_L0T3", 0x100, 0x8},
		{"IGNR_TXPWR_SCI_UPDT_L0T3", 0x1, 0x0}
	} },
	{"PB1_RX_LANE6_SCI_STAT_OVRD_REG0", 0x2206908, {
		{"ELECIDLEDETEN_6", 0x8, 0x3},
		{"RESPONSEMODE_6", 0x200, 0x9},
		{"RXPWR_6", 0x7, 0x0},
		{"RXPRESETHINT_6", 0x70, 0x4},
		{"REQUESTFOM_6", 0x100, 0x8},
		{"ENABLEFOM_6", 0x80, 0x7}
	} },
	{"BIF_RFE_IMPRST_CNTL", 0x1458, {
		{"REG_RST_impEn", 0x1, 0x0}
	} },
	{"GARLIC_COHE_SDMA0_GFX_RB_WPTR", 0x1419, {
		{"ADDRESS", 0x7fffc, 0x2}
	} },
	{"PB1_PIF_PWRDOWN_2", 0x2100017, {
		{"PLL_RAMP_UP_TIME_2", 0x7000000, 0x18},
		{"PLL_POWER_STATE_IN_OFF_2", 0x1c00, 0xa},
		{"PLL_POWER_STATE_IN_TXS2_2", 0x380, 0x7},
		{"RX_POWER_STATE_IN_RXS2_2", 0x70, 0x4},
		{"PLLPWR_OVERRIDE_VAL_2", 0xe0000000, 0x1d},
		{"FORCE_RXEN_IN_L0s_2", 0x8, 0x3},
		{"PLLPWR_OVERRIDE_EN_2", 0x10000000, 0x1c},
		{"TX2P5CLK_CLOCK_GATING_EN_2", 0x10000, 0x10},
		{"TX_POWER_STATE_IN_TXS2_2", 0x7, 0x0}
	} },
	{"PB1_PLL_RO_GLB_OVRD_REG0", 0x2204010, {

	} },
	{"PB0_TX_LANE11_OVRD_REG0", 0x1209604, {
		{"TX_DCLK_EN_OVRD_EN_11", 0x2, 0x1},
		{"TX_DRV_PWRON_OVRD_EN_11", 0x20, 0x5},
		{"TX_DRV_PWRON_OVRD_VAL_11", 0x10, 0x4},
		{"TX_DCLK_EN_OVRD_VAL_11", 0x1, 0x0},
		{"TX_DRV_DATA_EN_OVRD_VAL_11", 0x4, 0x2},
		{"TX_FRONTEND_PWRON_OVRD_VAL_11", 0x40, 0x6},
		{"TX_FRONTEND_PWRON_OVRD_EN_11", 0x80, 0x7},
		{"TX_DRV_DATA_EN_OVRD_EN_11", 0x8, 0x3}
	} },
	{"PCIE_VC_ENH_CAP_LIST", 0x44, {
		{"CAP_VER", 0xf0000, 0x10},
		{"NEXT_PTR", 0xfff00000, 0x14},
		{"CAP_ID", 0xffff, 0x0}
	} },
	{"PB1_RX_LANE9_SCI_STAT_OVRD_REG0", 0x2207488, {
		{"RESPONSEMODE_9", 0x200, 0x9},
		{"ELECIDLEDETEN_9", 0x8, 0x3},
		{"RXPRESETHINT_9", 0x70, 0x4},
		{"RXPWR_9", 0x7, 0x0},
		{"ENABLEFOM_9", 0x80, 0x7},
		{"REQUESTFOM_9", 0x100, 0x8}
	} },
	{"PB1_PIF_PRG0", 0x210001a, {
		{"PRG_RXDETECT_SAMPL_TIME", 0x3ffff, 0x0}
	} },
	{"PB0_RX_LANE10_SCI_STAT_OVRD_REG0", 0x1207508, {
		{"ENABLEFOM_10", 0x80, 0x7},
		{"REQUESTFOM_10", 0x100, 0x8},
		{"RESPONSEMODE_10", 0x200, 0x9},
		{"ELECIDLEDETEN_10", 0x8, 0x3},
		{"RXPWR_10", 0x7, 0x0},
		{"RXPRESETHINT_10", 0x70, 0x4}
	} },
	{"PCIE_TLP_PREFIX_LOG0", 0x62, {
		{"TLP_PREFIX", 0xffffffff, 0x0}
	} },
	{"PCIE_TLP_PREFIX_LOG1", 0x63, {
		{"TLP_PREFIX", 0xffffffff, 0x0}
	} },
	{"PCIE_TLP_PREFIX_LOG2", 0x64, {
		{"TLP_PREFIX", 0xffffffff, 0x0}
	} },
	{"PCIE_TLP_PREFIX_LOG3", 0x65, {
		{"TLP_PREFIX", 0xffffffff, 0x0}
	} },
	{"PB1_TX_LANE14_CTRL_REG0", 0x2209900, {
		{"TX_CFG_INV_DATA_14", 0x2, 0x1},
		{"TX_CFG_DISPCLK_MODE_14", 0x1, 0x0},
		{"TX_DBG_PRBS_EN_14", 0x8, 0x3},
		{"TX_CFG_SWING_BOOST_EN_14", 0x4, 0x2}
	} },
	{"PCIE_TX_CREDITS_ADVT_NP", 0x10010031, {
		{"TX_CREDITS_ADVT_NPH", 0xff0000, 0x10},
		{"TX_CREDITS_ADVT_NPD", 0xfff, 0x0}
	} },
	{"BIF_SSA_GFX2_UPPER", 0x14cf, {
		{"SSA_GFX2_UPPER", 0x3fffc, 0x2}
	} },
	{"PCIE_RX_CNTL2", 0x140001d, {
		{"RX_RCB_LATENCY_EN", 0x100, 0x8},
		{"RX_IGNORE_EP_ATSTRANSREQ_UR", 0x8, 0x3},
		{"RX_RCB_LATENCY_SCALE", 0xe00, 0x9},
		{"RX_IGNORE_EP_INVCPL_UR", 0x20, 0x5},
		{"RX_IGNORE_EP_PAGEREQMSG_UR", 0x10, 0x4},
		{"RX_IGNORE_EP_TRANSMWR_UR", 0x4, 0x2},
		{"RX_RCB_LATENCY_MAX_COUNT", 0x3ff0000, 0x10},
		{"RX_IGNORE_EP_TRANSMRD_UR", 0x2, 0x1},
		{"RX_IGNORE_EP_INVALIDPASID_UR", 0x1, 0x0}
	} },
	{"PCIE_I2C_REG_DATA", 0x140003b, {
		{"I2C_REG_DATA", 0xffffffff, 0x0}
	} },
	{"PCIE_P_MISC_STATUS", 0x1400043, {
		{"P_DESKEW_ERR", 0xff, 0x0},
		{"P_SYMUNLOCK_ERR", 0xffff0000, 0x10}
	} },
	{"SLAVE_HANG_ERROR", 0x153b, {
		{"GARLIC_HANG_ERROR", 0x200, 0x9},
		{"DOORBELL_HANG_ERROR", 0x100, 0x8},
		{"AUDIO_HANG_ERROR", 0x10, 0x4},
		{"VGA_HANG_ERROR", 0x4, 0x2},
		{"CEC_HANG_ERROR", 0x20, 0x5},
		{"ROM_HANG_ERROR", 0x8, 0x3},
		{"XDMA_HANG_ERROR", 0x80, 0x7},
		{"HDP_HANG_ERROR", 0x2, 0x1},
		{"SRBM_HANG_ERROR", 0x1, 0x0}
	} },
	{"MSI_MSG_DATA_64", 0x2b, {
		{"MSI_DATA_64", 0xffff, 0x0}
	} },
	{"PCIE_TX_CREDITS_INIT_P", 0x10010033, {
		{"TX_CREDITS_INIT_PD", 0xfff, 0x0},
		{"TX_CREDITS_INIT_PH", 0xff0000, 0x10}
	} },
	{"PCIE_DPA_CAP", 0x95, {
		{"PWR_ALLOC_SCALE", 0x3000, 0xc},
		{"TRANS_LAT_VAL_0", 0xff0000, 0x10},
		{"TRANS_LAT_VAL_1", 0xff000000, 0x18},
		{"SUBSTATE_MAX", 0x1f, 0x0},
		{"TRANS_LAT_UNIT", 0x300, 0x8}
	} },
	{"LINK_STATUS", 0x1a, {
		{"LINK_AUTONOMOUS_BW_STATUS", 0x8000, 0xf},
		{"DL_ACTIVE", 0x2000, 0xd},
		{"SLOT_CLOCK_CFG", 0x1000, 0xc},
		{"LINK_TRAINING", 0x800, 0xb},
		{"LINK_BW_MANAGEMENT_STATUS", 0x4000, 0xe},
		{"CURRENT_LINK_SPEED", 0xf, 0x0},
		{"NEGOTIATED_LINK_WIDTH", 0x3f0, 0x4}
	} },
	{"PCIE_LANE_8_EQUALIZATION_CNTL", 0xa3, {
		{"DOWNSTREAM_PORT_TX_PRESET", 0xf, 0x0},
		{"UPSTREAM_PORT_RX_PRESET_HINT", 0x7000, 0xc},
		{"UPSTREAM_PORT_TX_PRESET", 0xf00, 0x8},
		{"RESERVED", 0x8000, 0xf},
		{"DOWNSTREAM_PORT_RX_PRESET_HINT", 0x70, 0x4}
	} },
	{"PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_1", 0x14000e8, {
		{"SUBSTATE_PWR_ALLOC", 0xff, 0x0}
	} },
	{"PCIE_LC_STATE7", 0x1400023, {
		{"LC_PREV_STATE31", 0x3f000000, 0x18},
		{"LC_PREV_STATE30", 0x3f0000, 0x10},
		{"LC_PREV_STATE28", 0x3f, 0x0},
		{"LC_PREV_STATE29", 0x3f00, 0x8}
	} },
	{"PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_3", 0x14000ea, {
		{"SUBSTATE_PWR_ALLOC", 0xff, 0x0}
	} },
	{"PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_2", 0x14000e9, {
		{"SUBSTATE_PWR_ALLOC", 0xff, 0x0}
	} },
	{"PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_5", 0x14000ec, {
		{"SUBSTATE_PWR_ALLOC", 0xff, 0x0}
	} },
	{"PCIE_RX_LAST_TLP3", 0x1400034, {
		{"RX_LAST_TLP3", 0xffffffff, 0x0}
	} },
	{"PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_7", 0x14000ee, {
		{"SUBSTATE_PWR_ALLOC", 0xff, 0x0}
	} },
	{"PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_6", 0x14000ed, {
		{"SUBSTATE_PWR_ALLOC", 0xff, 0x0}
	} },
	{"PCIE_DPA_SUBSTATE_PWR_ALLOC_6", 0x99, {
		{"SUBSTATE_PWR_ALLOC", 0xff, 0x0}
	} },
	{"BIF_IMPCTL_TXCNTL_pu", 0x1453, {
		{"TX_ADJUST_pu", 0x7, 0x0},
		{"UPPER_TX_ADJ_THRESH_pu", 0x1e000, 0xd},
		{"TX_IMP_READBACK_pu", 0xf00000, 0x14},
		{"TX_IMP_LOCKED_pu", 0x40000, 0x12},
		{"LOWER_TX_ADJ_pu", 0x1000, 0xc},
		{"TX_BIAS_HIGH_pu", 0x8, 0x3},
		{"TX_IMP_READBACK_SEL_pu", 0x80000, 0x13},
		{"LOWER_TX_ADJ_THRESH_pu", 0xf00, 0x8},
		{"TX_CMP_AMBIG_pu", 0x10000000, 0x1c},
		{"UPPER_TX_ADJ_pu", 0x20000, 0x11}
	} },
	{"PB0_PIF_PWRDOWN_2", 0x1100017, {
		{"PLL_RAMP_UP_TIME_2", 0x7000000, 0x18},
		{"PLL_POWER_STATE_IN_OFF_2", 0x1c00, 0xa},
		{"PLL_POWER_STATE_IN_TXS2_2", 0x380, 0x7},
		{"RX_POWER_STATE_IN_RXS2_2", 0x70, 0x4},
		{"PLLPWR_OVERRIDE_VAL_2", 0xe0000000, 0x1d},
		{"FORCE_RXEN_IN_L0s_2", 0x8, 0x3},
		{"PLLPWR_OVERRIDE_EN_2", 0x10000000, 0x1c},
		{"TX2P5CLK_CLOCK_GATING_EN_2", 0x10000, 0x10},
		{"TX_POWER_STATE_IN_TXS2_2", 0x7, 0x0}
	} },
	{"BIF_PIF_TXCLK_SWITCH_TIMER", 0x1481, {
		{"PLL_SWITCH_TIMER", 0x3c0, 0x6},
		{"PLL0_ACK_TIMER", 0x7, 0x0},
		{"PLL1_ACK_TIMER", 0x38, 0x3}
	} },
	{"PCIE_SECONDARY_ENH_CAP_LIST", 0x9c, {
		{"CAP_VER", 0xf0000, 0x10},
		{"NEXT_PTR", 0xfff00000, 0x14},
		{"CAP_ID", 0xffff, 0x0}
	} },
	{"PCIE_DPA_ENH_CAP_LIST", 0x94, {
		{"CAP_VER", 0xf0000, 0x10},
		{"NEXT_PTR", 0xfff00000, 0x14},
		{"CAP_ID", 0xffff, 0x0}
	} },
	{"PB0_TX_GLB_OVRD_REG4", 0x1208040, {
		{"TX_CFG_DRVX_TAP_SEL_GEN3_OVRD_VAL", 0x20, 0x5},
		{"TX_CFG_DRVX_EN_GEN3_OVRD_VAL", 0x10, 0x4},
		{"TX_CFG_DRV2_TAP_SEL_GEN3_OVRD_VAL", 0xf, 0x0}
	} },
	{"PCIE_PRBS_HI_BITCNT", 0x14000cf, {
		{"PRBS_HI_BITCNT", 0xff, 0x0}
	} },
	{"MM_INDEX_HI", 0x6, {
		{"MM_OFFSET_HI", 0xffffffff, 0x0}
	} },
	{"PB0_PLL_LC2_SCI_STAT_OVRD_REG0", 0x1204508, {
		{"PLL_LC2_PLLPWR", 0x70, 0x4},
		{"PLL_LC2_IGNR_PLLPWR_SCI_UPDT", 0x1, 0x0},
		{"PLL_LC2_IGNR_FREQMODE_SCI_UPDT", 0x2, 0x1},
		{"PLL_LC2_FREQMODE", 0x300, 0x8}
	} },
	{"PB0_TX_GLB_OVRD_REG0", 0x1208030, {
		{"TX_CFG_DRV0_EN_OVRD_EN", 0x100, 0x8},
		{"TX_CFG_DRV0_TAP_SEL_OVRD_EN", 0x2000, 0xd},
		{"TX_CFG_DRV1_TAP_SEL_OVRD_EN", 0x2000000, 0x19},
		{"TX_CFG_DRV2_EN_GEN1_OVRD_VAL", 0x3c000000, 0x1a},
		{"TX_CFG_DRV0_TAP_SEL_GEN1_OVRD_VAL", 0x1e00, 0x9},
		{"TX_CFG_DRV1_EN_OVRD_EN", 0x80000, 0x13},
		{"TX_CFG_DRV2_EN_OVRD_EN", 0x40000000, 0x1e},
		{"TX_CFG_DRV1_TAP_SEL_GEN1_OVRD_VAL", 0x1f00000, 0x14},
		{"TX_CFG_DRV0_EN_GEN1_OVRD_VAL", 0xf0, 0x4},
		{"TX_CFG_DRV1_EN_GEN1_OVRD_VAL", 0x7c000, 0xe},
		{"TX_CFG_DCLK_DIV_OVRD_EN", 0x8, 0x3},
		{"TX_CFG_DCLK_DIV_OVRD_VAL", 0x7, 0x0}
	} },
	{"PB0_TX_GLB_OVRD_REG1", 0x1208034, {
		{"TX_RPTR_RSTN_OVRD_VAL", 0x4000000, 0x1a},
		{"TX_CFG_PLLCLK_SEL_OVRD_VAL", 0x200, 0x9},
		{"TX_CFG_PLLCLK_SEL_OVRD_EN", 0x400, 0xa},
		{"TX_CMDET_EN_OVRD_EN", 0x4000, 0xe},
		{"TX_CFG_DRV2_TAP_SEL_OVRD_EN", 0x10, 0x4},
		{"TX_RPTR_RSTN_OVRD_EN", 0x8000000, 0x1b},
		{"TX_CMDET_EN_OVRD_VAL", 0x2000, 0xd},
		{"TX_DATA_IN_OVRD_EN", 0x2000000, 0x19},
		{"TX_CFG_DRV2_TAP_SEL_GEN1_OVRD_VAL", 0xf, 0x0},
		{"TX_CFG_TCLK_DIV_OVRD_EN", 0x1000, 0xc},
		{"TX_CFG_DRVX_EN_OVRD_EN", 0x40, 0x6},
		{"TX_CFG_TCLK_DIV_OVRD_VAL", 0x800, 0xb},
		{"TX_CFG_DRVX_EN_GEN1_OVRD_VAL", 0x20, 0x5},
		{"TX_DATA_IN_OVRD_VAL", 0x1ff8000, 0xf},
		{"TX_WPTR_RSTN_OVRD_EN", 0x80000000, 0x1f},
		{"TX_RXDET_EN_OVRD_EN", 0x20000000, 0x1d},
		{"TX_RXDET_EN_OVRD_VAL", 0x10000000, 0x1c},
		{"TX_WPTR_RSTN_OVRD_VAL", 0x40000000, 0x1e},
		{"TX_CFG_DRVX_TAP_SEL_GEN1_OVRD_VAL", 0x80, 0x7},
		{"TX_CFG_DRVX_TAP_SEL_OVRD_EN", 0x100, 0x8}
	} },
	{"PCIE_LINK_CNTL3", 0x9d, {
		{"PERFORM_EQUALIZATION", 0x1, 0x0},
		{"RESERVED", 0xfffffffc, 0x2},
		{"LINK_EQUALIZATION_REQ_INT_EN", 0x2, 0x1}
	} },
	{"PB1_STRAP_GLB_REG0", 0x2202020, {
		{"STRAP_RX_TRK_MODE_0", 0x2000, 0xd},
		{"STRAP_QUICK_SIM_START", 0x2, 0x1},
		{"STRAP_DBG_RXDLL_VREG_REF_SEL", 0x8000, 0xf},
		{"STRAP_DBG_RXRDATA_GATING_DISABLE", 0x100000, 0x14},
		{"STRAP_DBG_RXPI_OFFSET_BYP_VAL", 0x1e00000, 0x15},
		{"STRAP_PWRGOOD_OVRD", 0x4000, 0xe},
		{"STRAP_DFT_RXBSCAN_EN_VAL", 0x4, 0x2},
		{"STRAP_CFG_IDLEDET_TH", 0x60, 0x5},
		{"STRAP_PLL_CFG_LC_VCO_TUNE", 0xf0000, 0x10},
		{"STRAP_DFT_CALIB_BYPASS", 0x8, 0x3},
		{"STRAP_RX_CFG_LEQ_DCATTN_BYP_VAL", 0xf80, 0x7},
		{"STRAP_RX_CFG_OVR_PWRSF", 0x1000, 0xc}
	} },
	{"BIF_SSA_MC_LOWER", 0x14d4, {
		{"SSA_MC_FB_STALL_EN", 0x20000000, 0x1d},
		{"SSA_MC_REG_CMP_EN", 0x40000000, 0x1e},
		{"SSA_MC_LOWER", 0x3fffc, 0x2},
		{"SSA_MC_REG_STALL_EN", 0x80000000, 0x1f}
	} },
	{"BIF_DEVFUNCNUM_LIST0", 0x14e8, {
		{"DEVFUNC_ID0", 0xff, 0x0},
		{"DEVFUNC_ID1", 0xff00, 0x8},
		{"DEVFUNC_ID2", 0xff0000, 0x10},
		{"DEVFUNC_ID3", 0xff000000, 0x18}
	} },
	{"BIF_DEVFUNCNUM_LIST1", 0x14e7, {
		{"DEVFUNC_ID4", 0xff, 0x0},
		{"DEVFUNC_ID5", 0xff00, 0x8},
		{"DEVFUNC_ID6", 0xff0000, 0x10},
		{"DEVFUNC_ID7", 0xff000000, 0x18}
	} },
	{"PB0_PIF_SC_CTL", 0x1100016, {
		{"SC_LANE_13_RESUME", 0x20000000, 0x1d},
		{"SC_PHASE_5", 0x1000, 0xc},
		{"SC_ENTER_L1_FROM_L0S", 0x10, 0x4},
		{"SC_LANE_11_RESUME", 0x8000000, 0x1b},
		{"SC_RXDETECT", 0x2, 0x1},
		{"SC_LANE_10_RESUME", 0x4000000, 0x1a},
		{"SC_LANE_12_RESUME", 0x10000000, 0x1c},
		{"SC_LANE_14_RESUME", 0x40000000, 0x1e},
		{"SC_LANE_6_RESUME", 0x400000, 0x16},
		{"SC_EXIT_L1_TO_L0", 0x8, 0x3},
		{"SC_LANE_1_RESUME", 0x20000, 0x11},
		{"SC_LANE_5_RESUME", 0x200000, 0x15},
		{"SC_LANE_8_RESUME", 0x1000000, 0x18},
		{"SC_LANE_0_RESUME", 0x10000, 0x10},
		{"SC_LANE_3_RESUME", 0x80000, 0x13},
		{"SC_ENTER_L1_FROM_L0", 0x20, 0x5},
		{"SC_LANE_9_RESUME", 0x2000000, 0x19},
		{"SC_SPEED_CHANGE", 0x40, 0x6},
		{"SC_LANE_7_RESUME", 0x800000, 0x17},
		{"SC_EXIT_L1_TO_L0S", 0x4, 0x2},
		{"SC_PHASE_8", 0x8000, 0xf},
		{"SC_PHASE_1", 0x100, 0x8},
		{"SC_PHASE_3", 0x400, 0xa},
		{"SC_PHASE_2", 0x200, 0x9},
		{"SC_LANE_4_RESUME", 0x100000, 0x14},
		{"SC_PHASE_4", 0x800, 0xb},
		{"SC_PHASE_7", 0x4000, 0xe},
		{"SC_PHASE_6", 0x2000, 0xd},
		{"SC_CALIBRATION", 0x1, 0x0},
		{"SC_LANE_15_RESUME", 0x80000000, 0x1f},
		{"SC_LANE_2_RESUME", 0x40000, 0x12}
	} },
	{"MAX_LATENCY", 0xf, {
		{"MAX_LAT", 0xff, 0x0}
	} },
	{"PB0_PIF_PDNB_OVERRIDE_14", 0x1100036, {
		{"RXPWR_OVERRIDE_EN_14", 0x4000, 0xe},
		{"RX_PDNB_OVERRIDE_EN_14", 0x10, 0x4},
		{"TX_PDNB_OVERRIDE_EN_14", 0x1, 0x0},
		{"RXEN_OVERRIDE_EN_14", 0x100, 0x8},
		{"TX_PDNB_OVERRIDE_VAL_14", 0xe, 0x1},
		{"TXPWR_OVERRIDE_VAL_14", 0x3800, 0xb},
		{"RX_PDNB_OVERRIDE_VAL_14", 0xe0, 0x5},
		{"TXPWR_OVERRIDE_EN_14", 0x400, 0xa},
		{"RXEN_OVERRIDE_VAL_14", 0x200, 0x9},
		{"RXPWR_OVERRIDE_VAL_14", 0x38000, 0xf}
	} },
	{"PEER1_FB_OFFSET_HI", 0x14f1, {
		{"PEER1_FB_OFFSET_HI", 0xfffff, 0x0}
	} },
	{"PB0_GLB_SCI_STAT_OVRD_REG4", 0x120002c, {
		{"FREQDIV_14", 0xc000000, 0x1a},
		{"IGNR_DLL_LOCK_SCI_UPDT_L12T15", 0x4, 0x2},
		{"MODE_14", 0x3000000, 0x18},
		{"IGNR_MODE_SCI_UPDT_L12T15", 0x1, 0x0},
		{"DLL_LOCK_15", 0x8000, 0xf},
		{"DLL_LOCK_14", 0x4000, 0xe},
		{"MODE_12", 0x30000, 0x10},
		{"MODE_13", 0x300000, 0x14},
		{"FREQDIV_13", 0xc00000, 0x16},
		{"FREQDIV_12", 0xc0000, 0x12},
		{"DLL_LOCK_13", 0x2000, 0xd},
		{"DLL_LOCK_12", 0x1000, 0xc},
		{"IGNR_FREQDIV_SCI_UPDT_L12T15", 0x2, 0x1},
		{"MODE_15", 0x30000000, 0x1c},
		{"FREQDIV_15", 0xc0000000, 0x1e}
	} },
	{"SMBCLK_PAD_CNTL", 0x1523, {
		{"SMBCLK_PAD_A", 0x1, 0x0},
		{"SMBCLK_PAD_SN2", 0x80, 0x7},
		{"SMBCLK_PAD_SN0", 0x20, 0x5},
		{"SMBCLK_PAD_SN1", 0x40, 0x6},
		{"SMBCLK_PAD_SCHMEN", 0x800, 0xb},
		{"SMBCLK_PAD_SLEWN", 0x200, 0x9},
		{"SMBCLK_PAD_SN3", 0x100, 0x8},
		{"SMBCLK_PAD_CNTL_EN", 0x1000, 0xc},
		{"SMBCLK_PAD_MODE", 0x4, 0x2},
		{"SMBCLK_PAD_SPARE", 0x18, 0x3},
		{"SMBCLK_PAD_WAKE", 0x400, 0xa},
		{"SMBCLK_PAD_SEL", 0x2, 0x1}
	} },
	{"PB1_TX_LANE6_OVRD_REG0", 0x2208904, {
		{"TX_DCLK_EN_OVRD_EN_6", 0x2, 0x1},
		{"TX_DRV_DATA_EN_OVRD_EN_6", 0x8, 0x3},
		{"TX_DRV_PWRON_OVRD_VAL_6", 0x10, 0x4},
		{"TX_DRV_PWRON_OVRD_EN_6", 0x20, 0x5},
		{"TX_FRONTEND_PWRON_OVRD_EN_6", 0x80, 0x7},
		{"TX_FRONTEND_PWRON_OVRD_VAL_6", 0x40, 0x6},
		{"TX_DCLK_EN_OVRD_VAL_6", 0x1, 0x0},
		{"TX_DRV_DATA_EN_OVRD_VAL_6", 0x4, 0x2}
	} },
	{"BIF_SSA_PWR_STATUS", 0x14c8, {
		{"SSA_MC_PWR_STATUS", 0x4, 0x2},
		{"SSA_GFX_PWR_STATUS", 0x1, 0x0},
		{"SSA_DISP_PWR_STATUS", 0x2, 0x1}
	} },
	{"PB0_TX_LANE14_SCI_STAT_OVRD_REG0", 0x1209908, {
		{"DEEMPH_14", 0x80, 0x7},
		{"TXMARG_14", 0x70, 0x4},
		{"TXPWR_14", 0x7, 0x0},
		{"INCOHERENTCK_14", 0x8, 0x3},
		{"COEFFICIENTID_14", 0x300, 0x8},
		{"COEFFICIENT_14", 0xfc00, 0xa}
	} },
	{"PCIE_INT_STATUS", 0x140001b, {
		{"FATAL_ERR_INT_STATUS", 0x4, 0x2},
		{"CORR_ERR_INT_STATUS", 0x1, 0x0},
		{"QUIESCE_RCVD_INT_STATUS", 0x100, 0x8},
		{"USR_DETECTED_INT_STATUS", 0x8, 0x3},
		{"MISC_ERR_INT_STATUS", 0x10, 0x4},
		{"POWER_STATE_CHG_INT_STATUS", 0x40, 0x6},
		{"NON_FATAL_ERR_INT_STATUS", 0x2, 0x1},
		{"LINK_BW_INT_STATUS", 0x80, 0x7}
	} },
	{"PCIE_CI_CNTL", 0x1400020, {
		{"CI_MST_CMPL_DUMMY_DATA", 0x10, 0x4},
		{"CI_SLV_RC_RD_REQ_SIZE", 0xc0, 0x6},
		{"CI_SLV_CPL_ALLOC_SOR", 0x1000, 0xc},
		{"CI_SLAVE_GEN_USR_DIS", 0x8, 0x3},
		{"CI_RC_ORDERING_DIS", 0x200, 0x9},
		{"CI_SLV_ORDERING_DIS", 0x100, 0x8},
		{"CI_SLV_CPL_ALLOC_DIS", 0x400, 0xa},
		{"CI_MST_IGNORE_PAGE_ALIGNED_REQUEST", 0x2000, 0xd},
		{"CI_SLV_CPL_ALLOC_MODE", 0x800, 0xb},
		{"CI_SLAVE_SPLIT_MODE", 0x4, 0x2}
	} },
	{"PB1_TX_LANE11_CTRL_REG0", 0x2209600, {
		{"TX_CFG_SWING_BOOST_EN_11", 0x4, 0x2},
		{"TX_CFG_INV_DATA_11", 0x2, 0x1},
		{"TX_DBG_PRBS_EN_11", 0x8, 0x3},
		{"TX_CFG_DISPCLK_MODE_11", 0x1, 0x0}
	} },
	{"PB0_PIF_HW_DEBUG", 0x1100002, {
		{"PB0_PIF_HW_12_DEBUG", 0x1000, 0xc},
		{"PB0_PIF_HW_13_DEBUG", 0x2000, 0xd},
		{"PB0_PIF_HW_01_DEBUG", 0x2, 0x1},
		{"PB0_PIF_HW_11_DEBUG", 0x800, 0xb},
		{"PB0_PIF_HW_04_DEBUG", 0x10, 0x4},
		{"PB0_PIF_HW_05_DEBUG", 0x20, 0x5},
		{"PB0_PIF_HW_06_DEBUG", 0x40, 0x6},
		{"PB0_PIF_HW_09_DEBUG", 0x200, 0x9},
		{"PB0_PIF_HW_15_DEBUG", 0x8000, 0xf},
		{"PB0_PIF_HW_10_DEBUG", 0x400, 0xa},
		{"PB0_PIF_HW_00_DEBUG", 0x1, 0x0},
		{"PB0_PIF_HW_14_DEBUG", 0x4000, 0xe},
		{"PB0_PIF_HW_02_DEBUG", 0x4, 0x2},
		{"PB0_PIF_HW_03_DEBUG", 0x8, 0x3},
		{"PB0_PIF_HW_07_DEBUG", 0x80, 0x7},
		{"PB0_PIF_HW_08_DEBUG", 0x100, 0x8}
	} },
	{"PCIE_OBFF_CNTL", 0x1400061, {
		{"TX_OBFF_HOSTMEM_TO_ACTIVE", 0x4, 0x2},
		{"TX_OBFF_WAKE_SIMPLE_MODE_EN", 0x2, 0x1},
		{"TX_OBFF_INTR_TO_ACTIVE", 0x10000, 0x10},
		{"TX_OBFF_ERR_TO_ACTIVE", 0x20000, 0x11},
		{"TX_OBFF_WAKE_SAMPLING_PERIOD", 0xf000, 0xc},
		{"TX_OBFF_WAKE_MAX_TWO_FALLING_WIDTH", 0xf00, 0x8},
		{"TX_OBFF_PRIV_DISABLE", 0x1, 0x0},
		{"TX_OBFF_WAKE_MAX_PULSE_WIDTH", 0xf0, 0x4},
		{"TX_OBFF_ANY_MSG_TO_ACTIVE", 0x40000, 0x12},
		{"TX_OBFF_SLVCPL_TO_ACTIVE", 0x8, 0x3},
		{"TX_OBFF_PENDING_REQ_TO_ACTIVE", 0xf00000, 0x14}
	} },
	{"PB1_PIF_HW_DEBUG", 0x2100002, {
		{"PB1_PIF_HW_13_DEBUG", 0x2000, 0xd},
		{"PB1_PIF_HW_09_DEBUG", 0x200, 0x9},
		{"PB1_PIF_HW_08_DEBUG", 0x100, 0x8},
		{"PB1_PIF_HW_05_DEBUG", 0x20, 0x5},
		{"PB1_PIF_HW_07_DEBUG", 0x80, 0x7},
		{"PB1_PIF_HW_06_DEBUG", 0x40, 0x6},
		{"PB1_PIF_HW_10_DEBUG", 0x400, 0xa},
		{"PB1_PIF_HW_02_DEBUG", 0x4, 0x2},
		{"PB1_PIF_HW_11_DEBUG", 0x800, 0xb},
		{"PB1_PIF_HW_14_DEBUG", 0x4000, 0xe},
		{"PB1_PIF_HW_15_DEBUG", 0x8000, 0xf},
		{"PB1_PIF_HW_04_DEBUG", 0x10, 0x4},
		{"PB1_PIF_HW_01_DEBUG", 0x2, 0x1},
		{"PB1_PIF_HW_00_DEBUG", 0x1, 0x0},
		{"PB1_PIF_HW_03_DEBUG", 0x8, 0x3},
		{"PB1_PIF_HW_12_DEBUG", 0x1000, 0xc}
	} },
	{"PEER1_FB_OFFSET_LO", 0x14f0, {
		{"PEER1_FB_OFFSET_LO", 0xfffff, 0x0},
		{"PEER1_FB_EN", 0x80000000, 0x1f}
	} },
	{"PCIE_TX_REQUEST_NUM_CNTL", 0x10010023, {
		{"TX_NUM_OUTSTANDING_NP", 0x3f000000, 0x18},
		{"TX_NUM_OUTSTANDING_NP_VC1_EN", 0x40000000, 0x1e},
		{"TX_NUM_OUTSTANDING_NP_EN", 0x80000000, 0x1f}
	} },
	{"PB1_TX_LANE7_CTRL_REG0", 0x2208a00, {
		{"TX_DBG_PRBS_EN_7", 0x8, 0x3},
		{"TX_CFG_DISPCLK_MODE_7", 0x1, 0x0},
		{"TX_CFG_SWING_BOOST_EN_7", 0x4, 0x2},
		{"TX_CFG_INV_DATA_7", 0x2, 0x1}
	} },
	{"PCIE_LC_FORCE_EQ_REQ_COEFF", 0x100100ba, {
		{"LC_FS_OTHER_END", 0x1f80000, 0x13},
		{"LC_LF_OTHER_END", 0x7e000000, 0x19},
		{"LC_FORCE_PRE_CURSOR_REQ", 0x7e, 0x1},
		{"LC_FORCE_POST_CURSOR_REQ", 0x7e000, 0xd},
		{"LC_FORCE_COEFF_IN_EQ_REQ_PHASE", 0x1, 0x0},
		{"LC_FORCE_CURSOR_REQ", 0x1f80, 0x7}
	} },
	{"PB1_PIF_PRG3", 0x210001d, {
		{"PRG_SERVICE3_STEP4_DELAY", 0x3ffff, 0x0}
	} },
	{"PB1_PLL_RO_GLB_CTRL_REG0", 0x2204000, {
		{"PLL_RO_PWRON_LUT_ENTRY_LS2", 0x80, 0x7},
		{"PLL_RO_HSCLK_RIGHT_RIGHT_EN_GATING_EN", 0x80000, 0x13},
		{"PLL_TST_LOSPDTST_SRC", 0x1, 0x0},
		{"PLL_RO_HSCLK_LEFT_LEFT_EN_GATING_EN", 0x10000, 0x10},
		{"PLL_LC_HSCLK_LEFT_EN_LUT_ENTRY_LS2", 0x800, 0xb},
		{"PLL_LC_HSCLK_LEFT_EN_LUT_ENTRY_LS1", 0x400, 0xa},
		{"PLL_LC_HSCLK_LEFT_EN_LUT_ENTRY_LS0", 0x200, 0x9},
		{"PLL_LC_PWRON_LUT_ENTRY_LS2", 0x100, 0x8},
		{"PLL_RO_HSCLK_RIGHT_LEFT_EN_GATING_EN", 0x40000, 0x12},
		{"PLL_LC_HSCLK_RIGHT_EN_LUT_ENTRY_LS1", 0x2000, 0xd},
		{"PLL_LC_HSCLK_LEFT_RIGHT_EN_GATING_EN", 0x200000, 0x15},
		{"PLL_LC_HSCLK_RIGHT_LEFT_EN_GATING_EN", 0x400000, 0x16},
		{"PLL_LC_HSCLK_RIGHT_RIGHT_EN_GATING_EN", 0x800000, 0x17},
		{"PLL_RO_HSCLK_LEFT_EN_LUT_ENTRY_LS1", 0x4, 0x2},
		{"PLL_RO_HSCLK_LEFT_EN_LUT_ENTRY_LS0", 0x2, 0x1},
		{"PLL_RO_HSCLK_LEFT_EN_LUT_ENTRY_LS2", 0x8, 0x3},
		{"PLL_LC_HSCLK_RIGHT_EN_LUT_ENTRY_LS2", 0x4000, 0xe},
		{"PLL_LC_HSCLK_LEFT_LEFT_EN_GATING_EN", 0x100000, 0x14},
		{"PLL_LC_HSCLK_RIGHT_EN_LUT_ENTRY_LS0", 0x1000, 0xc},
		{"PLL_RO_HSCLK_LEFT_RIGHT_EN_GATING_EN", 0x20000, 0x11},
		{"PLL_RO_HSCLK_RIGHT_EN_LUT_ENTRY_LS1", 0x20, 0x5},
		{"PLL_RO_HSCLK_RIGHT_EN_LUT_ENTRY_LS0", 0x10, 0x4},
		{"PLL_RO_HSCLK_RIGHT_EN_LUT_ENTRY_LS2", 0x40, 0x6}
	} },
	{"PCIE_LC_FORCE_COEFF", 0x100100b8, {
		{"LC_FORCE_POST_CURSOR", 0x7e000, 0xd},
		{"LC_FORCE_COEFF", 0x1, 0x0},
		{"LC_3X3_COEFF_SEARCH_EN", 0x80000, 0x13},
		{"LC_FORCE_PRE_CURSOR", 0x7e, 0x1},
		{"LC_FORCE_CURSOR", 0x1f80, 0x7}
	} },
	{"PCIE_PRBS_ERRCNT_2", 0x14000d2, {
		{"PRBS_ERRCNT_2", 0xffffffff, 0x0}
	} },
	{"PB0_TX_LANE13_CTRL_REG0", 0x1209880, {
		{"TX_CFG_SWING_BOOST_EN_13", 0x4, 0x2},
		{"TX_DBG_PRBS_EN_13", 0x8, 0x3},
		{"TX_CFG_DISPCLK_MODE_13", 0x1, 0x0},
		{"TX_CFG_INV_DATA_13", 0x2, 0x1}
	} },
	{"PCIE_PRBS_ERRCNT_1", 0x14000d1, {
		{"PRBS_ERRCNT_1", 0xffffffff, 0x0}
	} },
	{"PCIE_LANE_1_EQUALIZATION_CNTL", 0x9f, {
		{"DOWNSTREAM_PORT_TX_PRESET", 0xf, 0x0},
		{"UPSTREAM_PORT_RX_PRESET_HINT", 0x7000, 0xc},
		{"UPSTREAM_PORT_TX_PRESET", 0xf00, 0x8},
		{"RESERVED", 0x8000, 0xf},
		{"DOWNSTREAM_PORT_RX_PRESET_HINT", 0x70, 0x4}
	} },
	{"PCIE_LC_LANE_CNTL", 0x100100b4, {
		{"LC_CORRUPTED_LANES", 0xffff, 0x0},
		{"LC_LANE_DIS", 0xffff0000, 0x10}
	} },
	{"NEW_REFCLKB_TIMER_1", 0x1484, {
		{"PLL0_PDNB_EN", 0x400, 0xa},
		{"PHY_PLL_PDWN_TIMER", 0x3ff, 0x0}
	} },
	{"PCIE_PORT_VC_CNTL", 0x47, {
		{"VC_ARB_SELECT", 0xe, 0x1},
		{"LOAD_VC_ARB_TABLE", 0x1, 0x0}
	} },
	{"DEVICE_CNTL2", 0x20, {
		{"LTR_EN", 0x400, 0xa},
		{"END_END_TLP_PREFIX_BLOCKING", 0x8000, 0xf},
		{"ARI_FORWARDING_EN", 0x20, 0x5},
		{"IDO_REQUEST_ENABLE", 0x100, 0x8},
		{"CPL_TIMEOUT_DIS", 0x10, 0x4},
		{"OBFF_EN", 0x6000, 0xd},
		{"CPL_TIMEOUT_VALUE", 0xf, 0x0},
		{"IDO_COMPLETION_ENABLE", 0x200, 0x9}
	} },
	{"PB0_PLL_RO2_SCI_STAT_OVRD_REG0", 0x1204468, {
		{"PLL_RO2_FREQMODE", 0x300, 0x8},
		{"PLL_RO2_IGNR_PLLPWR_SCI_UPDT", 0x1, 0x0},
		{"PLL_RO2_PLLPWR", 0x70, 0x4},
		{"PLL_RO2_IGNR_FREQMODE_SCI_UPDT", 0x2, 0x1}
	} },
	{"PCIE_PRBS_MISC", 0x14000cc, {
		{"PRBS_EN", 0x1, 0x0},
		{"PRBS_CHK_ERR_MASK", 0xffff0000, 0x10},
		{"PRBS_COMMA_NUM", 0x60, 0x5},
		{"PRBS_LOCK_CNT", 0xf80, 0x7},
		{"PRBS_TEST_MODE", 0x6, 0x1},
		{"PRBS_USER_PATTERN_TOGGLE", 0x8, 0x3},
		{"PRBS_DATA_RATE", 0xc000, 0xe},
		{"PRBS_8BIT_SEL", 0x10, 0x4}
	} },
	{"PB0_PLL_RO0_OVRD_REG1", 0x1204454, {
		{"PLL_RO_PWRON_OVRD_VAL_0", 0x2000, 0xd},
		{"PLL_RO_PWRON_OVRD_EN_0", 0x4000, 0xe},
		{"PLL_CFG_RO_VCO_MODE_OVRD_VAL_0", 0xc0, 0x6},
		{"PLL_RO_HSCLK_RIGHT_EN_OVRD_VAL_0", 0x800, 0xb},
		{"PLL_RO_HSCLK_LEFT_EN_OVRD_EN_0", 0x400, 0xa},
		{"PLL_RO_HSCLK_LEFT_EN_OVRD_VAL_0", 0x200, 0x9},
		{"PLL_CFG_RO_REFCLK_SRC_OVRD_EN_0", 0x400000, 0x16},
		{"PLL_RO_HSCLK_RIGHT_EN_OVRD_EN_0", 0x1000, 0xc},
		{"PLL_CFG_RO_REFDIV_OVRD_EN_0", 0x20, 0x5},
		{"PLL_CFG_RO_REFDIV_OVRD_VAL_0", 0x1f, 0x0},
		{"PLL_CFG_RO_REFCLK_SRC_OVRD_VAL_0", 0x380000, 0x13},
		{"PLL_CFG_RO_VCO_MODE_OVRD_EN_0", 0x100, 0x8}
	} },
	{"PCIE_TPH_REQR_ENH_CAP_LIST", 0xb8, {
		{"CAP_VER", 0xf0000, 0x10},
		{"NEXT_PTR", 0xfff00000, 0x14},
		{"CAP_ID", 0xffff, 0x0}
	} },
	{"PCIE_DPA_SUBSTATE_PWR_ALLOC_5", 0x99, {
		{"SUBSTATE_PWR_ALLOC", 0xff, 0x0}
	} },
	{"PCIE_DPA_SUBSTATE_PWR_ALLOC_4", 0x99, {
		{"SUBSTATE_PWR_ALLOC", 0xff, 0x0}
	} },
	{"PCIE_DPA_SUBSTATE_PWR_ALLOC_7", 0x99, {
		{"SUBSTATE_PWR_ALLOC", 0xff, 0x0}
	} },
	{"PCIE_RX_LAST_TLP2", 0x1400033, {
		{"RX_LAST_TLP2", 0xffffffff, 0x0}
	} },
	{"PCIE_DPA_SUBSTATE_PWR_ALLOC_1", 0x98, {
		{"SUBSTATE_PWR_ALLOC", 0xff, 0x0}
	} },
	{"PCIE_DPA_SUBSTATE_PWR_ALLOC_0", 0x98, {
		{"SUBSTATE_PWR_ALLOC", 0xff, 0x0}
	} },
	{"PCIE_DPA_SUBSTATE_PWR_ALLOC_3", 0x98, {
		{"SUBSTATE_PWR_ALLOC", 0xff, 0x0}
	} },
	{"PCIE_DPA_SUBSTATE_PWR_ALLOC_2", 0x98, {
		{"SUBSTATE_PWR_ALLOC", 0xff, 0x0}
	} },
	{"PCIE_MC_CNTL", 0xbd, {
		{"MC_NUM_GROUP", 0x3f, 0x0},
		{"MC_ENABLE", 0x8000, 0xf}
	} },
	{"PCIE_HW_DEBUG", 0x1400002, {
		{"HW_15_DEBUG", 0x8000, 0xf},
		{"HW_14_DEBUG", 0x4000, 0xe},
		{"HW_13_DEBUG", 0x2000, 0xd},
		{"HW_08_DEBUG", 0x100, 0x8},
		{"HW_07_DEBUG", 0x80, 0x7},
		{"HW_03_DEBUG", 0x8, 0x3},
		{"HW_02_DEBUG", 0x4, 0x2},
		{"HW_01_DEBUG", 0x2, 0x1},
		{"HW_10_DEBUG", 0x400, 0xa},
		{"HW_12_DEBUG", 0x1000, 0xc},
		{"HW_09_DEBUG", 0x200, 0x9},
		{"HW_11_DEBUG", 0x800, 0xb},
		{"HW_06_DEBUG", 0x40, 0x6},
		{"HW_05_DEBUG", 0x20, 0x5},
		{"HW_04_DEBUG", 0x10, 0x4},
		{"HW_00_DEBUG", 0x1, 0x0}
	} },
	{"PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG2", 0x120801c, {
		{"ACCEPT_ENTRY_89", 0x2000000, 0x19},
		{"ACCEPT_ENTRY_88", 0x1000000, 0x18},
		{"ACCEPT_ENTRY_83", 0x80000, 0x13},
		{"ACCEPT_ENTRY_82", 0x40000, 0x12},
		{"ACCEPT_ENTRY_81", 0x20000, 0x11},
		{"ACCEPT_ENTRY_80", 0x10000, 0x10},
		{"ACCEPT_ENTRY_87", 0x800000, 0x17},
		{"ACCEPT_ENTRY_86", 0x400000, 0x16},
		{"ACCEPT_ENTRY_85", 0x200000, 0x15},
		{"ACCEPT_ENTRY_84", 0x100000, 0x14},
		{"ACCEPT_ENTRY_69", 0x20, 0x5},
		{"ACCEPT_ENTRY_68", 0x10, 0x4},
		{"ACCEPT_ENTRY_65", 0x2, 0x1},
		{"ACCEPT_ENTRY_64", 0x1, 0x0},
		{"ACCEPT_ENTRY_67", 0x8, 0x3},
		{"ACCEPT_ENTRY_66", 0x4, 0x2},
		{"ACCEPT_ENTRY_90", 0x4000000, 0x1a},
		{"ACCEPT_ENTRY_91", 0x8000000, 0x1b},
		{"ACCEPT_ENTRY_92", 0x10000000, 0x1c},
		{"ACCEPT_ENTRY_93", 0x20000000, 0x1d},
		{"ACCEPT_ENTRY_94", 0x40000000, 0x1e},
		{"ACCEPT_ENTRY_95", 0x80000000, 0x1f},
		{"ACCEPT_ENTRY_76", 0x1000, 0xc},
		{"ACCEPT_ENTRY_77", 0x2000, 0xd},
		{"ACCEPT_ENTRY_74", 0x400, 0xa},
		{"ACCEPT_ENTRY_75", 0x800, 0xb},
		{"ACCEPT_ENTRY_72", 0x100, 0x8},
		{"ACCEPT_ENTRY_73", 0x200, 0x9},
		{"ACCEPT_ENTRY_70", 0x40, 0x6},
		{"ACCEPT_ENTRY_71", 0x80, 0x7},
		{"ACCEPT_ENTRY_78", 0x4000, 0xe},
		{"ACCEPT_ENTRY_79", 0x8000, 0xf}
	} },
	{"PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG3", 0x1208020, {
		{"ACCEPT_ENTRY_98", 0x4, 0x2},
		{"ACCEPT_ENTRY_99", 0x8, 0x3},
		{"ACCEPT_ENTRY_109", 0x2000, 0xd},
		{"ACCEPT_ENTRY_108", 0x1000, 0xc},
		{"ACCEPT_ENTRY_105", 0x200, 0x9},
		{"ACCEPT_ENTRY_104", 0x100, 0x8},
		{"ACCEPT_ENTRY_107", 0x800, 0xb},
		{"ACCEPT_ENTRY_106", 0x400, 0xa},
		{"ACCEPT_ENTRY_101", 0x20, 0x5},
		{"ACCEPT_ENTRY_100", 0x10, 0x4},
		{"ACCEPT_ENTRY_96", 0x1, 0x0},
		{"ACCEPT_ENTRY_97", 0x2, 0x1},
		{"ACCEPT_ENTRY_103", 0x80, 0x7},
		{"ACCEPT_ENTRY_102", 0x40, 0x6}
	} },
	{"PCIE_TX_F1_F2_ATTR_CNTL", 0x140001f, {
		{"TX_F2_SNR_OVERRIDE_NP", 0x30000000, 0x1c},
		{"TX_F2_IDO_OVERRIDE_NP", 0xc0000, 0x12},
		{"TX_F1_IDO_OVERRIDE_P", 0x3, 0x0},
		{"TX_F2_IDO_OVERRIDE_P", 0x30000, 0x10},
		{"TX_F1_RO_OVERRIDE_NP", 0x300, 0x8},
		{"TX_F2_RO_OVERRIDE_NP", 0x3000000, 0x18},
		{"TX_F2_RO_OVERRIDE_P", 0xc00000, 0x16},
		{"TX_F1_IDO_OVERRIDE_CPL", 0x30, 0x4},
		{"TX_F1_SNR_OVERRIDE_NP", 0x3000, 0xc},
		{"TX_F1_SNR_OVERRIDE_P", 0xc00, 0xa},
		{"TX_F2_IDO_OVERRIDE_CPL", 0x300000, 0x14},
		{"TX_F1_RO_OVERRIDE_P", 0xc0, 0x6},
		{"TX_F2_SNR_OVERRIDE_P", 0xc000000, 0x1a},
		{"TX_F1_IDO_OVERRIDE_NP", 0xc, 0x2}
	} },
	{"PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG1", 0x1208018, {
		{"ACCEPT_ENTRY_62", 0x40000000, 0x1e},
		{"ACCEPT_ENTRY_49", 0x20000, 0x11},
		{"ACCEPT_ENTRY_48", 0x10000, 0x10},
		{"ACCEPT_ENTRY_47", 0x8000, 0xf},
		{"ACCEPT_ENTRY_46", 0x4000, 0xe},
		{"ACCEPT_ENTRY_45", 0x2000, 0xd},
		{"ACCEPT_ENTRY_44", 0x1000, 0xc},
		{"ACCEPT_ENTRY_43", 0x800, 0xb},
		{"ACCEPT_ENTRY_42", 0x400, 0xa},
		{"ACCEPT_ENTRY_41", 0x200, 0x9},
		{"ACCEPT_ENTRY_40", 0x100, 0x8},
		{"ACCEPT_ENTRY_38", 0x40, 0x6},
		{"ACCEPT_ENTRY_39", 0x80, 0x7},
		{"ACCEPT_ENTRY_32", 0x1, 0x0},
		{"ACCEPT_ENTRY_33", 0x2, 0x1},
		{"ACCEPT_ENTRY_36", 0x10, 0x4},
		{"ACCEPT_ENTRY_37", 0x20, 0x5},
		{"ACCEPT_ENTRY_34", 0x4, 0x2},
		{"ACCEPT_ENTRY_35", 0x8, 0x3},
		{"ACCEPT_ENTRY_58", 0x4000000, 0x1a},
		{"ACCEPT_ENTRY_59", 0x8000000, 0x1b},
		{"ACCEPT_ENTRY_54", 0x400000, 0x16},
		{"ACCEPT_ENTRY_55", 0x800000, 0x17},
		{"ACCEPT_ENTRY_56", 0x1000000, 0x18},
		{"ACCEPT_ENTRY_57", 0x2000000, 0x19},
		{"ACCEPT_ENTRY_50", 0x40000, 0x12},
		{"ACCEPT_ENTRY_51", 0x80000, 0x13},
		{"ACCEPT_ENTRY_52", 0x100000, 0x14},
		{"ACCEPT_ENTRY_53", 0x200000, 0x15},
		{"ACCEPT_ENTRY_61", 0x20000000, 0x1d},
		{"ACCEPT_ENTRY_60", 0x10000000, 0x1c},
		{"ACCEPT_ENTRY_63", 0x80000000, 0x1f}
	} },
	{"COMMAND", 0x1, {
		{"SERR_EN", 0x100, 0x8},
		{"IO_ACCESS_EN", 0x1, 0x0},
		{"MEM_WRITE_INVALIDATE_EN", 0x10, 0x4},
		{"AD_STEPPING", 0x80, 0x7},
		{"INT_DIS", 0x400, 0xa},
		{"BUS_MASTER_EN", 0x4, 0x2},
		{"PARITY_ERROR_RESPONSE", 0x40, 0x6},
		{"PAL_SNOOP_EN", 0x20, 0x5},
		{"MEM_ACCESS_EN", 0x2, 0x1},
		{"SPECIAL_CYCLE_EN", 0x8, 0x3},
		{"FAST_B2B_EN", 0x200, 0x9}
	} },
	{"PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG0", 0x1208014, {
		{"ACCEPT_ENTRY_29", 0x20000000, 0x1d},
		{"ACCEPT_ENTRY_28", 0x10000000, 0x1c},
		{"ACCEPT_ENTRY_25", 0x2000000, 0x19},
		{"ACCEPT_ENTRY_24", 0x1000000, 0x18},
		{"ACCEPT_ENTRY_27", 0x8000000, 0x1b},
		{"ACCEPT_ENTRY_26", 0x4000000, 0x1a},
		{"ACCEPT_ENTRY_21", 0x200000, 0x15},
		{"ACCEPT_ENTRY_20", 0x100000, 0x14},
		{"ACCEPT_ENTRY_23", 0x800000, 0x17},
		{"ACCEPT_ENTRY_22", 0x400000, 0x16},
		{"ACCEPT_ENTRY_8", 0x100, 0x8},
		{"ACCEPT_ENTRY_9", 0x200, 0x9},
		{"ACCEPT_ENTRY_2", 0x4, 0x2},
		{"ACCEPT_ENTRY_3", 0x8, 0x3},
		{"ACCEPT_ENTRY_0", 0x1, 0x0},
		{"ACCEPT_ENTRY_1", 0x2, 0x1},
		{"ACCEPT_ENTRY_6", 0x40, 0x6},
		{"ACCEPT_ENTRY_7", 0x80, 0x7},
		{"ACCEPT_ENTRY_4", 0x10, 0x4},
		{"ACCEPT_ENTRY_5", 0x20, 0x5},
		{"ACCEPT_ENTRY_30", 0x40000000, 0x1e},
		{"ACCEPT_ENTRY_31", 0x80000000, 0x1f},
		{"ACCEPT_ENTRY_10", 0x400, 0xa},
		{"ACCEPT_ENTRY_11", 0x800, 0xb},
		{"ACCEPT_ENTRY_12", 0x1000, 0xc},
		{"ACCEPT_ENTRY_13", 0x2000, 0xd},
		{"ACCEPT_ENTRY_14", 0x4000, 0xe},
		{"ACCEPT_ENTRY_15", 0x8000, 0xf},
		{"ACCEPT_ENTRY_16", 0x10000, 0x10},
		{"ACCEPT_ENTRY_17", 0x20000, 0x11},
		{"ACCEPT_ENTRY_18", 0x40000, 0x12},
		{"ACCEPT_ENTRY_19", 0x80000, 0x13}
	} },
	{"PB1_PIF_SEQ_STATUS_11", 0x210003b, {
		{"SEQ_EXIT_L1_TO_L0S_11", 0x4, 0x2},
		{"SEQ_PHASE_11", 0x700, 0x8},
		{"SEQ_ENTER_L1_FROM_L0S_11", 0x10, 0x4},
		{"SEQ_CALIBRATION_11", 0x1, 0x0},
		{"SEQ_EXIT_L1_TO_L0_11", 0x8, 0x3},
		{"SEQ_ENTER_L1_FROM_L0_11", 0x20, 0x5},
		{"SEQ_SPEED_CHANGE_11", 0x40, 0x6},
		{"SEQ_RXDETECT_11", 0x2, 0x1}
	} },
	{"PB1_PIF_SEQ_STATUS_10", 0x210003a, {
		{"SEQ_EXIT_L1_TO_L0S_10", 0x4, 0x2},
		{"SEQ_ENTER_L1_FROM_L0S_10", 0x10, 0x4},
		{"SEQ_CALIBRATION_10", 0x1, 0x0},
		{"SEQ_EXIT_L1_TO_L0_10", 0x8, 0x3},
		{"SEQ_ENTER_L1_FROM_L0_10", 0x20, 0x5},
		{"SEQ_RXDETECT_10", 0x2, 0x1},
		{"SEQ_SPEED_CHANGE_10", 0x40, 0x6},
		{"SEQ_PHASE_10", 0x700, 0x8}
	} },
	{"PB1_RX_LANE14_SCI_STAT_OVRD_REG0", 0x2207908, {
		{"REQUESTFOM_14", 0x100, 0x8},
		{"RXPRESETHINT_14", 0x70, 0x4},
		{"ENABLEFOM_14", 0x80, 0x7},
		{"ELECIDLEDETEN_14", 0x8, 0x3},
		{"RESPONSEMODE_14", 0x200, 0x9},
		{"RXPWR_14", 0x7, 0x0}
	} },
	{"PB0_RX_LANE0_CTRL_REG0", 0x1206440, {
		{"RX_CFG_OVR_PWRSF_0", 0x2000, 0xd},
		{"RX_TST_BSCAN_EN_0", 0x1000, 0xc},
		{"RX_BACKUP_0", 0xff, 0x0},
		{"RX_DBG_ANALOG_SEL_0", 0xc00, 0xa}
	} },
	{"PB1_PIF_SEQ_STATUS_15", 0x210003f, {
		{"SEQ_EXIT_L1_TO_L0S_15", 0x4, 0x2},
		{"SEQ_PHASE_15", 0x700, 0x8},
		{"SEQ_ENTER_L1_FROM_L0S_15", 0x10, 0x4},
		{"SEQ_EXIT_L1_TO_L0_15", 0x8, 0x3},
		{"SEQ_CALIBRATION_15", 0x1, 0x0},
		{"SEQ_ENTER_L1_FROM_L0_15", 0x20, 0x5},
		{"SEQ_SPEED_CHANGE_15", 0x40, 0x6},
		{"SEQ_RXDETECT_15", 0x2, 0x1}
	} },
	{"PB1_PIF_SEQ_STATUS_14", 0x210003e, {
		{"SEQ_EXIT_L1_TO_L0S_14", 0x4, 0x2},
		{"SEQ_PHASE_14", 0x700, 0x8},
		{"SEQ_ENTER_L1_FROM_L0S_14", 0x10, 0x4},
		{"SEQ_EXIT_L1_TO_L0_14", 0x8, 0x3},
		{"SEQ_CALIBRATION_14", 0x1, 0x0},
		{"SEQ_ENTER_L1_FROM_L0_14", 0x20, 0x5},
		{"SEQ_RXDETECT_14", 0x2, 0x1},
		{"SEQ_SPEED_CHANGE_14", 0x40, 0x6}
	} },
	{"BIF_SSA_GFX2_LOWER", 0x14ce, {
		{"SSA_GFX2_REG_STALL_EN", 0x80000000, 0x1f},
		{"SSA_GFX2_REG_CMP_EN", 0x40000000, 0x1e},
		{"SSA_GFX2_LOWER", 0x3fffc, 0x2}
	} },
	{"PB1_TX_LANE4_SCI_STAT_OVRD_REG0", 0x2208848, {
		{"COEFFICIENT_4", 0xfc00, 0xa},
		{"INCOHERENTCK_4", 0x8, 0x3},
		{"DEEMPH_4", 0x80, 0x7},
		{"TXMARG_4", 0x70, 0x4},
		{"TXPWR_4", 0x7, 0x0},
		{"COEFFICIENTID_4", 0x300, 0x8}
	} },
	{"PB1_RX_LANE12_CTRL_REG0", 0x2207840, {
		{"RX_DBG_ANALOG_SEL_12", 0xc00, 0xa},
		{"RX_BACKUP_12", 0xff, 0x0},
		{"RX_TST_BSCAN_EN_12", 0x1000, 0xc},
		{"RX_CFG_OVR_PWRSF_12", 0x2000, 0xd}
	} },
	{"ROM_BASE_ADDR", 0xc, {
		{"BASE_ADDR", 0xffffffff, 0x0}
	} },
	{"PB0_TX_LANE3_SCI_STAT_OVRD_REG0", 0x1208608, {
		{"COEFFICIENT_3", 0xfc00, 0xa},
		{"INCOHERENTCK_3", 0x8, 0x3},
		{"TXMARG_3", 0x70, 0x4},
		{"DEEMPH_3", 0x80, 0x7},
		{"COEFFICIENTID_3", 0x300, 0x8},
		{"TXPWR_3", 0x7, 0x0}
	} },
	{"PCIE_LANE_11_EQUALIZATION_CNTL", 0xa4, {
		{"DOWNSTREAM_PORT_TX_PRESET", 0xf, 0x0},
		{"UPSTREAM_PORT_RX_PRESET_HINT", 0x7000, 0xc},
		{"UPSTREAM_PORT_TX_PRESET", 0xf00, 0x8},
		{"RESERVED", 0x8000, 0xf},
		{"DOWNSTREAM_PORT_RX_PRESET_HINT", 0x70, 0x4}
	} },
	{"LINK_CNTL", 0x1a, {
		{"HW_AUTONOMOUS_WIDTH_DISABLE", 0x200, 0x9},
		{"CLOCK_POWER_MANAGEMENT_EN", 0x100, 0x8},
		{"LINK_DIS", 0x10, 0x4},
		{"RETRAIN_LINK", 0x20, 0x5},
		{"LINK_AUTONOMOUS_BW_INT_EN", 0x800, 0xb},
		{"PM_CONTROL", 0x3, 0x0},
		{"EXTENDED_SYNC", 0x80, 0x7},
		{"LINK_BW_MANAGEMENT_INT_EN", 0x400, 0xa},
		{"READ_CPL_BOUNDARY", 0x8, 0x3},
		{"COMMON_CLOCK_CFG", 0x40, 0x6}
	} },
	{"PCIE_LC_STATUS1", 0x1400028, {
		{"LC_REVERSE_RCVR", 0x1, 0x0},
		{"LC_DETECTED_LINK_WIDTH", 0xe0, 0x5},
		{"LC_OPERATING_LINK_WIDTH", 0x1c, 0x2},
		{"LC_REVERSE_XMIT", 0x2, 0x1}
	} },
	{"PCIE_RX_CREDITS_ALLOCATED_NP", 0x10010081, {
		{"RX_CREDITS_ALLOCATED_NPD", 0xfff, 0x0},
		{"RX_CREDITS_ALLOCATED_NPH", 0xff0000, 0x10}
	} },
	{"PB0_PLL_RO0_CTRL_REG0", 0x1204440, {
		{"PLL_DBG_RO_EXT_RESET_EN_0", 0x4, 0x2},
		{"PLL_DBG_RO_LF_CNTRL_0", 0x7f0, 0x4},
		{"PLL_DBG_RO_ANALOG_SEL_0", 0x3, 0x0},
		{"PLL_TST_RO_USAMPLE_EN_0", 0x800, 0xb},
		{"PLL_DBG_RO_VCTL_ADC_EN_0", 0x8, 0x3}
	} },
	{"PB0_RX_LANE4_SCI_STAT_OVRD_REG0", 0x1206848, {
		{"ELECIDLEDETEN_4", 0x8, 0x3},
		{"RXPRESETHINT_4", 0x70, 0x4},
		{"RXPWR_4", 0x7, 0x0},
		{"RESPONSEMODE_4", 0x200, 0x9},
		{"REQUESTFOM_4", 0x100, 0x8},
		{"ENABLEFOM_4", 0x80, 0x7}
	} },
	{"PCIE_LANE_7_EQUALIZATION_CNTL", 0xa2, {
		{"DOWNSTREAM_PORT_TX_PRESET", 0xf, 0x0},
		{"UPSTREAM_PORT_RX_PRESET_HINT", 0x7000, 0xc},
		{"UPSTREAM_PORT_TX_PRESET", 0xf00, 0x8},
		{"RESERVED", 0x8000, 0xf},
		{"DOWNSTREAM_PORT_RX_PRESET_HINT", 0x70, 0x4}
	} },
	{"PCIE_PASID_ENH_CAP_LIST", 0xb4, {
		{"CAP_VER", 0xf0000, 0x10},
		{"NEXT_PTR", 0xfff00000, 0x14},
		{"CAP_ID", 0xffff, 0x0}
	} },
	{"GARLIC_COHE_CP_RB2_WPTR", 0x1417, {
		{"ADDRESS", 0x7fffc, 0x2}
	} },
	{"PB0_PIF_PDNB_OVERRIDE_4", 0x1100024, {
		{"TX_PDNB_OVERRIDE_VAL_4", 0xe, 0x1},
		{"TXPWR_OVERRIDE_EN_4", 0x400, 0xa},
		{"TXPWR_OVERRIDE_VAL_4", 0x3800, 0xb},
		{"TX_PDNB_OVERRIDE_EN_4", 0x1, 0x0},
		{"RXPWR_OVERRIDE_EN_4", 0x4000, 0xe},
		{"RXEN_OVERRIDE_EN_4", 0x100, 0x8},
		{"RXPWR_OVERRIDE_VAL_4", 0x38000, 0xf},
		{"RX_PDNB_OVERRIDE_VAL_4", 0xe0, 0x5},
		{"RXEN_OVERRIDE_VAL_4", 0x200, 0x9},
		{"RX_PDNB_OVERRIDE_EN_4", 0x10, 0x4}
	} },
	{"PCIE_LC_N_FTS_CNTL", 0x100100a3, {
		{"LC_XMIT_N_FTS_LIMIT", 0xff0000, 0x10},
		{"LC_XMIT_N_FTS_OVERRIDE_EN", 0x100, 0x8},
		{"LC_N_FTS", 0xff000000, 0x18},
		{"LC_XMIT_N_FTS", 0xff, 0x0},
		{"LC_XMIT_FTS_BEFORE_RECOVERY", 0x200, 0x9}
	} },
	{"GPU_GARLIC_FLUSH_REQ", 0x1413, {
		{"SDMA0", 0x400, 0xa},
		{"CP8", 0x100, 0x8},
		{"CP9", 0x200, 0x9},
		{"SDMA1", 0x800, 0xb},
		{"CP0", 0x1, 0x0},
		{"CP1", 0x2, 0x1},
		{"CP2", 0x4, 0x2},
		{"CP3", 0x8, 0x3},
		{"CP4", 0x10, 0x4},
		{"CP5", 0x20, 0x5},
		{"CP6", 0x40, 0x6},
		{"CP7", 0x80, 0x7}
	} },
	{"PCIE_MC_BLOCK_UNTRANSLATED_1", 0xc5, {
		{"MC_BLOCK_UNTRANSLATED_1", 0xffffffff, 0x0}
	} },
	{"PCIE_MC_BLOCK_UNTRANSLATED_0", 0xc4, {
		{"MC_BLOCK_UNTRANSLATED_0", 0xffffffff, 0x0}
	} },
	{"PCIE_PERF_COUNT1_TXCLK2", 0x1400097, {
		{"COUNTER1", 0xffffffff, 0x0}
	} },
	{"BIF_PERFMON_CNTL", 0x152c, {
		{"PERFCOUNTER_EN", 0x1, 0x0},
		{"PERFCOUNTER_RESET1", 0x4, 0x2},
		{"PERFCOUNTER_RESET0", 0x2, 0x1},
		{"PERF_SEL1", 0x3e000, 0xd},
		{"PERF_SEL0", 0x1f00, 0x8}
	} },
	{"PCIE_TX_CREDITS_INIT_NP", 0x10010034, {
		{"TX_CREDITS_INIT_NPH", 0xff0000, 0x10},
		{"TX_CREDITS_INIT_NPD", 0xfff, 0x0}
	} },
	{"PCIE_RX_NUM_NAK_GENERATED", 0x140000f, {
		{"RX_NUM_NAK_GENERATED", 0xffffffff, 0x0}
	} },
	{"PB1_TX_LANE0_OVRD_REG0", 0x2208444, {
		{"TX_DCLK_EN_OVRD_EN_0", 0x2, 0x1},
		{"TX_DRV_PWRON_OVRD_EN_0", 0x20, 0x5},
		{"TX_DRV_PWRON_OVRD_VAL_0", 0x10, 0x4},
		{"TX_DRV_DATA_EN_OVRD_EN_0", 0x8, 0x3},
		{"TX_FRONTEND_PWRON_OVRD_EN_0", 0x80, 0x7},
		{"TX_FRONTEND_PWRON_OVRD_VAL_0", 0x40, 0x6},
		{"TX_DRV_DATA_EN_OVRD_VAL_0", 0x4, 0x2},
		{"TX_DCLK_EN_OVRD_VAL_0", 0x1, 0x0}
	} },
	{"PB1_TX_LANE9_SCI_STAT_OVRD_REG0", 0x2209488, {
		{"INCOHERENTCK_9", 0x8, 0x3},
		{"COEFFICIENT_9", 0xfc00, 0xa},
		{"TXPWR_9", 0x7, 0x0},
		{"COEFFICIENTID_9", 0x300, 0x8},
		{"TXMARG_9", 0x70, 0x4},
		{"DEEMPH_9", 0x80, 0x7}
	} },
	{"PCIE_TX_ACK_LATENCY_LIMIT", 0x10010026, {
		{"TX_ACK_LATENCY_LIMIT", 0xfff, 0x0},
		{"TX_ACK_LATENCY_LIMIT_OVERWRITE", 0x1000, 0xc}
	} },
	{"PCIE_LC_CDR_CNTL", 0x100100b3, {
		{"LC_CDR_SET_TYPE", 0x3000000, 0x18},
		{"LC_CDR_TEST_OFF", 0xfff, 0x0},
		{"LC_CDR_TEST_SETS", 0xfff000, 0xc}
	} },
	{"PCIE_INT_CNTL", 0x140001a, {
		{"QUIESCE_RCVD_INT_EN", 0x100, 0x8},
		{"LINK_BW_INT_EN", 0x80, 0x7},
		{"NON_FATAL_ERR_INT_EN", 0x2, 0x1},
		{"USR_DETECTED_INT_EN", 0x8, 0x3},
		{"FATAL_ERR_INT_EN", 0x4, 0x2},
		{"MISC_ERR_INT_EN", 0x10, 0x4},
		{"POWER_STATE_CHG_INT_EN", 0x40, 0x6},
		{"CORR_ERR_INT_EN", 0x1, 0x0}
	} },
	{"PB0_RX_LANE5_CTRL_REG0", 0x1206880, {
		{"RX_BACKUP_5", 0xff, 0x0},
		{"RX_TST_BSCAN_EN_5", 0x1000, 0xc},
		{"RX_DBG_ANALOG_SEL_5", 0xc00, 0xa},
		{"RX_CFG_OVR_PWRSF_5", 0x2000, 0xd}
	} },
	{"PB1_PIF_SEQ_STATUS_13", 0x210003d, {
		{"SEQ_PHASE_13", 0x700, 0x8},
		{"SEQ_EXIT_L1_TO_L0S_13", 0x4, 0x2},
		{"SEQ_ENTER_L1_FROM_L0S_13", 0x10, 0x4},
		{"SEQ_CALIBRATION_13", 0x1, 0x0},
		{"SEQ_EXIT_L1_TO_L0_13", 0x8, 0x3},
		{"SEQ_SPEED_CHANGE_13", 0x40, 0x6},
		{"SEQ_RXDETECT_13", 0x2, 0x1},
		{"SEQ_ENTER_L1_FROM_L0_13", 0x20, 0x5}
	} },
	{"PB1_PIF_PRG1", 0x210001b, {
		{"PRG_PLL_RAMP_UP_TIME", 0x3ffff, 0x0}
	} },
	{"PB1_STRAP_PLL_REG0", 0x2202030, {
		{"STRAP_PLL_CFG_LC_BW_CNTRL", 0xe, 0x1},
		{"STRAP_PLL_STRAP_SEL", 0x1000000, 0x18},
		{"STRAP_TX_RXDET_X1_SSF", 0x2000, 0xd},
		{"STRAP_PLL_CFG_LC_LF_CNTRL", 0x1ff0, 0x4},
		{"STRAP_PLL_CFG_RO_BW_CNTRL", 0xff0000, 0x10},
		{"STRAP_PLL_CFG_RO_VTOI_BIAS_CNTRL_DIS", 0x8000, 0xf}
	} },
	{"PCIE_TX_CREDITS_ADVT_CPL", 0x10010032, {
		{"TX_CREDITS_ADVT_CPLD", 0xfff, 0x0},
		{"TX_CREDITS_ADVT_CPLH", 0xff0000, 0x10}
	} },
	{"PB1_PIF_SEQ_STATUS_12", 0x210003c, {
		{"SEQ_EXIT_L1_TO_L0S_12", 0x4, 0x2},
		{"SEQ_ENTER_L1_FROM_L0S_12", 0x10, 0x4},
		{"SEQ_CALIBRATION_12", 0x1, 0x0},
		{"SEQ_EXIT_L1_TO_L0_12", 0x8, 0x3},
		{"SEQ_RXDETECT_12", 0x2, 0x1},
		{"SEQ_SPEED_CHANGE_12", 0x40, 0x6},
		{"SEQ_ENTER_L1_FROM_L0_12", 0x20, 0x5},
		{"SEQ_PHASE_12", 0x700, 0x8}
	} },
	{"PB0_RX_LANE15_CTRL_REG0", 0x1207a00, {
		{"RX_CFG_OVR_PWRSF_15", 0x2000, 0xd},
		{"RX_TST_BSCAN_EN_15", 0x1000, 0xc},
		{"RX_BACKUP_15", 0xff, 0x0},
		{"RX_DBG_ANALOG_SEL_15", 0xc00, 0xa}
	} },
	{"PB1_PIF_PDNB_OVERRIDE_6", 0x2100026, {
		{"TXPWR_OVERRIDE_EN_6", 0x400, 0xa},
		{"TXPWR_OVERRIDE_VAL_6", 0x3800, 0xb},
		{"TX_PDNB_OVERRIDE_VAL_6", 0xe, 0x1},
		{"TX_PDNB_OVERRIDE_EN_6", 0x1, 0x0},
		{"RXEN_OVERRIDE_EN_6", 0x100, 0x8},
		{"RXPWR_OVERRIDE_VAL_6", 0x38000, 0xf},
		{"RXPWR_OVERRIDE_EN_6", 0x4000, 0xe},
		{"RX_PDNB_OVERRIDE_VAL_6", 0xe0, 0x5},
		{"RX_PDNB_OVERRIDE_EN_6", 0x10, 0x4},
		{"RXEN_OVERRIDE_VAL_6", 0x200, 0x9}
	} },
	{"DEVICE_STATUS", 0x18, {
		{"CORR_ERR", 0x1, 0x0},
		{"TRANSACTIONS_PEND", 0x20, 0x5},
		{"AUX_PWR", 0x10, 0x4},
		{"USR_DETECTED", 0x8, 0x3},
		{"NON_FATAL_ERR", 0x2, 0x1},
		{"FATAL_ERR", 0x4, 0x2}
	} },
	{"BIF_RFE_CNTL_MISC", 0x148c, {
		{"ADAPT_pif1_bu_reg_accessMode", 0x2, 0x1},
		{"ADAPT_pif0_bu_reg_accessMode", 0x1, 0x0},
		{"ADAPT_pwreg_bu_reg_accessMode", 0x4, 0x2},
		{"ADAPT_pciecore0_bu_reg_accessMode", 0x8, 0x3}
	} },
	{"PB0_PLL_RO0_SCI_STAT_OVRD_REG0", 0x1204460, {
		{"PLL_RO0_IGNR_FREQMODE_SCI_UPDT", 0x2, 0x1},
		{"PLL_RO0_FREQMODE", 0x300, 0x8},
		{"PLL_RO0_PLLPWR", 0x70, 0x4},
		{"PLL_RO0_IGNR_PLLPWR_SCI_UPDT", 0x1, 0x0}
	} },
	{"PB1_PLL_LC1_SCI_STAT_OVRD_REG0", 0x2204504, {
		{"PLL_LC1_IGNR_PLLPWR_SCI_UPDT", 0x1, 0x0},
		{"PLL_LC1_IGNR_FREQMODE_SCI_UPDT", 0x2, 0x1},
		{"PLL_LC1_PLLPWR", 0x70, 0x4},
		{"PLL_LC1_FREQMODE", 0x300, 0x8}
	} },
	{"BIOS_SCRATCH_1", 0x5ca, {
		{"BIOS_SCRATCH_1", 0xffffffff, 0x0}
	} },
	{"BIOS_SCRATCH_0", 0x5c9, {
		{"BIOS_SCRATCH_0", 0xffffffff, 0x0}
	} },
	{"BIOS_SCRATCH_3", 0x5cc, {
		{"BIOS_SCRATCH_3", 0xffffffff, 0x0}
	} },
	{"BIOS_SCRATCH_2", 0x5cb, {
		{"BIOS_SCRATCH_2", 0xffffffff, 0x0}
	} },
	{"BIOS_SCRATCH_5", 0x5ce, {
		{"BIOS_SCRATCH_5", 0xffffffff, 0x0}
	} },
	{"SMBUS_BACO_DUMMY", 0x14c6, {
		{"SMBUS_BACO_DUMMY_DATA", 0xffffffff, 0x0}
	} },
	{"BIOS_SCRATCH_7", 0x5d0, {
		{"BIOS_SCRATCH_7", 0xffffffff, 0x0}
	} },
	{"BIOS_SCRATCH_6", 0x5cf, {
		{"BIOS_SCRATCH_6", 0xffffffff, 0x0}
	} },
	{"BIOS_SCRATCH_9", 0x5d2, {
		{"BIOS_SCRATCH_9", 0xffffffff, 0x0}
	} },
	{"BIOS_SCRATCH_8", 0x5d1, {
		{"BIOS_SCRATCH_8", 0xffffffff, 0x0}
	} },
	{"PB1_TX_GLB_OVRD_REG1", 0x2208034, {
		{"TX_RPTR_RSTN_OVRD_VAL", 0x4000000, 0x1a},
		{"TX_CFG_PLLCLK_SEL_OVRD_VAL", 0x200, 0x9},
		{"TX_CFG_PLLCLK_SEL_OVRD_EN", 0x400, 0xa},
		{"TX_CMDET_EN_OVRD_EN", 0x4000, 0xe},
		{"TX_CFG_DRV2_TAP_SEL_OVRD_EN", 0x10, 0x4},
		{"TX_RPTR_RSTN_OVRD_EN", 0x8000000, 0x1b},
		{"TX_CMDET_EN_OVRD_VAL", 0x2000, 0xd},
		{"TX_DATA_IN_OVRD_EN", 0x2000000, 0x19},
		{"TX_CFG_DRV2_TAP_SEL_GEN1_OVRD_VAL", 0xf, 0x0},
		{"TX_CFG_TCLK_DIV_OVRD_EN", 0x1000, 0xc},
		{"TX_CFG_DRVX_EN_OVRD_EN", 0x40, 0x6},
		{"TX_CFG_TCLK_DIV_OVRD_VAL", 0x800, 0xb},
		{"TX_CFG_DRVX_EN_GEN1_OVRD_VAL", 0x20, 0x5},
		{"TX_DATA_IN_OVRD_VAL", 0x1ff8000, 0xf},
		{"TX_WPTR_RSTN_OVRD_EN", 0x80000000, 0x1f},
		{"TX_RXDET_EN_OVRD_EN", 0x20000000, 0x1d},
		{"TX_RXDET_EN_OVRD_VAL", 0x10000000, 0x1c},
		{"TX_WPTR_RSTN_OVRD_VAL", 0x40000000, 0x1e},
		{"TX_CFG_DRVX_TAP_SEL_GEN1_OVRD_VAL", 0x80, 0x7},
		{"TX_CFG_DRVX_TAP_SEL_OVRD_EN", 0x100, 0x8}
	} },
	{"PB1_TX_GLB_OVRD_REG0", 0x2208030, {
		{"TX_CFG_DRV0_EN_OVRD_EN", 0x100, 0x8},
		{"TX_CFG_DRV0_TAP_SEL_OVRD_EN", 0x2000, 0xd},
		{"TX_CFG_DRV1_TAP_SEL_OVRD_EN", 0x2000000, 0x19},
		{"TX_CFG_DRV2_EN_GEN1_OVRD_VAL", 0x3c000000, 0x1a},
		{"TX_CFG_DRV0_TAP_SEL_GEN1_OVRD_VAL", 0x1e00, 0x9},
		{"TX_CFG_DRV1_EN_OVRD_EN", 0x80000, 0x13},
		{"TX_CFG_DRV2_EN_OVRD_EN", 0x40000000, 0x1e},
		{"TX_CFG_DRV1_TAP_SEL_GEN1_OVRD_VAL", 0x1f00000, 0x14},
		{"TX_CFG_DRV0_EN_GEN1_OVRD_VAL", 0xf0, 0x4},
		{"TX_CFG_DRV1_EN_GEN1_OVRD_VAL", 0x7c000, 0xe},
		{"TX_CFG_DCLK_DIV_OVRD_EN", 0x8, 0x3},
		{"TX_CFG_DCLK_DIV_OVRD_VAL", 0x7, 0x0}
	} },
	{"PB1_TX_GLB_OVRD_REG3", 0x220803c, {
		{"TX_CFG_DRV1_TAP_SEL_GEN3_OVRD_VAL", 0xf800000, 0x17},
		{"TX_CFG_DRVX_TAP_SEL_GEN2_OVRD_VAL", 0x200, 0x9},
		{"TX_CFG_DRV0_TAP_SEL_GEN3_OVRD_VAL", 0x3c000, 0xe},
		{"TX_CFG_DRVX_EN_GEN2_OVRD_VAL", 0x100, 0x8},
		{"TX_CFG_DRV2_EN_GEN2_OVRD_VAL", 0xf, 0x0},
		{"TX_CFG_DRV0_EN_GEN3_OVRD_VAL", 0x3c00, 0xa},
		{"TX_CFG_DRV2_TAP_SEL_GEN2_OVRD_VAL", 0xf0, 0x4},
		{"TX_CFG_DRV2_EN_GEN3_OVRD_VAL", 0xf0000000, 0x1c},
		{"TX_CFG_DRV1_EN_GEN3_OVRD_VAL", 0x7c0000, 0x12}
	} },
	{"PB1_TX_GLB_OVRD_REG2", 0x2208038, {
		{"TX_WRITE_EN_OVRD_EN", 0x2, 0x1},
		{"TX_WRITE_EN_OVRD_VAL", 0x1, 0x0},
		{"TX_CFG_GROUPX8_EN_OVRD_EN", 0x200, 0x9},
		{"TX_CFG_GROUPX1_EN_OVRD_VAL", 0x4, 0x2},
		{"TX_CFG_GROUPX1_EN_OVRD_EN", 0x8, 0x3},
		{"TX_CFG_GROUPX4_EN_OVRD_EN", 0x80, 0x7},
		{"TX_CFG_GROUPX16_EN_OVRD_VAL", 0x400, 0xa},
		{"TX_CFG_DRV0_EN_GEN2_OVRD_VAL", 0xf000, 0xc},
		{"TX_CFG_GROUPX16_EN_OVRD_EN", 0x800, 0xb},
		{"TX_CFG_DRV1_EN_GEN2_OVRD_VAL", 0x1f00000, 0x14},
		{"TX_CFG_GROUPX2_EN_OVRD_EN", 0x20, 0x5},
		{"TX_CFG_GROUPX4_EN_OVRD_VAL", 0x40, 0x6},
		{"TX_CFG_DRV1_TAP_SEL_GEN2_OVRD_VAL", 0x3e000000, 0x19},
		{"TX_CFG_DRV0_TAP_SEL_GEN2_OVRD_VAL", 0xf0000, 0x10},
		{"TX_CFG_GROUPX8_EN_OVRD_VAL", 0x100, 0x8},
		{"TX_CFG_GROUPX2_EN_OVRD_VAL", 0x10, 0x4}
	} },
	{"BIF_RFE_MST_RWREG_RFEWDBIF_CMDSTATUS", 0x1447, {
		{"REG_RWREG_RFEWDBIF_clkGate_timer", 0xff, 0x0},
		{"RWREG_RFEWDBIF_RFE_mstTimeout", 0x1000000, 0x18},
		{"REG_RWREG_RFEWDBIF_timeout_timer", 0xff0000, 0x10},
		{"REG_RWREG_RFEWDBIF_clkSetup_timer", 0xf00, 0x8}
	} },
	{"PB0_PIF_PDNB_OVERRIDE_8", 0x1100030, {
		{"RXPWR_OVERRIDE_EN_8", 0x4000, 0xe},
		{"RXPWR_OVERRIDE_VAL_8", 0x38000, 0xf},
		{"RXEN_OVERRIDE_EN_8", 0x100, 0x8},
		{"TX_PDNB_OVERRIDE_EN_8", 0x1, 0x0},
		{"TX_PDNB_OVERRIDE_VAL_8", 0xe, 0x1},
		{"TXPWR_OVERRIDE_EN_8", 0x400, 0xa},
		{"TXPWR_OVERRIDE_VAL_8", 0x3800, 0xb},
		{"RXEN_OVERRIDE_VAL_8", 0x200, 0x9},
		{"RX_PDNB_OVERRIDE_EN_8", 0x10, 0x4},
		{"RX_PDNB_OVERRIDE_VAL_8", 0xe0, 0x5}
	} },
	{"PB0_PIF_PDNB_OVERRIDE_9", 0x1100031, {
		{"RXPWR_OVERRIDE_VAL_9", 0x38000, 0xf},
		{"RXEN_OVERRIDE_EN_9", 0x100, 0x8},
		{"RXPWR_OVERRIDE_EN_9", 0x4000, 0xe},
		{"TX_PDNB_OVERRIDE_EN_9", 0x1, 0x0},
		{"TX_PDNB_OVERRIDE_VAL_9", 0xe, 0x1},
		{"TXPWR_OVERRIDE_VAL_9", 0x3800, 0xb},
		{"TXPWR_OVERRIDE_EN_9", 0x400, 0xa},
		{"RXEN_OVERRIDE_VAL_9", 0x200, 0x9},
		{"RX_PDNB_OVERRIDE_EN_9", 0x10, 0x4},
		{"RX_PDNB_OVERRIDE_VAL_9", 0xe0, 0x5}
	} },
	{"GARLIC_FLUSH_REQ", 0x1412, {
		{"FLUSH_REQ", 0x1, 0x0}
	} },
	{"PB0_PIF_PDNB_OVERRIDE_7", 0x1100027, {
		{"TXPWR_OVERRIDE_VAL_7", 0x3800, 0xb},
		{"TXPWR_OVERRIDE_EN_7", 0x400, 0xa},
		{"TX_PDNB_OVERRIDE_VAL_7", 0xe, 0x1},
		{"TX_PDNB_OVERRIDE_EN_7", 0x1, 0x0},
		{"RXEN_OVERRIDE_EN_7", 0x100, 0x8},
		{"RXPWR_OVERRIDE_VAL_7", 0x38000, 0xf},
		{"RX_PDNB_OVERRIDE_VAL_7", 0xe0, 0x5},
		{"RXPWR_OVERRIDE_EN_7", 0x4000, 0xe},
		{"RX_PDNB_OVERRIDE_EN_7", 0x10, 0x4},
		{"RXEN_OVERRIDE_VAL_7", 0x200, 0x9}
	} },
	{"PCIE_PAGE_REQ_CNTL", 0xb1, {
		{"PRI_RESET", 0x2, 0x1},
		{"PRI_ENABLE", 0x1, 0x0}
	} },
	{"PB0_PIF_PDNB_OVERRIDE_5", 0x1100025, {
		{"TX_PDNB_OVERRIDE_VAL_5", 0xe, 0x1},
		{"TXPWR_OVERRIDE_VAL_5", 0x3800, 0xb},
		{"TXPWR_OVERRIDE_EN_5", 0x400, 0xa},
		{"TX_PDNB_OVERRIDE_EN_5", 0x1, 0x0},
		{"RXEN_OVERRIDE_EN_5", 0x100, 0x8},
		{"RXPWR_OVERRIDE_VAL_5", 0x38000, 0xf},
		{"RXPWR_OVERRIDE_EN_5", 0x4000, 0xe},
		{"RX_PDNB_OVERRIDE_VAL_5", 0xe0, 0x5},
		{"RXEN_OVERRIDE_VAL_5", 0x200, 0x9},
		{"RX_PDNB_OVERRIDE_EN_5", 0x10, 0x4}
	} },
	{"PB0_PIF_PDNB_OVERRIDE_2", 0x1100022, {
		{"TX_PDNB_OVERRIDE_EN_2", 0x1, 0x0},
		{"TXPWR_OVERRIDE_EN_2", 0x400, 0xa},
		{"TXPWR_OVERRIDE_VAL_2", 0x3800, 0xb},
		{"TX_PDNB_OVERRIDE_VAL_2", 0xe, 0x1},
		{"RXPWR_OVERRIDE_VAL_2", 0x38000, 0xf},
		{"RXEN_OVERRIDE_EN_2", 0x100, 0x8},
		{"RXPWR_OVERRIDE_EN_2", 0x4000, 0xe},
		{"RX_PDNB_OVERRIDE_EN_2", 0x10, 0x4},
		{"RXEN_OVERRIDE_VAL_2", 0x200, 0x9},
		{"RX_PDNB_OVERRIDE_VAL_2", 0xe0, 0x5}
	} },
	{"PB0_PIF_PDNB_OVERRIDE_3", 0x1100023, {
		{"TX_PDNB_OVERRIDE_EN_3", 0x1, 0x0},
		{"TXPWR_OVERRIDE_VAL_3", 0x3800, 0xb},
		{"TXPWR_OVERRIDE_EN_3", 0x400, 0xa},
		{"TX_PDNB_OVERRIDE_VAL_3", 0xe, 0x1},
		{"RXPWR_OVERRIDE_VAL_3", 0x38000, 0xf},
		{"RXEN_OVERRIDE_EN_3", 0x100, 0x8},
		{"RXPWR_OVERRIDE_EN_3", 0x4000, 0xe},
		{"RX_PDNB_OVERRIDE_EN_3", 0x10, 0x4},
		{"RXEN_OVERRIDE_VAL_3", 0x200, 0x9},
		{"RX_PDNB_OVERRIDE_VAL_3", 0xe0, 0x5}
	} },
	{"PB0_PIF_PDNB_OVERRIDE_0", 0x1100020, {
		{"TX_PDNB_OVERRIDE_EN_0", 0x1, 0x0},
		{"TX_PDNB_OVERRIDE_VAL_0", 0xe, 0x1},
		{"TXPWR_OVERRIDE_EN_0", 0x400, 0xa},
		{"TXPWR_OVERRIDE_VAL_0", 0x3800, 0xb},
		{"RXPWR_OVERRIDE_VAL_0", 0x38000, 0xf},
		{"RXEN_OVERRIDE_EN_0", 0x100, 0x8},
		{"RXPWR_OVERRIDE_EN_0", 0x4000, 0xe},
		{"RXEN_OVERRIDE_VAL_0", 0x200, 0x9},
		{"RX_PDNB_OVERRIDE_EN_0", 0x10, 0x4},
		{"RX_PDNB_OVERRIDE_VAL_0", 0xe0, 0x5}
	} },
	{"PCIE_RX_VENDOR_SPECIFIC", 0x10010072, {
		{"RX_VENDOR_STATUS", 0x1000000, 0x18},
		{"RX_VENDOR_DATA", 0xffffff, 0x0}
	} },
	{"PCIE_PWR_BUDGET_CAP", 0x93, {
		{"SYSTEM_ALLOCATED", 0x1, 0x0}
	} },
	{"PB1_PIF_PDNB_OVERRIDE_4", 0x2100024, {
		{"TX_PDNB_OVERRIDE_VAL_4", 0xe, 0x1},
		{"TXPWR_OVERRIDE_EN_4", 0x400, 0xa},
		{"TXPWR_OVERRIDE_VAL_4", 0x3800, 0xb},
		{"TX_PDNB_OVERRIDE_EN_4", 0x1, 0x0},
		{"RXPWR_OVERRIDE_EN_4", 0x4000, 0xe},
		{"RXEN_OVERRIDE_EN_4", 0x100, 0x8},
		{"RXPWR_OVERRIDE_VAL_4", 0x38000, 0xf},
		{"RX_PDNB_OVERRIDE_VAL_4", 0xe0, 0x5},
		{"RXEN_OVERRIDE_VAL_4", 0x200, 0x9},
		{"RX_PDNB_OVERRIDE_EN_4", 0x10, 0x4}
	} },
	{"PB0_TX_GLB_LANE_SKEW_CTRL", 0x1208004, {
		{"TX_CFG_GROUPX1_EN_8", 0x100, 0x8},
		{"TX_CFG_GROUPX1_EN_9", 0x200, 0x9},
		{"TX_CFG_GROUPX2_EN_L0T1", 0x10000, 0x10},
		{"TX_CFG_GROUPX1_EN_2", 0x4, 0x2},
		{"TX_CFG_GROUPX1_EN_3", 0x8, 0x3},
		{"TX_CFG_GROUPX1_EN_0", 0x1, 0x0},
		{"TX_CFG_GROUPX1_EN_1", 0x2, 0x1},
		{"TX_CFG_GROUPX1_EN_6", 0x40, 0x6},
		{"TX_CFG_GROUPX1_EN_7", 0x80, 0x7},
		{"TX_CFG_GROUPX1_EN_4", 0x10, 0x4},
		{"TX_CFG_GROUPX1_EN_5", 0x20, 0x5},
		{"TX_CFG_GROUPX1_EN_13", 0x2000, 0xd},
		{"TX_CFG_GROUPX2_EN_L14T15", 0x800000, 0x17},
		{"TX_CFG_GROUPX16_EN_L0T15", 0x40000000, 0x1e},
		{"TX_CFG_GROUPX4_EN_L12T15", 0x8000000, 0x1b},
		{"TX_CFG_GROUPX4_EN_L0T3", 0x1000000, 0x18},
		{"TX_CFG_GROUPX2_EN_L10T11", 0x200000, 0x15},
		{"TX_CFG_GROUPX2_EN_L12T13", 0x400000, 0x16},
		{"TX_CFG_GROUPX8_EN_L8T15", 0x20000000, 0x1d},
		{"TX_CFG_GROUPX2_EN_L6T7", 0x80000, 0x13},
		{"TX_CFG_GROUPX2_EN_L4T5", 0x40000, 0x12},
		{"TX_CFG_GROUPX4_EN_L4T7", 0x2000000, 0x19},
		{"TX_CFG_GROUPX8_EN_L0T7", 0x10000000, 0x1c},
		{"TX_CFG_GROUPX4_EN_L8T11", 0x4000000, 0x1a},
		{"TX_CFG_GROUPX1_EN_14", 0x4000, 0xe},
		{"TX_CFG_GROUPX1_EN_15", 0x8000, 0xf},
		{"TX_CFG_GROUPX1_EN_10", 0x400, 0xa},
		{"TX_CFG_GROUPX1_EN_11", 0x800, 0xb},
		{"TX_CFG_GROUPX1_EN_12", 0x1000, 0xc},
		{"TX_CFG_GROUPX2_EN_L2T3", 0x20000, 0x11},
		{"TX_CFG_GROUPX2_EN_L8T9", 0x100000, 0x14}
	} },
	{"BIF_IMPCTL_CONTINUOUS_CALIBRATION_PERIOD", 0x1454, {
		{"UPDATE_PERIOD", 0xffffffff, 0x0}
	} },
	{"PB1_TX_LANE4_CTRL_REG0", 0x2208840, {
		{"TX_CFG_DISPCLK_MODE_4", 0x1, 0x0},
		{"TX_CFG_SWING_BOOST_EN_4", 0x4, 0x2},
		{"TX_CFG_INV_DATA_4", 0x2, 0x1},
		{"TX_DBG_PRBS_EN_4", 0x8, 0x3}
	} },
	{"PB1_GLB_CTRL_REG3", 0x2200010, {
		{"DBG_RXPI_OFFSET_BYP_VAL", 0x7800000, 0x17},
		{"BG_DBG_ANALOG_SEL", 0x1c000, 0xe},
		{"RXDBG_SEL", 0x1f, 0x0},
		{"DBG_DLL_CLK_SEL", 0x1c0000, 0x12},
		{"BG_DBG_IREFBYP_EN", 0x1000, 0xc},
		{"BG_CFG_LC_REG_VREF0_SEL", 0x60, 0x5},
		{"DBG_RXLEQ_DCATTN_BYP_OVR_DISABLE", 0x80000000, 0x1f},
		{"PLL_DISPCLK_CMOS_SEL", 0x200000, 0x15},
		{"BG_CFG_LC_REG_VREF1_SEL", 0x180, 0x7},
		{"BG_DBG_VREFBYP_EN", 0x800, 0xb},
		{"DBG_RXSWAPDX_BYP_EN", 0x8000000, 0x1b},
		{"BG_CFG_RO_REG_VREF_SEL", 0x600, 0x9},
		{"DBG_RXPI_OFFSET_BYP_EN", 0x400000, 0x16},
		{"DBG_RXSWAPDX_BYP_VAL", 0x70000000, 0x1c}
	} },
	{"PCIE_F0_DPA_CAP", 0x14000e0, {
		{"PWR_ALLOC_SCALE", 0x3000, 0xc},
		{"TRANS_LAT_VAL_0", 0xff0000, 0x10},
		{"TRANS_LAT_VAL_1", 0xff000000, 0x18},
		{"TRANS_LAT_UNIT", 0x300, 0x8}
	} },
	{"PB1_GLB_CTRL_REG1", 0x2200008, {
		{"RXDBG_D0TH_BYP_VAL", 0x3f8000, 0xf},
		{"RXDBG_D0TH_BYP_EN", 0x4000, 0xe},
		{"TST_LOSPDTST_EN", 0x40000000, 0x1e},
		{"RXDBG_CDR_PH_BYP_VAL", 0x3f00, 0x8},
		{"RXDBG_CDR_FR_BYP_VAL", 0x7e, 0x1},
		{"RXDBG_D1TH_BYP_VAL", 0x3f800000, 0x17},
		{"RXDBG_D1TH_BYP_EN", 0x400000, 0x16},
		{"RXDBG_CDR_FR_BYP_EN", 0x1, 0x0},
		{"PLL_CFG_DISPCLK_DIV", 0x80000000, 0x1f},
		{"RXDBG_CDR_PH_BYP_EN", 0x80, 0x7}
	} },
	{"PB1_GLB_CTRL_REG0", 0x2200004, {
		{"DBG_RX2TXBYP_SEL", 0x700000, 0x14},
		{"DBG_RXFEBYP_EN", 0x800000, 0x17},
		{"DBG_TX2RXLBACK_EN", 0x4000000, 0x1a},
		{"CFG_IDLEDET_TH", 0x30000, 0x10},
		{"DBG_RXTOGGLE_EN", 0x2000000, 0x19},
		{"TXCFG_CMGOOD_RANGE", 0xc0000000, 0x1e},
		{"DBG_RXPRBS_CLR", 0x1000000, 0x18},
		{"BACKUP", 0xffff, 0x0}
	} },
	{"DEVICE_CAP", 0x17, {
		{"L0S_ACCEPTABLE_LATENCY", 0x1c0, 0x6},
		{"PHANTOM_FUNC", 0x18, 0x3},
		{"FLR_CAPABLE", 0x10000000, 0x1c},
		{"CAPTURED_SLOT_POWER_LIMIT", 0x3fc0000, 0x12},
		{"EXTENDED_TAG", 0x20, 0x5},
		{"L1_ACCEPTABLE_LATENCY", 0xe00, 0x9},
		{"MAX_PAYLOAD_SUPPORT", 0x7, 0x0},
		{"CAPTURED_SLOT_POWER_SCALE", 0xc000000, 0x1a},
		{"ROLE_BASED_ERR_REPORTING", 0x8000, 0xf}
	} },
	{"PB1_GLB_CTRL_REG5", 0x2200018, {
		{"DBG_RXAPU_MODE", 0xff, 0x0}
	} },
	{"PB0_TX_LANE0_SCI_STAT_OVRD_REG0", 0x1208448, {
		{"COEFFICIENT_0", 0xfc00, 0xa},
		{"INCOHERENTCK_0", 0x8, 0x3},
		{"TXMARG_0", 0x70, 0x4},
		{"DEEMPH_0", 0x80, 0x7},
		{"TXPWR_0", 0x7, 0x0},
		{"COEFFICIENTID_0", 0x300, 0x8}
	} },
	{"PCIE_TX_CREDITS_ADVT_P", 0x10010030, {
		{"TX_CREDITS_ADVT_PH", 0xff0000, 0x10},
		{"TX_CREDITS_ADVT_PD", 0xfff, 0x0}
	} },
	{"PCIE_PRBS_USER_PATTERN", 0x14000cd, {
		{"PRBS_USER_PATTERN", 0x3fffffff, 0x0}
	} },
	{"PCIE_RX_CREDITS_ALLOCATED_CPL", 0x10010082, {
		{"RX_CREDITS_ALLOCATED_CPLD", 0xfff, 0x0},
		{"RX_CREDITS_ALLOCATED_CPLH", 0xff0000, 0x10}
	} },
	{"PCIE_TX_CREDITS_STATUS", 0x10010036, {
		{"TX_CREDITS_CUR_STATUS_CPLD", 0x100000, 0x14},
		{"TX_CREDITS_CUR_STATUS_CPLH", 0x200000, 0x15},
		{"TX_CREDITS_ERR_CPLH", 0x20, 0x5},
		{"TX_CREDITS_ERR_PH", 0x2, 0x1},
		{"TX_CREDITS_CUR_STATUS_PD", 0x10000, 0x10},
		{"TX_CREDITS_ERR_NPD", 0x4, 0x2},
		{"TX_CREDITS_CUR_STATUS_NPH", 0x80000, 0x13},
		{"TX_CREDITS_CUR_STATUS_PH", 0x20000, 0x11},
		{"TX_CREDITS_ERR_NPH", 0x8, 0x3},
		{"TX_CREDITS_CUR_STATUS_NPD", 0x40000, 0x12},
		{"TX_CREDITS_ERR_CPLD", 0x10, 0x4},
		{"TX_CREDITS_ERR_PD", 0x1, 0x0}
	} },
	{"CAP_PTR", 0xd, {
		{"CAP_PTR", 0xff, 0x0}
	} },
	{"BIF_SSA_GFX1_UPPER", 0x14cd, {
		{"SSA_GFX1_UPPER", 0x3fffc, 0x2}
	} },
	{"PCIE_WPR_CNTL", 0x1400030, {
		{"WPR_RESET_STY_EN", 0x20, 0x5},
		{"WPR_RESET_HOT_RST_EN", 0x1, 0x0},
		{"WPR_RESET_LNK_DIS_EN", 0x4, 0x2},
		{"WPR_RESET_REG_EN", 0x10, 0x4},
		{"WPR_RESET_LNK_DWN_EN", 0x2, 0x1},
		{"WPR_RESET_COR_EN", 0x8, 0x3},
		{"WPR_RESET_PHY_EN", 0x40, 0x6}
	} },
	{"VENDOR_ID", 0x0, {
		{"VENDOR_ID", 0xffff, 0x0}
	} },
	{"PCIE_LC_STATUS2", 0x1400029, {
		{"LC_TURN_ON_LANE", 0xffff0000, 0x10},
		{"LC_TOTAL_INACTIVE_LANES", 0xffff, 0x0}
	} },
	{"PB0_PIF_PDNB_OVERRIDE_1", 0x1100021, {
		{"TX_PDNB_OVERRIDE_EN_1", 0x1, 0x0},
		{"TX_PDNB_OVERRIDE_VAL_1", 0xe, 0x1},
		{"TXPWR_OVERRIDE_VAL_1", 0x3800, 0xb},
		{"TXPWR_OVERRIDE_EN_1", 0x400, 0xa},
		{"RXPWR_OVERRIDE_VAL_1", 0x38000, 0xf},
		{"RXEN_OVERRIDE_EN_1", 0x100, 0x8},
		{"RXPWR_OVERRIDE_EN_1", 0x4000, 0xe},
		{"RXEN_OVERRIDE_VAL_1", 0x200, 0x9},
		{"RX_PDNB_OVERRIDE_EN_1", 0x10, 0x4},
		{"RX_PDNB_OVERRIDE_VAL_1", 0xe0, 0x5}
	} },
	{"PCIE_TX_LTR_CNTL", 0x1400060, {
		{"LTR_PRIV_NS_SHORT_VALUE", 0x380, 0x7},
		{"LTR_PRIV_MSG_DIS_IN_PM_NON_D0", 0x4000, 0xe},
		{"LTR_PRIV_S_LONG_VALUE", 0x38, 0x3},
		{"LTR_PRIV_S_SHORT_VALUE", 0x7, 0x0},
		{"LTR_PRIV_RST_LTR_IN_DL_DOWN", 0x8000, 0xf},
		{"LTR_PRIV_S_REQUIREMENT", 0x40, 0x6},
		{"LTR_PRIV_NS_LONG_VALUE", 0x1c00, 0xa},
		{"LTR_PRIV_NS_REQUIREMENT", 0x2000, 0xd}
	} },
	{"PCIE_LANE_9_EQUALIZATION_CNTL", 0xa3, {
		{"DOWNSTREAM_PORT_TX_PRESET", 0xf, 0x0},
		{"UPSTREAM_PORT_RX_PRESET_HINT", 0x7000, 0xc},
		{"UPSTREAM_PORT_TX_PRESET", 0xf00, 0x8},
		{"RESERVED", 0x8000, 0xf},
		{"DOWNSTREAM_PORT_RX_PRESET_HINT", 0x70, 0x4}
	} },
	{"GARLIC_COHE_VCE_RB_WPTR", 0x1421, {
		{"ADDRESS", 0x7fffc, 0x2}
	} },
	{"PCIE_CFG_CNTL", 0x140003c, {
		{"CFG_EN_DEC_TO_HIDDEN_REG", 0x1, 0x0},
		{"CFG_EN_DEC_TO_GEN3_HIDDEN_REG", 0x4, 0x2},
		{"CFG_EN_DEC_TO_GEN2_HIDDEN_REG", 0x2, 0x1}
	} },
	{"BUS_CNTL", 0x1508, {
		{"PMI_MEM_DIS", 0x8, 0x3},
		{"BIF_ERR_RTR_BKPRESSURE_EN", 0x100, 0x8},
		{"SET_AZ_TC", 0x1c00, 0xa},
		{"PMI_BM_DIS", 0x10, 0x4},
		{"PMI_IO_DIS", 0x4, 0x2},
		{"ZERO_BE_RD_EN", 0x20000, 0x11},
		{"VGA_MEM_COHERENCY_DIS", 0x80, 0x7},
		{"RD_STALL_IO_WR", 0x40000, 0x12},
		{"SET_MC_TC", 0xe000, 0xd},
		{"VGA_REG_COHERENCY_DIS", 0x40, 0x6},
		{"BIOS_ROM_WRT_EN", 0x1, 0x0},
		{"ZERO_BE_WR_EN", 0x10000, 0x10},
		{"PMI_INT_DIS", 0x20, 0x5},
		{"BIOS_ROM_DIS", 0x2, 0x1}
	} },
	{"PB1_RX_GLB_CTRL_REG8", 0x2206020, {
		{"RX_DLL_SPEEDCHANGE_RESET_TIME", 0xc, 0x2},
		{"RX_DLL_LOCK_TIME", 0x3, 0x0}
	} },
	{"PB0_RX_LANE11_CTRL_REG0", 0x1207600, {
		{"RX_BACKUP_11", 0xff, 0x0},
		{"RX_DBG_ANALOG_SEL_11", 0xc00, 0xa},
		{"RX_CFG_OVR_PWRSF_11", 0x2000, 0xd},
		{"RX_TST_BSCAN_EN_11", 0x1000, 0xc}
	} },
	{"HDP_REG_COHERENCY_FLUSH_CNTL", 0x1528, {
		{"HDP_REG_FLUSH_ADDR", 0x1, 0x0}
	} },
	{"PB1_PIF_PDNB_OVERRIDE_2", 0x2100022, {
		{"TX_PDNB_OVERRIDE_EN_2", 0x1, 0x0},
		{"TXPWR_OVERRIDE_EN_2", 0x400, 0xa},
		{"TXPWR_OVERRIDE_VAL_2", 0x3800, 0xb},
		{"TX_PDNB_OVERRIDE_VAL_2", 0xe, 0x1},
		{"RXPWR_OVERRIDE_VAL_2", 0x38000, 0xf},
		{"RXEN_OVERRIDE_EN_2", 0x100, 0x8},
		{"RXPWR_OVERRIDE_EN_2", 0x4000, 0xe},
		{"RX_PDNB_OVERRIDE_EN_2", 0x10, 0x4},
		{"RXEN_OVERRIDE_VAL_2", 0x200, 0x9},
		{"RX_PDNB_OVERRIDE_VAL_2", 0xe0, 0x5}
	} },
	{"PB1_RX_LANE4_CTRL_REG0", 0x2206800, {
		{"RX_TST_BSCAN_EN_4", 0x1000, 0xc},
		{"RX_BACKUP_4", 0xff, 0x0},
		{"RX_DBG_ANALOG_SEL_4", 0xc00, 0xa},
		{"RX_CFG_OVR_PWRSF_4", 0x2000, 0xd}
	} },
	{"BIF_CLOCKS_BITS", 0x1489, {
		{"OBFF_XSL_FORCE_REFCLK", 0x1, 0x0}
	} },
	{"PCIE_TX_LAST_TLP3", 0x1400038, {
		{"TX_LAST_TLP3", 0xffffffff, 0x0}
	} },
	{"PCIE_TX_LAST_TLP2", 0x1400037, {
		{"TX_LAST_TLP2", 0xffffffff, 0x0}
	} },
	{"PCIE_TX_LAST_TLP1", 0x1400036, {
		{"TX_LAST_TLP1", 0xffffffff, 0x0}
	} },
	{"PCIE_TX_LAST_TLP0", 0x1400035, {
		{"TX_LAST_TLP0", 0xffffffff, 0x0}
	} },
	{"PEER0_FB_OFFSET_HI", 0x14f3, {
		{"PEER0_FB_OFFSET_HI", 0xfffff, 0x0}
	} },
	{"BASE_ADDR_5", 0x8, {
		{"BASE_ADDR", 0xffffffff, 0x0}
	} },
	{"PB0_PIF_PRG5", 0x110001f, {
		{"PRG_LS2_EXIT_TIME", 0x3ffff, 0x0}
	} },
	{"PCIE_PERF_COUNT1_MST_C_CLK", 0x1400089, {
		{"COUNTER1", 0xffffffff, 0x0}
	} },
	{"PB1_RX_GLB_CTRL_REG4", 0x2206010, {
		{"RX_CFG_FOM_BER_GEN2", 0x38, 0x3},
		{"RX_CFG_FOM_BER_GEN3", 0x1c0, 0x6},
		{"RX_CFG_FOM_TIME_GEN1", 0xf00000, 0x14},
		{"RX_CFG_FOM_BER_GEN1", 0x7, 0x0},
		{"RX_CFG_FOM_TIME_GEN2", 0xf000000, 0x18},
		{"RX_CFG_FOM_TIME_GEN3", 0xf0000000, 0x1c},
		{"RX_CFG_LEQ_POLE_BYP_VAL_GEN1", 0xe00, 0x9},
		{"RX_CFG_LEQ_POLE_BYP_VAL_GEN2", 0x7000, 0xc},
		{"RX_CFG_LEQ_POLE_BYP_VAL_GEN3", 0x38000, 0xf}
	} },
	{"PCIE_PRBS_STATUS1", 0x14000c9, {
		{"PRBS_LOCKED", 0xffff0000, 0x10},
		{"PRBS_ERRSTAT", 0xffff, 0x0}
	} },
	{"PB1_RX_LANE14_CTRL_REG0", 0x2207900, {
		{"RX_CFG_OVR_PWRSF_14", 0x2000, 0xd},
		{"RX_TST_BSCAN_EN_14", 0x1000, 0xc},
		{"RX_DBG_ANALOG_SEL_14", 0xc00, 0xa},
		{"RX_BACKUP_14", 0xff, 0x0}
	} },
	{"PCIE_PRBS_STATUS2", 0x14000ca, {
		{"PRBS_BITCNT_DONE", 0xffff, 0x0}
	} },
	{"PCIE_LC_CNTL", 0x100100a0, {
		{"LC_WAIT_FOR_PM_ACK_DIS", 0x200000, 0x15},
		{"LC_INC_N_FTS_EN", 0x20000, 0x11},
		{"LC_ESCAPE_L1L23_EN", 0x40000000, 0x1e},
		{"LC_DELAY_L1_EXIT", 0x10000000, 0x1c},
		{"LC_DELAY_L0S_EXIT", 0x8000000, 0x1b},
		{"LC_16X_CLEAR_TX_PIPE", 0xf0, 0x4},
		{"LC_GATE_RCVR_IDLE", 0x80000000, 0x1f},
		{"LC_RESET_LINK", 0x8, 0x3},
		{"LC_EXTEND_WAIT_FOR_EL_IDLE", 0x20000000, 0x1d},
		{"LC_DONT_ENTER_L23_IN_D0", 0x2, 0x1},
		{"LC_L1_INACTIVITY", 0xf000, 0xc},
		{"LC_WAKE_FROM_L23", 0x400000, 0x16},
		{"LC_LOOK_FOR_IDLE_IN_L1L23", 0xc0000, 0x12},
		{"LC_ASPM_TO_L1_DIS", 0x1000000, 0x18},
		{"LC_L0S_INACTIVITY", 0xf00, 0x8},
		{"LC_L1_IMMEDIATE_ACK", 0x800000, 0x17},
		{"LC_FACTOR_IN_EXT_SYNC", 0x100000, 0x14},
		{"LC_PMI_TO_L1_DIS", 0x10000, 0x10},
		{"LC_DELAY_COUNT", 0x6000000, 0x19},
		{"LC_RESET_L_IDLE_COUNT_EN", 0x4, 0x2}
	} },
	{"PCIE_I2C_REG_ADDR_EXPAND", 0x140003a, {
		{"I2C_REG_ADDR", 0x1ffff, 0x0}
	} },
	{"PB0_PIF_PRG3", 0x110001d, {
		{"PRG_SERVICE3_STEP4_DELAY", 0x3ffff, 0x0}
	} },
	{"PB0_RX_LANE12_SCI_STAT_OVRD_REG0", 0x1207848, {
		{"ELECIDLEDETEN_12", 0x8, 0x3},
		{"REQUESTFOM_12", 0x100, 0x8},
		{"ENABLEFOM_12", 0x80, 0x7},
		{"RXPRESETHINT_12", 0x70, 0x4},
		{"RESPONSEMODE_12", 0x200, 0x9},
		{"RXPWR_12", 0x7, 0x0}
	} },
	{"PB0_TX_LANE14_CTRL_REG0", 0x1209900, {
		{"TX_CFG_INV_DATA_14", 0x2, 0x1},
		{"TX_CFG_DISPCLK_MODE_14", 0x1, 0x0},
		{"TX_DBG_PRBS_EN_14", 0x8, 0x3},
		{"TX_CFG_SWING_BOOST_EN_14", 0x4, 0x2}
	} },
	{"PCIE_RX_EXPECTED_SEQNUM", 0x10010071, {
		{"RX_EXPECTED_SEQNUM", 0xfff, 0x0}
	} },
	{"PB1_RX_GLB_CTRL_REG1", 0x2206004, {
		{"RX_CFG_CDR_PH_GAIN_GEN1", 0xf000, 0xc},
		{"RX_CFG_CDR_PH_GAIN_GEN2", 0xf0000, 0x10},
		{"RX_CFG_CDR_PH_GAIN_GEN3", 0xf00000, 0x14},
		{"RX_CFG_CDR_FR_GAIN_GEN3", 0xf00, 0x8},
		{"RX_CFG_CDR_PI_STPSZ_GEN1", 0x1000000, 0x18},
		{"RX_CFG_CDR_PI_STPSZ_GEN3", 0x4000000, 0x1a},
		{"RX_CFG_CDR_PI_STPSZ_GEN2", 0x2000000, 0x19},
		{"RX_CFG_LEQ_DCATTN_BYP_EN_GEN2", 0x10000000, 0x1c},
		{"RX_ADAPT_HLD_ASRT_TO_DCLK_EN", 0xc0000000, 0x1e},
		{"RX_CFG_CDR_FR_GAIN_GEN2", 0xf0, 0x4},
		{"RX_CFG_LEQ_DCATTN_BYP_EN_GEN1", 0x8000000, 0x1b},
		{"RX_CFG_LEQ_DCATTN_BYP_EN_GEN3", 0x20000000, 0x1d},
		{"RX_CFG_CDR_FR_GAIN_GEN1", 0xf, 0x0}
	} },
	{"PB0_PIF_PRG1", 0x110001b, {
		{"PRG_PLL_RAMP_UP_TIME", 0x3ffff, 0x0}
	} },
	{"PCIE_LANE_15_EQUALIZATION_CNTL", 0xa6, {
		{"DOWNSTREAM_PORT_TX_PRESET", 0xf, 0x0},
		{"UPSTREAM_PORT_RX_PRESET_HINT", 0x7000, 0xc},
		{"UPSTREAM_PORT_TX_PRESET", 0xf00, 0x8},
		{"RESERVED", 0x8000, 0xf},
		{"DOWNSTREAM_PORT_RX_PRESET_HINT", 0x70, 0x4}
	} },
	{"PB0_RX_GLB_OVRD_REG1", 0x1206034, {
		{"RX_ADAPT_TRK_OVRD_VAL", 0x1, 0x0},
		{"RX_ADAPT_TRK_OVRD_EN", 0x2, 0x1}
	} },
	{"PB0_RX_LANE9_CTRL_REG0", 0x1207480, {
		{"RX_CFG_OVR_PWRSF_9", 0x2000, 0xd},
		{"RX_BACKUP_9", 0xff, 0x0},
		{"RX_TST_BSCAN_EN_9", 0x1000, 0xc},
		{"RX_DBG_ANALOG_SEL_9", 0xc00, 0xa}
	} },
	{"PCIE_DATA", 0xf, {
		{"PCIE_DATA", 0xffffffff, 0x0}
	} },
	{"PB1_RX_LANE8_SCI_STAT_OVRD_REG0", 0x2207448, {
		{"RXPWR_8", 0x7, 0x0},
		{"RXPRESETHINT_8", 0x70, 0x4},
		{"ELECIDLEDETEN_8", 0x8, 0x3},
		{"RESPONSEMODE_8", 0x200, 0x9},
		{"REQUESTFOM_8", 0x100, 0x8},
		{"ENABLEFOM_8", 0x80, 0x7}
	} },
	{"PB1_RX_GLB_CTRL_REG3", 0x220600c, {
		{"RX_CFG_DFE_TIME_GEN2", 0xf000000, 0x18},
		{"RX_CFG_DFE_TIME_GEN3", 0xf0000000, 0x1c},
		{"RX_CFG_DFE_TIME_GEN1", 0xf00000, 0x14},
		{"RX_CFG_CDR_FR_EN_GEN2", 0x2, 0x1},
		{"RX_CFG_CDR_FR_EN_GEN3", 0x4, 0x2},
		{"RX_CFG_CDR_FR_EN_GEN1", 0x1, 0x0}
	} },
	{"PMI_CAP", 0x14, {
		{"DEV_SPECIFIC_INIT", 0x20, 0x5},
		{"AUX_CURRENT", 0x1c0, 0x6},
		{"VERSION", 0x7, 0x0},
		{"D2_SUPPORT", 0x400, 0xa},
		{"PME_SUPPORT", 0xf800, 0xb},
		{"PME_CLOCK", 0x8, 0x3},
		{"D1_SUPPORT", 0x200, 0x9}
	} },
	{"PB0_PLL_LC0_CTRL_REG0", 0x1204480, {
		{"PLL_DBG_LC_VCTL_ADC_EN_0", 0x8, 0x3},
		{"PLL_DBG_LC_ANALOG_SEL_0", 0x3, 0x0},
		{"PLL_TST_LC_USAMPLE_EN_0", 0x10, 0x4},
		{"PLL_DBG_LC_EXT_RESET_EN_0", 0x4, 0x2}
	} },
	{"BASE_CLASS", 0x2, {
		{"BASE_CLASS", 0xff, 0x0}
	} },
	{"PCIE_ACS_ENH_CAP_LIST", 0xa8, {
		{"CAP_VER", 0xf0000, 0x10},
		{"NEXT_PTR", 0xfff00000, 0x14},
		{"CAP_ID", 0xffff, 0x0}
	} },
	{"PB1_TX_GLB_CTRL_REG0", 0x2208000, {
		{"TX_DRV_DATA_DSRT_DLY_VAL", 0x38, 0x3},
		{"TX_DCLK_EN_LSX_ALWAYS_ON", 0x800000, 0x17},
		{"TX_CFG_RPTR_RST_VAL_GEN1", 0x700, 0x8},
		{"TX_CFG_RPTR_RST_VAL_GEN3", 0x1c000, 0xe},
		{"TX_CFG_RPTR_RST_VAL_GEN2", 0x3800, 0xb},
		{"TX_DATA_CLK_GATING", 0x80000, 0x13},
		{"TX_FRONTEND_PWRON_IN_OFF", 0x1000000, 0x18},
		{"TX_STAGGER_CTRL", 0x60000, 0x11},
		{"TX_PRESET_TABLE_BYPASS", 0x100000, 0x14},
		{"TX_DRV_DATA_ASRT_DLY_VAL", 0x7, 0x0},
		{"TX_COEFF_ROUND_EN", 0x200000, 0x15},
		{"TX_COEFF_ROUND_DIR_VER", 0x400000, 0x16}
	} },
	{"PB1_TX_LANE14_SCI_STAT_OVRD_REG0", 0x2209908, {
		{"DEEMPH_14", 0x80, 0x7},
		{"TXMARG_14", 0x70, 0x4},
		{"TXPWR_14", 0x7, 0x0},
		{"INCOHERENTCK_14", 0x8, 0x3},
		{"COEFFICIENTID_14", 0x300, 0x8},
		{"COEFFICIENT_14", 0xfc00, 0xa}
	} },
	{"PB1_TX_LANE0_SCI_STAT_OVRD_REG0", 0x2208448, {
		{"COEFFICIENT_0", 0xfc00, 0xa},
		{"INCOHERENTCK_0", 0x8, 0x3},
		{"TXMARG_0", 0x70, 0x4},
		{"DEEMPH_0", 0x80, 0x7},
		{"TXPWR_0", 0x7, 0x0},
		{"COEFFICIENTID_0", 0x300, 0x8}
	} },
	{"PB0_STRAP_PIN_REG0", 0x1202034, {
		{"STRAP_TX_FULL_SWING", 0x4, 0x2},
		{"STRAP_TX_DEEMPH_EN", 0x2, 0x1}
	} },
	{"PB0_PLL_RO3_SCI_STAT_OVRD_REG0", 0x120446c, {
		{"PLL_RO3_IGNR_FREQMODE_SCI_UPDT", 0x2, 0x1},
		{"PLL_RO3_PLLPWR", 0x70, 0x4},
		{"PLL_RO3_FREQMODE", 0x300, 0x8},
		{"PLL_RO3_IGNR_PLLPWR_SCI_UPDT", 0x1, 0x0}
	} },
	{"PCIE_BAR3_CNTL", 0x86, {
		{"BAR_TOTAL_NUM", 0xe0, 0x5},
		{"BAR_SIZE", 0x1f00, 0x8},
		{"BAR_INDEX", 0x7, 0x0}
	} },
	{"PB0_DFT_JIT_INJ_REG0", 0x1203000, {
		{"DFT_CLK_PER_STEP", 0xf00, 0x8},
		{"DFT_INCR_SWP_EN", 0x400000, 0x16},
		{"DFT_RECOVERY_TIME", 0xff000000, 0x18},
		{"DFT_DISABLE_ERR", 0x80, 0x7},
		{"DFT_NUM_STEPS", 0x3f, 0x0},
		{"DFT_EN_RECOVERY", 0x200000, 0x15},
		{"DFT_MODE_CDR_EN", 0x100000, 0x14},
		{"DFT_DECR_SWP_EN", 0x800000, 0x17}
	} },
	{"GARLIC_FLUSH_ADDR_START_4", 0x140a, {
		{"ADDR_START", 0xfffffffc, 0x2},
		{"ENABLE", 0x1, 0x0},
		{"MODE", 0x2, 0x1}
	} },
	{"GARLIC_FLUSH_ADDR_START_5", 0x140c, {
		{"ADDR_START", 0xfffffffc, 0x2},
		{"ENABLE", 0x1, 0x0},
		{"MODE", 0x2, 0x1}
	} },
	{"GARLIC_FLUSH_ADDR_START_6", 0x140e, {
		{"ADDR_START", 0xfffffffc, 0x2},
		{"ENABLE", 0x1, 0x0},
		{"MODE", 0x2, 0x1}
	} },
	{"GARLIC_FLUSH_ADDR_START_7", 0x1410, {
		{"ADDR_START", 0xfffffffc, 0x2},
		{"ENABLE", 0x1, 0x0},
		{"MODE", 0x2, 0x1}
	} },
	{"GARLIC_FLUSH_ADDR_START_0", 0x1402, {
		{"ADDR_START", 0xfffffffc, 0x2},
		{"ENABLE", 0x1, 0x0},
		{"MODE", 0x2, 0x1}
	} },
	{"GARLIC_FLUSH_ADDR_START_1", 0x1404, {
		{"ADDR_START", 0xfffffffc, 0x2},
		{"ENABLE", 0x1, 0x0},
		{"MODE", 0x2, 0x1}
	} },
	{"GARLIC_FLUSH_ADDR_START_2", 0x1406, {
		{"ADDR_START", 0xfffffffc, 0x2},
		{"ENABLE", 0x1, 0x0},
		{"MODE", 0x2, 0x1}
	} },
	{"GARLIC_FLUSH_ADDR_START_3", 0x1408, {
		{"ADDR_START", 0xfffffffc, 0x2},
		{"ENABLE", 0x1, 0x0},
		{"MODE", 0x2, 0x1}
	} },
	{"DEVICE_CAP2", 0x1f, {
		{"LTR_SUPPORTED", 0x800, 0xb},
		{"MAX_END_END_TLP_PREFIXES", 0xc00000, 0x16},
		{"NO_RO_ENABLED_P2P_PASSING", 0x400, 0xa},
		{"END_END_TLP_PREFIX_SUPPORTED", 0x200000, 0x15},
		{"TPH_CPLR_SUPPORTED", 0x3000, 0xc},
		{"OBFF_SUPPORTED", 0xc0000, 0x12},
		{"ARI_FORWARDING_SUPPORTED", 0x20, 0x5},
		{"CPL_TIMEOUT_DIS_SUPPORTED", 0x10, 0x4},
		{"CPL_TIMEOUT_RANGE_SUPPORTED", 0xf, 0x0},
		{"EXTENDED_FMT_FIELD_SUPPORTED", 0x100000, 0x14}
	} },
	{"PCIE_PAGE_REQ_STATUS", 0xb1, {
		{"UNEXPECTED_PAGE_REQ_GRP_INDEX", 0x2, 0x1},
		{"PRG_RESPONSE_PASID_REQUIRED", 0x8000, 0xf},
		{"STOPPED", 0x100, 0x8},
		{"RESPONSE_FAILURE", 0x1, 0x0}
	} },
	{"PB1_RX_LANE12_SCI_STAT_OVRD_REG0", 0x2207848, {
		{"ELECIDLEDETEN_12", 0x8, 0x3},
		{"REQUESTFOM_12", 0x100, 0x8},
		{"ENABLEFOM_12", 0x80, 0x7},
		{"RXPRESETHINT_12", 0x70, 0x4},
		{"RESPONSEMODE_12", 0x200, 0x9},
		{"RXPWR_12", 0x7, 0x0}
	} },
	{"PEER3_FB_OFFSET_LO", 0x14ec, {
		{"PEER3_FB_OFFSET_LO", 0xfffff, 0x0},
		{"PEER3_FB_EN", 0x80000000, 0x1f}
	} },
	{"BIF_SSA_GFX3_UPPER", 0x14d1, {
		{"SSA_GFX3_UPPER", 0x3fffc, 0x2}
	} },
	{"DEVICE_STATUS2", 0x20, {
		{"RESERVED", 0xffff, 0x0}
	} },
	{"PCIE_CONFIG_CNTL", 0x1400011, {
		{"CI_MAX_READ_SAFE_MODE", 0x1000000, 0x18},
		{"CI_PRIV_MAX_PAYLOAD_SIZE", 0xe0000, 0x11},
		{"CI_MAX_PAYLOAD_SIZE_MODE", 0x10000, 0x10},
		{"CI_EXTENDED_TAG_EN_OVERRIDE", 0x6000000, 0x19},
		{"DYN_CLK_LATENCY", 0xf, 0x0},
		{"CI_PRIV_MAX_READ_REQUEST_SIZE", 0xe00000, 0x15},
		{"CI_MAX_READ_REQUEST_SIZE_MODE", 0x100000, 0x14}
	} },
	{"PCIE_LC_BEST_EQ_SETTINGS", 0x100100b9, {
		{"LC_BEST_PRESET", 0xf, 0x0},
		{"LC_BEST_PRECURSOR", 0x3f0, 0x4},
		{"LC_BEST_FOM", 0x3fc00000, 0x16},
		{"LC_BEST_POSTCURSOR", 0x3f0000, 0x10},
		{"LC_BEST_CURSOR", 0xfc00, 0xa}
	} },
	{"PCIEP_SCRATCH", 0x10010001, {
		{"PCIEP_SCRATCH", 0xffffffff, 0x0}
	} },
	{"PB1_PLL_RO0_OVRD_REG0", 0x2204450, {
		{"PLL_CFG_RO_CORECLK_DIV_OVRD_EN_0", 0x1000, 0xc},
		{"PLL_CFG_RO_VTOI_BIAS_CNTRL_OVRD_VAL_0", 0x40000000, 0x1e},
		{"PLL_CFG_RO_CORECLK_EN_OVRD_EN_0", 0x4000, 0xe},
		{"PLL_CFG_RO_VTOI_BIAS_CNTRL_OVRD_EN_0", 0x80000000, 0x1f},
		{"PLL_CFG_RO_FBDIV_OVRD_EN_0", 0x10000000, 0x1c},
		{"PLL_CFG_RO_CORECLK_DIV_OVRD_VAL_0", 0xe00, 0x9},
		{"PLL_CFG_RO_BW_CNTRL_OVRD_EN_0", 0x100, 0x8},
		{"PLL_CFG_RO_CORECLK_EN_OVRD_VAL_0", 0x2000, 0xd},
		{"PLL_CFG_RO_BW_CNTRL_OVRD_VAL_0", 0xff, 0x0},
		{"PLL_CFG_RO_FBDIV_OVRD_VAL_0", 0xfff8000, 0xf}
	} },
	{"PCIE_TX_REQUESTER_ID", 0x10010021, {
		{"TX_REQUESTER_ID_FUNCTION", 0x7, 0x0},
		{"TX_REQUESTER_ID_DEVICE", 0xf8, 0x3},
		{"TX_REQUESTER_ID_BUS", 0xff00, 0x8}
	} },
	{"PB1_TX_LANE8_SCI_STAT_OVRD_REG0", 0x2209448, {
		{"INCOHERENTCK_8", 0x8, 0x3},
		{"COEFFICIENT_8", 0xfc00, 0xa},
		{"TXPWR_8", 0x7, 0x0},
		{"COEFFICIENTID_8", 0x300, 0x8},
		{"TXMARG_8", 0x70, 0x4},
		{"DEEMPH_8", 0x80, 0x7}
	} },
	{"BIF_SSA_MC_UPPER", 0x14d5, {
		{"SSA_MC_UPPER", 0x3fffc, 0x2}
	} },
	{"PCIE_LANE_13_EQUALIZATION_CNTL", 0xa5, {
		{"DOWNSTREAM_PORT_TX_PRESET", 0xf, 0x0},
		{"UPSTREAM_PORT_RX_PRESET_HINT", 0x7000, 0xc},
		{"UPSTREAM_PORT_TX_PRESET", 0xf00, 0x8},
		{"RESERVED", 0x8000, 0xf},
		{"DOWNSTREAM_PORT_RX_PRESET_HINT", 0x70, 0x4}
	} },
	{"PCIE_ACS_CAP", 0xa9, {
		{"P2P_EGRESS_CONTROL", 0x20, 0x5},
		{"P2P_COMPLETION_REDIRECT", 0x8, 0x3},
		{"P2P_REQUEST_REDIRECT", 0x4, 0x2},
		{"DIRECT_TRANSLATED_P2P", 0x40, 0x6},
		{"EGRESS_CONTROL_VECTOR_SIZE", 0xff00, 0x8},
		{"UPSTREAM_FORWARDING", 0x10, 0x4},
		{"SOURCE_VALIDATION", 0x1, 0x0},
		{"TRANSLATION_BLOCKING", 0x2, 0x1}
	} },
	{"PB1_PIF_SC_CTL", 0x2100016, {
		{"SC_LANE_13_RESUME", 0x20000000, 0x1d},
		{"SC_PHASE_5", 0x1000, 0xc},
		{"SC_ENTER_L1_FROM_L0S", 0x10, 0x4},
		{"SC_LANE_11_RESUME", 0x8000000, 0x1b},
		{"SC_RXDETECT", 0x2, 0x1},
		{"SC_LANE_10_RESUME", 0x4000000, 0x1a},
		{"SC_LANE_12_RESUME", 0x10000000, 0x1c},
		{"SC_LANE_14_RESUME", 0x40000000, 0x1e},
		{"SC_LANE_6_RESUME", 0x400000, 0x16},
		{"SC_EXIT_L1_TO_L0", 0x8, 0x3},
		{"SC_LANE_1_RESUME", 0x20000, 0x11},
		{"SC_LANE_5_RESUME", 0x200000, 0x15},
		{"SC_LANE_8_RESUME", 0x1000000, 0x18},
		{"SC_LANE_0_RESUME", 0x10000, 0x10},
		{"SC_LANE_3_RESUME", 0x80000, 0x13},
		{"SC_ENTER_L1_FROM_L0", 0x20, 0x5},
		{"SC_LANE_9_RESUME", 0x2000000, 0x19},
		{"SC_SPEED_CHANGE", 0x40, 0x6},
		{"SC_LANE_7_RESUME", 0x800000, 0x17},
		{"SC_EXIT_L1_TO_L0S", 0x4, 0x2},
		{"SC_PHASE_8", 0x8000, 0xf},
		{"SC_PHASE_1", 0x100, 0x8},
		{"SC_PHASE_3", 0x400, 0xa},
		{"SC_PHASE_2", 0x200, 0x9},
		{"SC_LANE_4_RESUME", 0x100000, 0x14},
		{"SC_PHASE_4", 0x800, 0xb},
		{"SC_PHASE_7", 0x4000, 0xe},
		{"SC_PHASE_6", 0x2000, 0xd},
		{"SC_CALIBRATION", 0x1, 0x0},
		{"SC_LANE_15_RESUME", 0x80000000, 0x1f},
		{"SC_LANE_2_RESUME", 0x40000, 0x12}
	} },
	{"BIF_FB_EN", 0x1524, {
		{"FB_WRITE_EN", 0x2, 0x1},
		{"FB_READ_EN", 0x1, 0x0}
	} },
	{"PB0_TX_LANE9_CTRL_REG0", 0x1209480, {
		{"TX_DBG_PRBS_EN_9", 0x8, 0x3},
		{"TX_CFG_INV_DATA_9", 0x2, 0x1},
		{"TX_CFG_DISPCLK_MODE_9", 0x1, 0x0},
		{"TX_CFG_SWING_BOOST_EN_9", 0x4, 0x2}
	} },
	{"PB1_TX_LANE3_CTRL_REG0", 0x2208600, {
		{"TX_DBG_PRBS_EN_3", 0x8, 0x3},
		{"TX_CFG_INV_DATA_3", 0x2, 0x1},
		{"TX_CFG_SWING_BOOST_EN_3", 0x4, 0x2},
		{"TX_CFG_DISPCLK_MODE_3", 0x1, 0x0}
	} },
	{"BIF_BACO_DEBUG_LATCH", 0x14dc, {
		{"BIF_BACO_LATCH_FLG", 0x1, 0x0}
	} },
	{"PB0_PIF_SCRATCH", 0x1100001, {
		{"PIF_SCRATCH", 0xffffffff, 0x0}
	} },
	{"BIF_PWDN_COMMAND", 0x1444, {
		{"REG_BU_pw_cmd", 0x1, 0x0},
		{"REG_RWREG_RFEWDBIF_pw_cmd", 0x2, 0x1},
		{"REG_BX_pw_cmd", 0x4, 0x2}
	} },
	{"PB0_RX_LANE14_CTRL_REG0", 0x1207900, {
		{"RX_CFG_OVR_PWRSF_14", 0x2000, 0xd},
		{"RX_TST_BSCAN_EN_14", 0x1000, 0xc},
		{"RX_DBG_ANALOG_SEL_14", 0xc00, 0xa},
		{"RX_BACKUP_14", 0xff, 0x0}
	} },
	{"PCIEP_PORT_CNTL", 0x10010010, {
		{"CI_SNOOP_OVERRIDE", 0x2, 0x1},
		{"HOTPLUG_MSG_EN", 0x4, 0x2},
		{"PWR_FAULT_EN", 0x10, 0x4},
		{"SLV_PORT_REQ_EN", 0x1, 0x0},
		{"PMI_BM_DIS", 0x20, 0x5},
		{"CI_MAX_CPL_PAYLOAD_SIZE_MODE", 0x30000, 0x10},
		{"CI_PRIV_MAX_CPL_PAYLOAD_SIZE", 0x1c0000, 0x12},
		{"SEQNUM_DEBUG_MODE", 0x40, 0x6},
		{"NATIVE_PME_EN", 0x8, 0x3},
		{"CI_SLV_CPL_STATIC_ALLOC_LIMIT_S", 0x7f00, 0x8}
	} },
	{"PB0_RX_LANE3_SCI_STAT_OVRD_REG0", 0x1206608, {
		{"RXPWR_3", 0x7, 0x0},
		{"ELECIDLEDETEN_3", 0x8, 0x3},
		{"RXPRESETHINT_3", 0x70, 0x4},
		{"RESPONSEMODE_3", 0x200, 0x9},
		{"ENABLEFOM_3", 0x80, 0x7},
		{"REQUESTFOM_3", 0x100, 0x8}
	} },
	{"PB0_PIF_PAIRING", 0x1100011, {
		{"X2_LANE_1_0", 0x1, 0x0},
		{"X8_LANE_15_8", 0x20000, 0x11},
		{"MULTI_PIF", 0x2000000, 0x19},
		{"X2_LANE_13_12", 0x40, 0x6},
		{"X2_LANE_11_10", 0x20, 0x5},
		{"X4_LANE_11_8", 0x400, 0xa},
		{"X4_LANE_15_12", 0x800, 0xb},
		{"X4_LANE_3_0", 0x100, 0x8},
		{"X4_LANE_7_4", 0x200, 0x9},
		{"X2_LANE_9_8", 0x10, 0x4},
		{"X8_LANE_7_0", 0x10000, 0x10},
		{"X2_LANE_7_6", 0x8, 0x3},
		{"X2_LANE_5_4", 0x4, 0x2},
		{"X16_LANE_15_0", 0x100000, 0x14},
		{"X2_LANE_15_14", 0x80, 0x7},
		{"X2_LANE_3_2", 0x2, 0x1}
	} },
	{"BIF_RFE_MASTER_SOFTRST_TRIGGER", 0x1443, {
		{"BU_rst", 0x1, 0x0},
		{"BX_rst", 0x4, 0x2},
		{"RWREG_RFEWDBIF_rst", 0x2, 0x1}
	} },
	{"PB0_TX_LANE4_OVRD_REG0", 0x1208844, {
		{"TX_DCLK_EN_OVRD_EN_4", 0x2, 0x1},
		{"TX_DRV_PWRON_OVRD_VAL_4", 0x10, 0x4},
		{"TX_DRV_DATA_EN_OVRD_EN_4", 0x8, 0x3},
		{"TX_FRONTEND_PWRON_OVRD_EN_4", 0x80, 0x7},
		{"TX_FRONTEND_PWRON_OVRD_VAL_4", 0x40, 0x6},
		{"TX_DCLK_EN_OVRD_VAL_4", 0x1, 0x0},
		{"TX_DRV_DATA_EN_OVRD_VAL_4", 0x4, 0x2},
		{"TX_DRV_PWRON_OVRD_EN_4", 0x20, 0x5}
	} },
	{"PB1_PIF_PRG4", 0x210001e, {
		{"PRG_SPEEDCHANGE_STEP2_DELAY", 0x3ffff, 0x0}
	} },
	{"PCIE_CNTL2", 0x140001c, {
		{"SLV_MEM_AGGRESSIVE_LS_EN", 0x20000, 0x11},
		{"SLV_MEM_LS_EN", 0x10000, 0x10},
		{"MST_MEM_SD_EN", 0x400000, 0x16},
		{"RX_NP_MEM_WRITE_ENCODING", 0x1f000000, 0x18},
		{"TX_ARB_MST_LIMIT", 0x7c0, 0x6},
		{"SLV_MEM_SD_EN", 0x100000, 0x14},
		{"REPLAY_MEM_LS_EN", 0x80000, 0x13},
		{"REPLAY_MEM_SD_EN", 0x800000, 0x17},
		{"SLV_MEM_AGGRESSIVE_SD_EN", 0x200000, 0x15},
		{"TX_ARB_ROUND_ROBIN_EN", 0x1, 0x0},
		{"TX_ARB_SLV_LIMIT", 0x3e, 0x1},
		{"MST_MEM_LS_EN", 0x40000, 0x12},
		{"TX_BLOCK_TLP_ON_PM_DIS", 0x800, 0xb}
	} },
	{"PMI_CAP_LIST", 0x14, {
		{"NEXT_PTR", 0xff00, 0x8},
		{"CAP_ID", 0xff, 0x0}
	} },
	{"PB1_PLL_RO0_OVRD_REG1", 0x2204454, {
		{"PLL_RO_PWRON_OVRD_VAL_0", 0x2000, 0xd},
		{"PLL_RO_PWRON_OVRD_EN_0", 0x4000, 0xe},
		{"PLL_CFG_RO_VCO_MODE_OVRD_VAL_0", 0xc0, 0x6},
		{"PLL_RO_HSCLK_RIGHT_EN_OVRD_VAL_0", 0x800, 0xb},
		{"PLL_RO_HSCLK_LEFT_EN_OVRD_EN_0", 0x400, 0xa},
		{"PLL_RO_HSCLK_LEFT_EN_OVRD_VAL_0", 0x200, 0x9},
		{"PLL_CFG_RO_REFCLK_SRC_OVRD_EN_0", 0x400000, 0x16},
		{"PLL_RO_HSCLK_RIGHT_EN_OVRD_EN_0", 0x1000, 0xc},
		{"PLL_CFG_RO_REFDIV_OVRD_EN_0", 0x20, 0x5},
		{"PLL_CFG_RO_REFDIV_OVRD_VAL_0", 0x1f, 0x0},
		{"PLL_CFG_RO_REFCLK_SRC_OVRD_VAL_0", 0x380000, 0x13},
		{"PLL_CFG_RO_VCO_MODE_OVRD_EN_0", 0x100, 0x8}
	} },
	{"PB1_PLL_LC0_CTRL_REG0", 0x2204480, {
		{"PLL_DBG_LC_VCTL_ADC_EN_0", 0x8, 0x3},
		{"PLL_DBG_LC_ANALOG_SEL_0", 0x3, 0x0},
		{"PLL_TST_LC_USAMPLE_EN_0", 0x10, 0x4},
		{"PLL_DBG_LC_EXT_RESET_EN_0", 0x4, 0x2}
	} },
	{"MM_DATA", 0x1, {
		{"MM_DATA", 0xffffffff, 0x0}
	} },
	{"PCIE_TX_F0_ATTR_CNTL", 0x140001e, {
		{"TX_F0_IDO_OVERRIDE_NP", 0xc, 0x2},
		{"TX_F0_IDO_OVERRIDE_P", 0x3, 0x0},
		{"TX_F0_RO_OVERRIDE_P", 0xc0, 0x6},
		{"TX_F0_IDO_OVERRIDE_CPL", 0x30, 0x4},
		{"TX_F0_RO_OVERRIDE_NP", 0x300, 0x8},
		{"TX_F0_SNR_OVERRIDE_NP", 0x3000, 0xc},
		{"TX_F0_SNR_OVERRIDE_P", 0xc00, 0xa}
	} },
	{"IMPCTL_RESET", 0x14f5, {
		{"IMP_SW_RESET", 0x1, 0x0}
	} },
	{"PB1_RX_LANE3_SCI_STAT_OVRD_REG0", 0x2206608, {
		{"RXPWR_3", 0x7, 0x0},
		{"ELECIDLEDETEN_3", 0x8, 0x3},
		{"RXPRESETHINT_3", 0x70, 0x4},
		{"RESPONSEMODE_3", 0x200, 0x9},
		{"ENABLEFOM_3", 0x80, 0x7},
		{"REQUESTFOM_3", 0x100, 0x8}
	} },
	{"CONFIG_F0_BASE", 0x150b, {
		{"F0_BASE", 0xffffffff, 0x0}
	} },
	{"PB1_TX_LANE2_OVRD_REG0", 0x2208504, {
		{"TX_DCLK_EN_OVRD_EN_2", 0x2, 0x1},
		{"TX_FRONTEND_PWRON_OVRD_VAL_2", 0x40, 0x6},
		{"TX_DRV_DATA_EN_OVRD_EN_2", 0x8, 0x3},
		{"TX_DRV_PWRON_OVRD_VAL_2", 0x10, 0x4},
		{"TX_FRONTEND_PWRON_OVRD_EN_2", 0x80, 0x7},
		{"TX_DRV_PWRON_OVRD_EN_2", 0x20, 0x5},
		{"TX_DCLK_EN_OVRD_VAL_2", 0x1, 0x0},
		{"TX_DRV_DATA_EN_OVRD_VAL_2", 0x4, 0x2}
	} },
	{"PB0_RX_LANE3_CTRL_REG0", 0x1206600, {
		{"RX_CFG_OVR_PWRSF_3", 0x2000, 0xd},
		{"RX_DBG_ANALOG_SEL_3", 0xc00, 0xa},
		{"RX_BACKUP_3", 0xff, 0x0},
		{"RX_TST_BSCAN_EN_3", 0x1000, 0xc}
	} },
	{"PB1_PIF_PRG7", 0x2100004, {
		{"PRG_SPEEDCHANGE_STEP4_FIRSTGEN3_DELAY", 0x3ffff, 0x0}
	} },
	{"PCIE_PERF_CNTL_MST_C_CLK", 0x1400087, {
		{"COUNTER1_UPPER", 0xff000000, 0x18},
		{"EVENT0_SEL", 0xff, 0x0},
		{"EVENT1_SEL", 0xff00, 0x8},
		{"COUNTER0_UPPER", 0xff0000, 0x10}
	} },
	{"PB1_RX_LANE2_SCI_STAT_OVRD_REG0", 0x2206508, {
		{"RXPWR_2", 0x7, 0x0},
		{"ELECIDLEDETEN_2", 0x8, 0x3},
		{"RXPRESETHINT_2", 0x70, 0x4},
		{"RESPONSEMODE_2", 0x200, 0x9},
		{"REQUESTFOM_2", 0x100, 0x8},
		{"ENABLEFOM_2", 0x80, 0x7}
	} },
	{"BIF_RFE_MST_BX_CMDSTATUS", 0x1448, {
		{"BX_RFE_mstTimeout", 0x1000000, 0x18},
		{"REG_BX_clkSetup_timer", 0xf00, 0x8},
		{"REG_BX_clkGate_timer", 0xff, 0x0},
		{"REG_BX_timeout_timer", 0xff0000, 0x10}
	} },
	{"INTERRUPT_PIN", 0xf, {
		{"INTERRUPT_PIN", 0xff, 0x0}
	} },
	{"PCIE_LANE_14_EQUALIZATION_CNTL", 0xa6, {
		{"DOWNSTREAM_PORT_TX_PRESET", 0xf, 0x0},
		{"UPSTREAM_PORT_RX_PRESET_HINT", 0x7000, 0xc},
		{"UPSTREAM_PORT_TX_PRESET", 0xf00, 0x8},
		{"RESERVED", 0x8000, 0xf},
		{"DOWNSTREAM_PORT_RX_PRESET_HINT", 0x70, 0x4}
	} },
	{"MEM_TYPE_CNTL", 0x14e4, {
		{"BF_MEM_PHY_G5_G3", 0x1, 0x0}
	} },
	{"PB0_TX_LANE7_SCI_STAT_OVRD_REG0", 0x1208a08, {
		{"COEFFICIENT_7", 0xfc00, 0xa},
		{"INCOHERENTCK_7", 0x8, 0x3},
		{"DEEMPH_7", 0x80, 0x7},
		{"TXMARG_7", 0x70, 0x4},
		{"COEFFICIENTID_7", 0x300, 0x8},
		{"TXPWR_7", 0x7, 0x0}
	} },
	{"HW_DEBUG", 0x1515, {
		{"HW_25_DEBUG", 0x2000000, 0x19},
		{"HW_27_DEBUG", 0x8000000, 0x1b},
		{"HW_08_DEBUG", 0x100, 0x8},
		{"HW_28_DEBUG", 0x10000000, 0x1c},
		{"HW_03_DEBUG", 0x8, 0x3},
		{"HW_15_DEBUG", 0x8000, 0xf},
		{"HW_01_DEBUG", 0x2, 0x1},
		{"HW_18_DEBUG", 0x40000, 0x12},
		{"HW_30_DEBUG", 0x40000000, 0x1e},
		{"HW_31_DEBUG", 0x80000000, 0x1f},
		{"HW_13_DEBUG", 0x2000, 0xd},
		{"HW_21_DEBUG", 0x200000, 0x15},
		{"HW_19_DEBUG", 0x80000, 0x13},
		{"HW_10_DEBUG", 0x400, 0xa},
		{"HW_20_DEBUG", 0x100000, 0x14},
		{"HW_11_DEBUG", 0x800, 0xb},
		{"HW_05_DEBUG", 0x20, 0x5},
		{"HW_00_DEBUG", 0x1, 0x0},
		{"HW_14_DEBUG", 0x4000, 0xe},
		{"HW_02_DEBUG", 0x4, 0x2},
		{"HW_16_DEBUG", 0x10000, 0x10},
		{"HW_23_DEBUG", 0x800000, 0x17},
		{"HW_22_DEBUG", 0x400000, 0x16},
		{"HW_26_DEBUG", 0x4000000, 0x1a},
		{"HW_04_DEBUG", 0x10, 0x4},
		{"HW_24_DEBUG", 0x1000000, 0x18},
		{"HW_07_DEBUG", 0x80, 0x7},
		{"HW_09_DEBUG", 0x200, 0x9},
		{"HW_29_DEBUG", 0x20000000, 0x1d},
		{"HW_06_DEBUG", 0x40, 0x6},
		{"HW_12_DEBUG", 0x1000, 0xc},
		{"HW_17_DEBUG", 0x20000, 0x11}
	} },
	{"PB0_RX_GLB_SCI_STAT_OVRD_REG0", 0x1206028, {
		{"IGNR_RXPWR_SCI_UPDT_L4T7", 0x2, 0x1},
		{"IGNR_ELECIDLEDETEN_SCI_UPDT_L0T3", 0x10, 0x4},
		{"IGNR_ENABLEFOM_SCI_UPDT_L12T15", 0x8000, 0xf},
		{"IGNR_RXPRESETHINT_SCI_UPDT_L8T11", 0x400, 0xa},
		{"IGNR_REQUESTFOM_SCI_UPDT_L12T15", 0x80000, 0x13},
		{"IGNR_RESPONSEMODE_SCI_UPDT_L8T11", 0x400000, 0x16},
		{"IGNR_RXPWR_SCI_UPDT_L8T11", 0x4, 0x2},
		{"IGNR_RESPONSEMODE_SCI_UPDT_L4T7", 0x200000, 0x15},
		{"IGNR_REQUESTFOM_SCI_UPDT_L4T7", 0x20000, 0x11},
		{"IGNR_ENABLEFOM_SCI_UPDT_L4T7", 0x2000, 0xd},
		{"IGNR_RXPWR_SCI_UPDT_L12T15", 0x8, 0x3},
		{"IGNR_REQUESTFOM_SCI_UPDT_L8T11", 0x40000, 0x12},
		{"IGNR_ELECIDLEDETEN_SCI_UPDT_L8T11", 0x40, 0x6},
		{"IGNR_ENABLEFOM_SCI_UPDT_L8T11", 0x4000, 0xe},
		{"IGNR_ELECIDLEDETEN_SCI_UPDT_L4T7", 0x20, 0x5},
		{"IGNR_RXPRESETHINT_SCI_UPDT_L0T3", 0x100, 0x8},
		{"IGNR_RESPONSEMODE_SCI_UPDT_L0T3", 0x100000, 0x14},
		{"IGNR_RESPONSEMODE_SCI_UPDT_L12T15", 0x800000, 0x17},
		{"IGNR_RXPWR_SCI_UPDT_L0T3", 0x1, 0x0},
		{"IGNR_ELECIDLEDETEN_SCI_UPDT_L12T15", 0x80, 0x7},
		{"IGNR_REQUESTFOM_SCI_UPDT_L0T3", 0x10000, 0x10},
		{"IGNR_RXPRESETHINT_SCI_UPDT_L12T15", 0x800, 0xb},
		{"IGNR_RXPRESETHINT_SCI_UPDT_L4T7", 0x200, 0x9},
		{"IGNR_ENABLEFOM_SCI_UPDT_L0T3", 0x1000, 0xc}
	} },
	{"PB1_PLL_LC0_OVRD_REG1", 0x2204494, {
		{"PLL_CFG_LC_REFCLK_SRC_OVRD_EN_0", 0x8, 0x3},
		{"PLL_LC_HSCLK_LEFT_EN_OVRD_VAL_0", 0x10, 0x4},
		{"PLL_LC_PWRON_OVRD_VAL_0", 0x100, 0x8},
		{"PLL_CFG_LC_VCO_TUNE_OVRD_VAL_0", 0x3c000, 0xe},
		{"PLL_LC_PWRON_OVRD_EN_0", 0x200, 0x9},
		{"PLL_CFG_LC_VCO_TUNE_OVRD_EN_0", 0x40000, 0x12},
		{"PLL_LC_HSCLK_RIGHT_EN_OVRD_VAL_0", 0x40, 0x6},
		{"PLL_LC_HSCLK_LEFT_EN_OVRD_EN_0", 0x20, 0x5},
		{"PLL_CFG_LC_REFCLK_SRC_OVRD_VAL_0", 0x7, 0x0},
		{"PLL_LC_HSCLK_RIGHT_EN_OVRD_EN_0", 0x80, 0x7}
	} },
	{"PB0_TX_LANE8_CTRL_REG0", 0x1209440, {
		{"TX_CFG_SWING_BOOST_EN_8", 0x4, 0x2},
		{"TX_CFG_INV_DATA_8", 0x2, 0x1},
		{"TX_DBG_PRBS_EN_8", 0x8, 0x3},
		{"TX_CFG_DISPCLK_MODE_8", 0x1, 0x0}
	} },
	{"PCIE_PERF_COUNT1_SLV_R_CLK", 0x140008c, {
		{"COUNTER1", 0xffffffff, 0x0}
	} },
	{"PB0_PIF_PDNB_OVERRIDE_11", 0x1100033, {
		{"RXPWR_OVERRIDE_VAL_11", 0x38000, 0xf},
		{"RXEN_OVERRIDE_VAL_11", 0x200, 0x9},
		{"RXPWR_OVERRIDE_EN_11", 0x4000, 0xe},
		{"RX_PDNB_OVERRIDE_EN_11", 0x10, 0x4},
		{"TX_PDNB_OVERRIDE_VAL_11", 0xe, 0x1},
		{"TXPWR_OVERRIDE_VAL_11", 0x3800, 0xb},
		{"RXEN_OVERRIDE_EN_11", 0x100, 0x8},
		{"TXPWR_OVERRIDE_EN_11", 0x400, 0xa},
		{"TX_PDNB_OVERRIDE_EN_11", 0x1, 0x0},
		{"RX_PDNB_OVERRIDE_VAL_11", 0xe0, 0x5}
	} },
	{"BIF_XDMA_LO", 0x14c0, {
		{"BIF_XDMA_LOWER_BOUND", 0x1fffffff, 0x0},
		{"BIF_XDMA_APER_EN", 0x80000000, 0x1f}
	} },
	{"PCIE_UNCORR_ERR_MASK", 0x56, {
		{"DLP_ERR_MASK", 0x10, 0x4},
		{"ATOMICOP_EGRESS_BLOCKED_MASK", 0x1000000, 0x18},
		{"TLP_PREFIX_BLOCKED_ERR_MASK", 0x2000000, 0x19},
		{"FC_ERR_MASK", 0x2000, 0xd},
		{"SURPDN_ERR_MASK", 0x20, 0x5},
		{"PSN_ERR_MASK", 0x1000, 0xc},
		{"UNSUPP_REQ_ERR_MASK", 0x100000, 0x14},
		{"ECRC_ERR_MASK", 0x80000, 0x13},
		{"UNCORR_INT_ERR_MASK", 0x400000, 0x16},
		{"ACS_VIOLATION_MASK", 0x200000, 0x15},
		{"CPL_ABORT_ERR_MASK", 0x8000, 0xf},
		{"MAL_TLP_MASK", 0x40000, 0x12},
		{"MC_BLOCKED_TLP_MASK", 0x800000, 0x17},
		{"RCV_OVFL_MASK", 0x20000, 0x11},
		{"CPL_TIMEOUT_MASK", 0x4000, 0xe},
		{"UNEXP_CPL_MASK", 0x10000, 0x10}
	} },
	{"PB0_TX_LANE15_SCI_STAT_OVRD_REG0", 0x1209a08, {
		{"DEEMPH_15", 0x80, 0x7},
		{"TXPWR_15", 0x7, 0x0},
		{"TXMARG_15", 0x70, 0x4},
		{"COEFFICIENTID_15", 0x300, 0x8},
		{"COEFFICIENT_15", 0xfc00, 0xa},
		{"INCOHERENTCK_15", 0x8, 0x3}
	} },
	{"PCIE_VC1_RESOURCE_CAP", 0x4b, {
		{"REJECT_SNOOP_TRANS", 0x8000, 0xf},
		{"PORT_ARB_CAP", 0xff, 0x0},
		{"MAX_TIME_SLOTS", 0x3f0000, 0x10},
		{"PORT_ARB_TABLE_OFFSET", 0xff000000, 0x18}
	} },
	{"PCIE_CAP_LIST", 0x16, {
		{"NEXT_PTR", 0xff00, 0x8},
		{"CAP_ID", 0xff, 0x0}
	} },
	{"GPU_HDP_FLUSH_DONE", 0x1538, {
		{"SDMA0", 0x400, 0xa},
		{"CP8", 0x100, 0x8},
		{"CP9", 0x200, 0x9},
		{"SDMA1", 0x800, 0xb},
		{"CP0", 0x1, 0x0},
		{"CP1", 0x2, 0x1},
		{"CP2", 0x4, 0x2},
		{"CP3", 0x8, 0x3},
		{"CP4", 0x10, 0x4},
		{"CP5", 0x20, 0x5},
		{"CP6", 0x40, 0x6},
		{"CP7", 0x80, 0x7}
	} },
	{"INTERRUPT_CNTL", 0x151a, {
		{"IH_DUMMY_RD_OVERRIDE", 0x1, 0x0},
		{"GEN_IH_INT_EN", 0x100, 0x8},
		{"SELECT_INT_GPIO_OUTPUT", 0x6000, 0xd},
		{"IH_REQ_NONSNOOP_EN", 0x8, 0x3},
		{"IH_DUMMY_RD_EN", 0x2, 0x1},
		{"IH_INTR_DLY_CNTR", 0xf0, 0x4},
		{"GEN_GPIO_INT_EN", 0x1e00, 0x9}
	} },
	{"PCIE_LC_SPEED_CNTL", 0x100100a4, {
		{"LC_FORCE_DIS_HW_SPEED_CHANGE", 0x100, 0x8},
		{"LC_OTHER_SIDE_SUPPORTS_GEN3", 0x200000, 0x15},
		{"LC_OTHER_SIDE_SUPPORTS_GEN2", 0x80000, 0x13},
		{"LC_FORCE_DIS_SW_SPEED_CHANGE", 0x40, 0x6},
		{"LC_DELAY_COEFF_UPDATE_DIS", 0x80000000, 0x1f},
		{"LC_MULT_UPSTREAM_AUTO_SPD_CHNG_EN", 0x8000000, 0x1b},
		{"LC_TARGET_LINK_SPEED_OVERRIDE_EN", 0x4, 0x2},
		{"LC_INIT_SPEED_NEG_IN_L0s_EN", 0x10000000, 0x1c},
		{"LC_DONT_CLR_TARGET_SPD_CHANGE_STATUS", 0x8000, 0xf},
		{"LC_CHECK_DATA_RATE", 0x4000000, 0x1a},
		{"LC_DONT_CHECK_EQTS_IN_RCFG", 0x40000000, 0x1e},
		{"LC_DATA_RATE_ADVERTISED", 0x3000000, 0x18},
		{"LC_SPEED_CHANGE_ATTEMPTS_ALLOWED", 0xc00, 0xa},
		{"LC_GEN3_EN_STRAP", 0x2, 0x1},
		{"LC_SPEED_CHANGE_STATUS", 0x800000, 0x17},
		{"LC_SPEED_CHANGE_ATTEMPT_FAILED", 0x1000, 0xc},
		{"LC_TARGET_LINK_SPEED_OVERRIDE", 0x18, 0x3},
		{"LC_GEN2_EN_STRAP", 0x1, 0x0},
		{"LC_CURRENT_DATA_RATE", 0x6000, 0xd},
		{"LC_CLR_FAILED_SPD_CHANGE_CNT", 0x10000, 0x10},
		{"LC_INITIATE_LINK_SPEED_CHANGE", 0x200, 0x9},
		{"LC_OTHER_SIDE_EVER_SENT_GEN2", 0x40000, 0x12},
		{"LC_FORCE_EN_SW_SPEED_CHANGE", 0x20, 0x5},
		{"LC_AUTO_RECOVERY_DIS", 0x400000, 0x16},
		{"LC_OTHER_SIDE_EVER_SENT_GEN3", 0x100000, 0x14},
		{"LC_FORCE_EN_HW_SPEED_CHANGE", 0x80, 0x7},
		{"LC_INIT_SPEED_NEG_IN_L1_EN", 0x20000000, 0x1d},
		{"LC_1_OR_MORE_TS2_SPEED_ARC_EN", 0x20000, 0x11}
	} },
	{"PB0_PIF_PDNB_OVERRIDE_12", 0x1100034, {
		{"RXPWR_OVERRIDE_VAL_12", 0x38000, 0xf},
		{"TXPWR_OVERRIDE_VAL_12", 0x3800, 0xb},
		{"RX_PDNB_OVERRIDE_EN_12", 0x10, 0x4},
		{"RXEN_OVERRIDE_VAL_12", 0x200, 0x9},
		{"RXPWR_OVERRIDE_EN_12", 0x4000, 0xe},
		{"TX_PDNB_OVERRIDE_VAL_12", 0xe, 0x1},
		{"RXEN_OVERRIDE_EN_12", 0x100, 0x8},
		{"TX_PDNB_OVERRIDE_EN_12", 0x1, 0x0},
		{"TXPWR_OVERRIDE_EN_12", 0x400, 0xa},
		{"RX_PDNB_OVERRIDE_VAL_12", 0xe0, 0x5}
	} },
	{"PB0_HW_DEBUG", 0x1202004, {
		{"PB0_HW_28_DEBUG", 0x10000000, 0x1c},
		{"PB0_HW_31_DEBUG", 0x80000000, 0x1f},
		{"PB0_HW_12_DEBUG", 0x1000, 0xc},
		{"PB0_HW_14_DEBUG", 0x4000, 0xe},
		{"PB0_HW_24_DEBUG", 0x1000000, 0x18},
		{"PB0_HW_03_DEBUG", 0x8, 0x3},
		{"PB0_HW_30_DEBUG", 0x40000000, 0x1e},
		{"PB0_HW_06_DEBUG", 0x40, 0x6},
		{"PB0_HW_07_DEBUG", 0x80, 0x7},
		{"PB0_HW_15_DEBUG", 0x8000, 0xf},
		{"PB0_HW_17_DEBUG", 0x20000, 0x11},
		{"PB0_HW_09_DEBUG", 0x200, 0x9},
		{"PB0_HW_01_DEBUG", 0x2, 0x1},
		{"PB0_HW_10_DEBUG", 0x400, 0xa},
		{"PB0_HW_26_DEBUG", 0x4000000, 0x1a},
		{"PB0_HW_22_DEBUG", 0x400000, 0x16},
		{"PB0_HW_23_DEBUG", 0x800000, 0x17},
		{"PB0_HW_02_DEBUG", 0x4, 0x2},
		{"PB0_HW_27_DEBUG", 0x8000000, 0x1b},
		{"PB0_HW_00_DEBUG", 0x1, 0x0},
		{"PB0_HW_21_DEBUG", 0x200000, 0x15},
		{"PB0_HW_11_DEBUG", 0x800, 0xb},
		{"PB0_HW_19_DEBUG", 0x80000, 0x13},
		{"PB0_HW_18_DEBUG", 0x40000, 0x12},
		{"PB0_HW_20_DEBUG", 0x100000, 0x14},
		{"PB0_HW_04_DEBUG", 0x10, 0x4},
		{"PB0_HW_08_DEBUG", 0x100, 0x8},
		{"PB0_HW_16_DEBUG", 0x10000, 0x10},
		{"PB0_HW_29_DEBUG", 0x20000000, 0x1d},
		{"PB0_HW_05_DEBUG", 0x20, 0x5},
		{"PB0_HW_25_DEBUG", 0x2000000, 0x19},
		{"PB0_HW_13_DEBUG", 0x2000, 0xd}
	} },
	{"BIF_IMPCTL_SMPLCNTL", 0x1450, {
		{"EXTEND_SAMPLES", 0x2000, 0xd},
		{"TxPDNB_pu", 0x8, 0x3},
		{"LOWER_SAMPLE_THRESH", 0x3f00000, 0x14},
		{"FORCE_ENABLE", 0x4000, 0xe},
		{"SAMPLE_PERIOD", 0x1f00, 0x8},
		{"TxPDNB_pd", 0x4, 0x2},
		{"RxPDNB", 0x2, 0x1},
		{"FORCE_DONE", 0x1, 0x0},
		{"SETUP_TIME", 0xf8000, 0xf},
		{"UPPER_SAMPLE_THRESH", 0xfc000000, 0x1a}
	} },
	{"PCIE_MC_CAP", 0xbd, {
		{"MC_ECRC_REGEN_SUPP", 0x8000, 0xf},
		{"MC_WIN_SIZE_REQ", 0x3f00, 0x8},
		{"MC_MAX_GROUP", 0x3f, 0x0}
	} },
	{"DEVICE_CNTL", 0x18, {
		{"NO_SNOOP_EN", 0x800, 0xb},
		{"RELAXED_ORD_EN", 0x10, 0x4},
		{"EXTENDED_TAG_EN", 0x100, 0x8},
		{"AUX_POWER_PM_EN", 0x400, 0xa},
		{"PHANTOM_FUNC_EN", 0x200, 0x9},
		{"FATAL_ERR_EN", 0x4, 0x2},
		{"USR_REPORT_EN", 0x8, 0x3},
		{"CORR_ERR_EN", 0x1, 0x0},
		{"INITIATE_FLR", 0x8000, 0xf},
		{"NON_FATAL_ERR_EN", 0x2, 0x1},
		{"MAX_READ_REQUEST_SIZE", 0x7000, 0xc},
		{"MAX_PAYLOAD_SIZE", 0xe0, 0x5}
	} },
	{"PMI_STATUS_CNTL", 0x15, {
		{"PMI_DATA", 0xff000000, 0x18},
		{"DATA_SELECT", 0x1e00, 0x9},
		{"DATA_SCALE", 0x6000, 0xd},
		{"PME_EN", 0x100, 0x8},
		{"PME_STATUS", 0x8000, 0xf},
		{"POWER_STATE", 0x3, 0x0},
		{"BUS_PWR_EN", 0x800000, 0x17},
		{"NO_SOFT_RESET", 0x8, 0x3},
		{"B2_B3_SUPPORT", 0x400000, 0x16}
	} },
	{"PB1_RX_LANE9_CTRL_REG0", 0x2207480, {
		{"RX_CFG_OVR_PWRSF_9", 0x2000, 0xd},
		{"RX_BACKUP_9", 0xff, 0x0},
		{"RX_TST_BSCAN_EN_9", 0x1000, 0xc},
		{"RX_DBG_ANALOG_SEL_9", 0xc00, 0xa}
	} },
	{"PCIE_BAR2_CAP", 0x83, {
		{"BAR_SIZE_SUPPORTED", 0xfffff0, 0x4}
	} },
	{"PB1_GLB_OVRD_REG2", 0x2200038, {
		{"BG_PWRON_OVRD_EN", 0x1, 0x0},
		{"BG_PWRON_OVRD_VAL", 0x2, 0x1}
	} },
	{"PB0_TX_LANE8_SCI_STAT_OVRD_REG0", 0x1209448, {
		{"INCOHERENTCK_8", 0x8, 0x3},
		{"COEFFICIENT_8", 0xfc00, 0xa},
		{"TXPWR_8", 0x7, 0x0},
		{"COEFFICIENTID_8", 0x300, 0x8},
		{"TXMARG_8", 0x70, 0x4},
		{"DEEMPH_8", 0x80, 0x7}
	} },
	{"PB1_PIF_SEQ_STATUS_1", 0x2100029, {
		{"SEQ_CALIBRATION_1", 0x1, 0x0},
		{"SEQ_EXIT_L1_TO_L0_1", 0x8, 0x3},
		{"SEQ_PHASE_1", 0x700, 0x8},
		{"SEQ_EXIT_L1_TO_L0S_1", 0x4, 0x2},
		{"SEQ_ENTER_L1_FROM_L0S_1", 0x10, 0x4},
		{"SEQ_RXDETECT_1", 0x2, 0x1},
		{"SEQ_SPEED_CHANGE_1", 0x40, 0x6},
		{"SEQ_ENTER_L1_FROM_L0_1", 0x20, 0x5}
	} },
	{"PB0_TX_LANE6_SCI_STAT_OVRD_REG0", 0x1208908, {
		{"COEFFICIENT_6", 0xfc00, 0xa},
		{"INCOHERENTCK_6", 0x8, 0x3},
		{"DEEMPH_6", 0x80, 0x7},
		{"TXMARG_6", 0x70, 0x4},
		{"COEFFICIENTID_6", 0x300, 0x8},
		{"TXPWR_6", 0x7, 0x0}
	} },
	{"BIF_RFE_MST_BU_CMDSTATUS", 0x1446, {
		{"REG_BU_clkGate_timer", 0xff, 0x0},
		{"BU_RFE_mstTimeout", 0x1000000, 0x18},
		{"REG_BU_timeout_timer", 0xff0000, 0x10},
		{"REG_BU_clkSetup_timer", 0xf00, 0x8}
	} },
	{"PB1_PIF_PDNB_OVERRIDE_9", 0x2100031, {
		{"RXPWR_OVERRIDE_VAL_9", 0x38000, 0xf},
		{"RXEN_OVERRIDE_EN_9", 0x100, 0x8},
		{"RXPWR_OVERRIDE_EN_9", 0x4000, 0xe},
		{"TX_PDNB_OVERRIDE_EN_9", 0x1, 0x0},
		{"TX_PDNB_OVERRIDE_VAL_9", 0xe, 0x1},
		{"TXPWR_OVERRIDE_VAL_9", 0x3800, 0xb},
		{"TXPWR_OVERRIDE_EN_9", 0x400, 0xa},
		{"RXEN_OVERRIDE_VAL_9", 0x200, 0x9},
		{"RX_PDNB_OVERRIDE_EN_9", 0x10, 0x4},
		{"RX_PDNB_OVERRIDE_VAL_9", 0xe0, 0x5}
	} },
	{"PB1_PIF_PDNB_OVERRIDE_8", 0x2100030, {
		{"RXPWR_OVERRIDE_EN_8", 0x4000, 0xe},
		{"RXPWR_OVERRIDE_VAL_8", 0x38000, 0xf},
		{"RXEN_OVERRIDE_EN_8", 0x100, 0x8},
		{"TX_PDNB_OVERRIDE_EN_8", 0x1, 0x0},
		{"TX_PDNB_OVERRIDE_VAL_8", 0xe, 0x1},
		{"TXPWR_OVERRIDE_EN_8", 0x400, 0xa},
		{"TXPWR_OVERRIDE_VAL_8", 0x3800, 0xb},
		{"RXEN_OVERRIDE_VAL_8", 0x200, 0x9},
		{"RX_PDNB_OVERRIDE_EN_8", 0x10, 0x4},
		{"RX_PDNB_OVERRIDE_VAL_8", 0xe0, 0x5}
	} },
	{"PCIE_LC_BW_CHANGE_CNTL", 0x100100b2, {
		{"LC_BW_CHANGE_INT_EN", 0x1, 0x0},
		{"LC_LW_CHANGE_FAILED", 0x200, 0x9},
		{"LC_HW_INIT_SPEED_CHANGE", 0x2, 0x1},
		{"LC_OTHER_INIT_SPEED_CHANGE", 0x8, 0x3},
		{"LC_SHORT_LW_CHANGE", 0x80, 0x7},
		{"LC_LONG_LW_CHANGE", 0x40, 0x6},
		{"LC_RELIABILITY_SPEED_CHANGE", 0x10, 0x4},
		{"LC_SW_INIT_SPEED_CHANGE", 0x4, 0x2},
		{"LC_LW_CHANGE_OTHER", 0x100, 0x8},
		{"LC_FAILED_SPEED_NEG", 0x20, 0x5},
		{"LC_LINK_BW_NOTIFICATION_DETECT_MODE", 0x400, 0xa}
	} },
	{"PCIE_PRBS_LO_BITCNT", 0x14000ce, {
		{"PRBS_LO_BITCNT", 0xffffffff, 0x0}
	} },
	{"PB1_PIF_PDNB_OVERRIDE_5", 0x2100025, {
		{"TX_PDNB_OVERRIDE_VAL_5", 0xe, 0x1},
		{"TXPWR_OVERRIDE_VAL_5", 0x3800, 0xb},
		{"TXPWR_OVERRIDE_EN_5", 0x400, 0xa},
		{"TX_PDNB_OVERRIDE_EN_5", 0x1, 0x0},
		{"RXEN_OVERRIDE_EN_5", 0x100, 0x8},
		{"RXPWR_OVERRIDE_VAL_5", 0x38000, 0xf},
		{"RXPWR_OVERRIDE_EN_5", 0x4000, 0xe},
		{"RX_PDNB_OVERRIDE_VAL_5", 0xe0, 0x5},
		{"RXEN_OVERRIDE_VAL_5", 0x200, 0x9},
		{"RX_PDNB_OVERRIDE_EN_5", 0x10, 0x4}
	} },
	{"PCIE_BUS_CNTL", 0x1400021, {
		{"IMMEDIATE_PMI_DIS", 0x80, 0x7},
		{"TRUE_PM_STATUS_EN", 0x1000, 0xc},
		{"PMI_INT_DIS", 0x40, 0x6}
	} },
	{"PB1_PIF_PDNB_OVERRIDE_3", 0x2100023, {
		{"TX_PDNB_OVERRIDE_EN_3", 0x1, 0x0},
		{"TXPWR_OVERRIDE_VAL_3", 0x3800, 0xb},
		{"TXPWR_OVERRIDE_EN_3", 0x400, 0xa},
		{"TX_PDNB_OVERRIDE_VAL_3", 0xe, 0x1},
		{"RXPWR_OVERRIDE_VAL_3", 0x38000, 0xf},
		{"RXEN_OVERRIDE_EN_3", 0x100, 0x8},
		{"RXPWR_OVERRIDE_EN_3", 0x4000, 0xe},
		{"RX_PDNB_OVERRIDE_EN_3", 0x10, 0x4},
		{"RXEN_OVERRIDE_VAL_3", 0x200, 0x9},
		{"RX_PDNB_OVERRIDE_VAL_3", 0xe0, 0x5}
	} },
	{"PCIE_PERF_COUNT1_TXCLK", 0x1400083, {
		{"COUNTER1", 0xffffffff, 0x0}
	} },
	{"PB1_PIF_PDNB_OVERRIDE_1", 0x2100021, {
		{"TX_PDNB_OVERRIDE_EN_1", 0x1, 0x0},
		{"TX_PDNB_OVERRIDE_VAL_1", 0xe, 0x1},
		{"TXPWR_OVERRIDE_VAL_1", 0x3800, 0xb},
		{"TXPWR_OVERRIDE_EN_1", 0x400, 0xa},
		{"RXPWR_OVERRIDE_VAL_1", 0x38000, 0xf},
		{"RXEN_OVERRIDE_EN_1", 0x100, 0x8},
		{"RXPWR_OVERRIDE_EN_1", 0x4000, 0xe},
		{"RXEN_OVERRIDE_VAL_1", 0x200, 0x9},
		{"RX_PDNB_OVERRIDE_EN_1", 0x10, 0x4},
		{"RX_PDNB_OVERRIDE_VAL_1", 0xe0, 0x5}
	} },
	{"PB1_TX_LANE1_SCI_STAT_OVRD_REG0", 0x2208488, {
		{"COEFFICIENT_1", 0xfc00, 0xa},
		{"INCOHERENTCK_1", 0x8, 0x3},
		{"TXMARG_1", 0x70, 0x4},
		{"DEEMPH_1", 0x80, 0x7},
		{"TXPWR_1", 0x7, 0x0},
		{"COEFFICIENTID_1", 0x300, 0x8}
	} },
	{"PCIE_TPH_REQR_CAP", 0xb9, {
		{"TPH_REQR_ST_TABLE_LOCATION", 0x600, 0x9},
		{"TPH_REQR_EXTND_TPH_REQR_SUPPORED", 0x100, 0x8},
		{"TPH_REQR_NO_ST_MODE_SUPPORTED", 0x1, 0x0},
		{"TPH_REQR_INT_VEC_MODE_SUPPORTED", 0x2, 0x1},
		{"TPH_REQR_ST_TABLE_SIZE", 0x7ff0000, 0x10},
		{"TPH_REQR_DEV_SPC_MODE_SUPPORTED", 0x4, 0x2}
	} },
	{"PB0_RX_LANE7_SCI_STAT_OVRD_REG0", 0x1206a08, {
		{"ELECIDLEDETEN_7", 0x8, 0x3},
		{"RXPWR_7", 0x7, 0x0},
		{"RESPONSEMODE_7", 0x200, 0x9},
		{"RXPRESETHINT_7", 0x70, 0x4},
		{"ENABLEFOM_7", 0x80, 0x7},
		{"REQUESTFOM_7", 0x100, 0x8}
	} },
	{"PCIE_P_DECODER_STATUS", 0x1400042, {
		{"P_DECODE_ERR", 0xffff, 0x0}
	} },
	{"PCIE_PWR_BUDGET_DATA", 0x92, {
		{"PM_STATE", 0x6000, 0xd},
		{"POWER_RAIL", 0x1c0000, 0x12},
		{"PM_SUB_STATE", 0x1c00, 0xa},
		{"BASE_POWER", 0xff, 0x0},
		{"DATA_SCALE", 0x300, 0x8},
		{"TYPE", 0x38000, 0xf}
	} },
	{"PCIE_LC_STATE8", 0x1400024, {
		{"LC_PREV_STATE33", 0x3f00, 0x8},
		{"LC_PREV_STATE32", 0x3f, 0x0},
		{"LC_PREV_STATE35", 0x3f000000, 0x18},
		{"LC_PREV_STATE34", 0x3f0000, 0x10}
	} },
	{"PB0_TX_LANE13_OVRD_REG0", 0x1209884, {
		{"TX_DRV_PWRON_OVRD_EN_13", 0x20, 0x5},
		{"TX_DCLK_EN_OVRD_EN_13", 0x2, 0x1},
		{"TX_DRV_PWRON_OVRD_VAL_13", 0x10, 0x4},
		{"TX_DCLK_EN_OVRD_VAL_13", 0x1, 0x0},
		{"TX_DRV_DATA_EN_OVRD_VAL_13", 0x4, 0x2},
		{"TX_DRV_DATA_EN_OVRD_EN_13", 0x8, 0x3},
		{"TX_FRONTEND_PWRON_OVRD_VAL_13", 0x40, 0x6},
		{"TX_FRONTEND_PWRON_OVRD_EN_13", 0x80, 0x7}
	} },
	{"PCIE_PERF_COUNT1_SLV_S_C_CLK", 0x140008f, {
		{"COUNTER1", 0xffffffff, 0x0}
	} },
	{"PCIE_LC_STATE5", 0x100100aa, {
		{"LC_PREV_STATE22", 0x3f0000, 0x10},
		{"LC_PREV_STATE23", 0x3f000000, 0x18},
		{"LC_PREV_STATE20", 0x3f, 0x0},
		{"LC_PREV_STATE21", 0x3f00, 0x8}
	} },
	{"PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST", 0x40, {
		{"CAP_VER", 0xf0000, 0x10},
		{"NEXT_PTR", 0xfff00000, 0x14},
		{"CAP_ID", 0xffff, 0x0}
	} },
	{"BIST", 0x3, {
		{"BIST_STRT", 0x40, 0x6},
		{"BIST_COMP", 0xf, 0x0},
		{"BIST_CAP", 0x80, 0x7}
	} },
	{"PCIE_LC_STATE6", 0x1400022, {
		{"LC_PREV_STATE26", 0x3f0000, 0x10},
		{"LC_PREV_STATE27", 0x3f000000, 0x18},
		{"LC_PREV_STATE24", 0x3f, 0x0},
		{"LC_PREV_STATE25", 0x3f00, 0x8}
	} },
	{"PCIE_LC_STATE1", 0x100100a6, {
		{"LC_PREV_STATE7", 0x3f000000, 0x18},
		{"LC_PREV_STATE6", 0x3f0000, 0x10},
		{"LC_PREV_STATE5", 0x3f00, 0x8},
		{"LC_PREV_STATE4", 0x3f, 0x0}
	} },
	{"PCIE_LC_STATE0", 0x100100a5, {
		{"LC_PREV_STATE3", 0x3f000000, 0x18},
		{"LC_PREV_STATE2", 0x3f0000, 0x10},
		{"LC_PREV_STATE1", 0x3f00, 0x8},
		{"LC_CURRENT_STATE", 0x3f, 0x0}
	} },
	{"PCIE_LC_STATE3", 0x100100a8, {
		{"LC_PREV_STATE15", 0x3f000000, 0x18},
		{"LC_PREV_STATE14", 0x3f0000, 0x10},
		{"LC_PREV_STATE13", 0x3f00, 0x8},
		{"LC_PREV_STATE12", 0x3f, 0x0}
	} },
	{"PCIE_LC_STATE2", 0x100100a7, {
		{"LC_PREV_STATE10", 0x3f0000, 0x10},
		{"LC_PREV_STATE11", 0x3f000000, 0x18},
		{"LC_PREV_STATE9", 0x3f00, 0x8},
		{"LC_PREV_STATE8", 0x3f, 0x0}
	} },
	{"PB0_TX_LANE5_CTRL_REG0", 0x1208880, {
		{"TX_CFG_SWING_BOOST_EN_5", 0x4, 0x2},
		{"TX_CFG_DISPCLK_MODE_5", 0x1, 0x0},
		{"TX_DBG_PRBS_EN_5", 0x8, 0x3},
		{"TX_CFG_INV_DATA_5", 0x2, 0x1}
	} },
	{"PB0_PIF_SEQ_STATUS_6", 0x110002e, {
		{"SEQ_EXIT_L1_TO_L0_6", 0x8, 0x3},
		{"SEQ_CALIBRATION_6", 0x1, 0x0},
		{"SEQ_ENTER_L1_FROM_L0S_6", 0x10, 0x4},
		{"SEQ_EXIT_L1_TO_L0S_6", 0x4, 0x2},
		{"SEQ_PHASE_6", 0x700, 0x8},
		{"SEQ_ENTER_L1_FROM_L0_6", 0x20, 0x5},
		{"SEQ_SPEED_CHANGE_6", 0x40, 0x6},
		{"SEQ_RXDETECT_6", 0x2, 0x1}
	} },
	{"PCIE_PRBS_CLR", 0x14000c8, {
		{"PRBS_CHECKER_DEBUG_BUS_SELECT", 0xf0000, 0x10},
		{"PRBS_CLR", 0xffff, 0x0}
	} },
	{"PB0_PIF_SEQ_STATUS_7", 0x110002f, {
		{"SEQ_EXIT_L1_TO_L0_7", 0x8, 0x3},
		{"SEQ_CALIBRATION_7", 0x1, 0x0},
		{"SEQ_ENTER_L1_FROM_L0S_7", 0x10, 0x4},
		{"SEQ_EXIT_L1_TO_L0S_7", 0x4, 0x2},
		{"SEQ_PHASE_7", 0x700, 0x8},
		{"SEQ_ENTER_L1_FROM_L0_7", 0x20, 0x5},
		{"SEQ_SPEED_CHANGE_7", 0x40, 0x6},
		{"SEQ_RXDETECT_7", 0x2, 0x1}
	} },
	{"PB1_TX_LANE4_OVRD_REG0", 0x2208844, {
		{"TX_DCLK_EN_OVRD_EN_4", 0x2, 0x1},
		{"TX_DRV_PWRON_OVRD_VAL_4", 0x10, 0x4},
		{"TX_DRV_DATA_EN_OVRD_EN_4", 0x8, 0x3},
		{"TX_FRONTEND_PWRON_OVRD_EN_4", 0x80, 0x7},
		{"TX_FRONTEND_PWRON_OVRD_VAL_4", 0x40, 0x6},
		{"TX_DCLK_EN_OVRD_VAL_4", 0x1, 0x0},
		{"TX_DRV_DATA_EN_OVRD_VAL_4", 0x4, 0x2},
		{"TX_DRV_PWRON_OVRD_EN_4", 0x20, 0x5}
	} },
	{"PB1_TX_LANE5_OVRD_REG0", 0x2208884, {
		{"TX_DCLK_EN_OVRD_EN_5", 0x2, 0x1},
		{"TX_DRV_PWRON_OVRD_VAL_5", 0x10, 0x4},
		{"TX_DRV_DATA_EN_OVRD_EN_5", 0x8, 0x3},
		{"TX_FRONTEND_PWRON_OVRD_VAL_5", 0x40, 0x6},
		{"TX_FRONTEND_PWRON_OVRD_EN_5", 0x80, 0x7},
		{"TX_DCLK_EN_OVRD_VAL_5", 0x1, 0x0},
		{"TX_DRV_DATA_EN_OVRD_VAL_5", 0x4, 0x2},
		{"TX_DRV_PWRON_OVRD_EN_5", 0x20, 0x5}
	} },
	{"PB1_STRAP_RX_REG1", 0x220202c, {
		{"STRAP_RX_CFG_CDR_PI_STPSZ", 0x2, 0x1},
		{"STRAP_RX_CFG_DFE_TIME", 0x1e000000, 0x19},
		{"STRAP_RX_CFG_LEQ_SHUNT_DIS", 0x80000000, 0x1f},
		{"STRAP_TX_DEEMPH_PRSHT_STNG", 0x1c, 0x2},
		{"STRAP_RX_CFG_ADAPT_MODE", 0x1ff8000, 0xf},
		{"STRAP_RX_CFG_CDR_PH_GAIN", 0x7800, 0xb},
		{"STRAP_RX_CFG_LEQ_LOOP_GAIN", 0x60000000, 0x1d},
		{"STRAP_RX_CFG_LEQ_POLE_BYP_DIS", 0x80, 0x7},
		{"STRAP_RX_CFG_LEQ_POLE_BYP_VAL", 0x700, 0x8},
		{"STRAP_BG_CFG_RO_REG_VREF_SEL", 0x60, 0x5}
	} },
	{"VENDOR_CAP_LIST", 0x12, {
		{"LENGTH", 0xff0000, 0x10},
		{"NEXT_PTR", 0xff00, 0x8},
		{"CAP_ID", 0xff, 0x0}
	} },
	{"PB1_PLL_RO1_SCI_STAT_OVRD_REG0", 0x2204464, {
		{"PLL_RO1_IGNR_PLLPWR_SCI_UPDT", 0x1, 0x0},
		{"PLL_RO1_FREQMODE", 0x300, 0x8},
		{"PLL_RO1_IGNR_FREQMODE_SCI_UPDT", 0x2, 0x1},
		{"PLL_RO1_PLLPWR", 0x70, 0x4}
	} },
	{"PB0_PIF_PWRDOWN_3", 0x1100018, {
		{"PLL_POWER_STATE_IN_OFF_3", 0x1c00, 0xa},
		{"PLL_RAMP_UP_TIME_3", 0x7000000, 0x18},
		{"TX_POWER_STATE_IN_TXS2_3", 0x7, 0x0},
		{"PLLPWR_OVERRIDE_EN_3", 0x10000000, 0x1c},
		{"PLLPWR_OVERRIDE_VAL_3", 0xe0000000, 0x1d},
		{"PLL_POWER_STATE_IN_TXS2_3", 0x380, 0x7},
		{"FORCE_RXEN_IN_L0s_3", 0x8, 0x3},
		{"RX_POWER_STATE_IN_RXS2_3", 0x70, 0x4},
		{"TX2P5CLK_CLOCK_GATING_EN_3", 0x10000, 0x10}
	} },
	{"PEER3_FB_OFFSET_HI", 0x14ed, {
		{"PEER3_FB_OFFSET_HI", 0xfffff, 0x0}
	} },
	{"PB1_PIF_PRG5", 0x210001f, {
		{"PRG_LS2_EXIT_TIME", 0x3ffff, 0x0}
	} },
	{"PROG_INTERFACE", 0x2, {
		{"PROG_INTERFACE", 0xff, 0x0}
	} },
	{"PB0_TX_LANE1_CTRL_REG0", 0x1208480, {
		{"TX_DBG_PRBS_EN_1", 0x8, 0x3},
		{"TX_CFG_INV_DATA_1", 0x2, 0x1},
		{"TX_CFG_DISPCLK_MODE_1", 0x1, 0x0},
		{"TX_CFG_SWING_BOOST_EN_1", 0x4, 0x2}
	} },
	{"PB0_PIF_SEQ_STATUS_3", 0x110002b, {
		{"SEQ_EXIT_L1_TO_L0_3", 0x8, 0x3},
		{"SEQ_CALIBRATION_3", 0x1, 0x0},
		{"SEQ_PHASE_3", 0x700, 0x8},
		{"SEQ_ENTER_L1_FROM_L0S_3", 0x10, 0x4},
		{"SEQ_EXIT_L1_TO_L0S_3", 0x4, 0x2},
		{"SEQ_SPEED_CHANGE_3", 0x40, 0x6},
		{"SEQ_RXDETECT_3", 0x2, 0x1},
		{"SEQ_ENTER_L1_FROM_L0_3", 0x20, 0x5}
	} },
	{"PB0_PIF_SEQ_STATUS_0", 0x1100028, {
		{"SEQ_CALIBRATION_0", 0x1, 0x0},
		{"SEQ_EXIT_L1_TO_L0_0", 0x8, 0x3},
		{"SEQ_PHASE_0", 0x700, 0x8},
		{"SEQ_EXIT_L1_TO_L0S_0", 0x4, 0x2},
		{"SEQ_ENTER_L1_FROM_L0S_0", 0x10, 0x4},
		{"SEQ_RXDETECT_0", 0x2, 0x1},
		{"SEQ_SPEED_CHANGE_0", 0x40, 0x6},
		{"SEQ_ENTER_L1_FROM_L0_0", 0x20, 0x5}
	} },
	{"PB0_PIF_SEQ_STATUS_5", 0x110002d, {
		{"SEQ_CALIBRATION_5", 0x1, 0x0},
		{"SEQ_EXIT_L1_TO_L0_5", 0x8, 0x3},
		{"SEQ_EXIT_L1_TO_L0S_5", 0x4, 0x2},
		{"SEQ_ENTER_L1_FROM_L0S_5", 0x10, 0x4},
		{"SEQ_PHASE_5", 0x700, 0x8},
		{"SEQ_ENTER_L1_FROM_L0_5", 0x20, 0x5},
		{"SEQ_RXDETECT_5", 0x2, 0x1},
		{"SEQ_SPEED_CHANGE_5", 0x40, 0x6}
	} },
	{"PCIE_LTR_CAP", 0xc9, {
		{"LTR_MAX_S_LATENCY_SCALE", 0x1c00, 0xa},
		{"LTR_MAX_NS_LATENCY_VALUE", 0x3ff0000, 0x10},
		{"LTR_MAX_S_LATENCY_VALUE", 0x3ff, 0x0},
		{"LTR_MAX_NS_LATENCY_SCALE", 0x1c000000, 0x1a}
	} },
	{"PB1_PLL_LC0_OVRD_REG0", 0x2204490, {
		{"PLL_CFG_LC_FBDIV_OVRD_VAL_0", 0x3fc00, 0xa},
		{"PLL_CFG_LC_CORECLK_DIV_OVRD_VAL_0", 0x70, 0x4},
		{"PLL_CFG_LC_REFDIV_OVRD_EN_0", 0x80000000, 0x1f},
		{"PLL_CFG_LC_LF_CNTRL_OVRD_EN_0", 0x10000000, 0x1c},
		{"PLL_CFG_LC_CORECLK_EN_OVRD_VAL_0", 0x100, 0x8},
		{"PLL_CFG_LC_BW_CNTRL_OVRD_VAL_0", 0x7, 0x0},
		{"PLL_CFG_LC_CORECLK_EN_OVRD_EN_0", 0x200, 0x9},
		{"PLL_CFG_LC_FBDIV_OVRD_EN_0", 0x40000, 0x12},
		{"PLL_CFG_LC_LF_CNTRL_OVRD_VAL_0", 0xff80000, 0x13},
		{"PLL_CFG_LC_REFDIV_OVRD_VAL_0", 0x60000000, 0x1d},
		{"PLL_CFG_LC_CORECLK_DIV_OVRD_EN_0", 0x80, 0x7},
		{"PLL_CFG_LC_BW_CNTRL_OVRD_EN_0", 0x8, 0x3}
	} },
	{"PB1_PIF_PRG6", 0x2100003, {
		{"PRG_SPEEDCHANGE_STEP4_DELAY", 0x3ffff, 0x0}
	} },
	{"PCIEP_STRAP_MISC", 0x100100c1, {
		{"STRAP_E2E_PREFIX_EN", 0x2, 0x1},
		{"STRAP_REVERSE_LANES", 0x1, 0x0},
		{"STRAP_LTR_SUPPORTED", 0x20, 0x5},
		{"STRAP_EXTENDED_FMT_SUPPORTED", 0x4, 0x2},
		{"STRAP_OBFF_SUPPORTED", 0x18, 0x3}
	} },
	{"CONFIG_MEMSIZE", 0x150a, {
		{"CONFIG_MEMSIZE", 0xffffffff, 0x0}
	} },
	{"PB0_PLL_LC1_SCI_STAT_OVRD_REG0", 0x1204504, {
		{"PLL_LC1_IGNR_PLLPWR_SCI_UPDT", 0x1, 0x0},
		{"PLL_LC1_IGNR_FREQMODE_SCI_UPDT", 0x2, 0x1},
		{"PLL_LC1_PLLPWR", 0x70, 0x4},
		{"PLL_LC1_FREQMODE", 0x300, 0x8}
	} },
	{"BIF_PWDN_STATUS", 0x1445, {
		{"BX_REG_pw_status", 0x4, 0x2},
		{"BU_REG_pw_status", 0x1, 0x0},
		{"RWREG_RFEWDBIF_REG_pw_status", 0x2, 0x1}
	} },
	{"PCIE_MC_RCV0", 0xc0, {
		{"MC_RECEIVE_0", 0xffffffff, 0x0}
	} },
	{"PCIE_MC_RCV1", 0xc1, {
		{"MC_RECEIVE_1", 0xffffffff, 0x0}
	} },
	{"PB0_TX_LANE1_SCI_STAT_OVRD_REG0", 0x1208488, {
		{"COEFFICIENT_1", 0xfc00, 0xa},
		{"INCOHERENTCK_1", 0x8, 0x3},
		{"TXMARG_1", 0x70, 0x4},
		{"DEEMPH_1", 0x80, 0x7},
		{"TXPWR_1", 0x7, 0x0},
		{"COEFFICIENTID_1", 0x300, 0x8}
	} },
	{"BIF_DEBUG_OUT", 0x151e, {
		{"DEBUG_OUTPUT", 0x1ffff, 0x0}
	} },
	{"BIF_SLVARB_MODE", 0x14c4, {
		{"SLVARB_MODE", 0x3, 0x0}
	} },
	{"BX_RESET_EN", 0x1514, {
		{"REG_RESET_EN", 0x2, 0x1},
		{"STY_RESET_EN", 0x4, 0x2},
		{"COR_RESET_EN", 0x1, 0x0}
	} },
	{"MM_INDEX", 0x0, {
		{"MM_APER", 0x80000000, 0x1f},
		{"MM_OFFSET", 0x7fffffff, 0x0}
	} },
	{"PB0_TX_LANE12_CTRL_REG0", 0x1209840, {
		{"TX_CFG_SWING_BOOST_EN_12", 0x4, 0x2},
		{"TX_CFG_DISPCLK_MODE_12", 0x1, 0x0},
		{"TX_DBG_PRBS_EN_12", 0x8, 0x3},
		{"TX_CFG_INV_DATA_12", 0x2, 0x1}
	} },
	{"PB1_RX_LANE5_CTRL_REG0", 0x2206880, {
		{"RX_BACKUP_5", 0xff, 0x0},
		{"RX_TST_BSCAN_EN_5", 0x1000, 0xc},
		{"RX_DBG_ANALOG_SEL_5", 0xc00, 0xa},
		{"RX_CFG_OVR_PWRSF_5", 0x2000, 0xd}
	} },
	{"PCIE_STRAP_MISC", 0x14000c0, {
		{"STRAP_ECN1P1_EN", 0x2000000, 0x19},
		{"STRAP_MST_ADR64_EN", 0x20000000, 0x1d},
		{"STRAP_INTERNAL_ERR_EN", 0x80000000, 0x1f},
		{"STRAP_PASID_GLOBAL_INVALIDATE_SUPPORTED", 0x8000, 0xf},
		{"STRAP_CLK_PM_EN", 0x1000000, 0x18},
		{"STRAP_PASID_EXE_PERMISSION_SUPPORTED", 0x2000, 0xd},
		{"STRAP_FLR_EN", 0x40000000, 0x1e},
		{"STRAP_LINK_CONFIG", 0xf, 0x0},
		{"STRAP_TL_ALT_BUF_EN", 0x10, 0x4},
		{"STRAP_REVERSE_ALL", 0x10000000, 0x1c},
		{"STRAP_EXT_VC_COUNT", 0x4000000, 0x1a},
		{"STRAP_PASID_PRIV_MODE_SUPPORTED", 0x4000, 0xe},
		{"STRAP_MAX_PASID_WIDTH", 0x1f00, 0x8}
	} },
	{"PB1_TX_LANE9_CTRL_REG0", 0x2209480, {
		{"TX_DBG_PRBS_EN_9", 0x8, 0x3},
		{"TX_CFG_INV_DATA_9", 0x2, 0x1},
		{"TX_CFG_DISPCLK_MODE_9", 0x1, 0x0},
		{"TX_CFG_SWING_BOOST_EN_9", 0x4, 0x2}
	} },
	{"PB1_PIF_SEQ_STATUS_5", 0x210002d, {
		{"SEQ_CALIBRATION_5", 0x1, 0x0},
		{"SEQ_EXIT_L1_TO_L0_5", 0x8, 0x3},
		{"SEQ_EXIT_L1_TO_L0S_5", 0x4, 0x2},
		{"SEQ_ENTER_L1_FROM_L0S_5", 0x10, 0x4},
		{"SEQ_PHASE_5", 0x700, 0x8},
		{"SEQ_ENTER_L1_FROM_L0_5", 0x20, 0x5},
		{"SEQ_RXDETECT_5", 0x2, 0x1},
		{"SEQ_SPEED_CHANGE_5", 0x40, 0x6}
	} },
	{"PCIE_VC1_RESOURCE_STATUS", 0x4d, {
		{"PORT_ARB_TABLE_STATUS", 0x1, 0x0},
		{"VC_NEGOTIATION_PENDING", 0x2, 0x1}
	} },
	{"PB1_TX_LANE15_SCI_STAT_OVRD_REG0", 0x2209a08, {
		{"DEEMPH_15", 0x80, 0x7},
		{"TXPWR_15", 0x7, 0x0},
		{"TXMARG_15", 0x70, 0x4},
		{"COEFFICIENTID_15", 0x300, 0x8},
		{"COEFFICIENT_15", 0xfc00, 0xa},
		{"INCOHERENTCK_15", 0x8, 0x3}
	} },
	{"PB1_TX_LANE7_SCI_STAT_OVRD_REG0", 0x2208a08, {
		{"COEFFICIENT_7", 0xfc00, 0xa},
		{"INCOHERENTCK_7", 0x8, 0x3},
		{"DEEMPH_7", 0x80, 0x7},
		{"TXMARG_7", 0x70, 0x4},
		{"COEFFICIENTID_7", 0x300, 0x8},
		{"TXPWR_7", 0x7, 0x0}
	} },
	{"BIOS_SCRATCH_15", 0x5d8, {
		{"BIOS_SCRATCH_15", 0xffffffff, 0x0}
	} },
	{"BIOS_SCRATCH_14", 0x5d7, {
		{"BIOS_SCRATCH_14", 0xffffffff, 0x0}
	} },
	{"PB1_PLL_RO0_SCI_STAT_OVRD_REG0", 0x2204460, {
		{"PLL_RO0_IGNR_FREQMODE_SCI_UPDT", 0x2, 0x1},
		{"PLL_RO0_FREQMODE", 0x300, 0x8},
		{"PLL_RO0_PLLPWR", 0x70, 0x4},
		{"PLL_RO0_IGNR_PLLPWR_SCI_UPDT", 0x1, 0x0}
	} },
	{"BIOS_SCRATCH_11", 0x5d4, {
		{"BIOS_SCRATCH_11", 0xffffffff, 0x0}
	} },
	{"BIOS_SCRATCH_10", 0x5d3, {
		{"BIOS_SCRATCH_10", 0xffffffff, 0x0}
	} },
	{"BIOS_SCRATCH_13", 0x5d6, {
		{"BIOS_SCRATCH_13", 0xffffffff, 0x0}
	} },
	{"BIOS_SCRATCH_12", 0x5d5, {
		{"BIOS_SCRATCH_12", 0xffffffff, 0x0}
	} },
	{"BIF_RFE_MST_TMOUT_STATUS", 0x144b, {
		{"MstTmoutStatus", 0x1, 0x0}
	} },
	{"PCIE_F0_DPA_CNTL", 0x14000e5, {
		{"SUBSTATE_STATUS", 0x1f, 0x0}
	} },
	{"PB1_RX_LANE10_SCI_STAT_OVRD_REG0", 0x2207508, {
		{"ENABLEFOM_10", 0x80, 0x7},
		{"REQUESTFOM_10", 0x100, 0x8},
		{"RESPONSEMODE_10", 0x200, 0x9},
		{"ELECIDLEDETEN_10", 0x8, 0x3},
		{"RXPWR_10", 0x7, 0x0},
		{"RXPRESETHINT_10", 0x70, 0x4}
	} },
	{"PB1_TX_LANE6_CTRL_REG0", 0x2208900, {
		{"TX_CFG_DISPCLK_MODE_6", 0x1, 0x0},
		{"TX_CFG_INV_DATA_6", 0x2, 0x1},
		{"TX_CFG_SWING_BOOST_EN_6", 0x4, 0x2},
		{"TX_DBG_PRBS_EN_6", 0x8, 0x3}
	} },
	{"ADAPTER_ID_W", 0x13, {
		{"SUBSYSTEM_VENDOR_ID", 0xffff, 0x0},
		{"SUBSYSTEM_ID", 0xffff0000, 0x10}
	} },
	{"PCIE_RX_CREDITS_ALLOCATED_P", 0x10010080, {
		{"RX_CREDITS_ALLOCATED_PH", 0xff0000, 0x10},
		{"RX_CREDITS_ALLOCATED_PD", 0xfff, 0x0}
	} },
	{"MASTER_CREDIT_CNTL", 0x1516, {
		{"BIF_AZ_RDRET_CREDIT", 0x3f0000, 0x10},
		{"BIF_MC_RDRET_CREDIT", 0x7f, 0x0}
	} },
	{"PCIE_LC_CNTL4", 0x100100b6, {
		{"LC_QUIESCE_RCVD", 0x4000, 0xe},
		{"LC_IGNORE_PARITY", 0x80, 0x7},
		{"LC_SET_QUIESCE", 0x2000, 0xd},
		{"LC_FORCE_PRESET_VALUE", 0x3c0000, 0x12},
		{"LC_UNEXPECTED_COEFFS_RCVD", 0x8000, 0xf},
		{"LC_DSC_CHECK_COEFFS_IN_RLOCK", 0x400, 0xa},
		{"LC_BYPASS_EQ_REQ_PHASE", 0x10000, 0x10},
		{"LC_FORCE_PRESET_IN_EQ_REQ_PHASE", 0x20000, 0x11},
		{"LC_8GT_SKIP_ORDER_EN", 0x2000000, 0x19},
		{"LC_USC_DELAY_DLLPS", 0x400000, 0x16},
		{"LC_EQ_WAIT_FOR_EVAL_DONE", 0x1000000, 0x18},
		{"LC_TX_ENABLE_BEHAVIOUR", 0x3, 0x0},
		{"LC_BYPASS_EQ", 0x10, 0x4},
		{"LC_EXTEND_EIEOS", 0x40, 0x6},
		{"LC_WAIT_FOR_MORE_TS_IN_RLOCK", 0xfc000000, 0x1a},
		{"LC_REDO_EQ", 0x20, 0x5},
		{"LC_EQ_SEARCH_MODE", 0x300, 0x8},
		{"LC_PCIE_TX_FULL_SWING", 0x800000, 0x17},
		{"LC_USC_GO_TO_EQ", 0x1000, 0xc},
		{"LC_USC_EQ_NOT_REQD", 0x800, 0xb}
	} },
	{"PCIE_LC_CNTL5", 0x100100b7, {
		{"LC_EQ_FS_0", 0x3f, 0x0},
		{"LC_EQ_LF_0", 0x3f000, 0xc},
		{"LC_EQ_LF_8", 0xfc0000, 0x12},
		{"LC_EQ_FS_8", 0xfc0, 0x6}
	} },
	{"PCIE_LC_CNTL2", 0x100100b1, {
		{"LC_ELEC_IDLE_MODE", 0xc000, 0xe},
		{"LC_TIMED_OUT_STATE", 0x3f, 0x0},
		{"LC_LINK_UP_REVERSAL_EN", 0x400, 0xa},
		{"LC_STATE_TIMED_OUT", 0x40, 0x6},
		{"LC_ALLOW_PDWN_IN_L1", 0x20000, 0x11},
		{"LC_LINK_BW_NOTIFICATION_DIS", 0x8000000, 0x1b},
		{"LC_RCV_L0_TO_RCV_L0S_DIS", 0x200000, 0x15},
		{"LC_MORE_TS2_EN", 0x100, 0x8},
		{"LC_ILLEGAL_STATE", 0x800, 0xb},
		{"LC_BLOCK_EL_IDLE_IN_L0", 0x100000, 0x14},
		{"LC_LOOK_FOR_BW_REDUCTION", 0x80, 0x7},
		{"LC_TEST_TIMER_SEL", 0x60000000, 0x1d},
		{"LC_PMI_L1_WAIT_FOR_SLV_IDLE", 0x10000000, 0x1c},
		{"LC_ASSERT_INACTIVE_DURING_HOLD", 0x400000, 0x16},
		{"LC_DISABLE_LOST_SYM_LOCK_ARCS", 0x4000000, 0x1a},
		{"LC_ENABLE_INFERRED_ELEC_IDLE_FOR_PI", 0x80000000, 0x1f},
		{"LC_DISABLE_INFERRED_ELEC_IDLE_DET", 0x10000, 0x10},
		{"LC_X12_NEGOTIATION_DIS", 0x200, 0x9},
		{"LC_ILLEGAL_STATE_RESTART_EN", 0x1000, 0xc},
		{"LC_WAIT_FOR_OTHER_LANES_MODE", 0x2000, 0xd},
		{"LC_PWR_DOWN_NEG_OFF_LANES", 0x2000000, 0x19},
		{"LC_DEASSERT_RX_EN_IN_L0S", 0x80000, 0x13},
		{"LC_ALLOW_PDWN_IN_L23", 0x40000, 0x12},
		{"LC_WAIT_FOR_LANES_IN_LW_NEG", 0x1800000, 0x17}
	} },
	{"PCIE_LC_CNTL3", 0x100100b5, {
		{"LC_GO_TO_RECOVERY", 0x40000000, 0x1e},
		{"LC_RCVD_DEEMPHASIS", 0x8, 0x3},
		{"LC_L1_BLOCK_RECONFIG_EN", 0x20000, 0x11},
		{"LC_AUTO_DISABLE_SPEED_SUPPORT_MAX_FAIL_SEL", 0x180000, 0x13},
		{"LC_N_EIE_SEL", 0x80000000, 0x1f},
		{"LC_RXPHYCMD_INACTIVE_EN_MODE", 0x400000, 0x16},
		{"LC_COMP_TO_DETECT", 0x10, 0x4},
		{"LC_SELECT_DEEMPHASIS_CNTL", 0x6, 0x1},
		{"LC_ENHANCED_HOT_PLUG_EN", 0x400, 0xa},
		{"LC_DSC_DONT_ENTER_L23_AFTER_PME_ACK", 0x800000, 0x17},
		{"LC_RCVR_DET_EN_OVERRIDE", 0x800, 0xb},
		{"LC_EHP_TX_PHY_CMD", 0xc000, 0xe},
		{"LC_EHP_RX_PHY_CMD", 0x3000, 0xc},
		{"LC_RESET_TSX_CNT_IN_RLOCK_EN", 0x20, 0x5},
		{"LC_SELECT_DEEMPHASIS", 0x1, 0x0},
		{"LC_AUTO_DISABLE_SPEED_SUPPORT_EN", 0x40000, 0x12},
		{"LC_HW_VOLTAGE_IF_CONTROL", 0x3000000, 0x18},
		{"LC_VOLTAGE_TIMER_SEL", 0x3c000000, 0x1a},
		{"LC_AUTO_SPEED_CHANGE_ATTEMPT_FAILED", 0x100, 0x8},
		{"LC_CHIP_BIF_USB_IDLE_EN", 0x10000, 0x10},
		{"LC_CLR_FAILED_AUTO_SPD_CHANGE_CNT", 0x200, 0x9},
		{"LC_AUTO_SPEED_CHANGE_ATTEMPTS_ALLOWED", 0xc0, 0x6},
		{"LC_FAST_L1_ENTRY_EXIT_EN", 0x200000, 0x15}
	} },
	{"PB0_RX_GLB_CTRL_REG6", 0x1206018, {
		{"RX_CFG_OC_TIME_GEN1", 0xf000, 0xc},
		{"RX_AUX_PWRON_LUT_ENTRY_LS2", 0x8000000, 0x1b},
		{"RX_CFG_OC_TIME_GEN2", 0xf0000, 0x10},
		{"RX_ADAPT_HLD_L0S_EARLY_EXIT_DIS", 0x10000000, 0x1c},
		{"RX_CFG_LEQ_TIME_GEN3", 0xf00, 0x8},
		{"RX_CFG_LEQ_TIME_GEN2", 0xf0, 0x4},
		{"RX_CFG_LEQ_TIME_GEN1", 0xf, 0x0},
		{"RX_CFG_OC_TIME_GEN3", 0xf00000, 0x14},
		{"RX_FRONTEND_PWRON_LUT_ENTRY_LS2", 0x4000000, 0x1a},
		{"RX_FRONTEND_PWRON_LUT_ENTRY_LS0_CDR_EN_0", 0x1000000, 0x18}
	} },
	{"PB0_RX_GLB_CTRL_REG7", 0x120601c, {
		{"RX_CFG_DLL_CPI_SEL_GEN1", 0x1c0000, 0x12},
		{"RX_CFG_DLL_CPI_SEL_GEN2", 0xe00000, 0x15},
		{"RX_CFG_DLL_CPI_SEL_GEN3", 0x7000000, 0x18},
		{"RX_DCLK_EN_LUT_ENTRY_LS2", 0x2000, 0xd},
		{"RX_DLL_PWRON_LUT_ENTRY_LS2", 0x20000, 0x11},
		{"RX_CFG_TH_LOOP_GAIN_GEN2", 0xf0, 0x4},
		{"RX_CFG_TH_LOOP_GAIN_GEN3", 0xf00, 0x8},
		{"RX_CFG_TH_LOOP_GAIN_GEN1", 0xf, 0x0},
		{"RX_CFG_DLL_FLOCK_DISABLE_GEN1", 0x8000000, 0x1b},
		{"RX_DCLK_EN_LUT_ENTRY_LS0_CDR_EN_0", 0x1000, 0xc},
		{"RX_CFG_DLL_FLOCK_DISABLE_GEN3", 0x20000000, 0x1d},
		{"RX_CFG_DLL_FLOCK_DISABLE_GEN2", 0x10000000, 0x1c}
	} },
	{"PB0_RX_GLB_CTRL_REG4", 0x1206010, {
		{"RX_CFG_FOM_BER_GEN2", 0x38, 0x3},
		{"RX_CFG_FOM_BER_GEN3", 0x1c0, 0x6},
		{"RX_CFG_FOM_TIME_GEN1", 0xf00000, 0x14},
		{"RX_CFG_FOM_BER_GEN1", 0x7, 0x0},
		{"RX_CFG_FOM_TIME_GEN2", 0xf000000, 0x18},
		{"RX_CFG_FOM_TIME_GEN3", 0xf0000000, 0x1c},
		{"RX_CFG_LEQ_POLE_BYP_VAL_GEN1", 0xe00, 0x9},
		{"RX_CFG_LEQ_POLE_BYP_VAL_GEN2", 0x7000, 0xc},
		{"RX_CFG_LEQ_POLE_BYP_VAL_GEN3", 0x38000, 0xf}
	} },
	{"PB0_RX_GLB_CTRL_REG5", 0x1206014, {
		{"RX_ADAPT_AUX_PWRON_MODE", 0x80000000, 0x1f},
		{"RX_CFG_LEQ_POLE_BYP_EN_GEN3", 0x20000, 0x11},
		{"RX_CFG_LEQ_POLE_BYP_EN_GEN2", 0x10000, 0x10},
		{"RX_CFG_LEQ_POLE_BYP_EN_GEN1", 0x8000, 0xf},
		{"RX_CFG_LEQ_SHUNT_EN_GEN3", 0x100000, 0x14},
		{"RX_CFG_LEQ_DCATTN_BYP_VAL_GEN2", 0x3e0, 0x5},
		{"RX_CFG_LEQ_DCATTN_BYP_VAL_GEN3", 0x7c00, 0xa},
		{"RX_CFG_LEQ_DCATTN_BYP_VAL_GEN1", 0x1f, 0x0},
		{"RX_CFG_TERM_MODE_GEN2", 0x10000000, 0x1c},
		{"RX_FORCE_DLL_RST_RXPWR_LS2OFF_TO_LS0", 0x40000000, 0x1e},
		{"RX_CFG_LEQ_SHUNT_EN_GEN1", 0x40000, 0x12},
		{"RX_CFG_LEQ_SHUNT_EN_GEN2", 0x80000, 0x13},
		{"RX_CFG_TERM_MODE_GEN1", 0x8000000, 0x1b},
		{"RX_CFG_TERM_MODE_GEN3", 0x20000000, 0x1d}
	} },
	{"PB0_RX_GLB_CTRL_REG2", 0x1206008, {
		{"RX_CFG_CDR_TIME_GEN1", 0xf000, 0xc},
		{"RX_CFG_CDR_TIME_GEN2", 0xf0000, 0x10},
		{"RX_CFG_CDR_TIME_GEN3", 0xf00000, 0x14},
		{"RX_CFG_LEQ_LOOP_GAIN_GEN1", 0x3000000, 0x18},
		{"RX_CFG_LEQ_LOOP_GAIN_GEN3", 0x30000000, 0x1c},
		{"RX_CFG_LEQ_LOOP_GAIN_GEN2", 0xc000000, 0x1a},
		{"RX_DCLK_EN_ASRT_TO_ADAPT_HLD", 0xc0000000, 0x1e}
	} },
	{"PB0_RX_GLB_CTRL_REG3", 0x120600c, {
		{"RX_CFG_DFE_TIME_GEN2", 0xf000000, 0x18},
		{"RX_CFG_DFE_TIME_GEN3", 0xf0000000, 0x1c},
		{"RX_CFG_DFE_TIME_GEN1", 0xf00000, 0x14},
		{"RX_CFG_CDR_FR_EN_GEN2", 0x2, 0x1},
		{"RX_CFG_CDR_FR_EN_GEN3", 0x4, 0x2},
		{"RX_CFG_CDR_FR_EN_GEN1", 0x1, 0x0}
	} },
	{"PB0_RX_GLB_CTRL_REG0", 0x1206000, {
		{"RX_CFG_ADAPT_MODE_GEN1", 0x3ff, 0x0},
		{"RX_CFG_ADAPT_RST_MODE", 0xc0000000, 0x1e},
		{"RX_CFG_ADAPT_MODE_GEN3", 0x3ff00000, 0x14},
		{"RX_CFG_ADAPT_MODE_GEN2", 0xffc00, 0xa}
	} },
	{"PB0_RX_GLB_CTRL_REG1", 0x1206004, {
		{"RX_CFG_CDR_PH_GAIN_GEN1", 0xf000, 0xc},
		{"RX_CFG_CDR_PH_GAIN_GEN2", 0xf0000, 0x10},
		{"RX_CFG_CDR_PH_GAIN_GEN3", 0xf00000, 0x14},
		{"RX_CFG_CDR_FR_GAIN_GEN3", 0xf00, 0x8},
		{"RX_CFG_CDR_PI_STPSZ_GEN1", 0x1000000, 0x18},
		{"RX_CFG_CDR_PI_STPSZ_GEN3", 0x4000000, 0x1a},
		{"RX_CFG_CDR_PI_STPSZ_GEN2", 0x2000000, 0x19},
		{"RX_CFG_LEQ_DCATTN_BYP_EN_GEN2", 0x10000000, 0x1c},
		{"RX_ADAPT_HLD_ASRT_TO_DCLK_EN", 0xc0000000, 0x1e},
		{"RX_CFG_CDR_FR_GAIN_GEN2", 0xf0, 0x4},
		{"RX_CFG_LEQ_DCATTN_BYP_EN_GEN1", 0x8000000, 0x1b},
		{"RX_CFG_LEQ_DCATTN_BYP_EN_GEN3", 0x20000000, 0x1d},
		{"RX_CFG_CDR_FR_GAIN_GEN1", 0xf, 0x0}
	} },
	{"GARLIC_FLUSH_ADDR_END_1", 0x1405, {
		{"ADDR_END", 0xfffffffc, 0x2}
	} },
	{"PCIE_VC0_RESOURCE_CAP", 0x48, {
		{"REJECT_SNOOP_TRANS", 0x8000, 0xf},
		{"PORT_ARB_CAP", 0xff, 0x0},
		{"MAX_TIME_SLOTS", 0x3f0000, 0x10},
		{"PORT_ARB_TABLE_OFFSET", 0xff000000, 0x18}
	} },
	{"BIF_IMPCTL_RXCNTL", 0x1451, {
		{"SUSPEND", 0x40, 0x6},
		{"RX_ADJUST", 0x7, 0x0},
		{"LOWER_RX_ADJ", 0x1000, 0xc},
		{"CONT_AFTER_RX_DECT", 0x10, 0x4},
		{"CAL_DONE", 0x20000000, 0x1d},
		{"RX_BIAS_HIGH", 0x8, 0x3},
		{"RX_IMP_READBACK", 0xf00000, 0x14},
		{"RX_IMP_READBACK_SEL", 0x80000, 0x13},
		{"RX_IMP_LOCKED", 0x40000, 0x12},
		{"LOWER_RX_ADJ_THRESH", 0xf00, 0x8},
		{"RX_CMP_AMBIG", 0x10000000, 0x1c},
		{"UPPER_RX_ADJ_THRESH", 0x1e000, 0xd},
		{"FORCE_RST", 0x80, 0x7},
		{"UPPER_RX_ADJ", 0x20000, 0x11}
	} },
	{"PB0_RX_GLB_CTRL_REG8", 0x1206020, {
		{"RX_DLL_SPEEDCHANGE_RESET_TIME", 0xc, 0x2},
		{"RX_DLL_LOCK_TIME", 0x3, 0x0}
	} },
	{"PCIE_TPH_REQR_CNTL", 0xba, {
		{"TPH_REQR_ST_MODE_SEL", 0x7, 0x0},
		{"TPH_REQR_EN", 0x300, 0x8}
	} },
	{"PCIE_CAP", 0x16, {
		{"SLOT_IMPLEMENTED", 0x100, 0x8},
		{"VERSION", 0xf, 0x0},
		{"DEVICE_TYPE", 0xf0, 0x4},
		{"INT_MESSAGE_NUM", 0x3e00, 0x9}
	} },
	{"BIF_BUSY_DELAY_CNTR", 0x1529, {
		{"DELAY_CNT", 0x3f, 0x0}
	} },
	{"PCIEP_STRAP_LC", 0x100100c0, {
		{"STRAP_REVERSE_LC_LANES", 0x4000, 0xe},
		{"STRAP_SKIP_INTERVAL", 0x700, 0x8},
		{"STRAP_FORCE_COMPLIANCE", 0x2000, 0xd},
		{"STRAP_MED_yTSx_COUNT", 0x30, 0x4},
		{"STRAP_COMPLIANCE_DIS", 0x1000, 0xc},
		{"STRAP_AUTO_RC_SPEED_NEGOTIATION_DIS", 0x8000, 0xf},
		{"STRAP_FTS_yTSx_COUNT", 0x3, 0x0},
		{"STRAP_SHORT_yTSx_COUNT", 0xc0, 0x6},
		{"STRAP_LONG_yTSx_COUNT", 0xc, 0x2},
		{"STRAP_BYPASS_RCVR_DET", 0x800, 0xb},
		{"STRAP_LANE_NEGOTIATION", 0x70000, 0x10}
	} },
	{"MSI_CAP_LIST", 0x28, {
		{"NEXT_PTR", 0xff00, 0x8},
		{"CAP_ID", 0xff, 0x0}
	} },
	{"PB0_GLB_OVRD_REG0", 0x1200030, {
		{"TXPDTERM_VAL_OVRD_VAL", 0xffff, 0x0},
		{"TXPUTERM_VAL_OVRD_VAL", 0xffff0000, 0x10}
	} },
	{"PB0_GLB_OVRD_REG1", 0x1200034, {
		{"RXTERM_VAL_OVRD_VAL", 0xffff0000, 0x10},
		{"TXPDTERM_VAL_OVRD_EN", 0x1, 0x0},
		{"TST_LOSPDTST_RST_OVRD_EN", 0x4, 0x2},
		{"RXTERM_VAL_OVRD_EN", 0x8000, 0xf},
		{"TXPUTERM_VAL_OVRD_EN", 0x2, 0x1},
		{"TST_LOSPDTST_RST_OVRD_VAL", 0x8, 0x3}
	} },
	{"PB0_GLB_OVRD_REG2", 0x1200038, {
		{"BG_PWRON_OVRD_EN", 0x1, 0x0},
		{"BG_PWRON_OVRD_VAL", 0x2, 0x1}
	} },
	{"BIF_SSA_DISP_UPPER", 0x14d3, {
		{"SSA_DISP_UPPER", 0x3fffc, 0x2}
	} },
	{"PB0_TX_LANE5_SCI_STAT_OVRD_REG0", 0x1208888, {
		{"COEFFICIENT_5", 0xfc00, 0xa},
		{"INCOHERENTCK_5", 0x8, 0x3},
		{"DEEMPH_5", 0x80, 0x7},
		{"TXMARG_5", 0x70, 0x4},
		{"TXPWR_5", 0x7, 0x0},
		{"COEFFICIENTID_5", 0x300, 0x8}
	} },
	{"PB1_TX_LANE12_OVRD_REG0", 0x2209844, {
		{"TX_DRV_PWRON_OVRD_EN_12", 0x20, 0x5},
		{"TX_DCLK_EN_OVRD_EN_12", 0x2, 0x1},
		{"TX_DRV_PWRON_OVRD_VAL_12", 0x10, 0x4},
		{"TX_DRV_DATA_EN_OVRD_VAL_12", 0x4, 0x2},
		{"TX_DCLK_EN_OVRD_VAL_12", 0x1, 0x0},
		{"TX_FRONTEND_PWRON_OVRD_VAL_12", 0x40, 0x6},
		{"TX_DRV_DATA_EN_OVRD_EN_12", 0x8, 0x3},
		{"TX_FRONTEND_PWRON_OVRD_EN_12", 0x80, 0x7}
	} },
	{"PCIE_ATS_ENH_CAP_LIST", 0xac, {
		{"CAP_VER", 0xf0000, 0x10},
		{"NEXT_PTR", 0xfff00000, 0x14},
		{"CAP_ID", 0xffff, 0x0}
	} },
	{"PB1_PIF_SEQ_STATUS_2", 0x210002a, {
		{"SEQ_EXIT_L1_TO_L0_2", 0x8, 0x3},
		{"SEQ_CALIBRATION_2", 0x1, 0x0},
		{"SEQ_PHASE_2", 0x700, 0x8},
		{"SEQ_ENTER_L1_FROM_L0S_2", 0x10, 0x4},
		{"SEQ_EXIT_L1_TO_L0S_2", 0x4, 0x2},
		{"SEQ_SPEED_CHANGE_2", 0x40, 0x6},
		{"SEQ_RXDETECT_2", 0x2, 0x1},
		{"SEQ_ENTER_L1_FROM_L0_2", 0x20, 0x5}
	} },
	{"LINK_CNTL2", 0x22, {
		{"XMIT_MARGIN", 0x380, 0x7},
		{"SELECTABLE_DEEMPHASIS", 0x40, 0x6},
		{"TARGET_LINK_SPEED", 0xf, 0x0},
		{"HW_AUTONOMOUS_SPEED_DISABLE", 0x20, 0x5},
		{"COMPLIANCE_SOS", 0x800, 0xb},
		{"ENTER_COMPLIANCE", 0x10, 0x4},
		{"ENTER_MOD_COMPLIANCE", 0x400, 0xa},
		{"COMPLIANCE_DEEMPHASIS", 0xf000, 0xc}
	} },
	{"CACHE_LINE", 0x3, {
		{"CACHE_LINE_SIZE", 0xff, 0x0}
	} },
	{"PCIE_DEBUG_CNTL", 0x1400012, {
		{"DEBUG_PORT_EN", 0xff, 0x0},
		{"DEBUG_SELECT", 0x100, 0x8},
		{"DEBUG_LANE_EN", 0xffff0000, 0x10}
	} },
	{"PCIE_LANE_10_EQUALIZATION_CNTL", 0xa4, {
		{"DOWNSTREAM_PORT_TX_PRESET", 0xf, 0x0},
		{"UPSTREAM_PORT_RX_PRESET_HINT", 0x7000, 0xc},
		{"UPSTREAM_PORT_TX_PRESET", 0xf00, 0x8},
		{"RESERVED", 0x8000, 0xf},
		{"DOWNSTREAM_PORT_RX_PRESET_HINT", 0x70, 0x4}
	} },
	{"PB1_TX_LANE1_CTRL_REG0", 0x2208480, {
		{"TX_DBG_PRBS_EN_1", 0x8, 0x3},
		{"TX_CFG_INV_DATA_1", 0x2, 0x1},
		{"TX_CFG_DISPCLK_MODE_1", 0x1, 0x0},
		{"TX_CFG_SWING_BOOST_EN_1", 0x4, 0x2}
	} },
	{"BIF_XDMA_HI", 0x14c1, {
		{"BIF_XDMA_UPPER_BOUND", 0x1fffffff, 0x0}
	} },
	{"PCIE_BAR_ENH_CAP_LIST", 0x80, {
		{"CAP_VER", 0xf0000, 0x10},
		{"NEXT_PTR", 0xfff00000, 0x14},
		{"CAP_ID", 0xffff, 0x0}
	} },
	{"BIOS_SCRATCH_4", 0x5cd, {
		{"BIOS_SCRATCH_4", 0xffffffff, 0x0}
	} },
	{"LNCNT_CONTROL", 0x1487, {
		{"LNCNT_ACC_MODE", 0x1, 0x0},
		{"LNCNT_REF_TIMEBASE", 0x6, 0x1}
	} },
	{"PB0_TX_LANE9_SCI_STAT_OVRD_REG0", 0x1209488, {
		{"INCOHERENTCK_9", 0x8, 0x3},
		{"COEFFICIENT_9", 0xfc00, 0xa},
		{"TXPWR_9", 0x7, 0x0},
		{"COEFFICIENTID_9", 0x300, 0x8},
		{"TXMARG_9", 0x70, 0x4},
		{"DEEMPH_9", 0x80, 0x7}
	} },
	{"PB0_RX_LANE15_SCI_STAT_OVRD_REG0", 0x1207a08, {
		{"REQUESTFOM_15", 0x100, 0x8},
		{"ELECIDLEDETEN_15", 0x8, 0x3},
		{"ENABLEFOM_15", 0x80, 0x7},
		{"RESPONSEMODE_15", 0x200, 0x9},
		{"RXPWR_15", 0x7, 0x0},
		{"RXPRESETHINT_15", 0x70, 0x4}
	} },
	{"PB1_PIF_SEQ_STATUS_6", 0x210002e, {
		{"SEQ_EXIT_L1_TO_L0_6", 0x8, 0x3},
		{"SEQ_CALIBRATION_6", 0x1, 0x0},
		{"SEQ_ENTER_L1_FROM_L0S_6", 0x10, 0x4},
		{"SEQ_EXIT_L1_TO_L0S_6", 0x4, 0x2},
		{"SEQ_PHASE_6", 0x700, 0x8},
		{"SEQ_ENTER_L1_FROM_L0_6", 0x20, 0x5},
		{"SEQ_SPEED_CHANGE_6", 0x40, 0x6},
		{"SEQ_RXDETECT_6", 0x2, 0x1}
	} },
	{"PB1_PIF_SEQ_STATUS_9", 0x2100039, {
		{"SEQ_CALIBRATION_9", 0x1, 0x0},
		{"SEQ_EXIT_L1_TO_L0_9", 0x8, 0x3},
		{"SEQ_RXDETECT_9", 0x2, 0x1},
		{"SEQ_SPEED_CHANGE_9", 0x40, 0x6},
		{"SEQ_ENTER_L1_FROM_L0_9", 0x20, 0x5},
		{"SEQ_PHASE_9", 0x700, 0x8},
		{"SEQ_EXIT_L1_TO_L0S_9", 0x4, 0x2},
		{"SEQ_ENTER_L1_FROM_L0S_9", 0x10, 0x4}
	} },
	{"PB0_DFT_JIT_INJ_STAT_REG0", 0x1203010, {
		{"DFT_STAT_FINISHED", 0x10000, 0x10},
		{"DFT_STAT_DECR", 0xff, 0x0},
		{"DFT_STAT_INCR", 0xff00, 0x8}
	} },
	{"BIF_RFE_WARMRST_CNTL", 0x1459, {
		{"REG_RST_warmRstImpEn", 0x2, 0x1},
		{"REG_RST_warmRstRfeEn", 0x1, 0x0}
	} },
	{"PB0_RX_LANE2_CTRL_REG0", 0x1206500, {
		{"RX_CFG_OVR_PWRSF_2", 0x2000, 0xd},
		{"RX_DBG_ANALOG_SEL_2", 0xc00, 0xa},
		{"RX_TST_BSCAN_EN_2", 0x1000, 0xc},
		{"RX_BACKUP_2", 0xff, 0x0}
	} },
	{"BIF_RESET_EN", 0x1482, {
		{"LINK_DISABLE_RESET_EN", 0x400, 0xa},
		{"DRV_RESET_EN", 0x80, 0x7},
		{"LINK_DOWN_RESET_EN", 0x800, 0xb},
		{"CFG_RESET_PULSE_WIDTH", 0x3f000, 0xc},
		{"FUNC0_RESET_DELAY_SEL", 0xc000000, 0x1a},
		{"FUNC1_FLR_EN", 0x1000000, 0x18},
		{"FUNC2_RESET_DELAY_SEL", 0xc0000000, 0x1e},
		{"PHY_RESET_EN", 0x4, 0x2},
		{"PIF_STRAP_ALLVALID_EN", 0x200000, 0x15},
		{"BIF_COR_RESET_EN", 0x400000, 0x16},
		{"REG_RESET_EN", 0x10, 0x4},
		{"FUNC2_FLR_EN", 0x2000000, 0x19},
		{"PIF_RSTB_EN", 0x100000, 0x14},
		{"SOFT_RST_MODE", 0x2, 0x1},
		{"HOT_RESET_EN", 0x200, 0x9},
		{"COR_RESET_EN", 0x8, 0x3},
		{"FUNC1_RESET_DELAY_SEL", 0x30000000, 0x1c},
		{"FUNC0_FLR_EN", 0x800000, 0x17},
		{"CFG_RESET_EN", 0x40, 0x6},
		{"RESET_CFGREG_ONLY_EN", 0x100, 0x8},
		{"DRV_RESET_DELAY_SEL", 0xc0000, 0x12},
		{"STY_RESET_EN", 0x20, 0x5}
	} },
	{"PCIE_ADV_ERR_RPT_ENH_CAP_LIST", 0x54, {
		{"CAP_VER", 0xf0000, 0x10},
		{"NEXT_PTR", 0xfff00000, 0x14},
		{"CAP_ID", 0xffff, 0x0}
	} },
	{"STATUS", 0x1, {
		{"CAP_LIST", 0x10, 0x4},
		{"RECEIVED_MASTER_ABORT", 0x2000, 0xd},
		{"INT_STATUS", 0x8, 0x3},
		{"SIGNALED_SYSTEM_ERROR", 0x4000, 0xe},
		{"SIGNAL_TARGET_ABORT", 0x800, 0xb},
		{"MASTER_DATA_PARITY_ERROR", 0x100, 0x8},
		{"RECEIVED_TARGET_ABORT", 0x1000, 0xc},
		{"FAST_BACK_CAPABLE", 0x80, 0x7},
		{"PCI_66_EN", 0x20, 0x5},
		{"PARITY_ERROR_DETECTED", 0x8000, 0xf},
		{"DEVSEL_TIMING", 0x600, 0x9}
	} },
	{"PEER2_FB_OFFSET_HI", 0x14ef, {
		{"PEER2_FB_OFFSET_HI", 0xfffff, 0x0}
	} },
	{"PB0_STRAP_GLB_REG0", 0x1202020, {
		{"STRAP_RX_TRK_MODE_0", 0x2000, 0xd},
		{"STRAP_QUICK_SIM_START", 0x2, 0x1},
		{"STRAP_DBG_RXDLL_VREG_REF_SEL", 0x8000, 0xf},
		{"STRAP_DBG_RXRDATA_GATING_DISABLE", 0x100000, 0x14},
		{"STRAP_DBG_RXPI_OFFSET_BYP_VAL", 0x1e00000, 0x15},
		{"STRAP_PWRGOOD_OVRD", 0x4000, 0xe},
		{"STRAP_DFT_RXBSCAN_EN_VAL", 0x4, 0x2},
		{"STRAP_CFG_IDLEDET_TH", 0x60, 0x5},
		{"STRAP_PLL_CFG_LC_VCO_TUNE", 0xf0000, 0x10},
		{"STRAP_DFT_CALIB_BYPASS", 0x8, 0x3},
		{"STRAP_RX_CFG_LEQ_DCATTN_BYP_VAL", 0xf80, 0x7},
		{"STRAP_RX_CFG_OVR_PWRSF", 0x1000, 0xc}
	} },
	{"PB0_PIF_SEQ_STATUS_4", 0x110002c, {
		{"SEQ_CALIBRATION_4", 0x1, 0x0},
		{"SEQ_EXIT_L1_TO_L0_4", 0x8, 0x3},
		{"SEQ_EXIT_L1_TO_L0S_4", 0x4, 0x2},
		{"SEQ_ENTER_L1_FROM_L0S_4", 0x10, 0x4},
		{"SEQ_PHASE_4", 0x700, 0x8},
		{"SEQ_ENTER_L1_FROM_L0_4", 0x20, 0x5},
		{"SEQ_RXDETECT_4", 0x2, 0x1},
		{"SEQ_SPEED_CHANGE_4", 0x40, 0x6}
	} },
	{"PCIE_RX_LAST_TLP1", 0x1400032, {
		{"RX_LAST_TLP1", 0xffffffff, 0x0}
	} },
	{"PB1_PLL_RO3_SCI_STAT_OVRD_REG0", 0x220446c, {
		{"PLL_RO3_IGNR_FREQMODE_SCI_UPDT", 0x2, 0x1},
		{"PLL_RO3_PLLPWR", 0x70, 0x4},
		{"PLL_RO3_FREQMODE", 0x300, 0x8},
		{"PLL_RO3_IGNR_PLLPWR_SCI_UPDT", 0x1, 0x0}
	} },
	{"GARLIC_COHE_SAM_SAB_RBO_WPTR", 0x141e, {
		{"ADDRESS", 0x7fffc, 0x2}
	} },
	{"PCIE_P_RCV_L0S_FTS_DET", 0x1400050, {
		{"P_RCV_L0S_FTS_DET_MIN", 0xff, 0x0},
		{"P_RCV_L0S_FTS_DET_MAX", 0xff00, 0x8}
	} },
	{"PB1_PLL_LC0_SCI_STAT_OVRD_REG0", 0x2204500, {
		{"PLL_LC0_FREQMODE", 0x300, 0x8},
		{"PLL_LC0_IGNR_PLLPWR_SCI_UPDT", 0x1, 0x0},
		{"PLL_LC0_PLLPWR", 0x70, 0x4},
		{"PLL_LC0_IGNR_FREQMODE_SCI_UPDT", 0x2, 0x1}
	} },
	{"PB1_RX_GLB_OVRD_REG1", 0x2206034, {
		{"RX_ADAPT_TRK_OVRD_VAL", 0x1, 0x0},
		{"RX_ADAPT_TRK_OVRD_EN", 0x2, 0x1}
	} },
	{"PB1_RX_GLB_OVRD_REG0", 0x2206030, {
		{"RX_FRONTEND_PWRON_OVRD_EN", 0x100000, 0x14},
		{"RX_CFG_DCLK_DIV_OVRD_VAL", 0xc0, 0x6},
		{"RX_ADAPT_FOM_OVRD_VAL", 0x40000000, 0x1e},
		{"RX_CFG_PLLCLK_SEL_OVRD_EN", 0x1000, 0xc},
		{"RX_TERM_EN_OVRD_EN", 0x1000000, 0x18},
		{"RX_AUX_PWRON_OVRD_VAL", 0x10000000, 0x1c},
		{"RX_CFG_DLL_FREQ_MODE_OVRD_VAL", 0x200, 0x9},
		{"RX_DLL_PWRON_OVRD_EN", 0x40000, 0x12},
		{"RX_DCLK_EN_OVRD_EN", 0x10000, 0x10},
		{"RX_IDLEDET_PWRON_OVRD_VAL", 0x200000, 0x15},
		{"RX_ADAPT_RST_OVRD_VAL", 0x4, 0x2},
		{"RX_CFG_DCLK_DIV_OVRD_EN", 0x100, 0x8},
		{"RX_AUX_PWRON_OVRD_EN", 0x20000000, 0x1d},
		{"RX_ADAPT_FOM_OVRD_EN", 0x80000000, 0x1f},
		{"RX_FRONTEND_PWRON_OVRD_VAL", 0x80000, 0x13},
		{"RX_CFG_DLL_FREQ_MODE_OVRD_EN", 0x400, 0xa},
		{"RX_ADAPT_HLD_OVRD_EN", 0x2, 0x1},
		{"RX_CFG_PLLCLK_SEL_OVRD_VAL", 0x800, 0xb},
		{"RX_DLL_PWRON_OVRD_VAL", 0x20000, 0x11},
		{"RX_DCLK_EN_OVRD_VAL", 0x8000, 0xf},
		{"RX_IDLEDET_PWRON_OVRD_EN", 0x400000, 0x16},
		{"RX_ADAPT_HLD_OVRD_VAL", 0x1, 0x0},
		{"RX_TERM_EN_OVRD_VAL", 0x800000, 0x17},
		{"RX_CFG_RCLK_DIV_OVRD_EN", 0x4000, 0xe},
		{"RX_CFG_RCLK_DIV_OVRD_VAL", 0x2000, 0xd},
		{"RX_ADAPT_RST_OVRD_EN", 0x8, 0x3}
	} },
	{"INTERRUPT_LINE", 0xf, {
		{"INTERRUPT_LINE", 0xff, 0x0}
	} },
	{"BIF_RFE_CLIENT_SOFTRST_TRIGGER", 0x1442, {
		{"CLIENT1_RFE_RFEWDBIF_rst", 0x2, 0x1},
		{"CLIENT0_RFE_RFEWDBIF_rst", 0x1, 0x0}
	} },
	{"PCIEP_RESERVED", 0x10010000, {
		{"PCIEP_RESERVED", 0xffffffff, 0x0}
	} },
	{"BIF_BUSNUM_LIST1", 0x1527, {
		{"ID6", 0xff0000, 0x10},
		{"ID7", 0xff000000, 0x18},
		{"ID4", 0xff, 0x0},
		{"ID5", 0xff00, 0x8}
	} },
	{"BIF_BUSNUM_LIST0", 0x1526, {
		{"ID2", 0xff0000, 0x10},
		{"ID3", 0xff000000, 0x18},
		{"ID0", 0xff, 0x0},
		{"ID1", 0xff00, 0x8}
	} },
	{"PCIE_RX_LAST_TLP0", 0x1400031, {
		{"RX_LAST_TLP0", 0xffffffff, 0x0}
	} },
	{"PCIE_RX_CNTL", 0x10010070, {
		{"RX_IGNORE_IO_ERR", 0x1, 0x0},
		{"RX_IGNORE_TC_ERR", 0x200, 0x9},
		{"RX_IGNORE_CFG_UR", 0x400, 0xa},
		{"RX_IGNORE_INVALIDPASID_ERR", 0x1000000, 0x18},
		{"RX_IGNORE_AT_ERR", 0x1000, 0xc},
		{"RX_IGNORE_IO_UR", 0x800, 0xb},
		{"RX_IGNORE_CFG_ERR", 0x10, 0x4},
		{"RX_IGNORE_LEN_MISMATCH_ERR", 0x80, 0x7},
		{"RX_RCB_CPL_TIMEOUT_MODE", 0x80000, 0x13},
		{"RX_IGNORE_SHORTPREFIX_ERR", 0x200000, 0x15},
		{"RX_IGNORE_MAX_PAYLOAD_ERR", 0x100, 0x8},
		{"RX_IGNORE_NOT_PASID_UR", 0x2000000, 0x19},
		{"RX_RCB_CPL_TIMEOUT", 0x70000, 0x10},
		{"RX_IGNORE_EP_ERR", 0x40, 0x6},
		{"RX_IGNORE_MSG_ERR", 0x4, 0x2},
		{"RX_IGNORE_MAXPREFIX_ERR", 0x400000, 0x16},
		{"RX_FC_INIT_FROM_REG", 0x8000, 0xf},
		{"RX_GEN_ONE_NAK", 0x4000, 0xe},
		{"RX_PCIE_CPL_TIMEOUT_DIS", 0x100000, 0x14},
		{"RX_IGNORE_CPL_ERR", 0x20, 0x5},
		{"RX_IGNORE_BE_ERR", 0x2, 0x1},
		{"RX_IGNORE_CPLPREFIX_ERR", 0x800000, 0x17},
		{"RX_IGNORE_CRC_ERR", 0x8, 0x3},
		{"RX_NAK_IF_FIFO_FULL", 0x2000, 0xd}
	} },
	{"PB0_DFT_JIT_INJ_REG1", 0x1203004, {
		{"DFT_NUM_OF_TESTS", 0xe0000, 0x11},
		{"DFT_BYPASS_VALUE", 0xff, 0x0},
		{"DFT_BYPASS_EN", 0x100, 0x8},
		{"DFT_CHECK_TIME", 0xf00000, 0x14},
		{"DFT_BLOCK_EN", 0x10000, 0x10}
	} },
	{"PB1_TX_LANE15_OVRD_REG0", 0x2209a04, {
		{"TX_DRV_PWRON_OVRD_VAL_15", 0x10, 0x4},
		{"TX_DCLK_EN_OVRD_EN_15", 0x2, 0x1},
		{"TX_DRV_PWRON_OVRD_EN_15", 0x20, 0x5},
		{"TX_DRV_DATA_EN_OVRD_EN_15", 0x8, 0x3},
		{"TX_DRV_DATA_EN_OVRD_VAL_15", 0x4, 0x2},
		{"TX_FRONTEND_PWRON_OVRD_VAL_15", 0x40, 0x6},
		{"TX_FRONTEND_PWRON_OVRD_EN_15", 0x80, 0x7},
		{"TX_DCLK_EN_OVRD_VAL_15", 0x1, 0x0}
	} },
	{"PB1_PIF_SEQ_STATUS_3", 0x210002b, {
		{"SEQ_EXIT_L1_TO_L0_3", 0x8, 0x3},
		{"SEQ_CALIBRATION_3", 0x1, 0x0},
		{"SEQ_PHASE_3", 0x700, 0x8},
		{"SEQ_ENTER_L1_FROM_L0S_3", 0x10, 0x4},
		{"SEQ_EXIT_L1_TO_L0S_3", 0x4, 0x2},
		{"SEQ_SPEED_CHANGE_3", 0x40, 0x6},
		{"SEQ_RXDETECT_3", 0x2, 0x1},
		{"SEQ_ENTER_L1_FROM_L0_3", 0x20, 0x5}
	} },
	{"PB1_DFT_JIT_INJ_STAT_REG0", 0x2203010, {
		{"DFT_STAT_FINISHED", 0x10000, 0x10},
		{"DFT_STAT_DECR", 0xff, 0x0},
		{"DFT_STAT_INCR", 0xff00, 0x8}
	} },
	{"PCIE_BAR2_CNTL", 0x84, {
		{"BAR_TOTAL_NUM", 0xe0, 0x5},
		{"BAR_SIZE", 0x1f00, 0x8},
		{"BAR_INDEX", 0x7, 0x0}
	} }
};

}; // namespace amdregdb
