[07/15 18:42:55      0s] 
[07/15 18:42:55      0s] Cadence Innovus(TM) Implementation System.
[07/15 18:42:55      0s] Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.
[07/15 18:42:55      0s] 
[07/15 18:42:55      0s] Version:	v21.18-s099_1, built Tue Jul 18 13:03:50 PDT 2023
[07/15 18:42:55      0s] Options:	
[07/15 18:42:55      0s] Date:		Mon Jul 15 18:42:55 2024
[07/15 18:42:55      0s] Host:		phoenix (x86_64 w/Linux 3.10.0-1160.105.1.el7.x86_64) (7cores*7cpus*11th Gen Intel(R) Core(TM) i7-11700K @ 3.60GHz 16384KB)
[07/15 18:42:55      0s] OS:		CentOS Linux 7 (Core)
[07/15 18:42:55      0s] 
[07/15 18:42:55      0s] License:
[07/15 18:42:55      0s] 		[18:42:55.088521] Configured Lic search path (21.01-s002): 3000@lic08.ug.kth.se

[07/15 18:42:55      0s] 		invs	Innovus Implementation System	21.1	checkout succeeded
[07/15 18:42:55      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[07/15 18:43:12      8s] Reset Parastics called with the command setExtractRCMode -reset@(#)CDS: Innovus v21.18-s099_1 (64bit) 07/18/2023 13:03 (Linux 3.10.0-693.el7.x86_64)
[07/15 18:43:14     10s] @(#)CDS: NanoRoute 21.18-s099_1 NR230707-1955/21_18-UB (database version 18.20.605) {superthreading v2.17}
[07/15 18:43:14     10s] @(#)CDS: AAE 21.18-s017 (64bit) 07/18/2023 (Linux 3.10.0-693.el7.x86_64)
[07/15 18:43:14     10s] @(#)CDS: CTE 21.18-s022_1 () Jul 11 2023 23:10:24 ( )
[07/15 18:43:14     10s] @(#)CDS: SYNTECH 21.18-s010_1 () Jul  5 2023 06:32:03 ( )
[07/15 18:43:14     10s] @(#)CDS: CPE v21.18-s053
[07/15 18:43:14     10s] @(#)CDS: IQuantus/TQuantus 21.1.1-s966 (64bit) Wed Mar 8 10:22:20 PST 2023 (Linux 3.10.0-693.el7.x86_64)
[07/15 18:43:14     10s] @(#)CDS: OA 22.60-p087 Thu Feb  9 09:35:26 2023
[07/15 18:43:14     10s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[07/15 18:43:14     10s] @(#)CDS: RCDB 11.15.0
[07/15 18:43:14     10s] @(#)CDS: STYLUS 21.12-s019_1 (12/20/2022 05:13 PST)
[07/15 18:43:14     10s] @(#)CDS: SystemPlanner-21.18-10439 (21.18) (2023-03-01 15:40:03+0800)
[07/15 18:43:14     10s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_6155_phoenix_saul_kq9F5E.

[07/15 18:43:14     10s] Change the soft stacksize limit to 0.2%RAM (34 mbytes). Set global soft_stack_size_limit to change the value.
[07/15 18:43:17     11s] 
[07/15 18:43:17     11s] **INFO:  MMMC transition support version v31-84 
[07/15 18:43:17     11s] 
[07/15 18:43:17     11s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[07/15 18:43:17     11s] <CMD> suppressMessage ENCEXT-2799
[07/15 18:43:17     11s] <CMD> getVersion
[07/15 18:43:17     11s] [INFO] Loading PVS 23.10 fill procedures
[07/15 18:43:18     11s] <CMD> win
[07/15 18:44:08     13s] <CMD> encMessage warning 0
[07/15 18:44:08     13s] Suppress "**WARN ..." messages.
[07/15 18:44:08     13s] <CMD> encMessage debug 0
[07/15 18:44:08     13s] <CMD> restoreDesign -cellview {FEOADesignlib aska_dig aska_dig_ld_fp_pw_pn}
[07/15 18:44:08     13s] #% Begin load design ... (date=07/15 18:44:08, mem=826.9M)
[07/15 18:44:09     13s] Loading design 'aska_dig' saved by 'Innovus' '21.18-s099_1' on 'Mon Jul 15 16:25:07 2024'.
[07/15 18:44:09     13s] % Begin Load MMMC data ... (date=07/15 18:44:09, mem=831.9M)
[07/15 18:44:09     13s] % End Load MMMC data ... (date=07/15 18:44:09, total cpu=0:00:00.0, real=0:00:00.0, peak res=833.0M, current mem=833.0M)
[07/15 18:44:09     13s] Reading tech data from OA library 'FEOADesignlib' ...
[07/15 18:44:09     13s] FE units: 0.001 microns/dbu, OA units: 0.001 microns/dbu, Conversion factor: 1
[07/15 18:44:09     13s] **WARN: (IMPOAX-1645):	'minWidth' constraint is not supported on layer 'POLY1'. This constraint will be ignored by tool.
[07/15 18:44:09     13s] **WARN: (IMPOAX-1645):	'minSpacing' constraint is not supported on layer 'POLY1'. This constraint will be ignored by tool.
[07/15 18:44:09     13s] Set DBUPerIGU to M2 pitch 560.
[07/15 18:44:09     13s] **WARN: (IMPOAX-718):	ENCLOSURE OVERHANG2 '0.232' on Layer M2 is not aligned to manufacturing grid '0.005'. It could result in placement/routing that can not be manufactured.
[07/15 18:44:09     13s] **WARN: (IMPOAX-718):	ENCLOSURE OVERHANG2 '0.232' on Layer M2 is not aligned to manufacturing grid '0.005'. It could result in placement/routing that can not be manufactured.
[07/15 18:44:09     13s] **WARN: (IMPOAX-718):	ENCLOSURE OVERHANG1 '0.232' on Layer M3 is not aligned to manufacturing grid '0.005'. It could result in placement/routing that can not be manufactured.
[07/15 18:44:09     13s] **WARN: (IMPOAX-718):	ENCLOSURE OVERHANG1 '0.232' on Layer M3 is not aligned to manufacturing grid '0.005'. It could result in placement/routing that can not be manufactured.
[07/15 18:44:09     13s] LEFDefaultRouteSpec(LDRS) is read from rule 'LEFDefaultRouteSpec_HD' and library 'TECH_XH018_HD'. Only default vias, routing layers, pitch, routing width, routing direction, layer offset, wire extension constraints are read from it and rest of rules are read from foundry constraint group.
[07/15 18:44:09     13s] 
##  Check design process and node:  
##  Both design process and tech node are not set.

[07/15 18:44:09     13s] **WARN: (IMPOAX-740):	Viarule 'ND_C_auto' specified in NonDefault UseViaRule section is not defined in Innovus. Check the non Default Rule Section of OpenAccess database.
[07/15 18:44:09     13s] **WARN: (IMPOAX-740):	Viarule 'PD_C_auto' specified in NonDefault UseViaRule section is not defined in Innovus. Check the non Default Rule Section of OpenAccess database.
[07/15 18:44:09     13s] Reading OA reference library 'D_CELLS_JI3V' ...
[07/15 18:44:09     13s] **WARN: (IMPOAX-722):	Layer 'MET5' read from technology data is not defined in Innovus database. Check the layer information in OpenAccess technology database.
[07/15 18:44:09     13s] **WARN: (IMPOAX-1594):	While reading blockage/OBS  of cell 'MPROBEBUJI3VX8' from library 'D_CELLS_JI3V', shape with bounding box '11.46 -0.56 18.345 5.04' is found on layer 'MET5'. This will be ignored by tool.
[07/15 18:44:09     13s] **WARN: (IMPOAX-6021):	Blockages for cell can not read for cell 'MPROBEBUJI3VX8'  as layer 'MET5' is not defined in Innovus database.
[07/15 18:44:09     13s] **WARN: (IMPOAX-722):	Layer 'MET5' read from technology data is not defined in Innovus database. Check the layer information in OpenAccess technology database.
[07/15 18:44:09     13s] **WARN: (IMPOAX-1594):	While reading blockage/OBS  of cell 'MPROBEJI3V' from library 'D_CELLS_JI3V', shape with bounding box '0.28 -0.56 7.165 5.04' is found on layer 'MET5'. This will be ignored by tool.
[07/15 18:44:09     13s] **WARN: (IMPOAX-6021):	Blockages for cell can not read for cell 'MPROBEJI3V'  as layer 'MET5' is not defined in Innovus database.
[07/15 18:44:09     13s] Reading OA reference library 'ASKA_DIG' ...
[07/15 18:44:09     13s] Reading OA reference library 'FEOADesignlib' ...
[07/15 18:44:09     13s] Loading view definition file from /home/saul/projects/ASKA_DIGITAL/ASKA_DIG/innovus/FEOADesignlib/aska_dig/aska_dig_ld_fp_pw_pn/viewDefinition.tcl
[07/15 18:44:09     13s] Reading slow_liberty timing library '/home/saul/pkg/xfab/XKIT/xh018/diglibs/D_CELLS_JI3V/v2_1/liberty_LPMOS_MOS3LP/v2_1_2/PVT_3_30V_range/D_CELLS_JI3V_LPMOS_MOS3LP_slow_3_00V_125C.lib' ...
[07/15 18:44:09     14s] Read 304 cells in library 'D_CELLS_JI3V_LPMOS_MOS3LP_slow_3_00V_125C' 
[07/15 18:44:09     14s] Reading fast_liberty timing library '/home/saul/pkg/xfab/XKIT/xh018/diglibs/D_CELLS_JI3V/v2_1/liberty_LPMOS_MOS3LP/v2_1_2/PVT_3_30V_range/D_CELLS_JI3V_LPMOS_MOS3LP_fast_3_60V_m40C.lib' ...
[07/15 18:44:10     14s] Read 304 cells in library 'D_CELLS_JI3V_LPMOS_MOS3LP_fast_3_60V_m40C' 
[07/15 18:44:10     14s] Ending "PreSetAnalysisView" (total cpu=0:00:00.3, real=0:00:01.0, peak res=911.6M, current mem=862.8M)
[07/15 18:44:10     14s] *** End library_loading (cpu=0.01min, real=0.02min, mem=7.0M, fe_cpu=0.24min, fe_real=1.25min, fe_mem=1057.4M) ***
[07/15 18:44:10     14s] Reading EMH from OA ...
[07/15 18:44:10     14s] Created 304 new cells from 2 timing libraries.
[07/15 18:44:10     14s] 
[07/15 18:44:10     14s] *** Memory Usage v#1 (Current mem = 1057.441M, initial mem = 478.105M) ***
[07/15 18:44:10     14s] Set top cell to aska_dig.
[07/15 18:44:10     14s] Hooked 608 DB cells to tlib cells.
[07/15 18:44:10     14s] ** Removed 1 unused lib cells.
[07/15 18:44:10     14s] Ending "BindLib:" (total cpu=0:00:00.0, real=0:00:00.0, peak res=874.2M, current mem=874.2M)
[07/15 18:44:10     14s] Starting recursive module instantiation check.
[07/15 18:44:10     14s] No recursion found.
[07/15 18:44:10     14s] Building hierarchical netlist for Cell aska_dig ...
[07/15 18:44:10     14s] *** Netlist is unique.
[07/15 18:44:10     14s] Setting Std. cell height to 4480 DBU (smallest netlist inst).
[07/15 18:44:10     14s] ** info: there are 607 modules.
[07/15 18:44:10     14s] ** info: there are 1199 stdCell insts.
[07/15 18:44:10     14s] 
[07/15 18:44:10     14s] *** Memory Usage v#1 (Current mem = 1103.867M, initial mem = 478.105M) ***
[07/15 18:44:10     14s] *info: set bottom ioPad orient R0
[07/15 18:44:10     14s] Start create_tracks
[07/15 18:44:10     14s] Loading preference file /home/saul/projects/ASKA_DIGITAL/ASKA_DIG/innovus/FEOADesignlib/aska_dig/aska_dig_ld_fp_pw_pn/inn_data/gui.pref.tcl ...
[07/15 18:44:10     14s] ##  Process: 180           (User Set)               
[07/15 18:44:10     14s] ##     Node: (not set)                           
[07/15 18:44:10     14s] 
##  Check design process and node:  
##  Design tech node is not set.

[07/15 18:44:10     14s] Applying the recommended capacitance filtering threshold values for 180nm process node: total_c_th=5, relative_c_th=0.03 and coupling_c_th=3.
[07/15 18:44:10     14s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[07/15 18:44:10     14s] 	For postRoute effortLevel low extraction, the coupling_c_th value will be used only when the -capFilterMode parameter of the setExtractRCMode command is set to relAndCoup or relOrCoup. Default value of -capFilterMode parameter in postRoute extraction effortLevel low is relOnly.
[07/15 18:44:10     14s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
[07/15 18:44:10     14s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
[07/15 18:44:10     14s] 
[07/15 18:44:10     14s] viaInitial starts at Mon Jul 15 18:44:10 2024
viaInitial ends at Mon Jul 15 18:44:10 2024
-parameterized_via_only is set to 1. ViaGen will generate parameterized vias only, which means the DEF syntax of generated vias is with +VIARULE.
[07/15 18:44:10     14s] addRing command will ignore shorts while creating rings.
[07/15 18:44:10     14s] addRing command will disallow rings to go over rows.
[07/15 18:44:10     14s] addRing command will consider rows while creating rings.
[07/15 18:44:10     14s] The ring targets are set to core/block ring wires.
[07/15 18:44:10     14s] addStripe will allow jog to connect padcore ring and block ring.
[07/15 18:44:10     14s] 
[07/15 18:44:10     14s] Stripes will not extend to closest target.
[07/15 18:44:10     14s] When breaking rings, the power planner will consider the existence of blocks.
[07/15 18:44:10     14s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[07/15 18:44:10     14s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[07/15 18:44:10     14s] Stripes will not be created over regions without power planning wires.
[07/15 18:44:10     14s] Offset for stripe breaking is set to 0.
[07/15 18:44:10     14s] Stripes will stop at the boundary of the specified area.
[07/15 18:44:10     14s] The power planner will set stripe antenna targets to none (no trimming allowed).
[07/15 18:44:10     14s] Change floorplan default-technical-site to 'core_ji3v'.
[07/15 18:44:10     14s] Extraction setup Delayed 
[07/15 18:44:10     14s] *Info: initialize multi-corner CTS.
[07/15 18:44:10     14s] Ending "SetAnalysisView" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1148.1M, current mem=896.0M)
[07/15 18:44:10     14s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[07/15 18:44:10     14s] 
[07/15 18:44:10     14s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign Begin ...
[07/15 18:44:10     14s] Summary for sequential cells identification: 
[07/15 18:44:10     14s]   Identified SBFF number: 33
[07/15 18:44:10     14s]   Identified MBFF number: 0
[07/15 18:44:10     14s]   Identified SB Latch number: 0
[07/15 18:44:10     14s]   Identified MB Latch number: 0
[07/15 18:44:10     14s]   Not identified SBFF number: 0
[07/15 18:44:10     14s]   Not identified MBFF number: 0
[07/15 18:44:10     14s]   Not identified SB Latch number: 0
[07/15 18:44:10     14s]   Not identified MB Latch number: 0
[07/15 18:44:10     14s]   Number of sequential cells which are not FFs: 43
[07/15 18:44:10     14s] Total number of combinational cells: 147
[07/15 18:44:10     14s] Total number of sequential cells: 76
[07/15 18:44:10     14s] Total number of tristate cells: 8
[07/15 18:44:10     14s] Total number of level shifter cells: 0
[07/15 18:44:10     14s] Total number of power gating cells: 0
[07/15 18:44:10     14s] Total number of isolation cells: 0
[07/15 18:44:10     14s] Total number of power switch cells: 0
[07/15 18:44:10     14s] Total number of pulse generator cells: 0
[07/15 18:44:10     14s] Total number of always on buffers: 0
[07/15 18:44:10     14s] Total number of retention cells: 0
[07/15 18:44:10     14s] Total number of physical cells: 72
[07/15 18:44:10     14s] List of usable buffers: BUJI3VX1 BUJI3VX0 BUJI3VX12 BUJI3VX16 BUJI3VX2 BUJI3VX3 BUJI3VX4 BUJI3VX6 BUJI3VX8
[07/15 18:44:10     14s] Total number of usable buffers: 9
[07/15 18:44:10     14s] List of unusable buffers:
[07/15 18:44:10     14s] Total number of unusable buffers: 0
[07/15 18:44:10     14s] List of usable inverters: INJI3VX1 INJI3VX0 INJI3VX12 INJI3VX16 INJI3VX2 INJI3VX3 INJI3VX4 INJI3VX6 INJI3VX8
[07/15 18:44:10     14s] Total number of usable inverters: 9
[07/15 18:44:10     14s] List of unusable inverters:
[07/15 18:44:10     14s] Total number of unusable inverters: 0
[07/15 18:44:10     14s] List of identified usable delay cells: DLY1JI3VX1 DLY2JI3VX1 DLY4JI3VX1 DLY8JI3VX1 STEJI3VX1 STEJI3VX2 STEJI3VX3 STEJI3VX4
[07/15 18:44:10     14s] Total number of identified usable delay cells: 8
[07/15 18:44:10     14s] List of identified unusable delay cells:
[07/15 18:44:10     14s] Total number of identified unusable delay cells: 0
[07/15 18:44:10     14s] 
[07/15 18:44:10     14s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign End ...
[07/15 18:44:10     14s] 
[07/15 18:44:10     14s] TimeStamp Deleting Cell Server Begin ...
[07/15 18:44:10     14s] 
[07/15 18:44:10     14s] TimeStamp Deleting Cell Server End ...
[07/15 18:44:10     14s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1156.0M, current mem=1156.0M)
[07/15 18:44:10     14s] 
[07/15 18:44:10     14s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) in restoreDesign Begin ...
[07/15 18:44:10     14s] Summary for sequential cells identification: 
[07/15 18:44:10     14s]   Identified SBFF number: 33
[07/15 18:44:10     14s]   Identified MBFF number: 0
[07/15 18:44:10     14s]   Identified SB Latch number: 0
[07/15 18:44:10     14s]   Identified MB Latch number: 0
[07/15 18:44:10     14s]   Not identified SBFF number: 0
[07/15 18:44:10     14s]   Not identified MBFF number: 0
[07/15 18:44:10     14s]   Not identified SB Latch number: 0
[07/15 18:44:10     14s]   Not identified MB Latch number: 0
[07/15 18:44:10     14s]   Number of sequential cells which are not FFs: 43
[07/15 18:44:10     14s] 
[07/15 18:44:10     14s] Trim Metal Layers:
[07/15 18:44:10     14s]  Visiting view : slow_functional_mode
[07/15 18:44:10     14s]    : PowerDomain = none : Weighted F : unweighted  = 91.00 (1.000) with rcCorner = 0
[07/15 18:44:10     14s]    : PowerDomain = none : Weighted F : unweighted  = 84.30 (1.000) with rcCorner = -1
[07/15 18:44:10     14s]  Visiting view : fast_functional_mode
[07/15 18:44:10     14s]    : PowerDomain = none : Weighted F : unweighted  = 45.20 (1.000) with rcCorner = 1
[07/15 18:44:10     14s]    : PowerDomain = none : Weighted F : unweighted  = 41.60 (1.000) with rcCorner = -1
[07/15 18:44:10     14s] 
[07/15 18:44:10     14s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) in restoreDesign End ...
[07/15 18:44:10     14s] 
[07/15 18:44:10     14s] TimeStamp Deleting Cell Server Begin ...
[07/15 18:44:10     14s] 
[07/15 18:44:10     14s] TimeStamp Deleting Cell Server End ...
[07/15 18:44:10     14s] ---------- oaIn ----------
[07/15 18:44:10     14s] Reading physical information from OpenAccess database (FEOADesignlib/aska_dig/aska_dig_ld_fp_pw_pn).
[07/15 18:44:10     14s] FE units: 0.001 microns/dbu, OA units: 0.001 microns/dbu, Conversion factor: 1
[07/15 18:44:10     14s] Set FPlanBox to (0 0 445200 241920)
[07/15 18:44:10     14s] Start create_tracks
[07/15 18:44:10     14s] No new Ext DEF rule to be processed.
[07/15 18:44:10     14s] Extracting standard cell pins and blockage ...... 
[07/15 18:44:10     14s] Pin and blockage extraction finished
[07/15 18:44:10     14s] TIMER: Purge OA from memory: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0.
[07/15 18:44:10     14s] TIMER: oaIn total process: 0h 0m  0.07s cpu {0h 0m 0s elapsed} Memory = 0.0.
[07/15 18:44:10     14s] eee: readRCCornerMetaData, file read unsuccessful: /home/saul/projects/ASKA_DIGITAL/ASKA_DIG/innovus/FEOADesignlib/aska_dig/aska_dig_ld_fp_pw_pn/extraction/extractionMetaData.gz
[07/15 18:44:10     14s] Extraction setup Started 
[07/15 18:44:10     14s] 
[07/15 18:44:10     14s] Trim Metal Layers:
[07/15 18:44:10     14s] Initializing multi-corner RC extraction with 2 active RC Corners ...
[07/15 18:44:10     14s] Reading Capacitance Table File /home/saul/projects/ASKA_DIGITAL/ASKA_DIG/innovus/FEOADesignlib/aska_dig/aska_dig_ld_fp_pw_pn/libs/mmmc/xh018_xx43_MET4_METMID_METTHK_max.capTbl ...
[07/15 18:44:10     14s] Process name: XH018.
[07/15 18:44:10     14s] Reading Capacitance Table File /home/saul/projects/ASKA_DIGITAL/ASKA_DIG/innovus/FEOADesignlib/aska_dig/aska_dig_ld_fp_pw_pn/libs/mmmc/xh018_xx43_MET4_METMID_METTHK_min.capTbl ...
[07/15 18:44:10     14s] Process name: XX018.
[07/15 18:44:10     14s] Importing multi-corner RC tables ... 
[07/15 18:44:10     14s] Summary of Active RC-Corners : 
[07/15 18:44:10     14s]  
[07/15 18:44:10     14s]  Analysis View: slow_functional_mode
[07/15 18:44:10     14s]     RC-Corner Name        : max_rc
[07/15 18:44:10     14s]     RC-Corner Index       : 0
[07/15 18:44:10     14s]     RC-Corner Temperature : 25 Celsius
[07/15 18:44:10     14s]     RC-Corner Cap Table   : '/home/saul/projects/ASKA_DIGITAL/ASKA_DIG/innovus/FEOADesignlib/aska_dig/aska_dig_ld_fp_pw_pn/libs/mmmc/xh018_xx43_MET4_METMID_METTHK_max.capTbl'
[07/15 18:44:10     14s]     RC-Corner PreRoute Res Factor         : 1
[07/15 18:44:10     14s]     RC-Corner PreRoute Cap Factor         : 1
[07/15 18:44:10     14s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[07/15 18:44:10     14s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[07/15 18:44:10     14s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[07/15 18:44:10     14s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[07/15 18:44:10     14s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[07/15 18:44:10     14s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[07/15 18:44:10     14s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[07/15 18:44:10     14s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[07/15 18:44:10     14s]  
[07/15 18:44:10     14s]  Analysis View: fast_functional_mode
[07/15 18:44:10     14s]     RC-Corner Name        : min_rc
[07/15 18:44:10     14s]     RC-Corner Index       : 1
[07/15 18:44:10     14s]     RC-Corner Temperature : 25 Celsius
[07/15 18:44:10     14s]     RC-Corner Cap Table   : '/home/saul/projects/ASKA_DIGITAL/ASKA_DIG/innovus/FEOADesignlib/aska_dig/aska_dig_ld_fp_pw_pn/libs/mmmc/xh018_xx43_MET4_METMID_METTHK_min.capTbl'
[07/15 18:44:10     14s]     RC-Corner PreRoute Res Factor         : 1
[07/15 18:44:10     14s]     RC-Corner PreRoute Cap Factor         : 1
[07/15 18:44:10     14s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[07/15 18:44:10     14s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[07/15 18:44:10     14s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[07/15 18:44:10     14s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[07/15 18:44:10     14s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[07/15 18:44:10     14s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[07/15 18:44:10     14s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[07/15 18:44:10     14s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[07/15 18:44:10     14s] 
[07/15 18:44:10     14s] Trim Metal Layers:
[07/15 18:44:10     14s] LayerId::1 widthSet size::4
[07/15 18:44:10     14s] LayerId::2 widthSet size::4
[07/15 18:44:10     14s] LayerId::3 widthSet size::4
[07/15 18:44:10     14s] LayerId::4 widthSet size::4
[07/15 18:44:10     14s] LayerId::5 widthSet size::4
[07/15 18:44:10     14s] LayerId::6 widthSet size::2
[07/15 18:44:10     14s] Updating RC grid for preRoute extraction ...
[07/15 18:44:10     14s] eee: pegSigSF::1.070000
[07/15 18:44:10     14s] Initializing multi-corner capacitance tables ... 
[07/15 18:44:10     14s] Initializing multi-corner resistance tables ...
[07/15 18:44:10     14s] eee: l::1 avDens::0.108776 usedTrk::522.126518 availTrk::4800.000000 sigTrk::522.126518
[07/15 18:44:10     14s] eee: l::2 avDens::0.022942 usedTrk::55.061763 availTrk::2400.000000 sigTrk::55.061763
[07/15 18:44:10     14s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 18:44:10     14s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 18:44:10     14s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 18:44:10     14s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 18:44:10     14s] {RT max_rc 0 6 6 {5 0} 1}
[07/15 18:44:10     14s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 wcR=0.444400 newSi=0.000000 wHLS=1.111000 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[07/15 18:44:10     14s] Start generating vias ..
[07/15 18:44:10     14s] #create default rule from bind_ndr_rule rule=0x7f48a2cf1870 0x7f488d9ccff0
[07/15 18:44:10     14s] ### import design signature (1): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 via=1588046920 routing_via=1
[07/15 18:44:10     14s] #Skip building auto via since it is not turned on.
[07/15 18:44:10     14s] Extracting standard cell pins and blockage ...... 
[07/15 18:44:10     14s] Pin and blockage extraction finished
[07/15 18:44:10     14s] Via generation completed.
[07/15 18:44:10     14s] % Begin Load power constraints ... (date=07/15 18:44:10, mem=1168.5M)
[07/15 18:44:10     14s] % End Load power constraints ... (date=07/15 18:44:10, total cpu=0:00:00.0, real=0:00:00.0, peak res=1168.6M, current mem=1168.6M)
[07/15 18:44:10     14s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
[07/15 18:44:10     14s] Type 'man IMPCTE-290' for more detail.
[07/15 18:44:10     14s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
[07/15 18:44:10     14s] Type 'man IMPCTE-290' for more detail.
[07/15 18:44:10     14s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
[07/15 18:44:10     14s] Type 'man IMPCTE-290' for more detail.
[07/15 18:44:10     14s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
[07/15 18:44:10     14s] Type 'man IMPCTE-290' for more detail.
[07/15 18:44:10     14s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
[07/15 18:44:10     14s] Type 'man IMPCTE-290' for more detail.
[07/15 18:44:10     14s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
[07/15 18:44:10     14s] Type 'man IMPCTE-290' for more detail.
[07/15 18:44:10     14s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
[07/15 18:44:10     14s] Type 'man IMPCTE-290' for more detail.
[07/15 18:44:10     14s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
[07/15 18:44:10     14s] Type 'man IMPCTE-290' for more detail.
[07/15 18:44:10     14s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
[07/15 18:44:10     14s] Type 'man IMPCTE-290' for more detail.
[07/15 18:44:10     14s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
[07/15 18:44:10     14s] Type 'man IMPCTE-290' for more detail.
[07/15 18:44:10     14s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
[07/15 18:44:10     14s] Type 'man IMPCTE-290' for more detail.
[07/15 18:44:10     14s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
[07/15 18:44:10     14s] Type 'man IMPCTE-290' for more detail.
[07/15 18:44:10     14s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
[07/15 18:44:10     14s] Type 'man IMPCTE-290' for more detail.
[07/15 18:44:10     14s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
[07/15 18:44:10     14s] Type 'man IMPCTE-290' for more detail.
[07/15 18:44:10     14s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
[07/15 18:44:10     14s] Type 'man IMPCTE-290' for more detail.
[07/15 18:44:10     14s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
[07/15 18:44:10     14s] Type 'man IMPCTE-290' for more detail.
[07/15 18:44:10     14s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
[07/15 18:44:10     14s] Type 'man IMPCTE-290' for more detail.
[07/15 18:44:10     14s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
[07/15 18:44:10     14s] Type 'man IMPCTE-290' for more detail.
[07/15 18:44:10     14s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
[07/15 18:44:10     14s] Type 'man IMPCTE-290' for more detail.
[07/15 18:44:10     14s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
[07/15 18:44:10     14s] Type 'man IMPCTE-290' for more detail.
[07/15 18:44:10     14s] **WARN: (EMS-27):	Message (IMPCTE-290) has exceeded the current message display limit of 20.
[07/15 18:44:10     14s] To increase the message display limit, refer to the product command reference manual.
[07/15 18:44:11     14s] % Begin load AAE data ... (date=07/15 18:44:11, mem=1212.6M)
[07/15 18:44:11     15s] % End load AAE data ... (date=07/15 18:44:11, total cpu=0:00:00.0, real=0:00:00.0, peak res=1212.6M, current mem=1212.6M)
[07/15 18:44:11     15s] Reading property file /home/saul/projects/ASKA_DIGITAL/ASKA_DIG/innovus/FEOADesignlib/aska_dig/aska_dig_ld_fp_pw_pn/inn_data/aska_dig.prop
[07/15 18:44:11     15s] *** Completed restoreOALibCellAnnotation (cpu=0:00:00.0 real=0:00:00.0 mem=1427.9M) ***
[07/15 18:44:11     15s] 
[07/15 18:44:11     15s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign Begin ...
[07/15 18:44:11     15s] Summary for sequential cells identification: 
[07/15 18:44:11     15s]   Identified SBFF number: 33
[07/15 18:44:11     15s]   Identified MBFF number: 0
[07/15 18:44:11     15s]   Identified SB Latch number: 0
[07/15 18:44:11     15s]   Identified MB Latch number: 0
[07/15 18:44:11     15s]   Not identified SBFF number: 0
[07/15 18:44:11     15s]   Not identified MBFF number: 0
[07/15 18:44:11     15s]   Not identified SB Latch number: 0
[07/15 18:44:11     15s]   Not identified MB Latch number: 0
[07/15 18:44:11     15s]   Number of sequential cells which are not FFs: 43
[07/15 18:44:11     15s] Total number of combinational cells: 147
[07/15 18:44:11     15s] Total number of sequential cells: 76
[07/15 18:44:11     15s] Total number of tristate cells: 8
[07/15 18:44:11     15s] Total number of level shifter cells: 0
[07/15 18:44:11     15s] Total number of power gating cells: 0
[07/15 18:44:11     15s] Total number of isolation cells: 0
[07/15 18:44:11     15s] Total number of power switch cells: 0
[07/15 18:44:11     15s] Total number of pulse generator cells: 0
[07/15 18:44:11     15s] Total number of always on buffers: 0
[07/15 18:44:11     15s] Total number of retention cells: 0
[07/15 18:44:11     15s] Total number of physical cells: 72
[07/15 18:44:11     15s] List of usable buffers: BUJI3VX1 BUJI3VX0 BUJI3VX12 BUJI3VX16 BUJI3VX2 BUJI3VX3 BUJI3VX4 BUJI3VX6 BUJI3VX8
[07/15 18:44:11     15s] Total number of usable buffers: 9
[07/15 18:44:11     15s] List of unusable buffers:
[07/15 18:44:11     15s] Total number of unusable buffers: 0
[07/15 18:44:11     15s] List of usable inverters: INJI3VX1 INJI3VX0 INJI3VX12 INJI3VX16 INJI3VX2 INJI3VX3 INJI3VX4 INJI3VX6 INJI3VX8
[07/15 18:44:11     15s] Total number of usable inverters: 9
[07/15 18:44:11     15s] List of unusable inverters:
[07/15 18:44:11     15s] Total number of unusable inverters: 0
[07/15 18:44:11     15s] List of identified usable delay cells: DLY1JI3VX1 DLY2JI3VX1 DLY4JI3VX1 DLY8JI3VX1
[07/15 18:44:11     15s] Total number of identified usable delay cells: 4
[07/15 18:44:11     15s] List of identified unusable delay cells: STEJI3VX1 STEJI3VX2 STEJI3VX3 STEJI3VX4
[07/15 18:44:11     15s] Total number of identified unusable delay cells: 4
[07/15 18:44:11     15s] 
[07/15 18:44:11     15s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign End ...
[07/15 18:44:11     15s] 
[07/15 18:44:11     15s] TimeStamp Deleting Cell Server Begin ...
[07/15 18:44:11     15s] 
[07/15 18:44:11     15s] TimeStamp Deleting Cell Server End ...
[07/15 18:44:11     15s] Compressing special routes for OpenAccess db ...
[07/15 18:44:11     15s] 152 swires and 250 svias were compressed
[07/15 18:44:11     15s] 14 swires and 20 svias were decompressed from small or sparse groups
[07/15 18:44:11     15s] #% End load design ... (date=07/15 18:44:11, total cpu=0:00:01.9, real=0:00:03.0, peak res=1243.7M, current mem=1213.0M)
[07/15 18:44:11     15s] 
[07/15 18:44:11     15s] *** Summary of all messages that are not suppressed in this session:
[07/15 18:44:11     15s] Severity  ID               Count  Summary                                  
[07/15 18:44:11     15s] WARNING   IMPOAX-1594          2  While reading %s of cell '%s' from libra...
[07/15 18:44:11     15s] WARNING   IMPOAX-1645          2  '%s' constraint is not supported on laye...
[07/15 18:44:11     15s] WARNING   IMPOAX-718           4  %s '%g' on %s %s is not aligned to manuf...
[07/15 18:44:11     15s] WARNING   IMPOAX-722           2  Layer '%s' read from technology data is ...
[07/15 18:44:11     15s] WARNING   IMPOAX-740           2  Viarule '%s' specified in NonDefault Use...
[07/15 18:44:11     15s] WARNING   IMPOAX-6021          2  Blockages for cell can not read for cell...
[07/15 18:44:11     15s] WARNING   IMPCTE-290          64  Could not locate cell %s in any library ...
[07/15 18:44:11     15s] *** Message Summary: 78 warning(s), 0 error(s)
[07/15 18:44:11     15s] 
[07/15 18:44:11     15s] <CMD> setDrawView fplan
[07/15 18:44:11     15s] <CMD> encMessage warning 1
[07/15 18:44:11     15s] Un-suppress "**WARN ..." messages.
[07/15 18:44:11     15s] <CMD> encMessage debug 0
[07/15 18:44:40     15s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[07/15 18:44:40     15s] <CMD> timeDesign -prePlace -pathReports -drvReports -slackReports -numPaths 50 -prefix aska_dig_prePlace -outDir timingReports
[07/15 18:44:40     15s] *** timeDesign #1 [begin] : totSession cpu/real = 0:00:16.0/0:01:37.0 (0.2), mem = 1447.9M
[07/15 18:44:40     16s] Setting timing_disable_library_data_to_data_checks to 'true'.
[07/15 18:44:40     16s] Setting timing_disable_user_data_to_data_checks to 'true'.
[07/15 18:44:40     16s] Set Using Default Delay Limit as 101.
[07/15 18:44:40     16s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[07/15 18:44:40     16s] Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
[07/15 18:44:40     16s] Set Default Net Delay as 0 ps.
[07/15 18:44:40     16s] Set Default Net Load as 0 pF. 
[07/15 18:44:40     16s] Set Default Input Pin Transition as 1 ps.
[07/15 18:44:40     16s] Effort level <high> specified for reg2reg path_group
[07/15 18:44:40     16s] All LLGs are deleted
[07/15 18:44:40     16s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:44:40     16s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:44:40     16s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1475.8M, EPOCH TIME: 1721083480.351202
[07/15 18:44:40     16s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1475.8M, EPOCH TIME: 1721083480.351301
[07/15 18:44:40     16s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1475.8M, EPOCH TIME: 1721083480.351532
[07/15 18:44:40     16s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:44:40     16s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:44:40     16s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1475.8M, EPOCH TIME: 1721083480.351699
[07/15 18:44:40     16s] Max number of tech site patterns supported in site array is 256.
[07/15 18:44:40     16s] Core basic site is core_ji3v
[07/15 18:44:40     16s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1475.8M, EPOCH TIME: 1721083480.360174
[07/15 18:44:40     16s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Create thread pool 0x7f48abf10ec0.
[07/15 18:44:40     16s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 0 out of 1 thread pools are available.
[07/15 18:44:40     16s] After signature check, allow fast init is false, keep pre-filter is false.
[07/15 18:44:40     16s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[07/15 18:44:40     16s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.002, MEM:1603.8M, EPOCH TIME: 1721083480.361889
[07/15 18:44:40     16s] Use non-trimmed site array because memory saving is not enough.
[07/15 18:44:40     16s] SiteArray: non-trimmed site array dimensions = 45 x 723
[07/15 18:44:40     16s] SiteArray: use 176,128 bytes
[07/15 18:44:40     16s] SiteArray: current memory after site array memory allocation 1604.0M
[07/15 18:44:40     16s] SiteArray: FP blocked sites are writable
[07/15 18:44:40     16s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1604.0M, EPOCH TIME: 1721083480.362373
[07/15 18:44:40     16s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.001, MEM:1604.0M, EPOCH TIME: 1721083480.362958
[07/15 18:44:40     16s] SiteArray: number of non floorplan blocked sites for llg default is 32535
[07/15 18:44:40     16s] Atter site array init, number of instance map data is 0.
[07/15 18:44:40     16s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.012, MEM:1604.0M, EPOCH TIME: 1721083480.363487
[07/15 18:44:40     16s] 
[07/15 18:44:40     16s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:44:40     16s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.012, MEM:1604.0M, EPOCH TIME: 1721083480.363895
[07/15 18:44:40     16s] All LLGs are deleted
[07/15 18:44:40     16s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:44:40     16s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:44:40     16s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1604.0M, EPOCH TIME: 1721083480.364315
[07/15 18:44:40     16s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1604.0M, EPOCH TIME: 1721083480.364376
[07/15 18:44:40     16s] Starting delay calculation for Setup views
[07/15 18:44:40     16s] AAE_INFO: opIsDesignInPostRouteState() is 0
[07/15 18:44:40     16s] AAE DB initialization (MEM=1603.98 CPU=0:00:00.0 REAL=0:00:00.0) 
[07/15 18:44:40     16s] #################################################################################
[07/15 18:44:40     16s] # Design Stage: PreRoute
[07/15 18:44:40     16s] # Design Name: aska_dig
[07/15 18:44:40     16s] # Design Mode: 180nm
[07/15 18:44:40     16s] # Analysis Mode: MMMC Non-OCV 
[07/15 18:44:40     16s] # Parasitics Mode: No SPEF/RCDB 
[07/15 18:44:40     16s] # Signoff Settings: SI Off 
[07/15 18:44:40     16s] #################################################################################
[07/15 18:44:40     16s] Calculate delays in BcWc mode...
[07/15 18:44:40     16s] Topological Sorting (REAL = 0:00:00.0, MEM = 1691.0M, InitMEM = 1690.0M)
[07/15 18:44:40     16s] Start delay calculation (fullDC) (1 T). (MEM=1691.01)
[07/15 18:44:40     16s] Start AAE Lib Loading. (MEM=1702.52)
[07/15 18:44:40     16s] End AAE Lib Loading. (MEM=1740.68 CPU=0:00:00.0 Real=0:00:00.0)
[07/15 18:44:40     16s] End AAE Lib Interpolated Model. (MEM=1740.68 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 18:44:40     16s] Total number of fetched objects 1233
[07/15 18:44:40     16s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 18:44:40     16s] End delay calculation. (MEM=1831.61 CPU=0:00:00.1 REAL=0:00:00.0)
[07/15 18:44:40     16s] End delay calculation (fullDC). (MEM=1794.99 CPU=0:00:00.2 REAL=0:00:00.0)
[07/15 18:44:40     16s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 1795.0M) ***
[07/15 18:44:40     16s] *** Done Building Timing Graph (cpu=0:00:00.6 real=0:00:00.0 totSessionCpu=0:00:16.8 mem=1795.0M)
[07/15 18:44:41     16s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 slow_functional_mode 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.204  |  7.971  |  0.204  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   772   |   291   |   481   |
+--------------------+---------+---------+---------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[07/15 18:44:41     16s] All LLGs are deleted
[07/15 18:44:41     16s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:44:41     16s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:44:41     16s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1777.0M, EPOCH TIME: 1721083481.046580
[07/15 18:44:41     16s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1777.0M, EPOCH TIME: 1721083481.046664
[07/15 18:44:41     16s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1777.0M, EPOCH TIME: 1721083481.046861
[07/15 18:44:41     16s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:44:41     16s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:44:41     16s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1777.0M, EPOCH TIME: 1721083481.047041
[07/15 18:44:41     16s] Max number of tech site patterns supported in site array is 256.
[07/15 18:44:41     16s] Core basic site is core_ji3v
[07/15 18:44:41     16s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1777.0M, EPOCH TIME: 1721083481.055106
[07/15 18:44:41     16s] After signature check, allow fast init is true, keep pre-filter is true.
[07/15 18:44:41     16s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/15 18:44:41     16s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:1777.0M, EPOCH TIME: 1721083481.055260
[07/15 18:44:41     16s] Fast DP-INIT is on for default
[07/15 18:44:41     16s] Atter site array init, number of instance map data is 0.
[07/15 18:44:41     16s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:1777.0M, EPOCH TIME: 1721083481.055703
[07/15 18:44:41     16s] 
[07/15 18:44:41     16s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:44:41     16s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.009, MEM:1777.0M, EPOCH TIME: 1721083481.055981
[07/15 18:44:41     16s] All LLGs are deleted
[07/15 18:44:41     16s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:44:41     16s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:44:41     16s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1777.0M, EPOCH TIME: 1721083481.056349
[07/15 18:44:41     16s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1777.0M, EPOCH TIME: 1721083481.056433
[07/15 18:44:41     16s] Density: 59.917%
------------------------------------------------------------------

[07/15 18:44:41     16s] All LLGs are deleted
[07/15 18:44:41     16s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:44:41     16s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:44:41     16s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1777.0M, EPOCH TIME: 1721083481.057588
[07/15 18:44:41     16s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1777.0M, EPOCH TIME: 1721083481.057652
[07/15 18:44:41     16s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1777.0M, EPOCH TIME: 1721083481.057827
[07/15 18:44:41     16s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:44:41     16s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:44:41     16s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1777.0M, EPOCH TIME: 1721083481.057953
[07/15 18:44:41     16s] Max number of tech site patterns supported in site array is 256.
[07/15 18:44:41     16s] Core basic site is core_ji3v
[07/15 18:44:41     16s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1777.0M, EPOCH TIME: 1721083481.065954
[07/15 18:44:41     16s] After signature check, allow fast init is true, keep pre-filter is true.
[07/15 18:44:41     16s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/15 18:44:41     16s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:1777.0M, EPOCH TIME: 1721083481.066100
[07/15 18:44:41     16s] Fast DP-INIT is on for default
[07/15 18:44:41     16s] Atter site array init, number of instance map data is 0.
[07/15 18:44:41     16s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:1777.0M, EPOCH TIME: 1721083481.066531
[07/15 18:44:41     16s] 
[07/15 18:44:41     16s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:44:41     16s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.009, MEM:1777.0M, EPOCH TIME: 1721083481.066796
[07/15 18:44:41     16s] All LLGs are deleted
[07/15 18:44:41     16s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:44:41     16s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:44:41     16s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1777.0M, EPOCH TIME: 1721083481.067148
[07/15 18:44:41     16s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1777.0M, EPOCH TIME: 1721083481.067206
[07/15 18:44:41     16s] Set Using Default Delay Limit as 1000.
[07/15 18:44:41     16s] Resetting back High Fanout Nets as non-ideal
[07/15 18:44:41     16s] Set Default Net Delay as 1000 ps.
[07/15 18:44:41     16s] Set Default Input Pin Transition as 0.1 ps.
[07/15 18:44:41     16s] Set Default Net Load as 0.5 pF. 
[07/15 18:44:41     16s] Reported timing to dir timingReports
[07/15 18:44:41     16s] Total CPU time: 0.85 sec
[07/15 18:44:41     16s] Total Real time: 1.0 sec
[07/15 18:44:41     16s] Total Memory Usage: 1739.492188 Mbytes
[07/15 18:44:41     16s] *** timeDesign #1 [finish] : cpu/real = 0:00:00.8/0:00:00.8 (1.0), totSession cpu/real = 0:00:16.8/0:01:37.9 (0.2), mem = 1739.5M
[07/15 18:44:41     16s] 
[07/15 18:44:41     16s] =============================================================================================
[07/15 18:44:41     16s]  Final TAT Report : timeDesign #1                                               21.18-s099_1
[07/15 18:44:41     16s] =============================================================================================
[07/15 18:44:41     16s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/15 18:44:41     16s] ---------------------------------------------------------------------------------------------
[07/15 18:44:41     16s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:44:41     16s] [ OptSummaryReport       ]      1   0:00:00.1  (   6.0 % )     0:00:00.7 /  0:00:00.7    1.0
[07/15 18:44:41     16s] [ TimingUpdate           ]      1   0:00:00.4  (  48.1 % )     0:00:00.6 /  0:00:00.6    1.0
[07/15 18:44:41     16s] [ FullDelayCalc          ]      1   0:00:00.2  (  26.5 % )     0:00:00.2 /  0:00:00.2    1.0
[07/15 18:44:41     16s] [ TimingReport           ]      1   0:00:00.0  (   1.6 % )     0:00:00.0 /  0:00:00.0    0.7
[07/15 18:44:41     16s] [ GenerateReports        ]      1   0:00:00.0  (   3.7 % )     0:00:00.0 /  0:00:00.0    1.0
[07/15 18:44:41     16s] [ MISC                   ]          0:00:00.1  (  14.0 % )     0:00:00.1 /  0:00:00.1    0.9
[07/15 18:44:41     16s] ---------------------------------------------------------------------------------------------
[07/15 18:44:41     16s]  timeDesign #1 TOTAL                0:00:00.8  ( 100.0 % )     0:00:00.8 /  0:00:00.8    1.0
[07/15 18:44:41     16s] ---------------------------------------------------------------------------------------------
[07/15 18:44:41     16s] 
[07/15 18:45:13     17s] <CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
[07/15 18:45:13     17s] <CMD> setEndCapMode -reset
[07/15 18:45:13     17s] <CMD> setEndCapMode -boundary_tap false
[07/15 18:45:13     17s] <CMD> setNanoRouteMode -quiet -droutePostRouteSpreadWire 1
[07/15 18:45:13     17s] <CMD> setNanoRouteMode -quiet -droutePostRouteWidenWireRule virtuosoDefaultSetup
[07/15 18:45:13     17s] <CMD> setNanoRouteMode -quiet -timingEngine {}
[07/15 18:45:13     17s] <CMD> setUsefulSkewMode -noBoundary false -maxAllowedDelay 1
[07/15 18:45:13     17s] <CMD> setTieHiLoMode -reset
[07/15 18:45:13     17s] <CMD> setTieHiLoMode -cell {  LOGIC1JI3V LOGIC0JI3V } -maxFanOut 10 -honorDontTouch false -createHierPort false
[07/15 18:46:32     20s] <CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
[07/15 18:46:32     20s] <CMD> setEndCapMode -reset
[07/15 18:46:32     20s] <CMD> setEndCapMode -boundary_tap false
[07/15 18:46:32     20s] <CMD> setUsefulSkewMode -noBoundary false -maxAllowedDelay 1
[07/15 18:46:32     20s] **WARN: (IMPTCM-125):	Option "-modulePlan" for command getPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
[07/15 18:46:32     20s] <CMD> setPlaceMode -reset
[07/15 18:46:32     20s] <CMD> setPlaceMode -congEffort auto -timingDriven 1 -modulePlan 1 -clkGateAware 1 -powerDriven 0 -ignoreScan 1 -reorderScan 1 -ignoreSpare 0 -placeIOPins 0 -moduleAwareSpare 0 -checkPinLayerForAccess {  1 } -maxRouteLayer 4 -preserveRouting 1 -rmAffectedRouting 0 -checkRoute 0 -swapEEQ 0
[07/15 18:46:32     20s] **WARN: (IMPTCM-125):	Option "-modulePlan" for command setPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
[07/15 18:46:32     20s] **WARN: (IMPTCM-125):	Option "-checkPinLayerForAccess" for command setPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
[07/15 18:46:32     20s] **WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
[07/15 18:46:32     20s] <CMD> setTieHiLoMode -reset
[07/15 18:46:32     20s] <CMD> setTieHiLoMode -cell {{LOGIC1JI3V LOGIC0JI3V}} -maxFanOut 10 -honorDontTouch false -createHierPort false
[07/15 18:46:47     21s] <CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
[07/15 18:46:47     21s] <CMD> setEndCapMode -reset
[07/15 18:46:47     21s] <CMD> setEndCapMode -boundary_tap false
[07/15 18:46:47     21s] <CMD> setUsefulSkewMode -noBoundary false -maxAllowedDelay 1
[07/15 18:46:47     21s] **WARN: (IMPTCM-125):	Option "-modulePlan" for command getPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
[07/15 18:46:47     21s] <CMD> setPlaceMode -reset
[07/15 18:46:47     21s] **WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
[07/15 18:46:47     21s] <CMD> setPlaceMode -congEffort auto -timingDriven 1 -modulePlan 1 -clkGateAware 1 -powerDriven 0 -ignoreScan 1 -reorderScan 1 -ignoreSpare 0 -placeIOPins 0 -moduleAwareSpare 0 -checkPinLayerForAccess {  1 } -maxRouteLayer 4 -preserveRouting 1 -rmAffectedRouting 0 -checkRoute 0 -swapEEQ 0
[07/15 18:46:47     21s] **WARN: (IMPTCM-125):	Option "-modulePlan" for command setPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
[07/15 18:46:47     21s] **WARN: (IMPTCM-125):	Option "-checkPinLayerForAccess" for command setPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
[07/15 18:46:47     21s] **WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
[07/15 18:46:47     21s] <CMD> setTieHiLoMode -reset
[07/15 18:46:47     21s] <CMD> setTieHiLoMode -cell {{LOGIC1JI3V LOGIC0JI3V}} -maxFanOut 10 -honorDontTouch false -createHierPort false
[07/15 18:47:44     23s] <CMD> setRouteMode -earlyGlobalMaxRouteLayer 3
[07/15 18:47:44     23s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[07/15 18:47:44     23s] <CMD> getPlaceMode -place_hierarchical_flow -quiet
[07/15 18:47:44     23s] <CMD> report_message -start_cmd
[07/15 18:47:44     23s] <CMD> getRouteMode -maxRouteLayer -quiet
[07/15 18:47:44     23s] <CMD> getRouteMode -user -maxRouteLayer
[07/15 18:47:44     23s] <CMD> getPlaceMode -place_global_place_io_pins -quiet
[07/15 18:47:44     23s] <CMD> getPlaceMode -user -maxRouteLayer
[07/15 18:47:44     23s] <CMD> getPlaceMode -maxRouteLayer -quiet
[07/15 18:47:44     23s] <CMD> getPlaceMode -maxRouteLayer -quiet
[07/15 18:47:44     23s] **WARN: (IMPSP-9525):	setPlaceMode -maxRouteLayer will overwrite setTrialRouteMode -maxRouteLayer inside placeDesign.
[07/15 18:47:44     23s] <CMD> getPlaceMode -maxRouteLayer -quiet
[07/15 18:47:44     23s] <CMD> setRouteMode -maxRouteLayer 4
[07/15 18:47:44     23s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[07/15 18:47:44     23s] <CMD> getPlaceMode -quiet -adaptiveFlowMode
[07/15 18:47:44     23s] <CMD> getPlaceMode -timingDriven -quiet
[07/15 18:47:44     23s] <CMD> getPlaceMode -adaptive -quiet
[07/15 18:47:44     23s] <CMD> getPlaceMode -relaxSoftBlockageMode -quiet
[07/15 18:47:44     23s] <CMD> getPlaceMode -user -relaxSoftBlockageMode
[07/15 18:47:44     23s] <CMD> getPlaceMode -ignoreScan -quiet
[07/15 18:47:44     23s] <CMD> getPlaceMode -user -ignoreScan
[07/15 18:47:44     23s] <CMD> getPlaceMode -repairPlace -quiet
[07/15 18:47:44     23s] <CMD> getPlaceMode -user -repairPlace
[07/15 18:47:44     23s] <CMD> getPlaceMode -inPlaceOptMode -quiet
[07/15 18:47:44     23s] <CMD> getPlaceMode -quiet -bypassFlowEffortHighChecking
[07/15 18:47:44     23s] <CMD> getPlaceMode -quiet -place_global_exp_enable_3d
[07/15 18:47:44     23s] *** placeDesign #1 [begin] : totSession cpu/real = 0:00:23.6/0:04:40.8 (0.1), mem = 1747.7M
[07/15 18:47:44     23s] <CMD> getPlaceMode -exp_slack_driven -quiet
[07/15 18:47:44     23s] <CMD> um::push_snapshot_stack
[07/15 18:47:44     23s] <CMD> getDesignMode -quiet -flowEffort
[07/15 18:47:44     23s] <CMD> getDesignMode -highSpeedCore -quiet
[07/15 18:47:44     23s] <CMD> getPlaceMode -quiet -adaptive
[07/15 18:47:44     23s] <CMD> set spgFlowInInitialPlace 1
[07/15 18:47:44     23s] <CMD> getPlaceMode -sdpAlignment -quiet
[07/15 18:47:44     23s] <CMD> getPlaceMode -softGuide -quiet
[07/15 18:47:44     23s] <CMD> getPlaceMode -useSdpGroup -quiet
[07/15 18:47:44     23s] <CMD> getPlaceMode -sdpAlignment -quiet
[07/15 18:47:44     23s] <CMD> getPlaceMode -enableDbSaveAreaPadding -quiet
[07/15 18:47:44     23s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[07/15 18:47:44     23s] <CMD> getPlaceMode -sdpPlace -quiet
[07/15 18:47:44     23s] <CMD> getPlaceMode -exp_slack_driven -quiet
[07/15 18:47:44     23s] <CMD> getPlaceMode -sdpPlace -quiet
[07/15 18:47:44     23s] <CMD> getPlaceMode -groupHighLevelClkGate -quiet
[07/15 18:47:44     23s] <CMD_INTERNAL> setvar spgRptErrorForScanConnection 0
[07/15 18:47:44     23s] <CMD> getPlaceMode -place_global_exp_allow_missing_scan_chain -quiet
[07/15 18:47:44     23s] [check_scan_connected]: number of scan connected with missing definition = 25, number of scan = 162, number of sequential = 488, percentage of missing scan cell = 5.12% (25 / 488)
[07/15 18:47:44     23s] <CMD> getPlaceMode -ignoreScan -quiet
[07/15 18:47:44     23s] **ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined for 5.12% flops. Placement and timing QoR can be severely impacted in this case!
[07/15 18:47:44     23s] It is highly recommend to define scan chains either through input scan def (preferred) or specifyScanChain.
[07/15 18:47:44     23s] <CMD_INTERNAL> setvar spgRptErrorForScanConnection 1
[07/15 18:47:44     23s] <CMD> getPlaceMode -place_design_floorplan_mode -quiet
[07/15 18:47:44     23s] <CMD> getPlaceMode -place_global_timing_effort -quiet
[07/15 18:47:44     23s] <CMD> getPlaceMode -place_check_library -quiet
[07/15 18:47:44     23s] <CMD> getPlaceMode -trimView -quiet
[07/15 18:47:44     23s] <CMD> getPlaceMode -expTrimOptBeforeTDGP -quiet
[07/15 18:47:44     23s] <CMD> getPlaceMode -quiet -useNonTimingDeleteBufferTree
[07/15 18:47:44     23s] <CMD> getPlaceMode -congEffort -quiet
[07/15 18:47:44     23s] <CMD> getPlaceMode -relaxSoftBlockageMode -quiet
[07/15 18:47:44     23s] <CMD> getPlaceMode -user -relaxSoftBlockageMode
[07/15 18:47:44     23s] <CMD> getPlaceMode -ignoreScan -quiet
[07/15 18:47:44     23s] <CMD> getPlaceMode -user -ignoreScan
[07/15 18:47:44     23s] <CMD> getPlaceMode -repairPlace -quiet
[07/15 18:47:44     23s] <CMD> getPlaceMode -user -repairPlace
[07/15 18:47:44     23s] <CMD> getPlaceMode -congEffort -quiet
[07/15 18:47:44     23s] <CMD> getPlaceMode -fp -quiet
[07/15 18:47:44     23s] <CMD> getPlaceMode -timingDriven -quiet
[07/15 18:47:44     23s] <CMD> getPlaceMode -user -timingDriven
[07/15 18:47:44     23s] <CMD> getPlaceMode -fastFp -quiet
[07/15 18:47:44     23s] <CMD> getPlaceMode -clusterMode -quiet
[07/15 18:47:44     23s] <CMD> get_proto_model -type_match {flex_module flex_instgroup} -committed -name -tcl
[07/15 18:47:44     23s] <CMD> getPlaceMode -inPlaceOptMode -quiet
[07/15 18:47:44     23s] <CMD> getPlaceMode -quiet -bypassFlowEffortHighChecking
[07/15 18:47:44     23s] <CMD> getPlaceMode -ultraCongEffortFlow -quiet
[07/15 18:47:44     23s] <CMD> getPlaceMode -forceTiming -quiet
[07/15 18:47:44     23s] <CMD> getPlaceMode -fp -quiet
[07/15 18:47:44     23s] <CMD> getPlaceMode -fastfp -quiet
[07/15 18:47:44     23s] <CMD> getPlaceMode -timingDriven -quiet
[07/15 18:47:44     23s] <CMD> getPlaceMode -fp -quiet
[07/15 18:47:44     23s] <CMD> getPlaceMode -fastfp -quiet
[07/15 18:47:44     23s] <CMD> getPlaceMode -powerDriven -quiet
[07/15 18:47:44     23s] <CMD> getExtractRCMode -quiet -engine
[07/15 18:47:44     23s] <CMD> getAnalysisMode -quiet -clkSrcPath
[07/15 18:47:44     23s] <CMD> getAnalysisMode -quiet -clockPropagation
[07/15 18:47:44     23s] <CMD> getAnalysisMode -quiet -cppr
[07/15 18:47:44     23s] <CMD> setExtractRCMode -engine preRoute
[07/15 18:47:44     23s] <CMD> setAnalysisMode -clkSrcPath false -clockPropagation forcedIdeal
[07/15 18:47:44     23s] <CMD> getPlaceMode -exp_slack_driven -quiet
[07/15 18:47:44     23s] <CMD_INTERNAL> isAnalysisModeSetup
[07/15 18:47:44     23s] <CMD> getPlaceMode -quiet -place_global_exp_solve_unbalance_path
[07/15 18:47:44     23s] <CMD> getPlaceMode -quiet -NMPsuppressInfo
[07/15 18:47:44     23s] <CMD> getPlaceMode -quiet -place_global_exp_wns_focus_v2
[07/15 18:47:44     23s] <CMD> getPlaceMode -quiet -place_incr_exp_isolation_flow
[07/15 18:47:44     23s] <CMD> getPlaceMode -enableDistPlace -quiet
[07/15 18:47:44     23s] <CMD> getPlaceMode -quiet -clusterMode
[07/15 18:47:44     23s] <CMD> getPlaceMode -wl_budget_mode -quiet
[07/15 18:47:44     23s] <CMD> setPlaceMode -reset -place_global_exp_balance_buffer_chain
[07/15 18:47:44     23s] <CMD> getPlaceMode -wl_budget_mode -quiet
[07/15 18:47:44     23s] <CMD> setPlaceMode -reset -place_global_exp_balance_pipeline
[07/15 18:47:44     23s] <CMD> getPlaceMode -place_global_exp_balance_buffer_chain -quiet
[07/15 18:47:44     23s] <CMD> getPlaceMode -place_global_exp_balance_pipeline -quiet
[07/15 18:47:44     23s] <CMD> getPlaceMode -tdgpMemFlow -quiet
[07/15 18:47:44     23s] <CMD> getPlaceMode -user -resetCombineRFLevel
[07/15 18:47:44     23s] <CMD> getPlaceMode -quiet -resetCombineRFLevel
[07/15 18:47:44     23s] <CMD> setPlaceMode -resetCombineRFLevel 1000
[07/15 18:47:44     23s] <CMD_INTERNAL> setvar spgSpeedupBuildVSM 1
[07/15 18:47:44     23s] <CMD> getPlaceMode -tdgpResetCteTG -quiet
[07/15 18:47:44     23s] <CMD> getPlaceMode -macroPlaceMode -quiet
[07/15 18:47:44     23s] <CMD> getPlaceMode -place_global_replace_QP -quiet
[07/15 18:47:44     23s] <CMD> getPlaceMode -macroPlaceMode -quiet
[07/15 18:47:44     23s] <CMD> getPlaceMode -enableDistPlace -quiet
[07/15 18:47:44     23s] <CMD> getPlaceMode -exp_slack_driven -quiet
[07/15 18:47:44     23s] <CMD> getPlaceMode -place_global_ignore_spare -quiet
[07/15 18:47:44     23s] <CMD> getPlaceMode -enableDistPlace -quiet
[07/15 18:47:44     23s] <CMD> getPlaceMode -quiet -expNewFastMode
[07/15 18:47:44     23s] <CMD> setPlaceMode -expHiddenFastMode 1
[07/15 18:47:44     23s] <CMD> setPlaceMode -ignoreScan 1
[07/15 18:47:44     23s] <CMD> getPlaceMode -quiet -place_global_exp_auto_finish_floorplan
[07/15 18:47:44     23s] <CMD_INTERNAL> colorizeGeometry
[07/15 18:47:44     23s] #Start colorize_geometry on Mon Jul 15 18:47:44 2024
[07/15 18:47:44     23s] #
[07/15 18:47:44     23s] ### Time Record (colorize_geometry) is installed.
[07/15 18:47:44     23s] ### Time Record (Pre Callback) is installed.
[07/15 18:47:44     23s] ### Time Record (Pre Callback) is uninstalled.
[07/15 18:47:44     23s] ### Time Record (DB Import) is installed.
[07/15 18:47:44     23s] #create default rule from bind_ndr_rule rule=0x7f48a2cf1870 0x7f48a87acff0
[07/15 18:47:44     23s] ### import design signature (2): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=13994130 placement=984943660 pin_access=1 inst_pattern=1 via=1588046920 routing_via=1
[07/15 18:47:44     23s] ### Time Record (DB Import) is uninstalled.
[07/15 18:47:44     23s] ### Time Record (DB Export) is installed.
[07/15 18:47:44     23s] ### export design design signature (3): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=13994130 placement=984943660 pin_access=1 inst_pattern=1 via=1588046920 routing_via=1
[07/15 18:47:44     23s] ### Time Record (DB Export) is uninstalled.
[07/15 18:47:44     23s] ### Time Record (Post Callback) is installed.
[07/15 18:47:44     23s] ### Time Record (Post Callback) is uninstalled.
[07/15 18:47:44     23s] #
[07/15 18:47:44     23s] #colorize_geometry statistics:
[07/15 18:47:44     23s] #Cpu time = 00:00:00
[07/15 18:47:44     23s] #Elapsed time = 00:00:00
[07/15 18:47:44     23s] #Increased memory = 7.61 (MB)
[07/15 18:47:44     23s] #Total memory = 1364.71 (MB)
[07/15 18:47:44     23s] #Peak memory = 1377.57 (MB)
[07/15 18:47:44     23s] #Number of warnings = 0
[07/15 18:47:44     23s] #Total number of warnings = 0
[07/15 18:47:44     23s] #Number of fails = 0
[07/15 18:47:44     23s] #Total number of fails = 0
[07/15 18:47:44     23s] #Complete colorize_geometry on Mon Jul 15 18:47:44 2024
[07/15 18:47:44     23s] #
[07/15 18:47:44     23s] ### Time Record (colorize_geometry) is uninstalled.
[07/15 18:47:44     23s] ### 
[07/15 18:47:44     23s] ###   Scalability Statistics
[07/15 18:47:44     23s] ### 
[07/15 18:47:44     23s] ### ------------------------+----------------+----------------+----------------+
[07/15 18:47:44     23s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[07/15 18:47:44     23s] ### ------------------------+----------------+----------------+----------------+
[07/15 18:47:44     23s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[07/15 18:47:44     23s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[07/15 18:47:44     23s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[07/15 18:47:44     23s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[07/15 18:47:44     23s] ###   Entire Command        |        00:00:00|        00:00:00|             1.0|
[07/15 18:47:44     23s] ### ------------------------+----------------+----------------+----------------+
[07/15 18:47:44     23s] ### 
[07/15 18:47:44     23s] <CMD> getPlaceMode -quiet -IOSlackAdjust
[07/15 18:47:44     23s] *** Starting placeDesign default flow ***
[07/15 18:47:44     23s] <CMD> getPlaceMode -tdgpCteZeroDelayModeDelBuf -quiet
[07/15 18:47:44     23s] <CMD> set_global timing_enable_zero_delay_analysis_mode true
[07/15 18:47:44     23s] <CMD> getPlaceMode -quiet -useNonTimingDeleteBufferTree
[07/15 18:47:44     23s] <CMD> getPlaceMode -quiet -prePlaceOptSimplifyNetlist
[07/15 18:47:44     23s] <CMD> getPlaceMode -quiet -enablePrePlaceOptimizations
[07/15 18:47:44     23s] <CMD> getPlaceMode -quiet -prePlaceOptDecloneInv
[07/15 18:47:44     23s] <CMD> deleteBufferTree -decloneInv
[07/15 18:47:44     23s] ### Creating LA Mngr. totSessionCpu=0:00:23.7 mem=1768.7M
[07/15 18:47:44     23s] ### Creating LA Mngr, finished. totSessionCpu=0:00:23.7 mem=1768.7M
[07/15 18:47:44     23s] *** Start deleteBufferTree ***
[07/15 18:47:44     23s] Info: Detect buffers to remove automatically.
[07/15 18:47:44     23s] Analyzing netlist ...
[07/15 18:47:44     23s] Updating netlist
[07/15 18:47:44     23s] 
[07/15 18:47:44     23s] *summary: 32 instances (buffers/inverters) removed
[07/15 18:47:44     23s] *** Finish deleteBufferTree (0:00:00.1) ***
[07/15 18:47:44     23s] <CMD> getPlaceMode -tdgpCteZeroDelayModeDelBuf -quiet
[07/15 18:47:44     23s] <CMD> set_global timing_enable_zero_delay_analysis_mode false
[07/15 18:47:44     23s] <CMD> getAnalysisMode -quiet -honorClockDomains
[07/15 18:47:44     23s] <CMD> getPlaceMode -honorUserPathGroup -quiet
[07/15 18:47:44     23s] <CMD> getAnalysisMode -quiet -honorClockDomains
[07/15 18:47:44     23s] **INFO: Enable pre-place timing setting for timing analysis
[07/15 18:47:44     23s] Set Using Default Delay Limit as 101.
[07/15 18:47:44     23s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[07/15 18:47:44     23s] <CMD> set delaycal_use_default_delay_limit 101
[07/15 18:47:44     23s] Set Default Net Delay as 0 ps.
[07/15 18:47:44     23s] <CMD> set delaycal_default_net_delay 0
[07/15 18:47:44     23s] Set Default Net Load as 0 pF. 
[07/15 18:47:44     23s] <CMD> set delaycal_default_net_load 0
[07/15 18:47:44     23s] <CMD> set delaycal_default_net_load_ignore_for_ilm 0
[07/15 18:47:44     23s] <CMD> getAnalysisMode -clkSrcPath -quiet
[07/15 18:47:44     23s] <CMD> getAnalysisMode -clockPropagation -quiet
[07/15 18:47:44     23s] <CMD> getAnalysisMode -checkType -quiet
[07/15 18:47:44     23s] <CMD> buildTimingGraph
[07/15 18:47:44     23s] <CMD> getDelayCalMode -ignoreNetLoad -quiet
[07/15 18:47:44     23s] <CMD> getDelayCalMode -ignoreNetLoad -quiet
[07/15 18:47:44     23s] <CMD> setDelayCalMode -ignoreNetLoad true -quiet
[07/15 18:47:44     23s] **INFO: Analyzing IO path groups for slack adjustment
[07/15 18:47:44     23s] <CMD> get_global timing_enable_path_group_priority
[07/15 18:47:44     23s] <CMD> get_global timing_constraint_enable_group_path_resetting
[07/15 18:47:44     23s] <CMD> set_global timing_enable_path_group_priority false
[07/15 18:47:44     23s] <CMD> set_global timing_constraint_enable_group_path_resetting false
[07/15 18:47:44     23s] <CMD> getOptMode -allowPreCTSClkSrcPaths -quiet
[07/15 18:47:44     23s] <CMD> set_global _is_ipo_interactive_path_groups 1
[07/15 18:47:44     23s] <CMD> group_path -name in2reg_tmp.6155 -from {0x8 0xb} -to 0xc -ignore_source_of_trigger_arc
[07/15 18:47:44     23s] <CMD> getOptMode -allowPreCTSClkSrcPaths -quiet
[07/15 18:47:44     23s] <CMD> set_global _is_ipo_interactive_path_groups 1
[07/15 18:47:44     23s] <CMD> group_path -name in2out_tmp.6155 -from {0xf 0x12} -to 0x13 -ignore_source_of_trigger_arc
[07/15 18:47:44     23s] <CMD> set_global _is_ipo_interactive_path_groups 1
[07/15 18:47:44     23s] <CMD> group_path -name reg2reg_tmp.6155 -from 0x15 -to 0x16
[07/15 18:47:44     23s] <CMD> set_global _is_ipo_interactive_path_groups 1
[07/15 18:47:44     23s] <CMD> group_path -name reg2out_tmp.6155 -from 0x19 -to 0x1a
[07/15 18:47:44     23s] <CMD> setPathGroupOptions reg2reg_tmp.6155 -effortLevel high
[07/15 18:47:44     23s] Effort level <high> specified for reg2reg_tmp.6155 path_group
[07/15 18:47:44     23s] AAE_INFO: opIsDesignInPostRouteState() is 0
[07/15 18:47:44     23s] #################################################################################
[07/15 18:47:44     23s] # Design Stage: PreRoute
[07/15 18:47:44     23s] # Design Name: aska_dig
[07/15 18:47:44     23s] # Design Mode: 180nm
[07/15 18:47:44     23s] # Analysis Mode: MMMC Non-OCV 
[07/15 18:47:44     23s] # Parasitics Mode: No SPEF/RCDB 
[07/15 18:47:44     23s] # Signoff Settings: SI Off 
[07/15 18:47:44     23s] #################################################################################
[07/15 18:47:44     23s] Calculate delays in BcWc mode...
[07/15 18:47:44     23s] Topological Sorting (REAL = 0:00:00.0, MEM = 1788.0M, InitMEM = 1788.0M)
[07/15 18:47:44     23s] Start delay calculation (fullDC) (1 T). (MEM=1788.05)
[07/15 18:47:44     23s] End AAE Lib Interpolated Model. (MEM=1799.56 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 18:47:44     23s] Total number of fetched objects 1201
[07/15 18:47:44     23s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 18:47:44     23s] End delay calculation. (MEM=1839.25 CPU=0:00:00.1 REAL=0:00:00.0)
[07/15 18:47:44     23s] End delay calculation (fullDC). (MEM=1839.25 CPU=0:00:00.1 REAL=0:00:00.0)
[07/15 18:47:44     23s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1839.3M) ***
[07/15 18:47:44     24s] <CMD> reset_path_group -name in2reg_tmp.6155
[07/15 18:47:44     24s] <CMD> set_global _is_ipo_interactive_path_groups 0
[07/15 18:47:44     24s] <CMD> reset_path_group -name in2out_tmp.6155
[07/15 18:47:44     24s] <CMD> set_global _is_ipo_interactive_path_groups 0
[07/15 18:47:44     24s] **INFO: Disable pre-place timing setting for timing analysis
[07/15 18:47:44     24s] <CMD> setDelayCalMode -ignoreNetLoad false
[07/15 18:47:44     24s] Set Using Default Delay Limit as 1000.
[07/15 18:47:44     24s] <CMD> set delaycal_use_default_delay_limit 1000
[07/15 18:47:44     24s] Set Default Net Delay as 1000 ps.
[07/15 18:47:44     24s] <CMD> set delaycal_default_net_delay 1000ps
[07/15 18:47:44     24s] Set Default Net Load as 0.5 pF. 
[07/15 18:47:44     24s] <CMD> set delaycal_default_net_load 0.5pf
[07/15 18:47:44     24s] <CMD> set delaycal_default_net_load_ignore_for_ilm 0
[07/15 18:47:44     24s] <CMD> all_setup_analysis_views
[07/15 18:47:44     24s] <CMD> getPlaceMode -place_global_exp_ignore_low_effort_path_groups -quiet
[07/15 18:47:44     24s] <CMD> getPlaceMode -exp_slack_driven -quiet
[07/15 18:47:44     24s] <CMD> getAnalysisMode -quiet -honorClockDomains
[07/15 18:47:44     24s] **INFO: Pre-place timing setting for timing analysis already disabled
[07/15 18:47:44     24s] <CMD> getPlaceMode -quiet -place_global_exp_inverter_rewiring
[07/15 18:47:44     24s] <CMD> getPlaceMode -ignoreUnproperPowerInit -quiet
[07/15 18:47:44     24s] <CMD> getPlaceMode -quiet -expSkipGP
[07/15 18:47:44     24s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1829.7M, EPOCH TIME: 1721083664.551278
[07/15 18:47:44     24s] Deleted 0 physical inst  (cell - / prefix -).
[07/15 18:47:44     24s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.000, MEM:1829.7M, EPOCH TIME: 1721083664.551418
[07/15 18:47:44     24s] **Info: 'setTieHiLoMode -cell' setting is detected. The placed tie cells will be deleted from the design before placement. You can use command 'addTieHiLo' to add them back later in the flow.
[07/15 18:47:44     24s]   Deleted 0 logical insts of cell LOGIC1JI3V
[07/15 18:47:44     24s]   Deleted 0 logical insts of cell LOGIC0JI3V
[07/15 18:47:44     24s] INFO: #ExclusiveGroups=0
[07/15 18:47:44     24s] INFO: There are no Exclusive Groups.
[07/15 18:47:44     24s] *** Starting "NanoPlace(TM) placement v#4 (mem=1829.7M)" ...
[07/15 18:47:44     24s] <CMD> setDelayCalMode -engine feDc
[07/15 18:47:44     24s] Wait...
[07/15 18:47:44     24s] *** Build Buffered Sizing Timing Model
[07/15 18:47:44     24s] (cpu=0:00:00.2 mem=1845.7M) ***
[07/15 18:47:44     24s] *** Build Virtual Sizing Timing Model
[07/15 18:47:44     24s] (cpu=0:00:00.3 mem=1845.7M) ***
[07/15 18:47:44     24s] No user-set net weight.
[07/15 18:47:44     24s] Net fanout histogram:
[07/15 18:47:44     24s] 2		: 567 (47.2%) nets
[07/15 18:47:44     24s] 3		: 445 (37.1%) nets
[07/15 18:47:44     24s] 4     -	14	: 173 (14.4%) nets
[07/15 18:47:44     24s] 15    -	39	: 11 (0.9%) nets
[07/15 18:47:44     24s] 40    -	79	: 1 (0.1%) nets
[07/15 18:47:44     24s] 80    -	159	: 1 (0.1%) nets
[07/15 18:47:44     24s] 160   -	319	: 1 (0.1%) nets
[07/15 18:47:44     24s] 320   -	639	: 2 (0.2%) nets
[07/15 18:47:44     24s] 640   -	1279	: 0 (0.0%) nets
[07/15 18:47:44     24s] 1280  -	2559	: 0 (0.0%) nets
[07/15 18:47:44     24s] 2560  -	5119	: 0 (0.0%) nets
[07/15 18:47:44     24s] 5120+		: 0 (0.0%) nets
[07/15 18:47:44     24s] no activity file in design. spp won't run.
[07/15 18:47:44     24s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[07/15 18:47:44     24s] **WARN: (IMPSP-9042):	Scan chains were not defined, -place_global_ignore_scan option will be ignored.
[07/15 18:47:44     24s] Define the scan chains before using this option.
[07/15 18:47:44     24s] Type 'man IMPSP-9042' for more detail.
[07/15 18:47:44     24s] Processing tracks to init pin-track alignment.
[07/15 18:47:44     24s] z: 2, totalTracks: 1
[07/15 18:47:44     24s] z: 4, totalTracks: 1
[07/15 18:47:44     24s] z: 6, totalTracks: 1
[07/15 18:47:44     24s] #spOpts: N=180 hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 18:47:44     24s] All LLGs are deleted
[07/15 18:47:44     24s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:47:44     24s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:47:44     24s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1845.7M, EPOCH TIME: 1721083664.807257
[07/15 18:47:44     24s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1845.7M, EPOCH TIME: 1721083664.807339
[07/15 18:47:44     24s] #std cell=1167 (0 fixed + 1167 movable) #buf cell=0 #inv cell=111 #block=0 (0 floating + 0 preplaced)
[07/15 18:47:44     24s] #ioInst=0 #net=1201 #term=4760 #term/net=3.96, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=80
[07/15 18:47:44     24s] stdCell: 1167 single + 0 double + 0 multi
[07/15 18:47:44     24s] Total standard cell length = 10.7962 (mm), area = 0.0484 (mm^2)
[07/15 18:47:44     24s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1845.7M, EPOCH TIME: 1721083664.807694
[07/15 18:47:44     24s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:47:44     24s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:47:44     24s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1845.7M, EPOCH TIME: 1721083664.807851
[07/15 18:47:44     24s] Max number of tech site patterns supported in site array is 256.
[07/15 18:47:44     24s] Core basic site is core_ji3v
[07/15 18:47:44     24s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1845.7M, EPOCH TIME: 1721083664.815997
[07/15 18:47:44     24s] After signature check, allow fast init is true, keep pre-filter is true.
[07/15 18:47:44     24s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[07/15 18:47:44     24s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:1845.7M, EPOCH TIME: 1721083664.816151
[07/15 18:47:44     24s] SiteArray: non-trimmed site array dimensions = 45 x 723
[07/15 18:47:44     24s] SiteArray: use 176,128 bytes
[07/15 18:47:44     24s] SiteArray: current memory after site array memory allocation 1845.7M
[07/15 18:47:44     24s] SiteArray: FP blocked sites are writable
[07/15 18:47:44     24s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[07/15 18:47:44     24s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1845.7M, EPOCH TIME: 1721083664.816627
[07/15 18:47:44     24s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.010, REAL:0.001, MEM:1845.7M, EPOCH TIME: 1721083664.817181
[07/15 18:47:44     24s] SiteArray: number of non floorplan blocked sites for llg default is 32535
[07/15 18:47:44     24s] Atter site array init, number of instance map data is 0.
[07/15 18:47:44     24s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:1845.7M, EPOCH TIME: 1721083664.817437
[07/15 18:47:44     24s] 
[07/15 18:47:44     24s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:47:44     24s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:1845.7M, EPOCH TIME: 1721083664.817699
[07/15 18:47:44     24s] 
[07/15 18:47:44     24s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:47:44     24s] Average module density = 0.593.
[07/15 18:47:44     24s] Density for the design = 0.593.
[07/15 18:47:44     24s]        = stdcell_area 19279 sites (48367 um^2) / alloc_area 32535 sites (81624 um^2).
[07/15 18:47:44     24s] Pin Density = 0.1463.
[07/15 18:47:44     24s]             = total # of pins 4760 / total area 32535.
[07/15 18:47:44     24s] OPERPROF: Starting spSetupSpareRegionBox at level 1, MEM:1845.7M, EPOCH TIME: 1721083664.818114
[07/15 18:47:44     24s] OPERPROF: Finished spSetupSpareRegionBox at level 1, CPU:0.000, REAL:0.000, MEM:1845.7M, EPOCH TIME: 1721083664.818325
[07/15 18:47:44     24s] OPERPROF: Starting pre-place ADS at level 1, MEM:1845.7M, EPOCH TIME: 1721083664.818444
[07/15 18:47:44     24s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:1845.7M, EPOCH TIME: 1721083664.818886
[07/15 18:47:44     24s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:1845.7M, EPOCH TIME: 1721083664.818931
[07/15 18:47:44     24s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:1845.7M, EPOCH TIME: 1721083664.818976
[07/15 18:47:44     24s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:1845.7M, EPOCH TIME: 1721083664.819015
[07/15 18:47:44     24s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:1845.7M, EPOCH TIME: 1721083664.819051
[07/15 18:47:44     24s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.000, MEM:1845.7M, EPOCH TIME: 1721083664.819121
[07/15 18:47:44     24s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:1845.7M, EPOCH TIME: 1721083664.819163
[07/15 18:47:44     24s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:1845.7M, EPOCH TIME: 1721083664.819207
[07/15 18:47:44     24s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.000, REAL:0.000, MEM:1845.7M, EPOCH TIME: 1721083664.819244
[07/15 18:47:44     24s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.000, REAL:0.000, MEM:1845.7M, EPOCH TIME: 1721083664.819290
[07/15 18:47:44     24s] ADSU 0.593 -> 0.642. site 32535.000 -> 30051.800. GS 35.840
[07/15 18:47:44     24s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.000, REAL:0.001, MEM:1845.7M, EPOCH TIME: 1721083664.819916
[07/15 18:47:44     24s] OPERPROF: Starting spMPad at level 1, MEM:1797.7M, EPOCH TIME: 1721083664.820597
[07/15 18:47:44     24s] OPERPROF:   Starting spContextMPad at level 2, MEM:1797.7M, EPOCH TIME: 1721083664.820671
[07/15 18:47:44     24s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:1797.7M, EPOCH TIME: 1721083664.820712
[07/15 18:47:44     24s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.000, MEM:1797.7M, EPOCH TIME: 1721083664.820751
[07/15 18:47:44     24s] Initial padding reaches pin density 0.464 for top
[07/15 18:47:44     24s] InitPadU 0.642 -> 0.709 for top
[07/15 18:47:44     24s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1797.7M, EPOCH TIME: 1721083664.822153
[07/15 18:47:44     24s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.000, REAL:0.000, MEM:1797.7M, EPOCH TIME: 1721083664.822343
[07/15 18:47:44     24s] === lastAutoLevel = 8 
[07/15 18:47:44     24s] OPERPROF: Starting spInitNetWt at level 1, MEM:1797.7M, EPOCH TIME: 1721083664.822820
[07/15 18:47:44     24s] no activity file in design. spp won't run.
[07/15 18:47:44     24s] [spp] 0
[07/15 18:47:44     24s] [adp] 0:1:1:3
[07/15 18:47:45     24s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.220, REAL:0.221, MEM:1832.1M, EPOCH TIME: 1721083665.044229
[07/15 18:47:45     24s] Clock gating cells determined by native netlist tracing.
[07/15 18:47:45     24s] no activity file in design. spp won't run.
[07/15 18:47:45     24s] no activity file in design. spp won't run.
[07/15 18:47:45     24s] OPERPROF: Starting npMain at level 1, MEM:1832.1M, EPOCH TIME: 1721083665.089779
[07/15 18:47:46     24s] OPERPROF:   Starting npPlace at level 2, MEM:1856.1M, EPOCH TIME: 1721083666.095108
[07/15 18:47:46     24s] Iteration  1: Total net bbox = 2.210e+04 (8.70e+03 1.34e+04)
[07/15 18:47:46     24s]               Est.  stn bbox = 2.365e+04 (9.14e+03 1.45e+04)
[07/15 18:47:46     24s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1859.1M
[07/15 18:47:46     24s] Iteration  2: Total net bbox = 2.210e+04 (8.70e+03 1.34e+04)
[07/15 18:47:46     24s]               Est.  stn bbox = 2.365e+04 (9.14e+03 1.45e+04)
[07/15 18:47:46     24s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1859.1M
[07/15 18:47:46     24s] exp_mt_sequential is set from setPlaceMode option to 1
[07/15 18:47:46     24s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[07/15 18:47:46     24s] place_exp_mt_interval set to default 32
[07/15 18:47:46     24s] place_exp_mt_interval_bias (first half) set to default 0.750000
[07/15 18:47:46     24s] Iteration  3: Total net bbox = 1.560e+04 (1.01e+04 5.51e+03)
[07/15 18:47:46     24s]               Est.  stn bbox = 1.894e+04 (1.13e+04 7.59e+03)
[07/15 18:47:46     24s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1878.8M
[07/15 18:47:46     24s] Total number of setup views is 1.
[07/15 18:47:46     24s] Total number of active setup views is 1.
[07/15 18:47:46     24s] Active setup views:
[07/15 18:47:46     24s]     slow_functional_mode
[07/15 18:47:46     24s] Iteration  4: Total net bbox = 3.346e+04 (1.94e+04 1.41e+04)
[07/15 18:47:46     24s]               Est.  stn bbox = 3.955e+04 (2.36e+04 1.60e+04)
[07/15 18:47:46     24s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1880.5M
[07/15 18:47:46     25s] Iteration  5: Total net bbox = 3.297e+04 (1.86e+04 1.44e+04)
[07/15 18:47:46     25s]               Est.  stn bbox = 4.078e+04 (2.37e+04 1.71e+04)
[07/15 18:47:46     25s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1880.5M
[07/15 18:47:46     25s] OPERPROF:   Finished npPlace at level 2, CPU:0.400, REAL:0.426, MEM:1880.5M, EPOCH TIME: 1721083666.520715
[07/15 18:47:46     25s] OPERPROF: Finished npMain at level 1, CPU:0.400, REAL:1.432, MEM:1880.5M, EPOCH TIME: 1721083666.521522
[07/15 18:47:46     25s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1880.5M, EPOCH TIME: 1721083666.522002
[07/15 18:47:46     25s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[07/15 18:47:46     25s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:1880.5M, EPOCH TIME: 1721083666.522247
[07/15 18:47:46     25s] OPERPROF: Starting npMain at level 1, MEM:1880.5M, EPOCH TIME: 1721083666.522384
[07/15 18:47:46     25s] OPERPROF:   Starting npPlace at level 2, MEM:1880.5M, EPOCH TIME: 1721083666.526485
[07/15 18:47:46     25s] Iteration  6: Total net bbox = 3.469e+04 (1.97e+04 1.50e+04)
[07/15 18:47:46     25s]               Est.  stn bbox = 4.318e+04 (2.53e+04 1.79e+04)
[07/15 18:47:46     25s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 1896.5M
[07/15 18:47:46     25s] OPERPROF:   Finished npPlace at level 2, CPU:0.150, REAL:0.145, MEM:1896.5M, EPOCH TIME: 1721083666.671703
[07/15 18:47:46     25s] OPERPROF: Finished npMain at level 1, CPU:0.160, REAL:0.151, MEM:1896.5M, EPOCH TIME: 1721083666.672897
[07/15 18:47:46     25s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1896.5M, EPOCH TIME: 1721083666.673051
[07/15 18:47:46     25s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[07/15 18:47:46     25s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:1896.5M, EPOCH TIME: 1721083666.673149
[07/15 18:47:46     25s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1896.5M, EPOCH TIME: 1721083666.673202
[07/15 18:47:46     25s] Starting Early Global Route rough congestion estimation: mem = 1896.5M
[07/15 18:47:46     25s] <CMD> psp::embedded_egr_init_
[07/15 18:47:46     25s] (I)      ============================ Layers =============================
[07/15 18:47:46     25s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 18:47:46     25s] (I)      | DB# |  ID |                 Name |      Type | #Masks | Extra |
[07/15 18:47:46     25s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 18:47:46     25s] (I)      |  33 |   0 |                 CONT |       cut |      1 |       |
[07/15 18:47:46     25s] (I)      |   1 |   1 |                 MET1 |      wire |      1 |       |
[07/15 18:47:46     25s] (I)      |  34 |   1 |                 VIA1 |       cut |      1 |       |
[07/15 18:47:46     25s] (I)      |   2 |   2 |                 MET2 |      wire |      1 |       |
[07/15 18:47:46     25s] (I)      |  35 |   2 |                 VIA2 |       cut |      1 |       |
[07/15 18:47:46     25s] (I)      |   3 |   3 |                 MET3 |      wire |      1 |       |
[07/15 18:47:46     25s] (I)      |  36 |   3 |                 VIA3 |       cut |      1 |       |
[07/15 18:47:46     25s] (I)      |   4 |   4 |                 MET4 |      wire |      1 |       |
[07/15 18:47:46     25s] (I)      |  37 |   4 |                VIATP |       cut |      1 |       |
[07/15 18:47:46     25s] (I)      |   5 |   5 |                METTP |      wire |      1 |       |
[07/15 18:47:46     25s] (I)      |  38 |   5 |               VIATPL |       cut |      1 |       |
[07/15 18:47:46     25s] (I)      |   6 |   6 |               METTPL |      wire |      1 |       |
[07/15 18:47:46     25s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 18:47:46     25s] (I)      |  64 |  64 |              OVERLAP |   overlap |        |       |
[07/15 18:47:46     25s] (I)      |  65 |  65 |                 PIMP |   implant |        |       |
[07/15 18:47:46     25s] (I)      |  66 |  66 |                 NIMP |   implant |        |       |
[07/15 18:47:46     25s] (I)      |  67 |  67 |                NWELL |     other |        |    MS |
[07/15 18:47:46     25s] (I)      |  68 |  68 |                 DIFF | diffusion |        |    MS |
[07/15 18:47:46     25s] (I)      |   0 |   0 |                POLY1 |     other |        |    MS |
[07/15 18:47:46     25s] (I)      |  69 |  69 |               LOCKED |     other |        |       |
[07/15 18:47:46     25s] (I)      |  70 |  70 |              LOCKED1 |     other |        |       |
[07/15 18:47:46     25s] (I)      |  71 |  71 |              LOCKED2 |     other |        |       |
[07/15 18:47:46     25s] (I)      |  72 |  72 |              LOCKED3 |     other |        |       |
[07/15 18:47:46     25s] (I)      |  73 |  73 |              LOCKED4 |     other |        |       |
[07/15 18:47:46     25s] (I)      |  74 |  74 |                   MV |     other |        |    MS |
[07/15 18:47:46     25s] (I)      |  75 |  75 |                PWELL |     other |        |    MS |
[07/15 18:47:46     25s] (I)      |  76 |  76 |                  PAD |     other |        |    MS |
[07/15 18:47:46     25s] (I)      |  77 |  77 |                 VIA4 |     other |        |    MS |
[07/15 18:47:46     25s] (I)      |  78 |  78 |                 SBLK |     other |        |    MS |
[07/15 18:47:46     25s] (I)      |  79 |  79 |                NOPIM |     other |        |    MS |
[07/15 18:47:46     25s] (I)      |  80 |  80 |                 CAPM |     other |        |    MS |
[07/15 18:47:46     25s] (I)      |  81 |  81 |                 MET5 |     other |        |    MS |
[07/15 18:47:46     25s] (I)      |  82 |  82 |                  LDP |     other |        |    MS |
[07/15 18:47:46     25s] (I)      |  83 |  83 |                NODRC |     other |        |    MS |
[07/15 18:47:46     25s] (I)      |  84 |  84 |               DIODEF |     other |        |    MS |
[07/15 18:47:46     25s] (I)      |  85 |  85 |                  ESD |     other |        |    MS |
[07/15 18:47:46     25s] (I)      |  86 |  86 |                  LDN |     other |        |    MS |
[07/15 18:47:46     25s] (I)      |  87 |  87 |                   CF |     other |        |    MS |
[07/15 18:47:46     25s] (I)      |  88 |  88 |                 HRES |     other |        |    MS |
[07/15 18:47:46     25s] (I)      |  89 |  89 |                  ALN |     other |        |    MS |
[07/15 18:47:46     25s] (I)      |  90 |  90 |               DNWELL |     other |        |    MS |
[07/15 18:47:46     25s] (I)      |  91 |  91 |                 IOID |     other |        |    MS |
[07/15 18:47:46     25s] (I)      |  92 |  92 |                 MRES |     other |        |    MS |
[07/15 18:47:46     25s] (I)      |  93 |  93 |                  NW1 |     other |        |    MS |
[07/15 18:47:46     25s] (I)      |  94 |  94 |                  PW1 |     other |        |    MS |
[07/15 18:47:46     25s] (I)      |  95 |  95 |                  NW2 |     other |        |    MS |
[07/15 18:47:46     25s] (I)      |  96 |  96 |                  PW2 |     other |        |    MS |
[07/15 18:47:46     25s] (I)      |  97 |  97 |               BLKALL |     other |        |    MS |
[07/15 18:47:46     25s] (I)      |  98 |  98 |               BIPDEF |     other |        |    MS |
[07/15 18:47:46     25s] (I)      |  99 |  99 |                 NIFE |     other |        |    MS |
[07/15 18:47:46     25s] (I)      | 100 | 100 |               SUBCUT |     other |        |    MS |
[07/15 18:47:46     25s] (I)      | 101 | 101 |               FAMARK |     other |        |    MS |
[07/15 18:47:46     25s] (I)      | 102 | 102 |               RESDEF |     other |        |    MS |
[07/15 18:47:46     25s] (I)      | 103 | 103 |               CAPDEF |     other |        |    MS |
[07/15 18:47:46     25s] (I)      | 104 | 104 |               INDDEF |     other |        |    MS |
[07/15 18:47:46     25s] (I)      | 105 | 105 |                  RAC |     other |        |    MS |
[07/15 18:47:46     25s] (I)      | 106 | 106 |                XFLAY |     other |        |    MS |
[07/15 18:47:46     25s] (I)      | 107 | 107 |                HVGOX |     other |        |    MS |
[07/15 18:47:46     25s] (I)      | 108 | 108 |              HVPWELL |     other |        |    MS |
[07/15 18:47:46     25s] (I)      | 109 | 109 |              HVNWELL |     other |        |    MS |
[07/15 18:47:46     25s] (I)      | 110 | 110 |                  SOI |     other |        |    MS |
[07/15 18:47:46     25s] (I)      | 111 | 111 |                  PDD |     other |        |    MS |
[07/15 18:47:46     25s] (I)      | 112 | 112 |                  SCI |     other |        |    MS |
[07/15 18:47:46     25s] (I)      | 113 | 113 |                  SSD |     other |        |    MS |
[07/15 18:47:46     25s] (I)      | 114 | 114 |                 DEPL |     other |        |    MS |
[07/15 18:47:46     25s] (I)      | 115 | 115 |                  LPM |     other |        |    MS |
[07/15 18:47:46     25s] (I)      | 116 | 116 |                  LNM |     other |        |    MS |
[07/15 18:47:46     25s] (I)      | 117 | 117 |                ISOPW |     other |        |    MS |
[07/15 18:47:46     25s] (I)      | 118 | 118 |                  SOC |     other |        |    MS |
[07/15 18:47:46     25s] (I)      | 119 | 119 |                 DMOS |     other |        |    MS |
[07/15 18:47:46     25s] (I)      | 120 | 120 |               DEVLBL |     other |        |    MS |
[07/15 18:47:46     25s] (I)      | 121 | 121 |             DNWELLMV |     other |        |    MS |
[07/15 18:47:46     25s] (I)      | 122 | 122 |                PWBLK |     other |        |    MS |
[07/15 18:47:46     25s] (I)      | 123 | 123 |               PHODEF |     other |        |    MS |
[07/15 18:47:46     25s] (I)      | 124 | 124 |                  LNO |     other |        |    MS |
[07/15 18:47:46     25s] (I)      | 125 | 125 |                 VIA5 |     other |        |    MS |
[07/15 18:47:46     25s] (I)      | 126 | 126 |                 MET6 |     other |        |    MS |
[07/15 18:47:46     25s] (I)      | 127 | 127 |               HVDEPL |     other |        |    MS |
[07/15 18:47:46     25s] (I)      | 128 | 128 |              CAPM23F |     other |        |    MS |
[07/15 18:47:46     25s] (I)      | 129 | 129 |             CAPMH23F |     other |        |    MS |
[07/15 18:47:46     25s] (I)      | 130 | 130 |              CAPM34F |     other |        |    MS |
[07/15 18:47:46     25s] (I)      | 131 | 131 |             CAPMH34F |     other |        |    MS |
[07/15 18:47:46     25s] (I)      | 132 | 132 |              CAPM45F |     other |        |    MS |
[07/15 18:47:46     25s] (I)      | 133 | 133 |             CAPMH45F |     other |        |    MS |
[07/15 18:47:46     25s] (I)      | 134 | 134 |              CAPM56F |     other |        |    MS |
[07/15 18:47:46     25s] (I)      | 135 | 135 |             CAPMH56F |     other |        |    MS |
[07/15 18:47:46     25s] (I)      | 136 | 136 |                CAPM2 |     other |        |    MS |
[07/15 18:47:46     25s] (I)      | 137 | 137 |                CAPM3 |     other |        |    MS |
[07/15 18:47:46     25s] (I)      | 138 | 138 |                  DNC |     other |        |    MS |
[07/15 18:47:46     25s] (I)      | 139 | 139 |                  DPC |     other |        |    MS |
[07/15 18:47:46     25s] (I)      | 140 | 140 |                LNDEV |     other |        |    MS |
[07/15 18:47:46     25s] (I)      | 141 | 141 |                  HNW |     other |        |    MS |
[07/15 18:47:46     25s] (I)      | 142 | 142 |                  NDF |     other |        |    MS |
[07/15 18:47:46     25s] (I)      | 143 | 143 |                  PDF |     other |        |    MS |
[07/15 18:47:46     25s] (I)      | 144 | 144 |                  DTI |     other |        |    MS |
[07/15 18:47:46     25s] (I)      | 145 | 145 |                UVWIN |     other |        |    MS |
[07/15 18:47:46     25s] (I)      | 146 | 146 |               ANODOP |     other |        |    MS |
[07/15 18:47:46     25s] (I)      | 147 | 147 |               CATDOP |     other |        |    MS |
[07/15 18:47:46     25s] (I)      | 148 | 148 |                  AML |     other |        |    MS |
[07/15 18:47:46     25s] (I)      | 149 | 149 |                BNIMP |     other |        |    MS |
[07/15 18:47:46     25s] (I)      | 150 | 150 |                  LPW |     other |        |    MS |
[07/15 18:47:46     25s] (I)      | 151 | 151 |                  LNW |     other |        |    MS |
[07/15 18:47:46     25s] (I)      | 152 | 152 |                   BP |     other |        |    MS |
[07/15 18:47:46     25s] (I)      | 153 | 153 |                CAPMH |     other |        |    MS |
[07/15 18:47:46     25s] (I)      | 154 | 154 |               CAPMH2 |     other |        |    MS |
[07/15 18:47:46     25s] (I)      | 155 | 155 |               CAPMH3 |     other |        |    MS |
[07/15 18:47:46     25s] (I)      | 156 | 156 |               LDDBLK |     other |        |    MS |
[07/15 18:47:46     25s] (I)      | 157 | 157 |                  STI |     other |        |    MS |
[07/15 18:47:46     25s] (I)      | 158 | 158 |                  LVT |     other |        |    MS |
[07/15 18:47:46     25s] (I)      | 159 | 159 |               NWELL3 |     other |        |    MS |
[07/15 18:47:46     25s] (I)      | 160 | 160 |               PWELL3 |     other |        |    MS |
[07/15 18:47:46     25s] (I)      | 161 | 161 |                ngate |     other |        |    MS |
[07/15 18:47:46     25s] (I)      | 162 | 162 |                pgate |     other |        |    MS |
[07/15 18:47:46     25s] (I)      | 163 | 163 |                  sub |     other |        |    MS |
[07/15 18:47:46     25s] (I)      | 164 | 164 |              polyres |     other |        |    MS |
[07/15 18:47:46     25s] (I)      | 165 | 165 |               allres |     other |        |    MS |
[07/15 18:47:46     25s] (I)      | 166 | 166 |                  nsd |     other |        |    MS |
[07/15 18:47:46     25s] (I)      | 167 | 167 |                  psd |     other |        |    MS |
[07/15 18:47:46     25s] (I)      | 168 | 168 |               SUBEXT |     other |        |    MS |
[07/15 18:47:46     25s] (I)      | 169 | 169 |               SUBDEV |     other |        |    MS |
[07/15 18:47:46     25s] (I)      | 170 | 170 |                NGIMP |     other |        |    MS |
[07/15 18:47:46     25s] (I)      | 171 | 171 |                  ULN |     other |        |    MS |
[07/15 18:47:46     25s] (I)      | 172 | 172 |                 PPLN |     other |        |    MS |
[07/15 18:47:46     25s] (I)      | 173 | 173 |                 NNLN |     other |        |    MS |
[07/15 18:47:46     25s] (I)      | 174 | 174 |                 NWLN |     other |        |    MS |
[07/15 18:47:46     25s] (I)      | 175 | 175 |                 PWLN |     other |        |    MS |
[07/15 18:47:46     25s] (I)      | 176 | 176 |               NWELL5 |     other |        |    MS |
[07/15 18:47:46     25s] (I)      | 177 | 177 |               PWELL5 |     other |        |    MS |
[07/15 18:47:46     25s] (I)      | 178 | 178 |                  SVT |     other |        |    MS |
[07/15 18:47:46     25s] (I)      | 179 | 179 |               CORNER |     other |        |    MS |
[07/15 18:47:46     25s] (I)      | 180 | 180 |               PIMIDE |     other |        |    MS |
[07/15 18:47:46     25s] (I)      | 181 | 181 |                 EMIR |     other |        |    MS |
[07/15 18:47:46     25s] (I)      | 182 | 182 |             DONOTUSE |     other |        |    MS |
[07/15 18:47:46     25s] (I)      | 183 | 183 |          LOCKED_slot |     other |        |       |
[07/15 18:47:46     25s] (I)      | 184 | 184 |         LOCKED1_slot |     other |        |       |
[07/15 18:47:46     25s] (I)      | 185 | 185 |         LOCKED2_slot |     other |        |       |
[07/15 18:47:46     25s] (I)      | 186 | 186 |         LOCKED3_slot |     other |        |       |
[07/15 18:47:46     25s] (I)      | 187 | 187 |         LOCKED4_slot |     other |        |       |
[07/15 18:47:46     25s] (I)      | 188 | 188 |           POLY1_slot |     other |        |       |
[07/15 18:47:46     25s] (I)      | 189 | 189 |            MET1_slot |     other |        |       |
[07/15 18:47:46     25s] (I)      | 190 | 190 |            VIA1_slot |     other |        |       |
[07/15 18:47:46     25s] (I)      | 191 | 191 |            MET2_slot |     other |        |       |
[07/15 18:47:46     25s] (I)      | 192 | 192 |            VIA2_slot |     other |        |       |
[07/15 18:47:46     25s] (I)      | 193 | 193 |            MET3_slot |     other |        |       |
[07/15 18:47:46     25s] (I)      | 194 | 194 |            VIA3_slot |     other |        |       |
[07/15 18:47:46     25s] (I)      | 195 | 195 |            MET4_slot |     other |        |       |
[07/15 18:47:46     25s] (I)      | 196 | 196 |           VIATP_slot |     other |        |       |
[07/15 18:47:46     25s] (I)      | 197 | 197 |           METTP_slot |     other |        |       |
[07/15 18:47:46     25s] (I)      | 198 | 198 |          VIATPL_slot |     other |        |       |
[07/15 18:47:46     25s] (I)      | 199 | 199 |          METTPL_slot |     other |        |       |
[07/15 18:47:46     25s] (I)      | 200 | 200 |             Unrouted |     other |        |       |
[07/15 18:47:46     25s] (I)      | 201 | 201 |             Canplace |     other |        |       |
[07/15 18:47:46     25s] (I)      | 202 | 202 |         Cannotoccupy |     other |        |       |
[07/15 18:47:46     25s] (I)      | 203 | 203 |                Group |     other |        |       |
[07/15 18:47:46     25s] (I)      | 204 | 204 |                  Row |     other |        |       |
[07/15 18:47:46     25s] (I)      | 205 | 205 |               marker |     other |        |       |
[07/15 18:47:46     25s] (I)      | 206 | 206 |         changedLayer |     other |        |       |
[07/15 18:47:46     25s] (I)      | 207 | 207 |           designFlow |     other |        |       |
[07/15 18:47:46     25s] (I)      | 208 | 208 |                unset |     other |        |       |
[07/15 18:47:46     25s] (I)      | 209 | 209 |              unknown |     other |        |       |
[07/15 18:47:46     25s] (I)      | 210 | 210 |               supply |     other |        |       |
[07/15 18:47:46     25s] (I)      | 211 | 211 |                spike |     other |        |       |
[07/15 18:47:46     25s] (I)      | 212 | 212 |               resist |     other |        |       |
[07/15 18:47:46     25s] (I)      | 213 | 213 |                  hiz |     other |        |       |
[07/15 18:47:46     25s] (I)      | 214 | 214 |                drive |     other |        |       |
[07/15 18:47:46     25s] (I)      | 215 | 215 |               select |     other |        |       |
[07/15 18:47:46     25s] (I)      | 216 | 216 |               hilite |     other |        |       |
[07/15 18:47:46     25s] (I)      | 217 | 217 |                   y9 |     other |        |       |
[07/15 18:47:46     25s] (I)      | 218 | 218 |                   y8 |     other |        |       |
[07/15 18:47:46     25s] (I)      | 219 | 219 |                   y7 |     other |        |       |
[07/15 18:47:46     25s] (I)      | 220 | 220 |                   y6 |     other |        |       |
[07/15 18:47:46     25s] (I)      | 221 | 221 |                   y5 |     other |        |       |
[07/15 18:47:46     25s] (I)      | 222 | 222 |                   y4 |     other |        |       |
[07/15 18:47:46     25s] (I)      | 223 | 223 |                   y3 |     other |        |       |
[07/15 18:47:46     25s] (I)      | 224 | 224 |                   y2 |     other |        |       |
[07/15 18:47:46     25s] (I)      | 225 | 225 |                   y1 |     other |        |       |
[07/15 18:47:46     25s] (I)      | 226 | 226 |                   y0 |     other |        |       |
[07/15 18:47:46     25s] (I)      | 227 | 227 |              stretch |     other |        |       |
[07/15 18:47:46     25s] (I)      | 228 | 228 |                 snap |     other |        |       |
[07/15 18:47:46     25s] (I)      | 229 | 229 |            edgeLayer |     other |        |       |
[07/15 18:47:46     25s] (I)      | 230 | 230 |                 axis |     other |        |       |
[07/15 18:47:46     25s] (I)      | 231 | 231 |                  pin |     other |        |       |
[07/15 18:47:46     25s] (I)      | 232 | 232 |                 wire |     other |        |       |
[07/15 18:47:46     25s] (I)      | 233 | 233 |               device |     other |        |       |
[07/15 18:47:46     25s] (I)      | 234 | 234 |               border |     other |        |       |
[07/15 18:47:46     25s] (I)      | 235 | 235 |                 text |     other |        |       |
[07/15 18:47:46     25s] (I)      | 236 | 236 |            softFence |     other |        |       |
[07/15 18:47:46     25s] (I)      | 237 | 237 |            hardFence |     other |        |       |
[07/15 18:47:46     25s] (I)      | 238 | 238 |                align |     other |        |       |
[07/15 18:47:46     25s] (I)      | 239 | 239 |           prBoundary |     other |        |       |
[07/15 18:47:46     25s] (I)      | 240 | 240 |             instance |     other |        |       |
[07/15 18:47:46     25s] (I)      | 241 | 241 |             annotate |     other |        |       |
[07/15 18:47:46     25s] (I)      | 242 | 242 |                 grid |     other |        |       |
[07/15 18:47:46     25s] (I)      | 243 | 243 |           background |     other |        |       |
[07/15 18:47:46     25s] (I)      | 244 | 244 |            substrate |     other |        |       |
[07/15 18:47:46     25s] (I)      | 245 | 245 |     solderMaskBottom |     other |        |       |
[07/15 18:47:46     25s] (I)      | 246 | 246 |    beginGenericLayer |     other |        |       |
[07/15 18:47:46     25s] (I)      | 247 | 247 | internalGenericLayer |     other |        |       |
[07/15 18:47:46     25s] (I)      | 248 | 248 |      endGenericLayer |     other |        |       |
[07/15 18:47:46     25s] (I)      | 249 | 249 |        solderMaskTop |     other |        |       |
[07/15 18:47:46     25s] (I)      | 250 | 250 |                drill |     other |        |       |
[07/15 18:47:46     25s] (I)      | 251 | 251 |             wirebond |     other |        |       |
[07/15 18:47:46     25s] (I)      | 252 | 252 |  wirebondFingerGuide |     other |        |       |
[07/15 18:47:46     25s] (I)      | 253 | 253 |     assemblyBoundary |     other |        |       |
[07/15 18:47:46     25s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 18:47:46     25s] (I)      Started Import and model ( Curr Mem: 1896.53 MB )
[07/15 18:47:46     25s] (I)      Default pattern map key = aska_dig_default.
[07/15 18:47:46     25s] (I)      == Non-default Options ==
[07/15 18:47:46     25s] (I)      Print mode                                         : 2
[07/15 18:47:46     25s] (I)      Stop if highly congested                           : false
[07/15 18:47:46     25s] (I)      Maximum routing layer                              : 4
[07/15 18:47:46     25s] (I)      Assign partition pins                              : false
[07/15 18:47:46     25s] (I)      Support large GCell                                : true
[07/15 18:47:46     25s] (I)      Number of threads                                  : 1
[07/15 18:47:46     25s] (I)      Number of rows per GCell                           : 4
[07/15 18:47:46     25s] (I)      Max num rows per GCell                             : 32
[07/15 18:47:46     25s] (I)      Method to set GCell size                           : row
[07/15 18:47:46     25s] (I)      Counted 402 PG shapes. We will not process PG shapes layer by layer.
[07/15 18:47:46     25s] (I)      Use row-based GCell size
[07/15 18:47:46     25s] (I)      Use row-based GCell align
[07/15 18:47:46     25s] (I)      layer 0 area = 202000
[07/15 18:47:46     25s] (I)      layer 1 area = 202000
[07/15 18:47:46     25s] (I)      layer 2 area = 202000
[07/15 18:47:46     25s] (I)      layer 3 area = 202000
[07/15 18:47:46     25s] (I)      GCell unit size   : 4480
[07/15 18:47:46     25s] (I)      GCell multiplier  : 4
[07/15 18:47:46     25s] (I)      GCell row height  : 4480
[07/15 18:47:46     25s] (I)      Actual row height : 4480
[07/15 18:47:46     25s] (I)      GCell align ref   : 20160 20160
[07/15 18:47:46     25s] [NR-eGR] Track table information for default rule: 
[07/15 18:47:46     25s] [NR-eGR] MET1 has single uniform track structure
[07/15 18:47:46     25s] [NR-eGR] MET2 has single uniform track structure
[07/15 18:47:46     25s] [NR-eGR] MET3 has single uniform track structure
[07/15 18:47:46     25s] [NR-eGR] MET4 has single uniform track structure
[07/15 18:47:46     25s] [NR-eGR] METTP has single uniform track structure
[07/15 18:47:46     25s] [NR-eGR] METTPL has single uniform track structure
[07/15 18:47:46     25s] (I)      ================= Default via ==================
[07/15 18:47:46     25s] (I)      +---+--------------------+---------------------+
[07/15 18:47:46     25s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut     |
[07/15 18:47:46     25s] (I)      +---+--------------------+---------------------+
[07/15 18:47:46     25s] (I)      | 1 |    2  VIA1_Y_so    |   32  VIA1_CV1_hd   |
[07/15 18:47:46     25s] (I)      | 2 |   38  VIA2_so      |   61  VIA2_CV1_so   |
[07/15 18:47:46     25s] (I)      | 3 |   74  VIA3_so      |   93  VIA3_CH2_so   |
[07/15 18:47:46     25s] (I)      | 4 |  117  VIATPne_Y_so |  132  VIATP_CH2s_so |
[07/15 18:47:46     25s] (I)      | 5 |  145  VIATPL_so    |  150  VIATPL_CV_so  |
[07/15 18:47:46     25s] (I)      +---+--------------------+---------------------+
[07/15 18:47:46     25s] [NR-eGR] Read 260 PG shapes
[07/15 18:47:46     25s] [NR-eGR] Read 0 clock shapes
[07/15 18:47:46     25s] [NR-eGR] Read 0 other shapes
[07/15 18:47:46     25s] [NR-eGR] #Routing Blockages  : 0
[07/15 18:47:46     25s] [NR-eGR] #Instance Blockages : 0
[07/15 18:47:46     25s] [NR-eGR] #PG Blockages       : 260
[07/15 18:47:46     25s] [NR-eGR] #Halo Blockages     : 0
[07/15 18:47:46     25s] [NR-eGR] #Boundary Blockages : 0
[07/15 18:47:46     25s] [NR-eGR] #Clock Blockages    : 0
[07/15 18:47:46     25s] [NR-eGR] #Other Blockages    : 0
[07/15 18:47:46     25s] (I)      Design has 0 blackboxes considered as all layer blockages.
[07/15 18:47:46     25s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[07/15 18:47:46     25s] [NR-eGR] Read 1201 nets ( ignored 0 )
[07/15 18:47:46     25s] (I)      early_global_route_priority property id does not exist.
[07/15 18:47:46     25s] (I)      Read Num Blocks=260  Num Prerouted Wires=0  Num CS=0
[07/15 18:47:46     25s] (I)      Layer 1 (V) : #blockages 260 : #preroutes 0
[07/15 18:47:46     25s] (I)      Layer 2 (H) : #blockages 0 : #preroutes 0
[07/15 18:47:46     25s] (I)      Layer 3 (V) : #blockages 0 : #preroutes 0
[07/15 18:47:46     25s] (I)      Number of ignored nets                =      0
[07/15 18:47:46     25s] (I)      Number of connected nets              =      0
[07/15 18:47:46     25s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[07/15 18:47:46     25s] (I)      Number of clock nets                  =      2.  Ignored: No
[07/15 18:47:46     25s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[07/15 18:47:46     25s] (I)      Number of special nets                =      0.  Ignored: Yes
[07/15 18:47:46     25s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[07/15 18:47:46     25s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[07/15 18:47:46     25s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[07/15 18:47:46     25s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[07/15 18:47:46     25s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[07/15 18:47:46     25s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[07/15 18:47:46     25s] (I)      Ndr track 0 does not exist
[07/15 18:47:46     25s] (I)      ---------------------Grid Graph Info--------------------
[07/15 18:47:46     25s] (I)      Routing area        : (0, 0) - (445200, 241920)
[07/15 18:47:46     25s] (I)      Core area           : (20160, 20160) - (425040, 221760)
[07/15 18:47:46     25s] (I)      Site width          :   560  (dbu)
[07/15 18:47:46     25s] (I)      Row height          :  4480  (dbu)
[07/15 18:47:46     25s] (I)      GCell row height    :  4480  (dbu)
[07/15 18:47:46     25s] (I)      GCell width         : 17920  (dbu)
[07/15 18:47:46     25s] (I)      GCell height        : 17920  (dbu)
[07/15 18:47:46     25s] (I)      Grid                :    25    14     4
[07/15 18:47:46     25s] (I)      Layer numbers       :     1     2     3     4
[07/15 18:47:46     25s] (I)      Vertical capacity   :     0 17920     0 17920
[07/15 18:47:46     25s] (I)      Horizontal capacity :     0     0 17920     0
[07/15 18:47:46     25s] (I)      Default wire width  :   230   280   280   280
[07/15 18:47:46     25s] (I)      Default wire space  :   230   280   280   280
[07/15 18:47:46     25s] (I)      Default wire pitch  :   460   560   560   560
[07/15 18:47:46     25s] (I)      Default pitch size  :   460   560   560   560
[07/15 18:47:46     25s] (I)      First track coord   :   280   280   280   280
[07/15 18:47:46     25s] (I)      Num tracks per GCell: 38.96 32.00 32.00 32.00
[07/15 18:47:46     25s] (I)      Total num of tracks :   432   795   432   795
[07/15 18:47:46     25s] (I)      Num of masks        :     1     1     1     1
[07/15 18:47:46     25s] (I)      Num of trim masks   :     0     0     0     0
[07/15 18:47:46     25s] (I)      --------------------------------------------------------
[07/15 18:47:46     25s] 
[07/15 18:47:46     25s] [NR-eGR] ============ Routing rule table ============
[07/15 18:47:46     25s] [NR-eGR] Rule id: 0  Nets: 1201
[07/15 18:47:46     25s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[07/15 18:47:46     25s] (I)                    Layer    2    3    4 
[07/15 18:47:46     25s] (I)                    Pitch  560  560  560 
[07/15 18:47:46     25s] (I)             #Used tracks    1    1    1 
[07/15 18:47:46     25s] (I)       #Fully used tracks    1    1    1 
[07/15 18:47:46     25s] [NR-eGR] ========================================
[07/15 18:47:46     25s] [NR-eGR] 
[07/15 18:47:46     25s] (I)      =============== Blocked Tracks ===============
[07/15 18:47:46     25s] (I)      +-------+---------+----------+---------------+
[07/15 18:47:46     25s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[07/15 18:47:46     25s] (I)      +-------+---------+----------+---------------+
[07/15 18:47:46     25s] (I)      |     1 |       0 |        0 |         0.00% |
[07/15 18:47:46     25s] (I)      |     2 |   11130 |     1566 |        14.07% |
[07/15 18:47:46     25s] (I)      |     3 |   10800 |        0 |         0.00% |
[07/15 18:47:46     25s] (I)      |     4 |   11130 |        0 |         0.00% |
[07/15 18:47:46     25s] (I)      +-------+---------+----------+---------------+
[07/15 18:47:46     25s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1896.53 MB )
[07/15 18:47:46     25s] (I)      Reset routing kernel
[07/15 18:47:46     25s] (I)      numLocalWires=3926  numGlobalNetBranches=1422  numLocalNetBranches=543
[07/15 18:47:46     25s] (I)      totalPins=4760  totalGlobalPin=2410 (50.63%)
[07/15 18:47:46     25s] (I)      total 2D Cap : 31506 = (10800 H, 20706 V)
[07/15 18:47:46     25s] (I)      
[07/15 18:47:46     25s] (I)      ============  Phase 1a Route ============
[07/15 18:47:46     25s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[07/15 18:47:46     25s] (I)      Usage: 2443 = (1484 H, 959 V) = (13.74% H, 4.63% V) = (2.659e+04um H, 1.719e+04um V)
[07/15 18:47:46     25s] (I)      
[07/15 18:47:46     25s] (I)      ============  Phase 1b Route ============
[07/15 18:47:46     25s] (I)      Usage: 2443 = (1484 H, 959 V) = (13.74% H, 4.63% V) = (2.659e+04um H, 1.719e+04um V)
[07/15 18:47:46     25s] (I)      eGR overflow: 0.00% H + 0.00% V
[07/15 18:47:46     25s] 
[07/15 18:47:46     25s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[07/15 18:47:46     25s] <CMD> psp::embedded_egr_term_
[07/15 18:47:46     25s] Finished Early Global Route rough congestion estimation: mem = 1896.5M
[07/15 18:47:46     25s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.030, REAL:0.027, MEM:1896.5M, EPOCH TIME: 1721083666.699811
[07/15 18:47:46     25s] earlyGlobalRoute rough estimation gcell size 4 row height
[07/15 18:47:46     25s] OPERPROF: Starting CDPad at level 1, MEM:1896.5M, EPOCH TIME: 1721083666.699884
[07/15 18:47:46     25s] CDPadU 0.709 -> 0.719. R=0.641, N=1167, GS=17.920
[07/15 18:47:46     25s] OPERPROF: Finished CDPad at level 1, CPU:0.000, REAL:0.003, MEM:1896.5M, EPOCH TIME: 1721083666.702741
[07/15 18:47:46     25s] OPERPROF: Starting npMain at level 1, MEM:1896.5M, EPOCH TIME: 1721083666.702970
[07/15 18:47:46     25s] OPERPROF:   Starting npPlace at level 2, MEM:1896.5M, EPOCH TIME: 1721083666.706830
[07/15 18:47:46     25s] OPERPROF:   Finished npPlace at level 2, CPU:0.000, REAL:0.004, MEM:1898.2M, EPOCH TIME: 1721083666.710412
[07/15 18:47:46     25s] OPERPROF: Finished npMain at level 1, CPU:0.010, REAL:0.009, MEM:1898.2M, EPOCH TIME: 1721083666.711514
[07/15 18:47:46     25s] Global placement CDP skipped at cutLevel 7.
[07/15 18:47:46     25s] Iteration  7: Total net bbox = 3.897e+04 (2.38e+04 1.52e+04)
[07/15 18:47:46     25s]               Est.  stn bbox = 4.772e+04 (2.96e+04 1.81e+04)
[07/15 18:47:46     25s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1898.2M
[07/15 18:47:46     25s] 
[07/15 18:47:46     25s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[07/15 18:47:46     25s] TLC MultiMap info (StdDelay):
[07/15 18:47:46     25s]   : fast_corner + fast_liberty + 1 + no RcCorner := 41.6ps
[07/15 18:47:46     25s]   : fast_corner + fast_liberty + 1 + min_rc := 44.3ps
[07/15 18:47:46     25s]   : slow_corner + slow_liberty + 1 + no RcCorner := 84.3ps
[07/15 18:47:46     25s]   : slow_corner + slow_liberty + 1 + max_rc := 91ps
[07/15 18:47:46     25s]  Setting StdDelay to: 91ps
[07/15 18:47:46     25s] 
[07/15 18:47:46     25s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[07/15 18:47:46     25s] nrCritNet: 0.00% ( 0 / 1201 ) cutoffSlk: 214748364.7ps stdDelay: 91.0ps
[07/15 18:47:47     25s] nrCritNet: 0.00% ( 0 / 1201 ) cutoffSlk: 214748364.7ps stdDelay: 91.0ps
[07/15 18:47:47     25s] Iteration  8: Total net bbox = 3.897e+04 (2.38e+04 1.52e+04)
[07/15 18:47:47     25s]               Est.  stn bbox = 4.772e+04 (2.96e+04 1.81e+04)
[07/15 18:47:47     25s]               cpu = 0:00:00.5 real = 0:00:01.0 mem = 1898.2M
[07/15 18:47:47     25s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1898.2M, EPOCH TIME: 1721083667.185376
[07/15 18:47:47     25s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[07/15 18:47:47     25s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:1898.2M, EPOCH TIME: 1721083667.185494
[07/15 18:47:47     25s] Legalizing MH Cells... 0 / 0 (level 8)
[07/15 18:47:47     25s] No instances found in the vector
[07/15 18:47:47     25s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1898.2M, DRC: 0)
[07/15 18:47:47     25s] 0 (out of 0) MH cells were successfully legalized.
[07/15 18:47:47     25s] OPERPROF: Starting npMain at level 1, MEM:1898.2M, EPOCH TIME: 1721083667.185652
[07/15 18:47:47     25s] OPERPROF:   Starting npPlace at level 2, MEM:1898.2M, EPOCH TIME: 1721083667.189532
[07/15 18:47:48     26s] Iteration  9: Total net bbox = 4.010e+04 (2.21e+04 1.80e+04)
[07/15 18:47:48     26s]               Est.  stn bbox = 4.898e+04 (2.80e+04 2.10e+04)
[07/15 18:47:48     26s]               cpu = 0:00:00.4 real = 0:00:01.0 mem = 1899.2M
[07/15 18:47:48     26s] GP RA stats: MHOnly 0 nrInst 1167 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[07/15 18:47:48     26s] OPERPROF:     Starting npBlockageAwareSnap at level 3, MEM:1916.2M, EPOCH TIME: 1721083668.445623
[07/15 18:47:48     26s] OPERPROF:     Finished npBlockageAwareSnap at level 3, CPU:0.000, REAL:0.000, MEM:1916.2M, EPOCH TIME: 1721083668.445711
[07/15 18:47:48     26s] Iteration 10: Total net bbox = 3.904e+04 (2.12e+04 1.78e+04)
[07/15 18:47:48     26s]               Est.  stn bbox = 4.782e+04 (2.70e+04 2.08e+04)
[07/15 18:47:48     26s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1916.2M
[07/15 18:47:48     26s] OPERPROF:   Finished npPlace at level 2, CPU:1.260, REAL:1.257, MEM:1916.2M, EPOCH TIME: 1721083668.446156
[07/15 18:47:48     26s] OPERPROF: Finished npMain at level 1, CPU:1.260, REAL:1.262, MEM:1900.2M, EPOCH TIME: 1721083668.447500
[07/15 18:47:48     26s] Iteration 11: Total net bbox = 4.336e+04 (2.55e+04 1.79e+04)
[07/15 18:47:48     26s]               Est.  stn bbox = 5.238e+04 (3.14e+04 2.10e+04)
[07/15 18:47:48     26s]               cpu = 0:00:01.3 real = 0:00:01.0 mem = 1900.2M
[07/15 18:47:48     26s] [adp] clock
[07/15 18:47:48     26s] [adp] weight, nr nets, wire length
[07/15 18:47:48     26s] [adp]      0        2  866.996000
[07/15 18:47:48     26s] [adp] data
[07/15 18:47:48     26s] [adp] weight, nr nets, wire length
[07/15 18:47:48     26s] [adp]      0     1199  42490.384000
[07/15 18:47:48     26s] [adp] 0.000000|0.000000|0.000000
[07/15 18:47:48     26s] Iteration 12: Total net bbox = 4.336e+04 (2.55e+04 1.79e+04)
[07/15 18:47:48     26s]               Est.  stn bbox = 5.238e+04 (3.14e+04 2.10e+04)
[07/15 18:47:48     26s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1900.2M
[07/15 18:47:48     26s] *** cost = 4.336e+04 (2.55e+04 1.79e+04) (cpu for global=0:00:02.4) real=0:00:03.0***
[07/15 18:47:48     26s] Info: 0 clock gating cells identified, 0 (on average) moved 0/3
[07/15 18:47:48     26s] Saved padding area to DB
[07/15 18:47:48     26s] All LLGs are deleted
[07/15 18:47:48     26s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:47:48     26s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:47:48     26s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1900.2M, EPOCH TIME: 1721083668.457054
[07/15 18:47:48     26s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1900.2M, EPOCH TIME: 1721083668.457132
[07/15 18:47:48     26s] Solver runtime cpu: 0:00:01.8 real: 0:00:01.8
[07/15 18:47:48     26s] Core Placement runtime cpu: 0:00:01.8 real: 0:00:02.0
[07/15 18:47:48     26s] <CMD> scanReorder
[07/15 18:47:48     26s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[07/15 18:47:48     26s] Type 'man IMPSP-9025' for more detail.
[07/15 18:47:48     26s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1900.2M, EPOCH TIME: 1721083668.458053
[07/15 18:47:48     26s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1900.2M, EPOCH TIME: 1721083668.458144
[07/15 18:47:48     26s] Processing tracks to init pin-track alignment.
[07/15 18:47:48     26s] z: 2, totalTracks: 1
[07/15 18:47:48     26s] z: 4, totalTracks: 1
[07/15 18:47:48     26s] z: 6, totalTracks: 1
[07/15 18:47:48     26s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 18:47:48     26s] All LLGs are deleted
[07/15 18:47:48     26s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:47:48     26s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:47:48     26s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1900.2M, EPOCH TIME: 1721083668.459308
[07/15 18:47:48     26s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1900.2M, EPOCH TIME: 1721083668.459380
[07/15 18:47:48     26s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1900.2M, EPOCH TIME: 1721083668.459583
[07/15 18:47:48     26s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:47:48     26s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:47:48     26s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1900.2M, EPOCH TIME: 1721083668.459786
[07/15 18:47:48     26s] Max number of tech site patterns supported in site array is 256.
[07/15 18:47:48     26s] Core basic site is core_ji3v
[07/15 18:47:48     26s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:1900.2M, EPOCH TIME: 1721083668.468469
[07/15 18:47:48     26s] After signature check, allow fast init is true, keep pre-filter is true.
[07/15 18:47:48     26s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/15 18:47:48     26s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.000, REAL:0.000, MEM:1900.2M, EPOCH TIME: 1721083668.468674
[07/15 18:47:48     26s] Fast DP-INIT is on for default
[07/15 18:47:48     26s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[07/15 18:47:48     26s] Atter site array init, number of instance map data is 0.
[07/15 18:47:48     26s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.010, REAL:0.009, MEM:1900.2M, EPOCH TIME: 1721083668.469083
[07/15 18:47:48     26s] 
[07/15 18:47:48     26s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:47:48     26s] OPERPROF:       Starting CMU at level 4, MEM:1900.2M, EPOCH TIME: 1721083668.469273
[07/15 18:47:48     26s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.002, MEM:1903.3M, EPOCH TIME: 1721083668.471468
[07/15 18:47:48     26s] 
[07/15 18:47:48     26s] Bad Lib Cell Checking (CMU) is done! (0)
[07/15 18:47:48     26s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.010, REAL:0.012, MEM:1903.3M, EPOCH TIME: 1721083668.471634
[07/15 18:47:48     26s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1903.3M, EPOCH TIME: 1721083668.471677
[07/15 18:47:48     26s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1903.3M, EPOCH TIME: 1721083668.471833
[07/15 18:47:48     26s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1903.3MB).
[07/15 18:47:48     26s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.010, REAL:0.014, MEM:1903.3M, EPOCH TIME: 1721083668.472203
[07/15 18:47:48     26s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.010, REAL:0.014, MEM:1903.3M, EPOCH TIME: 1721083668.472247
[07/15 18:47:48     26s] TDRefine: refinePlace mode is spiral
[07/15 18:47:48     26s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.6155.1
[07/15 18:47:48     26s] OPERPROF: Starting RefinePlace at level 1, MEM:1903.3M, EPOCH TIME: 1721083668.472316
[07/15 18:47:48     26s] *** Starting refinePlace (0:00:27.0 mem=1903.3M) ***
[07/15 18:47:48     26s] Total net bbox length = 4.336e+04 (2.548e+04 1.788e+04) (ext = 5.103e+03)
[07/15 18:47:48     26s] 
[07/15 18:47:48     26s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:47:48     26s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/15 18:47:48     26s] (I)      Default pattern map key = aska_dig_default.
[07/15 18:47:48     26s] (I)      Default pattern map key = aska_dig_default.
[07/15 18:47:48     26s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1903.3M, EPOCH TIME: 1721083668.474194
[07/15 18:47:48     26s] Starting refinePlace ...
[07/15 18:47:48     26s] (I)      Default pattern map key = aska_dig_default.
[07/15 18:47:48     26s] (I)      Default pattern map key = aska_dig_default.
[07/15 18:47:48     26s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:1903.3M, EPOCH TIME: 1721083668.476488
[07/15 18:47:48     26s] DDP initSite1 nrRow 45 nrJob 45
[07/15 18:47:48     26s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:1903.3M, EPOCH TIME: 1721083668.476550
[07/15 18:47:48     26s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:1903.3M, EPOCH TIME: 1721083668.476630
[07/15 18:47:48     26s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:1903.3M, EPOCH TIME: 1721083668.476678
[07/15 18:47:48     26s] DDP markSite nrRow 45 nrJob 45
[07/15 18:47:48     26s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.000, MEM:1903.3M, EPOCH TIME: 1721083668.476775
[07/15 18:47:48     26s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.000, REAL:0.000, MEM:1903.3M, EPOCH TIME: 1721083668.476820
[07/15 18:47:48     26s]   Spread Effort: high, standalone mode, useDDP on.
[07/15 18:47:48     26s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1903.3MB) @(0:00:27.0 - 0:00:27.0).
[07/15 18:47:48     26s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/15 18:47:48     26s] wireLenOptFixPriorityInst 0 inst fixed
[07/15 18:47:48     26s] Placement tweakage begins.
[07/15 18:47:48     26s] wire length = 5.514e+04
[07/15 18:47:48     26s] wire length = 5.144e+04
[07/15 18:47:48     26s] Placement tweakage ends.
[07/15 18:47:48     26s] Move report: tweak moves 74 insts, mean move: 9.58 um, max move: 20.96 um 
[07/15 18:47:48     26s] 	Max move on inst (spi1_conf0_meta_reg[15]): (112.99, 100.49) --> (95.37, 103.83)
[07/15 18:47:48     26s] 
[07/15 18:47:48     26s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[07/15 18:47:48     27s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7f48abf10ec0.
[07/15 18:47:48     27s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 0 out of 1 thread pools are available.
[07/15 18:47:48     27s] Move report: legalization moves 1167 insts, mean move: 1.78 um, max move: 41.93 um spiral
[07/15 18:47:48     27s] 	Max move on inst (spi1_Rx_data_temp_reg[5]): (287.71, 127.32) --> (324.80, 132.16)
[07/15 18:47:48     27s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[07/15 18:47:48     27s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[07/15 18:47:48     27s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1871.3MB) @(0:00:27.0 - 0:00:27.0).
[07/15 18:47:48     27s] Move report: Detail placement moves 1167 insts, mean move: 2.30 um, max move: 41.93 um 
[07/15 18:47:48     27s] 	Max move on inst (spi1_Rx_data_temp_reg[5]): (287.71, 127.32) --> (324.80, 132.16)
[07/15 18:47:48     27s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1871.3MB
[07/15 18:47:48     27s] Statistics of distance of Instance movement in refine placement:
[07/15 18:47:48     27s]   maximum (X+Y) =        41.93 um
[07/15 18:47:48     27s]   inst (spi1_Rx_data_temp_reg[5]) with max move: (287.706, 127.324) -> (324.8, 132.16)
[07/15 18:47:48     27s]   mean    (X+Y) =         2.30 um
[07/15 18:47:48     27s] Summary Report:
[07/15 18:47:48     27s] Instances move: 1167 (out of 1167 movable)
[07/15 18:47:48     27s] Instances flipped: 0
[07/15 18:47:48     27s] Mean displacement: 2.30 um
[07/15 18:47:48     27s] Max displacement: 41.93 um (Instance: spi1_Rx_data_temp_reg[5]) (287.706, 127.324) -> (324.8, 132.16)
[07/15 18:47:48     27s] 	Length: 36 sites, height: 1 rows, site name: core_ji3v, cell type: SDFRRQJI3VX1
[07/15 18:47:48     27s] Total instances moved : 1167
[07/15 18:47:48     27s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.080, REAL:0.074, MEM:1871.3M, EPOCH TIME: 1721083668.548201
[07/15 18:47:48     27s] Total net bbox length = 4.077e+04 (2.269e+04 1.808e+04) (ext = 4.900e+03)
[07/15 18:47:48     27s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1871.3MB
[07/15 18:47:48     27s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1871.3MB) @(0:00:27.0 - 0:00:27.0).
[07/15 18:47:48     27s] *** Finished refinePlace (0:00:27.0 mem=1871.3M) ***
[07/15 18:47:48     27s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.6155.1
[07/15 18:47:48     27s] OPERPROF: Finished RefinePlace at level 1, CPU:0.080, REAL:0.076, MEM:1871.3M, EPOCH TIME: 1721083668.548692
[07/15 18:47:48     27s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1871.3M, EPOCH TIME: 1721083668.548741
[07/15 18:47:48     27s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1167).
[07/15 18:47:48     27s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:47:48     27s] All LLGs are deleted
[07/15 18:47:48     27s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:47:48     27s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:47:48     27s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1871.3M, EPOCH TIME: 1721083668.549201
[07/15 18:47:48     27s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1871.3M, EPOCH TIME: 1721083668.549269
[07/15 18:47:48     27s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.001, MEM:1868.3M, EPOCH TIME: 1721083668.550188
[07/15 18:47:48     27s] *** End of Placement (cpu=0:00:03.0, real=0:00:04.0, mem=1868.3M) ***
[07/15 18:47:48     27s] Processing tracks to init pin-track alignment.
[07/15 18:47:48     27s] z: 2, totalTracks: 1
[07/15 18:47:48     27s] z: 4, totalTracks: 1
[07/15 18:47:48     27s] z: 6, totalTracks: 1
[07/15 18:47:48     27s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 18:47:48     27s] All LLGs are deleted
[07/15 18:47:48     27s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:47:48     27s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:47:48     27s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1868.3M, EPOCH TIME: 1721083668.551378
[07/15 18:47:48     27s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1868.3M, EPOCH TIME: 1721083668.551474
[07/15 18:47:48     27s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1868.3M, EPOCH TIME: 1721083668.551639
[07/15 18:47:48     27s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:47:48     27s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:47:48     27s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1868.3M, EPOCH TIME: 1721083668.551799
[07/15 18:47:48     27s] Max number of tech site patterns supported in site array is 256.
[07/15 18:47:48     27s] Core basic site is core_ji3v
[07/15 18:47:48     27s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1868.3M, EPOCH TIME: 1721083668.560426
[07/15 18:47:48     27s] After signature check, allow fast init is true, keep pre-filter is true.
[07/15 18:47:48     27s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/15 18:47:48     27s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:1868.3M, EPOCH TIME: 1721083668.560589
[07/15 18:47:48     27s] Fast DP-INIT is on for default
[07/15 18:47:48     27s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[07/15 18:47:48     27s] Atter site array init, number of instance map data is 0.
[07/15 18:47:48     27s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.000, REAL:0.009, MEM:1868.3M, EPOCH TIME: 1721083668.560973
[07/15 18:47:48     27s] 
[07/15 18:47:48     27s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:47:48     27s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.010, MEM:1868.3M, EPOCH TIME: 1721083668.561212
[07/15 18:47:48     27s] OPERPROF: Starting spReportDensityMap (include fixed instaces) at level 1, MEM:1868.3M, EPOCH TIME: 1721083668.561414
[07/15 18:47:48     27s] OPERPROF:   Starting Cal-LLG-Density-Map at level 2, MEM:1868.3M, EPOCH TIME: 1721083668.561582
[07/15 18:47:48     27s] OPERPROF:   Finished Cal-LLG-Density-Map at level 2, CPU:0.000, REAL:0.000, MEM:1884.3M, EPOCH TIME: 1721083668.562040
[07/15 18:47:48     27s] default core: bins with density > 0.750 = 12.00 % ( 6 / 50 )
[07/15 18:47:48     27s] Density distribution unevenness ratio = 11.488%
[07/15 18:47:48     27s] Density distribution unevenness ratio (U70) = 3.418%
[07/15 18:47:48     27s] Density distribution unevenness ratio (U80) = 0.508%
[07/15 18:47:48     27s] Density distribution unevenness ratio (U90) = 0.000%
[07/15 18:47:48     27s] OPERPROF: Finished spReportDensityMap (include fixed instaces) at level 1, CPU:0.010, REAL:0.001, MEM:1884.3M, EPOCH TIME: 1721083668.562122
[07/15 18:47:48     27s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1884.3M, EPOCH TIME: 1721083668.562162
[07/15 18:47:48     27s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:47:48     27s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:47:48     27s] All LLGs are deleted
[07/15 18:47:48     27s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:47:48     27s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:47:48     27s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1884.3M, EPOCH TIME: 1721083668.562571
[07/15 18:47:48     27s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1884.3M, EPOCH TIME: 1721083668.562640
[07/15 18:47:48     27s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.001, MEM:1884.3M, EPOCH TIME: 1721083668.562979
[07/15 18:47:48     27s] *** Free Virtual Timing Model ...(mem=1884.3M)
[07/15 18:47:48     27s] <CMD> setDelayCalMode -engine aae
[07/15 18:47:48     27s] <CMD> all_setup_analysis_views
[07/15 18:47:48     27s] <CMD> getPlaceMode -exp_slack_driven -quiet
[07/15 18:47:48     27s] <CMD> reset_path_group -name reg2reg_tmp.6155
[07/15 18:47:48     27s] <CMD> set_global _is_ipo_interactive_path_groups 0
[07/15 18:47:48     27s] <CMD> reset_path_group -name reg2out_tmp.6155
[07/15 18:47:48     27s] <CMD> set_global _is_ipo_interactive_path_groups 0
[07/15 18:47:48     27s] <CMD> set_global timing_enable_path_group_priority $gpsPrivate::optSave_ctePGPriority
[07/15 18:47:48     27s] <CMD> set_global timing_constraint_enable_group_path_resetting $gpsPrivate::optSave_ctePGResetting
[07/15 18:47:48     27s] <CMD> getPlaceMode -quiet -tdgpAdjustNetWeightBySlack
[07/15 18:47:48     27s] <CMD> get_ccopt_clock_trees *
[07/15 18:47:48     27s] <CMD> getPlaceMode -exp_insert_guidance_clock_tree -quiet
[07/15 18:47:48     27s] <CMD> getPlaceMode -exp_cluster_based_high_fanout_buffering -quiet
[07/15 18:47:48     27s] <CMD> getPlaceMode -place_global_exp_incr_skp_preserve_mode_v2 -quiet
[07/15 18:47:48     27s] <CMD> getPlaceMode -quiet -place_global_exp_netlist_balance_flow
[07/15 18:47:48     27s] <CMD> getPlaceMode -quiet -timingEffort
[07/15 18:47:48     27s] <CMD> getAnalysisMode -quiet -honorClockDomains
[07/15 18:47:48     27s] <CMD> getPlaceMode -honorUserPathGroup -quiet
[07/15 18:47:48     27s] <CMD> getAnalysisMode -quiet -honorClockDomains
[07/15 18:47:48     27s] **INFO: Enable pre-place timing setting for timing analysis
[07/15 18:47:48     27s] Set Using Default Delay Limit as 101.
[07/15 18:47:48     27s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[07/15 18:47:48     27s] <CMD> set delaycal_use_default_delay_limit 101
[07/15 18:47:48     27s] Set Default Net Delay as 0 ps.
[07/15 18:47:48     27s] <CMD> set delaycal_default_net_delay 0
[07/15 18:47:48     27s] Set Default Net Load as 0 pF. 
[07/15 18:47:48     27s] <CMD> set delaycal_default_net_load 0
[07/15 18:47:48     27s] <CMD> set delaycal_default_net_load_ignore_for_ilm 0
[07/15 18:47:48     27s] <CMD> getAnalysisMode -clkSrcPath -quiet
[07/15 18:47:48     27s] <CMD> getAnalysisMode -clockPropagation -quiet
[07/15 18:47:48     27s] <CMD> getAnalysisMode -checkType -quiet
[07/15 18:47:48     27s] <CMD> buildTimingGraph
[07/15 18:47:48     27s] <CMD> getDelayCalMode -ignoreNetLoad -quiet
[07/15 18:47:48     27s] <CMD> getDelayCalMode -ignoreNetLoad -quiet
[07/15 18:47:48     27s] <CMD> setDelayCalMode -ignoreNetLoad true -quiet
[07/15 18:47:48     27s] **INFO: Analyzing IO path groups for slack adjustment
[07/15 18:47:48     27s] <CMD> get_global timing_enable_path_group_priority
[07/15 18:47:48     27s] <CMD> get_global timing_constraint_enable_group_path_resetting
[07/15 18:47:48     27s] <CMD> set_global timing_enable_path_group_priority false
[07/15 18:47:48     27s] <CMD> set_global timing_constraint_enable_group_path_resetting false
[07/15 18:47:48     27s] <CMD> getOptMode -allowPreCTSClkSrcPaths -quiet
[07/15 18:47:48     27s] <CMD> set_global _is_ipo_interactive_path_groups 1
[07/15 18:47:48     27s] <CMD> group_path -name in2reg_tmp.6155 -from {0x1e 0x21} -to 0x22 -ignore_source_of_trigger_arc
[07/15 18:47:48     27s] <CMD> getOptMode -allowPreCTSClkSrcPaths -quiet
[07/15 18:47:48     27s] <CMD> set_global _is_ipo_interactive_path_groups 1
[07/15 18:47:48     27s] <CMD> group_path -name in2out_tmp.6155 -from {0x25 0x28} -to 0x29 -ignore_source_of_trigger_arc
[07/15 18:47:48     27s] <CMD> set_global _is_ipo_interactive_path_groups 1
[07/15 18:47:48     27s] <CMD> group_path -name reg2reg_tmp.6155 -from 0x2b -to 0x2c
[07/15 18:47:48     27s] <CMD> set_global _is_ipo_interactive_path_groups 1
[07/15 18:47:48     27s] <CMD> group_path -name reg2out_tmp.6155 -from 0x2f -to 0x30
[07/15 18:47:48     27s] <CMD> setPathGroupOptions reg2reg_tmp.6155 -effortLevel high
[07/15 18:47:48     27s] Effort level <high> specified for reg2reg_tmp.6155 path_group
[07/15 18:47:48     27s] AAE_INFO: opIsDesignInPostRouteState() is 0
[07/15 18:47:48     27s] #################################################################################
[07/15 18:47:48     27s] # Design Stage: PreRoute
[07/15 18:47:48     27s] # Design Name: aska_dig
[07/15 18:47:48     27s] # Design Mode: 180nm
[07/15 18:47:48     27s] # Analysis Mode: MMMC Non-OCV 
[07/15 18:47:48     27s] # Parasitics Mode: No SPEF/RCDB 
[07/15 18:47:48     27s] # Signoff Settings: SI Off 
[07/15 18:47:48     27s] #################################################################################
[07/15 18:47:48     27s] Calculate delays in BcWc mode...
[07/15 18:47:48     27s] Topological Sorting (REAL = 0:00:00.0, MEM = 1866.8M, InitMEM = 1866.8M)
[07/15 18:47:48     27s] Start delay calculation (fullDC) (1 T). (MEM=1866.79)
[07/15 18:47:48     27s] End AAE Lib Interpolated Model. (MEM=1878.3 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 18:47:48     27s] Total number of fetched objects 1201
[07/15 18:47:48     27s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 18:47:48     27s] End delay calculation. (MEM=1909.99 CPU=0:00:00.1 REAL=0:00:00.0)
[07/15 18:47:48     27s] End delay calculation (fullDC). (MEM=1909.99 CPU=0:00:00.1 REAL=0:00:00.0)
[07/15 18:47:48     27s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1910.0M) ***
[07/15 18:47:48     27s] <CMD> reset_path_group -name in2reg_tmp.6155
[07/15 18:47:48     27s] <CMD> set_global _is_ipo_interactive_path_groups 0
[07/15 18:47:48     27s] <CMD> reset_path_group -name in2out_tmp.6155
[07/15 18:47:48     27s] <CMD> set_global _is_ipo_interactive_path_groups 0
[07/15 18:47:48     27s] **INFO: Disable pre-place timing setting for timing analysis
[07/15 18:47:48     27s] <CMD> setDelayCalMode -ignoreNetLoad false
[07/15 18:47:48     27s] Set Using Default Delay Limit as 1000.
[07/15 18:47:48     27s] <CMD> set delaycal_use_default_delay_limit 1000
[07/15 18:47:48     27s] Set Default Net Delay as 1000 ps.
[07/15 18:47:48     27s] <CMD> set delaycal_default_net_delay 1000ps
[07/15 18:47:48     27s] Set Default Net Load as 0.5 pF. 
[07/15 18:47:48     27s] <CMD> set delaycal_default_net_load 0.5pf
[07/15 18:47:48     27s] <CMD> set delaycal_default_net_load_ignore_for_ilm 0
[07/15 18:47:48     27s] <CMD> all_setup_analysis_views
[07/15 18:47:48     27s] <CMD> getPlaceMode -place_global_exp_ignore_low_effort_path_groups -quiet
[07/15 18:47:48     27s] <CMD> getPlaceMode -exp_slack_driven -quiet
[07/15 18:47:48     27s] <CMD> getPlaceMode -quiet -cong_repair_commit_clock_net_route_attr
[07/15 18:47:48     27s] <CMD> getPlaceMode -enableDbSaveAreaPadding -quiet
[07/15 18:47:48     27s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[07/15 18:47:48     27s] <CMD> setPlaceMode -reset -improveWithPsp
[07/15 18:47:48     27s] <CMD> getPlaceMode -quiet -debugGlobalPlace
[07/15 18:47:48     27s] <CMD> getPlaceMode -congRepair -quiet
[07/15 18:47:48     27s] <CMD> getPlaceMode -fp -quiet
[07/15 18:47:48     27s] <CMD> getPlaceMode -user -rplaceIncrNPClkGateAwareMode
[07/15 18:47:48     27s] <CMD> getPlaceMode -user -congRepairMaxIter
[07/15 18:47:48     27s] <CMD> getPlaceMode -quiet -congRepairPDClkGateMode4
[07/15 18:47:48     27s] <CMD> setPlaceMode -rplaceIncrNPClkGateAwareMode 4
[07/15 18:47:48     27s] <CMD> getPlaceMode -quiet -expCongRepairPDOneLoop
[07/15 18:47:48     27s] <CMD> setPlaceMode -congRepairMaxIter 1
[07/15 18:47:48     27s] <CMD> getPlaceMode -quickCTS -quiet
[07/15 18:47:48     27s] <CMD> get_proto_model -type_match {flex_module flex_instgroup} -committed -name -tcl
[07/15 18:47:48     27s] <CMD> getPlaceMode -congRepairForceTrialRoute -quiet
[07/15 18:47:48     27s] <CMD> getPlaceMode -user -congRepairForceTrialRoute
[07/15 18:47:48     27s] <CMD> setPlaceMode -congRepairForceTrialRoute true
[07/15 18:47:48     27s] <CMD> ::goMC::is_advanced_metrics_collection_running
[07/15 18:47:48     27s] <CMD> congRepair
[07/15 18:47:48     27s] Info: Disable timing driven in postCTS congRepair.
[07/15 18:47:48     27s] 
[07/15 18:47:48     27s] Starting congRepair ...
[07/15 18:47:48     27s] User Input Parameters:
[07/15 18:47:48     27s] - Congestion Driven    : On
[07/15 18:47:48     27s] - Timing Driven        : Off
[07/15 18:47:48     27s] - Area-Violation Based : On
[07/15 18:47:48     27s] - Start Rollback Level : -5
[07/15 18:47:48     27s] - Legalized            : On
[07/15 18:47:48     27s] - Window Based         : Off
[07/15 18:47:48     27s] - eDen incr mode       : Off
[07/15 18:47:48     27s] - Small incr mode      : Off
[07/15 18:47:48     27s] 
[07/15 18:47:48     27s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1900.5M, EPOCH TIME: 1721083668.925098
[07/15 18:47:48     27s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.000, REAL:0.003, MEM:1900.5M, EPOCH TIME: 1721083668.928340
[07/15 18:47:48     27s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1900.5M, EPOCH TIME: 1721083668.928429
[07/15 18:47:48     27s] Starting Early Global Route congestion estimation: mem = 1900.5M
[07/15 18:47:48     27s] (I)      ============================ Layers =============================
[07/15 18:47:48     27s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 18:47:48     27s] (I)      | DB# |  ID |                 Name |      Type | #Masks | Extra |
[07/15 18:47:48     27s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 18:47:48     27s] (I)      |  33 |   0 |                 CONT |       cut |      1 |       |
[07/15 18:47:48     27s] (I)      |   1 |   1 |                 MET1 |      wire |      1 |       |
[07/15 18:47:48     27s] (I)      |  34 |   1 |                 VIA1 |       cut |      1 |       |
[07/15 18:47:48     27s] (I)      |   2 |   2 |                 MET2 |      wire |      1 |       |
[07/15 18:47:48     27s] (I)      |  35 |   2 |                 VIA2 |       cut |      1 |       |
[07/15 18:47:48     27s] (I)      |   3 |   3 |                 MET3 |      wire |      1 |       |
[07/15 18:47:48     27s] (I)      |  36 |   3 |                 VIA3 |       cut |      1 |       |
[07/15 18:47:48     27s] (I)      |   4 |   4 |                 MET4 |      wire |      1 |       |
[07/15 18:47:48     27s] (I)      |  37 |   4 |                VIATP |       cut |      1 |       |
[07/15 18:47:48     27s] (I)      |   5 |   5 |                METTP |      wire |      1 |       |
[07/15 18:47:48     27s] (I)      |  38 |   5 |               VIATPL |       cut |      1 |       |
[07/15 18:47:48     27s] (I)      |   6 |   6 |               METTPL |      wire |      1 |       |
[07/15 18:47:48     27s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 18:47:48     27s] (I)      |  64 |  64 |              OVERLAP |   overlap |        |       |
[07/15 18:47:48     27s] (I)      |  65 |  65 |                 PIMP |   implant |        |       |
[07/15 18:47:48     27s] (I)      |  66 |  66 |                 NIMP |   implant |        |       |
[07/15 18:47:48     27s] (I)      |  67 |  67 |                NWELL |     other |        |    MS |
[07/15 18:47:48     27s] (I)      |  68 |  68 |                 DIFF | diffusion |        |    MS |
[07/15 18:47:48     27s] (I)      |   0 |   0 |                POLY1 |     other |        |    MS |
[07/15 18:47:48     27s] (I)      |  69 |  69 |               LOCKED |     other |        |       |
[07/15 18:47:48     27s] (I)      |  70 |  70 |              LOCKED1 |     other |        |       |
[07/15 18:47:48     27s] (I)      |  71 |  71 |              LOCKED2 |     other |        |       |
[07/15 18:47:48     27s] (I)      |  72 |  72 |              LOCKED3 |     other |        |       |
[07/15 18:47:48     27s] (I)      |  73 |  73 |              LOCKED4 |     other |        |       |
[07/15 18:47:48     27s] (I)      |  74 |  74 |                   MV |     other |        |    MS |
[07/15 18:47:48     27s] (I)      |  75 |  75 |                PWELL |     other |        |    MS |
[07/15 18:47:48     27s] (I)      |  76 |  76 |                  PAD |     other |        |    MS |
[07/15 18:47:48     27s] (I)      |  77 |  77 |                 VIA4 |     other |        |    MS |
[07/15 18:47:48     27s] (I)      |  78 |  78 |                 SBLK |     other |        |    MS |
[07/15 18:47:48     27s] (I)      |  79 |  79 |                NOPIM |     other |        |    MS |
[07/15 18:47:48     27s] (I)      |  80 |  80 |                 CAPM |     other |        |    MS |
[07/15 18:47:48     27s] (I)      |  81 |  81 |                 MET5 |     other |        |    MS |
[07/15 18:47:48     27s] (I)      |  82 |  82 |                  LDP |     other |        |    MS |
[07/15 18:47:48     27s] (I)      |  83 |  83 |                NODRC |     other |        |    MS |
[07/15 18:47:48     27s] (I)      |  84 |  84 |               DIODEF |     other |        |    MS |
[07/15 18:47:48     27s] (I)      |  85 |  85 |                  ESD |     other |        |    MS |
[07/15 18:47:48     27s] (I)      |  86 |  86 |                  LDN |     other |        |    MS |
[07/15 18:47:48     27s] (I)      |  87 |  87 |                   CF |     other |        |    MS |
[07/15 18:47:48     27s] (I)      |  88 |  88 |                 HRES |     other |        |    MS |
[07/15 18:47:48     27s] (I)      |  89 |  89 |                  ALN |     other |        |    MS |
[07/15 18:47:48     27s] (I)      |  90 |  90 |               DNWELL |     other |        |    MS |
[07/15 18:47:48     27s] (I)      |  91 |  91 |                 IOID |     other |        |    MS |
[07/15 18:47:48     27s] (I)      |  92 |  92 |                 MRES |     other |        |    MS |
[07/15 18:47:48     27s] (I)      |  93 |  93 |                  NW1 |     other |        |    MS |
[07/15 18:47:48     27s] (I)      |  94 |  94 |                  PW1 |     other |        |    MS |
[07/15 18:47:48     27s] (I)      |  95 |  95 |                  NW2 |     other |        |    MS |
[07/15 18:47:48     27s] (I)      |  96 |  96 |                  PW2 |     other |        |    MS |
[07/15 18:47:48     27s] (I)      |  97 |  97 |               BLKALL |     other |        |    MS |
[07/15 18:47:48     27s] (I)      |  98 |  98 |               BIPDEF |     other |        |    MS |
[07/15 18:47:48     27s] (I)      |  99 |  99 |                 NIFE |     other |        |    MS |
[07/15 18:47:48     27s] (I)      | 100 | 100 |               SUBCUT |     other |        |    MS |
[07/15 18:47:48     27s] (I)      | 101 | 101 |               FAMARK |     other |        |    MS |
[07/15 18:47:48     27s] (I)      | 102 | 102 |               RESDEF |     other |        |    MS |
[07/15 18:47:48     27s] (I)      | 103 | 103 |               CAPDEF |     other |        |    MS |
[07/15 18:47:48     27s] (I)      | 104 | 104 |               INDDEF |     other |        |    MS |
[07/15 18:47:48     27s] (I)      | 105 | 105 |                  RAC |     other |        |    MS |
[07/15 18:47:48     27s] (I)      | 106 | 106 |                XFLAY |     other |        |    MS |
[07/15 18:47:48     27s] (I)      | 107 | 107 |                HVGOX |     other |        |    MS |
[07/15 18:47:48     27s] (I)      | 108 | 108 |              HVPWELL |     other |        |    MS |
[07/15 18:47:48     27s] (I)      | 109 | 109 |              HVNWELL |     other |        |    MS |
[07/15 18:47:48     27s] (I)      | 110 | 110 |                  SOI |     other |        |    MS |
[07/15 18:47:48     27s] (I)      | 111 | 111 |                  PDD |     other |        |    MS |
[07/15 18:47:48     27s] (I)      | 112 | 112 |                  SCI |     other |        |    MS |
[07/15 18:47:48     27s] (I)      | 113 | 113 |                  SSD |     other |        |    MS |
[07/15 18:47:48     27s] (I)      | 114 | 114 |                 DEPL |     other |        |    MS |
[07/15 18:47:48     27s] (I)      | 115 | 115 |                  LPM |     other |        |    MS |
[07/15 18:47:48     27s] (I)      | 116 | 116 |                  LNM |     other |        |    MS |
[07/15 18:47:48     27s] (I)      | 117 | 117 |                ISOPW |     other |        |    MS |
[07/15 18:47:48     27s] (I)      | 118 | 118 |                  SOC |     other |        |    MS |
[07/15 18:47:48     27s] (I)      | 119 | 119 |                 DMOS |     other |        |    MS |
[07/15 18:47:48     27s] (I)      | 120 | 120 |               DEVLBL |     other |        |    MS |
[07/15 18:47:48     27s] (I)      | 121 | 121 |             DNWELLMV |     other |        |    MS |
[07/15 18:47:48     27s] (I)      | 122 | 122 |                PWBLK |     other |        |    MS |
[07/15 18:47:48     27s] (I)      | 123 | 123 |               PHODEF |     other |        |    MS |
[07/15 18:47:48     27s] (I)      | 124 | 124 |                  LNO |     other |        |    MS |
[07/15 18:47:48     27s] (I)      | 125 | 125 |                 VIA5 |     other |        |    MS |
[07/15 18:47:48     27s] (I)      | 126 | 126 |                 MET6 |     other |        |    MS |
[07/15 18:47:48     27s] (I)      | 127 | 127 |               HVDEPL |     other |        |    MS |
[07/15 18:47:48     27s] (I)      | 128 | 128 |              CAPM23F |     other |        |    MS |
[07/15 18:47:48     27s] (I)      | 129 | 129 |             CAPMH23F |     other |        |    MS |
[07/15 18:47:48     27s] (I)      | 130 | 130 |              CAPM34F |     other |        |    MS |
[07/15 18:47:48     27s] (I)      | 131 | 131 |             CAPMH34F |     other |        |    MS |
[07/15 18:47:48     27s] (I)      | 132 | 132 |              CAPM45F |     other |        |    MS |
[07/15 18:47:48     27s] (I)      | 133 | 133 |             CAPMH45F |     other |        |    MS |
[07/15 18:47:48     27s] (I)      | 134 | 134 |              CAPM56F |     other |        |    MS |
[07/15 18:47:48     27s] (I)      | 135 | 135 |             CAPMH56F |     other |        |    MS |
[07/15 18:47:48     27s] (I)      | 136 | 136 |                CAPM2 |     other |        |    MS |
[07/15 18:47:48     27s] (I)      | 137 | 137 |                CAPM3 |     other |        |    MS |
[07/15 18:47:48     27s] (I)      | 138 | 138 |                  DNC |     other |        |    MS |
[07/15 18:47:48     27s] (I)      | 139 | 139 |                  DPC |     other |        |    MS |
[07/15 18:47:48     27s] (I)      | 140 | 140 |                LNDEV |     other |        |    MS |
[07/15 18:47:48     27s] (I)      | 141 | 141 |                  HNW |     other |        |    MS |
[07/15 18:47:48     27s] (I)      | 142 | 142 |                  NDF |     other |        |    MS |
[07/15 18:47:48     27s] (I)      | 143 | 143 |                  PDF |     other |        |    MS |
[07/15 18:47:48     27s] (I)      | 144 | 144 |                  DTI |     other |        |    MS |
[07/15 18:47:48     27s] (I)      | 145 | 145 |                UVWIN |     other |        |    MS |
[07/15 18:47:48     27s] (I)      | 146 | 146 |               ANODOP |     other |        |    MS |
[07/15 18:47:48     27s] (I)      | 147 | 147 |               CATDOP |     other |        |    MS |
[07/15 18:47:48     27s] (I)      | 148 | 148 |                  AML |     other |        |    MS |
[07/15 18:47:48     27s] (I)      | 149 | 149 |                BNIMP |     other |        |    MS |
[07/15 18:47:48     27s] (I)      | 150 | 150 |                  LPW |     other |        |    MS |
[07/15 18:47:48     27s] (I)      | 151 | 151 |                  LNW |     other |        |    MS |
[07/15 18:47:48     27s] (I)      | 152 | 152 |                   BP |     other |        |    MS |
[07/15 18:47:48     27s] (I)      | 153 | 153 |                CAPMH |     other |        |    MS |
[07/15 18:47:48     27s] (I)      | 154 | 154 |               CAPMH2 |     other |        |    MS |
[07/15 18:47:48     27s] (I)      | 155 | 155 |               CAPMH3 |     other |        |    MS |
[07/15 18:47:48     27s] (I)      | 156 | 156 |               LDDBLK |     other |        |    MS |
[07/15 18:47:48     27s] (I)      | 157 | 157 |                  STI |     other |        |    MS |
[07/15 18:47:48     27s] (I)      | 158 | 158 |                  LVT |     other |        |    MS |
[07/15 18:47:48     27s] (I)      | 159 | 159 |               NWELL3 |     other |        |    MS |
[07/15 18:47:48     27s] (I)      | 160 | 160 |               PWELL3 |     other |        |    MS |
[07/15 18:47:48     27s] (I)      | 161 | 161 |                ngate |     other |        |    MS |
[07/15 18:47:48     27s] (I)      | 162 | 162 |                pgate |     other |        |    MS |
[07/15 18:47:48     27s] (I)      | 163 | 163 |                  sub |     other |        |    MS |
[07/15 18:47:48     27s] (I)      | 164 | 164 |              polyres |     other |        |    MS |
[07/15 18:47:48     27s] (I)      | 165 | 165 |               allres |     other |        |    MS |
[07/15 18:47:48     27s] (I)      | 166 | 166 |                  nsd |     other |        |    MS |
[07/15 18:47:48     27s] (I)      | 167 | 167 |                  psd |     other |        |    MS |
[07/15 18:47:48     27s] (I)      | 168 | 168 |               SUBEXT |     other |        |    MS |
[07/15 18:47:48     27s] (I)      | 169 | 169 |               SUBDEV |     other |        |    MS |
[07/15 18:47:48     27s] (I)      | 170 | 170 |                NGIMP |     other |        |    MS |
[07/15 18:47:48     27s] (I)      | 171 | 171 |                  ULN |     other |        |    MS |
[07/15 18:47:48     27s] (I)      | 172 | 172 |                 PPLN |     other |        |    MS |
[07/15 18:47:48     27s] (I)      | 173 | 173 |                 NNLN |     other |        |    MS |
[07/15 18:47:48     27s] (I)      | 174 | 174 |                 NWLN |     other |        |    MS |
[07/15 18:47:48     27s] (I)      | 175 | 175 |                 PWLN |     other |        |    MS |
[07/15 18:47:48     27s] (I)      | 176 | 176 |               NWELL5 |     other |        |    MS |
[07/15 18:47:48     27s] (I)      | 177 | 177 |               PWELL5 |     other |        |    MS |
[07/15 18:47:48     27s] (I)      | 178 | 178 |                  SVT |     other |        |    MS |
[07/15 18:47:48     27s] (I)      | 179 | 179 |               CORNER |     other |        |    MS |
[07/15 18:47:48     27s] (I)      | 180 | 180 |               PIMIDE |     other |        |    MS |
[07/15 18:47:48     27s] (I)      | 181 | 181 |                 EMIR |     other |        |    MS |
[07/15 18:47:48     27s] (I)      | 182 | 182 |             DONOTUSE |     other |        |    MS |
[07/15 18:47:48     27s] (I)      | 183 | 183 |          LOCKED_slot |     other |        |       |
[07/15 18:47:48     27s] (I)      | 184 | 184 |         LOCKED1_slot |     other |        |       |
[07/15 18:47:48     27s] (I)      | 185 | 185 |         LOCKED2_slot |     other |        |       |
[07/15 18:47:48     27s] (I)      | 186 | 186 |         LOCKED3_slot |     other |        |       |
[07/15 18:47:48     27s] (I)      | 187 | 187 |         LOCKED4_slot |     other |        |       |
[07/15 18:47:48     27s] (I)      | 188 | 188 |           POLY1_slot |     other |        |       |
[07/15 18:47:48     27s] (I)      | 189 | 189 |            MET1_slot |     other |        |       |
[07/15 18:47:48     27s] (I)      | 190 | 190 |            VIA1_slot |     other |        |       |
[07/15 18:47:48     27s] (I)      | 191 | 191 |            MET2_slot |     other |        |       |
[07/15 18:47:48     27s] (I)      | 192 | 192 |            VIA2_slot |     other |        |       |
[07/15 18:47:48     27s] (I)      | 193 | 193 |            MET3_slot |     other |        |       |
[07/15 18:47:48     27s] (I)      | 194 | 194 |            VIA3_slot |     other |        |       |
[07/15 18:47:48     27s] (I)      | 195 | 195 |            MET4_slot |     other |        |       |
[07/15 18:47:48     27s] (I)      | 196 | 196 |           VIATP_slot |     other |        |       |
[07/15 18:47:48     27s] (I)      | 197 | 197 |           METTP_slot |     other |        |       |
[07/15 18:47:48     27s] (I)      | 198 | 198 |          VIATPL_slot |     other |        |       |
[07/15 18:47:48     27s] (I)      | 199 | 199 |          METTPL_slot |     other |        |       |
[07/15 18:47:48     27s] (I)      | 200 | 200 |             Unrouted |     other |        |       |
[07/15 18:47:48     27s] (I)      | 201 | 201 |             Canplace |     other |        |       |
[07/15 18:47:48     27s] (I)      | 202 | 202 |         Cannotoccupy |     other |        |       |
[07/15 18:47:48     27s] (I)      | 203 | 203 |                Group |     other |        |       |
[07/15 18:47:48     27s] (I)      | 204 | 204 |                  Row |     other |        |       |
[07/15 18:47:48     27s] (I)      | 205 | 205 |               marker |     other |        |       |
[07/15 18:47:48     27s] (I)      | 206 | 206 |         changedLayer |     other |        |       |
[07/15 18:47:48     27s] (I)      | 207 | 207 |           designFlow |     other |        |       |
[07/15 18:47:48     27s] (I)      | 208 | 208 |                unset |     other |        |       |
[07/15 18:47:48     27s] (I)      | 209 | 209 |              unknown |     other |        |       |
[07/15 18:47:48     27s] (I)      | 210 | 210 |               supply |     other |        |       |
[07/15 18:47:48     27s] (I)      | 211 | 211 |                spike |     other |        |       |
[07/15 18:47:48     27s] (I)      | 212 | 212 |               resist |     other |        |       |
[07/15 18:47:48     27s] (I)      | 213 | 213 |                  hiz |     other |        |       |
[07/15 18:47:48     27s] (I)      | 214 | 214 |                drive |     other |        |       |
[07/15 18:47:48     27s] (I)      | 215 | 215 |               select |     other |        |       |
[07/15 18:47:48     27s] (I)      | 216 | 216 |               hilite |     other |        |       |
[07/15 18:47:48     27s] (I)      | 217 | 217 |                   y9 |     other |        |       |
[07/15 18:47:48     27s] (I)      | 218 | 218 |                   y8 |     other |        |       |
[07/15 18:47:48     27s] (I)      | 219 | 219 |                   y7 |     other |        |       |
[07/15 18:47:48     27s] (I)      | 220 | 220 |                   y6 |     other |        |       |
[07/15 18:47:48     27s] (I)      | 221 | 221 |                   y5 |     other |        |       |
[07/15 18:47:48     27s] (I)      | 222 | 222 |                   y4 |     other |        |       |
[07/15 18:47:48     27s] (I)      | 223 | 223 |                   y3 |     other |        |       |
[07/15 18:47:48     27s] (I)      | 224 | 224 |                   y2 |     other |        |       |
[07/15 18:47:48     27s] (I)      | 225 | 225 |                   y1 |     other |        |       |
[07/15 18:47:48     27s] (I)      | 226 | 226 |                   y0 |     other |        |       |
[07/15 18:47:48     27s] (I)      | 227 | 227 |              stretch |     other |        |       |
[07/15 18:47:48     27s] (I)      | 228 | 228 |                 snap |     other |        |       |
[07/15 18:47:48     27s] (I)      | 229 | 229 |            edgeLayer |     other |        |       |
[07/15 18:47:48     27s] (I)      | 230 | 230 |                 axis |     other |        |       |
[07/15 18:47:48     27s] (I)      | 231 | 231 |                  pin |     other |        |       |
[07/15 18:47:48     27s] (I)      | 232 | 232 |                 wire |     other |        |       |
[07/15 18:47:48     27s] (I)      | 233 | 233 |               device |     other |        |       |
[07/15 18:47:48     27s] (I)      | 234 | 234 |               border |     other |        |       |
[07/15 18:47:48     27s] (I)      | 235 | 235 |                 text |     other |        |       |
[07/15 18:47:48     27s] (I)      | 236 | 236 |            softFence |     other |        |       |
[07/15 18:47:48     27s] (I)      | 237 | 237 |            hardFence |     other |        |       |
[07/15 18:47:48     27s] (I)      | 238 | 238 |                align |     other |        |       |
[07/15 18:47:48     27s] (I)      | 239 | 239 |           prBoundary |     other |        |       |
[07/15 18:47:48     27s] (I)      | 240 | 240 |             instance |     other |        |       |
[07/15 18:47:48     27s] (I)      | 241 | 241 |             annotate |     other |        |       |
[07/15 18:47:48     27s] (I)      | 242 | 242 |                 grid |     other |        |       |
[07/15 18:47:48     27s] (I)      | 243 | 243 |           background |     other |        |       |
[07/15 18:47:48     27s] (I)      | 244 | 244 |            substrate |     other |        |       |
[07/15 18:47:48     27s] (I)      | 245 | 245 |     solderMaskBottom |     other |        |       |
[07/15 18:47:48     27s] (I)      | 246 | 246 |    beginGenericLayer |     other |        |       |
[07/15 18:47:48     27s] (I)      | 247 | 247 | internalGenericLayer |     other |        |       |
[07/15 18:47:48     27s] (I)      | 248 | 248 |      endGenericLayer |     other |        |       |
[07/15 18:47:48     27s] (I)      | 249 | 249 |        solderMaskTop |     other |        |       |
[07/15 18:47:48     27s] (I)      | 250 | 250 |                drill |     other |        |       |
[07/15 18:47:48     27s] (I)      | 251 | 251 |             wirebond |     other |        |       |
[07/15 18:47:48     27s] (I)      | 252 | 252 |  wirebondFingerGuide |     other |        |       |
[07/15 18:47:48     27s] (I)      | 253 | 253 |     assemblyBoundary |     other |        |       |
[07/15 18:47:48     27s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 18:47:48     27s] (I)      Started Import and model ( Curr Mem: 1900.48 MB )
[07/15 18:47:48     27s] (I)      Default pattern map key = aska_dig_default.
[07/15 18:47:48     27s] (I)      == Non-default Options ==
[07/15 18:47:48     27s] (I)      Maximum routing layer                              : 4
[07/15 18:47:48     27s] (I)      Number of threads                                  : 1
[07/15 18:47:48     27s] (I)      Use non-blocking free Dbs wires                    : false
[07/15 18:47:48     27s] (I)      Method to set GCell size                           : row
[07/15 18:47:48     27s] (I)      Counted 402 PG shapes. We will not process PG shapes layer by layer.
[07/15 18:47:48     27s] (I)      Use row-based GCell size
[07/15 18:47:48     27s] (I)      Use row-based GCell align
[07/15 18:47:48     27s] (I)      layer 0 area = 202000
[07/15 18:47:48     27s] (I)      layer 1 area = 202000
[07/15 18:47:48     27s] (I)      layer 2 area = 202000
[07/15 18:47:48     27s] (I)      layer 3 area = 202000
[07/15 18:47:48     27s] (I)      GCell unit size   : 4480
[07/15 18:47:48     27s] (I)      GCell multiplier  : 1
[07/15 18:47:48     27s] (I)      GCell row height  : 4480
[07/15 18:47:48     27s] (I)      Actual row height : 4480
[07/15 18:47:48     27s] (I)      GCell align ref   : 20160 20160
[07/15 18:47:48     27s] [NR-eGR] Track table information for default rule: 
[07/15 18:47:48     27s] [NR-eGR] MET1 has single uniform track structure
[07/15 18:47:48     27s] [NR-eGR] MET2 has single uniform track structure
[07/15 18:47:48     27s] [NR-eGR] MET3 has single uniform track structure
[07/15 18:47:48     27s] [NR-eGR] MET4 has single uniform track structure
[07/15 18:47:48     27s] [NR-eGR] METTP has single uniform track structure
[07/15 18:47:48     27s] [NR-eGR] METTPL has single uniform track structure
[07/15 18:47:48     27s] (I)      ================= Default via ==================
[07/15 18:47:48     27s] (I)      +---+--------------------+---------------------+
[07/15 18:47:48     27s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut     |
[07/15 18:47:48     27s] (I)      +---+--------------------+---------------------+
[07/15 18:47:48     27s] (I)      | 1 |    2  VIA1_Y_so    |   32  VIA1_CV1_hd   |
[07/15 18:47:48     27s] (I)      | 2 |   38  VIA2_so      |   61  VIA2_CV1_so   |
[07/15 18:47:48     27s] (I)      | 3 |   74  VIA3_so      |   93  VIA3_CH2_so   |
[07/15 18:47:48     27s] (I)      | 4 |  117  VIATPne_Y_so |  132  VIATP_CH2s_so |
[07/15 18:47:48     27s] (I)      | 5 |  145  VIATPL_so    |  150  VIATPL_CV_so  |
[07/15 18:47:48     27s] (I)      +---+--------------------+---------------------+
[07/15 18:47:48     27s] [NR-eGR] Read 260 PG shapes
[07/15 18:47:48     27s] [NR-eGR] Read 0 clock shapes
[07/15 18:47:48     27s] [NR-eGR] Read 0 other shapes
[07/15 18:47:48     27s] [NR-eGR] #Routing Blockages  : 0
[07/15 18:47:48     27s] [NR-eGR] #Instance Blockages : 0
[07/15 18:47:48     27s] [NR-eGR] #PG Blockages       : 260
[07/15 18:47:48     27s] [NR-eGR] #Halo Blockages     : 0
[07/15 18:47:48     27s] [NR-eGR] #Boundary Blockages : 0
[07/15 18:47:48     27s] [NR-eGR] #Clock Blockages    : 0
[07/15 18:47:48     27s] [NR-eGR] #Other Blockages    : 0
[07/15 18:47:48     27s] (I)      Design has 0 blackboxes considered as all layer blockages.
[07/15 18:47:48     27s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[07/15 18:47:48     27s] [NR-eGR] Read 1201 nets ( ignored 0 )
[07/15 18:47:48     27s] (I)      early_global_route_priority property id does not exist.
[07/15 18:47:48     27s] (I)      Read Num Blocks=260  Num Prerouted Wires=0  Num CS=0
[07/15 18:47:48     27s] (I)      Layer 1 (V) : #blockages 260 : #preroutes 0
[07/15 18:47:48     27s] (I)      Layer 2 (H) : #blockages 0 : #preroutes 0
[07/15 18:47:48     27s] (I)      Layer 3 (V) : #blockages 0 : #preroutes 0
[07/15 18:47:48     27s] (I)      Number of ignored nets                =      0
[07/15 18:47:48     27s] (I)      Number of connected nets              =      0
[07/15 18:47:48     27s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[07/15 18:47:48     27s] (I)      Number of clock nets                  =      2.  Ignored: No
[07/15 18:47:48     27s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[07/15 18:47:48     27s] (I)      Number of special nets                =      0.  Ignored: Yes
[07/15 18:47:48     27s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[07/15 18:47:48     27s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[07/15 18:47:48     27s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[07/15 18:47:48     27s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[07/15 18:47:48     27s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[07/15 18:47:48     27s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[07/15 18:47:48     27s] (I)      Ndr track 0 does not exist
[07/15 18:47:48     27s] (I)      ---------------------Grid Graph Info--------------------
[07/15 18:47:48     27s] (I)      Routing area        : (0, 0) - (445200, 241920)
[07/15 18:47:48     27s] (I)      Core area           : (20160, 20160) - (425040, 221760)
[07/15 18:47:48     27s] (I)      Site width          :   560  (dbu)
[07/15 18:47:48     27s] (I)      Row height          :  4480  (dbu)
[07/15 18:47:48     27s] (I)      GCell row height    :  4480  (dbu)
[07/15 18:47:48     27s] (I)      GCell width         :  4480  (dbu)
[07/15 18:47:48     27s] (I)      GCell height        :  4480  (dbu)
[07/15 18:47:48     27s] (I)      Grid                :    99    54     4
[07/15 18:47:48     27s] (I)      Layer numbers       :     1     2     3     4
[07/15 18:47:48     27s] (I)      Vertical capacity   :     0  4480     0  4480
[07/15 18:47:48     27s] (I)      Horizontal capacity :     0     0  4480     0
[07/15 18:47:48     27s] (I)      Default wire width  :   230   280   280   280
[07/15 18:47:48     27s] (I)      Default wire space  :   230   280   280   280
[07/15 18:47:48     27s] (I)      Default wire pitch  :   460   560   560   560
[07/15 18:47:48     27s] (I)      Default pitch size  :   460   560   560   560
[07/15 18:47:48     27s] (I)      First track coord   :   280   280   280   280
[07/15 18:47:48     27s] (I)      Num tracks per GCell:  9.74  8.00  8.00  8.00
[07/15 18:47:48     27s] (I)      Total num of tracks :   432   795   432   795
[07/15 18:47:48     27s] (I)      Num of masks        :     1     1     1     1
[07/15 18:47:48     27s] (I)      Num of trim masks   :     0     0     0     0
[07/15 18:47:48     27s] (I)      --------------------------------------------------------
[07/15 18:47:48     27s] 
[07/15 18:47:48     27s] [NR-eGR] ============ Routing rule table ============
[07/15 18:47:48     27s] [NR-eGR] Rule id: 0  Nets: 1201
[07/15 18:47:48     27s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[07/15 18:47:48     27s] (I)                    Layer    2    3    4 
[07/15 18:47:48     27s] (I)                    Pitch  560  560  560 
[07/15 18:47:48     27s] (I)             #Used tracks    1    1    1 
[07/15 18:47:48     27s] (I)       #Fully used tracks    1    1    1 
[07/15 18:47:48     27s] [NR-eGR] ========================================
[07/15 18:47:48     27s] [NR-eGR] 
[07/15 18:47:48     27s] (I)      =============== Blocked Tracks ===============
[07/15 18:47:48     27s] (I)      +-------+---------+----------+---------------+
[07/15 18:47:48     27s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[07/15 18:47:48     27s] (I)      +-------+---------+----------+---------------+
[07/15 18:47:48     27s] (I)      |     1 |       0 |        0 |         0.00% |
[07/15 18:47:48     27s] (I)      |     2 |   42930 |     6090 |        14.19% |
[07/15 18:47:48     27s] (I)      |     3 |   42768 |        0 |         0.00% |
[07/15 18:47:48     27s] (I)      |     4 |   42930 |        0 |         0.00% |
[07/15 18:47:48     27s] (I)      +-------+---------+----------+---------------+
[07/15 18:47:48     27s] (I)      Finished Import and model ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1900.48 MB )
[07/15 18:47:48     27s] (I)      Reset routing kernel
[07/15 18:47:48     27s] (I)      Started Global Routing ( Curr Mem: 1900.48 MB )
[07/15 18:47:48     27s] (I)      totalPins=4760  totalGlobalPin=4700 (98.74%)
[07/15 18:47:48     27s] (I)      total 2D Cap : 122538 = (42768 H, 79770 V)
[07/15 18:47:48     27s] [NR-eGR] Layer group 1: route 1201 net(s) in layer range [2, 4]
[07/15 18:47:48     27s] (I)      
[07/15 18:47:48     27s] (I)      ============  Phase 1a Route ============
[07/15 18:47:48     27s] (I)      Usage: 11159 = (5886 H, 5273 V) = (13.76% H, 6.61% V) = (2.637e+04um H, 2.362e+04um V)
[07/15 18:47:48     27s] (I)      
[07/15 18:47:48     27s] (I)      ============  Phase 1b Route ============
[07/15 18:47:48     27s] (I)      Usage: 11159 = (5886 H, 5273 V) = (13.76% H, 6.61% V) = (2.637e+04um H, 2.362e+04um V)
[07/15 18:47:48     27s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.999232e+04um
[07/15 18:47:48     27s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[07/15 18:47:48     27s] (I)      Congestion threshold : each 60.00, sum 90.00
[07/15 18:47:48     27s] (I)      
[07/15 18:47:48     27s] (I)      ============  Phase 1c Route ============
[07/15 18:47:48     27s] (I)      Usage: 11159 = (5886 H, 5273 V) = (13.76% H, 6.61% V) = (2.637e+04um H, 2.362e+04um V)
[07/15 18:47:48     27s] (I)      
[07/15 18:47:48     27s] (I)      ============  Phase 1d Route ============
[07/15 18:47:48     27s] (I)      Usage: 11159 = (5886 H, 5273 V) = (13.76% H, 6.61% V) = (2.637e+04um H, 2.362e+04um V)
[07/15 18:47:48     27s] (I)      
[07/15 18:47:48     27s] (I)      ============  Phase 1e Route ============
[07/15 18:47:48     27s] (I)      Usage: 11159 = (5886 H, 5273 V) = (13.76% H, 6.61% V) = (2.637e+04um H, 2.362e+04um V)
[07/15 18:47:48     27s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.999232e+04um
[07/15 18:47:48     27s] (I)      
[07/15 18:47:48     27s] (I)      ============  Phase 1l Route ============
[07/15 18:47:48     27s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[07/15 18:47:48     27s] (I)      Layer  2:      36109      6731         2        4016       37960    ( 9.57%) 
[07/15 18:47:48     27s] (I)      Layer  3:      42336      5929         0           0       42336    ( 0.00%) 
[07/15 18:47:48     27s] (I)      Layer  4:      42135       362         0           0       41976    ( 0.00%) 
[07/15 18:47:48     27s] (I)      Total:        120580     13022         2        4016      122272    ( 3.18%) 
[07/15 18:47:48     27s] (I)      
[07/15 18:47:48     27s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[07/15 18:47:48     27s] [NR-eGR]                        OverCon            
[07/15 18:47:48     27s] [NR-eGR]                         #Gcell     %Gcell
[07/15 18:47:48     27s] [NR-eGR]        Layer               (1)    OverCon
[07/15 18:47:48     27s] [NR-eGR] ----------------------------------------------
[07/15 18:47:48     27s] [NR-eGR]    MET1 ( 1)         0( 0.00%)   ( 0.00%) 
[07/15 18:47:48     27s] [NR-eGR]    MET2 ( 2)         2( 0.04%)   ( 0.04%) 
[07/15 18:47:48     27s] [NR-eGR]    MET3 ( 3)         0( 0.00%)   ( 0.00%) 
[07/15 18:47:48     27s] [NR-eGR]    MET4 ( 4)         0( 0.00%)   ( 0.00%) 
[07/15 18:47:48     27s] [NR-eGR] ----------------------------------------------
[07/15 18:47:48     27s] [NR-eGR]        Total         2( 0.01%)   ( 0.01%) 
[07/15 18:47:48     27s] [NR-eGR] 
[07/15 18:47:48     27s] (I)      Finished Global Routing ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1908.48 MB )
[07/15 18:47:48     27s] (I)      total 2D Cap : 122538 = (42768 H, 79770 V)
[07/15 18:47:48     27s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[07/15 18:47:48     27s] Early Global Route congestion estimation runtime: 0.03 seconds, mem = 1908.5M
[07/15 18:47:48     27s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.030, REAL:0.031, MEM:1908.5M, EPOCH TIME: 1721083668.959749
[07/15 18:47:48     27s] OPERPROF: Starting HotSpotCal at level 1, MEM:1908.5M, EPOCH TIME: 1721083668.959793
[07/15 18:47:48     27s] [hotspot] +------------+---------------+---------------+
[07/15 18:47:48     27s] [hotspot] |            |   max hotspot | total hotspot |
[07/15 18:47:48     27s] [hotspot] +------------+---------------+---------------+
[07/15 18:47:48     27s] [hotspot] | normalized |          0.00 |          0.00 |
[07/15 18:47:48     27s] [hotspot] +------------+---------------+---------------+
[07/15 18:47:48     27s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[07/15 18:47:48     27s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[07/15 18:47:48     27s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.001, MEM:1924.5M, EPOCH TIME: 1721083668.960331
[07/15 18:47:48     27s] Skipped repairing congestion.
[07/15 18:47:48     27s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1924.5M, EPOCH TIME: 1721083668.960426
[07/15 18:47:48     27s] Starting Early Global Route wiring: mem = 1924.5M
[07/15 18:47:48     27s] (I)      ============= Track Assignment ============
[07/15 18:47:48     27s] (I)      Started Track Assignment (1T) ( Curr Mem: 1924.48 MB )
[07/15 18:47:48     27s] (I)      Initialize Track Assignment ( max pin layer : 6 )
[07/15 18:47:48     27s] (I)      Run Multi-thread track assignment
[07/15 18:47:48     27s] (I)      Finished Track Assignment (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1924.48 MB )
[07/15 18:47:48     27s] (I)      Started Export ( Curr Mem: 1924.48 MB )
[07/15 18:47:48     27s] [NR-eGR]                 Length (um)   Vias 
[07/15 18:47:48     27s] [NR-eGR] -----------------------------------
[07/15 18:47:48     27s] [NR-eGR]  MET1    (1H)             0   4680 
[07/15 18:47:48     27s] [NR-eGR]  MET2    (2V)         23724   6745 
[07/15 18:47:48     27s] [NR-eGR]  MET3    (3H)         27027    315 
[07/15 18:47:48     27s] [NR-eGR]  MET4    (4V)          1892      0 
[07/15 18:47:48     27s] [NR-eGR]  METTP   (5H)             0      0 
[07/15 18:47:48     27s] [NR-eGR]  METTPL  (6V)             0      0 
[07/15 18:47:48     27s] [NR-eGR] -----------------------------------
[07/15 18:47:48     27s] [NR-eGR]          Total        52643  11740 
[07/15 18:47:48     27s] [NR-eGR] --------------------------------------------------------------------------
[07/15 18:47:48     27s] [NR-eGR] Total half perimeter of net bounding box: 40768um
[07/15 18:47:48     27s] [NR-eGR] Total length: 52643um, number of vias: 11740
[07/15 18:47:48     27s] [NR-eGR] --------------------------------------------------------------------------
[07/15 18:47:48     27s] [NR-eGR] Total eGR-routed clock nets wire length: 3740um, number of vias: 992
[07/15 18:47:48     27s] [NR-eGR] --------------------------------------------------------------------------
[07/15 18:47:48     27s] (I)      Finished Export ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1924.48 MB )
[07/15 18:47:48     27s] Early Global Route wiring runtime: 0.02 seconds, mem = 1864.5M
[07/15 18:47:48     27s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.020, REAL:0.018, MEM:1864.5M, EPOCH TIME: 1721083668.978392
[07/15 18:47:48     27s] Tdgp not successfully inited but do clear! skip clearing
[07/15 18:47:48     27s] End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
[07/15 18:47:48     27s] <CMD> ::goMC::is_advanced_metrics_collection_running
[07/15 18:47:48     27s] <CMD> ::goMC::is_advanced_metrics_collection_running
[07/15 18:47:48     27s] <CMD> ::goMC::is_advanced_metrics_collection_running
[07/15 18:47:48     27s] <CMD> setPlaceMode -reset -congRepairForceTrialRoute
[07/15 18:47:48     27s] <CMD> getPlaceMode -quiet -congRepairPDClkGateMode4
[07/15 18:47:48     27s] <CMD> setPlaceMode -reset -rplaceIncrNPClkGateAwareMode
[07/15 18:47:48     27s] <CMD> setPlaceMode -reset -congRepairMaxIter
[07/15 18:47:48     27s] <CMD> getPlaceMode -congRepairCleanupPadding -quiet
[07/15 18:47:48     27s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[07/15 18:47:48     27s] <CMD> all_setup_analysis_views
[07/15 18:47:48     27s] <CMD> getPlaceMode -exp_slack_driven -quiet
[07/15 18:47:48     27s] <CMD> reset_path_group -name reg2reg_tmp.6155
[07/15 18:47:48     27s] <CMD> set_global _is_ipo_interactive_path_groups 0
[07/15 18:47:48     27s] <CMD> reset_path_group -name reg2out_tmp.6155
[07/15 18:47:48     27s] <CMD> set_global _is_ipo_interactive_path_groups 0
[07/15 18:47:48     27s] <CMD> set_global timing_enable_path_group_priority $gpsPrivate::optSave_ctePGPriority
[07/15 18:47:48     27s] <CMD> set_global timing_constraint_enable_group_path_resetting $gpsPrivate::optSave_ctePGResetting
[07/15 18:47:48     27s] <CMD> getPlaceMode -place_global_exp_incr_skp_preserve_mode_v2 -quiet
[07/15 18:47:48     27s] <CMD> getPlaceMode -quiet -place_global_exp_netlist_balance_flow
[07/15 18:47:48     27s] <CMD> getPlaceMode -quiet -timingEffort
[07/15 18:47:48     27s] <CMD> getPlaceMode -tdgpDumpStageTiming -quiet
[07/15 18:47:48     27s] *** Finishing placeDesign default flow ***
[07/15 18:47:48     27s] <CMD> getPlaceMode -quiet -tdgpAdjustNetWeightBySlack
[07/15 18:47:48     27s] **ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined for 5.12% flops. Placement and timing QoR can be severely impacted in this case!
[07/15 18:47:48     27s] It is highly recommend to define scan chains either through input scan def (preferred) or specifyScanChain.
[07/15 18:47:48     27s] <CMD_INTERNAL> setvar spgRptErrorForScanConnection 0
[07/15 18:47:48     27s] **placeDesign ... cpu = 0: 0: 4, real = 0: 0: 4, mem = 1864.5M **
[07/15 18:47:48     27s] <CMD> getPlaceMode -trimView -quiet
[07/15 18:47:48     27s] <CMD> getOptMode -quiet -viewOptPolishing
[07/15 18:47:48     27s] <CMD> getOptMode -quiet -fastViewOpt
[07/15 18:47:48     27s] <CMD_INTERNAL> spInternalUse deleteViewOptManager
[07/15 18:47:48     27s] <CMD_INTERNAL> spInternalUse tdgp clearSkpData
[07/15 18:47:48     27s] Tdgp not successfully inited but do clear! skip clearing
[07/15 18:47:48     27s] <CMD> setAnalysisMode -clkSrcPath false -clockPropagation forcedIdeal
[07/15 18:47:48     27s] <CMD> getPlaceMode -exp_slack_driven -quiet
[07/15 18:47:48     27s] <CMD> setExtractRCMode -engine preRoute
[07/15 18:47:49     27s] <CMD> setPlaceMode -reset -relaxSoftBlockageMode
[07/15 18:47:49     27s] <CMD> setPlaceMode -ignoreScan true -quiet
[07/15 18:47:49     27s] <CMD> setPlaceMode -reset -repairPlace
[07/15 18:47:49     27s] <CMD> getPlaceMode -quiet -NMPsuppressInfo
[07/15 18:47:49     27s] <CMD_INTERNAL> setvar spgSpeedupBuildVSM 0
[07/15 18:47:49     27s] <CMD> getPlaceMode -macroPlaceMode -quiet
[07/15 18:47:49     27s] <CMD> getPlaceMode -place_global_replace_QP -quiet
[07/15 18:47:49     27s] <CMD> getPlaceMode -macroPlaceMode -quiet
[07/15 18:47:49     27s] <CMD> getPlaceMode -exp_slack_driven -quiet
[07/15 18:47:49     27s] <CMD> getPlaceMode -enableDistPlace -quiet
[07/15 18:47:49     27s] <CMD> getPlaceMode -place_global_ignore_spare -quiet
[07/15 18:47:49     27s] <CMD> getPlaceMode -tdgpMemFlow -quiet
[07/15 18:47:49     27s] <CMD> setPlaceMode -reset -resetCombineRFLevel
[07/15 18:47:49     27s] <CMD> getPlaceMode -enableDistPlace -quiet
[07/15 18:47:49     27s] <CMD> getPlaceMode -quiet -clusterMode
[07/15 18:47:49     27s] <CMD> getPlaceMode -quiet -place_global_exp_solve_unbalance_path
[07/15 18:47:49     27s] <CMD> getPlaceMode -enableDistPlace -quiet
[07/15 18:47:49     27s] <CMD> setPlaceMode -reset -expHiddenFastMode
[07/15 18:47:49     27s] <CMD> getPlaceMode -tcg2Pass -quiet
[07/15 18:47:49     27s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[07/15 18:47:49     27s] <CMD> getPlaceMode -fp -quiet
[07/15 18:47:49     27s] <CMD> getPlaceMode -fastfp -quiet
[07/15 18:47:49     27s] <CMD> getPlaceMode -doRPlace -quiet
[07/15 18:47:49     27s] <CMD> getPlaceMode -RTCPlaceDesignFlow -quiet
[07/15 18:47:49     27s] <CMD> getPlaceMode -quickCTS -quiet
[07/15 18:47:49     27s] <CMD> set spgFlowInInitialPlace 0
[07/15 18:47:49     27s] <CMD> getPlaceMode -user -maxRouteLayer
[07/15 18:47:49     27s] <CMD> getPlaceMode -maxRouteLayer -quiet
[07/15 18:47:49     27s] <CMD> getPlaceMode -maxRouteLayer -quiet
[07/15 18:47:49     27s] <CMD> setRouteMode -maxRouteLayer 3
[07/15 18:47:49     27s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[07/15 18:47:49     27s] **WARN: (IMPSP-9526):	Restoring setTrialRouteMode -maxRouteLayer after placeDesign. Use 'setTrialRouteMode -maxRoutingLayer N' to set maximum routing layer.
[07/15 18:47:49     27s] <CMD_INTERNAL> spInternalUse TDGP resetIgnoreNetLoad
[07/15 18:47:49     27s] <CMD> getPlaceMode -place_global_exp_balance_pipeline -quiet
[07/15 18:47:49     27s] <CMD> getDesignMode -quiet -flowEffort
[07/15 18:47:49     27s] <CMD> report_message -end_cmd
[07/15 18:47:49     27s] 
[07/15 18:47:49     27s] *** Summary of all messages that are not suppressed in this session:
[07/15 18:47:49     27s] Severity  ID               Count  Summary                                  
[07/15 18:47:49     27s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[07/15 18:47:49     27s] WARNING   IMPSP-9525           1  setPlaceMode -maxRouteLayer will overwri...
[07/15 18:47:49     27s] WARNING   IMPSP-9526           1  Restoring setTrialRouteMode -maxRouteLay...
[07/15 18:47:49     27s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[07/15 18:47:49     27s] WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
[07/15 18:47:49     27s] ERROR     IMPSP-9099           2  Scan chains exist in this design but are...
[07/15 18:47:49     27s] WARNING   IMPPSP-1003          2  Found use of '%s'. This will continue to...
[07/15 18:47:49     27s] *** Message Summary: 8 warning(s), 2 error(s)
[07/15 18:47:49     27s] 
[07/15 18:47:49     27s] <CMD> um::create_snapshot -name final -auto min
[07/15 18:47:49     27s] <CMD> um::pop_snapshot_stack
[07/15 18:47:49     27s] <CMD> um::create_snapshot -name place_design
[07/15 18:47:49     27s] *** placeDesign #1 [finish] : cpu/real = 0:00:03.9/0:00:05.0 (0.8), totSession cpu/real = 0:00:27.5/0:04:45.8 (0.1), mem = 1864.5M
[07/15 18:47:49     27s] 
[07/15 18:47:49     27s] =============================================================================================
[07/15 18:47:49     27s]  Final TAT Report : placeDesign #1                                              21.18-s099_1
[07/15 18:47:49     27s] =============================================================================================
[07/15 18:47:49     27s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/15 18:47:49     27s] ---------------------------------------------------------------------------------------------
[07/15 18:47:49     27s] [ CellServerInit         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:47:49     27s] [ TimingUpdate           ]     10   0:00:00.2  (   4.5 % )     0:00:00.2 /  0:00:00.2    1.0
[07/15 18:47:49     27s] [ FullDelayCalc          ]      5   0:00:00.5  (  10.1 % )     0:00:00.5 /  0:00:00.5    1.0
[07/15 18:47:49     27s] [ MISC                   ]          0:00:04.2  (  85.3 % )     0:00:04.2 /  0:00:03.2    0.8
[07/15 18:47:49     27s] ---------------------------------------------------------------------------------------------
[07/15 18:47:49     27s]  placeDesign #1 TOTAL               0:00:05.0  ( 100.0 % )     0:00:05.0 /  0:00:03.9    0.8
[07/15 18:47:49     27s] ---------------------------------------------------------------------------------------------
[07/15 18:47:49     27s] 
[07/15 18:47:49     27s] <CMD> getPlaceMode -exp_slack_driven -quiet
[07/15 18:47:49     27s] <CMD> checkPlace output/TM_select_3.checkPlace
[07/15 18:47:49     27s] OPERPROF: Starting checkPlace at level 1, MEM:1864.5M, EPOCH TIME: 1721083669.012159
[07/15 18:47:49     27s] Processing tracks to init pin-track alignment.
[07/15 18:47:49     27s] z: 2, totalTracks: 1
[07/15 18:47:49     27s] z: 4, totalTracks: 1
[07/15 18:47:49     27s] z: 6, totalTracks: 1
[07/15 18:47:49     27s] #spOpts: N=180 hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 18:47:49     27s] All LLGs are deleted
[07/15 18:47:49     27s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:47:49     27s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:47:49     27s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1864.5M, EPOCH TIME: 1721083669.013613
[07/15 18:47:49     27s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1864.5M, EPOCH TIME: 1721083669.013699
[07/15 18:47:49     27s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1864.5M, EPOCH TIME: 1721083669.013766
[07/15 18:47:49     27s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:47:49     27s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:47:49     27s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1864.5M, EPOCH TIME: 1721083669.013939
[07/15 18:47:49     27s] Max number of tech site patterns supported in site array is 256.
[07/15 18:47:49     27s] Core basic site is core_ji3v
[07/15 18:47:49     27s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1864.5M, EPOCH TIME: 1721083669.022797
[07/15 18:47:49     27s] After signature check, allow fast init is false, keep pre-filter is true.
[07/15 18:47:49     27s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[07/15 18:47:49     27s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:1864.5M, EPOCH TIME: 1721083669.022964
[07/15 18:47:49     27s] SiteArray: non-trimmed site array dimensions = 45 x 723
[07/15 18:47:49     27s] SiteArray: use 176,128 bytes
[07/15 18:47:49     27s] SiteArray: current memory after site array memory allocation 1864.5M
[07/15 18:47:49     27s] SiteArray: FP blocked sites are writable
[07/15 18:47:49     27s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[07/15 18:47:49     27s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1864.5M, EPOCH TIME: 1721083669.023422
[07/15 18:47:49     27s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.010, REAL:0.002, MEM:1864.5M, EPOCH TIME: 1721083669.025194
[07/15 18:47:49     27s] SiteArray: number of non floorplan blocked sites for llg default is 32535
[07/15 18:47:49     27s] Atter site array init, number of instance map data is 0.
[07/15 18:47:49     27s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.020, REAL:0.012, MEM:1864.5M, EPOCH TIME: 1721083669.025493
[07/15 18:47:49     27s] 
[07/15 18:47:49     27s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:47:49     27s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.012, MEM:1864.5M, EPOCH TIME: 1721083669.025637
[07/15 18:47:49     27s] Begin checking placement ... (start mem=1864.5M, init mem=1864.5M)
[07/15 18:47:49     27s] Begin checking exclusive groups violation ...
[07/15 18:47:49     27s] There are 0 groups to check, max #box is 0, total #box is 0
[07/15 18:47:49     27s] Finished checking exclusive groups violations. Found 0 Vio.
[07/15 18:47:49     27s] 
[07/15 18:47:49     27s] Running CheckPlace using 1 thread in normal mode...
[07/15 18:47:49     27s] 
[07/15 18:47:49     27s] ...checkPlace normal is done!
[07/15 18:47:49     27s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1864.5M, EPOCH TIME: 1721083669.035967
[07/15 18:47:49     27s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.000, MEM:1864.5M, EPOCH TIME: 1721083669.036415
[07/15 18:47:49     27s] *info: Placed = 1167          
[07/15 18:47:49     27s] *info: Unplaced = 0           
[07/15 18:47:49     27s] Placement Density:59.26%(48367/81624)
[07/15 18:47:49     27s] Placement Density (including fixed std cells):59.26%(48367/81624)
[07/15 18:47:49     27s] All LLGs are deleted
[07/15 18:47:49     27s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1167).
[07/15 18:47:49     27s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:47:49     27s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1864.5M, EPOCH TIME: 1721083669.036993
[07/15 18:47:49     27s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1864.5M, EPOCH TIME: 1721083669.037061
[07/15 18:47:49     27s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:47:49     27s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:47:49     27s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1864.5M)
[07/15 18:47:49     27s] OPERPROF: Finished checkPlace at level 1, CPU:0.030, REAL:0.025, MEM:1864.5M, EPOCH TIME: 1721083669.037498
[07/15 18:47:49     27s] <CMD> setDrawView place
[07/15 18:47:49     27s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[07/15 18:47:49     27s] <CMD> timeDesign -preCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix TM_select_3_preCTS -outDir timingReports
[07/15 18:47:49     27s] #optDebug: fT-S <1 1 0 0 0>
[07/15 18:47:49     27s] *** timeDesign #2 [begin] : totSession cpu/real = 0:00:27.5/0:04:45.8 (0.1), mem = 1864.5M
[07/15 18:47:49     27s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1864.5M, EPOCH TIME: 1721083669.045343
[07/15 18:47:49     27s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:47:49     27s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:47:49     27s] All LLGs are deleted
[07/15 18:47:49     27s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:47:49     27s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:47:49     27s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1864.5M, EPOCH TIME: 1721083669.045448
[07/15 18:47:49     27s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1864.5M, EPOCH TIME: 1721083669.045496
[07/15 18:47:49     27s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:1864.5M, EPOCH TIME: 1721083669.045554
[07/15 18:47:49     27s] Start to check current routing status for nets...
[07/15 18:47:49     27s] All nets are already routed correctly.
[07/15 18:47:49     27s] End to check current routing status for nets (mem=1864.5M)
[07/15 18:47:49     27s] Extraction called for design 'aska_dig' of instances=1167 and nets=1228 using extraction engine 'preRoute' .
[07/15 18:47:49     27s] PreRoute RC Extraction called for design aska_dig.
[07/15 18:47:49     27s] RC Extraction called in multi-corner(2) mode.
[07/15 18:47:49     27s] RCMode: PreRoute
[07/15 18:47:49     27s]       RC Corner Indexes            0       1   
[07/15 18:47:49     27s] Capacitance Scaling Factor   : 1.00000 1.00000 
[07/15 18:47:49     27s] Resistance Scaling Factor    : 1.00000 1.00000 
[07/15 18:47:49     27s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[07/15 18:47:49     27s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[07/15 18:47:49     27s] Shrink Factor                : 1.00000
[07/15 18:47:49     27s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[07/15 18:47:49     27s] Using capacitance table file ...
[07/15 18:47:49     27s] 
[07/15 18:47:49     27s] Trim Metal Layers:
[07/15 18:47:49     27s] LayerId::1 widthSet size::4
[07/15 18:47:49     27s] LayerId::2 widthSet size::4
[07/15 18:47:49     27s] LayerId::3 widthSet size::4
[07/15 18:47:49     27s] LayerId::4 widthSet size::4
[07/15 18:47:49     27s] LayerId::5 widthSet size::4
[07/15 18:47:49     27s] LayerId::6 widthSet size::2
[07/15 18:47:49     27s] Updating RC grid for preRoute extraction ...
[07/15 18:47:49     27s] eee: pegSigSF::1.070000
[07/15 18:47:49     27s] Initializing multi-corner capacitance tables ... 
[07/15 18:47:49     27s] Initializing multi-corner resistance tables ...
[07/15 18:47:49     27s] eee: l::1 avDens::0.108776 usedTrk::522.126518 availTrk::4800.000000 sigTrk::522.126518
[07/15 18:47:49     27s] eee: l::2 avDens::0.130889 usedTrk::586.383636 availTrk::4480.000000 sigTrk::586.383636
[07/15 18:47:49     27s] eee: l::3 avDens::0.160688 usedTrk::604.187501 availTrk::3760.000000 sigTrk::604.187501
[07/15 18:47:49     27s] eee: l::4 avDens::0.014861 usedTrk::45.177679 availTrk::3040.000000 sigTrk::45.177679
[07/15 18:47:49     27s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 18:47:49     27s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 18:47:49     27s] {RT max_rc 0 3 3 0}
[07/15 18:47:49     27s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 wcR=0.000000 newSi=0.001600 wHLS=0.000000 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[07/15 18:47:49     27s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1864.484M)
[07/15 18:47:49     27s] Effort level <high> specified for reg2reg path_group
[07/15 18:47:49     27s] All LLGs are deleted
[07/15 18:47:49     27s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:47:49     27s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:47:49     27s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1874.3M, EPOCH TIME: 1721083669.116008
[07/15 18:47:49     27s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1874.3M, EPOCH TIME: 1721083669.116096
[07/15 18:47:49     27s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1874.3M, EPOCH TIME: 1721083669.116315
[07/15 18:47:49     27s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:47:49     27s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:47:49     27s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1874.3M, EPOCH TIME: 1721083669.116488
[07/15 18:47:49     27s] Max number of tech site patterns supported in site array is 256.
[07/15 18:47:49     27s] Core basic site is core_ji3v
[07/15 18:47:49     27s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1874.3M, EPOCH TIME: 1721083669.125409
[07/15 18:47:49     27s] After signature check, allow fast init is false, keep pre-filter is true.
[07/15 18:47:49     27s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[07/15 18:47:49     27s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:1874.3M, EPOCH TIME: 1721083669.125575
[07/15 18:47:49     27s] SiteArray: non-trimmed site array dimensions = 45 x 723
[07/15 18:47:49     27s] SiteArray: use 176,128 bytes
[07/15 18:47:49     27s] SiteArray: current memory after site array memory allocation 1874.3M
[07/15 18:47:49     27s] SiteArray: FP blocked sites are writable
[07/15 18:47:49     27s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1874.3M, EPOCH TIME: 1721083669.126001
[07/15 18:47:49     27s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.002, MEM:1874.3M, EPOCH TIME: 1721083669.127759
[07/15 18:47:49     27s] SiteArray: number of non floorplan blocked sites for llg default is 32535
[07/15 18:47:49     27s] Atter site array init, number of instance map data is 0.
[07/15 18:47:49     27s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.012, MEM:1874.3M, EPOCH TIME: 1721083669.128007
[07/15 18:47:49     27s] 
[07/15 18:47:49     27s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:47:49     27s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.012, MEM:1874.3M, EPOCH TIME: 1721083669.128247
[07/15 18:47:49     27s] All LLGs are deleted
[07/15 18:47:49     27s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:47:49     27s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:47:49     27s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1874.3M, EPOCH TIME: 1721083669.128628
[07/15 18:47:49     27s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1874.3M, EPOCH TIME: 1721083669.128690
[07/15 18:47:49     27s] Starting delay calculation for Setup views
[07/15 18:47:49     27s] AAE_INFO: opIsDesignInPostRouteState() is 0
[07/15 18:47:49     27s] #################################################################################
[07/15 18:47:49     27s] # Design Stage: PreRoute
[07/15 18:47:49     27s] # Design Name: aska_dig
[07/15 18:47:49     27s] # Design Mode: 180nm
[07/15 18:47:49     27s] # Analysis Mode: MMMC Non-OCV 
[07/15 18:47:49     27s] # Parasitics Mode: No SPEF/RCDB 
[07/15 18:47:49     27s] # Signoff Settings: SI Off 
[07/15 18:47:49     27s] #################################################################################
[07/15 18:47:49     27s] Calculate delays in BcWc mode...
[07/15 18:47:49     27s] Topological Sorting (REAL = 0:00:00.0, MEM = 1872.3M, InitMEM = 1872.3M)
[07/15 18:47:49     27s] Start delay calculation (fullDC) (1 T). (MEM=1872.27)
[07/15 18:47:49     27s] End AAE Lib Interpolated Model. (MEM=1883.79 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 18:47:49     27s] Total number of fetched objects 1201
[07/15 18:47:49     27s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 18:47:49     27s] End delay calculation. (MEM=1926.55 CPU=0:00:00.1 REAL=0:00:00.0)
[07/15 18:47:49     27s] End delay calculation (fullDC). (MEM=1926.55 CPU=0:00:00.2 REAL=0:00:00.0)
[07/15 18:47:49     27s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 1926.6M) ***
[07/15 18:47:49     27s] *** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:00:27.9 mem=1926.6M)
[07/15 18:47:50     27s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 slow_functional_mode 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -75.266 |  4.612  | -75.266 |
|           TNS (ns):|-26710.6 |  0.000  |-26710.6 |
|    Violating Paths:|   431   |    0    |   431   |
|          All Paths:|   772   |   291   |   481   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     32 (32)      |   -5.465   |     32 (32)      |
|   max_tran     |     32 (581)     |  -72.362   |     32 (581)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[07/15 18:47:50     27s] All LLGs are deleted
[07/15 18:47:50     27s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:47:50     27s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:47:50     27s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1879.7M, EPOCH TIME: 1721083670.122697
[07/15 18:47:50     27s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1879.7M, EPOCH TIME: 1721083670.122787
[07/15 18:47:50     27s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1879.7M, EPOCH TIME: 1721083670.122993
[07/15 18:47:50     27s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:47:50     27s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:47:50     27s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1879.7M, EPOCH TIME: 1721083670.123169
[07/15 18:47:50     27s] Max number of tech site patterns supported in site array is 256.
[07/15 18:47:50     27s] Core basic site is core_ji3v
[07/15 18:47:50     27s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1879.7M, EPOCH TIME: 1721083670.132607
[07/15 18:47:50     27s] After signature check, allow fast init is true, keep pre-filter is true.
[07/15 18:47:50     27s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/15 18:47:50     27s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:1879.7M, EPOCH TIME: 1721083670.132864
[07/15 18:47:50     27s] Fast DP-INIT is on for default
[07/15 18:47:50     27s] Atter site array init, number of instance map data is 0.
[07/15 18:47:50     27s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.000, REAL:0.010, MEM:1879.7M, EPOCH TIME: 1721083670.133281
[07/15 18:47:50     27s] 
[07/15 18:47:50     27s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:47:50     27s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.011, MEM:1879.7M, EPOCH TIME: 1721083670.133572
[07/15 18:47:50     27s] All LLGs are deleted
[07/15 18:47:50     27s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:47:50     27s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:47:50     27s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1879.7M, EPOCH TIME: 1721083670.133934
[07/15 18:47:50     27s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1879.7M, EPOCH TIME: 1721083670.133993
[07/15 18:47:50     27s] Density: 59.256%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------

[07/15 18:47:50     27s] All LLGs are deleted
[07/15 18:47:50     27s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:47:50     27s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:47:50     27s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1879.7M, EPOCH TIME: 1721083670.135254
[07/15 18:47:50     27s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1879.7M, EPOCH TIME: 1721083670.135318
[07/15 18:47:50     27s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1879.7M, EPOCH TIME: 1721083670.135515
[07/15 18:47:50     27s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:47:50     27s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:47:50     27s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1879.7M, EPOCH TIME: 1721083670.135648
[07/15 18:47:50     27s] Max number of tech site patterns supported in site array is 256.
[07/15 18:47:50     27s] Core basic site is core_ji3v
[07/15 18:47:50     27s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1879.7M, EPOCH TIME: 1721083670.144340
[07/15 18:47:50     27s] After signature check, allow fast init is true, keep pre-filter is true.
[07/15 18:47:50     27s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/15 18:47:50     27s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:1879.7M, EPOCH TIME: 1721083670.144579
[07/15 18:47:50     27s] Fast DP-INIT is on for default
[07/15 18:47:50     27s] Atter site array init, number of instance map data is 0.
[07/15 18:47:50     27s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:1879.7M, EPOCH TIME: 1721083670.144979
[07/15 18:47:50     27s] 
[07/15 18:47:50     27s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:47:50     27s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:1879.7M, EPOCH TIME: 1721083670.145235
[07/15 18:47:50     27s] All LLGs are deleted
[07/15 18:47:50     27s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:47:50     27s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:47:50     27s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1879.7M, EPOCH TIME: 1721083670.145597
[07/15 18:47:50     27s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1879.7M, EPOCH TIME: 1721083670.145658
[07/15 18:47:50     27s] Reported timing to dir timingReports
[07/15 18:47:50     27s] Total CPU time: 0.45 sec
[07/15 18:47:50     27s] Total Real time: 1.0 sec
[07/15 18:47:50     27s] Total Memory Usage: 1879.730469 Mbytes
[07/15 18:47:50     27s] Info: pop threads available for lower-level modules during optimization.
[07/15 18:47:50     27s] *** timeDesign #2 [finish] : cpu/real = 0:00:00.4/0:00:01.1 (0.4), totSession cpu/real = 0:00:28.0/0:04:46.9 (0.1), mem = 1879.7M
[07/15 18:47:50     27s] 
[07/15 18:47:50     27s] =============================================================================================
[07/15 18:47:50     27s]  Final TAT Report : timeDesign #2                                               21.18-s099_1
[07/15 18:47:50     27s] =============================================================================================
[07/15 18:47:50     27s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/15 18:47:50     27s] ---------------------------------------------------------------------------------------------
[07/15 18:47:50     27s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:47:50     27s] [ OptSummaryReport       ]      1   0:00:00.0  (   3.7 % )     0:00:01.0 /  0:00:00.4    0.4
[07/15 18:47:50     27s] [ DrvReport              ]      1   0:00:00.7  (  61.2 % )     0:00:00.7 /  0:00:00.0    0.0
[07/15 18:47:50     27s] [ ExtractRC              ]      1   0:00:00.0  (   2.6 % )     0:00:00.0 /  0:00:00.0    0.7
[07/15 18:47:50     27s] [ TimingUpdate           ]      1   0:00:00.1  (   8.0 % )     0:00:00.3 /  0:00:00.3    1.0
[07/15 18:47:50     27s] [ FullDelayCalc          ]      1   0:00:00.2  (  15.4 % )     0:00:00.2 /  0:00:00.2    1.0
[07/15 18:47:50     27s] [ TimingReport           ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    1.5
[07/15 18:47:50     27s] [ GenerateReports        ]      1   0:00:00.0  (   2.9 % )     0:00:00.0 /  0:00:00.0    0.9
[07/15 18:47:50     27s] [ MISC                   ]          0:00:00.1  (   4.9 % )     0:00:00.1 /  0:00:00.1    1.1
[07/15 18:47:50     27s] ---------------------------------------------------------------------------------------------
[07/15 18:47:50     27s]  timeDesign #2 TOTAL                0:00:01.1  ( 100.0 % )     0:00:01.1 /  0:00:00.4    0.4
[07/15 18:47:50     27s] ---------------------------------------------------------------------------------------------
[07/15 18:47:50     27s] 
[07/15 18:48:20     28s] <CMD> addTieHiLo -cell {LOGIC1JI3V LOGIC0JI3V} -prefix LTIE
[07/15 18:48:20     28s] OPERPROF: Starting DPlace-Init at level 1, MEM:1935.4M, EPOCH TIME: 1721083700.306929
[07/15 18:48:20     28s] Processing tracks to init pin-track alignment.
[07/15 18:48:20     28s] z: 2, totalTracks: 1
[07/15 18:48:20     28s] z: 4, totalTracks: 1
[07/15 18:48:20     28s] z: 6, totalTracks: 1
[07/15 18:48:20     28s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 18:48:20     28s] All LLGs are deleted
[07/15 18:48:20     28s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:48:20     28s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:48:20     28s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1935.4M, EPOCH TIME: 1721083700.309403
[07/15 18:48:20     28s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1935.4M, EPOCH TIME: 1721083700.309547
[07/15 18:48:20     28s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1935.4M, EPOCH TIME: 1721083700.309865
[07/15 18:48:20     28s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:48:20     28s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:48:20     28s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1935.4M, EPOCH TIME: 1721083700.310238
[07/15 18:48:20     28s] Max number of tech site patterns supported in site array is 256.
[07/15 18:48:20     28s] Core basic site is core_ji3v
[07/15 18:48:20     28s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1935.4M, EPOCH TIME: 1721083700.325759
[07/15 18:48:20     28s] After signature check, allow fast init is true, keep pre-filter is true.
[07/15 18:48:20     28s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/15 18:48:20     28s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:1935.4M, EPOCH TIME: 1721083700.325937
[07/15 18:48:20     28s] Fast DP-INIT is on for default
[07/15 18:48:20     28s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[07/15 18:48:20     28s] Atter site array init, number of instance map data is 0.
[07/15 18:48:20     28s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.020, REAL:0.016, MEM:1935.4M, EPOCH TIME: 1721083700.326378
[07/15 18:48:20     28s] 
[07/15 18:48:20     28s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:48:20     28s] 
[07/15 18:48:20     28s]  Skipping Bad Lib Cell Checking (CMU) !
[07/15 18:48:20     28s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.017, MEM:1935.4M, EPOCH TIME: 1721083700.326673
[07/15 18:48:20     28s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1935.4M, EPOCH TIME: 1721083700.326719
[07/15 18:48:20     28s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1951.4M, EPOCH TIME: 1721083700.327088
[07/15 18:48:20     28s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1951.4MB).
[07/15 18:48:20     28s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.021, MEM:1951.4M, EPOCH TIME: 1721083700.327462
[07/15 18:48:20     28s] Options: No distance constraint, Max Fan-out = 10.
[07/15 18:48:20     28s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1951.4M, EPOCH TIME: 1721083700.327539
[07/15 18:48:20     28s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.000, MEM:1951.4M, EPOCH TIME: 1721083700.327596
[07/15 18:48:20     28s] INFO: Total Number of Tie Cells (LOGIC1JI3V) placed: 0  
[07/15 18:48:20     28s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1951.4M, EPOCH TIME: 1721083700.328754
[07/15 18:48:20     28s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.000, MEM:1951.4M, EPOCH TIME: 1721083700.328816
[07/15 18:48:20     28s] INFO: Total Number of Tie Cells (LOGIC0JI3V) placed: 0  
[07/15 18:48:20     28s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1951.4M, EPOCH TIME: 1721083700.329303
[07/15 18:48:20     28s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1167).
[07/15 18:48:20     28s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:48:20     28s] All LLGs are deleted
[07/15 18:48:20     28s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:48:20     28s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:48:20     28s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1951.4M, EPOCH TIME: 1721083700.330815
[07/15 18:48:20     28s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1951.4M, EPOCH TIME: 1721083700.330880
[07/15 18:48:20     28s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.002, MEM:1947.4M, EPOCH TIME: 1721083700.331451
[07/15 18:48:45     29s] <CMD> setLayerPreference node_overlay -isVisible 1
[07/15 18:48:45     29s] 
[07/15 18:48:45     29s] 
[07/15 18:48:45     29s] 
[07/15 18:48:45     29s] <CMD> setLayerPreference congestH -color {#000066 #0000c9 #0053ff #00fcfa #00a953 #53a900 #f9fc00 #ff5300 #ff5858 #ffffff}
[07/15 18:48:45     29s] <CMD> setLayerPreference congestV -color {#000066 #0000c9 #0053ff #00fcfa #00a953 #53a900 #f9fc00 #ff5300 #ff5858 #ffffff}
[07/15 18:48:46     29s] <CMD> fit
[07/15 18:48:54     29s] <CMD> setLayerPreference groupmain_Congestion -isVisible 0
[07/15 18:48:59     30s] <CMD> setLayerPreference densityMap -isVisible 0
[07/15 18:49:00     30s] <CMD> setLayerPreference pinDensityMap -isVisible 0
[07/15 18:49:01     30s] <CMD> setLayerPreference timingMap -isVisible 0
[07/15 18:49:03     30s] <CMD> setLayerPreference groupmain_Congestion -isVisible 1
[07/15 18:49:17     30s] <CMD> setLayerPreference node_inst -isVisible 0
[07/15 18:49:18     30s] <CMD> setLayerPreference node_net -isVisible 0
[07/15 18:49:22     30s] <CMD> setLayerPreference densityMap -isVisible 1
[07/15 18:49:23     30s] <CMD> setLayerPreference pinDensityMap -isVisible 1
[07/15 18:49:24     30s] <CMD> setLayerPreference timingMap -isVisible 1
[07/15 18:50:34     33s] <CMD> setRouteMode -earlyGlobalMinRouteLayer 2 -earlyGlobalMaxRouteLayer 4 -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
[07/15 18:50:34     33s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[07/15 18:50:34     33s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[07/15 18:50:34     33s] <CMD> earlyGlobalRoute
[07/15 18:50:34     33s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 1958.91 MB )
[07/15 18:50:34     33s] (I)      ============================ Layers =============================
[07/15 18:50:34     33s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 18:50:34     33s] (I)      | DB# |  ID |                 Name |      Type | #Masks | Extra |
[07/15 18:50:34     33s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 18:50:34     33s] (I)      |  33 |   0 |                 CONT |       cut |      1 |       |
[07/15 18:50:34     33s] (I)      |   1 |   1 |                 MET1 |      wire |      1 |       |
[07/15 18:50:34     33s] (I)      |  34 |   1 |                 VIA1 |       cut |      1 |       |
[07/15 18:50:34     33s] (I)      |   2 |   2 |                 MET2 |      wire |      1 |       |
[07/15 18:50:34     33s] (I)      |  35 |   2 |                 VIA2 |       cut |      1 |       |
[07/15 18:50:34     33s] (I)      |   3 |   3 |                 MET3 |      wire |      1 |       |
[07/15 18:50:34     33s] (I)      |  36 |   3 |                 VIA3 |       cut |      1 |       |
[07/15 18:50:34     33s] (I)      |   4 |   4 |                 MET4 |      wire |      1 |       |
[07/15 18:50:34     33s] (I)      |  37 |   4 |                VIATP |       cut |      1 |       |
[07/15 18:50:34     33s] (I)      |   5 |   5 |                METTP |      wire |      1 |       |
[07/15 18:50:34     33s] (I)      |  38 |   5 |               VIATPL |       cut |      1 |       |
[07/15 18:50:34     33s] (I)      |   6 |   6 |               METTPL |      wire |      1 |       |
[07/15 18:50:34     33s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 18:50:34     33s] (I)      |  64 |  64 |              OVERLAP |   overlap |        |       |
[07/15 18:50:34     33s] (I)      |  65 |  65 |                 PIMP |   implant |        |       |
[07/15 18:50:34     33s] (I)      |  66 |  66 |                 NIMP |   implant |        |       |
[07/15 18:50:34     33s] (I)      |  67 |  67 |                NWELL |     other |        |    MS |
[07/15 18:50:34     33s] (I)      |  68 |  68 |                 DIFF | diffusion |        |    MS |
[07/15 18:50:34     33s] (I)      |   0 |   0 |                POLY1 |     other |        |    MS |
[07/15 18:50:34     33s] (I)      |  69 |  69 |               LOCKED |     other |        |       |
[07/15 18:50:34     33s] (I)      |  70 |  70 |              LOCKED1 |     other |        |       |
[07/15 18:50:34     33s] (I)      |  71 |  71 |              LOCKED2 |     other |        |       |
[07/15 18:50:34     33s] (I)      |  72 |  72 |              LOCKED3 |     other |        |       |
[07/15 18:50:34     33s] (I)      |  73 |  73 |              LOCKED4 |     other |        |       |
[07/15 18:50:34     33s] (I)      |  74 |  74 |                   MV |     other |        |    MS |
[07/15 18:50:34     33s] (I)      |  75 |  75 |                PWELL |     other |        |    MS |
[07/15 18:50:34     33s] (I)      |  76 |  76 |                  PAD |     other |        |    MS |
[07/15 18:50:34     33s] (I)      |  77 |  77 |                 VIA4 |     other |        |    MS |
[07/15 18:50:34     33s] (I)      |  78 |  78 |                 SBLK |     other |        |    MS |
[07/15 18:50:34     33s] (I)      |  79 |  79 |                NOPIM |     other |        |    MS |
[07/15 18:50:34     33s] (I)      |  80 |  80 |                 CAPM |     other |        |    MS |
[07/15 18:50:34     33s] (I)      |  81 |  81 |                 MET5 |     other |        |    MS |
[07/15 18:50:34     33s] (I)      |  82 |  82 |                  LDP |     other |        |    MS |
[07/15 18:50:34     33s] (I)      |  83 |  83 |                NODRC |     other |        |    MS |
[07/15 18:50:34     33s] (I)      |  84 |  84 |               DIODEF |     other |        |    MS |
[07/15 18:50:34     33s] (I)      |  85 |  85 |                  ESD |     other |        |    MS |
[07/15 18:50:34     33s] (I)      |  86 |  86 |                  LDN |     other |        |    MS |
[07/15 18:50:34     33s] (I)      |  87 |  87 |                   CF |     other |        |    MS |
[07/15 18:50:34     33s] (I)      |  88 |  88 |                 HRES |     other |        |    MS |
[07/15 18:50:34     33s] (I)      |  89 |  89 |                  ALN |     other |        |    MS |
[07/15 18:50:34     33s] (I)      |  90 |  90 |               DNWELL |     other |        |    MS |
[07/15 18:50:34     33s] (I)      |  91 |  91 |                 IOID |     other |        |    MS |
[07/15 18:50:34     33s] (I)      |  92 |  92 |                 MRES |     other |        |    MS |
[07/15 18:50:34     33s] (I)      |  93 |  93 |                  NW1 |     other |        |    MS |
[07/15 18:50:34     33s] (I)      |  94 |  94 |                  PW1 |     other |        |    MS |
[07/15 18:50:34     33s] (I)      |  95 |  95 |                  NW2 |     other |        |    MS |
[07/15 18:50:34     33s] (I)      |  96 |  96 |                  PW2 |     other |        |    MS |
[07/15 18:50:34     33s] (I)      |  97 |  97 |               BLKALL |     other |        |    MS |
[07/15 18:50:34     33s] (I)      |  98 |  98 |               BIPDEF |     other |        |    MS |
[07/15 18:50:34     33s] (I)      |  99 |  99 |                 NIFE |     other |        |    MS |
[07/15 18:50:34     33s] (I)      | 100 | 100 |               SUBCUT |     other |        |    MS |
[07/15 18:50:34     33s] (I)      | 101 | 101 |               FAMARK |     other |        |    MS |
[07/15 18:50:34     33s] (I)      | 102 | 102 |               RESDEF |     other |        |    MS |
[07/15 18:50:34     33s] (I)      | 103 | 103 |               CAPDEF |     other |        |    MS |
[07/15 18:50:34     33s] (I)      | 104 | 104 |               INDDEF |     other |        |    MS |
[07/15 18:50:34     33s] (I)      | 105 | 105 |                  RAC |     other |        |    MS |
[07/15 18:50:34     33s] (I)      | 106 | 106 |                XFLAY |     other |        |    MS |
[07/15 18:50:34     33s] (I)      | 107 | 107 |                HVGOX |     other |        |    MS |
[07/15 18:50:34     33s] (I)      | 108 | 108 |              HVPWELL |     other |        |    MS |
[07/15 18:50:34     33s] (I)      | 109 | 109 |              HVNWELL |     other |        |    MS |
[07/15 18:50:34     33s] (I)      | 110 | 110 |                  SOI |     other |        |    MS |
[07/15 18:50:34     33s] (I)      | 111 | 111 |                  PDD |     other |        |    MS |
[07/15 18:50:34     33s] (I)      | 112 | 112 |                  SCI |     other |        |    MS |
[07/15 18:50:34     33s] (I)      | 113 | 113 |                  SSD |     other |        |    MS |
[07/15 18:50:34     33s] (I)      | 114 | 114 |                 DEPL |     other |        |    MS |
[07/15 18:50:34     33s] (I)      | 115 | 115 |                  LPM |     other |        |    MS |
[07/15 18:50:34     33s] (I)      | 116 | 116 |                  LNM |     other |        |    MS |
[07/15 18:50:34     33s] (I)      | 117 | 117 |                ISOPW |     other |        |    MS |
[07/15 18:50:34     33s] (I)      | 118 | 118 |                  SOC |     other |        |    MS |
[07/15 18:50:34     33s] (I)      | 119 | 119 |                 DMOS |     other |        |    MS |
[07/15 18:50:34     33s] (I)      | 120 | 120 |               DEVLBL |     other |        |    MS |
[07/15 18:50:34     33s] (I)      | 121 | 121 |             DNWELLMV |     other |        |    MS |
[07/15 18:50:34     33s] (I)      | 122 | 122 |                PWBLK |     other |        |    MS |
[07/15 18:50:34     33s] (I)      | 123 | 123 |               PHODEF |     other |        |    MS |
[07/15 18:50:34     33s] (I)      | 124 | 124 |                  LNO |     other |        |    MS |
[07/15 18:50:34     33s] (I)      | 125 | 125 |                 VIA5 |     other |        |    MS |
[07/15 18:50:34     33s] (I)      | 126 | 126 |                 MET6 |     other |        |    MS |
[07/15 18:50:34     33s] (I)      | 127 | 127 |               HVDEPL |     other |        |    MS |
[07/15 18:50:34     33s] (I)      | 128 | 128 |              CAPM23F |     other |        |    MS |
[07/15 18:50:34     33s] (I)      | 129 | 129 |             CAPMH23F |     other |        |    MS |
[07/15 18:50:34     33s] (I)      | 130 | 130 |              CAPM34F |     other |        |    MS |
[07/15 18:50:34     33s] (I)      | 131 | 131 |             CAPMH34F |     other |        |    MS |
[07/15 18:50:34     33s] (I)      | 132 | 132 |              CAPM45F |     other |        |    MS |
[07/15 18:50:34     33s] (I)      | 133 | 133 |             CAPMH45F |     other |        |    MS |
[07/15 18:50:34     33s] (I)      | 134 | 134 |              CAPM56F |     other |        |    MS |
[07/15 18:50:34     33s] (I)      | 135 | 135 |             CAPMH56F |     other |        |    MS |
[07/15 18:50:34     33s] (I)      | 136 | 136 |                CAPM2 |     other |        |    MS |
[07/15 18:50:34     33s] (I)      | 137 | 137 |                CAPM3 |     other |        |    MS |
[07/15 18:50:34     33s] (I)      | 138 | 138 |                  DNC |     other |        |    MS |
[07/15 18:50:34     33s] (I)      | 139 | 139 |                  DPC |     other |        |    MS |
[07/15 18:50:34     33s] (I)      | 140 | 140 |                LNDEV |     other |        |    MS |
[07/15 18:50:34     33s] (I)      | 141 | 141 |                  HNW |     other |        |    MS |
[07/15 18:50:34     33s] (I)      | 142 | 142 |                  NDF |     other |        |    MS |
[07/15 18:50:34     33s] (I)      | 143 | 143 |                  PDF |     other |        |    MS |
[07/15 18:50:34     33s] (I)      | 144 | 144 |                  DTI |     other |        |    MS |
[07/15 18:50:34     33s] (I)      | 145 | 145 |                UVWIN |     other |        |    MS |
[07/15 18:50:34     33s] (I)      | 146 | 146 |               ANODOP |     other |        |    MS |
[07/15 18:50:34     33s] (I)      | 147 | 147 |               CATDOP |     other |        |    MS |
[07/15 18:50:34     33s] (I)      | 148 | 148 |                  AML |     other |        |    MS |
[07/15 18:50:34     33s] (I)      | 149 | 149 |                BNIMP |     other |        |    MS |
[07/15 18:50:34     33s] (I)      | 150 | 150 |                  LPW |     other |        |    MS |
[07/15 18:50:34     33s] (I)      | 151 | 151 |                  LNW |     other |        |    MS |
[07/15 18:50:34     33s] (I)      | 152 | 152 |                   BP |     other |        |    MS |
[07/15 18:50:34     33s] (I)      | 153 | 153 |                CAPMH |     other |        |    MS |
[07/15 18:50:34     33s] (I)      | 154 | 154 |               CAPMH2 |     other |        |    MS |
[07/15 18:50:34     33s] (I)      | 155 | 155 |               CAPMH3 |     other |        |    MS |
[07/15 18:50:34     33s] (I)      | 156 | 156 |               LDDBLK |     other |        |    MS |
[07/15 18:50:34     33s] (I)      | 157 | 157 |                  STI |     other |        |    MS |
[07/15 18:50:34     33s] (I)      | 158 | 158 |                  LVT |     other |        |    MS |
[07/15 18:50:34     33s] (I)      | 159 | 159 |               NWELL3 |     other |        |    MS |
[07/15 18:50:34     33s] (I)      | 160 | 160 |               PWELL3 |     other |        |    MS |
[07/15 18:50:34     33s] (I)      | 161 | 161 |                ngate |     other |        |    MS |
[07/15 18:50:34     33s] (I)      | 162 | 162 |                pgate |     other |        |    MS |
[07/15 18:50:34     33s] (I)      | 163 | 163 |                  sub |     other |        |    MS |
[07/15 18:50:34     33s] (I)      | 164 | 164 |              polyres |     other |        |    MS |
[07/15 18:50:34     33s] (I)      | 165 | 165 |               allres |     other |        |    MS |
[07/15 18:50:34     33s] (I)      | 166 | 166 |                  nsd |     other |        |    MS |
[07/15 18:50:34     33s] (I)      | 167 | 167 |                  psd |     other |        |    MS |
[07/15 18:50:34     33s] (I)      | 168 | 168 |               SUBEXT |     other |        |    MS |
[07/15 18:50:34     33s] (I)      | 169 | 169 |               SUBDEV |     other |        |    MS |
[07/15 18:50:34     33s] (I)      | 170 | 170 |                NGIMP |     other |        |    MS |
[07/15 18:50:34     33s] (I)      | 171 | 171 |                  ULN |     other |        |    MS |
[07/15 18:50:34     33s] (I)      | 172 | 172 |                 PPLN |     other |        |    MS |
[07/15 18:50:34     33s] (I)      | 173 | 173 |                 NNLN |     other |        |    MS |
[07/15 18:50:34     33s] (I)      | 174 | 174 |                 NWLN |     other |        |    MS |
[07/15 18:50:34     33s] (I)      | 175 | 175 |                 PWLN |     other |        |    MS |
[07/15 18:50:34     33s] (I)      | 176 | 176 |               NWELL5 |     other |        |    MS |
[07/15 18:50:34     33s] (I)      | 177 | 177 |               PWELL5 |     other |        |    MS |
[07/15 18:50:34     33s] (I)      | 178 | 178 |                  SVT |     other |        |    MS |
[07/15 18:50:34     33s] (I)      | 179 | 179 |               CORNER |     other |        |    MS |
[07/15 18:50:34     33s] (I)      | 180 | 180 |               PIMIDE |     other |        |    MS |
[07/15 18:50:34     33s] (I)      | 181 | 181 |                 EMIR |     other |        |    MS |
[07/15 18:50:34     33s] (I)      | 182 | 182 |             DONOTUSE |     other |        |    MS |
[07/15 18:50:34     33s] (I)      | 183 | 183 |          LOCKED_slot |     other |        |       |
[07/15 18:50:34     33s] (I)      | 184 | 184 |         LOCKED1_slot |     other |        |       |
[07/15 18:50:34     33s] (I)      | 185 | 185 |         LOCKED2_slot |     other |        |       |
[07/15 18:50:34     33s] (I)      | 186 | 186 |         LOCKED3_slot |     other |        |       |
[07/15 18:50:34     33s] (I)      | 187 | 187 |         LOCKED4_slot |     other |        |       |
[07/15 18:50:34     33s] (I)      | 188 | 188 |           POLY1_slot |     other |        |       |
[07/15 18:50:34     33s] (I)      | 189 | 189 |            MET1_slot |     other |        |       |
[07/15 18:50:34     33s] (I)      | 190 | 190 |            VIA1_slot |     other |        |       |
[07/15 18:50:34     33s] (I)      | 191 | 191 |            MET2_slot |     other |        |       |
[07/15 18:50:34     33s] (I)      | 192 | 192 |            VIA2_slot |     other |        |       |
[07/15 18:50:34     33s] (I)      | 193 | 193 |            MET3_slot |     other |        |       |
[07/15 18:50:34     33s] (I)      | 194 | 194 |            VIA3_slot |     other |        |       |
[07/15 18:50:34     33s] (I)      | 195 | 195 |            MET4_slot |     other |        |       |
[07/15 18:50:34     33s] (I)      | 196 | 196 |           VIATP_slot |     other |        |       |
[07/15 18:50:34     33s] (I)      | 197 | 197 |           METTP_slot |     other |        |       |
[07/15 18:50:34     33s] (I)      | 198 | 198 |          VIATPL_slot |     other |        |       |
[07/15 18:50:34     33s] (I)      | 199 | 199 |          METTPL_slot |     other |        |       |
[07/15 18:50:34     33s] (I)      | 200 | 200 |             Unrouted |     other |        |       |
[07/15 18:50:34     33s] (I)      | 201 | 201 |             Canplace |     other |        |       |
[07/15 18:50:34     33s] (I)      | 202 | 202 |         Cannotoccupy |     other |        |       |
[07/15 18:50:34     33s] (I)      | 203 | 203 |                Group |     other |        |       |
[07/15 18:50:34     33s] (I)      | 204 | 204 |                  Row |     other |        |       |
[07/15 18:50:34     33s] (I)      | 205 | 205 |               marker |     other |        |       |
[07/15 18:50:34     33s] (I)      | 206 | 206 |         changedLayer |     other |        |       |
[07/15 18:50:34     33s] (I)      | 207 | 207 |           designFlow |     other |        |       |
[07/15 18:50:34     33s] (I)      | 208 | 208 |                unset |     other |        |       |
[07/15 18:50:34     33s] (I)      | 209 | 209 |              unknown |     other |        |       |
[07/15 18:50:34     33s] (I)      | 210 | 210 |               supply |     other |        |       |
[07/15 18:50:34     33s] (I)      | 211 | 211 |                spike |     other |        |       |
[07/15 18:50:34     33s] (I)      | 212 | 212 |               resist |     other |        |       |
[07/15 18:50:34     33s] (I)      | 213 | 213 |                  hiz |     other |        |       |
[07/15 18:50:34     33s] (I)      | 214 | 214 |                drive |     other |        |       |
[07/15 18:50:34     33s] (I)      | 215 | 215 |               select |     other |        |       |
[07/15 18:50:34     33s] (I)      | 216 | 216 |               hilite |     other |        |       |
[07/15 18:50:34     33s] (I)      | 217 | 217 |                   y9 |     other |        |       |
[07/15 18:50:34     33s] (I)      | 218 | 218 |                   y8 |     other |        |       |
[07/15 18:50:34     33s] (I)      | 219 | 219 |                   y7 |     other |        |       |
[07/15 18:50:34     33s] (I)      | 220 | 220 |                   y6 |     other |        |       |
[07/15 18:50:34     33s] (I)      | 221 | 221 |                   y5 |     other |        |       |
[07/15 18:50:34     33s] (I)      | 222 | 222 |                   y4 |     other |        |       |
[07/15 18:50:34     33s] (I)      | 223 | 223 |                   y3 |     other |        |       |
[07/15 18:50:34     33s] (I)      | 224 | 224 |                   y2 |     other |        |       |
[07/15 18:50:34     33s] (I)      | 225 | 225 |                   y1 |     other |        |       |
[07/15 18:50:34     33s] (I)      | 226 | 226 |                   y0 |     other |        |       |
[07/15 18:50:34     33s] (I)      | 227 | 227 |              stretch |     other |        |       |
[07/15 18:50:34     33s] (I)      | 228 | 228 |                 snap |     other |        |       |
[07/15 18:50:34     33s] (I)      | 229 | 229 |            edgeLayer |     other |        |       |
[07/15 18:50:34     33s] (I)      | 230 | 230 |                 axis |     other |        |       |
[07/15 18:50:34     33s] (I)      | 231 | 231 |                  pin |     other |        |       |
[07/15 18:50:34     33s] (I)      | 232 | 232 |                 wire |     other |        |       |
[07/15 18:50:34     33s] (I)      | 233 | 233 |               device |     other |        |       |
[07/15 18:50:34     33s] (I)      | 234 | 234 |               border |     other |        |       |
[07/15 18:50:34     33s] (I)      | 235 | 235 |                 text |     other |        |       |
[07/15 18:50:34     33s] (I)      | 236 | 236 |            softFence |     other |        |       |
[07/15 18:50:34     33s] (I)      | 237 | 237 |            hardFence |     other |        |       |
[07/15 18:50:34     33s] (I)      | 238 | 238 |                align |     other |        |       |
[07/15 18:50:34     33s] (I)      | 239 | 239 |           prBoundary |     other |        |       |
[07/15 18:50:34     33s] (I)      | 240 | 240 |             instance |     other |        |       |
[07/15 18:50:34     33s] (I)      | 241 | 241 |             annotate |     other |        |       |
[07/15 18:50:34     33s] (I)      | 242 | 242 |                 grid |     other |        |       |
[07/15 18:50:34     33s] (I)      | 243 | 243 |           background |     other |        |       |
[07/15 18:50:34     33s] (I)      | 244 | 244 |            substrate |     other |        |       |
[07/15 18:50:34     33s] (I)      | 245 | 245 |     solderMaskBottom |     other |        |       |
[07/15 18:50:34     33s] (I)      | 246 | 246 |    beginGenericLayer |     other |        |       |
[07/15 18:50:34     33s] (I)      | 247 | 247 | internalGenericLayer |     other |        |       |
[07/15 18:50:34     33s] (I)      | 248 | 248 |      endGenericLayer |     other |        |       |
[07/15 18:50:34     33s] (I)      | 249 | 249 |        solderMaskTop |     other |        |       |
[07/15 18:50:34     33s] (I)      | 250 | 250 |                drill |     other |        |       |
[07/15 18:50:34     33s] (I)      | 251 | 251 |             wirebond |     other |        |       |
[07/15 18:50:34     33s] (I)      | 252 | 252 |  wirebondFingerGuide |     other |        |       |
[07/15 18:50:34     33s] (I)      | 253 | 253 |     assemblyBoundary |     other |        |       |
[07/15 18:50:34     33s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 18:50:34     33s] (I)      Started Import and model ( Curr Mem: 1958.91 MB )
[07/15 18:50:34     33s] (I)      Default pattern map key = aska_dig_default.
[07/15 18:50:34     33s] (I)      == Non-default Options ==
[07/15 18:50:34     33s] (I)      Maximum routing layer                              : 4
[07/15 18:50:34     33s] (I)      Number of threads                                  : 1
[07/15 18:50:34     33s] (I)      Method to set GCell size                           : row
[07/15 18:50:34     33s] (I)      Counted 402 PG shapes. We will not process PG shapes layer by layer.
[07/15 18:50:34     33s] (I)      Use row-based GCell size
[07/15 18:50:34     33s] (I)      Use row-based GCell align
[07/15 18:50:34     33s] (I)      layer 0 area = 202000
[07/15 18:50:34     33s] (I)      layer 1 area = 202000
[07/15 18:50:34     33s] (I)      layer 2 area = 202000
[07/15 18:50:34     33s] (I)      layer 3 area = 202000
[07/15 18:50:34     33s] (I)      GCell unit size   : 4480
[07/15 18:50:34     33s] (I)      GCell multiplier  : 1
[07/15 18:50:34     33s] (I)      GCell row height  : 4480
[07/15 18:50:34     33s] (I)      Actual row height : 4480
[07/15 18:50:34     33s] (I)      GCell align ref   : 20160 20160
[07/15 18:50:34     33s] [NR-eGR] Track table information for default rule: 
[07/15 18:50:34     33s] [NR-eGR] MET1 has single uniform track structure
[07/15 18:50:34     33s] [NR-eGR] MET2 has single uniform track structure
[07/15 18:50:34     33s] [NR-eGR] MET3 has single uniform track structure
[07/15 18:50:34     33s] [NR-eGR] MET4 has single uniform track structure
[07/15 18:50:34     33s] [NR-eGR] METTP has single uniform track structure
[07/15 18:50:34     33s] [NR-eGR] METTPL has single uniform track structure
[07/15 18:50:34     33s] (I)      ================= Default via ==================
[07/15 18:50:34     33s] (I)      +---+--------------------+---------------------+
[07/15 18:50:34     33s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut     |
[07/15 18:50:34     33s] (I)      +---+--------------------+---------------------+
[07/15 18:50:34     33s] (I)      | 1 |    2  VIA1_Y_so    |   32  VIA1_CV1_hd   |
[07/15 18:50:34     33s] (I)      | 2 |   38  VIA2_so      |   61  VIA2_CV1_so   |
[07/15 18:50:34     33s] (I)      | 3 |   74  VIA3_so      |   93  VIA3_CH2_so   |
[07/15 18:50:34     33s] (I)      | 4 |  117  VIATPne_Y_so |  132  VIATP_CH2s_so |
[07/15 18:50:34     33s] (I)      | 5 |  145  VIATPL_so    |  150  VIATPL_CV_so  |
[07/15 18:50:34     33s] (I)      +---+--------------------+---------------------+
[07/15 18:50:34     33s] [NR-eGR] Read 260 PG shapes
[07/15 18:50:34     33s] [NR-eGR] Read 0 clock shapes
[07/15 18:50:34     33s] [NR-eGR] Read 0 other shapes
[07/15 18:50:34     33s] [NR-eGR] #Routing Blockages  : 0
[07/15 18:50:34     33s] [NR-eGR] #Instance Blockages : 0
[07/15 18:50:34     33s] [NR-eGR] #PG Blockages       : 260
[07/15 18:50:34     33s] [NR-eGR] #Halo Blockages     : 0
[07/15 18:50:34     33s] [NR-eGR] #Boundary Blockages : 0
[07/15 18:50:34     33s] [NR-eGR] #Clock Blockages    : 0
[07/15 18:50:34     33s] [NR-eGR] #Other Blockages    : 0
[07/15 18:50:34     33s] (I)      Design has 0 blackboxes considered as all layer blockages.
[07/15 18:50:34     33s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[07/15 18:50:34     33s] [NR-eGR] Read 1201 nets ( ignored 0 )
[07/15 18:50:34     33s] (I)      early_global_route_priority property id does not exist.
[07/15 18:50:34     33s] (I)      Read Num Blocks=260  Num Prerouted Wires=0  Num CS=0
[07/15 18:50:34     33s] (I)      Layer 1 (V) : #blockages 260 : #preroutes 0
[07/15 18:50:34     33s] (I)      Layer 2 (H) : #blockages 0 : #preroutes 0
[07/15 18:50:34     33s] (I)      Layer 3 (V) : #blockages 0 : #preroutes 0
[07/15 18:50:34     33s] (I)      Number of ignored nets                =      0
[07/15 18:50:34     33s] (I)      Number of connected nets              =      0
[07/15 18:50:34     33s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[07/15 18:50:34     33s] (I)      Number of clock nets                  =      2.  Ignored: No
[07/15 18:50:34     33s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[07/15 18:50:34     33s] (I)      Number of special nets                =      0.  Ignored: Yes
[07/15 18:50:34     33s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[07/15 18:50:34     33s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[07/15 18:50:34     33s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[07/15 18:50:34     33s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[07/15 18:50:34     33s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[07/15 18:50:34     33s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[07/15 18:50:34     33s] (I)      Ndr track 0 does not exist
[07/15 18:50:34     33s] (I)      ---------------------Grid Graph Info--------------------
[07/15 18:50:34     33s] (I)      Routing area        : (0, 0) - (445200, 241920)
[07/15 18:50:34     33s] (I)      Core area           : (20160, 20160) - (425040, 221760)
[07/15 18:50:34     33s] (I)      Site width          :   560  (dbu)
[07/15 18:50:34     33s] (I)      Row height          :  4480  (dbu)
[07/15 18:50:34     33s] (I)      GCell row height    :  4480  (dbu)
[07/15 18:50:34     33s] (I)      GCell width         :  4480  (dbu)
[07/15 18:50:34     33s] (I)      GCell height        :  4480  (dbu)
[07/15 18:50:34     33s] (I)      Grid                :    99    54     4
[07/15 18:50:34     33s] (I)      Layer numbers       :     1     2     3     4
[07/15 18:50:34     33s] (I)      Vertical capacity   :     0  4480     0  4480
[07/15 18:50:34     33s] (I)      Horizontal capacity :     0     0  4480     0
[07/15 18:50:34     33s] (I)      Default wire width  :   230   280   280   280
[07/15 18:50:34     33s] (I)      Default wire space  :   230   280   280   280
[07/15 18:50:34     33s] (I)      Default wire pitch  :   460   560   560   560
[07/15 18:50:34     33s] (I)      Default pitch size  :   460   560   560   560
[07/15 18:50:34     33s] (I)      First track coord   :   280   280   280   280
[07/15 18:50:34     33s] (I)      Num tracks per GCell:  9.74  8.00  8.00  8.00
[07/15 18:50:34     33s] (I)      Total num of tracks :   432   795   432   795
[07/15 18:50:34     33s] (I)      Num of masks        :     1     1     1     1
[07/15 18:50:34     33s] (I)      Num of trim masks   :     0     0     0     0
[07/15 18:50:34     33s] (I)      --------------------------------------------------------
[07/15 18:50:34     33s] 
[07/15 18:50:34     33s] [NR-eGR] ============ Routing rule table ============
[07/15 18:50:34     33s] [NR-eGR] Rule id: 0  Nets: 1201
[07/15 18:50:34     33s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[07/15 18:50:34     33s] (I)                    Layer    2    3    4 
[07/15 18:50:34     33s] (I)                    Pitch  560  560  560 
[07/15 18:50:34     33s] (I)             #Used tracks    1    1    1 
[07/15 18:50:34     33s] (I)       #Fully used tracks    1    1    1 
[07/15 18:50:34     33s] [NR-eGR] ========================================
[07/15 18:50:34     33s] [NR-eGR] 
[07/15 18:50:34     33s] (I)      =============== Blocked Tracks ===============
[07/15 18:50:34     33s] (I)      +-------+---------+----------+---------------+
[07/15 18:50:34     33s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[07/15 18:50:34     33s] (I)      +-------+---------+----------+---------------+
[07/15 18:50:34     33s] (I)      |     1 |       0 |        0 |         0.00% |
[07/15 18:50:34     33s] (I)      |     2 |   42930 |     6090 |        14.19% |
[07/15 18:50:34     33s] (I)      |     3 |   42768 |        0 |         0.00% |
[07/15 18:50:34     33s] (I)      |     4 |   42930 |        0 |         0.00% |
[07/15 18:50:34     33s] (I)      +-------+---------+----------+---------------+
[07/15 18:50:34     33s] (I)      Finished Import and model ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1958.91 MB )
[07/15 18:50:34     33s] (I)      Reset routing kernel
[07/15 18:50:34     33s] (I)      Started Global Routing ( Curr Mem: 1958.91 MB )
[07/15 18:50:34     33s] (I)      totalPins=4760  totalGlobalPin=4700 (98.74%)
[07/15 18:50:34     33s] (I)      total 2D Cap : 122538 = (42768 H, 79770 V)
[07/15 18:50:34     33s] [NR-eGR] Layer group 1: route 1201 net(s) in layer range [2, 4]
[07/15 18:50:34     33s] (I)      
[07/15 18:50:34     33s] (I)      ============  Phase 1a Route ============
[07/15 18:50:34     33s] (I)      Usage: 11159 = (5886 H, 5273 V) = (13.76% H, 6.61% V) = (2.637e+04um H, 2.362e+04um V)
[07/15 18:50:34     33s] (I)      
[07/15 18:50:34     33s] (I)      ============  Phase 1b Route ============
[07/15 18:50:34     33s] (I)      Usage: 11159 = (5886 H, 5273 V) = (13.76% H, 6.61% V) = (2.637e+04um H, 2.362e+04um V)
[07/15 18:50:34     33s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.999232e+04um
[07/15 18:50:34     33s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[07/15 18:50:34     33s] (I)      Congestion threshold : each 60.00, sum 90.00
[07/15 18:50:34     33s] (I)      
[07/15 18:50:34     33s] (I)      ============  Phase 1c Route ============
[07/15 18:50:34     33s] (I)      Usage: 11159 = (5886 H, 5273 V) = (13.76% H, 6.61% V) = (2.637e+04um H, 2.362e+04um V)
[07/15 18:50:34     33s] (I)      
[07/15 18:50:34     33s] (I)      ============  Phase 1d Route ============
[07/15 18:50:34     33s] (I)      Usage: 11159 = (5886 H, 5273 V) = (13.76% H, 6.61% V) = (2.637e+04um H, 2.362e+04um V)
[07/15 18:50:34     33s] (I)      
[07/15 18:50:34     33s] (I)      ============  Phase 1e Route ============
[07/15 18:50:34     33s] (I)      Usage: 11159 = (5886 H, 5273 V) = (13.76% H, 6.61% V) = (2.637e+04um H, 2.362e+04um V)
[07/15 18:50:34     33s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.999232e+04um
[07/15 18:50:34     33s] (I)      
[07/15 18:50:34     33s] (I)      ============  Phase 1l Route ============
[07/15 18:50:34     33s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[07/15 18:50:34     33s] (I)      Layer  2:      36109      6731         2        4016       37960    ( 9.57%) 
[07/15 18:50:34     33s] (I)      Layer  3:      42336      5929         0           0       42336    ( 0.00%) 
[07/15 18:50:34     33s] (I)      Layer  4:      42135       362         0           0       41976    ( 0.00%) 
[07/15 18:50:34     33s] (I)      Total:        120580     13022         2        4016      122272    ( 3.18%) 
[07/15 18:50:34     33s] (I)      
[07/15 18:50:34     33s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[07/15 18:50:34     33s] [NR-eGR]                        OverCon            
[07/15 18:50:34     33s] [NR-eGR]                         #Gcell     %Gcell
[07/15 18:50:34     33s] [NR-eGR]        Layer               (1)    OverCon
[07/15 18:50:34     33s] [NR-eGR] ----------------------------------------------
[07/15 18:50:34     33s] [NR-eGR]    MET1 ( 1)         0( 0.00%)   ( 0.00%) 
[07/15 18:50:34     33s] [NR-eGR]    MET2 ( 2)         2( 0.04%)   ( 0.04%) 
[07/15 18:50:34     33s] [NR-eGR]    MET3 ( 3)         0( 0.00%)   ( 0.00%) 
[07/15 18:50:34     33s] [NR-eGR]    MET4 ( 4)         0( 0.00%)   ( 0.00%) 
[07/15 18:50:34     33s] [NR-eGR] ----------------------------------------------
[07/15 18:50:34     33s] [NR-eGR]        Total         2( 0.01%)   ( 0.01%) 
[07/15 18:50:34     33s] [NR-eGR] 
[07/15 18:50:34     33s] (I)      Finished Global Routing ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1958.91 MB )
[07/15 18:50:34     33s] (I)      total 2D Cap : 122538 = (42768 H, 79770 V)
[07/15 18:50:34     33s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[07/15 18:50:34     33s] (I)      ============= Track Assignment ============
[07/15 18:50:34     33s] (I)      Started Track Assignment (1T) ( Curr Mem: 1958.91 MB )
[07/15 18:50:34     33s] (I)      Initialize Track Assignment ( max pin layer : 6 )
[07/15 18:50:34     33s] (I)      Run Multi-thread track assignment
[07/15 18:50:34     33s] (I)      Finished Track Assignment (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1958.91 MB )
[07/15 18:50:34     33s] (I)      Started Export ( Curr Mem: 1958.91 MB )
[07/15 18:50:34     33s] [NR-eGR]                 Length (um)   Vias 
[07/15 18:50:34     33s] [NR-eGR] -----------------------------------
[07/15 18:50:34     33s] [NR-eGR]  MET1    (1H)             0   4680 
[07/15 18:50:34     33s] [NR-eGR]  MET2    (2V)         23724   6745 
[07/15 18:50:34     33s] [NR-eGR]  MET3    (3H)         27027    315 
[07/15 18:50:34     33s] [NR-eGR]  MET4    (4V)          1892      0 
[07/15 18:50:34     33s] [NR-eGR]  METTP   (5H)             0      0 
[07/15 18:50:34     33s] [NR-eGR]  METTPL  (6V)             0      0 
[07/15 18:50:34     33s] [NR-eGR] -----------------------------------
[07/15 18:50:34     33s] [NR-eGR]          Total        52643  11740 
[07/15 18:50:34     33s] [NR-eGR] --------------------------------------------------------------------------
[07/15 18:50:34     33s] [NR-eGR] Total half perimeter of net bounding box: 40768um
[07/15 18:50:34     33s] [NR-eGR] Total length: 52643um, number of vias: 11740
[07/15 18:50:34     33s] [NR-eGR] --------------------------------------------------------------------------
[07/15 18:50:34     33s] [NR-eGR] Total eGR-routed clock nets wire length: 3740um, number of vias: 992
[07/15 18:50:34     33s] [NR-eGR] --------------------------------------------------------------------------
[07/15 18:50:34     33s] (I)      Finished Export ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1949.39 MB )
[07/15 18:50:34     33s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 1936.39 MB )
[07/15 18:50:34     33s] (I)      ===================================== Runtime Summary =====================================
[07/15 18:50:34     33s] (I)       Step                                        %       Start      Finish      Real       CPU 
[07/15 18:50:34     33s] (I)      -------------------------------------------------------------------------------------------
[07/15 18:50:34     33s] (I)       Early Global Route kernel             100.00%  167.51 sec  167.57 sec  0.07 sec  0.07 sec 
[07/15 18:50:34     33s] (I)       +-Import and model                     11.47%  167.52 sec  167.53 sec  0.01 sec  0.00 sec 
[07/15 18:50:34     33s] (I)       | +-Create place DB                     3.06%  167.52 sec  167.52 sec  0.00 sec  0.00 sec 
[07/15 18:50:34     33s] (I)       | | +-Import place data                 2.91%  167.52 sec  167.52 sec  0.00 sec  0.00 sec 
[07/15 18:50:34     33s] (I)       | | | +-Read instances and placement    0.83%  167.52 sec  167.52 sec  0.00 sec  0.00 sec 
[07/15 18:50:34     33s] (I)       | | | +-Read nets                       1.69%  167.52 sec  167.52 sec  0.00 sec  0.00 sec 
[07/15 18:50:34     33s] (I)       | +-Create route DB                     6.10%  167.52 sec  167.52 sec  0.00 sec  0.00 sec 
[07/15 18:50:34     33s] (I)       | | +-Import route data (1T)            5.76%  167.52 sec  167.52 sec  0.00 sec  0.00 sec 
[07/15 18:50:34     33s] (I)       | | | +-Read blockages ( Layer 2-4 )    1.34%  167.52 sec  167.52 sec  0.00 sec  0.00 sec 
[07/15 18:50:34     33s] (I)       | | | | +-Read routing blockages        0.00%  167.52 sec  167.52 sec  0.00 sec  0.00 sec 
[07/15 18:50:34     33s] (I)       | | | | +-Read instance blockages       0.21%  167.52 sec  167.52 sec  0.00 sec  0.00 sec 
[07/15 18:50:34     33s] (I)       | | | | +-Read PG blockages             0.05%  167.52 sec  167.52 sec  0.00 sec  0.00 sec 
[07/15 18:50:34     33s] (I)       | | | | +-Read clock blockages          0.02%  167.52 sec  167.52 sec  0.00 sec  0.00 sec 
[07/15 18:50:34     33s] (I)       | | | | +-Read other blockages          0.02%  167.52 sec  167.52 sec  0.00 sec  0.00 sec 
[07/15 18:50:34     33s] (I)       | | | | +-Read halo blockages           0.01%  167.52 sec  167.52 sec  0.00 sec  0.00 sec 
[07/15 18:50:34     33s] (I)       | | | | +-Read boundary cut boxes       0.00%  167.52 sec  167.52 sec  0.00 sec  0.00 sec 
[07/15 18:50:34     33s] (I)       | | | +-Read blackboxes                 0.02%  167.52 sec  167.52 sec  0.00 sec  0.00 sec 
[07/15 18:50:34     33s] (I)       | | | +-Read prerouted                  0.41%  167.52 sec  167.52 sec  0.00 sec  0.00 sec 
[07/15 18:50:34     33s] (I)       | | | +-Read unlegalized nets           0.07%  167.52 sec  167.52 sec  0.00 sec  0.00 sec 
[07/15 18:50:34     33s] (I)       | | | +-Read nets                       0.41%  167.52 sec  167.52 sec  0.00 sec  0.00 sec 
[07/15 18:50:34     33s] (I)       | | | +-Set up via pillars              0.01%  167.52 sec  167.52 sec  0.00 sec  0.00 sec 
[07/15 18:50:34     33s] (I)       | | | +-Initialize 3D grid graph        0.05%  167.52 sec  167.52 sec  0.00 sec  0.00 sec 
[07/15 18:50:34     33s] (I)       | | | +-Model blockage capacity         0.94%  167.52 sec  167.52 sec  0.00 sec  0.00 sec 
[07/15 18:50:34     33s] (I)       | | | | +-Initialize 3D capacity        0.71%  167.52 sec  167.52 sec  0.00 sec  0.00 sec 
[07/15 18:50:34     33s] (I)       | +-Read aux data                       0.00%  167.53 sec  167.53 sec  0.00 sec  0.00 sec 
[07/15 18:50:34     33s] (I)       | +-Others data preparation             0.09%  167.53 sec  167.53 sec  0.00 sec  0.00 sec 
[07/15 18:50:34     33s] (I)       | +-Create route kernel                 1.42%  167.53 sec  167.53 sec  0.00 sec  0.00 sec 
[07/15 18:50:34     33s] (I)       +-Global Routing                       18.16%  167.53 sec  167.54 sec  0.01 sec  0.02 sec 
[07/15 18:50:34     33s] (I)       | +-Initialization                      0.54%  167.53 sec  167.53 sec  0.00 sec  0.00 sec 
[07/15 18:50:34     33s] (I)       | +-Net group 1                        16.33%  167.53 sec  167.54 sec  0.01 sec  0.02 sec 
[07/15 18:50:34     33s] (I)       | | +-Generate topology                 1.99%  167.53 sec  167.53 sec  0.00 sec  0.00 sec 
[07/15 18:50:34     33s] (I)       | | +-Phase 1a                          2.87%  167.53 sec  167.53 sec  0.00 sec  0.00 sec 
[07/15 18:50:34     33s] (I)       | | | +-Pattern routing (1T)            2.22%  167.53 sec  167.53 sec  0.00 sec  0.00 sec 
[07/15 18:50:34     33s] (I)       | | | +-Add via demand to 2D            0.27%  167.53 sec  167.53 sec  0.00 sec  0.00 sec 
[07/15 18:50:34     33s] (I)       | | +-Phase 1b                          0.07%  167.53 sec  167.53 sec  0.00 sec  0.00 sec 
[07/15 18:50:34     33s] (I)       | | +-Phase 1c                          0.08%  167.53 sec  167.53 sec  0.00 sec  0.00 sec 
[07/15 18:50:34     33s] (I)       | | +-Phase 1d                          0.02%  167.53 sec  167.53 sec  0.00 sec  0.00 sec 
[07/15 18:50:34     33s] (I)       | | +-Phase 1e                          0.19%  167.53 sec  167.53 sec  0.00 sec  0.00 sec 
[07/15 18:50:34     33s] (I)       | | | +-Route legalization              0.00%  167.53 sec  167.53 sec  0.00 sec  0.00 sec 
[07/15 18:50:34     33s] (I)       | | +-Phase 1l                          9.61%  167.53 sec  167.54 sec  0.01 sec  0.01 sec 
[07/15 18:50:34     33s] (I)       | | | +-Layer assignment (1T)           9.23%  167.53 sec  167.54 sec  0.01 sec  0.01 sec 
[07/15 18:50:34     33s] (I)       | +-Clean cong LA                       0.00%  167.54 sec  167.54 sec  0.00 sec  0.00 sec 
[07/15 18:50:34     33s] (I)       +-Export 3D cong map                    0.62%  167.54 sec  167.54 sec  0.00 sec  0.00 sec 
[07/15 18:50:34     33s] (I)       | +-Export 2D cong map                  0.12%  167.54 sec  167.54 sec  0.00 sec  0.00 sec 
[07/15 18:50:34     33s] (I)       +-Extract Global 3D Wires               0.25%  167.54 sec  167.54 sec  0.00 sec  0.00 sec 
[07/15 18:50:34     33s] (I)       +-Track Assignment (1T)                15.38%  167.54 sec  167.55 sec  0.01 sec  0.01 sec 
[07/15 18:50:34     33s] (I)       | +-Initialization                      0.05%  167.54 sec  167.54 sec  0.00 sec  0.00 sec 
[07/15 18:50:34     33s] (I)       | +-Track Assignment Kernel            14.76%  167.54 sec  167.55 sec  0.01 sec  0.01 sec 
[07/15 18:50:34     33s] (I)       | +-Free Memory                         0.00%  167.55 sec  167.55 sec  0.00 sec  0.00 sec 
[07/15 18:50:34     33s] (I)       +-Export                               30.57%  167.55 sec  167.57 sec  0.02 sec  0.02 sec 
[07/15 18:50:34     33s] (I)       | +-Export DB wires                     4.72%  167.55 sec  167.55 sec  0.00 sec  0.00 sec 
[07/15 18:50:34     33s] (I)       | | +-Export all nets                   3.54%  167.55 sec  167.55 sec  0.00 sec  0.00 sec 
[07/15 18:50:34     33s] (I)       | | +-Set wire vias                     0.72%  167.55 sec  167.55 sec  0.00 sec  0.00 sec 
[07/15 18:50:34     33s] (I)       | +-Report wirelength                   2.19%  167.55 sec  167.56 sec  0.00 sec  0.00 sec 
[07/15 18:50:34     33s] (I)       | +-Update net boxes                    1.66%  167.56 sec  167.56 sec  0.00 sec  0.00 sec 
[07/15 18:50:34     33s] (I)       | +-Update timing                      21.32%  167.56 sec  167.57 sec  0.01 sec  0.02 sec 
[07/15 18:50:34     33s] (I)       +-Postprocess design                    2.08%  167.57 sec  167.57 sec  0.00 sec  0.00 sec 
[07/15 18:50:34     33s] (I)      ==================== Summary by functions =====================
[07/15 18:50:34     33s] (I)       Lv  Step                                %      Real       CPU 
[07/15 18:50:34     33s] (I)      ---------------------------------------------------------------
[07/15 18:50:34     33s] (I)        0  Early Global Route kernel     100.00%  0.07 sec  0.07 sec 
[07/15 18:50:34     33s] (I)        1  Export                         30.57%  0.02 sec  0.02 sec 
[07/15 18:50:34     33s] (I)        1  Global Routing                 18.16%  0.01 sec  0.02 sec 
[07/15 18:50:34     33s] (I)        1  Track Assignment (1T)          15.38%  0.01 sec  0.01 sec 
[07/15 18:50:34     33s] (I)        1  Import and model               11.47%  0.01 sec  0.00 sec 
[07/15 18:50:34     33s] (I)        1  Postprocess design              2.08%  0.00 sec  0.00 sec 
[07/15 18:50:34     33s] (I)        1  Export 3D cong map              0.62%  0.00 sec  0.00 sec 
[07/15 18:50:34     33s] (I)        1  Extract Global 3D Wires         0.25%  0.00 sec  0.00 sec 
[07/15 18:50:34     33s] (I)        2  Update timing                  21.32%  0.01 sec  0.02 sec 
[07/15 18:50:34     33s] (I)        2  Net group 1                    16.33%  0.01 sec  0.02 sec 
[07/15 18:50:34     33s] (I)        2  Track Assignment Kernel        14.76%  0.01 sec  0.01 sec 
[07/15 18:50:34     33s] (I)        2  Create route DB                 6.10%  0.00 sec  0.00 sec 
[07/15 18:50:34     33s] (I)        2  Export DB wires                 4.72%  0.00 sec  0.00 sec 
[07/15 18:50:34     33s] (I)        2  Create place DB                 3.06%  0.00 sec  0.00 sec 
[07/15 18:50:34     33s] (I)        2  Report wirelength               2.19%  0.00 sec  0.00 sec 
[07/15 18:50:34     33s] (I)        2  Update net boxes                1.66%  0.00 sec  0.00 sec 
[07/15 18:50:34     33s] (I)        2  Create route kernel             1.42%  0.00 sec  0.00 sec 
[07/15 18:50:34     33s] (I)        2  Initialization                  0.60%  0.00 sec  0.00 sec 
[07/15 18:50:34     33s] (I)        2  Export 2D cong map              0.12%  0.00 sec  0.00 sec 
[07/15 18:50:34     33s] (I)        2  Others data preparation         0.09%  0.00 sec  0.00 sec 
[07/15 18:50:34     33s] (I)        2  Free Memory                     0.00%  0.00 sec  0.00 sec 
[07/15 18:50:34     33s] (I)        2  Read aux data                   0.00%  0.00 sec  0.00 sec 
[07/15 18:50:34     33s] (I)        2  Clean cong LA                   0.00%  0.00 sec  0.00 sec 
[07/15 18:50:34     33s] (I)        3  Phase 1l                        9.61%  0.01 sec  0.01 sec 
[07/15 18:50:34     33s] (I)        3  Import route data (1T)          5.76%  0.00 sec  0.00 sec 
[07/15 18:50:34     33s] (I)        3  Export all nets                 3.54%  0.00 sec  0.00 sec 
[07/15 18:50:34     33s] (I)        3  Import place data               2.91%  0.00 sec  0.00 sec 
[07/15 18:50:34     33s] (I)        3  Phase 1a                        2.87%  0.00 sec  0.00 sec 
[07/15 18:50:34     33s] (I)        3  Generate topology               1.99%  0.00 sec  0.00 sec 
[07/15 18:50:34     33s] (I)        3  Set wire vias                   0.72%  0.00 sec  0.00 sec 
[07/15 18:50:34     33s] (I)        3  Phase 1e                        0.19%  0.00 sec  0.00 sec 
[07/15 18:50:34     33s] (I)        3  Phase 1c                        0.08%  0.00 sec  0.00 sec 
[07/15 18:50:34     33s] (I)        3  Phase 1b                        0.07%  0.00 sec  0.00 sec 
[07/15 18:50:34     33s] (I)        3  Phase 1d                        0.02%  0.00 sec  0.00 sec 
[07/15 18:50:34     33s] (I)        4  Layer assignment (1T)           9.23%  0.01 sec  0.01 sec 
[07/15 18:50:34     33s] (I)        4  Pattern routing (1T)            2.22%  0.00 sec  0.00 sec 
[07/15 18:50:34     33s] (I)        4  Read nets                       2.10%  0.00 sec  0.00 sec 
[07/15 18:50:34     33s] (I)        4  Read blockages ( Layer 2-4 )    1.34%  0.00 sec  0.00 sec 
[07/15 18:50:34     33s] (I)        4  Model blockage capacity         0.94%  0.00 sec  0.00 sec 
[07/15 18:50:34     33s] (I)        4  Read instances and placement    0.83%  0.00 sec  0.00 sec 
[07/15 18:50:34     33s] (I)        4  Read prerouted                  0.41%  0.00 sec  0.00 sec 
[07/15 18:50:34     33s] (I)        4  Add via demand to 2D            0.27%  0.00 sec  0.00 sec 
[07/15 18:50:34     33s] (I)        4  Read unlegalized nets           0.07%  0.00 sec  0.00 sec 
[07/15 18:50:34     33s] (I)        4  Initialize 3D grid graph        0.05%  0.00 sec  0.00 sec 
[07/15 18:50:34     33s] (I)        4  Read blackboxes                 0.02%  0.00 sec  0.00 sec 
[07/15 18:50:34     33s] (I)        4  Set up via pillars              0.01%  0.00 sec  0.00 sec 
[07/15 18:50:34     33s] (I)        4  Route legalization              0.00%  0.00 sec  0.00 sec 
[07/15 18:50:34     33s] (I)        5  Initialize 3D capacity          0.71%  0.00 sec  0.00 sec 
[07/15 18:50:34     33s] (I)        5  Read instance blockages         0.21%  0.00 sec  0.00 sec 
[07/15 18:50:34     33s] (I)        5  Read PG blockages               0.05%  0.00 sec  0.00 sec 
[07/15 18:50:34     33s] (I)        5  Read clock blockages            0.02%  0.00 sec  0.00 sec 
[07/15 18:50:34     33s] (I)        5  Read other blockages            0.02%  0.00 sec  0.00 sec 
[07/15 18:50:34     33s] (I)        5  Read halo blockages             0.01%  0.00 sec  0.00 sec 
[07/15 18:50:34     33s] (I)        5  Read routing blockages          0.00%  0.00 sec  0.00 sec 
[07/15 18:50:34     33s] (I)        5  Read boundary cut boxes         0.00%  0.00 sec  0.00 sec 
[07/15 18:50:38     33s] <CMD> redraw
[07/15 18:50:41     33s] <CMD> zoomBox -57.25400 -105.06200 518.88800 410.70800
[07/15 18:50:42     33s] <CMD> zoomBox -22.14900 -98.80200 467.57200 339.60300
[07/15 18:50:45     33s] <CMD> redraw
[07/15 18:50:49     33s] <CMD> zoomBox -56.47200 -105.06300 519.67100 410.70800
[07/15 18:50:50     33s] <CMD> zoomBox -22.14900 -98.80200 467.57200 339.60300
[07/15 18:50:55     33s] <CMD> setLayerPreference node_overlay -isVisible 0
[07/15 18:50:58     33s] <CMD> setLayerPreference node_inst -isVisible 1
[07/15 18:51:03     34s] <CMD> setLayerPreference node_net -isVisible 1
[07/15 18:51:26     34s] <CMD> setEndCapMode -reset
[07/15 18:51:26     34s] <CMD> setEndCapMode -boundary_tap false
[07/15 18:51:26     34s] <CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
[07/15 18:51:26     34s] <CMD> setRouteMode -earlyGlobalMaxRouteLayer 4
[07/15 18:51:26     34s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[07/15 18:51:26     34s] <CMD> optDesign -preCTS
[07/15 18:51:26     34s] Executing: place_opt_design -opt
[07/15 18:51:26     34s] **INFO: User settings:
[07/15 18:51:26     34s] setDesignMode -process                              180
[07/15 18:51:26     34s] setExtractRCMode -coupling_c_th                     3
[07/15 18:51:26     34s] setExtractRCMode -engine                            preRoute
[07/15 18:51:26     34s] setExtractRCMode -relative_c_th                     0.03
[07/15 18:51:26     34s] setExtractRCMode -total_c_th                        5
[07/15 18:51:26     34s] setUsefulSkewMode -maxAllowedDelay                  1
[07/15 18:51:26     34s] setUsefulSkewMode -noBoundary                       false
[07/15 18:51:26     34s] setDelayCalMode -enable_high_fanout                 true
[07/15 18:51:26     34s] setDelayCalMode -engine                             aae
[07/15 18:51:26     34s] setDelayCalMode -ignoreNetLoad                      false
[07/15 18:51:26     34s] setDelayCalMode -socv_accuracy_mode                 low
[07/15 18:51:26     34s] setOptMode -fixCap                                  true
[07/15 18:51:26     34s] setOptMode -fixFanoutLoad                           false
[07/15 18:51:26     34s] setOptMode -fixTran                                 true
[07/15 18:51:26     34s] setPlaceMode -maxRouteLayer                         4
[07/15 18:51:26     34s] setPlaceMode -place_detail_check_route              false
[07/15 18:51:26     34s] setPlaceMode -place_detail_preserve_routing         true
[07/15 18:51:26     34s] setPlaceMode -place_detail_remove_affected_routing  false
[07/15 18:51:26     34s] setPlaceMode -place_detail_swap_eeq_cells           false
[07/15 18:51:26     34s] setPlaceMode -place_global_clock_gate_aware         true
[07/15 18:51:26     34s] setPlaceMode -place_global_cong_effort              auto
[07/15 18:51:26     34s] setPlaceMode -place_global_ignore_scan              true
[07/15 18:51:26     34s] setPlaceMode -place_global_ignore_spare             false
[07/15 18:51:26     34s] setPlaceMode -place_global_module_aware_spare       false
[07/15 18:51:26     34s] setPlaceMode -place_global_place_io_pins            false
[07/15 18:51:26     34s] setPlaceMode -place_global_reorder_scan             true
[07/15 18:51:26     34s] setPlaceMode -powerDriven                           false
[07/15 18:51:26     34s] setPlaceMode -timingDriven                          true
[07/15 18:51:26     34s] setAnalysisMode -analysisType                       bcwc
[07/15 18:51:26     34s] setAnalysisMode -checkType                          setup
[07/15 18:51:26     34s] setAnalysisMode -clkSrcPath                         false
[07/15 18:51:26     34s] setAnalysisMode -clockPropagation                   forcedIdeal
[07/15 18:51:26     34s] setAnalysisMode -virtualIPO                         false
[07/15 18:51:26     34s] setRouteMode -earlyGlobalHonorMsvRouteConstraint    false
[07/15 18:51:26     34s] setRouteMode -earlyGlobalMaxRouteLayer              4
[07/15 18:51:26     34s] setRouteMode -earlyGlobalMinRouteLayer              2
[07/15 18:51:26     34s] setRouteMode -earlyGlobalRoutePartitionPinGuide     true
[07/15 18:51:26     34s] 
[07/15 18:51:26     34s] *** place_opt_design #1 [begin] : totSession cpu/real = 0:00:34.9/0:08:23.7 (0.1), mem = 1940.5M
[07/15 18:51:26     34s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[07/15 18:51:26     34s] *** Starting GigaPlace ***
[07/15 18:51:26     34s] #optDebug: fT-E <X 2 3 1 0>
[07/15 18:51:26     34s] OPERPROF: Starting DPlace-Init at level 1, MEM:1940.5M, EPOCH TIME: 1721083886.918510
[07/15 18:51:26     34s] Processing tracks to init pin-track alignment.
[07/15 18:51:26     34s] z: 2, totalTracks: 1
[07/15 18:51:26     34s] z: 4, totalTracks: 1
[07/15 18:51:26     34s] z: 6, totalTracks: 1
[07/15 18:51:26     34s] #spOpts: N=180 hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 18:51:26     34s] All LLGs are deleted
[07/15 18:51:26     34s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:51:26     34s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:51:26     34s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1940.5M, EPOCH TIME: 1721083886.919680
[07/15 18:51:26     34s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1940.3M, EPOCH TIME: 1721083886.919769
[07/15 18:51:26     34s] # Building aska_dig llgBox search-tree.
[07/15 18:51:26     34s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1940.3M, EPOCH TIME: 1721083886.919968
[07/15 18:51:26     34s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:51:26     34s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:51:26     34s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1940.3M, EPOCH TIME: 1721083886.920166
[07/15 18:51:26     34s] Max number of tech site patterns supported in site array is 256.
[07/15 18:51:26     34s] Core basic site is core_ji3v
[07/15 18:51:26     34s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1940.3M, EPOCH TIME: 1721083886.929072
[07/15 18:51:26     34s] After signature check, allow fast init is true, keep pre-filter is true.
[07/15 18:51:26     34s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[07/15 18:51:26     34s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:1940.3M, EPOCH TIME: 1721083886.929412
[07/15 18:51:26     34s] SiteArray: non-trimmed site array dimensions = 45 x 723
[07/15 18:51:26     34s] SiteArray: use 176,128 bytes
[07/15 18:51:26     34s] SiteArray: current memory after site array memory allocation 1940.5M
[07/15 18:51:26     34s] SiteArray: FP blocked sites are writable
[07/15 18:51:26     34s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[07/15 18:51:26     34s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1940.5M, EPOCH TIME: 1721083886.929831
[07/15 18:51:26     34s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.002, MEM:1940.5M, EPOCH TIME: 1721083886.931530
[07/15 18:51:26     34s] SiteArray: number of non floorplan blocked sites for llg default is 32535
[07/15 18:51:26     34s] Atter site array init, number of instance map data is 0.
[07/15 18:51:26     34s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.012, MEM:1940.5M, EPOCH TIME: 1721083886.931781
[07/15 18:51:26     34s] 
[07/15 18:51:26     34s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:51:26     34s] OPERPROF:     Starting CMU at level 3, MEM:1940.5M, EPOCH TIME: 1721083886.931946
[07/15 18:51:26     34s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1940.5M, EPOCH TIME: 1721083886.932176
[07/15 18:51:26     34s] 
[07/15 18:51:26     34s] Bad Lib Cell Checking (CMU) is done! (0)
[07/15 18:51:26     34s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.012, MEM:1940.5M, EPOCH TIME: 1721083886.932334
[07/15 18:51:26     34s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1940.5M, EPOCH TIME: 1721083886.932377
[07/15 18:51:26     34s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1940.5M, EPOCH TIME: 1721083886.932513
[07/15 18:51:26     34s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1940.5MB).
[07/15 18:51:26     34s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.014, MEM:1940.5M, EPOCH TIME: 1721083886.932917
[07/15 18:51:26     34s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1940.5M, EPOCH TIME: 1721083886.932956
[07/15 18:51:26     34s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:51:26     34s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:51:26     34s] All LLGs are deleted
[07/15 18:51:26     34s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:51:26     34s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:51:26     34s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1940.5M, EPOCH TIME: 1721083886.934412
[07/15 18:51:26     34s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1940.5M, EPOCH TIME: 1721083886.934478
[07/15 18:51:26     34s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.002, MEM:1936.5M, EPOCH TIME: 1721083886.935220
[07/15 18:51:26     34s] *** GlobalPlace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:34.9/0:08:23.7 (0.1), mem = 1936.5M
[07/15 18:51:26     34s] VSMManager cleared!
[07/15 18:51:26     34s] *** GlobalPlace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:00:34.9/0:08:23.7 (0.1), mem = 1936.5M
[07/15 18:51:26     34s] 
[07/15 18:51:26     34s] =============================================================================================
[07/15 18:51:26     34s]  Step TAT Report : GlobalPlace #1 / place_opt_design #1                         21.18-s099_1
[07/15 18:51:26     34s] =============================================================================================
[07/15 18:51:26     34s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/15 18:51:26     34s] ---------------------------------------------------------------------------------------------
[07/15 18:51:26     34s] [ MISC                   ]          0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:51:26     34s] ---------------------------------------------------------------------------------------------
[07/15 18:51:26     34s]  GlobalPlace #1 TOTAL               0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:51:26     34s] ---------------------------------------------------------------------------------------------
[07/15 18:51:26     34s] 
[07/15 18:51:26     34s] Enable CTE adjustment.
[07/15 18:51:26     34s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1452.9M, totSessionCpu=0:00:35 **
[07/15 18:51:26     34s] Info: 1 threads available for lower-level modules during optimization.
[07/15 18:51:26     34s] GigaOpt running with 1 threads.
[07/15 18:51:26     34s] *** InitOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:34.9/0:08:23.7 (0.1), mem = 1936.5M
[07/15 18:51:26     34s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[07/15 18:51:26     34s] OPERPROF: Starting DPlace-Init at level 1, MEM:1936.5M, EPOCH TIME: 1721083886.949123
[07/15 18:51:26     34s] Processing tracks to init pin-track alignment.
[07/15 18:51:26     34s] z: 2, totalTracks: 1
[07/15 18:51:26     34s] z: 4, totalTracks: 1
[07/15 18:51:26     34s] z: 6, totalTracks: 1
[07/15 18:51:26     34s] #spOpts: N=180 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 18:51:26     34s] All LLGs are deleted
[07/15 18:51:26     34s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:51:26     34s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:51:26     34s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1936.5M, EPOCH TIME: 1721083886.950191
[07/15 18:51:26     34s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1936.5M, EPOCH TIME: 1721083886.950267
[07/15 18:51:26     34s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1936.5M, EPOCH TIME: 1721083886.950458
[07/15 18:51:26     34s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:51:26     34s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:51:26     34s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1936.5M, EPOCH TIME: 1721083886.950638
[07/15 18:51:26     34s] Max number of tech site patterns supported in site array is 256.
[07/15 18:51:26     34s] Core basic site is core_ji3v
[07/15 18:51:26     34s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1936.5M, EPOCH TIME: 1721083886.959342
[07/15 18:51:26     34s] After signature check, allow fast init is true, keep pre-filter is true.
[07/15 18:51:26     34s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/15 18:51:26     34s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:1936.5M, EPOCH TIME: 1721083886.959786
[07/15 18:51:26     34s] Fast DP-INIT is on for default
[07/15 18:51:26     34s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[07/15 18:51:26     34s] Atter site array init, number of instance map data is 0.
[07/15 18:51:26     34s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.010, MEM:1936.5M, EPOCH TIME: 1721083886.960181
[07/15 18:51:26     34s] 
[07/15 18:51:26     34s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:51:26     34s] OPERPROF:     Starting CMU at level 3, MEM:1936.5M, EPOCH TIME: 1721083886.960351
[07/15 18:51:26     34s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1936.5M, EPOCH TIME: 1721083886.960464
[07/15 18:51:26     34s] 
[07/15 18:51:26     34s] Bad Lib Cell Checking (CMU) is done! (0)
[07/15 18:51:26     34s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:1936.5M, EPOCH TIME: 1721083886.960619
[07/15 18:51:26     34s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1936.5M, EPOCH TIME: 1721083886.960661
[07/15 18:51:26     34s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1936.5M, EPOCH TIME: 1721083886.960789
[07/15 18:51:26     34s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1936.5MB).
[07/15 18:51:26     34s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.012, MEM:1936.5M, EPOCH TIME: 1721083886.961143
[07/15 18:51:26     34s] Cell 'RF4DLHTJI3VX1' is marked internal dont-use due to tech site checking failure.
[07/15 18:51:26     34s] Cell 'RF4DLLTJI3VX1' is marked internal dont-use due to tech site checking failure.
[07/15 18:51:26     34s] Cell 'RF8DLHTJI3VX1' is marked internal dont-use due to tech site checking failure.
[07/15 18:51:26     34s] Cell 'RF8DLLTJI3VX1' is marked internal dont-use due to tech site checking failure.
[07/15 18:51:26     34s] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
[07/15 18:51:26     34s] 	Cell RF4DLHTJI3VX1, site core_ji3v_dh.
[07/15 18:51:26     34s] 	Cell RF4DLLTJI3VX1, site core_ji3v_dh.
[07/15 18:51:26     34s] 	Cell RF8DLHTJI3VX1, site core_ji3v_dh.
[07/15 18:51:26     34s] 	Cell RF8DLLTJI3VX1, site core_ji3v_dh.
[07/15 18:51:26     34s] .
[07/15 18:51:26     34s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1936.5M, EPOCH TIME: 1721083886.961287
[07/15 18:51:26     34s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:51:26     34s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:51:26     34s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:51:26     34s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:51:26     34s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.002, MEM:1936.5M, EPOCH TIME: 1721083886.963061
[07/15 18:51:26     34s] 
[07/15 18:51:26     34s] Trim Metal Layers:
[07/15 18:51:26     34s] LayerId::1 widthSet size::4
[07/15 18:51:26     34s] LayerId::2 widthSet size::4
[07/15 18:51:26     34s] LayerId::3 widthSet size::4
[07/15 18:51:26     34s] LayerId::4 widthSet size::4
[07/15 18:51:26     34s] LayerId::5 widthSet size::4
[07/15 18:51:26     34s] LayerId::6 widthSet size::2
[07/15 18:51:26     34s] Updating RC grid for preRoute extraction ...
[07/15 18:51:26     34s] eee: pegSigSF::1.070000
[07/15 18:51:26     34s] Initializing multi-corner capacitance tables ... 
[07/15 18:51:26     34s] Initializing multi-corner resistance tables ...
[07/15 18:51:26     34s] eee: l::1 avDens::0.108776 usedTrk::522.126518 availTrk::4800.000000 sigTrk::522.126518
[07/15 18:51:26     34s] eee: l::2 avDens::0.130889 usedTrk::586.383636 availTrk::4480.000000 sigTrk::586.383636
[07/15 18:51:26     34s] eee: l::3 avDens::0.160688 usedTrk::604.187501 availTrk::3760.000000 sigTrk::604.187501
[07/15 18:51:26     34s] eee: l::4 avDens::0.014861 usedTrk::45.177679 availTrk::3040.000000 sigTrk::45.177679
[07/15 18:51:26     34s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 18:51:26     34s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 18:51:26     34s] {RT max_rc 0 4 4 0}
[07/15 18:51:26     34s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.035934 aWlH=0.000000 lMod=0 pMax=0.823400 pMod=82 wcR=0.333300 newSi=0.001600 wHLS=0.833250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[07/15 18:51:26     34s] 
[07/15 18:51:26     34s] Creating Lib Analyzer ...
[07/15 18:51:27     34s] Total number of usable buffers from Lib Analyzer: 9 ( BUJI3VX1 BUJI3VX0 BUJI3VX2 BUJI3VX3 BUJI3VX4 BUJI3VX6 BUJI3VX8 BUJI3VX12 BUJI3VX16)
[07/15 18:51:27     34s] Total number of usable inverters from Lib Analyzer: 9 ( INJI3VX1 INJI3VX0 INJI3VX2 INJI3VX3 INJI3VX4 INJI3VX6 INJI3VX8 INJI3VX12 INJI3VX16)
[07/15 18:51:27     34s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1JI3VX1 DLY2JI3VX1 DLY4JI3VX1 DLY8JI3VX1)
[07/15 18:51:27     34s] 
[07/15 18:51:27     34s] {RT max_rc 0 4 4 0}
[07/15 18:51:27     35s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:35.6 mem=1944.5M
[07/15 18:51:27     35s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:35.6 mem=1944.5M
[07/15 18:51:27     35s] Creating Lib Analyzer, finished. 
[07/15 18:51:27     35s] #optDebug: fT-S <1 2 3 1 0>
[07/15 18:51:27     35s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1461.5M, totSessionCpu=0:00:36 **
[07/15 18:51:27     35s] *** optDesign -preCTS ***
[07/15 18:51:27     35s] DRC Margin: user margin 0.0; extra margin 0.2
[07/15 18:51:27     35s] Setup Target Slack: user slack 0; extra slack 0.0
[07/15 18:51:27     35s] Hold Target Slack: user slack 0
[07/15 18:51:27     35s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1944.5M, EPOCH TIME: 1721083887.677499
[07/15 18:51:27     35s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:51:27     35s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:51:27     35s] 
[07/15 18:51:27     35s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:51:27     35s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.009, MEM:1944.5M, EPOCH TIME: 1721083887.686813
[07/15 18:51:27     35s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:51:27     35s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:51:27     35s] Multi-VT timing optimization disabled based on library information.
[07/15 18:51:27     35s] 
[07/15 18:51:27     35s] TimeStamp Deleting Cell Server Begin ...
[07/15 18:51:27     35s] Deleting Lib Analyzer.
[07/15 18:51:27     35s] 
[07/15 18:51:27     35s] TimeStamp Deleting Cell Server End ...
[07/15 18:51:27     35s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[07/15 18:51:27     35s] 
[07/15 18:51:27     35s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[07/15 18:51:27     35s] Summary for sequential cells identification: 
[07/15 18:51:27     35s]   Identified SBFF number: 33
[07/15 18:51:27     35s]   Identified MBFF number: 0
[07/15 18:51:27     35s]   Identified SB Latch number: 0
[07/15 18:51:27     35s]   Identified MB Latch number: 0
[07/15 18:51:27     35s]   Not identified SBFF number: 0
[07/15 18:51:27     35s]   Not identified MBFF number: 0
[07/15 18:51:27     35s]   Not identified SB Latch number: 0
[07/15 18:51:27     35s]   Not identified MB Latch number: 0
[07/15 18:51:27     35s]   Number of sequential cells which are not FFs: 43
[07/15 18:51:27     35s]  Visiting view : slow_functional_mode
[07/15 18:51:27     35s]    : PowerDomain = none : Weighted F : unweighted  = 91.00 (1.000) with rcCorner = 0
[07/15 18:51:27     35s]    : PowerDomain = none : Weighted F : unweighted  = 84.30 (1.000) with rcCorner = -1
[07/15 18:51:27     35s]  Visiting view : fast_functional_mode
[07/15 18:51:27     35s]    : PowerDomain = none : Weighted F : unweighted  = 44.30 (1.000) with rcCorner = 1
[07/15 18:51:27     35s]    : PowerDomain = none : Weighted F : unweighted  = 41.60 (1.000) with rcCorner = -1
[07/15 18:51:27     35s] TLC MultiMap info (StdDelay):
[07/15 18:51:27     35s]   : fast_corner + fast_liberty + 1 + no RcCorner := 41.6ps
[07/15 18:51:27     35s]   : fast_corner + fast_liberty + 1 + min_rc := 44.3ps
[07/15 18:51:27     35s]   : slow_corner + slow_liberty + 1 + no RcCorner := 84.3ps
[07/15 18:51:27     35s]   : slow_corner + slow_liberty + 1 + max_rc := 91ps
[07/15 18:51:27     35s]  Setting StdDelay to: 91ps
[07/15 18:51:27     35s] 
[07/15 18:51:27     35s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[07/15 18:51:27     35s] 
[07/15 18:51:27     35s] TimeStamp Deleting Cell Server Begin ...
[07/15 18:51:27     35s] 
[07/15 18:51:27     35s] TimeStamp Deleting Cell Server End ...
[07/15 18:51:27     35s] 
[07/15 18:51:27     35s] Creating Lib Analyzer ...
[07/15 18:51:27     35s] 
[07/15 18:51:27     35s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[07/15 18:51:27     35s] Summary for sequential cells identification: 
[07/15 18:51:27     35s]   Identified SBFF number: 33
[07/15 18:51:27     35s]   Identified MBFF number: 0
[07/15 18:51:27     35s]   Identified SB Latch number: 0
[07/15 18:51:27     35s]   Identified MB Latch number: 0
[07/15 18:51:27     35s]   Not identified SBFF number: 0
[07/15 18:51:27     35s]   Not identified MBFF number: 0
[07/15 18:51:27     35s]   Not identified SB Latch number: 0
[07/15 18:51:27     35s]   Not identified MB Latch number: 0
[07/15 18:51:27     35s]   Number of sequential cells which are not FFs: 43
[07/15 18:51:27     35s]  Visiting view : slow_functional_mode
[07/15 18:51:27     35s]    : PowerDomain = none : Weighted F : unweighted  = 91.00 (1.000) with rcCorner = 0
[07/15 18:51:27     35s]    : PowerDomain = none : Weighted F : unweighted  = 84.30 (1.000) with rcCorner = -1
[07/15 18:51:27     35s]  Visiting view : fast_functional_mode
[07/15 18:51:27     35s]    : PowerDomain = none : Weighted F : unweighted  = 44.30 (1.000) with rcCorner = 1
[07/15 18:51:27     35s]    : PowerDomain = none : Weighted F : unweighted  = 41.60 (1.000) with rcCorner = -1
[07/15 18:51:27     35s] TLC MultiMap info (StdDelay):
[07/15 18:51:27     35s]   : fast_corner + fast_liberty + 1 + no RcCorner := 41.6ps
[07/15 18:51:27     35s]   : fast_corner + fast_liberty + 1 + min_rc := 44.3ps
[07/15 18:51:27     35s]   : slow_corner + slow_liberty + 1 + no RcCorner := 84.3ps
[07/15 18:51:27     35s]   : slow_corner + slow_liberty + 1 + max_rc := 91ps
[07/15 18:51:27     35s]  Setting StdDelay to: 91ps
[07/15 18:51:27     35s] 
[07/15 18:51:27     35s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[07/15 18:51:27     35s] Total number of usable buffers from Lib Analyzer: 9 ( BUJI3VX1 BUJI3VX0 BUJI3VX2 BUJI3VX3 BUJI3VX4 BUJI3VX6 BUJI3VX8 BUJI3VX12 BUJI3VX16)
[07/15 18:51:27     35s] Total number of usable inverters from Lib Analyzer: 9 ( INJI3VX1 INJI3VX0 INJI3VX2 INJI3VX3 INJI3VX4 INJI3VX6 INJI3VX8 INJI3VX12 INJI3VX16)
[07/15 18:51:27     35s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1JI3VX1 DLY2JI3VX1 DLY4JI3VX1 DLY8JI3VX1)
[07/15 18:51:27     35s] 
[07/15 18:51:27     35s] {RT max_rc 0 4 4 0}
[07/15 18:51:28     36s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:36.3 mem=1946.5M
[07/15 18:51:28     36s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:36.3 mem=1946.5M
[07/15 18:51:28     36s] Creating Lib Analyzer, finished. 
[07/15 18:51:28     36s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1946.5M, EPOCH TIME: 1721083888.335167
[07/15 18:51:28     36s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:51:28     36s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:51:28     36s] All LLGs are deleted
[07/15 18:51:28     36s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:51:28     36s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:51:28     36s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1946.5M, EPOCH TIME: 1721083888.335240
[07/15 18:51:28     36s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1946.5M, EPOCH TIME: 1721083888.335288
[07/15 18:51:28     36s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:1944.5M, EPOCH TIME: 1721083888.335470
[07/15 18:51:28     36s] {MMLU 0 0 1201}
[07/15 18:51:28     36s] ### Creating LA Mngr. totSessionCpu=0:00:36.3 mem=1944.5M
[07/15 18:51:28     36s] ### Creating LA Mngr, finished. totSessionCpu=0:00:36.3 mem=1944.5M
[07/15 18:51:28     36s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 1944.52 MB )
[07/15 18:51:28     36s] (I)      ============================ Layers =============================
[07/15 18:51:28     36s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 18:51:28     36s] (I)      | DB# |  ID |                 Name |      Type | #Masks | Extra |
[07/15 18:51:28     36s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 18:51:28     36s] (I)      |  33 |   0 |                 CONT |       cut |      1 |       |
[07/15 18:51:28     36s] (I)      |   1 |   1 |                 MET1 |      wire |      1 |       |
[07/15 18:51:28     36s] (I)      |  34 |   1 |                 VIA1 |       cut |      1 |       |
[07/15 18:51:28     36s] (I)      |   2 |   2 |                 MET2 |      wire |      1 |       |
[07/15 18:51:28     36s] (I)      |  35 |   2 |                 VIA2 |       cut |      1 |       |
[07/15 18:51:28     36s] (I)      |   3 |   3 |                 MET3 |      wire |      1 |       |
[07/15 18:51:28     36s] (I)      |  36 |   3 |                 VIA3 |       cut |      1 |       |
[07/15 18:51:28     36s] (I)      |   4 |   4 |                 MET4 |      wire |      1 |       |
[07/15 18:51:28     36s] (I)      |  37 |   4 |                VIATP |       cut |      1 |       |
[07/15 18:51:28     36s] (I)      |   5 |   5 |                METTP |      wire |      1 |       |
[07/15 18:51:28     36s] (I)      |  38 |   5 |               VIATPL |       cut |      1 |       |
[07/15 18:51:28     36s] (I)      |   6 |   6 |               METTPL |      wire |      1 |       |
[07/15 18:51:28     36s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 18:51:28     36s] (I)      |  64 |  64 |              OVERLAP |   overlap |        |       |
[07/15 18:51:28     36s] (I)      |  65 |  65 |                 PIMP |   implant |        |       |
[07/15 18:51:28     36s] (I)      |  66 |  66 |                 NIMP |   implant |        |       |
[07/15 18:51:28     36s] (I)      |  67 |  67 |                NWELL |     other |        |    MS |
[07/15 18:51:28     36s] (I)      |  68 |  68 |                 DIFF | diffusion |        |    MS |
[07/15 18:51:28     36s] (I)      |   0 |   0 |                POLY1 |     other |        |    MS |
[07/15 18:51:28     36s] (I)      |  69 |  69 |               LOCKED |     other |        |       |
[07/15 18:51:28     36s] (I)      |  70 |  70 |              LOCKED1 |     other |        |       |
[07/15 18:51:28     36s] (I)      |  71 |  71 |              LOCKED2 |     other |        |       |
[07/15 18:51:28     36s] (I)      |  72 |  72 |              LOCKED3 |     other |        |       |
[07/15 18:51:28     36s] (I)      |  73 |  73 |              LOCKED4 |     other |        |       |
[07/15 18:51:28     36s] (I)      |  74 |  74 |                   MV |     other |        |    MS |
[07/15 18:51:28     36s] (I)      |  75 |  75 |                PWELL |     other |        |    MS |
[07/15 18:51:28     36s] (I)      |  76 |  76 |                  PAD |     other |        |    MS |
[07/15 18:51:28     36s] (I)      |  77 |  77 |                 VIA4 |     other |        |    MS |
[07/15 18:51:28     36s] (I)      |  78 |  78 |                 SBLK |     other |        |    MS |
[07/15 18:51:28     36s] (I)      |  79 |  79 |                NOPIM |     other |        |    MS |
[07/15 18:51:28     36s] (I)      |  80 |  80 |                 CAPM |     other |        |    MS |
[07/15 18:51:28     36s] (I)      |  81 |  81 |                 MET5 |     other |        |    MS |
[07/15 18:51:28     36s] (I)      |  82 |  82 |                  LDP |     other |        |    MS |
[07/15 18:51:28     36s] (I)      |  83 |  83 |                NODRC |     other |        |    MS |
[07/15 18:51:28     36s] (I)      |  84 |  84 |               DIODEF |     other |        |    MS |
[07/15 18:51:28     36s] (I)      |  85 |  85 |                  ESD |     other |        |    MS |
[07/15 18:51:28     36s] (I)      |  86 |  86 |                  LDN |     other |        |    MS |
[07/15 18:51:28     36s] (I)      |  87 |  87 |                   CF |     other |        |    MS |
[07/15 18:51:28     36s] (I)      |  88 |  88 |                 HRES |     other |        |    MS |
[07/15 18:51:28     36s] (I)      |  89 |  89 |                  ALN |     other |        |    MS |
[07/15 18:51:28     36s] (I)      |  90 |  90 |               DNWELL |     other |        |    MS |
[07/15 18:51:28     36s] (I)      |  91 |  91 |                 IOID |     other |        |    MS |
[07/15 18:51:28     36s] (I)      |  92 |  92 |                 MRES |     other |        |    MS |
[07/15 18:51:28     36s] (I)      |  93 |  93 |                  NW1 |     other |        |    MS |
[07/15 18:51:28     36s] (I)      |  94 |  94 |                  PW1 |     other |        |    MS |
[07/15 18:51:28     36s] (I)      |  95 |  95 |                  NW2 |     other |        |    MS |
[07/15 18:51:28     36s] (I)      |  96 |  96 |                  PW2 |     other |        |    MS |
[07/15 18:51:28     36s] (I)      |  97 |  97 |               BLKALL |     other |        |    MS |
[07/15 18:51:28     36s] (I)      |  98 |  98 |               BIPDEF |     other |        |    MS |
[07/15 18:51:28     36s] (I)      |  99 |  99 |                 NIFE |     other |        |    MS |
[07/15 18:51:28     36s] (I)      | 100 | 100 |               SUBCUT |     other |        |    MS |
[07/15 18:51:28     36s] (I)      | 101 | 101 |               FAMARK |     other |        |    MS |
[07/15 18:51:28     36s] (I)      | 102 | 102 |               RESDEF |     other |        |    MS |
[07/15 18:51:28     36s] (I)      | 103 | 103 |               CAPDEF |     other |        |    MS |
[07/15 18:51:28     36s] (I)      | 104 | 104 |               INDDEF |     other |        |    MS |
[07/15 18:51:28     36s] (I)      | 105 | 105 |                  RAC |     other |        |    MS |
[07/15 18:51:28     36s] (I)      | 106 | 106 |                XFLAY |     other |        |    MS |
[07/15 18:51:28     36s] (I)      | 107 | 107 |                HVGOX |     other |        |    MS |
[07/15 18:51:28     36s] (I)      | 108 | 108 |              HVPWELL |     other |        |    MS |
[07/15 18:51:28     36s] (I)      | 109 | 109 |              HVNWELL |     other |        |    MS |
[07/15 18:51:28     36s] (I)      | 110 | 110 |                  SOI |     other |        |    MS |
[07/15 18:51:28     36s] (I)      | 111 | 111 |                  PDD |     other |        |    MS |
[07/15 18:51:28     36s] (I)      | 112 | 112 |                  SCI |     other |        |    MS |
[07/15 18:51:28     36s] (I)      | 113 | 113 |                  SSD |     other |        |    MS |
[07/15 18:51:28     36s] (I)      | 114 | 114 |                 DEPL |     other |        |    MS |
[07/15 18:51:28     36s] (I)      | 115 | 115 |                  LPM |     other |        |    MS |
[07/15 18:51:28     36s] (I)      | 116 | 116 |                  LNM |     other |        |    MS |
[07/15 18:51:28     36s] (I)      | 117 | 117 |                ISOPW |     other |        |    MS |
[07/15 18:51:28     36s] (I)      | 118 | 118 |                  SOC |     other |        |    MS |
[07/15 18:51:28     36s] (I)      | 119 | 119 |                 DMOS |     other |        |    MS |
[07/15 18:51:28     36s] (I)      | 120 | 120 |               DEVLBL |     other |        |    MS |
[07/15 18:51:28     36s] (I)      | 121 | 121 |             DNWELLMV |     other |        |    MS |
[07/15 18:51:28     36s] (I)      | 122 | 122 |                PWBLK |     other |        |    MS |
[07/15 18:51:28     36s] (I)      | 123 | 123 |               PHODEF |     other |        |    MS |
[07/15 18:51:28     36s] (I)      | 124 | 124 |                  LNO |     other |        |    MS |
[07/15 18:51:28     36s] (I)      | 125 | 125 |                 VIA5 |     other |        |    MS |
[07/15 18:51:28     36s] (I)      | 126 | 126 |                 MET6 |     other |        |    MS |
[07/15 18:51:28     36s] (I)      | 127 | 127 |               HVDEPL |     other |        |    MS |
[07/15 18:51:28     36s] (I)      | 128 | 128 |              CAPM23F |     other |        |    MS |
[07/15 18:51:28     36s] (I)      | 129 | 129 |             CAPMH23F |     other |        |    MS |
[07/15 18:51:28     36s] (I)      | 130 | 130 |              CAPM34F |     other |        |    MS |
[07/15 18:51:28     36s] (I)      | 131 | 131 |             CAPMH34F |     other |        |    MS |
[07/15 18:51:28     36s] (I)      | 132 | 132 |              CAPM45F |     other |        |    MS |
[07/15 18:51:28     36s] (I)      | 133 | 133 |             CAPMH45F |     other |        |    MS |
[07/15 18:51:28     36s] (I)      | 134 | 134 |              CAPM56F |     other |        |    MS |
[07/15 18:51:28     36s] (I)      | 135 | 135 |             CAPMH56F |     other |        |    MS |
[07/15 18:51:28     36s] (I)      | 136 | 136 |                CAPM2 |     other |        |    MS |
[07/15 18:51:28     36s] (I)      | 137 | 137 |                CAPM3 |     other |        |    MS |
[07/15 18:51:28     36s] (I)      | 138 | 138 |                  DNC |     other |        |    MS |
[07/15 18:51:28     36s] (I)      | 139 | 139 |                  DPC |     other |        |    MS |
[07/15 18:51:28     36s] (I)      | 140 | 140 |                LNDEV |     other |        |    MS |
[07/15 18:51:28     36s] (I)      | 141 | 141 |                  HNW |     other |        |    MS |
[07/15 18:51:28     36s] (I)      | 142 | 142 |                  NDF |     other |        |    MS |
[07/15 18:51:28     36s] (I)      | 143 | 143 |                  PDF |     other |        |    MS |
[07/15 18:51:28     36s] (I)      | 144 | 144 |                  DTI |     other |        |    MS |
[07/15 18:51:28     36s] (I)      | 145 | 145 |                UVWIN |     other |        |    MS |
[07/15 18:51:28     36s] (I)      | 146 | 146 |               ANODOP |     other |        |    MS |
[07/15 18:51:28     36s] (I)      | 147 | 147 |               CATDOP |     other |        |    MS |
[07/15 18:51:28     36s] (I)      | 148 | 148 |                  AML |     other |        |    MS |
[07/15 18:51:28     36s] (I)      | 149 | 149 |                BNIMP |     other |        |    MS |
[07/15 18:51:28     36s] (I)      | 150 | 150 |                  LPW |     other |        |    MS |
[07/15 18:51:28     36s] (I)      | 151 | 151 |                  LNW |     other |        |    MS |
[07/15 18:51:28     36s] (I)      | 152 | 152 |                   BP |     other |        |    MS |
[07/15 18:51:28     36s] (I)      | 153 | 153 |                CAPMH |     other |        |    MS |
[07/15 18:51:28     36s] (I)      | 154 | 154 |               CAPMH2 |     other |        |    MS |
[07/15 18:51:28     36s] (I)      | 155 | 155 |               CAPMH3 |     other |        |    MS |
[07/15 18:51:28     36s] (I)      | 156 | 156 |               LDDBLK |     other |        |    MS |
[07/15 18:51:28     36s] (I)      | 157 | 157 |                  STI |     other |        |    MS |
[07/15 18:51:28     36s] (I)      | 158 | 158 |                  LVT |     other |        |    MS |
[07/15 18:51:28     36s] (I)      | 159 | 159 |               NWELL3 |     other |        |    MS |
[07/15 18:51:28     36s] (I)      | 160 | 160 |               PWELL3 |     other |        |    MS |
[07/15 18:51:28     36s] (I)      | 161 | 161 |                ngate |     other |        |    MS |
[07/15 18:51:28     36s] (I)      | 162 | 162 |                pgate |     other |        |    MS |
[07/15 18:51:28     36s] (I)      | 163 | 163 |                  sub |     other |        |    MS |
[07/15 18:51:28     36s] (I)      | 164 | 164 |              polyres |     other |        |    MS |
[07/15 18:51:28     36s] (I)      | 165 | 165 |               allres |     other |        |    MS |
[07/15 18:51:28     36s] (I)      | 166 | 166 |                  nsd |     other |        |    MS |
[07/15 18:51:28     36s] (I)      | 167 | 167 |                  psd |     other |        |    MS |
[07/15 18:51:28     36s] (I)      | 168 | 168 |               SUBEXT |     other |        |    MS |
[07/15 18:51:28     36s] (I)      | 169 | 169 |               SUBDEV |     other |        |    MS |
[07/15 18:51:28     36s] (I)      | 170 | 170 |                NGIMP |     other |        |    MS |
[07/15 18:51:28     36s] (I)      | 171 | 171 |                  ULN |     other |        |    MS |
[07/15 18:51:28     36s] (I)      | 172 | 172 |                 PPLN |     other |        |    MS |
[07/15 18:51:28     36s] (I)      | 173 | 173 |                 NNLN |     other |        |    MS |
[07/15 18:51:28     36s] (I)      | 174 | 174 |                 NWLN |     other |        |    MS |
[07/15 18:51:28     36s] (I)      | 175 | 175 |                 PWLN |     other |        |    MS |
[07/15 18:51:28     36s] (I)      | 176 | 176 |               NWELL5 |     other |        |    MS |
[07/15 18:51:28     36s] (I)      | 177 | 177 |               PWELL5 |     other |        |    MS |
[07/15 18:51:28     36s] (I)      | 178 | 178 |                  SVT |     other |        |    MS |
[07/15 18:51:28     36s] (I)      | 179 | 179 |               CORNER |     other |        |    MS |
[07/15 18:51:28     36s] (I)      | 180 | 180 |               PIMIDE |     other |        |    MS |
[07/15 18:51:28     36s] (I)      | 181 | 181 |                 EMIR |     other |        |    MS |
[07/15 18:51:28     36s] (I)      | 182 | 182 |             DONOTUSE |     other |        |    MS |
[07/15 18:51:28     36s] (I)      | 183 | 183 |          LOCKED_slot |     other |        |       |
[07/15 18:51:28     36s] (I)      | 184 | 184 |         LOCKED1_slot |     other |        |       |
[07/15 18:51:28     36s] (I)      | 185 | 185 |         LOCKED2_slot |     other |        |       |
[07/15 18:51:28     36s] (I)      | 186 | 186 |         LOCKED3_slot |     other |        |       |
[07/15 18:51:28     36s] (I)      | 187 | 187 |         LOCKED4_slot |     other |        |       |
[07/15 18:51:28     36s] (I)      | 188 | 188 |           POLY1_slot |     other |        |       |
[07/15 18:51:28     36s] (I)      | 189 | 189 |            MET1_slot |     other |        |       |
[07/15 18:51:28     36s] (I)      | 190 | 190 |            VIA1_slot |     other |        |       |
[07/15 18:51:28     36s] (I)      | 191 | 191 |            MET2_slot |     other |        |       |
[07/15 18:51:28     36s] (I)      | 192 | 192 |            VIA2_slot |     other |        |       |
[07/15 18:51:28     36s] (I)      | 193 | 193 |            MET3_slot |     other |        |       |
[07/15 18:51:28     36s] (I)      | 194 | 194 |            VIA3_slot |     other |        |       |
[07/15 18:51:28     36s] (I)      | 195 | 195 |            MET4_slot |     other |        |       |
[07/15 18:51:28     36s] (I)      | 196 | 196 |           VIATP_slot |     other |        |       |
[07/15 18:51:28     36s] (I)      | 197 | 197 |           METTP_slot |     other |        |       |
[07/15 18:51:28     36s] (I)      | 198 | 198 |          VIATPL_slot |     other |        |       |
[07/15 18:51:28     36s] (I)      | 199 | 199 |          METTPL_slot |     other |        |       |
[07/15 18:51:28     36s] (I)      | 200 | 200 |             Unrouted |     other |        |       |
[07/15 18:51:28     36s] (I)      | 201 | 201 |             Canplace |     other |        |       |
[07/15 18:51:28     36s] (I)      | 202 | 202 |         Cannotoccupy |     other |        |       |
[07/15 18:51:28     36s] (I)      | 203 | 203 |                Group |     other |        |       |
[07/15 18:51:28     36s] (I)      | 204 | 204 |                  Row |     other |        |       |
[07/15 18:51:28     36s] (I)      | 205 | 205 |               marker |     other |        |       |
[07/15 18:51:28     36s] (I)      | 206 | 206 |         changedLayer |     other |        |       |
[07/15 18:51:28     36s] (I)      | 207 | 207 |           designFlow |     other |        |       |
[07/15 18:51:28     36s] (I)      | 208 | 208 |                unset |     other |        |       |
[07/15 18:51:28     36s] (I)      | 209 | 209 |              unknown |     other |        |       |
[07/15 18:51:28     36s] (I)      | 210 | 210 |               supply |     other |        |       |
[07/15 18:51:28     36s] (I)      | 211 | 211 |                spike |     other |        |       |
[07/15 18:51:28     36s] (I)      | 212 | 212 |               resist |     other |        |       |
[07/15 18:51:28     36s] (I)      | 213 | 213 |                  hiz |     other |        |       |
[07/15 18:51:28     36s] (I)      | 214 | 214 |                drive |     other |        |       |
[07/15 18:51:28     36s] (I)      | 215 | 215 |               select |     other |        |       |
[07/15 18:51:28     36s] (I)      | 216 | 216 |               hilite |     other |        |       |
[07/15 18:51:28     36s] (I)      | 217 | 217 |                   y9 |     other |        |       |
[07/15 18:51:28     36s] (I)      | 218 | 218 |                   y8 |     other |        |       |
[07/15 18:51:28     36s] (I)      | 219 | 219 |                   y7 |     other |        |       |
[07/15 18:51:28     36s] (I)      | 220 | 220 |                   y6 |     other |        |       |
[07/15 18:51:28     36s] (I)      | 221 | 221 |                   y5 |     other |        |       |
[07/15 18:51:28     36s] (I)      | 222 | 222 |                   y4 |     other |        |       |
[07/15 18:51:28     36s] (I)      | 223 | 223 |                   y3 |     other |        |       |
[07/15 18:51:28     36s] (I)      | 224 | 224 |                   y2 |     other |        |       |
[07/15 18:51:28     36s] (I)      | 225 | 225 |                   y1 |     other |        |       |
[07/15 18:51:28     36s] (I)      | 226 | 226 |                   y0 |     other |        |       |
[07/15 18:51:28     36s] (I)      | 227 | 227 |              stretch |     other |        |       |
[07/15 18:51:28     36s] (I)      | 228 | 228 |                 snap |     other |        |       |
[07/15 18:51:28     36s] (I)      | 229 | 229 |            edgeLayer |     other |        |       |
[07/15 18:51:28     36s] (I)      | 230 | 230 |                 axis |     other |        |       |
[07/15 18:51:28     36s] (I)      | 231 | 231 |                  pin |     other |        |       |
[07/15 18:51:28     36s] (I)      | 232 | 232 |                 wire |     other |        |       |
[07/15 18:51:28     36s] (I)      | 233 | 233 |               device |     other |        |       |
[07/15 18:51:28     36s] (I)      | 234 | 234 |               border |     other |        |       |
[07/15 18:51:28     36s] (I)      | 235 | 235 |                 text |     other |        |       |
[07/15 18:51:28     36s] (I)      | 236 | 236 |            softFence |     other |        |       |
[07/15 18:51:28     36s] (I)      | 237 | 237 |            hardFence |     other |        |       |
[07/15 18:51:28     36s] (I)      | 238 | 238 |                align |     other |        |       |
[07/15 18:51:28     36s] (I)      | 239 | 239 |           prBoundary |     other |        |       |
[07/15 18:51:28     36s] (I)      | 240 | 240 |             instance |     other |        |       |
[07/15 18:51:28     36s] (I)      | 241 | 241 |             annotate |     other |        |       |
[07/15 18:51:28     36s] (I)      | 242 | 242 |                 grid |     other |        |       |
[07/15 18:51:28     36s] (I)      | 243 | 243 |           background |     other |        |       |
[07/15 18:51:28     36s] (I)      | 244 | 244 |            substrate |     other |        |       |
[07/15 18:51:28     36s] (I)      | 245 | 245 |     solderMaskBottom |     other |        |       |
[07/15 18:51:28     36s] (I)      | 246 | 246 |    beginGenericLayer |     other |        |       |
[07/15 18:51:28     36s] (I)      | 247 | 247 | internalGenericLayer |     other |        |       |
[07/15 18:51:28     36s] (I)      | 248 | 248 |      endGenericLayer |     other |        |       |
[07/15 18:51:28     36s] (I)      | 249 | 249 |        solderMaskTop |     other |        |       |
[07/15 18:51:28     36s] (I)      | 250 | 250 |                drill |     other |        |       |
[07/15 18:51:28     36s] (I)      | 251 | 251 |             wirebond |     other |        |       |
[07/15 18:51:28     36s] (I)      | 252 | 252 |  wirebondFingerGuide |     other |        |       |
[07/15 18:51:28     36s] (I)      | 253 | 253 |     assemblyBoundary |     other |        |       |
[07/15 18:51:28     36s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 18:51:28     36s] (I)      Started Import and model ( Curr Mem: 1944.52 MB )
[07/15 18:51:28     36s] (I)      Default pattern map key = aska_dig_default.
[07/15 18:51:28     36s] (I)      Number of ignored instance 0
[07/15 18:51:28     36s] (I)      Number of inbound cells 0
[07/15 18:51:28     36s] (I)      Number of opened ILM blockages 0
[07/15 18:51:28     36s] (I)      Number of instances temporarily fixed by detailed placement 0
[07/15 18:51:28     36s] (I)      numMoveCells=1167, numMacros=0  numPads=80  numMultiRowHeightInsts=0
[07/15 18:51:28     36s] (I)      cell height: 4480, count: 1167
[07/15 18:51:28     36s] (I)      Number of nets = 1201 ( 0 ignored )
[07/15 18:51:28     36s] (I)      Read rows... (mem=1944.5M)
[07/15 18:51:28     36s] (I)      Done Read rows (cpu=0.000s, mem=1944.5M)
[07/15 18:51:28     36s] (I)      Identified Clock instances: Flop 488, Clock buffer/inverter 0, Gate 0, Logic 0
[07/15 18:51:28     36s] (I)      Read module constraints... (mem=1944.5M)
[07/15 18:51:28     36s] (I)      Done Read module constraints (cpu=0.000s, mem=1944.5M)
[07/15 18:51:28     36s] (I)      == Non-default Options ==
[07/15 18:51:28     36s] (I)      Maximum routing layer                              : 4
[07/15 18:51:28     36s] (I)      Buffering-aware routing                            : true
[07/15 18:51:28     36s] (I)      Spread congestion away from blockages              : true
[07/15 18:51:28     36s] (I)      Number of threads                                  : 1
[07/15 18:51:28     36s] (I)      Overflow penalty cost                              : 10
[07/15 18:51:28     36s] (I)      Source-to-sink ratio                               : 0.300000
[07/15 18:51:28     36s] (I)      Method to set GCell size                           : row
[07/15 18:51:28     36s] (I)      Counted 402 PG shapes. We will not process PG shapes layer by layer.
[07/15 18:51:28     36s] (I)      Use row-based GCell size
[07/15 18:51:28     36s] (I)      Use row-based GCell align
[07/15 18:51:28     36s] (I)      layer 0 area = 202000
[07/15 18:51:28     36s] (I)      layer 1 area = 202000
[07/15 18:51:28     36s] (I)      layer 2 area = 202000
[07/15 18:51:28     36s] (I)      layer 3 area = 202000
[07/15 18:51:28     36s] (I)      GCell unit size   : 4480
[07/15 18:51:28     36s] (I)      GCell multiplier  : 1
[07/15 18:51:28     36s] (I)      GCell row height  : 4480
[07/15 18:51:28     36s] (I)      Actual row height : 4480
[07/15 18:51:28     36s] (I)      GCell align ref   : 20160 20160
[07/15 18:51:28     36s] [NR-eGR] Track table information for default rule: 
[07/15 18:51:28     36s] [NR-eGR] MET1 has single uniform track structure
[07/15 18:51:28     36s] [NR-eGR] MET2 has single uniform track structure
[07/15 18:51:28     36s] [NR-eGR] MET3 has single uniform track structure
[07/15 18:51:28     36s] [NR-eGR] MET4 has single uniform track structure
[07/15 18:51:28     36s] [NR-eGR] METTP has single uniform track structure
[07/15 18:51:28     36s] [NR-eGR] METTPL has single uniform track structure
[07/15 18:51:28     36s] (I)      ================= Default via ==================
[07/15 18:51:28     36s] (I)      +---+--------------------+---------------------+
[07/15 18:51:28     36s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut     |
[07/15 18:51:28     36s] (I)      +---+--------------------+---------------------+
[07/15 18:51:28     36s] (I)      | 1 |    2  VIA1_Y_so    |   32  VIA1_CV1_hd   |
[07/15 18:51:28     36s] (I)      | 2 |   38  VIA2_so      |   61  VIA2_CV1_so   |
[07/15 18:51:28     36s] (I)      | 3 |   74  VIA3_so      |   93  VIA3_CH2_so   |
[07/15 18:51:28     36s] (I)      | 4 |  117  VIATPne_Y_so |  132  VIATP_CH2s_so |
[07/15 18:51:28     36s] (I)      | 5 |  145  VIATPL_so    |  150  VIATPL_CV_so  |
[07/15 18:51:28     36s] (I)      +---+--------------------+---------------------+
[07/15 18:51:28     36s] [NR-eGR] Read 260 PG shapes
[07/15 18:51:28     36s] [NR-eGR] Read 0 clock shapes
[07/15 18:51:28     36s] [NR-eGR] Read 0 other shapes
[07/15 18:51:28     36s] [NR-eGR] #Routing Blockages  : 0
[07/15 18:51:28     36s] [NR-eGR] #Instance Blockages : 0
[07/15 18:51:28     36s] [NR-eGR] #PG Blockages       : 260
[07/15 18:51:28     36s] [NR-eGR] #Halo Blockages     : 0
[07/15 18:51:28     36s] [NR-eGR] #Boundary Blockages : 0
[07/15 18:51:28     36s] [NR-eGR] #Clock Blockages    : 0
[07/15 18:51:28     36s] [NR-eGR] #Other Blockages    : 0
[07/15 18:51:28     36s] (I)      Design has 0 blackboxes considered as all layer blockages.
[07/15 18:51:28     36s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[07/15 18:51:28     36s] [NR-eGR] Read 1201 nets ( ignored 0 )
[07/15 18:51:28     36s] (I)      early_global_route_priority property id does not exist.
[07/15 18:51:28     36s] (I)      Read Num Blocks=260  Num Prerouted Wires=0  Num CS=0
[07/15 18:51:28     36s] (I)      Layer 1 (V) : #blockages 260 : #preroutes 0
[07/15 18:51:28     36s] (I)      Layer 2 (H) : #blockages 0 : #preroutes 0
[07/15 18:51:28     36s] (I)      Layer 3 (V) : #blockages 0 : #preroutes 0
[07/15 18:51:28     36s] (I)      Number of ignored nets                =      0
[07/15 18:51:28     36s] (I)      Number of connected nets              =      0
[07/15 18:51:28     36s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[07/15 18:51:28     36s] (I)      Number of clock nets                  =      2.  Ignored: No
[07/15 18:51:28     36s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[07/15 18:51:28     36s] (I)      Number of special nets                =      0.  Ignored: Yes
[07/15 18:51:28     36s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[07/15 18:51:28     36s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[07/15 18:51:28     36s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[07/15 18:51:28     36s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[07/15 18:51:28     36s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[07/15 18:51:28     36s] (I)      Constructing bin map
[07/15 18:51:28     36s] (I)      Initialize bin information with width=8960 height=8960
[07/15 18:51:28     36s] (I)      Done constructing bin map
[07/15 18:51:28     36s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[07/15 18:51:28     36s] (I)      Ndr track 0 does not exist
[07/15 18:51:28     36s] (I)      ---------------------Grid Graph Info--------------------
[07/15 18:51:28     36s] (I)      Routing area        : (0, 0) - (445200, 241920)
[07/15 18:51:28     36s] (I)      Core area           : (20160, 20160) - (425040, 221760)
[07/15 18:51:28     36s] (I)      Site width          :   560  (dbu)
[07/15 18:51:28     36s] (I)      Row height          :  4480  (dbu)
[07/15 18:51:28     36s] (I)      GCell row height    :  4480  (dbu)
[07/15 18:51:28     36s] (I)      GCell width         :  4480  (dbu)
[07/15 18:51:28     36s] (I)      GCell height        :  4480  (dbu)
[07/15 18:51:28     36s] (I)      Grid                :    99    54     4
[07/15 18:51:28     36s] (I)      Layer numbers       :     1     2     3     4
[07/15 18:51:28     36s] (I)      Vertical capacity   :     0  4480     0  4480
[07/15 18:51:28     36s] (I)      Horizontal capacity :     0     0  4480     0
[07/15 18:51:28     36s] (I)      Default wire width  :   230   280   280   280
[07/15 18:51:28     36s] (I)      Default wire space  :   230   280   280   280
[07/15 18:51:28     36s] (I)      Default wire pitch  :   460   560   560   560
[07/15 18:51:28     36s] (I)      Default pitch size  :   460   560   560   560
[07/15 18:51:28     36s] (I)      First track coord   :   280   280   280   280
[07/15 18:51:28     36s] (I)      Num tracks per GCell:  9.74  8.00  8.00  8.00
[07/15 18:51:28     36s] (I)      Total num of tracks :   432   795   432   795
[07/15 18:51:28     36s] (I)      Num of masks        :     1     1     1     1
[07/15 18:51:28     36s] (I)      Num of trim masks   :     0     0     0     0
[07/15 18:51:28     36s] (I)      --------------------------------------------------------
[07/15 18:51:28     36s] 
[07/15 18:51:28     36s] [NR-eGR] ============ Routing rule table ============
[07/15 18:51:28     36s] [NR-eGR] Rule id: 0  Nets: 1201
[07/15 18:51:28     36s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[07/15 18:51:28     36s] (I)                    Layer    2    3    4 
[07/15 18:51:28     36s] (I)                    Pitch  560  560  560 
[07/15 18:51:28     36s] (I)             #Used tracks    1    1    1 
[07/15 18:51:28     36s] (I)       #Fully used tracks    1    1    1 
[07/15 18:51:28     36s] [NR-eGR] ========================================
[07/15 18:51:28     36s] [NR-eGR] 
[07/15 18:51:28     36s] (I)      =============== Blocked Tracks ===============
[07/15 18:51:28     36s] (I)      +-------+---------+----------+---------------+
[07/15 18:51:28     36s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[07/15 18:51:28     36s] (I)      +-------+---------+----------+---------------+
[07/15 18:51:28     36s] (I)      |     1 |       0 |        0 |         0.00% |
[07/15 18:51:28     36s] (I)      |     2 |   42930 |     6090 |        14.19% |
[07/15 18:51:28     36s] (I)      |     3 |   42768 |        0 |         0.00% |
[07/15 18:51:28     36s] (I)      |     4 |   42930 |        0 |         0.00% |
[07/15 18:51:28     36s] (I)      +-------+---------+----------+---------------+
[07/15 18:51:28     36s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1944.52 MB )
[07/15 18:51:28     36s] (I)      Reset routing kernel
[07/15 18:51:28     36s] (I)      Started Global Routing ( Curr Mem: 1944.52 MB )
[07/15 18:51:28     36s] (I)      totalPins=4760  totalGlobalPin=4700 (98.74%)
[07/15 18:51:28     36s] (I)      total 2D Cap : 122538 = (42768 H, 79770 V)
[07/15 18:51:28     36s] (I)      #blocked areas for congestion spreading : 0
[07/15 18:51:28     36s] [NR-eGR] Layer group 1: route 1201 net(s) in layer range [2, 4]
[07/15 18:51:28     36s] (I)      
[07/15 18:51:28     36s] (I)      ============  Phase 1a Route ============
[07/15 18:51:28     36s] (I)      Usage: 11282 = (5951 H, 5331 V) = (13.91% H, 6.68% V) = (2.666e+04um H, 2.388e+04um V)
[07/15 18:51:28     36s] (I)      
[07/15 18:51:28     36s] (I)      ============  Phase 1b Route ============
[07/15 18:51:28     36s] (I)      Usage: 11282 = (5951 H, 5331 V) = (13.91% H, 6.68% V) = (2.666e+04um H, 2.388e+04um V)
[07/15 18:51:28     36s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.054336e+04um
[07/15 18:51:28     36s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[07/15 18:51:28     36s] (I)      Congestion threshold : each 60.00, sum 90.00
[07/15 18:51:28     36s] (I)      
[07/15 18:51:28     36s] (I)      ============  Phase 1c Route ============
[07/15 18:51:28     36s] (I)      Usage: 11282 = (5951 H, 5331 V) = (13.91% H, 6.68% V) = (2.666e+04um H, 2.388e+04um V)
[07/15 18:51:28     36s] (I)      
[07/15 18:51:28     36s] (I)      ============  Phase 1d Route ============
[07/15 18:51:28     36s] (I)      Usage: 11282 = (5951 H, 5331 V) = (13.91% H, 6.68% V) = (2.666e+04um H, 2.388e+04um V)
[07/15 18:51:28     36s] (I)      
[07/15 18:51:28     36s] (I)      ============  Phase 1e Route ============
[07/15 18:51:28     36s] (I)      Usage: 11282 = (5951 H, 5331 V) = (13.91% H, 6.68% V) = (2.666e+04um H, 2.388e+04um V)
[07/15 18:51:28     36s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.054336e+04um
[07/15 18:51:28     36s] (I)      
[07/15 18:51:28     36s] (I)      ============  Phase 1l Route ============
[07/15 18:51:28     36s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[07/15 18:51:28     36s] (I)      Layer  2:      36109      6770         2        4016       37960    ( 9.57%) 
[07/15 18:51:28     36s] (I)      Layer  3:      42336      5997         0           0       42336    ( 0.00%) 
[07/15 18:51:28     36s] (I)      Layer  4:      42135       370         0           0       41976    ( 0.00%) 
[07/15 18:51:28     36s] (I)      Total:        120580     13137         2        4016      122272    ( 3.18%) 
[07/15 18:51:28     36s] (I)      
[07/15 18:51:28     36s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[07/15 18:51:28     36s] [NR-eGR]                        OverCon            
[07/15 18:51:28     36s] [NR-eGR]                         #Gcell     %Gcell
[07/15 18:51:28     36s] [NR-eGR]        Layer               (1)    OverCon
[07/15 18:51:28     36s] [NR-eGR] ----------------------------------------------
[07/15 18:51:28     36s] [NR-eGR]    MET1 ( 1)         0( 0.00%)   ( 0.00%) 
[07/15 18:51:28     36s] [NR-eGR]    MET2 ( 2)         2( 0.04%)   ( 0.04%) 
[07/15 18:51:28     36s] [NR-eGR]    MET3 ( 3)         0( 0.00%)   ( 0.00%) 
[07/15 18:51:28     36s] [NR-eGR]    MET4 ( 4)         0( 0.00%)   ( 0.00%) 
[07/15 18:51:28     36s] [NR-eGR] ----------------------------------------------
[07/15 18:51:28     36s] [NR-eGR]        Total         2( 0.01%)   ( 0.01%) 
[07/15 18:51:28     36s] [NR-eGR] 
[07/15 18:51:28     36s] (I)      Finished Global Routing ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1944.52 MB )
[07/15 18:51:28     36s] (I)      total 2D Cap : 122538 = (42768 H, 79770 V)
[07/15 18:51:28     36s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[07/15 18:51:28     36s] (I)      ============= Track Assignment ============
[07/15 18:51:28     36s] (I)      Started Track Assignment (1T) ( Curr Mem: 1944.52 MB )
[07/15 18:51:28     36s] (I)      Initialize Track Assignment ( max pin layer : 6 )
[07/15 18:51:28     36s] (I)      Run Multi-thread track assignment
[07/15 18:51:28     36s] (I)      Finished Track Assignment (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1944.52 MB )
[07/15 18:51:28     36s] (I)      Started Export ( Curr Mem: 1944.52 MB )
[07/15 18:51:28     36s] [NR-eGR]                 Length (um)   Vias 
[07/15 18:51:28     36s] [NR-eGR] -----------------------------------
[07/15 18:51:28     36s] [NR-eGR]  MET1    (1H)             0   4680 
[07/15 18:51:28     36s] [NR-eGR]  MET2    (2V)         23936   6762 
[07/15 18:51:28     36s] [NR-eGR]  MET3    (3H)         27331    312 
[07/15 18:51:28     36s] [NR-eGR]  MET4    (4V)          1923      0 
[07/15 18:51:28     36s] [NR-eGR]  METTP   (5H)             0      0 
[07/15 18:51:28     36s] [NR-eGR]  METTPL  (6V)             0      0 
[07/15 18:51:28     36s] [NR-eGR] -----------------------------------
[07/15 18:51:28     36s] [NR-eGR]          Total        53190  11754 
[07/15 18:51:28     36s] [NR-eGR] --------------------------------------------------------------------------
[07/15 18:51:28     36s] [NR-eGR] Total half perimeter of net bounding box: 40768um
[07/15 18:51:28     36s] [NR-eGR] Total length: 53190um, number of vias: 11754
[07/15 18:51:28     36s] [NR-eGR] --------------------------------------------------------------------------
[07/15 18:51:28     36s] [NR-eGR] Total eGR-routed clock nets wire length: 3895um, number of vias: 992
[07/15 18:51:28     36s] [NR-eGR] --------------------------------------------------------------------------
[07/15 18:51:28     36s] (I)      Finished Export ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1944.52 MB )
[07/15 18:51:28     36s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1944.52 MB )
[07/15 18:51:28     36s] (I)      ======================================= Runtime Summary ========================================
[07/15 18:51:28     36s] (I)       Step                                             %       Start      Finish      Real       CPU 
[07/15 18:51:28     36s] (I)      ------------------------------------------------------------------------------------------------
[07/15 18:51:28     36s] (I)       Early Global Route kernel                  100.00%  221.65 sec  221.70 sec  0.05 sec  0.05 sec 
[07/15 18:51:28     36s] (I)       +-Import and model                          15.01%  221.66 sec  221.67 sec  0.01 sec  0.01 sec 
[07/15 18:51:28     36s] (I)       | +-Create place DB                          4.46%  221.66 sec  221.66 sec  0.00 sec  0.01 sec 
[07/15 18:51:28     36s] (I)       | | +-Import place data                      4.27%  221.66 sec  221.66 sec  0.00 sec  0.01 sec 
[07/15 18:51:28     36s] (I)       | | | +-Read instances and placement         1.10%  221.66 sec  221.66 sec  0.00 sec  0.00 sec 
[07/15 18:51:28     36s] (I)       | | | +-Read nets                            2.25%  221.66 sec  221.66 sec  0.00 sec  0.00 sec 
[07/15 18:51:28     36s] (I)       | +-Create route DB                          7.19%  221.66 sec  221.67 sec  0.00 sec  0.00 sec 
[07/15 18:51:28     36s] (I)       | | +-Import route data (1T)                 6.69%  221.66 sec  221.67 sec  0.00 sec  0.00 sec 
[07/15 18:51:28     36s] (I)       | | | +-Read blockages ( Layer 2-4 )         1.75%  221.66 sec  221.67 sec  0.00 sec  0.00 sec 
[07/15 18:51:28     36s] (I)       | | | | +-Read routing blockages             0.01%  221.66 sec  221.66 sec  0.00 sec  0.00 sec 
[07/15 18:51:28     36s] (I)       | | | | +-Read instance blockages            0.25%  221.66 sec  221.66 sec  0.00 sec  0.00 sec 
[07/15 18:51:28     36s] (I)       | | | | +-Read PG blockages                  0.06%  221.66 sec  221.66 sec  0.00 sec  0.00 sec 
[07/15 18:51:28     36s] (I)       | | | | +-Read clock blockages               0.03%  221.66 sec  221.66 sec  0.00 sec  0.00 sec 
[07/15 18:51:28     36s] (I)       | | | | +-Read other blockages               0.03%  221.67 sec  221.67 sec  0.00 sec  0.00 sec 
[07/15 18:51:28     36s] (I)       | | | | +-Read halo blockages                0.01%  221.67 sec  221.67 sec  0.00 sec  0.00 sec 
[07/15 18:51:28     36s] (I)       | | | | +-Read boundary cut boxes            0.00%  221.67 sec  221.67 sec  0.00 sec  0.00 sec 
[07/15 18:51:28     36s] (I)       | | | +-Read blackboxes                      0.02%  221.67 sec  221.67 sec  0.00 sec  0.00 sec 
[07/15 18:51:28     36s] (I)       | | | +-Read prerouted                       0.09%  221.67 sec  221.67 sec  0.00 sec  0.00 sec 
[07/15 18:51:28     36s] (I)       | | | +-Read unlegalized nets                0.08%  221.67 sec  221.67 sec  0.00 sec  0.00 sec 
[07/15 18:51:28     36s] (I)       | | | +-Read nets                            0.51%  221.67 sec  221.67 sec  0.00 sec  0.00 sec 
[07/15 18:51:28     36s] (I)       | | | +-Set up via pillars                   0.01%  221.67 sec  221.67 sec  0.00 sec  0.00 sec 
[07/15 18:51:28     36s] (I)       | | | +-Initialize 3D grid graph             0.03%  221.67 sec  221.67 sec  0.00 sec  0.00 sec 
[07/15 18:51:28     36s] (I)       | | | +-Model blockage capacity              1.20%  221.67 sec  221.67 sec  0.00 sec  0.00 sec 
[07/15 18:51:28     36s] (I)       | | | | +-Initialize 3D capacity             0.93%  221.67 sec  221.67 sec  0.00 sec  0.00 sec 
[07/15 18:51:28     36s] (I)       | +-Read aux data                            0.37%  221.67 sec  221.67 sec  0.00 sec  0.00 sec 
[07/15 18:51:28     36s] (I)       | +-Others data preparation                  0.12%  221.67 sec  221.67 sec  0.00 sec  0.00 sec 
[07/15 18:51:28     36s] (I)       | +-Create route kernel                      1.86%  221.67 sec  221.67 sec  0.00 sec  0.00 sec 
[07/15 18:51:28     36s] (I)       +-Global Routing                            24.01%  221.67 sec  221.68 sec  0.01 sec  0.02 sec 
[07/15 18:51:28     36s] (I)       | +-Initialization                           0.76%  221.67 sec  221.67 sec  0.00 sec  0.00 sec 
[07/15 18:51:28     36s] (I)       | +-Net group 1                             21.74%  221.67 sec  221.68 sec  0.01 sec  0.01 sec 
[07/15 18:51:28     36s] (I)       | | +-Generate topology                      3.14%  221.67 sec  221.67 sec  0.00 sec  0.01 sec 
[07/15 18:51:28     36s] (I)       | | +-Phase 1a                               3.84%  221.67 sec  221.67 sec  0.00 sec  0.00 sec 
[07/15 18:51:28     36s] (I)       | | | +-Pattern routing (1T)                 2.97%  221.67 sec  221.67 sec  0.00 sec  0.00 sec 
[07/15 18:51:28     36s] (I)       | | | +-Add via demand to 2D                 0.35%  221.67 sec  221.67 sec  0.00 sec  0.00 sec 
[07/15 18:51:28     36s] (I)       | | +-Phase 1b                               0.09%  221.67 sec  221.67 sec  0.00 sec  0.00 sec 
[07/15 18:51:28     36s] (I)       | | +-Phase 1c                               0.03%  221.67 sec  221.67 sec  0.00 sec  0.00 sec 
[07/15 18:51:28     36s] (I)       | | +-Phase 1d                               0.02%  221.67 sec  221.67 sec  0.00 sec  0.00 sec 
[07/15 18:51:28     36s] (I)       | | +-Phase 1e                               0.47%  221.67 sec  221.67 sec  0.00 sec  0.00 sec 
[07/15 18:51:28     36s] (I)       | | | +-Route legalization                   0.23%  221.67 sec  221.67 sec  0.00 sec  0.00 sec 
[07/15 18:51:28     36s] (I)       | | | | +-Legalize Reach Aware Violations    0.05%  221.67 sec  221.67 sec  0.00 sec  0.00 sec 
[07/15 18:51:28     36s] (I)       | | +-Phase 1l                              12.19%  221.67 sec  221.68 sec  0.01 sec  0.00 sec 
[07/15 18:51:28     36s] (I)       | | | +-Layer assignment (1T)               11.71%  221.67 sec  221.68 sec  0.01 sec  0.00 sec 
[07/15 18:51:28     36s] (I)       | +-Clean cong LA                            0.00%  221.68 sec  221.68 sec  0.00 sec  0.00 sec 
[07/15 18:51:28     36s] (I)       +-Export 3D cong map                         0.83%  221.68 sec  221.68 sec  0.00 sec  0.00 sec 
[07/15 18:51:28     36s] (I)       | +-Export 2D cong map                       0.16%  221.68 sec  221.68 sec  0.00 sec  0.00 sec 
[07/15 18:51:28     36s] (I)       +-Extract Global 3D Wires                    0.26%  221.68 sec  221.68 sec  0.00 sec  0.00 sec 
[07/15 18:51:28     36s] (I)       +-Track Assignment (1T)                     20.81%  221.68 sec  221.69 sec  0.01 sec  0.01 sec 
[07/15 18:51:28     36s] (I)       | +-Initialization                           0.07%  221.68 sec  221.68 sec  0.00 sec  0.00 sec 
[07/15 18:51:28     36s] (I)       | +-Track Assignment Kernel                 20.02%  221.68 sec  221.69 sec  0.01 sec  0.01 sec 
[07/15 18:51:28     36s] (I)       | +-Free Memory                              0.01%  221.69 sec  221.69 sec  0.00 sec  0.00 sec 
[07/15 18:51:28     36s] (I)       +-Export                                    11.35%  221.69 sec  221.70 sec  0.01 sec  0.00 sec 
[07/15 18:51:28     36s] (I)       | +-Export DB wires                          5.76%  221.69 sec  221.70 sec  0.00 sec  0.00 sec 
[07/15 18:51:28     36s] (I)       | | +-Export all nets                        4.37%  221.69 sec  221.70 sec  0.00 sec  0.00 sec 
[07/15 18:51:28     36s] (I)       | | +-Set wire vias                          0.82%  221.70 sec  221.70 sec  0.00 sec  0.00 sec 
[07/15 18:51:28     36s] (I)       | +-Report wirelength                        2.82%  221.70 sec  221.70 sec  0.00 sec  0.00 sec 
[07/15 18:51:28     36s] (I)       | +-Update net boxes                         1.99%  221.70 sec  221.70 sec  0.00 sec  0.00 sec 
[07/15 18:51:28     36s] (I)       | +-Update timing                            0.01%  221.70 sec  221.70 sec  0.00 sec  0.00 sec 
[07/15 18:51:28     36s] (I)       +-Postprocess design                         0.39%  221.70 sec  221.70 sec  0.00 sec  0.00 sec 
[07/15 18:51:28     36s] (I)      ====================== Summary by functions ======================
[07/15 18:51:28     36s] (I)       Lv  Step                                   %      Real       CPU 
[07/15 18:51:28     36s] (I)      ------------------------------------------------------------------
[07/15 18:51:28     36s] (I)        0  Early Global Route kernel        100.00%  0.05 sec  0.05 sec 
[07/15 18:51:28     36s] (I)        1  Global Routing                    24.01%  0.01 sec  0.02 sec 
[07/15 18:51:28     36s] (I)        1  Track Assignment (1T)             20.81%  0.01 sec  0.01 sec 
[07/15 18:51:28     36s] (I)        1  Import and model                  15.01%  0.01 sec  0.01 sec 
[07/15 18:51:28     36s] (I)        1  Export                            11.35%  0.01 sec  0.00 sec 
[07/15 18:51:28     36s] (I)        1  Export 3D cong map                 0.83%  0.00 sec  0.00 sec 
[07/15 18:51:28     36s] (I)        1  Postprocess design                 0.39%  0.00 sec  0.00 sec 
[07/15 18:51:28     36s] (I)        1  Extract Global 3D Wires            0.26%  0.00 sec  0.00 sec 
[07/15 18:51:28     36s] (I)        2  Net group 1                       21.74%  0.01 sec  0.01 sec 
[07/15 18:51:28     36s] (I)        2  Track Assignment Kernel           20.02%  0.01 sec  0.01 sec 
[07/15 18:51:28     36s] (I)        2  Create route DB                    7.19%  0.00 sec  0.00 sec 
[07/15 18:51:28     36s] (I)        2  Export DB wires                    5.76%  0.00 sec  0.00 sec 
[07/15 18:51:28     36s] (I)        2  Create place DB                    4.46%  0.00 sec  0.01 sec 
[07/15 18:51:28     36s] (I)        2  Report wirelength                  2.82%  0.00 sec  0.00 sec 
[07/15 18:51:28     36s] (I)        2  Update net boxes                   1.99%  0.00 sec  0.00 sec 
[07/15 18:51:28     36s] (I)        2  Create route kernel                1.86%  0.00 sec  0.00 sec 
[07/15 18:51:28     36s] (I)        2  Initialization                     0.83%  0.00 sec  0.00 sec 
[07/15 18:51:28     36s] (I)        2  Read aux data                      0.37%  0.00 sec  0.00 sec 
[07/15 18:51:28     36s] (I)        2  Export 2D cong map                 0.16%  0.00 sec  0.00 sec 
[07/15 18:51:28     36s] (I)        2  Others data preparation            0.12%  0.00 sec  0.00 sec 
[07/15 18:51:28     36s] (I)        2  Free Memory                        0.01%  0.00 sec  0.00 sec 
[07/15 18:51:28     36s] (I)        2  Update timing                      0.01%  0.00 sec  0.00 sec 
[07/15 18:51:28     36s] (I)        2  Clean cong LA                      0.00%  0.00 sec  0.00 sec 
[07/15 18:51:28     36s] (I)        3  Phase 1l                          12.19%  0.01 sec  0.00 sec 
[07/15 18:51:28     36s] (I)        3  Import route data (1T)             6.69%  0.00 sec  0.00 sec 
[07/15 18:51:28     36s] (I)        3  Export all nets                    4.37%  0.00 sec  0.00 sec 
[07/15 18:51:28     36s] (I)        3  Import place data                  4.27%  0.00 sec  0.01 sec 
[07/15 18:51:28     36s] (I)        3  Phase 1a                           3.84%  0.00 sec  0.00 sec 
[07/15 18:51:28     36s] (I)        3  Generate topology                  3.14%  0.00 sec  0.01 sec 
[07/15 18:51:28     36s] (I)        3  Set wire vias                      0.82%  0.00 sec  0.00 sec 
[07/15 18:51:28     36s] (I)        3  Phase 1e                           0.47%  0.00 sec  0.00 sec 
[07/15 18:51:28     36s] (I)        3  Phase 1b                           0.09%  0.00 sec  0.00 sec 
[07/15 18:51:28     36s] (I)        3  Phase 1c                           0.03%  0.00 sec  0.00 sec 
[07/15 18:51:28     36s] (I)        3  Phase 1d                           0.02%  0.00 sec  0.00 sec 
[07/15 18:51:28     36s] (I)        4  Layer assignment (1T)             11.71%  0.01 sec  0.00 sec 
[07/15 18:51:28     36s] (I)        4  Pattern routing (1T)               2.97%  0.00 sec  0.00 sec 
[07/15 18:51:28     36s] (I)        4  Read nets                          2.76%  0.00 sec  0.00 sec 
[07/15 18:51:28     36s] (I)        4  Read blockages ( Layer 2-4 )       1.75%  0.00 sec  0.00 sec 
[07/15 18:51:28     36s] (I)        4  Model blockage capacity            1.20%  0.00 sec  0.00 sec 
[07/15 18:51:28     36s] (I)        4  Read instances and placement       1.10%  0.00 sec  0.00 sec 
[07/15 18:51:28     36s] (I)        4  Add via demand to 2D               0.35%  0.00 sec  0.00 sec 
[07/15 18:51:28     36s] (I)        4  Route legalization                 0.23%  0.00 sec  0.00 sec 
[07/15 18:51:28     36s] (I)        4  Read prerouted                     0.09%  0.00 sec  0.00 sec 
[07/15 18:51:28     36s] (I)        4  Read unlegalized nets              0.08%  0.00 sec  0.00 sec 
[07/15 18:51:28     36s] (I)        4  Initialize 3D grid graph           0.03%  0.00 sec  0.00 sec 
[07/15 18:51:28     36s] (I)        4  Read blackboxes                    0.02%  0.00 sec  0.00 sec 
[07/15 18:51:28     36s] (I)        4  Set up via pillars                 0.01%  0.00 sec  0.00 sec 
[07/15 18:51:28     36s] (I)        5  Initialize 3D capacity             0.93%  0.00 sec  0.00 sec 
[07/15 18:51:28     36s] (I)        5  Read instance blockages            0.25%  0.00 sec  0.00 sec 
[07/15 18:51:28     36s] (I)        5  Read PG blockages                  0.06%  0.00 sec  0.00 sec 
[07/15 18:51:28     36s] (I)        5  Legalize Reach Aware Violations    0.05%  0.00 sec  0.00 sec 
[07/15 18:51:28     36s] (I)        5  Read clock blockages               0.03%  0.00 sec  0.00 sec 
[07/15 18:51:28     36s] (I)        5  Read other blockages               0.03%  0.00 sec  0.00 sec 
[07/15 18:51:28     36s] (I)        5  Read halo blockages                0.01%  0.00 sec  0.00 sec 
[07/15 18:51:28     36s] (I)        5  Read routing blockages             0.01%  0.00 sec  0.00 sec 
[07/15 18:51:28     36s] (I)        5  Read boundary cut boxes            0.00%  0.00 sec  0.00 sec 
[07/15 18:51:28     36s] Extraction called for design 'aska_dig' of instances=1167 and nets=1228 using extraction engine 'preRoute' .
[07/15 18:51:28     36s] PreRoute RC Extraction called for design aska_dig.
[07/15 18:51:28     36s] RC Extraction called in multi-corner(2) mode.
[07/15 18:51:28     36s] RCMode: PreRoute
[07/15 18:51:28     36s]       RC Corner Indexes            0       1   
[07/15 18:51:28     36s] Capacitance Scaling Factor   : 1.00000 1.00000 
[07/15 18:51:28     36s] Resistance Scaling Factor    : 1.00000 1.00000 
[07/15 18:51:28     36s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[07/15 18:51:28     36s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[07/15 18:51:28     36s] Shrink Factor                : 1.00000
[07/15 18:51:28     36s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[07/15 18:51:28     36s] Using capacitance table file ...
[07/15 18:51:28     36s] 
[07/15 18:51:28     36s] Trim Metal Layers:
[07/15 18:51:28     36s] LayerId::1 widthSet size::4
[07/15 18:51:28     36s] LayerId::2 widthSet size::4
[07/15 18:51:28     36s] LayerId::3 widthSet size::4
[07/15 18:51:28     36s] LayerId::4 widthSet size::4
[07/15 18:51:28     36s] LayerId::5 widthSet size::4
[07/15 18:51:28     36s] LayerId::6 widthSet size::2
[07/15 18:51:28     36s] Updating RC grid for preRoute extraction ...
[07/15 18:51:28     36s] eee: pegSigSF::1.070000
[07/15 18:51:28     36s] Initializing multi-corner capacitance tables ... 
[07/15 18:51:28     36s] Initializing multi-corner resistance tables ...
[07/15 18:51:28     36s] eee: l::1 avDens::0.108776 usedTrk::522.126518 availTrk::4800.000000 sigTrk::522.126518
[07/15 18:51:28     36s] eee: l::2 avDens::0.134211 usedTrk::590.527497 availTrk::4400.000000 sigTrk::590.527497
[07/15 18:51:28     36s] eee: l::3 avDens::0.162330 usedTrk::610.362498 availTrk::3760.000000 sigTrk::610.362498
[07/15 18:51:28     36s] eee: l::4 avDens::0.014897 usedTrk::46.477567 availTrk::3120.000000 sigTrk::46.477567
[07/15 18:51:28     36s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 18:51:28     36s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 18:51:28     36s] {RT max_rc 0 4 4 0}
[07/15 18:51:28     36s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.036161 aWlH=0.000000 lMod=0 pMax=0.823500 pMod=82 wcR=0.333300 newSi=0.001600 wHLS=0.833250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[07/15 18:51:28     36s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1944.516M)
[07/15 18:51:28     36s] All LLGs are deleted
[07/15 18:51:28     36s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:51:28     36s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:51:28     36s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1944.5M, EPOCH TIME: 1721083888.427860
[07/15 18:51:28     36s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.010, REAL:0.000, MEM:1944.5M, EPOCH TIME: 1721083888.427939
[07/15 18:51:28     36s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1944.5M, EPOCH TIME: 1721083888.428139
[07/15 18:51:28     36s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:51:28     36s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:51:28     36s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1944.5M, EPOCH TIME: 1721083888.428332
[07/15 18:51:28     36s] Max number of tech site patterns supported in site array is 256.
[07/15 18:51:28     36s] Core basic site is core_ji3v
[07/15 18:51:28     36s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1944.5M, EPOCH TIME: 1721083888.437034
[07/15 18:51:28     36s] After signature check, allow fast init is true, keep pre-filter is true.
[07/15 18:51:28     36s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/15 18:51:28     36s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:1944.5M, EPOCH TIME: 1721083888.437197
[07/15 18:51:28     36s] Fast DP-INIT is on for default
[07/15 18:51:28     36s] Atter site array init, number of instance map data is 0.
[07/15 18:51:28     36s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.000, REAL:0.009, MEM:1944.5M, EPOCH TIME: 1721083888.437602
[07/15 18:51:28     36s] 
[07/15 18:51:28     36s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:51:28     36s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.010, MEM:1944.5M, EPOCH TIME: 1721083888.437870
[07/15 18:51:28     36s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:51:28     36s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:51:28     36s] Starting delay calculation for Setup views
[07/15 18:51:28     36s] AAE_INFO: opIsDesignInPostRouteState() is 0
[07/15 18:51:28     36s] #################################################################################
[07/15 18:51:28     36s] # Design Stage: PreRoute
[07/15 18:51:28     36s] # Design Name: aska_dig
[07/15 18:51:28     36s] # Design Mode: 180nm
[07/15 18:51:28     36s] # Analysis Mode: MMMC Non-OCV 
[07/15 18:51:28     36s] # Parasitics Mode: No SPEF/RCDB 
[07/15 18:51:28     36s] # Signoff Settings: SI Off 
[07/15 18:51:28     36s] #################################################################################
[07/15 18:51:28     36s] Calculate delays in BcWc mode...
[07/15 18:51:28     36s] Topological Sorting (REAL = 0:00:00.0, MEM = 1948.5M, InitMEM = 1948.5M)
[07/15 18:51:28     36s] Start delay calculation (fullDC) (1 T). (MEM=1948.54)
[07/15 18:51:28     36s] End AAE Lib Interpolated Model. (MEM=1960.05 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 18:51:28     36s] Total number of fetched objects 1201
[07/15 18:51:28     36s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 18:51:28     36s] End delay calculation. (MEM=2010.82 CPU=0:00:00.1 REAL=0:00:00.0)
[07/15 18:51:28     36s] End delay calculation (fullDC). (MEM=2010.82 CPU=0:00:00.2 REAL=0:00:00.0)
[07/15 18:51:28     36s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 2010.8M) ***
[07/15 18:51:28     36s] *** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:00:36.7 mem=2010.8M)
[07/15 18:51:28     36s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 slow_functional_mode 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -75.095 |
|           TNS (ns):|-26754.6 |
|    Violating Paths:|   431   |
|          All Paths:|   772   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     32 (32)      |   -5.504   |     32 (32)      |
|   max_tran     |     32 (581)     |  -71.921   |     32 (581)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2026.8M, EPOCH TIME: 1721083888.742409
[07/15 18:51:28     36s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:51:28     36s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:51:28     36s] 
[07/15 18:51:28     36s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:51:28     36s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:2026.8M, EPOCH TIME: 1721083888.752487
[07/15 18:51:28     36s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:51:28     36s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:51:28     36s] Density: 59.256%
------------------------------------------------------------------

[07/15 18:51:28     36s] **optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 1500.5M, totSessionCpu=0:00:37 **
[07/15 18:51:28     36s] *** InitOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:01.8/0:00:01.8 (1.0), totSession cpu/real = 0:00:36.7/0:08:25.5 (0.1), mem = 1966.8M
[07/15 18:51:28     36s] 
[07/15 18:51:28     36s] =============================================================================================
[07/15 18:51:28     36s]  Step TAT Report : InitOpt #1 / place_opt_design #1                             21.18-s099_1
[07/15 18:51:28     36s] =============================================================================================
[07/15 18:51:28     36s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/15 18:51:28     36s] ---------------------------------------------------------------------------------------------
[07/15 18:51:28     36s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:51:28     36s] [ OptSummaryReport       ]      1   0:00:00.0  (   1.4 % )     0:00:00.3 /  0:00:00.3    1.0
[07/15 18:51:28     36s] [ DrvReport              ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.9
[07/15 18:51:28     36s] [ CellServerInit         ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:51:28     36s] [ LibAnalyzerInit        ]      2   0:00:01.3  (  71.7 % )     0:00:01.3 /  0:00:01.3    1.0
[07/15 18:51:28     36s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:51:28     36s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:51:28     36s] [ EarlyGlobalRoute       ]      1   0:00:00.1  (   3.2 % )     0:00:00.1 /  0:00:00.1    0.9
[07/15 18:51:28     36s] [ ExtractRC              ]      1   0:00:00.0  (   1.6 % )     0:00:00.0 /  0:00:00.0    1.1
[07/15 18:51:28     36s] [ TimingUpdate           ]      1   0:00:00.1  (   4.9 % )     0:00:00.3 /  0:00:00.3    0.9
[07/15 18:51:28     36s] [ FullDelayCalc          ]      1   0:00:00.2  (  10.8 % )     0:00:00.2 /  0:00:00.2    1.0
[07/15 18:51:28     36s] [ TimingReport           ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:51:28     36s] [ MISC                   ]          0:00:00.1  (   5.3 % )     0:00:00.1 /  0:00:00.1    1.0
[07/15 18:51:28     36s] ---------------------------------------------------------------------------------------------
[07/15 18:51:28     36s]  InitOpt #1 TOTAL                   0:00:01.8  ( 100.0 % )     0:00:01.8 /  0:00:01.8    1.0
[07/15 18:51:28     36s] ---------------------------------------------------------------------------------------------
[07/15 18:51:28     36s] 
[07/15 18:51:28     36s] ** INFO : this run is activating medium effort placeOptDesign flow
[07/15 18:51:28     36s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[07/15 18:51:28     36s] ### Creating PhyDesignMc. totSessionCpu=0:00:36.7 mem=1966.8M
[07/15 18:51:28     36s] OPERPROF: Starting DPlace-Init at level 1, MEM:1966.8M, EPOCH TIME: 1721083888.756201
[07/15 18:51:28     36s] Processing tracks to init pin-track alignment.
[07/15 18:51:28     36s] z: 2, totalTracks: 1
[07/15 18:51:28     36s] z: 4, totalTracks: 1
[07/15 18:51:28     36s] z: 6, totalTracks: 1
[07/15 18:51:28     36s] #spOpts: N=180 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 18:51:28     36s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1966.8M, EPOCH TIME: 1721083888.757306
[07/15 18:51:28     36s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:51:28     36s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:51:28     36s] 
[07/15 18:51:28     36s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:51:28     36s] OPERPROF:     Starting CMU at level 3, MEM:1966.8M, EPOCH TIME: 1721083888.766238
[07/15 18:51:28     36s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1966.8M, EPOCH TIME: 1721083888.766348
[07/15 18:51:28     36s] 
[07/15 18:51:28     36s] Bad Lib Cell Checking (CMU) is done! (0)
[07/15 18:51:28     36s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:1966.8M, EPOCH TIME: 1721083888.766523
[07/15 18:51:28     36s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1966.8M, EPOCH TIME: 1721083888.766568
[07/15 18:51:28     36s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1966.8M, EPOCH TIME: 1721083888.766694
[07/15 18:51:28     36s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1966.8MB).
[07/15 18:51:28     36s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.011, MEM:1966.8M, EPOCH TIME: 1721083888.766860
[07/15 18:51:28     36s] TotalInstCnt at PhyDesignMc Initialization: 1167
[07/15 18:51:28     36s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:36.7 mem=1966.8M
[07/15 18:51:28     36s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1966.8M, EPOCH TIME: 1721083888.767926
[07/15 18:51:28     36s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:51:28     36s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:51:28     36s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:51:28     36s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:51:28     36s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.002, MEM:1966.8M, EPOCH TIME: 1721083888.769622
[07/15 18:51:28     36s] TotalInstCnt at PhyDesignMc Destruction: 1167
[07/15 18:51:28     36s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[07/15 18:51:28     36s] ### Creating PhyDesignMc. totSessionCpu=0:00:36.7 mem=1966.8M
[07/15 18:51:28     36s] OPERPROF: Starting DPlace-Init at level 1, MEM:1966.8M, EPOCH TIME: 1721083888.769933
[07/15 18:51:28     36s] Processing tracks to init pin-track alignment.
[07/15 18:51:28     36s] z: 2, totalTracks: 1
[07/15 18:51:28     36s] z: 4, totalTracks: 1
[07/15 18:51:28     36s] z: 6, totalTracks: 1
[07/15 18:51:28     36s] #spOpts: N=180 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 18:51:28     36s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1966.8M, EPOCH TIME: 1721083888.770998
[07/15 18:51:28     36s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:51:28     36s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:51:28     36s] 
[07/15 18:51:28     36s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:51:28     36s] OPERPROF:     Starting CMU at level 3, MEM:1966.8M, EPOCH TIME: 1721083888.780084
[07/15 18:51:28     36s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1966.8M, EPOCH TIME: 1721083888.780193
[07/15 18:51:28     36s] 
[07/15 18:51:28     36s] Bad Lib Cell Checking (CMU) is done! (0)
[07/15 18:51:28     36s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:1966.8M, EPOCH TIME: 1721083888.780348
[07/15 18:51:28     36s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1966.8M, EPOCH TIME: 1721083888.780409
[07/15 18:51:28     36s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1966.8M, EPOCH TIME: 1721083888.780537
[07/15 18:51:28     36s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1966.8MB).
[07/15 18:51:28     36s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.011, MEM:1966.8M, EPOCH TIME: 1721083888.780702
[07/15 18:51:28     36s] TotalInstCnt at PhyDesignMc Initialization: 1167
[07/15 18:51:28     36s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:36.7 mem=1966.8M
[07/15 18:51:28     36s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1966.8M, EPOCH TIME: 1721083888.781637
[07/15 18:51:28     36s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:51:28     36s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:51:28     36s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:51:28     36s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:51:28     36s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.002, MEM:1966.8M, EPOCH TIME: 1721083888.783305
[07/15 18:51:28     36s] TotalInstCnt at PhyDesignMc Destruction: 1167
[07/15 18:51:28     36s] *** Starting optimizing excluded clock nets MEM= 1966.8M) ***
[07/15 18:51:28     36s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1966.8M) ***
[07/15 18:51:28     36s] GigaOpt Checkpoint: Internal congRefineRouteType -preCTS -congThreshold 0.001 -rescheduleForCongestion  -aggressiveCongestionMode  -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence 
[07/15 18:51:28     36s] Begin: GigaOpt Route Type Constraints Refinement
[07/15 18:51:28     36s] *** CongRefineRouteType #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:36.7/0:08:25.6 (0.1), mem = 1966.8M
[07/15 18:51:28     36s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.6155.1
[07/15 18:51:28     36s] ### Creating RouteCongInterface, started
[07/15 18:51:28     36s] ### Creating TopoMgr, started
[07/15 18:51:28     36s] ### Creating TopoMgr, finished
[07/15 18:51:28     36s] #optDebug: Start CG creation (mem=1966.8M)
[07/15 18:51:28     36s]  ...initializing CG  maxDriveDist 2849.668000 stdCellHgt 4.480000 defLenToSkip 31.360000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 284.966000 
[07/15 18:51:28     36s] (cpu=0:00:00.0, mem=2043.4M)
[07/15 18:51:28     36s]  ...processing cgPrt (cpu=0:00:00.0, mem=2043.4M)
[07/15 18:51:28     36s]  ...processing cgEgp (cpu=0:00:00.0, mem=2043.4M)
[07/15 18:51:28     36s]  ...processing cgPbk (cpu=0:00:00.0, mem=2043.4M)
[07/15 18:51:28     36s]  ...processing cgNrb(cpu=0:00:00.0, mem=2043.4M)
[07/15 18:51:28     36s]  ...processing cgObs (cpu=0:00:00.0, mem=2043.4M)
[07/15 18:51:28     36s]  ...processing cgCon (cpu=0:00:00.0, mem=2043.4M)
[07/15 18:51:28     36s]  ...processing cgPdm (cpu=0:00:00.0, mem=2043.4M)
[07/15 18:51:28     36s] #optDebug: Finish CG creation (cpu=0:00:00.0, mem=2043.4M)
[07/15 18:51:28     36s] 
[07/15 18:51:28     36s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.7956} 
[07/15 18:51:28     36s] 
[07/15 18:51:28     36s] #optDebug: {0, 1.000}
[07/15 18:51:28     36s] ### Creating RouteCongInterface, finished
[07/15 18:51:28     36s] Updated routing constraints on 0 nets.
[07/15 18:51:28     36s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.6155.1
[07/15 18:51:28     36s] Bottom Preferred Layer:
[07/15 18:51:28     36s]     None
[07/15 18:51:28     36s] Via Pillar Rule:
[07/15 18:51:28     36s]     None
[07/15 18:51:28     36s] *** CongRefineRouteType #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (1.0), totSession cpu/real = 0:00:36.8/0:08:25.6 (0.1), mem = 2043.4M
[07/15 18:51:28     36s] 
[07/15 18:51:28     36s] =============================================================================================
[07/15 18:51:28     36s]  Step TAT Report : CongRefineRouteType #1 / place_opt_design #1                 21.18-s099_1
[07/15 18:51:28     36s] =============================================================================================
[07/15 18:51:28     36s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/15 18:51:28     36s] ---------------------------------------------------------------------------------------------
[07/15 18:51:28     36s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (  97.5 % )     0:00:00.0 /  0:00:00.0    1.1
[07/15 18:51:28     36s] [ MISC                   ]          0:00:00.0  (   2.5 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:51:28     36s] ---------------------------------------------------------------------------------------------
[07/15 18:51:28     36s]  CongRefineRouteType #1 TOTAL       0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    1.0
[07/15 18:51:28     36s] ---------------------------------------------------------------------------------------------
[07/15 18:51:28     36s] 
[07/15 18:51:28     36s] End: GigaOpt Route Type Constraints Refinement
[07/15 18:51:28     36s] The useful skew maximum allowed delay set by user is: 1
[07/15 18:51:28     36s] Deleting Lib Analyzer.
[07/15 18:51:28     36s] *** SimplifyNetlist #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:36.8/0:08:25.7 (0.1), mem = 2043.4M
[07/15 18:51:28     36s] Info: 2 clock nets excluded from IPO operation.
[07/15 18:51:28     36s] ### Creating LA Mngr. totSessionCpu=0:00:36.8 mem=2043.4M
[07/15 18:51:28     36s] ### Creating LA Mngr, finished. totSessionCpu=0:00:36.8 mem=2043.4M
[07/15 18:51:28     36s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[07/15 18:51:28     36s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.6155.2
[07/15 18:51:28     36s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[07/15 18:51:28     36s] ### Creating PhyDesignMc. totSessionCpu=0:00:36.8 mem=2043.4M
[07/15 18:51:28     36s] OPERPROF: Starting DPlace-Init at level 1, MEM:2043.4M, EPOCH TIME: 1721083888.894932
[07/15 18:51:28     36s] Processing tracks to init pin-track alignment.
[07/15 18:51:28     36s] z: 2, totalTracks: 1
[07/15 18:51:28     36s] z: 4, totalTracks: 1
[07/15 18:51:28     36s] z: 6, totalTracks: 1
[07/15 18:51:28     36s] #spOpts: N=180 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 18:51:28     36s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2043.4M, EPOCH TIME: 1721083888.896167
[07/15 18:51:28     36s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:51:28     36s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:51:28     36s] 
[07/15 18:51:28     36s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:51:28     36s] OPERPROF:     Starting CMU at level 3, MEM:2043.4M, EPOCH TIME: 1721083888.905492
[07/15 18:51:28     36s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2043.4M, EPOCH TIME: 1721083888.905600
[07/15 18:51:28     36s] 
[07/15 18:51:28     36s] Bad Lib Cell Checking (CMU) is done! (0)
[07/15 18:51:28     36s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:2043.4M, EPOCH TIME: 1721083888.905754
[07/15 18:51:28     36s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2043.4M, EPOCH TIME: 1721083888.905797
[07/15 18:51:28     36s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2043.4M, EPOCH TIME: 1721083888.905925
[07/15 18:51:28     36s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2043.4MB).
[07/15 18:51:28     36s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.011, MEM:2043.4M, EPOCH TIME: 1721083888.906101
[07/15 18:51:28     36s] TotalInstCnt at PhyDesignMc Initialization: 1167
[07/15 18:51:28     36s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:36.9 mem=2043.4M
[07/15 18:51:28     36s] 
[07/15 18:51:28     36s] Footprint cell information for calculating maxBufDist
[07/15 18:51:28     36s] *info: There are 9 candidate Buffer cells
[07/15 18:51:28     36s] *info: There are 9 candidate Inverter cells
[07/15 18:51:28     36s] 
[07/15 18:51:28     36s] #optDebug: Start CG creation (mem=2043.4M)
[07/15 18:51:28     36s]  ...initializing CG  maxDriveDist -0.001000 stdCellHgt 4.480000 defLenToSkip 31.360000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 31.360000 
[07/15 18:51:28     36s] (cpu=0:00:00.0, mem=2051.2M)
[07/15 18:51:28     36s]  ...processing cgPrt (cpu=0:00:00.0, mem=2051.2M)
[07/15 18:51:28     36s]  ...processing cgEgp (cpu=0:00:00.0, mem=2051.2M)
[07/15 18:51:28     36s]  ...processing cgPbk (cpu=0:00:00.0, mem=2051.2M)
[07/15 18:51:28     36s]  ...processing cgNrb(cpu=0:00:00.0, mem=2051.2M)
[07/15 18:51:28     36s]  ...processing cgObs (cpu=0:00:00.0, mem=2051.2M)
[07/15 18:51:28     36s]  ...processing cgCon (cpu=0:00:00.0, mem=2051.2M)
[07/15 18:51:28     36s]  ...processing cgPdm (cpu=0:00:00.0, mem=2051.2M)
[07/15 18:51:28     36s] #optDebug: Finish CG creation (cpu=0:00:00.0, mem=2051.2M)
[07/15 18:51:28     36s] ### Creating RouteCongInterface, started
[07/15 18:51:28     36s] 
[07/15 18:51:28     36s] Creating Lib Analyzer ...
[07/15 18:51:29     36s] Total number of usable buffers from Lib Analyzer: 9 ( BUJI3VX1 BUJI3VX0 BUJI3VX2 BUJI3VX3 BUJI3VX4 BUJI3VX6 BUJI3VX8 BUJI3VX12 BUJI3VX16)
[07/15 18:51:29     36s] Total number of usable inverters from Lib Analyzer: 9 ( INJI3VX1 INJI3VX0 INJI3VX2 INJI3VX3 INJI3VX4 INJI3VX6 INJI3VX8 INJI3VX12 INJI3VX16)
[07/15 18:51:29     36s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1JI3VX1 DLY2JI3VX1 DLY4JI3VX1 DLY8JI3VX1)
[07/15 18:51:29     36s] 
[07/15 18:51:29     36s] {RT max_rc 0 4 4 0}
[07/15 18:51:29     37s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:37.6 mem=2051.2M
[07/15 18:51:29     37s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:37.6 mem=2051.2M
[07/15 18:51:29     37s] Creating Lib Analyzer, finished. 
[07/15 18:51:29     37s] 
[07/15 18:51:29     37s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.7956} 
[07/15 18:51:29     37s] 
[07/15 18:51:29     37s] #optDebug: {0, 1.000}
[07/15 18:51:29     37s] ### Creating RouteCongInterface, finished
[07/15 18:51:29     37s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2089.4M, EPOCH TIME: 1721083889.692270
[07/15 18:51:29     37s] Found 0 hard placement blockage before merging.
[07/15 18:51:29     37s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2089.4M, EPOCH TIME: 1721083889.692363
[07/15 18:51:29     37s] 
[07/15 18:51:29     37s] Netlist preparation processing... 
[07/15 18:51:29     37s] Removed 0 instance
[07/15 18:51:29     37s] *info: Marking 0 isolation instances dont touch
[07/15 18:51:29     37s] *info: Marking 0 level shifter instances dont touch
[07/15 18:51:29     37s] Deleting 0 temporary hard placement blockage(s).
[07/15 18:51:29     37s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2105.4M, EPOCH TIME: 1721083889.696495
[07/15 18:51:29     37s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1167).
[07/15 18:51:29     37s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:51:29     37s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:51:29     37s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:51:29     37s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.002, MEM:2026.4M, EPOCH TIME: 1721083889.698703
[07/15 18:51:29     37s] TotalInstCnt at PhyDesignMc Destruction: 1167
[07/15 18:51:29     37s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.6155.2
[07/15 18:51:29     37s] *** SimplifyNetlist #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.8/0:00:00.8 (1.0), totSession cpu/real = 0:00:37.6/0:08:26.5 (0.1), mem = 2026.4M
[07/15 18:51:29     37s] 
[07/15 18:51:29     37s] =============================================================================================
[07/15 18:51:29     37s]  Step TAT Report : SimplifyNetlist #1 / place_opt_design #1                     21.18-s099_1
[07/15 18:51:29     37s] =============================================================================================
[07/15 18:51:29     37s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/15 18:51:29     37s] ---------------------------------------------------------------------------------------------
[07/15 18:51:29     37s] [ LibAnalyzerInit        ]      1   0:00:00.6  (  75.6 % )     0:00:00.6 /  0:00:00.6    1.0
[07/15 18:51:29     37s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:51:29     37s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.0    1.3
[07/15 18:51:29     37s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:51:29     37s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.4 % )     0:00:00.6 /  0:00:00.6    1.0
[07/15 18:51:29     37s] [ SteinerInterfaceInit   ]      1   0:00:00.1  (  10.2 % )     0:00:00.1 /  0:00:00.1    1.0
[07/15 18:51:29     37s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:51:29     37s] [ TimingUpdate           ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:51:29     37s] [ MISC                   ]          0:00:00.1  (  11.6 % )     0:00:00.1 /  0:00:00.1    0.9
[07/15 18:51:29     37s] ---------------------------------------------------------------------------------------------
[07/15 18:51:29     37s]  SimplifyNetlist #1 TOTAL           0:00:00.8  ( 100.0 % )     0:00:00.8 /  0:00:00.8    1.0
[07/15 18:51:29     37s] ---------------------------------------------------------------------------------------------
[07/15 18:51:29     37s] 
[07/15 18:51:29     37s] Deleting Lib Analyzer.
[07/15 18:51:29     37s] Begin: GigaOpt high fanout net optimization
[07/15 18:51:29     37s] GigaOpt HFN: use maxLocalDensity 1.2
[07/15 18:51:29     37s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[07/15 18:51:29     37s] *** DrvOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:37.7/0:08:26.5 (0.1), mem = 2026.4M
[07/15 18:51:29     37s] Info: 2 clock nets excluded from IPO operation.
[07/15 18:51:29     37s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.6155.3
[07/15 18:51:29     37s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[07/15 18:51:29     37s] ### Creating PhyDesignMc. totSessionCpu=0:00:37.7 mem=2026.4M
[07/15 18:51:29     37s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[07/15 18:51:29     37s] OPERPROF: Starting DPlace-Init at level 1, MEM:2026.4M, EPOCH TIME: 1721083889.715447
[07/15 18:51:29     37s] Processing tracks to init pin-track alignment.
[07/15 18:51:29     37s] z: 2, totalTracks: 1
[07/15 18:51:29     37s] z: 4, totalTracks: 1
[07/15 18:51:29     37s] z: 6, totalTracks: 1
[07/15 18:51:29     37s] #spOpts: N=180 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 18:51:29     37s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2026.4M, EPOCH TIME: 1721083889.716707
[07/15 18:51:29     37s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:51:29     37s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:51:29     37s] 
[07/15 18:51:29     37s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:51:29     37s] OPERPROF:     Starting CMU at level 3, MEM:2026.4M, EPOCH TIME: 1721083889.725585
[07/15 18:51:29     37s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2026.4M, EPOCH TIME: 1721083889.725687
[07/15 18:51:29     37s] 
[07/15 18:51:29     37s] Bad Lib Cell Checking (CMU) is done! (0)
[07/15 18:51:29     37s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:2026.4M, EPOCH TIME: 1721083889.725841
[07/15 18:51:29     37s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2026.4M, EPOCH TIME: 1721083889.725884
[07/15 18:51:29     37s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2026.4M, EPOCH TIME: 1721083889.726001
[07/15 18:51:29     37s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2026.4MB).
[07/15 18:51:29     37s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.011, MEM:2026.4M, EPOCH TIME: 1721083889.726171
[07/15 18:51:29     37s] TotalInstCnt at PhyDesignMc Initialization: 1167
[07/15 18:51:29     37s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:37.7 mem=2026.4M
[07/15 18:51:29     37s] ### Creating RouteCongInterface, started
[07/15 18:51:29     37s] 
[07/15 18:51:29     37s] Creating Lib Analyzer ...
[07/15 18:51:29     37s] Total number of usable buffers from Lib Analyzer: 9 ( BUJI3VX1 BUJI3VX0 BUJI3VX2 BUJI3VX3 BUJI3VX4 BUJI3VX6 BUJI3VX8 BUJI3VX12 BUJI3VX16)
[07/15 18:51:29     37s] Total number of usable inverters from Lib Analyzer: 9 ( INJI3VX1 INJI3VX0 INJI3VX2 INJI3VX3 INJI3VX4 INJI3VX6 INJI3VX8 INJI3VX12 INJI3VX16)
[07/15 18:51:29     37s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1JI3VX1 DLY2JI3VX1 DLY4JI3VX1 DLY8JI3VX1)
[07/15 18:51:29     37s] 
[07/15 18:51:29     37s] {RT max_rc 0 4 4 0}
[07/15 18:51:30     38s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:38.3 mem=2026.4M
[07/15 18:51:30     38s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:38.3 mem=2026.4M
[07/15 18:51:30     38s] Creating Lib Analyzer, finished. 
[07/15 18:51:30     38s] 
[07/15 18:51:30     38s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.6365} 
[07/15 18:51:30     38s] 
[07/15 18:51:30     38s] #optDebug: {0, 1.000}
[07/15 18:51:30     38s] ### Creating RouteCongInterface, finished
[07/15 18:51:30     38s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[07/15 18:51:30     38s] Total-nets :: 1201, Stn-nets :: 0, ratio :: 0 %, Total-len 53190.2, Stn-len 0
[07/15 18:51:30     38s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2064.5M, EPOCH TIME: 1721083890.443190
[07/15 18:51:30     38s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:51:30     38s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:51:30     38s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:51:30     38s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:51:30     38s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.002, MEM:2026.5M, EPOCH TIME: 1721083890.444898
[07/15 18:51:30     38s] TotalInstCnt at PhyDesignMc Destruction: 1167
[07/15 18:51:30     38s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.6155.3
[07/15 18:51:30     38s] *** DrvOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.7/0:00:00.7 (1.0), totSession cpu/real = 0:00:38.4/0:08:27.2 (0.1), mem = 2026.5M
[07/15 18:51:30     38s] 
[07/15 18:51:30     38s] =============================================================================================
[07/15 18:51:30     38s]  Step TAT Report : DrvOpt #1 / place_opt_design #1                              21.18-s099_1
[07/15 18:51:30     38s] =============================================================================================
[07/15 18:51:30     38s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/15 18:51:30     38s] ---------------------------------------------------------------------------------------------
[07/15 18:51:30     38s] [ LibAnalyzerInit        ]      1   0:00:00.6  (  85.5 % )     0:00:00.6 /  0:00:00.6    1.0
[07/15 18:51:30     38s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:51:30     38s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   2.0 % )     0:00:00.0 /  0:00:00.0    0.7
[07/15 18:51:30     38s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.5 % )     0:00:00.6 /  0:00:00.6    1.0
[07/15 18:51:30     38s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:51:30     38s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:51:30     38s] [ MISC                   ]          0:00:00.1  (  12.0 % )     0:00:00.1 /  0:00:00.1    1.0
[07/15 18:51:30     38s] ---------------------------------------------------------------------------------------------
[07/15 18:51:30     38s]  DrvOpt #1 TOTAL                    0:00:00.7  ( 100.0 % )     0:00:00.7 /  0:00:00.7    1.0
[07/15 18:51:30     38s] ---------------------------------------------------------------------------------------------
[07/15 18:51:30     38s] 
[07/15 18:51:30     38s] GigaOpt HFN: restore maxLocalDensity to 0.98
[07/15 18:51:30     38s] End: GigaOpt high fanout net optimization
[07/15 18:51:30     38s] Begin: GigaOpt DRV Optimization
[07/15 18:51:30     38s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 1.2 -numThreads 1 -largeScaleFixing -maxIter 2 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[07/15 18:51:30     38s] *** DrvOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:38.4/0:08:27.2 (0.1), mem = 2026.5M
[07/15 18:51:30     38s] Info: 2 clock nets excluded from IPO operation.
[07/15 18:51:30     38s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.6155.4
[07/15 18:51:30     38s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[07/15 18:51:30     38s] ### Creating PhyDesignMc. totSessionCpu=0:00:38.4 mem=2026.5M
[07/15 18:51:30     38s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[07/15 18:51:30     38s] OPERPROF: Starting DPlace-Init at level 1, MEM:2026.5M, EPOCH TIME: 1721083890.447452
[07/15 18:51:30     38s] Processing tracks to init pin-track alignment.
[07/15 18:51:30     38s] z: 2, totalTracks: 1
[07/15 18:51:30     38s] z: 4, totalTracks: 1
[07/15 18:51:30     38s] z: 6, totalTracks: 1
[07/15 18:51:30     38s] #spOpts: N=180 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 18:51:30     38s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2026.5M, EPOCH TIME: 1721083890.448680
[07/15 18:51:30     38s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:51:30     38s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:51:30     38s] 
[07/15 18:51:30     38s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:51:30     38s] OPERPROF:     Starting CMU at level 3, MEM:2026.5M, EPOCH TIME: 1721083890.457942
[07/15 18:51:30     38s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2026.5M, EPOCH TIME: 1721083890.458048
[07/15 18:51:30     38s] 
[07/15 18:51:30     38s] Bad Lib Cell Checking (CMU) is done! (0)
[07/15 18:51:30     38s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:2026.5M, EPOCH TIME: 1721083890.458266
[07/15 18:51:30     38s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2026.5M, EPOCH TIME: 1721083890.458316
[07/15 18:51:30     38s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2026.5M, EPOCH TIME: 1721083890.458462
[07/15 18:51:30     38s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2026.5MB).
[07/15 18:51:30     38s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.011, MEM:2026.5M, EPOCH TIME: 1721083890.458627
[07/15 18:51:30     38s] TotalInstCnt at PhyDesignMc Initialization: 1167
[07/15 18:51:30     38s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:38.4 mem=2026.5M
[07/15 18:51:30     38s] ### Creating RouteCongInterface, started
[07/15 18:51:30     38s] 
[07/15 18:51:30     38s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.6365} 
[07/15 18:51:30     38s] 
[07/15 18:51:30     38s] #optDebug: {0, 1.000}
[07/15 18:51:30     38s] ### Creating RouteCongInterface, finished
[07/15 18:51:30     38s] [GPS-DRV] Optimizer parameters ============================= 
[07/15 18:51:30     38s] [GPS-DRV] maxDensity (design): 0.95
[07/15 18:51:30     38s] [GPS-DRV] maxLocalDensity: 1.2
[07/15 18:51:30     38s] [GPS-DRV] MaxBufDistForPlaceBlk: 896 Microns
[07/15 18:51:30     38s] [GPS-DRV] All active and enabled setup views
[07/15 18:51:30     38s] [GPS-DRV]     slow_functional_mode
[07/15 18:51:30     38s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[07/15 18:51:30     38s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[07/15 18:51:30     38s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[07/15 18:51:30     38s] [GPS-DRV] 2DC {3 0 0 0 0 0}
[07/15 18:51:30     38s] [GPS-DRV] timing-driven DRV settings {0 0 0 0 0 0}
[07/15 18:51:30     38s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2083.8M, EPOCH TIME: 1721083890.549901
[07/15 18:51:30     38s] Found 0 hard placement blockage before merging.
[07/15 18:51:30     38s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2083.8M, EPOCH TIME: 1721083890.549977
[07/15 18:51:30     38s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[07/15 18:51:30     38s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[07/15 18:51:30     38s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[07/15 18:51:30     38s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[07/15 18:51:30     38s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[07/15 18:51:30     38s] Info: violation cost 12951.078125 (cap = 64.278732, tran = 12880.798828, len = 0.000000, fanout load = 0.000000, fanout count = 6.000000, glitch 0.000000)
[07/15 18:51:30     38s] |    33|   582|   -73.17|    36|    36|    -5.59|     0|     0|     0|     0|   -75.09|-26754.65|       0|       0|       0| 59.26%|          |         |
[07/15 18:51:30     38s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[07/15 18:51:30     38s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|   -10.97|  -448.11|      40|       0|       6| 60.12%| 0:00:00.0|  2125.8M|
[07/15 18:51:30     38s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[07/15 18:51:30     38s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|   -10.97|  -448.11|       0|       0|       0| 60.12%| 0:00:00.0|  2125.8M|
[07/15 18:51:30     38s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[07/15 18:51:30     38s] 
[07/15 18:51:30     38s] *** Finish DRV Fixing (cpu=0:00:00.3 real=0:00:00.0 mem=2125.8M) ***
[07/15 18:51:30     38s] 
[07/15 18:51:30     38s] Deleting 0 temporary hard placement blockage(s).
[07/15 18:51:30     38s] Total-nets :: 1241, Stn-nets :: 0, ratio :: 0 %, Total-len 53200.1, Stn-len 0
[07/15 18:51:30     38s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2106.8M, EPOCH TIME: 1721083890.826397
[07/15 18:51:30     38s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1207).
[07/15 18:51:30     38s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:51:30     38s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:51:30     38s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:51:30     38s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.002, MEM:2049.8M, EPOCH TIME: 1721083890.828526
[07/15 18:51:30     38s] TotalInstCnt at PhyDesignMc Destruction: 1207
[07/15 18:51:30     38s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.6155.4
[07/15 18:51:30     38s] *** DrvOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:00.4/0:00:00.4 (1.0), totSession cpu/real = 0:00:38.8/0:08:27.6 (0.1), mem = 2049.8M
[07/15 18:51:30     38s] 
[07/15 18:51:30     38s] =============================================================================================
[07/15 18:51:30     38s]  Step TAT Report : DrvOpt #2 / place_opt_design #1                              21.18-s099_1
[07/15 18:51:30     38s] =============================================================================================
[07/15 18:51:30     38s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/15 18:51:30     38s] ---------------------------------------------------------------------------------------------
[07/15 18:51:30     38s] [ SlackTraversorInit     ]      1   0:00:00.0  (   1.6 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:51:30     38s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:51:30     38s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   3.9 % )     0:00:00.0 /  0:00:00.0    1.4
[07/15 18:51:30     38s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:51:30     38s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:51:30     38s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:51:30     38s] [ OptimizationStep       ]      1   0:00:00.0  (   0.1 % )     0:00:00.3 /  0:00:00.3    1.0
[07/15 18:51:30     38s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.3 % )     0:00:00.3 /  0:00:00.3    1.0
[07/15 18:51:30     38s] [ OptGetWeight           ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:51:30     38s] [ OptEval                ]      3   0:00:00.1  (  18.4 % )     0:00:00.1 /  0:00:00.1    1.0
[07/15 18:51:30     38s] [ OptCommit              ]      3   0:00:00.0  (   3.3 % )     0:00:00.0 /  0:00:00.0    0.8
[07/15 18:51:30     38s] [ PostCommitDelayUpdate  ]      3   0:00:00.0  (   2.2 % )     0:00:00.1 /  0:00:00.1    0.9
[07/15 18:51:30     38s] [ IncrDelayCalc          ]     21   0:00:00.1  (  36.8 % )     0:00:00.1 /  0:00:00.1    1.0
[07/15 18:51:30     38s] [ DrvFindVioNets         ]      3   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:51:30     38s] [ DrvComputeSummary      ]      3   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:51:30     38s] [ IncrTimingUpdate       ]      3   0:00:00.0  (   6.6 % )     0:00:00.0 /  0:00:00.0    1.2
[07/15 18:51:30     38s] [ MISC                   ]          0:00:00.1  (  23.6 % )     0:00:00.1 /  0:00:00.1    1.0
[07/15 18:51:30     38s] ---------------------------------------------------------------------------------------------
[07/15 18:51:30     38s]  DrvOpt #2 TOTAL                    0:00:00.4  ( 100.0 % )     0:00:00.4 /  0:00:00.4    1.0
[07/15 18:51:30     38s] ---------------------------------------------------------------------------------------------
[07/15 18:51:30     38s] 
[07/15 18:51:30     38s] End: GigaOpt DRV Optimization
[07/15 18:51:30     38s] GigaOpt DRV: restore maxLocalDensity to 0.98
[07/15 18:51:30     38s] **optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 1557.0M, totSessionCpu=0:00:39 **
[07/15 18:51:30     38s] 
[07/15 18:51:30     38s] Active setup views:
[07/15 18:51:30     38s]  slow_functional_mode
[07/15 18:51:30     38s]   Dominating endpoints: 0
[07/15 18:51:30     38s]   Dominating TNS: -0.000
[07/15 18:51:30     38s] 
[07/15 18:51:30     38s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[07/15 18:51:30     38s] Deleting Lib Analyzer.
[07/15 18:51:30     38s] Begin: GigaOpt Global Optimization
[07/15 18:51:30     38s] *info: use new DP (enabled)
[07/15 18:51:30     38s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[07/15 18:51:30     38s] Info: 2 clock nets excluded from IPO operation.
[07/15 18:51:30     38s] *** GlobalOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:38.8/0:08:27.6 (0.1), mem = 2087.9M
[07/15 18:51:30     38s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.6155.5
[07/15 18:51:30     38s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[07/15 18:51:30     38s] ### Creating PhyDesignMc. totSessionCpu=0:00:38.8 mem=2087.9M
[07/15 18:51:30     38s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[07/15 18:51:30     38s] OPERPROF: Starting DPlace-Init at level 1, MEM:2087.9M, EPOCH TIME: 1721083890.849292
[07/15 18:51:30     38s] Processing tracks to init pin-track alignment.
[07/15 18:51:30     38s] z: 2, totalTracks: 1
[07/15 18:51:30     38s] z: 4, totalTracks: 1
[07/15 18:51:30     38s] z: 6, totalTracks: 1
[07/15 18:51:30     38s] #spOpts: N=180 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 18:51:30     38s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2087.9M, EPOCH TIME: 1721083890.850586
[07/15 18:51:30     38s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:51:30     38s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:51:30     38s] 
[07/15 18:51:30     38s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:51:30     38s] OPERPROF:     Starting CMU at level 3, MEM:2087.9M, EPOCH TIME: 1721083890.859522
[07/15 18:51:30     38s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2087.9M, EPOCH TIME: 1721083890.859656
[07/15 18:51:30     38s] 
[07/15 18:51:30     38s] Bad Lib Cell Checking (CMU) is done! (0)
[07/15 18:51:30     38s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:2087.9M, EPOCH TIME: 1721083890.859815
[07/15 18:51:30     38s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2087.9M, EPOCH TIME: 1721083890.859858
[07/15 18:51:30     38s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2087.9M, EPOCH TIME: 1721083890.859980
[07/15 18:51:30     38s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2087.9MB).
[07/15 18:51:30     38s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.011, MEM:2087.9M, EPOCH TIME: 1721083890.860149
[07/15 18:51:30     38s] TotalInstCnt at PhyDesignMc Initialization: 1207
[07/15 18:51:30     38s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:38.8 mem=2087.9M
[07/15 18:51:30     38s] ### Creating RouteCongInterface, started
[07/15 18:51:30     38s] 
[07/15 18:51:30     38s] Creating Lib Analyzer ...
[07/15 18:51:30     38s] Total number of usable buffers from Lib Analyzer: 9 ( BUJI3VX1 BUJI3VX0 BUJI3VX2 BUJI3VX3 BUJI3VX4 BUJI3VX6 BUJI3VX8 BUJI3VX12 BUJI3VX16)
[07/15 18:51:30     38s] Total number of usable inverters from Lib Analyzer: 9 ( INJI3VX1 INJI3VX0 INJI3VX2 INJI3VX3 INJI3VX4 INJI3VX6 INJI3VX8 INJI3VX12 INJI3VX16)
[07/15 18:51:30     38s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1JI3VX1 DLY2JI3VX1 DLY4JI3VX1 DLY8JI3VX1)
[07/15 18:51:30     38s] 
[07/15 18:51:30     38s] {RT max_rc 0 4 4 0}
[07/15 18:51:31     39s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:39.4 mem=2087.9M
[07/15 18:51:31     39s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:39.4 mem=2087.9M
[07/15 18:51:31     39s] Creating Lib Analyzer, finished. 
[07/15 18:51:31     39s] 
[07/15 18:51:31     39s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.7956} 
[07/15 18:51:31     39s] 
[07/15 18:51:31     39s] #optDebug: {0, 1.000}
[07/15 18:51:31     39s] ### Creating RouteCongInterface, finished
[07/15 18:51:31     39s] *info: 2 clock nets excluded
[07/15 18:51:31     39s] *info: 25 no-driver nets excluded.
[07/15 18:51:31     39s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2107.0M, EPOCH TIME: 1721083891.594777
[07/15 18:51:31     39s] Found 0 hard placement blockage before merging.
[07/15 18:51:31     39s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2107.0M, EPOCH TIME: 1721083891.594861
[07/15 18:51:31     39s] ** GigaOpt Global Opt WNS Slack -10.969  TNS Slack -448.110 
[07/15 18:51:31     39s] +--------+--------+---------+------------+--------+--------------------+---------+---------------------------------+
[07/15 18:51:31     39s] |  WNS   |  TNS   | Density |    Real    |  Mem   |     Worst View     |Pathgroup|            End Point            |
[07/15 18:51:31     39s] +--------+--------+---------+------------+--------+--------------------+---------+---------------------------------+
[07/15 18:51:31     39s] | -10.969|-448.110|   60.12%|   0:00:00.0| 2107.0M|slow_functional_mode|  default| DAC[5]                          |
[07/15 18:51:31     39s] |  -3.569| -24.191|   60.69%|   0:00:00.0| 2145.1M|slow_functional_mode|  default| DAC[2]                          |
[07/15 18:51:31     39s] |  -0.842|  -5.591|   60.94%|   0:00:00.0| 2145.1M|slow_functional_mode|  default| DAC[2]                          |
[07/15 18:51:31     39s] |  -0.842|  -5.591|   60.94%|   0:00:00.0| 2145.1M|slow_functional_mode|  default| DAC[2]                          |
[07/15 18:51:32     39s] |  -0.079|  -0.261|   61.01%|   0:00:01.0| 2145.1M|slow_functional_mode|  default| pulse_active                    |
[07/15 18:51:32     40s] |   0.000|   0.000|   61.01%|   0:00:00.0| 2146.1M|                  NA|       NA| NA                              |
[07/15 18:51:32     40s] +--------+--------+---------+------------+--------+--------------------+---------+---------------------------------+
[07/15 18:51:32     40s] 
[07/15 18:51:32     40s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.4 real=0:00:01.0 mem=2146.1M) ***
[07/15 18:51:32     40s] 
[07/15 18:51:32     40s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.4 real=0:00:01.0 mem=2146.1M) ***
[07/15 18:51:32     40s] Deleting 0 temporary hard placement blockage(s).
[07/15 18:51:32     40s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[07/15 18:51:32     40s] Total-nets :: 1254, Stn-nets :: 0, ratio :: 0 %, Total-len 53181.9, Stn-len 0
[07/15 18:51:32     40s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2127.0M, EPOCH TIME: 1721083892.063181
[07/15 18:51:32     40s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1220).
[07/15 18:51:32     40s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:51:32     40s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:51:32     40s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:51:32     40s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.002, MEM:2066.0M, EPOCH TIME: 1721083892.065611
[07/15 18:51:32     40s] TotalInstCnt at PhyDesignMc Destruction: 1220
[07/15 18:51:32     40s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.6155.5
[07/15 18:51:32     40s] *** GlobalOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:01.2/0:00:01.2 (1.0), totSession cpu/real = 0:00:40.0/0:08:28.9 (0.1), mem = 2066.0M
[07/15 18:51:32     40s] 
[07/15 18:51:32     40s] =============================================================================================
[07/15 18:51:32     40s]  Step TAT Report : GlobalOpt #1 / place_opt_design #1                           21.18-s099_1
[07/15 18:51:32     40s] =============================================================================================
[07/15 18:51:32     40s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/15 18:51:32     40s] ---------------------------------------------------------------------------------------------
[07/15 18:51:32     40s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:51:32     40s] [ LibAnalyzerInit        ]      1   0:00:00.6  (  51.1 % )     0:00:00.6 /  0:00:00.6    1.0
[07/15 18:51:32     40s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:51:32     40s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    1.3
[07/15 18:51:32     40s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:51:32     40s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.3 % )     0:00:00.6 /  0:00:00.6    1.0
[07/15 18:51:32     40s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:51:32     40s] [ BottleneckAnalyzerInit ]      2   0:00:00.0  (   2.6 % )     0:00:00.0 /  0:00:00.0    0.9
[07/15 18:51:32     40s] [ TransformInit          ]      1   0:00:00.1  (   8.6 % )     0:00:00.1 /  0:00:00.1    1.0
[07/15 18:51:32     40s] [ OptSingleIteration     ]      5   0:00:00.0  (   0.3 % )     0:00:00.4 /  0:00:00.4    1.0
[07/15 18:51:32     40s] [ OptGetWeight           ]      5   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:51:32     40s] [ OptEval                ]      5   0:00:00.2  (  13.5 % )     0:00:00.2 /  0:00:00.2    1.0
[07/15 18:51:32     40s] [ OptCommit              ]      5   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    1.4
[07/15 18:51:32     40s] [ PostCommitDelayUpdate  ]      5   0:00:00.0  (   0.8 % )     0:00:00.2 /  0:00:00.2    0.9
[07/15 18:51:32     40s] [ IncrDelayCalc          ]     36   0:00:00.2  (  12.7 % )     0:00:00.2 /  0:00:00.1    0.9
[07/15 18:51:32     40s] [ SetupOptGetWorkingSet  ]      5   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:51:32     40s] [ SetupOptGetActiveNode  ]      5   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:51:32     40s] [ SetupOptSlackGraph     ]      5   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:51:32     40s] [ IncrTimingUpdate       ]      4   0:00:00.0  (   2.0 % )     0:00:00.0 /  0:00:00.0    1.6
[07/15 18:51:32     40s] [ MISC                   ]          0:00:00.0  (   3.4 % )     0:00:00.0 /  0:00:00.0    1.2
[07/15 18:51:32     40s] ---------------------------------------------------------------------------------------------
[07/15 18:51:32     40s]  GlobalOpt #1 TOTAL                 0:00:01.2  ( 100.0 % )     0:00:01.2 /  0:00:01.2    1.0
[07/15 18:51:32     40s] ---------------------------------------------------------------------------------------------
[07/15 18:51:32     40s] 
[07/15 18:51:32     40s] End: GigaOpt Global Optimization
[07/15 18:51:32     40s] *** Timing Is met
[07/15 18:51:32     40s] *** Check timing (0:00:00.0)
[07/15 18:51:32     40s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[07/15 18:51:32     40s] Deleting Lib Analyzer.
[07/15 18:51:32     40s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -force -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[07/15 18:51:32     40s] Info: 2 clock nets excluded from IPO operation.
[07/15 18:51:32     40s] ### Creating LA Mngr. totSessionCpu=0:00:40.0 mem=2066.0M
[07/15 18:51:32     40s] ### Creating LA Mngr, finished. totSessionCpu=0:00:40.0 mem=2066.0M
[07/15 18:51:32     40s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[07/15 18:51:32     40s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[07/15 18:51:32     40s] ### Creating PhyDesignMc. totSessionCpu=0:00:40.0 mem=2123.2M
[07/15 18:51:32     40s] OPERPROF: Starting DPlace-Init at level 1, MEM:2123.2M, EPOCH TIME: 1721083892.079826
[07/15 18:51:32     40s] Processing tracks to init pin-track alignment.
[07/15 18:51:32     40s] z: 2, totalTracks: 1
[07/15 18:51:32     40s] z: 4, totalTracks: 1
[07/15 18:51:32     40s] z: 6, totalTracks: 1
[07/15 18:51:32     40s] #spOpts: N=180 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 18:51:32     40s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2123.2M, EPOCH TIME: 1721083892.081102
[07/15 18:51:32     40s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:51:32     40s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:51:32     40s] 
[07/15 18:51:32     40s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:51:32     40s] OPERPROF:     Starting CMU at level 3, MEM:2123.2M, EPOCH TIME: 1721083892.089883
[07/15 18:51:32     40s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2123.2M, EPOCH TIME: 1721083892.090053
[07/15 18:51:32     40s] 
[07/15 18:51:32     40s] Bad Lib Cell Checking (CMU) is done! (0)
[07/15 18:51:32     40s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:2123.2M, EPOCH TIME: 1721083892.090226
[07/15 18:51:32     40s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2123.2M, EPOCH TIME: 1721083892.090270
[07/15 18:51:32     40s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2123.2M, EPOCH TIME: 1721083892.090398
[07/15 18:51:32     40s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2123.2MB).
[07/15 18:51:32     40s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.011, MEM:2123.2M, EPOCH TIME: 1721083892.090568
[07/15 18:51:32     40s] TotalInstCnt at PhyDesignMc Initialization: 1220
[07/15 18:51:32     40s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:40.0 mem=2123.2M
[07/15 18:51:32     40s] Begin: Area Reclaim Optimization
[07/15 18:51:32     40s] *** AreaOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:40.0/0:08:28.9 (0.1), mem = 2123.2M
[07/15 18:51:32     40s] 
[07/15 18:51:32     40s] Creating Lib Analyzer ...
[07/15 18:51:32     40s] Total number of usable buffers from Lib Analyzer: 9 ( BUJI3VX1 BUJI3VX0 BUJI3VX2 BUJI3VX3 BUJI3VX4 BUJI3VX6 BUJI3VX8 BUJI3VX12 BUJI3VX16)
[07/15 18:51:32     40s] Total number of usable inverters from Lib Analyzer: 9 ( INJI3VX1 INJI3VX0 INJI3VX2 INJI3VX3 INJI3VX4 INJI3VX6 INJI3VX8 INJI3VX12 INJI3VX16)
[07/15 18:51:32     40s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1JI3VX1 DLY2JI3VX1 DLY4JI3VX1 DLY8JI3VX1)
[07/15 18:51:32     40s] 
[07/15 18:51:32     40s] {RT max_rc 0 4 4 0}
[07/15 18:51:32     40s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:40.6 mem=2125.2M
[07/15 18:51:32     40s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:40.6 mem=2125.2M
[07/15 18:51:32     40s] Creating Lib Analyzer, finished. 
[07/15 18:51:32     40s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.6155.6
[07/15 18:51:32     40s] ### Creating RouteCongInterface, started
[07/15 18:51:32     40s] 
[07/15 18:51:32     40s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.7956} 
[07/15 18:51:32     40s] 
[07/15 18:51:32     40s] #optDebug: {0, 1.000}
[07/15 18:51:32     40s] ### Creating RouteCongInterface, finished
[07/15 18:51:32     40s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2125.2M, EPOCH TIME: 1721083892.779044
[07/15 18:51:32     40s] Found 0 hard placement blockage before merging.
[07/15 18:51:32     40s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2125.2M, EPOCH TIME: 1721083892.779135
[07/15 18:51:32     40s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 61.01
[07/15 18:51:32     40s] +---------+---------+--------+--------+------------+--------+
[07/15 18:51:32     40s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[07/15 18:51:32     40s] +---------+---------+--------+--------+------------+--------+
[07/15 18:51:32     40s] |   61.01%|        -|   0.000|   0.000|   0:00:00.0| 2125.2M|
[07/15 18:51:32     40s] |   61.01%|        0|   0.000|   0.000|   0:00:00.0| 2125.2M|
[07/15 18:51:32     40s] #optDebug: <stH: 4.4800 MiSeL: 74.5950>
[07/15 18:51:32     40s] |   61.01%|        0|   0.000|   0.000|   0:00:00.0| 2125.2M|
[07/15 18:51:32     40s] |   61.01%|        0|   0.000|   0.000|   0:00:00.0| 2125.2M|
[07/15 18:51:33     40s] |   60.25%|       42|   0.000|   0.000|   0:00:01.0| 2146.5M|
[07/15 18:51:33     40s] |   60.25%|        0|   0.000|   0.000|   0:00:00.0| 2146.5M|
[07/15 18:51:33     40s] #optDebug: <stH: 4.4800 MiSeL: 74.5950>
[07/15 18:51:33     40s] |   60.25%|        0|   0.000|   0.000|   0:00:00.0| 2146.5M|
[07/15 18:51:33     40s] +---------+---------+--------+--------+------------+--------+
[07/15 18:51:33     40s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 60.25
[07/15 18:51:33     40s] 
[07/15 18:51:33     40s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 42 **
[07/15 18:51:33     40s] --------------------------------------------------------------
[07/15 18:51:33     40s] |                                   | Total     | Sequential |
[07/15 18:51:33     40s] --------------------------------------------------------------
[07/15 18:51:33     40s] | Num insts resized                 |      42  |       1    |
[07/15 18:51:33     40s] | Num insts undone                  |       0  |       0    |
[07/15 18:51:33     40s] | Num insts Downsized               |      42  |       1    |
[07/15 18:51:33     40s] | Num insts Samesized               |       0  |       0    |
[07/15 18:51:33     40s] | Num insts Upsized                 |       0  |       0    |
[07/15 18:51:33     40s] | Num multiple commits+uncommits    |       0  |       -    |
[07/15 18:51:33     40s] --------------------------------------------------------------
[07/15 18:51:33     40s] 
[07/15 18:51:33     40s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[07/15 18:51:33     40s] End: Core Area Reclaim Optimization (cpu = 0:00:01.0) (real = 0:00:01.0) **
[07/15 18:51:33     40s] Deleting 0 temporary hard placement blockage(s).
[07/15 18:51:33     40s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.6155.6
[07/15 18:51:33     40s] *** AreaOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:01.0/0:00:01.0 (1.0), totSession cpu/real = 0:00:41.0/0:08:29.8 (0.1), mem = 2146.5M
[07/15 18:51:33     40s] 
[07/15 18:51:33     40s] =============================================================================================
[07/15 18:51:33     40s]  Step TAT Report : AreaOpt #1 / place_opt_design #1                             21.18-s099_1
[07/15 18:51:33     40s] =============================================================================================
[07/15 18:51:33     40s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/15 18:51:33     40s] ---------------------------------------------------------------------------------------------
[07/15 18:51:33     40s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:51:33     40s] [ LibAnalyzerInit        ]      1   0:00:00.6  (  63.1 % )     0:00:00.6 /  0:00:00.6    1.0
[07/15 18:51:33     40s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:51:33     40s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:51:33     40s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:51:33     40s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:51:33     40s] [ OptimizationStep       ]      1   0:00:00.0  (   1.2 % )     0:00:00.3 /  0:00:00.3    1.0
[07/15 18:51:33     40s] [ OptSingleIteration     ]      6   0:00:00.0  (   1.4 % )     0:00:00.3 /  0:00:00.3    1.0
[07/15 18:51:33     40s] [ OptGetWeight           ]     68   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:51:33     40s] [ OptEval                ]     68   0:00:00.1  (   8.0 % )     0:00:00.1 /  0:00:00.0    0.4
[07/15 18:51:33     40s] [ OptCommit              ]     68   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:51:33     40s] [ PostCommitDelayUpdate  ]     68   0:00:00.0  (   1.1 % )     0:00:00.1 /  0:00:00.1    1.1
[07/15 18:51:33     40s] [ IncrDelayCalc          ]     23   0:00:00.1  (  12.6 % )     0:00:00.1 /  0:00:00.1    1.1
[07/15 18:51:33     40s] [ IncrTimingUpdate       ]      6   0:00:00.0  (   3.0 % )     0:00:00.0 /  0:00:00.0    1.0
[07/15 18:51:33     40s] [ MISC                   ]          0:00:00.1  (   7.9 % )     0:00:00.1 /  0:00:00.1    1.1
[07/15 18:51:33     40s] ---------------------------------------------------------------------------------------------
[07/15 18:51:33     40s]  AreaOpt #1 TOTAL                   0:00:01.0  ( 100.0 % )     0:00:01.0 /  0:00:01.0    1.0
[07/15 18:51:33     40s] ---------------------------------------------------------------------------------------------
[07/15 18:51:33     40s] 
[07/15 18:51:33     40s] Executing incremental physical updates
[07/15 18:51:33     40s] Executing incremental physical updates
[07/15 18:51:33     40s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2127.4M, EPOCH TIME: 1721083893.056427
[07/15 18:51:33     40s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1220).
[07/15 18:51:33     40s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:51:33     41s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:51:33     41s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:51:33     41s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.002, MEM:2070.4M, EPOCH TIME: 1721083893.058530
[07/15 18:51:33     41s] TotalInstCnt at PhyDesignMc Destruction: 1220
[07/15 18:51:33     41s] End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=2070.38M, totSessionCpu=0:00:41).
[07/15 18:51:33     41s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2070.4M, EPOCH TIME: 1721083893.074571
[07/15 18:51:33     41s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:51:33     41s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:51:33     41s] 
[07/15 18:51:33     41s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:51:33     41s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.009, MEM:2070.4M, EPOCH TIME: 1721083893.083612
[07/15 18:51:33     41s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:51:33     41s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:51:33     41s] **INFO: Flow update: Design is easy to close.
[07/15 18:51:33     41s] *** IncrReplace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:41.0/0:08:29.9 (0.1), mem = 2070.4M
[07/15 18:51:33     41s] 
[07/15 18:51:33     41s] *** Start incrementalPlace ***
[07/15 18:51:33     41s] User Input Parameters:
[07/15 18:51:33     41s] - Congestion Driven    : On
[07/15 18:51:33     41s] - Timing Driven        : On
[07/15 18:51:33     41s] - Area-Violation Based : On
[07/15 18:51:33     41s] - Start Rollback Level : -5
[07/15 18:51:33     41s] - Legalized            : On
[07/15 18:51:33     41s] - Window Based         : Off
[07/15 18:51:33     41s] - eDen incr mode       : Off
[07/15 18:51:33     41s] - Small incr mode      : Off
[07/15 18:51:33     41s] 
[07/15 18:51:33     41s] no activity file in design. spp won't run.
[07/15 18:51:33     41s] Effort level <high> specified for reg2reg path_group
[07/15 18:51:33     41s] No Views given, use default active views for adaptive view pruning
[07/15 18:51:33     41s] SKP will enable view:
[07/15 18:51:33     41s]   slow_functional_mode
[07/15 18:51:33     41s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:2072.4M, EPOCH TIME: 1721083893.130181
[07/15 18:51:33     41s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.000, REAL:0.001, MEM:2072.4M, EPOCH TIME: 1721083893.131296
[07/15 18:51:33     41s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2072.4M, EPOCH TIME: 1721083893.131361
[07/15 18:51:33     41s] Starting Early Global Route congestion estimation: mem = 2072.4M
[07/15 18:51:33     41s] (I)      ============================ Layers =============================
[07/15 18:51:33     41s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 18:51:33     41s] (I)      | DB# |  ID |                 Name |      Type | #Masks | Extra |
[07/15 18:51:33     41s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 18:51:33     41s] (I)      |  33 |   0 |                 CONT |       cut |      1 |       |
[07/15 18:51:33     41s] (I)      |   1 |   1 |                 MET1 |      wire |      1 |       |
[07/15 18:51:33     41s] (I)      |  34 |   1 |                 VIA1 |       cut |      1 |       |
[07/15 18:51:33     41s] (I)      |   2 |   2 |                 MET2 |      wire |      1 |       |
[07/15 18:51:33     41s] (I)      |  35 |   2 |                 VIA2 |       cut |      1 |       |
[07/15 18:51:33     41s] (I)      |   3 |   3 |                 MET3 |      wire |      1 |       |
[07/15 18:51:33     41s] (I)      |  36 |   3 |                 VIA3 |       cut |      1 |       |
[07/15 18:51:33     41s] (I)      |   4 |   4 |                 MET4 |      wire |      1 |       |
[07/15 18:51:33     41s] (I)      |  37 |   4 |                VIATP |       cut |      1 |       |
[07/15 18:51:33     41s] (I)      |   5 |   5 |                METTP |      wire |      1 |       |
[07/15 18:51:33     41s] (I)      |  38 |   5 |               VIATPL |       cut |      1 |       |
[07/15 18:51:33     41s] (I)      |   6 |   6 |               METTPL |      wire |      1 |       |
[07/15 18:51:33     41s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 18:51:33     41s] (I)      |  64 |  64 |              OVERLAP |   overlap |        |       |
[07/15 18:51:33     41s] (I)      |  65 |  65 |                 PIMP |   implant |        |       |
[07/15 18:51:33     41s] (I)      |  66 |  66 |                 NIMP |   implant |        |       |
[07/15 18:51:33     41s] (I)      |  67 |  67 |                NWELL |     other |        |    MS |
[07/15 18:51:33     41s] (I)      |  68 |  68 |                 DIFF | diffusion |        |    MS |
[07/15 18:51:33     41s] (I)      |   0 |   0 |                POLY1 |     other |        |    MS |
[07/15 18:51:33     41s] (I)      |  69 |  69 |               LOCKED |     other |        |       |
[07/15 18:51:33     41s] (I)      |  70 |  70 |              LOCKED1 |     other |        |       |
[07/15 18:51:33     41s] (I)      |  71 |  71 |              LOCKED2 |     other |        |       |
[07/15 18:51:33     41s] (I)      |  72 |  72 |              LOCKED3 |     other |        |       |
[07/15 18:51:33     41s] (I)      |  73 |  73 |              LOCKED4 |     other |        |       |
[07/15 18:51:33     41s] (I)      |  74 |  74 |                   MV |     other |        |    MS |
[07/15 18:51:33     41s] (I)      |  75 |  75 |                PWELL |     other |        |    MS |
[07/15 18:51:33     41s] (I)      |  76 |  76 |                  PAD |     other |        |    MS |
[07/15 18:51:33     41s] (I)      |  77 |  77 |                 VIA4 |     other |        |    MS |
[07/15 18:51:33     41s] (I)      |  78 |  78 |                 SBLK |     other |        |    MS |
[07/15 18:51:33     41s] (I)      |  79 |  79 |                NOPIM |     other |        |    MS |
[07/15 18:51:33     41s] (I)      |  80 |  80 |                 CAPM |     other |        |    MS |
[07/15 18:51:33     41s] (I)      |  81 |  81 |                 MET5 |     other |        |    MS |
[07/15 18:51:33     41s] (I)      |  82 |  82 |                  LDP |     other |        |    MS |
[07/15 18:51:33     41s] (I)      |  83 |  83 |                NODRC |     other |        |    MS |
[07/15 18:51:33     41s] (I)      |  84 |  84 |               DIODEF |     other |        |    MS |
[07/15 18:51:33     41s] (I)      |  85 |  85 |                  ESD |     other |        |    MS |
[07/15 18:51:33     41s] (I)      |  86 |  86 |                  LDN |     other |        |    MS |
[07/15 18:51:33     41s] (I)      |  87 |  87 |                   CF |     other |        |    MS |
[07/15 18:51:33     41s] (I)      |  88 |  88 |                 HRES |     other |        |    MS |
[07/15 18:51:33     41s] (I)      |  89 |  89 |                  ALN |     other |        |    MS |
[07/15 18:51:33     41s] (I)      |  90 |  90 |               DNWELL |     other |        |    MS |
[07/15 18:51:33     41s] (I)      |  91 |  91 |                 IOID |     other |        |    MS |
[07/15 18:51:33     41s] (I)      |  92 |  92 |                 MRES |     other |        |    MS |
[07/15 18:51:33     41s] (I)      |  93 |  93 |                  NW1 |     other |        |    MS |
[07/15 18:51:33     41s] (I)      |  94 |  94 |                  PW1 |     other |        |    MS |
[07/15 18:51:33     41s] (I)      |  95 |  95 |                  NW2 |     other |        |    MS |
[07/15 18:51:33     41s] (I)      |  96 |  96 |                  PW2 |     other |        |    MS |
[07/15 18:51:33     41s] (I)      |  97 |  97 |               BLKALL |     other |        |    MS |
[07/15 18:51:33     41s] (I)      |  98 |  98 |               BIPDEF |     other |        |    MS |
[07/15 18:51:33     41s] (I)      |  99 |  99 |                 NIFE |     other |        |    MS |
[07/15 18:51:33     41s] (I)      | 100 | 100 |               SUBCUT |     other |        |    MS |
[07/15 18:51:33     41s] (I)      | 101 | 101 |               FAMARK |     other |        |    MS |
[07/15 18:51:33     41s] (I)      | 102 | 102 |               RESDEF |     other |        |    MS |
[07/15 18:51:33     41s] (I)      | 103 | 103 |               CAPDEF |     other |        |    MS |
[07/15 18:51:33     41s] (I)      | 104 | 104 |               INDDEF |     other |        |    MS |
[07/15 18:51:33     41s] (I)      | 105 | 105 |                  RAC |     other |        |    MS |
[07/15 18:51:33     41s] (I)      | 106 | 106 |                XFLAY |     other |        |    MS |
[07/15 18:51:33     41s] (I)      | 107 | 107 |                HVGOX |     other |        |    MS |
[07/15 18:51:33     41s] (I)      | 108 | 108 |              HVPWELL |     other |        |    MS |
[07/15 18:51:33     41s] (I)      | 109 | 109 |              HVNWELL |     other |        |    MS |
[07/15 18:51:33     41s] (I)      | 110 | 110 |                  SOI |     other |        |    MS |
[07/15 18:51:33     41s] (I)      | 111 | 111 |                  PDD |     other |        |    MS |
[07/15 18:51:33     41s] (I)      | 112 | 112 |                  SCI |     other |        |    MS |
[07/15 18:51:33     41s] (I)      | 113 | 113 |                  SSD |     other |        |    MS |
[07/15 18:51:33     41s] (I)      | 114 | 114 |                 DEPL |     other |        |    MS |
[07/15 18:51:33     41s] (I)      | 115 | 115 |                  LPM |     other |        |    MS |
[07/15 18:51:33     41s] (I)      | 116 | 116 |                  LNM |     other |        |    MS |
[07/15 18:51:33     41s] (I)      | 117 | 117 |                ISOPW |     other |        |    MS |
[07/15 18:51:33     41s] (I)      | 118 | 118 |                  SOC |     other |        |    MS |
[07/15 18:51:33     41s] (I)      | 119 | 119 |                 DMOS |     other |        |    MS |
[07/15 18:51:33     41s] (I)      | 120 | 120 |               DEVLBL |     other |        |    MS |
[07/15 18:51:33     41s] (I)      | 121 | 121 |             DNWELLMV |     other |        |    MS |
[07/15 18:51:33     41s] (I)      | 122 | 122 |                PWBLK |     other |        |    MS |
[07/15 18:51:33     41s] (I)      | 123 | 123 |               PHODEF |     other |        |    MS |
[07/15 18:51:33     41s] (I)      | 124 | 124 |                  LNO |     other |        |    MS |
[07/15 18:51:33     41s] (I)      | 125 | 125 |                 VIA5 |     other |        |    MS |
[07/15 18:51:33     41s] (I)      | 126 | 126 |                 MET6 |     other |        |    MS |
[07/15 18:51:33     41s] (I)      | 127 | 127 |               HVDEPL |     other |        |    MS |
[07/15 18:51:33     41s] (I)      | 128 | 128 |              CAPM23F |     other |        |    MS |
[07/15 18:51:33     41s] (I)      | 129 | 129 |             CAPMH23F |     other |        |    MS |
[07/15 18:51:33     41s] (I)      | 130 | 130 |              CAPM34F |     other |        |    MS |
[07/15 18:51:33     41s] (I)      | 131 | 131 |             CAPMH34F |     other |        |    MS |
[07/15 18:51:33     41s] (I)      | 132 | 132 |              CAPM45F |     other |        |    MS |
[07/15 18:51:33     41s] (I)      | 133 | 133 |             CAPMH45F |     other |        |    MS |
[07/15 18:51:33     41s] (I)      | 134 | 134 |              CAPM56F |     other |        |    MS |
[07/15 18:51:33     41s] (I)      | 135 | 135 |             CAPMH56F |     other |        |    MS |
[07/15 18:51:33     41s] (I)      | 136 | 136 |                CAPM2 |     other |        |    MS |
[07/15 18:51:33     41s] (I)      | 137 | 137 |                CAPM3 |     other |        |    MS |
[07/15 18:51:33     41s] (I)      | 138 | 138 |                  DNC |     other |        |    MS |
[07/15 18:51:33     41s] (I)      | 139 | 139 |                  DPC |     other |        |    MS |
[07/15 18:51:33     41s] (I)      | 140 | 140 |                LNDEV |     other |        |    MS |
[07/15 18:51:33     41s] (I)      | 141 | 141 |                  HNW |     other |        |    MS |
[07/15 18:51:33     41s] (I)      | 142 | 142 |                  NDF |     other |        |    MS |
[07/15 18:51:33     41s] (I)      | 143 | 143 |                  PDF |     other |        |    MS |
[07/15 18:51:33     41s] (I)      | 144 | 144 |                  DTI |     other |        |    MS |
[07/15 18:51:33     41s] (I)      | 145 | 145 |                UVWIN |     other |        |    MS |
[07/15 18:51:33     41s] (I)      | 146 | 146 |               ANODOP |     other |        |    MS |
[07/15 18:51:33     41s] (I)      | 147 | 147 |               CATDOP |     other |        |    MS |
[07/15 18:51:33     41s] (I)      | 148 | 148 |                  AML |     other |        |    MS |
[07/15 18:51:33     41s] (I)      | 149 | 149 |                BNIMP |     other |        |    MS |
[07/15 18:51:33     41s] (I)      | 150 | 150 |                  LPW |     other |        |    MS |
[07/15 18:51:33     41s] (I)      | 151 | 151 |                  LNW |     other |        |    MS |
[07/15 18:51:33     41s] (I)      | 152 | 152 |                   BP |     other |        |    MS |
[07/15 18:51:33     41s] (I)      | 153 | 153 |                CAPMH |     other |        |    MS |
[07/15 18:51:33     41s] (I)      | 154 | 154 |               CAPMH2 |     other |        |    MS |
[07/15 18:51:33     41s] (I)      | 155 | 155 |               CAPMH3 |     other |        |    MS |
[07/15 18:51:33     41s] (I)      | 156 | 156 |               LDDBLK |     other |        |    MS |
[07/15 18:51:33     41s] (I)      | 157 | 157 |                  STI |     other |        |    MS |
[07/15 18:51:33     41s] (I)      | 158 | 158 |                  LVT |     other |        |    MS |
[07/15 18:51:33     41s] (I)      | 159 | 159 |               NWELL3 |     other |        |    MS |
[07/15 18:51:33     41s] (I)      | 160 | 160 |               PWELL3 |     other |        |    MS |
[07/15 18:51:33     41s] (I)      | 161 | 161 |                ngate |     other |        |    MS |
[07/15 18:51:33     41s] (I)      | 162 | 162 |                pgate |     other |        |    MS |
[07/15 18:51:33     41s] (I)      | 163 | 163 |                  sub |     other |        |    MS |
[07/15 18:51:33     41s] (I)      | 164 | 164 |              polyres |     other |        |    MS |
[07/15 18:51:33     41s] (I)      | 165 | 165 |               allres |     other |        |    MS |
[07/15 18:51:33     41s] (I)      | 166 | 166 |                  nsd |     other |        |    MS |
[07/15 18:51:33     41s] (I)      | 167 | 167 |                  psd |     other |        |    MS |
[07/15 18:51:33     41s] (I)      | 168 | 168 |               SUBEXT |     other |        |    MS |
[07/15 18:51:33     41s] (I)      | 169 | 169 |               SUBDEV |     other |        |    MS |
[07/15 18:51:33     41s] (I)      | 170 | 170 |                NGIMP |     other |        |    MS |
[07/15 18:51:33     41s] (I)      | 171 | 171 |                  ULN |     other |        |    MS |
[07/15 18:51:33     41s] (I)      | 172 | 172 |                 PPLN |     other |        |    MS |
[07/15 18:51:33     41s] (I)      | 173 | 173 |                 NNLN |     other |        |    MS |
[07/15 18:51:33     41s] (I)      | 174 | 174 |                 NWLN |     other |        |    MS |
[07/15 18:51:33     41s] (I)      | 175 | 175 |                 PWLN |     other |        |    MS |
[07/15 18:51:33     41s] (I)      | 176 | 176 |               NWELL5 |     other |        |    MS |
[07/15 18:51:33     41s] (I)      | 177 | 177 |               PWELL5 |     other |        |    MS |
[07/15 18:51:33     41s] (I)      | 178 | 178 |                  SVT |     other |        |    MS |
[07/15 18:51:33     41s] (I)      | 179 | 179 |               CORNER |     other |        |    MS |
[07/15 18:51:33     41s] (I)      | 180 | 180 |               PIMIDE |     other |        |    MS |
[07/15 18:51:33     41s] (I)      | 181 | 181 |                 EMIR |     other |        |    MS |
[07/15 18:51:33     41s] (I)      | 182 | 182 |             DONOTUSE |     other |        |    MS |
[07/15 18:51:33     41s] (I)      | 183 | 183 |          LOCKED_slot |     other |        |       |
[07/15 18:51:33     41s] (I)      | 184 | 184 |         LOCKED1_slot |     other |        |       |
[07/15 18:51:33     41s] (I)      | 185 | 185 |         LOCKED2_slot |     other |        |       |
[07/15 18:51:33     41s] (I)      | 186 | 186 |         LOCKED3_slot |     other |        |       |
[07/15 18:51:33     41s] (I)      | 187 | 187 |         LOCKED4_slot |     other |        |       |
[07/15 18:51:33     41s] (I)      | 188 | 188 |           POLY1_slot |     other |        |       |
[07/15 18:51:33     41s] (I)      | 189 | 189 |            MET1_slot |     other |        |       |
[07/15 18:51:33     41s] (I)      | 190 | 190 |            VIA1_slot |     other |        |       |
[07/15 18:51:33     41s] (I)      | 191 | 191 |            MET2_slot |     other |        |       |
[07/15 18:51:33     41s] (I)      | 192 | 192 |            VIA2_slot |     other |        |       |
[07/15 18:51:33     41s] (I)      | 193 | 193 |            MET3_slot |     other |        |       |
[07/15 18:51:33     41s] (I)      | 194 | 194 |            VIA3_slot |     other |        |       |
[07/15 18:51:33     41s] (I)      | 195 | 195 |            MET4_slot |     other |        |       |
[07/15 18:51:33     41s] (I)      | 196 | 196 |           VIATP_slot |     other |        |       |
[07/15 18:51:33     41s] (I)      | 197 | 197 |           METTP_slot |     other |        |       |
[07/15 18:51:33     41s] (I)      | 198 | 198 |          VIATPL_slot |     other |        |       |
[07/15 18:51:33     41s] (I)      | 199 | 199 |          METTPL_slot |     other |        |       |
[07/15 18:51:33     41s] (I)      | 200 | 200 |             Unrouted |     other |        |       |
[07/15 18:51:33     41s] (I)      | 201 | 201 |             Canplace |     other |        |       |
[07/15 18:51:33     41s] (I)      | 202 | 202 |         Cannotoccupy |     other |        |       |
[07/15 18:51:33     41s] (I)      | 203 | 203 |                Group |     other |        |       |
[07/15 18:51:33     41s] (I)      | 204 | 204 |                  Row |     other |        |       |
[07/15 18:51:33     41s] (I)      | 205 | 205 |               marker |     other |        |       |
[07/15 18:51:33     41s] (I)      | 206 | 206 |         changedLayer |     other |        |       |
[07/15 18:51:33     41s] (I)      | 207 | 207 |           designFlow |     other |        |       |
[07/15 18:51:33     41s] (I)      | 208 | 208 |                unset |     other |        |       |
[07/15 18:51:33     41s] (I)      | 209 | 209 |              unknown |     other |        |       |
[07/15 18:51:33     41s] (I)      | 210 | 210 |               supply |     other |        |       |
[07/15 18:51:33     41s] (I)      | 211 | 211 |                spike |     other |        |       |
[07/15 18:51:33     41s] (I)      | 212 | 212 |               resist |     other |        |       |
[07/15 18:51:33     41s] (I)      | 213 | 213 |                  hiz |     other |        |       |
[07/15 18:51:33     41s] (I)      | 214 | 214 |                drive |     other |        |       |
[07/15 18:51:33     41s] (I)      | 215 | 215 |               select |     other |        |       |
[07/15 18:51:33     41s] (I)      | 216 | 216 |               hilite |     other |        |       |
[07/15 18:51:33     41s] (I)      | 217 | 217 |                   y9 |     other |        |       |
[07/15 18:51:33     41s] (I)      | 218 | 218 |                   y8 |     other |        |       |
[07/15 18:51:33     41s] (I)      | 219 | 219 |                   y7 |     other |        |       |
[07/15 18:51:33     41s] (I)      | 220 | 220 |                   y6 |     other |        |       |
[07/15 18:51:33     41s] (I)      | 221 | 221 |                   y5 |     other |        |       |
[07/15 18:51:33     41s] (I)      | 222 | 222 |                   y4 |     other |        |       |
[07/15 18:51:33     41s] (I)      | 223 | 223 |                   y3 |     other |        |       |
[07/15 18:51:33     41s] (I)      | 224 | 224 |                   y2 |     other |        |       |
[07/15 18:51:33     41s] (I)      | 225 | 225 |                   y1 |     other |        |       |
[07/15 18:51:33     41s] (I)      | 226 | 226 |                   y0 |     other |        |       |
[07/15 18:51:33     41s] (I)      | 227 | 227 |              stretch |     other |        |       |
[07/15 18:51:33     41s] (I)      | 228 | 228 |                 snap |     other |        |       |
[07/15 18:51:33     41s] (I)      | 229 | 229 |            edgeLayer |     other |        |       |
[07/15 18:51:33     41s] (I)      | 230 | 230 |                 axis |     other |        |       |
[07/15 18:51:33     41s] (I)      | 231 | 231 |                  pin |     other |        |       |
[07/15 18:51:33     41s] (I)      | 232 | 232 |                 wire |     other |        |       |
[07/15 18:51:33     41s] (I)      | 233 | 233 |               device |     other |        |       |
[07/15 18:51:33     41s] (I)      | 234 | 234 |               border |     other |        |       |
[07/15 18:51:33     41s] (I)      | 235 | 235 |                 text |     other |        |       |
[07/15 18:51:33     41s] (I)      | 236 | 236 |            softFence |     other |        |       |
[07/15 18:51:33     41s] (I)      | 237 | 237 |            hardFence |     other |        |       |
[07/15 18:51:33     41s] (I)      | 238 | 238 |                align |     other |        |       |
[07/15 18:51:33     41s] (I)      | 239 | 239 |           prBoundary |     other |        |       |
[07/15 18:51:33     41s] (I)      | 240 | 240 |             instance |     other |        |       |
[07/15 18:51:33     41s] (I)      | 241 | 241 |             annotate |     other |        |       |
[07/15 18:51:33     41s] (I)      | 242 | 242 |                 grid |     other |        |       |
[07/15 18:51:33     41s] (I)      | 243 | 243 |           background |     other |        |       |
[07/15 18:51:33     41s] (I)      | 244 | 244 |            substrate |     other |        |       |
[07/15 18:51:33     41s] (I)      | 245 | 245 |     solderMaskBottom |     other |        |       |
[07/15 18:51:33     41s] (I)      | 246 | 246 |    beginGenericLayer |     other |        |       |
[07/15 18:51:33     41s] (I)      | 247 | 247 | internalGenericLayer |     other |        |       |
[07/15 18:51:33     41s] (I)      | 248 | 248 |      endGenericLayer |     other |        |       |
[07/15 18:51:33     41s] (I)      | 249 | 249 |        solderMaskTop |     other |        |       |
[07/15 18:51:33     41s] (I)      | 250 | 250 |                drill |     other |        |       |
[07/15 18:51:33     41s] (I)      | 251 | 251 |             wirebond |     other |        |       |
[07/15 18:51:33     41s] (I)      | 252 | 252 |  wirebondFingerGuide |     other |        |       |
[07/15 18:51:33     41s] (I)      | 253 | 253 |     assemblyBoundary |     other |        |       |
[07/15 18:51:33     41s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 18:51:33     41s] (I)      Started Import and model ( Curr Mem: 2072.38 MB )
[07/15 18:51:33     41s] (I)      Default pattern map key = aska_dig_default.
[07/15 18:51:33     41s] (I)      == Non-default Options ==
[07/15 18:51:33     41s] (I)      Maximum routing layer                              : 4
[07/15 18:51:33     41s] (I)      Number of threads                                  : 1
[07/15 18:51:33     41s] (I)      Use non-blocking free Dbs wires                    : false
[07/15 18:51:33     41s] (I)      Method to set GCell size                           : row
[07/15 18:51:33     41s] (I)      Counted 402 PG shapes. We will not process PG shapes layer by layer.
[07/15 18:51:33     41s] (I)      Use row-based GCell size
[07/15 18:51:33     41s] (I)      Use row-based GCell align
[07/15 18:51:33     41s] (I)      layer 0 area = 202000
[07/15 18:51:33     41s] (I)      layer 1 area = 202000
[07/15 18:51:33     41s] (I)      layer 2 area = 202000
[07/15 18:51:33     41s] (I)      layer 3 area = 202000
[07/15 18:51:33     41s] (I)      GCell unit size   : 4480
[07/15 18:51:33     41s] (I)      GCell multiplier  : 1
[07/15 18:51:33     41s] (I)      GCell row height  : 4480
[07/15 18:51:33     41s] (I)      Actual row height : 4480
[07/15 18:51:33     41s] (I)      GCell align ref   : 20160 20160
[07/15 18:51:33     41s] [NR-eGR] Track table information for default rule: 
[07/15 18:51:33     41s] [NR-eGR] MET1 has single uniform track structure
[07/15 18:51:33     41s] [NR-eGR] MET2 has single uniform track structure
[07/15 18:51:33     41s] [NR-eGR] MET3 has single uniform track structure
[07/15 18:51:33     41s] [NR-eGR] MET4 has single uniform track structure
[07/15 18:51:33     41s] [NR-eGR] METTP has single uniform track structure
[07/15 18:51:33     41s] [NR-eGR] METTPL has single uniform track structure
[07/15 18:51:33     41s] (I)      ================= Default via ==================
[07/15 18:51:33     41s] (I)      +---+--------------------+---------------------+
[07/15 18:51:33     41s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut     |
[07/15 18:51:33     41s] (I)      +---+--------------------+---------------------+
[07/15 18:51:33     41s] (I)      | 1 |    2  VIA1_Y_so    |   32  VIA1_CV1_hd   |
[07/15 18:51:33     41s] (I)      | 2 |   38  VIA2_so      |   61  VIA2_CV1_so   |
[07/15 18:51:33     41s] (I)      | 3 |   74  VIA3_so      |   93  VIA3_CH2_so   |
[07/15 18:51:33     41s] (I)      | 4 |  117  VIATPne_Y_so |  132  VIATP_CH2s_so |
[07/15 18:51:33     41s] (I)      | 5 |  145  VIATPL_so    |  150  VIATPL_CV_so  |
[07/15 18:51:33     41s] (I)      +---+--------------------+---------------------+
[07/15 18:51:33     41s] [NR-eGR] Read 260 PG shapes
[07/15 18:51:33     41s] [NR-eGR] Read 0 clock shapes
[07/15 18:51:33     41s] [NR-eGR] Read 0 other shapes
[07/15 18:51:33     41s] [NR-eGR] #Routing Blockages  : 0
[07/15 18:51:33     41s] [NR-eGR] #Instance Blockages : 0
[07/15 18:51:33     41s] [NR-eGR] #PG Blockages       : 260
[07/15 18:51:33     41s] [NR-eGR] #Halo Blockages     : 0
[07/15 18:51:33     41s] [NR-eGR] #Boundary Blockages : 0
[07/15 18:51:33     41s] [NR-eGR] #Clock Blockages    : 0
[07/15 18:51:33     41s] [NR-eGR] #Other Blockages    : 0
[07/15 18:51:33     41s] (I)      Design has 0 blackboxes considered as all layer blockages.
[07/15 18:51:33     41s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[07/15 18:51:33     41s] [NR-eGR] Read 1254 nets ( ignored 0 )
[07/15 18:51:33     41s] (I)      early_global_route_priority property id does not exist.
[07/15 18:51:33     41s] (I)      Read Num Blocks=260  Num Prerouted Wires=0  Num CS=0
[07/15 18:51:33     41s] (I)      Layer 1 (V) : #blockages 260 : #preroutes 0
[07/15 18:51:33     41s] (I)      Layer 2 (H) : #blockages 0 : #preroutes 0
[07/15 18:51:33     41s] (I)      Layer 3 (V) : #blockages 0 : #preroutes 0
[07/15 18:51:33     41s] (I)      Number of ignored nets                =      0
[07/15 18:51:33     41s] (I)      Number of connected nets              =      0
[07/15 18:51:33     41s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[07/15 18:51:33     41s] (I)      Number of clock nets                  =      2.  Ignored: No
[07/15 18:51:33     41s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[07/15 18:51:33     41s] (I)      Number of special nets                =      0.  Ignored: Yes
[07/15 18:51:33     41s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[07/15 18:51:33     41s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[07/15 18:51:33     41s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[07/15 18:51:33     41s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[07/15 18:51:33     41s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[07/15 18:51:33     41s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[07/15 18:51:33     41s] (I)      Ndr track 0 does not exist
[07/15 18:51:33     41s] (I)      ---------------------Grid Graph Info--------------------
[07/15 18:51:33     41s] (I)      Routing area        : (0, 0) - (445200, 241920)
[07/15 18:51:33     41s] (I)      Core area           : (20160, 20160) - (425040, 221760)
[07/15 18:51:33     41s] (I)      Site width          :   560  (dbu)
[07/15 18:51:33     41s] (I)      Row height          :  4480  (dbu)
[07/15 18:51:33     41s] (I)      GCell row height    :  4480  (dbu)
[07/15 18:51:33     41s] (I)      GCell width         :  4480  (dbu)
[07/15 18:51:33     41s] (I)      GCell height        :  4480  (dbu)
[07/15 18:51:33     41s] (I)      Grid                :    99    54     4
[07/15 18:51:33     41s] (I)      Layer numbers       :     1     2     3     4
[07/15 18:51:33     41s] (I)      Vertical capacity   :     0  4480     0  4480
[07/15 18:51:33     41s] (I)      Horizontal capacity :     0     0  4480     0
[07/15 18:51:33     41s] (I)      Default wire width  :   230   280   280   280
[07/15 18:51:33     41s] (I)      Default wire space  :   230   280   280   280
[07/15 18:51:33     41s] (I)      Default wire pitch  :   460   560   560   560
[07/15 18:51:33     41s] (I)      Default pitch size  :   460   560   560   560
[07/15 18:51:33     41s] (I)      First track coord   :   280   280   280   280
[07/15 18:51:33     41s] (I)      Num tracks per GCell:  9.74  8.00  8.00  8.00
[07/15 18:51:33     41s] (I)      Total num of tracks :   432   795   432   795
[07/15 18:51:33     41s] (I)      Num of masks        :     1     1     1     1
[07/15 18:51:33     41s] (I)      Num of trim masks   :     0     0     0     0
[07/15 18:51:33     41s] (I)      --------------------------------------------------------
[07/15 18:51:33     41s] 
[07/15 18:51:33     41s] [NR-eGR] ============ Routing rule table ============
[07/15 18:51:33     41s] [NR-eGR] Rule id: 0  Nets: 1254
[07/15 18:51:33     41s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[07/15 18:51:33     41s] (I)                    Layer    2    3    4 
[07/15 18:51:33     41s] (I)                    Pitch  560  560  560 
[07/15 18:51:33     41s] (I)             #Used tracks    1    1    1 
[07/15 18:51:33     41s] (I)       #Fully used tracks    1    1    1 
[07/15 18:51:33     41s] [NR-eGR] ========================================
[07/15 18:51:33     41s] [NR-eGR] 
[07/15 18:51:33     41s] (I)      =============== Blocked Tracks ===============
[07/15 18:51:33     41s] (I)      +-------+---------+----------+---------------+
[07/15 18:51:33     41s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[07/15 18:51:33     41s] (I)      +-------+---------+----------+---------------+
[07/15 18:51:33     41s] (I)      |     1 |       0 |        0 |         0.00% |
[07/15 18:51:33     41s] (I)      |     2 |   42930 |     6090 |        14.19% |
[07/15 18:51:33     41s] (I)      |     3 |   42768 |        0 |         0.00% |
[07/15 18:51:33     41s] (I)      |     4 |   42930 |        0 |         0.00% |
[07/15 18:51:33     41s] (I)      +-------+---------+----------+---------------+
[07/15 18:51:33     41s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2072.38 MB )
[07/15 18:51:33     41s] (I)      Reset routing kernel
[07/15 18:51:33     41s] (I)      Started Global Routing ( Curr Mem: 2072.38 MB )
[07/15 18:51:33     41s] (I)      totalPins=4866  totalGlobalPin=4763 (97.88%)
[07/15 18:51:33     41s] (I)      total 2D Cap : 122538 = (42768 H, 79770 V)
[07/15 18:51:33     41s] [NR-eGR] Layer group 1: route 1254 net(s) in layer range [2, 4]
[07/15 18:51:33     41s] (I)      
[07/15 18:51:33     41s] (I)      ============  Phase 1a Route ============
[07/15 18:51:33     41s] (I)      Usage: 11199 = (5927 H, 5272 V) = (13.86% H, 6.61% V) = (2.655e+04um H, 2.362e+04um V)
[07/15 18:51:33     41s] (I)      
[07/15 18:51:33     41s] (I)      ============  Phase 1b Route ============
[07/15 18:51:33     41s] (I)      Usage: 11199 = (5927 H, 5272 V) = (13.86% H, 6.61% V) = (2.655e+04um H, 2.362e+04um V)
[07/15 18:51:33     41s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.017152e+04um
[07/15 18:51:33     41s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[07/15 18:51:33     41s] (I)      Congestion threshold : each 60.00, sum 90.00
[07/15 18:51:33     41s] (I)      
[07/15 18:51:33     41s] (I)      ============  Phase 1c Route ============
[07/15 18:51:33     41s] (I)      Usage: 11199 = (5927 H, 5272 V) = (13.86% H, 6.61% V) = (2.655e+04um H, 2.362e+04um V)
[07/15 18:51:33     41s] (I)      
[07/15 18:51:33     41s] (I)      ============  Phase 1d Route ============
[07/15 18:51:33     41s] (I)      Usage: 11199 = (5927 H, 5272 V) = (13.86% H, 6.61% V) = (2.655e+04um H, 2.362e+04um V)
[07/15 18:51:33     41s] (I)      
[07/15 18:51:33     41s] (I)      ============  Phase 1e Route ============
[07/15 18:51:33     41s] (I)      Usage: 11199 = (5927 H, 5272 V) = (13.86% H, 6.61% V) = (2.655e+04um H, 2.362e+04um V)
[07/15 18:51:33     41s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.017152e+04um
[07/15 18:51:33     41s] (I)      
[07/15 18:51:33     41s] (I)      ============  Phase 1l Route ============
[07/15 18:51:33     41s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[07/15 18:51:33     41s] (I)      Layer  2:      36109      6784         6        4016       37960    ( 9.57%) 
[07/15 18:51:33     41s] (I)      Layer  3:      42336      5984         0           0       42336    ( 0.00%) 
[07/15 18:51:33     41s] (I)      Layer  4:      42135       399         0           0       41976    ( 0.00%) 
[07/15 18:51:33     41s] (I)      Total:        120580     13167         6        4016      122272    ( 3.18%) 
[07/15 18:51:33     41s] (I)      
[07/15 18:51:33     41s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[07/15 18:51:33     41s] [NR-eGR]                        OverCon            
[07/15 18:51:33     41s] [NR-eGR]                         #Gcell     %Gcell
[07/15 18:51:33     41s] [NR-eGR]        Layer             (1-2)    OverCon
[07/15 18:51:33     41s] [NR-eGR] ----------------------------------------------
[07/15 18:51:33     41s] [NR-eGR]    MET1 ( 1)         0( 0.00%)   ( 0.00%) 
[07/15 18:51:33     41s] [NR-eGR]    MET2 ( 2)         5( 0.11%)   ( 0.11%) 
[07/15 18:51:33     41s] [NR-eGR]    MET3 ( 3)         0( 0.00%)   ( 0.00%) 
[07/15 18:51:33     41s] [NR-eGR]    MET4 ( 4)         0( 0.00%)   ( 0.00%) 
[07/15 18:51:33     41s] [NR-eGR] ----------------------------------------------
[07/15 18:51:33     41s] [NR-eGR]        Total         5( 0.03%)   ( 0.03%) 
[07/15 18:51:33     41s] [NR-eGR] 
[07/15 18:51:33     41s] (I)      Finished Global Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2072.38 MB )
[07/15 18:51:33     41s] (I)      total 2D Cap : 122538 = (42768 H, 79770 V)
[07/15 18:51:33     41s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[07/15 18:51:33     41s] Early Global Route congestion estimation runtime: 0.03 seconds, mem = 2072.4M
[07/15 18:51:33     41s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.030, REAL:0.032, MEM:2072.4M, EPOCH TIME: 1721083893.163066
[07/15 18:51:33     41s] OPERPROF: Starting HotSpotCal at level 1, MEM:2072.4M, EPOCH TIME: 1721083893.163109
[07/15 18:51:33     41s] [hotspot] +------------+---------------+---------------+
[07/15 18:51:33     41s] [hotspot] |            |   max hotspot | total hotspot |
[07/15 18:51:33     41s] [hotspot] +------------+---------------+---------------+
[07/15 18:51:33     41s] [hotspot] | normalized |          0.00 |          0.00 |
[07/15 18:51:33     41s] [hotspot] +------------+---------------+---------------+
[07/15 18:51:33     41s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[07/15 18:51:33     41s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[07/15 18:51:33     41s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:2072.4M, EPOCH TIME: 1721083893.163528
[07/15 18:51:33     41s] 
[07/15 18:51:33     41s] === incrementalPlace Internal Loop 1 ===
[07/15 18:51:33     41s] clkAW=1 clkAWMode=4 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[07/15 18:51:33     41s] OPERPROF: Starting IPInitSPData at level 1, MEM:2072.4M, EPOCH TIME: 1721083893.163912
[07/15 18:51:33     41s] Processing tracks to init pin-track alignment.
[07/15 18:51:33     41s] z: 2, totalTracks: 1
[07/15 18:51:33     41s] z: 4, totalTracks: 1
[07/15 18:51:33     41s] z: 6, totalTracks: 1
[07/15 18:51:33     41s] #spOpts: N=180 minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 18:51:33     41s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2072.4M, EPOCH TIME: 1721083893.165334
[07/15 18:51:33     41s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:51:33     41s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:51:33     41s] 
[07/15 18:51:33     41s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:51:33     41s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:2072.4M, EPOCH TIME: 1721083893.174599
[07/15 18:51:33     41s] OPERPROF:   Starting post-place ADS at level 2, MEM:2072.4M, EPOCH TIME: 1721083893.174675
[07/15 18:51:33     41s] ADSU 0.603 -> 0.603. site 32535.000 -> 32535.000. GS 35.840
[07/15 18:51:33     41s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.000, REAL:0.002, MEM:2072.4M, EPOCH TIME: 1721083893.176807
[07/15 18:51:33     41s] OPERPROF:   Starting spMPad at level 2, MEM:2072.4M, EPOCH TIME: 1721083893.176912
[07/15 18:51:33     41s] OPERPROF:     Starting spContextMPad at level 3, MEM:2072.4M, EPOCH TIME: 1721083893.176982
[07/15 18:51:33     41s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:2072.4M, EPOCH TIME: 1721083893.177024
[07/15 18:51:33     41s] OPERPROF:   Finished spMPad at level 2, CPU:0.000, REAL:0.000, MEM:2072.4M, EPOCH TIME: 1721083893.177300
[07/15 18:51:33     41s] OPERPROF:   Starting spSetupSpareRegionBox at level 2, MEM:2072.4M, EPOCH TIME: 1721083893.177631
[07/15 18:51:33     41s] OPERPROF:   Finished spSetupSpareRegionBox at level 2, CPU:0.000, REAL:0.000, MEM:2072.4M, EPOCH TIME: 1721083893.177706
[07/15 18:51:33     41s] OPERPROF:   Starting spInitNetWt at level 2, MEM:2072.4M, EPOCH TIME: 1721083893.177793
[07/15 18:51:33     41s] no activity file in design. spp won't run.
[07/15 18:51:33     41s] [spp] 0
[07/15 18:51:33     41s] [adp] 0:1:1:3
[07/15 18:51:33     41s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.010, REAL:0.000, MEM:2072.4M, EPOCH TIME: 1721083893.178013
[07/15 18:51:33     41s] SP #FI/SF FL/PI 0/0 1220/0
[07/15 18:51:33     41s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.020, REAL:0.014, MEM:2072.4M, EPOCH TIME: 1721083893.178166
[07/15 18:51:33     41s] PP off. flexM 0
[07/15 18:51:33     41s] OPERPROF: Starting CDPad at level 1, MEM:2072.4M, EPOCH TIME: 1721083893.178958
[07/15 18:51:33     41s] 3DP is on.
[07/15 18:51:33     41s] 3DP OF M2 0.002, M4 0.000. Diff 0, Offset 0
[07/15 18:51:33     41s] design sh 0.110. rd 0.200
[07/15 18:51:33     41s] design sh 0.107. rd 0.200
[07/15 18:51:33     41s] 3DP (1, 3) DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000. useSoftMinPad 0, softMinPadScale 1
[07/15 18:51:33     41s] design sh 0.099. rd 0.200
[07/15 18:51:33     41s] CDPadU 0.777 -> 0.684. R=0.602, N=1220, GS=4.480
[07/15 18:51:33     41s] OPERPROF: Finished CDPad at level 1, CPU:0.010, REAL:0.011, MEM:2072.4M, EPOCH TIME: 1721083893.190312
[07/15 18:51:33     41s] OPERPROF: Starting InitSKP at level 1, MEM:2072.4M, EPOCH TIME: 1721083893.190374
[07/15 18:51:33     41s] no activity file in design. spp won't run.
[07/15 18:51:33     41s] no activity file in design. spp won't run.
[07/15 18:51:33     41s] *** Finished SKP initialization (cpu=0:00:00.1, real=0:00:00.0)***
[07/15 18:51:33     41s] OPERPROF: Finished InitSKP at level 1, CPU:0.090, REAL:0.091, MEM:2072.4M, EPOCH TIME: 1721083893.281632
[07/15 18:51:33     41s] NP #FI/FS/SF FL/PI: 0/0/0 1220/0
[07/15 18:51:33     41s] no activity file in design. spp won't run.
[07/15 18:51:33     41s] 
[07/15 18:51:33     41s] AB Est...
[07/15 18:51:33     41s] OPERPROF: Starting npPlace at level 1, MEM:2072.4M, EPOCH TIME: 1721083893.283749
[07/15 18:51:33     41s] OPERPROF: Finished npPlace at level 1, CPU:0.000, REAL:0.004, MEM:2062.6M, EPOCH TIME: 1721083893.287605
[07/15 18:51:33     41s] Iteration  4: Skipped, with CDP Off
[07/15 18:51:33     41s] 
[07/15 18:51:33     41s] AB Est...
[07/15 18:51:33     41s] OPERPROF: Starting npPlace at level 1, MEM:2062.6M, EPOCH TIME: 1721083893.289089
[07/15 18:51:33     41s] OPERPROF: Finished npPlace at level 1, CPU:0.000, REAL:0.003, MEM:2062.6M, EPOCH TIME: 1721083893.291757
[07/15 18:51:33     41s] Iteration  5: Skipped, with CDP Off
[07/15 18:51:33     41s] OPERPROF: Starting npPlace at level 1, MEM:2062.6M, EPOCH TIME: 1721083893.295623
[07/15 18:51:33     41s] Iteration  6: Total net bbox = 3.371e+04 (1.85e+04 1.52e+04)
[07/15 18:51:33     41s]               Est.  stn bbox = 4.246e+04 (2.37e+04 1.88e+04)
[07/15 18:51:33     41s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 2098.1M
[07/15 18:51:33     41s] OPERPROF: Finished npPlace at level 1, CPU:0.130, REAL:0.129, MEM:2098.1M, EPOCH TIME: 1721083893.424884
[07/15 18:51:33     41s] no activity file in design. spp won't run.
[07/15 18:51:33     41s] NP #FI/FS/SF FL/PI: 0/0/0 1220/0
[07/15 18:51:33     41s] no activity file in design. spp won't run.
[07/15 18:51:33     41s] OPERPROF: Starting npPlace at level 1, MEM:2082.1M, EPOCH TIME: 1721083893.431541
[07/15 18:51:33     41s] Iteration  7: Total net bbox = 3.618e+04 (1.98e+04 1.64e+04)
[07/15 18:51:33     41s]               Est.  stn bbox = 4.559e+04 (2.54e+04 2.02e+04)
[07/15 18:51:33     41s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 2079.1M
[07/15 18:51:33     41s] OPERPROF: Finished npPlace at level 1, CPU:0.230, REAL:0.235, MEM:2079.1M, EPOCH TIME: 1721083893.666161
[07/15 18:51:33     41s] Legalizing MH Cells... 0 / 0 (level 5)
[07/15 18:51:33     41s] No instances found in the vector
[07/15 18:51:33     41s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2079.1M, DRC: 0)
[07/15 18:51:33     41s] 0 (out of 0) MH cells were successfully legalized.
[07/15 18:51:33     41s] no activity file in design. spp won't run.
[07/15 18:51:33     41s] NP #FI/FS/SF FL/PI: 0/0/0 1220/0
[07/15 18:51:33     41s] no activity file in design. spp won't run.
[07/15 18:51:33     41s] OPERPROF: Starting npPlace at level 1, MEM:2079.1M, EPOCH TIME: 1721083893.672760
[07/15 18:51:34     42s] Iteration  8: Total net bbox = 3.867e+04 (2.12e+04 1.74e+04)
[07/15 18:51:34     42s]               Est.  stn bbox = 4.829e+04 (2.70e+04 2.13e+04)
[07/15 18:51:34     42s]               cpu = 0:00:00.5 real = 0:00:01.0 mem = 2079.1M
[07/15 18:51:34     42s] OPERPROF: Finished npPlace at level 1, CPU:0.470, REAL:0.470, MEM:2079.1M, EPOCH TIME: 1721083894.143171
[07/15 18:51:34     42s] Legalizing MH Cells... 0 / 0 (level 6)
[07/15 18:51:34     42s] No instances found in the vector
[07/15 18:51:34     42s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2079.1M, DRC: 0)
[07/15 18:51:34     42s] 0 (out of 0) MH cells were successfully legalized.
[07/15 18:51:34     42s] no activity file in design. spp won't run.
[07/15 18:51:34     42s] NP #FI/FS/SF FL/PI: 0/0/0 1220/0
[07/15 18:51:34     42s] no activity file in design. spp won't run.
[07/15 18:51:34     42s] OPERPROF: Starting npPlace at level 1, MEM:2079.1M, EPOCH TIME: 1721083894.149807
[07/15 18:51:34     42s] Iteration  9: Total net bbox = 4.138e+04 (2.28e+04 1.86e+04)
[07/15 18:51:34     42s]               Est.  stn bbox = 5.107e+04 (2.85e+04 2.25e+04)
[07/15 18:51:34     42s]               cpu = 0:00:00.6 real = 0:00:00.0 mem = 2079.1M
[07/15 18:51:34     42s] OPERPROF: Finished npPlace at level 1, CPU:0.580, REAL:0.586, MEM:2079.1M, EPOCH TIME: 1721083894.736005
[07/15 18:51:34     42s] Legalizing MH Cells... 0 / 0 (level 7)
[07/15 18:51:34     42s] No instances found in the vector
[07/15 18:51:34     42s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2079.1M, DRC: 0)
[07/15 18:51:34     42s] 0 (out of 0) MH cells were successfully legalized.
[07/15 18:51:34     42s] no activity file in design. spp won't run.
[07/15 18:51:34     42s] NP #FI/FS/SF FL/PI: 0/0/0 1220/0
[07/15 18:51:34     42s] no activity file in design. spp won't run.
[07/15 18:51:34     42s] OPERPROF: Starting npPlace at level 1, MEM:2079.1M, EPOCH TIME: 1721083894.742769
[07/15 18:51:34     42s] GP RA stats: MHOnly 0 nrInst 1220 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[07/15 18:51:34     42s] OPERPROF:   Starting npBlockageAwareSnap at level 2, MEM:2095.1M, EPOCH TIME: 1721083894.980182
[07/15 18:51:34     42s] OPERPROF:   Finished npBlockageAwareSnap at level 2, CPU:0.000, REAL:0.000, MEM:2095.1M, EPOCH TIME: 1721083894.980254
[07/15 18:51:34     42s] Iteration 10: Total net bbox = 4.031e+04 (2.20e+04 1.83e+04)
[07/15 18:51:34     42s]               Est.  stn bbox = 4.980e+04 (2.76e+04 2.22e+04)
[07/15 18:51:34     42s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 2095.1M
[07/15 18:51:34     42s] OPERPROF: Finished npPlace at level 1, CPU:0.230, REAL:0.238, MEM:2095.1M, EPOCH TIME: 1721083894.980744
[07/15 18:51:34     42s] Legalizing MH Cells... 0 / 0 (level 8)
[07/15 18:51:34     42s] No instances found in the vector
[07/15 18:51:34     42s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2079.1M, DRC: 0)
[07/15 18:51:34     42s] 0 (out of 0) MH cells were successfully legalized.
[07/15 18:51:34     42s] Move report: Timing Driven Placement moves 1220 insts, mean move: 14.50 um, max move: 66.53 um 
[07/15 18:51:34     42s] 	Max move on inst (FE_OFC8_n_7): (299.60, 163.52) --> (323.11, 120.50)
[07/15 18:51:34     42s] no activity file in design. spp won't run.
[07/15 18:51:34     42s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:2079.1M, EPOCH TIME: 1721083894.983403
[07/15 18:51:34     42s] Saved padding area to DB
[07/15 18:51:34     42s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:2079.1M, EPOCH TIME: 1721083894.983522
[07/15 18:51:34     42s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:0.000, REAL:0.000, MEM:2079.1M, EPOCH TIME: 1721083894.983724
[07/15 18:51:34     42s] OPERPROF:   Starting spMoveGatedClock at level 2, MEM:2079.1M, EPOCH TIME: 1721083894.983935
[07/15 18:51:34     42s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[07/15 18:51:34     42s] OPERPROF:   Finished spMoveGatedClock at level 2, CPU:0.000, REAL:0.000, MEM:2079.1M, EPOCH TIME: 1721083894.984151
[07/15 18:51:34     42s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:51:34     42s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:51:34     42s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2079.1M, EPOCH TIME: 1721083894.984394
[07/15 18:51:34     42s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2079.1M, EPOCH TIME: 1721083894.984467
[07/15 18:51:34     42s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.010, REAL:0.001, MEM:2079.1M, EPOCH TIME: 1721083894.984796
[07/15 18:51:34     42s] 
[07/15 18:51:34     42s] Finished Incremental Placement (cpu=0:00:01.8, real=0:00:01.0, mem=2079.1M)
[07/15 18:51:34     42s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[07/15 18:51:34     42s] Type 'man IMPSP-9025' for more detail.
[07/15 18:51:34     42s] CongRepair sets shifter mode to gplace
[07/15 18:51:34     42s] TDRefine: refinePlace mode is spiral
[07/15 18:51:34     42s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2079.1M, EPOCH TIME: 1721083894.985666
[07/15 18:51:34     42s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2079.1M, EPOCH TIME: 1721083894.985723
[07/15 18:51:34     42s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2079.1M, EPOCH TIME: 1721083894.985797
[07/15 18:51:34     42s] Processing tracks to init pin-track alignment.
[07/15 18:51:34     42s] z: 2, totalTracks: 1
[07/15 18:51:34     42s] z: 4, totalTracks: 1
[07/15 18:51:34     42s] z: 6, totalTracks: 1
[07/15 18:51:34     42s] #spOpts: N=180 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 18:51:34     42s] All LLGs are deleted
[07/15 18:51:34     42s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:51:34     42s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:51:34     42s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:2079.1M, EPOCH TIME: 1721083894.986975
[07/15 18:51:34     42s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:2079.1M, EPOCH TIME: 1721083894.987044
[07/15 18:51:34     42s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2079.1M, EPOCH TIME: 1721083894.987242
[07/15 18:51:34     42s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:51:34     42s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:51:34     42s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:2079.1M, EPOCH TIME: 1721083894.987436
[07/15 18:51:34     42s] Max number of tech site patterns supported in site array is 256.
[07/15 18:51:34     42s] Core basic site is core_ji3v
[07/15 18:51:34     42s] OPERPROF:           Starting spiCheckSiteIfFastDPInitAvailable at level 6, MEM:2079.1M, EPOCH TIME: 1721083894.995996
[07/15 18:51:34     42s] After signature check, allow fast init is true, keep pre-filter is true.
[07/15 18:51:34     42s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/15 18:51:34     42s] OPERPROF:           Finished spiCheckSiteIfFastDPInitAvailable at level 6, CPU:0.000, REAL:0.000, MEM:2079.1M, EPOCH TIME: 1721083894.996188
[07/15 18:51:34     42s] Fast DP-INIT is on for default
[07/15 18:51:34     42s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[07/15 18:51:34     42s] Atter site array init, number of instance map data is 0.
[07/15 18:51:34     42s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.010, REAL:0.009, MEM:2079.1M, EPOCH TIME: 1721083894.996622
[07/15 18:51:34     42s] 
[07/15 18:51:34     42s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:51:34     42s] OPERPROF:         Starting CMU at level 5, MEM:2079.1M, EPOCH TIME: 1721083894.996808
[07/15 18:51:34     42s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.000, MEM:2079.1M, EPOCH TIME: 1721083894.996957
[07/15 18:51:34     42s] 
[07/15 18:51:34     42s] Bad Lib Cell Checking (CMU) is done! (0)
[07/15 18:51:34     42s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.010, REAL:0.010, MEM:2079.1M, EPOCH TIME: 1721083894.997118
[07/15 18:51:34     42s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2079.1M, EPOCH TIME: 1721083894.997160
[07/15 18:51:34     42s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2079.1M, EPOCH TIME: 1721083894.997278
[07/15 18:51:34     42s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2079.1MB).
[07/15 18:51:34     42s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.010, REAL:0.012, MEM:2079.1M, EPOCH TIME: 1721083894.997476
[07/15 18:51:34     42s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.010, REAL:0.012, MEM:2079.1M, EPOCH TIME: 1721083894.997515
[07/15 18:51:34     42s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.6155.2
[07/15 18:51:34     42s] OPERPROF:   Starting RefinePlace at level 2, MEM:2079.1M, EPOCH TIME: 1721083894.997566
[07/15 18:51:34     42s] *** Starting refinePlace (0:00:42.9 mem=2079.1M) ***
[07/15 18:51:34     42s] Total net bbox length = 4.455e+04 (2.608e+04 1.847e+04) (ext = 4.735e+03)
[07/15 18:51:34     42s] 
[07/15 18:51:34     42s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:51:34     42s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/15 18:51:34     42s] (I)      Default pattern map key = aska_dig_default.
[07/15 18:51:34     42s] (I)      Default pattern map key = aska_dig_default.
[07/15 18:51:34     42s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2079.1M, EPOCH TIME: 1721083894.998909
[07/15 18:51:34     42s] Starting refinePlace ...
[07/15 18:51:34     42s] (I)      Default pattern map key = aska_dig_default.
[07/15 18:51:34     42s] (I)      Default pattern map key = aska_dig_default.
[07/15 18:51:35     42s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:2079.1M, EPOCH TIME: 1721083895.000868
[07/15 18:51:35     42s] DDP initSite1 nrRow 45 nrJob 45
[07/15 18:51:35     42s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:2079.1M, EPOCH TIME: 1721083895.000927
[07/15 18:51:35     42s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.000, MEM:2079.1M, EPOCH TIME: 1721083895.001006
[07/15 18:51:35     42s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:2079.1M, EPOCH TIME: 1721083895.001054
[07/15 18:51:35     42s] DDP markSite nrRow 45 nrJob 45
[07/15 18:51:35     42s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.000, REAL:0.000, MEM:2079.1M, EPOCH TIME: 1721083895.001153
[07/15 18:51:35     42s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.000, REAL:0.000, MEM:2079.1M, EPOCH TIME: 1721083895.001196
[07/15 18:51:35     42s]   Spread Effort: high, pre-route mode, useDDP on.
[07/15 18:51:35     42s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:01.0, mem=2079.1MB) @(0:00:42.9 - 0:00:42.9).
[07/15 18:51:35     42s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/15 18:51:35     42s] wireLenOptFixPriorityInst 0 inst fixed
[07/15 18:51:35     42s] Placement tweakage begins.
[07/15 18:51:35     42s] wire length = 5.431e+04
[07/15 18:51:35     42s] wire length = 5.093e+04
[07/15 18:51:35     42s] Placement tweakage ends.
[07/15 18:51:35     42s] Move report: tweak moves 2 insts, mean move: 4.72 um, max move: 4.72 um 
[07/15 18:51:35     42s] 	Max move on inst (FE_OFC63_FE_OFN34_up_switches_7): (349.08, 20.16) --> (344.36, 20.16)
[07/15 18:51:35     42s] 
[07/15 18:51:35     42s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[07/15 18:51:35     43s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7f48abf10ec0.
[07/15 18:51:35     43s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 0 out of 1 thread pools are available.
[07/15 18:51:35     43s] Move report: legalization moves 1220 insts, mean move: 1.79 um, max move: 19.91 um spiral
[07/15 18:51:35     43s] 	Max move on inst (spi1_conf0_meta_reg[21]): (99.11, 148.10) --> (108.08, 159.04)
[07/15 18:51:35     43s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[07/15 18:51:35     43s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[07/15 18:51:35     43s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=2050.1MB) @(0:00:42.9 - 0:00:43.0).
[07/15 18:51:35     43s] Move report: Detail placement moves 1220 insts, mean move: 1.80 um, max move: 19.91 um 
[07/15 18:51:35     43s] 	Max move on inst (spi1_conf0_meta_reg[21]): (99.11, 148.10) --> (108.08, 159.04)
[07/15 18:51:35     43s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 2050.1MB
[07/15 18:51:35     43s] Statistics of distance of Instance movement in refine placement:
[07/15 18:51:35     43s]   maximum (X+Y) =        19.91 um
[07/15 18:51:35     43s]   inst (spi1_conf0_meta_reg[21]) with max move: (99.114, 148.098) -> (108.08, 159.04)
[07/15 18:51:35     43s]   mean    (X+Y) =         1.80 um
[07/15 18:51:35     43s] Summary Report:
[07/15 18:51:35     43s] Instances move: 1220 (out of 1220 movable)
[07/15 18:51:35     43s] Instances flipped: 0
[07/15 18:51:35     43s] Mean displacement: 1.80 um
[07/15 18:51:35     43s] Max displacement: 19.91 um (Instance: spi1_conf0_meta_reg[21]) (99.114, 148.098) -> (108.08, 159.04)
[07/15 18:51:35     43s] 	Length: 27 sites, height: 1 rows, site name: core_ji3v, cell type: DFRRQJI3VX1
[07/15 18:51:35     43s] Total instances moved : 1220
[07/15 18:51:35     43s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.090, REAL:0.087, MEM:2050.1M, EPOCH TIME: 1721083895.086194
[07/15 18:51:35     43s] Total net bbox length = 4.186e+04 (2.314e+04 1.872e+04) (ext = 4.513e+03)
[07/15 18:51:35     43s] Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 2050.1MB
[07/15 18:51:35     43s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:01.0, mem=2050.1MB) @(0:00:42.9 - 0:00:43.0).
[07/15 18:51:35     43s] *** Finished refinePlace (0:00:43.0 mem=2050.1M) ***
[07/15 18:51:35     43s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.6155.2
[07/15 18:51:35     43s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.090, REAL:0.089, MEM:2050.1M, EPOCH TIME: 1721083895.086637
[07/15 18:51:35     43s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2050.1M, EPOCH TIME: 1721083895.086685
[07/15 18:51:35     43s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1220).
[07/15 18:51:35     43s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:51:35     43s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:51:35     43s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:51:35     43s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.000, REAL:0.002, MEM:2047.1M, EPOCH TIME: 1721083895.089153
[07/15 18:51:35     43s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.100, REAL:0.104, MEM:2047.1M, EPOCH TIME: 1721083895.089206
[07/15 18:51:35     43s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2047.1M, EPOCH TIME: 1721083895.089559
[07/15 18:51:35     43s] Starting Early Global Route congestion estimation: mem = 2047.1M
[07/15 18:51:35     43s] (I)      ============================ Layers =============================
[07/15 18:51:35     43s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 18:51:35     43s] (I)      | DB# |  ID |                 Name |      Type | #Masks | Extra |
[07/15 18:51:35     43s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 18:51:35     43s] (I)      |  33 |   0 |                 CONT |       cut |      1 |       |
[07/15 18:51:35     43s] (I)      |   1 |   1 |                 MET1 |      wire |      1 |       |
[07/15 18:51:35     43s] (I)      |  34 |   1 |                 VIA1 |       cut |      1 |       |
[07/15 18:51:35     43s] (I)      |   2 |   2 |                 MET2 |      wire |      1 |       |
[07/15 18:51:35     43s] (I)      |  35 |   2 |                 VIA2 |       cut |      1 |       |
[07/15 18:51:35     43s] (I)      |   3 |   3 |                 MET3 |      wire |      1 |       |
[07/15 18:51:35     43s] (I)      |  36 |   3 |                 VIA3 |       cut |      1 |       |
[07/15 18:51:35     43s] (I)      |   4 |   4 |                 MET4 |      wire |      1 |       |
[07/15 18:51:35     43s] (I)      |  37 |   4 |                VIATP |       cut |      1 |       |
[07/15 18:51:35     43s] (I)      |   5 |   5 |                METTP |      wire |      1 |       |
[07/15 18:51:35     43s] (I)      |  38 |   5 |               VIATPL |       cut |      1 |       |
[07/15 18:51:35     43s] (I)      |   6 |   6 |               METTPL |      wire |      1 |       |
[07/15 18:51:35     43s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 18:51:35     43s] (I)      |  64 |  64 |              OVERLAP |   overlap |        |       |
[07/15 18:51:35     43s] (I)      |  65 |  65 |                 PIMP |   implant |        |       |
[07/15 18:51:35     43s] (I)      |  66 |  66 |                 NIMP |   implant |        |       |
[07/15 18:51:35     43s] (I)      |  67 |  67 |                NWELL |     other |        |    MS |
[07/15 18:51:35     43s] (I)      |  68 |  68 |                 DIFF | diffusion |        |    MS |
[07/15 18:51:35     43s] (I)      |   0 |   0 |                POLY1 |     other |        |    MS |
[07/15 18:51:35     43s] (I)      |  69 |  69 |               LOCKED |     other |        |       |
[07/15 18:51:35     43s] (I)      |  70 |  70 |              LOCKED1 |     other |        |       |
[07/15 18:51:35     43s] (I)      |  71 |  71 |              LOCKED2 |     other |        |       |
[07/15 18:51:35     43s] (I)      |  72 |  72 |              LOCKED3 |     other |        |       |
[07/15 18:51:35     43s] (I)      |  73 |  73 |              LOCKED4 |     other |        |       |
[07/15 18:51:35     43s] (I)      |  74 |  74 |                   MV |     other |        |    MS |
[07/15 18:51:35     43s] (I)      |  75 |  75 |                PWELL |     other |        |    MS |
[07/15 18:51:35     43s] (I)      |  76 |  76 |                  PAD |     other |        |    MS |
[07/15 18:51:35     43s] (I)      |  77 |  77 |                 VIA4 |     other |        |    MS |
[07/15 18:51:35     43s] (I)      |  78 |  78 |                 SBLK |     other |        |    MS |
[07/15 18:51:35     43s] (I)      |  79 |  79 |                NOPIM |     other |        |    MS |
[07/15 18:51:35     43s] (I)      |  80 |  80 |                 CAPM |     other |        |    MS |
[07/15 18:51:35     43s] (I)      |  81 |  81 |                 MET5 |     other |        |    MS |
[07/15 18:51:35     43s] (I)      |  82 |  82 |                  LDP |     other |        |    MS |
[07/15 18:51:35     43s] (I)      |  83 |  83 |                NODRC |     other |        |    MS |
[07/15 18:51:35     43s] (I)      |  84 |  84 |               DIODEF |     other |        |    MS |
[07/15 18:51:35     43s] (I)      |  85 |  85 |                  ESD |     other |        |    MS |
[07/15 18:51:35     43s] (I)      |  86 |  86 |                  LDN |     other |        |    MS |
[07/15 18:51:35     43s] (I)      |  87 |  87 |                   CF |     other |        |    MS |
[07/15 18:51:35     43s] (I)      |  88 |  88 |                 HRES |     other |        |    MS |
[07/15 18:51:35     43s] (I)      |  89 |  89 |                  ALN |     other |        |    MS |
[07/15 18:51:35     43s] (I)      |  90 |  90 |               DNWELL |     other |        |    MS |
[07/15 18:51:35     43s] (I)      |  91 |  91 |                 IOID |     other |        |    MS |
[07/15 18:51:35     43s] (I)      |  92 |  92 |                 MRES |     other |        |    MS |
[07/15 18:51:35     43s] (I)      |  93 |  93 |                  NW1 |     other |        |    MS |
[07/15 18:51:35     43s] (I)      |  94 |  94 |                  PW1 |     other |        |    MS |
[07/15 18:51:35     43s] (I)      |  95 |  95 |                  NW2 |     other |        |    MS |
[07/15 18:51:35     43s] (I)      |  96 |  96 |                  PW2 |     other |        |    MS |
[07/15 18:51:35     43s] (I)      |  97 |  97 |               BLKALL |     other |        |    MS |
[07/15 18:51:35     43s] (I)      |  98 |  98 |               BIPDEF |     other |        |    MS |
[07/15 18:51:35     43s] (I)      |  99 |  99 |                 NIFE |     other |        |    MS |
[07/15 18:51:35     43s] (I)      | 100 | 100 |               SUBCUT |     other |        |    MS |
[07/15 18:51:35     43s] (I)      | 101 | 101 |               FAMARK |     other |        |    MS |
[07/15 18:51:35     43s] (I)      | 102 | 102 |               RESDEF |     other |        |    MS |
[07/15 18:51:35     43s] (I)      | 103 | 103 |               CAPDEF |     other |        |    MS |
[07/15 18:51:35     43s] (I)      | 104 | 104 |               INDDEF |     other |        |    MS |
[07/15 18:51:35     43s] (I)      | 105 | 105 |                  RAC |     other |        |    MS |
[07/15 18:51:35     43s] (I)      | 106 | 106 |                XFLAY |     other |        |    MS |
[07/15 18:51:35     43s] (I)      | 107 | 107 |                HVGOX |     other |        |    MS |
[07/15 18:51:35     43s] (I)      | 108 | 108 |              HVPWELL |     other |        |    MS |
[07/15 18:51:35     43s] (I)      | 109 | 109 |              HVNWELL |     other |        |    MS |
[07/15 18:51:35     43s] (I)      | 110 | 110 |                  SOI |     other |        |    MS |
[07/15 18:51:35     43s] (I)      | 111 | 111 |                  PDD |     other |        |    MS |
[07/15 18:51:35     43s] (I)      | 112 | 112 |                  SCI |     other |        |    MS |
[07/15 18:51:35     43s] (I)      | 113 | 113 |                  SSD |     other |        |    MS |
[07/15 18:51:35     43s] (I)      | 114 | 114 |                 DEPL |     other |        |    MS |
[07/15 18:51:35     43s] (I)      | 115 | 115 |                  LPM |     other |        |    MS |
[07/15 18:51:35     43s] (I)      | 116 | 116 |                  LNM |     other |        |    MS |
[07/15 18:51:35     43s] (I)      | 117 | 117 |                ISOPW |     other |        |    MS |
[07/15 18:51:35     43s] (I)      | 118 | 118 |                  SOC |     other |        |    MS |
[07/15 18:51:35     43s] (I)      | 119 | 119 |                 DMOS |     other |        |    MS |
[07/15 18:51:35     43s] (I)      | 120 | 120 |               DEVLBL |     other |        |    MS |
[07/15 18:51:35     43s] (I)      | 121 | 121 |             DNWELLMV |     other |        |    MS |
[07/15 18:51:35     43s] (I)      | 122 | 122 |                PWBLK |     other |        |    MS |
[07/15 18:51:35     43s] (I)      | 123 | 123 |               PHODEF |     other |        |    MS |
[07/15 18:51:35     43s] (I)      | 124 | 124 |                  LNO |     other |        |    MS |
[07/15 18:51:35     43s] (I)      | 125 | 125 |                 VIA5 |     other |        |    MS |
[07/15 18:51:35     43s] (I)      | 126 | 126 |                 MET6 |     other |        |    MS |
[07/15 18:51:35     43s] (I)      | 127 | 127 |               HVDEPL |     other |        |    MS |
[07/15 18:51:35     43s] (I)      | 128 | 128 |              CAPM23F |     other |        |    MS |
[07/15 18:51:35     43s] (I)      | 129 | 129 |             CAPMH23F |     other |        |    MS |
[07/15 18:51:35     43s] (I)      | 130 | 130 |              CAPM34F |     other |        |    MS |
[07/15 18:51:35     43s] (I)      | 131 | 131 |             CAPMH34F |     other |        |    MS |
[07/15 18:51:35     43s] (I)      | 132 | 132 |              CAPM45F |     other |        |    MS |
[07/15 18:51:35     43s] (I)      | 133 | 133 |             CAPMH45F |     other |        |    MS |
[07/15 18:51:35     43s] (I)      | 134 | 134 |              CAPM56F |     other |        |    MS |
[07/15 18:51:35     43s] (I)      | 135 | 135 |             CAPMH56F |     other |        |    MS |
[07/15 18:51:35     43s] (I)      | 136 | 136 |                CAPM2 |     other |        |    MS |
[07/15 18:51:35     43s] (I)      | 137 | 137 |                CAPM3 |     other |        |    MS |
[07/15 18:51:35     43s] (I)      | 138 | 138 |                  DNC |     other |        |    MS |
[07/15 18:51:35     43s] (I)      | 139 | 139 |                  DPC |     other |        |    MS |
[07/15 18:51:35     43s] (I)      | 140 | 140 |                LNDEV |     other |        |    MS |
[07/15 18:51:35     43s] (I)      | 141 | 141 |                  HNW |     other |        |    MS |
[07/15 18:51:35     43s] (I)      | 142 | 142 |                  NDF |     other |        |    MS |
[07/15 18:51:35     43s] (I)      | 143 | 143 |                  PDF |     other |        |    MS |
[07/15 18:51:35     43s] (I)      | 144 | 144 |                  DTI |     other |        |    MS |
[07/15 18:51:35     43s] (I)      | 145 | 145 |                UVWIN |     other |        |    MS |
[07/15 18:51:35     43s] (I)      | 146 | 146 |               ANODOP |     other |        |    MS |
[07/15 18:51:35     43s] (I)      | 147 | 147 |               CATDOP |     other |        |    MS |
[07/15 18:51:35     43s] (I)      | 148 | 148 |                  AML |     other |        |    MS |
[07/15 18:51:35     43s] (I)      | 149 | 149 |                BNIMP |     other |        |    MS |
[07/15 18:51:35     43s] (I)      | 150 | 150 |                  LPW |     other |        |    MS |
[07/15 18:51:35     43s] (I)      | 151 | 151 |                  LNW |     other |        |    MS |
[07/15 18:51:35     43s] (I)      | 152 | 152 |                   BP |     other |        |    MS |
[07/15 18:51:35     43s] (I)      | 153 | 153 |                CAPMH |     other |        |    MS |
[07/15 18:51:35     43s] (I)      | 154 | 154 |               CAPMH2 |     other |        |    MS |
[07/15 18:51:35     43s] (I)      | 155 | 155 |               CAPMH3 |     other |        |    MS |
[07/15 18:51:35     43s] (I)      | 156 | 156 |               LDDBLK |     other |        |    MS |
[07/15 18:51:35     43s] (I)      | 157 | 157 |                  STI |     other |        |    MS |
[07/15 18:51:35     43s] (I)      | 158 | 158 |                  LVT |     other |        |    MS |
[07/15 18:51:35     43s] (I)      | 159 | 159 |               NWELL3 |     other |        |    MS |
[07/15 18:51:35     43s] (I)      | 160 | 160 |               PWELL3 |     other |        |    MS |
[07/15 18:51:35     43s] (I)      | 161 | 161 |                ngate |     other |        |    MS |
[07/15 18:51:35     43s] (I)      | 162 | 162 |                pgate |     other |        |    MS |
[07/15 18:51:35     43s] (I)      | 163 | 163 |                  sub |     other |        |    MS |
[07/15 18:51:35     43s] (I)      | 164 | 164 |              polyres |     other |        |    MS |
[07/15 18:51:35     43s] (I)      | 165 | 165 |               allres |     other |        |    MS |
[07/15 18:51:35     43s] (I)      | 166 | 166 |                  nsd |     other |        |    MS |
[07/15 18:51:35     43s] (I)      | 167 | 167 |                  psd |     other |        |    MS |
[07/15 18:51:35     43s] (I)      | 168 | 168 |               SUBEXT |     other |        |    MS |
[07/15 18:51:35     43s] (I)      | 169 | 169 |               SUBDEV |     other |        |    MS |
[07/15 18:51:35     43s] (I)      | 170 | 170 |                NGIMP |     other |        |    MS |
[07/15 18:51:35     43s] (I)      | 171 | 171 |                  ULN |     other |        |    MS |
[07/15 18:51:35     43s] (I)      | 172 | 172 |                 PPLN |     other |        |    MS |
[07/15 18:51:35     43s] (I)      | 173 | 173 |                 NNLN |     other |        |    MS |
[07/15 18:51:35     43s] (I)      | 174 | 174 |                 NWLN |     other |        |    MS |
[07/15 18:51:35     43s] (I)      | 175 | 175 |                 PWLN |     other |        |    MS |
[07/15 18:51:35     43s] (I)      | 176 | 176 |               NWELL5 |     other |        |    MS |
[07/15 18:51:35     43s] (I)      | 177 | 177 |               PWELL5 |     other |        |    MS |
[07/15 18:51:35     43s] (I)      | 178 | 178 |                  SVT |     other |        |    MS |
[07/15 18:51:35     43s] (I)      | 179 | 179 |               CORNER |     other |        |    MS |
[07/15 18:51:35     43s] (I)      | 180 | 180 |               PIMIDE |     other |        |    MS |
[07/15 18:51:35     43s] (I)      | 181 | 181 |                 EMIR |     other |        |    MS |
[07/15 18:51:35     43s] (I)      | 182 | 182 |             DONOTUSE |     other |        |    MS |
[07/15 18:51:35     43s] (I)      | 183 | 183 |          LOCKED_slot |     other |        |       |
[07/15 18:51:35     43s] (I)      | 184 | 184 |         LOCKED1_slot |     other |        |       |
[07/15 18:51:35     43s] (I)      | 185 | 185 |         LOCKED2_slot |     other |        |       |
[07/15 18:51:35     43s] (I)      | 186 | 186 |         LOCKED3_slot |     other |        |       |
[07/15 18:51:35     43s] (I)      | 187 | 187 |         LOCKED4_slot |     other |        |       |
[07/15 18:51:35     43s] (I)      | 188 | 188 |           POLY1_slot |     other |        |       |
[07/15 18:51:35     43s] (I)      | 189 | 189 |            MET1_slot |     other |        |       |
[07/15 18:51:35     43s] (I)      | 190 | 190 |            VIA1_slot |     other |        |       |
[07/15 18:51:35     43s] (I)      | 191 | 191 |            MET2_slot |     other |        |       |
[07/15 18:51:35     43s] (I)      | 192 | 192 |            VIA2_slot |     other |        |       |
[07/15 18:51:35     43s] (I)      | 193 | 193 |            MET3_slot |     other |        |       |
[07/15 18:51:35     43s] (I)      | 194 | 194 |            VIA3_slot |     other |        |       |
[07/15 18:51:35     43s] (I)      | 195 | 195 |            MET4_slot |     other |        |       |
[07/15 18:51:35     43s] (I)      | 196 | 196 |           VIATP_slot |     other |        |       |
[07/15 18:51:35     43s] (I)      | 197 | 197 |           METTP_slot |     other |        |       |
[07/15 18:51:35     43s] (I)      | 198 | 198 |          VIATPL_slot |     other |        |       |
[07/15 18:51:35     43s] (I)      | 199 | 199 |          METTPL_slot |     other |        |       |
[07/15 18:51:35     43s] (I)      | 200 | 200 |             Unrouted |     other |        |       |
[07/15 18:51:35     43s] (I)      | 201 | 201 |             Canplace |     other |        |       |
[07/15 18:51:35     43s] (I)      | 202 | 202 |         Cannotoccupy |     other |        |       |
[07/15 18:51:35     43s] (I)      | 203 | 203 |                Group |     other |        |       |
[07/15 18:51:35     43s] (I)      | 204 | 204 |                  Row |     other |        |       |
[07/15 18:51:35     43s] (I)      | 205 | 205 |               marker |     other |        |       |
[07/15 18:51:35     43s] (I)      | 206 | 206 |         changedLayer |     other |        |       |
[07/15 18:51:35     43s] (I)      | 207 | 207 |           designFlow |     other |        |       |
[07/15 18:51:35     43s] (I)      | 208 | 208 |                unset |     other |        |       |
[07/15 18:51:35     43s] (I)      | 209 | 209 |              unknown |     other |        |       |
[07/15 18:51:35     43s] (I)      | 210 | 210 |               supply |     other |        |       |
[07/15 18:51:35     43s] (I)      | 211 | 211 |                spike |     other |        |       |
[07/15 18:51:35     43s] (I)      | 212 | 212 |               resist |     other |        |       |
[07/15 18:51:35     43s] (I)      | 213 | 213 |                  hiz |     other |        |       |
[07/15 18:51:35     43s] (I)      | 214 | 214 |                drive |     other |        |       |
[07/15 18:51:35     43s] (I)      | 215 | 215 |               select |     other |        |       |
[07/15 18:51:35     43s] (I)      | 216 | 216 |               hilite |     other |        |       |
[07/15 18:51:35     43s] (I)      | 217 | 217 |                   y9 |     other |        |       |
[07/15 18:51:35     43s] (I)      | 218 | 218 |                   y8 |     other |        |       |
[07/15 18:51:35     43s] (I)      | 219 | 219 |                   y7 |     other |        |       |
[07/15 18:51:35     43s] (I)      | 220 | 220 |                   y6 |     other |        |       |
[07/15 18:51:35     43s] (I)      | 221 | 221 |                   y5 |     other |        |       |
[07/15 18:51:35     43s] (I)      | 222 | 222 |                   y4 |     other |        |       |
[07/15 18:51:35     43s] (I)      | 223 | 223 |                   y3 |     other |        |       |
[07/15 18:51:35     43s] (I)      | 224 | 224 |                   y2 |     other |        |       |
[07/15 18:51:35     43s] (I)      | 225 | 225 |                   y1 |     other |        |       |
[07/15 18:51:35     43s] (I)      | 226 | 226 |                   y0 |     other |        |       |
[07/15 18:51:35     43s] (I)      | 227 | 227 |              stretch |     other |        |       |
[07/15 18:51:35     43s] (I)      | 228 | 228 |                 snap |     other |        |       |
[07/15 18:51:35     43s] (I)      | 229 | 229 |            edgeLayer |     other |        |       |
[07/15 18:51:35     43s] (I)      | 230 | 230 |                 axis |     other |        |       |
[07/15 18:51:35     43s] (I)      | 231 | 231 |                  pin |     other |        |       |
[07/15 18:51:35     43s] (I)      | 232 | 232 |                 wire |     other |        |       |
[07/15 18:51:35     43s] (I)      | 233 | 233 |               device |     other |        |       |
[07/15 18:51:35     43s] (I)      | 234 | 234 |               border |     other |        |       |
[07/15 18:51:35     43s] (I)      | 235 | 235 |                 text |     other |        |       |
[07/15 18:51:35     43s] (I)      | 236 | 236 |            softFence |     other |        |       |
[07/15 18:51:35     43s] (I)      | 237 | 237 |            hardFence |     other |        |       |
[07/15 18:51:35     43s] (I)      | 238 | 238 |                align |     other |        |       |
[07/15 18:51:35     43s] (I)      | 239 | 239 |           prBoundary |     other |        |       |
[07/15 18:51:35     43s] (I)      | 240 | 240 |             instance |     other |        |       |
[07/15 18:51:35     43s] (I)      | 241 | 241 |             annotate |     other |        |       |
[07/15 18:51:35     43s] (I)      | 242 | 242 |                 grid |     other |        |       |
[07/15 18:51:35     43s] (I)      | 243 | 243 |           background |     other |        |       |
[07/15 18:51:35     43s] (I)      | 244 | 244 |            substrate |     other |        |       |
[07/15 18:51:35     43s] (I)      | 245 | 245 |     solderMaskBottom |     other |        |       |
[07/15 18:51:35     43s] (I)      | 246 | 246 |    beginGenericLayer |     other |        |       |
[07/15 18:51:35     43s] (I)      | 247 | 247 | internalGenericLayer |     other |        |       |
[07/15 18:51:35     43s] (I)      | 248 | 248 |      endGenericLayer |     other |        |       |
[07/15 18:51:35     43s] (I)      | 249 | 249 |        solderMaskTop |     other |        |       |
[07/15 18:51:35     43s] (I)      | 250 | 250 |                drill |     other |        |       |
[07/15 18:51:35     43s] (I)      | 251 | 251 |             wirebond |     other |        |       |
[07/15 18:51:35     43s] (I)      | 252 | 252 |  wirebondFingerGuide |     other |        |       |
[07/15 18:51:35     43s] (I)      | 253 | 253 |     assemblyBoundary |     other |        |       |
[07/15 18:51:35     43s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 18:51:35     43s] (I)      Started Import and model ( Curr Mem: 2047.12 MB )
[07/15 18:51:35     43s] (I)      Default pattern map key = aska_dig_default.
[07/15 18:51:35     43s] (I)      == Non-default Options ==
[07/15 18:51:35     43s] (I)      Maximum routing layer                              : 4
[07/15 18:51:35     43s] (I)      Number of threads                                  : 1
[07/15 18:51:35     43s] (I)      Use non-blocking free Dbs wires                    : false
[07/15 18:51:35     43s] (I)      Method to set GCell size                           : row
[07/15 18:51:35     43s] (I)      Counted 402 PG shapes. We will not process PG shapes layer by layer.
[07/15 18:51:35     43s] (I)      Use row-based GCell size
[07/15 18:51:35     43s] (I)      Use row-based GCell align
[07/15 18:51:35     43s] (I)      layer 0 area = 202000
[07/15 18:51:35     43s] (I)      layer 1 area = 202000
[07/15 18:51:35     43s] (I)      layer 2 area = 202000
[07/15 18:51:35     43s] (I)      layer 3 area = 202000
[07/15 18:51:35     43s] (I)      GCell unit size   : 4480
[07/15 18:51:35     43s] (I)      GCell multiplier  : 1
[07/15 18:51:35     43s] (I)      GCell row height  : 4480
[07/15 18:51:35     43s] (I)      Actual row height : 4480
[07/15 18:51:35     43s] (I)      GCell align ref   : 20160 20160
[07/15 18:51:35     43s] [NR-eGR] Track table information for default rule: 
[07/15 18:51:35     43s] [NR-eGR] MET1 has single uniform track structure
[07/15 18:51:35     43s] [NR-eGR] MET2 has single uniform track structure
[07/15 18:51:35     43s] [NR-eGR] MET3 has single uniform track structure
[07/15 18:51:35     43s] [NR-eGR] MET4 has single uniform track structure
[07/15 18:51:35     43s] [NR-eGR] METTP has single uniform track structure
[07/15 18:51:35     43s] [NR-eGR] METTPL has single uniform track structure
[07/15 18:51:35     43s] (I)      ================= Default via ==================
[07/15 18:51:35     43s] (I)      +---+--------------------+---------------------+
[07/15 18:51:35     43s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut     |
[07/15 18:51:35     43s] (I)      +---+--------------------+---------------------+
[07/15 18:51:35     43s] (I)      | 1 |    2  VIA1_Y_so    |   32  VIA1_CV1_hd   |
[07/15 18:51:35     43s] (I)      | 2 |   38  VIA2_so      |   61  VIA2_CV1_so   |
[07/15 18:51:35     43s] (I)      | 3 |   74  VIA3_so      |   93  VIA3_CH2_so   |
[07/15 18:51:35     43s] (I)      | 4 |  117  VIATPne_Y_so |  132  VIATP_CH2s_so |
[07/15 18:51:35     43s] (I)      | 5 |  145  VIATPL_so    |  150  VIATPL_CV_so  |
[07/15 18:51:35     43s] (I)      +---+--------------------+---------------------+
[07/15 18:51:35     43s] [NR-eGR] Read 260 PG shapes
[07/15 18:51:35     43s] [NR-eGR] Read 0 clock shapes
[07/15 18:51:35     43s] [NR-eGR] Read 0 other shapes
[07/15 18:51:35     43s] [NR-eGR] #Routing Blockages  : 0
[07/15 18:51:35     43s] [NR-eGR] #Instance Blockages : 0
[07/15 18:51:35     43s] [NR-eGR] #PG Blockages       : 260
[07/15 18:51:35     43s] [NR-eGR] #Halo Blockages     : 0
[07/15 18:51:35     43s] [NR-eGR] #Boundary Blockages : 0
[07/15 18:51:35     43s] [NR-eGR] #Clock Blockages    : 0
[07/15 18:51:35     43s] [NR-eGR] #Other Blockages    : 0
[07/15 18:51:35     43s] (I)      Design has 0 blackboxes considered as all layer blockages.
[07/15 18:51:35     43s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[07/15 18:51:35     43s] [NR-eGR] Read 1254 nets ( ignored 0 )
[07/15 18:51:35     43s] (I)      early_global_route_priority property id does not exist.
[07/15 18:51:35     43s] (I)      Read Num Blocks=260  Num Prerouted Wires=0  Num CS=0
[07/15 18:51:35     43s] (I)      Layer 1 (V) : #blockages 260 : #preroutes 0
[07/15 18:51:35     43s] (I)      Layer 2 (H) : #blockages 0 : #preroutes 0
[07/15 18:51:35     43s] (I)      Layer 3 (V) : #blockages 0 : #preroutes 0
[07/15 18:51:35     43s] (I)      Number of ignored nets                =      0
[07/15 18:51:35     43s] (I)      Number of connected nets              =      0
[07/15 18:51:35     43s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[07/15 18:51:35     43s] (I)      Number of clock nets                  =      2.  Ignored: No
[07/15 18:51:35     43s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[07/15 18:51:35     43s] (I)      Number of special nets                =      0.  Ignored: Yes
[07/15 18:51:35     43s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[07/15 18:51:35     43s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[07/15 18:51:35     43s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[07/15 18:51:35     43s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[07/15 18:51:35     43s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[07/15 18:51:35     43s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[07/15 18:51:35     43s] (I)      Ndr track 0 does not exist
[07/15 18:51:35     43s] (I)      ---------------------Grid Graph Info--------------------
[07/15 18:51:35     43s] (I)      Routing area        : (0, 0) - (445200, 241920)
[07/15 18:51:35     43s] (I)      Core area           : (20160, 20160) - (425040, 221760)
[07/15 18:51:35     43s] (I)      Site width          :   560  (dbu)
[07/15 18:51:35     43s] (I)      Row height          :  4480  (dbu)
[07/15 18:51:35     43s] (I)      GCell row height    :  4480  (dbu)
[07/15 18:51:35     43s] (I)      GCell width         :  4480  (dbu)
[07/15 18:51:35     43s] (I)      GCell height        :  4480  (dbu)
[07/15 18:51:35     43s] (I)      Grid                :    99    54     4
[07/15 18:51:35     43s] (I)      Layer numbers       :     1     2     3     4
[07/15 18:51:35     43s] (I)      Vertical capacity   :     0  4480     0  4480
[07/15 18:51:35     43s] (I)      Horizontal capacity :     0     0  4480     0
[07/15 18:51:35     43s] (I)      Default wire width  :   230   280   280   280
[07/15 18:51:35     43s] (I)      Default wire space  :   230   280   280   280
[07/15 18:51:35     43s] (I)      Default wire pitch  :   460   560   560   560
[07/15 18:51:35     43s] (I)      Default pitch size  :   460   560   560   560
[07/15 18:51:35     43s] (I)      First track coord   :   280   280   280   280
[07/15 18:51:35     43s] (I)      Num tracks per GCell:  9.74  8.00  8.00  8.00
[07/15 18:51:35     43s] (I)      Total num of tracks :   432   795   432   795
[07/15 18:51:35     43s] (I)      Num of masks        :     1     1     1     1
[07/15 18:51:35     43s] (I)      Num of trim masks   :     0     0     0     0
[07/15 18:51:35     43s] (I)      --------------------------------------------------------
[07/15 18:51:35     43s] 
[07/15 18:51:35     43s] [NR-eGR] ============ Routing rule table ============
[07/15 18:51:35     43s] [NR-eGR] Rule id: 0  Nets: 1254
[07/15 18:51:35     43s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[07/15 18:51:35     43s] (I)                    Layer    2    3    4 
[07/15 18:51:35     43s] (I)                    Pitch  560  560  560 
[07/15 18:51:35     43s] (I)             #Used tracks    1    1    1 
[07/15 18:51:35     43s] (I)       #Fully used tracks    1    1    1 
[07/15 18:51:35     43s] [NR-eGR] ========================================
[07/15 18:51:35     43s] [NR-eGR] 
[07/15 18:51:35     43s] (I)      =============== Blocked Tracks ===============
[07/15 18:51:35     43s] (I)      +-------+---------+----------+---------------+
[07/15 18:51:35     43s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[07/15 18:51:35     43s] (I)      +-------+---------+----------+---------------+
[07/15 18:51:35     43s] (I)      |     1 |       0 |        0 |         0.00% |
[07/15 18:51:35     43s] (I)      |     2 |   42930 |     6090 |        14.19% |
[07/15 18:51:35     43s] (I)      |     3 |   42768 |        0 |         0.00% |
[07/15 18:51:35     43s] (I)      |     4 |   42930 |        0 |         0.00% |
[07/15 18:51:35     43s] (I)      +-------+---------+----------+---------------+
[07/15 18:51:35     43s] (I)      Finished Import and model ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2047.12 MB )
[07/15 18:51:35     43s] (I)      Reset routing kernel
[07/15 18:51:35     43s] (I)      Started Global Routing ( Curr Mem: 2047.12 MB )
[07/15 18:51:35     43s] (I)      totalPins=4866  totalGlobalPin=4760 (97.82%)
[07/15 18:51:35     43s] (I)      total 2D Cap : 122538 = (42768 H, 79770 V)
[07/15 18:51:35     43s] [NR-eGR] Layer group 1: route 1254 net(s) in layer range [2, 4]
[07/15 18:51:35     43s] (I)      
[07/15 18:51:35     43s] (I)      ============  Phase 1a Route ============
[07/15 18:51:35     43s] (I)      Usage: 11007 = (5818 H, 5189 V) = (13.60% H, 6.50% V) = (2.606e+04um H, 2.325e+04um V)
[07/15 18:51:35     43s] (I)      
[07/15 18:51:35     43s] (I)      ============  Phase 1b Route ============
[07/15 18:51:35     43s] (I)      Usage: 11007 = (5818 H, 5189 V) = (13.60% H, 6.50% V) = (2.606e+04um H, 2.325e+04um V)
[07/15 18:51:35     43s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.931136e+04um
[07/15 18:51:35     43s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[07/15 18:51:35     43s] (I)      Congestion threshold : each 60.00, sum 90.00
[07/15 18:51:35     43s] (I)      
[07/15 18:51:35     43s] (I)      ============  Phase 1c Route ============
[07/15 18:51:35     43s] (I)      Usage: 11007 = (5818 H, 5189 V) = (13.60% H, 6.50% V) = (2.606e+04um H, 2.325e+04um V)
[07/15 18:51:35     43s] (I)      
[07/15 18:51:35     43s] (I)      ============  Phase 1d Route ============
[07/15 18:51:35     43s] (I)      Usage: 11007 = (5818 H, 5189 V) = (13.60% H, 6.50% V) = (2.606e+04um H, 2.325e+04um V)
[07/15 18:51:35     43s] (I)      
[07/15 18:51:35     43s] (I)      ============  Phase 1e Route ============
[07/15 18:51:35     43s] (I)      Usage: 11007 = (5818 H, 5189 V) = (13.60% H, 6.50% V) = (2.606e+04um H, 2.325e+04um V)
[07/15 18:51:35     43s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.931136e+04um
[07/15 18:51:35     43s] (I)      
[07/15 18:51:35     43s] (I)      ============  Phase 1l Route ============
[07/15 18:51:35     43s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[07/15 18:51:35     43s] (I)      Layer  2:      36109      6646         2        4016       37960    ( 9.57%) 
[07/15 18:51:35     43s] (I)      Layer  3:      42336      5882         0           0       42336    ( 0.00%) 
[07/15 18:51:35     43s] (I)      Layer  4:      42135       438         0           0       41976    ( 0.00%) 
[07/15 18:51:35     43s] (I)      Total:        120580     12966         2        4016      122272    ( 3.18%) 
[07/15 18:51:35     43s] (I)      
[07/15 18:51:35     43s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[07/15 18:51:35     43s] [NR-eGR]                        OverCon            
[07/15 18:51:35     43s] [NR-eGR]                         #Gcell     %Gcell
[07/15 18:51:35     43s] [NR-eGR]        Layer               (1)    OverCon
[07/15 18:51:35     43s] [NR-eGR] ----------------------------------------------
[07/15 18:51:35     43s] [NR-eGR]    MET1 ( 1)         0( 0.00%)   ( 0.00%) 
[07/15 18:51:35     43s] [NR-eGR]    MET2 ( 2)         2( 0.04%)   ( 0.04%) 
[07/15 18:51:35     43s] [NR-eGR]    MET3 ( 3)         0( 0.00%)   ( 0.00%) 
[07/15 18:51:35     43s] [NR-eGR]    MET4 ( 4)         0( 0.00%)   ( 0.00%) 
[07/15 18:51:35     43s] [NR-eGR] ----------------------------------------------
[07/15 18:51:35     43s] [NR-eGR]        Total         2( 0.01%)   ( 0.01%) 
[07/15 18:51:35     43s] [NR-eGR] 
[07/15 18:51:35     43s] (I)      Finished Global Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2055.12 MB )
[07/15 18:51:35     43s] (I)      total 2D Cap : 122538 = (42768 H, 79770 V)
[07/15 18:51:35     43s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[07/15 18:51:35     43s] Early Global Route congestion estimation runtime: 0.03 seconds, mem = 2055.1M
[07/15 18:51:35     43s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.030, REAL:0.033, MEM:2055.1M, EPOCH TIME: 1721083895.122281
[07/15 18:51:35     43s] OPERPROF: Starting HotSpotCal at level 1, MEM:2055.1M, EPOCH TIME: 1721083895.122322
[07/15 18:51:35     43s] [hotspot] +------------+---------------+---------------+
[07/15 18:51:35     43s] [hotspot] |            |   max hotspot | total hotspot |
[07/15 18:51:35     43s] [hotspot] +------------+---------------+---------------+
[07/15 18:51:35     43s] [hotspot] | normalized |          0.00 |          0.00 |
[07/15 18:51:35     43s] [hotspot] +------------+---------------+---------------+
[07/15 18:51:35     43s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[07/15 18:51:35     43s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[07/15 18:51:35     43s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.001, MEM:2071.1M, EPOCH TIME: 1721083895.123094
[07/15 18:51:35     43s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:2071.1M, EPOCH TIME: 1721083895.123205
[07/15 18:51:35     43s] Starting Early Global Route wiring: mem = 2071.1M
[07/15 18:51:35     43s] (I)      ============= Track Assignment ============
[07/15 18:51:35     43s] (I)      Started Track Assignment (1T) ( Curr Mem: 2071.12 MB )
[07/15 18:51:35     43s] (I)      Initialize Track Assignment ( max pin layer : 6 )
[07/15 18:51:35     43s] (I)      Run Multi-thread track assignment
[07/15 18:51:35     43s] (I)      Finished Track Assignment (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2071.12 MB )
[07/15 18:51:35     43s] (I)      Started Export ( Curr Mem: 2071.12 MB )
[07/15 18:51:35     43s] [NR-eGR]                 Length (um)   Vias 
[07/15 18:51:35     43s] [NR-eGR] -----------------------------------
[07/15 18:51:35     43s] [NR-eGR]  MET1    (1H)             0   4786 
[07/15 18:51:35     43s] [NR-eGR]  MET2    (2V)         23270   6834 
[07/15 18:51:35     43s] [NR-eGR]  MET3    (3H)         26789    280 
[07/15 18:51:35     43s] [NR-eGR]  MET4    (4V)          2094      0 
[07/15 18:51:35     43s] [NR-eGR]  METTP   (5H)             0      0 
[07/15 18:51:35     43s] [NR-eGR]  METTPL  (6V)             0      0 
[07/15 18:51:35     43s] [NR-eGR] -----------------------------------
[07/15 18:51:35     43s] [NR-eGR]          Total        52153  11900 
[07/15 18:51:35     43s] [NR-eGR] --------------------------------------------------------------------------
[07/15 18:51:35     43s] [NR-eGR] Total half perimeter of net bounding box: 41863um
[07/15 18:51:35     43s] [NR-eGR] Total length: 52153um, number of vias: 11900
[07/15 18:51:35     43s] [NR-eGR] --------------------------------------------------------------------------
[07/15 18:51:35     43s] [NR-eGR] Total eGR-routed clock nets wire length: 3531um, number of vias: 911
[07/15 18:51:35     43s] [NR-eGR] --------------------------------------------------------------------------
[07/15 18:51:35     43s] (I)      Finished Export ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2071.12 MB )
[07/15 18:51:35     43s] Early Global Route wiring runtime: 0.02 seconds, mem = 2071.1M
[07/15 18:51:35     43s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.020, REAL:0.017, MEM:2071.1M, EPOCH TIME: 1721083895.139834
[07/15 18:51:35     43s] 0 delay mode for cte disabled.
[07/15 18:51:35     43s] SKP cleared!
[07/15 18:51:35     43s] 
[07/15 18:51:35     43s] *** Finished incrementalPlace (cpu=0:00:02.0, real=0:00:02.0)***
[07/15 18:51:35     43s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2071.1M, EPOCH TIME: 1721083895.148650
[07/15 18:51:35     43s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:51:35     43s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:51:35     43s] All LLGs are deleted
[07/15 18:51:35     43s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:51:35     43s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:51:35     43s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2071.1M, EPOCH TIME: 1721083895.148732
[07/15 18:51:35     43s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2071.1M, EPOCH TIME: 1721083895.148781
[07/15 18:51:35     43s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:2071.1M, EPOCH TIME: 1721083895.149106
[07/15 18:51:35     43s] Start to check current routing status for nets...
[07/15 18:51:35     43s] All nets are already routed correctly.
[07/15 18:51:35     43s] End to check current routing status for nets (mem=2071.1M)
[07/15 18:51:35     43s] Extraction called for design 'aska_dig' of instances=1220 and nets=1281 using extraction engine 'preRoute' .
[07/15 18:51:35     43s] PreRoute RC Extraction called for design aska_dig.
[07/15 18:51:35     43s] RC Extraction called in multi-corner(2) mode.
[07/15 18:51:35     43s] RCMode: PreRoute
[07/15 18:51:35     43s]       RC Corner Indexes            0       1   
[07/15 18:51:35     43s] Capacitance Scaling Factor   : 1.00000 1.00000 
[07/15 18:51:35     43s] Resistance Scaling Factor    : 1.00000 1.00000 
[07/15 18:51:35     43s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[07/15 18:51:35     43s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[07/15 18:51:35     43s] Shrink Factor                : 1.00000
[07/15 18:51:35     43s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[07/15 18:51:35     43s] Using capacitance table file ...
[07/15 18:51:35     43s] 
[07/15 18:51:35     43s] Trim Metal Layers:
[07/15 18:51:35     43s] LayerId::1 widthSet size::4
[07/15 18:51:35     43s] LayerId::2 widthSet size::4
[07/15 18:51:35     43s] LayerId::3 widthSet size::4
[07/15 18:51:35     43s] LayerId::4 widthSet size::4
[07/15 18:51:35     43s] LayerId::5 widthSet size::4
[07/15 18:51:35     43s] LayerId::6 widthSet size::2
[07/15 18:51:35     43s] Updating RC grid for preRoute extraction ...
[07/15 18:51:35     43s] eee: pegSigSF::1.070000
[07/15 18:51:35     43s] Initializing multi-corner capacitance tables ... 
[07/15 18:51:35     43s] Initializing multi-corner resistance tables ...
[07/15 18:51:35     43s] eee: l::1 avDens::0.108776 usedTrk::522.126518 availTrk::4800.000000 sigTrk::522.126518
[07/15 18:51:35     43s] eee: l::2 avDens::0.128629 usedTrk::576.255739 availTrk::4480.000000 sigTrk::576.255739
[07/15 18:51:35     43s] eee: l::3 avDens::0.159162 usedTrk::598.450001 availTrk::3760.000000 sigTrk::598.450001
[07/15 18:51:35     43s] eee: l::4 avDens::0.018268 usedTrk::49.688058 availTrk::2720.000000 sigTrk::49.688058
[07/15 18:51:35     43s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 18:51:35     43s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 18:51:35     43s] {RT max_rc 0 4 4 0}
[07/15 18:51:35     43s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.040146 aWlH=0.000000 lMod=0 pMax=0.824000 pMod=82 wcR=0.333300 newSi=0.001600 wHLS=0.833250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[07/15 18:51:35     43s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2071.125M)
[07/15 18:51:35     43s] Compute RC Scale Done ...
[07/15 18:51:35     43s] **optDesign ... cpu = 0:00:08, real = 0:00:09, mem = 1552.6M, totSessionCpu=0:00:43 **
[07/15 18:51:35     43s] AAE_INFO: opIsDesignInPostRouteState() is 0
[07/15 18:51:35     43s] #################################################################################
[07/15 18:51:35     43s] # Design Stage: PreRoute
[07/15 18:51:35     43s] # Design Name: aska_dig
[07/15 18:51:35     43s] # Design Mode: 180nm
[07/15 18:51:35     43s] # Analysis Mode: MMMC Non-OCV 
[07/15 18:51:35     43s] # Parasitics Mode: No SPEF/RCDB 
[07/15 18:51:35     43s] # Signoff Settings: SI Off 
[07/15 18:51:35     43s] #################################################################################
[07/15 18:51:35     43s] Calculate delays in BcWc mode...
[07/15 18:51:35     43s] Topological Sorting (REAL = 0:00:00.0, MEM = 2067.2M, InitMEM = 2067.2M)
[07/15 18:51:35     43s] Start delay calculation (fullDC) (1 T). (MEM=2067.23)
[07/15 18:51:35     43s] End AAE Lib Interpolated Model. (MEM=2078.74 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 18:51:35     43s] Total number of fetched objects 1254
[07/15 18:51:35     43s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 18:51:35     43s] End delay calculation. (MEM=2094.43 CPU=0:00:00.1 REAL=0:00:00.0)
[07/15 18:51:35     43s] End delay calculation (fullDC). (MEM=2094.43 CPU=0:00:00.2 REAL=0:00:00.0)
[07/15 18:51:35     43s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 2094.4M) ***
[07/15 18:51:35     43s] *** IncrReplace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:02.4/0:00:02.4 (1.0), totSession cpu/real = 0:00:43.5/0:08:32.3 (0.1), mem = 2094.4M
[07/15 18:51:35     43s] 
[07/15 18:51:35     43s] =============================================================================================
[07/15 18:51:35     43s]  Step TAT Report : IncrReplace #1 / place_opt_design #1                         21.18-s099_1
[07/15 18:51:35     43s] =============================================================================================
[07/15 18:51:35     43s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/15 18:51:35     43s] ---------------------------------------------------------------------------------------------
[07/15 18:51:35     43s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:51:35     43s] [ ExtractRC              ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    1.0
[07/15 18:51:35     43s] [ TimingUpdate           ]      4   0:00:00.1  (   2.2 % )     0:00:00.1 /  0:00:00.0    0.9
[07/15 18:51:35     43s] [ FullDelayCalc          ]      1   0:00:00.2  (   7.6 % )     0:00:00.2 /  0:00:00.2    1.0
[07/15 18:51:35     43s] [ MISC                   ]          0:00:02.2  (  89.0 % )     0:00:02.2 /  0:00:02.2    1.0
[07/15 18:51:35     43s] ---------------------------------------------------------------------------------------------
[07/15 18:51:35     43s]  IncrReplace #1 TOTAL               0:00:02.4  ( 100.0 % )     0:00:02.4 /  0:00:02.4    1.0
[07/15 18:51:35     43s] ---------------------------------------------------------------------------------------------
[07/15 18:51:35     43s] 
[07/15 18:51:35     43s] *** Timing Is met
[07/15 18:51:35     43s] *** Check timing (0:00:00.0)
[07/15 18:51:35     43s] *** Timing Is met
[07/15 18:51:35     43s] *** Check timing (0:00:00.0)
[07/15 18:51:35     43s] GigaOpt Checkpoint: Internal reclaim -noViewPrune -rebufferOnly -costCleanup -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -force -numThreads 1 -preCTS
[07/15 18:51:35     43s] Info: 2 clock nets excluded from IPO operation.
[07/15 18:51:35     43s] ### Creating LA Mngr. totSessionCpu=0:00:43.5 mem=2110.4M
[07/15 18:51:35     43s] ### Creating LA Mngr, finished. totSessionCpu=0:00:43.5 mem=2110.4M
[07/15 18:51:35     43s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[07/15 18:51:35     43s] ### Creating PhyDesignMc. totSessionCpu=0:00:43.5 mem=2129.5M
[07/15 18:51:35     43s] OPERPROF: Starting DPlace-Init at level 1, MEM:2129.5M, EPOCH TIME: 1721083895.579405
[07/15 18:51:35     43s] Processing tracks to init pin-track alignment.
[07/15 18:51:35     43s] z: 2, totalTracks: 1
[07/15 18:51:35     43s] z: 4, totalTracks: 1
[07/15 18:51:35     43s] z: 6, totalTracks: 1
[07/15 18:51:35     43s] #spOpts: N=180 minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 18:51:35     43s] All LLGs are deleted
[07/15 18:51:35     43s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:51:35     43s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:51:35     43s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2129.5M, EPOCH TIME: 1721083895.580500
[07/15 18:51:35     43s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2129.5M, EPOCH TIME: 1721083895.580582
[07/15 18:51:35     43s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2129.5M, EPOCH TIME: 1721083895.580784
[07/15 18:51:35     43s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:51:35     43s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:51:35     43s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2129.5M, EPOCH TIME: 1721083895.581001
[07/15 18:51:35     43s] Max number of tech site patterns supported in site array is 256.
[07/15 18:51:35     43s] Core basic site is core_ji3v
[07/15 18:51:35     43s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2129.5M, EPOCH TIME: 1721083895.589969
[07/15 18:51:35     43s] After signature check, allow fast init is true, keep pre-filter is true.
[07/15 18:51:35     43s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/15 18:51:35     43s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:2129.5M, EPOCH TIME: 1721083895.590178
[07/15 18:51:35     43s] Fast DP-INIT is on for default
[07/15 18:51:35     43s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[07/15 18:51:35     43s] Atter site array init, number of instance map data is 0.
[07/15 18:51:35     43s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.010, MEM:2129.5M, EPOCH TIME: 1721083895.590613
[07/15 18:51:35     43s] 
[07/15 18:51:35     43s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:51:35     43s] OPERPROF:     Starting CMU at level 3, MEM:2129.5M, EPOCH TIME: 1721083895.590797
[07/15 18:51:35     43s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2129.5M, EPOCH TIME: 1721083895.590899
[07/15 18:51:35     43s] 
[07/15 18:51:35     43s] Bad Lib Cell Checking (CMU) is done! (0)
[07/15 18:51:35     43s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:2129.5M, EPOCH TIME: 1721083895.591054
[07/15 18:51:35     43s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2129.5M, EPOCH TIME: 1721083895.591096
[07/15 18:51:35     43s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2145.5M, EPOCH TIME: 1721083895.591392
[07/15 18:51:35     43s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2145.5MB).
[07/15 18:51:35     43s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.012, MEM:2145.5M, EPOCH TIME: 1721083895.591562
[07/15 18:51:35     43s] TotalInstCnt at PhyDesignMc Initialization: 1220
[07/15 18:51:35     43s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:43.5 mem=2145.5M
[07/15 18:51:35     43s] Begin: Area Reclaim Optimization
[07/15 18:51:35     43s] *** AreaOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:43.5/0:08:32.4 (0.1), mem = 2145.5M
[07/15 18:51:35     43s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.6155.7
[07/15 18:51:35     43s] ### Creating RouteCongInterface, started
[07/15 18:51:35     43s] 
[07/15 18:51:35     43s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.8500} 
[07/15 18:51:35     43s] 
[07/15 18:51:35     43s] #optDebug: {0, 1.000}
[07/15 18:51:35     43s] ### Creating RouteCongInterface, finished
[07/15 18:51:35     43s] ### Creating LA Mngr. totSessionCpu=0:00:43.5 mem=2145.5M
[07/15 18:51:35     43s] ### Creating LA Mngr, finished. totSessionCpu=0:00:43.5 mem=2145.5M
[07/15 18:51:35     43s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2145.5M, EPOCH TIME: 1721083895.671455
[07/15 18:51:35     43s] Found 0 hard placement blockage before merging.
[07/15 18:51:35     43s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2145.5M, EPOCH TIME: 1721083895.671539
[07/15 18:51:35     43s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 60.25
[07/15 18:51:35     43s] +---------+---------+--------+--------+------------+--------+
[07/15 18:51:35     43s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[07/15 18:51:35     43s] +---------+---------+--------+--------+------------+--------+
[07/15 18:51:35     43s] |   60.25%|        -|   0.000|   0.000|   0:00:00.0| 2145.5M|
[07/15 18:51:35     43s] #optDebug: <stH: 4.4800 MiSeL: 74.5950>
[07/15 18:51:36     44s] |   60.22%|        4|   0.000|   0.000|   0:00:01.0| 2193.2M|
[07/15 18:51:36     44s] #optDebug: <stH: 4.4800 MiSeL: 74.5950>
[07/15 18:51:36     44s] +---------+---------+--------+--------+------------+--------+
[07/15 18:51:36     44s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 60.22
[07/15 18:51:36     44s] 
[07/15 18:51:36     44s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[07/15 18:51:36     44s] --------------------------------------------------------------
[07/15 18:51:36     44s] |                                   | Total     | Sequential |
[07/15 18:51:36     44s] --------------------------------------------------------------
[07/15 18:51:36     44s] | Num insts resized                 |       0  |       0    |
[07/15 18:51:36     44s] | Num insts undone                  |       0  |       0    |
[07/15 18:51:36     44s] | Num insts Downsized               |       0  |       0    |
[07/15 18:51:36     44s] | Num insts Samesized               |       0  |       0    |
[07/15 18:51:36     44s] | Num insts Upsized                 |       0  |       0    |
[07/15 18:51:36     44s] | Num multiple commits+uncommits    |       0  |       -    |
[07/15 18:51:36     44s] --------------------------------------------------------------
[07/15 18:51:36     44s] 
[07/15 18:51:36     44s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[07/15 18:51:36     44s] End: Core Area Reclaim Optimization (cpu = 0:00:00.9) (real = 0:00:01.0) **
[07/15 18:51:36     44s] Deleting 0 temporary hard placement blockage(s).
[07/15 18:51:36     44s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.6155.7
[07/15 18:51:36     44s] *** AreaOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:00.9/0:00:00.9 (1.0), totSession cpu/real = 0:00:44.4/0:08:33.3 (0.1), mem = 2193.2M
[07/15 18:51:36     44s] 
[07/15 18:51:36     44s] =============================================================================================
[07/15 18:51:36     44s]  Step TAT Report : AreaOpt #2 / place_opt_design #1                             21.18-s099_1
[07/15 18:51:36     44s] =============================================================================================
[07/15 18:51:36     44s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/15 18:51:36     44s] ---------------------------------------------------------------------------------------------
[07/15 18:51:36     44s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:51:36     44s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:51:36     44s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:51:36     44s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:51:36     44s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:51:36     44s] [ OptimizationStep       ]      1   0:00:00.0  (   0.5 % )     0:00:00.8 /  0:00:00.8    1.0
[07/15 18:51:36     44s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.4 % )     0:00:00.8 /  0:00:00.8    1.0
[07/15 18:51:36     44s] [ OptGetWeight           ]     17   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:51:36     44s] [ OptEval                ]     17   0:00:00.6  (  69.6 % )     0:00:00.6 /  0:00:00.6    1.0
[07/15 18:51:36     44s] [ OptCommit              ]     17   0:00:00.0  (   1.9 % )     0:00:00.0 /  0:00:00.0    1.7
[07/15 18:51:36     44s] [ PostCommitDelayUpdate  ]     17   0:00:00.0  (   1.2 % )     0:00:00.1 /  0:00:00.1    1.1
[07/15 18:51:36     44s] [ IncrDelayCalc          ]     17   0:00:00.1  (  13.0 % )     0:00:00.1 /  0:00:00.1    1.0
[07/15 18:51:36     44s] [ IncrTimingUpdate       ]      5   0:00:00.0  (   4.0 % )     0:00:00.0 /  0:00:00.0    0.6
[07/15 18:51:36     44s] [ MISC                   ]          0:00:00.1  (   8.1 % )     0:00:00.1 /  0:00:00.1    0.9
[07/15 18:51:36     44s] ---------------------------------------------------------------------------------------------
[07/15 18:51:36     44s]  AreaOpt #2 TOTAL                   0:00:00.9  ( 100.0 % )     0:00:00.9 /  0:00:00.9    1.0
[07/15 18:51:36     44s] ---------------------------------------------------------------------------------------------
[07/15 18:51:36     44s] 
[07/15 18:51:36     44s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2174.1M, EPOCH TIME: 1721083896.514219
[07/15 18:51:36     44s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1219).
[07/15 18:51:36     44s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:51:36     44s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:51:36     44s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:51:36     44s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.003, MEM:2094.1M, EPOCH TIME: 1721083896.517023
[07/15 18:51:36     44s] TotalInstCnt at PhyDesignMc Destruction: 1219
[07/15 18:51:36     44s] End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=2094.09M, totSessionCpu=0:00:44).
[07/15 18:51:36     44s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[07/15 18:51:36     44s] Info: 2 clock nets excluded from IPO operation.
[07/15 18:51:36     44s] ### Creating LA Mngr. totSessionCpu=0:00:44.5 mem=2094.1M
[07/15 18:51:36     44s] ### Creating LA Mngr, finished. totSessionCpu=0:00:44.5 mem=2094.1M
[07/15 18:51:36     44s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[07/15 18:51:36     44s] ### Creating PhyDesignMc. totSessionCpu=0:00:44.5 mem=2151.3M
[07/15 18:51:36     44s] OPERPROF: Starting DPlace-Init at level 1, MEM:2151.3M, EPOCH TIME: 1721083896.522427
[07/15 18:51:36     44s] Processing tracks to init pin-track alignment.
[07/15 18:51:36     44s] z: 2, totalTracks: 1
[07/15 18:51:36     44s] z: 4, totalTracks: 1
[07/15 18:51:36     44s] z: 6, totalTracks: 1
[07/15 18:51:36     44s] #spOpts: N=180 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 18:51:36     44s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2151.3M, EPOCH TIME: 1721083896.523770
[07/15 18:51:36     44s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:51:36     44s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:51:36     44s] 
[07/15 18:51:36     44s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:51:36     44s] OPERPROF:     Starting CMU at level 3, MEM:2151.3M, EPOCH TIME: 1721083896.532760
[07/15 18:51:36     44s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2151.3M, EPOCH TIME: 1721083896.532871
[07/15 18:51:36     44s] 
[07/15 18:51:36     44s] Bad Lib Cell Checking (CMU) is done! (0)
[07/15 18:51:36     44s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:2151.3M, EPOCH TIME: 1721083896.533028
[07/15 18:51:36     44s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2151.3M, EPOCH TIME: 1721083896.533071
[07/15 18:51:36     44s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2151.3M, EPOCH TIME: 1721083896.533191
[07/15 18:51:36     44s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2151.3MB).
[07/15 18:51:36     44s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.011, MEM:2151.3M, EPOCH TIME: 1721083896.533363
[07/15 18:51:36     44s] TotalInstCnt at PhyDesignMc Initialization: 1219
[07/15 18:51:36     44s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:44.5 mem=2151.3M
[07/15 18:51:36     44s] Begin: Area Reclaim Optimization
[07/15 18:51:36     44s] *** AreaOpt #3 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:44.5/0:08:33.3 (0.1), mem = 2151.3M
[07/15 18:51:36     44s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.6155.8
[07/15 18:51:36     44s] ### Creating RouteCongInterface, started
[07/15 18:51:36     44s] 
[07/15 18:51:36     44s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.7956} 
[07/15 18:51:36     44s] 
[07/15 18:51:36     44s] #optDebug: {0, 1.000}
[07/15 18:51:36     44s] ### Creating RouteCongInterface, finished
[07/15 18:51:36     44s] ### Creating LA Mngr. totSessionCpu=0:00:44.5 mem=2151.3M
[07/15 18:51:36     44s] ### Creating LA Mngr, finished. totSessionCpu=0:00:44.5 mem=2151.3M
[07/15 18:51:36     44s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2151.3M, EPOCH TIME: 1721083896.614674
[07/15 18:51:36     44s] Found 0 hard placement blockage before merging.
[07/15 18:51:36     44s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2151.3M, EPOCH TIME: 1721083896.614758
[07/15 18:51:36     44s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 60.22
[07/15 18:51:36     44s] +---------+---------+--------+--------+------------+--------+
[07/15 18:51:36     44s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[07/15 18:51:36     44s] +---------+---------+--------+--------+------------+--------+
[07/15 18:51:36     44s] |   60.22%|        -|   0.000|   0.000|   0:00:00.0| 2151.3M|
[07/15 18:51:36     44s] #optDebug: <stH: 4.4800 MiSeL: 74.5950>
[07/15 18:51:36     44s] |   60.22%|        0|   0.000|   0.000|   0:00:00.0| 2151.3M|
[07/15 18:51:36     44s] |   60.22%|        0|   0.000|   0.000|   0:00:00.0| 2151.3M|
[07/15 18:51:36     44s] |   60.22%|        0|   0.000|   0.000|   0:00:00.0| 2151.3M|
[07/15 18:51:36     44s] #optDebug: <stH: 4.4800 MiSeL: 74.5950>
[07/15 18:51:36     44s] #optDebug: RTR_SNLTF <10.0000 4.4800> <44.8000> 
[07/15 18:51:36     44s] |   60.22%|        0|   0.000|   0.000|   0:00:00.0| 2151.3M|
[07/15 18:51:36     44s] +---------+---------+--------+--------+------------+--------+
[07/15 18:51:36     44s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 60.22
[07/15 18:51:36     44s] 
[07/15 18:51:36     44s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[07/15 18:51:36     44s] --------------------------------------------------------------
[07/15 18:51:36     44s] |                                   | Total     | Sequential |
[07/15 18:51:36     44s] --------------------------------------------------------------
[07/15 18:51:36     44s] | Num insts resized                 |       0  |       0    |
[07/15 18:51:36     44s] | Num insts undone                  |       0  |       0    |
[07/15 18:51:36     44s] | Num insts Downsized               |       0  |       0    |
[07/15 18:51:36     44s] | Num insts Samesized               |       0  |       0    |
[07/15 18:51:36     44s] | Num insts Upsized                 |       0  |       0    |
[07/15 18:51:36     44s] | Num multiple commits+uncommits    |       0  |       -    |
[07/15 18:51:36     44s] --------------------------------------------------------------
[07/15 18:51:36     44s] 
[07/15 18:51:36     44s] Number of times islegalLocAvaiable called = 1 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[07/15 18:51:36     44s] End: Core Area Reclaim Optimization (cpu = 0:00:00.1) (real = 0:00:00.0) **
[07/15 18:51:36     44s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2151.3M, EPOCH TIME: 1721083896.684554
[07/15 18:51:36     44s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1219).
[07/15 18:51:36     44s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:51:36     44s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:51:36     44s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:51:36     44s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.002, MEM:2151.3M, EPOCH TIME: 1721083896.686556
[07/15 18:51:36     44s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2151.3M, EPOCH TIME: 1721083896.687320
[07/15 18:51:36     44s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2151.3M, EPOCH TIME: 1721083896.687424
[07/15 18:51:36     44s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2151.3M, EPOCH TIME: 1721083896.688596
[07/15 18:51:36     44s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:51:36     44s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:51:36     44s] 
[07/15 18:51:36     44s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:51:36     44s] OPERPROF:       Starting CMU at level 4, MEM:2151.3M, EPOCH TIME: 1721083896.697408
[07/15 18:51:36     44s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:2151.3M, EPOCH TIME: 1721083896.697522
[07/15 18:51:36     44s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.010, REAL:0.009, MEM:2151.3M, EPOCH TIME: 1721083896.697677
[07/15 18:51:36     44s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2151.3M, EPOCH TIME: 1721083896.697720
[07/15 18:51:36     44s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2151.3M, EPOCH TIME: 1721083896.697841
[07/15 18:51:36     44s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2151.3M, EPOCH TIME: 1721083896.697966
[07/15 18:51:36     44s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:2151.3M, EPOCH TIME: 1721083896.698037
[07/15 18:51:36     44s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.010, REAL:0.011, MEM:2151.3M, EPOCH TIME: 1721083896.698139
[07/15 18:51:36     44s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.010, REAL:0.011, MEM:2151.3M, EPOCH TIME: 1721083896.698178
[07/15 18:51:36     44s] TDRefine: refinePlace mode is spiral
[07/15 18:51:36     44s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.6155.3
[07/15 18:51:36     44s] OPERPROF: Starting RefinePlace at level 1, MEM:2151.3M, EPOCH TIME: 1721083896.698233
[07/15 18:51:36     44s] *** Starting refinePlace (0:00:44.6 mem=2151.3M) ***
[07/15 18:51:36     44s] Total net bbox length = 4.163e+04 (2.297e+04 1.866e+04) (ext = 4.513e+03)
[07/15 18:51:36     44s] 
[07/15 18:51:36     44s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:51:36     44s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/15 18:51:36     44s] (I)      Default pattern map key = aska_dig_default.
[07/15 18:51:36     44s] (I)      Default pattern map key = aska_dig_default.
[07/15 18:51:36     44s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2151.3M, EPOCH TIME: 1721083896.699459
[07/15 18:51:36     44s] Starting refinePlace ...
[07/15 18:51:36     44s] (I)      Default pattern map key = aska_dig_default.
[07/15 18:51:36     44s] One DDP V2 for no tweak run.
[07/15 18:51:36     44s] 
[07/15 18:51:36     44s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[07/15 18:51:36     44s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7f48abf10ec0.
[07/15 18:51:36     44s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 0 out of 1 thread pools are available.
[07/15 18:51:36     44s] Move report: legalization moves 10 insts, mean move: 4.98 um, max move: 11.20 um spiral
[07/15 18:51:36     44s] 	Max move on inst (g11900__5107): (208.32, 217.28) --> (219.52, 217.28)
[07/15 18:51:36     44s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[07/15 18:51:36     44s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[07/15 18:51:36     44s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2139.4MB) @(0:00:44.6 - 0:00:44.6).
[07/15 18:51:36     44s] Move report: Detail placement moves 10 insts, mean move: 4.98 um, max move: 11.20 um 
[07/15 18:51:36     44s] 	Max move on inst (g11900__5107): (208.32, 217.28) --> (219.52, 217.28)
[07/15 18:51:36     44s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2139.4MB
[07/15 18:51:36     44s] Statistics of distance of Instance movement in refine placement:
[07/15 18:51:36     44s]   maximum (X+Y) =        11.20 um
[07/15 18:51:36     44s]   inst (g11900__5107) with max move: (208.32, 217.28) -> (219.52, 217.28)
[07/15 18:51:36     44s]   mean    (X+Y) =         4.98 um
[07/15 18:51:36     44s] Summary Report:
[07/15 18:51:36     44s] Instances move: 10 (out of 1219 movable)
[07/15 18:51:36     44s] Instances flipped: 0
[07/15 18:51:36     44s] Mean displacement: 4.98 um
[07/15 18:51:36     44s] Max displacement: 11.20 um (Instance: g11900__5107) (208.32, 217.28) -> (219.52, 217.28)
[07/15 18:51:36     44s] 	Length: 4 sites, height: 1 rows, site name: core_ji3v, cell type: NA2JI3VX1
[07/15 18:51:36     44s] Total instances moved : 10
[07/15 18:51:36     44s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.010, REAL:0.019, MEM:2139.4M, EPOCH TIME: 1721083896.718256
[07/15 18:51:36     44s] Total net bbox length = 4.167e+04 (2.300e+04 1.867e+04) (ext = 4.534e+03)
[07/15 18:51:36     44s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2139.4MB
[07/15 18:51:36     44s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2139.4MB) @(0:00:44.6 - 0:00:44.6).
[07/15 18:51:36     44s] *** Finished refinePlace (0:00:44.6 mem=2139.4M) ***
[07/15 18:51:36     44s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.6155.3
[07/15 18:51:36     44s] OPERPROF: Finished RefinePlace at level 1, CPU:0.020, REAL:0.020, MEM:2139.4M, EPOCH TIME: 1721083896.718699
[07/15 18:51:36     44s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2139.4M, EPOCH TIME: 1721083896.721645
[07/15 18:51:36     44s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1219).
[07/15 18:51:36     44s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:51:36     44s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:51:36     44s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:51:36     44s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.002, MEM:2136.4M, EPOCH TIME: 1721083896.723663
[07/15 18:51:36     44s] *** maximum move = 11.20 um ***
[07/15 18:51:36     44s] *** Finished re-routing un-routed nets (2136.4M) ***
[07/15 18:51:36     44s] OPERPROF: Starting DPlace-Init at level 1, MEM:2136.4M, EPOCH TIME: 1721083896.724642
[07/15 18:51:36     44s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2136.4M, EPOCH TIME: 1721083896.725787
[07/15 18:51:36     44s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:51:36     44s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:51:36     44s] 
[07/15 18:51:36     44s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:51:36     44s] OPERPROF:     Starting CMU at level 3, MEM:2136.4M, EPOCH TIME: 1721083896.734647
[07/15 18:51:36     44s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2136.4M, EPOCH TIME: 1721083896.734760
[07/15 18:51:36     44s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:2136.4M, EPOCH TIME: 1721083896.734914
[07/15 18:51:36     44s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2136.4M, EPOCH TIME: 1721083896.734956
[07/15 18:51:36     44s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2152.4M, EPOCH TIME: 1721083896.735238
[07/15 18:51:36     44s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2152.4M, EPOCH TIME: 1721083896.735362
[07/15 18:51:36     44s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:2152.4M, EPOCH TIME: 1721083896.735453
[07/15 18:51:36     44s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.011, MEM:2152.4M, EPOCH TIME: 1721083896.735530
[07/15 18:51:36     44s] 
[07/15 18:51:36     44s] *** Finish Physical Update (cpu=0:00:00.0 real=0:00:00.0 mem=2152.4M) ***
[07/15 18:51:36     44s] Deleting 0 temporary hard placement blockage(s).
[07/15 18:51:36     44s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.6155.8
[07/15 18:51:36     44s] *** AreaOpt #3 [finish] (place_opt_design #1) : cpu/real = 0:00:00.2/0:00:00.2 (1.0), totSession cpu/real = 0:00:44.7/0:08:33.5 (0.1), mem = 2152.4M
[07/15 18:51:36     44s] 
[07/15 18:51:36     44s] =============================================================================================
[07/15 18:51:36     44s]  Step TAT Report : AreaOpt #3 / place_opt_design #1                             21.18-s099_1
[07/15 18:51:36     44s] =============================================================================================
[07/15 18:51:36     44s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/15 18:51:36     44s] ---------------------------------------------------------------------------------------------
[07/15 18:51:36     44s] [ SlackTraversorInit     ]      1   0:00:00.0  (   3.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:51:36     44s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:51:36     44s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:51:36     44s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:51:36     44s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:51:36     44s] [ OptimizationStep       ]      1   0:00:00.0  (   4.7 % )     0:00:00.1 /  0:00:00.1    1.0
[07/15 18:51:36     44s] [ OptSingleIteration     ]      4   0:00:00.0  (   2.8 % )     0:00:00.1 /  0:00:00.1    1.2
[07/15 18:51:36     44s] [ OptGetWeight           ]     34   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:51:36     44s] [ OptEval                ]     34   0:00:00.0  (  20.2 % )     0:00:00.0 /  0:00:00.0    0.7
[07/15 18:51:36     44s] [ OptCommit              ]     34   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:51:36     44s] [ PostCommitDelayUpdate  ]     34   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:51:36     44s] [ RefinePlace            ]      1   0:00:00.1  (  27.6 % )     0:00:00.1 /  0:00:00.0    0.9
[07/15 18:51:36     44s] [ TimingUpdate           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:51:36     44s] [ MISC                   ]          0:00:00.1  (  37.1 % )     0:00:00.1 /  0:00:00.1    1.1
[07/15 18:51:36     44s] ---------------------------------------------------------------------------------------------
[07/15 18:51:36     44s]  AreaOpt #3 TOTAL                   0:00:00.2  ( 100.0 % )     0:00:00.2 /  0:00:00.2    1.0
[07/15 18:51:36     44s] ---------------------------------------------------------------------------------------------
[07/15 18:51:36     44s] 
[07/15 18:51:36     44s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2133.3M, EPOCH TIME: 1721083896.740441
[07/15 18:51:36     44s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:51:36     44s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:51:36     44s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:51:36     44s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:51:36     44s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.002, MEM:2095.3M, EPOCH TIME: 1721083896.742336
[07/15 18:51:36     44s] TotalInstCnt at PhyDesignMc Destruction: 1219
[07/15 18:51:36     44s] End: Area Reclaim Optimization (cpu=0:00:00, real=0:00:00, mem=2095.30M, totSessionCpu=0:00:45).
[07/15 18:51:36     44s] **INFO: Flow update: Design timing is met.
[07/15 18:51:36     44s] OPTC: user 20.0
[07/15 18:51:36     44s] Begin: GigaOpt postEco DRV Optimization
[07/15 18:51:36     44s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -preCTS
[07/15 18:51:36     44s] *** DrvOpt #3 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:44.7/0:08:33.6 (0.1), mem = 2095.3M
[07/15 18:51:36     44s] Info: 2 clock nets excluded from IPO operation.
[07/15 18:51:36     44s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.6155.9
[07/15 18:51:36     44s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[07/15 18:51:36     44s] ### Creating PhyDesignMc. totSessionCpu=0:00:44.7 mem=2095.3M
[07/15 18:51:36     44s] OPERPROF: Starting DPlace-Init at level 1, MEM:2095.3M, EPOCH TIME: 1721083896.761862
[07/15 18:51:36     44s] Processing tracks to init pin-track alignment.
[07/15 18:51:36     44s] z: 2, totalTracks: 1
[07/15 18:51:36     44s] z: 4, totalTracks: 1
[07/15 18:51:36     44s] z: 6, totalTracks: 1
[07/15 18:51:36     44s] #spOpts: N=180 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 18:51:36     44s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2095.3M, EPOCH TIME: 1721083896.763031
[07/15 18:51:36     44s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:51:36     44s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:51:36     44s] 
[07/15 18:51:36     44s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:51:36     44s] OPERPROF:     Starting CMU at level 3, MEM:2095.3M, EPOCH TIME: 1721083896.772245
[07/15 18:51:36     44s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2095.3M, EPOCH TIME: 1721083896.772361
[07/15 18:51:36     44s] 
[07/15 18:51:36     44s] Bad Lib Cell Checking (CMU) is done! (0)
[07/15 18:51:36     44s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.009, MEM:2095.3M, EPOCH TIME: 1721083896.772518
[07/15 18:51:36     44s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2095.3M, EPOCH TIME: 1721083896.772560
[07/15 18:51:36     44s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2095.3M, EPOCH TIME: 1721083896.772688
[07/15 18:51:36     44s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2095.3MB).
[07/15 18:51:36     44s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.011, MEM:2095.3M, EPOCH TIME: 1721083896.772856
[07/15 18:51:36     44s] TotalInstCnt at PhyDesignMc Initialization: 1219
[07/15 18:51:36     44s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:44.7 mem=2095.3M
[07/15 18:51:36     44s] ### Creating RouteCongInterface, started
[07/15 18:51:36     44s] 
[07/15 18:51:36     44s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.6365} 
[07/15 18:51:36     44s] 
[07/15 18:51:36     44s] #optDebug: {0, 1.000}
[07/15 18:51:36     44s] ### Creating RouteCongInterface, finished
[07/15 18:51:36     44s] ### Creating LA Mngr. totSessionCpu=0:00:44.7 mem=2095.3M
[07/15 18:51:36     44s] ### Creating LA Mngr, finished. totSessionCpu=0:00:44.7 mem=2095.3M
[07/15 18:51:36     44s] [GPS-DRV] Optimizer parameters ============================= 
[07/15 18:51:36     44s] [GPS-DRV] maxDensity (design): 0.95
[07/15 18:51:36     44s] [GPS-DRV] maxLocalDensity: 0.98
[07/15 18:51:36     44s] [GPS-DRV] MaxBufDistForPlaceBlk: 896 Microns
[07/15 18:51:36     44s] [GPS-DRV] All active and enabled setup views
[07/15 18:51:36     44s] [GPS-DRV]     slow_functional_mode
[07/15 18:51:36     44s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[07/15 18:51:36     44s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[07/15 18:51:36     44s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[07/15 18:51:36     44s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[07/15 18:51:36     44s] [GPS-DRV] timing-driven DRV settings {0 0 0 0 0 0}
[07/15 18:51:36     44s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2152.5M, EPOCH TIME: 1721083896.865083
[07/15 18:51:36     44s] Found 0 hard placement blockage before merging.
[07/15 18:51:36     44s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2152.5M, EPOCH TIME: 1721083896.865159
[07/15 18:51:36     44s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[07/15 18:51:36     44s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[07/15 18:51:36     44s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[07/15 18:51:36     44s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[07/15 18:51:36     44s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[07/15 18:51:36     44s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[07/15 18:51:36     44s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.05|     0.00|       0|       0|       0| 60.22%|          |         |
[07/15 18:51:36     44s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[07/15 18:51:36     44s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.05|     0.00|       0|       0|       0| 60.22%| 0:00:00.0|  2152.5M|
[07/15 18:51:36     44s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[07/15 18:51:36     44s] 
[07/15 18:51:36     44s] *** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2152.5M) ***
[07/15 18:51:36     44s] 
[07/15 18:51:36     44s] Deleting 0 temporary hard placement blockage(s).
[07/15 18:51:36     44s] Total-nets :: 1253, Stn-nets :: 0, ratio :: 0 %, Total-len 52177.4, Stn-len 0
[07/15 18:51:36     44s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2133.5M, EPOCH TIME: 1721083896.879741
[07/15 18:51:36     44s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1219).
[07/15 18:51:36     44s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:51:36     44s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:51:36     44s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:51:36     44s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.002, MEM:2095.5M, EPOCH TIME: 1721083896.881581
[07/15 18:51:36     44s] TotalInstCnt at PhyDesignMc Destruction: 1219
[07/15 18:51:36     44s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.6155.9
[07/15 18:51:36     44s] *** DrvOpt #3 [finish] (place_opt_design #1) : cpu/real = 0:00:00.1/0:00:00.1 (1.0), totSession cpu/real = 0:00:44.8/0:08:33.7 (0.1), mem = 2095.5M
[07/15 18:51:36     44s] 
[07/15 18:51:36     44s] =============================================================================================
[07/15 18:51:36     44s]  Step TAT Report : DrvOpt #3 / place_opt_design #1                              21.18-s099_1
[07/15 18:51:36     44s] =============================================================================================
[07/15 18:51:36     44s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/15 18:51:36     44s] ---------------------------------------------------------------------------------------------
[07/15 18:51:36     44s] [ SlackTraversorInit     ]      1   0:00:00.0  (   5.2 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:51:36     44s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:51:36     44s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (  12.3 % )     0:00:00.0 /  0:00:00.0    1.3
[07/15 18:51:36     44s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:51:36     44s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   2.3 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:51:36     44s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:51:36     44s] [ OptimizationStep       ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:51:36     44s] [ DrvFindVioNets         ]      2   0:00:00.0  (   3.3 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:51:36     44s] [ DrvComputeSummary      ]      2   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:51:36     44s] [ MISC                   ]          0:00:00.1  (  73.7 % )     0:00:00.1 /  0:00:00.1    1.0
[07/15 18:51:36     44s] ---------------------------------------------------------------------------------------------
[07/15 18:51:36     44s]  DrvOpt #3 TOTAL                    0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    1.0
[07/15 18:51:36     44s] ---------------------------------------------------------------------------------------------
[07/15 18:51:36     44s] 
[07/15 18:51:36     44s] End: GigaOpt postEco DRV Optimization
[07/15 18:51:36     44s] **INFO: Flow update: Design timing is met.
[07/15 18:51:36     44s] Running refinePlace -preserveRouting true -hardFence false
[07/15 18:51:36     44s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2095.5M, EPOCH TIME: 1721083896.884480
[07/15 18:51:36     44s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2095.5M, EPOCH TIME: 1721083896.884545
[07/15 18:51:36     44s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2095.5M, EPOCH TIME: 1721083896.884617
[07/15 18:51:36     44s] Processing tracks to init pin-track alignment.
[07/15 18:51:36     44s] z: 2, totalTracks: 1
[07/15 18:51:36     44s] z: 4, totalTracks: 1
[07/15 18:51:36     44s] z: 6, totalTracks: 1
[07/15 18:51:36     44s] #spOpts: N=180 minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 18:51:36     44s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2095.5M, EPOCH TIME: 1721083896.885754
[07/15 18:51:36     44s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:51:36     44s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:51:36     44s] 
[07/15 18:51:36     44s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:51:36     44s] OPERPROF:         Starting CMU at level 5, MEM:2095.5M, EPOCH TIME: 1721083896.894559
[07/15 18:51:36     44s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.000, MEM:2095.5M, EPOCH TIME: 1721083896.894668
[07/15 18:51:36     44s] 
[07/15 18:51:36     44s] Bad Lib Cell Checking (CMU) is done! (0)
[07/15 18:51:36     44s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.010, REAL:0.009, MEM:2095.5M, EPOCH TIME: 1721083896.894828
[07/15 18:51:36     44s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2095.5M, EPOCH TIME: 1721083896.894871
[07/15 18:51:36     44s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2095.5M, EPOCH TIME: 1721083896.894995
[07/15 18:51:36     44s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2095.5MB).
[07/15 18:51:36     44s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.010, REAL:0.011, MEM:2095.5M, EPOCH TIME: 1721083896.895166
[07/15 18:51:36     44s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.010, REAL:0.011, MEM:2095.5M, EPOCH TIME: 1721083896.895204
[07/15 18:51:36     44s] TDRefine: refinePlace mode is spiral
[07/15 18:51:36     44s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.6155.4
[07/15 18:51:36     44s] OPERPROF:   Starting RefinePlace at level 2, MEM:2095.5M, EPOCH TIME: 1721083896.895260
[07/15 18:51:36     44s] *** Starting refinePlace (0:00:44.8 mem=2095.5M) ***
[07/15 18:51:36     44s] Total net bbox length = 4.167e+04 (2.300e+04 1.867e+04) (ext = 4.534e+03)
[07/15 18:51:36     44s] 
[07/15 18:51:36     44s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:51:36     44s] (I)      Default pattern map key = aska_dig_default.
[07/15 18:51:36     44s] (I)      Default pattern map key = aska_dig_default.
[07/15 18:51:36     44s] 
[07/15 18:51:36     44s] Starting Small incrNP...
[07/15 18:51:36     44s] User Input Parameters:
[07/15 18:51:36     44s] - Congestion Driven    : Off
[07/15 18:51:36     44s] - Timing Driven        : Off
[07/15 18:51:36     44s] - Area-Violation Based : Off
[07/15 18:51:36     44s] - Start Rollback Level : -5
[07/15 18:51:36     44s] - Legalized            : On
[07/15 18:51:36     44s] - Window Based         : Off
[07/15 18:51:36     44s] - eDen incr mode       : Off
[07/15 18:51:36     44s] - Small incr mode      : On
[07/15 18:51:36     44s] 
[07/15 18:51:36     44s] OPERPROF:     Starting spReportDensityMap (exclude fixed instaces) at level 3, MEM:2095.5M, EPOCH TIME: 1721083896.896668
[07/15 18:51:36     44s] OPERPROF:       Starting Cal-LLG-Density-Map at level 4, MEM:2095.5M, EPOCH TIME: 1721083896.896844
[07/15 18:51:36     44s] OPERPROF:       Finished Cal-LLG-Density-Map at level 4, CPU:0.000, REAL:0.000, MEM:2095.5M, EPOCH TIME: 1721083896.897156
[07/15 18:51:36     44s] default core: bins with density > 0.750 =  8.00 % ( 4 / 50 )
[07/15 18:51:36     44s] Density distribution unevenness ratio = 11.064%
[07/15 18:51:36     44s] Density distribution unevenness ratio (U70) = 2.455%
[07/15 18:51:36     44s] Density distribution unevenness ratio (U80) = 0.097%
[07/15 18:51:36     44s] Density distribution unevenness ratio (U90) = 0.000%
[07/15 18:51:36     44s] OPERPROF:     Finished spReportDensityMap (exclude fixed instaces) at level 3, CPU:0.000, REAL:0.001, MEM:2095.5M, EPOCH TIME: 1721083896.897226
[07/15 18:51:36     44s] cost 0.823750, thresh 1.000000
[07/15 18:51:36     44s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2095.5M)
[07/15 18:51:36     44s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[07/15 18:51:36     44s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2095.5M, EPOCH TIME: 1721083896.897355
[07/15 18:51:36     44s] Starting refinePlace ...
[07/15 18:51:36     44s] (I)      Default pattern map key = aska_dig_default.
[07/15 18:51:36     44s] One DDP V2 for no tweak run.
[07/15 18:51:36     44s] (I)      Default pattern map key = aska_dig_default.
[07/15 18:51:36     44s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:2095.5M, EPOCH TIME: 1721083896.899246
[07/15 18:51:36     44s] DDP initSite1 nrRow 45 nrJob 45
[07/15 18:51:36     44s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:2095.5M, EPOCH TIME: 1721083896.899303
[07/15 18:51:36     44s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.000, MEM:2095.5M, EPOCH TIME: 1721083896.899381
[07/15 18:51:36     44s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:2095.5M, EPOCH TIME: 1721083896.899436
[07/15 18:51:36     44s] DDP markSite nrRow 45 nrJob 45
[07/15 18:51:36     44s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.000, REAL:0.000, MEM:2095.5M, EPOCH TIME: 1721083896.899533
[07/15 18:51:36     44s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.000, REAL:0.000, MEM:2095.5M, EPOCH TIME: 1721083896.899577
[07/15 18:51:36     44s]   Spread Effort: high, pre-route mode, useDDP on.
[07/15 18:51:36     44s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2095.5MB) @(0:00:44.8 - 0:00:44.8).
[07/15 18:51:36     44s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/15 18:51:36     44s] wireLenOptFixPriorityInst 0 inst fixed
[07/15 18:51:36     44s] 
[07/15 18:51:36     44s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[07/15 18:51:36     44s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7f48abf10ec0.
[07/15 18:51:36     44s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 0 out of 1 thread pools are available.
[07/15 18:51:36     44s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[07/15 18:51:36     44s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[07/15 18:51:36     44s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[07/15 18:51:36     44s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2063.4MB) @(0:00:44.8 - 0:00:44.8).
[07/15 18:51:36     44s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/15 18:51:36     44s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2063.4MB
[07/15 18:51:36     44s] Statistics of distance of Instance movement in refine placement:
[07/15 18:51:36     44s]   maximum (X+Y) =         0.00 um
[07/15 18:51:36     44s]   mean    (X+Y) =         0.00 um
[07/15 18:51:36     44s] Summary Report:
[07/15 18:51:36     44s] Instances move: 0 (out of 1219 movable)
[07/15 18:51:36     44s] Instances flipped: 0
[07/15 18:51:36     44s] Mean displacement: 0.00 um
[07/15 18:51:36     44s] Max displacement: 0.00 um 
[07/15 18:51:36     44s] Total instances moved : 0
[07/15 18:51:36     44s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.030, REAL:0.020, MEM:2063.4M, EPOCH TIME: 1721083896.917439
[07/15 18:51:36     44s] Total net bbox length = 4.167e+04 (2.300e+04 1.867e+04) (ext = 4.534e+03)
[07/15 18:51:36     44s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2063.4MB
[07/15 18:51:36     44s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2063.4MB) @(0:00:44.8 - 0:00:44.8).
[07/15 18:51:36     44s] *** Finished refinePlace (0:00:44.8 mem=2063.4M) ***
[07/15 18:51:36     44s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.6155.4
[07/15 18:51:36     44s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.030, REAL:0.023, MEM:2063.4M, EPOCH TIME: 1721083896.917854
[07/15 18:51:36     44s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2063.4M, EPOCH TIME: 1721083896.917899
[07/15 18:51:36     44s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1219).
[07/15 18:51:36     44s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:51:36     44s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:51:36     44s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:51:36     44s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.000, REAL:0.002, MEM:2063.4M, EPOCH TIME: 1721083896.919805
[07/15 18:51:36     44s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.050, REAL:0.035, MEM:2063.4M, EPOCH TIME: 1721083896.919855
[07/15 18:51:36     44s] **INFO: Flow update: Design timing is met.
[07/15 18:51:36     44s] **INFO: Flow update: Design timing is met.
[07/15 18:51:36     44s] **INFO: Flow update: Design timing is met.
[07/15 18:51:36     44s] Register exp ratio and priority group on 0 nets on 1253 nets : 
[07/15 18:51:36     44s] 
[07/15 18:51:36     44s] Active setup views:
[07/15 18:51:36     44s]  slow_functional_mode
[07/15 18:51:36     44s]   Dominating endpoints: 0
[07/15 18:51:36     44s]   Dominating TNS: -0.000
[07/15 18:51:36     44s] 
[07/15 18:51:36     44s] Extraction called for design 'aska_dig' of instances=1219 and nets=1280 using extraction engine 'preRoute' .
[07/15 18:51:36     44s] PreRoute RC Extraction called for design aska_dig.
[07/15 18:51:36     44s] RC Extraction called in multi-corner(2) mode.
[07/15 18:51:36     44s] RCMode: PreRoute
[07/15 18:51:36     44s]       RC Corner Indexes            0       1   
[07/15 18:51:36     44s] Capacitance Scaling Factor   : 1.00000 1.00000 
[07/15 18:51:36     44s] Resistance Scaling Factor    : 1.00000 1.00000 
[07/15 18:51:36     44s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[07/15 18:51:36     44s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[07/15 18:51:36     44s] Shrink Factor                : 1.00000
[07/15 18:51:36     44s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[07/15 18:51:36     44s] Using capacitance table file ...
[07/15 18:51:36     44s] RC Grid backup saved.
[07/15 18:51:36     44s] 
[07/15 18:51:36     44s] Trim Metal Layers:
[07/15 18:51:36     44s] LayerId::1 widthSet size::4
[07/15 18:51:36     44s] LayerId::2 widthSet size::4
[07/15 18:51:36     44s] LayerId::3 widthSet size::4
[07/15 18:51:36     44s] LayerId::4 widthSet size::4
[07/15 18:51:36     44s] LayerId::5 widthSet size::4
[07/15 18:51:36     44s] LayerId::6 widthSet size::2
[07/15 18:51:36     44s] Skipped RC grid update for preRoute extraction.
[07/15 18:51:36     44s] eee: pegSigSF::1.070000
[07/15 18:51:36     44s] Initializing multi-corner capacitance tables ... 
[07/15 18:51:36     44s] Initializing multi-corner resistance tables ...
[07/15 18:51:36     44s] eee: l::1 avDens::0.108776 usedTrk::522.126518 availTrk::4800.000000 sigTrk::522.126518
[07/15 18:51:36     44s] eee: l::2 avDens::0.128629 usedTrk::576.255739 availTrk::4480.000000 sigTrk::576.255739
[07/15 18:51:36     44s] eee: l::3 avDens::0.159162 usedTrk::598.450001 availTrk::3760.000000 sigTrk::598.450001
[07/15 18:51:36     44s] eee: l::4 avDens::0.018268 usedTrk::49.688058 availTrk::2720.000000 sigTrk::49.688058
[07/15 18:51:36     44s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 18:51:36     44s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 18:51:36     44s] {RT max_rc 0 4 4 0}
[07/15 18:51:36     44s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.824000 pMod=82 wcR=0.333300 newSi=0.001600 wHLS=0.833250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[07/15 18:51:36     44s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2078.098M)
[07/15 18:51:36     44s] Skewing Data Summary (End_of_FINAL)
[07/15 18:51:37     44s] --------------------------------------------------
[07/15 18:51:37     44s]  Total skewed count:0
[07/15 18:51:37     44s] --------------------------------------------------
[07/15 18:51:37     44s] Starting delay calculation for Setup views
[07/15 18:51:37     45s] AAE_INFO: opIsDesignInPostRouteState() is 0
[07/15 18:51:37     45s] #################################################################################
[07/15 18:51:37     45s] # Design Stage: PreRoute
[07/15 18:51:37     45s] # Design Name: aska_dig
[07/15 18:51:37     45s] # Design Mode: 180nm
[07/15 18:51:37     45s] # Analysis Mode: MMMC Non-OCV 
[07/15 18:51:37     45s] # Parasitics Mode: No SPEF/RCDB 
[07/15 18:51:37     45s] # Signoff Settings: SI Off 
[07/15 18:51:37     45s] #################################################################################
[07/15 18:51:37     45s] Calculate delays in BcWc mode...
[07/15 18:51:37     45s] Topological Sorting (REAL = 0:00:00.0, MEM = 2083.9M, InitMEM = 2083.9M)
[07/15 18:51:37     45s] Start delay calculation (fullDC) (1 T). (MEM=2083.88)
[07/15 18:51:37     45s] End AAE Lib Interpolated Model. (MEM=2095.39 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 18:51:37     45s] Total number of fetched objects 1253
[07/15 18:51:37     45s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 18:51:37     45s] End delay calculation. (MEM=2111.08 CPU=0:00:00.1 REAL=0:00:00.0)
[07/15 18:51:37     45s] End delay calculation (fullDC). (MEM=2111.08 CPU=0:00:00.1 REAL=0:00:00.0)
[07/15 18:51:37     45s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 2111.1M) ***
[07/15 18:51:37     45s] *** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:00:45.3 mem=2111.1M)
[07/15 18:51:37     45s] OPTC: user 20.0
[07/15 18:51:37     45s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2111.08 MB )
[07/15 18:51:37     45s] (I)      ============================ Layers =============================
[07/15 18:51:37     45s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 18:51:37     45s] (I)      | DB# |  ID |                 Name |      Type | #Masks | Extra |
[07/15 18:51:37     45s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 18:51:37     45s] (I)      |  33 |   0 |                 CONT |       cut |      1 |       |
[07/15 18:51:37     45s] (I)      |   1 |   1 |                 MET1 |      wire |      1 |       |
[07/15 18:51:37     45s] (I)      |  34 |   1 |                 VIA1 |       cut |      1 |       |
[07/15 18:51:37     45s] (I)      |   2 |   2 |                 MET2 |      wire |      1 |       |
[07/15 18:51:37     45s] (I)      |  35 |   2 |                 VIA2 |       cut |      1 |       |
[07/15 18:51:37     45s] (I)      |   3 |   3 |                 MET3 |      wire |      1 |       |
[07/15 18:51:37     45s] (I)      |  36 |   3 |                 VIA3 |       cut |      1 |       |
[07/15 18:51:37     45s] (I)      |   4 |   4 |                 MET4 |      wire |      1 |       |
[07/15 18:51:37     45s] (I)      |  37 |   4 |                VIATP |       cut |      1 |       |
[07/15 18:51:37     45s] (I)      |   5 |   5 |                METTP |      wire |      1 |       |
[07/15 18:51:37     45s] (I)      |  38 |   5 |               VIATPL |       cut |      1 |       |
[07/15 18:51:37     45s] (I)      |   6 |   6 |               METTPL |      wire |      1 |       |
[07/15 18:51:37     45s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 18:51:37     45s] (I)      |  64 |  64 |              OVERLAP |   overlap |        |       |
[07/15 18:51:37     45s] (I)      |  65 |  65 |                 PIMP |   implant |        |       |
[07/15 18:51:37     45s] (I)      |  66 |  66 |                 NIMP |   implant |        |       |
[07/15 18:51:37     45s] (I)      |  67 |  67 |                NWELL |     other |        |    MS |
[07/15 18:51:37     45s] (I)      |  68 |  68 |                 DIFF | diffusion |        |    MS |
[07/15 18:51:37     45s] (I)      |   0 |   0 |                POLY1 |     other |        |    MS |
[07/15 18:51:37     45s] (I)      |  69 |  69 |               LOCKED |     other |        |       |
[07/15 18:51:37     45s] (I)      |  70 |  70 |              LOCKED1 |     other |        |       |
[07/15 18:51:37     45s] (I)      |  71 |  71 |              LOCKED2 |     other |        |       |
[07/15 18:51:37     45s] (I)      |  72 |  72 |              LOCKED3 |     other |        |       |
[07/15 18:51:37     45s] (I)      |  73 |  73 |              LOCKED4 |     other |        |       |
[07/15 18:51:37     45s] (I)      |  74 |  74 |                   MV |     other |        |    MS |
[07/15 18:51:37     45s] (I)      |  75 |  75 |                PWELL |     other |        |    MS |
[07/15 18:51:37     45s] (I)      |  76 |  76 |                  PAD |     other |        |    MS |
[07/15 18:51:37     45s] (I)      |  77 |  77 |                 VIA4 |     other |        |    MS |
[07/15 18:51:37     45s] (I)      |  78 |  78 |                 SBLK |     other |        |    MS |
[07/15 18:51:37     45s] (I)      |  79 |  79 |                NOPIM |     other |        |    MS |
[07/15 18:51:37     45s] (I)      |  80 |  80 |                 CAPM |     other |        |    MS |
[07/15 18:51:37     45s] (I)      |  81 |  81 |                 MET5 |     other |        |    MS |
[07/15 18:51:37     45s] (I)      |  82 |  82 |                  LDP |     other |        |    MS |
[07/15 18:51:37     45s] (I)      |  83 |  83 |                NODRC |     other |        |    MS |
[07/15 18:51:37     45s] (I)      |  84 |  84 |               DIODEF |     other |        |    MS |
[07/15 18:51:37     45s] (I)      |  85 |  85 |                  ESD |     other |        |    MS |
[07/15 18:51:37     45s] (I)      |  86 |  86 |                  LDN |     other |        |    MS |
[07/15 18:51:37     45s] (I)      |  87 |  87 |                   CF |     other |        |    MS |
[07/15 18:51:37     45s] (I)      |  88 |  88 |                 HRES |     other |        |    MS |
[07/15 18:51:37     45s] (I)      |  89 |  89 |                  ALN |     other |        |    MS |
[07/15 18:51:37     45s] (I)      |  90 |  90 |               DNWELL |     other |        |    MS |
[07/15 18:51:37     45s] (I)      |  91 |  91 |                 IOID |     other |        |    MS |
[07/15 18:51:37     45s] (I)      |  92 |  92 |                 MRES |     other |        |    MS |
[07/15 18:51:37     45s] (I)      |  93 |  93 |                  NW1 |     other |        |    MS |
[07/15 18:51:37     45s] (I)      |  94 |  94 |                  PW1 |     other |        |    MS |
[07/15 18:51:37     45s] (I)      |  95 |  95 |                  NW2 |     other |        |    MS |
[07/15 18:51:37     45s] (I)      |  96 |  96 |                  PW2 |     other |        |    MS |
[07/15 18:51:37     45s] (I)      |  97 |  97 |               BLKALL |     other |        |    MS |
[07/15 18:51:37     45s] (I)      |  98 |  98 |               BIPDEF |     other |        |    MS |
[07/15 18:51:37     45s] (I)      |  99 |  99 |                 NIFE |     other |        |    MS |
[07/15 18:51:37     45s] (I)      | 100 | 100 |               SUBCUT |     other |        |    MS |
[07/15 18:51:37     45s] (I)      | 101 | 101 |               FAMARK |     other |        |    MS |
[07/15 18:51:37     45s] (I)      | 102 | 102 |               RESDEF |     other |        |    MS |
[07/15 18:51:37     45s] (I)      | 103 | 103 |               CAPDEF |     other |        |    MS |
[07/15 18:51:37     45s] (I)      | 104 | 104 |               INDDEF |     other |        |    MS |
[07/15 18:51:37     45s] (I)      | 105 | 105 |                  RAC |     other |        |    MS |
[07/15 18:51:37     45s] (I)      | 106 | 106 |                XFLAY |     other |        |    MS |
[07/15 18:51:37     45s] (I)      | 107 | 107 |                HVGOX |     other |        |    MS |
[07/15 18:51:37     45s] (I)      | 108 | 108 |              HVPWELL |     other |        |    MS |
[07/15 18:51:37     45s] (I)      | 109 | 109 |              HVNWELL |     other |        |    MS |
[07/15 18:51:37     45s] (I)      | 110 | 110 |                  SOI |     other |        |    MS |
[07/15 18:51:37     45s] (I)      | 111 | 111 |                  PDD |     other |        |    MS |
[07/15 18:51:37     45s] (I)      | 112 | 112 |                  SCI |     other |        |    MS |
[07/15 18:51:37     45s] (I)      | 113 | 113 |                  SSD |     other |        |    MS |
[07/15 18:51:37     45s] (I)      | 114 | 114 |                 DEPL |     other |        |    MS |
[07/15 18:51:37     45s] (I)      | 115 | 115 |                  LPM |     other |        |    MS |
[07/15 18:51:37     45s] (I)      | 116 | 116 |                  LNM |     other |        |    MS |
[07/15 18:51:37     45s] (I)      | 117 | 117 |                ISOPW |     other |        |    MS |
[07/15 18:51:37     45s] (I)      | 118 | 118 |                  SOC |     other |        |    MS |
[07/15 18:51:37     45s] (I)      | 119 | 119 |                 DMOS |     other |        |    MS |
[07/15 18:51:37     45s] (I)      | 120 | 120 |               DEVLBL |     other |        |    MS |
[07/15 18:51:37     45s] (I)      | 121 | 121 |             DNWELLMV |     other |        |    MS |
[07/15 18:51:37     45s] (I)      | 122 | 122 |                PWBLK |     other |        |    MS |
[07/15 18:51:37     45s] (I)      | 123 | 123 |               PHODEF |     other |        |    MS |
[07/15 18:51:37     45s] (I)      | 124 | 124 |                  LNO |     other |        |    MS |
[07/15 18:51:37     45s] (I)      | 125 | 125 |                 VIA5 |     other |        |    MS |
[07/15 18:51:37     45s] (I)      | 126 | 126 |                 MET6 |     other |        |    MS |
[07/15 18:51:37     45s] (I)      | 127 | 127 |               HVDEPL |     other |        |    MS |
[07/15 18:51:37     45s] (I)      | 128 | 128 |              CAPM23F |     other |        |    MS |
[07/15 18:51:37     45s] (I)      | 129 | 129 |             CAPMH23F |     other |        |    MS |
[07/15 18:51:37     45s] (I)      | 130 | 130 |              CAPM34F |     other |        |    MS |
[07/15 18:51:37     45s] (I)      | 131 | 131 |             CAPMH34F |     other |        |    MS |
[07/15 18:51:37     45s] (I)      | 132 | 132 |              CAPM45F |     other |        |    MS |
[07/15 18:51:37     45s] (I)      | 133 | 133 |             CAPMH45F |     other |        |    MS |
[07/15 18:51:37     45s] (I)      | 134 | 134 |              CAPM56F |     other |        |    MS |
[07/15 18:51:37     45s] (I)      | 135 | 135 |             CAPMH56F |     other |        |    MS |
[07/15 18:51:37     45s] (I)      | 136 | 136 |                CAPM2 |     other |        |    MS |
[07/15 18:51:37     45s] (I)      | 137 | 137 |                CAPM3 |     other |        |    MS |
[07/15 18:51:37     45s] (I)      | 138 | 138 |                  DNC |     other |        |    MS |
[07/15 18:51:37     45s] (I)      | 139 | 139 |                  DPC |     other |        |    MS |
[07/15 18:51:37     45s] (I)      | 140 | 140 |                LNDEV |     other |        |    MS |
[07/15 18:51:37     45s] (I)      | 141 | 141 |                  HNW |     other |        |    MS |
[07/15 18:51:37     45s] (I)      | 142 | 142 |                  NDF |     other |        |    MS |
[07/15 18:51:37     45s] (I)      | 143 | 143 |                  PDF |     other |        |    MS |
[07/15 18:51:37     45s] (I)      | 144 | 144 |                  DTI |     other |        |    MS |
[07/15 18:51:37     45s] (I)      | 145 | 145 |                UVWIN |     other |        |    MS |
[07/15 18:51:37     45s] (I)      | 146 | 146 |               ANODOP |     other |        |    MS |
[07/15 18:51:37     45s] (I)      | 147 | 147 |               CATDOP |     other |        |    MS |
[07/15 18:51:37     45s] (I)      | 148 | 148 |                  AML |     other |        |    MS |
[07/15 18:51:37     45s] (I)      | 149 | 149 |                BNIMP |     other |        |    MS |
[07/15 18:51:37     45s] (I)      | 150 | 150 |                  LPW |     other |        |    MS |
[07/15 18:51:37     45s] (I)      | 151 | 151 |                  LNW |     other |        |    MS |
[07/15 18:51:37     45s] (I)      | 152 | 152 |                   BP |     other |        |    MS |
[07/15 18:51:37     45s] (I)      | 153 | 153 |                CAPMH |     other |        |    MS |
[07/15 18:51:37     45s] (I)      | 154 | 154 |               CAPMH2 |     other |        |    MS |
[07/15 18:51:37     45s] (I)      | 155 | 155 |               CAPMH3 |     other |        |    MS |
[07/15 18:51:37     45s] (I)      | 156 | 156 |               LDDBLK |     other |        |    MS |
[07/15 18:51:37     45s] (I)      | 157 | 157 |                  STI |     other |        |    MS |
[07/15 18:51:37     45s] (I)      | 158 | 158 |                  LVT |     other |        |    MS |
[07/15 18:51:37     45s] (I)      | 159 | 159 |               NWELL3 |     other |        |    MS |
[07/15 18:51:37     45s] (I)      | 160 | 160 |               PWELL3 |     other |        |    MS |
[07/15 18:51:37     45s] (I)      | 161 | 161 |                ngate |     other |        |    MS |
[07/15 18:51:37     45s] (I)      | 162 | 162 |                pgate |     other |        |    MS |
[07/15 18:51:37     45s] (I)      | 163 | 163 |                  sub |     other |        |    MS |
[07/15 18:51:37     45s] (I)      | 164 | 164 |              polyres |     other |        |    MS |
[07/15 18:51:37     45s] (I)      | 165 | 165 |               allres |     other |        |    MS |
[07/15 18:51:37     45s] (I)      | 166 | 166 |                  nsd |     other |        |    MS |
[07/15 18:51:37     45s] (I)      | 167 | 167 |                  psd |     other |        |    MS |
[07/15 18:51:37     45s] (I)      | 168 | 168 |               SUBEXT |     other |        |    MS |
[07/15 18:51:37     45s] (I)      | 169 | 169 |               SUBDEV |     other |        |    MS |
[07/15 18:51:37     45s] (I)      | 170 | 170 |                NGIMP |     other |        |    MS |
[07/15 18:51:37     45s] (I)      | 171 | 171 |                  ULN |     other |        |    MS |
[07/15 18:51:37     45s] (I)      | 172 | 172 |                 PPLN |     other |        |    MS |
[07/15 18:51:37     45s] (I)      | 173 | 173 |                 NNLN |     other |        |    MS |
[07/15 18:51:37     45s] (I)      | 174 | 174 |                 NWLN |     other |        |    MS |
[07/15 18:51:37     45s] (I)      | 175 | 175 |                 PWLN |     other |        |    MS |
[07/15 18:51:37     45s] (I)      | 176 | 176 |               NWELL5 |     other |        |    MS |
[07/15 18:51:37     45s] (I)      | 177 | 177 |               PWELL5 |     other |        |    MS |
[07/15 18:51:37     45s] (I)      | 178 | 178 |                  SVT |     other |        |    MS |
[07/15 18:51:37     45s] (I)      | 179 | 179 |               CORNER |     other |        |    MS |
[07/15 18:51:37     45s] (I)      | 180 | 180 |               PIMIDE |     other |        |    MS |
[07/15 18:51:37     45s] (I)      | 181 | 181 |                 EMIR |     other |        |    MS |
[07/15 18:51:37     45s] (I)      | 182 | 182 |             DONOTUSE |     other |        |    MS |
[07/15 18:51:37     45s] (I)      | 183 | 183 |          LOCKED_slot |     other |        |       |
[07/15 18:51:37     45s] (I)      | 184 | 184 |         LOCKED1_slot |     other |        |       |
[07/15 18:51:37     45s] (I)      | 185 | 185 |         LOCKED2_slot |     other |        |       |
[07/15 18:51:37     45s] (I)      | 186 | 186 |         LOCKED3_slot |     other |        |       |
[07/15 18:51:37     45s] (I)      | 187 | 187 |         LOCKED4_slot |     other |        |       |
[07/15 18:51:37     45s] (I)      | 188 | 188 |           POLY1_slot |     other |        |       |
[07/15 18:51:37     45s] (I)      | 189 | 189 |            MET1_slot |     other |        |       |
[07/15 18:51:37     45s] (I)      | 190 | 190 |            VIA1_slot |     other |        |       |
[07/15 18:51:37     45s] (I)      | 191 | 191 |            MET2_slot |     other |        |       |
[07/15 18:51:37     45s] (I)      | 192 | 192 |            VIA2_slot |     other |        |       |
[07/15 18:51:37     45s] (I)      | 193 | 193 |            MET3_slot |     other |        |       |
[07/15 18:51:37     45s] (I)      | 194 | 194 |            VIA3_slot |     other |        |       |
[07/15 18:51:37     45s] (I)      | 195 | 195 |            MET4_slot |     other |        |       |
[07/15 18:51:37     45s] (I)      | 196 | 196 |           VIATP_slot |     other |        |       |
[07/15 18:51:37     45s] (I)      | 197 | 197 |           METTP_slot |     other |        |       |
[07/15 18:51:37     45s] (I)      | 198 | 198 |          VIATPL_slot |     other |        |       |
[07/15 18:51:37     45s] (I)      | 199 | 199 |          METTPL_slot |     other |        |       |
[07/15 18:51:37     45s] (I)      | 200 | 200 |             Unrouted |     other |        |       |
[07/15 18:51:37     45s] (I)      | 201 | 201 |             Canplace |     other |        |       |
[07/15 18:51:37     45s] (I)      | 202 | 202 |         Cannotoccupy |     other |        |       |
[07/15 18:51:37     45s] (I)      | 203 | 203 |                Group |     other |        |       |
[07/15 18:51:37     45s] (I)      | 204 | 204 |                  Row |     other |        |       |
[07/15 18:51:37     45s] (I)      | 205 | 205 |               marker |     other |        |       |
[07/15 18:51:37     45s] (I)      | 206 | 206 |         changedLayer |     other |        |       |
[07/15 18:51:37     45s] (I)      | 207 | 207 |           designFlow |     other |        |       |
[07/15 18:51:37     45s] (I)      | 208 | 208 |                unset |     other |        |       |
[07/15 18:51:37     45s] (I)      | 209 | 209 |              unknown |     other |        |       |
[07/15 18:51:37     45s] (I)      | 210 | 210 |               supply |     other |        |       |
[07/15 18:51:37     45s] (I)      | 211 | 211 |                spike |     other |        |       |
[07/15 18:51:37     45s] (I)      | 212 | 212 |               resist |     other |        |       |
[07/15 18:51:37     45s] (I)      | 213 | 213 |                  hiz |     other |        |       |
[07/15 18:51:37     45s] (I)      | 214 | 214 |                drive |     other |        |       |
[07/15 18:51:37     45s] (I)      | 215 | 215 |               select |     other |        |       |
[07/15 18:51:37     45s] (I)      | 216 | 216 |               hilite |     other |        |       |
[07/15 18:51:37     45s] (I)      | 217 | 217 |                   y9 |     other |        |       |
[07/15 18:51:37     45s] (I)      | 218 | 218 |                   y8 |     other |        |       |
[07/15 18:51:37     45s] (I)      | 219 | 219 |                   y7 |     other |        |       |
[07/15 18:51:37     45s] (I)      | 220 | 220 |                   y6 |     other |        |       |
[07/15 18:51:37     45s] (I)      | 221 | 221 |                   y5 |     other |        |       |
[07/15 18:51:37     45s] (I)      | 222 | 222 |                   y4 |     other |        |       |
[07/15 18:51:37     45s] (I)      | 223 | 223 |                   y3 |     other |        |       |
[07/15 18:51:37     45s] (I)      | 224 | 224 |                   y2 |     other |        |       |
[07/15 18:51:37     45s] (I)      | 225 | 225 |                   y1 |     other |        |       |
[07/15 18:51:37     45s] (I)      | 226 | 226 |                   y0 |     other |        |       |
[07/15 18:51:37     45s] (I)      | 227 | 227 |              stretch |     other |        |       |
[07/15 18:51:37     45s] (I)      | 228 | 228 |                 snap |     other |        |       |
[07/15 18:51:37     45s] (I)      | 229 | 229 |            edgeLayer |     other |        |       |
[07/15 18:51:37     45s] (I)      | 230 | 230 |                 axis |     other |        |       |
[07/15 18:51:37     45s] (I)      | 231 | 231 |                  pin |     other |        |       |
[07/15 18:51:37     45s] (I)      | 232 | 232 |                 wire |     other |        |       |
[07/15 18:51:37     45s] (I)      | 233 | 233 |               device |     other |        |       |
[07/15 18:51:37     45s] (I)      | 234 | 234 |               border |     other |        |       |
[07/15 18:51:37     45s] (I)      | 235 | 235 |                 text |     other |        |       |
[07/15 18:51:37     45s] (I)      | 236 | 236 |            softFence |     other |        |       |
[07/15 18:51:37     45s] (I)      | 237 | 237 |            hardFence |     other |        |       |
[07/15 18:51:37     45s] (I)      | 238 | 238 |                align |     other |        |       |
[07/15 18:51:37     45s] (I)      | 239 | 239 |           prBoundary |     other |        |       |
[07/15 18:51:37     45s] (I)      | 240 | 240 |             instance |     other |        |       |
[07/15 18:51:37     45s] (I)      | 241 | 241 |             annotate |     other |        |       |
[07/15 18:51:37     45s] (I)      | 242 | 242 |                 grid |     other |        |       |
[07/15 18:51:37     45s] (I)      | 243 | 243 |           background |     other |        |       |
[07/15 18:51:37     45s] (I)      | 244 | 244 |            substrate |     other |        |       |
[07/15 18:51:37     45s] (I)      | 245 | 245 |     solderMaskBottom |     other |        |       |
[07/15 18:51:37     45s] (I)      | 246 | 246 |    beginGenericLayer |     other |        |       |
[07/15 18:51:37     45s] (I)      | 247 | 247 | internalGenericLayer |     other |        |       |
[07/15 18:51:37     45s] (I)      | 248 | 248 |      endGenericLayer |     other |        |       |
[07/15 18:51:37     45s] (I)      | 249 | 249 |        solderMaskTop |     other |        |       |
[07/15 18:51:37     45s] (I)      | 250 | 250 |                drill |     other |        |       |
[07/15 18:51:37     45s] (I)      | 251 | 251 |             wirebond |     other |        |       |
[07/15 18:51:37     45s] (I)      | 252 | 252 |  wirebondFingerGuide |     other |        |       |
[07/15 18:51:37     45s] (I)      | 253 | 253 |     assemblyBoundary |     other |        |       |
[07/15 18:51:37     45s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 18:51:37     45s] (I)      Started Import and model ( Curr Mem: 2111.08 MB )
[07/15 18:51:37     45s] (I)      Default pattern map key = aska_dig_default.
[07/15 18:51:37     45s] (I)      == Non-default Options ==
[07/15 18:51:37     45s] (I)      Build term to term wires                           : false
[07/15 18:51:37     45s] (I)      Maximum routing layer                              : 4
[07/15 18:51:37     45s] (I)      Number of threads                                  : 1
[07/15 18:51:37     45s] (I)      Method to set GCell size                           : row
[07/15 18:51:37     45s] (I)      Counted 402 PG shapes. We will not process PG shapes layer by layer.
[07/15 18:51:37     45s] (I)      Use row-based GCell size
[07/15 18:51:37     45s] (I)      Use row-based GCell align
[07/15 18:51:37     45s] (I)      layer 0 area = 202000
[07/15 18:51:37     45s] (I)      layer 1 area = 202000
[07/15 18:51:37     45s] (I)      layer 2 area = 202000
[07/15 18:51:37     45s] (I)      layer 3 area = 202000
[07/15 18:51:37     45s] (I)      GCell unit size   : 4480
[07/15 18:51:37     45s] (I)      GCell multiplier  : 1
[07/15 18:51:37     45s] (I)      GCell row height  : 4480
[07/15 18:51:37     45s] (I)      Actual row height : 4480
[07/15 18:51:37     45s] (I)      GCell align ref   : 20160 20160
[07/15 18:51:37     45s] [NR-eGR] Track table information for default rule: 
[07/15 18:51:37     45s] [NR-eGR] MET1 has single uniform track structure
[07/15 18:51:37     45s] [NR-eGR] MET2 has single uniform track structure
[07/15 18:51:37     45s] [NR-eGR] MET3 has single uniform track structure
[07/15 18:51:37     45s] [NR-eGR] MET4 has single uniform track structure
[07/15 18:51:37     45s] [NR-eGR] METTP has single uniform track structure
[07/15 18:51:37     45s] [NR-eGR] METTPL has single uniform track structure
[07/15 18:51:37     45s] (I)      ================= Default via ==================
[07/15 18:51:37     45s] (I)      +---+--------------------+---------------------+
[07/15 18:51:37     45s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut     |
[07/15 18:51:37     45s] (I)      +---+--------------------+---------------------+
[07/15 18:51:37     45s] (I)      | 1 |    2  VIA1_Y_so    |   32  VIA1_CV1_hd   |
[07/15 18:51:37     45s] (I)      | 2 |   38  VIA2_so      |   61  VIA2_CV1_so   |
[07/15 18:51:37     45s] (I)      | 3 |   74  VIA3_so      |   93  VIA3_CH2_so   |
[07/15 18:51:37     45s] (I)      | 4 |  117  VIATPne_Y_so |  132  VIATP_CH2s_so |
[07/15 18:51:37     45s] (I)      | 5 |  145  VIATPL_so    |  150  VIATPL_CV_so  |
[07/15 18:51:37     45s] (I)      +---+--------------------+---------------------+
[07/15 18:51:37     45s] [NR-eGR] Read 260 PG shapes
[07/15 18:51:37     45s] [NR-eGR] Read 0 clock shapes
[07/15 18:51:37     45s] [NR-eGR] Read 0 other shapes
[07/15 18:51:37     45s] [NR-eGR] #Routing Blockages  : 0
[07/15 18:51:37     45s] [NR-eGR] #Instance Blockages : 0
[07/15 18:51:37     45s] [NR-eGR] #PG Blockages       : 260
[07/15 18:51:37     45s] [NR-eGR] #Halo Blockages     : 0
[07/15 18:51:37     45s] [NR-eGR] #Boundary Blockages : 0
[07/15 18:51:37     45s] [NR-eGR] #Clock Blockages    : 0
[07/15 18:51:37     45s] [NR-eGR] #Other Blockages    : 0
[07/15 18:51:37     45s] (I)      Design has 0 blackboxes considered as all layer blockages.
[07/15 18:51:37     45s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[07/15 18:51:37     45s] [NR-eGR] Read 1253 nets ( ignored 0 )
[07/15 18:51:37     45s] (I)      early_global_route_priority property id does not exist.
[07/15 18:51:37     45s] (I)      Read Num Blocks=260  Num Prerouted Wires=0  Num CS=0
[07/15 18:51:37     45s] (I)      Layer 1 (V) : #blockages 260 : #preroutes 0
[07/15 18:51:37     45s] (I)      Layer 2 (H) : #blockages 0 : #preroutes 0
[07/15 18:51:37     45s] (I)      Layer 3 (V) : #blockages 0 : #preroutes 0
[07/15 18:51:37     45s] (I)      Number of ignored nets                =      0
[07/15 18:51:37     45s] (I)      Number of connected nets              =      0
[07/15 18:51:37     45s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[07/15 18:51:37     45s] (I)      Number of clock nets                  =      2.  Ignored: No
[07/15 18:51:37     45s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[07/15 18:51:37     45s] (I)      Number of special nets                =      0.  Ignored: Yes
[07/15 18:51:37     45s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[07/15 18:51:37     45s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[07/15 18:51:37     45s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[07/15 18:51:37     45s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[07/15 18:51:37     45s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[07/15 18:51:37     45s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[07/15 18:51:37     45s] (I)      Ndr track 0 does not exist
[07/15 18:51:37     45s] (I)      ---------------------Grid Graph Info--------------------
[07/15 18:51:37     45s] (I)      Routing area        : (0, 0) - (445200, 241920)
[07/15 18:51:37     45s] (I)      Core area           : (20160, 20160) - (425040, 221760)
[07/15 18:51:37     45s] (I)      Site width          :   560  (dbu)
[07/15 18:51:37     45s] (I)      Row height          :  4480  (dbu)
[07/15 18:51:37     45s] (I)      GCell row height    :  4480  (dbu)
[07/15 18:51:37     45s] (I)      GCell width         :  4480  (dbu)
[07/15 18:51:37     45s] (I)      GCell height        :  4480  (dbu)
[07/15 18:51:37     45s] (I)      Grid                :    99    54     4
[07/15 18:51:37     45s] (I)      Layer numbers       :     1     2     3     4
[07/15 18:51:37     45s] (I)      Vertical capacity   :     0  4480     0  4480
[07/15 18:51:37     45s] (I)      Horizontal capacity :     0     0  4480     0
[07/15 18:51:37     45s] (I)      Default wire width  :   230   280   280   280
[07/15 18:51:37     45s] (I)      Default wire space  :   230   280   280   280
[07/15 18:51:37     45s] (I)      Default wire pitch  :   460   560   560   560
[07/15 18:51:37     45s] (I)      Default pitch size  :   460   560   560   560
[07/15 18:51:37     45s] (I)      First track coord   :   280   280   280   280
[07/15 18:51:37     45s] (I)      Num tracks per GCell:  9.74  8.00  8.00  8.00
[07/15 18:51:37     45s] (I)      Total num of tracks :   432   795   432   795
[07/15 18:51:37     45s] (I)      Num of masks        :     1     1     1     1
[07/15 18:51:37     45s] (I)      Num of trim masks   :     0     0     0     0
[07/15 18:51:37     45s] (I)      --------------------------------------------------------
[07/15 18:51:37     45s] 
[07/15 18:51:37     45s] [NR-eGR] ============ Routing rule table ============
[07/15 18:51:37     45s] [NR-eGR] Rule id: 0  Nets: 1253
[07/15 18:51:37     45s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[07/15 18:51:37     45s] (I)                    Layer    2    3    4 
[07/15 18:51:37     45s] (I)                    Pitch  560  560  560 
[07/15 18:51:37     45s] (I)             #Used tracks    1    1    1 
[07/15 18:51:37     45s] (I)       #Fully used tracks    1    1    1 
[07/15 18:51:37     45s] [NR-eGR] ========================================
[07/15 18:51:37     45s] [NR-eGR] 
[07/15 18:51:37     45s] (I)      =============== Blocked Tracks ===============
[07/15 18:51:37     45s] (I)      +-------+---------+----------+---------------+
[07/15 18:51:37     45s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[07/15 18:51:37     45s] (I)      +-------+---------+----------+---------------+
[07/15 18:51:37     45s] (I)      |     1 |       0 |        0 |         0.00% |
[07/15 18:51:37     45s] (I)      |     2 |   42930 |     6090 |        14.19% |
[07/15 18:51:37     45s] (I)      |     3 |   42768 |        0 |         0.00% |
[07/15 18:51:37     45s] (I)      |     4 |   42930 |        0 |         0.00% |
[07/15 18:51:37     45s] (I)      +-------+---------+----------+---------------+
[07/15 18:51:37     45s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2111.08 MB )
[07/15 18:51:37     45s] (I)      Reset routing kernel
[07/15 18:51:37     45s] (I)      Started Global Routing ( Curr Mem: 2111.08 MB )
[07/15 18:51:37     45s] (I)      totalPins=4864  totalGlobalPin=4755 (97.76%)
[07/15 18:51:37     45s] (I)      total 2D Cap : 122538 = (42768 H, 79770 V)
[07/15 18:51:37     45s] [NR-eGR] Layer group 1: route 1253 net(s) in layer range [2, 4]
[07/15 18:51:37     45s] (I)      
[07/15 18:51:37     45s] (I)      ============  Phase 1a Route ============
[07/15 18:51:37     45s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[07/15 18:51:37     45s] (I)      Usage: 10972 = (5812 H, 5160 V) = (13.59% H, 6.47% V) = (2.604e+04um H, 2.312e+04um V)
[07/15 18:51:37     45s] (I)      
[07/15 18:51:37     45s] (I)      ============  Phase 1b Route ============
[07/15 18:51:37     45s] (I)      Usage: 10973 = (5812 H, 5161 V) = (13.59% H, 6.47% V) = (2.604e+04um H, 2.312e+04um V)
[07/15 18:51:37     45s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.915904e+04um
[07/15 18:51:37     45s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[07/15 18:51:37     45s] (I)      Congestion threshold : each 60.00, sum 90.00
[07/15 18:51:37     45s] (I)      
[07/15 18:51:37     45s] (I)      ============  Phase 1c Route ============
[07/15 18:51:37     45s] (I)      Usage: 10973 = (5812 H, 5161 V) = (13.59% H, 6.47% V) = (2.604e+04um H, 2.312e+04um V)
[07/15 18:51:37     45s] (I)      
[07/15 18:51:37     45s] (I)      ============  Phase 1d Route ============
[07/15 18:51:37     45s] (I)      Usage: 10973 = (5812 H, 5161 V) = (13.59% H, 6.47% V) = (2.604e+04um H, 2.312e+04um V)
[07/15 18:51:37     45s] (I)      
[07/15 18:51:37     45s] (I)      ============  Phase 1e Route ============
[07/15 18:51:37     45s] (I)      Usage: 10973 = (5812 H, 5161 V) = (13.59% H, 6.47% V) = (2.604e+04um H, 2.312e+04um V)
[07/15 18:51:37     45s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.915904e+04um
[07/15 18:51:37     45s] (I)      
[07/15 18:51:37     45s] (I)      ============  Phase 1l Route ============
[07/15 18:51:37     45s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[07/15 18:51:37     45s] (I)      Layer  2:      36109      6621         2        4016       37960    ( 9.57%) 
[07/15 18:51:37     45s] (I)      Layer  3:      42336      5871         1           0       42336    ( 0.00%) 
[07/15 18:51:37     45s] (I)      Layer  4:      42135       435         0           0       41976    ( 0.00%) 
[07/15 18:51:37     45s] (I)      Total:        120580     12927         3        4016      122272    ( 3.18%) 
[07/15 18:51:37     45s] (I)      
[07/15 18:51:37     45s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[07/15 18:51:37     45s] [NR-eGR]                        OverCon            
[07/15 18:51:37     45s] [NR-eGR]                         #Gcell     %Gcell
[07/15 18:51:37     45s] [NR-eGR]        Layer               (1)    OverCon
[07/15 18:51:37     45s] [NR-eGR] ----------------------------------------------
[07/15 18:51:37     45s] [NR-eGR]    MET1 ( 1)         0( 0.00%)   ( 0.00%) 
[07/15 18:51:37     45s] [NR-eGR]    MET2 ( 2)         2( 0.04%)   ( 0.04%) 
[07/15 18:51:37     45s] [NR-eGR]    MET3 ( 3)         1( 0.02%)   ( 0.02%) 
[07/15 18:51:37     45s] [NR-eGR]    MET4 ( 4)         0( 0.00%)   ( 0.00%) 
[07/15 18:51:37     45s] [NR-eGR] ----------------------------------------------
[07/15 18:51:37     45s] [NR-eGR]        Total         3( 0.02%)   ( 0.02%) 
[07/15 18:51:37     45s] [NR-eGR] 
[07/15 18:51:37     45s] (I)      Finished Global Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2119.09 MB )
[07/15 18:51:37     45s] (I)      total 2D Cap : 122538 = (42768 H, 79770 V)
[07/15 18:51:37     45s] [NR-eGR] Overflow after Early Global Route 0.02% H + 0.00% V
[07/15 18:51:37     45s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.04 sec, Real: 0.03 sec, Curr Mem: 2119.09 MB )
[07/15 18:51:37     45s] (I)      ======================================== Runtime Summary ========================================
[07/15 18:51:37     45s] (I)       Step                                              %       Start      Finish      Real       CPU 
[07/15 18:51:37     45s] (I)      -------------------------------------------------------------------------------------------------
[07/15 18:51:37     45s] (I)       Early Global Route kernel                   100.00%  230.66 sec  230.70 sec  0.03 sec  0.04 sec 
[07/15 18:51:37     45s] (I)       +-Import and model                           23.02%  230.68 sec  230.68 sec  0.01 sec  0.01 sec 
[07/15 18:51:37     45s] (I)       | +-Create place DB                           6.34%  230.68 sec  230.68 sec  0.00 sec  0.00 sec 
[07/15 18:51:37     45s] (I)       | | +-Import place data                       6.05%  230.68 sec  230.68 sec  0.00 sec  0.00 sec 
[07/15 18:51:37     45s] (I)       | | | +-Read instances and placement          1.82%  230.68 sec  230.68 sec  0.00 sec  0.00 sec 
[07/15 18:51:37     45s] (I)       | | | +-Read nets                             3.64%  230.68 sec  230.68 sec  0.00 sec  0.00 sec 
[07/15 18:51:37     45s] (I)       | +-Create route DB                          12.10%  230.68 sec  230.68 sec  0.00 sec  0.01 sec 
[07/15 18:51:37     45s] (I)       | | +-Import route data (1T)                 11.34%  230.68 sec  230.68 sec  0.00 sec  0.01 sec 
[07/15 18:51:37     45s] (I)       | | | +-Read blockages ( Layer 2-4 )          2.72%  230.68 sec  230.68 sec  0.00 sec  0.00 sec 
[07/15 18:51:37     45s] (I)       | | | | +-Read routing blockages              0.01%  230.68 sec  230.68 sec  0.00 sec  0.00 sec 
[07/15 18:51:37     45s] (I)       | | | | +-Read instance blockages             0.43%  230.68 sec  230.68 sec  0.00 sec  0.00 sec 
[07/15 18:51:37     45s] (I)       | | | | +-Read PG blockages                   0.10%  230.68 sec  230.68 sec  0.00 sec  0.00 sec 
[07/15 18:51:37     45s] (I)       | | | | +-Read clock blockages                0.04%  230.68 sec  230.68 sec  0.00 sec  0.00 sec 
[07/15 18:51:37     45s] (I)       | | | | +-Read other blockages                0.04%  230.68 sec  230.68 sec  0.00 sec  0.00 sec 
[07/15 18:51:37     45s] (I)       | | | | +-Read halo blockages                 0.03%  230.68 sec  230.68 sec  0.00 sec  0.00 sec 
[07/15 18:51:37     45s] (I)       | | | | +-Read boundary cut boxes             0.01%  230.68 sec  230.68 sec  0.00 sec  0.00 sec 
[07/15 18:51:37     45s] (I)       | | | +-Read blackboxes                       0.03%  230.68 sec  230.68 sec  0.00 sec  0.00 sec 
[07/15 18:51:37     45s] (I)       | | | +-Read prerouted                        0.83%  230.68 sec  230.68 sec  0.00 sec  0.00 sec 
[07/15 18:51:37     45s] (I)       | | | +-Read unlegalized nets                 0.13%  230.68 sec  230.68 sec  0.00 sec  0.00 sec 
[07/15 18:51:37     45s] (I)       | | | +-Read nets                             0.82%  230.68 sec  230.68 sec  0.00 sec  0.00 sec 
[07/15 18:51:37     45s] (I)       | | | +-Set up via pillars                    0.02%  230.68 sec  230.68 sec  0.00 sec  0.00 sec 
[07/15 18:51:37     45s] (I)       | | | +-Initialize 3D grid graph              0.04%  230.68 sec  230.68 sec  0.00 sec  0.00 sec 
[07/15 18:51:37     45s] (I)       | | | +-Model blockage capacity               1.86%  230.68 sec  230.68 sec  0.00 sec  0.00 sec 
[07/15 18:51:37     45s] (I)       | | | | +-Initialize 3D capacity              1.44%  230.68 sec  230.68 sec  0.00 sec  0.00 sec 
[07/15 18:51:37     45s] (I)       | +-Read aux data                             0.01%  230.68 sec  230.68 sec  0.00 sec  0.00 sec 
[07/15 18:51:37     45s] (I)       | +-Others data preparation                   0.19%  230.68 sec  230.68 sec  0.00 sec  0.00 sec 
[07/15 18:51:37     45s] (I)       | +-Create route kernel                       2.83%  230.68 sec  230.68 sec  0.00 sec  0.00 sec 
[07/15 18:51:37     45s] (I)       +-Global Routing                             38.06%  230.68 sec  230.70 sec  0.01 sec  0.01 sec 
[07/15 18:51:37     45s] (I)       | +-Initialization                            1.15%  230.68 sec  230.68 sec  0.00 sec  0.00 sec 
[07/15 18:51:37     45s] (I)       | +-Net group 1                              34.53%  230.68 sec  230.70 sec  0.01 sec  0.01 sec 
[07/15 18:51:37     45s] (I)       | | +-Generate topology                       3.23%  230.68 sec  230.69 sec  0.00 sec  0.00 sec 
[07/15 18:51:37     45s] (I)       | | +-Phase 1a                                6.56%  230.69 sec  230.69 sec  0.00 sec  0.00 sec 
[07/15 18:51:37     45s] (I)       | | | +-Pattern routing (1T)                  4.51%  230.69 sec  230.69 sec  0.00 sec  0.00 sec 
[07/15 18:51:37     45s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.56%  230.69 sec  230.69 sec  0.00 sec  0.00 sec 
[07/15 18:51:37     45s] (I)       | | | +-Add via demand to 2D                  0.53%  230.69 sec  230.69 sec  0.00 sec  0.00 sec 
[07/15 18:51:37     45s] (I)       | | +-Phase 1b                                2.01%  230.69 sec  230.69 sec  0.00 sec  0.00 sec 
[07/15 18:51:37     45s] (I)       | | | +-Monotonic routing (1T)                1.57%  230.69 sec  230.69 sec  0.00 sec  0.00 sec 
[07/15 18:51:37     45s] (I)       | | +-Phase 1c                                0.04%  230.69 sec  230.69 sec  0.00 sec  0.00 sec 
[07/15 18:51:37     45s] (I)       | | +-Phase 1d                                0.07%  230.69 sec  230.69 sec  0.00 sec  0.00 sec 
[07/15 18:51:37     45s] (I)       | | +-Phase 1e                                0.38%  230.69 sec  230.69 sec  0.00 sec  0.00 sec 
[07/15 18:51:37     45s] (I)       | | | +-Route legalization                    0.01%  230.69 sec  230.69 sec  0.00 sec  0.00 sec 
[07/15 18:51:37     45s] (I)       | | +-Phase 1l                               19.32%  230.69 sec  230.70 sec  0.01 sec  0.01 sec 
[07/15 18:51:37     45s] (I)       | | | +-Layer assignment (1T)                18.65%  230.69 sec  230.70 sec  0.01 sec  0.01 sec 
[07/15 18:51:37     45s] (I)       | +-Clean cong LA                             0.01%  230.70 sec  230.70 sec  0.00 sec  0.00 sec 
[07/15 18:51:37     45s] (I)       +-Export 3D cong map                          1.33%  230.70 sec  230.70 sec  0.00 sec  0.00 sec 
[07/15 18:51:37     45s] (I)       | +-Export 2D cong map                        0.25%  230.70 sec  230.70 sec  0.00 sec  0.00 sec 
[07/15 18:51:37     45s] (I)      ======================= Summary by functions ========================
[07/15 18:51:37     45s] (I)       Lv  Step                                      %      Real       CPU 
[07/15 18:51:37     45s] (I)      ---------------------------------------------------------------------
[07/15 18:51:37     45s] (I)        0  Early Global Route kernel           100.00%  0.03 sec  0.04 sec 
[07/15 18:51:37     45s] (I)        1  Global Routing                       38.06%  0.01 sec  0.01 sec 
[07/15 18:51:37     45s] (I)        1  Import and model                     23.02%  0.01 sec  0.01 sec 
[07/15 18:51:37     45s] (I)        1  Export 3D cong map                    1.33%  0.00 sec  0.00 sec 
[07/15 18:51:37     45s] (I)        2  Net group 1                          34.53%  0.01 sec  0.01 sec 
[07/15 18:51:37     45s] (I)        2  Create route DB                      12.10%  0.00 sec  0.01 sec 
[07/15 18:51:37     45s] (I)        2  Create place DB                       6.34%  0.00 sec  0.00 sec 
[07/15 18:51:37     45s] (I)        2  Create route kernel                   2.83%  0.00 sec  0.00 sec 
[07/15 18:51:37     45s] (I)        2  Initialization                        1.15%  0.00 sec  0.00 sec 
[07/15 18:51:37     45s] (I)        2  Export 2D cong map                    0.25%  0.00 sec  0.00 sec 
[07/15 18:51:37     45s] (I)        2  Others data preparation               0.19%  0.00 sec  0.00 sec 
[07/15 18:51:37     45s] (I)        2  Read aux data                         0.01%  0.00 sec  0.00 sec 
[07/15 18:51:37     45s] (I)        2  Clean cong LA                         0.01%  0.00 sec  0.00 sec 
[07/15 18:51:37     45s] (I)        3  Phase 1l                             19.32%  0.01 sec  0.01 sec 
[07/15 18:51:37     45s] (I)        3  Import route data (1T)               11.34%  0.00 sec  0.01 sec 
[07/15 18:51:37     45s] (I)        3  Phase 1a                              6.56%  0.00 sec  0.00 sec 
[07/15 18:51:37     45s] (I)        3  Import place data                     6.05%  0.00 sec  0.00 sec 
[07/15 18:51:37     45s] (I)        3  Generate topology                     3.23%  0.00 sec  0.00 sec 
[07/15 18:51:37     45s] (I)        3  Phase 1b                              2.01%  0.00 sec  0.00 sec 
[07/15 18:51:37     45s] (I)        3  Phase 1e                              0.38%  0.00 sec  0.00 sec 
[07/15 18:51:37     45s] (I)        3  Phase 1d                              0.07%  0.00 sec  0.00 sec 
[07/15 18:51:37     45s] (I)        3  Phase 1c                              0.04%  0.00 sec  0.00 sec 
[07/15 18:51:37     45s] (I)        4  Layer assignment (1T)                18.65%  0.01 sec  0.01 sec 
[07/15 18:51:37     45s] (I)        4  Pattern routing (1T)                  4.51%  0.00 sec  0.00 sec 
[07/15 18:51:37     45s] (I)        4  Read nets                             4.46%  0.00 sec  0.00 sec 
[07/15 18:51:37     45s] (I)        4  Read blockages ( Layer 2-4 )          2.72%  0.00 sec  0.00 sec 
[07/15 18:51:37     45s] (I)        4  Model blockage capacity               1.86%  0.00 sec  0.00 sec 
[07/15 18:51:37     45s] (I)        4  Read instances and placement          1.82%  0.00 sec  0.00 sec 
[07/15 18:51:37     45s] (I)        4  Monotonic routing (1T)                1.57%  0.00 sec  0.00 sec 
[07/15 18:51:37     45s] (I)        4  Read prerouted                        0.83%  0.00 sec  0.00 sec 
[07/15 18:51:37     45s] (I)        4  Pattern Routing Avoiding Blockages    0.56%  0.00 sec  0.00 sec 
[07/15 18:51:37     45s] (I)        4  Add via demand to 2D                  0.53%  0.00 sec  0.00 sec 
[07/15 18:51:37     45s] (I)        4  Read unlegalized nets                 0.13%  0.00 sec  0.00 sec 
[07/15 18:51:37     45s] (I)        4  Initialize 3D grid graph              0.04%  0.00 sec  0.00 sec 
[07/15 18:51:37     45s] (I)        4  Read blackboxes                       0.03%  0.00 sec  0.00 sec 
[07/15 18:51:37     45s] (I)        4  Set up via pillars                    0.02%  0.00 sec  0.00 sec 
[07/15 18:51:37     45s] (I)        4  Route legalization                    0.01%  0.00 sec  0.00 sec 
[07/15 18:51:37     45s] (I)        5  Initialize 3D capacity                1.44%  0.00 sec  0.00 sec 
[07/15 18:51:37     45s] (I)        5  Read instance blockages               0.43%  0.00 sec  0.00 sec 
[07/15 18:51:37     45s] (I)        5  Read PG blockages                     0.10%  0.00 sec  0.00 sec 
[07/15 18:51:37     45s] (I)        5  Read clock blockages                  0.04%  0.00 sec  0.00 sec 
[07/15 18:51:37     45s] (I)        5  Read other blockages                  0.04%  0.00 sec  0.00 sec 
[07/15 18:51:37     45s] (I)        5  Read halo blockages                   0.03%  0.00 sec  0.00 sec 
[07/15 18:51:37     45s] (I)        5  Read routing blockages                0.01%  0.00 sec  0.00 sec 
[07/15 18:51:37     45s] (I)        5  Read boundary cut boxes               0.01%  0.00 sec  0.00 sec 
[07/15 18:51:37     45s] OPERPROF: Starting HotSpotCal at level 1, MEM:2119.1M, EPOCH TIME: 1721083897.392005
[07/15 18:51:37     45s] [hotspot] +------------+---------------+---------------+
[07/15 18:51:37     45s] [hotspot] |            |   max hotspot | total hotspot |
[07/15 18:51:37     45s] [hotspot] +------------+---------------+---------------+
[07/15 18:51:37     45s] [hotspot] | normalized |          0.00 |          0.00 |
[07/15 18:51:37     45s] [hotspot] +------------+---------------+---------------+
[07/15 18:51:37     45s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[07/15 18:51:37     45s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[07/15 18:51:37     45s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.001, MEM:2135.1M, EPOCH TIME: 1721083897.392653
[07/15 18:51:37     45s] [hotspot] Hotspot report including placement blocked areas
[07/15 18:51:37     45s] OPERPROF: Starting HotSpotCal at level 1, MEM:2135.1M, EPOCH TIME: 1721083897.392773
[07/15 18:51:37     45s] [hotspot] +------------+---------------+---------------+
[07/15 18:51:37     45s] [hotspot] |            |   max hotspot | total hotspot |
[07/15 18:51:37     45s] [hotspot] +------------+---------------+---------------+
[07/15 18:51:37     45s] [hotspot] | normalized |          0.00 |          0.00 |
[07/15 18:51:37     45s] [hotspot] +------------+---------------+---------------+
[07/15 18:51:37     45s] Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[07/15 18:51:37     45s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[07/15 18:51:37     45s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:2135.1M, EPOCH TIME: 1721083897.393211
[07/15 18:51:37     45s] Reported timing to dir ./timingReports
[07/15 18:51:37     45s] **optDesign ... cpu = 0:00:10, real = 0:00:11, mem = 1597.9M, totSessionCpu=0:00:45 **
[07/15 18:51:37     45s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2088.1M, EPOCH TIME: 1721083897.396068
[07/15 18:51:37     45s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:51:37     45s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:51:37     45s] 
[07/15 18:51:37     45s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:51:37     45s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.009, MEM:2088.1M, EPOCH TIME: 1721083897.405200
[07/15 18:51:37     45s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:51:37     45s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:51:38     45s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 slow_functional_mode 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.055  |  6.518  |  0.055  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   772   |   291   |   481   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2088.3M, EPOCH TIME: 1721083898.108135
[07/15 18:51:38     45s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:51:38     45s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:51:38     45s] 
[07/15 18:51:38     45s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:51:38     45s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.009, MEM:2088.3M, EPOCH TIME: 1721083898.117229
[07/15 18:51:38     45s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:51:38     45s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:51:38     45s] Density: 60.224%
Routing Overflow: 0.02% H and 0.00% V
------------------------------------------------------------------

[07/15 18:51:38     45s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2088.3M, EPOCH TIME: 1721083898.119292
[07/15 18:51:38     45s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:51:38     45s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:51:38     45s] 
[07/15 18:51:38     45s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:51:38     45s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.009, MEM:2088.3M, EPOCH TIME: 1721083898.128297
[07/15 18:51:38     45s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:51:38     45s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:51:38     45s] **optDesign ... cpu = 0:00:11, real = 0:00:12, mem = 1598.1M, totSessionCpu=0:00:45 **
[07/15 18:51:38     45s] *** Finished optDesign ***
[07/15 18:51:38     45s] 
[07/15 18:51:38     45s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:11.7 real=0:00:12.4)
[07/15 18:51:38     45s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:00.8 real=0:00:00.8)
[07/15 18:51:38     45s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:01.2 real=0:00:01.2)
[07/15 18:51:38     45s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:01.2 real=0:00:01.2)
[07/15 18:51:38     45s] 	OPT_RUNTIME:            rePlace (count =  1): (cpu=0:00:02.1 real=0:00:02.1)
[07/15 18:51:38     45s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:00.2 real=0:00:00.2)
[07/15 18:51:38     45s] Deleting Lib Analyzer.
[07/15 18:51:38     45s] clean pInstBBox. size 0
[07/15 18:51:38     45s] Removing temporary dont_use automatically set for cells with technology sites with no row.
[07/15 18:51:38     45s] All LLGs are deleted
[07/15 18:51:38     45s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:51:38     45s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:51:38     45s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2088.3M, EPOCH TIME: 1721083898.147893
[07/15 18:51:38     45s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2088.3M, EPOCH TIME: 1721083898.147986
[07/15 18:51:38     45s] Info: pop threads available for lower-level modules during optimization.
[07/15 18:51:38     45s] 
[07/15 18:51:38     45s] TimeStamp Deleting Cell Server Begin ...
[07/15 18:51:38     45s] 
[07/15 18:51:38     45s] TimeStamp Deleting Cell Server End ...
[07/15 18:51:38     45s] Disable CTE adjustment.
[07/15 18:51:38     45s] #optDebug: fT-D <X 1 0 0 0>
[07/15 18:51:38     45s] VSMManager cleared!
[07/15 18:51:38     45s] **place_opt_design ... cpu = 0:00:11, real = 0:00:12, mem = 2055.3M **
[07/15 18:51:38     45s] *** Finished GigaPlace ***
[07/15 18:51:38     45s] 
[07/15 18:51:38     45s] *** Summary of all messages that are not suppressed in this session:
[07/15 18:51:38     45s] Severity  ID               Count  Summary                                  
[07/15 18:51:38     45s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[07/15 18:51:38     45s] WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
[07/15 18:51:38     45s] *** Message Summary: 2 warning(s), 0 error(s)
[07/15 18:51:38     45s] 
[07/15 18:51:38     45s] *** place_opt_design #1 [finish] : cpu/real = 0:00:10.6/0:00:11.2 (0.9), totSession cpu/real = 0:00:45.5/0:08:35.0 (0.1), mem = 2055.3M
[07/15 18:51:38     45s] 
[07/15 18:51:38     45s] =============================================================================================
[07/15 18:51:38     45s]  Final TAT Report : place_opt_design #1                                         21.18-s099_1
[07/15 18:51:38     45s] =============================================================================================
[07/15 18:51:38     45s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/15 18:51:38     45s] ---------------------------------------------------------------------------------------------
[07/15 18:51:38     45s] [ InitOpt                ]      1   0:00:01.4  (  12.4 % )     0:00:01.8 /  0:00:01.8    1.0
[07/15 18:51:38     45s] [ GlobalOpt              ]      1   0:00:01.2  (  10.8 % )     0:00:01.2 /  0:00:01.2    1.0
[07/15 18:51:38     45s] [ DrvOpt                 ]      3   0:00:01.2  (  11.0 % )     0:00:01.2 /  0:00:01.2    1.0
[07/15 18:51:38     45s] [ SimplifyNetlist        ]      1   0:00:00.8  (   7.3 % )     0:00:00.8 /  0:00:00.8    1.0
[07/15 18:51:38     45s] [ SkewPreCTSReport       ]      1   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    1.0
[07/15 18:51:38     45s] [ AreaOpt                ]      3   0:00:02.0  (  18.0 % )     0:00:02.1 /  0:00:02.1    1.0
[07/15 18:51:38     45s] [ ViewPruning            ]      8   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.4
[07/15 18:51:38     45s] [ OptSummaryReport       ]      2   0:00:00.1  (   0.5 % )     0:00:01.1 /  0:00:00.4    0.4
[07/15 18:51:38     45s] [ DrvReport              ]      2   0:00:00.7  (   6.0 % )     0:00:00.7 /  0:00:00.0    0.1
[07/15 18:51:38     45s] [ CongRefineRouteType    ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.0
[07/15 18:51:38     45s] [ SlackTraversorInit     ]      5   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.9
[07/15 18:51:38     45s] [ PowerInterfaceInit     ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:51:38     45s] [ PlacerInterfaceInit    ]      3   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.7
[07/15 18:51:38     45s] [ ReportTranViolation    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:51:38     45s] [ ReportCapViolation     ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:51:38     45s] [ GlobalPlace            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:51:38     45s] [ IncrReplace            ]      1   0:00:02.2  (  19.3 % )     0:00:02.4 /  0:00:02.4    1.0
[07/15 18:51:38     45s] [ RefinePlace            ]      2   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.1    1.1
[07/15 18:51:38     45s] [ EarlyGlobalRoute       ]      2   0:00:00.1  (   0.9 % )     0:00:00.1 /  0:00:00.1    0.9
[07/15 18:51:38     45s] [ ExtractRC              ]      3   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.1    1.0
[07/15 18:51:38     45s] [ TimingUpdate           ]     29   0:00:00.3  (   2.5 % )     0:00:00.6 /  0:00:00.6    1.0
[07/15 18:51:38     45s] [ FullDelayCalc          ]      3   0:00:00.5  (   4.9 % )     0:00:00.5 /  0:00:00.5    1.0
[07/15 18:51:38     45s] [ TimingReport           ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.7
[07/15 18:51:38     45s] [ GenerateReports        ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.8
[07/15 18:51:38     45s] [ MISC                   ]          0:00:00.3  (   2.4 % )     0:00:00.3 /  0:00:00.3    1.0
[07/15 18:51:38     45s] ---------------------------------------------------------------------------------------------
[07/15 18:51:38     45s]  place_opt_design #1 TOTAL          0:00:11.2  ( 100.0 % )     0:00:11.2 /  0:00:10.6    0.9
[07/15 18:51:38     45s] ---------------------------------------------------------------------------------------------
[07/15 18:51:38     45s] 
[07/15 18:52:34     47s] <CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad true
[07/15 18:52:34     47s] <CMD> optDesign -preCTS
[07/15 18:52:34     47s] Executing: place_opt_design -opt
[07/15 18:52:34     47s] **INFO: User settings:
[07/15 18:52:34     47s] setDesignMode -process                              180
[07/15 18:52:34     47s] setExtractRCMode -coupling_c_th                     3
[07/15 18:52:34     47s] setExtractRCMode -engine                            preRoute
[07/15 18:52:34     47s] setExtractRCMode -relative_c_th                     0.03
[07/15 18:52:34     47s] setExtractRCMode -total_c_th                        5
[07/15 18:52:34     47s] setUsefulSkewMode -maxAllowedDelay                  1
[07/15 18:52:34     47s] setUsefulSkewMode -noBoundary                       false
[07/15 18:52:34     47s] setDelayCalMode -enable_high_fanout                 true
[07/15 18:52:34     47s] setDelayCalMode -engine                             aae
[07/15 18:52:34     47s] setDelayCalMode -ignoreNetLoad                      false
[07/15 18:52:34     47s] setDelayCalMode -socv_accuracy_mode                 low
[07/15 18:52:34     47s] setOptMode -activeHoldViews                         { fast_functional_mode }
[07/15 18:52:34     47s] setOptMode -activeSetupViews                        { slow_functional_mode }
[07/15 18:52:34     47s] setOptMode -autoSetupViews                          { slow_functional_mode}
[07/15 18:52:34     47s] setOptMode -autoTDGRSetupViews                      { slow_functional_mode}
[07/15 18:52:34     47s] setOptMode -drcMargin                               0
[07/15 18:52:34     47s] setOptMode -fixCap                                  true
[07/15 18:52:34     47s] setOptMode -fixDrc                                  true
[07/15 18:52:34     47s] setOptMode -fixFanoutLoad                           true
[07/15 18:52:34     47s] setOptMode -fixTran                                 true
[07/15 18:52:34     47s] setOptMode -optimizeFF                              true
[07/15 18:52:34     47s] setOptMode -setupTargetSlack                        0
[07/15 18:52:34     47s] setPlaceMode -maxRouteLayer                         4
[07/15 18:52:34     47s] setPlaceMode -place_detail_check_route              false
[07/15 18:52:34     47s] setPlaceMode -place_detail_preserve_routing         true
[07/15 18:52:34     47s] setPlaceMode -place_detail_remove_affected_routing  false
[07/15 18:52:34     47s] setPlaceMode -place_detail_swap_eeq_cells           false
[07/15 18:52:34     47s] setPlaceMode -place_global_clock_gate_aware         true
[07/15 18:52:34     47s] setPlaceMode -place_global_cong_effort              auto
[07/15 18:52:34     47s] setPlaceMode -place_global_ignore_scan              true
[07/15 18:52:34     47s] setPlaceMode -place_global_ignore_spare             false
[07/15 18:52:34     47s] setPlaceMode -place_global_module_aware_spare       false
[07/15 18:52:34     47s] setPlaceMode -place_global_place_io_pins            false
[07/15 18:52:34     47s] setPlaceMode -place_global_reorder_scan             true
[07/15 18:52:34     47s] setPlaceMode -powerDriven                           false
[07/15 18:52:34     47s] setPlaceMode -timingDriven                          true
[07/15 18:52:34     47s] setAnalysisMode -analysisType                       bcwc
[07/15 18:52:34     47s] setAnalysisMode -checkType                          setup
[07/15 18:52:34     47s] setAnalysisMode -clkSrcPath                         false
[07/15 18:52:34     47s] setAnalysisMode -clockPropagation                   forcedIdeal
[07/15 18:52:34     47s] setAnalysisMode -usefulSkew                         true
[07/15 18:52:34     47s] setAnalysisMode -virtualIPO                         false
[07/15 18:52:34     47s] setRouteMode -earlyGlobalHonorMsvRouteConstraint    false
[07/15 18:52:34     47s] setRouteMode -earlyGlobalMaxRouteLayer              4
[07/15 18:52:34     47s] setRouteMode -earlyGlobalMinRouteLayer              2
[07/15 18:52:34     47s] setRouteMode -earlyGlobalRoutePartitionPinGuide     true
[07/15 18:52:34     47s] 
[07/15 18:52:34     47s] *** place_opt_design #2 [begin] : totSession cpu/real = 0:00:47.2/0:09:31.2 (0.1), mem = 2059.4M
[07/15 18:52:34     47s] *** Starting GigaPlace ***
[07/15 18:52:34     47s] #optDebug: fT-E <X 2 3 1 0>
[07/15 18:52:34     47s] OPERPROF: Starting DPlace-Init at level 1, MEM:2059.4M, EPOCH TIME: 1721083954.407317
[07/15 18:52:34     47s] Processing tracks to init pin-track alignment.
[07/15 18:52:34     47s] z: 2, totalTracks: 1
[07/15 18:52:34     47s] z: 4, totalTracks: 1
[07/15 18:52:34     47s] z: 6, totalTracks: 1
[07/15 18:52:34     47s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 18:52:34     47s] All LLGs are deleted
[07/15 18:52:34     47s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:52:34     47s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:52:34     47s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2059.4M, EPOCH TIME: 1721083954.408501
[07/15 18:52:34     47s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2059.2M, EPOCH TIME: 1721083954.408599
[07/15 18:52:34     47s] # Building aska_dig llgBox search-tree.
[07/15 18:52:34     47s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2059.2M, EPOCH TIME: 1721083954.408824
[07/15 18:52:34     47s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:52:34     47s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:52:34     47s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2059.2M, EPOCH TIME: 1721083954.409022
[07/15 18:52:34     47s] Max number of tech site patterns supported in site array is 256.
[07/15 18:52:34     47s] Core basic site is core_ji3v
[07/15 18:52:34     47s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2059.2M, EPOCH TIME: 1721083954.417955
[07/15 18:52:34     47s] After signature check, allow fast init is true, keep pre-filter is true.
[07/15 18:52:34     47s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[07/15 18:52:34     47s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:2059.2M, EPOCH TIME: 1721083954.418306
[07/15 18:52:34     47s] SiteArray: non-trimmed site array dimensions = 45 x 723
[07/15 18:52:34     47s] SiteArray: use 176,128 bytes
[07/15 18:52:34     47s] SiteArray: current memory after site array memory allocation 2059.4M
[07/15 18:52:34     47s] SiteArray: FP blocked sites are writable
[07/15 18:52:34     47s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[07/15 18:52:34     47s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2059.4M, EPOCH TIME: 1721083954.418807
[07/15 18:52:34     47s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.010, REAL:0.002, MEM:2059.4M, EPOCH TIME: 1721083954.420521
[07/15 18:52:34     47s] SiteArray: number of non floorplan blocked sites for llg default is 32535
[07/15 18:52:34     47s] Atter site array init, number of instance map data is 0.
[07/15 18:52:34     47s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.020, REAL:0.012, MEM:2059.4M, EPOCH TIME: 1721083954.420771
[07/15 18:52:34     47s] 
[07/15 18:52:34     47s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:52:34     47s] OPERPROF:     Starting CMU at level 3, MEM:2059.4M, EPOCH TIME: 1721083954.420948
[07/15 18:52:34     47s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2059.4M, EPOCH TIME: 1721083954.421158
[07/15 18:52:34     47s] 
[07/15 18:52:34     47s] Bad Lib Cell Checking (CMU) is done! (0)
[07/15 18:52:34     47s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.012, MEM:2059.4M, EPOCH TIME: 1721083954.421319
[07/15 18:52:34     47s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2059.4M, EPOCH TIME: 1721083954.421366
[07/15 18:52:34     47s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2059.4M, EPOCH TIME: 1721083954.421512
[07/15 18:52:34     47s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2059.4MB).
[07/15 18:52:34     47s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.015, MEM:2059.4M, EPOCH TIME: 1721083954.421874
[07/15 18:52:34     47s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2059.4M, EPOCH TIME: 1721083954.421913
[07/15 18:52:34     47s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:52:34     47s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:52:34     47s] All LLGs are deleted
[07/15 18:52:34     47s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:52:34     47s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:52:34     47s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2059.4M, EPOCH TIME: 1721083954.423441
[07/15 18:52:34     47s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2059.4M, EPOCH TIME: 1721083954.423508
[07/15 18:52:34     47s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.002, MEM:2055.4M, EPOCH TIME: 1721083954.424112
[07/15 18:52:34     47s] *** GlobalPlace #1 [begin] (place_opt_design #2) : totSession cpu/real = 0:00:47.2/0:09:31.2 (0.1), mem = 2055.4M
[07/15 18:52:34     47s] VSMManager cleared!
[07/15 18:52:34     47s] *** GlobalPlace #1 [finish] (place_opt_design #2) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:00:47.2/0:09:31.2 (0.1), mem = 2055.4M
[07/15 18:52:34     47s] 
[07/15 18:52:34     47s] =============================================================================================
[07/15 18:52:34     47s]  Step TAT Report : GlobalPlace #1 / place_opt_design #2                         21.18-s099_1
[07/15 18:52:34     47s] =============================================================================================
[07/15 18:52:34     47s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/15 18:52:34     47s] ---------------------------------------------------------------------------------------------
[07/15 18:52:34     47s] [ MISC                   ]          0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:52:34     47s] ---------------------------------------------------------------------------------------------
[07/15 18:52:34     47s]  GlobalPlace #1 TOTAL               0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:52:34     47s] ---------------------------------------------------------------------------------------------
[07/15 18:52:34     47s] 
[07/15 18:52:34     47s] Enable CTE adjustment.
[07/15 18:52:34     47s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1550.1M, totSessionCpu=0:00:47 **
[07/15 18:52:34     47s] Info: 1 threads available for lower-level modules during optimization.
[07/15 18:52:34     47s] GigaOpt running with 1 threads.
[07/15 18:52:34     47s] *** InitOpt #1 [begin] (place_opt_design #2) : totSession cpu/real = 0:00:47.2/0:09:31.2 (0.1), mem = 2055.4M
[07/15 18:52:34     47s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[07/15 18:52:34     47s] OPERPROF: Starting DPlace-Init at level 1, MEM:2055.4M, EPOCH TIME: 1721083954.431913
[07/15 18:52:34     47s] Processing tracks to init pin-track alignment.
[07/15 18:52:34     47s] z: 2, totalTracks: 1
[07/15 18:52:34     47s] z: 4, totalTracks: 1
[07/15 18:52:34     47s] z: 6, totalTracks: 1
[07/15 18:52:34     47s] #spOpts: N=180 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 18:52:34     47s] All LLGs are deleted
[07/15 18:52:34     47s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:52:34     47s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:52:34     47s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2055.4M, EPOCH TIME: 1721083954.432943
[07/15 18:52:34     47s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2055.4M, EPOCH TIME: 1721083954.433015
[07/15 18:52:34     47s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2055.4M, EPOCH TIME: 1721083954.433201
[07/15 18:52:34     47s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:52:34     47s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:52:34     47s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2055.4M, EPOCH TIME: 1721083954.433367
[07/15 18:52:34     47s] Max number of tech site patterns supported in site array is 256.
[07/15 18:52:34     47s] Core basic site is core_ji3v
[07/15 18:52:34     47s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2055.4M, EPOCH TIME: 1721083954.442044
[07/15 18:52:34     47s] After signature check, allow fast init is true, keep pre-filter is true.
[07/15 18:52:34     47s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/15 18:52:34     47s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:2055.4M, EPOCH TIME: 1721083954.442202
[07/15 18:52:34     47s] Fast DP-INIT is on for default
[07/15 18:52:34     47s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[07/15 18:52:34     47s] Atter site array init, number of instance map data is 0.
[07/15 18:52:34     47s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.009, MEM:2055.4M, EPOCH TIME: 1721083954.442608
[07/15 18:52:34     47s] 
[07/15 18:52:34     47s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:52:34     47s] OPERPROF:     Starting CMU at level 3, MEM:2055.4M, EPOCH TIME: 1721083954.442772
[07/15 18:52:34     47s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2055.4M, EPOCH TIME: 1721083954.442872
[07/15 18:52:34     47s] 
[07/15 18:52:34     47s] Bad Lib Cell Checking (CMU) is done! (0)
[07/15 18:52:34     47s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:2055.4M, EPOCH TIME: 1721083954.443030
[07/15 18:52:34     47s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2055.4M, EPOCH TIME: 1721083954.443073
[07/15 18:52:34     47s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2055.4M, EPOCH TIME: 1721083954.443199
[07/15 18:52:34     47s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2055.4MB).
[07/15 18:52:34     47s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.012, MEM:2055.4M, EPOCH TIME: 1721083954.443570
[07/15 18:52:34     47s] Cell 'RF4DLHTJI3VX1' is marked internal dont-use due to tech site checking failure.
[07/15 18:52:34     47s] Cell 'RF4DLLTJI3VX1' is marked internal dont-use due to tech site checking failure.
[07/15 18:52:34     47s] Cell 'RF8DLHTJI3VX1' is marked internal dont-use due to tech site checking failure.
[07/15 18:52:34     47s] Cell 'RF8DLLTJI3VX1' is marked internal dont-use due to tech site checking failure.
[07/15 18:52:34     47s] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
[07/15 18:52:34     47s] 	Cell RF4DLHTJI3VX1, site core_ji3v_dh.
[07/15 18:52:34     47s] 	Cell RF4DLLTJI3VX1, site core_ji3v_dh.
[07/15 18:52:34     47s] 	Cell RF8DLHTJI3VX1, site core_ji3v_dh.
[07/15 18:52:34     47s] 	Cell RF8DLLTJI3VX1, site core_ji3v_dh.
[07/15 18:52:34     47s] .
[07/15 18:52:34     47s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2055.4M, EPOCH TIME: 1721083954.443703
[07/15 18:52:34     47s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:52:34     47s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:52:34     47s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:52:34     47s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:52:34     47s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.002, MEM:2055.4M, EPOCH TIME: 1721083954.445508
[07/15 18:52:34     47s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[07/15 18:52:34     47s] 
[07/15 18:52:34     47s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[07/15 18:52:34     47s] Summary for sequential cells identification: 
[07/15 18:52:34     47s]   Identified SBFF number: 33
[07/15 18:52:34     47s]   Identified MBFF number: 0
[07/15 18:52:34     47s]   Identified SB Latch number: 0
[07/15 18:52:34     47s]   Identified MB Latch number: 0
[07/15 18:52:34     47s]   Not identified SBFF number: 0
[07/15 18:52:34     47s]   Not identified MBFF number: 0
[07/15 18:52:34     47s]   Not identified SB Latch number: 0
[07/15 18:52:34     47s]   Not identified MB Latch number: 0
[07/15 18:52:34     47s]   Number of sequential cells which are not FFs: 43
[07/15 18:52:34     47s]  Visiting view : slow_functional_mode
[07/15 18:52:34     47s]    : PowerDomain = none : Weighted F : unweighted  = 91.00 (1.000) with rcCorner = 0
[07/15 18:52:34     47s]    : PowerDomain = none : Weighted F : unweighted  = 84.30 (1.000) with rcCorner = -1
[07/15 18:52:34     47s]  Visiting view : fast_functional_mode
[07/15 18:52:34     47s]    : PowerDomain = none : Weighted F : unweighted  = 44.30 (1.000) with rcCorner = 1
[07/15 18:52:34     47s]    : PowerDomain = none : Weighted F : unweighted  = 41.60 (1.000) with rcCorner = -1
[07/15 18:52:34     47s] TLC MultiMap info (StdDelay):
[07/15 18:52:34     47s]   : fast_corner + fast_liberty + 1 + no RcCorner := 41.6ps
[07/15 18:52:34     47s]   : fast_corner + fast_liberty + 1 + min_rc := 44.3ps
[07/15 18:52:34     47s]   : slow_corner + slow_liberty + 1 + no RcCorner := 84.3ps
[07/15 18:52:34     47s]   : slow_corner + slow_liberty + 1 + max_rc := 91ps
[07/15 18:52:34     47s]  Setting StdDelay to: 91ps
[07/15 18:52:34     47s] 
[07/15 18:52:34     47s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[07/15 18:52:34     47s] 
[07/15 18:52:34     47s] Creating Lib Analyzer ...
[07/15 18:52:34     47s] Total number of usable buffers from Lib Analyzer: 9 ( BUJI3VX1 BUJI3VX0 BUJI3VX2 BUJI3VX3 BUJI3VX4 BUJI3VX6 BUJI3VX8 BUJI3VX12 BUJI3VX16)
[07/15 18:52:34     47s] Total number of usable inverters from Lib Analyzer: 9 ( INJI3VX1 INJI3VX0 INJI3VX2 INJI3VX3 INJI3VX4 INJI3VX6 INJI3VX8 INJI3VX12 INJI3VX16)
[07/15 18:52:34     47s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1JI3VX1 DLY2JI3VX1 DLY4JI3VX1 DLY8JI3VX1)
[07/15 18:52:34     47s] 
[07/15 18:52:34     47s] {RT max_rc 0 4 4 0}
[07/15 18:52:35     47s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:48.0 mem=2063.4M
[07/15 18:52:35     47s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:48.0 mem=2063.4M
[07/15 18:52:35     47s] Creating Lib Analyzer, finished. 
[07/15 18:52:35     47s] #optDebug: fT-S <1 2 3 1 0>
[07/15 18:52:35     47s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1556.8M, totSessionCpu=0:00:48 **
[07/15 18:52:35     47s] *** optDesign -preCTS ***
[07/15 18:52:35     47s] DRC Margin: user margin 0.0; extra margin 0.2
[07/15 18:52:35     47s] Setup Target Slack: user slack 0; extra slack 0.0
[07/15 18:52:35     47s] Hold Target Slack: user slack 0
[07/15 18:52:35     47s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2063.4M, EPOCH TIME: 1721083955.142317
[07/15 18:52:35     47s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:52:35     47s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:52:35     47s] 
[07/15 18:52:35     47s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:52:35     47s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.009, MEM:2063.4M, EPOCH TIME: 1721083955.151490
[07/15 18:52:35     47s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:52:35     47s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:52:35     47s] Multi-VT timing optimization disabled based on library information.
[07/15 18:52:35     47s] 
[07/15 18:52:35     47s] TimeStamp Deleting Cell Server Begin ...
[07/15 18:52:35     47s] Deleting Lib Analyzer.
[07/15 18:52:35     47s] 
[07/15 18:52:35     47s] TimeStamp Deleting Cell Server End ...
[07/15 18:52:35     47s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[07/15 18:52:35     47s] 
[07/15 18:52:35     47s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[07/15 18:52:35     47s] Summary for sequential cells identification: 
[07/15 18:52:35     47s]   Identified SBFF number: 33
[07/15 18:52:35     47s]   Identified MBFF number: 0
[07/15 18:52:35     47s]   Identified SB Latch number: 0
[07/15 18:52:35     47s]   Identified MB Latch number: 0
[07/15 18:52:35     47s]   Not identified SBFF number: 0
[07/15 18:52:35     47s]   Not identified MBFF number: 0
[07/15 18:52:35     47s]   Not identified SB Latch number: 0
[07/15 18:52:35     47s]   Not identified MB Latch number: 0
[07/15 18:52:35     47s]   Number of sequential cells which are not FFs: 43
[07/15 18:52:35     47s]  Visiting view : slow_functional_mode
[07/15 18:52:35     47s]    : PowerDomain = none : Weighted F : unweighted  = 91.00 (1.000) with rcCorner = 0
[07/15 18:52:35     47s]    : PowerDomain = none : Weighted F : unweighted  = 84.30 (1.000) with rcCorner = -1
[07/15 18:52:35     47s]  Visiting view : fast_functional_mode
[07/15 18:52:35     47s]    : PowerDomain = none : Weighted F : unweighted  = 44.30 (1.000) with rcCorner = 1
[07/15 18:52:35     47s]    : PowerDomain = none : Weighted F : unweighted  = 41.60 (1.000) with rcCorner = -1
[07/15 18:52:35     47s] TLC MultiMap info (StdDelay):
[07/15 18:52:35     47s]   : fast_corner + fast_liberty + 1 + no RcCorner := 41.6ps
[07/15 18:52:35     47s]   : fast_corner + fast_liberty + 1 + min_rc := 44.3ps
[07/15 18:52:35     47s]   : slow_corner + slow_liberty + 1 + no RcCorner := 84.3ps
[07/15 18:52:35     47s]   : slow_corner + slow_liberty + 1 + max_rc := 91ps
[07/15 18:52:35     47s]  Setting StdDelay to: 91ps
[07/15 18:52:35     47s] 
[07/15 18:52:35     47s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[07/15 18:52:35     48s] 
[07/15 18:52:35     48s] TimeStamp Deleting Cell Server Begin ...
[07/15 18:52:35     48s] 
[07/15 18:52:35     48s] TimeStamp Deleting Cell Server End ...
[07/15 18:52:35     48s] 
[07/15 18:52:35     48s] Creating Lib Analyzer ...
[07/15 18:52:35     48s] 
[07/15 18:52:35     48s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[07/15 18:52:35     48s] Summary for sequential cells identification: 
[07/15 18:52:35     48s]   Identified SBFF number: 33
[07/15 18:52:35     48s]   Identified MBFF number: 0
[07/15 18:52:35     48s]   Identified SB Latch number: 0
[07/15 18:52:35     48s]   Identified MB Latch number: 0
[07/15 18:52:35     48s]   Not identified SBFF number: 0
[07/15 18:52:35     48s]   Not identified MBFF number: 0
[07/15 18:52:35     48s]   Not identified SB Latch number: 0
[07/15 18:52:35     48s]   Not identified MB Latch number: 0
[07/15 18:52:35     48s]   Number of sequential cells which are not FFs: 43
[07/15 18:52:35     48s]  Visiting view : slow_functional_mode
[07/15 18:52:35     48s]    : PowerDomain = none : Weighted F : unweighted  = 91.00 (1.000) with rcCorner = 0
[07/15 18:52:35     48s]    : PowerDomain = none : Weighted F : unweighted  = 84.30 (1.000) with rcCorner = -1
[07/15 18:52:35     48s]  Visiting view : fast_functional_mode
[07/15 18:52:35     48s]    : PowerDomain = none : Weighted F : unweighted  = 44.30 (1.000) with rcCorner = 1
[07/15 18:52:35     48s]    : PowerDomain = none : Weighted F : unweighted  = 41.60 (1.000) with rcCorner = -1
[07/15 18:52:35     48s] TLC MultiMap info (StdDelay):
[07/15 18:52:35     48s]   : fast_corner + fast_liberty + 1 + no RcCorner := 41.6ps
[07/15 18:52:35     48s]   : fast_corner + fast_liberty + 1 + min_rc := 44.3ps
[07/15 18:52:35     48s]   : slow_corner + slow_liberty + 1 + no RcCorner := 84.3ps
[07/15 18:52:35     48s]   : slow_corner + slow_liberty + 1 + max_rc := 91ps
[07/15 18:52:35     48s]  Setting StdDelay to: 91ps
[07/15 18:52:35     48s] 
[07/15 18:52:35     48s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[07/15 18:52:35     48s] Total number of usable buffers from Lib Analyzer: 9 ( BUJI3VX1 BUJI3VX0 BUJI3VX2 BUJI3VX3 BUJI3VX4 BUJI3VX6 BUJI3VX8 BUJI3VX12 BUJI3VX16)
[07/15 18:52:35     48s] Total number of usable inverters from Lib Analyzer: 9 ( INJI3VX1 INJI3VX0 INJI3VX2 INJI3VX3 INJI3VX4 INJI3VX6 INJI3VX8 INJI3VX12 INJI3VX16)
[07/15 18:52:35     48s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1JI3VX1 DLY2JI3VX1 DLY4JI3VX1 DLY8JI3VX1)
[07/15 18:52:35     48s] 
[07/15 18:52:35     48s] {RT max_rc 0 4 4 0}
[07/15 18:52:35     48s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:48.6 mem=2063.4M
[07/15 18:52:35     48s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:48.6 mem=2063.4M
[07/15 18:52:35     48s] Creating Lib Analyzer, finished. 
[07/15 18:52:35     48s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2063.4M, EPOCH TIME: 1721083955.795604
[07/15 18:52:35     48s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:52:35     48s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:52:35     48s] All LLGs are deleted
[07/15 18:52:35     48s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:52:35     48s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:52:35     48s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2063.4M, EPOCH TIME: 1721083955.795680
[07/15 18:52:35     48s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2063.4M, EPOCH TIME: 1721083955.795727
[07/15 18:52:35     48s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:2063.4M, EPOCH TIME: 1721083955.795821
[07/15 18:52:35     48s] {MMLU 0 0 1253}
[07/15 18:52:35     48s] ### Creating LA Mngr. totSessionCpu=0:00:48.6 mem=2063.4M
[07/15 18:52:35     48s] ### Creating LA Mngr, finished. totSessionCpu=0:00:48.6 mem=2063.4M
[07/15 18:52:35     48s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 2063.39 MB )
[07/15 18:52:35     48s] (I)      ============================ Layers =============================
[07/15 18:52:35     48s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 18:52:35     48s] (I)      | DB# |  ID |                 Name |      Type | #Masks | Extra |
[07/15 18:52:35     48s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 18:52:35     48s] (I)      |  33 |   0 |                 CONT |       cut |      1 |       |
[07/15 18:52:35     48s] (I)      |   1 |   1 |                 MET1 |      wire |      1 |       |
[07/15 18:52:35     48s] (I)      |  34 |   1 |                 VIA1 |       cut |      1 |       |
[07/15 18:52:35     48s] (I)      |   2 |   2 |                 MET2 |      wire |      1 |       |
[07/15 18:52:35     48s] (I)      |  35 |   2 |                 VIA2 |       cut |      1 |       |
[07/15 18:52:35     48s] (I)      |   3 |   3 |                 MET3 |      wire |      1 |       |
[07/15 18:52:35     48s] (I)      |  36 |   3 |                 VIA3 |       cut |      1 |       |
[07/15 18:52:35     48s] (I)      |   4 |   4 |                 MET4 |      wire |      1 |       |
[07/15 18:52:35     48s] (I)      |  37 |   4 |                VIATP |       cut |      1 |       |
[07/15 18:52:35     48s] (I)      |   5 |   5 |                METTP |      wire |      1 |       |
[07/15 18:52:35     48s] (I)      |  38 |   5 |               VIATPL |       cut |      1 |       |
[07/15 18:52:35     48s] (I)      |   6 |   6 |               METTPL |      wire |      1 |       |
[07/15 18:52:35     48s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 18:52:35     48s] (I)      |  64 |  64 |              OVERLAP |   overlap |        |       |
[07/15 18:52:35     48s] (I)      |  65 |  65 |                 PIMP |   implant |        |       |
[07/15 18:52:35     48s] (I)      |  66 |  66 |                 NIMP |   implant |        |       |
[07/15 18:52:35     48s] (I)      |  67 |  67 |                NWELL |     other |        |    MS |
[07/15 18:52:35     48s] (I)      |  68 |  68 |                 DIFF | diffusion |        |    MS |
[07/15 18:52:35     48s] (I)      |   0 |   0 |                POLY1 |     other |        |    MS |
[07/15 18:52:35     48s] (I)      |  69 |  69 |               LOCKED |     other |        |       |
[07/15 18:52:35     48s] (I)      |  70 |  70 |              LOCKED1 |     other |        |       |
[07/15 18:52:35     48s] (I)      |  71 |  71 |              LOCKED2 |     other |        |       |
[07/15 18:52:35     48s] (I)      |  72 |  72 |              LOCKED3 |     other |        |       |
[07/15 18:52:35     48s] (I)      |  73 |  73 |              LOCKED4 |     other |        |       |
[07/15 18:52:35     48s] (I)      |  74 |  74 |                   MV |     other |        |    MS |
[07/15 18:52:35     48s] (I)      |  75 |  75 |                PWELL |     other |        |    MS |
[07/15 18:52:35     48s] (I)      |  76 |  76 |                  PAD |     other |        |    MS |
[07/15 18:52:35     48s] (I)      |  77 |  77 |                 VIA4 |     other |        |    MS |
[07/15 18:52:35     48s] (I)      |  78 |  78 |                 SBLK |     other |        |    MS |
[07/15 18:52:35     48s] (I)      |  79 |  79 |                NOPIM |     other |        |    MS |
[07/15 18:52:35     48s] (I)      |  80 |  80 |                 CAPM |     other |        |    MS |
[07/15 18:52:35     48s] (I)      |  81 |  81 |                 MET5 |     other |        |    MS |
[07/15 18:52:35     48s] (I)      |  82 |  82 |                  LDP |     other |        |    MS |
[07/15 18:52:35     48s] (I)      |  83 |  83 |                NODRC |     other |        |    MS |
[07/15 18:52:35     48s] (I)      |  84 |  84 |               DIODEF |     other |        |    MS |
[07/15 18:52:35     48s] (I)      |  85 |  85 |                  ESD |     other |        |    MS |
[07/15 18:52:35     48s] (I)      |  86 |  86 |                  LDN |     other |        |    MS |
[07/15 18:52:35     48s] (I)      |  87 |  87 |                   CF |     other |        |    MS |
[07/15 18:52:35     48s] (I)      |  88 |  88 |                 HRES |     other |        |    MS |
[07/15 18:52:35     48s] (I)      |  89 |  89 |                  ALN |     other |        |    MS |
[07/15 18:52:35     48s] (I)      |  90 |  90 |               DNWELL |     other |        |    MS |
[07/15 18:52:35     48s] (I)      |  91 |  91 |                 IOID |     other |        |    MS |
[07/15 18:52:35     48s] (I)      |  92 |  92 |                 MRES |     other |        |    MS |
[07/15 18:52:35     48s] (I)      |  93 |  93 |                  NW1 |     other |        |    MS |
[07/15 18:52:35     48s] (I)      |  94 |  94 |                  PW1 |     other |        |    MS |
[07/15 18:52:35     48s] (I)      |  95 |  95 |                  NW2 |     other |        |    MS |
[07/15 18:52:35     48s] (I)      |  96 |  96 |                  PW2 |     other |        |    MS |
[07/15 18:52:35     48s] (I)      |  97 |  97 |               BLKALL |     other |        |    MS |
[07/15 18:52:35     48s] (I)      |  98 |  98 |               BIPDEF |     other |        |    MS |
[07/15 18:52:35     48s] (I)      |  99 |  99 |                 NIFE |     other |        |    MS |
[07/15 18:52:35     48s] (I)      | 100 | 100 |               SUBCUT |     other |        |    MS |
[07/15 18:52:35     48s] (I)      | 101 | 101 |               FAMARK |     other |        |    MS |
[07/15 18:52:35     48s] (I)      | 102 | 102 |               RESDEF |     other |        |    MS |
[07/15 18:52:35     48s] (I)      | 103 | 103 |               CAPDEF |     other |        |    MS |
[07/15 18:52:35     48s] (I)      | 104 | 104 |               INDDEF |     other |        |    MS |
[07/15 18:52:35     48s] (I)      | 105 | 105 |                  RAC |     other |        |    MS |
[07/15 18:52:35     48s] (I)      | 106 | 106 |                XFLAY |     other |        |    MS |
[07/15 18:52:35     48s] (I)      | 107 | 107 |                HVGOX |     other |        |    MS |
[07/15 18:52:35     48s] (I)      | 108 | 108 |              HVPWELL |     other |        |    MS |
[07/15 18:52:35     48s] (I)      | 109 | 109 |              HVNWELL |     other |        |    MS |
[07/15 18:52:35     48s] (I)      | 110 | 110 |                  SOI |     other |        |    MS |
[07/15 18:52:35     48s] (I)      | 111 | 111 |                  PDD |     other |        |    MS |
[07/15 18:52:35     48s] (I)      | 112 | 112 |                  SCI |     other |        |    MS |
[07/15 18:52:35     48s] (I)      | 113 | 113 |                  SSD |     other |        |    MS |
[07/15 18:52:35     48s] (I)      | 114 | 114 |                 DEPL |     other |        |    MS |
[07/15 18:52:35     48s] (I)      | 115 | 115 |                  LPM |     other |        |    MS |
[07/15 18:52:35     48s] (I)      | 116 | 116 |                  LNM |     other |        |    MS |
[07/15 18:52:35     48s] (I)      | 117 | 117 |                ISOPW |     other |        |    MS |
[07/15 18:52:35     48s] (I)      | 118 | 118 |                  SOC |     other |        |    MS |
[07/15 18:52:35     48s] (I)      | 119 | 119 |                 DMOS |     other |        |    MS |
[07/15 18:52:35     48s] (I)      | 120 | 120 |               DEVLBL |     other |        |    MS |
[07/15 18:52:35     48s] (I)      | 121 | 121 |             DNWELLMV |     other |        |    MS |
[07/15 18:52:35     48s] (I)      | 122 | 122 |                PWBLK |     other |        |    MS |
[07/15 18:52:35     48s] (I)      | 123 | 123 |               PHODEF |     other |        |    MS |
[07/15 18:52:35     48s] (I)      | 124 | 124 |                  LNO |     other |        |    MS |
[07/15 18:52:35     48s] (I)      | 125 | 125 |                 VIA5 |     other |        |    MS |
[07/15 18:52:35     48s] (I)      | 126 | 126 |                 MET6 |     other |        |    MS |
[07/15 18:52:35     48s] (I)      | 127 | 127 |               HVDEPL |     other |        |    MS |
[07/15 18:52:35     48s] (I)      | 128 | 128 |              CAPM23F |     other |        |    MS |
[07/15 18:52:35     48s] (I)      | 129 | 129 |             CAPMH23F |     other |        |    MS |
[07/15 18:52:35     48s] (I)      | 130 | 130 |              CAPM34F |     other |        |    MS |
[07/15 18:52:35     48s] (I)      | 131 | 131 |             CAPMH34F |     other |        |    MS |
[07/15 18:52:35     48s] (I)      | 132 | 132 |              CAPM45F |     other |        |    MS |
[07/15 18:52:35     48s] (I)      | 133 | 133 |             CAPMH45F |     other |        |    MS |
[07/15 18:52:35     48s] (I)      | 134 | 134 |              CAPM56F |     other |        |    MS |
[07/15 18:52:35     48s] (I)      | 135 | 135 |             CAPMH56F |     other |        |    MS |
[07/15 18:52:35     48s] (I)      | 136 | 136 |                CAPM2 |     other |        |    MS |
[07/15 18:52:35     48s] (I)      | 137 | 137 |                CAPM3 |     other |        |    MS |
[07/15 18:52:35     48s] (I)      | 138 | 138 |                  DNC |     other |        |    MS |
[07/15 18:52:35     48s] (I)      | 139 | 139 |                  DPC |     other |        |    MS |
[07/15 18:52:35     48s] (I)      | 140 | 140 |                LNDEV |     other |        |    MS |
[07/15 18:52:35     48s] (I)      | 141 | 141 |                  HNW |     other |        |    MS |
[07/15 18:52:35     48s] (I)      | 142 | 142 |                  NDF |     other |        |    MS |
[07/15 18:52:35     48s] (I)      | 143 | 143 |                  PDF |     other |        |    MS |
[07/15 18:52:35     48s] (I)      | 144 | 144 |                  DTI |     other |        |    MS |
[07/15 18:52:35     48s] (I)      | 145 | 145 |                UVWIN |     other |        |    MS |
[07/15 18:52:35     48s] (I)      | 146 | 146 |               ANODOP |     other |        |    MS |
[07/15 18:52:35     48s] (I)      | 147 | 147 |               CATDOP |     other |        |    MS |
[07/15 18:52:35     48s] (I)      | 148 | 148 |                  AML |     other |        |    MS |
[07/15 18:52:35     48s] (I)      | 149 | 149 |                BNIMP |     other |        |    MS |
[07/15 18:52:35     48s] (I)      | 150 | 150 |                  LPW |     other |        |    MS |
[07/15 18:52:35     48s] (I)      | 151 | 151 |                  LNW |     other |        |    MS |
[07/15 18:52:35     48s] (I)      | 152 | 152 |                   BP |     other |        |    MS |
[07/15 18:52:35     48s] (I)      | 153 | 153 |                CAPMH |     other |        |    MS |
[07/15 18:52:35     48s] (I)      | 154 | 154 |               CAPMH2 |     other |        |    MS |
[07/15 18:52:35     48s] (I)      | 155 | 155 |               CAPMH3 |     other |        |    MS |
[07/15 18:52:35     48s] (I)      | 156 | 156 |               LDDBLK |     other |        |    MS |
[07/15 18:52:35     48s] (I)      | 157 | 157 |                  STI |     other |        |    MS |
[07/15 18:52:35     48s] (I)      | 158 | 158 |                  LVT |     other |        |    MS |
[07/15 18:52:35     48s] (I)      | 159 | 159 |               NWELL3 |     other |        |    MS |
[07/15 18:52:35     48s] (I)      | 160 | 160 |               PWELL3 |     other |        |    MS |
[07/15 18:52:35     48s] (I)      | 161 | 161 |                ngate |     other |        |    MS |
[07/15 18:52:35     48s] (I)      | 162 | 162 |                pgate |     other |        |    MS |
[07/15 18:52:35     48s] (I)      | 163 | 163 |                  sub |     other |        |    MS |
[07/15 18:52:35     48s] (I)      | 164 | 164 |              polyres |     other |        |    MS |
[07/15 18:52:35     48s] (I)      | 165 | 165 |               allres |     other |        |    MS |
[07/15 18:52:35     48s] (I)      | 166 | 166 |                  nsd |     other |        |    MS |
[07/15 18:52:35     48s] (I)      | 167 | 167 |                  psd |     other |        |    MS |
[07/15 18:52:35     48s] (I)      | 168 | 168 |               SUBEXT |     other |        |    MS |
[07/15 18:52:35     48s] (I)      | 169 | 169 |               SUBDEV |     other |        |    MS |
[07/15 18:52:35     48s] (I)      | 170 | 170 |                NGIMP |     other |        |    MS |
[07/15 18:52:35     48s] (I)      | 171 | 171 |                  ULN |     other |        |    MS |
[07/15 18:52:35     48s] (I)      | 172 | 172 |                 PPLN |     other |        |    MS |
[07/15 18:52:35     48s] (I)      | 173 | 173 |                 NNLN |     other |        |    MS |
[07/15 18:52:35     48s] (I)      | 174 | 174 |                 NWLN |     other |        |    MS |
[07/15 18:52:35     48s] (I)      | 175 | 175 |                 PWLN |     other |        |    MS |
[07/15 18:52:35     48s] (I)      | 176 | 176 |               NWELL5 |     other |        |    MS |
[07/15 18:52:35     48s] (I)      | 177 | 177 |               PWELL5 |     other |        |    MS |
[07/15 18:52:35     48s] (I)      | 178 | 178 |                  SVT |     other |        |    MS |
[07/15 18:52:35     48s] (I)      | 179 | 179 |               CORNER |     other |        |    MS |
[07/15 18:52:35     48s] (I)      | 180 | 180 |               PIMIDE |     other |        |    MS |
[07/15 18:52:35     48s] (I)      | 181 | 181 |                 EMIR |     other |        |    MS |
[07/15 18:52:35     48s] (I)      | 182 | 182 |             DONOTUSE |     other |        |    MS |
[07/15 18:52:35     48s] (I)      | 183 | 183 |          LOCKED_slot |     other |        |       |
[07/15 18:52:35     48s] (I)      | 184 | 184 |         LOCKED1_slot |     other |        |       |
[07/15 18:52:35     48s] (I)      | 185 | 185 |         LOCKED2_slot |     other |        |       |
[07/15 18:52:35     48s] (I)      | 186 | 186 |         LOCKED3_slot |     other |        |       |
[07/15 18:52:35     48s] (I)      | 187 | 187 |         LOCKED4_slot |     other |        |       |
[07/15 18:52:35     48s] (I)      | 188 | 188 |           POLY1_slot |     other |        |       |
[07/15 18:52:35     48s] (I)      | 189 | 189 |            MET1_slot |     other |        |       |
[07/15 18:52:35     48s] (I)      | 190 | 190 |            VIA1_slot |     other |        |       |
[07/15 18:52:35     48s] (I)      | 191 | 191 |            MET2_slot |     other |        |       |
[07/15 18:52:35     48s] (I)      | 192 | 192 |            VIA2_slot |     other |        |       |
[07/15 18:52:35     48s] (I)      | 193 | 193 |            MET3_slot |     other |        |       |
[07/15 18:52:35     48s] (I)      | 194 | 194 |            VIA3_slot |     other |        |       |
[07/15 18:52:35     48s] (I)      | 195 | 195 |            MET4_slot |     other |        |       |
[07/15 18:52:35     48s] (I)      | 196 | 196 |           VIATP_slot |     other |        |       |
[07/15 18:52:35     48s] (I)      | 197 | 197 |           METTP_slot |     other |        |       |
[07/15 18:52:35     48s] (I)      | 198 | 198 |          VIATPL_slot |     other |        |       |
[07/15 18:52:35     48s] (I)      | 199 | 199 |          METTPL_slot |     other |        |       |
[07/15 18:52:35     48s] (I)      | 200 | 200 |             Unrouted |     other |        |       |
[07/15 18:52:35     48s] (I)      | 201 | 201 |             Canplace |     other |        |       |
[07/15 18:52:35     48s] (I)      | 202 | 202 |         Cannotoccupy |     other |        |       |
[07/15 18:52:35     48s] (I)      | 203 | 203 |                Group |     other |        |       |
[07/15 18:52:35     48s] (I)      | 204 | 204 |                  Row |     other |        |       |
[07/15 18:52:35     48s] (I)      | 205 | 205 |               marker |     other |        |       |
[07/15 18:52:35     48s] (I)      | 206 | 206 |         changedLayer |     other |        |       |
[07/15 18:52:35     48s] (I)      | 207 | 207 |           designFlow |     other |        |       |
[07/15 18:52:35     48s] (I)      | 208 | 208 |                unset |     other |        |       |
[07/15 18:52:35     48s] (I)      | 209 | 209 |              unknown |     other |        |       |
[07/15 18:52:35     48s] (I)      | 210 | 210 |               supply |     other |        |       |
[07/15 18:52:35     48s] (I)      | 211 | 211 |                spike |     other |        |       |
[07/15 18:52:35     48s] (I)      | 212 | 212 |               resist |     other |        |       |
[07/15 18:52:35     48s] (I)      | 213 | 213 |                  hiz |     other |        |       |
[07/15 18:52:35     48s] (I)      | 214 | 214 |                drive |     other |        |       |
[07/15 18:52:35     48s] (I)      | 215 | 215 |               select |     other |        |       |
[07/15 18:52:35     48s] (I)      | 216 | 216 |               hilite |     other |        |       |
[07/15 18:52:35     48s] (I)      | 217 | 217 |                   y9 |     other |        |       |
[07/15 18:52:35     48s] (I)      | 218 | 218 |                   y8 |     other |        |       |
[07/15 18:52:35     48s] (I)      | 219 | 219 |                   y7 |     other |        |       |
[07/15 18:52:35     48s] (I)      | 220 | 220 |                   y6 |     other |        |       |
[07/15 18:52:35     48s] (I)      | 221 | 221 |                   y5 |     other |        |       |
[07/15 18:52:35     48s] (I)      | 222 | 222 |                   y4 |     other |        |       |
[07/15 18:52:35     48s] (I)      | 223 | 223 |                   y3 |     other |        |       |
[07/15 18:52:35     48s] (I)      | 224 | 224 |                   y2 |     other |        |       |
[07/15 18:52:35     48s] (I)      | 225 | 225 |                   y1 |     other |        |       |
[07/15 18:52:35     48s] (I)      | 226 | 226 |                   y0 |     other |        |       |
[07/15 18:52:35     48s] (I)      | 227 | 227 |              stretch |     other |        |       |
[07/15 18:52:35     48s] (I)      | 228 | 228 |                 snap |     other |        |       |
[07/15 18:52:35     48s] (I)      | 229 | 229 |            edgeLayer |     other |        |       |
[07/15 18:52:35     48s] (I)      | 230 | 230 |                 axis |     other |        |       |
[07/15 18:52:35     48s] (I)      | 231 | 231 |                  pin |     other |        |       |
[07/15 18:52:35     48s] (I)      | 232 | 232 |                 wire |     other |        |       |
[07/15 18:52:35     48s] (I)      | 233 | 233 |               device |     other |        |       |
[07/15 18:52:35     48s] (I)      | 234 | 234 |               border |     other |        |       |
[07/15 18:52:35     48s] (I)      | 235 | 235 |                 text |     other |        |       |
[07/15 18:52:35     48s] (I)      | 236 | 236 |            softFence |     other |        |       |
[07/15 18:52:35     48s] (I)      | 237 | 237 |            hardFence |     other |        |       |
[07/15 18:52:35     48s] (I)      | 238 | 238 |                align |     other |        |       |
[07/15 18:52:35     48s] (I)      | 239 | 239 |           prBoundary |     other |        |       |
[07/15 18:52:35     48s] (I)      | 240 | 240 |             instance |     other |        |       |
[07/15 18:52:35     48s] (I)      | 241 | 241 |             annotate |     other |        |       |
[07/15 18:52:35     48s] (I)      | 242 | 242 |                 grid |     other |        |       |
[07/15 18:52:35     48s] (I)      | 243 | 243 |           background |     other |        |       |
[07/15 18:52:35     48s] (I)      | 244 | 244 |            substrate |     other |        |       |
[07/15 18:52:35     48s] (I)      | 245 | 245 |     solderMaskBottom |     other |        |       |
[07/15 18:52:35     48s] (I)      | 246 | 246 |    beginGenericLayer |     other |        |       |
[07/15 18:52:35     48s] (I)      | 247 | 247 | internalGenericLayer |     other |        |       |
[07/15 18:52:35     48s] (I)      | 248 | 248 |      endGenericLayer |     other |        |       |
[07/15 18:52:35     48s] (I)      | 249 | 249 |        solderMaskTop |     other |        |       |
[07/15 18:52:35     48s] (I)      | 250 | 250 |                drill |     other |        |       |
[07/15 18:52:35     48s] (I)      | 251 | 251 |             wirebond |     other |        |       |
[07/15 18:52:35     48s] (I)      | 252 | 252 |  wirebondFingerGuide |     other |        |       |
[07/15 18:52:35     48s] (I)      | 253 | 253 |     assemblyBoundary |     other |        |       |
[07/15 18:52:35     48s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 18:52:35     48s] (I)      Started Import and model ( Curr Mem: 2063.39 MB )
[07/15 18:52:35     48s] (I)      Default pattern map key = aska_dig_default.
[07/15 18:52:35     48s] (I)      Number of ignored instance 0
[07/15 18:52:35     48s] (I)      Number of inbound cells 0
[07/15 18:52:35     48s] (I)      Number of opened ILM blockages 0
[07/15 18:52:35     48s] (I)      Number of instances temporarily fixed by detailed placement 0
[07/15 18:52:35     48s] (I)      numMoveCells=1219, numMacros=0  numPads=80  numMultiRowHeightInsts=0
[07/15 18:52:35     48s] (I)      cell height: 4480, count: 1219
[07/15 18:52:35     48s] (I)      Number of nets = 1253 ( 0 ignored )
[07/15 18:52:35     48s] (I)      Read rows... (mem=2063.4M)
[07/15 18:52:35     48s] (I)      Done Read rows (cpu=0.000s, mem=2063.4M)
[07/15 18:52:35     48s] (I)      Identified Clock instances: Flop 488, Clock buffer/inverter 0, Gate 0, Logic 0
[07/15 18:52:35     48s] (I)      Read module constraints... (mem=2063.4M)
[07/15 18:52:35     48s] (I)      Done Read module constraints (cpu=0.000s, mem=2063.4M)
[07/15 18:52:35     48s] (I)      == Non-default Options ==
[07/15 18:52:35     48s] (I)      Maximum routing layer                              : 4
[07/15 18:52:35     48s] (I)      Buffering-aware routing                            : true
[07/15 18:52:35     48s] (I)      Spread congestion away from blockages              : true
[07/15 18:52:35     48s] (I)      Number of threads                                  : 1
[07/15 18:52:35     48s] (I)      Overflow penalty cost                              : 10
[07/15 18:52:35     48s] (I)      Source-to-sink ratio                               : 0.300000
[07/15 18:52:35     48s] (I)      Method to set GCell size                           : row
[07/15 18:52:35     48s] (I)      Counted 402 PG shapes. We will not process PG shapes layer by layer.
[07/15 18:52:35     48s] (I)      Use row-based GCell size
[07/15 18:52:35     48s] (I)      Use row-based GCell align
[07/15 18:52:35     48s] (I)      layer 0 area = 202000
[07/15 18:52:35     48s] (I)      layer 1 area = 202000
[07/15 18:52:35     48s] (I)      layer 2 area = 202000
[07/15 18:52:35     48s] (I)      layer 3 area = 202000
[07/15 18:52:35     48s] (I)      GCell unit size   : 4480
[07/15 18:52:35     48s] (I)      GCell multiplier  : 1
[07/15 18:52:35     48s] (I)      GCell row height  : 4480
[07/15 18:52:35     48s] (I)      Actual row height : 4480
[07/15 18:52:35     48s] (I)      GCell align ref   : 20160 20160
[07/15 18:52:35     48s] [NR-eGR] Track table information for default rule: 
[07/15 18:52:35     48s] [NR-eGR] MET1 has single uniform track structure
[07/15 18:52:35     48s] [NR-eGR] MET2 has single uniform track structure
[07/15 18:52:35     48s] [NR-eGR] MET3 has single uniform track structure
[07/15 18:52:35     48s] [NR-eGR] MET4 has single uniform track structure
[07/15 18:52:35     48s] [NR-eGR] METTP has single uniform track structure
[07/15 18:52:35     48s] [NR-eGR] METTPL has single uniform track structure
[07/15 18:52:35     48s] (I)      ================= Default via ==================
[07/15 18:52:35     48s] (I)      +---+--------------------+---------------------+
[07/15 18:52:35     48s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut     |
[07/15 18:52:35     48s] (I)      +---+--------------------+---------------------+
[07/15 18:52:35     48s] (I)      | 1 |    2  VIA1_Y_so    |   32  VIA1_CV1_hd   |
[07/15 18:52:35     48s] (I)      | 2 |   38  VIA2_so      |   61  VIA2_CV1_so   |
[07/15 18:52:35     48s] (I)      | 3 |   74  VIA3_so      |   93  VIA3_CH2_so   |
[07/15 18:52:35     48s] (I)      | 4 |  117  VIATPne_Y_so |  132  VIATP_CH2s_so |
[07/15 18:52:35     48s] (I)      | 5 |  145  VIATPL_so    |  150  VIATPL_CV_so  |
[07/15 18:52:35     48s] (I)      +---+--------------------+---------------------+
[07/15 18:52:35     48s] [NR-eGR] Read 260 PG shapes
[07/15 18:52:35     48s] [NR-eGR] Read 0 clock shapes
[07/15 18:52:35     48s] [NR-eGR] Read 0 other shapes
[07/15 18:52:35     48s] [NR-eGR] #Routing Blockages  : 0
[07/15 18:52:35     48s] [NR-eGR] #Instance Blockages : 0
[07/15 18:52:35     48s] [NR-eGR] #PG Blockages       : 260
[07/15 18:52:35     48s] [NR-eGR] #Halo Blockages     : 0
[07/15 18:52:35     48s] [NR-eGR] #Boundary Blockages : 0
[07/15 18:52:35     48s] [NR-eGR] #Clock Blockages    : 0
[07/15 18:52:35     48s] [NR-eGR] #Other Blockages    : 0
[07/15 18:52:35     48s] (I)      Design has 0 blackboxes considered as all layer blockages.
[07/15 18:52:35     48s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[07/15 18:52:35     48s] [NR-eGR] Read 1253 nets ( ignored 0 )
[07/15 18:52:35     48s] (I)      early_global_route_priority property id does not exist.
[07/15 18:52:35     48s] (I)      Read Num Blocks=260  Num Prerouted Wires=0  Num CS=0
[07/15 18:52:35     48s] (I)      Layer 1 (V) : #blockages 260 : #preroutes 0
[07/15 18:52:35     48s] (I)      Layer 2 (H) : #blockages 0 : #preroutes 0
[07/15 18:52:35     48s] (I)      Layer 3 (V) : #blockages 0 : #preroutes 0
[07/15 18:52:35     48s] (I)      Number of ignored nets                =      0
[07/15 18:52:35     48s] (I)      Number of connected nets              =      0
[07/15 18:52:35     48s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[07/15 18:52:35     48s] (I)      Number of clock nets                  =      2.  Ignored: No
[07/15 18:52:35     48s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[07/15 18:52:35     48s] (I)      Number of special nets                =      0.  Ignored: Yes
[07/15 18:52:35     48s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[07/15 18:52:35     48s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[07/15 18:52:35     48s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[07/15 18:52:35     48s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[07/15 18:52:35     48s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[07/15 18:52:35     48s] (I)      Constructing bin map
[07/15 18:52:35     48s] (I)      Initialize bin information with width=8960 height=8960
[07/15 18:52:35     48s] (I)      Done constructing bin map
[07/15 18:52:35     48s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[07/15 18:52:35     48s] (I)      Ndr track 0 does not exist
[07/15 18:52:35     48s] (I)      ---------------------Grid Graph Info--------------------
[07/15 18:52:35     48s] (I)      Routing area        : (0, 0) - (445200, 241920)
[07/15 18:52:35     48s] (I)      Core area           : (20160, 20160) - (425040, 221760)
[07/15 18:52:35     48s] (I)      Site width          :   560  (dbu)
[07/15 18:52:35     48s] (I)      Row height          :  4480  (dbu)
[07/15 18:52:35     48s] (I)      GCell row height    :  4480  (dbu)
[07/15 18:52:35     48s] (I)      GCell width         :  4480  (dbu)
[07/15 18:52:35     48s] (I)      GCell height        :  4480  (dbu)
[07/15 18:52:35     48s] (I)      Grid                :    99    54     4
[07/15 18:52:35     48s] (I)      Layer numbers       :     1     2     3     4
[07/15 18:52:35     48s] (I)      Vertical capacity   :     0  4480     0  4480
[07/15 18:52:35     48s] (I)      Horizontal capacity :     0     0  4480     0
[07/15 18:52:35     48s] (I)      Default wire width  :   230   280   280   280
[07/15 18:52:35     48s] (I)      Default wire space  :   230   280   280   280
[07/15 18:52:35     48s] (I)      Default wire pitch  :   460   560   560   560
[07/15 18:52:35     48s] (I)      Default pitch size  :   460   560   560   560
[07/15 18:52:35     48s] (I)      First track coord   :   280   280   280   280
[07/15 18:52:35     48s] (I)      Num tracks per GCell:  9.74  8.00  8.00  8.00
[07/15 18:52:35     48s] (I)      Total num of tracks :   432   795   432   795
[07/15 18:52:35     48s] (I)      Num of masks        :     1     1     1     1
[07/15 18:52:35     48s] (I)      Num of trim masks   :     0     0     0     0
[07/15 18:52:35     48s] (I)      --------------------------------------------------------
[07/15 18:52:35     48s] 
[07/15 18:52:35     48s] [NR-eGR] ============ Routing rule table ============
[07/15 18:52:35     48s] [NR-eGR] Rule id: 0  Nets: 1253
[07/15 18:52:35     48s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[07/15 18:52:35     48s] (I)                    Layer    2    3    4 
[07/15 18:52:35     48s] (I)                    Pitch  560  560  560 
[07/15 18:52:35     48s] (I)             #Used tracks    1    1    1 
[07/15 18:52:35     48s] (I)       #Fully used tracks    1    1    1 
[07/15 18:52:35     48s] [NR-eGR] ========================================
[07/15 18:52:35     48s] [NR-eGR] 
[07/15 18:52:35     48s] (I)      =============== Blocked Tracks ===============
[07/15 18:52:35     48s] (I)      +-------+---------+----------+---------------+
[07/15 18:52:35     48s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[07/15 18:52:35     48s] (I)      +-------+---------+----------+---------------+
[07/15 18:52:35     48s] (I)      |     1 |       0 |        0 |         0.00% |
[07/15 18:52:35     48s] (I)      |     2 |   42930 |     6090 |        14.19% |
[07/15 18:52:35     48s] (I)      |     3 |   42768 |        0 |         0.00% |
[07/15 18:52:35     48s] (I)      |     4 |   42930 |        0 |         0.00% |
[07/15 18:52:35     48s] (I)      +-------+---------+----------+---------------+
[07/15 18:52:35     48s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2063.39 MB )
[07/15 18:52:35     48s] (I)      Reset routing kernel
[07/15 18:52:35     48s] (I)      Started Global Routing ( Curr Mem: 2063.39 MB )
[07/15 18:52:35     48s] (I)      totalPins=4864  totalGlobalPin=4755 (97.76%)
[07/15 18:52:35     48s] (I)      total 2D Cap : 122538 = (42768 H, 79770 V)
[07/15 18:52:35     48s] (I)      #blocked areas for congestion spreading : 0
[07/15 18:52:35     48s] [NR-eGR] Layer group 1: route 1253 net(s) in layer range [2, 4]
[07/15 18:52:35     48s] (I)      
[07/15 18:52:35     48s] (I)      ============  Phase 1a Route ============
[07/15 18:52:35     48s] (I)      Usage: 11066 = (5878 H, 5188 V) = (13.74% H, 6.50% V) = (2.633e+04um H, 2.324e+04um V)
[07/15 18:52:35     48s] (I)      
[07/15 18:52:35     48s] (I)      ============  Phase 1b Route ============
[07/15 18:52:35     48s] (I)      Usage: 11066 = (5878 H, 5188 V) = (13.74% H, 6.50% V) = (2.633e+04um H, 2.324e+04um V)
[07/15 18:52:35     48s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.957568e+04um
[07/15 18:52:35     48s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[07/15 18:52:35     48s] (I)      Congestion threshold : each 60.00, sum 90.00
[07/15 18:52:35     48s] (I)      
[07/15 18:52:35     48s] (I)      ============  Phase 1c Route ============
[07/15 18:52:35     48s] (I)      Usage: 11066 = (5878 H, 5188 V) = (13.74% H, 6.50% V) = (2.633e+04um H, 2.324e+04um V)
[07/15 18:52:35     48s] (I)      
[07/15 18:52:35     48s] (I)      ============  Phase 1d Route ============
[07/15 18:52:35     48s] (I)      Usage: 11066 = (5878 H, 5188 V) = (13.74% H, 6.50% V) = (2.633e+04um H, 2.324e+04um V)
[07/15 18:52:35     48s] (I)      
[07/15 18:52:35     48s] (I)      ============  Phase 1e Route ============
[07/15 18:52:35     48s] (I)      Usage: 11066 = (5878 H, 5188 V) = (13.74% H, 6.50% V) = (2.633e+04um H, 2.324e+04um V)
[07/15 18:52:35     48s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.957568e+04um
[07/15 18:52:35     48s] (I)      
[07/15 18:52:35     48s] (I)      ============  Phase 1l Route ============
[07/15 18:52:35     48s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[07/15 18:52:35     48s] (I)      Layer  2:      36109      6653         2        4016       37960    ( 9.57%) 
[07/15 18:52:35     48s] (I)      Layer  3:      42336      5941         0           0       42336    ( 0.00%) 
[07/15 18:52:35     48s] (I)      Layer  4:      42135       423         0           0       41976    ( 0.00%) 
[07/15 18:52:35     48s] (I)      Total:        120580     13017         2        4016      122272    ( 3.18%) 
[07/15 18:52:35     48s] (I)      
[07/15 18:52:35     48s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[07/15 18:52:35     48s] [NR-eGR]                        OverCon            
[07/15 18:52:35     48s] [NR-eGR]                         #Gcell     %Gcell
[07/15 18:52:35     48s] [NR-eGR]        Layer               (1)    OverCon
[07/15 18:52:35     48s] [NR-eGR] ----------------------------------------------
[07/15 18:52:35     48s] [NR-eGR]    MET1 ( 1)         0( 0.00%)   ( 0.00%) 
[07/15 18:52:35     48s] [NR-eGR]    MET2 ( 2)         2( 0.04%)   ( 0.04%) 
[07/15 18:52:35     48s] [NR-eGR]    MET3 ( 3)         0( 0.00%)   ( 0.00%) 
[07/15 18:52:35     48s] [NR-eGR]    MET4 ( 4)         0( 0.00%)   ( 0.00%) 
[07/15 18:52:35     48s] [NR-eGR] ----------------------------------------------
[07/15 18:52:35     48s] [NR-eGR]        Total         2( 0.01%)   ( 0.01%) 
[07/15 18:52:35     48s] [NR-eGR] 
[07/15 18:52:35     48s] (I)      Finished Global Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2063.39 MB )
[07/15 18:52:35     48s] (I)      total 2D Cap : 122538 = (42768 H, 79770 V)
[07/15 18:52:35     48s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[07/15 18:52:35     48s] (I)      ============= Track Assignment ============
[07/15 18:52:35     48s] (I)      Started Track Assignment (1T) ( Curr Mem: 2063.39 MB )
[07/15 18:52:35     48s] (I)      Initialize Track Assignment ( max pin layer : 6 )
[07/15 18:52:35     48s] (I)      Run Multi-thread track assignment
[07/15 18:52:35     48s] (I)      Finished Track Assignment (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2063.39 MB )
[07/15 18:52:35     48s] (I)      Started Export ( Curr Mem: 2063.39 MB )
[07/15 18:52:35     48s] [NR-eGR]                 Length (um)   Vias 
[07/15 18:52:35     48s] [NR-eGR] -----------------------------------
[07/15 18:52:35     48s] [NR-eGR]  MET1    (1H)             0   4784 
[07/15 18:52:35     48s] [NR-eGR]  MET2    (2V)         23307   6794 
[07/15 18:52:35     48s] [NR-eGR]  MET3    (3H)         27019    278 
[07/15 18:52:35     48s] [NR-eGR]  MET4    (4V)          2045      0 
[07/15 18:52:35     48s] [NR-eGR]  METTP   (5H)             0      0 
[07/15 18:52:35     48s] [NR-eGR]  METTPL  (6V)             0      0 
[07/15 18:52:35     48s] [NR-eGR] -----------------------------------
[07/15 18:52:35     48s] [NR-eGR]          Total        52371  11856 
[07/15 18:52:35     48s] [NR-eGR] --------------------------------------------------------------------------
[07/15 18:52:35     48s] [NR-eGR] Total half perimeter of net bounding box: 41668um
[07/15 18:52:35     48s] [NR-eGR] Total length: 52371um, number of vias: 11856
[07/15 18:52:35     48s] [NR-eGR] --------------------------------------------------------------------------
[07/15 18:52:35     48s] [NR-eGR] Total eGR-routed clock nets wire length: 3650um, number of vias: 911
[07/15 18:52:35     48s] [NR-eGR] --------------------------------------------------------------------------
[07/15 18:52:35     48s] (I)      Finished Export ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2053.88 MB )
[07/15 18:52:35     48s] Saved RC grid cleaned up.
[07/15 18:52:35     48s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 2043.88 MB )
[07/15 18:52:35     48s] (I)      ======================================= Runtime Summary ========================================
[07/15 18:52:35     48s] (I)       Step                                             %       Start      Finish      Real       CPU 
[07/15 18:52:35     48s] (I)      ------------------------------------------------------------------------------------------------
[07/15 18:52:35     48s] (I)       Early Global Route kernel                  100.00%  289.11 sec  289.17 sec  0.07 sec  0.07 sec 
[07/15 18:52:35     48s] (I)       +-Import and model                          11.95%  289.12 sec  289.13 sec  0.01 sec  0.01 sec 
[07/15 18:52:35     48s] (I)       | +-Create place DB                          3.49%  289.12 sec  289.12 sec  0.00 sec  0.01 sec 
[07/15 18:52:35     48s] (I)       | | +-Import place data                      3.34%  289.12 sec  289.12 sec  0.00 sec  0.01 sec 
[07/15 18:52:35     48s] (I)       | | | +-Read instances and placement         0.91%  289.12 sec  289.12 sec  0.00 sec  0.01 sec 
[07/15 18:52:35     48s] (I)       | | | +-Read nets                            1.70%  289.12 sec  289.12 sec  0.00 sec  0.00 sec 
[07/15 18:52:35     48s] (I)       | +-Create route DB                          5.81%  289.12 sec  289.13 sec  0.00 sec  0.00 sec 
[07/15 18:52:35     48s] (I)       | | +-Import route data (1T)                 5.41%  289.12 sec  289.13 sec  0.00 sec  0.00 sec 
[07/15 18:52:35     48s] (I)       | | | +-Read blockages ( Layer 2-4 )         1.39%  289.12 sec  289.12 sec  0.00 sec  0.00 sec 
[07/15 18:52:35     48s] (I)       | | | | +-Read routing blockages             0.00%  289.12 sec  289.12 sec  0.00 sec  0.00 sec 
[07/15 18:52:35     48s] (I)       | | | | +-Read instance blockages            0.24%  289.12 sec  289.12 sec  0.00 sec  0.00 sec 
[07/15 18:52:35     48s] (I)       | | | | +-Read PG blockages                  0.05%  289.12 sec  289.12 sec  0.00 sec  0.00 sec 
[07/15 18:52:35     48s] (I)       | | | | +-Read clock blockages               0.02%  289.12 sec  289.12 sec  0.00 sec  0.00 sec 
[07/15 18:52:35     48s] (I)       | | | | +-Read other blockages               0.02%  289.12 sec  289.12 sec  0.00 sec  0.00 sec 
[07/15 18:52:35     48s] (I)       | | | | +-Read halo blockages                0.01%  289.12 sec  289.12 sec  0.00 sec  0.00 sec 
[07/15 18:52:35     48s] (I)       | | | | +-Read boundary cut boxes            0.00%  289.12 sec  289.12 sec  0.00 sec  0.00 sec 
[07/15 18:52:35     48s] (I)       | | | +-Read blackboxes                      0.02%  289.12 sec  289.12 sec  0.00 sec  0.00 sec 
[07/15 18:52:35     48s] (I)       | | | +-Read prerouted                       0.08%  289.12 sec  289.12 sec  0.00 sec  0.00 sec 
[07/15 18:52:35     48s] (I)       | | | +-Read unlegalized nets                0.07%  289.12 sec  289.12 sec  0.00 sec  0.00 sec 
[07/15 18:52:35     48s] (I)       | | | +-Read nets                            0.40%  289.12 sec  289.13 sec  0.00 sec  0.00 sec 
[07/15 18:52:35     48s] (I)       | | | +-Set up via pillars                   0.01%  289.13 sec  289.13 sec  0.00 sec  0.00 sec 
[07/15 18:52:35     48s] (I)       | | | +-Initialize 3D grid graph             0.02%  289.13 sec  289.13 sec  0.00 sec  0.00 sec 
[07/15 18:52:35     48s] (I)       | | | +-Model blockage capacity              0.98%  289.13 sec  289.13 sec  0.00 sec  0.00 sec 
[07/15 18:52:35     48s] (I)       | | | | +-Initialize 3D capacity             0.76%  289.13 sec  289.13 sec  0.00 sec  0.00 sec 
[07/15 18:52:35     48s] (I)       | +-Read aux data                            0.26%  289.13 sec  289.13 sec  0.00 sec  0.00 sec 
[07/15 18:52:35     48s] (I)       | +-Others data preparation                  0.10%  289.13 sec  289.13 sec  0.00 sec  0.00 sec 
[07/15 18:52:35     48s] (I)       | +-Create route kernel                      1.49%  289.13 sec  289.13 sec  0.00 sec  0.00 sec 
[07/15 18:52:35     48s] (I)       +-Global Routing                            18.55%  289.13 sec  289.14 sec  0.01 sec  0.01 sec 
[07/15 18:52:35     48s] (I)       | +-Initialization                           0.63%  289.13 sec  289.13 sec  0.00 sec  0.00 sec 
[07/15 18:52:35     48s] (I)       | +-Net group 1                             16.69%  289.13 sec  289.14 sec  0.01 sec  0.01 sec 
[07/15 18:52:35     48s] (I)       | | +-Generate topology                      1.72%  289.13 sec  289.13 sec  0.00 sec  0.00 sec 
[07/15 18:52:35     48s] (I)       | | +-Phase 1a                               3.18%  289.13 sec  289.13 sec  0.00 sec  0.01 sec 
[07/15 18:52:35     48s] (I)       | | | +-Pattern routing (1T)                 2.55%  289.13 sec  289.13 sec  0.00 sec  0.01 sec 
[07/15 18:52:35     48s] (I)       | | | +-Add via demand to 2D                 0.27%  289.13 sec  289.13 sec  0.00 sec  0.00 sec 
[07/15 18:52:35     48s] (I)       | | +-Phase 1b                               0.07%  289.13 sec  289.13 sec  0.00 sec  0.00 sec 
[07/15 18:52:35     48s] (I)       | | +-Phase 1c                               0.02%  289.13 sec  289.13 sec  0.00 sec  0.00 sec 
[07/15 18:52:35     48s] (I)       | | +-Phase 1d                               0.02%  289.13 sec  289.13 sec  0.00 sec  0.00 sec 
[07/15 18:52:35     48s] (I)       | | +-Phase 1e                               0.37%  289.13 sec  289.13 sec  0.00 sec  0.00 sec 
[07/15 18:52:35     48s] (I)       | | | +-Route legalization                   0.17%  289.13 sec  289.13 sec  0.00 sec  0.00 sec 
[07/15 18:52:35     48s] (I)       | | | | +-Legalize Reach Aware Violations    0.03%  289.13 sec  289.13 sec  0.00 sec  0.00 sec 
[07/15 18:52:35     48s] (I)       | | +-Phase 1l                               9.72%  289.13 sec  289.14 sec  0.01 sec  0.00 sec 
[07/15 18:52:35     48s] (I)       | | | +-Layer assignment (1T)                9.37%  289.13 sec  289.14 sec  0.01 sec  0.00 sec 
[07/15 18:52:35     48s] (I)       | +-Clean cong LA                            0.00%  289.14 sec  289.14 sec  0.00 sec  0.00 sec 
[07/15 18:52:35     48s] (I)       +-Export 3D cong map                         0.66%  289.14 sec  289.14 sec  0.00 sec  0.01 sec 
[07/15 18:52:35     48s] (I)       | +-Export 2D cong map                       0.12%  289.14 sec  289.14 sec  0.00 sec  0.00 sec 
[07/15 18:52:35     48s] (I)       +-Extract Global 3D Wires                    0.25%  289.14 sec  289.14 sec  0.00 sec  0.00 sec 
[07/15 18:52:35     48s] (I)       +-Track Assignment (1T)                     14.98%  289.14 sec  289.15 sec  0.01 sec  0.01 sec 
[07/15 18:52:35     48s] (I)       | +-Initialization                           0.06%  289.14 sec  289.14 sec  0.00 sec  0.00 sec 
[07/15 18:52:35     48s] (I)       | +-Track Assignment Kernel                 14.38%  289.14 sec  289.15 sec  0.01 sec  0.01 sec 
[07/15 18:52:35     48s] (I)       | +-Free Memory                              0.00%  289.15 sec  289.15 sec  0.00 sec  0.00 sec 
[07/15 18:52:35     48s] (I)       +-Export                                    31.58%  289.15 sec  289.17 sec  0.02 sec  0.02 sec 
[07/15 18:52:35     48s] (I)       | +-Export DB wires                          4.62%  289.15 sec  289.15 sec  0.00 sec  0.00 sec 
[07/15 18:52:35     48s] (I)       | | +-Export all nets                        3.49%  289.15 sec  289.15 sec  0.00 sec  0.00 sec 
[07/15 18:52:35     48s] (I)       | | +-Set wire vias                          0.68%  289.15 sec  289.15 sec  0.00 sec  0.00 sec 
[07/15 18:52:35     48s] (I)       | +-Report wirelength                        2.30%  289.15 sec  289.16 sec  0.00 sec  0.00 sec 
[07/15 18:52:35     48s] (I)       | +-Update net boxes                         1.64%  289.16 sec  289.16 sec  0.00 sec  0.00 sec 
[07/15 18:52:35     48s] (I)       | +-Update timing                           22.38%  289.16 sec  289.17 sec  0.01 sec  0.02 sec 
[07/15 18:52:35     48s] (I)       +-Postprocess design                         1.72%  289.17 sec  289.17 sec  0.00 sec  0.00 sec 
[07/15 18:52:35     48s] (I)      ====================== Summary by functions ======================
[07/15 18:52:35     48s] (I)       Lv  Step                                   %      Real       CPU 
[07/15 18:52:35     48s] (I)      ------------------------------------------------------------------
[07/15 18:52:35     48s] (I)        0  Early Global Route kernel        100.00%  0.07 sec  0.07 sec 
[07/15 18:52:35     48s] (I)        1  Export                            31.58%  0.02 sec  0.02 sec 
[07/15 18:52:35     48s] (I)        1  Global Routing                    18.55%  0.01 sec  0.01 sec 
[07/15 18:52:35     48s] (I)        1  Track Assignment (1T)             14.98%  0.01 sec  0.01 sec 
[07/15 18:52:35     48s] (I)        1  Import and model                  11.95%  0.01 sec  0.01 sec 
[07/15 18:52:35     48s] (I)        1  Postprocess design                 1.72%  0.00 sec  0.00 sec 
[07/15 18:52:35     48s] (I)        1  Export 3D cong map                 0.66%  0.00 sec  0.01 sec 
[07/15 18:52:35     48s] (I)        1  Extract Global 3D Wires            0.25%  0.00 sec  0.00 sec 
[07/15 18:52:35     48s] (I)        2  Update timing                     22.38%  0.01 sec  0.02 sec 
[07/15 18:52:35     48s] (I)        2  Net group 1                       16.69%  0.01 sec  0.01 sec 
[07/15 18:52:35     48s] (I)        2  Track Assignment Kernel           14.38%  0.01 sec  0.01 sec 
[07/15 18:52:35     48s] (I)        2  Create route DB                    5.81%  0.00 sec  0.00 sec 
[07/15 18:52:35     48s] (I)        2  Export DB wires                    4.62%  0.00 sec  0.00 sec 
[07/15 18:52:35     48s] (I)        2  Create place DB                    3.49%  0.00 sec  0.01 sec 
[07/15 18:52:35     48s] (I)        2  Report wirelength                  2.30%  0.00 sec  0.00 sec 
[07/15 18:52:35     48s] (I)        2  Update net boxes                   1.64%  0.00 sec  0.00 sec 
[07/15 18:52:35     48s] (I)        2  Create route kernel                1.49%  0.00 sec  0.00 sec 
[07/15 18:52:35     48s] (I)        2  Initialization                     0.69%  0.00 sec  0.00 sec 
[07/15 18:52:35     48s] (I)        2  Read aux data                      0.26%  0.00 sec  0.00 sec 
[07/15 18:52:35     48s] (I)        2  Export 2D cong map                 0.12%  0.00 sec  0.00 sec 
[07/15 18:52:35     48s] (I)        2  Others data preparation            0.10%  0.00 sec  0.00 sec 
[07/15 18:52:35     48s] (I)        2  Free Memory                        0.00%  0.00 sec  0.00 sec 
[07/15 18:52:35     48s] (I)        2  Clean cong LA                      0.00%  0.00 sec  0.00 sec 
[07/15 18:52:35     48s] (I)        3  Phase 1l                           9.72%  0.01 sec  0.00 sec 
[07/15 18:52:35     48s] (I)        3  Import route data (1T)             5.41%  0.00 sec  0.00 sec 
[07/15 18:52:35     48s] (I)        3  Export all nets                    3.49%  0.00 sec  0.00 sec 
[07/15 18:52:35     48s] (I)        3  Import place data                  3.34%  0.00 sec  0.01 sec 
[07/15 18:52:35     48s] (I)        3  Phase 1a                           3.18%  0.00 sec  0.01 sec 
[07/15 18:52:35     48s] (I)        3  Generate topology                  1.72%  0.00 sec  0.00 sec 
[07/15 18:52:35     48s] (I)        3  Set wire vias                      0.68%  0.00 sec  0.00 sec 
[07/15 18:52:35     48s] (I)        3  Phase 1e                           0.37%  0.00 sec  0.00 sec 
[07/15 18:52:35     48s] (I)        3  Phase 1b                           0.07%  0.00 sec  0.00 sec 
[07/15 18:52:35     48s] (I)        3  Phase 1c                           0.02%  0.00 sec  0.00 sec 
[07/15 18:52:35     48s] (I)        3  Phase 1d                           0.02%  0.00 sec  0.00 sec 
[07/15 18:52:35     48s] (I)        4  Layer assignment (1T)              9.37%  0.01 sec  0.00 sec 
[07/15 18:52:35     48s] (I)        4  Pattern routing (1T)               2.55%  0.00 sec  0.01 sec 
[07/15 18:52:35     48s] (I)        4  Read nets                          2.10%  0.00 sec  0.00 sec 
[07/15 18:52:35     48s] (I)        4  Read blockages ( Layer 2-4 )       1.39%  0.00 sec  0.00 sec 
[07/15 18:52:35     48s] (I)        4  Model blockage capacity            0.98%  0.00 sec  0.00 sec 
[07/15 18:52:35     48s] (I)        4  Read instances and placement       0.91%  0.00 sec  0.01 sec 
[07/15 18:52:35     48s] (I)        4  Add via demand to 2D               0.27%  0.00 sec  0.00 sec 
[07/15 18:52:35     48s] (I)        4  Route legalization                 0.17%  0.00 sec  0.00 sec 
[07/15 18:52:35     48s] (I)        4  Read prerouted                     0.08%  0.00 sec  0.00 sec 
[07/15 18:52:35     48s] (I)        4  Read unlegalized nets              0.07%  0.00 sec  0.00 sec 
[07/15 18:52:35     48s] (I)        4  Initialize 3D grid graph           0.02%  0.00 sec  0.00 sec 
[07/15 18:52:35     48s] (I)        4  Read blackboxes                    0.02%  0.00 sec  0.00 sec 
[07/15 18:52:35     48s] (I)        4  Set up via pillars                 0.01%  0.00 sec  0.00 sec 
[07/15 18:52:35     48s] (I)        5  Initialize 3D capacity             0.76%  0.00 sec  0.00 sec 
[07/15 18:52:35     48s] (I)        5  Read instance blockages            0.24%  0.00 sec  0.00 sec 
[07/15 18:52:35     48s] (I)        5  Read PG blockages                  0.05%  0.00 sec  0.00 sec 
[07/15 18:52:35     48s] (I)        5  Legalize Reach Aware Violations    0.03%  0.00 sec  0.00 sec 
[07/15 18:52:35     48s] (I)        5  Read clock blockages               0.02%  0.00 sec  0.00 sec 
[07/15 18:52:35     48s] (I)        5  Read other blockages               0.02%  0.00 sec  0.00 sec 
[07/15 18:52:35     48s] (I)        5  Read halo blockages                0.01%  0.00 sec  0.00 sec 
[07/15 18:52:35     48s] (I)        5  Read routing blockages             0.00%  0.00 sec  0.00 sec 
[07/15 18:52:35     48s] (I)        5  Read boundary cut boxes            0.00%  0.00 sec  0.00 sec 
[07/15 18:52:35     48s] {MMLU 0 0 1253}
[07/15 18:52:35     48s] ### Creating LA Mngr. totSessionCpu=0:00:48.7 mem=2043.9M
[07/15 18:52:35     48s] 
[07/15 18:52:35     48s] Trim Metal Layers:
[07/15 18:52:35     48s] LayerId::1 widthSet size::4
[07/15 18:52:35     48s] LayerId::2 widthSet size::4
[07/15 18:52:35     48s] LayerId::3 widthSet size::4
[07/15 18:52:35     48s] LayerId::4 widthSet size::4
[07/15 18:52:35     48s] LayerId::5 widthSet size::4
[07/15 18:52:35     48s] LayerId::6 widthSet size::2
[07/15 18:52:35     48s] Updating RC grid for preRoute extraction ...
[07/15 18:52:35     48s] eee: pegSigSF::1.070000
[07/15 18:52:35     48s] Initializing multi-corner capacitance tables ... 
[07/15 18:52:35     48s] Initializing multi-corner resistance tables ...
[07/15 18:52:35     48s] eee: l::1 avDens::0.108776 usedTrk::522.126518 availTrk::4800.000000 sigTrk::522.126518
[07/15 18:52:35     48s] eee: l::2 avDens::0.128941 usedTrk::577.656631 availTrk::4480.000000 sigTrk::577.656631
[07/15 18:52:35     48s] eee: l::3 avDens::0.160667 usedTrk::604.106254 availTrk::3760.000000 sigTrk::604.106254
[07/15 18:52:35     48s] eee: l::4 avDens::0.018191 usedTrk::48.022991 availTrk::2640.000000 sigTrk::48.022991
[07/15 18:52:35     48s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 18:52:35     48s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 18:52:35     48s] {RT max_rc 0 4 4 0}
[07/15 18:52:35     48s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.039043 aWlH=0.000000 lMod=0 pMax=0.823900 pMod=82 wcR=0.333300 newSi=0.001600 wHLS=0.833250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[07/15 18:52:35     48s] ### Creating LA Mngr, finished. totSessionCpu=0:00:48.7 mem=2043.9M
[07/15 18:52:35     48s] Extraction called for design 'aska_dig' of instances=1219 and nets=1280 using extraction engine 'preRoute' .
[07/15 18:52:35     48s] PreRoute RC Extraction called for design aska_dig.
[07/15 18:52:35     48s] RC Extraction called in multi-corner(2) mode.
[07/15 18:52:35     48s] RCMode: PreRoute
[07/15 18:52:35     48s]       RC Corner Indexes            0       1   
[07/15 18:52:35     48s] Capacitance Scaling Factor   : 1.00000 1.00000 
[07/15 18:52:35     48s] Resistance Scaling Factor    : 1.00000 1.00000 
[07/15 18:52:35     48s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[07/15 18:52:35     48s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[07/15 18:52:35     48s] Shrink Factor                : 1.00000
[07/15 18:52:35     48s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[07/15 18:52:35     48s] Using capacitance table file ...
[07/15 18:52:35     48s] 
[07/15 18:52:35     48s] Trim Metal Layers:
[07/15 18:52:35     48s] LayerId::1 widthSet size::4
[07/15 18:52:35     48s] LayerId::2 widthSet size::4
[07/15 18:52:35     48s] LayerId::3 widthSet size::4
[07/15 18:52:35     48s] LayerId::4 widthSet size::4
[07/15 18:52:35     48s] LayerId::5 widthSet size::4
[07/15 18:52:35     48s] LayerId::6 widthSet size::2
[07/15 18:52:35     48s] Updating RC grid for preRoute extraction ...
[07/15 18:52:35     48s] eee: pegSigSF::1.070000
[07/15 18:52:35     48s] Initializing multi-corner capacitance tables ... 
[07/15 18:52:35     48s] Initializing multi-corner resistance tables ...
[07/15 18:52:35     48s] eee: l::1 avDens::0.108776 usedTrk::522.126518 availTrk::4800.000000 sigTrk::522.126518
[07/15 18:52:35     48s] eee: l::2 avDens::0.128941 usedTrk::577.656631 availTrk::4480.000000 sigTrk::577.656631
[07/15 18:52:35     48s] eee: l::3 avDens::0.160667 usedTrk::604.106254 availTrk::3760.000000 sigTrk::604.106254
[07/15 18:52:35     48s] eee: l::4 avDens::0.018191 usedTrk::48.022991 availTrk::2640.000000 sigTrk::48.022991
[07/15 18:52:35     48s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 18:52:35     48s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 18:52:35     48s] {RT max_rc 0 4 4 0}
[07/15 18:52:35     48s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.039043 aWlH=0.000000 lMod=0 pMax=0.823900 pMod=82 wcR=0.333300 newSi=0.001600 wHLS=0.833250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[07/15 18:52:35     48s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2043.879M)
[07/15 18:52:35     48s] All LLGs are deleted
[07/15 18:52:35     48s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:52:35     48s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:52:35     48s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2043.9M, EPOCH TIME: 1721083955.927779
[07/15 18:52:35     48s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2043.9M, EPOCH TIME: 1721083955.927856
[07/15 18:52:35     48s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2043.9M, EPOCH TIME: 1721083955.928063
[07/15 18:52:35     48s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:52:35     48s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:52:35     48s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2043.9M, EPOCH TIME: 1721083955.928241
[07/15 18:52:35     48s] Max number of tech site patterns supported in site array is 256.
[07/15 18:52:35     48s] Core basic site is core_ji3v
[07/15 18:52:35     48s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2043.9M, EPOCH TIME: 1721083955.936750
[07/15 18:52:35     48s] After signature check, allow fast init is true, keep pre-filter is true.
[07/15 18:52:35     48s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/15 18:52:35     48s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2043.9M, EPOCH TIME: 1721083955.936909
[07/15 18:52:35     48s] Fast DP-INIT is on for default
[07/15 18:52:35     48s] Atter site array init, number of instance map data is 0.
[07/15 18:52:35     48s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:2043.9M, EPOCH TIME: 1721083955.937304
[07/15 18:52:35     48s] 
[07/15 18:52:35     48s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:52:35     48s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:2043.9M, EPOCH TIME: 1721083955.937593
[07/15 18:52:35     48s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:52:35     48s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:52:35     48s] Starting delay calculation for Setup views
[07/15 18:52:35     48s] AAE_INFO: opIsDesignInPostRouteState() is 0
[07/15 18:52:35     48s] #################################################################################
[07/15 18:52:35     48s] # Design Stage: PreRoute
[07/15 18:52:35     48s] # Design Name: aska_dig
[07/15 18:52:35     48s] # Design Mode: 180nm
[07/15 18:52:35     48s] # Analysis Mode: MMMC Non-OCV 
[07/15 18:52:35     48s] # Parasitics Mode: No SPEF/RCDB 
[07/15 18:52:35     48s] # Signoff Settings: SI Off 
[07/15 18:52:35     48s] #################################################################################
[07/15 18:52:36     48s] Calculate delays in BcWc mode...
[07/15 18:52:36     48s] Topological Sorting (REAL = 0:00:00.0, MEM = 2047.9M, InitMEM = 2047.9M)
[07/15 18:52:36     48s] Start delay calculation (fullDC) (1 T). (MEM=2047.9)
[07/15 18:52:36     48s] End AAE Lib Interpolated Model. (MEM=2059.42 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 18:52:36     48s] Total number of fetched objects 1253
[07/15 18:52:36     49s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 18:52:36     49s] End delay calculation. (MEM=2083.11 CPU=0:00:00.1 REAL=0:00:00.0)
[07/15 18:52:36     49s] End delay calculation (fullDC). (MEM=2083.11 CPU=0:00:00.1 REAL=0:00:00.0)
[07/15 18:52:36     49s] *** CDM Built up (cpu=0:00:00.2  real=0:00:01.0  mem= 2083.1M) ***
[07/15 18:52:36     49s] *** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:01.0 totSessionCpu=0:00:49.0 mem=2083.1M)
[07/15 18:52:36     49s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 slow_functional_mode 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.059  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   772   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2099.1M, EPOCH TIME: 1721083956.230366
[07/15 18:52:36     49s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:52:36     49s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:52:36     49s] 
[07/15 18:52:36     49s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:52:36     49s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.009, MEM:2099.1M, EPOCH TIME: 1721083956.239496
[07/15 18:52:36     49s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:52:36     49s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:52:36     49s] Density: 60.224%
------------------------------------------------------------------

[07/15 18:52:36     49s] **optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 1559.8M, totSessionCpu=0:00:49 **
[07/15 18:52:36     49s] *** InitOpt #1 [finish] (place_opt_design #2) : cpu/real = 0:00:01.8/0:00:01.8 (1.0), totSession cpu/real = 0:00:49.1/0:09:33.0 (0.1), mem = 2052.1M
[07/15 18:52:36     49s] 
[07/15 18:52:36     49s] =============================================================================================
[07/15 18:52:36     49s]  Step TAT Report : InitOpt #1 / place_opt_design #2                             21.18-s099_1
[07/15 18:52:36     49s] =============================================================================================
[07/15 18:52:36     49s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/15 18:52:36     49s] ---------------------------------------------------------------------------------------------
[07/15 18:52:36     49s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:52:36     49s] [ OptSummaryReport       ]      1   0:00:00.0  (   1.3 % )     0:00:00.3 /  0:00:00.3    1.0
[07/15 18:52:36     49s] [ DrvReport              ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.9
[07/15 18:52:36     49s] [ CellServerInit         ]      3   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:52:36     49s] [ LibAnalyzerInit        ]      2   0:00:01.3  (  72.1 % )     0:00:01.3 /  0:00:01.3    1.0
[07/15 18:52:36     49s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:52:36     49s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:52:36     49s] [ EarlyGlobalRoute       ]      1   0:00:00.1  (   3.9 % )     0:00:00.1 /  0:00:00.1    1.0
[07/15 18:52:36     49s] [ ExtractRC              ]      1   0:00:00.0  (   1.6 % )     0:00:00.0 /  0:00:00.0    1.1
[07/15 18:52:36     49s] [ TimingUpdate           ]      1   0:00:00.1  (   4.9 % )     0:00:00.3 /  0:00:00.3    1.0
[07/15 18:52:36     49s] [ FullDelayCalc          ]      1   0:00:00.2  (  10.2 % )     0:00:00.2 /  0:00:00.2    1.0
[07/15 18:52:36     49s] [ TimingReport           ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:52:36     49s] [ MISC                   ]          0:00:00.1  (   4.7 % )     0:00:00.1 /  0:00:00.1    1.0
[07/15 18:52:36     49s] ---------------------------------------------------------------------------------------------
[07/15 18:52:36     49s]  InitOpt #1 TOTAL                   0:00:01.8  ( 100.0 % )     0:00:01.8 /  0:00:01.8    1.0
[07/15 18:52:36     49s] ---------------------------------------------------------------------------------------------
[07/15 18:52:36     49s] 
[07/15 18:52:36     49s] ** INFO : this run is activating medium effort placeOptDesign flow
[07/15 18:52:36     49s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[07/15 18:52:36     49s] ### Creating PhyDesignMc. totSessionCpu=0:00:49.1 mem=2052.1M
[07/15 18:52:36     49s] OPERPROF: Starting DPlace-Init at level 1, MEM:2052.1M, EPOCH TIME: 1721083956.241509
[07/15 18:52:36     49s] Processing tracks to init pin-track alignment.
[07/15 18:52:36     49s] z: 2, totalTracks: 1
[07/15 18:52:36     49s] z: 4, totalTracks: 1
[07/15 18:52:36     49s] z: 6, totalTracks: 1
[07/15 18:52:36     49s] #spOpts: N=180 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 18:52:36     49s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2052.1M, EPOCH TIME: 1721083956.242610
[07/15 18:52:36     49s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:52:36     49s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:52:36     49s] 
[07/15 18:52:36     49s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:52:36     49s] OPERPROF:     Starting CMU at level 3, MEM:2052.1M, EPOCH TIME: 1721083956.251309
[07/15 18:52:36     49s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2052.1M, EPOCH TIME: 1721083956.251431
[07/15 18:52:36     49s] 
[07/15 18:52:36     49s] Bad Lib Cell Checking (CMU) is done! (0)
[07/15 18:52:36     49s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:2052.1M, EPOCH TIME: 1721083956.251590
[07/15 18:52:36     49s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2052.1M, EPOCH TIME: 1721083956.251632
[07/15 18:52:36     49s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2052.1M, EPOCH TIME: 1721083956.251755
[07/15 18:52:36     49s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2052.1MB).
[07/15 18:52:36     49s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.010, MEM:2052.1M, EPOCH TIME: 1721083956.251922
[07/15 18:52:36     49s] TotalInstCnt at PhyDesignMc Initialization: 1219
[07/15 18:52:36     49s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:49.1 mem=2052.1M
[07/15 18:52:36     49s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2052.1M, EPOCH TIME: 1721083956.252926
[07/15 18:52:36     49s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:52:36     49s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:52:36     49s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:52:36     49s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:52:36     49s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.002, MEM:2052.1M, EPOCH TIME: 1721083956.254679
[07/15 18:52:36     49s] TotalInstCnt at PhyDesignMc Destruction: 1219
[07/15 18:52:36     49s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[07/15 18:52:36     49s] ### Creating PhyDesignMc. totSessionCpu=0:00:49.1 mem=2052.1M
[07/15 18:52:36     49s] OPERPROF: Starting DPlace-Init at level 1, MEM:2052.1M, EPOCH TIME: 1721083956.254930
[07/15 18:52:36     49s] Processing tracks to init pin-track alignment.
[07/15 18:52:36     49s] z: 2, totalTracks: 1
[07/15 18:52:36     49s] z: 4, totalTracks: 1
[07/15 18:52:36     49s] z: 6, totalTracks: 1
[07/15 18:52:36     49s] #spOpts: N=180 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 18:52:36     49s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2052.1M, EPOCH TIME: 1721083956.256002
[07/15 18:52:36     49s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:52:36     49s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:52:36     49s] 
[07/15 18:52:36     49s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:52:36     49s] OPERPROF:     Starting CMU at level 3, MEM:2052.1M, EPOCH TIME: 1721083956.264725
[07/15 18:52:36     49s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2052.1M, EPOCH TIME: 1721083956.264834
[07/15 18:52:36     49s] 
[07/15 18:52:36     49s] Bad Lib Cell Checking (CMU) is done! (0)
[07/15 18:52:36     49s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:2052.1M, EPOCH TIME: 1721083956.264991
[07/15 18:52:36     49s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2052.1M, EPOCH TIME: 1721083956.265033
[07/15 18:52:36     49s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2052.1M, EPOCH TIME: 1721083956.265148
[07/15 18:52:36     49s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2052.1MB).
[07/15 18:52:36     49s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.010, MEM:2052.1M, EPOCH TIME: 1721083956.265314
[07/15 18:52:36     49s] TotalInstCnt at PhyDesignMc Initialization: 1219
[07/15 18:52:36     49s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:49.1 mem=2052.1M
[07/15 18:52:36     49s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2052.1M, EPOCH TIME: 1721083956.266297
[07/15 18:52:36     49s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:52:36     49s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:52:36     49s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:52:36     49s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:52:36     49s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.002, MEM:2052.1M, EPOCH TIME: 1721083956.267952
[07/15 18:52:36     49s] TotalInstCnt at PhyDesignMc Destruction: 1219
[07/15 18:52:36     49s] *** Starting optimizing excluded clock nets MEM= 2052.1M) ***
[07/15 18:52:36     49s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2052.1M) ***
[07/15 18:52:36     49s] GigaOpt Checkpoint: Internal congRefineRouteType -preCTS -congThreshold 0.001 -rescheduleForCongestion  -aggressiveCongestionMode  -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence 
[07/15 18:52:36     49s] Begin: GigaOpt Route Type Constraints Refinement
[07/15 18:52:36     49s] *** CongRefineRouteType #1 [begin] (place_opt_design #2) : totSession cpu/real = 0:00:49.1/0:09:33.1 (0.1), mem = 2052.1M
[07/15 18:52:36     49s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.6155.10
[07/15 18:52:36     49s] ### Creating RouteCongInterface, started
[07/15 18:52:36     49s] #optDebug: Start CG creation (mem=2052.1M)
[07/15 18:52:36     49s]  ...initializing CG  maxDriveDist 2849.668000 stdCellHgt 4.480000 defLenToSkip 31.360000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 284.966000 
[07/15 18:52:36     49s] (cpu=0:00:00.0, mem=2120.9M)
[07/15 18:52:36     49s]  ...processing cgPrt (cpu=0:00:00.0, mem=2120.9M)
[07/15 18:52:36     49s]  ...processing cgEgp (cpu=0:00:00.0, mem=2120.9M)
[07/15 18:52:36     49s]  ...processing cgPbk (cpu=0:00:00.0, mem=2120.9M)
[07/15 18:52:36     49s]  ...processing cgNrb(cpu=0:00:00.0, mem=2120.9M)
[07/15 18:52:36     49s]  ...processing cgObs (cpu=0:00:00.0, mem=2120.9M)
[07/15 18:52:36     49s]  ...processing cgCon (cpu=0:00:00.0, mem=2120.9M)
[07/15 18:52:36     49s]  ...processing cgPdm (cpu=0:00:00.0, mem=2120.9M)
[07/15 18:52:36     49s] #optDebug: Finish CG creation (cpu=0:00:00.0, mem=2120.9M)
[07/15 18:52:36     49s] 
[07/15 18:52:36     49s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.7956} 
[07/15 18:52:36     49s] 
[07/15 18:52:36     49s] #optDebug: {0, 1.000}
[07/15 18:52:36     49s] ### Creating RouteCongInterface, finished
[07/15 18:52:36     49s] Updated routing constraints on 0 nets.
[07/15 18:52:36     49s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.6155.10
[07/15 18:52:36     49s] Bottom Preferred Layer:
[07/15 18:52:36     49s]     None
[07/15 18:52:36     49s] Via Pillar Rule:
[07/15 18:52:36     49s]     None
[07/15 18:52:36     49s] *** CongRefineRouteType #1 [finish] (place_opt_design #2) : cpu/real = 0:00:00.0/0:00:00.0 (1.0), totSession cpu/real = 0:00:49.1/0:09:33.1 (0.1), mem = 2120.9M
[07/15 18:52:36     49s] 
[07/15 18:52:36     49s] =============================================================================================
[07/15 18:52:36     49s]  Step TAT Report : CongRefineRouteType #1 / place_opt_design #2                 21.18-s099_1
[07/15 18:52:36     49s] =============================================================================================
[07/15 18:52:36     49s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/15 18:52:36     49s] ---------------------------------------------------------------------------------------------
[07/15 18:52:36     49s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (  97.7 % )     0:00:00.0 /  0:00:00.0    0.8
[07/15 18:52:36     49s] [ MISC                   ]          0:00:00.0  (   2.3 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:52:36     49s] ---------------------------------------------------------------------------------------------
[07/15 18:52:36     49s]  CongRefineRouteType #1 TOTAL       0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    1.0
[07/15 18:52:36     49s] ---------------------------------------------------------------------------------------------
[07/15 18:52:36     49s] 
[07/15 18:52:36     49s] End: GigaOpt Route Type Constraints Refinement
[07/15 18:52:36     49s] The useful skew maximum allowed delay set by user is: 1
[07/15 18:52:36     49s] Deleting Lib Analyzer.
[07/15 18:52:36     49s] *** SimplifyNetlist #1 [begin] (place_opt_design #2) : totSession cpu/real = 0:00:49.2/0:09:33.2 (0.1), mem = 2120.9M
[07/15 18:52:36     49s] Info: 2 clock nets excluded from IPO operation.
[07/15 18:52:36     49s] ### Creating LA Mngr. totSessionCpu=0:00:49.2 mem=2120.9M
[07/15 18:52:36     49s] ### Creating LA Mngr, finished. totSessionCpu=0:00:49.2 mem=2120.9M
[07/15 18:52:36     49s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[07/15 18:52:36     49s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.6155.11
[07/15 18:52:36     49s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[07/15 18:52:36     49s] ### Creating PhyDesignMc. totSessionCpu=0:00:49.2 mem=2120.9M
[07/15 18:52:36     49s] OPERPROF: Starting DPlace-Init at level 1, MEM:2120.9M, EPOCH TIME: 1721083956.373843
[07/15 18:52:36     49s] Processing tracks to init pin-track alignment.
[07/15 18:52:36     49s] z: 2, totalTracks: 1
[07/15 18:52:36     49s] z: 4, totalTracks: 1
[07/15 18:52:36     49s] z: 6, totalTracks: 1
[07/15 18:52:36     49s] #spOpts: N=180 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 18:52:36     49s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2120.9M, EPOCH TIME: 1721083956.375137
[07/15 18:52:36     49s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:52:36     49s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:52:36     49s] 
[07/15 18:52:36     49s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:52:36     49s] OPERPROF:     Starting CMU at level 3, MEM:2120.9M, EPOCH TIME: 1721083956.384230
[07/15 18:52:36     49s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2120.9M, EPOCH TIME: 1721083956.384347
[07/15 18:52:36     49s] 
[07/15 18:52:36     49s] Bad Lib Cell Checking (CMU) is done! (0)
[07/15 18:52:36     49s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:2120.9M, EPOCH TIME: 1721083956.384525
[07/15 18:52:36     49s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2120.9M, EPOCH TIME: 1721083956.384569
[07/15 18:52:36     49s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2120.9M, EPOCH TIME: 1721083956.384696
[07/15 18:52:36     49s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2120.9MB).
[07/15 18:52:36     49s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.011, MEM:2120.9M, EPOCH TIME: 1721083956.384864
[07/15 18:52:36     49s] TotalInstCnt at PhyDesignMc Initialization: 1219
[07/15 18:52:36     49s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:49.2 mem=2120.9M
[07/15 18:52:36     49s] ### Creating RouteCongInterface, started
[07/15 18:52:36     49s] 
[07/15 18:52:36     49s] Creating Lib Analyzer ...
[07/15 18:52:36     49s] Total number of usable buffers from Lib Analyzer: 9 ( BUJI3VX1 BUJI3VX0 BUJI3VX2 BUJI3VX3 BUJI3VX4 BUJI3VX6 BUJI3VX8 BUJI3VX12 BUJI3VX16)
[07/15 18:52:36     49s] Total number of usable inverters from Lib Analyzer: 9 ( INJI3VX1 INJI3VX0 INJI3VX2 INJI3VX3 INJI3VX4 INJI3VX6 INJI3VX8 INJI3VX12 INJI3VX16)
[07/15 18:52:36     49s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1JI3VX1 DLY2JI3VX1 DLY4JI3VX1 DLY8JI3VX1)
[07/15 18:52:36     49s] 
[07/15 18:52:36     49s] {RT max_rc 0 4 4 0}
[07/15 18:52:37     49s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:49.9 mem=2120.9M
[07/15 18:52:37     49s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:49.9 mem=2120.9M
[07/15 18:52:37     49s] Creating Lib Analyzer, finished. 
[07/15 18:52:37     49s] 
[07/15 18:52:37     49s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.7956} 
[07/15 18:52:37     49s] 
[07/15 18:52:37     49s] #optDebug: {0, 1.000}
[07/15 18:52:37     49s] ### Creating RouteCongInterface, finished
[07/15 18:52:37     49s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2159.0M, EPOCH TIME: 1721083957.161300
[07/15 18:52:37     49s] Found 0 hard placement blockage before merging.
[07/15 18:52:37     49s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2159.0M, EPOCH TIME: 1721083957.161384
[07/15 18:52:37     49s] 
[07/15 18:52:37     49s] Netlist preparation processing... 
[07/15 18:52:37     49s] Removed 0 instance
[07/15 18:52:37     49s] *info: Marking 0 isolation instances dont touch
[07/15 18:52:37     49s] *info: Marking 0 level shifter instances dont touch
[07/15 18:52:37     49s] Deleting 0 temporary hard placement blockage(s).
[07/15 18:52:37     49s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2175.0M, EPOCH TIME: 1721083957.165491
[07/15 18:52:37     49s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1219).
[07/15 18:52:37     49s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:52:37     49s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:52:37     49s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:52:37     49s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.002, MEM:2099.0M, EPOCH TIME: 1721083957.167844
[07/15 18:52:37     49s] TotalInstCnt at PhyDesignMc Destruction: 1219
[07/15 18:52:37     49s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.6155.11
[07/15 18:52:37     49s] *** SimplifyNetlist #1 [finish] (place_opt_design #2) : cpu/real = 0:00:00.8/0:00:00.8 (1.0), totSession cpu/real = 0:00:50.0/0:09:34.0 (0.1), mem = 2099.0M
[07/15 18:52:37     49s] 
[07/15 18:52:37     49s] =============================================================================================
[07/15 18:52:37     49s]  Step TAT Report : SimplifyNetlist #1 / place_opt_design #2                     21.18-s099_1
[07/15 18:52:37     49s] =============================================================================================
[07/15 18:52:37     49s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/15 18:52:37     49s] ---------------------------------------------------------------------------------------------
[07/15 18:52:37     49s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  86.0 % )     0:00:00.7 /  0:00:00.7    1.0
[07/15 18:52:37     49s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:52:37     49s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   1.9 % )     0:00:00.0 /  0:00:00.0    1.3
[07/15 18:52:37     49s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:52:37     49s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.4 % )     0:00:00.7 /  0:00:00.7    1.0
[07/15 18:52:37     49s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:52:37     49s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:52:37     49s] [ TimingUpdate           ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:52:37     49s] [ MISC                   ]          0:00:00.1  (  11.4 % )     0:00:00.1 /  0:00:00.1    1.0
[07/15 18:52:37     49s] ---------------------------------------------------------------------------------------------
[07/15 18:52:37     49s]  SimplifyNetlist #1 TOTAL           0:00:00.8  ( 100.0 % )     0:00:00.8 /  0:00:00.8    1.0
[07/15 18:52:37     49s] ---------------------------------------------------------------------------------------------
[07/15 18:52:37     49s] 
[07/15 18:52:37     50s] 
[07/15 18:52:37     50s] Active setup views:
[07/15 18:52:37     50s]  slow_functional_mode
[07/15 18:52:37     50s]   Dominating endpoints: 0
[07/15 18:52:37     50s]   Dominating TNS: -0.000
[07/15 18:52:37     50s] 
[07/15 18:52:37     50s] Deleting Lib Analyzer.
[07/15 18:52:37     50s] Begin: GigaOpt Global Optimization
[07/15 18:52:37     50s] *info: use new DP (enabled)
[07/15 18:52:37     50s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[07/15 18:52:37     50s] Info: 2 clock nets excluded from IPO operation.
[07/15 18:52:37     50s] *** GlobalOpt #1 [begin] (place_opt_design #2) : totSession cpu/real = 0:00:50.0/0:09:34.0 (0.1), mem = 2137.2M
[07/15 18:52:37     50s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.6155.12
[07/15 18:52:37     50s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[07/15 18:52:37     50s] ### Creating PhyDesignMc. totSessionCpu=0:00:50.0 mem=2137.2M
[07/15 18:52:37     50s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[07/15 18:52:37     50s] OPERPROF: Starting DPlace-Init at level 1, MEM:2137.2M, EPOCH TIME: 1721083957.201751
[07/15 18:52:37     50s] Processing tracks to init pin-track alignment.
[07/15 18:52:37     50s] z: 2, totalTracks: 1
[07/15 18:52:37     50s] z: 4, totalTracks: 1
[07/15 18:52:37     50s] z: 6, totalTracks: 1
[07/15 18:52:37     50s] #spOpts: N=180 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 18:52:37     50s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2137.2M, EPOCH TIME: 1721083957.203188
[07/15 18:52:37     50s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:52:37     50s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:52:37     50s] 
[07/15 18:52:37     50s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:52:37     50s] OPERPROF:     Starting CMU at level 3, MEM:2137.2M, EPOCH TIME: 1721083957.212286
[07/15 18:52:37     50s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2137.2M, EPOCH TIME: 1721083957.212412
[07/15 18:52:37     50s] 
[07/15 18:52:37     50s] Bad Lib Cell Checking (CMU) is done! (0)
[07/15 18:52:37     50s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:2137.2M, EPOCH TIME: 1721083957.212573
[07/15 18:52:37     50s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2137.2M, EPOCH TIME: 1721083957.212615
[07/15 18:52:37     50s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2137.2M, EPOCH TIME: 1721083957.212744
[07/15 18:52:37     50s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2137.2MB).
[07/15 18:52:37     50s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.011, MEM:2137.2M, EPOCH TIME: 1721083957.212915
[07/15 18:52:37     50s] TotalInstCnt at PhyDesignMc Initialization: 1219
[07/15 18:52:37     50s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:50.0 mem=2137.2M
[07/15 18:52:37     50s] ### Creating RouteCongInterface, started
[07/15 18:52:37     50s] 
[07/15 18:52:37     50s] Creating Lib Analyzer ...
[07/15 18:52:37     50s] Total number of usable buffers from Lib Analyzer: 9 ( BUJI3VX1 BUJI3VX0 BUJI3VX2 BUJI3VX3 BUJI3VX4 BUJI3VX6 BUJI3VX8 BUJI3VX12 BUJI3VX16)
[07/15 18:52:37     50s] Total number of usable inverters from Lib Analyzer: 9 ( INJI3VX1 INJI3VX0 INJI3VX2 INJI3VX3 INJI3VX4 INJI3VX6 INJI3VX8 INJI3VX12 INJI3VX16)
[07/15 18:52:37     50s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1JI3VX1 DLY2JI3VX1 DLY4JI3VX1 DLY8JI3VX1)
[07/15 18:52:37     50s] 
[07/15 18:52:37     50s] {RT max_rc 0 4 4 0}
[07/15 18:52:37     50s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:50.7 mem=2137.2M
[07/15 18:52:37     50s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:50.7 mem=2137.2M
[07/15 18:52:37     50s] Creating Lib Analyzer, finished. 
[07/15 18:52:37     50s] 
[07/15 18:52:37     50s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.7956} 
[07/15 18:52:37     50s] 
[07/15 18:52:37     50s] #optDebug: {0, 1.000}
[07/15 18:52:37     50s] ### Creating RouteCongInterface, finished
[07/15 18:52:38     50s] *info: 2 clock nets excluded
[07/15 18:52:38     50s] *info: 25 no-driver nets excluded.
[07/15 18:52:38     50s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2156.3M, EPOCH TIME: 1721083958.026186
[07/15 18:52:38     50s] Found 0 hard placement blockage before merging.
[07/15 18:52:38     50s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2156.3M, EPOCH TIME: 1721083958.026270
[07/15 18:52:38     50s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[07/15 18:52:38     50s] +--------+--------+---------+------------+--------+--------------------+---------+---------------------------------+
[07/15 18:52:38     50s] |  WNS   |  TNS   | Density |    Real    |  Mem   |     Worst View     |Pathgroup|            End Point            |
[07/15 18:52:38     50s] +--------+--------+---------+------------+--------+--------------------+---------+---------------------------------+
[07/15 18:52:38     50s] |   0.000|   0.000|   60.22%|   0:00:00.0| 2156.3M|slow_functional_mode|       NA| NA                              |
[07/15 18:52:38     50s] +--------+--------+---------+------------+--------+--------------------+---------+---------------------------------+
[07/15 18:52:38     50s] 
[07/15 18:52:38     50s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2156.3M) ***
[07/15 18:52:38     50s] 
[07/15 18:52:38     50s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2156.3M) ***
[07/15 18:52:38     50s] Deleting 0 temporary hard placement blockage(s).
[07/15 18:52:38     50s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[07/15 18:52:38     50s] Total-nets :: 1253, Stn-nets :: 0, ratio :: 0 %, Total-len 52371.4, Stn-len 0
[07/15 18:52:38     50s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2137.2M, EPOCH TIME: 1721083958.069732
[07/15 18:52:38     50s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1219).
[07/15 18:52:38     50s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:52:38     50s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:52:38     50s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:52:38     50s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.002, MEM:2097.2M, EPOCH TIME: 1721083958.072019
[07/15 18:52:38     50s] TotalInstCnt at PhyDesignMc Destruction: 1219
[07/15 18:52:38     50s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.6155.12
[07/15 18:52:38     50s] *** GlobalOpt #1 [finish] (place_opt_design #2) : cpu/real = 0:00:00.9/0:00:00.9 (1.0), totSession cpu/real = 0:00:50.9/0:09:34.9 (0.1), mem = 2097.2M
[07/15 18:52:38     50s] 
[07/15 18:52:38     50s] =============================================================================================
[07/15 18:52:38     50s]  Step TAT Report : GlobalOpt #1 / place_opt_design #2                           21.18-s099_1
[07/15 18:52:38     50s] =============================================================================================
[07/15 18:52:38     50s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/15 18:52:38     50s] ---------------------------------------------------------------------------------------------
[07/15 18:52:38     50s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:52:38     50s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  80.6 % )     0:00:00.7 /  0:00:00.7    1.0
[07/15 18:52:38     50s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:52:38     50s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   1.7 % )     0:00:00.0 /  0:00:00.0    1.3
[07/15 18:52:38     50s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:52:38     50s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.4 % )     0:00:00.7 /  0:00:00.7    1.0
[07/15 18:52:38     50s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:52:38     50s] [ TransformInit          ]      1   0:00:00.1  (  11.9 % )     0:00:00.1 /  0:00:00.1    1.1
[07/15 18:52:38     50s] [ MISC                   ]          0:00:00.0  (   4.4 % )     0:00:00.0 /  0:00:00.0    1.0
[07/15 18:52:38     50s] ---------------------------------------------------------------------------------------------
[07/15 18:52:38     50s]  GlobalOpt #1 TOTAL                 0:00:00.9  ( 100.0 % )     0:00:00.9 /  0:00:00.9    1.0
[07/15 18:52:38     50s] ---------------------------------------------------------------------------------------------
[07/15 18:52:38     50s] 
[07/15 18:52:38     50s] End: GigaOpt Global Optimization
[07/15 18:52:38     50s] *** Timing Is met
[07/15 18:52:38     50s] *** Check timing (0:00:00.0)
[07/15 18:52:38     50s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[07/15 18:52:38     50s] Deleting Lib Analyzer.
[07/15 18:52:38     50s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -force -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[07/15 18:52:38     50s] Info: 2 clock nets excluded from IPO operation.
[07/15 18:52:38     50s] ### Creating LA Mngr. totSessionCpu=0:00:50.9 mem=2097.2M
[07/15 18:52:38     50s] ### Creating LA Mngr, finished. totSessionCpu=0:00:50.9 mem=2097.2M
[07/15 18:52:38     50s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[07/15 18:52:38     50s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[07/15 18:52:38     50s] ### Creating PhyDesignMc. totSessionCpu=0:00:50.9 mem=2154.4M
[07/15 18:52:38     50s] OPERPROF: Starting DPlace-Init at level 1, MEM:2154.4M, EPOCH TIME: 1721083958.083528
[07/15 18:52:38     50s] Processing tracks to init pin-track alignment.
[07/15 18:52:38     50s] z: 2, totalTracks: 1
[07/15 18:52:38     50s] z: 4, totalTracks: 1
[07/15 18:52:38     50s] z: 6, totalTracks: 1
[07/15 18:52:38     50s] #spOpts: N=180 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 18:52:38     50s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2154.4M, EPOCH TIME: 1721083958.084771
[07/15 18:52:38     50s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:52:38     50s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:52:38     50s] 
[07/15 18:52:38     50s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:52:38     50s] OPERPROF:     Starting CMU at level 3, MEM:2154.4M, EPOCH TIME: 1721083958.093780
[07/15 18:52:38     50s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2154.4M, EPOCH TIME: 1721083958.093890
[07/15 18:52:38     50s] 
[07/15 18:52:38     50s] Bad Lib Cell Checking (CMU) is done! (0)
[07/15 18:52:38     50s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:2154.4M, EPOCH TIME: 1721083958.094056
[07/15 18:52:38     50s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2154.4M, EPOCH TIME: 1721083958.094101
[07/15 18:52:38     50s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2154.4M, EPOCH TIME: 1721083958.094220
[07/15 18:52:38     50s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2154.4MB).
[07/15 18:52:38     50s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.011, MEM:2154.4M, EPOCH TIME: 1721083958.094403
[07/15 18:52:38     50s] TotalInstCnt at PhyDesignMc Initialization: 1219
[07/15 18:52:38     50s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:50.9 mem=2154.4M
[07/15 18:52:38     50s] Begin: Area Reclaim Optimization
[07/15 18:52:38     50s] *** AreaOpt #1 [begin] (place_opt_design #2) : totSession cpu/real = 0:00:50.9/0:09:34.9 (0.1), mem = 2154.4M
[07/15 18:52:38     50s] 
[07/15 18:52:38     50s] Creating Lib Analyzer ...
[07/15 18:52:38     50s] Total number of usable buffers from Lib Analyzer: 9 ( BUJI3VX1 BUJI3VX0 BUJI3VX2 BUJI3VX3 BUJI3VX4 BUJI3VX6 BUJI3VX8 BUJI3VX12 BUJI3VX16)
[07/15 18:52:38     50s] Total number of usable inverters from Lib Analyzer: 9 ( INJI3VX1 INJI3VX0 INJI3VX2 INJI3VX3 INJI3VX4 INJI3VX6 INJI3VX8 INJI3VX12 INJI3VX16)
[07/15 18:52:38     50s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1JI3VX1 DLY2JI3VX1 DLY4JI3VX1 DLY8JI3VX1)
[07/15 18:52:38     50s] 
[07/15 18:52:38     50s] {RT max_rc 0 4 4 0}
[07/15 18:52:38     51s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:51.5 mem=2156.4M
[07/15 18:52:38     51s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:51.5 mem=2156.4M
[07/15 18:52:38     51s] Creating Lib Analyzer, finished. 
[07/15 18:52:38     51s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.6155.13
[07/15 18:52:38     51s] ### Creating RouteCongInterface, started
[07/15 18:52:38     51s] 
[07/15 18:52:38     51s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.7956} 
[07/15 18:52:38     51s] 
[07/15 18:52:38     51s] #optDebug: {0, 1.000}
[07/15 18:52:38     51s] ### Creating RouteCongInterface, finished
[07/15 18:52:38     51s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2156.4M, EPOCH TIME: 1721083958.805012
[07/15 18:52:38     51s] Found 0 hard placement blockage before merging.
[07/15 18:52:38     51s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2156.4M, EPOCH TIME: 1721083958.805093
[07/15 18:52:38     51s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 60.22
[07/15 18:52:38     51s] +---------+---------+--------+--------+------------+--------+
[07/15 18:52:38     51s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[07/15 18:52:38     51s] +---------+---------+--------+--------+------------+--------+
[07/15 18:52:38     51s] |   60.22%|        -|   0.000|   0.000|   0:00:00.0| 2156.4M|
[07/15 18:52:38     51s] |   60.22%|        0|   0.000|   0.000|   0:00:00.0| 2156.4M|
[07/15 18:52:38     51s] #optDebug: <stH: 4.4800 MiSeL: 74.5950>
[07/15 18:52:38     51s] |   60.22%|        0|   0.000|   0.000|   0:00:00.0| 2156.4M|
[07/15 18:52:38     51s] |   60.22%|        0|   0.000|   0.000|   0:00:00.0| 2156.4M|
[07/15 18:52:38     51s] |   60.22%|        0|   0.000|   0.000|   0:00:00.0| 2156.4M|
[07/15 18:52:38     51s] #optDebug: <stH: 4.4800 MiSeL: 74.5950>
[07/15 18:52:38     51s] |   60.22%|        0|   0.000|   0.000|   0:00:00.0| 2156.4M|
[07/15 18:52:38     51s] +---------+---------+--------+--------+------------+--------+
[07/15 18:52:38     51s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 60.22
[07/15 18:52:38     51s] 
[07/15 18:52:38     51s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[07/15 18:52:38     51s] --------------------------------------------------------------
[07/15 18:52:38     51s] |                                   | Total     | Sequential |
[07/15 18:52:38     51s] --------------------------------------------------------------
[07/15 18:52:38     51s] | Num insts resized                 |       0  |       0    |
[07/15 18:52:38     51s] | Num insts undone                  |       0  |       0    |
[07/15 18:52:38     51s] | Num insts Downsized               |       0  |       0    |
[07/15 18:52:38     51s] | Num insts Samesized               |       0  |       0    |
[07/15 18:52:38     51s] | Num insts Upsized                 |       0  |       0    |
[07/15 18:52:38     51s] | Num multiple commits+uncommits    |       0  |       -    |
[07/15 18:52:38     51s] --------------------------------------------------------------
[07/15 18:52:38     51s] 
[07/15 18:52:38     51s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[07/15 18:52:38     51s] End: Core Area Reclaim Optimization (cpu = 0:00:00.8) (real = 0:00:00.0) **
[07/15 18:52:38     51s] Deleting 0 temporary hard placement blockage(s).
[07/15 18:52:38     51s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.6155.13
[07/15 18:52:38     51s] *** AreaOpt #1 [finish] (place_opt_design #2) : cpu/real = 0:00:00.8/0:00:00.8 (1.0), totSession cpu/real = 0:00:51.7/0:09:35.7 (0.1), mem = 2156.4M
[07/15 18:52:38     51s] 
[07/15 18:52:38     51s] =============================================================================================
[07/15 18:52:38     51s]  Step TAT Report : AreaOpt #1 / place_opt_design #2                             21.18-s099_1
[07/15 18:52:38     51s] =============================================================================================
[07/15 18:52:38     51s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/15 18:52:38     51s] ---------------------------------------------------------------------------------------------
[07/15 18:52:38     51s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:52:38     51s] [ LibAnalyzerInit        ]      1   0:00:00.6  (  78.4 % )     0:00:00.6 /  0:00:00.6    1.0
[07/15 18:52:38     51s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:52:38     51s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:52:38     51s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:52:38     51s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:52:38     51s] [ OptimizationStep       ]      1   0:00:00.0  (   1.3 % )     0:00:00.1 /  0:00:00.1    1.0
[07/15 18:52:38     51s] [ OptSingleIteration     ]      5   0:00:00.0  (   1.3 % )     0:00:00.1 /  0:00:00.1    1.2
[07/15 18:52:38     51s] [ OptGetWeight           ]     51   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:52:38     51s] [ OptEval                ]     51   0:00:00.1  (   7.7 % )     0:00:00.1 /  0:00:00.1    1.0
[07/15 18:52:38     51s] [ OptCommit              ]     51   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:52:38     51s] [ PostCommitDelayUpdate  ]     51   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:52:38     51s] [ MISC                   ]          0:00:00.1  (   9.4 % )     0:00:00.1 /  0:00:00.1    0.9
[07/15 18:52:38     51s] ---------------------------------------------------------------------------------------------
[07/15 18:52:38     51s]  AreaOpt #1 TOTAL                   0:00:00.8  ( 100.0 % )     0:00:00.8 /  0:00:00.8    1.0
[07/15 18:52:38     51s] ---------------------------------------------------------------------------------------------
[07/15 18:52:38     51s] 
[07/15 18:52:38     51s] Executing incremental physical updates
[07/15 18:52:38     51s] Executing incremental physical updates
[07/15 18:52:38     51s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2137.3M, EPOCH TIME: 1721083958.901099
[07/15 18:52:38     51s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1219).
[07/15 18:52:38     51s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:52:38     51s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:52:38     51s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:52:38     51s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.002, MEM:2099.3M, EPOCH TIME: 1721083958.903203
[07/15 18:52:38     51s] TotalInstCnt at PhyDesignMc Destruction: 1219
[07/15 18:52:38     51s] End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:00, mem=2099.34M, totSessionCpu=0:00:52).
[07/15 18:52:38     51s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2099.3M, EPOCH TIME: 1721083958.917486
[07/15 18:52:38     51s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:52:38     51s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:52:38     51s] 
[07/15 18:52:38     51s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:52:38     51s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.009, MEM:2099.3M, EPOCH TIME: 1721083958.926707
[07/15 18:52:38     51s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:52:38     51s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:52:38     51s] **INFO: Flow update: Design is easy to close.
[07/15 18:52:38     51s] *** IncrReplace #1 [begin] (place_opt_design #2) : totSession cpu/real = 0:00:51.7/0:09:35.7 (0.1), mem = 2099.3M
[07/15 18:52:38     51s] 
[07/15 18:52:38     51s] *** Start incrementalPlace ***
[07/15 18:52:38     51s] User Input Parameters:
[07/15 18:52:38     51s] - Congestion Driven    : On
[07/15 18:52:38     51s] - Timing Driven        : On
[07/15 18:52:38     51s] - Area-Violation Based : On
[07/15 18:52:38     51s] - Start Rollback Level : -5
[07/15 18:52:38     51s] - Legalized            : On
[07/15 18:52:38     51s] - Window Based         : Off
[07/15 18:52:38     51s] - eDen incr mode       : Off
[07/15 18:52:38     51s] - Small incr mode      : Off
[07/15 18:52:38     51s] 
[07/15 18:52:38     51s] no activity file in design. spp won't run.
[07/15 18:52:38     51s] Effort level <high> specified for reg2reg path_group
[07/15 18:52:38     51s] No Views given, use default active views for adaptive view pruning
[07/15 18:52:38     51s] SKP will enable view:
[07/15 18:52:38     51s]   slow_functional_mode
[07/15 18:52:38     51s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:2101.3M, EPOCH TIME: 1721083958.972465
[07/15 18:52:38     51s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.000, REAL:0.001, MEM:2101.3M, EPOCH TIME: 1721083958.973625
[07/15 18:52:38     51s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2101.3M, EPOCH TIME: 1721083958.973696
[07/15 18:52:38     51s] Starting Early Global Route congestion estimation: mem = 2101.3M
[07/15 18:52:38     51s] (I)      ============================ Layers =============================
[07/15 18:52:38     51s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 18:52:38     51s] (I)      | DB# |  ID |                 Name |      Type | #Masks | Extra |
[07/15 18:52:38     51s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 18:52:38     51s] (I)      |  33 |   0 |                 CONT |       cut |      1 |       |
[07/15 18:52:38     51s] (I)      |   1 |   1 |                 MET1 |      wire |      1 |       |
[07/15 18:52:38     51s] (I)      |  34 |   1 |                 VIA1 |       cut |      1 |       |
[07/15 18:52:38     51s] (I)      |   2 |   2 |                 MET2 |      wire |      1 |       |
[07/15 18:52:38     51s] (I)      |  35 |   2 |                 VIA2 |       cut |      1 |       |
[07/15 18:52:38     51s] (I)      |   3 |   3 |                 MET3 |      wire |      1 |       |
[07/15 18:52:38     51s] (I)      |  36 |   3 |                 VIA3 |       cut |      1 |       |
[07/15 18:52:38     51s] (I)      |   4 |   4 |                 MET4 |      wire |      1 |       |
[07/15 18:52:38     51s] (I)      |  37 |   4 |                VIATP |       cut |      1 |       |
[07/15 18:52:38     51s] (I)      |   5 |   5 |                METTP |      wire |      1 |       |
[07/15 18:52:38     51s] (I)      |  38 |   5 |               VIATPL |       cut |      1 |       |
[07/15 18:52:38     51s] (I)      |   6 |   6 |               METTPL |      wire |      1 |       |
[07/15 18:52:38     51s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 18:52:38     51s] (I)      |  64 |  64 |              OVERLAP |   overlap |        |       |
[07/15 18:52:38     51s] (I)      |  65 |  65 |                 PIMP |   implant |        |       |
[07/15 18:52:38     51s] (I)      |  66 |  66 |                 NIMP |   implant |        |       |
[07/15 18:52:38     51s] (I)      |  67 |  67 |                NWELL |     other |        |    MS |
[07/15 18:52:38     51s] (I)      |  68 |  68 |                 DIFF | diffusion |        |    MS |
[07/15 18:52:38     51s] (I)      |   0 |   0 |                POLY1 |     other |        |    MS |
[07/15 18:52:38     51s] (I)      |  69 |  69 |               LOCKED |     other |        |       |
[07/15 18:52:38     51s] (I)      |  70 |  70 |              LOCKED1 |     other |        |       |
[07/15 18:52:38     51s] (I)      |  71 |  71 |              LOCKED2 |     other |        |       |
[07/15 18:52:38     51s] (I)      |  72 |  72 |              LOCKED3 |     other |        |       |
[07/15 18:52:38     51s] (I)      |  73 |  73 |              LOCKED4 |     other |        |       |
[07/15 18:52:38     51s] (I)      |  74 |  74 |                   MV |     other |        |    MS |
[07/15 18:52:38     51s] (I)      |  75 |  75 |                PWELL |     other |        |    MS |
[07/15 18:52:38     51s] (I)      |  76 |  76 |                  PAD |     other |        |    MS |
[07/15 18:52:38     51s] (I)      |  77 |  77 |                 VIA4 |     other |        |    MS |
[07/15 18:52:38     51s] (I)      |  78 |  78 |                 SBLK |     other |        |    MS |
[07/15 18:52:38     51s] (I)      |  79 |  79 |                NOPIM |     other |        |    MS |
[07/15 18:52:38     51s] (I)      |  80 |  80 |                 CAPM |     other |        |    MS |
[07/15 18:52:38     51s] (I)      |  81 |  81 |                 MET5 |     other |        |    MS |
[07/15 18:52:38     51s] (I)      |  82 |  82 |                  LDP |     other |        |    MS |
[07/15 18:52:38     51s] (I)      |  83 |  83 |                NODRC |     other |        |    MS |
[07/15 18:52:38     51s] (I)      |  84 |  84 |               DIODEF |     other |        |    MS |
[07/15 18:52:38     51s] (I)      |  85 |  85 |                  ESD |     other |        |    MS |
[07/15 18:52:38     51s] (I)      |  86 |  86 |                  LDN |     other |        |    MS |
[07/15 18:52:38     51s] (I)      |  87 |  87 |                   CF |     other |        |    MS |
[07/15 18:52:38     51s] (I)      |  88 |  88 |                 HRES |     other |        |    MS |
[07/15 18:52:38     51s] (I)      |  89 |  89 |                  ALN |     other |        |    MS |
[07/15 18:52:38     51s] (I)      |  90 |  90 |               DNWELL |     other |        |    MS |
[07/15 18:52:38     51s] (I)      |  91 |  91 |                 IOID |     other |        |    MS |
[07/15 18:52:38     51s] (I)      |  92 |  92 |                 MRES |     other |        |    MS |
[07/15 18:52:38     51s] (I)      |  93 |  93 |                  NW1 |     other |        |    MS |
[07/15 18:52:38     51s] (I)      |  94 |  94 |                  PW1 |     other |        |    MS |
[07/15 18:52:38     51s] (I)      |  95 |  95 |                  NW2 |     other |        |    MS |
[07/15 18:52:38     51s] (I)      |  96 |  96 |                  PW2 |     other |        |    MS |
[07/15 18:52:38     51s] (I)      |  97 |  97 |               BLKALL |     other |        |    MS |
[07/15 18:52:38     51s] (I)      |  98 |  98 |               BIPDEF |     other |        |    MS |
[07/15 18:52:38     51s] (I)      |  99 |  99 |                 NIFE |     other |        |    MS |
[07/15 18:52:38     51s] (I)      | 100 | 100 |               SUBCUT |     other |        |    MS |
[07/15 18:52:38     51s] (I)      | 101 | 101 |               FAMARK |     other |        |    MS |
[07/15 18:52:38     51s] (I)      | 102 | 102 |               RESDEF |     other |        |    MS |
[07/15 18:52:38     51s] (I)      | 103 | 103 |               CAPDEF |     other |        |    MS |
[07/15 18:52:38     51s] (I)      | 104 | 104 |               INDDEF |     other |        |    MS |
[07/15 18:52:38     51s] (I)      | 105 | 105 |                  RAC |     other |        |    MS |
[07/15 18:52:38     51s] (I)      | 106 | 106 |                XFLAY |     other |        |    MS |
[07/15 18:52:38     51s] (I)      | 107 | 107 |                HVGOX |     other |        |    MS |
[07/15 18:52:38     51s] (I)      | 108 | 108 |              HVPWELL |     other |        |    MS |
[07/15 18:52:38     51s] (I)      | 109 | 109 |              HVNWELL |     other |        |    MS |
[07/15 18:52:38     51s] (I)      | 110 | 110 |                  SOI |     other |        |    MS |
[07/15 18:52:38     51s] (I)      | 111 | 111 |                  PDD |     other |        |    MS |
[07/15 18:52:38     51s] (I)      | 112 | 112 |                  SCI |     other |        |    MS |
[07/15 18:52:38     51s] (I)      | 113 | 113 |                  SSD |     other |        |    MS |
[07/15 18:52:38     51s] (I)      | 114 | 114 |                 DEPL |     other |        |    MS |
[07/15 18:52:38     51s] (I)      | 115 | 115 |                  LPM |     other |        |    MS |
[07/15 18:52:38     51s] (I)      | 116 | 116 |                  LNM |     other |        |    MS |
[07/15 18:52:38     51s] (I)      | 117 | 117 |                ISOPW |     other |        |    MS |
[07/15 18:52:38     51s] (I)      | 118 | 118 |                  SOC |     other |        |    MS |
[07/15 18:52:38     51s] (I)      | 119 | 119 |                 DMOS |     other |        |    MS |
[07/15 18:52:38     51s] (I)      | 120 | 120 |               DEVLBL |     other |        |    MS |
[07/15 18:52:38     51s] (I)      | 121 | 121 |             DNWELLMV |     other |        |    MS |
[07/15 18:52:38     51s] (I)      | 122 | 122 |                PWBLK |     other |        |    MS |
[07/15 18:52:38     51s] (I)      | 123 | 123 |               PHODEF |     other |        |    MS |
[07/15 18:52:38     51s] (I)      | 124 | 124 |                  LNO |     other |        |    MS |
[07/15 18:52:38     51s] (I)      | 125 | 125 |                 VIA5 |     other |        |    MS |
[07/15 18:52:38     51s] (I)      | 126 | 126 |                 MET6 |     other |        |    MS |
[07/15 18:52:38     51s] (I)      | 127 | 127 |               HVDEPL |     other |        |    MS |
[07/15 18:52:38     51s] (I)      | 128 | 128 |              CAPM23F |     other |        |    MS |
[07/15 18:52:38     51s] (I)      | 129 | 129 |             CAPMH23F |     other |        |    MS |
[07/15 18:52:38     51s] (I)      | 130 | 130 |              CAPM34F |     other |        |    MS |
[07/15 18:52:38     51s] (I)      | 131 | 131 |             CAPMH34F |     other |        |    MS |
[07/15 18:52:38     51s] (I)      | 132 | 132 |              CAPM45F |     other |        |    MS |
[07/15 18:52:38     51s] (I)      | 133 | 133 |             CAPMH45F |     other |        |    MS |
[07/15 18:52:38     51s] (I)      | 134 | 134 |              CAPM56F |     other |        |    MS |
[07/15 18:52:38     51s] (I)      | 135 | 135 |             CAPMH56F |     other |        |    MS |
[07/15 18:52:38     51s] (I)      | 136 | 136 |                CAPM2 |     other |        |    MS |
[07/15 18:52:38     51s] (I)      | 137 | 137 |                CAPM3 |     other |        |    MS |
[07/15 18:52:38     51s] (I)      | 138 | 138 |                  DNC |     other |        |    MS |
[07/15 18:52:38     51s] (I)      | 139 | 139 |                  DPC |     other |        |    MS |
[07/15 18:52:38     51s] (I)      | 140 | 140 |                LNDEV |     other |        |    MS |
[07/15 18:52:38     51s] (I)      | 141 | 141 |                  HNW |     other |        |    MS |
[07/15 18:52:38     51s] (I)      | 142 | 142 |                  NDF |     other |        |    MS |
[07/15 18:52:38     51s] (I)      | 143 | 143 |                  PDF |     other |        |    MS |
[07/15 18:52:38     51s] (I)      | 144 | 144 |                  DTI |     other |        |    MS |
[07/15 18:52:38     51s] (I)      | 145 | 145 |                UVWIN |     other |        |    MS |
[07/15 18:52:38     51s] (I)      | 146 | 146 |               ANODOP |     other |        |    MS |
[07/15 18:52:38     51s] (I)      | 147 | 147 |               CATDOP |     other |        |    MS |
[07/15 18:52:38     51s] (I)      | 148 | 148 |                  AML |     other |        |    MS |
[07/15 18:52:38     51s] (I)      | 149 | 149 |                BNIMP |     other |        |    MS |
[07/15 18:52:38     51s] (I)      | 150 | 150 |                  LPW |     other |        |    MS |
[07/15 18:52:38     51s] (I)      | 151 | 151 |                  LNW |     other |        |    MS |
[07/15 18:52:38     51s] (I)      | 152 | 152 |                   BP |     other |        |    MS |
[07/15 18:52:38     51s] (I)      | 153 | 153 |                CAPMH |     other |        |    MS |
[07/15 18:52:38     51s] (I)      | 154 | 154 |               CAPMH2 |     other |        |    MS |
[07/15 18:52:38     51s] (I)      | 155 | 155 |               CAPMH3 |     other |        |    MS |
[07/15 18:52:38     51s] (I)      | 156 | 156 |               LDDBLK |     other |        |    MS |
[07/15 18:52:38     51s] (I)      | 157 | 157 |                  STI |     other |        |    MS |
[07/15 18:52:38     51s] (I)      | 158 | 158 |                  LVT |     other |        |    MS |
[07/15 18:52:38     51s] (I)      | 159 | 159 |               NWELL3 |     other |        |    MS |
[07/15 18:52:38     51s] (I)      | 160 | 160 |               PWELL3 |     other |        |    MS |
[07/15 18:52:38     51s] (I)      | 161 | 161 |                ngate |     other |        |    MS |
[07/15 18:52:38     51s] (I)      | 162 | 162 |                pgate |     other |        |    MS |
[07/15 18:52:38     51s] (I)      | 163 | 163 |                  sub |     other |        |    MS |
[07/15 18:52:38     51s] (I)      | 164 | 164 |              polyres |     other |        |    MS |
[07/15 18:52:38     51s] (I)      | 165 | 165 |               allres |     other |        |    MS |
[07/15 18:52:38     51s] (I)      | 166 | 166 |                  nsd |     other |        |    MS |
[07/15 18:52:38     51s] (I)      | 167 | 167 |                  psd |     other |        |    MS |
[07/15 18:52:38     51s] (I)      | 168 | 168 |               SUBEXT |     other |        |    MS |
[07/15 18:52:38     51s] (I)      | 169 | 169 |               SUBDEV |     other |        |    MS |
[07/15 18:52:38     51s] (I)      | 170 | 170 |                NGIMP |     other |        |    MS |
[07/15 18:52:38     51s] (I)      | 171 | 171 |                  ULN |     other |        |    MS |
[07/15 18:52:38     51s] (I)      | 172 | 172 |                 PPLN |     other |        |    MS |
[07/15 18:52:38     51s] (I)      | 173 | 173 |                 NNLN |     other |        |    MS |
[07/15 18:52:38     51s] (I)      | 174 | 174 |                 NWLN |     other |        |    MS |
[07/15 18:52:38     51s] (I)      | 175 | 175 |                 PWLN |     other |        |    MS |
[07/15 18:52:38     51s] (I)      | 176 | 176 |               NWELL5 |     other |        |    MS |
[07/15 18:52:38     51s] (I)      | 177 | 177 |               PWELL5 |     other |        |    MS |
[07/15 18:52:38     51s] (I)      | 178 | 178 |                  SVT |     other |        |    MS |
[07/15 18:52:38     51s] (I)      | 179 | 179 |               CORNER |     other |        |    MS |
[07/15 18:52:38     51s] (I)      | 180 | 180 |               PIMIDE |     other |        |    MS |
[07/15 18:52:38     51s] (I)      | 181 | 181 |                 EMIR |     other |        |    MS |
[07/15 18:52:38     51s] (I)      | 182 | 182 |             DONOTUSE |     other |        |    MS |
[07/15 18:52:38     51s] (I)      | 183 | 183 |          LOCKED_slot |     other |        |       |
[07/15 18:52:38     51s] (I)      | 184 | 184 |         LOCKED1_slot |     other |        |       |
[07/15 18:52:38     51s] (I)      | 185 | 185 |         LOCKED2_slot |     other |        |       |
[07/15 18:52:38     51s] (I)      | 186 | 186 |         LOCKED3_slot |     other |        |       |
[07/15 18:52:38     51s] (I)      | 187 | 187 |         LOCKED4_slot |     other |        |       |
[07/15 18:52:38     51s] (I)      | 188 | 188 |           POLY1_slot |     other |        |       |
[07/15 18:52:38     51s] (I)      | 189 | 189 |            MET1_slot |     other |        |       |
[07/15 18:52:38     51s] (I)      | 190 | 190 |            VIA1_slot |     other |        |       |
[07/15 18:52:38     51s] (I)      | 191 | 191 |            MET2_slot |     other |        |       |
[07/15 18:52:38     51s] (I)      | 192 | 192 |            VIA2_slot |     other |        |       |
[07/15 18:52:38     51s] (I)      | 193 | 193 |            MET3_slot |     other |        |       |
[07/15 18:52:38     51s] (I)      | 194 | 194 |            VIA3_slot |     other |        |       |
[07/15 18:52:38     51s] (I)      | 195 | 195 |            MET4_slot |     other |        |       |
[07/15 18:52:38     51s] (I)      | 196 | 196 |           VIATP_slot |     other |        |       |
[07/15 18:52:38     51s] (I)      | 197 | 197 |           METTP_slot |     other |        |       |
[07/15 18:52:38     51s] (I)      | 198 | 198 |          VIATPL_slot |     other |        |       |
[07/15 18:52:38     51s] (I)      | 199 | 199 |          METTPL_slot |     other |        |       |
[07/15 18:52:38     51s] (I)      | 200 | 200 |             Unrouted |     other |        |       |
[07/15 18:52:38     51s] (I)      | 201 | 201 |             Canplace |     other |        |       |
[07/15 18:52:38     51s] (I)      | 202 | 202 |         Cannotoccupy |     other |        |       |
[07/15 18:52:38     51s] (I)      | 203 | 203 |                Group |     other |        |       |
[07/15 18:52:38     51s] (I)      | 204 | 204 |                  Row |     other |        |       |
[07/15 18:52:38     51s] (I)      | 205 | 205 |               marker |     other |        |       |
[07/15 18:52:38     51s] (I)      | 206 | 206 |         changedLayer |     other |        |       |
[07/15 18:52:38     51s] (I)      | 207 | 207 |           designFlow |     other |        |       |
[07/15 18:52:38     51s] (I)      | 208 | 208 |                unset |     other |        |       |
[07/15 18:52:38     51s] (I)      | 209 | 209 |              unknown |     other |        |       |
[07/15 18:52:38     51s] (I)      | 210 | 210 |               supply |     other |        |       |
[07/15 18:52:38     51s] (I)      | 211 | 211 |                spike |     other |        |       |
[07/15 18:52:38     51s] (I)      | 212 | 212 |               resist |     other |        |       |
[07/15 18:52:38     51s] (I)      | 213 | 213 |                  hiz |     other |        |       |
[07/15 18:52:38     51s] (I)      | 214 | 214 |                drive |     other |        |       |
[07/15 18:52:38     51s] (I)      | 215 | 215 |               select |     other |        |       |
[07/15 18:52:38     51s] (I)      | 216 | 216 |               hilite |     other |        |       |
[07/15 18:52:38     51s] (I)      | 217 | 217 |                   y9 |     other |        |       |
[07/15 18:52:38     51s] (I)      | 218 | 218 |                   y8 |     other |        |       |
[07/15 18:52:38     51s] (I)      | 219 | 219 |                   y7 |     other |        |       |
[07/15 18:52:38     51s] (I)      | 220 | 220 |                   y6 |     other |        |       |
[07/15 18:52:38     51s] (I)      | 221 | 221 |                   y5 |     other |        |       |
[07/15 18:52:38     51s] (I)      | 222 | 222 |                   y4 |     other |        |       |
[07/15 18:52:38     51s] (I)      | 223 | 223 |                   y3 |     other |        |       |
[07/15 18:52:38     51s] (I)      | 224 | 224 |                   y2 |     other |        |       |
[07/15 18:52:38     51s] (I)      | 225 | 225 |                   y1 |     other |        |       |
[07/15 18:52:38     51s] (I)      | 226 | 226 |                   y0 |     other |        |       |
[07/15 18:52:38     51s] (I)      | 227 | 227 |              stretch |     other |        |       |
[07/15 18:52:38     51s] (I)      | 228 | 228 |                 snap |     other |        |       |
[07/15 18:52:38     51s] (I)      | 229 | 229 |            edgeLayer |     other |        |       |
[07/15 18:52:38     51s] (I)      | 230 | 230 |                 axis |     other |        |       |
[07/15 18:52:38     51s] (I)      | 231 | 231 |                  pin |     other |        |       |
[07/15 18:52:38     51s] (I)      | 232 | 232 |                 wire |     other |        |       |
[07/15 18:52:38     51s] (I)      | 233 | 233 |               device |     other |        |       |
[07/15 18:52:38     51s] (I)      | 234 | 234 |               border |     other |        |       |
[07/15 18:52:38     51s] (I)      | 235 | 235 |                 text |     other |        |       |
[07/15 18:52:38     51s] (I)      | 236 | 236 |            softFence |     other |        |       |
[07/15 18:52:38     51s] (I)      | 237 | 237 |            hardFence |     other |        |       |
[07/15 18:52:38     51s] (I)      | 238 | 238 |                align |     other |        |       |
[07/15 18:52:38     51s] (I)      | 239 | 239 |           prBoundary |     other |        |       |
[07/15 18:52:38     51s] (I)      | 240 | 240 |             instance |     other |        |       |
[07/15 18:52:38     51s] (I)      | 241 | 241 |             annotate |     other |        |       |
[07/15 18:52:38     51s] (I)      | 242 | 242 |                 grid |     other |        |       |
[07/15 18:52:38     51s] (I)      | 243 | 243 |           background |     other |        |       |
[07/15 18:52:38     51s] (I)      | 244 | 244 |            substrate |     other |        |       |
[07/15 18:52:38     51s] (I)      | 245 | 245 |     solderMaskBottom |     other |        |       |
[07/15 18:52:38     51s] (I)      | 246 | 246 |    beginGenericLayer |     other |        |       |
[07/15 18:52:38     51s] (I)      | 247 | 247 | internalGenericLayer |     other |        |       |
[07/15 18:52:38     51s] (I)      | 248 | 248 |      endGenericLayer |     other |        |       |
[07/15 18:52:38     51s] (I)      | 249 | 249 |        solderMaskTop |     other |        |       |
[07/15 18:52:38     51s] (I)      | 250 | 250 |                drill |     other |        |       |
[07/15 18:52:38     51s] (I)      | 251 | 251 |             wirebond |     other |        |       |
[07/15 18:52:38     51s] (I)      | 252 | 252 |  wirebondFingerGuide |     other |        |       |
[07/15 18:52:38     51s] (I)      | 253 | 253 |     assemblyBoundary |     other |        |       |
[07/15 18:52:38     51s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 18:52:38     51s] (I)      Started Import and model ( Curr Mem: 2101.34 MB )
[07/15 18:52:38     51s] (I)      Default pattern map key = aska_dig_default.
[07/15 18:52:38     51s] (I)      == Non-default Options ==
[07/15 18:52:38     51s] (I)      Maximum routing layer                              : 4
[07/15 18:52:38     51s] (I)      Number of threads                                  : 1
[07/15 18:52:38     51s] (I)      Use non-blocking free Dbs wires                    : false
[07/15 18:52:38     51s] (I)      Method to set GCell size                           : row
[07/15 18:52:38     51s] (I)      Counted 402 PG shapes. We will not process PG shapes layer by layer.
[07/15 18:52:38     51s] (I)      Use row-based GCell size
[07/15 18:52:38     51s] (I)      Use row-based GCell align
[07/15 18:52:38     51s] (I)      layer 0 area = 202000
[07/15 18:52:38     51s] (I)      layer 1 area = 202000
[07/15 18:52:38     51s] (I)      layer 2 area = 202000
[07/15 18:52:38     51s] (I)      layer 3 area = 202000
[07/15 18:52:38     51s] (I)      GCell unit size   : 4480
[07/15 18:52:38     51s] (I)      GCell multiplier  : 1
[07/15 18:52:38     51s] (I)      GCell row height  : 4480
[07/15 18:52:38     51s] (I)      Actual row height : 4480
[07/15 18:52:38     51s] (I)      GCell align ref   : 20160 20160
[07/15 18:52:38     51s] [NR-eGR] Track table information for default rule: 
[07/15 18:52:38     51s] [NR-eGR] MET1 has single uniform track structure
[07/15 18:52:38     51s] [NR-eGR] MET2 has single uniform track structure
[07/15 18:52:38     51s] [NR-eGR] MET3 has single uniform track structure
[07/15 18:52:38     51s] [NR-eGR] MET4 has single uniform track structure
[07/15 18:52:38     51s] [NR-eGR] METTP has single uniform track structure
[07/15 18:52:38     51s] [NR-eGR] METTPL has single uniform track structure
[07/15 18:52:38     51s] (I)      ================= Default via ==================
[07/15 18:52:38     51s] (I)      +---+--------------------+---------------------+
[07/15 18:52:38     51s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut     |
[07/15 18:52:38     51s] (I)      +---+--------------------+---------------------+
[07/15 18:52:38     51s] (I)      | 1 |    2  VIA1_Y_so    |   32  VIA1_CV1_hd   |
[07/15 18:52:38     51s] (I)      | 2 |   38  VIA2_so      |   61  VIA2_CV1_so   |
[07/15 18:52:38     51s] (I)      | 3 |   74  VIA3_so      |   93  VIA3_CH2_so   |
[07/15 18:52:38     51s] (I)      | 4 |  117  VIATPne_Y_so |  132  VIATP_CH2s_so |
[07/15 18:52:38     51s] (I)      | 5 |  145  VIATPL_so    |  150  VIATPL_CV_so  |
[07/15 18:52:38     51s] (I)      +---+--------------------+---------------------+
[07/15 18:52:38     51s] [NR-eGR] Read 260 PG shapes
[07/15 18:52:38     51s] [NR-eGR] Read 0 clock shapes
[07/15 18:52:38     51s] [NR-eGR] Read 0 other shapes
[07/15 18:52:38     51s] [NR-eGR] #Routing Blockages  : 0
[07/15 18:52:38     51s] [NR-eGR] #Instance Blockages : 0
[07/15 18:52:38     51s] [NR-eGR] #PG Blockages       : 260
[07/15 18:52:38     51s] [NR-eGR] #Halo Blockages     : 0
[07/15 18:52:38     51s] [NR-eGR] #Boundary Blockages : 0
[07/15 18:52:38     51s] [NR-eGR] #Clock Blockages    : 0
[07/15 18:52:38     51s] [NR-eGR] #Other Blockages    : 0
[07/15 18:52:38     51s] (I)      Design has 0 blackboxes considered as all layer blockages.
[07/15 18:52:38     51s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[07/15 18:52:38     51s] [NR-eGR] Read 1253 nets ( ignored 0 )
[07/15 18:52:38     51s] (I)      early_global_route_priority property id does not exist.
[07/15 18:52:38     51s] (I)      Read Num Blocks=260  Num Prerouted Wires=0  Num CS=0
[07/15 18:52:38     51s] (I)      Layer 1 (V) : #blockages 260 : #preroutes 0
[07/15 18:52:38     51s] (I)      Layer 2 (H) : #blockages 0 : #preroutes 0
[07/15 18:52:38     51s] (I)      Layer 3 (V) : #blockages 0 : #preroutes 0
[07/15 18:52:38     51s] (I)      Number of ignored nets                =      0
[07/15 18:52:38     51s] (I)      Number of connected nets              =      0
[07/15 18:52:38     51s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[07/15 18:52:38     51s] (I)      Number of clock nets                  =      2.  Ignored: No
[07/15 18:52:38     51s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[07/15 18:52:38     51s] (I)      Number of special nets                =      0.  Ignored: Yes
[07/15 18:52:38     51s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[07/15 18:52:38     51s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[07/15 18:52:38     51s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[07/15 18:52:38     51s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[07/15 18:52:38     51s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[07/15 18:52:38     51s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[07/15 18:52:38     51s] (I)      Ndr track 0 does not exist
[07/15 18:52:38     51s] (I)      ---------------------Grid Graph Info--------------------
[07/15 18:52:38     51s] (I)      Routing area        : (0, 0) - (445200, 241920)
[07/15 18:52:38     51s] (I)      Core area           : (20160, 20160) - (425040, 221760)
[07/15 18:52:38     51s] (I)      Site width          :   560  (dbu)
[07/15 18:52:38     51s] (I)      Row height          :  4480  (dbu)
[07/15 18:52:38     51s] (I)      GCell row height    :  4480  (dbu)
[07/15 18:52:38     51s] (I)      GCell width         :  4480  (dbu)
[07/15 18:52:38     51s] (I)      GCell height        :  4480  (dbu)
[07/15 18:52:38     51s] (I)      Grid                :    99    54     4
[07/15 18:52:38     51s] (I)      Layer numbers       :     1     2     3     4
[07/15 18:52:38     51s] (I)      Vertical capacity   :     0  4480     0  4480
[07/15 18:52:38     51s] (I)      Horizontal capacity :     0     0  4480     0
[07/15 18:52:38     51s] (I)      Default wire width  :   230   280   280   280
[07/15 18:52:38     51s] (I)      Default wire space  :   230   280   280   280
[07/15 18:52:38     51s] (I)      Default wire pitch  :   460   560   560   560
[07/15 18:52:38     51s] (I)      Default pitch size  :   460   560   560   560
[07/15 18:52:38     51s] (I)      First track coord   :   280   280   280   280
[07/15 18:52:38     51s] (I)      Num tracks per GCell:  9.74  8.00  8.00  8.00
[07/15 18:52:38     51s] (I)      Total num of tracks :   432   795   432   795
[07/15 18:52:38     51s] (I)      Num of masks        :     1     1     1     1
[07/15 18:52:38     51s] (I)      Num of trim masks   :     0     0     0     0
[07/15 18:52:38     51s] (I)      --------------------------------------------------------
[07/15 18:52:38     51s] 
[07/15 18:52:38     51s] [NR-eGR] ============ Routing rule table ============
[07/15 18:52:38     51s] [NR-eGR] Rule id: 0  Nets: 1253
[07/15 18:52:38     51s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[07/15 18:52:38     51s] (I)                    Layer    2    3    4 
[07/15 18:52:38     51s] (I)                    Pitch  560  560  560 
[07/15 18:52:38     51s] (I)             #Used tracks    1    1    1 
[07/15 18:52:38     51s] (I)       #Fully used tracks    1    1    1 
[07/15 18:52:38     51s] [NR-eGR] ========================================
[07/15 18:52:38     51s] [NR-eGR] 
[07/15 18:52:38     51s] (I)      =============== Blocked Tracks ===============
[07/15 18:52:38     51s] (I)      +-------+---------+----------+---------------+
[07/15 18:52:38     51s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[07/15 18:52:38     51s] (I)      +-------+---------+----------+---------------+
[07/15 18:52:38     51s] (I)      |     1 |       0 |        0 |         0.00% |
[07/15 18:52:38     51s] (I)      |     2 |   42930 |     6090 |        14.19% |
[07/15 18:52:38     51s] (I)      |     3 |   42768 |        0 |         0.00% |
[07/15 18:52:38     51s] (I)      |     4 |   42930 |        0 |         0.00% |
[07/15 18:52:38     51s] (I)      +-------+---------+----------+---------------+
[07/15 18:52:38     51s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2101.34 MB )
[07/15 18:52:38     51s] (I)      Reset routing kernel
[07/15 18:52:38     51s] (I)      Started Global Routing ( Curr Mem: 2101.34 MB )
[07/15 18:52:38     51s] (I)      totalPins=4864  totalGlobalPin=4755 (97.76%)
[07/15 18:52:38     51s] (I)      total 2D Cap : 122538 = (42768 H, 79770 V)
[07/15 18:52:38     51s] [NR-eGR] Layer group 1: route 1253 net(s) in layer range [2, 4]
[07/15 18:52:38     51s] (I)      
[07/15 18:52:38     51s] (I)      ============  Phase 1a Route ============
[07/15 18:52:38     51s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[07/15 18:52:38     51s] (I)      Usage: 10972 = (5812 H, 5160 V) = (13.59% H, 6.47% V) = (2.604e+04um H, 2.312e+04um V)
[07/15 18:52:38     51s] (I)      
[07/15 18:52:38     51s] (I)      ============  Phase 1b Route ============
[07/15 18:52:38     51s] (I)      Usage: 10973 = (5812 H, 5161 V) = (13.59% H, 6.47% V) = (2.604e+04um H, 2.312e+04um V)
[07/15 18:52:38     51s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.915904e+04um
[07/15 18:52:38     51s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[07/15 18:52:38     51s] (I)      Congestion threshold : each 60.00, sum 90.00
[07/15 18:52:38     51s] (I)      
[07/15 18:52:38     51s] (I)      ============  Phase 1c Route ============
[07/15 18:52:38     51s] (I)      Usage: 10973 = (5812 H, 5161 V) = (13.59% H, 6.47% V) = (2.604e+04um H, 2.312e+04um V)
[07/15 18:52:38     51s] (I)      
[07/15 18:52:38     51s] (I)      ============  Phase 1d Route ============
[07/15 18:52:38     51s] (I)      Usage: 10973 = (5812 H, 5161 V) = (13.59% H, 6.47% V) = (2.604e+04um H, 2.312e+04um V)
[07/15 18:52:38     51s] (I)      
[07/15 18:52:38     51s] (I)      ============  Phase 1e Route ============
[07/15 18:52:38     51s] (I)      Usage: 10973 = (5812 H, 5161 V) = (13.59% H, 6.47% V) = (2.604e+04um H, 2.312e+04um V)
[07/15 18:52:38     51s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.915904e+04um
[07/15 18:52:38     51s] (I)      
[07/15 18:52:38     51s] (I)      ============  Phase 1l Route ============
[07/15 18:52:39     51s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[07/15 18:52:39     51s] (I)      Layer  2:      36109      6621         2        4016       37960    ( 9.57%) 
[07/15 18:52:39     51s] (I)      Layer  3:      42336      5871         1           0       42336    ( 0.00%) 
[07/15 18:52:39     51s] (I)      Layer  4:      42135       435         0           0       41976    ( 0.00%) 
[07/15 18:52:39     51s] (I)      Total:        120580     12927         3        4016      122272    ( 3.18%) 
[07/15 18:52:39     51s] (I)      
[07/15 18:52:39     51s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[07/15 18:52:39     51s] [NR-eGR]                        OverCon            
[07/15 18:52:39     51s] [NR-eGR]                         #Gcell     %Gcell
[07/15 18:52:39     51s] [NR-eGR]        Layer               (1)    OverCon
[07/15 18:52:39     51s] [NR-eGR] ----------------------------------------------
[07/15 18:52:39     51s] [NR-eGR]    MET1 ( 1)         0( 0.00%)   ( 0.00%) 
[07/15 18:52:39     51s] [NR-eGR]    MET2 ( 2)         2( 0.04%)   ( 0.04%) 
[07/15 18:52:39     51s] [NR-eGR]    MET3 ( 3)         1( 0.02%)   ( 0.02%) 
[07/15 18:52:39     51s] [NR-eGR]    MET4 ( 4)         0( 0.00%)   ( 0.00%) 
[07/15 18:52:39     51s] [NR-eGR] ----------------------------------------------
[07/15 18:52:39     51s] [NR-eGR]        Total         3( 0.02%)   ( 0.02%) 
[07/15 18:52:39     51s] [NR-eGR] 
[07/15 18:52:39     51s] (I)      Finished Global Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2101.34 MB )
[07/15 18:52:39     51s] (I)      total 2D Cap : 122538 = (42768 H, 79770 V)
[07/15 18:52:39     51s] [NR-eGR] Overflow after Early Global Route 0.02% H + 0.00% V
[07/15 18:52:39     51s] Early Global Route congestion estimation runtime: 0.03 seconds, mem = 2101.3M
[07/15 18:52:39     51s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.030, REAL:0.033, MEM:2101.3M, EPOCH TIME: 1721083959.006222
[07/15 18:52:39     51s] OPERPROF: Starting HotSpotCal at level 1, MEM:2101.3M, EPOCH TIME: 1721083959.006263
[07/15 18:52:39     51s] [hotspot] +------------+---------------+---------------+
[07/15 18:52:39     51s] [hotspot] |            |   max hotspot | total hotspot |
[07/15 18:52:39     51s] [hotspot] +------------+---------------+---------------+
[07/15 18:52:39     51s] [hotspot] | normalized |          0.00 |          0.00 |
[07/15 18:52:39     51s] [hotspot] +------------+---------------+---------------+
[07/15 18:52:39     51s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[07/15 18:52:39     51s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[07/15 18:52:39     51s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:2101.3M, EPOCH TIME: 1721083959.006637
[07/15 18:52:39     51s] 
[07/15 18:52:39     51s] === incrementalPlace Internal Loop 1 ===
[07/15 18:52:39     51s] clkAW=1 clkAWMode=4 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[07/15 18:52:39     51s] OPERPROF: Starting IPInitSPData at level 1, MEM:2101.3M, EPOCH TIME: 1721083959.007010
[07/15 18:52:39     51s] Processing tracks to init pin-track alignment.
[07/15 18:52:39     51s] z: 2, totalTracks: 1
[07/15 18:52:39     51s] z: 4, totalTracks: 1
[07/15 18:52:39     51s] z: 6, totalTracks: 1
[07/15 18:52:39     51s] #spOpts: N=180 minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 18:52:39     51s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2101.3M, EPOCH TIME: 1721083959.008263
[07/15 18:52:39     51s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:52:39     51s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:52:39     51s] 
[07/15 18:52:39     51s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:52:39     51s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:2101.3M, EPOCH TIME: 1721083959.017268
[07/15 18:52:39     51s] OPERPROF:   Starting post-place ADS at level 2, MEM:2101.3M, EPOCH TIME: 1721083959.017321
[07/15 18:52:39     51s] ADSU 0.602 -> 0.602. site 32535.000 -> 32535.000. GS 35.840
[07/15 18:52:39     51s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.000, REAL:0.002, MEM:2101.3M, EPOCH TIME: 1721083959.019466
[07/15 18:52:39     51s] OPERPROF:   Starting spMPad at level 2, MEM:2101.3M, EPOCH TIME: 1721083959.019588
[07/15 18:52:39     51s] OPERPROF:     Starting spContextMPad at level 3, MEM:2101.3M, EPOCH TIME: 1721083959.019672
[07/15 18:52:39     51s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:2101.3M, EPOCH TIME: 1721083959.019719
[07/15 18:52:39     51s] OPERPROF:   Finished spMPad at level 2, CPU:0.000, REAL:0.000, MEM:2101.3M, EPOCH TIME: 1721083959.020029
[07/15 18:52:39     51s] OPERPROF:   Starting spSetupSpareRegionBox at level 2, MEM:2101.3M, EPOCH TIME: 1721083959.020382
[07/15 18:52:39     51s] OPERPROF:   Finished spSetupSpareRegionBox at level 2, CPU:0.000, REAL:0.000, MEM:2101.3M, EPOCH TIME: 1721083959.020463
[07/15 18:52:39     51s] OPERPROF:   Starting spInitNetWt at level 2, MEM:2101.3M, EPOCH TIME: 1721083959.020563
[07/15 18:52:39     51s] no activity file in design. spp won't run.
[07/15 18:52:39     51s] [spp] 0
[07/15 18:52:39     51s] [adp] 0:1:1:3
[07/15 18:52:39     51s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.000, REAL:0.000, MEM:2101.3M, EPOCH TIME: 1721083959.020793
[07/15 18:52:39     51s] SP #FI/SF FL/PI 0/0 1219/0
[07/15 18:52:39     51s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.010, REAL:0.014, MEM:2101.3M, EPOCH TIME: 1721083959.020941
[07/15 18:52:39     51s] PP off. flexM 0
[07/15 18:52:39     51s] OPERPROF: Starting CDPad at level 1, MEM:2101.3M, EPOCH TIME: 1721083959.021669
[07/15 18:52:39     51s] 3DP is on.
[07/15 18:52:39     51s] 3DP OF M2 0.001, M4 0.000. Diff 0, Offset 0
[07/15 18:52:39     51s] design sh 0.101. rd 0.200
[07/15 18:52:39     51s] design sh 0.098. rd 0.200
[07/15 18:52:39     51s] 3DP (1, 3) DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000. useSoftMinPad 0, softMinPadScale 1
[07/15 18:52:39     51s] design sh 0.097. rd 0.200
[07/15 18:52:39     51s] CDPadU 0.767 -> 0.680. R=0.602, N=1219, GS=4.480
[07/15 18:52:39     51s] OPERPROF: Finished CDPad at level 1, CPU:0.010, REAL:0.011, MEM:2101.3M, EPOCH TIME: 1721083959.033131
[07/15 18:52:39     51s] OPERPROF: Starting InitSKP at level 1, MEM:2101.3M, EPOCH TIME: 1721083959.033187
[07/15 18:52:39     51s] no activity file in design. spp won't run.
[07/15 18:52:39     51s] no activity file in design. spp won't run.
[07/15 18:52:39     51s] *** Finished SKP initialization (cpu=0:00:00.1, real=0:00:00.0)***
[07/15 18:52:39     51s] OPERPROF: Finished InitSKP at level 1, CPU:0.090, REAL:0.089, MEM:2101.3M, EPOCH TIME: 1721083959.122024
[07/15 18:52:39     51s] NP #FI/FS/SF FL/PI: 0/0/0 1219/0
[07/15 18:52:39     51s] no activity file in design. spp won't run.
[07/15 18:52:39     51s] 
[07/15 18:52:39     51s] AB Est...
[07/15 18:52:39     51s] OPERPROF: Starting npPlace at level 1, MEM:2101.3M, EPOCH TIME: 1721083959.124185
[07/15 18:52:39     51s] OPERPROF: Finished npPlace at level 1, CPU:0.010, REAL:0.004, MEM:2088.5M, EPOCH TIME: 1721083959.128229
[07/15 18:52:39     51s] Iteration  4: Skipped, with CDP Off
[07/15 18:52:39     51s] 
[07/15 18:52:39     51s] AB Est...
[07/15 18:52:39     51s] OPERPROF: Starting npPlace at level 1, MEM:2088.5M, EPOCH TIME: 1721083959.129750
[07/15 18:52:39     51s] OPERPROF: Finished npPlace at level 1, CPU:0.000, REAL:0.003, MEM:2088.5M, EPOCH TIME: 1721083959.132407
[07/15 18:52:39     51s] Iteration  5: Skipped, with CDP Off
[07/15 18:52:39     51s] OPERPROF: Starting npPlace at level 1, MEM:2088.5M, EPOCH TIME: 1721083959.136334
[07/15 18:52:39     52s] Iteration  6: Total net bbox = 3.372e+04 (1.86e+04 1.51e+04)
[07/15 18:52:39     52s]               Est.  stn bbox = 4.242e+04 (2.38e+04 1.87e+04)
[07/15 18:52:39     52s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 2105.0M
[07/15 18:52:39     52s] OPERPROF: Finished npPlace at level 1, CPU:0.120, REAL:0.120, MEM:2105.0M, EPOCH TIME: 1721083959.256619
[07/15 18:52:39     52s] no activity file in design. spp won't run.
[07/15 18:52:39     52s] NP #FI/FS/SF FL/PI: 0/0/0 1219/0
[07/15 18:52:39     52s] no activity file in design. spp won't run.
[07/15 18:52:39     52s] OPERPROF: Starting npPlace at level 1, MEM:2089.0M, EPOCH TIME: 1721083959.263673
[07/15 18:52:39     52s] Iteration  7: Total net bbox = 3.544e+04 (1.94e+04 1.60e+04)
[07/15 18:52:39     52s]               Est.  stn bbox = 4.456e+04 (2.48e+04 1.97e+04)
[07/15 18:52:39     52s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 2089.0M
[07/15 18:52:39     52s] OPERPROF: Finished npPlace at level 1, CPU:0.180, REAL:0.187, MEM:2089.0M, EPOCH TIME: 1721083959.450883
[07/15 18:52:39     52s] Legalizing MH Cells... 0 / 0 (level 5)
[07/15 18:52:39     52s] No instances found in the vector
[07/15 18:52:39     52s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2089.0M, DRC: 0)
[07/15 18:52:39     52s] 0 (out of 0) MH cells were successfully legalized.
[07/15 18:52:39     52s] no activity file in design. spp won't run.
[07/15 18:52:39     52s] NP #FI/FS/SF FL/PI: 0/0/0 1219/0
[07/15 18:52:39     52s] no activity file in design. spp won't run.
[07/15 18:52:39     52s] OPERPROF: Starting npPlace at level 1, MEM:2089.0M, EPOCH TIME: 1721083959.457544
[07/15 18:52:39     52s] Iteration  8: Total net bbox = 3.815e+04 (2.09e+04 1.72e+04)
[07/15 18:52:39     52s]               Est.  stn bbox = 4.752e+04 (2.65e+04 2.10e+04)
[07/15 18:52:39     52s]               cpu = 0:00:00.5 real = 0:00:00.0 mem = 2089.0M
[07/15 18:52:39     52s] OPERPROF: Finished npPlace at level 1, CPU:0.480, REAL:0.479, MEM:2089.0M, EPOCH TIME: 1721083959.936789
[07/15 18:52:39     52s] Legalizing MH Cells... 0 / 0 (level 6)
[07/15 18:52:39     52s] No instances found in the vector
[07/15 18:52:39     52s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2089.0M, DRC: 0)
[07/15 18:52:39     52s] 0 (out of 0) MH cells were successfully legalized.
[07/15 18:52:39     52s] no activity file in design. spp won't run.
[07/15 18:52:39     52s] NP #FI/FS/SF FL/PI: 0/0/0 1219/0
[07/15 18:52:39     52s] no activity file in design. spp won't run.
[07/15 18:52:39     52s] OPERPROF: Starting npPlace at level 1, MEM:2089.0M, EPOCH TIME: 1721083959.943594
[07/15 18:52:40     53s] Iteration  9: Total net bbox = 4.063e+04 (2.22e+04 1.84e+04)
[07/15 18:52:40     53s]               Est.  stn bbox = 5.005e+04 (2.78e+04 2.22e+04)
[07/15 18:52:40     53s]               cpu = 0:00:00.6 real = 0:00:01.0 mem = 2089.0M
[07/15 18:52:40     53s] OPERPROF: Finished npPlace at level 1, CPU:0.590, REAL:0.600, MEM:2089.0M, EPOCH TIME: 1721083960.543294
[07/15 18:52:40     53s] Legalizing MH Cells... 0 / 0 (level 7)
[07/15 18:52:40     53s] No instances found in the vector
[07/15 18:52:40     53s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2089.0M, DRC: 0)
[07/15 18:52:40     53s] 0 (out of 0) MH cells were successfully legalized.
[07/15 18:52:40     53s] no activity file in design. spp won't run.
[07/15 18:52:40     53s] NP #FI/FS/SF FL/PI: 0/0/0 1219/0
[07/15 18:52:40     53s] no activity file in design. spp won't run.
[07/15 18:52:40     53s] OPERPROF: Starting npPlace at level 1, MEM:2089.0M, EPOCH TIME: 1721083960.550148
[07/15 18:52:40     53s] GP RA stats: MHOnly 0 nrInst 1219 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[07/15 18:52:40     53s] OPERPROF:   Starting npBlockageAwareSnap at level 2, MEM:2105.0M, EPOCH TIME: 1721083960.796167
[07/15 18:52:40     53s] OPERPROF:   Finished npBlockageAwareSnap at level 2, CPU:0.000, REAL:0.000, MEM:2105.0M, EPOCH TIME: 1721083960.796253
[07/15 18:52:40     53s] Iteration 10: Total net bbox = 3.976e+04 (2.15e+04 1.82e+04)
[07/15 18:52:40     53s]               Est.  stn bbox = 4.902e+04 (2.70e+04 2.20e+04)
[07/15 18:52:40     53s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 2105.0M
[07/15 18:52:40     53s] OPERPROF: Finished npPlace at level 1, CPU:0.240, REAL:0.247, MEM:2105.0M, EPOCH TIME: 1721083960.796761
[07/15 18:52:40     53s] Legalizing MH Cells... 0 / 0 (level 8)
[07/15 18:52:40     53s] No instances found in the vector
[07/15 18:52:40     53s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2089.0M, DRC: 0)
[07/15 18:52:40     53s] 0 (out of 0) MH cells were successfully legalized.
[07/15 18:52:40     53s] Move report: Timing Driven Placement moves 1219 insts, mean move: 10.37 um, max move: 67.76 um 
[07/15 18:52:40     53s] 	Max move on inst (spi1_ele2_reg[5]): (366.80, 96.32) --> (337.03, 58.33)
[07/15 18:52:40     53s] no activity file in design. spp won't run.
[07/15 18:52:40     53s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:2089.0M, EPOCH TIME: 1721083960.799480
[07/15 18:52:40     53s] Saved padding area to DB
[07/15 18:52:40     53s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:2089.0M, EPOCH TIME: 1721083960.799592
[07/15 18:52:40     53s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:0.000, REAL:0.000, MEM:2089.0M, EPOCH TIME: 1721083960.799790
[07/15 18:52:40     53s] OPERPROF:   Starting spMoveGatedClock at level 2, MEM:2089.0M, EPOCH TIME: 1721083960.800000
[07/15 18:52:40     53s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[07/15 18:52:40     53s] OPERPROF:   Finished spMoveGatedClock at level 2, CPU:0.000, REAL:0.000, MEM:2089.0M, EPOCH TIME: 1721083960.800223
[07/15 18:52:40     53s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:52:40     53s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:52:40     53s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2089.0M, EPOCH TIME: 1721083960.800470
[07/15 18:52:40     53s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2089.0M, EPOCH TIME: 1721083960.800543
[07/15 18:52:40     53s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.000, REAL:0.001, MEM:2089.0M, EPOCH TIME: 1721083960.800900
[07/15 18:52:40     53s] 
[07/15 18:52:40     53s] Finished Incremental Placement (cpu=0:00:01.8, real=0:00:01.0, mem=2089.0M)
[07/15 18:52:40     53s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[07/15 18:52:40     53s] Type 'man IMPSP-9025' for more detail.
[07/15 18:52:40     53s] CongRepair sets shifter mode to gplace
[07/15 18:52:40     53s] TDRefine: refinePlace mode is spiral
[07/15 18:52:40     53s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2089.0M, EPOCH TIME: 1721083960.801439
[07/15 18:52:40     53s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2089.0M, EPOCH TIME: 1721083960.801492
[07/15 18:52:40     53s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2089.0M, EPOCH TIME: 1721083960.801564
[07/15 18:52:40     53s] Processing tracks to init pin-track alignment.
[07/15 18:52:40     53s] z: 2, totalTracks: 1
[07/15 18:52:40     53s] z: 4, totalTracks: 1
[07/15 18:52:40     53s] z: 6, totalTracks: 1
[07/15 18:52:40     53s] #spOpts: N=180 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 18:52:40     53s] All LLGs are deleted
[07/15 18:52:40     53s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:52:40     53s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:52:40     53s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:2089.0M, EPOCH TIME: 1721083960.802754
[07/15 18:52:40     53s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:2089.0M, EPOCH TIME: 1721083960.802822
[07/15 18:52:40     53s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2089.0M, EPOCH TIME: 1721083960.803024
[07/15 18:52:40     53s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:52:40     53s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:52:40     53s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:2089.0M, EPOCH TIME: 1721083960.803195
[07/15 18:52:40     53s] Max number of tech site patterns supported in site array is 256.
[07/15 18:52:40     53s] Core basic site is core_ji3v
[07/15 18:52:40     53s] OPERPROF:           Starting spiCheckSiteIfFastDPInitAvailable at level 6, MEM:2089.0M, EPOCH TIME: 1721083960.812096
[07/15 18:52:40     53s] After signature check, allow fast init is true, keep pre-filter is true.
[07/15 18:52:40     53s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/15 18:52:40     53s] OPERPROF:           Finished spiCheckSiteIfFastDPInitAvailable at level 6, CPU:0.000, REAL:0.000, MEM:2089.0M, EPOCH TIME: 1721083960.812318
[07/15 18:52:40     53s] Fast DP-INIT is on for default
[07/15 18:52:40     53s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[07/15 18:52:40     53s] Atter site array init, number of instance map data is 0.
[07/15 18:52:40     53s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.010, REAL:0.010, MEM:2089.0M, EPOCH TIME: 1721083960.812785
[07/15 18:52:40     53s] 
[07/15 18:52:40     53s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:52:40     53s] OPERPROF:         Starting CMU at level 5, MEM:2089.0M, EPOCH TIME: 1721083960.813005
[07/15 18:52:40     53s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.000, MEM:2089.0M, EPOCH TIME: 1721083960.813125
[07/15 18:52:40     53s] 
[07/15 18:52:40     53s] Bad Lib Cell Checking (CMU) is done! (0)
[07/15 18:52:40     53s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.010, REAL:0.010, MEM:2089.0M, EPOCH TIME: 1721083960.813302
[07/15 18:52:40     53s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2089.0M, EPOCH TIME: 1721083960.813355
[07/15 18:52:40     53s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2089.0M, EPOCH TIME: 1721083960.813496
[07/15 18:52:40     53s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2089.0MB).
[07/15 18:52:40     53s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.010, REAL:0.012, MEM:2089.0M, EPOCH TIME: 1721083960.813693
[07/15 18:52:40     53s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.010, REAL:0.012, MEM:2089.0M, EPOCH TIME: 1721083960.813737
[07/15 18:52:40     53s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.6155.5
[07/15 18:52:40     53s] OPERPROF:   Starting RefinePlace at level 2, MEM:2089.0M, EPOCH TIME: 1721083960.813797
[07/15 18:52:40     53s] *** Starting refinePlace (0:00:53.6 mem=2089.0M) ***
[07/15 18:52:40     53s] Total net bbox length = 4.410e+04 (2.574e+04 1.836e+04) (ext = 4.721e+03)
[07/15 18:52:40     53s] 
[07/15 18:52:40     53s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:52:40     53s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/15 18:52:40     53s] (I)      Default pattern map key = aska_dig_default.
[07/15 18:52:40     53s] (I)      Default pattern map key = aska_dig_default.
[07/15 18:52:40     53s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2089.0M, EPOCH TIME: 1721083960.815296
[07/15 18:52:40     53s] Starting refinePlace ...
[07/15 18:52:40     53s] (I)      Default pattern map key = aska_dig_default.
[07/15 18:52:40     53s] (I)      Default pattern map key = aska_dig_default.
[07/15 18:52:40     53s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:2089.0M, EPOCH TIME: 1721083960.817254
[07/15 18:52:40     53s] DDP initSite1 nrRow 45 nrJob 45
[07/15 18:52:40     53s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:2089.0M, EPOCH TIME: 1721083960.817315
[07/15 18:52:40     53s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.000, MEM:2089.0M, EPOCH TIME: 1721083960.817417
[07/15 18:52:40     53s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:2089.0M, EPOCH TIME: 1721083960.817467
[07/15 18:52:40     53s] DDP markSite nrRow 45 nrJob 45
[07/15 18:52:40     53s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.000, REAL:0.000, MEM:2089.0M, EPOCH TIME: 1721083960.817567
[07/15 18:52:40     53s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.000, REAL:0.000, MEM:2089.0M, EPOCH TIME: 1721083960.817613
[07/15 18:52:40     53s]   Spread Effort: high, pre-route mode, useDDP on.
[07/15 18:52:40     53s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2089.0MB) @(0:00:53.6 - 0:00:53.6).
[07/15 18:52:40     53s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/15 18:52:40     53s] wireLenOptFixPriorityInst 0 inst fixed
[07/15 18:52:40     53s] Placement tweakage begins.
[07/15 18:52:40     53s] wire length = 5.368e+04
[07/15 18:52:40     53s] wire length = 5.033e+04
[07/15 18:52:40     53s] Placement tweakage ends.
[07/15 18:52:40     53s] Move report: tweak moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/15 18:52:40     53s] 
[07/15 18:52:40     53s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[07/15 18:52:40     53s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7f48abf10ec0.
[07/15 18:52:40     53s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 0 out of 1 thread pools are available.
[07/15 18:52:40     53s] Move report: legalization moves 1219 insts, mean move: 1.92 um, max move: 21.24 um spiral
[07/15 18:52:40     53s] 	Max move on inst (spi1_conf1_asyn_reg[20]): (106.11, 140.88) --> (85.12, 141.12)
[07/15 18:52:40     53s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[07/15 18:52:40     53s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[07/15 18:52:40     53s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=2060.1MB) @(0:00:53.6 - 0:00:53.7).
[07/15 18:52:40     53s] Move report: Detail placement moves 1219 insts, mean move: 1.92 um, max move: 21.24 um 
[07/15 18:52:40     53s] 	Max move on inst (spi1_conf1_asyn_reg[20]): (106.11, 140.88) --> (85.12, 141.12)
[07/15 18:52:40     53s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2060.1MB
[07/15 18:52:40     53s] Statistics of distance of Instance movement in refine placement:
[07/15 18:52:40     53s]   maximum (X+Y) =        21.24 um
[07/15 18:52:40     53s]   inst (spi1_conf1_asyn_reg[20]) with max move: (106.113, 140.876) -> (85.12, 141.12)
[07/15 18:52:40     53s]   mean    (X+Y) =         1.92 um
[07/15 18:52:40     53s] Summary Report:
[07/15 18:52:40     53s] Instances move: 1219 (out of 1219 movable)
[07/15 18:52:40     53s] Instances flipped: 0
[07/15 18:52:40     53s] Mean displacement: 1.92 um
[07/15 18:52:40     53s] Max displacement: 21.24 um (Instance: spi1_conf1_asyn_reg[20]) (106.113, 140.876) -> (85.12, 141.12)
[07/15 18:52:40     53s] 	Length: 36 sites, height: 1 rows, site name: core_ji3v, cell type: SDFRRQJI3VX1
[07/15 18:52:40     53s] Total instances moved : 1219
[07/15 18:52:40     53s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.090, REAL:0.079, MEM:2060.1M, EPOCH TIME: 1721083960.894040
[07/15 18:52:40     53s] Total net bbox length = 4.140e+04 (2.285e+04 1.855e+04) (ext = 4.507e+03)
[07/15 18:52:40     53s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2060.1MB
[07/15 18:52:40     53s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=2060.1MB) @(0:00:53.6 - 0:00:53.7).
[07/15 18:52:40     53s] *** Finished refinePlace (0:00:53.7 mem=2060.1M) ***
[07/15 18:52:40     53s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.6155.5
[07/15 18:52:40     53s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.090, REAL:0.081, MEM:2060.1M, EPOCH TIME: 1721083960.894501
[07/15 18:52:40     53s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2060.1M, EPOCH TIME: 1721083960.894547
[07/15 18:52:40     53s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1219).
[07/15 18:52:40     53s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:52:40     53s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:52:40     53s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:52:40     53s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.000, REAL:0.002, MEM:2057.1M, EPOCH TIME: 1721083960.896979
[07/15 18:52:40     53s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.100, REAL:0.096, MEM:2057.1M, EPOCH TIME: 1721083960.897043
[07/15 18:52:40     53s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2057.1M, EPOCH TIME: 1721083960.897421
[07/15 18:52:40     53s] Starting Early Global Route congestion estimation: mem = 2057.1M
[07/15 18:52:40     53s] (I)      ============================ Layers =============================
[07/15 18:52:40     53s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 18:52:40     53s] (I)      | DB# |  ID |                 Name |      Type | #Masks | Extra |
[07/15 18:52:40     53s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 18:52:40     53s] (I)      |  33 |   0 |                 CONT |       cut |      1 |       |
[07/15 18:52:40     53s] (I)      |   1 |   1 |                 MET1 |      wire |      1 |       |
[07/15 18:52:40     53s] (I)      |  34 |   1 |                 VIA1 |       cut |      1 |       |
[07/15 18:52:40     53s] (I)      |   2 |   2 |                 MET2 |      wire |      1 |       |
[07/15 18:52:40     53s] (I)      |  35 |   2 |                 VIA2 |       cut |      1 |       |
[07/15 18:52:40     53s] (I)      |   3 |   3 |                 MET3 |      wire |      1 |       |
[07/15 18:52:40     53s] (I)      |  36 |   3 |                 VIA3 |       cut |      1 |       |
[07/15 18:52:40     53s] (I)      |   4 |   4 |                 MET4 |      wire |      1 |       |
[07/15 18:52:40     53s] (I)      |  37 |   4 |                VIATP |       cut |      1 |       |
[07/15 18:52:40     53s] (I)      |   5 |   5 |                METTP |      wire |      1 |       |
[07/15 18:52:40     53s] (I)      |  38 |   5 |               VIATPL |       cut |      1 |       |
[07/15 18:52:40     53s] (I)      |   6 |   6 |               METTPL |      wire |      1 |       |
[07/15 18:52:40     53s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 18:52:40     53s] (I)      |  64 |  64 |              OVERLAP |   overlap |        |       |
[07/15 18:52:40     53s] (I)      |  65 |  65 |                 PIMP |   implant |        |       |
[07/15 18:52:40     53s] (I)      |  66 |  66 |                 NIMP |   implant |        |       |
[07/15 18:52:40     53s] (I)      |  67 |  67 |                NWELL |     other |        |    MS |
[07/15 18:52:40     53s] (I)      |  68 |  68 |                 DIFF | diffusion |        |    MS |
[07/15 18:52:40     53s] (I)      |   0 |   0 |                POLY1 |     other |        |    MS |
[07/15 18:52:40     53s] (I)      |  69 |  69 |               LOCKED |     other |        |       |
[07/15 18:52:40     53s] (I)      |  70 |  70 |              LOCKED1 |     other |        |       |
[07/15 18:52:40     53s] (I)      |  71 |  71 |              LOCKED2 |     other |        |       |
[07/15 18:52:40     53s] (I)      |  72 |  72 |              LOCKED3 |     other |        |       |
[07/15 18:52:40     53s] (I)      |  73 |  73 |              LOCKED4 |     other |        |       |
[07/15 18:52:40     53s] (I)      |  74 |  74 |                   MV |     other |        |    MS |
[07/15 18:52:40     53s] (I)      |  75 |  75 |                PWELL |     other |        |    MS |
[07/15 18:52:40     53s] (I)      |  76 |  76 |                  PAD |     other |        |    MS |
[07/15 18:52:40     53s] (I)      |  77 |  77 |                 VIA4 |     other |        |    MS |
[07/15 18:52:40     53s] (I)      |  78 |  78 |                 SBLK |     other |        |    MS |
[07/15 18:52:40     53s] (I)      |  79 |  79 |                NOPIM |     other |        |    MS |
[07/15 18:52:40     53s] (I)      |  80 |  80 |                 CAPM |     other |        |    MS |
[07/15 18:52:40     53s] (I)      |  81 |  81 |                 MET5 |     other |        |    MS |
[07/15 18:52:40     53s] (I)      |  82 |  82 |                  LDP |     other |        |    MS |
[07/15 18:52:40     53s] (I)      |  83 |  83 |                NODRC |     other |        |    MS |
[07/15 18:52:40     53s] (I)      |  84 |  84 |               DIODEF |     other |        |    MS |
[07/15 18:52:40     53s] (I)      |  85 |  85 |                  ESD |     other |        |    MS |
[07/15 18:52:40     53s] (I)      |  86 |  86 |                  LDN |     other |        |    MS |
[07/15 18:52:40     53s] (I)      |  87 |  87 |                   CF |     other |        |    MS |
[07/15 18:52:40     53s] (I)      |  88 |  88 |                 HRES |     other |        |    MS |
[07/15 18:52:40     53s] (I)      |  89 |  89 |                  ALN |     other |        |    MS |
[07/15 18:52:40     53s] (I)      |  90 |  90 |               DNWELL |     other |        |    MS |
[07/15 18:52:40     53s] (I)      |  91 |  91 |                 IOID |     other |        |    MS |
[07/15 18:52:40     53s] (I)      |  92 |  92 |                 MRES |     other |        |    MS |
[07/15 18:52:40     53s] (I)      |  93 |  93 |                  NW1 |     other |        |    MS |
[07/15 18:52:40     53s] (I)      |  94 |  94 |                  PW1 |     other |        |    MS |
[07/15 18:52:40     53s] (I)      |  95 |  95 |                  NW2 |     other |        |    MS |
[07/15 18:52:40     53s] (I)      |  96 |  96 |                  PW2 |     other |        |    MS |
[07/15 18:52:40     53s] (I)      |  97 |  97 |               BLKALL |     other |        |    MS |
[07/15 18:52:40     53s] (I)      |  98 |  98 |               BIPDEF |     other |        |    MS |
[07/15 18:52:40     53s] (I)      |  99 |  99 |                 NIFE |     other |        |    MS |
[07/15 18:52:40     53s] (I)      | 100 | 100 |               SUBCUT |     other |        |    MS |
[07/15 18:52:40     53s] (I)      | 101 | 101 |               FAMARK |     other |        |    MS |
[07/15 18:52:40     53s] (I)      | 102 | 102 |               RESDEF |     other |        |    MS |
[07/15 18:52:40     53s] (I)      | 103 | 103 |               CAPDEF |     other |        |    MS |
[07/15 18:52:40     53s] (I)      | 104 | 104 |               INDDEF |     other |        |    MS |
[07/15 18:52:40     53s] (I)      | 105 | 105 |                  RAC |     other |        |    MS |
[07/15 18:52:40     53s] (I)      | 106 | 106 |                XFLAY |     other |        |    MS |
[07/15 18:52:40     53s] (I)      | 107 | 107 |                HVGOX |     other |        |    MS |
[07/15 18:52:40     53s] (I)      | 108 | 108 |              HVPWELL |     other |        |    MS |
[07/15 18:52:40     53s] (I)      | 109 | 109 |              HVNWELL |     other |        |    MS |
[07/15 18:52:40     53s] (I)      | 110 | 110 |                  SOI |     other |        |    MS |
[07/15 18:52:40     53s] (I)      | 111 | 111 |                  PDD |     other |        |    MS |
[07/15 18:52:40     53s] (I)      | 112 | 112 |                  SCI |     other |        |    MS |
[07/15 18:52:40     53s] (I)      | 113 | 113 |                  SSD |     other |        |    MS |
[07/15 18:52:40     53s] (I)      | 114 | 114 |                 DEPL |     other |        |    MS |
[07/15 18:52:40     53s] (I)      | 115 | 115 |                  LPM |     other |        |    MS |
[07/15 18:52:40     53s] (I)      | 116 | 116 |                  LNM |     other |        |    MS |
[07/15 18:52:40     53s] (I)      | 117 | 117 |                ISOPW |     other |        |    MS |
[07/15 18:52:40     53s] (I)      | 118 | 118 |                  SOC |     other |        |    MS |
[07/15 18:52:40     53s] (I)      | 119 | 119 |                 DMOS |     other |        |    MS |
[07/15 18:52:40     53s] (I)      | 120 | 120 |               DEVLBL |     other |        |    MS |
[07/15 18:52:40     53s] (I)      | 121 | 121 |             DNWELLMV |     other |        |    MS |
[07/15 18:52:40     53s] (I)      | 122 | 122 |                PWBLK |     other |        |    MS |
[07/15 18:52:40     53s] (I)      | 123 | 123 |               PHODEF |     other |        |    MS |
[07/15 18:52:40     53s] (I)      | 124 | 124 |                  LNO |     other |        |    MS |
[07/15 18:52:40     53s] (I)      | 125 | 125 |                 VIA5 |     other |        |    MS |
[07/15 18:52:40     53s] (I)      | 126 | 126 |                 MET6 |     other |        |    MS |
[07/15 18:52:40     53s] (I)      | 127 | 127 |               HVDEPL |     other |        |    MS |
[07/15 18:52:40     53s] (I)      | 128 | 128 |              CAPM23F |     other |        |    MS |
[07/15 18:52:40     53s] (I)      | 129 | 129 |             CAPMH23F |     other |        |    MS |
[07/15 18:52:40     53s] (I)      | 130 | 130 |              CAPM34F |     other |        |    MS |
[07/15 18:52:40     53s] (I)      | 131 | 131 |             CAPMH34F |     other |        |    MS |
[07/15 18:52:40     53s] (I)      | 132 | 132 |              CAPM45F |     other |        |    MS |
[07/15 18:52:40     53s] (I)      | 133 | 133 |             CAPMH45F |     other |        |    MS |
[07/15 18:52:40     53s] (I)      | 134 | 134 |              CAPM56F |     other |        |    MS |
[07/15 18:52:40     53s] (I)      | 135 | 135 |             CAPMH56F |     other |        |    MS |
[07/15 18:52:40     53s] (I)      | 136 | 136 |                CAPM2 |     other |        |    MS |
[07/15 18:52:40     53s] (I)      | 137 | 137 |                CAPM3 |     other |        |    MS |
[07/15 18:52:40     53s] (I)      | 138 | 138 |                  DNC |     other |        |    MS |
[07/15 18:52:40     53s] (I)      | 139 | 139 |                  DPC |     other |        |    MS |
[07/15 18:52:40     53s] (I)      | 140 | 140 |                LNDEV |     other |        |    MS |
[07/15 18:52:40     53s] (I)      | 141 | 141 |                  HNW |     other |        |    MS |
[07/15 18:52:40     53s] (I)      | 142 | 142 |                  NDF |     other |        |    MS |
[07/15 18:52:40     53s] (I)      | 143 | 143 |                  PDF |     other |        |    MS |
[07/15 18:52:40     53s] (I)      | 144 | 144 |                  DTI |     other |        |    MS |
[07/15 18:52:40     53s] (I)      | 145 | 145 |                UVWIN |     other |        |    MS |
[07/15 18:52:40     53s] (I)      | 146 | 146 |               ANODOP |     other |        |    MS |
[07/15 18:52:40     53s] (I)      | 147 | 147 |               CATDOP |     other |        |    MS |
[07/15 18:52:40     53s] (I)      | 148 | 148 |                  AML |     other |        |    MS |
[07/15 18:52:40     53s] (I)      | 149 | 149 |                BNIMP |     other |        |    MS |
[07/15 18:52:40     53s] (I)      | 150 | 150 |                  LPW |     other |        |    MS |
[07/15 18:52:40     53s] (I)      | 151 | 151 |                  LNW |     other |        |    MS |
[07/15 18:52:40     53s] (I)      | 152 | 152 |                   BP |     other |        |    MS |
[07/15 18:52:40     53s] (I)      | 153 | 153 |                CAPMH |     other |        |    MS |
[07/15 18:52:40     53s] (I)      | 154 | 154 |               CAPMH2 |     other |        |    MS |
[07/15 18:52:40     53s] (I)      | 155 | 155 |               CAPMH3 |     other |        |    MS |
[07/15 18:52:40     53s] (I)      | 156 | 156 |               LDDBLK |     other |        |    MS |
[07/15 18:52:40     53s] (I)      | 157 | 157 |                  STI |     other |        |    MS |
[07/15 18:52:40     53s] (I)      | 158 | 158 |                  LVT |     other |        |    MS |
[07/15 18:52:40     53s] (I)      | 159 | 159 |               NWELL3 |     other |        |    MS |
[07/15 18:52:40     53s] (I)      | 160 | 160 |               PWELL3 |     other |        |    MS |
[07/15 18:52:40     53s] (I)      | 161 | 161 |                ngate |     other |        |    MS |
[07/15 18:52:40     53s] (I)      | 162 | 162 |                pgate |     other |        |    MS |
[07/15 18:52:40     53s] (I)      | 163 | 163 |                  sub |     other |        |    MS |
[07/15 18:52:40     53s] (I)      | 164 | 164 |              polyres |     other |        |    MS |
[07/15 18:52:40     53s] (I)      | 165 | 165 |               allres |     other |        |    MS |
[07/15 18:52:40     53s] (I)      | 166 | 166 |                  nsd |     other |        |    MS |
[07/15 18:52:40     53s] (I)      | 167 | 167 |                  psd |     other |        |    MS |
[07/15 18:52:40     53s] (I)      | 168 | 168 |               SUBEXT |     other |        |    MS |
[07/15 18:52:40     53s] (I)      | 169 | 169 |               SUBDEV |     other |        |    MS |
[07/15 18:52:40     53s] (I)      | 170 | 170 |                NGIMP |     other |        |    MS |
[07/15 18:52:40     53s] (I)      | 171 | 171 |                  ULN |     other |        |    MS |
[07/15 18:52:40     53s] (I)      | 172 | 172 |                 PPLN |     other |        |    MS |
[07/15 18:52:40     53s] (I)      | 173 | 173 |                 NNLN |     other |        |    MS |
[07/15 18:52:40     53s] (I)      | 174 | 174 |                 NWLN |     other |        |    MS |
[07/15 18:52:40     53s] (I)      | 175 | 175 |                 PWLN |     other |        |    MS |
[07/15 18:52:40     53s] (I)      | 176 | 176 |               NWELL5 |     other |        |    MS |
[07/15 18:52:40     53s] (I)      | 177 | 177 |               PWELL5 |     other |        |    MS |
[07/15 18:52:40     53s] (I)      | 178 | 178 |                  SVT |     other |        |    MS |
[07/15 18:52:40     53s] (I)      | 179 | 179 |               CORNER |     other |        |    MS |
[07/15 18:52:40     53s] (I)      | 180 | 180 |               PIMIDE |     other |        |    MS |
[07/15 18:52:40     53s] (I)      | 181 | 181 |                 EMIR |     other |        |    MS |
[07/15 18:52:40     53s] (I)      | 182 | 182 |             DONOTUSE |     other |        |    MS |
[07/15 18:52:40     53s] (I)      | 183 | 183 |          LOCKED_slot |     other |        |       |
[07/15 18:52:40     53s] (I)      | 184 | 184 |         LOCKED1_slot |     other |        |       |
[07/15 18:52:40     53s] (I)      | 185 | 185 |         LOCKED2_slot |     other |        |       |
[07/15 18:52:40     53s] (I)      | 186 | 186 |         LOCKED3_slot |     other |        |       |
[07/15 18:52:40     53s] (I)      | 187 | 187 |         LOCKED4_slot |     other |        |       |
[07/15 18:52:40     53s] (I)      | 188 | 188 |           POLY1_slot |     other |        |       |
[07/15 18:52:40     53s] (I)      | 189 | 189 |            MET1_slot |     other |        |       |
[07/15 18:52:40     53s] (I)      | 190 | 190 |            VIA1_slot |     other |        |       |
[07/15 18:52:40     53s] (I)      | 191 | 191 |            MET2_slot |     other |        |       |
[07/15 18:52:40     53s] (I)      | 192 | 192 |            VIA2_slot |     other |        |       |
[07/15 18:52:40     53s] (I)      | 193 | 193 |            MET3_slot |     other |        |       |
[07/15 18:52:40     53s] (I)      | 194 | 194 |            VIA3_slot |     other |        |       |
[07/15 18:52:40     53s] (I)      | 195 | 195 |            MET4_slot |     other |        |       |
[07/15 18:52:40     53s] (I)      | 196 | 196 |           VIATP_slot |     other |        |       |
[07/15 18:52:40     53s] (I)      | 197 | 197 |           METTP_slot |     other |        |       |
[07/15 18:52:40     53s] (I)      | 198 | 198 |          VIATPL_slot |     other |        |       |
[07/15 18:52:40     53s] (I)      | 199 | 199 |          METTPL_slot |     other |        |       |
[07/15 18:52:40     53s] (I)      | 200 | 200 |             Unrouted |     other |        |       |
[07/15 18:52:40     53s] (I)      | 201 | 201 |             Canplace |     other |        |       |
[07/15 18:52:40     53s] (I)      | 202 | 202 |         Cannotoccupy |     other |        |       |
[07/15 18:52:40     53s] (I)      | 203 | 203 |                Group |     other |        |       |
[07/15 18:52:40     53s] (I)      | 204 | 204 |                  Row |     other |        |       |
[07/15 18:52:40     53s] (I)      | 205 | 205 |               marker |     other |        |       |
[07/15 18:52:40     53s] (I)      | 206 | 206 |         changedLayer |     other |        |       |
[07/15 18:52:40     53s] (I)      | 207 | 207 |           designFlow |     other |        |       |
[07/15 18:52:40     53s] (I)      | 208 | 208 |                unset |     other |        |       |
[07/15 18:52:40     53s] (I)      | 209 | 209 |              unknown |     other |        |       |
[07/15 18:52:40     53s] (I)      | 210 | 210 |               supply |     other |        |       |
[07/15 18:52:40     53s] (I)      | 211 | 211 |                spike |     other |        |       |
[07/15 18:52:40     53s] (I)      | 212 | 212 |               resist |     other |        |       |
[07/15 18:52:40     53s] (I)      | 213 | 213 |                  hiz |     other |        |       |
[07/15 18:52:40     53s] (I)      | 214 | 214 |                drive |     other |        |       |
[07/15 18:52:40     53s] (I)      | 215 | 215 |               select |     other |        |       |
[07/15 18:52:40     53s] (I)      | 216 | 216 |               hilite |     other |        |       |
[07/15 18:52:40     53s] (I)      | 217 | 217 |                   y9 |     other |        |       |
[07/15 18:52:40     53s] (I)      | 218 | 218 |                   y8 |     other |        |       |
[07/15 18:52:40     53s] (I)      | 219 | 219 |                   y7 |     other |        |       |
[07/15 18:52:40     53s] (I)      | 220 | 220 |                   y6 |     other |        |       |
[07/15 18:52:40     53s] (I)      | 221 | 221 |                   y5 |     other |        |       |
[07/15 18:52:40     53s] (I)      | 222 | 222 |                   y4 |     other |        |       |
[07/15 18:52:40     53s] (I)      | 223 | 223 |                   y3 |     other |        |       |
[07/15 18:52:40     53s] (I)      | 224 | 224 |                   y2 |     other |        |       |
[07/15 18:52:40     53s] (I)      | 225 | 225 |                   y1 |     other |        |       |
[07/15 18:52:40     53s] (I)      | 226 | 226 |                   y0 |     other |        |       |
[07/15 18:52:40     53s] (I)      | 227 | 227 |              stretch |     other |        |       |
[07/15 18:52:40     53s] (I)      | 228 | 228 |                 snap |     other |        |       |
[07/15 18:52:40     53s] (I)      | 229 | 229 |            edgeLayer |     other |        |       |
[07/15 18:52:40     53s] (I)      | 230 | 230 |                 axis |     other |        |       |
[07/15 18:52:40     53s] (I)      | 231 | 231 |                  pin |     other |        |       |
[07/15 18:52:40     53s] (I)      | 232 | 232 |                 wire |     other |        |       |
[07/15 18:52:40     53s] (I)      | 233 | 233 |               device |     other |        |       |
[07/15 18:52:40     53s] (I)      | 234 | 234 |               border |     other |        |       |
[07/15 18:52:40     53s] (I)      | 235 | 235 |                 text |     other |        |       |
[07/15 18:52:40     53s] (I)      | 236 | 236 |            softFence |     other |        |       |
[07/15 18:52:40     53s] (I)      | 237 | 237 |            hardFence |     other |        |       |
[07/15 18:52:40     53s] (I)      | 238 | 238 |                align |     other |        |       |
[07/15 18:52:40     53s] (I)      | 239 | 239 |           prBoundary |     other |        |       |
[07/15 18:52:40     53s] (I)      | 240 | 240 |             instance |     other |        |       |
[07/15 18:52:40     53s] (I)      | 241 | 241 |             annotate |     other |        |       |
[07/15 18:52:40     53s] (I)      | 242 | 242 |                 grid |     other |        |       |
[07/15 18:52:40     53s] (I)      | 243 | 243 |           background |     other |        |       |
[07/15 18:52:40     53s] (I)      | 244 | 244 |            substrate |     other |        |       |
[07/15 18:52:40     53s] (I)      | 245 | 245 |     solderMaskBottom |     other |        |       |
[07/15 18:52:40     53s] (I)      | 246 | 246 |    beginGenericLayer |     other |        |       |
[07/15 18:52:40     53s] (I)      | 247 | 247 | internalGenericLayer |     other |        |       |
[07/15 18:52:40     53s] (I)      | 248 | 248 |      endGenericLayer |     other |        |       |
[07/15 18:52:40     53s] (I)      | 249 | 249 |        solderMaskTop |     other |        |       |
[07/15 18:52:40     53s] (I)      | 250 | 250 |                drill |     other |        |       |
[07/15 18:52:40     53s] (I)      | 251 | 251 |             wirebond |     other |        |       |
[07/15 18:52:40     53s] (I)      | 252 | 252 |  wirebondFingerGuide |     other |        |       |
[07/15 18:52:40     53s] (I)      | 253 | 253 |     assemblyBoundary |     other |        |       |
[07/15 18:52:40     53s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 18:52:40     53s] (I)      Started Import and model ( Curr Mem: 2057.07 MB )
[07/15 18:52:40     53s] (I)      Default pattern map key = aska_dig_default.
[07/15 18:52:40     53s] (I)      == Non-default Options ==
[07/15 18:52:40     53s] (I)      Maximum routing layer                              : 4
[07/15 18:52:40     53s] (I)      Number of threads                                  : 1
[07/15 18:52:40     53s] (I)      Use non-blocking free Dbs wires                    : false
[07/15 18:52:40     53s] (I)      Method to set GCell size                           : row
[07/15 18:52:40     53s] (I)      Counted 402 PG shapes. We will not process PG shapes layer by layer.
[07/15 18:52:40     53s] (I)      Use row-based GCell size
[07/15 18:52:40     53s] (I)      Use row-based GCell align
[07/15 18:52:40     53s] (I)      layer 0 area = 202000
[07/15 18:52:40     53s] (I)      layer 1 area = 202000
[07/15 18:52:40     53s] (I)      layer 2 area = 202000
[07/15 18:52:40     53s] (I)      layer 3 area = 202000
[07/15 18:52:40     53s] (I)      GCell unit size   : 4480
[07/15 18:52:40     53s] (I)      GCell multiplier  : 1
[07/15 18:52:40     53s] (I)      GCell row height  : 4480
[07/15 18:52:40     53s] (I)      Actual row height : 4480
[07/15 18:52:40     53s] (I)      GCell align ref   : 20160 20160
[07/15 18:52:40     53s] [NR-eGR] Track table information for default rule: 
[07/15 18:52:40     53s] [NR-eGR] MET1 has single uniform track structure
[07/15 18:52:40     53s] [NR-eGR] MET2 has single uniform track structure
[07/15 18:52:40     53s] [NR-eGR] MET3 has single uniform track structure
[07/15 18:52:40     53s] [NR-eGR] MET4 has single uniform track structure
[07/15 18:52:40     53s] [NR-eGR] METTP has single uniform track structure
[07/15 18:52:40     53s] [NR-eGR] METTPL has single uniform track structure
[07/15 18:52:40     53s] (I)      ================= Default via ==================
[07/15 18:52:40     53s] (I)      +---+--------------------+---------------------+
[07/15 18:52:40     53s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut     |
[07/15 18:52:40     53s] (I)      +---+--------------------+---------------------+
[07/15 18:52:40     53s] (I)      | 1 |    2  VIA1_Y_so    |   32  VIA1_CV1_hd   |
[07/15 18:52:40     53s] (I)      | 2 |   38  VIA2_so      |   61  VIA2_CV1_so   |
[07/15 18:52:40     53s] (I)      | 3 |   74  VIA3_so      |   93  VIA3_CH2_so   |
[07/15 18:52:40     53s] (I)      | 4 |  117  VIATPne_Y_so |  132  VIATP_CH2s_so |
[07/15 18:52:40     53s] (I)      | 5 |  145  VIATPL_so    |  150  VIATPL_CV_so  |
[07/15 18:52:40     53s] (I)      +---+--------------------+---------------------+
[07/15 18:52:40     53s] [NR-eGR] Read 260 PG shapes
[07/15 18:52:40     53s] [NR-eGR] Read 0 clock shapes
[07/15 18:52:40     53s] [NR-eGR] Read 0 other shapes
[07/15 18:52:40     53s] [NR-eGR] #Routing Blockages  : 0
[07/15 18:52:40     53s] [NR-eGR] #Instance Blockages : 0
[07/15 18:52:40     53s] [NR-eGR] #PG Blockages       : 260
[07/15 18:52:40     53s] [NR-eGR] #Halo Blockages     : 0
[07/15 18:52:40     53s] [NR-eGR] #Boundary Blockages : 0
[07/15 18:52:40     53s] [NR-eGR] #Clock Blockages    : 0
[07/15 18:52:40     53s] [NR-eGR] #Other Blockages    : 0
[07/15 18:52:40     53s] (I)      Design has 0 blackboxes considered as all layer blockages.
[07/15 18:52:40     53s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[07/15 18:52:40     53s] [NR-eGR] Read 1253 nets ( ignored 0 )
[07/15 18:52:40     53s] (I)      early_global_route_priority property id does not exist.
[07/15 18:52:40     53s] (I)      Read Num Blocks=260  Num Prerouted Wires=0  Num CS=0
[07/15 18:52:40     53s] (I)      Layer 1 (V) : #blockages 260 : #preroutes 0
[07/15 18:52:40     53s] (I)      Layer 2 (H) : #blockages 0 : #preroutes 0
[07/15 18:52:40     53s] (I)      Layer 3 (V) : #blockages 0 : #preroutes 0
[07/15 18:52:40     53s] (I)      Number of ignored nets                =      0
[07/15 18:52:40     53s] (I)      Number of connected nets              =      0
[07/15 18:52:40     53s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[07/15 18:52:40     53s] (I)      Number of clock nets                  =      2.  Ignored: No
[07/15 18:52:40     53s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[07/15 18:52:40     53s] (I)      Number of special nets                =      0.  Ignored: Yes
[07/15 18:52:40     53s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[07/15 18:52:40     53s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[07/15 18:52:40     53s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[07/15 18:52:40     53s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[07/15 18:52:40     53s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[07/15 18:52:40     53s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[07/15 18:52:40     53s] (I)      Ndr track 0 does not exist
[07/15 18:52:40     53s] (I)      ---------------------Grid Graph Info--------------------
[07/15 18:52:40     53s] (I)      Routing area        : (0, 0) - (445200, 241920)
[07/15 18:52:40     53s] (I)      Core area           : (20160, 20160) - (425040, 221760)
[07/15 18:52:40     53s] (I)      Site width          :   560  (dbu)
[07/15 18:52:40     53s] (I)      Row height          :  4480  (dbu)
[07/15 18:52:40     53s] (I)      GCell row height    :  4480  (dbu)
[07/15 18:52:40     53s] (I)      GCell width         :  4480  (dbu)
[07/15 18:52:40     53s] (I)      GCell height        :  4480  (dbu)
[07/15 18:52:40     53s] (I)      Grid                :    99    54     4
[07/15 18:52:40     53s] (I)      Layer numbers       :     1     2     3     4
[07/15 18:52:40     53s] (I)      Vertical capacity   :     0  4480     0  4480
[07/15 18:52:40     53s] (I)      Horizontal capacity :     0     0  4480     0
[07/15 18:52:40     53s] (I)      Default wire width  :   230   280   280   280
[07/15 18:52:40     53s] (I)      Default wire space  :   230   280   280   280
[07/15 18:52:40     53s] (I)      Default wire pitch  :   460   560   560   560
[07/15 18:52:40     53s] (I)      Default pitch size  :   460   560   560   560
[07/15 18:52:40     53s] (I)      First track coord   :   280   280   280   280
[07/15 18:52:40     53s] (I)      Num tracks per GCell:  9.74  8.00  8.00  8.00
[07/15 18:52:40     53s] (I)      Total num of tracks :   432   795   432   795
[07/15 18:52:40     53s] (I)      Num of masks        :     1     1     1     1
[07/15 18:52:40     53s] (I)      Num of trim masks   :     0     0     0     0
[07/15 18:52:40     53s] (I)      --------------------------------------------------------
[07/15 18:52:40     53s] 
[07/15 18:52:40     53s] [NR-eGR] ============ Routing rule table ============
[07/15 18:52:40     53s] [NR-eGR] Rule id: 0  Nets: 1253
[07/15 18:52:40     53s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[07/15 18:52:40     53s] (I)                    Layer    2    3    4 
[07/15 18:52:40     53s] (I)                    Pitch  560  560  560 
[07/15 18:52:40     53s] (I)             #Used tracks    1    1    1 
[07/15 18:52:40     53s] (I)       #Fully used tracks    1    1    1 
[07/15 18:52:40     53s] [NR-eGR] ========================================
[07/15 18:52:40     53s] [NR-eGR] 
[07/15 18:52:40     53s] (I)      =============== Blocked Tracks ===============
[07/15 18:52:40     53s] (I)      +-------+---------+----------+---------------+
[07/15 18:52:40     53s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[07/15 18:52:40     53s] (I)      +-------+---------+----------+---------------+
[07/15 18:52:40     53s] (I)      |     1 |       0 |        0 |         0.00% |
[07/15 18:52:40     53s] (I)      |     2 |   42930 |     6090 |        14.19% |
[07/15 18:52:40     53s] (I)      |     3 |   42768 |        0 |         0.00% |
[07/15 18:52:40     53s] (I)      |     4 |   42930 |        0 |         0.00% |
[07/15 18:52:40     53s] (I)      +-------+---------+----------+---------------+
[07/15 18:52:40     53s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2057.07 MB )
[07/15 18:52:40     53s] (I)      Reset routing kernel
[07/15 18:52:40     53s] (I)      Started Global Routing ( Curr Mem: 2057.07 MB )
[07/15 18:52:40     53s] (I)      totalPins=4864  totalGlobalPin=4743 (97.51%)
[07/15 18:52:40     53s] (I)      total 2D Cap : 122538 = (42768 H, 79770 V)
[07/15 18:52:40     53s] [NR-eGR] Layer group 1: route 1253 net(s) in layer range [2, 4]
[07/15 18:52:40     53s] (I)      
[07/15 18:52:40     53s] (I)      ============  Phase 1a Route ============
[07/15 18:52:40     53s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[07/15 18:52:40     53s] (I)      Usage: 10912 = (5790 H, 5122 V) = (13.54% H, 6.42% V) = (2.594e+04um H, 2.295e+04um V)
[07/15 18:52:40     53s] (I)      
[07/15 18:52:40     53s] (I)      ============  Phase 1b Route ============
[07/15 18:52:40     53s] (I)      Usage: 10912 = (5790 H, 5122 V) = (13.54% H, 6.42% V) = (2.594e+04um H, 2.295e+04um V)
[07/15 18:52:40     53s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.888576e+04um
[07/15 18:52:40     53s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[07/15 18:52:40     53s] (I)      Congestion threshold : each 60.00, sum 90.00
[07/15 18:52:40     53s] (I)      
[07/15 18:52:40     53s] (I)      ============  Phase 1c Route ============
[07/15 18:52:40     53s] (I)      Usage: 10912 = (5790 H, 5122 V) = (13.54% H, 6.42% V) = (2.594e+04um H, 2.295e+04um V)
[07/15 18:52:40     53s] (I)      
[07/15 18:52:40     53s] (I)      ============  Phase 1d Route ============
[07/15 18:52:40     53s] (I)      Usage: 10912 = (5790 H, 5122 V) = (13.54% H, 6.42% V) = (2.594e+04um H, 2.295e+04um V)
[07/15 18:52:40     53s] (I)      
[07/15 18:52:40     53s] (I)      ============  Phase 1e Route ============
[07/15 18:52:40     53s] (I)      Usage: 10912 = (5790 H, 5122 V) = (13.54% H, 6.42% V) = (2.594e+04um H, 2.295e+04um V)
[07/15 18:52:40     53s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.888576e+04um
[07/15 18:52:40     53s] (I)      
[07/15 18:52:40     53s] (I)      ============  Phase 1l Route ============
[07/15 18:52:40     53s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[07/15 18:52:40     53s] (I)      Layer  2:      36109      6599         3        4016       37960    ( 9.57%) 
[07/15 18:52:40     53s] (I)      Layer  3:      42336      5856         1           0       42336    ( 0.00%) 
[07/15 18:52:40     53s] (I)      Layer  4:      42135       433         0           0       41976    ( 0.00%) 
[07/15 18:52:40     53s] (I)      Total:        120580     12888         4        4016      122272    ( 3.18%) 
[07/15 18:52:40     53s] (I)      
[07/15 18:52:40     53s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[07/15 18:52:40     53s] [NR-eGR]                        OverCon            
[07/15 18:52:40     53s] [NR-eGR]                         #Gcell     %Gcell
[07/15 18:52:40     53s] [NR-eGR]        Layer               (1)    OverCon
[07/15 18:52:40     53s] [NR-eGR] ----------------------------------------------
[07/15 18:52:40     53s] [NR-eGR]    MET1 ( 1)         0( 0.00%)   ( 0.00%) 
[07/15 18:52:40     53s] [NR-eGR]    MET2 ( 2)         3( 0.06%)   ( 0.06%) 
[07/15 18:52:40     53s] [NR-eGR]    MET3 ( 3)         1( 0.02%)   ( 0.02%) 
[07/15 18:52:40     53s] [NR-eGR]    MET4 ( 4)         0( 0.00%)   ( 0.00%) 
[07/15 18:52:40     53s] [NR-eGR] ----------------------------------------------
[07/15 18:52:40     53s] [NR-eGR]        Total         4( 0.03%)   ( 0.03%) 
[07/15 18:52:40     53s] [NR-eGR] 
[07/15 18:52:40     53s] (I)      Finished Global Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2065.08 MB )
[07/15 18:52:40     53s] (I)      total 2D Cap : 122538 = (42768 H, 79770 V)
[07/15 18:52:40     53s] [NR-eGR] Overflow after Early Global Route 0.02% H + 0.00% V
[07/15 18:52:40     53s] Early Global Route congestion estimation runtime: 0.03 seconds, mem = 2065.1M
[07/15 18:52:40     53s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.030, REAL:0.033, MEM:2065.1M, EPOCH TIME: 1721083960.930792
[07/15 18:52:40     53s] OPERPROF: Starting HotSpotCal at level 1, MEM:2065.1M, EPOCH TIME: 1721083960.930832
[07/15 18:52:40     53s] [hotspot] +------------+---------------+---------------+
[07/15 18:52:40     53s] [hotspot] |            |   max hotspot | total hotspot |
[07/15 18:52:40     53s] [hotspot] +------------+---------------+---------------+
[07/15 18:52:40     53s] [hotspot] | normalized |          0.00 |          0.00 |
[07/15 18:52:40     53s] [hotspot] +------------+---------------+---------------+
[07/15 18:52:40     53s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[07/15 18:52:40     53s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[07/15 18:52:40     53s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.001, MEM:2081.1M, EPOCH TIME: 1721083960.931419
[07/15 18:52:40     53s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:2081.1M, EPOCH TIME: 1721083960.931531
[07/15 18:52:40     53s] Starting Early Global Route wiring: mem = 2081.1M
[07/15 18:52:40     53s] (I)      ============= Track Assignment ============
[07/15 18:52:40     53s] (I)      Started Track Assignment (1T) ( Curr Mem: 2081.08 MB )
[07/15 18:52:40     53s] (I)      Initialize Track Assignment ( max pin layer : 6 )
[07/15 18:52:40     53s] (I)      Run Multi-thread track assignment
[07/15 18:52:40     53s] (I)      Finished Track Assignment (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2081.08 MB )
[07/15 18:52:40     53s] (I)      Started Export ( Curr Mem: 2081.08 MB )
[07/15 18:52:40     53s] [NR-eGR]                 Length (um)   Vias 
[07/15 18:52:40     53s] [NR-eGR] -----------------------------------
[07/15 18:52:40     53s] [NR-eGR]  MET1    (1H)             0   4784 
[07/15 18:52:40     53s] [NR-eGR]  MET2    (2V)         22990   6589 
[07/15 18:52:40     53s] [NR-eGR]  MET3    (3H)         26569    330 
[07/15 18:52:40     53s] [NR-eGR]  MET4    (4V)          2135      0 
[07/15 18:52:40     53s] [NR-eGR]  METTP   (5H)             0      0 
[07/15 18:52:40     53s] [NR-eGR]  METTPL  (6V)             0      0 
[07/15 18:52:40     53s] [NR-eGR] -----------------------------------
[07/15 18:52:40     53s] [NR-eGR]          Total        51694  11703 
[07/15 18:52:40     53s] [NR-eGR] --------------------------------------------------------------------------
[07/15 18:52:40     53s] [NR-eGR] Total half perimeter of net bounding box: 41400um
[07/15 18:52:40     53s] [NR-eGR] Total length: 51694um, number of vias: 11703
[07/15 18:52:40     53s] [NR-eGR] --------------------------------------------------------------------------
[07/15 18:52:40     53s] [NR-eGR] Total eGR-routed clock nets wire length: 3499um, number of vias: 899
[07/15 18:52:40     53s] [NR-eGR] --------------------------------------------------------------------------
[07/15 18:52:40     53s] (I)      Finished Export ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2081.08 MB )
[07/15 18:52:40     53s] Early Global Route wiring runtime: 0.02 seconds, mem = 2081.1M
[07/15 18:52:40     53s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.020, REAL:0.017, MEM:2081.1M, EPOCH TIME: 1721083960.948062
[07/15 18:52:40     53s] 0 delay mode for cte disabled.
[07/15 18:52:40     53s] SKP cleared!
[07/15 18:52:40     53s] 
[07/15 18:52:40     53s] *** Finished incrementalPlace (cpu=0:00:02.0, real=0:00:02.0)***
[07/15 18:52:40     53s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2081.1M, EPOCH TIME: 1721083960.957122
[07/15 18:52:40     53s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:52:40     53s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:52:40     53s] All LLGs are deleted
[07/15 18:52:40     53s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:52:40     53s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:52:40     53s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2081.1M, EPOCH TIME: 1721083960.957204
[07/15 18:52:40     53s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2081.1M, EPOCH TIME: 1721083960.957251
[07/15 18:52:40     53s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:2081.1M, EPOCH TIME: 1721083960.957657
[07/15 18:52:40     53s] Start to check current routing status for nets...
[07/15 18:52:40     53s] All nets are already routed correctly.
[07/15 18:52:40     53s] End to check current routing status for nets (mem=2081.1M)
[07/15 18:52:40     53s] Extraction called for design 'aska_dig' of instances=1219 and nets=1280 using extraction engine 'preRoute' .
[07/15 18:52:40     53s] PreRoute RC Extraction called for design aska_dig.
[07/15 18:52:40     53s] RC Extraction called in multi-corner(2) mode.
[07/15 18:52:40     53s] RCMode: PreRoute
[07/15 18:52:40     53s]       RC Corner Indexes            0       1   
[07/15 18:52:40     53s] Capacitance Scaling Factor   : 1.00000 1.00000 
[07/15 18:52:40     53s] Resistance Scaling Factor    : 1.00000 1.00000 
[07/15 18:52:40     53s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[07/15 18:52:40     53s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[07/15 18:52:40     53s] Shrink Factor                : 1.00000
[07/15 18:52:40     53s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[07/15 18:52:40     53s] Using capacitance table file ...
[07/15 18:52:40     53s] 
[07/15 18:52:40     53s] Trim Metal Layers:
[07/15 18:52:40     53s] LayerId::1 widthSet size::4
[07/15 18:52:40     53s] LayerId::2 widthSet size::4
[07/15 18:52:40     53s] LayerId::3 widthSet size::4
[07/15 18:52:40     53s] LayerId::4 widthSet size::4
[07/15 18:52:40     53s] LayerId::5 widthSet size::4
[07/15 18:52:40     53s] LayerId::6 widthSet size::2
[07/15 18:52:40     53s] Updating RC grid for preRoute extraction ...
[07/15 18:52:40     53s] eee: pegSigSF::1.070000
[07/15 18:52:40     53s] Initializing multi-corner capacitance tables ... 
[07/15 18:52:40     53s] Initializing multi-corner resistance tables ...
[07/15 18:52:40     53s] eee: l::1 avDens::0.108776 usedTrk::522.126518 availTrk::4800.000000 sigTrk::522.126518
[07/15 18:52:40     53s] eee: l::2 avDens::0.127626 usedTrk::571.766003 availTrk::4480.000000 sigTrk::571.766003
[07/15 18:52:40     53s] eee: l::3 avDens::0.157924 usedTrk::593.793748 availTrk::3760.000000 sigTrk::593.793748
[07/15 18:52:40     53s] eee: l::4 avDens::0.017443 usedTrk::48.841518 availTrk::2800.000000 sigTrk::48.841518
[07/15 18:52:40     53s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 18:52:40     53s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 18:52:40     53s] {RT max_rc 0 4 4 0}
[07/15 18:52:40     53s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.041304 aWlH=0.000000 lMod=0 pMax=0.824200 pMod=82 wcR=0.333300 newSi=0.001600 wHLS=0.833250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[07/15 18:52:40     53s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2081.082M)
[07/15 18:52:41     53s] Compute RC Scale Done ...
[07/15 18:52:41     53s] **optDesign ... cpu = 0:00:07, real = 0:00:07, mem = 1569.5M, totSessionCpu=0:00:54 **
[07/15 18:52:41     53s] AAE_INFO: opIsDesignInPostRouteState() is 0
[07/15 18:52:41     53s] #################################################################################
[07/15 18:52:41     53s] # Design Stage: PreRoute
[07/15 18:52:41     53s] # Design Name: aska_dig
[07/15 18:52:41     53s] # Design Mode: 180nm
[07/15 18:52:41     53s] # Analysis Mode: MMMC Non-OCV 
[07/15 18:52:41     53s] # Parasitics Mode: No SPEF/RCDB 
[07/15 18:52:41     53s] # Signoff Settings: SI Off 
[07/15 18:52:41     53s] #################################################################################
[07/15 18:52:41     53s] Calculate delays in BcWc mode...
[07/15 18:52:41     53s] Topological Sorting (REAL = 0:00:00.0, MEM = 2085.2M, InitMEM = 2085.2M)
[07/15 18:52:41     53s] Start delay calculation (fullDC) (1 T). (MEM=2085.18)
[07/15 18:52:41     53s] End AAE Lib Interpolated Model. (MEM=2096.7 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 18:52:41     54s] Total number of fetched objects 1253
[07/15 18:52:41     54s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 18:52:41     54s] End delay calculation. (MEM=2120.39 CPU=0:00:00.1 REAL=0:00:00.0)
[07/15 18:52:41     54s] End delay calculation (fullDC). (MEM=2120.39 CPU=0:00:00.2 REAL=0:00:00.0)
[07/15 18:52:41     54s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 2120.4M) ***
[07/15 18:52:41     54s] *** IncrReplace #1 [finish] (place_opt_design #2) : cpu/real = 0:00:02.3/0:00:02.3 (1.0), totSession cpu/real = 0:00:54.1/0:09:38.1 (0.1), mem = 2120.4M
[07/15 18:52:41     54s] 
[07/15 18:52:41     54s] =============================================================================================
[07/15 18:52:41     54s]  Step TAT Report : IncrReplace #1 / place_opt_design #2                         21.18-s099_1
[07/15 18:52:41     54s] =============================================================================================
[07/15 18:52:41     54s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/15 18:52:41     54s] ---------------------------------------------------------------------------------------------
[07/15 18:52:41     54s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:52:41     54s] [ ExtractRC              ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    1.0
[07/15 18:52:41     54s] [ TimingUpdate           ]      4   0:00:00.1  (   2.3 % )     0:00:00.1 /  0:00:00.1    1.1
[07/15 18:52:41     54s] [ FullDelayCalc          ]      1   0:00:00.2  (   8.2 % )     0:00:00.2 /  0:00:00.2    1.0
[07/15 18:52:41     54s] [ MISC                   ]          0:00:02.1  (  88.3 % )     0:00:02.1 /  0:00:02.0    1.0
[07/15 18:52:41     54s] ---------------------------------------------------------------------------------------------
[07/15 18:52:41     54s]  IncrReplace #1 TOTAL               0:00:02.3  ( 100.0 % )     0:00:02.3 /  0:00:02.3    1.0
[07/15 18:52:41     54s] ---------------------------------------------------------------------------------------------
[07/15 18:52:41     54s] 
[07/15 18:52:41     54s] *** Timing Is met
[07/15 18:52:41     54s] *** Check timing (0:00:00.0)
[07/15 18:52:41     54s] *** Timing Is met
[07/15 18:52:41     54s] *** Check timing (0:00:00.0)
[07/15 18:52:41     54s] GigaOpt Checkpoint: Internal reclaim -noViewPrune -rebufferOnly -costCleanup -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -force -numThreads 1 -preCTS
[07/15 18:52:41     54s] Info: 2 clock nets excluded from IPO operation.
[07/15 18:52:41     54s] ### Creating LA Mngr. totSessionCpu=0:00:54.1 mem=2136.4M
[07/15 18:52:41     54s] ### Creating LA Mngr, finished. totSessionCpu=0:00:54.1 mem=2136.4M
[07/15 18:52:41     54s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[07/15 18:52:41     54s] ### Creating PhyDesignMc. totSessionCpu=0:00:54.1 mem=2155.5M
[07/15 18:52:41     54s] OPERPROF: Starting DPlace-Init at level 1, MEM:2155.5M, EPOCH TIME: 1721083961.313042
[07/15 18:52:41     54s] Processing tracks to init pin-track alignment.
[07/15 18:52:41     54s] z: 2, totalTracks: 1
[07/15 18:52:41     54s] z: 4, totalTracks: 1
[07/15 18:52:41     54s] z: 6, totalTracks: 1
[07/15 18:52:41     54s] #spOpts: N=180 minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 18:52:41     54s] All LLGs are deleted
[07/15 18:52:41     54s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:52:41     54s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:52:41     54s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2155.5M, EPOCH TIME: 1721083961.314225
[07/15 18:52:41     54s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2155.5M, EPOCH TIME: 1721083961.314306
[07/15 18:52:41     54s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2155.5M, EPOCH TIME: 1721083961.314533
[07/15 18:52:41     54s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:52:41     54s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:52:41     54s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2155.5M, EPOCH TIME: 1721083961.314738
[07/15 18:52:41     54s] Max number of tech site patterns supported in site array is 256.
[07/15 18:52:41     54s] Core basic site is core_ji3v
[07/15 18:52:41     54s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2155.5M, EPOCH TIME: 1721083961.323308
[07/15 18:52:41     54s] After signature check, allow fast init is true, keep pre-filter is true.
[07/15 18:52:41     54s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/15 18:52:41     54s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:2155.5M, EPOCH TIME: 1721083961.323506
[07/15 18:52:41     54s] Fast DP-INIT is on for default
[07/15 18:52:41     54s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[07/15 18:52:41     54s] Atter site array init, number of instance map data is 0.
[07/15 18:52:41     54s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.009, MEM:2155.5M, EPOCH TIME: 1721083961.323905
[07/15 18:52:41     54s] 
[07/15 18:52:41     54s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:52:41     54s] OPERPROF:     Starting CMU at level 3, MEM:2155.5M, EPOCH TIME: 1721083961.324072
[07/15 18:52:41     54s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2155.5M, EPOCH TIME: 1721083961.324175
[07/15 18:52:41     54s] 
[07/15 18:52:41     54s] Bad Lib Cell Checking (CMU) is done! (0)
[07/15 18:52:41     54s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:2155.5M, EPOCH TIME: 1721083961.324333
[07/15 18:52:41     54s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2155.5M, EPOCH TIME: 1721083961.324378
[07/15 18:52:41     54s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2171.5M, EPOCH TIME: 1721083961.324690
[07/15 18:52:41     54s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2171.5MB).
[07/15 18:52:41     54s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.012, MEM:2171.5M, EPOCH TIME: 1721083961.324862
[07/15 18:52:41     54s] TotalInstCnt at PhyDesignMc Initialization: 1219
[07/15 18:52:41     54s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:54.1 mem=2171.5M
[07/15 18:52:41     54s] Begin: Area Reclaim Optimization
[07/15 18:52:41     54s] *** AreaOpt #2 [begin] (place_opt_design #2) : totSession cpu/real = 0:00:54.1/0:09:38.1 (0.1), mem = 2171.5M
[07/15 18:52:41     54s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.6155.14
[07/15 18:52:41     54s] ### Creating RouteCongInterface, started
[07/15 18:52:41     54s] 
[07/15 18:52:41     54s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.8500} 
[07/15 18:52:41     54s] 
[07/15 18:52:41     54s] #optDebug: {0, 1.000}
[07/15 18:52:41     54s] ### Creating RouteCongInterface, finished
[07/15 18:52:41     54s] ### Creating LA Mngr. totSessionCpu=0:00:54.1 mem=2171.5M
[07/15 18:52:41     54s] ### Creating LA Mngr, finished. totSessionCpu=0:00:54.1 mem=2171.5M
[07/15 18:52:41     54s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2171.5M, EPOCH TIME: 1721083961.404727
[07/15 18:52:41     54s] Found 0 hard placement blockage before merging.
[07/15 18:52:41     54s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2171.5M, EPOCH TIME: 1721083961.404811
[07/15 18:52:41     54s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 60.22
[07/15 18:52:41     54s] +---------+---------+--------+--------+------------+--------+
[07/15 18:52:41     54s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[07/15 18:52:41     54s] +---------+---------+--------+--------+------------+--------+
[07/15 18:52:41     54s] |   60.22%|        -|   0.000|   0.000|   0:00:00.0| 2171.5M|
[07/15 18:52:41     54s] #optDebug: <stH: 4.4800 MiSeL: 74.5950>
[07/15 18:52:42     54s] |   60.20%|        2|   0.000|   0.000|   0:00:01.0| 2209.6M|
[07/15 18:52:42     54s] #optDebug: <stH: 4.4800 MiSeL: 74.5950>
[07/15 18:52:42     54s] +---------+---------+--------+--------+------------+--------+
[07/15 18:52:42     54s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 60.20
[07/15 18:52:42     54s] 
[07/15 18:52:42     54s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[07/15 18:52:42     54s] --------------------------------------------------------------
[07/15 18:52:42     54s] |                                   | Total     | Sequential |
[07/15 18:52:42     54s] --------------------------------------------------------------
[07/15 18:52:42     54s] | Num insts resized                 |       0  |       0    |
[07/15 18:52:42     54s] | Num insts undone                  |       0  |       0    |
[07/15 18:52:42     54s] | Num insts Downsized               |       0  |       0    |
[07/15 18:52:42     54s] | Num insts Samesized               |       0  |       0    |
[07/15 18:52:42     54s] | Num insts Upsized                 |       0  |       0    |
[07/15 18:52:42     54s] | Num multiple commits+uncommits    |       0  |       -    |
[07/15 18:52:42     54s] --------------------------------------------------------------
[07/15 18:52:42     54s] 
[07/15 18:52:42     54s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[07/15 18:52:42     54s] End: Core Area Reclaim Optimization (cpu = 0:00:00.8) (real = 0:00:01.0) **
[07/15 18:52:42     54s] Deleting 0 temporary hard placement blockage(s).
[07/15 18:52:42     54s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.6155.14
[07/15 18:52:42     54s] *** AreaOpt #2 [finish] (place_opt_design #2) : cpu/real = 0:00:00.8/0:00:00.7 (1.0), totSession cpu/real = 0:00:54.9/0:09:38.9 (0.1), mem = 2209.6M
[07/15 18:52:42     54s] 
[07/15 18:52:42     54s] =============================================================================================
[07/15 18:52:42     54s]  Step TAT Report : AreaOpt #2 / place_opt_design #2                             21.18-s099_1
[07/15 18:52:42     54s] =============================================================================================
[07/15 18:52:42     54s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/15 18:52:42     54s] ---------------------------------------------------------------------------------------------
[07/15 18:52:42     54s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:52:42     54s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:52:42     54s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:52:42     54s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:52:42     54s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:52:42     54s] [ OptimizationStep       ]      1   0:00:00.0  (   0.6 % )     0:00:00.7 /  0:00:00.7    1.0
[07/15 18:52:42     54s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.5 % )     0:00:00.7 /  0:00:00.7    1.0
[07/15 18:52:42     54s] [ OptGetWeight           ]     17   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:52:42     54s] [ OptEval                ]     17   0:00:00.6  (  75.3 % )     0:00:00.6 /  0:00:00.6    1.0
[07/15 18:52:42     54s] [ OptCommit              ]     17   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    0.9
[07/15 18:52:42     54s] [ PostCommitDelayUpdate  ]     17   0:00:00.0  (   0.8 % )     0:00:00.1 /  0:00:00.1    1.0
[07/15 18:52:42     54s] [ IncrDelayCalc          ]      6   0:00:00.1  (   7.4 % )     0:00:00.1 /  0:00:00.1    0.9
[07/15 18:52:42     54s] [ IncrTimingUpdate       ]      2   0:00:00.0  (   2.6 % )     0:00:00.0 /  0:00:00.0    1.0
[07/15 18:52:42     54s] [ MISC                   ]          0:00:00.1  (   9.9 % )     0:00:00.1 /  0:00:00.1    1.2
[07/15 18:52:42     54s] ---------------------------------------------------------------------------------------------
[07/15 18:52:42     54s]  AreaOpt #2 TOTAL                   0:00:00.7  ( 100.0 % )     0:00:00.7 /  0:00:00.8    1.0
[07/15 18:52:42     54s] ---------------------------------------------------------------------------------------------
[07/15 18:52:42     54s] 
[07/15 18:52:42     54s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2190.6M, EPOCH TIME: 1721083962.078660
[07/15 18:52:42     54s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1218).
[07/15 18:52:42     54s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:52:42     54s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:52:42     54s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:52:42     54s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.003, MEM:2110.6M, EPOCH TIME: 1721083962.081273
[07/15 18:52:42     54s] TotalInstCnt at PhyDesignMc Destruction: 1218
[07/15 18:52:42     54s] End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=2110.55M, totSessionCpu=0:00:55).
[07/15 18:52:42     54s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[07/15 18:52:42     54s] Info: 2 clock nets excluded from IPO operation.
[07/15 18:52:42     54s] ### Creating LA Mngr. totSessionCpu=0:00:54.9 mem=2110.6M
[07/15 18:52:42     54s] ### Creating LA Mngr, finished. totSessionCpu=0:00:54.9 mem=2110.6M
[07/15 18:52:42     54s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[07/15 18:52:42     54s] ### Creating PhyDesignMc. totSessionCpu=0:00:54.9 mem=2167.8M
[07/15 18:52:42     54s] OPERPROF: Starting DPlace-Init at level 1, MEM:2167.8M, EPOCH TIME: 1721083962.086077
[07/15 18:52:42     54s] Processing tracks to init pin-track alignment.
[07/15 18:52:42     54s] z: 2, totalTracks: 1
[07/15 18:52:42     54s] z: 4, totalTracks: 1
[07/15 18:52:42     54s] z: 6, totalTracks: 1
[07/15 18:52:42     54s] #spOpts: N=180 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 18:52:42     54s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2167.8M, EPOCH TIME: 1721083962.087461
[07/15 18:52:42     54s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:52:42     54s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:52:42     54s] 
[07/15 18:52:42     54s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:52:42     54s] OPERPROF:     Starting CMU at level 3, MEM:2167.8M, EPOCH TIME: 1721083962.096504
[07/15 18:52:42     54s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2167.8M, EPOCH TIME: 1721083962.096634
[07/15 18:52:42     54s] 
[07/15 18:52:42     54s] Bad Lib Cell Checking (CMU) is done! (0)
[07/15 18:52:42     54s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:2167.8M, EPOCH TIME: 1721083962.096803
[07/15 18:52:42     54s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2167.8M, EPOCH TIME: 1721083962.096849
[07/15 18:52:42     54s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2167.8M, EPOCH TIME: 1721083962.096974
[07/15 18:52:42     54s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2167.8MB).
[07/15 18:52:42     54s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.011, MEM:2167.8M, EPOCH TIME: 1721083962.097149
[07/15 18:52:42     54s] TotalInstCnt at PhyDesignMc Initialization: 1218
[07/15 18:52:42     54s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:54.9 mem=2167.8M
[07/15 18:52:42     54s] Begin: Area Reclaim Optimization
[07/15 18:52:42     54s] *** AreaOpt #3 [begin] (place_opt_design #2) : totSession cpu/real = 0:00:54.9/0:09:38.9 (0.1), mem = 2167.8M
[07/15 18:52:42     54s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.6155.15
[07/15 18:52:42     54s] ### Creating RouteCongInterface, started
[07/15 18:52:42     54s] 
[07/15 18:52:42     54s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.7956} 
[07/15 18:52:42     54s] 
[07/15 18:52:42     54s] #optDebug: {0, 1.000}
[07/15 18:52:42     54s] ### Creating RouteCongInterface, finished
[07/15 18:52:42     54s] ### Creating LA Mngr. totSessionCpu=0:00:54.9 mem=2167.8M
[07/15 18:52:42     54s] ### Creating LA Mngr, finished. totSessionCpu=0:00:54.9 mem=2167.8M
[07/15 18:52:42     54s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2167.8M, EPOCH TIME: 1721083962.178361
[07/15 18:52:42     54s] Found 0 hard placement blockage before merging.
[07/15 18:52:42     54s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2167.8M, EPOCH TIME: 1721083962.178470
[07/15 18:52:42     54s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 60.20
[07/15 18:52:42     54s] +---------+---------+--------+--------+------------+--------+
[07/15 18:52:42     54s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[07/15 18:52:42     54s] +---------+---------+--------+--------+------------+--------+
[07/15 18:52:42     54s] |   60.20%|        -|   0.000|   0.000|   0:00:00.0| 2167.8M|
[07/15 18:52:42     54s] #optDebug: <stH: 4.4800 MiSeL: 74.5950>
[07/15 18:52:42     54s] |   60.20%|        0|   0.000|   0.000|   0:00:00.0| 2167.8M|
[07/15 18:52:42     55s] |   60.20%|        0|   0.000|   0.000|   0:00:00.0| 2167.8M|
[07/15 18:52:42     55s] |   60.20%|        0|   0.000|   0.000|   0:00:00.0| 2167.8M|
[07/15 18:52:42     55s] #optDebug: <stH: 4.4800 MiSeL: 74.5950>
[07/15 18:52:42     55s] #optDebug: RTR_SNLTF <10.0000 4.4800> <44.8000> 
[07/15 18:52:42     55s] |   60.20%|        0|   0.000|   0.000|   0:00:00.0| 2167.8M|
[07/15 18:52:42     55s] +---------+---------+--------+--------+------------+--------+
[07/15 18:52:42     55s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 60.20
[07/15 18:52:42     55s] 
[07/15 18:52:42     55s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[07/15 18:52:42     55s] --------------------------------------------------------------
[07/15 18:52:42     55s] |                                   | Total     | Sequential |
[07/15 18:52:42     55s] --------------------------------------------------------------
[07/15 18:52:42     55s] | Num insts resized                 |       0  |       0    |
[07/15 18:52:42     55s] | Num insts undone                  |       0  |       0    |
[07/15 18:52:42     55s] | Num insts Downsized               |       0  |       0    |
[07/15 18:52:42     55s] | Num insts Samesized               |       0  |       0    |
[07/15 18:52:42     55s] | Num insts Upsized                 |       0  |       0    |
[07/15 18:52:42     55s] | Num multiple commits+uncommits    |       0  |       -    |
[07/15 18:52:42     55s] --------------------------------------------------------------
[07/15 18:52:42     55s] 
[07/15 18:52:42     55s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[07/15 18:52:42     55s] End: Core Area Reclaim Optimization (cpu = 0:00:00.2) (real = 0:00:00.0) **
[07/15 18:52:42     55s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2167.8M, EPOCH TIME: 1721083962.248606
[07/15 18:52:42     55s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1218).
[07/15 18:52:42     55s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:52:42     55s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:52:42     55s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:52:42     55s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.002, MEM:2167.8M, EPOCH TIME: 1721083962.250680
[07/15 18:52:42     55s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2167.8M, EPOCH TIME: 1721083962.251474
[07/15 18:52:42     55s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2167.8M, EPOCH TIME: 1721083962.251569
[07/15 18:52:42     55s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2167.8M, EPOCH TIME: 1721083962.252731
[07/15 18:52:42     55s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:52:42     55s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:52:42     55s] 
[07/15 18:52:42     55s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:52:42     55s] OPERPROF:       Starting CMU at level 4, MEM:2167.8M, EPOCH TIME: 1721083962.261706
[07/15 18:52:42     55s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:2167.8M, EPOCH TIME: 1721083962.261816
[07/15 18:52:42     55s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.010, REAL:0.009, MEM:2167.8M, EPOCH TIME: 1721083962.261973
[07/15 18:52:42     55s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2167.8M, EPOCH TIME: 1721083962.262021
[07/15 18:52:42     55s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2167.8M, EPOCH TIME: 1721083962.262147
[07/15 18:52:42     55s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2167.8M, EPOCH TIME: 1721083962.262271
[07/15 18:52:42     55s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:2167.8M, EPOCH TIME: 1721083962.262346
[07/15 18:52:42     55s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.010, REAL:0.011, MEM:2167.8M, EPOCH TIME: 1721083962.262465
[07/15 18:52:42     55s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.010, REAL:0.011, MEM:2167.8M, EPOCH TIME: 1721083962.262503
[07/15 18:52:42     55s] TDRefine: refinePlace mode is spiral
[07/15 18:52:42     55s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.6155.6
[07/15 18:52:42     55s] OPERPROF: Starting RefinePlace at level 1, MEM:2167.8M, EPOCH TIME: 1721083962.262559
[07/15 18:52:42     55s] *** Starting refinePlace (0:00:55.1 mem=2167.8M) ***
[07/15 18:52:42     55s] Total net bbox length = 4.139e+04 (2.289e+04 1.851e+04) (ext = 4.507e+03)
[07/15 18:52:42     55s] 
[07/15 18:52:42     55s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:52:42     55s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/15 18:52:42     55s] (I)      Default pattern map key = aska_dig_default.
[07/15 18:52:42     55s] (I)      Default pattern map key = aska_dig_default.
[07/15 18:52:42     55s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2167.8M, EPOCH TIME: 1721083962.263783
[07/15 18:52:42     55s] Starting refinePlace ...
[07/15 18:52:42     55s] (I)      Default pattern map key = aska_dig_default.
[07/15 18:52:42     55s] One DDP V2 for no tweak run.
[07/15 18:52:42     55s] 
[07/15 18:52:42     55s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[07/15 18:52:42     55s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7f48abf10ec0.
[07/15 18:52:42     55s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 0 out of 1 thread pools are available.
[07/15 18:52:42     55s] Move report: legalization moves 6 insts, mean move: 7.47 um, max move: 11.20 um spiral
[07/15 18:52:42     55s] 	Max move on inst (FE_OFC106_OFN3_n_7): (175.84, 172.48) --> (173.60, 163.52)
[07/15 18:52:42     55s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[07/15 18:52:42     55s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[07/15 18:52:42     55s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2155.8MB) @(0:00:55.1 - 0:00:55.1).
[07/15 18:52:42     55s] Move report: Detail placement moves 6 insts, mean move: 7.47 um, max move: 11.20 um 
[07/15 18:52:42     55s] 	Max move on inst (FE_OFC106_OFN3_n_7): (175.84, 172.48) --> (173.60, 163.52)
[07/15 18:52:42     55s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2155.8MB
[07/15 18:52:42     55s] Statistics of distance of Instance movement in refine placement:
[07/15 18:52:42     55s]   maximum (X+Y) =        11.20 um
[07/15 18:52:42     55s]   inst (FE_OFC106_OFN3_n_7) with max move: (175.84, 172.48) -> (173.6, 163.52)
[07/15 18:52:42     55s]   mean    (X+Y) =         7.47 um
[07/15 18:52:42     55s] Total instances flipped for legalization: 1
[07/15 18:52:42     55s] Summary Report:
[07/15 18:52:42     55s] Instances move: 6 (out of 1218 movable)
[07/15 18:52:42     55s] Instances flipped: 1
[07/15 18:52:42     55s] Mean displacement: 7.47 um
[07/15 18:52:42     55s] Max displacement: 11.20 um (Instance: FE_OFC106_OFN3_n_7) (175.84, 172.48) -> (173.6, 163.52)
[07/15 18:52:42     55s] 	Length: 4 sites, height: 1 rows, site name: core_ji3v, cell type: INJI3VX2
[07/15 18:52:42     55s] Total instances moved : 6
[07/15 18:52:42     55s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.020, REAL:0.025, MEM:2155.8M, EPOCH TIME: 1721083962.289211
[07/15 18:52:42     55s] Total net bbox length = 4.141e+04 (2.289e+04 1.852e+04) (ext = 4.507e+03)
[07/15 18:52:42     55s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2155.8MB
[07/15 18:52:42     55s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2155.8MB) @(0:00:55.1 - 0:00:55.1).
[07/15 18:52:42     55s] *** Finished refinePlace (0:00:55.1 mem=2155.8M) ***
[07/15 18:52:42     55s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.6155.6
[07/15 18:52:42     55s] OPERPROF: Finished RefinePlace at level 1, CPU:0.020, REAL:0.027, MEM:2155.8M, EPOCH TIME: 1721083962.289673
[07/15 18:52:42     55s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2155.8M, EPOCH TIME: 1721083962.292709
[07/15 18:52:42     55s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1218).
[07/15 18:52:42     55s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:52:42     55s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:52:42     55s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:52:42     55s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.002, MEM:2152.8M, EPOCH TIME: 1721083962.294845
[07/15 18:52:42     55s] *** maximum move = 11.20 um ***
[07/15 18:52:42     55s] *** Finished re-routing un-routed nets (2152.8M) ***
[07/15 18:52:42     55s] OPERPROF: Starting DPlace-Init at level 1, MEM:2152.8M, EPOCH TIME: 1721083962.295865
[07/15 18:52:42     55s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2152.8M, EPOCH TIME: 1721083962.297079
[07/15 18:52:42     55s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:52:42     55s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:52:42     55s] 
[07/15 18:52:42     55s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:52:42     55s] OPERPROF:     Starting CMU at level 3, MEM:2152.8M, EPOCH TIME: 1721083962.306198
[07/15 18:52:42     55s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2152.8M, EPOCH TIME: 1721083962.306311
[07/15 18:52:42     55s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:2152.8M, EPOCH TIME: 1721083962.306488
[07/15 18:52:42     55s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2152.8M, EPOCH TIME: 1721083962.306534
[07/15 18:52:42     55s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.010, REAL:0.000, MEM:2168.8M, EPOCH TIME: 1721083962.306822
[07/15 18:52:42     55s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2168.8M, EPOCH TIME: 1721083962.306948
[07/15 18:52:42     55s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:2168.8M, EPOCH TIME: 1721083962.307018
[07/15 18:52:42     55s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.011, MEM:2168.8M, EPOCH TIME: 1721083962.307095
[07/15 18:52:42     55s] 
[07/15 18:52:42     55s] *** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=2168.8M) ***
[07/15 18:52:42     55s] Deleting 0 temporary hard placement blockage(s).
[07/15 18:52:42     55s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.6155.15
[07/15 18:52:42     55s] *** AreaOpt #3 [finish] (place_opt_design #2) : cpu/real = 0:00:00.2/0:00:00.2 (1.0), totSession cpu/real = 0:00:55.1/0:09:39.1 (0.1), mem = 2168.8M
[07/15 18:52:42     55s] 
[07/15 18:52:42     55s] =============================================================================================
[07/15 18:52:42     55s]  Step TAT Report : AreaOpt #3 / place_opt_design #2                             21.18-s099_1
[07/15 18:52:42     55s] =============================================================================================
[07/15 18:52:42     55s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/15 18:52:42     55s] ---------------------------------------------------------------------------------------------
[07/15 18:52:42     55s] [ SlackTraversorInit     ]      1   0:00:00.0  (   3.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:52:42     55s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:52:42     55s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:52:42     55s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:52:42     55s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:52:42     55s] [ OptimizationStep       ]      1   0:00:00.0  (   4.3 % )     0:00:00.1 /  0:00:00.1    1.1
[07/15 18:52:42     55s] [ OptSingleIteration     ]      4   0:00:00.0  (   3.1 % )     0:00:00.1 /  0:00:00.0    1.0
[07/15 18:52:42     55s] [ OptGetWeight           ]     34   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:52:42     55s] [ OptEval                ]     34   0:00:00.0  (  19.3 % )     0:00:00.0 /  0:00:00.0    1.2
[07/15 18:52:42     55s] [ OptCommit              ]     34   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:52:42     55s] [ PostCommitDelayUpdate  ]     34   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:52:42     55s] [ RefinePlace            ]      1   0:00:00.1  (  30.2 % )     0:00:00.1 /  0:00:00.1    0.9
[07/15 18:52:42     55s] [ TimingUpdate           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:52:42     55s] [ MISC                   ]          0:00:00.1  (  35.6 % )     0:00:00.1 /  0:00:00.1    0.9
[07/15 18:52:42     55s] ---------------------------------------------------------------------------------------------
[07/15 18:52:42     55s]  AreaOpt #3 TOTAL                   0:00:00.2  ( 100.0 % )     0:00:00.2 /  0:00:00.2    1.0
[07/15 18:52:42     55s] ---------------------------------------------------------------------------------------------
[07/15 18:52:42     55s] 
[07/15 18:52:42     55s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2149.8M, EPOCH TIME: 1721083962.312155
[07/15 18:52:42     55s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:52:42     55s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:52:42     55s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:52:42     55s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:52:42     55s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.002, MEM:2111.8M, EPOCH TIME: 1721083962.314177
[07/15 18:52:42     55s] TotalInstCnt at PhyDesignMc Destruction: 1218
[07/15 18:52:42     55s] End: Area Reclaim Optimization (cpu=0:00:00, real=0:00:00, mem=2111.76M, totSessionCpu=0:00:55).
[07/15 18:52:42     55s] **INFO: Flow update: Design timing is met.
[07/15 18:52:42     55s] OPTC: user 20.0
[07/15 18:52:42     55s] Begin: GigaOpt postEco DRV Optimization
[07/15 18:52:42     55s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -preCTS -max_fanout
[07/15 18:52:42     55s] *** DrvOpt #1 [begin] (place_opt_design #2) : totSession cpu/real = 0:00:55.1/0:09:39.1 (0.1), mem = 2111.8M
[07/15 18:52:42     55s] Info: 2 clock nets excluded from IPO operation.
[07/15 18:52:42     55s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.6155.16
[07/15 18:52:42     55s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[07/15 18:52:42     55s] ### Creating PhyDesignMc. totSessionCpu=0:00:55.1 mem=2111.8M
[07/15 18:52:42     55s] OPERPROF: Starting DPlace-Init at level 1, MEM:2111.8M, EPOCH TIME: 1721083962.332607
[07/15 18:52:42     55s] Processing tracks to init pin-track alignment.
[07/15 18:52:42     55s] z: 2, totalTracks: 1
[07/15 18:52:42     55s] z: 4, totalTracks: 1
[07/15 18:52:42     55s] z: 6, totalTracks: 1
[07/15 18:52:42     55s] #spOpts: N=180 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 18:52:42     55s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2111.8M, EPOCH TIME: 1721083962.333805
[07/15 18:52:42     55s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:52:42     55s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:52:42     55s] 
[07/15 18:52:42     55s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:52:42     55s] OPERPROF:     Starting CMU at level 3, MEM:2111.8M, EPOCH TIME: 1721083962.342769
[07/15 18:52:42     55s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2111.8M, EPOCH TIME: 1721083962.342883
[07/15 18:52:42     55s] 
[07/15 18:52:42     55s] Bad Lib Cell Checking (CMU) is done! (0)
[07/15 18:52:42     55s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:2111.8M, EPOCH TIME: 1721083962.343041
[07/15 18:52:42     55s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2111.8M, EPOCH TIME: 1721083962.343084
[07/15 18:52:42     55s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2111.8M, EPOCH TIME: 1721083962.343218
[07/15 18:52:42     55s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2111.8MB).
[07/15 18:52:42     55s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.011, MEM:2111.8M, EPOCH TIME: 1721083962.343441
[07/15 18:52:42     55s] TotalInstCnt at PhyDesignMc Initialization: 1218
[07/15 18:52:42     55s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:55.2 mem=2111.8M
[07/15 18:52:42     55s] ### Creating RouteCongInterface, started
[07/15 18:52:42     55s] 
[07/15 18:52:42     55s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.6365} 
[07/15 18:52:42     55s] 
[07/15 18:52:42     55s] #optDebug: {0, 1.000}
[07/15 18:52:42     55s] ### Creating RouteCongInterface, finished
[07/15 18:52:42     55s] ### Creating LA Mngr. totSessionCpu=0:00:55.2 mem=2111.8M
[07/15 18:52:42     55s] ### Creating LA Mngr, finished. totSessionCpu=0:00:55.2 mem=2111.8M
[07/15 18:52:42     55s] [GPS-DRV] Optimizer parameters ============================= 
[07/15 18:52:42     55s] [GPS-DRV] maxDensity (design): 0.95
[07/15 18:52:42     55s] [GPS-DRV] maxLocalDensity: 0.98
[07/15 18:52:42     55s] [GPS-DRV] MaxBufDistForPlaceBlk: 896 Microns
[07/15 18:52:42     55s] [GPS-DRV] All active and enabled setup views
[07/15 18:52:42     55s] [GPS-DRV]     slow_functional_mode
[07/15 18:52:42     55s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[07/15 18:52:42     55s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[07/15 18:52:42     55s] [GPS-DRV] maxFanoutLoad on
[07/15 18:52:42     55s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[07/15 18:52:42     55s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[07/15 18:52:42     55s] [GPS-DRV] timing-driven DRV settings {0 0 0 0 0 0}
[07/15 18:52:42     55s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2169.0M, EPOCH TIME: 1721083962.435274
[07/15 18:52:42     55s] Found 0 hard placement blockage before merging.
[07/15 18:52:42     55s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2169.0M, EPOCH TIME: 1721083962.435356
[07/15 18:52:42     55s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[07/15 18:52:42     55s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[07/15 18:52:42     55s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[07/15 18:52:42     55s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[07/15 18:52:42     55s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[07/15 18:52:42     55s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[07/15 18:52:42     55s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.06|     0.00|       0|       0|       0| 60.20%|          |         |
[07/15 18:52:42     55s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[07/15 18:52:42     55s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.06|     0.00|       1|       0|       1| 60.22%| 0:00:00.0|  2191.7M|
[07/15 18:52:42     55s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[07/15 18:52:42     55s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.06|     0.00|       0|       0|       0| 60.22%| 0:00:00.0|  2191.7M|
[07/15 18:52:42     55s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[07/15 18:52:42     55s] 
[07/15 18:52:42     55s] *** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=2191.7M) ***
[07/15 18:52:42     55s] 
[07/15 18:52:42     55s] Deleting 0 temporary hard placement blockage(s).
[07/15 18:52:42     55s] Total-nets :: 1253, Stn-nets :: 0, ratio :: 0 %, Total-len 51708.6, Stn-len 0
[07/15 18:52:42     55s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2172.6M, EPOCH TIME: 1721083962.497304
[07/15 18:52:42     55s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1219).
[07/15 18:52:42     55s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:52:42     55s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:52:42     55s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:52:42     55s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.002, MEM:2115.6M, EPOCH TIME: 1721083962.499540
[07/15 18:52:42     55s] TotalInstCnt at PhyDesignMc Destruction: 1219
[07/15 18:52:42     55s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.6155.16
[07/15 18:52:42     55s] *** DrvOpt #1 [finish] (place_opt_design #2) : cpu/real = 0:00:00.2/0:00:00.2 (1.0), totSession cpu/real = 0:00:55.3/0:09:39.3 (0.1), mem = 2115.6M
[07/15 18:52:42     55s] 
[07/15 18:52:42     55s] =============================================================================================
[07/15 18:52:42     55s]  Step TAT Report : DrvOpt #1 / place_opt_design #2                              21.18-s099_1
[07/15 18:52:42     55s] =============================================================================================
[07/15 18:52:42     55s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/15 18:52:42     55s] ---------------------------------------------------------------------------------------------
[07/15 18:52:42     55s] [ SlackTraversorInit     ]      1   0:00:00.0  (   3.8 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:52:42     55s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:52:42     55s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   8.7 % )     0:00:00.0 /  0:00:00.0    1.4
[07/15 18:52:42     55s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:52:42     55s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:52:42     55s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:52:42     55s] [ OptimizationStep       ]      1   0:00:00.0  (   0.3 % )     0:00:00.1 /  0:00:00.1    1.1
[07/15 18:52:42     55s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.9
[07/15 18:52:42     55s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:52:42     55s] [ OptEval                ]      1   0:00:00.0  (   9.9 % )     0:00:00.0 /  0:00:00.0    0.6
[07/15 18:52:42     55s] [ OptCommit              ]      1   0:00:00.0  (   1.7 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:52:42     55s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    1.1
[07/15 18:52:42     55s] [ IncrDelayCalc          ]      4   0:00:00.0  (  10.1 % )     0:00:00.0 /  0:00:00.0    0.6
[07/15 18:52:42     55s] [ DrvFindVioNets         ]      3   0:00:00.0  (   2.9 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:52:42     55s] [ DrvComputeSummary      ]      3   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:52:42     55s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   4.6 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:52:42     55s] [ MISC                   ]          0:00:00.1  (  53.5 % )     0:00:00.1 /  0:00:00.1    0.9
[07/15 18:52:42     55s] ---------------------------------------------------------------------------------------------
[07/15 18:52:42     55s]  DrvOpt #1 TOTAL                    0:00:00.2  ( 100.0 % )     0:00:00.2 /  0:00:00.2    1.0
[07/15 18:52:42     55s] ---------------------------------------------------------------------------------------------
[07/15 18:52:42     55s] 
[07/15 18:52:42     55s] End: GigaOpt postEco DRV Optimization
[07/15 18:52:42     55s] **INFO: Flow update: Design timing is met.
[07/15 18:52:42     55s] Running refinePlace -preserveRouting true -hardFence false
[07/15 18:52:42     55s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2115.6M, EPOCH TIME: 1721083962.501326
[07/15 18:52:42     55s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2115.6M, EPOCH TIME: 1721083962.501409
[07/15 18:52:42     55s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2115.6M, EPOCH TIME: 1721083962.501486
[07/15 18:52:42     55s] Processing tracks to init pin-track alignment.
[07/15 18:52:42     55s] z: 2, totalTracks: 1
[07/15 18:52:42     55s] z: 4, totalTracks: 1
[07/15 18:52:42     55s] z: 6, totalTracks: 1
[07/15 18:52:42     55s] #spOpts: N=180 minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 18:52:42     55s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2115.6M, EPOCH TIME: 1721083962.502699
[07/15 18:52:42     55s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:52:42     55s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:52:42     55s] 
[07/15 18:52:42     55s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:52:42     55s] OPERPROF:         Starting CMU at level 5, MEM:2115.6M, EPOCH TIME: 1721083962.511763
[07/15 18:52:42     55s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.000, MEM:2115.6M, EPOCH TIME: 1721083962.511875
[07/15 18:52:42     55s] 
[07/15 18:52:42     55s] Bad Lib Cell Checking (CMU) is done! (0)
[07/15 18:52:42     55s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.010, REAL:0.009, MEM:2115.6M, EPOCH TIME: 1721083962.512033
[07/15 18:52:42     55s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2115.6M, EPOCH TIME: 1721083962.512077
[07/15 18:52:42     55s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2115.6M, EPOCH TIME: 1721083962.512203
[07/15 18:52:42     55s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2115.6MB).
[07/15 18:52:42     55s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.010, REAL:0.011, MEM:2115.6M, EPOCH TIME: 1721083962.512376
[07/15 18:52:42     55s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.010, REAL:0.011, MEM:2115.6M, EPOCH TIME: 1721083962.512491
[07/15 18:52:42     55s] TDRefine: refinePlace mode is spiral
[07/15 18:52:42     55s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.6155.7
[07/15 18:52:42     55s] OPERPROF:   Starting RefinePlace at level 2, MEM:2115.6M, EPOCH TIME: 1721083962.512549
[07/15 18:52:42     55s] *** Starting refinePlace (0:00:55.3 mem=2115.6M) ***
[07/15 18:52:42     55s] Total net bbox length = 4.149e+04 (2.292e+04 1.857e+04) (ext = 4.507e+03)
[07/15 18:52:42     55s] 
[07/15 18:52:42     55s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:52:42     55s] (I)      Default pattern map key = aska_dig_default.
[07/15 18:52:42     55s] (I)      Default pattern map key = aska_dig_default.
[07/15 18:52:42     55s] 
[07/15 18:52:42     55s] Starting Small incrNP...
[07/15 18:52:42     55s] User Input Parameters:
[07/15 18:52:42     55s] - Congestion Driven    : Off
[07/15 18:52:42     55s] - Timing Driven        : Off
[07/15 18:52:42     55s] - Area-Violation Based : Off
[07/15 18:52:42     55s] - Start Rollback Level : -5
[07/15 18:52:42     55s] - Legalized            : On
[07/15 18:52:42     55s] - Window Based         : Off
[07/15 18:52:42     55s] - eDen incr mode       : Off
[07/15 18:52:42     55s] - Small incr mode      : On
[07/15 18:52:42     55s] 
[07/15 18:52:42     55s] OPERPROF:     Starting spReportDensityMap (exclude fixed instaces) at level 3, MEM:2115.6M, EPOCH TIME: 1721083962.513943
[07/15 18:52:42     55s] OPERPROF:       Starting Cal-LLG-Density-Map at level 4, MEM:2115.6M, EPOCH TIME: 1721083962.514127
[07/15 18:52:42     55s] OPERPROF:       Finished Cal-LLG-Density-Map at level 4, CPU:0.000, REAL:0.000, MEM:2115.6M, EPOCH TIME: 1721083962.514451
[07/15 18:52:42     55s] default core: bins with density > 0.750 = 10.00 % ( 5 / 50 )
[07/15 18:52:42     55s] Density distribution unevenness ratio = 12.007%
[07/15 18:52:42     55s] Density distribution unevenness ratio (U70) = 2.751%
[07/15 18:52:42     55s] Density distribution unevenness ratio (U80) = 0.000%
[07/15 18:52:42     55s] Density distribution unevenness ratio (U90) = 0.000%
[07/15 18:52:42     55s] OPERPROF:     Finished spReportDensityMap (exclude fixed instaces) at level 3, CPU:0.000, REAL:0.001, MEM:2115.6M, EPOCH TIME: 1721083962.514523
[07/15 18:52:42     55s] cost 0.800000, thresh 1.000000
[07/15 18:52:42     55s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2115.6M)
[07/15 18:52:42     55s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[07/15 18:52:42     55s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2115.6M, EPOCH TIME: 1721083962.514646
[07/15 18:52:42     55s] Starting refinePlace ...
[07/15 18:52:42     55s] (I)      Default pattern map key = aska_dig_default.
[07/15 18:52:42     55s] One DDP V2 for no tweak run.
[07/15 18:52:42     55s] (I)      Default pattern map key = aska_dig_default.
[07/15 18:52:42     55s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:2115.6M, EPOCH TIME: 1721083962.516542
[07/15 18:52:42     55s] DDP initSite1 nrRow 45 nrJob 45
[07/15 18:52:42     55s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:2115.6M, EPOCH TIME: 1721083962.516601
[07/15 18:52:42     55s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.000, MEM:2115.6M, EPOCH TIME: 1721083962.516677
[07/15 18:52:42     55s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:2115.6M, EPOCH TIME: 1721083962.516725
[07/15 18:52:42     55s] DDP markSite nrRow 45 nrJob 45
[07/15 18:52:42     55s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.000, REAL:0.000, MEM:2115.6M, EPOCH TIME: 1721083962.516823
[07/15 18:52:42     55s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.000, REAL:0.000, MEM:2115.6M, EPOCH TIME: 1721083962.516867
[07/15 18:52:42     55s]   Spread Effort: high, pre-route mode, useDDP on.
[07/15 18:52:42     55s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2115.6MB) @(0:00:55.3 - 0:00:55.3).
[07/15 18:52:42     55s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/15 18:52:42     55s] wireLenOptFixPriorityInst 0 inst fixed
[07/15 18:52:42     55s] 
[07/15 18:52:42     55s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[07/15 18:52:42     55s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7f48abf10ec0.
[07/15 18:52:42     55s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 0 out of 1 thread pools are available.
[07/15 18:52:42     55s] Move report: legalization moves 2 insts, mean move: 2.52 um, max move: 4.48 um spiral
[07/15 18:52:42     55s] 	Max move on inst (FE_OFC108_FE_OFN42_npg1_n_375): (260.96, 181.44) --> (260.96, 176.96)
[07/15 18:52:42     55s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[07/15 18:52:42     55s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[07/15 18:52:42     55s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2086.7MB) @(0:00:55.3 - 0:00:55.3).
[07/15 18:52:42     55s] Move report: Detail placement moves 2 insts, mean move: 2.52 um, max move: 4.48 um 
[07/15 18:52:42     55s] 	Max move on inst (FE_OFC108_FE_OFN42_npg1_n_375): (260.96, 181.44) --> (260.96, 176.96)
[07/15 18:52:42     55s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2086.7MB
[07/15 18:52:42     55s] Statistics of distance of Instance movement in refine placement:
[07/15 18:52:42     55s]   maximum (X+Y) =         4.48 um
[07/15 18:52:42     55s]   inst (FE_OFC108_FE_OFN42_npg1_n_375) with max move: (260.96, 181.44) -> (260.96, 176.96)
[07/15 18:52:42     55s]   mean    (X+Y) =         2.52 um
[07/15 18:52:42     55s] Summary Report:
[07/15 18:52:42     55s] Instances move: 2 (out of 1219 movable)
[07/15 18:52:42     55s] Instances flipped: 0
[07/15 18:52:42     55s] Mean displacement: 2.52 um
[07/15 18:52:42     55s] Max displacement: 4.48 um (Instance: FE_OFC108_FE_OFN42_npg1_n_375) (260.96, 181.44) -> (260.96, 176.96)
[07/15 18:52:42     55s] 	Length: 7 sites, height: 1 rows, site name: core_ji3v, cell type: BUJI3VX3
[07/15 18:52:42     55s] Total instances moved : 2
[07/15 18:52:42     55s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.030, REAL:0.022, MEM:2086.7M, EPOCH TIME: 1721083962.536882
[07/15 18:52:42     55s] Total net bbox length = 4.149e+04 (2.292e+04 1.857e+04) (ext = 4.507e+03)
[07/15 18:52:42     55s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2086.7MB
[07/15 18:52:42     55s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2086.7MB) @(0:00:55.3 - 0:00:55.3).
[07/15 18:52:42     55s] *** Finished refinePlace (0:00:55.3 mem=2086.7M) ***
[07/15 18:52:42     55s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.6155.7
[07/15 18:52:42     55s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.030, REAL:0.025, MEM:2086.7M, EPOCH TIME: 1721083962.537300
[07/15 18:52:42     55s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2086.7M, EPOCH TIME: 1721083962.537347
[07/15 18:52:42     55s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1219).
[07/15 18:52:42     55s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:52:42     55s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:52:42     55s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:52:42     55s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.000, REAL:0.002, MEM:2083.7M, EPOCH TIME: 1721083962.539489
[07/15 18:52:42     55s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.040, REAL:0.038, MEM:2083.7M, EPOCH TIME: 1721083962.539543
[07/15 18:52:42     55s] **INFO: Flow update: Design timing is met.
[07/15 18:52:42     55s] **INFO: Flow update: Design timing is met.
[07/15 18:52:42     55s] **INFO: Flow update: Design timing is met.
[07/15 18:52:42     55s] Register exp ratio and priority group on 0 nets on 1253 nets : 
[07/15 18:52:42     55s] 
[07/15 18:52:42     55s] Active setup views:
[07/15 18:52:42     55s]  slow_functional_mode
[07/15 18:52:42     55s]   Dominating endpoints: 0
[07/15 18:52:42     55s]   Dominating TNS: -0.000
[07/15 18:52:42     55s] 
[07/15 18:52:42     55s] Extraction called for design 'aska_dig' of instances=1219 and nets=1280 using extraction engine 'preRoute' .
[07/15 18:52:42     55s] PreRoute RC Extraction called for design aska_dig.
[07/15 18:52:42     55s] RC Extraction called in multi-corner(2) mode.
[07/15 18:52:42     55s] RCMode: PreRoute
[07/15 18:52:42     55s]       RC Corner Indexes            0       1   
[07/15 18:52:42     55s] Capacitance Scaling Factor   : 1.00000 1.00000 
[07/15 18:52:42     55s] Resistance Scaling Factor    : 1.00000 1.00000 
[07/15 18:52:42     55s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[07/15 18:52:42     55s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[07/15 18:52:42     55s] Shrink Factor                : 1.00000
[07/15 18:52:42     55s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[07/15 18:52:42     55s] Using capacitance table file ...
[07/15 18:52:42     55s] RC Grid backup saved.
[07/15 18:52:42     55s] 
[07/15 18:52:42     55s] Trim Metal Layers:
[07/15 18:52:42     55s] LayerId::1 widthSet size::4
[07/15 18:52:42     55s] LayerId::2 widthSet size::4
[07/15 18:52:42     55s] LayerId::3 widthSet size::4
[07/15 18:52:42     55s] LayerId::4 widthSet size::4
[07/15 18:52:42     55s] LayerId::5 widthSet size::4
[07/15 18:52:42     55s] LayerId::6 widthSet size::2
[07/15 18:52:42     55s] Skipped RC grid update for preRoute extraction.
[07/15 18:52:42     55s] eee: pegSigSF::1.070000
[07/15 18:52:42     55s] Initializing multi-corner capacitance tables ... 
[07/15 18:52:42     55s] Initializing multi-corner resistance tables ...
[07/15 18:52:42     55s] eee: l::1 avDens::0.108776 usedTrk::522.126518 availTrk::4800.000000 sigTrk::522.126518
[07/15 18:52:42     55s] eee: l::2 avDens::0.127626 usedTrk::571.766003 availTrk::4480.000000 sigTrk::571.766003
[07/15 18:52:42     55s] eee: l::3 avDens::0.157924 usedTrk::593.793748 availTrk::3760.000000 sigTrk::593.793748
[07/15 18:52:42     55s] eee: l::4 avDens::0.017443 usedTrk::48.841518 availTrk::2800.000000 sigTrk::48.841518
[07/15 18:52:42     55s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 18:52:42     55s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 18:52:42     55s] {RT max_rc 0 4 4 0}
[07/15 18:52:42     55s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.824200 pMod=82 wcR=0.333300 newSi=0.001600 wHLS=0.833250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[07/15 18:52:42     55s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2100.340M)
[07/15 18:52:42     55s] Skewing Data Summary (End_of_FINAL)
[07/15 18:52:42     55s] --------------------------------------------------
[07/15 18:52:42     55s]  Total skewed count:0
[07/15 18:52:42     55s] --------------------------------------------------
[07/15 18:52:42     55s] Starting delay calculation for Setup views
[07/15 18:52:42     55s] AAE_INFO: opIsDesignInPostRouteState() is 0
[07/15 18:52:42     55s] #################################################################################
[07/15 18:52:42     55s] # Design Stage: PreRoute
[07/15 18:52:42     55s] # Design Name: aska_dig
[07/15 18:52:42     55s] # Design Mode: 180nm
[07/15 18:52:42     55s] # Analysis Mode: MMMC Non-OCV 
[07/15 18:52:42     55s] # Parasitics Mode: No SPEF/RCDB 
[07/15 18:52:42     55s] # Signoff Settings: SI Off 
[07/15 18:52:42     55s] #################################################################################
[07/15 18:52:42     55s] Calculate delays in BcWc mode...
[07/15 18:52:42     55s] Topological Sorting (REAL = 0:00:00.0, MEM = 2104.4M, InitMEM = 2104.4M)
[07/15 18:52:42     55s] Start delay calculation (fullDC) (1 T). (MEM=2104.36)
[07/15 18:52:42     55s] End AAE Lib Interpolated Model. (MEM=2115.88 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 18:52:42     55s] Total number of fetched objects 1253
[07/15 18:52:42     55s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 18:52:42     55s] End delay calculation. (MEM=2131.57 CPU=0:00:00.1 REAL=0:00:00.0)
[07/15 18:52:42     55s] End delay calculation (fullDC). (MEM=2131.57 CPU=0:00:00.2 REAL=0:00:00.0)
[07/15 18:52:42     55s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 2131.6M) ***
[07/15 18:52:42     55s] *** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:00:55.7 mem=2131.6M)
[07/15 18:52:42     55s] OPTC: user 20.0
[07/15 18:52:42     55s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2131.57 MB )
[07/15 18:52:42     55s] (I)      ============================ Layers =============================
[07/15 18:52:42     55s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 18:52:42     55s] (I)      | DB# |  ID |                 Name |      Type | #Masks | Extra |
[07/15 18:52:42     55s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 18:52:42     55s] (I)      |  33 |   0 |                 CONT |       cut |      1 |       |
[07/15 18:52:42     55s] (I)      |   1 |   1 |                 MET1 |      wire |      1 |       |
[07/15 18:52:42     55s] (I)      |  34 |   1 |                 VIA1 |       cut |      1 |       |
[07/15 18:52:42     55s] (I)      |   2 |   2 |                 MET2 |      wire |      1 |       |
[07/15 18:52:42     55s] (I)      |  35 |   2 |                 VIA2 |       cut |      1 |       |
[07/15 18:52:42     55s] (I)      |   3 |   3 |                 MET3 |      wire |      1 |       |
[07/15 18:52:42     55s] (I)      |  36 |   3 |                 VIA3 |       cut |      1 |       |
[07/15 18:52:42     55s] (I)      |   4 |   4 |                 MET4 |      wire |      1 |       |
[07/15 18:52:42     55s] (I)      |  37 |   4 |                VIATP |       cut |      1 |       |
[07/15 18:52:42     55s] (I)      |   5 |   5 |                METTP |      wire |      1 |       |
[07/15 18:52:42     55s] (I)      |  38 |   5 |               VIATPL |       cut |      1 |       |
[07/15 18:52:42     55s] (I)      |   6 |   6 |               METTPL |      wire |      1 |       |
[07/15 18:52:42     55s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 18:52:42     55s] (I)      |  64 |  64 |              OVERLAP |   overlap |        |       |
[07/15 18:52:42     55s] (I)      |  65 |  65 |                 PIMP |   implant |        |       |
[07/15 18:52:42     55s] (I)      |  66 |  66 |                 NIMP |   implant |        |       |
[07/15 18:52:42     55s] (I)      |  67 |  67 |                NWELL |     other |        |    MS |
[07/15 18:52:42     55s] (I)      |  68 |  68 |                 DIFF | diffusion |        |    MS |
[07/15 18:52:42     55s] (I)      |   0 |   0 |                POLY1 |     other |        |    MS |
[07/15 18:52:42     55s] (I)      |  69 |  69 |               LOCKED |     other |        |       |
[07/15 18:52:42     55s] (I)      |  70 |  70 |              LOCKED1 |     other |        |       |
[07/15 18:52:42     55s] (I)      |  71 |  71 |              LOCKED2 |     other |        |       |
[07/15 18:52:42     55s] (I)      |  72 |  72 |              LOCKED3 |     other |        |       |
[07/15 18:52:42     55s] (I)      |  73 |  73 |              LOCKED4 |     other |        |       |
[07/15 18:52:42     55s] (I)      |  74 |  74 |                   MV |     other |        |    MS |
[07/15 18:52:42     55s] (I)      |  75 |  75 |                PWELL |     other |        |    MS |
[07/15 18:52:42     55s] (I)      |  76 |  76 |                  PAD |     other |        |    MS |
[07/15 18:52:42     55s] (I)      |  77 |  77 |                 VIA4 |     other |        |    MS |
[07/15 18:52:42     55s] (I)      |  78 |  78 |                 SBLK |     other |        |    MS |
[07/15 18:52:42     55s] (I)      |  79 |  79 |                NOPIM |     other |        |    MS |
[07/15 18:52:42     55s] (I)      |  80 |  80 |                 CAPM |     other |        |    MS |
[07/15 18:52:42     55s] (I)      |  81 |  81 |                 MET5 |     other |        |    MS |
[07/15 18:52:42     55s] (I)      |  82 |  82 |                  LDP |     other |        |    MS |
[07/15 18:52:42     55s] (I)      |  83 |  83 |                NODRC |     other |        |    MS |
[07/15 18:52:42     55s] (I)      |  84 |  84 |               DIODEF |     other |        |    MS |
[07/15 18:52:42     55s] (I)      |  85 |  85 |                  ESD |     other |        |    MS |
[07/15 18:52:42     55s] (I)      |  86 |  86 |                  LDN |     other |        |    MS |
[07/15 18:52:42     55s] (I)      |  87 |  87 |                   CF |     other |        |    MS |
[07/15 18:52:42     55s] (I)      |  88 |  88 |                 HRES |     other |        |    MS |
[07/15 18:52:42     55s] (I)      |  89 |  89 |                  ALN |     other |        |    MS |
[07/15 18:52:42     55s] (I)      |  90 |  90 |               DNWELL |     other |        |    MS |
[07/15 18:52:42     55s] (I)      |  91 |  91 |                 IOID |     other |        |    MS |
[07/15 18:52:42     55s] (I)      |  92 |  92 |                 MRES |     other |        |    MS |
[07/15 18:52:42     55s] (I)      |  93 |  93 |                  NW1 |     other |        |    MS |
[07/15 18:52:42     55s] (I)      |  94 |  94 |                  PW1 |     other |        |    MS |
[07/15 18:52:42     55s] (I)      |  95 |  95 |                  NW2 |     other |        |    MS |
[07/15 18:52:42     55s] (I)      |  96 |  96 |                  PW2 |     other |        |    MS |
[07/15 18:52:42     55s] (I)      |  97 |  97 |               BLKALL |     other |        |    MS |
[07/15 18:52:42     55s] (I)      |  98 |  98 |               BIPDEF |     other |        |    MS |
[07/15 18:52:42     55s] (I)      |  99 |  99 |                 NIFE |     other |        |    MS |
[07/15 18:52:42     55s] (I)      | 100 | 100 |               SUBCUT |     other |        |    MS |
[07/15 18:52:42     55s] (I)      | 101 | 101 |               FAMARK |     other |        |    MS |
[07/15 18:52:42     55s] (I)      | 102 | 102 |               RESDEF |     other |        |    MS |
[07/15 18:52:42     55s] (I)      | 103 | 103 |               CAPDEF |     other |        |    MS |
[07/15 18:52:42     55s] (I)      | 104 | 104 |               INDDEF |     other |        |    MS |
[07/15 18:52:42     55s] (I)      | 105 | 105 |                  RAC |     other |        |    MS |
[07/15 18:52:42     55s] (I)      | 106 | 106 |                XFLAY |     other |        |    MS |
[07/15 18:52:42     55s] (I)      | 107 | 107 |                HVGOX |     other |        |    MS |
[07/15 18:52:42     55s] (I)      | 108 | 108 |              HVPWELL |     other |        |    MS |
[07/15 18:52:42     55s] (I)      | 109 | 109 |              HVNWELL |     other |        |    MS |
[07/15 18:52:42     55s] (I)      | 110 | 110 |                  SOI |     other |        |    MS |
[07/15 18:52:42     55s] (I)      | 111 | 111 |                  PDD |     other |        |    MS |
[07/15 18:52:42     55s] (I)      | 112 | 112 |                  SCI |     other |        |    MS |
[07/15 18:52:42     55s] (I)      | 113 | 113 |                  SSD |     other |        |    MS |
[07/15 18:52:42     55s] (I)      | 114 | 114 |                 DEPL |     other |        |    MS |
[07/15 18:52:42     55s] (I)      | 115 | 115 |                  LPM |     other |        |    MS |
[07/15 18:52:42     55s] (I)      | 116 | 116 |                  LNM |     other |        |    MS |
[07/15 18:52:42     55s] (I)      | 117 | 117 |                ISOPW |     other |        |    MS |
[07/15 18:52:42     55s] (I)      | 118 | 118 |                  SOC |     other |        |    MS |
[07/15 18:52:42     55s] (I)      | 119 | 119 |                 DMOS |     other |        |    MS |
[07/15 18:52:42     55s] (I)      | 120 | 120 |               DEVLBL |     other |        |    MS |
[07/15 18:52:42     55s] (I)      | 121 | 121 |             DNWELLMV |     other |        |    MS |
[07/15 18:52:42     55s] (I)      | 122 | 122 |                PWBLK |     other |        |    MS |
[07/15 18:52:42     55s] (I)      | 123 | 123 |               PHODEF |     other |        |    MS |
[07/15 18:52:42     55s] (I)      | 124 | 124 |                  LNO |     other |        |    MS |
[07/15 18:52:42     55s] (I)      | 125 | 125 |                 VIA5 |     other |        |    MS |
[07/15 18:52:42     55s] (I)      | 126 | 126 |                 MET6 |     other |        |    MS |
[07/15 18:52:42     55s] (I)      | 127 | 127 |               HVDEPL |     other |        |    MS |
[07/15 18:52:42     55s] (I)      | 128 | 128 |              CAPM23F |     other |        |    MS |
[07/15 18:52:42     55s] (I)      | 129 | 129 |             CAPMH23F |     other |        |    MS |
[07/15 18:52:42     55s] (I)      | 130 | 130 |              CAPM34F |     other |        |    MS |
[07/15 18:52:42     55s] (I)      | 131 | 131 |             CAPMH34F |     other |        |    MS |
[07/15 18:52:42     55s] (I)      | 132 | 132 |              CAPM45F |     other |        |    MS |
[07/15 18:52:42     55s] (I)      | 133 | 133 |             CAPMH45F |     other |        |    MS |
[07/15 18:52:42     55s] (I)      | 134 | 134 |              CAPM56F |     other |        |    MS |
[07/15 18:52:42     55s] (I)      | 135 | 135 |             CAPMH56F |     other |        |    MS |
[07/15 18:52:42     55s] (I)      | 136 | 136 |                CAPM2 |     other |        |    MS |
[07/15 18:52:42     55s] (I)      | 137 | 137 |                CAPM3 |     other |        |    MS |
[07/15 18:52:42     55s] (I)      | 138 | 138 |                  DNC |     other |        |    MS |
[07/15 18:52:42     55s] (I)      | 139 | 139 |                  DPC |     other |        |    MS |
[07/15 18:52:42     55s] (I)      | 140 | 140 |                LNDEV |     other |        |    MS |
[07/15 18:52:42     55s] (I)      | 141 | 141 |                  HNW |     other |        |    MS |
[07/15 18:52:42     55s] (I)      | 142 | 142 |                  NDF |     other |        |    MS |
[07/15 18:52:42     55s] (I)      | 143 | 143 |                  PDF |     other |        |    MS |
[07/15 18:52:42     55s] (I)      | 144 | 144 |                  DTI |     other |        |    MS |
[07/15 18:52:42     55s] (I)      | 145 | 145 |                UVWIN |     other |        |    MS |
[07/15 18:52:42     55s] (I)      | 146 | 146 |               ANODOP |     other |        |    MS |
[07/15 18:52:42     55s] (I)      | 147 | 147 |               CATDOP |     other |        |    MS |
[07/15 18:52:42     55s] (I)      | 148 | 148 |                  AML |     other |        |    MS |
[07/15 18:52:42     55s] (I)      | 149 | 149 |                BNIMP |     other |        |    MS |
[07/15 18:52:42     55s] (I)      | 150 | 150 |                  LPW |     other |        |    MS |
[07/15 18:52:42     55s] (I)      | 151 | 151 |                  LNW |     other |        |    MS |
[07/15 18:52:42     55s] (I)      | 152 | 152 |                   BP |     other |        |    MS |
[07/15 18:52:42     55s] (I)      | 153 | 153 |                CAPMH |     other |        |    MS |
[07/15 18:52:42     55s] (I)      | 154 | 154 |               CAPMH2 |     other |        |    MS |
[07/15 18:52:42     55s] (I)      | 155 | 155 |               CAPMH3 |     other |        |    MS |
[07/15 18:52:42     55s] (I)      | 156 | 156 |               LDDBLK |     other |        |    MS |
[07/15 18:52:42     55s] (I)      | 157 | 157 |                  STI |     other |        |    MS |
[07/15 18:52:42     55s] (I)      | 158 | 158 |                  LVT |     other |        |    MS |
[07/15 18:52:42     55s] (I)      | 159 | 159 |               NWELL3 |     other |        |    MS |
[07/15 18:52:42     55s] (I)      | 160 | 160 |               PWELL3 |     other |        |    MS |
[07/15 18:52:42     55s] (I)      | 161 | 161 |                ngate |     other |        |    MS |
[07/15 18:52:42     55s] (I)      | 162 | 162 |                pgate |     other |        |    MS |
[07/15 18:52:42     55s] (I)      | 163 | 163 |                  sub |     other |        |    MS |
[07/15 18:52:42     55s] (I)      | 164 | 164 |              polyres |     other |        |    MS |
[07/15 18:52:42     55s] (I)      | 165 | 165 |               allres |     other |        |    MS |
[07/15 18:52:42     55s] (I)      | 166 | 166 |                  nsd |     other |        |    MS |
[07/15 18:52:42     55s] (I)      | 167 | 167 |                  psd |     other |        |    MS |
[07/15 18:52:42     55s] (I)      | 168 | 168 |               SUBEXT |     other |        |    MS |
[07/15 18:52:42     55s] (I)      | 169 | 169 |               SUBDEV |     other |        |    MS |
[07/15 18:52:42     55s] (I)      | 170 | 170 |                NGIMP |     other |        |    MS |
[07/15 18:52:42     55s] (I)      | 171 | 171 |                  ULN |     other |        |    MS |
[07/15 18:52:42     55s] (I)      | 172 | 172 |                 PPLN |     other |        |    MS |
[07/15 18:52:42     55s] (I)      | 173 | 173 |                 NNLN |     other |        |    MS |
[07/15 18:52:42     55s] (I)      | 174 | 174 |                 NWLN |     other |        |    MS |
[07/15 18:52:42     55s] (I)      | 175 | 175 |                 PWLN |     other |        |    MS |
[07/15 18:52:42     55s] (I)      | 176 | 176 |               NWELL5 |     other |        |    MS |
[07/15 18:52:42     55s] (I)      | 177 | 177 |               PWELL5 |     other |        |    MS |
[07/15 18:52:42     55s] (I)      | 178 | 178 |                  SVT |     other |        |    MS |
[07/15 18:52:42     55s] (I)      | 179 | 179 |               CORNER |     other |        |    MS |
[07/15 18:52:42     55s] (I)      | 180 | 180 |               PIMIDE |     other |        |    MS |
[07/15 18:52:42     55s] (I)      | 181 | 181 |                 EMIR |     other |        |    MS |
[07/15 18:52:42     55s] (I)      | 182 | 182 |             DONOTUSE |     other |        |    MS |
[07/15 18:52:42     55s] (I)      | 183 | 183 |          LOCKED_slot |     other |        |       |
[07/15 18:52:42     55s] (I)      | 184 | 184 |         LOCKED1_slot |     other |        |       |
[07/15 18:52:42     55s] (I)      | 185 | 185 |         LOCKED2_slot |     other |        |       |
[07/15 18:52:42     55s] (I)      | 186 | 186 |         LOCKED3_slot |     other |        |       |
[07/15 18:52:42     55s] (I)      | 187 | 187 |         LOCKED4_slot |     other |        |       |
[07/15 18:52:42     55s] (I)      | 188 | 188 |           POLY1_slot |     other |        |       |
[07/15 18:52:42     55s] (I)      | 189 | 189 |            MET1_slot |     other |        |       |
[07/15 18:52:42     55s] (I)      | 190 | 190 |            VIA1_slot |     other |        |       |
[07/15 18:52:42     55s] (I)      | 191 | 191 |            MET2_slot |     other |        |       |
[07/15 18:52:42     55s] (I)      | 192 | 192 |            VIA2_slot |     other |        |       |
[07/15 18:52:42     55s] (I)      | 193 | 193 |            MET3_slot |     other |        |       |
[07/15 18:52:42     55s] (I)      | 194 | 194 |            VIA3_slot |     other |        |       |
[07/15 18:52:42     55s] (I)      | 195 | 195 |            MET4_slot |     other |        |       |
[07/15 18:52:42     55s] (I)      | 196 | 196 |           VIATP_slot |     other |        |       |
[07/15 18:52:42     55s] (I)      | 197 | 197 |           METTP_slot |     other |        |       |
[07/15 18:52:42     55s] (I)      | 198 | 198 |          VIATPL_slot |     other |        |       |
[07/15 18:52:42     55s] (I)      | 199 | 199 |          METTPL_slot |     other |        |       |
[07/15 18:52:42     55s] (I)      | 200 | 200 |             Unrouted |     other |        |       |
[07/15 18:52:42     55s] (I)      | 201 | 201 |             Canplace |     other |        |       |
[07/15 18:52:42     55s] (I)      | 202 | 202 |         Cannotoccupy |     other |        |       |
[07/15 18:52:42     55s] (I)      | 203 | 203 |                Group |     other |        |       |
[07/15 18:52:42     55s] (I)      | 204 | 204 |                  Row |     other |        |       |
[07/15 18:52:42     55s] (I)      | 205 | 205 |               marker |     other |        |       |
[07/15 18:52:42     55s] (I)      | 206 | 206 |         changedLayer |     other |        |       |
[07/15 18:52:42     55s] (I)      | 207 | 207 |           designFlow |     other |        |       |
[07/15 18:52:42     55s] (I)      | 208 | 208 |                unset |     other |        |       |
[07/15 18:52:42     55s] (I)      | 209 | 209 |              unknown |     other |        |       |
[07/15 18:52:42     55s] (I)      | 210 | 210 |               supply |     other |        |       |
[07/15 18:52:42     55s] (I)      | 211 | 211 |                spike |     other |        |       |
[07/15 18:52:42     55s] (I)      | 212 | 212 |               resist |     other |        |       |
[07/15 18:52:42     55s] (I)      | 213 | 213 |                  hiz |     other |        |       |
[07/15 18:52:42     55s] (I)      | 214 | 214 |                drive |     other |        |       |
[07/15 18:52:42     55s] (I)      | 215 | 215 |               select |     other |        |       |
[07/15 18:52:42     55s] (I)      | 216 | 216 |               hilite |     other |        |       |
[07/15 18:52:42     55s] (I)      | 217 | 217 |                   y9 |     other |        |       |
[07/15 18:52:42     55s] (I)      | 218 | 218 |                   y8 |     other |        |       |
[07/15 18:52:42     55s] (I)      | 219 | 219 |                   y7 |     other |        |       |
[07/15 18:52:42     55s] (I)      | 220 | 220 |                   y6 |     other |        |       |
[07/15 18:52:42     55s] (I)      | 221 | 221 |                   y5 |     other |        |       |
[07/15 18:52:42     55s] (I)      | 222 | 222 |                   y4 |     other |        |       |
[07/15 18:52:42     55s] (I)      | 223 | 223 |                   y3 |     other |        |       |
[07/15 18:52:42     55s] (I)      | 224 | 224 |                   y2 |     other |        |       |
[07/15 18:52:42     55s] (I)      | 225 | 225 |                   y1 |     other |        |       |
[07/15 18:52:42     55s] (I)      | 226 | 226 |                   y0 |     other |        |       |
[07/15 18:52:42     55s] (I)      | 227 | 227 |              stretch |     other |        |       |
[07/15 18:52:42     55s] (I)      | 228 | 228 |                 snap |     other |        |       |
[07/15 18:52:42     55s] (I)      | 229 | 229 |            edgeLayer |     other |        |       |
[07/15 18:52:42     55s] (I)      | 230 | 230 |                 axis |     other |        |       |
[07/15 18:52:42     55s] (I)      | 231 | 231 |                  pin |     other |        |       |
[07/15 18:52:42     55s] (I)      | 232 | 232 |                 wire |     other |        |       |
[07/15 18:52:42     55s] (I)      | 233 | 233 |               device |     other |        |       |
[07/15 18:52:42     55s] (I)      | 234 | 234 |               border |     other |        |       |
[07/15 18:52:42     55s] (I)      | 235 | 235 |                 text |     other |        |       |
[07/15 18:52:42     55s] (I)      | 236 | 236 |            softFence |     other |        |       |
[07/15 18:52:42     55s] (I)      | 237 | 237 |            hardFence |     other |        |       |
[07/15 18:52:42     55s] (I)      | 238 | 238 |                align |     other |        |       |
[07/15 18:52:42     55s] (I)      | 239 | 239 |           prBoundary |     other |        |       |
[07/15 18:52:42     55s] (I)      | 240 | 240 |             instance |     other |        |       |
[07/15 18:52:42     55s] (I)      | 241 | 241 |             annotate |     other |        |       |
[07/15 18:52:42     55s] (I)      | 242 | 242 |                 grid |     other |        |       |
[07/15 18:52:42     55s] (I)      | 243 | 243 |           background |     other |        |       |
[07/15 18:52:42     55s] (I)      | 244 | 244 |            substrate |     other |        |       |
[07/15 18:52:42     55s] (I)      | 245 | 245 |     solderMaskBottom |     other |        |       |
[07/15 18:52:42     55s] (I)      | 246 | 246 |    beginGenericLayer |     other |        |       |
[07/15 18:52:42     55s] (I)      | 247 | 247 | internalGenericLayer |     other |        |       |
[07/15 18:52:42     55s] (I)      | 248 | 248 |      endGenericLayer |     other |        |       |
[07/15 18:52:42     55s] (I)      | 249 | 249 |        solderMaskTop |     other |        |       |
[07/15 18:52:42     55s] (I)      | 250 | 250 |                drill |     other |        |       |
[07/15 18:52:42     55s] (I)      | 251 | 251 |             wirebond |     other |        |       |
[07/15 18:52:42     55s] (I)      | 252 | 252 |  wirebondFingerGuide |     other |        |       |
[07/15 18:52:42     55s] (I)      | 253 | 253 |     assemblyBoundary |     other |        |       |
[07/15 18:52:42     55s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 18:52:42     55s] (I)      Started Import and model ( Curr Mem: 2131.57 MB )
[07/15 18:52:42     55s] (I)      Default pattern map key = aska_dig_default.
[07/15 18:52:42     55s] (I)      == Non-default Options ==
[07/15 18:52:42     55s] (I)      Build term to term wires                           : false
[07/15 18:52:42     55s] (I)      Maximum routing layer                              : 4
[07/15 18:52:42     55s] (I)      Number of threads                                  : 1
[07/15 18:52:42     55s] (I)      Method to set GCell size                           : row
[07/15 18:52:42     55s] (I)      Counted 402 PG shapes. We will not process PG shapes layer by layer.
[07/15 18:52:42     55s] (I)      Use row-based GCell size
[07/15 18:52:42     55s] (I)      Use row-based GCell align
[07/15 18:52:42     55s] (I)      layer 0 area = 202000
[07/15 18:52:42     55s] (I)      layer 1 area = 202000
[07/15 18:52:42     55s] (I)      layer 2 area = 202000
[07/15 18:52:42     55s] (I)      layer 3 area = 202000
[07/15 18:52:42     55s] (I)      GCell unit size   : 4480
[07/15 18:52:42     55s] (I)      GCell multiplier  : 1
[07/15 18:52:42     55s] (I)      GCell row height  : 4480
[07/15 18:52:42     55s] (I)      Actual row height : 4480
[07/15 18:52:42     55s] (I)      GCell align ref   : 20160 20160
[07/15 18:52:42     55s] [NR-eGR] Track table information for default rule: 
[07/15 18:52:42     55s] [NR-eGR] MET1 has single uniform track structure
[07/15 18:52:42     55s] [NR-eGR] MET2 has single uniform track structure
[07/15 18:52:42     55s] [NR-eGR] MET3 has single uniform track structure
[07/15 18:52:42     55s] [NR-eGR] MET4 has single uniform track structure
[07/15 18:52:42     55s] [NR-eGR] METTP has single uniform track structure
[07/15 18:52:42     55s] [NR-eGR] METTPL has single uniform track structure
[07/15 18:52:42     55s] (I)      ================= Default via ==================
[07/15 18:52:42     55s] (I)      +---+--------------------+---------------------+
[07/15 18:52:42     55s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut     |
[07/15 18:52:42     55s] (I)      +---+--------------------+---------------------+
[07/15 18:52:42     55s] (I)      | 1 |    2  VIA1_Y_so    |   32  VIA1_CV1_hd   |
[07/15 18:52:42     55s] (I)      | 2 |   38  VIA2_so      |   61  VIA2_CV1_so   |
[07/15 18:52:42     55s] (I)      | 3 |   74  VIA3_so      |   93  VIA3_CH2_so   |
[07/15 18:52:42     55s] (I)      | 4 |  117  VIATPne_Y_so |  132  VIATP_CH2s_so |
[07/15 18:52:42     55s] (I)      | 5 |  145  VIATPL_so    |  150  VIATPL_CV_so  |
[07/15 18:52:42     55s] (I)      +---+--------------------+---------------------+
[07/15 18:52:42     55s] [NR-eGR] Read 260 PG shapes
[07/15 18:52:42     55s] [NR-eGR] Read 0 clock shapes
[07/15 18:52:42     55s] [NR-eGR] Read 0 other shapes
[07/15 18:52:42     55s] [NR-eGR] #Routing Blockages  : 0
[07/15 18:52:42     55s] [NR-eGR] #Instance Blockages : 0
[07/15 18:52:42     55s] [NR-eGR] #PG Blockages       : 260
[07/15 18:52:42     55s] [NR-eGR] #Halo Blockages     : 0
[07/15 18:52:42     55s] [NR-eGR] #Boundary Blockages : 0
[07/15 18:52:42     55s] [NR-eGR] #Clock Blockages    : 0
[07/15 18:52:42     55s] [NR-eGR] #Other Blockages    : 0
[07/15 18:52:42     55s] (I)      Design has 0 blackboxes considered as all layer blockages.
[07/15 18:52:42     55s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[07/15 18:52:42     55s] [NR-eGR] Read 1253 nets ( ignored 0 )
[07/15 18:52:42     55s] (I)      early_global_route_priority property id does not exist.
[07/15 18:52:42     55s] (I)      Read Num Blocks=260  Num Prerouted Wires=0  Num CS=0
[07/15 18:52:42     55s] (I)      Layer 1 (V) : #blockages 260 : #preroutes 0
[07/15 18:52:42     55s] (I)      Layer 2 (H) : #blockages 0 : #preroutes 0
[07/15 18:52:42     55s] (I)      Layer 3 (V) : #blockages 0 : #preroutes 0
[07/15 18:52:42     55s] (I)      Number of ignored nets                =      0
[07/15 18:52:42     55s] (I)      Number of connected nets              =      0
[07/15 18:52:42     55s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[07/15 18:52:42     55s] (I)      Number of clock nets                  =      2.  Ignored: No
[07/15 18:52:42     55s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[07/15 18:52:42     55s] (I)      Number of special nets                =      0.  Ignored: Yes
[07/15 18:52:42     55s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[07/15 18:52:42     55s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[07/15 18:52:42     55s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[07/15 18:52:42     55s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[07/15 18:52:42     55s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[07/15 18:52:42     55s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[07/15 18:52:42     55s] (I)      Ndr track 0 does not exist
[07/15 18:52:42     55s] (I)      ---------------------Grid Graph Info--------------------
[07/15 18:52:42     55s] (I)      Routing area        : (0, 0) - (445200, 241920)
[07/15 18:52:42     55s] (I)      Core area           : (20160, 20160) - (425040, 221760)
[07/15 18:52:42     55s] (I)      Site width          :   560  (dbu)
[07/15 18:52:42     55s] (I)      Row height          :  4480  (dbu)
[07/15 18:52:42     55s] (I)      GCell row height    :  4480  (dbu)
[07/15 18:52:42     55s] (I)      GCell width         :  4480  (dbu)
[07/15 18:52:42     55s] (I)      GCell height        :  4480  (dbu)
[07/15 18:52:42     55s] (I)      Grid                :    99    54     4
[07/15 18:52:42     55s] (I)      Layer numbers       :     1     2     3     4
[07/15 18:52:42     55s] (I)      Vertical capacity   :     0  4480     0  4480
[07/15 18:52:42     55s] (I)      Horizontal capacity :     0     0  4480     0
[07/15 18:52:42     55s] (I)      Default wire width  :   230   280   280   280
[07/15 18:52:42     55s] (I)      Default wire space  :   230   280   280   280
[07/15 18:52:42     55s] (I)      Default wire pitch  :   460   560   560   560
[07/15 18:52:42     55s] (I)      Default pitch size  :   460   560   560   560
[07/15 18:52:42     55s] (I)      First track coord   :   280   280   280   280
[07/15 18:52:42     55s] (I)      Num tracks per GCell:  9.74  8.00  8.00  8.00
[07/15 18:52:42     55s] (I)      Total num of tracks :   432   795   432   795
[07/15 18:52:42     55s] (I)      Num of masks        :     1     1     1     1
[07/15 18:52:42     55s] (I)      Num of trim masks   :     0     0     0     0
[07/15 18:52:42     55s] (I)      --------------------------------------------------------
[07/15 18:52:42     55s] 
[07/15 18:52:42     55s] [NR-eGR] ============ Routing rule table ============
[07/15 18:52:42     55s] [NR-eGR] Rule id: 0  Nets: 1253
[07/15 18:52:42     55s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[07/15 18:52:42     55s] (I)                    Layer    2    3    4 
[07/15 18:52:42     55s] (I)                    Pitch  560  560  560 
[07/15 18:52:42     55s] (I)             #Used tracks    1    1    1 
[07/15 18:52:42     55s] (I)       #Fully used tracks    1    1    1 
[07/15 18:52:42     55s] [NR-eGR] ========================================
[07/15 18:52:42     55s] [NR-eGR] 
[07/15 18:52:42     55s] (I)      =============== Blocked Tracks ===============
[07/15 18:52:42     55s] (I)      +-------+---------+----------+---------------+
[07/15 18:52:42     55s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[07/15 18:52:42     55s] (I)      +-------+---------+----------+---------------+
[07/15 18:52:42     55s] (I)      |     1 |       0 |        0 |         0.00% |
[07/15 18:52:42     55s] (I)      |     2 |   42930 |     6090 |        14.19% |
[07/15 18:52:42     55s] (I)      |     3 |   42768 |        0 |         0.00% |
[07/15 18:52:42     55s] (I)      |     4 |   42930 |        0 |         0.00% |
[07/15 18:52:42     55s] (I)      +-------+---------+----------+---------------+
[07/15 18:52:42     55s] (I)      Finished Import and model ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 2131.57 MB )
[07/15 18:52:42     55s] (I)      Reset routing kernel
[07/15 18:52:42     55s] (I)      Started Global Routing ( Curr Mem: 2131.57 MB )
[07/15 18:52:42     55s] (I)      totalPins=4864  totalGlobalPin=4743 (97.51%)
[07/15 18:52:42     55s] (I)      total 2D Cap : 122538 = (42768 H, 79770 V)
[07/15 18:52:42     55s] [NR-eGR] Layer group 1: route 1253 net(s) in layer range [2, 4]
[07/15 18:52:42     55s] (I)      
[07/15 18:52:42     55s] (I)      ============  Phase 1a Route ============
[07/15 18:52:42     55s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[07/15 18:52:42     55s] (I)      Usage: 10904 = (5781 H, 5123 V) = (13.52% H, 6.42% V) = (2.590e+04um H, 2.295e+04um V)
[07/15 18:52:42     55s] (I)      
[07/15 18:52:42     55s] (I)      ============  Phase 1b Route ============
[07/15 18:52:42     55s] (I)      Usage: 10904 = (5781 H, 5123 V) = (13.52% H, 6.42% V) = (2.590e+04um H, 2.295e+04um V)
[07/15 18:52:42     55s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.884992e+04um
[07/15 18:52:42     55s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[07/15 18:52:42     55s] (I)      Congestion threshold : each 60.00, sum 90.00
[07/15 18:52:42     55s] (I)      
[07/15 18:52:42     55s] (I)      ============  Phase 1c Route ============
[07/15 18:52:42     55s] (I)      Usage: 10904 = (5781 H, 5123 V) = (13.52% H, 6.42% V) = (2.590e+04um H, 2.295e+04um V)
[07/15 18:52:42     55s] (I)      
[07/15 18:52:42     55s] (I)      ============  Phase 1d Route ============
[07/15 18:52:42     55s] (I)      Usage: 10904 = (5781 H, 5123 V) = (13.52% H, 6.42% V) = (2.590e+04um H, 2.295e+04um V)
[07/15 18:52:42     55s] (I)      
[07/15 18:52:42     55s] (I)      ============  Phase 1e Route ============
[07/15 18:52:42     55s] (I)      Usage: 10904 = (5781 H, 5123 V) = (13.52% H, 6.42% V) = (2.590e+04um H, 2.295e+04um V)
[07/15 18:52:42     55s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.884992e+04um
[07/15 18:52:42     55s] (I)      
[07/15 18:52:42     55s] (I)      ============  Phase 1l Route ============
[07/15 18:52:42     55s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[07/15 18:52:42     55s] (I)      Layer  2:      36109      6582         3        4016       37960    ( 9.57%) 
[07/15 18:52:42     55s] (I)      Layer  3:      42336      5845         1           0       42336    ( 0.00%) 
[07/15 18:52:42     55s] (I)      Layer  4:      42135       450         0           0       41976    ( 0.00%) 
[07/15 18:52:42     55s] (I)      Total:        120580     12877         4        4016      122272    ( 3.18%) 
[07/15 18:52:42     55s] (I)      
[07/15 18:52:42     55s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[07/15 18:52:42     55s] [NR-eGR]                        OverCon            
[07/15 18:52:42     55s] [NR-eGR]                         #Gcell     %Gcell
[07/15 18:52:42     55s] [NR-eGR]        Layer               (1)    OverCon
[07/15 18:52:42     55s] [NR-eGR] ----------------------------------------------
[07/15 18:52:42     55s] [NR-eGR]    MET1 ( 1)         0( 0.00%)   ( 0.00%) 
[07/15 18:52:42     55s] [NR-eGR]    MET2 ( 2)         3( 0.06%)   ( 0.06%) 
[07/15 18:52:42     55s] [NR-eGR]    MET3 ( 3)         1( 0.02%)   ( 0.02%) 
[07/15 18:52:42     55s] [NR-eGR]    MET4 ( 4)         0( 0.00%)   ( 0.00%) 
[07/15 18:52:42     55s] [NR-eGR] ----------------------------------------------
[07/15 18:52:42     55s] [NR-eGR]        Total         4( 0.03%)   ( 0.03%) 
[07/15 18:52:42     55s] [NR-eGR] 
[07/15 18:52:42     55s] (I)      Finished Global Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2139.57 MB )
[07/15 18:52:42     55s] (I)      total 2D Cap : 122538 = (42768 H, 79770 V)
[07/15 18:52:42     55s] [NR-eGR] Overflow after Early Global Route 0.02% H + 0.00% V
[07/15 18:52:42     55s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2139.57 MB )
[07/15 18:52:42     55s] (I)      ======================================== Runtime Summary ========================================
[07/15 18:52:42     55s] (I)       Step                                              %       Start      Finish      Real       CPU 
[07/15 18:52:42     55s] (I)      -------------------------------------------------------------------------------------------------
[07/15 18:52:42     55s] (I)       Early Global Route kernel                   100.00%  296.25 sec  296.29 sec  0.03 sec  0.03 sec 
[07/15 18:52:42     55s] (I)       +-Import and model                           22.86%  296.26 sec  296.27 sec  0.01 sec  0.02 sec 
[07/15 18:52:42     55s] (I)       | +-Create place DB                           6.21%  296.26 sec  296.27 sec  0.00 sec  0.01 sec 
[07/15 18:52:42     55s] (I)       | | +-Import place data                       5.93%  296.26 sec  296.27 sec  0.00 sec  0.01 sec 
[07/15 18:52:42     55s] (I)       | | | +-Read instances and placement          1.78%  296.26 sec  296.26 sec  0.00 sec  0.01 sec 
[07/15 18:52:42     55s] (I)       | | | +-Read nets                             3.57%  296.26 sec  296.27 sec  0.00 sec  0.00 sec 
[07/15 18:52:42     55s] (I)       | +-Create route DB                          12.06%  296.27 sec  296.27 sec  0.00 sec  0.01 sec 
[07/15 18:52:42     55s] (I)       | | +-Import route data (1T)                 11.37%  296.27 sec  296.27 sec  0.00 sec  0.01 sec 
[07/15 18:52:42     55s] (I)       | | | +-Read blockages ( Layer 2-4 )          2.74%  296.27 sec  296.27 sec  0.00 sec  0.00 sec 
[07/15 18:52:42     55s] (I)       | | | | +-Read routing blockages              0.01%  296.27 sec  296.27 sec  0.00 sec  0.00 sec 
[07/15 18:52:42     55s] (I)       | | | | +-Read instance blockages             0.43%  296.27 sec  296.27 sec  0.00 sec  0.00 sec 
[07/15 18:52:42     55s] (I)       | | | | +-Read PG blockages                   0.10%  296.27 sec  296.27 sec  0.00 sec  0.00 sec 
[07/15 18:52:42     55s] (I)       | | | | +-Read clock blockages                0.04%  296.27 sec  296.27 sec  0.00 sec  0.00 sec 
[07/15 18:52:42     55s] (I)       | | | | +-Read other blockages                0.05%  296.27 sec  296.27 sec  0.00 sec  0.00 sec 
[07/15 18:52:42     55s] (I)       | | | | +-Read halo blockages                 0.02%  296.27 sec  296.27 sec  0.00 sec  0.00 sec 
[07/15 18:52:42     55s] (I)       | | | | +-Read boundary cut boxes             0.01%  296.27 sec  296.27 sec  0.00 sec  0.00 sec 
[07/15 18:52:42     55s] (I)       | | | +-Read blackboxes                       0.03%  296.27 sec  296.27 sec  0.00 sec  0.00 sec 
[07/15 18:52:42     55s] (I)       | | | +-Read prerouted                        0.81%  296.27 sec  296.27 sec  0.00 sec  0.00 sec 
[07/15 18:52:42     55s] (I)       | | | +-Read unlegalized nets                 0.14%  296.27 sec  296.27 sec  0.00 sec  0.00 sec 
[07/15 18:52:42     55s] (I)       | | | +-Read nets                             0.84%  296.27 sec  296.27 sec  0.00 sec  0.00 sec 
[07/15 18:52:42     55s] (I)       | | | +-Set up via pillars                    0.02%  296.27 sec  296.27 sec  0.00 sec  0.00 sec 
[07/15 18:52:42     55s] (I)       | | | +-Initialize 3D grid graph              0.04%  296.27 sec  296.27 sec  0.00 sec  0.00 sec 
[07/15 18:52:42     55s] (I)       | | | +-Model blockage capacity               1.89%  296.27 sec  296.27 sec  0.00 sec  0.01 sec 
[07/15 18:52:42     55s] (I)       | | | | +-Initialize 3D capacity              1.46%  296.27 sec  296.27 sec  0.00 sec  0.01 sec 
[07/15 18:52:42     55s] (I)       | +-Read aux data                             0.01%  296.27 sec  296.27 sec  0.00 sec  0.00 sec 
[07/15 18:52:42     55s] (I)       | +-Others data preparation                   0.19%  296.27 sec  296.27 sec  0.00 sec  0.00 sec 
[07/15 18:52:42     55s] (I)       | +-Create route kernel                       2.87%  296.27 sec  296.27 sec  0.00 sec  0.00 sec 
[07/15 18:52:42     55s] (I)       +-Global Routing                             38.19%  296.27 sec  296.29 sec  0.01 sec  0.01 sec 
[07/15 18:52:42     55s] (I)       | +-Initialization                            1.03%  296.27 sec  296.27 sec  0.00 sec  0.00 sec 
[07/15 18:52:42     55s] (I)       | +-Net group 1                              34.76%  296.27 sec  296.28 sec  0.01 sec  0.01 sec 
[07/15 18:52:42     55s] (I)       | | +-Generate topology                       3.18%  296.27 sec  296.27 sec  0.00 sec  0.00 sec 
[07/15 18:52:42     55s] (I)       | | +-Phase 1a                                6.84%  296.27 sec  296.28 sec  0.00 sec  0.00 sec 
[07/15 18:52:42     55s] (I)       | | | +-Pattern routing (1T)                  4.65%  296.27 sec  296.28 sec  0.00 sec  0.00 sec 
[07/15 18:52:42     55s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.58%  296.28 sec  296.28 sec  0.00 sec  0.00 sec 
[07/15 18:52:42     55s] (I)       | | | +-Add via demand to 2D                  0.54%  296.28 sec  296.28 sec  0.00 sec  0.00 sec 
[07/15 18:52:42     55s] (I)       | | +-Phase 1b                                2.10%  296.28 sec  296.28 sec  0.00 sec  0.00 sec 
[07/15 18:52:42     55s] (I)       | | | +-Monotonic routing (1T)                1.66%  296.28 sec  296.28 sec  0.00 sec  0.00 sec 
[07/15 18:52:42     55s] (I)       | | +-Phase 1c                                0.04%  296.28 sec  296.28 sec  0.00 sec  0.00 sec 
[07/15 18:52:42     55s] (I)       | | +-Phase 1d                                0.04%  296.28 sec  296.28 sec  0.00 sec  0.00 sec 
[07/15 18:52:42     55s] (I)       | | +-Phase 1e                                0.38%  296.28 sec  296.28 sec  0.00 sec  0.00 sec 
[07/15 18:52:42     55s] (I)       | | | +-Route legalization                    0.01%  296.28 sec  296.28 sec  0.00 sec  0.00 sec 
[07/15 18:52:42     55s] (I)       | | +-Phase 1l                               19.25%  296.28 sec  296.28 sec  0.01 sec  0.01 sec 
[07/15 18:52:42     55s] (I)       | | | +-Layer assignment (1T)                18.58%  296.28 sec  296.28 sec  0.01 sec  0.01 sec 
[07/15 18:52:42     55s] (I)       | +-Clean cong LA                             0.01%  296.28 sec  296.28 sec  0.00 sec  0.00 sec 
[07/15 18:52:42     55s] (I)       +-Export 3D cong map                          1.28%  296.29 sec  296.29 sec  0.00 sec  0.00 sec 
[07/15 18:52:42     55s] (I)       | +-Export 2D cong map                        0.24%  296.29 sec  296.29 sec  0.00 sec  0.00 sec 
[07/15 18:52:42     55s] (I)      ======================= Summary by functions ========================
[07/15 18:52:42     55s] (I)       Lv  Step                                      %      Real       CPU 
[07/15 18:52:42     55s] (I)      ---------------------------------------------------------------------
[07/15 18:52:42     55s] (I)        0  Early Global Route kernel           100.00%  0.03 sec  0.03 sec 
[07/15 18:52:42     55s] (I)        1  Global Routing                       38.19%  0.01 sec  0.01 sec 
[07/15 18:52:42     55s] (I)        1  Import and model                     22.86%  0.01 sec  0.02 sec 
[07/15 18:52:42     55s] (I)        1  Export 3D cong map                    1.28%  0.00 sec  0.00 sec 
[07/15 18:52:42     55s] (I)        2  Net group 1                          34.76%  0.01 sec  0.01 sec 
[07/15 18:52:42     55s] (I)        2  Create route DB                      12.06%  0.00 sec  0.01 sec 
[07/15 18:52:42     55s] (I)        2  Create place DB                       6.21%  0.00 sec  0.01 sec 
[07/15 18:52:42     55s] (I)        2  Create route kernel                   2.87%  0.00 sec  0.00 sec 
[07/15 18:52:42     55s] (I)        2  Initialization                        1.03%  0.00 sec  0.00 sec 
[07/15 18:52:42     55s] (I)        2  Export 2D cong map                    0.24%  0.00 sec  0.00 sec 
[07/15 18:52:42     55s] (I)        2  Others data preparation               0.19%  0.00 sec  0.00 sec 
[07/15 18:52:42     55s] (I)        2  Read aux data                         0.01%  0.00 sec  0.00 sec 
[07/15 18:52:42     55s] (I)        2  Clean cong LA                         0.01%  0.00 sec  0.00 sec 
[07/15 18:52:42     55s] (I)        3  Phase 1l                             19.25%  0.01 sec  0.01 sec 
[07/15 18:52:42     55s] (I)        3  Import route data (1T)               11.37%  0.00 sec  0.01 sec 
[07/15 18:52:42     55s] (I)        3  Phase 1a                              6.84%  0.00 sec  0.00 sec 
[07/15 18:52:42     55s] (I)        3  Import place data                     5.93%  0.00 sec  0.01 sec 
[07/15 18:52:42     55s] (I)        3  Generate topology                     3.18%  0.00 sec  0.00 sec 
[07/15 18:52:42     55s] (I)        3  Phase 1b                              2.10%  0.00 sec  0.00 sec 
[07/15 18:52:42     55s] (I)        3  Phase 1e                              0.38%  0.00 sec  0.00 sec 
[07/15 18:52:42     55s] (I)        3  Phase 1c                              0.04%  0.00 sec  0.00 sec 
[07/15 18:52:42     55s] (I)        3  Phase 1d                              0.04%  0.00 sec  0.00 sec 
[07/15 18:52:42     55s] (I)        4  Layer assignment (1T)                18.58%  0.01 sec  0.01 sec 
[07/15 18:52:42     55s] (I)        4  Pattern routing (1T)                  4.65%  0.00 sec  0.00 sec 
[07/15 18:52:42     55s] (I)        4  Read nets                             4.41%  0.00 sec  0.00 sec 
[07/15 18:52:42     55s] (I)        4  Read blockages ( Layer 2-4 )          2.74%  0.00 sec  0.00 sec 
[07/15 18:52:42     55s] (I)        4  Model blockage capacity               1.89%  0.00 sec  0.01 sec 
[07/15 18:52:42     55s] (I)        4  Read instances and placement          1.78%  0.00 sec  0.01 sec 
[07/15 18:52:42     55s] (I)        4  Monotonic routing (1T)                1.66%  0.00 sec  0.00 sec 
[07/15 18:52:42     55s] (I)        4  Read prerouted                        0.81%  0.00 sec  0.00 sec 
[07/15 18:52:42     55s] (I)        4  Pattern Routing Avoiding Blockages    0.58%  0.00 sec  0.00 sec 
[07/15 18:52:42     55s] (I)        4  Add via demand to 2D                  0.54%  0.00 sec  0.00 sec 
[07/15 18:52:42     55s] (I)        4  Read unlegalized nets                 0.14%  0.00 sec  0.00 sec 
[07/15 18:52:42     55s] (I)        4  Initialize 3D grid graph              0.04%  0.00 sec  0.00 sec 
[07/15 18:52:42     55s] (I)        4  Read blackboxes                       0.03%  0.00 sec  0.00 sec 
[07/15 18:52:42     55s] (I)        4  Set up via pillars                    0.02%  0.00 sec  0.00 sec 
[07/15 18:52:42     55s] (I)        4  Route legalization                    0.01%  0.00 sec  0.00 sec 
[07/15 18:52:42     55s] (I)        5  Initialize 3D capacity                1.46%  0.00 sec  0.01 sec 
[07/15 18:52:42     55s] (I)        5  Read instance blockages               0.43%  0.00 sec  0.00 sec 
[07/15 18:52:42     55s] (I)        5  Read PG blockages                     0.10%  0.00 sec  0.00 sec 
[07/15 18:52:42     55s] (I)        5  Read other blockages                  0.05%  0.00 sec  0.00 sec 
[07/15 18:52:42     55s] (I)        5  Read clock blockages                  0.04%  0.00 sec  0.00 sec 
[07/15 18:52:42     55s] (I)        5  Read halo blockages                   0.02%  0.00 sec  0.00 sec 
[07/15 18:52:42     55s] (I)        5  Read routing blockages                0.01%  0.00 sec  0.00 sec 
[07/15 18:52:42     55s] (I)        5  Read boundary cut boxes               0.01%  0.00 sec  0.00 sec 
[07/15 18:52:42     55s] OPERPROF: Starting HotSpotCal at level 1, MEM:2139.6M, EPOCH TIME: 1721083962.980547
[07/15 18:52:42     55s] [hotspot] +------------+---------------+---------------+
[07/15 18:52:42     55s] [hotspot] |            |   max hotspot | total hotspot |
[07/15 18:52:42     55s] [hotspot] +------------+---------------+---------------+
[07/15 18:52:42     55s] [hotspot] | normalized |          0.00 |          0.00 |
[07/15 18:52:42     55s] [hotspot] +------------+---------------+---------------+
[07/15 18:52:42     55s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[07/15 18:52:42     55s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[07/15 18:52:42     55s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.001, MEM:2155.6M, EPOCH TIME: 1721083962.981128
[07/15 18:52:42     55s] [hotspot] Hotspot report including placement blocked areas
[07/15 18:52:42     55s] OPERPROF: Starting HotSpotCal at level 1, MEM:2155.6M, EPOCH TIME: 1721083962.981236
[07/15 18:52:42     55s] [hotspot] +------------+---------------+---------------+
[07/15 18:52:42     55s] [hotspot] |            |   max hotspot | total hotspot |
[07/15 18:52:42     55s] [hotspot] +------------+---------------+---------------+
[07/15 18:52:42     55s] [hotspot] | normalized |          0.00 |          0.00 |
[07/15 18:52:42     55s] [hotspot] +------------+---------------+---------------+
[07/15 18:52:42     55s] Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[07/15 18:52:42     55s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[07/15 18:52:42     55s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:2155.6M, EPOCH TIME: 1721083962.981623
[07/15 18:52:42     55s] Reported timing to dir ./timingReports
[07/15 18:52:42     55s] **optDesign ... cpu = 0:00:09, real = 0:00:08, mem = 1605.4M, totSessionCpu=0:00:56 **
[07/15 18:52:42     55s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2108.6M, EPOCH TIME: 1721083962.984241
[07/15 18:52:42     55s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:52:42     55s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:52:42     55s] 
[07/15 18:52:42     55s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:52:42     55s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.009, MEM:2108.6M, EPOCH TIME: 1721083962.993270
[07/15 18:52:42     55s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:52:42     55s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:52:43     55s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 slow_functional_mode 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.059  |  6.358  |  0.059  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   772   |   291   |   481   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2108.8M, EPOCH TIME: 1721083963.691437
[07/15 18:52:43     55s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:52:43     55s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:52:43     55s] 
[07/15 18:52:43     55s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:52:43     55s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.009, MEM:2108.8M, EPOCH TIME: 1721083963.700576
[07/15 18:52:43     55s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:52:43     55s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:52:43     55s] Density: 60.218%
Routing Overflow: 0.02% H and 0.00% V
------------------------------------------------------------------

[07/15 18:52:43     55s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2108.8M, EPOCH TIME: 1721083963.702425
[07/15 18:52:43     55s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:52:43     55s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:52:43     55s] 
[07/15 18:52:43     55s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:52:43     55s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.009, MEM:2108.8M, EPOCH TIME: 1721083963.711146
[07/15 18:52:43     55s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:52:43     55s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:52:43     55s] **optDesign ... cpu = 0:00:09, real = 0:00:09, mem = 1605.5M, totSessionCpu=0:00:56 **
[07/15 18:52:43     55s] *** Finished optDesign ***
[07/15 18:52:43     55s] 
[07/15 18:52:43     55s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:09.8 real=0:00:10.5)
[07/15 18:52:43     55s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:00.8 real=0:00:00.8)
[07/15 18:52:43     55s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:00.9 real=0:00:00.9)
[07/15 18:52:43     55s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:01.0 real=0:00:01.1)
[07/15 18:52:43     55s] 	OPT_RUNTIME:            rePlace (count =  1): (cpu=0:00:02.1 real=0:00:02.1)
[07/15 18:52:43     55s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:00.2 real=0:00:00.2)
[07/15 18:52:43     55s] Deleting Lib Analyzer.
[07/15 18:52:43     55s] clean pInstBBox. size 0
[07/15 18:52:43     55s] Removing temporary dont_use automatically set for cells with technology sites with no row.
[07/15 18:52:43     55s] All LLGs are deleted
[07/15 18:52:43     55s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:52:43     55s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:52:43     55s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2108.8M, EPOCH TIME: 1721083963.730794
[07/15 18:52:43     55s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2108.8M, EPOCH TIME: 1721083963.730887
[07/15 18:52:43     55s] Info: pop threads available for lower-level modules during optimization.
[07/15 18:52:43     55s] 
[07/15 18:52:43     55s] TimeStamp Deleting Cell Server Begin ...
[07/15 18:52:43     55s] 
[07/15 18:52:43     55s] TimeStamp Deleting Cell Server End ...
[07/15 18:52:43     55s] Disable CTE adjustment.
[07/15 18:52:43     55s] #optDebug: fT-D <X 1 0 0 0>
[07/15 18:52:43     55s] VSMManager cleared!
[07/15 18:52:43     55s] **place_opt_design ... cpu = 0:00:09, real = 0:00:09, mem = 2075.8M **
[07/15 18:52:43     55s] *** Finished GigaPlace ***
[07/15 18:52:43     55s] 
[07/15 18:52:43     55s] *** Summary of all messages that are not suppressed in this session:
[07/15 18:52:43     55s] Severity  ID               Count  Summary                                  
[07/15 18:52:43     55s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[07/15 18:52:43     55s] WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
[07/15 18:52:43     55s] *** Message Summary: 2 warning(s), 0 error(s)
[07/15 18:52:43     55s] 
[07/15 18:52:43     55s] *** place_opt_design #2 [finish] : cpu/real = 0:00:08.7/0:00:09.3 (0.9), totSession cpu/real = 0:00:55.9/0:09:40.5 (0.1), mem = 2075.8M
[07/15 18:52:43     55s] 
[07/15 18:52:43     55s] =============================================================================================
[07/15 18:52:43     55s]  Final TAT Report : place_opt_design #2                                         21.18-s099_1
[07/15 18:52:43     55s] =============================================================================================
[07/15 18:52:43     55s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/15 18:52:43     55s] ---------------------------------------------------------------------------------------------
[07/15 18:52:43     55s] [ InitOpt                ]      1   0:00:01.4  (  15.0 % )     0:00:01.8 /  0:00:01.8    1.0
[07/15 18:52:43     55s] [ GlobalOpt              ]      1   0:00:00.9  (   9.3 % )     0:00:00.9 /  0:00:00.9    1.0
[07/15 18:52:43     55s] [ DrvOpt                 ]      1   0:00:00.2  (   1.8 % )     0:00:00.2 /  0:00:00.2    1.0
[07/15 18:52:43     55s] [ SimplifyNetlist        ]      1   0:00:00.8  (   8.7 % )     0:00:00.8 /  0:00:00.8    1.0
[07/15 18:52:43     55s] [ SkewPreCTSReport       ]      1   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.1    1.0
[07/15 18:52:43     55s] [ AreaOpt                ]      3   0:00:01.7  (  18.2 % )     0:00:01.8 /  0:00:01.8    1.0
[07/15 18:52:43     55s] [ ViewPruning            ]      8   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.0
[07/15 18:52:43     55s] [ OptSummaryReport       ]      2   0:00:00.1  (   0.6 % )     0:00:01.0 /  0:00:00.4    0.4
[07/15 18:52:43     55s] [ DrvReport              ]      2   0:00:00.7  (   7.1 % )     0:00:00.7 /  0:00:00.0    0.1
[07/15 18:52:43     55s] [ CongRefineRouteType    ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.0
[07/15 18:52:43     55s] [ SlackTraversorInit     ]      5   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.2
[07/15 18:52:43     55s] [ PowerInterfaceInit     ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:52:43     55s] [ PlacerInterfaceInit    ]      3   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.1
[07/15 18:52:43     55s] [ ReportTranViolation    ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:52:43     55s] [ ReportCapViolation     ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:52:43     55s] [ ReportFanoutViolation  ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:52:43     55s] [ GlobalPlace            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:52:43     55s] [ IncrReplace            ]      1   0:00:02.1  (  22.0 % )     0:00:02.3 /  0:00:02.3    1.0
[07/15 18:52:43     55s] [ RefinePlace            ]      2   0:00:00.1  (   1.1 % )     0:00:00.1 /  0:00:00.1    1.0
[07/15 18:52:43     55s] [ EarlyGlobalRoute       ]      2   0:00:00.1  (   1.2 % )     0:00:00.1 /  0:00:00.1    0.9
[07/15 18:52:43     55s] [ ExtractRC              ]      3   0:00:00.1  (   0.9 % )     0:00:00.1 /  0:00:00.1    1.0
[07/15 18:52:43     55s] [ TimingUpdate           ]     28   0:00:00.2  (   2.6 % )     0:00:00.6 /  0:00:00.6    1.0
[07/15 18:52:43     55s] [ FullDelayCalc          ]      3   0:00:00.6  (   5.9 % )     0:00:00.6 /  0:00:00.5    1.0
[07/15 18:52:43     55s] [ TimingReport           ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.1
[07/15 18:52:43     55s] [ GenerateReports        ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.8
[07/15 18:52:43     55s] [ MISC                   ]          0:00:00.2  (   2.6 % )     0:00:00.2 /  0:00:00.2    0.9
[07/15 18:52:43     55s] ---------------------------------------------------------------------------------------------
[07/15 18:52:43     55s]  place_opt_design #2 TOTAL          0:00:09.3  ( 100.0 % )     0:00:09.3 /  0:00:08.7    0.9
[07/15 18:52:43     55s] ---------------------------------------------------------------------------------------------
[07/15 18:52:43     55s] 
[07/15 18:53:18     57s] <CMD> create_route_type -name LeafUnshield -bottom_preferred_layer 2 -top_preferred_layer 3
[07/15 18:53:18     57s] <CMD> set_ccopt_property -route_type LeafUnshield -net_type leaf
[07/15 18:53:18     57s] <CMD> create_route_type -name TrunkUnshield -bottom_preferred_layer 2 -top_preferred_layer 3
[07/15 18:53:18     57s] <CMD> set_ccopt_property -route_type TrunkUnshield -net_type trunk
[07/15 18:53:18     57s] <CMD> timeDesign -preCTS
[07/15 18:53:18     57s] #optDebug: fT-S <1 1 0 0 0>
[07/15 18:53:18     57s] *** timeDesign #3 [begin] : totSession cpu/real = 0:00:57.1/0:10:15.0 (0.1), mem = 2079.9M
[07/15 18:53:18     57s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2075.9M, EPOCH TIME: 1721083998.175098
[07/15 18:53:18     57s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:18     57s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:18     57s] All LLGs are deleted
[07/15 18:53:18     57s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:18     57s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:18     57s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2075.9M, EPOCH TIME: 1721083998.175175
[07/15 18:53:18     57s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2075.9M, EPOCH TIME: 1721083998.175221
[07/15 18:53:18     57s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:2075.9M, EPOCH TIME: 1721083998.175277
[07/15 18:53:18     57s] Start to check current routing status for nets...
[07/15 18:53:18     57s] All nets are already routed correctly.
[07/15 18:53:18     57s] End to check current routing status for nets (mem=2075.9M)
[07/15 18:53:18     57s] Effort level <high> specified for reg2reg path_group
[07/15 18:53:18     57s] All LLGs are deleted
[07/15 18:53:18     57s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:18     57s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:18     57s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2077.9M, EPOCH TIME: 1721083998.199220
[07/15 18:53:18     57s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2077.9M, EPOCH TIME: 1721083998.199306
[07/15 18:53:18     57s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2077.9M, EPOCH TIME: 1721083998.199528
[07/15 18:53:18     57s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:18     57s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:18     57s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2077.9M, EPOCH TIME: 1721083998.199715
[07/15 18:53:18     57s] Max number of tech site patterns supported in site array is 256.
[07/15 18:53:18     57s] Core basic site is core_ji3v
[07/15 18:53:18     57s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2077.9M, EPOCH TIME: 1721083998.208352
[07/15 18:53:18     57s] After signature check, allow fast init is true, keep pre-filter is true.
[07/15 18:53:18     57s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/15 18:53:18     57s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2077.9M, EPOCH TIME: 1721083998.208658
[07/15 18:53:18     57s] Fast DP-INIT is on for default
[07/15 18:53:18     57s] Atter site array init, number of instance map data is 0.
[07/15 18:53:18     57s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:2077.9M, EPOCH TIME: 1721083998.209079
[07/15 18:53:18     57s] 
[07/15 18:53:18     57s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:53:18     57s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:2077.9M, EPOCH TIME: 1721083998.209352
[07/15 18:53:18     57s] All LLGs are deleted
[07/15 18:53:18     57s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:18     57s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:18     57s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2077.9M, EPOCH TIME: 1721083998.209745
[07/15 18:53:18     57s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2077.9M, EPOCH TIME: 1721083998.209809
[07/15 18:53:18     57s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 slow_functional_mode 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.059  |  6.358  |  0.059  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   772   |   291   |   481   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[07/15 18:53:18     57s] All LLGs are deleted
[07/15 18:53:18     57s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:18     57s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:18     57s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2076.0M, EPOCH TIME: 1721083998.962502
[07/15 18:53:18     57s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2076.0M, EPOCH TIME: 1721083998.962588
[07/15 18:53:18     57s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2076.0M, EPOCH TIME: 1721083998.962809
[07/15 18:53:18     57s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:18     57s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:18     57s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2076.0M, EPOCH TIME: 1721083998.962976
[07/15 18:53:18     57s] Max number of tech site patterns supported in site array is 256.
[07/15 18:53:18     57s] Core basic site is core_ji3v
[07/15 18:53:18     57s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2076.0M, EPOCH TIME: 1721083998.972263
[07/15 18:53:18     57s] After signature check, allow fast init is true, keep pre-filter is true.
[07/15 18:53:18     57s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/15 18:53:18     57s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2076.0M, EPOCH TIME: 1721083998.972474
[07/15 18:53:18     57s] Fast DP-INIT is on for default
[07/15 18:53:18     57s] Atter site array init, number of instance map data is 0.
[07/15 18:53:18     57s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:2076.0M, EPOCH TIME: 1721083998.972888
[07/15 18:53:18     57s] 
[07/15 18:53:18     57s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:53:18     57s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:2076.0M, EPOCH TIME: 1721083998.973161
[07/15 18:53:18     57s] All LLGs are deleted
[07/15 18:53:18     57s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:18     57s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:18     57s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2076.0M, EPOCH TIME: 1721083998.973546
[07/15 18:53:18     57s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2076.0M, EPOCH TIME: 1721083998.973607
[07/15 18:53:18     57s] Density: 60.218%
Routing Overflow: 0.02% H and 0.00% V
------------------------------------------------------------------

[07/15 18:53:18     57s] All LLGs are deleted
[07/15 18:53:18     57s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:18     57s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:18     57s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2076.0M, EPOCH TIME: 1721083998.974937
[07/15 18:53:18     57s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2076.0M, EPOCH TIME: 1721083998.975006
[07/15 18:53:18     57s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2076.0M, EPOCH TIME: 1721083998.975208
[07/15 18:53:18     57s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:18     57s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:18     57s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2076.0M, EPOCH TIME: 1721083998.975340
[07/15 18:53:18     57s] Max number of tech site patterns supported in site array is 256.
[07/15 18:53:18     57s] Core basic site is core_ji3v
[07/15 18:53:18     57s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2076.0M, EPOCH TIME: 1721083998.984032
[07/15 18:53:18     57s] After signature check, allow fast init is true, keep pre-filter is true.
[07/15 18:53:18     57s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/15 18:53:18     57s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2076.0M, EPOCH TIME: 1721083998.984204
[07/15 18:53:18     57s] Fast DP-INIT is on for default
[07/15 18:53:18     57s] Atter site array init, number of instance map data is 0.
[07/15 18:53:18     57s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.000, REAL:0.009, MEM:2076.0M, EPOCH TIME: 1721083998.984616
[07/15 18:53:18     57s] 
[07/15 18:53:18     57s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:53:18     57s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:2076.0M, EPOCH TIME: 1721083998.984874
[07/15 18:53:18     57s] All LLGs are deleted
[07/15 18:53:18     57s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:18     57s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:18     57s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2076.0M, EPOCH TIME: 1721083998.985232
[07/15 18:53:18     57s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2076.0M, EPOCH TIME: 1721083998.985292
[07/15 18:53:18     57s] Reported timing to dir ./timingReports
[07/15 18:53:18     57s] Total CPU time: 0.15 sec
[07/15 18:53:18     57s] Total Real time: 0.0 sec
[07/15 18:53:18     57s] Total Memory Usage: 2076.042969 Mbytes
[07/15 18:53:18     57s] Info: pop threads available for lower-level modules during optimization.
[07/15 18:53:18     57s] *** timeDesign #3 [finish] : cpu/real = 0:00:00.2/0:00:00.8 (0.2), totSession cpu/real = 0:00:57.3/0:10:15.8 (0.1), mem = 2076.0M
[07/15 18:53:18     57s] 
[07/15 18:53:18     57s] =============================================================================================
[07/15 18:53:18     57s]  Final TAT Report : timeDesign #3                                               21.18-s099_1
[07/15 18:53:18     57s] =============================================================================================
[07/15 18:53:18     57s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/15 18:53:18     57s] ---------------------------------------------------------------------------------------------
[07/15 18:53:18     57s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:53:18     57s] [ OptSummaryReport       ]      1   0:00:00.0  (   4.7 % )     0:00:00.8 /  0:00:00.1    0.2
[07/15 18:53:18     57s] [ DrvReport              ]      1   0:00:00.7  (  83.3 % )     0:00:00.7 /  0:00:00.0    0.0
[07/15 18:53:18     57s] [ TimingUpdate           ]      1   0:00:00.0  (   2.6 % )     0:00:00.0 /  0:00:00.0    0.9
[07/15 18:53:18     57s] [ TimingReport           ]      1   0:00:00.0  (   1.6 % )     0:00:00.0 /  0:00:00.0    0.8
[07/15 18:53:18     57s] [ GenerateReports        ]      1   0:00:00.0  (   3.2 % )     0:00:00.0 /  0:00:00.0    1.2
[07/15 18:53:18     57s] [ MISC                   ]          0:00:00.0  (   4.6 % )     0:00:00.0 /  0:00:00.0    1.1
[07/15 18:53:18     57s] ---------------------------------------------------------------------------------------------
[07/15 18:53:18     57s]  timeDesign #3 TOTAL                0:00:00.8  ( 100.0 % )     0:00:00.8 /  0:00:00.2    0.2
[07/15 18:53:18     57s] ---------------------------------------------------------------------------------------------
[07/15 18:53:18     57s] 
[07/15 18:53:18     57s] <CMD> timeDesign -preCTS -hold
[07/15 18:53:18     57s] *** timeDesign #4 [begin] : totSession cpu/real = 0:00:57.3/0:10:15.8 (0.1), mem = 2076.0M
[07/15 18:53:19     57s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2060.5M, EPOCH TIME: 1721083999.018429
[07/15 18:53:19     57s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:19     57s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:19     57s] All LLGs are deleted
[07/15 18:53:19     57s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:19     57s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:19     57s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2060.5M, EPOCH TIME: 1721083999.018514
[07/15 18:53:19     57s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2060.5M, EPOCH TIME: 1721083999.018559
[07/15 18:53:19     57s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.010, REAL:0.000, MEM:2060.5M, EPOCH TIME: 1721083999.018628
[07/15 18:53:19     57s] Start to check current routing status for nets...
[07/15 18:53:19     57s] All nets are already routed correctly.
[07/15 18:53:19     57s] End to check current routing status for nets (mem=2060.5M)
[07/15 18:53:19     57s] Effort level <high> specified for reg2reg path_group
[07/15 18:53:19     57s] All LLGs are deleted
[07/15 18:53:19     57s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:19     57s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:19     57s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2068.6M, EPOCH TIME: 1721083999.059782
[07/15 18:53:19     57s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2068.6M, EPOCH TIME: 1721083999.059867
[07/15 18:53:19     57s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2068.6M, EPOCH TIME: 1721083999.060074
[07/15 18:53:19     57s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:19     57s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:19     57s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2068.6M, EPOCH TIME: 1721083999.060257
[07/15 18:53:19     57s] Max number of tech site patterns supported in site array is 256.
[07/15 18:53:19     57s] Core basic site is core_ji3v
[07/15 18:53:19     57s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2068.6M, EPOCH TIME: 1721083999.069450
[07/15 18:53:19     57s] After signature check, allow fast init is true, keep pre-filter is true.
[07/15 18:53:19     57s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/15 18:53:19     57s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2068.6M, EPOCH TIME: 1721083999.069679
[07/15 18:53:19     57s] Fast DP-INIT is on for default
[07/15 18:53:19     57s] Atter site array init, number of instance map data is 0.
[07/15 18:53:19     57s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:2068.6M, EPOCH TIME: 1721083999.070214
[07/15 18:53:19     57s] 
[07/15 18:53:19     57s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:53:19     57s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:2068.6M, EPOCH TIME: 1721083999.070504
[07/15 18:53:19     57s] All LLGs are deleted
[07/15 18:53:19     57s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:19     57s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:19     57s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2068.6M, EPOCH TIME: 1721083999.070881
[07/15 18:53:19     57s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2068.6M, EPOCH TIME: 1721083999.070942
[07/15 18:53:19     57s] OPTC: user 20.0
[07/15 18:53:19     57s] Starting delay calculation for Hold views
[07/15 18:53:19     57s] AAE_INFO: opIsDesignInPostRouteState() is 0
[07/15 18:53:19     57s] #################################################################################
[07/15 18:53:19     57s] # Design Stage: PreRoute
[07/15 18:53:19     57s] # Design Name: aska_dig
[07/15 18:53:19     57s] # Design Mode: 180nm
[07/15 18:53:19     57s] # Analysis Mode: MMMC Non-OCV 
[07/15 18:53:19     57s] # Parasitics Mode: No SPEF/RCDB 
[07/15 18:53:19     57s] # Signoff Settings: SI Off 
[07/15 18:53:19     57s] #################################################################################
[07/15 18:53:19     57s] Calculate delays in BcWc mode...
[07/15 18:53:19     57s] Topological Sorting (REAL = 0:00:00.0, MEM = 2066.6M, InitMEM = 2066.6M)
[07/15 18:53:19     57s] Start delay calculation (fullDC) (1 T). (MEM=2066.55)
[07/15 18:53:19     57s] *** Calculating scaling factor for fast_liberty libraries using the default operating condition of each library.
[07/15 18:53:19     57s] End AAE Lib Interpolated Model. (MEM=2078.07 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 18:53:19     57s] Total number of fetched objects 1253
[07/15 18:53:19     57s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 18:53:19     57s] End delay calculation. (MEM=2101.76 CPU=0:00:00.1 REAL=0:00:00.0)
[07/15 18:53:19     57s] End delay calculation (fullDC). (MEM=2101.76 CPU=0:00:00.1 REAL=0:00:00.0)
[07/15 18:53:19     57s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 2101.8M) ***
[07/15 18:53:19     57s] Turning on fast DC mode.
[07/15 18:53:19     57s] *** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:00:57.6 mem=2101.8M)
[07/15 18:53:19     57s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 fast_functional_mode 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -2.180  | -0.229  | -2.180  |
|           TNS (ns):|-199.330 | -27.492 |-171.839 |
|    Violating Paths:|   426   |   175   |   251   |
|          All Paths:|   772   |   291   |   481   |
+--------------------+---------+---------+---------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[07/15 18:53:19     57s] All LLGs are deleted
[07/15 18:53:19     57s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:19     57s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:19     57s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2061.8M, EPOCH TIME: 1721083999.318061
[07/15 18:53:19     57s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2061.8M, EPOCH TIME: 1721083999.318148
[07/15 18:53:19     57s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2061.8M, EPOCH TIME: 1721083999.318363
[07/15 18:53:19     57s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:19     57s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:19     57s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2061.8M, EPOCH TIME: 1721083999.318822
[07/15 18:53:19     57s] Max number of tech site patterns supported in site array is 256.
[07/15 18:53:19     57s] Core basic site is core_ji3v
[07/15 18:53:19     57s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2061.8M, EPOCH TIME: 1721083999.327657
[07/15 18:53:19     57s] After signature check, allow fast init is true, keep pre-filter is true.
[07/15 18:53:19     57s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/15 18:53:19     57s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2061.8M, EPOCH TIME: 1721083999.327970
[07/15 18:53:19     57s] Fast DP-INIT is on for default
[07/15 18:53:19     57s] Atter site array init, number of instance map data is 0.
[07/15 18:53:19     57s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:2061.8M, EPOCH TIME: 1721083999.328431
[07/15 18:53:19     57s] 
[07/15 18:53:19     57s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:53:19     57s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:2061.8M, EPOCH TIME: 1721083999.328703
[07/15 18:53:19     57s] All LLGs are deleted
[07/15 18:53:19     57s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:19     57s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:19     57s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2061.8M, EPOCH TIME: 1721083999.329080
[07/15 18:53:19     57s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2061.8M, EPOCH TIME: 1721083999.329141
[07/15 18:53:19     57s] Density: 60.218%
Routing Overflow: 0.02% H and 0.00% V
------------------------------------------------------------------

[07/15 18:53:19     57s] All LLGs are deleted
[07/15 18:53:19     57s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:19     57s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:19     57s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2061.8M, EPOCH TIME: 1721083999.330402
[07/15 18:53:19     57s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2061.8M, EPOCH TIME: 1721083999.330471
[07/15 18:53:19     57s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2061.8M, EPOCH TIME: 1721083999.330669
[07/15 18:53:19     57s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:19     57s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:19     57s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2061.8M, EPOCH TIME: 1721083999.330799
[07/15 18:53:19     57s] Max number of tech site patterns supported in site array is 256.
[07/15 18:53:19     57s] Core basic site is core_ji3v
[07/15 18:53:19     57s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2061.8M, EPOCH TIME: 1721083999.339566
[07/15 18:53:19     57s] After signature check, allow fast init is true, keep pre-filter is true.
[07/15 18:53:19     57s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/15 18:53:19     57s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2061.8M, EPOCH TIME: 1721083999.339813
[07/15 18:53:19     57s] Fast DP-INIT is on for default
[07/15 18:53:19     57s] Atter site array init, number of instance map data is 0.
[07/15 18:53:19     57s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:2061.8M, EPOCH TIME: 1721083999.340218
[07/15 18:53:19     57s] 
[07/15 18:53:19     57s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:53:19     57s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:2061.8M, EPOCH TIME: 1721083999.340502
[07/15 18:53:19     57s] All LLGs are deleted
[07/15 18:53:19     57s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:19     57s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:19     57s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2061.8M, EPOCH TIME: 1721083999.340862
[07/15 18:53:19     57s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2061.8M, EPOCH TIME: 1721083999.340921
[07/15 18:53:19     57s] Reported timing to dir ./timingReports
[07/15 18:53:19     57s] Total CPU time: 0.36 sec
[07/15 18:53:19     57s] Total Real time: 1.0 sec
[07/15 18:53:19     57s] Total Memory Usage: 2036.261719 Mbytes
[07/15 18:53:19     57s] *** timeDesign #4 [finish] : cpu/real = 0:00:00.4/0:00:00.4 (1.0), totSession cpu/real = 0:00:57.7/0:10:16.2 (0.1), mem = 2036.3M
[07/15 18:53:19     57s] 
[07/15 18:53:19     57s] =============================================================================================
[07/15 18:53:19     57s]  Final TAT Report : timeDesign #4                                               21.18-s099_1
[07/15 18:53:19     57s] =============================================================================================
[07/15 18:53:19     57s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/15 18:53:19     57s] ---------------------------------------------------------------------------------------------
[07/15 18:53:19     57s] [ ViewPruning            ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:53:19     57s] [ OptSummaryReport       ]      1   0:00:00.0  (  10.6 % )     0:00:00.3 /  0:00:00.3    1.0
[07/15 18:53:19     57s] [ TimingUpdate           ]      1   0:00:00.1  (  13.7 % )     0:00:00.2 /  0:00:00.2    1.0
[07/15 18:53:19     57s] [ FullDelayCalc          ]      1   0:00:00.2  (  41.4 % )     0:00:00.2 /  0:00:00.2    1.0
[07/15 18:53:19     57s] [ TimingReport           ]      1   0:00:00.0  (   3.6 % )     0:00:00.0 /  0:00:00.0    0.7
[07/15 18:53:19     57s] [ GenerateReports        ]      1   0:00:00.0  (   7.0 % )     0:00:00.0 /  0:00:00.0    1.2
[07/15 18:53:19     57s] [ MISC                   ]          0:00:00.1  (  23.7 % )     0:00:00.1 /  0:00:00.1    0.9
[07/15 18:53:19     57s] ---------------------------------------------------------------------------------------------
[07/15 18:53:19     57s]  timeDesign #4 TOTAL                0:00:00.4  ( 100.0 % )     0:00:00.4 /  0:00:00.4    1.0
[07/15 18:53:19     57s] ---------------------------------------------------------------------------------------------
[07/15 18:53:19     57s] 
[07/15 18:53:19     57s] <CMD> delete_ccopt_clock_tree_spec
[07/15 18:53:19     57s] <CMD> create_ccopt_clock_tree_spec -file output/ccopt.spec
[07/15 18:53:19     57s] Creating clock tree spec for modes (timing configs): functional_mode
[07/15 18:53:19     57s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[07/15 18:53:19     57s] 
[07/15 18:53:19     57s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[07/15 18:53:19     57s] Summary for sequential cells identification: 
[07/15 18:53:19     57s]   Identified SBFF number: 33
[07/15 18:53:19     57s]   Identified MBFF number: 0
[07/15 18:53:19     57s]   Identified SB Latch number: 0
[07/15 18:53:19     57s]   Identified MB Latch number: 0
[07/15 18:53:19     57s]   Not identified SBFF number: 0
[07/15 18:53:19     57s]   Not identified MBFF number: 0
[07/15 18:53:19     57s]   Not identified SB Latch number: 0
[07/15 18:53:19     57s]   Not identified MB Latch number: 0
[07/15 18:53:19     57s]   Number of sequential cells which are not FFs: 43
[07/15 18:53:19     57s]  Visiting view : slow_functional_mode
[07/15 18:53:19     57s]    : PowerDomain = none : Weighted F : unweighted  = 91.00 (1.000) with rcCorner = 0
[07/15 18:53:19     57s]    : PowerDomain = none : Weighted F : unweighted  = 84.30 (1.000) with rcCorner = -1
[07/15 18:53:19     57s]  Visiting view : fast_functional_mode
[07/15 18:53:19     57s]    : PowerDomain = none : Weighted F : unweighted  = 44.30 (1.000) with rcCorner = 1
[07/15 18:53:19     57s]    : PowerDomain = none : Weighted F : unweighted  = 41.60 (1.000) with rcCorner = -1
[07/15 18:53:19     57s] TLC MultiMap info (StdDelay):
[07/15 18:53:19     57s]   : fast_corner + fast_liberty + 0 + no RcCorner := 41.6ps
[07/15 18:53:19     57s]   : fast_corner + fast_liberty + 0 + min_rc := 44.3ps
[07/15 18:53:19     57s]   : slow_corner + slow_liberty + 0 + no RcCorner := 84.3ps
[07/15 18:53:19     57s]   : slow_corner + slow_liberty + 0 + max_rc := 91ps
[07/15 18:53:19     57s]  Setting StdDelay to: 91ps
[07/15 18:53:19     57s] 
[07/15 18:53:19     57s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[07/15 18:53:19     57s] Reset timing graph...
[07/15 18:53:19     57s] Ignoring AAE DB Resetting ...
[07/15 18:53:19     57s] Reset timing graph done.
[07/15 18:53:19     57s] Ignoring AAE DB Resetting ...
[07/15 18:53:19     57s] Analyzing clock structure...
[07/15 18:53:19     57s] Analyzing clock structure done.
[07/15 18:53:19     57s] Reset timing graph...
[07/15 18:53:19     57s] Ignoring AAE DB Resetting ...
[07/15 18:53:19     57s] Reset timing graph done.
[07/15 18:53:19     57s] Wrote: output/ccopt.spec
[07/15 18:53:19     57s] <CMD> get_ccopt_clock_trees
[07/15 18:53:19     57s] <CMD_INTERNAL> ccopt_check_and_flatten_ilms_no_restore
[07/15 18:53:19     57s] <CMD> set_ccopt_property cts_is_sdc_clock_root -pin SPI_Clk true
[07/15 18:53:19     57s] <CMD> set_ccopt_property cts_is_sdc_clock_root -pin clk true
[07/15 18:53:19     57s] <CMD> create_ccopt_clock_tree -name SPI_CLK -source SPI_Clk -no_skew_group
[07/15 18:53:19     57s] Extracting original clock gating for SPI_CLK...
[07/15 18:53:19     57s]   clock_tree SPI_CLK contains 46 sinks and 0 clock gates.
[07/15 18:53:19     57s] Extracting original clock gating for SPI_CLK done.
[07/15 18:53:19     57s] <CMD> set_ccopt_property source_driver -clock_tree SPI_CLK {BUJI3VX16/A BUJI3VX16/Q}
[07/15 18:53:19     57s] <CMD> set_ccopt_property clock_period -pin SPI_Clk 20
[07/15 18:53:19     57s] <CMD> create_ccopt_clock_tree -name CLK -source clk -no_skew_group
[07/15 18:53:19     57s] Extracting original clock gating for CLK...
[07/15 18:53:19     57s]   clock_tree CLK contains 322 sinks and 0 clock gates.
[07/15 18:53:19     57s] Extracting original clock gating for CLK done.
[07/15 18:53:19     57s] <CMD> set_ccopt_property source_driver -clock_tree CLK {BUJI3VX16/A BUJI3VX16/Q}
[07/15 18:53:19     57s] <CMD> set_ccopt_property clock_period -pin clk 20
[07/15 18:53:19     57s] <CMD> set_ccopt_property timing_connectivity_info {}
[07/15 18:53:19     57s] <CMD> create_ccopt_skew_group -name CLK/functional_mode -sources clk -auto_sinks
[07/15 18:53:19     57s] The skew group CLK/functional_mode was created. It contains 322 sinks and 1 sources.
[07/15 18:53:19     57s] <CMD> set_ccopt_property include_source_latency -skew_group CLK/functional_mode true
[07/15 18:53:19     57s] <CMD> set_ccopt_property target_insertion_delay -skew_group CLK/functional_mode 2.000
[07/15 18:53:19     57s] <CMD> set_ccopt_property extracted_from_clock_name -skew_group CLK/functional_mode CLK
[07/15 18:53:19     57s] <CMD> set_ccopt_property extracted_from_constraint_mode_name -skew_group CLK/functional_mode functional_mode
[07/15 18:53:19     57s] <CMD> set_ccopt_property extracted_from_delay_corners -skew_group CLK/functional_mode {slow_corner fast_corner}
[07/15 18:53:19     57s] <CMD> create_ccopt_skew_group -name SPI_CLK/functional_mode -sources SPI_Clk -auto_sinks
[07/15 18:53:19     57s] The skew group SPI_CLK/functional_mode was created. It contains 46 sinks and 1 sources.
[07/15 18:53:19     57s] <CMD> set_ccopt_property include_source_latency -skew_group SPI_CLK/functional_mode true
[07/15 18:53:19     57s] <CMD> set_ccopt_property target_insertion_delay -skew_group SPI_CLK/functional_mode 2.000
[07/15 18:53:19     57s] <CMD> set_ccopt_property extracted_from_clock_name -skew_group SPI_CLK/functional_mode SPI_CLK
[07/15 18:53:19     57s] <CMD> set_ccopt_property extracted_from_constraint_mode_name -skew_group SPI_CLK/functional_mode functional_mode
[07/15 18:53:19     57s] <CMD> set_ccopt_property extracted_from_delay_corners -skew_group SPI_CLK/functional_mode {slow_corner fast_corner}
[07/15 18:53:19     57s] <CMD> check_ccopt_clock_tree_convergence
[07/15 18:53:19     57s] Checking clock tree convergence...
[07/15 18:53:19     57s] Checking clock tree convergence done.
[07/15 18:53:19     57s] <CMD> get_ccopt_property auto_design_state_for_ilms
[07/15 18:53:19     57s] <CMD> set_ccopt_property allow_resize_of_dont_touch_cells false
[07/15 18:53:19     57s] **WARN: (IMPCCOPT-2033):	The property allow_resize_of_dont_touch_cells is obsolete. The value is not stored, and setting the value has no effect.
[07/15 18:53:19     57s] Remove references to this property from any scripts.
[07/15 18:53:19     57s] **WARN: The setCCOptMode/set_ccopt_mode command is obsolete and will be removed in a future release. This command still works in this release, but to avoid this warning and to ensure compatibility with future releases, transition to set_ccopt_property.
[07/15 18:53:19     57s] **WARN: The setCCOptMode/set_ccopt_mode command is obsolete and will be removed in a future release. This command still works in this release, but to avoid this warning and to ensure compatibility with future releases, transition to set_ccopt_property.
[07/15 18:53:19     57s] <CMD> ccopt_design -cts
[07/15 18:53:19     57s] #% Begin ccopt_design (date=07/15 18:53:19, mem=1531.4M)
[07/15 18:53:19     57s] Turning off fast DC mode.
[07/15 18:53:19     57s] *** ccopt_design #1 [begin] : totSession cpu/real = 0:00:57.8/0:10:16.3 (0.1), mem = 2036.3M
[07/15 18:53:19     57s] Runtime...
[07/15 18:53:19     57s] **INFO: User's settings:
[07/15 18:53:19     57s] setNanoRouteMode -droutePostRouteSpreadWire         1
[07/15 18:53:19     57s] setNanoRouteMode -droutePostRouteWidenWireRule      virtuosoDefaultSetup
[07/15 18:53:19     57s] setNanoRouteMode -drouteUseMinSpacingForBlockage    auto
[07/15 18:53:19     57s] setNanoRouteMode -extractThirdPartyCompatible       false
[07/15 18:53:19     57s] setNanoRouteMode -grouteExpTdStdDelay               91
[07/15 18:53:19     57s] setNanoRouteMode -routeStrictlyHonorNonDefaultRule  false
[07/15 18:53:19     57s] setNanoRouteMode -timingEngine                      {}
[07/15 18:53:19     57s] setDesignMode -process                              180
[07/15 18:53:19     57s] setExtractRCMode -coupling_c_th                     3
[07/15 18:53:19     57s] setExtractRCMode -engine                            preRoute
[07/15 18:53:19     57s] setExtractRCMode -relative_c_th                     0.03
[07/15 18:53:19     57s] setExtractRCMode -total_c_th                        5
[07/15 18:53:19     57s] setDelayCalMode -enable_high_fanout                 true
[07/15 18:53:19     57s] setDelayCalMode -engine                             aae
[07/15 18:53:19     57s] setDelayCalMode -ignoreNetLoad                      false
[07/15 18:53:19     57s] setDelayCalMode -socv_accuracy_mode                 low
[07/15 18:53:19     57s] setPlaceMode -maxRouteLayer                         4
[07/15 18:53:19     57s] setPlaceMode -place_detail_check_route              false
[07/15 18:53:19     57s] setPlaceMode -place_detail_preserve_routing         true
[07/15 18:53:19     57s] setPlaceMode -place_detail_remove_affected_routing  false
[07/15 18:53:19     57s] setPlaceMode -place_detail_swap_eeq_cells           false
[07/15 18:53:19     57s] setPlaceMode -place_global_clock_gate_aware         true
[07/15 18:53:19     57s] setPlaceMode -place_global_cong_effort              auto
[07/15 18:53:19     57s] setPlaceMode -place_global_ignore_scan              true
[07/15 18:53:19     57s] setPlaceMode -place_global_ignore_spare             false
[07/15 18:53:19     57s] setPlaceMode -place_global_module_aware_spare       false
[07/15 18:53:19     57s] setPlaceMode -place_global_place_io_pins            false
[07/15 18:53:19     57s] setPlaceMode -place_global_reorder_scan             true
[07/15 18:53:19     57s] setPlaceMode -powerDriven                           false
[07/15 18:53:19     57s] setPlaceMode -timingDriven                          true
[07/15 18:53:19     57s] setRouteMode -earlyGlobalHonorMsvRouteConstraint    false
[07/15 18:53:19     57s] setRouteMode -earlyGlobalMaxRouteLayer              4
[07/15 18:53:19     57s] setRouteMode -earlyGlobalMinRouteLayer              2
[07/15 18:53:19     57s] setRouteMode -earlyGlobalRoutePartitionPinGuide     true
[07/15 18:53:19     57s] 
[07/15 18:53:19     57s] (ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
[07/15 18:53:19     57s] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
[07/15 18:53:19     57s] Set place::cacheFPlanSiteMark to 1
[07/15 18:53:19     57s] CCOpt::Phase::Initialization...
[07/15 18:53:19     57s] Check Prerequisites...
[07/15 18:53:19     57s] Leaving CCOpt scope - CheckPlace...
[07/15 18:53:19     57s] OPERPROF: Starting checkPlace at level 1, MEM:2036.3M, EPOCH TIME: 1721083999.508792
[07/15 18:53:19     57s] Processing tracks to init pin-track alignment.
[07/15 18:53:19     57s] z: 2, totalTracks: 1
[07/15 18:53:19     57s] z: 4, totalTracks: 1
[07/15 18:53:19     57s] z: 6, totalTracks: 1
[07/15 18:53:19     57s] #spOpts: N=180 hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 18:53:19     57s] All LLGs are deleted
[07/15 18:53:19     57s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:19     57s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:19     57s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2036.3M, EPOCH TIME: 1721083999.509974
[07/15 18:53:19     57s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2036.3M, EPOCH TIME: 1721083999.510061
[07/15 18:53:19     57s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2036.3M, EPOCH TIME: 1721083999.510130
[07/15 18:53:19     57s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:19     57s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:19     57s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2036.3M, EPOCH TIME: 1721083999.510302
[07/15 18:53:19     57s] Max number of tech site patterns supported in site array is 256.
[07/15 18:53:19     57s] Core basic site is core_ji3v
[07/15 18:53:19     57s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2036.3M, EPOCH TIME: 1721083999.510430
[07/15 18:53:19     57s] After signature check, allow fast init is false, keep pre-filter is true.
[07/15 18:53:19     57s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[07/15 18:53:19     57s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:2036.3M, EPOCH TIME: 1721083999.510633
[07/15 18:53:19     57s] SiteArray: non-trimmed site array dimensions = 45 x 723
[07/15 18:53:19     57s] SiteArray: use 176,128 bytes
[07/15 18:53:19     57s] SiteArray: current memory after site array memory allocation 2036.3M
[07/15 18:53:19     57s] SiteArray: FP blocked sites are writable
[07/15 18:53:19     57s] SiteArray: number of non floorplan blocked sites for llg default is 32535
[07/15 18:53:19     57s] Atter site array init, number of instance map data is 0.
[07/15 18:53:19     57s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.000, REAL:0.001, MEM:2036.3M, EPOCH TIME: 1721083999.511234
[07/15 18:53:19     57s] 
[07/15 18:53:19     57s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:53:19     57s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.001, MEM:2036.3M, EPOCH TIME: 1721083999.511408
[07/15 18:53:19     57s] Begin checking placement ... (start mem=2036.3M, init mem=2036.3M)
[07/15 18:53:19     57s] Begin checking exclusive groups violation ...
[07/15 18:53:19     57s] There are 0 groups to check, max #box is 0, total #box is 0
[07/15 18:53:19     57s] Finished checking exclusive groups violations. Found 0 Vio.
[07/15 18:53:19     57s] 
[07/15 18:53:19     57s] Running CheckPlace using 1 thread in normal mode...
[07/15 18:53:19     57s] 
[07/15 18:53:19     57s] ...checkPlace normal is done!
[07/15 18:53:19     57s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:2036.3M, EPOCH TIME: 1721083999.517183
[07/15 18:53:19     57s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.000, MEM:2036.3M, EPOCH TIME: 1721083999.517638
[07/15 18:53:19     57s] *info: Placed = 1219          
[07/15 18:53:19     57s] *info: Unplaced = 0           
[07/15 18:53:19     57s] Placement Density:60.22%(49152/81624)
[07/15 18:53:19     57s] Placement Density (including fixed std cells):60.22%(49152/81624)
[07/15 18:53:19     57s] All LLGs are deleted
[07/15 18:53:19     57s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1219).
[07/15 18:53:19     57s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:19     57s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2036.3M, EPOCH TIME: 1721083999.517955
[07/15 18:53:19     57s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2036.3M, EPOCH TIME: 1721083999.518023
[07/15 18:53:19     57s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:19     57s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:19     57s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=2036.3M)
[07/15 18:53:19     57s] OPERPROF: Finished checkPlace at level 1, CPU:0.010, REAL:0.010, MEM:2036.3M, EPOCH TIME: 1721083999.518434
[07/15 18:53:19     57s] Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:53:19     57s] Innovus will update I/O latencies
[07/15 18:53:19     57s] Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.
[07/15 18:53:19     57s] 
[07/15 18:53:19     57s] 
[07/15 18:53:19     57s] 
[07/15 18:53:19     57s] Check Prerequisites done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:53:19     57s] CCOpt::Phase::Initialization done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:53:19     57s] Info: 1 threads available for lower-level modules during optimization.
[07/15 18:53:19     57s] Executing ccopt post-processing.
[07/15 18:53:19     57s] Synthesizing clock trees with CCOpt...
[07/15 18:53:19     57s] *** CTS #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:00:57.8/0:10:16.3 (0.1), mem = 2036.3M
[07/15 18:53:19     57s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[07/15 18:53:19     57s] CCOpt::Phase::PreparingToBalance...
[07/15 18:53:19     57s] Leaving CCOpt scope - Initializing power interface...
[07/15 18:53:19     57s] Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:53:19     57s] 
[07/15 18:53:19     57s] Positive (advancing) pin insertion delays
[07/15 18:53:19     57s] =========================================
[07/15 18:53:19     57s] 
[07/15 18:53:19     57s] Found 0 advancing pin insertion delay (0.000% of 368 clock tree sinks)
[07/15 18:53:19     57s] 
[07/15 18:53:19     57s] Negative (delaying) pin insertion delays
[07/15 18:53:19     57s] ========================================
[07/15 18:53:19     57s] 
[07/15 18:53:19     57s] Found 0 delaying pin insertion delay (0.000% of 368 clock tree sinks)
[07/15 18:53:19     57s] Notify start of optimization...
[07/15 18:53:19     57s] Notify start of optimization done.
[07/15 18:53:19     57s] Leaving CCOpt scope - optDesignGlobalRouteStep...
[07/15 18:53:19     57s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2036.3M, EPOCH TIME: 1721083999.521957
[07/15 18:53:19     57s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:19     57s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:19     57s] All LLGs are deleted
[07/15 18:53:19     57s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:19     57s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:19     57s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2036.3M, EPOCH TIME: 1721083999.522034
[07/15 18:53:19     57s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2036.3M, EPOCH TIME: 1721083999.522077
[07/15 18:53:19     57s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:2036.3M, EPOCH TIME: 1721083999.522163
[07/15 18:53:19     57s] ### Creating LA Mngr. totSessionCpu=0:00:57.8 mem=2036.3M
[07/15 18:53:19     57s] ### Creating LA Mngr, finished. totSessionCpu=0:00:57.8 mem=2036.3M
[07/15 18:53:19     57s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 2036.29 MB )
[07/15 18:53:19     57s] (I)      ============================ Layers =============================
[07/15 18:53:19     57s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 18:53:19     57s] (I)      | DB# |  ID |                 Name |      Type | #Masks | Extra |
[07/15 18:53:19     57s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 18:53:19     57s] (I)      |  33 |   0 |                 CONT |       cut |      1 |       |
[07/15 18:53:19     57s] (I)      |   1 |   1 |                 MET1 |      wire |      1 |       |
[07/15 18:53:19     57s] (I)      |  34 |   1 |                 VIA1 |       cut |      1 |       |
[07/15 18:53:19     57s] (I)      |   2 |   2 |                 MET2 |      wire |      1 |       |
[07/15 18:53:19     57s] (I)      |  35 |   2 |                 VIA2 |       cut |      1 |       |
[07/15 18:53:19     57s] (I)      |   3 |   3 |                 MET3 |      wire |      1 |       |
[07/15 18:53:19     57s] (I)      |  36 |   3 |                 VIA3 |       cut |      1 |       |
[07/15 18:53:19     57s] (I)      |   4 |   4 |                 MET4 |      wire |      1 |       |
[07/15 18:53:19     57s] (I)      |  37 |   4 |                VIATP |       cut |      1 |       |
[07/15 18:53:19     57s] (I)      |   5 |   5 |                METTP |      wire |      1 |       |
[07/15 18:53:19     57s] (I)      |  38 |   5 |               VIATPL |       cut |      1 |       |
[07/15 18:53:19     57s] (I)      |   6 |   6 |               METTPL |      wire |      1 |       |
[07/15 18:53:19     57s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 18:53:19     57s] (I)      |  64 |  64 |              OVERLAP |   overlap |        |       |
[07/15 18:53:19     57s] (I)      |  65 |  65 |                 PIMP |   implant |        |       |
[07/15 18:53:19     57s] (I)      |  66 |  66 |                 NIMP |   implant |        |       |
[07/15 18:53:19     57s] (I)      |  67 |  67 |                NWELL |     other |        |    MS |
[07/15 18:53:19     57s] (I)      |  68 |  68 |                 DIFF | diffusion |        |    MS |
[07/15 18:53:19     57s] (I)      |   0 |   0 |                POLY1 |     other |        |    MS |
[07/15 18:53:19     57s] (I)      |  69 |  69 |               LOCKED |     other |        |       |
[07/15 18:53:19     57s] (I)      |  70 |  70 |              LOCKED1 |     other |        |       |
[07/15 18:53:19     57s] (I)      |  71 |  71 |              LOCKED2 |     other |        |       |
[07/15 18:53:19     57s] (I)      |  72 |  72 |              LOCKED3 |     other |        |       |
[07/15 18:53:19     57s] (I)      |  73 |  73 |              LOCKED4 |     other |        |       |
[07/15 18:53:19     57s] (I)      |  74 |  74 |                   MV |     other |        |    MS |
[07/15 18:53:19     57s] (I)      |  75 |  75 |                PWELL |     other |        |    MS |
[07/15 18:53:19     57s] (I)      |  76 |  76 |                  PAD |     other |        |    MS |
[07/15 18:53:19     57s] (I)      |  77 |  77 |                 VIA4 |     other |        |    MS |
[07/15 18:53:19     57s] (I)      |  78 |  78 |                 SBLK |     other |        |    MS |
[07/15 18:53:19     57s] (I)      |  79 |  79 |                NOPIM |     other |        |    MS |
[07/15 18:53:19     57s] (I)      |  80 |  80 |                 CAPM |     other |        |    MS |
[07/15 18:53:19     57s] (I)      |  81 |  81 |                 MET5 |     other |        |    MS |
[07/15 18:53:19     57s] (I)      |  82 |  82 |                  LDP |     other |        |    MS |
[07/15 18:53:19     57s] (I)      |  83 |  83 |                NODRC |     other |        |    MS |
[07/15 18:53:19     57s] (I)      |  84 |  84 |               DIODEF |     other |        |    MS |
[07/15 18:53:19     57s] (I)      |  85 |  85 |                  ESD |     other |        |    MS |
[07/15 18:53:19     57s] (I)      |  86 |  86 |                  LDN |     other |        |    MS |
[07/15 18:53:19     57s] (I)      |  87 |  87 |                   CF |     other |        |    MS |
[07/15 18:53:19     57s] (I)      |  88 |  88 |                 HRES |     other |        |    MS |
[07/15 18:53:19     57s] (I)      |  89 |  89 |                  ALN |     other |        |    MS |
[07/15 18:53:19     57s] (I)      |  90 |  90 |               DNWELL |     other |        |    MS |
[07/15 18:53:19     57s] (I)      |  91 |  91 |                 IOID |     other |        |    MS |
[07/15 18:53:19     57s] (I)      |  92 |  92 |                 MRES |     other |        |    MS |
[07/15 18:53:19     57s] (I)      |  93 |  93 |                  NW1 |     other |        |    MS |
[07/15 18:53:19     57s] (I)      |  94 |  94 |                  PW1 |     other |        |    MS |
[07/15 18:53:19     57s] (I)      |  95 |  95 |                  NW2 |     other |        |    MS |
[07/15 18:53:19     57s] (I)      |  96 |  96 |                  PW2 |     other |        |    MS |
[07/15 18:53:19     57s] (I)      |  97 |  97 |               BLKALL |     other |        |    MS |
[07/15 18:53:19     57s] (I)      |  98 |  98 |               BIPDEF |     other |        |    MS |
[07/15 18:53:19     57s] (I)      |  99 |  99 |                 NIFE |     other |        |    MS |
[07/15 18:53:19     57s] (I)      | 100 | 100 |               SUBCUT |     other |        |    MS |
[07/15 18:53:19     57s] (I)      | 101 | 101 |               FAMARK |     other |        |    MS |
[07/15 18:53:19     57s] (I)      | 102 | 102 |               RESDEF |     other |        |    MS |
[07/15 18:53:19     57s] (I)      | 103 | 103 |               CAPDEF |     other |        |    MS |
[07/15 18:53:19     57s] (I)      | 104 | 104 |               INDDEF |     other |        |    MS |
[07/15 18:53:19     57s] (I)      | 105 | 105 |                  RAC |     other |        |    MS |
[07/15 18:53:19     57s] (I)      | 106 | 106 |                XFLAY |     other |        |    MS |
[07/15 18:53:19     57s] (I)      | 107 | 107 |                HVGOX |     other |        |    MS |
[07/15 18:53:19     57s] (I)      | 108 | 108 |              HVPWELL |     other |        |    MS |
[07/15 18:53:19     57s] (I)      | 109 | 109 |              HVNWELL |     other |        |    MS |
[07/15 18:53:19     57s] (I)      | 110 | 110 |                  SOI |     other |        |    MS |
[07/15 18:53:19     57s] (I)      | 111 | 111 |                  PDD |     other |        |    MS |
[07/15 18:53:19     57s] (I)      | 112 | 112 |                  SCI |     other |        |    MS |
[07/15 18:53:19     57s] (I)      | 113 | 113 |                  SSD |     other |        |    MS |
[07/15 18:53:19     57s] (I)      | 114 | 114 |                 DEPL |     other |        |    MS |
[07/15 18:53:19     57s] (I)      | 115 | 115 |                  LPM |     other |        |    MS |
[07/15 18:53:19     57s] (I)      | 116 | 116 |                  LNM |     other |        |    MS |
[07/15 18:53:19     57s] (I)      | 117 | 117 |                ISOPW |     other |        |    MS |
[07/15 18:53:19     57s] (I)      | 118 | 118 |                  SOC |     other |        |    MS |
[07/15 18:53:19     57s] (I)      | 119 | 119 |                 DMOS |     other |        |    MS |
[07/15 18:53:19     57s] (I)      | 120 | 120 |               DEVLBL |     other |        |    MS |
[07/15 18:53:19     57s] (I)      | 121 | 121 |             DNWELLMV |     other |        |    MS |
[07/15 18:53:19     57s] (I)      | 122 | 122 |                PWBLK |     other |        |    MS |
[07/15 18:53:19     57s] (I)      | 123 | 123 |               PHODEF |     other |        |    MS |
[07/15 18:53:19     57s] (I)      | 124 | 124 |                  LNO |     other |        |    MS |
[07/15 18:53:19     57s] (I)      | 125 | 125 |                 VIA5 |     other |        |    MS |
[07/15 18:53:19     57s] (I)      | 126 | 126 |                 MET6 |     other |        |    MS |
[07/15 18:53:19     57s] (I)      | 127 | 127 |               HVDEPL |     other |        |    MS |
[07/15 18:53:19     57s] (I)      | 128 | 128 |              CAPM23F |     other |        |    MS |
[07/15 18:53:19     57s] (I)      | 129 | 129 |             CAPMH23F |     other |        |    MS |
[07/15 18:53:19     57s] (I)      | 130 | 130 |              CAPM34F |     other |        |    MS |
[07/15 18:53:19     57s] (I)      | 131 | 131 |             CAPMH34F |     other |        |    MS |
[07/15 18:53:19     57s] (I)      | 132 | 132 |              CAPM45F |     other |        |    MS |
[07/15 18:53:19     57s] (I)      | 133 | 133 |             CAPMH45F |     other |        |    MS |
[07/15 18:53:19     57s] (I)      | 134 | 134 |              CAPM56F |     other |        |    MS |
[07/15 18:53:19     57s] (I)      | 135 | 135 |             CAPMH56F |     other |        |    MS |
[07/15 18:53:19     57s] (I)      | 136 | 136 |                CAPM2 |     other |        |    MS |
[07/15 18:53:19     57s] (I)      | 137 | 137 |                CAPM3 |     other |        |    MS |
[07/15 18:53:19     57s] (I)      | 138 | 138 |                  DNC |     other |        |    MS |
[07/15 18:53:19     57s] (I)      | 139 | 139 |                  DPC |     other |        |    MS |
[07/15 18:53:19     57s] (I)      | 140 | 140 |                LNDEV |     other |        |    MS |
[07/15 18:53:19     57s] (I)      | 141 | 141 |                  HNW |     other |        |    MS |
[07/15 18:53:19     57s] (I)      | 142 | 142 |                  NDF |     other |        |    MS |
[07/15 18:53:19     57s] (I)      | 143 | 143 |                  PDF |     other |        |    MS |
[07/15 18:53:19     57s] (I)      | 144 | 144 |                  DTI |     other |        |    MS |
[07/15 18:53:19     57s] (I)      | 145 | 145 |                UVWIN |     other |        |    MS |
[07/15 18:53:19     57s] (I)      | 146 | 146 |               ANODOP |     other |        |    MS |
[07/15 18:53:19     57s] (I)      | 147 | 147 |               CATDOP |     other |        |    MS |
[07/15 18:53:19     57s] (I)      | 148 | 148 |                  AML |     other |        |    MS |
[07/15 18:53:19     57s] (I)      | 149 | 149 |                BNIMP |     other |        |    MS |
[07/15 18:53:19     57s] (I)      | 150 | 150 |                  LPW |     other |        |    MS |
[07/15 18:53:19     57s] (I)      | 151 | 151 |                  LNW |     other |        |    MS |
[07/15 18:53:19     57s] (I)      | 152 | 152 |                   BP |     other |        |    MS |
[07/15 18:53:19     57s] (I)      | 153 | 153 |                CAPMH |     other |        |    MS |
[07/15 18:53:19     57s] (I)      | 154 | 154 |               CAPMH2 |     other |        |    MS |
[07/15 18:53:19     57s] (I)      | 155 | 155 |               CAPMH3 |     other |        |    MS |
[07/15 18:53:19     57s] (I)      | 156 | 156 |               LDDBLK |     other |        |    MS |
[07/15 18:53:19     57s] (I)      | 157 | 157 |                  STI |     other |        |    MS |
[07/15 18:53:19     57s] (I)      | 158 | 158 |                  LVT |     other |        |    MS |
[07/15 18:53:19     57s] (I)      | 159 | 159 |               NWELL3 |     other |        |    MS |
[07/15 18:53:19     57s] (I)      | 160 | 160 |               PWELL3 |     other |        |    MS |
[07/15 18:53:19     57s] (I)      | 161 | 161 |                ngate |     other |        |    MS |
[07/15 18:53:19     57s] (I)      | 162 | 162 |                pgate |     other |        |    MS |
[07/15 18:53:19     57s] (I)      | 163 | 163 |                  sub |     other |        |    MS |
[07/15 18:53:19     57s] (I)      | 164 | 164 |              polyres |     other |        |    MS |
[07/15 18:53:19     57s] (I)      | 165 | 165 |               allres |     other |        |    MS |
[07/15 18:53:19     57s] (I)      | 166 | 166 |                  nsd |     other |        |    MS |
[07/15 18:53:19     57s] (I)      | 167 | 167 |                  psd |     other |        |    MS |
[07/15 18:53:19     57s] (I)      | 168 | 168 |               SUBEXT |     other |        |    MS |
[07/15 18:53:19     57s] (I)      | 169 | 169 |               SUBDEV |     other |        |    MS |
[07/15 18:53:19     57s] (I)      | 170 | 170 |                NGIMP |     other |        |    MS |
[07/15 18:53:19     57s] (I)      | 171 | 171 |                  ULN |     other |        |    MS |
[07/15 18:53:19     57s] (I)      | 172 | 172 |                 PPLN |     other |        |    MS |
[07/15 18:53:19     57s] (I)      | 173 | 173 |                 NNLN |     other |        |    MS |
[07/15 18:53:19     57s] (I)      | 174 | 174 |                 NWLN |     other |        |    MS |
[07/15 18:53:19     57s] (I)      | 175 | 175 |                 PWLN |     other |        |    MS |
[07/15 18:53:19     57s] (I)      | 176 | 176 |               NWELL5 |     other |        |    MS |
[07/15 18:53:19     57s] (I)      | 177 | 177 |               PWELL5 |     other |        |    MS |
[07/15 18:53:19     57s] (I)      | 178 | 178 |                  SVT |     other |        |    MS |
[07/15 18:53:19     57s] (I)      | 179 | 179 |               CORNER |     other |        |    MS |
[07/15 18:53:19     57s] (I)      | 180 | 180 |               PIMIDE |     other |        |    MS |
[07/15 18:53:19     57s] (I)      | 181 | 181 |                 EMIR |     other |        |    MS |
[07/15 18:53:19     57s] (I)      | 182 | 182 |             DONOTUSE |     other |        |    MS |
[07/15 18:53:19     57s] (I)      | 183 | 183 |          LOCKED_slot |     other |        |       |
[07/15 18:53:19     57s] (I)      | 184 | 184 |         LOCKED1_slot |     other |        |       |
[07/15 18:53:19     57s] (I)      | 185 | 185 |         LOCKED2_slot |     other |        |       |
[07/15 18:53:19     57s] (I)      | 186 | 186 |         LOCKED3_slot |     other |        |       |
[07/15 18:53:19     57s] (I)      | 187 | 187 |         LOCKED4_slot |     other |        |       |
[07/15 18:53:19     57s] (I)      | 188 | 188 |           POLY1_slot |     other |        |       |
[07/15 18:53:19     57s] (I)      | 189 | 189 |            MET1_slot |     other |        |       |
[07/15 18:53:19     57s] (I)      | 190 | 190 |            VIA1_slot |     other |        |       |
[07/15 18:53:19     57s] (I)      | 191 | 191 |            MET2_slot |     other |        |       |
[07/15 18:53:19     57s] (I)      | 192 | 192 |            VIA2_slot |     other |        |       |
[07/15 18:53:19     57s] (I)      | 193 | 193 |            MET3_slot |     other |        |       |
[07/15 18:53:19     57s] (I)      | 194 | 194 |            VIA3_slot |     other |        |       |
[07/15 18:53:19     57s] (I)      | 195 | 195 |            MET4_slot |     other |        |       |
[07/15 18:53:19     57s] (I)      | 196 | 196 |           VIATP_slot |     other |        |       |
[07/15 18:53:19     57s] (I)      | 197 | 197 |           METTP_slot |     other |        |       |
[07/15 18:53:19     57s] (I)      | 198 | 198 |          VIATPL_slot |     other |        |       |
[07/15 18:53:19     57s] (I)      | 199 | 199 |          METTPL_slot |     other |        |       |
[07/15 18:53:19     57s] (I)      | 200 | 200 |             Unrouted |     other |        |       |
[07/15 18:53:19     57s] (I)      | 201 | 201 |             Canplace |     other |        |       |
[07/15 18:53:19     57s] (I)      | 202 | 202 |         Cannotoccupy |     other |        |       |
[07/15 18:53:19     57s] (I)      | 203 | 203 |                Group |     other |        |       |
[07/15 18:53:19     57s] (I)      | 204 | 204 |                  Row |     other |        |       |
[07/15 18:53:19     57s] (I)      | 205 | 205 |               marker |     other |        |       |
[07/15 18:53:19     57s] (I)      | 206 | 206 |         changedLayer |     other |        |       |
[07/15 18:53:19     57s] (I)      | 207 | 207 |           designFlow |     other |        |       |
[07/15 18:53:19     57s] (I)      | 208 | 208 |                unset |     other |        |       |
[07/15 18:53:19     57s] (I)      | 209 | 209 |              unknown |     other |        |       |
[07/15 18:53:19     57s] (I)      | 210 | 210 |               supply |     other |        |       |
[07/15 18:53:19     57s] (I)      | 211 | 211 |                spike |     other |        |       |
[07/15 18:53:19     57s] (I)      | 212 | 212 |               resist |     other |        |       |
[07/15 18:53:19     57s] (I)      | 213 | 213 |                  hiz |     other |        |       |
[07/15 18:53:19     57s] (I)      | 214 | 214 |                drive |     other |        |       |
[07/15 18:53:19     57s] (I)      | 215 | 215 |               select |     other |        |       |
[07/15 18:53:19     57s] (I)      | 216 | 216 |               hilite |     other |        |       |
[07/15 18:53:19     57s] (I)      | 217 | 217 |                   y9 |     other |        |       |
[07/15 18:53:19     57s] (I)      | 218 | 218 |                   y8 |     other |        |       |
[07/15 18:53:19     57s] (I)      | 219 | 219 |                   y7 |     other |        |       |
[07/15 18:53:19     57s] (I)      | 220 | 220 |                   y6 |     other |        |       |
[07/15 18:53:19     57s] (I)      | 221 | 221 |                   y5 |     other |        |       |
[07/15 18:53:19     57s] (I)      | 222 | 222 |                   y4 |     other |        |       |
[07/15 18:53:19     57s] (I)      | 223 | 223 |                   y3 |     other |        |       |
[07/15 18:53:19     57s] (I)      | 224 | 224 |                   y2 |     other |        |       |
[07/15 18:53:19     57s] (I)      | 225 | 225 |                   y1 |     other |        |       |
[07/15 18:53:19     57s] (I)      | 226 | 226 |                   y0 |     other |        |       |
[07/15 18:53:19     57s] (I)      | 227 | 227 |              stretch |     other |        |       |
[07/15 18:53:19     57s] (I)      | 228 | 228 |                 snap |     other |        |       |
[07/15 18:53:19     57s] (I)      | 229 | 229 |            edgeLayer |     other |        |       |
[07/15 18:53:19     57s] (I)      | 230 | 230 |                 axis |     other |        |       |
[07/15 18:53:19     57s] (I)      | 231 | 231 |                  pin |     other |        |       |
[07/15 18:53:19     57s] (I)      | 232 | 232 |                 wire |     other |        |       |
[07/15 18:53:19     57s] (I)      | 233 | 233 |               device |     other |        |       |
[07/15 18:53:19     57s] (I)      | 234 | 234 |               border |     other |        |       |
[07/15 18:53:19     57s] (I)      | 235 | 235 |                 text |     other |        |       |
[07/15 18:53:19     57s] (I)      | 236 | 236 |            softFence |     other |        |       |
[07/15 18:53:19     57s] (I)      | 237 | 237 |            hardFence |     other |        |       |
[07/15 18:53:19     57s] (I)      | 238 | 238 |                align |     other |        |       |
[07/15 18:53:19     57s] (I)      | 239 | 239 |           prBoundary |     other |        |       |
[07/15 18:53:19     57s] (I)      | 240 | 240 |             instance |     other |        |       |
[07/15 18:53:19     57s] (I)      | 241 | 241 |             annotate |     other |        |       |
[07/15 18:53:19     57s] (I)      | 242 | 242 |                 grid |     other |        |       |
[07/15 18:53:19     57s] (I)      | 243 | 243 |           background |     other |        |       |
[07/15 18:53:19     57s] (I)      | 244 | 244 |            substrate |     other |        |       |
[07/15 18:53:19     57s] (I)      | 245 | 245 |     solderMaskBottom |     other |        |       |
[07/15 18:53:19     57s] (I)      | 246 | 246 |    beginGenericLayer |     other |        |       |
[07/15 18:53:19     57s] (I)      | 247 | 247 | internalGenericLayer |     other |        |       |
[07/15 18:53:19     57s] (I)      | 248 | 248 |      endGenericLayer |     other |        |       |
[07/15 18:53:19     57s] (I)      | 249 | 249 |        solderMaskTop |     other |        |       |
[07/15 18:53:19     57s] (I)      | 250 | 250 |                drill |     other |        |       |
[07/15 18:53:19     57s] (I)      | 251 | 251 |             wirebond |     other |        |       |
[07/15 18:53:19     57s] (I)      | 252 | 252 |  wirebondFingerGuide |     other |        |       |
[07/15 18:53:19     57s] (I)      | 253 | 253 |     assemblyBoundary |     other |        |       |
[07/15 18:53:19     57s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 18:53:19     57s] (I)      Started Import and model ( Curr Mem: 2036.29 MB )
[07/15 18:53:19     57s] (I)      Default pattern map key = aska_dig_default.
[07/15 18:53:19     57s] (I)      == Non-default Options ==
[07/15 18:53:19     57s] (I)      Maximum routing layer                              : 4
[07/15 18:53:19     57s] (I)      Number of threads                                  : 1
[07/15 18:53:19     57s] (I)      Method to set GCell size                           : row
[07/15 18:53:19     57s] (I)      Counted 402 PG shapes. We will not process PG shapes layer by layer.
[07/15 18:53:19     57s] (I)      Use row-based GCell size
[07/15 18:53:19     57s] (I)      Use row-based GCell align
[07/15 18:53:19     57s] (I)      layer 0 area = 202000
[07/15 18:53:19     57s] (I)      layer 1 area = 202000
[07/15 18:53:19     57s] (I)      layer 2 area = 202000
[07/15 18:53:19     57s] (I)      layer 3 area = 202000
[07/15 18:53:19     57s] (I)      GCell unit size   : 4480
[07/15 18:53:19     57s] (I)      GCell multiplier  : 1
[07/15 18:53:19     57s] (I)      GCell row height  : 4480
[07/15 18:53:19     57s] (I)      Actual row height : 4480
[07/15 18:53:19     57s] (I)      GCell align ref   : 20160 20160
[07/15 18:53:19     57s] [NR-eGR] Track table information for default rule: 
[07/15 18:53:19     57s] [NR-eGR] MET1 has single uniform track structure
[07/15 18:53:19     57s] [NR-eGR] MET2 has single uniform track structure
[07/15 18:53:19     57s] [NR-eGR] MET3 has single uniform track structure
[07/15 18:53:19     57s] [NR-eGR] MET4 has single uniform track structure
[07/15 18:53:19     57s] [NR-eGR] METTP has single uniform track structure
[07/15 18:53:19     57s] [NR-eGR] METTPL has single uniform track structure
[07/15 18:53:19     57s] (I)      ================= Default via ==================
[07/15 18:53:19     57s] (I)      +---+--------------------+---------------------+
[07/15 18:53:19     57s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut     |
[07/15 18:53:19     57s] (I)      +---+--------------------+---------------------+
[07/15 18:53:19     57s] (I)      | 1 |    2  VIA1_Y_so    |   32  VIA1_CV1_hd   |
[07/15 18:53:19     57s] (I)      | 2 |   38  VIA2_so      |   61  VIA2_CV1_so   |
[07/15 18:53:19     57s] (I)      | 3 |   74  VIA3_so      |   93  VIA3_CH2_so   |
[07/15 18:53:19     57s] (I)      | 4 |  117  VIATPne_Y_so |  132  VIATP_CH2s_so |
[07/15 18:53:19     57s] (I)      | 5 |  145  VIATPL_so    |  150  VIATPL_CV_so  |
[07/15 18:53:19     57s] (I)      +---+--------------------+---------------------+
[07/15 18:53:19     57s] [NR-eGR] Read 260 PG shapes
[07/15 18:53:19     57s] [NR-eGR] Read 0 clock shapes
[07/15 18:53:19     57s] [NR-eGR] Read 0 other shapes
[07/15 18:53:19     57s] [NR-eGR] #Routing Blockages  : 0
[07/15 18:53:19     57s] [NR-eGR] #Instance Blockages : 0
[07/15 18:53:19     57s] [NR-eGR] #PG Blockages       : 260
[07/15 18:53:19     57s] [NR-eGR] #Halo Blockages     : 0
[07/15 18:53:19     57s] [NR-eGR] #Boundary Blockages : 0
[07/15 18:53:19     57s] [NR-eGR] #Clock Blockages    : 0
[07/15 18:53:19     57s] [NR-eGR] #Other Blockages    : 0
[07/15 18:53:19     57s] (I)      Design has 0 blackboxes considered as all layer blockages.
[07/15 18:53:19     57s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[07/15 18:53:19     57s] [NR-eGR] Read 1253 nets ( ignored 0 )
[07/15 18:53:19     57s] (I)      early_global_route_priority property id does not exist.
[07/15 18:53:19     57s] (I)      Read Num Blocks=260  Num Prerouted Wires=0  Num CS=0
[07/15 18:53:19     57s] (I)      Layer 1 (V) : #blockages 260 : #preroutes 0
[07/15 18:53:19     57s] (I)      Layer 2 (H) : #blockages 0 : #preroutes 0
[07/15 18:53:19     57s] (I)      Layer 3 (V) : #blockages 0 : #preroutes 0
[07/15 18:53:19     57s] (I)      Number of ignored nets                =      0
[07/15 18:53:19     57s] (I)      Number of connected nets              =      0
[07/15 18:53:19     57s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[07/15 18:53:19     57s] (I)      Number of clock nets                  =      2.  Ignored: No
[07/15 18:53:19     57s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[07/15 18:53:19     57s] (I)      Number of special nets                =      0.  Ignored: Yes
[07/15 18:53:19     57s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[07/15 18:53:19     57s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[07/15 18:53:19     57s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[07/15 18:53:19     57s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[07/15 18:53:19     57s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[07/15 18:53:19     57s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[07/15 18:53:19     57s] (I)      Ndr track 0 does not exist
[07/15 18:53:19     57s] (I)      ---------------------Grid Graph Info--------------------
[07/15 18:53:19     57s] (I)      Routing area        : (0, 0) - (445200, 241920)
[07/15 18:53:19     57s] (I)      Core area           : (20160, 20160) - (425040, 221760)
[07/15 18:53:19     57s] (I)      Site width          :   560  (dbu)
[07/15 18:53:19     57s] (I)      Row height          :  4480  (dbu)
[07/15 18:53:19     57s] (I)      GCell row height    :  4480  (dbu)
[07/15 18:53:19     57s] (I)      GCell width         :  4480  (dbu)
[07/15 18:53:19     57s] (I)      GCell height        :  4480  (dbu)
[07/15 18:53:19     57s] (I)      Grid                :    99    54     4
[07/15 18:53:19     57s] (I)      Layer numbers       :     1     2     3     4
[07/15 18:53:19     57s] (I)      Vertical capacity   :     0  4480     0  4480
[07/15 18:53:19     57s] (I)      Horizontal capacity :     0     0  4480     0
[07/15 18:53:19     57s] (I)      Default wire width  :   230   280   280   280
[07/15 18:53:19     57s] (I)      Default wire space  :   230   280   280   280
[07/15 18:53:19     57s] (I)      Default wire pitch  :   460   560   560   560
[07/15 18:53:19     57s] (I)      Default pitch size  :   460   560   560   560
[07/15 18:53:19     57s] (I)      First track coord   :   280   280   280   280
[07/15 18:53:19     57s] (I)      Num tracks per GCell:  9.74  8.00  8.00  8.00
[07/15 18:53:19     57s] (I)      Total num of tracks :   432   795   432   795
[07/15 18:53:19     57s] (I)      Num of masks        :     1     1     1     1
[07/15 18:53:19     57s] (I)      Num of trim masks   :     0     0     0     0
[07/15 18:53:19     57s] (I)      --------------------------------------------------------
[07/15 18:53:19     57s] 
[07/15 18:53:19     57s] [NR-eGR] ============ Routing rule table ============
[07/15 18:53:19     57s] [NR-eGR] Rule id: 0  Nets: 1253
[07/15 18:53:19     57s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[07/15 18:53:19     57s] (I)                    Layer    2    3    4 
[07/15 18:53:19     57s] (I)                    Pitch  560  560  560 
[07/15 18:53:19     57s] (I)             #Used tracks    1    1    1 
[07/15 18:53:19     57s] (I)       #Fully used tracks    1    1    1 
[07/15 18:53:19     57s] [NR-eGR] ========================================
[07/15 18:53:19     57s] [NR-eGR] 
[07/15 18:53:19     57s] (I)      =============== Blocked Tracks ===============
[07/15 18:53:19     57s] (I)      +-------+---------+----------+---------------+
[07/15 18:53:19     57s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[07/15 18:53:19     57s] (I)      +-------+---------+----------+---------------+
[07/15 18:53:19     57s] (I)      |     1 |       0 |        0 |         0.00% |
[07/15 18:53:19     57s] (I)      |     2 |   42930 |     6090 |        14.19% |
[07/15 18:53:19     57s] (I)      |     3 |   42768 |        0 |         0.00% |
[07/15 18:53:19     57s] (I)      |     4 |   42930 |        0 |         0.00% |
[07/15 18:53:19     57s] (I)      +-------+---------+----------+---------------+
[07/15 18:53:19     57s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2036.29 MB )
[07/15 18:53:19     57s] (I)      Reset routing kernel
[07/15 18:53:19     57s] (I)      Started Global Routing ( Curr Mem: 2036.29 MB )
[07/15 18:53:19     57s] (I)      totalPins=4864  totalGlobalPin=4743 (97.51%)
[07/15 18:53:19     57s] (I)      total 2D Cap : 122538 = (42768 H, 79770 V)
[07/15 18:53:19     57s] [NR-eGR] Layer group 1: route 1253 net(s) in layer range [2, 4]
[07/15 18:53:19     57s] (I)      
[07/15 18:53:19     57s] (I)      ============  Phase 1a Route ============
[07/15 18:53:19     57s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[07/15 18:53:19     57s] (I)      Usage: 10904 = (5781 H, 5123 V) = (13.52% H, 6.42% V) = (2.590e+04um H, 2.295e+04um V)
[07/15 18:53:19     57s] (I)      
[07/15 18:53:19     57s] (I)      ============  Phase 1b Route ============
[07/15 18:53:19     57s] (I)      Usage: 10904 = (5781 H, 5123 V) = (13.52% H, 6.42% V) = (2.590e+04um H, 2.295e+04um V)
[07/15 18:53:19     57s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.884992e+04um
[07/15 18:53:19     57s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[07/15 18:53:19     57s] (I)      Congestion threshold : each 60.00, sum 90.00
[07/15 18:53:19     57s] (I)      
[07/15 18:53:19     57s] (I)      ============  Phase 1c Route ============
[07/15 18:53:19     57s] (I)      Usage: 10904 = (5781 H, 5123 V) = (13.52% H, 6.42% V) = (2.590e+04um H, 2.295e+04um V)
[07/15 18:53:19     57s] (I)      
[07/15 18:53:19     57s] (I)      ============  Phase 1d Route ============
[07/15 18:53:19     57s] (I)      Usage: 10904 = (5781 H, 5123 V) = (13.52% H, 6.42% V) = (2.590e+04um H, 2.295e+04um V)
[07/15 18:53:19     57s] (I)      
[07/15 18:53:19     57s] (I)      ============  Phase 1e Route ============
[07/15 18:53:19     57s] (I)      Usage: 10904 = (5781 H, 5123 V) = (13.52% H, 6.42% V) = (2.590e+04um H, 2.295e+04um V)
[07/15 18:53:19     57s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.884992e+04um
[07/15 18:53:19     57s] (I)      
[07/15 18:53:19     57s] (I)      ============  Phase 1l Route ============
[07/15 18:53:19     57s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[07/15 18:53:19     57s] (I)      Layer  2:      36109      6582         3        4016       37960    ( 9.57%) 
[07/15 18:53:19     57s] (I)      Layer  3:      42336      5845         1           0       42336    ( 0.00%) 
[07/15 18:53:19     57s] (I)      Layer  4:      42135       450         0           0       41976    ( 0.00%) 
[07/15 18:53:19     57s] (I)      Total:        120580     12877         4        4016      122272    ( 3.18%) 
[07/15 18:53:19     57s] (I)      
[07/15 18:53:19     57s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[07/15 18:53:19     57s] [NR-eGR]                        OverCon            
[07/15 18:53:19     57s] [NR-eGR]                         #Gcell     %Gcell
[07/15 18:53:19     57s] [NR-eGR]        Layer               (1)    OverCon
[07/15 18:53:19     57s] [NR-eGR] ----------------------------------------------
[07/15 18:53:19     57s] [NR-eGR]    MET1 ( 1)         0( 0.00%)   ( 0.00%) 
[07/15 18:53:19     57s] [NR-eGR]    MET2 ( 2)         3( 0.06%)   ( 0.06%) 
[07/15 18:53:19     57s] [NR-eGR]    MET3 ( 3)         1( 0.02%)   ( 0.02%) 
[07/15 18:53:19     57s] [NR-eGR]    MET4 ( 4)         0( 0.00%)   ( 0.00%) 
[07/15 18:53:19     57s] [NR-eGR] ----------------------------------------------
[07/15 18:53:19     57s] [NR-eGR]        Total         4( 0.03%)   ( 0.03%) 
[07/15 18:53:19     57s] [NR-eGR] 
[07/15 18:53:19     57s] (I)      Finished Global Routing ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 2044.30 MB )
[07/15 18:53:19     57s] (I)      total 2D Cap : 122538 = (42768 H, 79770 V)
[07/15 18:53:19     57s] [NR-eGR] Overflow after Early Global Route 0.02% H + 0.00% V
[07/15 18:53:19     57s] (I)      ============= Track Assignment ============
[07/15 18:53:19     57s] (I)      Started Track Assignment (1T) ( Curr Mem: 2044.30 MB )
[07/15 18:53:19     57s] (I)      Initialize Track Assignment ( max pin layer : 6 )
[07/15 18:53:19     57s] (I)      Run Multi-thread track assignment
[07/15 18:53:19     57s] (I)      Finished Track Assignment (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2044.30 MB )
[07/15 18:53:19     57s] (I)      Started Export ( Curr Mem: 2044.30 MB )
[07/15 18:53:19     57s] [NR-eGR]                 Length (um)   Vias 
[07/15 18:53:19     57s] [NR-eGR] -----------------------------------
[07/15 18:53:19     57s] [NR-eGR]  MET1    (1H)             0   4784 
[07/15 18:53:19     57s] [NR-eGR]  MET2    (2V)         22936   6606 
[07/15 18:53:19     57s] [NR-eGR]  MET3    (3H)         26517    315 
[07/15 18:53:19     57s] [NR-eGR]  MET4    (4V)          2209      0 
[07/15 18:53:19     57s] [NR-eGR]  METTP   (5H)             0      0 
[07/15 18:53:19     57s] [NR-eGR]  METTPL  (6V)             0      0 
[07/15 18:53:19     57s] [NR-eGR] -----------------------------------
[07/15 18:53:19     57s] [NR-eGR]          Total        51662  11705 
[07/15 18:53:19     57s] [NR-eGR] --------------------------------------------------------------------------
[07/15 18:53:19     57s] [NR-eGR] Total half perimeter of net bounding box: 41491um
[07/15 18:53:19     57s] [NR-eGR] Total length: 51662um, number of vias: 11705
[07/15 18:53:19     57s] [NR-eGR] --------------------------------------------------------------------------
[07/15 18:53:19     57s] [NR-eGR] Total eGR-routed clock nets wire length: 3502um, number of vias: 895
[07/15 18:53:19     57s] [NR-eGR] --------------------------------------------------------------------------
[07/15 18:53:19     57s] (I)      Finished Export ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2044.30 MB )
[07/15 18:53:19     57s] Saved RC grid cleaned up.
[07/15 18:53:19     57s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2044.30 MB )
[07/15 18:53:19     57s] (I)      ======================================== Runtime Summary ========================================
[07/15 18:53:19     57s] (I)       Step                                              %       Start      Finish      Real       CPU 
[07/15 18:53:19     57s] (I)      -------------------------------------------------------------------------------------------------
[07/15 18:53:19     57s] (I)       Early Global Route kernel                   100.00%  332.83 sec  332.88 sec  0.05 sec  0.05 sec 
[07/15 18:53:19     57s] (I)       +-Import and model                           14.52%  332.85 sec  332.85 sec  0.01 sec  0.01 sec 
[07/15 18:53:19     57s] (I)       | +-Create place DB                           3.98%  332.85 sec  332.85 sec  0.00 sec  0.01 sec 
[07/15 18:53:19     57s] (I)       | | +-Import place data                       3.79%  332.85 sec  332.85 sec  0.00 sec  0.01 sec 
[07/15 18:53:19     57s] (I)       | | | +-Read instances and placement          1.13%  332.85 sec  332.85 sec  0.00 sec  0.00 sec 
[07/15 18:53:19     57s] (I)       | | | +-Read nets                             2.27%  332.85 sec  332.85 sec  0.00 sec  0.00 sec 
[07/15 18:53:19     57s] (I)       | +-Create route DB                           7.57%  332.85 sec  332.85 sec  0.00 sec  0.00 sec 
[07/15 18:53:19     57s] (I)       | | +-Import route data (1T)                  7.13%  332.85 sec  332.85 sec  0.00 sec  0.00 sec 
[07/15 18:53:19     57s] (I)       | | | +-Read blockages ( Layer 2-4 )          1.79%  332.85 sec  332.85 sec  0.00 sec  0.00 sec 
[07/15 18:53:19     57s] (I)       | | | | +-Read routing blockages              0.01%  332.85 sec  332.85 sec  0.00 sec  0.00 sec 
[07/15 18:53:19     57s] (I)       | | | | +-Read instance blockages             0.29%  332.85 sec  332.85 sec  0.00 sec  0.00 sec 
[07/15 18:53:19     57s] (I)       | | | | +-Read PG blockages                   0.06%  332.85 sec  332.85 sec  0.00 sec  0.00 sec 
[07/15 18:53:19     57s] (I)       | | | | +-Read clock blockages                0.03%  332.85 sec  332.85 sec  0.00 sec  0.00 sec 
[07/15 18:53:19     57s] (I)       | | | | +-Read other blockages                0.03%  332.85 sec  332.85 sec  0.00 sec  0.00 sec 
[07/15 18:53:19     57s] (I)       | | | | +-Read halo blockages                 0.02%  332.85 sec  332.85 sec  0.00 sec  0.00 sec 
[07/15 18:53:19     57s] (I)       | | | | +-Read boundary cut boxes             0.00%  332.85 sec  332.85 sec  0.00 sec  0.00 sec 
[07/15 18:53:19     57s] (I)       | | | +-Read blackboxes                       0.02%  332.85 sec  332.85 sec  0.00 sec  0.00 sec 
[07/15 18:53:19     57s] (I)       | | | +-Read prerouted                        0.10%  332.85 sec  332.85 sec  0.00 sec  0.00 sec 
[07/15 18:53:19     57s] (I)       | | | +-Read unlegalized nets                 0.09%  332.85 sec  332.85 sec  0.00 sec  0.00 sec 
[07/15 18:53:19     57s] (I)       | | | +-Read nets                             0.57%  332.85 sec  332.85 sec  0.00 sec  0.00 sec 
[07/15 18:53:19     57s] (I)       | | | +-Set up via pillars                    0.02%  332.85 sec  332.85 sec  0.00 sec  0.00 sec 
[07/15 18:53:19     57s] (I)       | | | +-Initialize 3D grid graph              0.03%  332.85 sec  332.85 sec  0.00 sec  0.00 sec 
[07/15 18:53:19     57s] (I)       | | | +-Model blockage capacity               1.25%  332.85 sec  332.85 sec  0.00 sec  0.00 sec 
[07/15 18:53:19     57s] (I)       | | | | +-Initialize 3D capacity              0.96%  332.85 sec  332.85 sec  0.00 sec  0.00 sec 
[07/15 18:53:19     57s] (I)       | +-Read aux data                             0.00%  332.85 sec  332.85 sec  0.00 sec  0.00 sec 
[07/15 18:53:19     57s] (I)       | +-Others data preparation                   0.13%  332.85 sec  332.85 sec  0.00 sec  0.00 sec 
[07/15 18:53:19     57s] (I)       | +-Create route kernel                       1.82%  332.85 sec  332.85 sec  0.00 sec  0.00 sec 
[07/15 18:53:19     57s] (I)       +-Global Routing                             26.14%  332.85 sec  332.87 sec  0.01 sec  0.02 sec 
[07/15 18:53:19     57s] (I)       | +-Initialization                            0.79%  332.85 sec  332.85 sec  0.00 sec  0.00 sec 
[07/15 18:53:19     57s] (I)       | +-Net group 1                              23.63%  332.85 sec  332.87 sec  0.01 sec  0.02 sec 
[07/15 18:53:19     57s] (I)       | | +-Generate topology                       2.16%  332.85 sec  332.86 sec  0.00 sec  0.00 sec 
[07/15 18:53:19     57s] (I)       | | +-Phase 1a                                4.43%  332.86 sec  332.86 sec  0.00 sec  0.00 sec 
[07/15 18:53:19     57s] (I)       | | | +-Pattern routing (1T)                  3.04%  332.86 sec  332.86 sec  0.00 sec  0.00 sec 
[07/15 18:53:19     57s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.38%  332.86 sec  332.86 sec  0.00 sec  0.00 sec 
[07/15 18:53:19     57s] (I)       | | | +-Add via demand to 2D                  0.37%  332.86 sec  332.86 sec  0.00 sec  0.00 sec 
[07/15 18:53:19     57s] (I)       | | +-Phase 1b                                1.36%  332.86 sec  332.86 sec  0.00 sec  0.00 sec 
[07/15 18:53:19     57s] (I)       | | | +-Monotonic routing (1T)                1.07%  332.86 sec  332.86 sec  0.00 sec  0.00 sec 
[07/15 18:53:19     57s] (I)       | | +-Phase 1c                                0.03%  332.86 sec  332.86 sec  0.00 sec  0.00 sec 
[07/15 18:53:19     57s] (I)       | | +-Phase 1d                                0.03%  332.86 sec  332.86 sec  0.00 sec  0.00 sec 
[07/15 18:53:19     57s] (I)       | | +-Phase 1e                                0.38%  332.86 sec  332.86 sec  0.00 sec  0.00 sec 
[07/15 18:53:19     57s] (I)       | | | +-Route legalization                    0.01%  332.86 sec  332.86 sec  0.00 sec  0.00 sec 
[07/15 18:53:19     57s] (I)       | | +-Phase 1l                               13.06%  332.86 sec  332.87 sec  0.01 sec  0.02 sec 
[07/15 18:53:19     57s] (I)       | | | +-Layer assignment (1T)                12.59%  332.86 sec  332.87 sec  0.01 sec  0.02 sec 
[07/15 18:53:19     57s] (I)       | +-Clean cong LA                             0.00%  332.87 sec  332.87 sec  0.00 sec  0.00 sec 
[07/15 18:53:19     57s] (I)       +-Export 3D cong map                          0.86%  332.87 sec  332.87 sec  0.00 sec  0.00 sec 
[07/15 18:53:19     57s] (I)       | +-Export 2D cong map                        0.17%  332.87 sec  332.87 sec  0.00 sec  0.00 sec 
[07/15 18:53:19     57s] (I)       +-Extract Global 3D Wires                     0.31%  332.87 sec  332.87 sec  0.00 sec  0.00 sec 
[07/15 18:53:19     57s] (I)       +-Track Assignment (1T)                      18.86%  332.87 sec  332.88 sec  0.01 sec  0.01 sec 
[07/15 18:53:19     57s] (I)       | +-Initialization                            0.09%  332.87 sec  332.87 sec  0.00 sec  0.00 sec 
[07/15 18:53:19     57s] (I)       | +-Track Assignment Kernel                  18.02%  332.87 sec  332.88 sec  0.01 sec  0.01 sec 
[07/15 18:53:19     57s] (I)       | +-Free Memory                               0.01%  332.88 sec  332.88 sec  0.00 sec  0.00 sec 
[07/15 18:53:19     57s] (I)       +-Export                                     12.10%  332.88 sec  332.88 sec  0.01 sec  0.00 sec 
[07/15 18:53:19     57s] (I)       | +-Export DB wires                           6.18%  332.88 sec  332.88 sec  0.00 sec  0.00 sec 
[07/15 18:53:19     57s] (I)       | | +-Export all nets                         4.59%  332.88 sec  332.88 sec  0.00 sec  0.00 sec 
[07/15 18:53:19     57s] (I)       | | +-Set wire vias                           0.97%  332.88 sec  332.88 sec  0.00 sec  0.00 sec 
[07/15 18:53:19     57s] (I)       | +-Report wirelength                         2.93%  332.88 sec  332.88 sec  0.00 sec  0.00 sec 
[07/15 18:53:19     57s] (I)       | +-Update net boxes                          2.15%  332.88 sec  332.88 sec  0.00 sec  0.00 sec 
[07/15 18:53:19     57s] (I)       | +-Update timing                             0.01%  332.88 sec  332.88 sec  0.00 sec  0.00 sec 
[07/15 18:53:19     57s] (I)       +-Postprocess design                          0.46%  332.88 sec  332.88 sec  0.00 sec  0.00 sec 
[07/15 18:53:19     57s] (I)      ======================= Summary by functions ========================
[07/15 18:53:19     57s] (I)       Lv  Step                                      %      Real       CPU 
[07/15 18:53:19     57s] (I)      ---------------------------------------------------------------------
[07/15 18:53:19     57s] (I)        0  Early Global Route kernel           100.00%  0.05 sec  0.05 sec 
[07/15 18:53:19     57s] (I)        1  Global Routing                       26.14%  0.01 sec  0.02 sec 
[07/15 18:53:19     57s] (I)        1  Track Assignment (1T)                18.86%  0.01 sec  0.01 sec 
[07/15 18:53:19     57s] (I)        1  Import and model                     14.52%  0.01 sec  0.01 sec 
[07/15 18:53:19     57s] (I)        1  Export                               12.10%  0.01 sec  0.00 sec 
[07/15 18:53:19     57s] (I)        1  Export 3D cong map                    0.86%  0.00 sec  0.00 sec 
[07/15 18:53:19     57s] (I)        1  Postprocess design                    0.46%  0.00 sec  0.00 sec 
[07/15 18:53:19     57s] (I)        1  Extract Global 3D Wires               0.31%  0.00 sec  0.00 sec 
[07/15 18:53:19     57s] (I)        2  Net group 1                          23.63%  0.01 sec  0.02 sec 
[07/15 18:53:19     57s] (I)        2  Track Assignment Kernel              18.02%  0.01 sec  0.01 sec 
[07/15 18:53:19     57s] (I)        2  Create route DB                       7.57%  0.00 sec  0.00 sec 
[07/15 18:53:19     57s] (I)        2  Export DB wires                       6.18%  0.00 sec  0.00 sec 
[07/15 18:53:19     57s] (I)        2  Create place DB                       3.98%  0.00 sec  0.01 sec 
[07/15 18:53:19     57s] (I)        2  Report wirelength                     2.93%  0.00 sec  0.00 sec 
[07/15 18:53:19     57s] (I)        2  Update net boxes                      2.15%  0.00 sec  0.00 sec 
[07/15 18:53:19     57s] (I)        2  Create route kernel                   1.82%  0.00 sec  0.00 sec 
[07/15 18:53:19     57s] (I)        2  Initialization                        0.89%  0.00 sec  0.00 sec 
[07/15 18:53:19     57s] (I)        2  Export 2D cong map                    0.17%  0.00 sec  0.00 sec 
[07/15 18:53:19     57s] (I)        2  Others data preparation               0.13%  0.00 sec  0.00 sec 
[07/15 18:53:19     57s] (I)        2  Free Memory                           0.01%  0.00 sec  0.00 sec 
[07/15 18:53:19     57s] (I)        2  Update timing                         0.01%  0.00 sec  0.00 sec 
[07/15 18:53:19     57s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[07/15 18:53:19     57s] (I)        2  Clean cong LA                         0.00%  0.00 sec  0.00 sec 
[07/15 18:53:19     57s] (I)        3  Phase 1l                             13.06%  0.01 sec  0.02 sec 
[07/15 18:53:19     57s] (I)        3  Import route data (1T)                7.13%  0.00 sec  0.00 sec 
[07/15 18:53:19     57s] (I)        3  Export all nets                       4.59%  0.00 sec  0.00 sec 
[07/15 18:53:19     57s] (I)        3  Phase 1a                              4.43%  0.00 sec  0.00 sec 
[07/15 18:53:19     57s] (I)        3  Import place data                     3.79%  0.00 sec  0.01 sec 
[07/15 18:53:19     57s] (I)        3  Generate topology                     2.16%  0.00 sec  0.00 sec 
[07/15 18:53:19     57s] (I)        3  Phase 1b                              1.36%  0.00 sec  0.00 sec 
[07/15 18:53:19     57s] (I)        3  Set wire vias                         0.97%  0.00 sec  0.00 sec 
[07/15 18:53:19     57s] (I)        3  Phase 1e                              0.38%  0.00 sec  0.00 sec 
[07/15 18:53:19     57s] (I)        3  Phase 1c                              0.03%  0.00 sec  0.00 sec 
[07/15 18:53:19     57s] (I)        3  Phase 1d                              0.03%  0.00 sec  0.00 sec 
[07/15 18:53:19     57s] (I)        4  Layer assignment (1T)                12.59%  0.01 sec  0.02 sec 
[07/15 18:53:19     57s] (I)        4  Pattern routing (1T)                  3.04%  0.00 sec  0.00 sec 
[07/15 18:53:19     57s] (I)        4  Read nets                             2.84%  0.00 sec  0.00 sec 
[07/15 18:53:19     57s] (I)        4  Read blockages ( Layer 2-4 )          1.79%  0.00 sec  0.00 sec 
[07/15 18:53:19     57s] (I)        4  Model blockage capacity               1.25%  0.00 sec  0.00 sec 
[07/15 18:53:19     57s] (I)        4  Read instances and placement          1.13%  0.00 sec  0.00 sec 
[07/15 18:53:19     57s] (I)        4  Monotonic routing (1T)                1.07%  0.00 sec  0.00 sec 
[07/15 18:53:19     57s] (I)        4  Pattern Routing Avoiding Blockages    0.38%  0.00 sec  0.00 sec 
[07/15 18:53:19     57s] (I)        4  Add via demand to 2D                  0.37%  0.00 sec  0.00 sec 
[07/15 18:53:19     57s] (I)        4  Read prerouted                        0.10%  0.00 sec  0.00 sec 
[07/15 18:53:19     57s] (I)        4  Read unlegalized nets                 0.09%  0.00 sec  0.00 sec 
[07/15 18:53:19     57s] (I)        4  Initialize 3D grid graph              0.03%  0.00 sec  0.00 sec 
[07/15 18:53:19     57s] (I)        4  Read blackboxes                       0.02%  0.00 sec  0.00 sec 
[07/15 18:53:19     57s] (I)        4  Set up via pillars                    0.02%  0.00 sec  0.00 sec 
[07/15 18:53:19     57s] (I)        4  Route legalization                    0.01%  0.00 sec  0.00 sec 
[07/15 18:53:19     57s] (I)        5  Initialize 3D capacity                0.96%  0.00 sec  0.00 sec 
[07/15 18:53:19     57s] (I)        5  Read instance blockages               0.29%  0.00 sec  0.00 sec 
[07/15 18:53:19     57s] (I)        5  Read PG blockages                     0.06%  0.00 sec  0.00 sec 
[07/15 18:53:19     57s] (I)        5  Read clock blockages                  0.03%  0.00 sec  0.00 sec 
[07/15 18:53:19     57s] (I)        5  Read other blockages                  0.03%  0.00 sec  0.00 sec 
[07/15 18:53:19     57s] (I)        5  Read halo blockages                   0.02%  0.00 sec  0.00 sec 
[07/15 18:53:19     57s] (I)        5  Read routing blockages                0.01%  0.00 sec  0.00 sec 
[07/15 18:53:19     57s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[07/15 18:53:19     57s] Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.1 real=0:00:00.1)
[07/15 18:53:19     57s] Legalization setup...
[07/15 18:53:19     57s] Using cell based legalization.
[07/15 18:53:19     57s] Initializing placement interface...
[07/15 18:53:19     57s]   Use check_library -place or consult logv if problems occur.
[07/15 18:53:19     57s]   Leaving CCOpt scope - Initializing placement interface...
[07/15 18:53:19     57s] OPERPROF: Starting DPlace-Init at level 1, MEM:2044.3M, EPOCH TIME: 1721083999.581148
[07/15 18:53:19     57s] Processing tracks to init pin-track alignment.
[07/15 18:53:19     57s] z: 2, totalTracks: 1
[07/15 18:53:19     57s] z: 4, totalTracks: 1
[07/15 18:53:19     57s] z: 6, totalTracks: 1
[07/15 18:53:19     57s] #spOpts: N=180 hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 18:53:19     57s] All LLGs are deleted
[07/15 18:53:19     57s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:19     57s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:19     57s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2044.3M, EPOCH TIME: 1721083999.582466
[07/15 18:53:19     57s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2044.3M, EPOCH TIME: 1721083999.582547
[07/15 18:53:19     57s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2044.3M, EPOCH TIME: 1721083999.582754
[07/15 18:53:19     57s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:19     57s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:19     57s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2044.3M, EPOCH TIME: 1721083999.582931
[07/15 18:53:19     57s] Max number of tech site patterns supported in site array is 256.
[07/15 18:53:19     57s] Core basic site is core_ji3v
[07/15 18:53:19     57s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2044.3M, EPOCH TIME: 1721083999.591484
[07/15 18:53:19     57s] After signature check, allow fast init is false, keep pre-filter is true.
[07/15 18:53:19     57s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[07/15 18:53:19     57s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:2044.3M, EPOCH TIME: 1721083999.591748
[07/15 18:53:19     57s] SiteArray: non-trimmed site array dimensions = 45 x 723
[07/15 18:53:19     57s] SiteArray: use 176,128 bytes
[07/15 18:53:19     57s] SiteArray: current memory after site array memory allocation 2044.3M
[07/15 18:53:19     57s] SiteArray: FP blocked sites are writable
[07/15 18:53:19     57s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[07/15 18:53:19     57s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2044.3M, EPOCH TIME: 1721083999.592257
[07/15 18:53:19     57s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.002, MEM:2044.3M, EPOCH TIME: 1721083999.594042
[07/15 18:53:19     57s] SiteArray: number of non floorplan blocked sites for llg default is 32535
[07/15 18:53:19     57s] Atter site array init, number of instance map data is 0.
[07/15 18:53:19     57s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.011, MEM:2044.3M, EPOCH TIME: 1721083999.594293
[07/15 18:53:19     57s] 
[07/15 18:53:19     57s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:53:19     57s] OPERPROF:     Starting CMU at level 3, MEM:2044.3M, EPOCH TIME: 1721083999.594489
[07/15 18:53:19     57s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2044.3M, EPOCH TIME: 1721083999.594704
[07/15 18:53:19     57s] 
[07/15 18:53:19     57s] Bad Lib Cell Checking (CMU) is done! (0)
[07/15 18:53:19     57s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.012, MEM:2044.3M, EPOCH TIME: 1721083999.594865
[07/15 18:53:19     57s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2044.3M, EPOCH TIME: 1721083999.594908
[07/15 18:53:19     57s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2060.3M, EPOCH TIME: 1721083999.595220
[07/15 18:53:19     57s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2060.3MB).
[07/15 18:53:19     57s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.014, MEM:2060.3M, EPOCH TIME: 1721083999.595597
[07/15 18:53:19     57s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:53:19     57s] Initializing placement interface done.
[07/15 18:53:19     57s] Leaving CCOpt scope - Cleaning up placement interface...
[07/15 18:53:19     57s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2060.3M, EPOCH TIME: 1721083999.595709
[07/15 18:53:19     57s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:19     57s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:19     57s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:19     57s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:19     57s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.002, MEM:2060.3M, EPOCH TIME: 1721083999.597470
[07/15 18:53:19     57s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:53:19     57s] **WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
[07/15 18:53:19     57s] Leaving CCOpt scope - Initializing placement interface...
[07/15 18:53:19     57s] OPERPROF: Starting DPlace-Init at level 1, MEM:2060.3M, EPOCH TIME: 1721083999.605407
[07/15 18:53:19     57s] Processing tracks to init pin-track alignment.
[07/15 18:53:19     57s] z: 2, totalTracks: 1
[07/15 18:53:19     57s] z: 4, totalTracks: 1
[07/15 18:53:19     57s] z: 6, totalTracks: 1
[07/15 18:53:19     57s] #spOpts: N=180 hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 18:53:19     57s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2060.3M, EPOCH TIME: 1721083999.606524
[07/15 18:53:19     57s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:19     57s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:19     57s] 
[07/15 18:53:19     57s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:53:19     57s] OPERPROF:     Starting CMU at level 3, MEM:2060.3M, EPOCH TIME: 1721083999.615290
[07/15 18:53:19     57s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2060.3M, EPOCH TIME: 1721083999.615576
[07/15 18:53:19     57s] 
[07/15 18:53:19     57s] Bad Lib Cell Checking (CMU) is done! (0)
[07/15 18:53:19     57s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:2060.3M, EPOCH TIME: 1721083999.615742
[07/15 18:53:19     57s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2060.3M, EPOCH TIME: 1721083999.615786
[07/15 18:53:19     57s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2060.3M, EPOCH TIME: 1721083999.615922
[07/15 18:53:19     57s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2060.3MB).
[07/15 18:53:19     57s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.011, MEM:2060.3M, EPOCH TIME: 1721083999.616092
[07/15 18:53:19     57s] Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:53:19     57s] (I)      Default pattern map key = aska_dig_default.
[07/15 18:53:19     57s] (I)      Load db... (mem=2060.3M)
[07/15 18:53:19     57s] (I)      Read data from FE... (mem=2060.3M)
[07/15 18:53:19     57s] (I)      Number of ignored instance 0
[07/15 18:53:19     57s] (I)      Number of inbound cells 0
[07/15 18:53:19     57s] (I)      Number of opened ILM blockages 0
[07/15 18:53:19     57s] (I)      Number of instances temporarily fixed by detailed placement 0
[07/15 18:53:19     57s] (I)      numMoveCells=1219, numMacros=0  numPads=80  numMultiRowHeightInsts=0
[07/15 18:53:19     57s] (I)      cell height: 4480, count: 1219
[07/15 18:53:19     57s] (I)      Read rows... (mem=2060.3M)
[07/15 18:53:19     57s] (I)      Done Read rows (cpu=0.000s, mem=2060.3M)
[07/15 18:53:19     57s] (I)      Done Read data from FE (cpu=0.000s, mem=2060.3M)
[07/15 18:53:19     57s] (I)      Done Load db (cpu=0.000s, mem=2060.3M)
[07/15 18:53:19     57s] (I)      Constructing placeable region... (mem=2060.3M)
[07/15 18:53:19     57s] (I)      Constructing bin map
[07/15 18:53:19     57s] (I)      Initialize bin information with width=44800 height=44800
[07/15 18:53:19     57s] (I)      Done constructing bin map
[07/15 18:53:19     57s] (I)      Compute region effective width... (mem=2060.3M)
[07/15 18:53:19     57s] (I)      Done Compute region effective width (cpu=0.000s, mem=2060.3M)
[07/15 18:53:19     57s] (I)      Done Constructing placeable region (cpu=0.000s, mem=2060.3M)
[07/15 18:53:19     57s] Legalization setup done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:53:19     57s] Validating CTS configuration...
[07/15 18:53:19     57s] Checking module port directions...
[07/15 18:53:19     57s] Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:53:19     57s] Non-default CCOpt properties:
[07/15 18:53:19     57s]   Public non-default CCOpt properties:
[07/15 18:53:19     57s]     buffer_cells is set for at least one object
[07/15 18:53:19     57s]     inverter_cells is set for at least one object
[07/15 18:53:19     57s]     route_type is set for at least one object
[07/15 18:53:19     57s]     source_driver is set for at least one object
[07/15 18:53:19     57s]     target_insertion_delay is set for at least one object
[07/15 18:53:19     57s]   No private non-default CCOpt properties
[07/15 18:53:19     57s] Route type trimming info:
[07/15 18:53:19     57s]   No route type modifications were made.
[07/15 18:53:19     57s] 
[07/15 18:53:19     57s] Trim Metal Layers:
[07/15 18:53:19     57s] LayerId::1 widthSet size::4
[07/15 18:53:19     57s] LayerId::2 widthSet size::4
[07/15 18:53:19     57s] LayerId::3 widthSet size::4
[07/15 18:53:19     57s] LayerId::4 widthSet size::4
[07/15 18:53:19     57s] LayerId::5 widthSet size::4
[07/15 18:53:19     57s] LayerId::6 widthSet size::2
[07/15 18:53:19     57s] Updating RC grid for preRoute extraction ...
[07/15 18:53:19     57s] eee: pegSigSF::1.070000
[07/15 18:53:19     57s] Initializing multi-corner capacitance tables ... 
[07/15 18:53:19     57s] Initializing multi-corner resistance tables ...
[07/15 18:53:19     57s] eee: l::1 avDens::0.108776 usedTrk::522.126518 availTrk::4800.000000 sigTrk::522.126518
[07/15 18:53:19     57s] eee: l::2 avDens::0.127358 usedTrk::570.563100 availTrk::4480.000000 sigTrk::570.563100
[07/15 18:53:19     57s] eee: l::3 avDens::0.157759 usedTrk::593.174999 availTrk::3760.000000 sigTrk::593.174999
[07/15 18:53:19     57s] eee: l::4 avDens::0.017529 usedTrk::50.483817 availTrk::2880.000000 sigTrk::50.483817
[07/15 18:53:19     57s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 18:53:19     57s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 18:53:19     57s] {RT max_rc 0 4 4 0}
[07/15 18:53:19     57s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.042754 aWlH=0.000000 lMod=0 pMax=0.824400 pMod=82 wcR=0.333300 newSi=0.001600 wHLS=0.833250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[07/15 18:53:19     57s] End AAE Lib Interpolated Model. (MEM=2060.3 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 18:53:19     57s] Accumulated time to calculate placeable region: 0
[07/15 18:53:19     57s] Accumulated time to calculate placeable region: 0
[07/15 18:53:19     57s] Accumulated time to calculate placeable region: 0
[07/15 18:53:19     57s] Accumulated time to calculate placeable region: 0
[07/15 18:53:19     57s] Accumulated time to calculate placeable region: 0
[07/15 18:53:19     57s] Accumulated time to calculate placeable region: 0
[07/15 18:53:19     57s] Accumulated time to calculate placeable region: 0
[07/15 18:53:19     57s] Accumulated time to calculate placeable region: 0
[07/15 18:53:19     57s] (I)      Initializing Steiner engine. 
[07/15 18:53:19     57s] (I)      ============================ Layers =============================
[07/15 18:53:19     57s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 18:53:19     57s] (I)      | DB# |  ID |                 Name |      Type | #Masks | Extra |
[07/15 18:53:19     57s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 18:53:19     57s] (I)      |  33 |   0 |                 CONT |       cut |      1 |       |
[07/15 18:53:19     57s] (I)      |   1 |   1 |                 MET1 |      wire |      1 |       |
[07/15 18:53:19     57s] (I)      |  34 |   1 |                 VIA1 |       cut |      1 |       |
[07/15 18:53:19     57s] (I)      |   2 |   2 |                 MET2 |      wire |      1 |       |
[07/15 18:53:19     57s] (I)      |  35 |   2 |                 VIA2 |       cut |      1 |       |
[07/15 18:53:19     57s] (I)      |   3 |   3 |                 MET3 |      wire |      1 |       |
[07/15 18:53:19     57s] (I)      |  36 |   3 |                 VIA3 |       cut |      1 |       |
[07/15 18:53:19     57s] (I)      |   4 |   4 |                 MET4 |      wire |      1 |       |
[07/15 18:53:19     57s] (I)      |  37 |   4 |                VIATP |       cut |      1 |       |
[07/15 18:53:19     57s] (I)      |   5 |   5 |                METTP |      wire |      1 |       |
[07/15 18:53:19     57s] (I)      |  38 |   5 |               VIATPL |       cut |      1 |       |
[07/15 18:53:19     57s] (I)      |   6 |   6 |               METTPL |      wire |      1 |       |
[07/15 18:53:19     57s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 18:53:19     57s] (I)      |  64 |  64 |              OVERLAP |   overlap |        |       |
[07/15 18:53:19     57s] (I)      |  65 |  65 |                 PIMP |   implant |        |       |
[07/15 18:53:19     57s] (I)      |  66 |  66 |                 NIMP |   implant |        |       |
[07/15 18:53:19     57s] (I)      |  67 |  67 |                NWELL |     other |        |    MS |
[07/15 18:53:19     57s] (I)      |  68 |  68 |                 DIFF | diffusion |        |    MS |
[07/15 18:53:19     57s] (I)      |   0 |   0 |                POLY1 |     other |        |    MS |
[07/15 18:53:19     57s] (I)      |  69 |  69 |               LOCKED |     other |        |       |
[07/15 18:53:19     57s] (I)      |  70 |  70 |              LOCKED1 |     other |        |       |
[07/15 18:53:19     57s] (I)      |  71 |  71 |              LOCKED2 |     other |        |       |
[07/15 18:53:19     57s] (I)      |  72 |  72 |              LOCKED3 |     other |        |       |
[07/15 18:53:19     57s] (I)      |  73 |  73 |              LOCKED4 |     other |        |       |
[07/15 18:53:19     57s] (I)      |  74 |  74 |                   MV |     other |        |    MS |
[07/15 18:53:19     57s] (I)      |  75 |  75 |                PWELL |     other |        |    MS |
[07/15 18:53:19     57s] (I)      |  76 |  76 |                  PAD |     other |        |    MS |
[07/15 18:53:19     57s] (I)      |  77 |  77 |                 VIA4 |     other |        |    MS |
[07/15 18:53:19     57s] (I)      |  78 |  78 |                 SBLK |     other |        |    MS |
[07/15 18:53:19     57s] (I)      |  79 |  79 |                NOPIM |     other |        |    MS |
[07/15 18:53:19     57s] (I)      |  80 |  80 |                 CAPM |     other |        |    MS |
[07/15 18:53:19     57s] (I)      |  81 |  81 |                 MET5 |     other |        |    MS |
[07/15 18:53:19     57s] (I)      |  82 |  82 |                  LDP |     other |        |    MS |
[07/15 18:53:19     57s] (I)      |  83 |  83 |                NODRC |     other |        |    MS |
[07/15 18:53:19     57s] (I)      |  84 |  84 |               DIODEF |     other |        |    MS |
[07/15 18:53:19     57s] (I)      |  85 |  85 |                  ESD |     other |        |    MS |
[07/15 18:53:19     57s] (I)      |  86 |  86 |                  LDN |     other |        |    MS |
[07/15 18:53:19     57s] (I)      |  87 |  87 |                   CF |     other |        |    MS |
[07/15 18:53:19     57s] (I)      |  88 |  88 |                 HRES |     other |        |    MS |
[07/15 18:53:19     57s] (I)      |  89 |  89 |                  ALN |     other |        |    MS |
[07/15 18:53:19     57s] (I)      |  90 |  90 |               DNWELL |     other |        |    MS |
[07/15 18:53:19     57s] (I)      |  91 |  91 |                 IOID |     other |        |    MS |
[07/15 18:53:19     57s] (I)      |  92 |  92 |                 MRES |     other |        |    MS |
[07/15 18:53:19     57s] (I)      |  93 |  93 |                  NW1 |     other |        |    MS |
[07/15 18:53:19     57s] (I)      |  94 |  94 |                  PW1 |     other |        |    MS |
[07/15 18:53:19     57s] (I)      |  95 |  95 |                  NW2 |     other |        |    MS |
[07/15 18:53:19     57s] (I)      |  96 |  96 |                  PW2 |     other |        |    MS |
[07/15 18:53:19     57s] (I)      |  97 |  97 |               BLKALL |     other |        |    MS |
[07/15 18:53:19     57s] (I)      |  98 |  98 |               BIPDEF |     other |        |    MS |
[07/15 18:53:19     57s] (I)      |  99 |  99 |                 NIFE |     other |        |    MS |
[07/15 18:53:19     57s] (I)      | 100 | 100 |               SUBCUT |     other |        |    MS |
[07/15 18:53:19     57s] (I)      | 101 | 101 |               FAMARK |     other |        |    MS |
[07/15 18:53:19     57s] (I)      | 102 | 102 |               RESDEF |     other |        |    MS |
[07/15 18:53:19     57s] (I)      | 103 | 103 |               CAPDEF |     other |        |    MS |
[07/15 18:53:19     57s] (I)      | 104 | 104 |               INDDEF |     other |        |    MS |
[07/15 18:53:19     57s] (I)      | 105 | 105 |                  RAC |     other |        |    MS |
[07/15 18:53:19     57s] (I)      | 106 | 106 |                XFLAY |     other |        |    MS |
[07/15 18:53:19     57s] (I)      | 107 | 107 |                HVGOX |     other |        |    MS |
[07/15 18:53:19     57s] (I)      | 108 | 108 |              HVPWELL |     other |        |    MS |
[07/15 18:53:19     57s] (I)      | 109 | 109 |              HVNWELL |     other |        |    MS |
[07/15 18:53:19     57s] (I)      | 110 | 110 |                  SOI |     other |        |    MS |
[07/15 18:53:19     57s] (I)      | 111 | 111 |                  PDD |     other |        |    MS |
[07/15 18:53:19     57s] (I)      | 112 | 112 |                  SCI |     other |        |    MS |
[07/15 18:53:19     57s] (I)      | 113 | 113 |                  SSD |     other |        |    MS |
[07/15 18:53:19     57s] (I)      | 114 | 114 |                 DEPL |     other |        |    MS |
[07/15 18:53:19     57s] (I)      | 115 | 115 |                  LPM |     other |        |    MS |
[07/15 18:53:19     57s] (I)      | 116 | 116 |                  LNM |     other |        |    MS |
[07/15 18:53:19     57s] (I)      | 117 | 117 |                ISOPW |     other |        |    MS |
[07/15 18:53:19     57s] (I)      | 118 | 118 |                  SOC |     other |        |    MS |
[07/15 18:53:19     57s] (I)      | 119 | 119 |                 DMOS |     other |        |    MS |
[07/15 18:53:19     57s] (I)      | 120 | 120 |               DEVLBL |     other |        |    MS |
[07/15 18:53:19     57s] (I)      | 121 | 121 |             DNWELLMV |     other |        |    MS |
[07/15 18:53:19     57s] (I)      | 122 | 122 |                PWBLK |     other |        |    MS |
[07/15 18:53:19     57s] (I)      | 123 | 123 |               PHODEF |     other |        |    MS |
[07/15 18:53:19     57s] (I)      | 124 | 124 |                  LNO |     other |        |    MS |
[07/15 18:53:19     57s] (I)      | 125 | 125 |                 VIA5 |     other |        |    MS |
[07/15 18:53:19     57s] (I)      | 126 | 126 |                 MET6 |     other |        |    MS |
[07/15 18:53:19     57s] (I)      | 127 | 127 |               HVDEPL |     other |        |    MS |
[07/15 18:53:19     57s] (I)      | 128 | 128 |              CAPM23F |     other |        |    MS |
[07/15 18:53:19     57s] (I)      | 129 | 129 |             CAPMH23F |     other |        |    MS |
[07/15 18:53:19     57s] (I)      | 130 | 130 |              CAPM34F |     other |        |    MS |
[07/15 18:53:19     57s] (I)      | 131 | 131 |             CAPMH34F |     other |        |    MS |
[07/15 18:53:19     57s] (I)      | 132 | 132 |              CAPM45F |     other |        |    MS |
[07/15 18:53:19     57s] (I)      | 133 | 133 |             CAPMH45F |     other |        |    MS |
[07/15 18:53:19     57s] (I)      | 134 | 134 |              CAPM56F |     other |        |    MS |
[07/15 18:53:19     57s] (I)      | 135 | 135 |             CAPMH56F |     other |        |    MS |
[07/15 18:53:19     57s] (I)      | 136 | 136 |                CAPM2 |     other |        |    MS |
[07/15 18:53:19     57s] (I)      | 137 | 137 |                CAPM3 |     other |        |    MS |
[07/15 18:53:19     57s] (I)      | 138 | 138 |                  DNC |     other |        |    MS |
[07/15 18:53:19     57s] (I)      | 139 | 139 |                  DPC |     other |        |    MS |
[07/15 18:53:19     57s] (I)      | 140 | 140 |                LNDEV |     other |        |    MS |
[07/15 18:53:19     57s] (I)      | 141 | 141 |                  HNW |     other |        |    MS |
[07/15 18:53:19     57s] (I)      | 142 | 142 |                  NDF |     other |        |    MS |
[07/15 18:53:19     57s] (I)      | 143 | 143 |                  PDF |     other |        |    MS |
[07/15 18:53:19     57s] (I)      | 144 | 144 |                  DTI |     other |        |    MS |
[07/15 18:53:19     57s] (I)      | 145 | 145 |                UVWIN |     other |        |    MS |
[07/15 18:53:19     57s] (I)      | 146 | 146 |               ANODOP |     other |        |    MS |
[07/15 18:53:19     57s] (I)      | 147 | 147 |               CATDOP |     other |        |    MS |
[07/15 18:53:19     57s] (I)      | 148 | 148 |                  AML |     other |        |    MS |
[07/15 18:53:19     57s] (I)      | 149 | 149 |                BNIMP |     other |        |    MS |
[07/15 18:53:19     57s] (I)      | 150 | 150 |                  LPW |     other |        |    MS |
[07/15 18:53:19     57s] (I)      | 151 | 151 |                  LNW |     other |        |    MS |
[07/15 18:53:19     57s] (I)      | 152 | 152 |                   BP |     other |        |    MS |
[07/15 18:53:19     57s] (I)      | 153 | 153 |                CAPMH |     other |        |    MS |
[07/15 18:53:19     57s] (I)      | 154 | 154 |               CAPMH2 |     other |        |    MS |
[07/15 18:53:19     57s] (I)      | 155 | 155 |               CAPMH3 |     other |        |    MS |
[07/15 18:53:19     57s] (I)      | 156 | 156 |               LDDBLK |     other |        |    MS |
[07/15 18:53:19     57s] (I)      | 157 | 157 |                  STI |     other |        |    MS |
[07/15 18:53:19     57s] (I)      | 158 | 158 |                  LVT |     other |        |    MS |
[07/15 18:53:19     57s] (I)      | 159 | 159 |               NWELL3 |     other |        |    MS |
[07/15 18:53:19     57s] (I)      | 160 | 160 |               PWELL3 |     other |        |    MS |
[07/15 18:53:19     57s] (I)      | 161 | 161 |                ngate |     other |        |    MS |
[07/15 18:53:19     57s] (I)      | 162 | 162 |                pgate |     other |        |    MS |
[07/15 18:53:19     57s] (I)      | 163 | 163 |                  sub |     other |        |    MS |
[07/15 18:53:19     57s] (I)      | 164 | 164 |              polyres |     other |        |    MS |
[07/15 18:53:19     57s] (I)      | 165 | 165 |               allres |     other |        |    MS |
[07/15 18:53:19     57s] (I)      | 166 | 166 |                  nsd |     other |        |    MS |
[07/15 18:53:19     57s] (I)      | 167 | 167 |                  psd |     other |        |    MS |
[07/15 18:53:19     57s] (I)      | 168 | 168 |               SUBEXT |     other |        |    MS |
[07/15 18:53:19     57s] (I)      | 169 | 169 |               SUBDEV |     other |        |    MS |
[07/15 18:53:19     57s] (I)      | 170 | 170 |                NGIMP |     other |        |    MS |
[07/15 18:53:19     57s] (I)      | 171 | 171 |                  ULN |     other |        |    MS |
[07/15 18:53:19     57s] (I)      | 172 | 172 |                 PPLN |     other |        |    MS |
[07/15 18:53:19     57s] (I)      | 173 | 173 |                 NNLN |     other |        |    MS |
[07/15 18:53:19     57s] (I)      | 174 | 174 |                 NWLN |     other |        |    MS |
[07/15 18:53:19     57s] (I)      | 175 | 175 |                 PWLN |     other |        |    MS |
[07/15 18:53:19     57s] (I)      | 176 | 176 |               NWELL5 |     other |        |    MS |
[07/15 18:53:19     57s] (I)      | 177 | 177 |               PWELL5 |     other |        |    MS |
[07/15 18:53:19     57s] (I)      | 178 | 178 |                  SVT |     other |        |    MS |
[07/15 18:53:19     57s] (I)      | 179 | 179 |               CORNER |     other |        |    MS |
[07/15 18:53:19     57s] (I)      | 180 | 180 |               PIMIDE |     other |        |    MS |
[07/15 18:53:19     57s] (I)      | 181 | 181 |                 EMIR |     other |        |    MS |
[07/15 18:53:19     57s] (I)      | 182 | 182 |             DONOTUSE |     other |        |    MS |
[07/15 18:53:19     57s] (I)      | 183 | 183 |          LOCKED_slot |     other |        |       |
[07/15 18:53:19     57s] (I)      | 184 | 184 |         LOCKED1_slot |     other |        |       |
[07/15 18:53:19     57s] (I)      | 185 | 185 |         LOCKED2_slot |     other |        |       |
[07/15 18:53:19     57s] (I)      | 186 | 186 |         LOCKED3_slot |     other |        |       |
[07/15 18:53:19     57s] (I)      | 187 | 187 |         LOCKED4_slot |     other |        |       |
[07/15 18:53:19     57s] (I)      | 188 | 188 |           POLY1_slot |     other |        |       |
[07/15 18:53:19     57s] (I)      | 189 | 189 |            MET1_slot |     other |        |       |
[07/15 18:53:19     57s] (I)      | 190 | 190 |            VIA1_slot |     other |        |       |
[07/15 18:53:19     57s] (I)      | 191 | 191 |            MET2_slot |     other |        |       |
[07/15 18:53:19     57s] (I)      | 192 | 192 |            VIA2_slot |     other |        |       |
[07/15 18:53:19     57s] (I)      | 193 | 193 |            MET3_slot |     other |        |       |
[07/15 18:53:19     57s] (I)      | 194 | 194 |            VIA3_slot |     other |        |       |
[07/15 18:53:19     57s] (I)      | 195 | 195 |            MET4_slot |     other |        |       |
[07/15 18:53:19     57s] (I)      | 196 | 196 |           VIATP_slot |     other |        |       |
[07/15 18:53:19     57s] (I)      | 197 | 197 |           METTP_slot |     other |        |       |
[07/15 18:53:19     57s] (I)      | 198 | 198 |          VIATPL_slot |     other |        |       |
[07/15 18:53:19     57s] (I)      | 199 | 199 |          METTPL_slot |     other |        |       |
[07/15 18:53:19     57s] (I)      | 200 | 200 |             Unrouted |     other |        |       |
[07/15 18:53:19     57s] (I)      | 201 | 201 |             Canplace |     other |        |       |
[07/15 18:53:19     57s] (I)      | 202 | 202 |         Cannotoccupy |     other |        |       |
[07/15 18:53:19     57s] (I)      | 203 | 203 |                Group |     other |        |       |
[07/15 18:53:19     57s] (I)      | 204 | 204 |                  Row |     other |        |       |
[07/15 18:53:19     57s] (I)      | 205 | 205 |               marker |     other |        |       |
[07/15 18:53:19     57s] (I)      | 206 | 206 |         changedLayer |     other |        |       |
[07/15 18:53:19     57s] (I)      | 207 | 207 |           designFlow |     other |        |       |
[07/15 18:53:19     57s] (I)      | 208 | 208 |                unset |     other |        |       |
[07/15 18:53:19     57s] (I)      | 209 | 209 |              unknown |     other |        |       |
[07/15 18:53:19     57s] (I)      | 210 | 210 |               supply |     other |        |       |
[07/15 18:53:19     57s] (I)      | 211 | 211 |                spike |     other |        |       |
[07/15 18:53:19     57s] (I)      | 212 | 212 |               resist |     other |        |       |
[07/15 18:53:19     57s] (I)      | 213 | 213 |                  hiz |     other |        |       |
[07/15 18:53:19     57s] (I)      | 214 | 214 |                drive |     other |        |       |
[07/15 18:53:19     57s] (I)      | 215 | 215 |               select |     other |        |       |
[07/15 18:53:19     57s] (I)      | 216 | 216 |               hilite |     other |        |       |
[07/15 18:53:19     57s] (I)      | 217 | 217 |                   y9 |     other |        |       |
[07/15 18:53:19     57s] (I)      | 218 | 218 |                   y8 |     other |        |       |
[07/15 18:53:19     57s] (I)      | 219 | 219 |                   y7 |     other |        |       |
[07/15 18:53:19     57s] (I)      | 220 | 220 |                   y6 |     other |        |       |
[07/15 18:53:19     57s] (I)      | 221 | 221 |                   y5 |     other |        |       |
[07/15 18:53:19     57s] (I)      | 222 | 222 |                   y4 |     other |        |       |
[07/15 18:53:19     57s] (I)      | 223 | 223 |                   y3 |     other |        |       |
[07/15 18:53:19     57s] (I)      | 224 | 224 |                   y2 |     other |        |       |
[07/15 18:53:19     57s] (I)      | 225 | 225 |                   y1 |     other |        |       |
[07/15 18:53:19     57s] (I)      | 226 | 226 |                   y0 |     other |        |       |
[07/15 18:53:19     57s] (I)      | 227 | 227 |              stretch |     other |        |       |
[07/15 18:53:19     57s] (I)      | 228 | 228 |                 snap |     other |        |       |
[07/15 18:53:19     57s] (I)      | 229 | 229 |            edgeLayer |     other |        |       |
[07/15 18:53:19     57s] (I)      | 230 | 230 |                 axis |     other |        |       |
[07/15 18:53:19     57s] (I)      | 231 | 231 |                  pin |     other |        |       |
[07/15 18:53:19     57s] (I)      | 232 | 232 |                 wire |     other |        |       |
[07/15 18:53:19     57s] (I)      | 233 | 233 |               device |     other |        |       |
[07/15 18:53:19     57s] (I)      | 234 | 234 |               border |     other |        |       |
[07/15 18:53:19     57s] (I)      | 235 | 235 |                 text |     other |        |       |
[07/15 18:53:19     57s] (I)      | 236 | 236 |            softFence |     other |        |       |
[07/15 18:53:19     57s] (I)      | 237 | 237 |            hardFence |     other |        |       |
[07/15 18:53:19     57s] (I)      | 238 | 238 |                align |     other |        |       |
[07/15 18:53:19     57s] (I)      | 239 | 239 |           prBoundary |     other |        |       |
[07/15 18:53:19     57s] (I)      | 240 | 240 |             instance |     other |        |       |
[07/15 18:53:19     57s] (I)      | 241 | 241 |             annotate |     other |        |       |
[07/15 18:53:19     57s] (I)      | 242 | 242 |                 grid |     other |        |       |
[07/15 18:53:19     57s] (I)      | 243 | 243 |           background |     other |        |       |
[07/15 18:53:19     57s] (I)      | 244 | 244 |            substrate |     other |        |       |
[07/15 18:53:19     57s] (I)      | 245 | 245 |     solderMaskBottom |     other |        |       |
[07/15 18:53:19     57s] (I)      | 246 | 246 |    beginGenericLayer |     other |        |       |
[07/15 18:53:19     57s] (I)      | 247 | 247 | internalGenericLayer |     other |        |       |
[07/15 18:53:19     57s] (I)      | 248 | 248 |      endGenericLayer |     other |        |       |
[07/15 18:53:19     57s] (I)      | 249 | 249 |        solderMaskTop |     other |        |       |
[07/15 18:53:19     57s] (I)      | 250 | 250 |                drill |     other |        |       |
[07/15 18:53:19     57s] (I)      | 251 | 251 |             wirebond |     other |        |       |
[07/15 18:53:19     57s] (I)      | 252 | 252 |  wirebondFingerGuide |     other |        |       |
[07/15 18:53:19     57s] (I)      | 253 | 253 |     assemblyBoundary |     other |        |       |
[07/15 18:53:19     57s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 18:53:19     58s] Library trimming buffers in power domain auto-default and half-corner slow_corner:setup.late removed 0 of 8 cells
[07/15 18:53:19     58s] Original list had 8 cells:
[07/15 18:53:19     58s] BUJI3VX16 BUJI3VX12 BUJI3VX8 BUJI3VX6 BUJI3VX4 BUJI3VX3 BUJI3VX2 BUJI3VX1 
[07/15 18:53:19     58s] Library trimming was not able to trim any cells:
[07/15 18:53:19     58s] BUJI3VX16 BUJI3VX12 BUJI3VX8 BUJI3VX6 BUJI3VX4 BUJI3VX3 BUJI3VX2 BUJI3VX1 
[07/15 18:53:19     58s] Accumulated time to calculate placeable region: 0
[07/15 18:53:19     58s] Accumulated time to calculate placeable region: 0
[07/15 18:53:19     58s] Accumulated time to calculate placeable region: 0
[07/15 18:53:19     58s] Accumulated time to calculate placeable region: 0
[07/15 18:53:19     58s] Accumulated time to calculate placeable region: 0
[07/15 18:53:19     58s] Accumulated time to calculate placeable region: 0
[07/15 18:53:19     58s] Accumulated time to calculate placeable region: 0
[07/15 18:53:19     58s] Accumulated time to calculate placeable region: 0
[07/15 18:53:19     58s] **WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree CLK. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
[07/15 18:53:20     58s] **WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree SPI_CLK. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
[07/15 18:53:20     58s] Library trimming inverters in power domain auto-default and half-corner slow_corner:setup.late removed 2 of 8 cells
[07/15 18:53:20     58s] Original list had 8 cells:
[07/15 18:53:20     58s] INJI3VX16 INJI3VX12 INJI3VX8 INJI3VX6 INJI3VX4 INJI3VX3 INJI3VX2 INJI3VX1 
[07/15 18:53:20     58s] New trimmed list has 6 cells:
[07/15 18:53:20     58s] INJI3VX8 INJI3VX6 INJI3VX4 INJI3VX3 INJI3VX2 INJI3VX1 
[07/15 18:53:20     58s] Clock tree balancer configuration for clock_trees CLK SPI_CLK:
[07/15 18:53:20     58s] Non-default CCOpt properties:
[07/15 18:53:20     58s]   Public non-default CCOpt properties:
[07/15 18:53:20     58s]     route_type (leaf): LeafUnshield (default: default)
[07/15 18:53:20     58s]     route_type (top): default_route_type_nonleaf (default: default)
[07/15 18:53:20     58s]     route_type (trunk): TrunkUnshield (default: default)
[07/15 18:53:20     58s]     source_driver: BUJI3VX16/A BUJI3VX16/Q (default: )
[07/15 18:53:20     58s]   No private non-default CCOpt properties
[07/15 18:53:20     58s] For power domain auto-default:
[07/15 18:53:20     58s]   Buffers:     BUJI3VX16 BUJI3VX12 BUJI3VX8 BUJI3VX6 BUJI3VX4 BUJI3VX3 BUJI3VX2 BUJI3VX1 
[07/15 18:53:20     58s]   Inverters:   {INJI3VX8 INJI3VX6 INJI3VX4 INJI3VX3 INJI3VX2 INJI3VX1}
[07/15 18:53:20     58s]   Unblocked area available for placement of any clock cells in power_domain auto-default: 81285.120um^2
[07/15 18:53:20     58s] Top Routing info:
[07/15 18:53:20     58s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: MET4/MET3; 
[07/15 18:53:20     58s]   Unshielded; Mask Constraint: 0; Source: route_type.
[07/15 18:53:20     58s] Trunk Routing info:
[07/15 18:53:20     58s]   Route-type name: TrunkUnshield; Top/bottom preferred layer name: MET3/MET2; 
[07/15 18:53:20     58s]   Unshielded; Mask Constraint: 0; Source: route_type.
[07/15 18:53:20     58s] Leaf Routing info:
[07/15 18:53:20     58s]   Route-type name: LeafUnshield; Top/bottom preferred layer name: MET3/MET2; 
[07/15 18:53:20     58s]   Unshielded; Mask Constraint: 0; Source: route_type.
[07/15 18:53:20     58s] For timing_corner slow_corner:setup, late and power domain auto-default:
[07/15 18:53:20     58s]   Slew time target (leaf):    0.617ns
[07/15 18:53:20     58s]   Slew time target (trunk):   0.617ns
[07/15 18:53:20     58s]   Slew time target (top):     0.622ns (Note: no nets are considered top nets in this clock tree)
[07/15 18:53:20     58s]   Buffer unit delay: 0.285ns
[07/15 18:53:20     58s]   Buffer max distance: 2143.790um
[07/15 18:53:20     58s] Fastest wire driving cells and distances:
[07/15 18:53:20     58s]   Buffer    : {lib_cell:BUJI3VX16, fastest_considered_half_corner=slow_corner:setup.late, optimalDrivingDistance=2143.790um, saturatedSlew=0.442ns, speed=3653.357um per ns, cellArea=33.938um^2 per 1000um}
[07/15 18:53:20     58s]   Inverter  : {lib_cell:INJI3VX8, fastest_considered_half_corner=slow_corner:setup.late, optimalDrivingDistance=1266.666um, saturatedSlew=0.446ns, speed=2826.748um per ns, cellArea=23.768um^2 per 1000um}
[07/15 18:53:20     58s] 
[07/15 18:53:20     58s] 
[07/15 18:53:20     58s] Logic Sizing Table:
[07/15 18:53:20     58s] 
[07/15 18:53:20     58s] ----------------------------------------------------------
[07/15 18:53:20     58s] Cell    Instance count    Source    Eligible library cells
[07/15 18:53:20     58s] ----------------------------------------------------------
[07/15 18:53:20     58s]   (empty table)
[07/15 18:53:20     58s] ----------------------------------------------------------
[07/15 18:53:20     58s] 
[07/15 18:53:20     58s] 
[07/15 18:53:20     58s] Clock tree timing engine global stage delay update for slow_corner:setup.late...
[07/15 18:53:20     58s] Clock tree timing engine global stage delay update for slow_corner:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:53:20     58s] Clock tree balancer configuration for skew_group CLK/functional_mode:
[07/15 18:53:20     58s]   Sources:                     pin clk
[07/15 18:53:20     58s]   Total number of sinks:       322
[07/15 18:53:20     58s]   Delay constrained sinks:     322
[07/15 18:53:20     58s]   Constrains:                  default
[07/15 18:53:20     58s]   Non-leaf sinks:              0
[07/15 18:53:20     58s]   Ignore pins:                 0
[07/15 18:53:20     58s]  Timing corner slow_corner:setup.late:
[07/15 18:53:20     58s]   Skew target:                 0.285ns
[07/15 18:53:20     58s]   Insertion delay target:      2.000ns
[07/15 18:53:20     58s] Clock tree balancer configuration for skew_group SPI_CLK/functional_mode:
[07/15 18:53:20     58s]   Sources:                     pin SPI_Clk
[07/15 18:53:20     58s]   Total number of sinks:       46
[07/15 18:53:20     58s]   Delay constrained sinks:     46
[07/15 18:53:20     58s]   Constrains:                  default
[07/15 18:53:20     58s]   Non-leaf sinks:              0
[07/15 18:53:20     58s]   Ignore pins:                 0
[07/15 18:53:20     58s]  Timing corner slow_corner:setup.late:
[07/15 18:53:20     58s]   Skew target:                 0.285ns
[07/15 18:53:20     58s]   Insertion delay target:      2.000ns
[07/15 18:53:20     58s] Primary reporting skew groups are:
[07/15 18:53:20     58s] skew_group CLK/functional_mode with 322 clock sinks
[07/15 18:53:20     58s] 
[07/15 18:53:20     58s] Clock DAG stats initial state:
[07/15 18:53:20     58s]   cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[07/15 18:53:20     58s]   sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[07/15 18:53:20     58s]   misc counts      : r=2, pp=0
[07/15 18:53:20     58s]   cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[07/15 18:53:20     58s]   hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/15 18:53:20     58s] Clock DAG hash initial state: 12438429599200629240 14322812505581611941
[07/15 18:53:20     58s] CTS services accumulated run-time stats initial state:
[07/15 18:53:20     58s]   delay calculator: calls=6209, total_wall_time=0.192s, mean_wall_time=0.031ms
[07/15 18:53:20     58s]   legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[07/15 18:53:20     58s]   steiner router: calls=6210, total_wall_time=0.031s, mean_wall_time=0.005ms
[07/15 18:53:20     58s] Route-type name: LeafUnshield; Top/bottom preferred layer name: MET3/MET2; 
[07/15 18:53:20     58s] Unshielded; Mask Constraint: 0; Source: route_type.
[07/15 18:53:20     58s] 
[07/15 18:53:20     58s] Layer information for route type LeafUnshield:
[07/15 18:53:20     58s] 
[07/15 18:53:20     58s] ---------------------------------------------------------------------
[07/15 18:53:20     58s] Layer     Preferred    Route    Res.          Cap.          RC
[07/15 18:53:20     58s]                        Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[07/15 18:53:20     58s] ---------------------------------------------------------------------
[07/15 18:53:20     58s] MET1      N            H          0.469         0.287         0.135
[07/15 18:53:20     58s] MET2      Y            V          0.407         0.297         0.121
[07/15 18:53:20     58s] MET3      Y            H          0.407         0.298         0.121
[07/15 18:53:20     58s] MET4      N            V          0.407         0.296         0.120
[07/15 18:53:20     58s] METTP     N            H          0.136         0.276         0.037
[07/15 18:53:20     58s] METTPL    N            V          0.004         0.371         0.002
[07/15 18:53:20     58s] ---------------------------------------------------------------------
[07/15 18:53:20     58s] 
[07/15 18:53:20     58s] Route-type name: TrunkUnshield; Top/bottom preferred layer name: MET3/MET2; 
[07/15 18:53:20     58s] Unshielded; Mask Constraint: 0; Source: route_type.
[07/15 18:53:20     58s] 
[07/15 18:53:20     58s] Layer information for route type TrunkUnshield:
[07/15 18:53:20     58s] 
[07/15 18:53:20     58s] ---------------------------------------------------------------------
[07/15 18:53:20     58s] Layer     Preferred    Route    Res.          Cap.          RC
[07/15 18:53:20     58s]                        Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[07/15 18:53:20     58s] ---------------------------------------------------------------------
[07/15 18:53:20     58s] MET1      N            H          0.469         0.287         0.135
[07/15 18:53:20     58s] MET2      Y            V          0.407         0.297         0.121
[07/15 18:53:20     58s] MET3      Y            H          0.407         0.298         0.121
[07/15 18:53:20     58s] MET4      N            V          0.407         0.296         0.120
[07/15 18:53:20     58s] METTP     N            H          0.136         0.276         0.037
[07/15 18:53:20     58s] METTPL    N            V          0.004         0.371         0.002
[07/15 18:53:20     58s] ---------------------------------------------------------------------
[07/15 18:53:20     58s] 
[07/15 18:53:20     58s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: MET4/MET3; 
[07/15 18:53:20     58s] Unshielded; Mask Constraint: 0; Source: route_type.
[07/15 18:53:20     58s] 
[07/15 18:53:20     58s] Layer information for route type default_route_type_nonleaf:
[07/15 18:53:20     58s] 
[07/15 18:53:20     58s] ---------------------------------------------------------------------
[07/15 18:53:20     58s] Layer     Preferred    Route    Res.          Cap.          RC
[07/15 18:53:20     58s]                        Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[07/15 18:53:20     58s] ---------------------------------------------------------------------
[07/15 18:53:20     58s] MET1      N            H          0.469         0.287         0.135
[07/15 18:53:20     58s] MET2      N            V          0.407         0.297         0.121
[07/15 18:53:20     58s] MET3      Y            H          0.407         0.298         0.121
[07/15 18:53:20     58s] MET4      Y            V          0.407         0.296         0.120
[07/15 18:53:20     58s] METTP     N            H          0.136         0.276         0.037
[07/15 18:53:20     58s] METTPL    N            V          0.004         0.371         0.002
[07/15 18:53:20     58s] ---------------------------------------------------------------------
[07/15 18:53:20     58s] 
[07/15 18:53:20     58s] 
[07/15 18:53:20     58s] Via selection for estimated routes (rule default):
[07/15 18:53:20     58s] 
[07/15 18:53:20     58s] -----------------------------------------------------------------------
[07/15 18:53:20     58s] Layer           Via Cell        Res.     Cap.     RC       Top of Stack
[07/15 18:53:20     58s] Range                           (Ohm)    (fF)     (fs)     Only
[07/15 18:53:20     58s] -----------------------------------------------------------------------
[07/15 18:53:20     58s] MET1-MET2       VIA1_Y_so       6.735    0.034    0.231    false
[07/15 18:53:20     58s] MET2-MET3       VIA2_o          6.735    0.030    0.199    false
[07/15 18:53:20     58s] MET3-MET4       VIA3_o          6.735    0.029    0.198    false
[07/15 18:53:20     58s] MET4-METTP      VIATPnw_Y_so    3.191    0.101    0.322    false
[07/15 18:53:20     58s] METTP-METTPL    VIATPL_eo       1.795    0.392    0.704    false
[07/15 18:53:20     58s] -----------------------------------------------------------------------
[07/15 18:53:20     58s] 
[07/15 18:53:20     58s] No ideal or dont_touch nets found in the clock tree
[07/15 18:53:20     58s] No dont_touch hnets found in the clock tree
[07/15 18:53:20     58s] No dont_touch hpins found in the clock network.
[07/15 18:53:20     58s] Checking for illegal sizes of clock logic instances...
[07/15 18:53:20     58s] Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:53:20     58s] 
[07/15 18:53:20     58s] Filtering reasons for cell type: inverter
[07/15 18:53:20     58s] =========================================
[07/15 18:53:20     58s] 
[07/15 18:53:20     58s] --------------------------------------------------------------------------
[07/15 18:53:20     58s] Clock trees    Power domain    Reason              Library cells
[07/15 18:53:20     58s] --------------------------------------------------------------------------
[07/15 18:53:20     58s] all            auto-default    Library trimming    { INJI3VX12 INJI3VX16 }
[07/15 18:53:20     58s] --------------------------------------------------------------------------
[07/15 18:53:20     58s] 
[07/15 18:53:20     58s] 
[07/15 18:53:20     58s] Validating CTS configuration done. (took cpu=0:00:00.9 real=0:00:00.9)
[07/15 18:53:20     58s] CCOpt configuration status: all checks passed.
[07/15 18:53:20     58s] Adding exclusion drivers to pins that are effective_sink_type exclude...
[07/15 18:53:20     58s]     Adding exclusion drivers (these will be instances of the smallest area library cells).
[07/15 18:53:20     58s]   No exclusion drivers are needed.
[07/15 18:53:20     58s] Adding exclusion drivers to pins that are effective_sink_type exclude done.
[07/15 18:53:20     58s] Antenna diode management...
[07/15 18:53:20     58s]   Found 0 antenna diodes in the clock trees.
[07/15 18:53:20     58s]   
[07/15 18:53:20     58s] Antenna diode management done.
[07/15 18:53:20     58s] Adding driver cells for primary IOs...
[07/15 18:53:20     58s]   
[07/15 18:53:20     58s]   ----------------------------------------------------------------------------------------------
[07/15 18:53:20     58s]   CCOpt reported the following when adding drivers below input ports and above output ports     
[07/15 18:53:20     58s]   ----------------------------------------------------------------------------------------------
[07/15 18:53:20     58s]     (empty table)
[07/15 18:53:20     58s]   ----------------------------------------------------------------------------------------------
[07/15 18:53:20     58s]   
[07/15 18:53:20     58s]   
[07/15 18:53:20     58s] Adding driver cells for primary IOs done.
[07/15 18:53:20     58s] Adding driver cell for primary IO roots...
[07/15 18:53:20     58s] Adding driver cell for primary IO roots done.
[07/15 18:53:20     58s] Maximizing clock DAG abstraction...
[07/15 18:53:20     58s]   Removing clock DAG drivers
[07/15 18:53:20     58s] Maximizing clock DAG abstraction done.
[07/15 18:53:20     58s] CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:00.9 real=0:00:01.0)
[07/15 18:53:20     58s] Synthesizing clock trees...
[07/15 18:53:20     58s]   Preparing To Balance...
[07/15 18:53:20     58s]   Leaving CCOpt scope - Cleaning up placement interface...
[07/15 18:53:20     58s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2108.0M, EPOCH TIME: 1721084000.471671
[07/15 18:53:20     58s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:20     58s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:20     58s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:20     58s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:20     58s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.002, MEM:2108.0M, EPOCH TIME: 1721084000.473615
[07/15 18:53:20     58s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:53:20     58s]   Leaving CCOpt scope - Initializing placement interface...
[07/15 18:53:20     58s] OPERPROF: Starting DPlace-Init at level 1, MEM:2098.5M, EPOCH TIME: 1721084000.473811
[07/15 18:53:20     58s] Processing tracks to init pin-track alignment.
[07/15 18:53:20     58s] z: 2, totalTracks: 1
[07/15 18:53:20     58s] z: 4, totalTracks: 1
[07/15 18:53:20     58s] z: 6, totalTracks: 1
[07/15 18:53:20     58s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 18:53:20     58s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2098.5M, EPOCH TIME: 1721084000.475159
[07/15 18:53:20     58s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:20     58s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:20     58s] 
[07/15 18:53:20     58s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:53:20     58s] OPERPROF:     Starting CMU at level 3, MEM:2098.5M, EPOCH TIME: 1721084000.484240
[07/15 18:53:20     58s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2098.5M, EPOCH TIME: 1721084000.484503
[07/15 18:53:20     58s] 
[07/15 18:53:20     58s] Bad Lib Cell Checking (CMU) is done! (0)
[07/15 18:53:20     58s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:2098.5M, EPOCH TIME: 1721084000.484670
[07/15 18:53:20     58s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2098.5M, EPOCH TIME: 1721084000.484715
[07/15 18:53:20     58s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2098.5M, EPOCH TIME: 1721084000.484847
[07/15 18:53:20     58s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2098.5MB).
[07/15 18:53:20     58s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.011, MEM:2098.5M, EPOCH TIME: 1721084000.485017
[07/15 18:53:20     58s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:53:20     58s]   Merging duplicate siblings in DAG...
[07/15 18:53:20     58s]     Clock DAG stats before merging:
[07/15 18:53:20     58s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[07/15 18:53:20     58s]       sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[07/15 18:53:20     58s]       misc counts      : r=2, pp=0
[07/15 18:53:20     58s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[07/15 18:53:20     58s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/15 18:53:20     58s]     Clock DAG hash before merging: 12438429599200629240 14322812505581611941
[07/15 18:53:20     58s]     CTS services accumulated run-time stats before merging:
[07/15 18:53:20     58s]       delay calculator: calls=6209, total_wall_time=0.192s, mean_wall_time=0.031ms
[07/15 18:53:20     58s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[07/15 18:53:20     58s]       steiner router: calls=6210, total_wall_time=0.031s, mean_wall_time=0.005ms
[07/15 18:53:20     58s]     Resynthesising clock tree into netlist...
[07/15 18:53:20     58s]       Reset timing graph...
[07/15 18:53:20     58s] Ignoring AAE DB Resetting ...
[07/15 18:53:20     58s]       Reset timing graph done.
[07/15 18:53:20     58s]     Resynthesising clock tree into netlist done.
[07/15 18:53:20     58s]     Merging duplicate clock dag driver clones in DAG...
[07/15 18:53:20     58s]     Merging duplicate clock dag driver clones in DAG done.
[07/15 18:53:20     58s]     
[07/15 18:53:20     58s]     Disconnecting clock tree from netlist...
[07/15 18:53:20     58s]     Disconnecting clock tree from netlist done.
[07/15 18:53:20     58s]   Merging duplicate siblings in DAG done.
[07/15 18:53:20     58s]   Applying movement limits...
[07/15 18:53:20     58s]   Applying movement limits done.
[07/15 18:53:20     58s]   Preparing To Balance done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:53:20     58s]   CCOpt::Phase::Construction...
[07/15 18:53:20     58s]   Stage::Clustering...
[07/15 18:53:20     58s]   Clustering...
[07/15 18:53:20     58s]     Clock DAG hash before 'Clustering': 12438429599200629240 14322812505581611941
[07/15 18:53:20     58s]     CTS services accumulated run-time stats before 'Clustering':
[07/15 18:53:20     58s]       delay calculator: calls=6209, total_wall_time=0.192s, mean_wall_time=0.031ms
[07/15 18:53:20     58s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[07/15 18:53:20     58s]       steiner router: calls=6210, total_wall_time=0.031s, mean_wall_time=0.005ms
[07/15 18:53:20     58s]     Initialize for clustering...
[07/15 18:53:20     58s]     Clock DAG stats before clustering:
[07/15 18:53:20     58s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[07/15 18:53:20     58s]       sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[07/15 18:53:20     58s]       misc counts      : r=2, pp=0
[07/15 18:53:20     58s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[07/15 18:53:20     58s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/15 18:53:20     58s]     Clock DAG hash before clustering: 12438429599200629240 14322812505581611941
[07/15 18:53:20     58s]     CTS services accumulated run-time stats before clustering:
[07/15 18:53:20     58s]       delay calculator: calls=6209, total_wall_time=0.192s, mean_wall_time=0.031ms
[07/15 18:53:20     58s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[07/15 18:53:20     58s]       steiner router: calls=6210, total_wall_time=0.031s, mean_wall_time=0.005ms
[07/15 18:53:20     58s]     Computing max distances from locked parents...
[07/15 18:53:20     58s]       Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
[07/15 18:53:20     58s]     Computing max distances from locked parents done.
[07/15 18:53:20     58s]     Computing optimal clock node locations...
[07/15 18:53:20     58s]     : ...20% ...40% ...60% ...80% ...100% 
[07/15 18:53:20     58s]     Optimal path computation stats:
[07/15 18:53:20     58s]       Successful          : 1
[07/15 18:53:20     58s]       Unsuccessful        : 0
[07/15 18:53:20     58s]       Immovable           : 139947214372866
[07/15 18:53:20     58s]       lockedParentLocation: 0
[07/15 18:53:20     58s]       Region hash         : 9b63d8a4eba3eebd
[07/15 18:53:20     58s]     Unsuccessful details:
[07/15 18:53:20     58s]     
[07/15 18:53:20     58s]     Computing optimal clock node locations done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:53:20     58s] End AAE Lib Interpolated Model. (MEM=2098.46 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 18:53:20     58s]     Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:53:20     58s]     Bottom-up phase...
[07/15 18:53:20     58s]     Clustering bottom-up starting from leaves...
[07/15 18:53:20     58s]       Clustering clock_tree CLK...
[07/15 18:53:20     58s]       Clustering clock_tree CLK done.
[07/15 18:53:20     58s]       Clustering clock_tree SPI_CLK...
[07/15 18:53:20     58s]       Clustering clock_tree SPI_CLK done.
[07/15 18:53:20     58s]     Clustering bottom-up starting from leaves done.
[07/15 18:53:20     58s]     Rebuilding the clock tree after clustering...
[07/15 18:53:20     58s]     Rebuilding the clock tree after clustering done.
[07/15 18:53:20     58s]     Clock DAG stats after bottom-up phase:
[07/15 18:53:20     58s]       cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
[07/15 18:53:20     58s]       sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[07/15 18:53:20     58s]       misc counts      : r=2, pp=0
[07/15 18:53:20     58s]       cell areas       : b=291.021um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=291.021um^2
[07/15 18:53:20     58s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1024.800um, total=1024.800um
[07/15 18:53:20     58s]     Clock DAG library cell distribution after bottom-up phase {count}:
[07/15 18:53:20     58s]        Bufs: BUJI3VX16: 4 
[07/15 18:53:20     58s]     Clock DAG hash after bottom-up phase: 5985555848867802820 5746850312539967928
[07/15 18:53:20     58s]     CTS services accumulated run-time stats after bottom-up phase:
[07/15 18:53:20     58s]       delay calculator: calls=6438, total_wall_time=0.217s, mean_wall_time=0.034ms
[07/15 18:53:20     58s]       legalizer: calls=28, total_wall_time=0.000s, mean_wall_time=0.014ms
[07/15 18:53:20     58s]       steiner router: calls=6432, total_wall_time=0.037s, mean_wall_time=0.006ms
[07/15 18:53:20     58s]     Bottom-up phase done. (took cpu=0:00:00.1 real=0:00:00.1)
[07/15 18:53:20     58s]     Legalizing clock trees...
[07/15 18:53:20     58s]     Resynthesising clock tree into netlist...
[07/15 18:53:20     58s]       Reset timing graph...
[07/15 18:53:20     58s] Ignoring AAE DB Resetting ...
[07/15 18:53:20     58s]       Reset timing graph done.
[07/15 18:53:20     58s]     Resynthesising clock tree into netlist done.
[07/15 18:53:20     58s]     Commiting net attributes....
[07/15 18:53:20     58s]     Commiting net attributes. done.
[07/15 18:53:20     58s]     Leaving CCOpt scope - ClockRefiner...
[07/15 18:53:20     58s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2098.5M, EPOCH TIME: 1721084000.610313
[07/15 18:53:20     58s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:20     58s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:20     58s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:20     58s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:20     58s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.002, MEM:2059.5M, EPOCH TIME: 1721084000.612379
[07/15 18:53:20     58s] **WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
[07/15 18:53:20     58s]     Assigned high priority to 372 instances.
[07/15 18:53:20     58s]     Performing a single pass refine place with checks partially disabled for clock sinks and datapath.
[07/15 18:53:20     58s]     Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Short checks only, Datapath : Short checks Only.
[07/15 18:53:20     58s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2059.5M, EPOCH TIME: 1721084000.619974
[07/15 18:53:20     58s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2059.5M, EPOCH TIME: 1721084000.620070
[07/15 18:53:20     58s] Processing tracks to init pin-track alignment.
[07/15 18:53:20     58s] z: 2, totalTracks: 1
[07/15 18:53:20     58s] z: 4, totalTracks: 1
[07/15 18:53:20     58s] z: 6, totalTracks: 1
[07/15 18:53:20     58s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 18:53:20     58s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2059.5M, EPOCH TIME: 1721084000.621225
[07/15 18:53:20     58s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:20     58s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:20     58s] 
[07/15 18:53:20     58s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:53:20     58s] OPERPROF:       Starting CMU at level 4, MEM:2059.5M, EPOCH TIME: 1721084000.630189
[07/15 18:53:20     58s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:2059.5M, EPOCH TIME: 1721084000.630440
[07/15 18:53:20     58s] 
[07/15 18:53:20     58s] Bad Lib Cell Checking (CMU) is done! (0)
[07/15 18:53:20     58s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.010, REAL:0.009, MEM:2059.5M, EPOCH TIME: 1721084000.630664
[07/15 18:53:20     58s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2059.5M, EPOCH TIME: 1721084000.630714
[07/15 18:53:20     58s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2059.5M, EPOCH TIME: 1721084000.630851
[07/15 18:53:20     58s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2059.5MB).
[07/15 18:53:20     58s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.010, REAL:0.011, MEM:2059.5M, EPOCH TIME: 1721084000.631021
[07/15 18:53:20     58s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.010, REAL:0.011, MEM:2059.5M, EPOCH TIME: 1721084000.631059
[07/15 18:53:20     58s] TDRefine: refinePlace mode is spiral
[07/15 18:53:20     58s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.6155.8
[07/15 18:53:20     58s] OPERPROF: Starting RefinePlace at level 1, MEM:2059.5M, EPOCH TIME: 1721084000.631117
[07/15 18:53:20     58s] *** Starting refinePlace (0:00:58.9 mem=2059.5M) ***
[07/15 18:53:20     58s] Total net bbox length = 4.218e+04 (2.329e+04 1.888e+04) (ext = 4.518e+03)
[07/15 18:53:20     58s] 
[07/15 18:53:20     58s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:53:20     58s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/15 18:53:20     58s] (I)      Default pattern map key = aska_dig_default.
[07/15 18:53:20     58s] (I)      Default pattern map key = aska_dig_default.
[07/15 18:53:20     58s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2059.5M, EPOCH TIME: 1721084000.632383
[07/15 18:53:20     58s] Starting refinePlace ...
[07/15 18:53:20     58s] (I)      Default pattern map key = aska_dig_default.
[07/15 18:53:20     58s] One DDP V2 for no tweak run.
[07/15 18:53:20     58s] (I)      Default pattern map key = aska_dig_default.
[07/15 18:53:20     58s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:2059.5M, EPOCH TIME: 1721084000.634481
[07/15 18:53:20     58s] DDP initSite1 nrRow 45 nrJob 45
[07/15 18:53:20     58s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:2059.5M, EPOCH TIME: 1721084000.634541
[07/15 18:53:20     58s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:2059.5M, EPOCH TIME: 1721084000.634621
[07/15 18:53:20     58s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:2059.5M, EPOCH TIME: 1721084000.634668
[07/15 18:53:20     58s] DDP markSite nrRow 45 nrJob 45
[07/15 18:53:20     58s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.000, MEM:2059.5M, EPOCH TIME: 1721084000.634769
[07/15 18:53:20     58s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.000, REAL:0.000, MEM:2059.5M, EPOCH TIME: 1721084000.634813
[07/15 18:53:20     58s]   Spread Effort: high, standalone mode, useDDP on.
[07/15 18:53:20     58s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2059.5MB) @(0:00:58.9 - 0:00:59.0).
[07/15 18:53:20     58s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/15 18:53:20     58s] wireLenOptFixPriorityInst 368 inst fixed
[07/15 18:53:20     58s] 
[07/15 18:53:20     58s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[07/15 18:53:20     58s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7f48abf10ec0.
[07/15 18:53:20     58s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 0 out of 1 thread pools are available.
[07/15 18:53:20     58s] Move report: legalization moves 27 insts, mean move: 7.34 um, max move: 24.08 um spiral
[07/15 18:53:20     58s] 	Max move on inst (spi1_conf0_asyn_reg[24]): (190.96, 123.20) --> (171.36, 118.72)
[07/15 18:53:20     58s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[07/15 18:53:20     58s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[07/15 18:53:20     58s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2038.5MB) @(0:00:59.0 - 0:00:59.0).
[07/15 18:53:20     58s] Move report: Detail placement moves 27 insts, mean move: 7.34 um, max move: 24.08 um 
[07/15 18:53:20     58s] 	Max move on inst (spi1_conf0_asyn_reg[24]): (190.96, 123.20) --> (171.36, 118.72)
[07/15 18:53:20     58s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2038.5MB
[07/15 18:53:20     58s] Statistics of distance of Instance movement in refine placement:
[07/15 18:53:20     58s]   maximum (X+Y) =        24.08 um
[07/15 18:53:20     58s]   inst (spi1_conf0_asyn_reg[24]) with max move: (190.96, 123.2) -> (171.36, 118.72)
[07/15 18:53:20     58s]   mean    (X+Y) =         7.34 um
[07/15 18:53:20     58s] Summary Report:
[07/15 18:53:20     58s] Instances move: 27 (out of 1223 movable)
[07/15 18:53:20     58s] Instances flipped: 0
[07/15 18:53:20     58s] Mean displacement: 7.34 um
[07/15 18:53:20     58s] Max displacement: 24.08 um (Instance: spi1_conf0_asyn_reg[24]) (190.96, 123.2) -> (171.36, 118.72)
[07/15 18:53:20     58s] 	Length: 36 sites, height: 1 rows, site name: core_ji3v, cell type: SDFRRQJI3VX1
[07/15 18:53:20     58s] Total instances moved : 27
[07/15 18:53:20     58s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.030, REAL:0.023, MEM:2038.5M, EPOCH TIME: 1721084000.655145
[07/15 18:53:20     58s] Total net bbox length = 4.225e+04 (2.336e+04 1.888e+04) (ext = 4.543e+03)
[07/15 18:53:20     58s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2038.5MB
[07/15 18:53:20     58s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2038.5MB) @(0:00:58.9 - 0:00:59.0).
[07/15 18:53:20     58s] *** Finished refinePlace (0:00:59.0 mem=2038.5M) ***
[07/15 18:53:20     58s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.6155.8
[07/15 18:53:20     58s] OPERPROF: Finished RefinePlace at level 1, CPU:0.030, REAL:0.024, MEM:2038.5M, EPOCH TIME: 1721084000.655572
[07/15 18:53:20     58s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2038.5M, EPOCH TIME: 1721084000.655620
[07/15 18:53:20     58s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1223).
[07/15 18:53:20     58s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:20     58s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:20     58s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:20     58s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.002, MEM:2035.5M, EPOCH TIME: 1721084000.657766
[07/15 18:53:20     58s]     ClockRefiner summary
[07/15 18:53:20     58s]     All clock instances: Moved 8, flipped 6 and cell swapped 0 (out of a total of 372).
[07/15 18:53:20     58s]     The largest move was 8.96 um for npg1_ON_count_reg[1].
[07/15 18:53:20     58s]     Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 4).
[07/15 18:53:20     58s]     Clock sinks: Moved 8, flipped 6 and cell swapped 0 (out of a total of 368).
[07/15 18:53:20     58s]     The largest move was 8.96 um for npg1_ON_count_reg[1].
[07/15 18:53:20     58s]     Revert refine place priority changes on 0 instances.
[07/15 18:53:20     58s] **WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
[07/15 18:53:20     58s] OPERPROF: Starting DPlace-Init at level 1, MEM:2035.5M, EPOCH TIME: 1721084000.665733
[07/15 18:53:20     58s] Processing tracks to init pin-track alignment.
[07/15 18:53:20     58s] z: 2, totalTracks: 1
[07/15 18:53:20     58s] z: 4, totalTracks: 1
[07/15 18:53:20     58s] z: 6, totalTracks: 1
[07/15 18:53:20     58s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 18:53:20     58s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2035.5M, EPOCH TIME: 1721084000.666945
[07/15 18:53:20     58s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:20     58s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:20     58s] 
[07/15 18:53:20     58s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:53:20     58s] OPERPROF:     Starting CMU at level 3, MEM:2035.5M, EPOCH TIME: 1721084000.675988
[07/15 18:53:20     58s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2035.5M, EPOCH TIME: 1721084000.676218
[07/15 18:53:20     58s] 
[07/15 18:53:20     58s] Bad Lib Cell Checking (CMU) is done! (0)
[07/15 18:53:20     58s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:2035.5M, EPOCH TIME: 1721084000.676386
[07/15 18:53:20     58s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2035.5M, EPOCH TIME: 1721084000.676448
[07/15 18:53:20     58s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2051.5M, EPOCH TIME: 1721084000.676767
[07/15 18:53:20     58s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2051.5MB).
[07/15 18:53:20     58s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.011, MEM:2051.5M, EPOCH TIME: 1721084000.676935
[07/15 18:53:20     58s]     Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.1)
[07/15 18:53:20     58s]     Disconnecting clock tree from netlist...
[07/15 18:53:20     58s]     Disconnecting clock tree from netlist done.
[07/15 18:53:20     58s]     Leaving CCOpt scope - Cleaning up placement interface...
[07/15 18:53:20     58s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2051.5M, EPOCH TIME: 1721084000.677459
[07/15 18:53:20     58s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:20     58s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:20     58s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:20     58s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:20     58s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.002, MEM:2051.5M, EPOCH TIME: 1721084000.679264
[07/15 18:53:20     58s]     Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:53:20     58s]     Leaving CCOpt scope - Initializing placement interface...
[07/15 18:53:20     58s] OPERPROF: Starting DPlace-Init at level 1, MEM:2051.5M, EPOCH TIME: 1721084000.679432
[07/15 18:53:20     58s] Processing tracks to init pin-track alignment.
[07/15 18:53:20     58s] z: 2, totalTracks: 1
[07/15 18:53:20     58s] z: 4, totalTracks: 1
[07/15 18:53:20     58s] z: 6, totalTracks: 1
[07/15 18:53:20     58s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 18:53:20     58s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2051.5M, EPOCH TIME: 1721084000.680549
[07/15 18:53:20     58s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:20     58s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:20     59s] 
[07/15 18:53:20     59s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:53:20     59s] OPERPROF:     Starting CMU at level 3, MEM:2051.5M, EPOCH TIME: 1721084000.690247
[07/15 18:53:20     59s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2051.5M, EPOCH TIME: 1721084000.690575
[07/15 18:53:20     59s] 
[07/15 18:53:20     59s] Bad Lib Cell Checking (CMU) is done! (0)
[07/15 18:53:20     59s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:2051.5M, EPOCH TIME: 1721084000.690738
[07/15 18:53:20     59s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2051.5M, EPOCH TIME: 1721084000.690782
[07/15 18:53:20     59s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2051.5M, EPOCH TIME: 1721084000.690913
[07/15 18:53:20     59s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2051.5MB).
[07/15 18:53:20     59s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.012, MEM:2051.5M, EPOCH TIME: 1721084000.691075
[07/15 18:53:20     59s]     Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:53:20     59s]     Clock tree timing engine global stage delay update for slow_corner:setup.late...
[07/15 18:53:20     59s] End AAE Lib Interpolated Model. (MEM=2051.51 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 18:53:20     59s]     Clock tree timing engine global stage delay update for slow_corner:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:53:20     59s]     
[07/15 18:53:20     59s]     Clock tree legalization - Histogram:
[07/15 18:53:20     59s]     ====================================
[07/15 18:53:20     59s]     
[07/15 18:53:20     59s]     --------------------------------
[07/15 18:53:20     59s]     Movement (um)    Number of cells
[07/15 18:53:20     59s]     --------------------------------
[07/15 18:53:20     59s]       (empty table)
[07/15 18:53:20     59s]     --------------------------------
[07/15 18:53:20     59s]     
[07/15 18:53:20     59s]     
[07/15 18:53:20     59s]     Clock tree legalization - There are no Movements:
[07/15 18:53:20     59s]     =================================================
[07/15 18:53:20     59s]     
[07/15 18:53:20     59s]     ---------------------------------------------
[07/15 18:53:20     59s]     Movement (um)    Desired     Achieved    Node
[07/15 18:53:20     59s]                      location    location    
[07/15 18:53:20     59s]     ---------------------------------------------
[07/15 18:53:20     59s]       (empty table)
[07/15 18:53:20     59s]     ---------------------------------------------
[07/15 18:53:20     59s]     
[07/15 18:53:20     59s]     Legalizing clock trees done. (took cpu=0:00:00.1 real=0:00:00.1)
[07/15 18:53:20     59s]     Clock DAG stats after 'Clustering':
[07/15 18:53:20     59s]       cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
[07/15 18:53:20     59s]       sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[07/15 18:53:20     59s]       misc counts      : r=2, pp=0
[07/15 18:53:20     59s]       cell areas       : b=291.021um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=291.021um^2
[07/15 18:53:20     59s]       cell capacitance : b=0.147pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.147pF
[07/15 18:53:20     59s]       sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[07/15 18:53:20     59s]       wire capacitance : top=0.000pF, trunk=0.037pF, leaf=0.595pF, total=0.631pF
[07/15 18:53:20     59s]       wire lengths     : top=0.000um, trunk=217.000um, leaf=3400.965um, total=3617.965um
[07/15 18:53:20     59s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1027.880um, total=1027.880um
[07/15 18:53:20     59s]     Clock DAG net violations after 'Clustering': none
[07/15 18:53:20     59s]     Clock DAG primary half-corner transition distribution after 'Clustering':
[07/15 18:53:20     59s]       Trunk : target=0.617ns count=1 avg=0.136ns sd=0.000ns min=0.136ns max=0.136ns {1 <= 0.370ns, 0 <= 0.494ns, 0 <= 0.555ns, 0 <= 0.586ns, 0 <= 0.617ns}
[07/15 18:53:20     59s]       Leaf  : target=0.617ns count=5 avg=0.252ns sd=0.038ns min=0.193ns max=0.301ns {5 <= 0.370ns, 0 <= 0.494ns, 0 <= 0.555ns, 0 <= 0.586ns, 0 <= 0.617ns}
[07/15 18:53:20     59s]     Clock DAG library cell distribution after 'Clustering' {count}:
[07/15 18:53:20     59s]        Bufs: BUJI3VX16: 4 
[07/15 18:53:20     59s]     Clock DAG hash after 'Clustering': 12767483785460878829 14910215544108455617
[07/15 18:53:20     59s]     CTS services accumulated run-time stats after 'Clustering':
[07/15 18:53:20     59s]       delay calculator: calls=6444, total_wall_time=0.217s, mean_wall_time=0.034ms
[07/15 18:53:20     59s]       legalizer: calls=40, total_wall_time=0.001s, mean_wall_time=0.013ms
[07/15 18:53:20     59s]       steiner router: calls=6438, total_wall_time=0.038s, mean_wall_time=0.006ms
[07/15 18:53:20     59s]     Primary reporting skew groups after 'Clustering':
[07/15 18:53:20     59s]       skew_group CLK/functional_mode: insertion delay [min=0.311, max=0.377, avg=0.344, sd=0.019], skew [0.066 vs 0.285], 100% {0.311, 0.377} (wid=0.046 ws=0.035) (gid=0.331 gs=0.030)
[07/15 18:53:20     59s]           min path sink: npg1_ON_count_reg[1]/C
[07/15 18:53:20     59s]           max path sink: spi1_ele2_reg[21]/C
[07/15 18:53:20     59s]     Skew group summary after 'Clustering':
[07/15 18:53:20     59s]       skew_group CLK/functional_mode: insertion delay [min=0.311, max=0.377, avg=0.344, sd=0.019], skew [0.066 vs 0.285], 100% {0.311, 0.377} (wid=0.046 ws=0.035) (gid=0.331 gs=0.030)
[07/15 18:53:20     59s]       skew_group SPI_CLK/functional_mode: insertion delay [min=0.006, max=0.035, avg=0.027, sd=0.008], skew [0.029 vs 0.285], 100% {0.006, 0.035} (wid=0.035 ws=0.029) (gid=0.000 gs=0.000)
[07/15 18:53:20     59s]     Legalizer API calls during this step: 40 succeeded with high effort: 40 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/15 18:53:20     59s]   Clustering done. (took cpu=0:00:00.2 real=0:00:00.2)
[07/15 18:53:20     59s]   
[07/15 18:53:20     59s]   Post-Clustering Statistics Report
[07/15 18:53:20     59s]   =================================
[07/15 18:53:20     59s]   
[07/15 18:53:20     59s]   Fanout Statistics:
[07/15 18:53:20     59s]   
[07/15 18:53:20     59s]   ----------------------------------------------------------------------------------------------------
[07/15 18:53:20     59s]   Net Type    Count    Mean      Min.      Max.      Std. Dev.    Fanout
[07/15 18:53:20     59s]                        Fanout    Fanout    Fanout    Fanout       Distribution
[07/15 18:53:20     59s]   ----------------------------------------------------------------------------------------------------
[07/15 18:53:20     59s]   Trunk         2       3.000       2         4        1.414      {1 <= 2, 1 <= 4}
[07/15 18:53:20     59s]   Leaf          5      73.600      46        94       17.459      {1 <= 55, 2 <= 75, 1 <= 85, 1 <= 95}
[07/15 18:53:20     59s]   ----------------------------------------------------------------------------------------------------
[07/15 18:53:20     59s]   
[07/15 18:53:20     59s]   Clustering Failure Statistics:
[07/15 18:53:20     59s]   
[07/15 18:53:20     59s]   --------------------------------
[07/15 18:53:20     59s]   Net Type    Clusters    Clusters
[07/15 18:53:20     59s]               Tried       Failed
[07/15 18:53:20     59s]   --------------------------------
[07/15 18:53:20     59s]   Leaf           4           0
[07/15 18:53:20     59s]   --------------------------------
[07/15 18:53:20     59s]   
[07/15 18:53:20     59s]   Clustering Partition Statistics:
[07/15 18:53:20     59s]   
[07/15 18:53:20     59s]   -------------------------------------------------------------------------------------
[07/15 18:53:20     59s]   Net Type    Case B      Case C      Partition    Mean       Min     Max     Std. Dev.
[07/15 18:53:20     59s]               Fraction    Fraction    Count        Size       Size    Size    Size
[07/15 18:53:20     59s]   -------------------------------------------------------------------------------------
[07/15 18:53:20     59s]   Leaf         0.000       1.000          1        322.000    322     322       0.000
[07/15 18:53:20     59s]   -------------------------------------------------------------------------------------
[07/15 18:53:20     59s]   
[07/15 18:53:20     59s]   Longest 5 runtime clustering solutions:
[07/15 18:53:20     59s]   
[07/15 18:53:20     59s]   ------------------------------------------------------------------------------
[07/15 18:53:20     59s]   Wall time     Fanout    Instances Added    Iterations    Clock Tree    Driver
[07/15 18:53:20     59s]   ------------------------------------------------------------------------------
[07/15 18:53:20     59s]   103573.772     322         0                  0          CLK           CLK
[07/15 18:53:20     59s]    11790.725      46         0                  0          SPI_CLK       SPI_CLK
[07/15 18:53:20     59s]   ------------------------------------------------------------------------------
[07/15 18:53:20     59s]   
[07/15 18:53:20     59s]   Longest 10 runtime per clock tree:
[07/15 18:53:20     59s]   
[07/15 18:53:20     59s]   ---------------------------------------------------------------------------------------
[07/15 18:53:20     59s]   Wall Time     Mean          Min           Max           Std. Dev    Count    Clock Tree
[07/15 18:53:20     59s]   ---------------------------------------------------------------------------------------
[07/15 18:53:20     59s]   103573.772    103573.772    103573.772    103573.772     0.000         2     CLK
[07/15 18:53:20     59s]    11790.725     11790.725     11790.725     11790.725     0.000         2     SPI_CLK
[07/15 18:53:20     59s]   ---------------------------------------------------------------------------------------
[07/15 18:53:20     59s]   
[07/15 18:53:20     59s]   Bottom-up runtime statistics:
[07/15 18:53:20     59s]   
[07/15 18:53:20     59s]   ----------------------------------------------------------
[07/15 18:53:20     59s]   Mean         Min          Max           Std. Dev     Count
[07/15 18:53:20     59s]   ----------------------------------------------------------
[07/15 18:53:20     59s]   57682.249    11790.725    103573.772    64900.415       2
[07/15 18:53:20     59s]   ----------------------------------------------------------
[07/15 18:53:20     59s]   
[07/15 18:53:20     59s]   
[07/15 18:53:20     59s]   Looking for fanout violations...
[07/15 18:53:20     59s]   Looking for fanout violations done.
[07/15 18:53:20     59s]   CongRepair After Initial Clustering...
[07/15 18:53:20     59s]   Reset timing graph...
[07/15 18:53:20     59s] Ignoring AAE DB Resetting ...
[07/15 18:53:20     59s]   Reset timing graph done.
[07/15 18:53:20     59s]   Leaving CCOpt scope - Early Global Route...
[07/15 18:53:20     59s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2089.7M, EPOCH TIME: 1721084000.709538
[07/15 18:53:20     59s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:368).
[07/15 18:53:20     59s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:20     59s] All LLGs are deleted
[07/15 18:53:20     59s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:20     59s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:20     59s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2089.7M, EPOCH TIME: 1721084000.711066
[07/15 18:53:20     59s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2089.7M, EPOCH TIME: 1721084000.711150
[07/15 18:53:20     59s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.002, MEM:2051.7M, EPOCH TIME: 1721084000.711603
[07/15 18:53:20     59s]   Clock implementation routing...
[07/15 18:53:20     59s] Net route status summary:
[07/15 18:53:20     59s]   Clock:         6 (unrouted=6, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[07/15 18:53:20     59s]   Non-clock:  1278 (unrouted=27, trialRouted=1251, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=27, (crossesIlmBoundary AND tooFewTerms=0)])
[07/15 18:53:20     59s]     Routing using eGR only...
[07/15 18:53:20     59s]       Early Global Route - eGR only step...
[07/15 18:53:20     59s] (ccopt eGR): There are 6 nets to be routed. 0 nets have skip routing designation.
[07/15 18:53:20     59s] (ccopt eGR): There are 6 nets for routing of which 6 have one or more fixed wires.
[07/15 18:53:20     59s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[07/15 18:53:20     59s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[07/15 18:53:20     59s] (ccopt eGR): Start to route 6 all nets
[07/15 18:53:20     59s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2051.67 MB )
[07/15 18:53:20     59s] (I)      ============================ Layers =============================
[07/15 18:53:20     59s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 18:53:20     59s] (I)      | DB# |  ID |                 Name |      Type | #Masks | Extra |
[07/15 18:53:20     59s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 18:53:20     59s] (I)      |  33 |   0 |                 CONT |       cut |      1 |       |
[07/15 18:53:20     59s] (I)      |   1 |   1 |                 MET1 |      wire |      1 |       |
[07/15 18:53:20     59s] (I)      |  34 |   1 |                 VIA1 |       cut |      1 |       |
[07/15 18:53:20     59s] (I)      |   2 |   2 |                 MET2 |      wire |      1 |       |
[07/15 18:53:20     59s] (I)      |  35 |   2 |                 VIA2 |       cut |      1 |       |
[07/15 18:53:20     59s] (I)      |   3 |   3 |                 MET3 |      wire |      1 |       |
[07/15 18:53:20     59s] (I)      |  36 |   3 |                 VIA3 |       cut |      1 |       |
[07/15 18:53:20     59s] (I)      |   4 |   4 |                 MET4 |      wire |      1 |       |
[07/15 18:53:20     59s] (I)      |  37 |   4 |                VIATP |       cut |      1 |       |
[07/15 18:53:20     59s] (I)      |   5 |   5 |                METTP |      wire |      1 |       |
[07/15 18:53:20     59s] (I)      |  38 |   5 |               VIATPL |       cut |      1 |       |
[07/15 18:53:20     59s] (I)      |   6 |   6 |               METTPL |      wire |      1 |       |
[07/15 18:53:20     59s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 18:53:20     59s] (I)      |  64 |  64 |              OVERLAP |   overlap |        |       |
[07/15 18:53:20     59s] (I)      |  65 |  65 |                 PIMP |   implant |        |       |
[07/15 18:53:20     59s] (I)      |  66 |  66 |                 NIMP |   implant |        |       |
[07/15 18:53:20     59s] (I)      |  67 |  67 |                NWELL |     other |        |    MS |
[07/15 18:53:20     59s] (I)      |  68 |  68 |                 DIFF | diffusion |        |    MS |
[07/15 18:53:20     59s] (I)      |   0 |   0 |                POLY1 |     other |        |    MS |
[07/15 18:53:20     59s] (I)      |  69 |  69 |               LOCKED |     other |        |       |
[07/15 18:53:20     59s] (I)      |  70 |  70 |              LOCKED1 |     other |        |       |
[07/15 18:53:20     59s] (I)      |  71 |  71 |              LOCKED2 |     other |        |       |
[07/15 18:53:20     59s] (I)      |  72 |  72 |              LOCKED3 |     other |        |       |
[07/15 18:53:20     59s] (I)      |  73 |  73 |              LOCKED4 |     other |        |       |
[07/15 18:53:20     59s] (I)      |  74 |  74 |                   MV |     other |        |    MS |
[07/15 18:53:20     59s] (I)      |  75 |  75 |                PWELL |     other |        |    MS |
[07/15 18:53:20     59s] (I)      |  76 |  76 |                  PAD |     other |        |    MS |
[07/15 18:53:20     59s] (I)      |  77 |  77 |                 VIA4 |     other |        |    MS |
[07/15 18:53:20     59s] (I)      |  78 |  78 |                 SBLK |     other |        |    MS |
[07/15 18:53:20     59s] (I)      |  79 |  79 |                NOPIM |     other |        |    MS |
[07/15 18:53:20     59s] (I)      |  80 |  80 |                 CAPM |     other |        |    MS |
[07/15 18:53:20     59s] (I)      |  81 |  81 |                 MET5 |     other |        |    MS |
[07/15 18:53:20     59s] (I)      |  82 |  82 |                  LDP |     other |        |    MS |
[07/15 18:53:20     59s] (I)      |  83 |  83 |                NODRC |     other |        |    MS |
[07/15 18:53:20     59s] (I)      |  84 |  84 |               DIODEF |     other |        |    MS |
[07/15 18:53:20     59s] (I)      |  85 |  85 |                  ESD |     other |        |    MS |
[07/15 18:53:20     59s] (I)      |  86 |  86 |                  LDN |     other |        |    MS |
[07/15 18:53:20     59s] (I)      |  87 |  87 |                   CF |     other |        |    MS |
[07/15 18:53:20     59s] (I)      |  88 |  88 |                 HRES |     other |        |    MS |
[07/15 18:53:20     59s] (I)      |  89 |  89 |                  ALN |     other |        |    MS |
[07/15 18:53:20     59s] (I)      |  90 |  90 |               DNWELL |     other |        |    MS |
[07/15 18:53:20     59s] (I)      |  91 |  91 |                 IOID |     other |        |    MS |
[07/15 18:53:20     59s] (I)      |  92 |  92 |                 MRES |     other |        |    MS |
[07/15 18:53:20     59s] (I)      |  93 |  93 |                  NW1 |     other |        |    MS |
[07/15 18:53:20     59s] (I)      |  94 |  94 |                  PW1 |     other |        |    MS |
[07/15 18:53:20     59s] (I)      |  95 |  95 |                  NW2 |     other |        |    MS |
[07/15 18:53:20     59s] (I)      |  96 |  96 |                  PW2 |     other |        |    MS |
[07/15 18:53:20     59s] (I)      |  97 |  97 |               BLKALL |     other |        |    MS |
[07/15 18:53:20     59s] (I)      |  98 |  98 |               BIPDEF |     other |        |    MS |
[07/15 18:53:20     59s] (I)      |  99 |  99 |                 NIFE |     other |        |    MS |
[07/15 18:53:20     59s] (I)      | 100 | 100 |               SUBCUT |     other |        |    MS |
[07/15 18:53:20     59s] (I)      | 101 | 101 |               FAMARK |     other |        |    MS |
[07/15 18:53:20     59s] (I)      | 102 | 102 |               RESDEF |     other |        |    MS |
[07/15 18:53:20     59s] (I)      | 103 | 103 |               CAPDEF |     other |        |    MS |
[07/15 18:53:20     59s] (I)      | 104 | 104 |               INDDEF |     other |        |    MS |
[07/15 18:53:20     59s] (I)      | 105 | 105 |                  RAC |     other |        |    MS |
[07/15 18:53:20     59s] (I)      | 106 | 106 |                XFLAY |     other |        |    MS |
[07/15 18:53:20     59s] (I)      | 107 | 107 |                HVGOX |     other |        |    MS |
[07/15 18:53:20     59s] (I)      | 108 | 108 |              HVPWELL |     other |        |    MS |
[07/15 18:53:20     59s] (I)      | 109 | 109 |              HVNWELL |     other |        |    MS |
[07/15 18:53:20     59s] (I)      | 110 | 110 |                  SOI |     other |        |    MS |
[07/15 18:53:20     59s] (I)      | 111 | 111 |                  PDD |     other |        |    MS |
[07/15 18:53:20     59s] (I)      | 112 | 112 |                  SCI |     other |        |    MS |
[07/15 18:53:20     59s] (I)      | 113 | 113 |                  SSD |     other |        |    MS |
[07/15 18:53:20     59s] (I)      | 114 | 114 |                 DEPL |     other |        |    MS |
[07/15 18:53:20     59s] (I)      | 115 | 115 |                  LPM |     other |        |    MS |
[07/15 18:53:20     59s] (I)      | 116 | 116 |                  LNM |     other |        |    MS |
[07/15 18:53:20     59s] (I)      | 117 | 117 |                ISOPW |     other |        |    MS |
[07/15 18:53:20     59s] (I)      | 118 | 118 |                  SOC |     other |        |    MS |
[07/15 18:53:20     59s] (I)      | 119 | 119 |                 DMOS |     other |        |    MS |
[07/15 18:53:20     59s] (I)      | 120 | 120 |               DEVLBL |     other |        |    MS |
[07/15 18:53:20     59s] (I)      | 121 | 121 |             DNWELLMV |     other |        |    MS |
[07/15 18:53:20     59s] (I)      | 122 | 122 |                PWBLK |     other |        |    MS |
[07/15 18:53:20     59s] (I)      | 123 | 123 |               PHODEF |     other |        |    MS |
[07/15 18:53:20     59s] (I)      | 124 | 124 |                  LNO |     other |        |    MS |
[07/15 18:53:20     59s] (I)      | 125 | 125 |                 VIA5 |     other |        |    MS |
[07/15 18:53:20     59s] (I)      | 126 | 126 |                 MET6 |     other |        |    MS |
[07/15 18:53:20     59s] (I)      | 127 | 127 |               HVDEPL |     other |        |    MS |
[07/15 18:53:20     59s] (I)      | 128 | 128 |              CAPM23F |     other |        |    MS |
[07/15 18:53:20     59s] (I)      | 129 | 129 |             CAPMH23F |     other |        |    MS |
[07/15 18:53:20     59s] (I)      | 130 | 130 |              CAPM34F |     other |        |    MS |
[07/15 18:53:20     59s] (I)      | 131 | 131 |             CAPMH34F |     other |        |    MS |
[07/15 18:53:20     59s] (I)      | 132 | 132 |              CAPM45F |     other |        |    MS |
[07/15 18:53:20     59s] (I)      | 133 | 133 |             CAPMH45F |     other |        |    MS |
[07/15 18:53:20     59s] (I)      | 134 | 134 |              CAPM56F |     other |        |    MS |
[07/15 18:53:20     59s] (I)      | 135 | 135 |             CAPMH56F |     other |        |    MS |
[07/15 18:53:20     59s] (I)      | 136 | 136 |                CAPM2 |     other |        |    MS |
[07/15 18:53:20     59s] (I)      | 137 | 137 |                CAPM3 |     other |        |    MS |
[07/15 18:53:20     59s] (I)      | 138 | 138 |                  DNC |     other |        |    MS |
[07/15 18:53:20     59s] (I)      | 139 | 139 |                  DPC |     other |        |    MS |
[07/15 18:53:20     59s] (I)      | 140 | 140 |                LNDEV |     other |        |    MS |
[07/15 18:53:20     59s] (I)      | 141 | 141 |                  HNW |     other |        |    MS |
[07/15 18:53:20     59s] (I)      | 142 | 142 |                  NDF |     other |        |    MS |
[07/15 18:53:20     59s] (I)      | 143 | 143 |                  PDF |     other |        |    MS |
[07/15 18:53:20     59s] (I)      | 144 | 144 |                  DTI |     other |        |    MS |
[07/15 18:53:20     59s] (I)      | 145 | 145 |                UVWIN |     other |        |    MS |
[07/15 18:53:20     59s] (I)      | 146 | 146 |               ANODOP |     other |        |    MS |
[07/15 18:53:20     59s] (I)      | 147 | 147 |               CATDOP |     other |        |    MS |
[07/15 18:53:20     59s] (I)      | 148 | 148 |                  AML |     other |        |    MS |
[07/15 18:53:20     59s] (I)      | 149 | 149 |                BNIMP |     other |        |    MS |
[07/15 18:53:20     59s] (I)      | 150 | 150 |                  LPW |     other |        |    MS |
[07/15 18:53:20     59s] (I)      | 151 | 151 |                  LNW |     other |        |    MS |
[07/15 18:53:20     59s] (I)      | 152 | 152 |                   BP |     other |        |    MS |
[07/15 18:53:20     59s] (I)      | 153 | 153 |                CAPMH |     other |        |    MS |
[07/15 18:53:20     59s] (I)      | 154 | 154 |               CAPMH2 |     other |        |    MS |
[07/15 18:53:20     59s] (I)      | 155 | 155 |               CAPMH3 |     other |        |    MS |
[07/15 18:53:20     59s] (I)      | 156 | 156 |               LDDBLK |     other |        |    MS |
[07/15 18:53:20     59s] (I)      | 157 | 157 |                  STI |     other |        |    MS |
[07/15 18:53:20     59s] (I)      | 158 | 158 |                  LVT |     other |        |    MS |
[07/15 18:53:20     59s] (I)      | 159 | 159 |               NWELL3 |     other |        |    MS |
[07/15 18:53:20     59s] (I)      | 160 | 160 |               PWELL3 |     other |        |    MS |
[07/15 18:53:20     59s] (I)      | 161 | 161 |                ngate |     other |        |    MS |
[07/15 18:53:20     59s] (I)      | 162 | 162 |                pgate |     other |        |    MS |
[07/15 18:53:20     59s] (I)      | 163 | 163 |                  sub |     other |        |    MS |
[07/15 18:53:20     59s] (I)      | 164 | 164 |              polyres |     other |        |    MS |
[07/15 18:53:20     59s] (I)      | 165 | 165 |               allres |     other |        |    MS |
[07/15 18:53:20     59s] (I)      | 166 | 166 |                  nsd |     other |        |    MS |
[07/15 18:53:20     59s] (I)      | 167 | 167 |                  psd |     other |        |    MS |
[07/15 18:53:20     59s] (I)      | 168 | 168 |               SUBEXT |     other |        |    MS |
[07/15 18:53:20     59s] (I)      | 169 | 169 |               SUBDEV |     other |        |    MS |
[07/15 18:53:20     59s] (I)      | 170 | 170 |                NGIMP |     other |        |    MS |
[07/15 18:53:20     59s] (I)      | 171 | 171 |                  ULN |     other |        |    MS |
[07/15 18:53:20     59s] (I)      | 172 | 172 |                 PPLN |     other |        |    MS |
[07/15 18:53:20     59s] (I)      | 173 | 173 |                 NNLN |     other |        |    MS |
[07/15 18:53:20     59s] (I)      | 174 | 174 |                 NWLN |     other |        |    MS |
[07/15 18:53:20     59s] (I)      | 175 | 175 |                 PWLN |     other |        |    MS |
[07/15 18:53:20     59s] (I)      | 176 | 176 |               NWELL5 |     other |        |    MS |
[07/15 18:53:20     59s] (I)      | 177 | 177 |               PWELL5 |     other |        |    MS |
[07/15 18:53:20     59s] (I)      | 178 | 178 |                  SVT |     other |        |    MS |
[07/15 18:53:20     59s] (I)      | 179 | 179 |               CORNER |     other |        |    MS |
[07/15 18:53:20     59s] (I)      | 180 | 180 |               PIMIDE |     other |        |    MS |
[07/15 18:53:20     59s] (I)      | 181 | 181 |                 EMIR |     other |        |    MS |
[07/15 18:53:20     59s] (I)      | 182 | 182 |             DONOTUSE |     other |        |    MS |
[07/15 18:53:20     59s] (I)      | 183 | 183 |          LOCKED_slot |     other |        |       |
[07/15 18:53:20     59s] (I)      | 184 | 184 |         LOCKED1_slot |     other |        |       |
[07/15 18:53:20     59s] (I)      | 185 | 185 |         LOCKED2_slot |     other |        |       |
[07/15 18:53:20     59s] (I)      | 186 | 186 |         LOCKED3_slot |     other |        |       |
[07/15 18:53:20     59s] (I)      | 187 | 187 |         LOCKED4_slot |     other |        |       |
[07/15 18:53:20     59s] (I)      | 188 | 188 |           POLY1_slot |     other |        |       |
[07/15 18:53:20     59s] (I)      | 189 | 189 |            MET1_slot |     other |        |       |
[07/15 18:53:20     59s] (I)      | 190 | 190 |            VIA1_slot |     other |        |       |
[07/15 18:53:20     59s] (I)      | 191 | 191 |            MET2_slot |     other |        |       |
[07/15 18:53:20     59s] (I)      | 192 | 192 |            VIA2_slot |     other |        |       |
[07/15 18:53:20     59s] (I)      | 193 | 193 |            MET3_slot |     other |        |       |
[07/15 18:53:20     59s] (I)      | 194 | 194 |            VIA3_slot |     other |        |       |
[07/15 18:53:20     59s] (I)      | 195 | 195 |            MET4_slot |     other |        |       |
[07/15 18:53:20     59s] (I)      | 196 | 196 |           VIATP_slot |     other |        |       |
[07/15 18:53:20     59s] (I)      | 197 | 197 |           METTP_slot |     other |        |       |
[07/15 18:53:20     59s] (I)      | 198 | 198 |          VIATPL_slot |     other |        |       |
[07/15 18:53:20     59s] (I)      | 199 | 199 |          METTPL_slot |     other |        |       |
[07/15 18:53:20     59s] (I)      | 200 | 200 |             Unrouted |     other |        |       |
[07/15 18:53:20     59s] (I)      | 201 | 201 |             Canplace |     other |        |       |
[07/15 18:53:20     59s] (I)      | 202 | 202 |         Cannotoccupy |     other |        |       |
[07/15 18:53:20     59s] (I)      | 203 | 203 |                Group |     other |        |       |
[07/15 18:53:20     59s] (I)      | 204 | 204 |                  Row |     other |        |       |
[07/15 18:53:20     59s] (I)      | 205 | 205 |               marker |     other |        |       |
[07/15 18:53:20     59s] (I)      | 206 | 206 |         changedLayer |     other |        |       |
[07/15 18:53:20     59s] (I)      | 207 | 207 |           designFlow |     other |        |       |
[07/15 18:53:20     59s] (I)      | 208 | 208 |                unset |     other |        |       |
[07/15 18:53:20     59s] (I)      | 209 | 209 |              unknown |     other |        |       |
[07/15 18:53:20     59s] (I)      | 210 | 210 |               supply |     other |        |       |
[07/15 18:53:20     59s] (I)      | 211 | 211 |                spike |     other |        |       |
[07/15 18:53:20     59s] (I)      | 212 | 212 |               resist |     other |        |       |
[07/15 18:53:20     59s] (I)      | 213 | 213 |                  hiz |     other |        |       |
[07/15 18:53:20     59s] (I)      | 214 | 214 |                drive |     other |        |       |
[07/15 18:53:20     59s] (I)      | 215 | 215 |               select |     other |        |       |
[07/15 18:53:20     59s] (I)      | 216 | 216 |               hilite |     other |        |       |
[07/15 18:53:20     59s] (I)      | 217 | 217 |                   y9 |     other |        |       |
[07/15 18:53:20     59s] (I)      | 218 | 218 |                   y8 |     other |        |       |
[07/15 18:53:20     59s] (I)      | 219 | 219 |                   y7 |     other |        |       |
[07/15 18:53:20     59s] (I)      | 220 | 220 |                   y6 |     other |        |       |
[07/15 18:53:20     59s] (I)      | 221 | 221 |                   y5 |     other |        |       |
[07/15 18:53:20     59s] (I)      | 222 | 222 |                   y4 |     other |        |       |
[07/15 18:53:20     59s] (I)      | 223 | 223 |                   y3 |     other |        |       |
[07/15 18:53:20     59s] (I)      | 224 | 224 |                   y2 |     other |        |       |
[07/15 18:53:20     59s] (I)      | 225 | 225 |                   y1 |     other |        |       |
[07/15 18:53:20     59s] (I)      | 226 | 226 |                   y0 |     other |        |       |
[07/15 18:53:20     59s] (I)      | 227 | 227 |              stretch |     other |        |       |
[07/15 18:53:20     59s] (I)      | 228 | 228 |                 snap |     other |        |       |
[07/15 18:53:20     59s] (I)      | 229 | 229 |            edgeLayer |     other |        |       |
[07/15 18:53:20     59s] (I)      | 230 | 230 |                 axis |     other |        |       |
[07/15 18:53:20     59s] (I)      | 231 | 231 |                  pin |     other |        |       |
[07/15 18:53:20     59s] (I)      | 232 | 232 |                 wire |     other |        |       |
[07/15 18:53:20     59s] (I)      | 233 | 233 |               device |     other |        |       |
[07/15 18:53:20     59s] (I)      | 234 | 234 |               border |     other |        |       |
[07/15 18:53:20     59s] (I)      | 235 | 235 |                 text |     other |        |       |
[07/15 18:53:20     59s] (I)      | 236 | 236 |            softFence |     other |        |       |
[07/15 18:53:20     59s] (I)      | 237 | 237 |            hardFence |     other |        |       |
[07/15 18:53:20     59s] (I)      | 238 | 238 |                align |     other |        |       |
[07/15 18:53:20     59s] (I)      | 239 | 239 |           prBoundary |     other |        |       |
[07/15 18:53:20     59s] (I)      | 240 | 240 |             instance |     other |        |       |
[07/15 18:53:20     59s] (I)      | 241 | 241 |             annotate |     other |        |       |
[07/15 18:53:20     59s] (I)      | 242 | 242 |                 grid |     other |        |       |
[07/15 18:53:20     59s] (I)      | 243 | 243 |           background |     other |        |       |
[07/15 18:53:20     59s] (I)      | 244 | 244 |            substrate |     other |        |       |
[07/15 18:53:20     59s] (I)      | 245 | 245 |     solderMaskBottom |     other |        |       |
[07/15 18:53:20     59s] (I)      | 246 | 246 |    beginGenericLayer |     other |        |       |
[07/15 18:53:20     59s] (I)      | 247 | 247 | internalGenericLayer |     other |        |       |
[07/15 18:53:20     59s] (I)      | 248 | 248 |      endGenericLayer |     other |        |       |
[07/15 18:53:20     59s] (I)      | 249 | 249 |        solderMaskTop |     other |        |       |
[07/15 18:53:20     59s] (I)      | 250 | 250 |                drill |     other |        |       |
[07/15 18:53:20     59s] (I)      | 251 | 251 |             wirebond |     other |        |       |
[07/15 18:53:20     59s] (I)      | 252 | 252 |  wirebondFingerGuide |     other |        |       |
[07/15 18:53:20     59s] (I)      | 253 | 253 |     assemblyBoundary |     other |        |       |
[07/15 18:53:20     59s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 18:53:20     59s] (I)      Started Import and model ( Curr Mem: 2051.67 MB )
[07/15 18:53:20     59s] (I)      Default pattern map key = aska_dig_default.
[07/15 18:53:20     59s] (I)      == Non-default Options ==
[07/15 18:53:20     59s] (I)      Clean congestion better                            : true
[07/15 18:53:20     59s] (I)      Estimate vias on DPT layer                         : true
[07/15 18:53:20     59s] (I)      Clean congestion layer assignment rounds           : 3
[07/15 18:53:20     59s] (I)      Layer constraints as soft constraints              : true
[07/15 18:53:20     59s] (I)      Soft top layer                                     : true
[07/15 18:53:20     59s] (I)      Skip prospective layer relax nets                  : true
[07/15 18:53:20     59s] (I)      Better NDR handling                                : true
[07/15 18:53:20     59s] (I)      Improved NDR modeling in LA                        : true
[07/15 18:53:20     59s] (I)      Routing cost fix for NDR handling                  : true
[07/15 18:53:20     59s] (I)      Block tracks for preroutes                         : true
[07/15 18:53:20     59s] (I)      Assign IRoute by net group key                     : true
[07/15 18:53:20     59s] (I)      Block unroutable channels                          : true
[07/15 18:53:20     59s] (I)      Block unroutable channels 3D                       : true
[07/15 18:53:20     59s] (I)      Bound layer relaxed segment wl                     : true
[07/15 18:53:20     59s] (I)      Blocked pin reach length threshold                 : 2
[07/15 18:53:20     59s] (I)      Check blockage within NDR space in TA              : true
[07/15 18:53:20     59s] (I)      Skip must join for term with via pillar            : true
[07/15 18:53:20     59s] (I)      Model find APA for IO pin                          : true
[07/15 18:53:20     59s] (I)      On pin location for off pin term                   : true
[07/15 18:53:20     59s] (I)      Handle EOL spacing                                 : true
[07/15 18:53:20     59s] (I)      Merge PG vias by gap                               : true
[07/15 18:53:20     59s] (I)      Maximum routing layer                              : 6
[07/15 18:53:20     59s] (I)      Route selected nets only                           : true
[07/15 18:53:20     59s] (I)      Refine MST                                         : true
[07/15 18:53:20     59s] (I)      Honor PRL                                          : true
[07/15 18:53:20     59s] (I)      Strong congestion aware                            : true
[07/15 18:53:20     59s] (I)      Improved initial location for IRoutes              : true
[07/15 18:53:20     59s] (I)      Multi panel TA                                     : true
[07/15 18:53:20     59s] (I)      Penalize wire overlap                              : true
[07/15 18:53:20     59s] (I)      Expand small instance blockage                     : true
[07/15 18:53:20     59s] (I)      Reduce via in TA                                   : true
[07/15 18:53:20     59s] (I)      SS-aware routing                                   : true
[07/15 18:53:20     59s] (I)      Improve tree edge sharing                          : true
[07/15 18:53:20     59s] (I)      Improve 2D via estimation                          : true
[07/15 18:53:20     59s] (I)      Refine Steiner tree                                : true
[07/15 18:53:20     59s] (I)      Build spine tree                                   : true
[07/15 18:53:20     59s] (I)      Model pass through capacity                        : true
[07/15 18:53:20     59s] (I)      Extend blockages by a half GCell                   : true
[07/15 18:53:20     59s] (I)      Consider pin shapes                                : true
[07/15 18:53:20     59s] (I)      Consider pin shapes for all nodes                  : true
[07/15 18:53:20     59s] (I)      Consider NR APA                                    : true
[07/15 18:53:20     59s] (I)      Consider IO pin shape                              : true
[07/15 18:53:20     59s] (I)      Fix pin connection bug                             : true
[07/15 18:53:20     59s] (I)      Consider layer RC for local wires                  : true
[07/15 18:53:20     59s] (I)      Route to clock mesh pin                            : true
[07/15 18:53:20     59s] (I)      LA-aware pin escape length                         : 2
[07/15 18:53:20     59s] (I)      Connect multiple ports                             : true
[07/15 18:53:20     59s] (I)      Split for must join                                : true
[07/15 18:53:20     59s] (I)      Number of threads                                  : 1
[07/15 18:53:20     59s] (I)      Routing effort level                               : 10000
[07/15 18:53:20     59s] (I)      Prefer layer length threshold                      : 8
[07/15 18:53:20     59s] (I)      Overflow penalty cost                              : 10
[07/15 18:53:20     59s] (I)      A-star cost                                        : 0.300000
[07/15 18:53:20     59s] (I)      Misalignment cost                                  : 10.000000
[07/15 18:53:20     59s] (I)      Threshold for short IRoute                         : 6
[07/15 18:53:20     59s] (I)      Via cost during post routing                       : 1.000000
[07/15 18:53:20     59s] (I)      Layer congestion ratios                            : { { 1.0 } }
[07/15 18:53:20     59s] (I)      Source-to-sink ratio                               : 0.300000
[07/15 18:53:20     59s] (I)      Scenic ratio bound                                 : 3.000000
[07/15 18:53:20     59s] (I)      Segment layer relax scenic ratio                   : 1.250000
[07/15 18:53:20     59s] (I)      Source-sink aware LA ratio                         : 0.500000
[07/15 18:53:20     59s] (I)      PG-aware similar topology routing                  : true
[07/15 18:53:20     59s] (I)      Maze routing via cost fix                          : true
[07/15 18:53:20     59s] (I)      Apply PRL on PG terms                              : true
[07/15 18:53:20     59s] (I)      Apply PRL on obs objects                           : true
[07/15 18:53:20     59s] (I)      Handle range-type spacing rules                    : true
[07/15 18:53:20     59s] (I)      PG gap threshold multiplier                        : 10.000000
[07/15 18:53:20     59s] (I)      Parallel spacing query fix                         : true
[07/15 18:53:20     59s] (I)      Force source to root IR                            : true
[07/15 18:53:20     59s] (I)      Layer Weights                                      : L2:4 L3:2.5
[07/15 18:53:20     59s] (I)      Do not relax to DPT layer                          : true
[07/15 18:53:20     59s] (I)      No DPT in post routing                             : true
[07/15 18:53:20     59s] (I)      Modeling PG via merging fix                        : true
[07/15 18:53:20     59s] (I)      Shield aware TA                                    : true
[07/15 18:53:20     59s] (I)      Strong shield aware TA                             : true
[07/15 18:53:20     59s] (I)      Overflow calculation fix in LA                     : true
[07/15 18:53:20     59s] (I)      Post routing fix                                   : true
[07/15 18:53:20     59s] (I)      Strong post routing                                : true
[07/15 18:53:20     59s] (I)      NDR via pillar fix                                 : true
[07/15 18:53:20     59s] (I)      Violation on path threshold                        : 1
[07/15 18:53:20     59s] (I)      Pass through capacity modeling                     : true
[07/15 18:53:20     59s] (I)      Select the non-relaxed segments in post routing stage : true
[07/15 18:53:20     59s] (I)      Select term pin box for io pin                     : true
[07/15 18:53:20     59s] (I)      Penalize NDR sharing                               : true
[07/15 18:53:20     59s] (I)      Enable special modeling                            : false
[07/15 18:53:20     59s] (I)      Keep fixed segments                                : true
[07/15 18:53:20     59s] (I)      Reorder net groups by key                          : true
[07/15 18:53:20     59s] (I)      Increase net scenic ratio                          : true
[07/15 18:53:20     59s] (I)      Method to set GCell size                           : row
[07/15 18:53:20     59s] (I)      Connect multiple ports and must join fix           : true
[07/15 18:53:20     59s] (I)      Avoid high resistance layers                       : true
[07/15 18:53:20     59s] (I)      Model find APA for IO pin fix                      : true
[07/15 18:53:20     59s] (I)      Avoid connecting non-metal layers                  : true
[07/15 18:53:20     59s] (I)      Use track pitch for NDR                            : true
[07/15 18:53:20     59s] (I)      Enable layer relax to lower layer                  : true
[07/15 18:53:20     59s] (I)      Enable layer relax to upper layer                  : true
[07/15 18:53:20     59s] (I)      Top layer relaxation fix                           : true
[07/15 18:53:20     59s] (I)      Handle non-default track width                     : false
[07/15 18:53:20     59s] (I)      Counted 402 PG shapes. We will not process PG shapes layer by layer.
[07/15 18:53:20     59s] (I)      Use row-based GCell size
[07/15 18:53:20     59s] (I)      Use row-based GCell align
[07/15 18:53:20     59s] (I)      layer 0 area = 202000
[07/15 18:53:20     59s] (I)      layer 1 area = 202000
[07/15 18:53:20     59s] (I)      layer 2 area = 202000
[07/15 18:53:20     59s] (I)      layer 3 area = 202000
[07/15 18:53:20     59s] (I)      layer 4 area = 562000
[07/15 18:53:20     59s] (I)      layer 5 area = 10000000
[07/15 18:53:20     59s] (I)      GCell unit size   : 4480
[07/15 18:53:20     59s] (I)      GCell multiplier  : 1
[07/15 18:53:20     59s] (I)      GCell row height  : 4480
[07/15 18:53:20     59s] (I)      Actual row height : 4480
[07/15 18:53:20     59s] (I)      GCell align ref   : 20160 20160
[07/15 18:53:20     59s] [NR-eGR] Track table information for default rule: 
[07/15 18:53:20     59s] [NR-eGR] MET1 has single uniform track structure
[07/15 18:53:20     59s] [NR-eGR] MET2 has single uniform track structure
[07/15 18:53:20     59s] [NR-eGR] MET3 has single uniform track structure
[07/15 18:53:20     59s] [NR-eGR] MET4 has single uniform track structure
[07/15 18:53:20     59s] [NR-eGR] METTP has single uniform track structure
[07/15 18:53:20     59s] [NR-eGR] METTPL has single uniform track structure
[07/15 18:53:20     59s] (I)      ================= Default via ==================
[07/15 18:53:20     59s] (I)      +---+--------------------+---------------------+
[07/15 18:53:20     59s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut     |
[07/15 18:53:20     59s] (I)      +---+--------------------+---------------------+
[07/15 18:53:20     59s] (I)      | 1 |    2  VIA1_Y_so    |   32  VIA1_CV1_hd   |
[07/15 18:53:20     59s] (I)      | 2 |   38  VIA2_so      |   61  VIA2_CV1_so   |
[07/15 18:53:20     59s] (I)      | 3 |   74  VIA3_so      |   93  VIA3_CH2_so   |
[07/15 18:53:20     59s] (I)      | 4 |  117  VIATPne_Y_so |  132  VIATP_CH2s_so |
[07/15 18:53:20     59s] (I)      | 5 |  145  VIATPL_so    |  150  VIATPL_CV_so  |
[07/15 18:53:20     59s] (I)      +---+--------------------+---------------------+
[07/15 18:53:20     59s] [NR-eGR] Read 10 PG shapes
[07/15 18:53:20     59s] [NR-eGR] Read 0 clock shapes
[07/15 18:53:20     59s] [NR-eGR] Read 0 other shapes
[07/15 18:53:20     59s] [NR-eGR] #Routing Blockages  : 0
[07/15 18:53:20     59s] [NR-eGR] #Instance Blockages : 0
[07/15 18:53:20     59s] [NR-eGR] #PG Blockages       : 10
[07/15 18:53:20     59s] [NR-eGR] #Halo Blockages     : 0
[07/15 18:53:20     59s] [NR-eGR] #Boundary Blockages : 0
[07/15 18:53:20     59s] [NR-eGR] #Clock Blockages    : 0
[07/15 18:53:20     59s] [NR-eGR] #Other Blockages    : 0
[07/15 18:53:20     59s] (I)      Design has 0 blackboxes considered as all layer blockages.
[07/15 18:53:20     59s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[07/15 18:53:20     59s] [NR-eGR] Read 1257 nets ( ignored 1251 )
[07/15 18:53:20     59s] [NR-eGR] Connected 0 must-join pins/ports
[07/15 18:53:20     59s] (I)      early_global_route_priority property id does not exist.
[07/15 18:53:20     59s] (I)      Read Num Blocks=250  Num Prerouted Wires=0  Num CS=0
[07/15 18:53:20     59s] (I)      Layer 1 (V) : #blockages 250 : #preroutes 0
[07/15 18:53:20     59s] (I)      Layer 2 (H) : #blockages 0 : #preroutes 0
[07/15 18:53:20     59s] (I)      Layer 3 (V) : #blockages 0 : #preroutes 0
[07/15 18:53:20     59s] (I)      Layer 4 (H) : #blockages 0 : #preroutes 0
[07/15 18:53:20     59s] (I)      Layer 5 (V) : #blockages 0 : #preroutes 0
[07/15 18:53:20     59s] (I)      Moved 2 terms for better access 
[07/15 18:53:20     59s] (I)      Number of ignored nets                =      0
[07/15 18:53:20     59s] (I)      Number of connected nets              =      0
[07/15 18:53:20     59s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[07/15 18:53:20     59s] (I)      Number of clock nets                  =      6.  Ignored: No
[07/15 18:53:20     59s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[07/15 18:53:20     59s] (I)      Number of special nets                =      0.  Ignored: Yes
[07/15 18:53:20     59s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[07/15 18:53:20     59s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[07/15 18:53:20     59s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[07/15 18:53:20     59s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[07/15 18:53:20     59s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[07/15 18:53:20     59s] [NR-eGR] There are 6 clock nets ( 0 with NDR ).
[07/15 18:53:20     59s] (I)      Ndr track 0 does not exist
[07/15 18:53:20     59s] (I)      ---------------------Grid Graph Info--------------------
[07/15 18:53:20     59s] (I)      Routing area        : (0, 0) - (445200, 241920)
[07/15 18:53:20     59s] (I)      Core area           : (20160, 20160) - (425040, 221760)
[07/15 18:53:20     59s] (I)      Site width          :   560  (dbu)
[07/15 18:53:20     59s] (I)      Row height          :  4480  (dbu)
[07/15 18:53:20     59s] (I)      GCell row height    :  4480  (dbu)
[07/15 18:53:20     59s] (I)      GCell width         :  4480  (dbu)
[07/15 18:53:20     59s] (I)      GCell height        :  4480  (dbu)
[07/15 18:53:20     59s] (I)      Grid                :    99    54     6
[07/15 18:53:20     59s] (I)      Layer numbers       :     1     2     3     4     5     6
[07/15 18:53:20     59s] (I)      Vertical capacity   :     0  4480     0  4480     0  4480
[07/15 18:53:20     59s] (I)      Horizontal capacity :     0     0  4480     0  4480     0
[07/15 18:53:20     59s] (I)      Default wire width  :   230   280   280   280   440  3000
[07/15 18:53:20     59s] (I)      Default wire space  :   230   280   280   280   460  2500
[07/15 18:53:20     59s] (I)      Default wire pitch  :   460   560   560   560   900  5500
[07/15 18:53:20     59s] (I)      Default pitch size  :   460   560   560   560  1120  5600
[07/15 18:53:20     59s] (I)      First track coord   :   280   280   280   280  1400  6160
[07/15 18:53:20     59s] (I)      Num tracks per GCell:  9.74  8.00  8.00  8.00  4.00  0.80
[07/15 18:53:20     59s] (I)      Total num of tracks :   432   795   432   795   215    79
[07/15 18:53:20     59s] (I)      Num of masks        :     1     1     1     1     1     1
[07/15 18:53:20     59s] (I)      Num of trim masks   :     0     0     0     0     0     0
[07/15 18:53:20     59s] (I)      --------------------------------------------------------
[07/15 18:53:20     59s] 
[07/15 18:53:20     59s] [NR-eGR] ============ Routing rule table ============
[07/15 18:53:20     59s] [NR-eGR] Rule id: 0  Nets: 6
[07/15 18:53:20     59s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[07/15 18:53:20     59s] (I)                    Layer    2    3    4     5     6 
[07/15 18:53:20     59s] (I)                    Pitch  560  560  560  1120  5600 
[07/15 18:53:20     59s] (I)             #Used tracks    1    1    1     1     1 
[07/15 18:53:20     59s] (I)       #Fully used tracks    1    1    1     1     1 
[07/15 18:53:20     59s] [NR-eGR] ========================================
[07/15 18:53:20     59s] [NR-eGR] 
[07/15 18:53:20     59s] (I)      =============== Blocked Tracks ===============
[07/15 18:53:20     59s] (I)      +-------+---------+----------+---------------+
[07/15 18:53:20     59s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[07/15 18:53:20     59s] (I)      +-------+---------+----------+---------------+
[07/15 18:53:20     59s] (I)      |     1 |       0 |        0 |         0.00% |
[07/15 18:53:20     59s] (I)      |     2 |   42930 |     6090 |        14.19% |
[07/15 18:53:20     59s] (I)      |     3 |   42768 |        0 |         0.00% |
[07/15 18:53:20     59s] (I)      |     4 |   42930 |        0 |         0.00% |
[07/15 18:53:20     59s] (I)      |     5 |   21285 |        0 |         0.00% |
[07/15 18:53:20     59s] (I)      |     6 |    4266 |        0 |         0.00% |
[07/15 18:53:20     59s] (I)      +-------+---------+----------+---------------+
[07/15 18:53:20     59s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2051.67 MB )
[07/15 18:53:20     59s] (I)      Reset routing kernel
[07/15 18:53:20     59s] (I)      Started Global Routing ( Curr Mem: 2051.67 MB )
[07/15 18:53:20     59s] (I)      totalPins=378  totalGlobalPin=378 (100.00%)
[07/15 18:53:20     59s] (I)      total 2D Cap : 79571 = (42768 H, 36803 V)
[07/15 18:53:20     59s] [NR-eGR] Layer group 1: route 6 net(s) in layer range [2, 3]
[07/15 18:53:20     59s] (I)      
[07/15 18:53:20     59s] (I)      ============  Phase 1a Route ============
[07/15 18:53:20     59s] (I)      Usage: 817 = (353 H, 464 V) = (0.83% H, 1.26% V) = (1.581e+03um H, 2.079e+03um V)
[07/15 18:53:20     59s] (I)      
[07/15 18:53:20     59s] (I)      ============  Phase 1b Route ============
[07/15 18:53:20     59s] (I)      Usage: 817 = (353 H, 464 V) = (0.83% H, 1.26% V) = (1.581e+03um H, 2.079e+03um V)
[07/15 18:53:20     59s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.660160e+03um
[07/15 18:53:20     59s] (I)      
[07/15 18:53:20     59s] (I)      ============  Phase 1c Route ============
[07/15 18:53:20     59s] (I)      Usage: 817 = (353 H, 464 V) = (0.83% H, 1.26% V) = (1.581e+03um H, 2.079e+03um V)
[07/15 18:53:20     59s] (I)      
[07/15 18:53:20     59s] (I)      ============  Phase 1d Route ============
[07/15 18:53:20     59s] (I)      Usage: 817 = (353 H, 464 V) = (0.83% H, 1.26% V) = (1.581e+03um H, 2.079e+03um V)
[07/15 18:53:20     59s] (I)      
[07/15 18:53:20     59s] (I)      ============  Phase 1e Route ============
[07/15 18:53:20     59s] (I)      Usage: 817 = (353 H, 464 V) = (0.83% H, 1.26% V) = (1.581e+03um H, 2.079e+03um V)
[07/15 18:53:20     59s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.660160e+03um
[07/15 18:53:20     59s] (I)      
[07/15 18:53:20     59s] (I)      ============  Phase 1f Route ============
[07/15 18:53:20     59s] (I)      Usage: 817 = (353 H, 464 V) = (0.83% H, 1.26% V) = (1.581e+03um H, 2.079e+03um V)
[07/15 18:53:20     59s] (I)      
[07/15 18:53:20     59s] (I)      ============  Phase 1g Route ============
[07/15 18:53:20     59s] (I)      Usage: 810 = (346 H, 464 V) = (0.81% H, 1.26% V) = (1.550e+03um H, 2.079e+03um V)
[07/15 18:53:20     59s] (I)      #Nets         : 6
[07/15 18:53:20     59s] (I)      #Relaxed nets : 1
[07/15 18:53:20     59s] (I)      Wire length   : 669
[07/15 18:53:20     59s] [NR-eGR] Create a new net group with 1 nets and layer range [2, 5]
[07/15 18:53:20     59s] (I)      
[07/15 18:53:20     59s] (I)      ============  Phase 1h Route ============
[07/15 18:53:20     59s] (I)      Usage: 811 = (349 H, 462 V) = (0.82% H, 1.26% V) = (1.564e+03um H, 2.070e+03um V)
[07/15 18:53:20     59s] (I)      total 2D Cap : 143823 = (64053 H, 79770 V)
[07/15 18:53:20     59s] [NR-eGR] Layer group 2: route 1 net(s) in layer range [2, 5]
[07/15 18:53:20     59s] (I)      
[07/15 18:53:20     59s] (I)      ============  Phase 1a Route ============
[07/15 18:53:20     59s] (I)      Usage: 959 = (409 H, 550 V) = (0.64% H, 0.69% V) = (1.832e+03um H, 2.464e+03um V)
[07/15 18:53:20     59s] (I)      
[07/15 18:53:20     59s] (I)      ============  Phase 1b Route ============
[07/15 18:53:20     59s] (I)      Usage: 959 = (409 H, 550 V) = (0.64% H, 0.69% V) = (1.832e+03um H, 2.464e+03um V)
[07/15 18:53:20     59s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 4.296320e+03um
[07/15 18:53:20     59s] (I)      
[07/15 18:53:20     59s] (I)      ============  Phase 1c Route ============
[07/15 18:53:20     59s] (I)      Usage: 959 = (409 H, 550 V) = (0.64% H, 0.69% V) = (1.832e+03um H, 2.464e+03um V)
[07/15 18:53:20     59s] (I)      
[07/15 18:53:20     59s] (I)      ============  Phase 1d Route ============
[07/15 18:53:20     59s] (I)      Usage: 959 = (409 H, 550 V) = (0.64% H, 0.69% V) = (1.832e+03um H, 2.464e+03um V)
[07/15 18:53:20     59s] (I)      
[07/15 18:53:20     59s] (I)      ============  Phase 1e Route ============
[07/15 18:53:20     59s] (I)      Usage: 959 = (409 H, 550 V) = (0.64% H, 0.69% V) = (1.832e+03um H, 2.464e+03um V)
[07/15 18:53:20     59s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 4.296320e+03um
[07/15 18:53:20     59s] (I)      
[07/15 18:53:20     59s] (I)      ============  Phase 1f Route ============
[07/15 18:53:20     59s] (I)      Usage: 959 = (409 H, 550 V) = (0.64% H, 0.69% V) = (1.832e+03um H, 2.464e+03um V)
[07/15 18:53:20     59s] (I)      
[07/15 18:53:20     59s] (I)      ============  Phase 1g Route ============
[07/15 18:53:20     59s] (I)      Usage: 958 = (409 H, 549 V) = (0.64% H, 0.69% V) = (1.832e+03um H, 2.460e+03um V)
[07/15 18:53:20     59s] (I)      #Nets         : 1
[07/15 18:53:20     59s] (I)      #Relaxed nets : 0
[07/15 18:53:20     59s] (I)      Wire length   : 147
[07/15 18:53:20     59s] (I)      
[07/15 18:53:20     59s] (I)      ============  Phase 1h Route ============
[07/15 18:53:20     59s] (I)      Usage: 958 = (409 H, 549 V) = (0.64% H, 0.69% V) = (1.832e+03um H, 2.460e+03um V)
[07/15 18:53:20     59s] (I)      
[07/15 18:53:20     59s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[07/15 18:53:20     59s] [NR-eGR]                        OverCon            
[07/15 18:53:20     59s] [NR-eGR]                         #Gcell     %Gcell
[07/15 18:53:20     59s] [NR-eGR]        Layer             (1-0)    OverCon
[07/15 18:53:20     59s] [NR-eGR] ----------------------------------------------
[07/15 18:53:20     59s] [NR-eGR]    MET1 ( 1)         0( 0.00%)   ( 0.00%) 
[07/15 18:53:20     59s] [NR-eGR]    MET2 ( 2)         0( 0.00%)   ( 0.00%) 
[07/15 18:53:20     59s] [NR-eGR]    MET3 ( 3)         0( 0.00%)   ( 0.00%) 
[07/15 18:53:20     59s] [NR-eGR]    MET4 ( 4)         0( 0.00%)   ( 0.00%) 
[07/15 18:53:20     59s] [NR-eGR]   METTP ( 5)         0( 0.00%)   ( 0.00%) 
[07/15 18:53:20     59s] [NR-eGR]  METTPL ( 6)         0( 0.00%)   ( 0.00%) 
[07/15 18:53:20     59s] [NR-eGR] ----------------------------------------------
[07/15 18:53:20     59s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[07/15 18:53:20     59s] [NR-eGR] 
[07/15 18:53:20     59s] (I)      Finished Global Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2051.67 MB )
[07/15 18:53:20     59s] (I)      total 2D Cap : 148089 = (64053 H, 84036 V)
[07/15 18:53:20     59s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[07/15 18:53:20     59s] (I)      ============= Track Assignment ============
[07/15 18:53:20     59s] (I)      Started Track Assignment (1T) ( Curr Mem: 2051.67 MB )
[07/15 18:53:20     59s] (I)      Initialize Track Assignment ( max pin layer : 6 )
[07/15 18:53:20     59s] (I)      Run Multi-thread track assignment
[07/15 18:53:20     59s] (I)      Finished Track Assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2051.67 MB )
[07/15 18:53:20     59s] (I)      Started Export ( Curr Mem: 2051.67 MB )
[07/15 18:53:20     59s] [NR-eGR]                 Length (um)   Vias 
[07/15 18:53:20     59s] [NR-eGR] -----------------------------------
[07/15 18:53:20     59s] [NR-eGR]  MET1    (1H)             0   4792 
[07/15 18:53:20     59s] [NR-eGR]  MET2    (2V)         23123   6482 
[07/15 18:53:20     59s] [NR-eGR]  MET3    (3H)         26590    313 
[07/15 18:53:20     59s] [NR-eGR]  MET4    (4V)          2228      0 
[07/15 18:53:20     59s] [NR-eGR]  METTP   (5H)             0      0 
[07/15 18:53:20     59s] [NR-eGR]  METTPL  (6V)             0      0 
[07/15 18:53:20     59s] [NR-eGR] -----------------------------------
[07/15 18:53:20     59s] [NR-eGR]          Total        51941  11587 
[07/15 18:53:20     59s] [NR-eGR] --------------------------------------------------------------------------
[07/15 18:53:20     59s] [NR-eGR] Total half perimeter of net bounding box: 42246um
[07/15 18:53:20     59s] [NR-eGR] Total length: 51941um, number of vias: 11587
[07/15 18:53:20     59s] [NR-eGR] --------------------------------------------------------------------------
[07/15 18:53:20     59s] [NR-eGR] Total eGR-routed clock nets wire length: 3781um, number of vias: 777
[07/15 18:53:20     59s] [NR-eGR] --------------------------------------------------------------------------
[07/15 18:53:20     59s] [NR-eGR] Report for selected net(s) only.
[07/15 18:53:20     59s] [NR-eGR]                 Length (um)  Vias 
[07/15 18:53:20     59s] [NR-eGR] ----------------------------------
[07/15 18:53:20     59s] [NR-eGR]  MET1    (1H)             0   376 
[07/15 18:53:20     59s] [NR-eGR]  MET2    (2V)          2070   397 
[07/15 18:53:20     59s] [NR-eGR]  MET3    (3H)          1667     4 
[07/15 18:53:20     59s] [NR-eGR]  MET4    (4V)            45     0 
[07/15 18:53:20     59s] [NR-eGR]  METTP   (5H)             0     0 
[07/15 18:53:20     59s] [NR-eGR]  METTPL  (6V)             0     0 
[07/15 18:53:20     59s] [NR-eGR] ----------------------------------
[07/15 18:53:20     59s] [NR-eGR]          Total         3781   777 
[07/15 18:53:20     59s] [NR-eGR] --------------------------------------------------------------------------
[07/15 18:53:20     59s] [NR-eGR] Total half perimeter of net bounding box: 1544um
[07/15 18:53:20     59s] [NR-eGR] Total length: 3781um, number of vias: 777
[07/15 18:53:20     59s] [NR-eGR] --------------------------------------------------------------------------
[07/15 18:53:20     59s] [NR-eGR] Total routed clock nets wire length: 3781um, number of vias: 777
[07/15 18:53:20     59s] [NR-eGR] --------------------------------------------------------------------------
[07/15 18:53:20     59s] (I)      Finished Export ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2051.67 MB )
[07/15 18:53:20     59s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.03 sec, Real: 0.04 sec, Curr Mem: 2051.67 MB )
[07/15 18:53:20     59s] (I)      ====================================== Runtime Summary ======================================
[07/15 18:53:20     59s] (I)       Step                                          %       Start      Finish      Real       CPU 
[07/15 18:53:20     59s] (I)      ---------------------------------------------------------------------------------------------
[07/15 18:53:20     59s] (I)       Early Global Route kernel               100.00%  334.04 sec  334.08 sec  0.04 sec  0.03 sec 
[07/15 18:53:20     59s] (I)       +-Import and model                       23.99%  334.05 sec  334.06 sec  0.01 sec  0.01 sec 
[07/15 18:53:20     59s] (I)       | +-Create place DB                       5.45%  334.05 sec  334.05 sec  0.00 sec  0.00 sec 
[07/15 18:53:20     59s] (I)       | | +-Import place data                   5.21%  334.05 sec  334.05 sec  0.00 sec  0.00 sec 
[07/15 18:53:20     59s] (I)       | | | +-Read instances and placement      1.57%  334.05 sec  334.05 sec  0.00 sec  0.00 sec 
[07/15 18:53:20     59s] (I)       | | | +-Read nets                         3.12%  334.05 sec  334.05 sec  0.00 sec  0.00 sec 
[07/15 18:53:20     59s] (I)       | +-Create route DB                      13.28%  334.05 sec  334.06 sec  0.01 sec  0.01 sec 
[07/15 18:53:20     59s] (I)       | | +-Import route data (1T)             11.17%  334.05 sec  334.06 sec  0.00 sec  0.01 sec 
[07/15 18:53:20     59s] (I)       | | | +-Read blockages ( Layer 2-6 )      2.65%  334.05 sec  334.06 sec  0.00 sec  0.00 sec 
[07/15 18:53:20     59s] (I)       | | | | +-Read routing blockages          0.01%  334.05 sec  334.05 sec  0.00 sec  0.00 sec 
[07/15 18:53:20     59s] (I)       | | | | +-Read instance blockages         0.37%  334.05 sec  334.05 sec  0.00 sec  0.00 sec 
[07/15 18:53:20     59s] (I)       | | | | +-Read PG blockages               0.13%  334.05 sec  334.05 sec  0.00 sec  0.00 sec 
[07/15 18:53:20     59s] (I)       | | | | +-Read clock blockages            0.04%  334.05 sec  334.05 sec  0.00 sec  0.00 sec 
[07/15 18:53:20     59s] (I)       | | | | +-Read other blockages            0.04%  334.05 sec  334.05 sec  0.00 sec  0.00 sec 
[07/15 18:53:20     59s] (I)       | | | | +-Read halo blockages             0.02%  334.05 sec  334.05 sec  0.00 sec  0.00 sec 
[07/15 18:53:20     59s] (I)       | | | | +-Read boundary cut boxes         0.01%  334.05 sec  334.06 sec  0.00 sec  0.00 sec 
[07/15 18:53:20     59s] (I)       | | | +-Read blackboxes                   0.03%  334.06 sec  334.06 sec  0.00 sec  0.00 sec 
[07/15 18:53:20     59s] (I)       | | | +-Read prerouted                    0.69%  334.06 sec  334.06 sec  0.00 sec  0.00 sec 
[07/15 18:53:20     59s] (I)       | | | +-Read unlegalized nets             0.11%  334.06 sec  334.06 sec  0.00 sec  0.00 sec 
[07/15 18:53:20     59s] (I)       | | | +-Read nets                         0.12%  334.06 sec  334.06 sec  0.00 sec  0.00 sec 
[07/15 18:53:20     59s] (I)       | | | +-Set up via pillars                0.01%  334.06 sec  334.06 sec  0.00 sec  0.00 sec 
[07/15 18:53:20     59s] (I)       | | | +-Initialize 3D grid graph          0.23%  334.06 sec  334.06 sec  0.00 sec  0.01 sec 
[07/15 18:53:20     59s] (I)       | | | +-Model blockage capacity           2.58%  334.06 sec  334.06 sec  0.00 sec  0.00 sec 
[07/15 18:53:20     59s] (I)       | | | | +-Initialize 3D capacity          2.00%  334.06 sec  334.06 sec  0.00 sec  0.00 sec 
[07/15 18:53:20     59s] (I)       | | | +-Move terms for access (1T)        0.20%  334.06 sec  334.06 sec  0.00 sec  0.00 sec 
[07/15 18:53:20     59s] (I)       | +-Read aux data                         0.01%  334.06 sec  334.06 sec  0.00 sec  0.00 sec 
[07/15 18:53:20     59s] (I)       | +-Others data preparation               0.09%  334.06 sec  334.06 sec  0.00 sec  0.00 sec 
[07/15 18:53:20     59s] (I)       | +-Create route kernel                   3.55%  334.06 sec  334.06 sec  0.00 sec  0.00 sec 
[07/15 18:53:20     59s] (I)       +-Global Routing                         23.46%  334.06 sec  334.07 sec  0.01 sec  0.01 sec 
[07/15 18:53:20     59s] (I)       | +-Initialization                        0.12%  334.06 sec  334.06 sec  0.00 sec  0.00 sec 
[07/15 18:53:20     59s] (I)       | +-Net group 1                          13.57%  334.06 sec  334.07 sec  0.01 sec  0.01 sec 
[07/15 18:53:20     59s] (I)       | | +-Generate topology                   3.24%  334.06 sec  334.06 sec  0.00 sec  0.00 sec 
[07/15 18:53:20     59s] (I)       | | +-Phase 1a                            1.37%  334.06 sec  334.06 sec  0.00 sec  0.00 sec 
[07/15 18:53:20     59s] (I)       | | | +-Pattern routing (1T)              0.87%  334.06 sec  334.06 sec  0.00 sec  0.00 sec 
[07/15 18:53:20     59s] (I)       | | +-Phase 1b                            0.22%  334.06 sec  334.06 sec  0.00 sec  0.00 sec 
[07/15 18:53:20     59s] (I)       | | +-Phase 1c                            0.03%  334.06 sec  334.06 sec  0.00 sec  0.00 sec 
[07/15 18:53:20     59s] (I)       | | +-Phase 1d                            0.03%  334.06 sec  334.06 sec  0.00 sec  0.00 sec 
[07/15 18:53:20     59s] (I)       | | +-Phase 1e                            0.66%  334.06 sec  334.06 sec  0.00 sec  0.00 sec 
[07/15 18:53:20     59s] (I)       | | | +-Route legalization                0.32%  334.06 sec  334.06 sec  0.00 sec  0.00 sec 
[07/15 18:53:20     59s] (I)       | | | | +-Legalize Blockage Violations    0.03%  334.06 sec  334.06 sec  0.00 sec  0.00 sec 
[07/15 18:53:20     59s] (I)       | | +-Phase 1f                            0.03%  334.06 sec  334.06 sec  0.00 sec  0.00 sec 
[07/15 18:53:20     59s] (I)       | | +-Phase 1g                            2.12%  334.06 sec  334.06 sec  0.00 sec  0.00 sec 
[07/15 18:53:20     59s] (I)       | | | +-Post Routing                      1.81%  334.06 sec  334.06 sec  0.00 sec  0.00 sec 
[07/15 18:53:20     59s] (I)       | | +-Phase 1h                            1.18%  334.06 sec  334.06 sec  0.00 sec  0.00 sec 
[07/15 18:53:20     59s] (I)       | | | +-Post Routing                      0.88%  334.06 sec  334.06 sec  0.00 sec  0.00 sec 
[07/15 18:53:20     59s] (I)       | | +-Layer assignment (1T)               1.01%  334.06 sec  334.07 sec  0.00 sec  0.01 sec 
[07/15 18:53:20     59s] (I)       | +-Net group 2                           7.87%  334.07 sec  334.07 sec  0.00 sec  0.00 sec 
[07/15 18:53:20     59s] (I)       | | +-Generate topology                   0.87%  334.07 sec  334.07 sec  0.00 sec  0.00 sec 
[07/15 18:53:20     59s] (I)       | | +-Phase 1a                            1.08%  334.07 sec  334.07 sec  0.00 sec  0.00 sec 
[07/15 18:53:20     59s] (I)       | | | +-Pattern routing (1T)              0.77%  334.07 sec  334.07 sec  0.00 sec  0.00 sec 
[07/15 18:53:20     59s] (I)       | | +-Phase 1b                            0.11%  334.07 sec  334.07 sec  0.00 sec  0.00 sec 
[07/15 18:53:20     59s] (I)       | | +-Phase 1c                            0.04%  334.07 sec  334.07 sec  0.00 sec  0.00 sec 
[07/15 18:53:20     59s] (I)       | | +-Phase 1d                            0.03%  334.07 sec  334.07 sec  0.00 sec  0.00 sec 
[07/15 18:53:20     59s] (I)       | | +-Phase 1e                            0.33%  334.07 sec  334.07 sec  0.00 sec  0.00 sec 
[07/15 18:53:20     59s] (I)       | | | +-Route legalization                0.01%  334.07 sec  334.07 sec  0.00 sec  0.00 sec 
[07/15 18:53:20     59s] (I)       | | +-Phase 1f                            0.03%  334.07 sec  334.07 sec  0.00 sec  0.00 sec 
[07/15 18:53:20     59s] (I)       | | +-Phase 1g                            0.48%  334.07 sec  334.07 sec  0.00 sec  0.00 sec 
[07/15 18:53:20     59s] (I)       | | | +-Post Routing                      0.21%  334.07 sec  334.07 sec  0.00 sec  0.00 sec 
[07/15 18:53:20     59s] (I)       | | +-Phase 1h                            0.49%  334.07 sec  334.07 sec  0.00 sec  0.00 sec 
[07/15 18:53:20     59s] (I)       | | | +-Post Routing                      0.19%  334.07 sec  334.07 sec  0.00 sec  0.00 sec 
[07/15 18:53:20     59s] (I)       | | +-Layer assignment (1T)               0.45%  334.07 sec  334.07 sec  0.00 sec  0.00 sec 
[07/15 18:53:20     59s] (I)       +-Export 3D cong map                      1.27%  334.07 sec  334.07 sec  0.00 sec  0.00 sec 
[07/15 18:53:20     59s] (I)       | +-Export 2D cong map                    0.21%  334.07 sec  334.07 sec  0.00 sec  0.00 sec 
[07/15 18:53:20     59s] (I)       +-Extract Global 3D Wires                 0.03%  334.07 sec  334.07 sec  0.00 sec  0.00 sec 
[07/15 18:53:20     59s] (I)       +-Track Assignment (1T)                   4.79%  334.07 sec  334.07 sec  0.00 sec  0.00 sec 
[07/15 18:53:20     59s] (I)       | +-Initialization                        0.04%  334.07 sec  334.07 sec  0.00 sec  0.00 sec 
[07/15 18:53:20     59s] (I)       | +-Track Assignment Kernel               3.94%  334.07 sec  334.07 sec  0.00 sec  0.00 sec 
[07/15 18:53:20     59s] (I)       | +-Free Memory                           0.01%  334.07 sec  334.07 sec  0.00 sec  0.00 sec 
[07/15 18:53:20     59s] (I)       +-Export                                 11.49%  334.07 sec  334.08 sec  0.00 sec  0.00 sec 
[07/15 18:53:20     59s] (I)       | +-Export DB wires                       1.05%  334.07 sec  334.07 sec  0.00 sec  0.00 sec 
[07/15 18:53:20     59s] (I)       | | +-Export all nets                     0.42%  334.07 sec  334.07 sec  0.00 sec  0.00 sec 
[07/15 18:53:20     59s] (I)       | | +-Set wire vias                       0.07%  334.07 sec  334.07 sec  0.00 sec  0.00 sec 
[07/15 18:53:20     59s] (I)       | +-Report wirelength                     5.88%  334.07 sec  334.07 sec  0.00 sec  0.00 sec 
[07/15 18:53:20     59s] (I)       | +-Update net boxes                      3.42%  334.07 sec  334.08 sec  0.00 sec  0.00 sec 
[07/15 18:53:20     59s] (I)       | +-Update timing                         0.01%  334.08 sec  334.08 sec  0.00 sec  0.00 sec 
[07/15 18:53:20     59s] (I)       +-Postprocess design                      0.55%  334.08 sec  334.08 sec  0.00 sec  0.00 sec 
[07/15 18:53:20     59s] (I)      ==================== Summary by functions =====================
[07/15 18:53:20     59s] (I)       Lv  Step                                %      Real       CPU 
[07/15 18:53:20     59s] (I)      ---------------------------------------------------------------
[07/15 18:53:20     59s] (I)        0  Early Global Route kernel     100.00%  0.04 sec  0.03 sec 
[07/15 18:53:20     59s] (I)        1  Import and model               23.99%  0.01 sec  0.01 sec 
[07/15 18:53:20     59s] (I)        1  Global Routing                 23.46%  0.01 sec  0.01 sec 
[07/15 18:53:20     59s] (I)        1  Export                         11.49%  0.00 sec  0.00 sec 
[07/15 18:53:20     59s] (I)        1  Track Assignment (1T)           4.79%  0.00 sec  0.00 sec 
[07/15 18:53:20     59s] (I)        1  Export 3D cong map              1.27%  0.00 sec  0.00 sec 
[07/15 18:53:20     59s] (I)        1  Postprocess design              0.55%  0.00 sec  0.00 sec 
[07/15 18:53:20     59s] (I)        1  Extract Global 3D Wires         0.03%  0.00 sec  0.00 sec 
[07/15 18:53:20     59s] (I)        2  Net group 1                    13.57%  0.01 sec  0.01 sec 
[07/15 18:53:20     59s] (I)        2  Create route DB                13.28%  0.01 sec  0.01 sec 
[07/15 18:53:20     59s] (I)        2  Net group 2                     7.87%  0.00 sec  0.00 sec 
[07/15 18:53:20     59s] (I)        2  Report wirelength               5.88%  0.00 sec  0.00 sec 
[07/15 18:53:20     59s] (I)        2  Create place DB                 5.45%  0.00 sec  0.00 sec 
[07/15 18:53:20     59s] (I)        2  Track Assignment Kernel         3.94%  0.00 sec  0.00 sec 
[07/15 18:53:20     59s] (I)        2  Create route kernel             3.55%  0.00 sec  0.00 sec 
[07/15 18:53:20     59s] (I)        2  Update net boxes                3.42%  0.00 sec  0.00 sec 
[07/15 18:53:20     59s] (I)        2  Export DB wires                 1.05%  0.00 sec  0.00 sec 
[07/15 18:53:20     59s] (I)        2  Export 2D cong map              0.21%  0.00 sec  0.00 sec 
[07/15 18:53:20     59s] (I)        2  Initialization                  0.16%  0.00 sec  0.00 sec 
[07/15 18:53:20     59s] (I)        2  Others data preparation         0.09%  0.00 sec  0.00 sec 
[07/15 18:53:20     59s] (I)        2  Update timing                   0.01%  0.00 sec  0.00 sec 
[07/15 18:53:20     59s] (I)        2  Read aux data                   0.01%  0.00 sec  0.00 sec 
[07/15 18:53:20     59s] (I)        2  Free Memory                     0.01%  0.00 sec  0.00 sec 
[07/15 18:53:20     59s] (I)        3  Import route data (1T)         11.17%  0.00 sec  0.01 sec 
[07/15 18:53:20     59s] (I)        3  Import place data               5.21%  0.00 sec  0.00 sec 
[07/15 18:53:20     59s] (I)        3  Generate topology               4.11%  0.00 sec  0.00 sec 
[07/15 18:53:20     59s] (I)        3  Phase 1g                        2.60%  0.00 sec  0.00 sec 
[07/15 18:53:20     59s] (I)        3  Phase 1a                        2.45%  0.00 sec  0.00 sec 
[07/15 18:53:20     59s] (I)        3  Phase 1h                        1.67%  0.00 sec  0.00 sec 
[07/15 18:53:20     59s] (I)        3  Layer assignment (1T)           1.47%  0.00 sec  0.01 sec 
[07/15 18:53:20     59s] (I)        3  Phase 1e                        0.99%  0.00 sec  0.00 sec 
[07/15 18:53:20     59s] (I)        3  Export all nets                 0.42%  0.00 sec  0.00 sec 
[07/15 18:53:20     59s] (I)        3  Phase 1b                        0.32%  0.00 sec  0.00 sec 
[07/15 18:53:20     59s] (I)        3  Phase 1c                        0.07%  0.00 sec  0.00 sec 
[07/15 18:53:20     59s] (I)        3  Set wire vias                   0.07%  0.00 sec  0.00 sec 
[07/15 18:53:20     59s] (I)        3  Phase 1f                        0.07%  0.00 sec  0.00 sec 
[07/15 18:53:20     59s] (I)        3  Phase 1d                        0.07%  0.00 sec  0.00 sec 
[07/15 18:53:20     59s] (I)        4  Read nets                       3.25%  0.00 sec  0.00 sec 
[07/15 18:53:20     59s] (I)        4  Post Routing                    3.08%  0.00 sec  0.00 sec 
[07/15 18:53:20     59s] (I)        4  Read blockages ( Layer 2-6 )    2.65%  0.00 sec  0.00 sec 
[07/15 18:53:20     59s] (I)        4  Model blockage capacity         2.58%  0.00 sec  0.00 sec 
[07/15 18:53:20     59s] (I)        4  Pattern routing (1T)            1.64%  0.00 sec  0.00 sec 
[07/15 18:53:20     59s] (I)        4  Read instances and placement    1.57%  0.00 sec  0.00 sec 
[07/15 18:53:20     59s] (I)        4  Read prerouted                  0.69%  0.00 sec  0.00 sec 
[07/15 18:53:20     59s] (I)        4  Route legalization              0.32%  0.00 sec  0.00 sec 
[07/15 18:53:20     59s] (I)        4  Initialize 3D grid graph        0.23%  0.00 sec  0.01 sec 
[07/15 18:53:20     59s] (I)        4  Move terms for access (1T)      0.20%  0.00 sec  0.00 sec 
[07/15 18:53:20     59s] (I)        4  Read unlegalized nets           0.11%  0.00 sec  0.00 sec 
[07/15 18:53:20     59s] (I)        4  Read blackboxes                 0.03%  0.00 sec  0.00 sec 
[07/15 18:53:20     59s] (I)        4  Set up via pillars              0.01%  0.00 sec  0.00 sec 
[07/15 18:53:20     59s] (I)        5  Initialize 3D capacity          2.00%  0.00 sec  0.00 sec 
[07/15 18:53:20     59s] (I)        5  Read instance blockages         0.37%  0.00 sec  0.00 sec 
[07/15 18:53:20     59s] (I)        5  Read PG blockages               0.13%  0.00 sec  0.00 sec 
[07/15 18:53:20     59s] (I)        5  Read clock blockages            0.04%  0.00 sec  0.00 sec 
[07/15 18:53:20     59s] (I)        5  Read other blockages            0.04%  0.00 sec  0.00 sec 
[07/15 18:53:20     59s] (I)        5  Legalize Blockage Violations    0.03%  0.00 sec  0.00 sec 
[07/15 18:53:20     59s] (I)        5  Read halo blockages             0.02%  0.00 sec  0.00 sec 
[07/15 18:53:20     59s] (I)        5  Read routing blockages          0.01%  0.00 sec  0.00 sec 
[07/15 18:53:20     59s] (I)        5  Read boundary cut boxes         0.01%  0.00 sec  0.00 sec 
[07/15 18:53:20     59s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[07/15 18:53:20     59s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[07/15 18:53:20     59s]       Early Global Route - eGR only step done. (took cpu=0:00:00.1 real=0:00:00.1)
[07/15 18:53:20     59s]     Routing using eGR only done.
[07/15 18:53:20     59s] Net route status summary:
[07/15 18:53:20     59s]   Clock:         6 (unrouted=0, trialRouted=0, noStatus=0, routed=6, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[07/15 18:53:20     59s]   Non-clock:  1278 (unrouted=27, trialRouted=1251, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=27, (crossesIlmBoundary AND tooFewTerms=0)])
[07/15 18:53:20     59s] 
[07/15 18:53:20     59s] CCOPT: Done with clock implementation routing.
[07/15 18:53:20     59s] 
[07/15 18:53:20     59s]   Clock implementation routing done.
[07/15 18:53:20     59s]   Fixed 6 wires.
[07/15 18:53:20     59s]   CCOpt: Starting congestion repair using flow wrapper...
[07/15 18:53:20     59s]     Congestion Repair...
[07/15 18:53:20     59s] *** IncrReplace #1 [begin] (CTS #1 / ccopt_design #1) : totSession cpu/real = 0:00:59.1/0:10:17.6 (0.1), mem = 2051.7M
[07/15 18:53:20     59s] Info: Disable timing driven in postCTS congRepair.
[07/15 18:53:20     59s] 
[07/15 18:53:20     59s] Starting congRepair ...
[07/15 18:53:20     59s] User Input Parameters:
[07/15 18:53:20     59s] - Congestion Driven    : On
[07/15 18:53:20     59s] - Timing Driven        : Off
[07/15 18:53:20     59s] - Area-Violation Based : On
[07/15 18:53:20     59s] - Start Rollback Level : -5
[07/15 18:53:20     59s] - Legalized            : On
[07/15 18:53:20     59s] - Window Based         : Off
[07/15 18:53:20     59s] - eDen incr mode       : Off
[07/15 18:53:20     59s] - Small incr mode      : Off
[07/15 18:53:20     59s] 
[07/15 18:53:20     59s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:2051.7M, EPOCH TIME: 1721084000.786839
[07/15 18:53:20     59s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.000, REAL:0.001, MEM:2051.7M, EPOCH TIME: 1721084000.787917
[07/15 18:53:20     59s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2051.7M, EPOCH TIME: 1721084000.787978
[07/15 18:53:20     59s] Starting Early Global Route congestion estimation: mem = 2051.7M
[07/15 18:53:20     59s] (I)      ============================ Layers =============================
[07/15 18:53:20     59s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 18:53:20     59s] (I)      | DB# |  ID |                 Name |      Type | #Masks | Extra |
[07/15 18:53:20     59s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 18:53:20     59s] (I)      |  33 |   0 |                 CONT |       cut |      1 |       |
[07/15 18:53:20     59s] (I)      |   1 |   1 |                 MET1 |      wire |      1 |       |
[07/15 18:53:20     59s] (I)      |  34 |   1 |                 VIA1 |       cut |      1 |       |
[07/15 18:53:20     59s] (I)      |   2 |   2 |                 MET2 |      wire |      1 |       |
[07/15 18:53:20     59s] (I)      |  35 |   2 |                 VIA2 |       cut |      1 |       |
[07/15 18:53:20     59s] (I)      |   3 |   3 |                 MET3 |      wire |      1 |       |
[07/15 18:53:20     59s] (I)      |  36 |   3 |                 VIA3 |       cut |      1 |       |
[07/15 18:53:20     59s] (I)      |   4 |   4 |                 MET4 |      wire |      1 |       |
[07/15 18:53:20     59s] (I)      |  37 |   4 |                VIATP |       cut |      1 |       |
[07/15 18:53:20     59s] (I)      |   5 |   5 |                METTP |      wire |      1 |       |
[07/15 18:53:20     59s] (I)      |  38 |   5 |               VIATPL |       cut |      1 |       |
[07/15 18:53:20     59s] (I)      |   6 |   6 |               METTPL |      wire |      1 |       |
[07/15 18:53:20     59s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 18:53:20     59s] (I)      |  64 |  64 |              OVERLAP |   overlap |        |       |
[07/15 18:53:20     59s] (I)      |  65 |  65 |                 PIMP |   implant |        |       |
[07/15 18:53:20     59s] (I)      |  66 |  66 |                 NIMP |   implant |        |       |
[07/15 18:53:20     59s] (I)      |  67 |  67 |                NWELL |     other |        |    MS |
[07/15 18:53:20     59s] (I)      |  68 |  68 |                 DIFF | diffusion |        |    MS |
[07/15 18:53:20     59s] (I)      |   0 |   0 |                POLY1 |     other |        |    MS |
[07/15 18:53:20     59s] (I)      |  69 |  69 |               LOCKED |     other |        |       |
[07/15 18:53:20     59s] (I)      |  70 |  70 |              LOCKED1 |     other |        |       |
[07/15 18:53:20     59s] (I)      |  71 |  71 |              LOCKED2 |     other |        |       |
[07/15 18:53:20     59s] (I)      |  72 |  72 |              LOCKED3 |     other |        |       |
[07/15 18:53:20     59s] (I)      |  73 |  73 |              LOCKED4 |     other |        |       |
[07/15 18:53:20     59s] (I)      |  74 |  74 |                   MV |     other |        |    MS |
[07/15 18:53:20     59s] (I)      |  75 |  75 |                PWELL |     other |        |    MS |
[07/15 18:53:20     59s] (I)      |  76 |  76 |                  PAD |     other |        |    MS |
[07/15 18:53:20     59s] (I)      |  77 |  77 |                 VIA4 |     other |        |    MS |
[07/15 18:53:20     59s] (I)      |  78 |  78 |                 SBLK |     other |        |    MS |
[07/15 18:53:20     59s] (I)      |  79 |  79 |                NOPIM |     other |        |    MS |
[07/15 18:53:20     59s] (I)      |  80 |  80 |                 CAPM |     other |        |    MS |
[07/15 18:53:20     59s] (I)      |  81 |  81 |                 MET5 |     other |        |    MS |
[07/15 18:53:20     59s] (I)      |  82 |  82 |                  LDP |     other |        |    MS |
[07/15 18:53:20     59s] (I)      |  83 |  83 |                NODRC |     other |        |    MS |
[07/15 18:53:20     59s] (I)      |  84 |  84 |               DIODEF |     other |        |    MS |
[07/15 18:53:20     59s] (I)      |  85 |  85 |                  ESD |     other |        |    MS |
[07/15 18:53:20     59s] (I)      |  86 |  86 |                  LDN |     other |        |    MS |
[07/15 18:53:20     59s] (I)      |  87 |  87 |                   CF |     other |        |    MS |
[07/15 18:53:20     59s] (I)      |  88 |  88 |                 HRES |     other |        |    MS |
[07/15 18:53:20     59s] (I)      |  89 |  89 |                  ALN |     other |        |    MS |
[07/15 18:53:20     59s] (I)      |  90 |  90 |               DNWELL |     other |        |    MS |
[07/15 18:53:20     59s] (I)      |  91 |  91 |                 IOID |     other |        |    MS |
[07/15 18:53:20     59s] (I)      |  92 |  92 |                 MRES |     other |        |    MS |
[07/15 18:53:20     59s] (I)      |  93 |  93 |                  NW1 |     other |        |    MS |
[07/15 18:53:20     59s] (I)      |  94 |  94 |                  PW1 |     other |        |    MS |
[07/15 18:53:20     59s] (I)      |  95 |  95 |                  NW2 |     other |        |    MS |
[07/15 18:53:20     59s] (I)      |  96 |  96 |                  PW2 |     other |        |    MS |
[07/15 18:53:20     59s] (I)      |  97 |  97 |               BLKALL |     other |        |    MS |
[07/15 18:53:20     59s] (I)      |  98 |  98 |               BIPDEF |     other |        |    MS |
[07/15 18:53:20     59s] (I)      |  99 |  99 |                 NIFE |     other |        |    MS |
[07/15 18:53:20     59s] (I)      | 100 | 100 |               SUBCUT |     other |        |    MS |
[07/15 18:53:20     59s] (I)      | 101 | 101 |               FAMARK |     other |        |    MS |
[07/15 18:53:20     59s] (I)      | 102 | 102 |               RESDEF |     other |        |    MS |
[07/15 18:53:20     59s] (I)      | 103 | 103 |               CAPDEF |     other |        |    MS |
[07/15 18:53:20     59s] (I)      | 104 | 104 |               INDDEF |     other |        |    MS |
[07/15 18:53:20     59s] (I)      | 105 | 105 |                  RAC |     other |        |    MS |
[07/15 18:53:20     59s] (I)      | 106 | 106 |                XFLAY |     other |        |    MS |
[07/15 18:53:20     59s] (I)      | 107 | 107 |                HVGOX |     other |        |    MS |
[07/15 18:53:20     59s] (I)      | 108 | 108 |              HVPWELL |     other |        |    MS |
[07/15 18:53:20     59s] (I)      | 109 | 109 |              HVNWELL |     other |        |    MS |
[07/15 18:53:20     59s] (I)      | 110 | 110 |                  SOI |     other |        |    MS |
[07/15 18:53:20     59s] (I)      | 111 | 111 |                  PDD |     other |        |    MS |
[07/15 18:53:20     59s] (I)      | 112 | 112 |                  SCI |     other |        |    MS |
[07/15 18:53:20     59s] (I)      | 113 | 113 |                  SSD |     other |        |    MS |
[07/15 18:53:20     59s] (I)      | 114 | 114 |                 DEPL |     other |        |    MS |
[07/15 18:53:20     59s] (I)      | 115 | 115 |                  LPM |     other |        |    MS |
[07/15 18:53:20     59s] (I)      | 116 | 116 |                  LNM |     other |        |    MS |
[07/15 18:53:20     59s] (I)      | 117 | 117 |                ISOPW |     other |        |    MS |
[07/15 18:53:20     59s] (I)      | 118 | 118 |                  SOC |     other |        |    MS |
[07/15 18:53:20     59s] (I)      | 119 | 119 |                 DMOS |     other |        |    MS |
[07/15 18:53:20     59s] (I)      | 120 | 120 |               DEVLBL |     other |        |    MS |
[07/15 18:53:20     59s] (I)      | 121 | 121 |             DNWELLMV |     other |        |    MS |
[07/15 18:53:20     59s] (I)      | 122 | 122 |                PWBLK |     other |        |    MS |
[07/15 18:53:20     59s] (I)      | 123 | 123 |               PHODEF |     other |        |    MS |
[07/15 18:53:20     59s] (I)      | 124 | 124 |                  LNO |     other |        |    MS |
[07/15 18:53:20     59s] (I)      | 125 | 125 |                 VIA5 |     other |        |    MS |
[07/15 18:53:20     59s] (I)      | 126 | 126 |                 MET6 |     other |        |    MS |
[07/15 18:53:20     59s] (I)      | 127 | 127 |               HVDEPL |     other |        |    MS |
[07/15 18:53:20     59s] (I)      | 128 | 128 |              CAPM23F |     other |        |    MS |
[07/15 18:53:20     59s] (I)      | 129 | 129 |             CAPMH23F |     other |        |    MS |
[07/15 18:53:20     59s] (I)      | 130 | 130 |              CAPM34F |     other |        |    MS |
[07/15 18:53:20     59s] (I)      | 131 | 131 |             CAPMH34F |     other |        |    MS |
[07/15 18:53:20     59s] (I)      | 132 | 132 |              CAPM45F |     other |        |    MS |
[07/15 18:53:20     59s] (I)      | 133 | 133 |             CAPMH45F |     other |        |    MS |
[07/15 18:53:20     59s] (I)      | 134 | 134 |              CAPM56F |     other |        |    MS |
[07/15 18:53:20     59s] (I)      | 135 | 135 |             CAPMH56F |     other |        |    MS |
[07/15 18:53:20     59s] (I)      | 136 | 136 |                CAPM2 |     other |        |    MS |
[07/15 18:53:20     59s] (I)      | 137 | 137 |                CAPM3 |     other |        |    MS |
[07/15 18:53:20     59s] (I)      | 138 | 138 |                  DNC |     other |        |    MS |
[07/15 18:53:20     59s] (I)      | 139 | 139 |                  DPC |     other |        |    MS |
[07/15 18:53:20     59s] (I)      | 140 | 140 |                LNDEV |     other |        |    MS |
[07/15 18:53:20     59s] (I)      | 141 | 141 |                  HNW |     other |        |    MS |
[07/15 18:53:20     59s] (I)      | 142 | 142 |                  NDF |     other |        |    MS |
[07/15 18:53:20     59s] (I)      | 143 | 143 |                  PDF |     other |        |    MS |
[07/15 18:53:20     59s] (I)      | 144 | 144 |                  DTI |     other |        |    MS |
[07/15 18:53:20     59s] (I)      | 145 | 145 |                UVWIN |     other |        |    MS |
[07/15 18:53:20     59s] (I)      | 146 | 146 |               ANODOP |     other |        |    MS |
[07/15 18:53:20     59s] (I)      | 147 | 147 |               CATDOP |     other |        |    MS |
[07/15 18:53:20     59s] (I)      | 148 | 148 |                  AML |     other |        |    MS |
[07/15 18:53:20     59s] (I)      | 149 | 149 |                BNIMP |     other |        |    MS |
[07/15 18:53:20     59s] (I)      | 150 | 150 |                  LPW |     other |        |    MS |
[07/15 18:53:20     59s] (I)      | 151 | 151 |                  LNW |     other |        |    MS |
[07/15 18:53:20     59s] (I)      | 152 | 152 |                   BP |     other |        |    MS |
[07/15 18:53:20     59s] (I)      | 153 | 153 |                CAPMH |     other |        |    MS |
[07/15 18:53:20     59s] (I)      | 154 | 154 |               CAPMH2 |     other |        |    MS |
[07/15 18:53:20     59s] (I)      | 155 | 155 |               CAPMH3 |     other |        |    MS |
[07/15 18:53:20     59s] (I)      | 156 | 156 |               LDDBLK |     other |        |    MS |
[07/15 18:53:20     59s] (I)      | 157 | 157 |                  STI |     other |        |    MS |
[07/15 18:53:20     59s] (I)      | 158 | 158 |                  LVT |     other |        |    MS |
[07/15 18:53:20     59s] (I)      | 159 | 159 |               NWELL3 |     other |        |    MS |
[07/15 18:53:20     59s] (I)      | 160 | 160 |               PWELL3 |     other |        |    MS |
[07/15 18:53:20     59s] (I)      | 161 | 161 |                ngate |     other |        |    MS |
[07/15 18:53:20     59s] (I)      | 162 | 162 |                pgate |     other |        |    MS |
[07/15 18:53:20     59s] (I)      | 163 | 163 |                  sub |     other |        |    MS |
[07/15 18:53:20     59s] (I)      | 164 | 164 |              polyres |     other |        |    MS |
[07/15 18:53:20     59s] (I)      | 165 | 165 |               allres |     other |        |    MS |
[07/15 18:53:20     59s] (I)      | 166 | 166 |                  nsd |     other |        |    MS |
[07/15 18:53:20     59s] (I)      | 167 | 167 |                  psd |     other |        |    MS |
[07/15 18:53:20     59s] (I)      | 168 | 168 |               SUBEXT |     other |        |    MS |
[07/15 18:53:20     59s] (I)      | 169 | 169 |               SUBDEV |     other |        |    MS |
[07/15 18:53:20     59s] (I)      | 170 | 170 |                NGIMP |     other |        |    MS |
[07/15 18:53:20     59s] (I)      | 171 | 171 |                  ULN |     other |        |    MS |
[07/15 18:53:20     59s] (I)      | 172 | 172 |                 PPLN |     other |        |    MS |
[07/15 18:53:20     59s] (I)      | 173 | 173 |                 NNLN |     other |        |    MS |
[07/15 18:53:20     59s] (I)      | 174 | 174 |                 NWLN |     other |        |    MS |
[07/15 18:53:20     59s] (I)      | 175 | 175 |                 PWLN |     other |        |    MS |
[07/15 18:53:20     59s] (I)      | 176 | 176 |               NWELL5 |     other |        |    MS |
[07/15 18:53:20     59s] (I)      | 177 | 177 |               PWELL5 |     other |        |    MS |
[07/15 18:53:20     59s] (I)      | 178 | 178 |                  SVT |     other |        |    MS |
[07/15 18:53:20     59s] (I)      | 179 | 179 |               CORNER |     other |        |    MS |
[07/15 18:53:20     59s] (I)      | 180 | 180 |               PIMIDE |     other |        |    MS |
[07/15 18:53:20     59s] (I)      | 181 | 181 |                 EMIR |     other |        |    MS |
[07/15 18:53:20     59s] (I)      | 182 | 182 |             DONOTUSE |     other |        |    MS |
[07/15 18:53:20     59s] (I)      | 183 | 183 |          LOCKED_slot |     other |        |       |
[07/15 18:53:20     59s] (I)      | 184 | 184 |         LOCKED1_slot |     other |        |       |
[07/15 18:53:20     59s] (I)      | 185 | 185 |         LOCKED2_slot |     other |        |       |
[07/15 18:53:20     59s] (I)      | 186 | 186 |         LOCKED3_slot |     other |        |       |
[07/15 18:53:20     59s] (I)      | 187 | 187 |         LOCKED4_slot |     other |        |       |
[07/15 18:53:20     59s] (I)      | 188 | 188 |           POLY1_slot |     other |        |       |
[07/15 18:53:20     59s] (I)      | 189 | 189 |            MET1_slot |     other |        |       |
[07/15 18:53:20     59s] (I)      | 190 | 190 |            VIA1_slot |     other |        |       |
[07/15 18:53:20     59s] (I)      | 191 | 191 |            MET2_slot |     other |        |       |
[07/15 18:53:20     59s] (I)      | 192 | 192 |            VIA2_slot |     other |        |       |
[07/15 18:53:20     59s] (I)      | 193 | 193 |            MET3_slot |     other |        |       |
[07/15 18:53:20     59s] (I)      | 194 | 194 |            VIA3_slot |     other |        |       |
[07/15 18:53:20     59s] (I)      | 195 | 195 |            MET4_slot |     other |        |       |
[07/15 18:53:20     59s] (I)      | 196 | 196 |           VIATP_slot |     other |        |       |
[07/15 18:53:20     59s] (I)      | 197 | 197 |           METTP_slot |     other |        |       |
[07/15 18:53:20     59s] (I)      | 198 | 198 |          VIATPL_slot |     other |        |       |
[07/15 18:53:20     59s] (I)      | 199 | 199 |          METTPL_slot |     other |        |       |
[07/15 18:53:20     59s] (I)      | 200 | 200 |             Unrouted |     other |        |       |
[07/15 18:53:20     59s] (I)      | 201 | 201 |             Canplace |     other |        |       |
[07/15 18:53:20     59s] (I)      | 202 | 202 |         Cannotoccupy |     other |        |       |
[07/15 18:53:20     59s] (I)      | 203 | 203 |                Group |     other |        |       |
[07/15 18:53:20     59s] (I)      | 204 | 204 |                  Row |     other |        |       |
[07/15 18:53:20     59s] (I)      | 205 | 205 |               marker |     other |        |       |
[07/15 18:53:20     59s] (I)      | 206 | 206 |         changedLayer |     other |        |       |
[07/15 18:53:20     59s] (I)      | 207 | 207 |           designFlow |     other |        |       |
[07/15 18:53:20     59s] (I)      | 208 | 208 |                unset |     other |        |       |
[07/15 18:53:20     59s] (I)      | 209 | 209 |              unknown |     other |        |       |
[07/15 18:53:20     59s] (I)      | 210 | 210 |               supply |     other |        |       |
[07/15 18:53:20     59s] (I)      | 211 | 211 |                spike |     other |        |       |
[07/15 18:53:20     59s] (I)      | 212 | 212 |               resist |     other |        |       |
[07/15 18:53:20     59s] (I)      | 213 | 213 |                  hiz |     other |        |       |
[07/15 18:53:20     59s] (I)      | 214 | 214 |                drive |     other |        |       |
[07/15 18:53:20     59s] (I)      | 215 | 215 |               select |     other |        |       |
[07/15 18:53:20     59s] (I)      | 216 | 216 |               hilite |     other |        |       |
[07/15 18:53:20     59s] (I)      | 217 | 217 |                   y9 |     other |        |       |
[07/15 18:53:20     59s] (I)      | 218 | 218 |                   y8 |     other |        |       |
[07/15 18:53:20     59s] (I)      | 219 | 219 |                   y7 |     other |        |       |
[07/15 18:53:20     59s] (I)      | 220 | 220 |                   y6 |     other |        |       |
[07/15 18:53:20     59s] (I)      | 221 | 221 |                   y5 |     other |        |       |
[07/15 18:53:20     59s] (I)      | 222 | 222 |                   y4 |     other |        |       |
[07/15 18:53:20     59s] (I)      | 223 | 223 |                   y3 |     other |        |       |
[07/15 18:53:20     59s] (I)      | 224 | 224 |                   y2 |     other |        |       |
[07/15 18:53:20     59s] (I)      | 225 | 225 |                   y1 |     other |        |       |
[07/15 18:53:20     59s] (I)      | 226 | 226 |                   y0 |     other |        |       |
[07/15 18:53:20     59s] (I)      | 227 | 227 |              stretch |     other |        |       |
[07/15 18:53:20     59s] (I)      | 228 | 228 |                 snap |     other |        |       |
[07/15 18:53:20     59s] (I)      | 229 | 229 |            edgeLayer |     other |        |       |
[07/15 18:53:20     59s] (I)      | 230 | 230 |                 axis |     other |        |       |
[07/15 18:53:20     59s] (I)      | 231 | 231 |                  pin |     other |        |       |
[07/15 18:53:20     59s] (I)      | 232 | 232 |                 wire |     other |        |       |
[07/15 18:53:20     59s] (I)      | 233 | 233 |               device |     other |        |       |
[07/15 18:53:20     59s] (I)      | 234 | 234 |               border |     other |        |       |
[07/15 18:53:20     59s] (I)      | 235 | 235 |                 text |     other |        |       |
[07/15 18:53:20     59s] (I)      | 236 | 236 |            softFence |     other |        |       |
[07/15 18:53:20     59s] (I)      | 237 | 237 |            hardFence |     other |        |       |
[07/15 18:53:20     59s] (I)      | 238 | 238 |                align |     other |        |       |
[07/15 18:53:20     59s] (I)      | 239 | 239 |           prBoundary |     other |        |       |
[07/15 18:53:20     59s] (I)      | 240 | 240 |             instance |     other |        |       |
[07/15 18:53:20     59s] (I)      | 241 | 241 |             annotate |     other |        |       |
[07/15 18:53:20     59s] (I)      | 242 | 242 |                 grid |     other |        |       |
[07/15 18:53:20     59s] (I)      | 243 | 243 |           background |     other |        |       |
[07/15 18:53:20     59s] (I)      | 244 | 244 |            substrate |     other |        |       |
[07/15 18:53:20     59s] (I)      | 245 | 245 |     solderMaskBottom |     other |        |       |
[07/15 18:53:20     59s] (I)      | 246 | 246 |    beginGenericLayer |     other |        |       |
[07/15 18:53:20     59s] (I)      | 247 | 247 | internalGenericLayer |     other |        |       |
[07/15 18:53:20     59s] (I)      | 248 | 248 |      endGenericLayer |     other |        |       |
[07/15 18:53:20     59s] (I)      | 249 | 249 |        solderMaskTop |     other |        |       |
[07/15 18:53:20     59s] (I)      | 250 | 250 |                drill |     other |        |       |
[07/15 18:53:20     59s] (I)      | 251 | 251 |             wirebond |     other |        |       |
[07/15 18:53:20     59s] (I)      | 252 | 252 |  wirebondFingerGuide |     other |        |       |
[07/15 18:53:20     59s] (I)      | 253 | 253 |     assemblyBoundary |     other |        |       |
[07/15 18:53:20     59s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 18:53:20     59s] (I)      Started Import and model ( Curr Mem: 2051.67 MB )
[07/15 18:53:20     59s] (I)      Default pattern map key = aska_dig_default.
[07/15 18:53:20     59s] (I)      == Non-default Options ==
[07/15 18:53:20     59s] (I)      Maximum routing layer                              : 4
[07/15 18:53:20     59s] (I)      Number of threads                                  : 1
[07/15 18:53:20     59s] (I)      Use non-blocking free Dbs wires                    : false
[07/15 18:53:20     59s] (I)      Method to set GCell size                           : row
[07/15 18:53:20     59s] (I)      Counted 402 PG shapes. We will not process PG shapes layer by layer.
[07/15 18:53:20     59s] (I)      Use row-based GCell size
[07/15 18:53:20     59s] (I)      Use row-based GCell align
[07/15 18:53:20     59s] (I)      layer 0 area = 202000
[07/15 18:53:20     59s] (I)      layer 1 area = 202000
[07/15 18:53:20     59s] (I)      layer 2 area = 202000
[07/15 18:53:20     59s] (I)      layer 3 area = 202000
[07/15 18:53:20     59s] (I)      GCell unit size   : 4480
[07/15 18:53:20     59s] (I)      GCell multiplier  : 1
[07/15 18:53:20     59s] (I)      GCell row height  : 4480
[07/15 18:53:20     59s] (I)      Actual row height : 4480
[07/15 18:53:20     59s] (I)      GCell align ref   : 20160 20160
[07/15 18:53:20     59s] [NR-eGR] Track table information for default rule: 
[07/15 18:53:20     59s] [NR-eGR] MET1 has single uniform track structure
[07/15 18:53:20     59s] [NR-eGR] MET2 has single uniform track structure
[07/15 18:53:20     59s] [NR-eGR] MET3 has single uniform track structure
[07/15 18:53:20     59s] [NR-eGR] MET4 has single uniform track structure
[07/15 18:53:20     59s] [NR-eGR] METTP has single uniform track structure
[07/15 18:53:20     59s] [NR-eGR] METTPL has single uniform track structure
[07/15 18:53:20     59s] (I)      ================= Default via ==================
[07/15 18:53:20     59s] (I)      +---+--------------------+---------------------+
[07/15 18:53:20     59s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut     |
[07/15 18:53:20     59s] (I)      +---+--------------------+---------------------+
[07/15 18:53:20     59s] (I)      | 1 |    2  VIA1_Y_so    |   32  VIA1_CV1_hd   |
[07/15 18:53:20     59s] (I)      | 2 |   38  VIA2_so      |   61  VIA2_CV1_so   |
[07/15 18:53:20     59s] (I)      | 3 |   74  VIA3_so      |   93  VIA3_CH2_so   |
[07/15 18:53:20     59s] (I)      | 4 |  117  VIATPne_Y_so |  132  VIATP_CH2s_so |
[07/15 18:53:20     59s] (I)      | 5 |  145  VIATPL_so    |  150  VIATPL_CV_so  |
[07/15 18:53:20     59s] (I)      +---+--------------------+---------------------+
[07/15 18:53:20     59s] [NR-eGR] Read 260 PG shapes
[07/15 18:53:20     59s] [NR-eGR] Read 0 clock shapes
[07/15 18:53:20     59s] [NR-eGR] Read 0 other shapes
[07/15 18:53:20     59s] [NR-eGR] #Routing Blockages  : 0
[07/15 18:53:20     59s] [NR-eGR] #Instance Blockages : 0
[07/15 18:53:20     59s] [NR-eGR] #PG Blockages       : 260
[07/15 18:53:20     59s] [NR-eGR] #Halo Blockages     : 0
[07/15 18:53:20     59s] [NR-eGR] #Boundary Blockages : 0
[07/15 18:53:20     59s] [NR-eGR] #Clock Blockages    : 0
[07/15 18:53:20     59s] [NR-eGR] #Other Blockages    : 0
[07/15 18:53:20     59s] (I)      Design has 0 blackboxes considered as all layer blockages.
[07/15 18:53:20     59s] [NR-eGR] Num Prerouted Nets = 6  Num Prerouted Wires = 580
[07/15 18:53:20     59s] [NR-eGR] Read 1257 nets ( ignored 6 )
[07/15 18:53:20     59s] (I)      early_global_route_priority property id does not exist.
[07/15 18:53:20     59s] (I)      Read Num Blocks=260  Num Prerouted Wires=580  Num CS=0
[07/15 18:53:20     59s] (I)      Layer 1 (V) : #blockages 260 : #preroutes 433
[07/15 18:53:20     59s] (I)      Layer 2 (H) : #blockages 0 : #preroutes 145
[07/15 18:53:20     59s] (I)      Layer 3 (V) : #blockages 0 : #preroutes 2
[07/15 18:53:20     59s] (I)      Number of ignored nets                =      6
[07/15 18:53:20     59s] (I)      Number of connected nets              =      0
[07/15 18:53:20     59s] (I)      Number of fixed nets                  =      6.  Ignored: Yes
[07/15 18:53:20     59s] (I)      Number of clock nets                  =      6.  Ignored: No
[07/15 18:53:20     59s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[07/15 18:53:20     59s] (I)      Number of special nets                =      0.  Ignored: Yes
[07/15 18:53:20     59s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[07/15 18:53:20     59s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[07/15 18:53:20     59s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[07/15 18:53:20     59s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[07/15 18:53:20     59s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[07/15 18:53:20     59s] (I)      Ndr track 0 does not exist
[07/15 18:53:20     59s] (I)      ---------------------Grid Graph Info--------------------
[07/15 18:53:20     59s] (I)      Routing area        : (0, 0) - (445200, 241920)
[07/15 18:53:20     59s] (I)      Core area           : (20160, 20160) - (425040, 221760)
[07/15 18:53:20     59s] (I)      Site width          :   560  (dbu)
[07/15 18:53:20     59s] (I)      Row height          :  4480  (dbu)
[07/15 18:53:20     59s] (I)      GCell row height    :  4480  (dbu)
[07/15 18:53:20     59s] (I)      GCell width         :  4480  (dbu)
[07/15 18:53:20     59s] (I)      GCell height        :  4480  (dbu)
[07/15 18:53:20     59s] (I)      Grid                :    99    54     4
[07/15 18:53:20     59s] (I)      Layer numbers       :     1     2     3     4
[07/15 18:53:20     59s] (I)      Vertical capacity   :     0  4480     0  4480
[07/15 18:53:20     59s] (I)      Horizontal capacity :     0     0  4480     0
[07/15 18:53:20     59s] (I)      Default wire width  :   230   280   280   280
[07/15 18:53:20     59s] (I)      Default wire space  :   230   280   280   280
[07/15 18:53:20     59s] (I)      Default wire pitch  :   460   560   560   560
[07/15 18:53:20     59s] (I)      Default pitch size  :   460   560   560   560
[07/15 18:53:20     59s] (I)      First track coord   :   280   280   280   280
[07/15 18:53:20     59s] (I)      Num tracks per GCell:  9.74  8.00  8.00  8.00
[07/15 18:53:20     59s] (I)      Total num of tracks :   432   795   432   795
[07/15 18:53:20     59s] (I)      Num of masks        :     1     1     1     1
[07/15 18:53:20     59s] (I)      Num of trim masks   :     0     0     0     0
[07/15 18:53:20     59s] (I)      --------------------------------------------------------
[07/15 18:53:20     59s] 
[07/15 18:53:20     59s] [NR-eGR] ============ Routing rule table ============
[07/15 18:53:20     59s] [NR-eGR] Rule id: 0  Nets: 1251
[07/15 18:53:20     59s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[07/15 18:53:20     59s] (I)                    Layer    2    3    4 
[07/15 18:53:20     59s] (I)                    Pitch  560  560  560 
[07/15 18:53:20     59s] (I)             #Used tracks    1    1    1 
[07/15 18:53:20     59s] (I)       #Fully used tracks    1    1    1 
[07/15 18:53:20     59s] [NR-eGR] ========================================
[07/15 18:53:20     59s] [NR-eGR] 
[07/15 18:53:20     59s] (I)      =============== Blocked Tracks ===============
[07/15 18:53:20     59s] (I)      +-------+---------+----------+---------------+
[07/15 18:53:20     59s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[07/15 18:53:20     59s] (I)      +-------+---------+----------+---------------+
[07/15 18:53:20     59s] (I)      |     1 |       0 |        0 |         0.00% |
[07/15 18:53:20     59s] (I)      |     2 |   42930 |     6090 |        14.19% |
[07/15 18:53:20     59s] (I)      |     3 |   42768 |        0 |         0.00% |
[07/15 18:53:20     59s] (I)      |     4 |   42930 |        0 |         0.00% |
[07/15 18:53:20     59s] (I)      +-------+---------+----------+---------------+
[07/15 18:53:20     59s] (I)      Finished Import and model ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2051.67 MB )
[07/15 18:53:20     59s] (I)      Reset routing kernel
[07/15 18:53:20     59s] (I)      Started Global Routing ( Curr Mem: 2051.67 MB )
[07/15 18:53:20     59s] (I)      totalPins=4494  totalGlobalPin=4374 (97.33%)
[07/15 18:53:20     59s] (I)      total 2D Cap : 122538 = (42768 H, 79770 V)
[07/15 18:53:20     59s] [NR-eGR] Layer group 1: route 1251 net(s) in layer range [2, 4]
[07/15 18:53:20     59s] (I)      
[07/15 18:53:20     59s] (I)      ============  Phase 1a Route ============
[07/15 18:53:20     59s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[07/15 18:53:20     59s] (I)      Usage: 10171 = (5455 H, 4716 V) = (12.75% H, 5.91% V) = (2.444e+04um H, 2.113e+04um V)
[07/15 18:53:20     59s] (I)      
[07/15 18:53:20     59s] (I)      ============  Phase 1b Route ============
[07/15 18:53:20     59s] (I)      Usage: 10171 = (5455 H, 4716 V) = (12.75% H, 5.91% V) = (2.444e+04um H, 2.113e+04um V)
[07/15 18:53:20     59s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.556608e+04um
[07/15 18:53:20     59s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[07/15 18:53:20     59s] (I)      Congestion threshold : each 60.00, sum 90.00
[07/15 18:53:20     59s] (I)      
[07/15 18:53:20     59s] (I)      ============  Phase 1c Route ============
[07/15 18:53:20     59s] (I)      Usage: 10171 = (5455 H, 4716 V) = (12.75% H, 5.91% V) = (2.444e+04um H, 2.113e+04um V)
[07/15 18:53:20     59s] (I)      
[07/15 18:53:20     59s] (I)      ============  Phase 1d Route ============
[07/15 18:53:20     59s] (I)      Usage: 10171 = (5455 H, 4716 V) = (12.75% H, 5.91% V) = (2.444e+04um H, 2.113e+04um V)
[07/15 18:53:20     59s] (I)      
[07/15 18:53:20     59s] (I)      ============  Phase 1e Route ============
[07/15 18:53:20     59s] (I)      Usage: 10171 = (5455 H, 4716 V) = (12.75% H, 5.91% V) = (2.444e+04um H, 2.113e+04um V)
[07/15 18:53:20     59s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.556608e+04um
[07/15 18:53:20     59s] (I)      
[07/15 18:53:20     59s] (I)      ============  Phase 1l Route ============
[07/15 18:53:20     59s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[07/15 18:53:20     59s] (I)      Layer  2:      36109      6645         5        4016       37960    ( 9.57%) 
[07/15 18:53:20     59s] (I)      Layer  3:      42336      5900         1           0       42336    ( 0.00%) 
[07/15 18:53:20     59s] (I)      Layer  4:      42135       443         0           0       41976    ( 0.00%) 
[07/15 18:53:20     59s] (I)      Total:        120580     12988         6        4016      122272    ( 3.18%) 
[07/15 18:53:20     59s] (I)      
[07/15 18:53:20     59s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[07/15 18:53:20     59s] [NR-eGR]                        OverCon            
[07/15 18:53:20     59s] [NR-eGR]                         #Gcell     %Gcell
[07/15 18:53:20     59s] [NR-eGR]        Layer               (1)    OverCon
[07/15 18:53:20     59s] [NR-eGR] ----------------------------------------------
[07/15 18:53:20     59s] [NR-eGR]    MET1 ( 1)         0( 0.00%)   ( 0.00%) 
[07/15 18:53:20     59s] [NR-eGR]    MET2 ( 2)         5( 0.11%)   ( 0.11%) 
[07/15 18:53:20     59s] [NR-eGR]    MET3 ( 3)         1( 0.02%)   ( 0.02%) 
[07/15 18:53:20     59s] [NR-eGR]    MET4 ( 4)         0( 0.00%)   ( 0.00%) 
[07/15 18:53:20     59s] [NR-eGR] ----------------------------------------------
[07/15 18:53:20     59s] [NR-eGR]        Total         6( 0.04%)   ( 0.04%) 
[07/15 18:53:20     59s] [NR-eGR] 
[07/15 18:53:20     59s] (I)      Finished Global Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2051.67 MB )
[07/15 18:53:20     59s] (I)      total 2D Cap : 122538 = (42768 H, 79770 V)
[07/15 18:53:20     59s] [NR-eGR] Overflow after Early Global Route 0.02% H + 0.00% V
[07/15 18:53:20     59s] Early Global Route congestion estimation runtime: 0.03 seconds, mem = 2051.7M
[07/15 18:53:20     59s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.040, REAL:0.032, MEM:2051.7M, EPOCH TIME: 1721084000.819905
[07/15 18:53:20     59s] OPERPROF: Starting HotSpotCal at level 1, MEM:2051.7M, EPOCH TIME: 1721084000.819946
[07/15 18:53:20     59s] [hotspot] +------------+---------------+---------------+
[07/15 18:53:20     59s] [hotspot] |            |   max hotspot | total hotspot |
[07/15 18:53:20     59s] [hotspot] +------------+---------------+---------------+
[07/15 18:53:20     59s] [hotspot] | normalized |          0.00 |          0.00 |
[07/15 18:53:20     59s] [hotspot] +------------+---------------+---------------+
[07/15 18:53:20     59s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[07/15 18:53:20     59s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[07/15 18:53:20     59s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:2051.7M, EPOCH TIME: 1721084000.820318
[07/15 18:53:20     59s] Skipped repairing congestion.
[07/15 18:53:20     59s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:2051.7M, EPOCH TIME: 1721084000.820396
[07/15 18:53:20     59s] Starting Early Global Route wiring: mem = 2051.7M
[07/15 18:53:20     59s] (I)      ============= Track Assignment ============
[07/15 18:53:20     59s] (I)      Started Track Assignment (1T) ( Curr Mem: 2051.67 MB )
[07/15 18:53:20     59s] (I)      Initialize Track Assignment ( max pin layer : 6 )
[07/15 18:53:20     59s] (I)      Run Multi-thread track assignment
[07/15 18:53:20     59s] (I)      Finished Track Assignment (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2051.67 MB )
[07/15 18:53:20     59s] (I)      Started Export ( Curr Mem: 2051.67 MB )
[07/15 18:53:20     59s] [NR-eGR]                 Length (um)   Vias 
[07/15 18:53:20     59s] [NR-eGR] -----------------------------------
[07/15 18:53:20     59s] [NR-eGR]  MET1    (1H)             0   4792 
[07/15 18:53:20     59s] [NR-eGR]  MET2    (2V)         23152   6465 
[07/15 18:53:20     59s] [NR-eGR]  MET3    (3H)         26613    318 
[07/15 18:53:20     59s] [NR-eGR]  MET4    (4V)          2168      0 
[07/15 18:53:20     59s] [NR-eGR]  METTP   (5H)             0      0 
[07/15 18:53:20     59s] [NR-eGR]  METTPL  (6V)             0      0 
[07/15 18:53:20     59s] [NR-eGR] -----------------------------------
[07/15 18:53:20     59s] [NR-eGR]          Total        51933  11575 
[07/15 18:53:20     59s] [NR-eGR] --------------------------------------------------------------------------
[07/15 18:53:20     59s] [NR-eGR] Total half perimeter of net bounding box: 42246um
[07/15 18:53:20     59s] [NR-eGR] Total length: 51933um, number of vias: 11575
[07/15 18:53:20     59s] [NR-eGR] --------------------------------------------------------------------------
[07/15 18:53:20     59s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[07/15 18:53:20     59s] [NR-eGR] --------------------------------------------------------------------------
[07/15 18:53:20     59s] (I)      Finished Export ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2051.67 MB )
[07/15 18:53:20     59s] Early Global Route wiring runtime: 0.02 seconds, mem = 2051.7M
[07/15 18:53:20     59s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.020, REAL:0.015, MEM:2051.7M, EPOCH TIME: 1721084000.835719
[07/15 18:53:20     59s] Tdgp not successfully inited but do clear! skip clearing
[07/15 18:53:20     59s] End of congRepair (cpu=0:00:00.1, real=0:00:00.0)
[07/15 18:53:20     59s] *** IncrReplace #1 [finish] (CTS #1 / ccopt_design #1) : cpu/real = 0:00:00.1/0:00:00.1 (1.1), totSession cpu/real = 0:00:59.1/0:10:17.6 (0.1), mem = 2051.7M
[07/15 18:53:20     59s] 
[07/15 18:53:20     59s] =============================================================================================
[07/15 18:53:20     59s]  Step TAT Report : IncrReplace #1 / CTS #1 / ccopt_design #1                    21.18-s099_1
[07/15 18:53:20     59s] =============================================================================================
[07/15 18:53:20     59s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/15 18:53:20     59s] ---------------------------------------------------------------------------------------------
[07/15 18:53:20     59s] [ MISC                   ]          0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    1.1
[07/15 18:53:20     59s] ---------------------------------------------------------------------------------------------
[07/15 18:53:20     59s]  IncrReplace #1 TOTAL               0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    1.1
[07/15 18:53:20     59s] ---------------------------------------------------------------------------------------------
[07/15 18:53:20     59s] 
[07/15 18:53:20     59s]     Congestion Repair done. (took cpu=0:00:00.1 real=0:00:00.1)
[07/15 18:53:20     59s]   CCOpt: Starting congestion repair using flow wrapper done.
[07/15 18:53:20     59s] **WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
[07/15 18:53:20     59s] OPERPROF: Starting DPlace-Init at level 1, MEM:2051.7M, EPOCH TIME: 1721084000.848201
[07/15 18:53:20     59s] Processing tracks to init pin-track alignment.
[07/15 18:53:20     59s] z: 2, totalTracks: 1
[07/15 18:53:20     59s] z: 4, totalTracks: 1
[07/15 18:53:20     59s] z: 6, totalTracks: 1
[07/15 18:53:20     59s] #spOpts: N=180 hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 18:53:20     59s] All LLGs are deleted
[07/15 18:53:20     59s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:20     59s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:20     59s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2051.7M, EPOCH TIME: 1721084000.849430
[07/15 18:53:20     59s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2051.7M, EPOCH TIME: 1721084000.849524
[07/15 18:53:20     59s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2051.7M, EPOCH TIME: 1721084000.849750
[07/15 18:53:20     59s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:20     59s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:20     59s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2051.7M, EPOCH TIME: 1721084000.849928
[07/15 18:53:20     59s] Max number of tech site patterns supported in site array is 256.
[07/15 18:53:20     59s] Core basic site is core_ji3v
[07/15 18:53:20     59s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2051.7M, EPOCH TIME: 1721084000.858627
[07/15 18:53:20     59s] After signature check, allow fast init is true, keep pre-filter is true.
[07/15 18:53:20     59s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/15 18:53:20     59s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:2051.7M, EPOCH TIME: 1721084000.858794
[07/15 18:53:20     59s] Fast DP-INIT is on for default
[07/15 18:53:20     59s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[07/15 18:53:20     59s] Atter site array init, number of instance map data is 0.
[07/15 18:53:20     59s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.009, MEM:2051.7M, EPOCH TIME: 1721084000.859192
[07/15 18:53:20     59s] 
[07/15 18:53:20     59s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:53:20     59s] OPERPROF:     Starting CMU at level 3, MEM:2051.7M, EPOCH TIME: 1721084000.859740
[07/15 18:53:20     59s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2051.7M, EPOCH TIME: 1721084000.859970
[07/15 18:53:20     59s] 
[07/15 18:53:20     59s] Bad Lib Cell Checking (CMU) is done! (0)
[07/15 18:53:20     59s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:2051.7M, EPOCH TIME: 1721084000.860128
[07/15 18:53:20     59s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2051.7M, EPOCH TIME: 1721084000.860171
[07/15 18:53:20     59s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2051.7M, EPOCH TIME: 1721084000.860309
[07/15 18:53:20     59s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2051.7MB).
[07/15 18:53:20     59s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.012, MEM:2051.7M, EPOCH TIME: 1721084000.860483
[07/15 18:53:20     59s]   Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:00.2 real=0:00:00.2)
[07/15 18:53:20     59s]   Leaving CCOpt scope - extractRC...
[07/15 18:53:20     59s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[07/15 18:53:20     59s] Extraction called for design 'aska_dig' of instances=1223 and nets=1284 using extraction engine 'preRoute' .
[07/15 18:53:20     59s] PreRoute RC Extraction called for design aska_dig.
[07/15 18:53:20     59s] RC Extraction called in multi-corner(2) mode.
[07/15 18:53:20     59s] RCMode: PreRoute
[07/15 18:53:20     59s]       RC Corner Indexes            0       1   
[07/15 18:53:20     59s] Capacitance Scaling Factor   : 1.00000 1.00000 
[07/15 18:53:20     59s] Resistance Scaling Factor    : 1.00000 1.00000 
[07/15 18:53:20     59s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[07/15 18:53:20     59s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[07/15 18:53:20     59s] Shrink Factor                : 1.00000
[07/15 18:53:20     59s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[07/15 18:53:20     59s] Using capacitance table file ...
[07/15 18:53:20     59s] 
[07/15 18:53:20     59s] Trim Metal Layers:
[07/15 18:53:20     59s] LayerId::1 widthSet size::4
[07/15 18:53:20     59s] LayerId::2 widthSet size::4
[07/15 18:53:20     59s] LayerId::3 widthSet size::4
[07/15 18:53:20     59s] LayerId::4 widthSet size::4
[07/15 18:53:20     59s] LayerId::5 widthSet size::4
[07/15 18:53:20     59s] LayerId::6 widthSet size::2
[07/15 18:53:20     59s] Updating RC grid for preRoute extraction ...
[07/15 18:53:20     59s] eee: pegSigSF::1.070000
[07/15 18:53:20     59s] Initializing multi-corner capacitance tables ... 
[07/15 18:53:20     59s] Initializing multi-corner resistance tables ...
[07/15 18:53:20     59s] eee: l::1 avDens::0.108776 usedTrk::522.126518 availTrk::4800.000000 sigTrk::522.126518
[07/15 18:53:20     59s] eee: l::2 avDens::0.128563 usedTrk::575.963439 availTrk::4480.000000 sigTrk::575.963439
[07/15 18:53:20     59s] eee: l::3 avDens::0.158228 usedTrk::594.937497 availTrk::3760.000000 sigTrk::594.937497
[07/15 18:53:20     59s] eee: l::4 avDens::0.017501 usedTrk::49.002678 availTrk::2800.000000 sigTrk::49.002678
[07/15 18:53:20     59s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 18:53:20     59s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 18:53:20     59s] {RT max_rc 0 4 4 0}
[07/15 18:53:20     59s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.044095 aWlH=0.000000 lMod=0 pMax=0.824600 pMod=82 wcR=0.333300 newSi=0.001600 wHLS=0.833250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[07/15 18:53:20     59s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2051.668M)
[07/15 18:53:20     59s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[07/15 18:53:20     59s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:53:20     59s]   Clock tree timing engine global stage delay update for slow_corner:setup.late...
[07/15 18:53:20     59s] End AAE Lib Interpolated Model. (MEM=2051.67 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 18:53:20     59s]   Clock tree timing engine global stage delay update for slow_corner:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:53:20     59s]   Clock DAG stats after clustering cong repair call:
[07/15 18:53:20     59s]     cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
[07/15 18:53:20     59s]     sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[07/15 18:53:20     59s]     misc counts      : r=2, pp=0
[07/15 18:53:20     59s]     cell areas       : b=291.021um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=291.021um^2
[07/15 18:53:20     59s]     cell capacitance : b=0.147pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.147pF
[07/15 18:53:20     59s]     sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[07/15 18:53:20     59s]     wire capacitance : top=0.000pF, trunk=0.037pF, leaf=0.596pF, total=0.633pF
[07/15 18:53:20     59s]     wire lengths     : top=0.000um, trunk=217.000um, leaf=3400.965um, total=3617.965um
[07/15 18:53:20     59s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1027.880um, total=1027.880um
[07/15 18:53:20     59s]   Clock DAG net violations after clustering cong repair call: none
[07/15 18:53:20     59s]   Clock DAG primary half-corner transition distribution after clustering cong repair call:
[07/15 18:53:20     59s]     Trunk : target=0.617ns count=1 avg=0.137ns sd=0.000ns min=0.137ns max=0.137ns {1 <= 0.370ns, 0 <= 0.494ns, 0 <= 0.555ns, 0 <= 0.586ns, 0 <= 0.617ns}
[07/15 18:53:20     59s]     Leaf  : target=0.617ns count=5 avg=0.252ns sd=0.038ns min=0.194ns max=0.301ns {5 <= 0.370ns, 0 <= 0.494ns, 0 <= 0.555ns, 0 <= 0.586ns, 0 <= 0.617ns}
[07/15 18:53:20     59s]   Clock DAG library cell distribution after clustering cong repair call {count}:
[07/15 18:53:20     59s]      Bufs: BUJI3VX16: 4 
[07/15 18:53:20     59s]   Clock DAG hash after clustering cong repair call: 12767483785460878829 14910215544108455617
[07/15 18:53:20     59s]   CTS services accumulated run-time stats after clustering cong repair call:
[07/15 18:53:20     59s]     delay calculator: calls=6450, total_wall_time=0.218s, mean_wall_time=0.034ms
[07/15 18:53:20     59s]     legalizer: calls=40, total_wall_time=0.001s, mean_wall_time=0.013ms
[07/15 18:53:20     59s]     steiner router: calls=6450, total_wall_time=0.040s, mean_wall_time=0.006ms
[07/15 18:53:20     59s]   Primary reporting skew groups after clustering cong repair call:
[07/15 18:53:20     59s]     skew_group CLK/functional_mode: insertion delay [min=0.312, max=0.377, avg=0.344, sd=0.019], skew [0.065 vs 0.285], 100% {0.312, 0.377} (wid=0.046 ws=0.035) (gid=0.331 gs=0.030)
[07/15 18:53:20     59s]         min path sink: npg1_ON_count_reg[1]/C
[07/15 18:53:20     59s]         max path sink: spi1_ele2_reg[21]/C
[07/15 18:53:20     59s]   Skew group summary after clustering cong repair call:
[07/15 18:53:20     59s]     skew_group CLK/functional_mode: insertion delay [min=0.312, max=0.377, avg=0.344, sd=0.019], skew [0.065 vs 0.285], 100% {0.312, 0.377} (wid=0.046 ws=0.035) (gid=0.331 gs=0.030)
[07/15 18:53:20     59s]     skew_group SPI_CLK/functional_mode: insertion delay [min=0.006, max=0.035, avg=0.027, sd=0.008], skew [0.029 vs 0.285], 100% {0.006, 0.035} (wid=0.035 ws=0.029) (gid=0.000 gs=0.000)
[07/15 18:53:20     59s]   CongRepair After Initial Clustering done. (took cpu=0:00:00.2 real=0:00:00.2)
[07/15 18:53:20     59s]   Stage::Clustering done. (took cpu=0:00:00.4 real=0:00:00.4)
[07/15 18:53:20     59s]   Stage::DRV Fixing...
[07/15 18:53:20     59s]   Fixing clock tree slew time and max cap violations...
[07/15 18:53:20     59s]     Clock DAG hash before 'Fixing clock tree slew time and max cap violations': 12767483785460878829 14910215544108455617
[07/15 18:53:20     59s]     CTS services accumulated run-time stats before 'Fixing clock tree slew time and max cap violations':
[07/15 18:53:20     59s]       delay calculator: calls=6450, total_wall_time=0.218s, mean_wall_time=0.034ms
[07/15 18:53:20     59s]       legalizer: calls=40, total_wall_time=0.001s, mean_wall_time=0.013ms
[07/15 18:53:20     59s]       steiner router: calls=6450, total_wall_time=0.040s, mean_wall_time=0.006ms
[07/15 18:53:20     59s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[07/15 18:53:20     59s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
[07/15 18:53:20     59s]       cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
[07/15 18:53:20     59s]       sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[07/15 18:53:20     59s]       misc counts      : r=2, pp=0
[07/15 18:53:20     59s]       cell areas       : b=291.021um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=291.021um^2
[07/15 18:53:20     59s]       cell capacitance : b=0.147pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.147pF
[07/15 18:53:20     59s]       sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[07/15 18:53:20     59s]       wire capacitance : top=0.000pF, trunk=0.037pF, leaf=0.596pF, total=0.633pF
[07/15 18:53:20     59s]       wire lengths     : top=0.000um, trunk=217.000um, leaf=3400.965um, total=3617.965um
[07/15 18:53:20     59s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1027.880um, total=1027.880um
[07/15 18:53:20     59s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
[07/15 18:53:20     59s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
[07/15 18:53:20     59s]       Trunk : target=0.617ns count=1 avg=0.137ns sd=0.000ns min=0.137ns max=0.137ns {1 <= 0.370ns, 0 <= 0.494ns, 0 <= 0.555ns, 0 <= 0.586ns, 0 <= 0.617ns}
[07/15 18:53:20     59s]       Leaf  : target=0.617ns count=5 avg=0.252ns sd=0.038ns min=0.194ns max=0.301ns {5 <= 0.370ns, 0 <= 0.494ns, 0 <= 0.555ns, 0 <= 0.586ns, 0 <= 0.617ns}
[07/15 18:53:20     59s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
[07/15 18:53:20     59s]        Bufs: BUJI3VX16: 4 
[07/15 18:53:20     59s]     Clock DAG hash after 'Fixing clock tree slew time and max cap violations': 12767483785460878829 14910215544108455617
[07/15 18:53:20     59s]     CTS services accumulated run-time stats after 'Fixing clock tree slew time and max cap violations':
[07/15 18:53:20     59s]       delay calculator: calls=6450, total_wall_time=0.218s, mean_wall_time=0.034ms
[07/15 18:53:20     59s]       legalizer: calls=40, total_wall_time=0.001s, mean_wall_time=0.013ms
[07/15 18:53:20     59s]       steiner router: calls=6450, total_wall_time=0.040s, mean_wall_time=0.006ms
[07/15 18:53:20     59s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
[07/15 18:53:20     59s]       skew_group CLK/functional_mode: insertion delay [min=0.312, max=0.377], skew [0.065 vs 0.285]
[07/15 18:53:20     59s]           min path sink: npg1_ON_count_reg[1]/C
[07/15 18:53:20     59s]           max path sink: spi1_ele2_reg[21]/C
[07/15 18:53:20     59s]     Skew group summary after 'Fixing clock tree slew time and max cap violations':
[07/15 18:53:20     59s]       skew_group CLK/functional_mode: insertion delay [min=0.312, max=0.377], skew [0.065 vs 0.285]
[07/15 18:53:20     59s]       skew_group SPI_CLK/functional_mode: insertion delay [min=0.006, max=0.035], skew [0.029 vs 0.285]
[07/15 18:53:20     59s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/15 18:53:20     59s]   Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:53:20     59s]   Fixing clock tree slew time and max cap violations - detailed pass...
[07/15 18:53:20     59s]     Clock DAG hash before 'Fixing clock tree slew time and max cap violations - detailed pass': 12767483785460878829 14910215544108455617
[07/15 18:53:20     59s]     CTS services accumulated run-time stats before 'Fixing clock tree slew time and max cap violations - detailed pass':
[07/15 18:53:20     59s]       delay calculator: calls=6450, total_wall_time=0.218s, mean_wall_time=0.034ms
[07/15 18:53:20     59s]       legalizer: calls=40, total_wall_time=0.001s, mean_wall_time=0.013ms
[07/15 18:53:20     59s]       steiner router: calls=6450, total_wall_time=0.040s, mean_wall_time=0.006ms
[07/15 18:53:20     59s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[07/15 18:53:20     59s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[07/15 18:53:20     59s]       cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
[07/15 18:53:20     59s]       sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[07/15 18:53:20     59s]       misc counts      : r=2, pp=0
[07/15 18:53:20     59s]       cell areas       : b=291.021um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=291.021um^2
[07/15 18:53:20     59s]       cell capacitance : b=0.147pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.147pF
[07/15 18:53:20     59s]       sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[07/15 18:53:20     59s]       wire capacitance : top=0.000pF, trunk=0.037pF, leaf=0.596pF, total=0.633pF
[07/15 18:53:20     59s]       wire lengths     : top=0.000um, trunk=217.000um, leaf=3400.965um, total=3617.965um
[07/15 18:53:20     59s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1027.880um, total=1027.880um
[07/15 18:53:20     59s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
[07/15 18:53:20     59s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
[07/15 18:53:20     59s]       Trunk : target=0.617ns count=1 avg=0.137ns sd=0.000ns min=0.137ns max=0.137ns {1 <= 0.370ns, 0 <= 0.494ns, 0 <= 0.555ns, 0 <= 0.586ns, 0 <= 0.617ns}
[07/15 18:53:20     59s]       Leaf  : target=0.617ns count=5 avg=0.252ns sd=0.038ns min=0.194ns max=0.301ns {5 <= 0.370ns, 0 <= 0.494ns, 0 <= 0.555ns, 0 <= 0.586ns, 0 <= 0.617ns}
[07/15 18:53:20     59s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
[07/15 18:53:20     59s]        Bufs: BUJI3VX16: 4 
[07/15 18:53:20     59s]     Clock DAG hash after 'Fixing clock tree slew time and max cap violations - detailed pass': 12767483785460878829 14910215544108455617
[07/15 18:53:20     59s]     CTS services accumulated run-time stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[07/15 18:53:20     59s]       delay calculator: calls=6450, total_wall_time=0.218s, mean_wall_time=0.034ms
[07/15 18:53:20     59s]       legalizer: calls=40, total_wall_time=0.001s, mean_wall_time=0.013ms
[07/15 18:53:20     59s]       steiner router: calls=6450, total_wall_time=0.040s, mean_wall_time=0.006ms
[07/15 18:53:20     59s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
[07/15 18:53:20     59s]       skew_group CLK/functional_mode: insertion delay [min=0.312, max=0.377, avg=0.344, sd=0.019], skew [0.065 vs 0.285], 100% {0.312, 0.377} (wid=0.046 ws=0.035) (gid=0.331 gs=0.030)
[07/15 18:53:20     59s]           min path sink: npg1_ON_count_reg[1]/C
[07/15 18:53:20     59s]           max path sink: spi1_ele2_reg[21]/C
[07/15 18:53:20     59s]     Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
[07/15 18:53:20     59s]       skew_group CLK/functional_mode: insertion delay [min=0.312, max=0.377, avg=0.344, sd=0.019], skew [0.065 vs 0.285], 100% {0.312, 0.377} (wid=0.046 ws=0.035) (gid=0.331 gs=0.030)
[07/15 18:53:20     59s]       skew_group SPI_CLK/functional_mode: insertion delay [min=0.006, max=0.035, avg=0.027, sd=0.008], skew [0.029 vs 0.285], 100% {0.006, 0.035} (wid=0.035 ws=0.029) (gid=0.000 gs=0.000)
[07/15 18:53:20     59s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/15 18:53:20     59s]   Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:53:20     59s]   Stage::DRV Fixing done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:53:20     59s]   Stage::Insertion Delay Reduction...
[07/15 18:53:20     59s]   Removing unnecessary root buffering...
[07/15 18:53:20     59s]     Clock DAG hash before 'Removing unnecessary root buffering': 12767483785460878829 14910215544108455617
[07/15 18:53:20     59s]     CTS services accumulated run-time stats before 'Removing unnecessary root buffering':
[07/15 18:53:20     59s]       delay calculator: calls=6450, total_wall_time=0.218s, mean_wall_time=0.034ms
[07/15 18:53:20     59s]       legalizer: calls=40, total_wall_time=0.001s, mean_wall_time=0.013ms
[07/15 18:53:20     59s]       steiner router: calls=6450, total_wall_time=0.040s, mean_wall_time=0.006ms
[07/15 18:53:20     59s]     Clock DAG stats after 'Removing unnecessary root buffering':
[07/15 18:53:20     59s]       cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
[07/15 18:53:20     59s]       sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[07/15 18:53:20     59s]       misc counts      : r=2, pp=0
[07/15 18:53:20     59s]       cell areas       : b=291.021um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=291.021um^2
[07/15 18:53:20     59s]       cell capacitance : b=0.147pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.147pF
[07/15 18:53:20     59s]       sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[07/15 18:53:20     59s]       wire capacitance : top=0.000pF, trunk=0.037pF, leaf=0.596pF, total=0.633pF
[07/15 18:53:20     59s]       wire lengths     : top=0.000um, trunk=217.000um, leaf=3400.965um, total=3617.965um
[07/15 18:53:20     59s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1027.880um, total=1027.880um
[07/15 18:53:20     59s]     Clock DAG net violations after 'Removing unnecessary root buffering': none
[07/15 18:53:20     59s]     Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
[07/15 18:53:20     59s]       Trunk : target=0.617ns count=1 avg=0.137ns sd=0.000ns min=0.137ns max=0.137ns {1 <= 0.370ns, 0 <= 0.494ns, 0 <= 0.555ns, 0 <= 0.586ns, 0 <= 0.617ns}
[07/15 18:53:20     59s]       Leaf  : target=0.617ns count=5 avg=0.252ns sd=0.038ns min=0.194ns max=0.301ns {5 <= 0.370ns, 0 <= 0.494ns, 0 <= 0.555ns, 0 <= 0.586ns, 0 <= 0.617ns}
[07/15 18:53:20     59s]     Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
[07/15 18:53:20     59s]        Bufs: BUJI3VX16: 4 
[07/15 18:53:20     59s]     Clock DAG hash after 'Removing unnecessary root buffering': 12767483785460878829 14910215544108455617
[07/15 18:53:20     59s]     CTS services accumulated run-time stats after 'Removing unnecessary root buffering':
[07/15 18:53:20     59s]       delay calculator: calls=6450, total_wall_time=0.218s, mean_wall_time=0.034ms
[07/15 18:53:20     59s]       legalizer: calls=40, total_wall_time=0.001s, mean_wall_time=0.013ms
[07/15 18:53:20     59s]       steiner router: calls=6450, total_wall_time=0.040s, mean_wall_time=0.006ms
[07/15 18:53:20     59s]     Primary reporting skew groups after 'Removing unnecessary root buffering':
[07/15 18:53:20     59s]       skew_group CLK/functional_mode: insertion delay [min=0.312, max=0.377], skew [0.065 vs 0.285]
[07/15 18:53:20     59s]           min path sink: npg1_ON_count_reg[1]/C
[07/15 18:53:20     59s]           max path sink: spi1_ele2_reg[21]/C
[07/15 18:53:20     59s]     Skew group summary after 'Removing unnecessary root buffering':
[07/15 18:53:20     59s]       skew_group CLK/functional_mode: insertion delay [min=0.312, max=0.377], skew [0.065 vs 0.285]
[07/15 18:53:20     59s]       skew_group SPI_CLK/functional_mode: insertion delay [min=0.006, max=0.035], skew [0.029 vs 0.285]
[07/15 18:53:20     59s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/15 18:53:20     59s]   Removing unnecessary root buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:53:20     59s]   Removing unconstrained drivers...
[07/15 18:53:20     59s]     Clock DAG hash before 'Removing unconstrained drivers': 12767483785460878829 14910215544108455617
[07/15 18:53:20     59s]     CTS services accumulated run-time stats before 'Removing unconstrained drivers':
[07/15 18:53:20     59s]       delay calculator: calls=6450, total_wall_time=0.218s, mean_wall_time=0.034ms
[07/15 18:53:20     59s]       legalizer: calls=40, total_wall_time=0.001s, mean_wall_time=0.013ms
[07/15 18:53:20     59s]       steiner router: calls=6450, total_wall_time=0.040s, mean_wall_time=0.006ms
[07/15 18:53:20     59s]     Clock DAG stats after 'Removing unconstrained drivers':
[07/15 18:53:20     59s]       cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
[07/15 18:53:20     59s]       sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[07/15 18:53:20     59s]       misc counts      : r=2, pp=0
[07/15 18:53:20     59s]       cell areas       : b=291.021um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=291.021um^2
[07/15 18:53:20     59s]       cell capacitance : b=0.147pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.147pF
[07/15 18:53:20     59s]       sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[07/15 18:53:20     59s]       wire capacitance : top=0.000pF, trunk=0.037pF, leaf=0.596pF, total=0.633pF
[07/15 18:53:20     59s]       wire lengths     : top=0.000um, trunk=217.000um, leaf=3400.965um, total=3617.965um
[07/15 18:53:20     59s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1027.880um, total=1027.880um
[07/15 18:53:20     59s]     Clock DAG net violations after 'Removing unconstrained drivers': none
[07/15 18:53:20     59s]     Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
[07/15 18:53:20     59s]       Trunk : target=0.617ns count=1 avg=0.137ns sd=0.000ns min=0.137ns max=0.137ns {1 <= 0.370ns, 0 <= 0.494ns, 0 <= 0.555ns, 0 <= 0.586ns, 0 <= 0.617ns}
[07/15 18:53:20     59s]       Leaf  : target=0.617ns count=5 avg=0.252ns sd=0.038ns min=0.194ns max=0.301ns {5 <= 0.370ns, 0 <= 0.494ns, 0 <= 0.555ns, 0 <= 0.586ns, 0 <= 0.617ns}
[07/15 18:53:20     59s]     Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
[07/15 18:53:20     59s]        Bufs: BUJI3VX16: 4 
[07/15 18:53:20     59s]     Clock DAG hash after 'Removing unconstrained drivers': 12767483785460878829 14910215544108455617
[07/15 18:53:20     59s]     CTS services accumulated run-time stats after 'Removing unconstrained drivers':
[07/15 18:53:20     59s]       delay calculator: calls=6450, total_wall_time=0.218s, mean_wall_time=0.034ms
[07/15 18:53:20     59s]       legalizer: calls=40, total_wall_time=0.001s, mean_wall_time=0.013ms
[07/15 18:53:20     59s]       steiner router: calls=6450, total_wall_time=0.040s, mean_wall_time=0.006ms
[07/15 18:53:20     59s]     Primary reporting skew groups after 'Removing unconstrained drivers':
[07/15 18:53:20     59s]       skew_group CLK/functional_mode: insertion delay [min=0.312, max=0.377], skew [0.065 vs 0.285]
[07/15 18:53:20     59s]           min path sink: npg1_ON_count_reg[1]/C
[07/15 18:53:20     59s]           max path sink: spi1_ele2_reg[21]/C
[07/15 18:53:20     59s]     Skew group summary after 'Removing unconstrained drivers':
[07/15 18:53:20     59s]       skew_group CLK/functional_mode: insertion delay [min=0.312, max=0.377], skew [0.065 vs 0.285]
[07/15 18:53:20     59s]       skew_group SPI_CLK/functional_mode: insertion delay [min=0.006, max=0.035], skew [0.029 vs 0.285]
[07/15 18:53:20     59s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/15 18:53:20     59s]   Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:53:20     59s]   Reducing insertion delay 1...
[07/15 18:53:20     59s]     Clock DAG hash before 'Reducing insertion delay 1': 12767483785460878829 14910215544108455617
[07/15 18:53:20     59s]     CTS services accumulated run-time stats before 'Reducing insertion delay 1':
[07/15 18:53:20     59s]       delay calculator: calls=6450, total_wall_time=0.218s, mean_wall_time=0.034ms
[07/15 18:53:20     59s]       legalizer: calls=40, total_wall_time=0.001s, mean_wall_time=0.013ms
[07/15 18:53:20     59s]       steiner router: calls=6450, total_wall_time=0.040s, mean_wall_time=0.006ms
[07/15 18:53:20     59s]     Clock DAG stats after 'Reducing insertion delay 1':
[07/15 18:53:20     59s]       cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
[07/15 18:53:20     59s]       sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[07/15 18:53:20     59s]       misc counts      : r=2, pp=0
[07/15 18:53:20     59s]       cell areas       : b=291.021um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=291.021um^2
[07/15 18:53:20     59s]       cell capacitance : b=0.147pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.147pF
[07/15 18:53:20     59s]       sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[07/15 18:53:20     59s]       wire capacitance : top=0.000pF, trunk=0.037pF, leaf=0.596pF, total=0.633pF
[07/15 18:53:20     59s]       wire lengths     : top=0.000um, trunk=217.000um, leaf=3400.965um, total=3617.965um
[07/15 18:53:20     59s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1027.880um, total=1027.880um
[07/15 18:53:20     59s]     Clock DAG net violations after 'Reducing insertion delay 1': none
[07/15 18:53:20     59s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
[07/15 18:53:20     59s]       Trunk : target=0.617ns count=1 avg=0.137ns sd=0.000ns min=0.137ns max=0.137ns {1 <= 0.370ns, 0 <= 0.494ns, 0 <= 0.555ns, 0 <= 0.586ns, 0 <= 0.617ns}
[07/15 18:53:20     59s]       Leaf  : target=0.617ns count=5 avg=0.252ns sd=0.038ns min=0.194ns max=0.301ns {5 <= 0.370ns, 0 <= 0.494ns, 0 <= 0.555ns, 0 <= 0.586ns, 0 <= 0.617ns}
[07/15 18:53:20     59s]     Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
[07/15 18:53:20     59s]        Bufs: BUJI3VX16: 4 
[07/15 18:53:20     59s]     Clock DAG hash after 'Reducing insertion delay 1': 12767483785460878829 14910215544108455617
[07/15 18:53:20     59s]     CTS services accumulated run-time stats after 'Reducing insertion delay 1':
[07/15 18:53:20     59s]       delay calculator: calls=6520, total_wall_time=0.223s, mean_wall_time=0.034ms
[07/15 18:53:20     59s]       legalizer: calls=56, total_wall_time=0.002s, mean_wall_time=0.034ms
[07/15 18:53:20     59s]       steiner router: calls=6484, total_wall_time=0.041s, mean_wall_time=0.006ms
[07/15 18:53:20     59s]     Primary reporting skew groups after 'Reducing insertion delay 1':
[07/15 18:53:20     59s]       skew_group CLK/functional_mode: insertion delay [min=0.312, max=0.377], skew [0.065 vs 0.285]
[07/15 18:53:20     59s]           min path sink: npg1_ON_count_reg[1]/C
[07/15 18:53:20     59s]           max path sink: spi1_ele2_reg[21]/C
[07/15 18:53:20     59s]     Skew group summary after 'Reducing insertion delay 1':
[07/15 18:53:20     59s]       skew_group CLK/functional_mode: insertion delay [min=0.312, max=0.377], skew [0.065 vs 0.285]
[07/15 18:53:20     59s]       skew_group SPI_CLK/functional_mode: insertion delay [min=0.006, max=0.035], skew [0.029 vs 0.285]
[07/15 18:53:20     59s]     Legalizer API calls during this step: 16 succeeded with high effort: 16 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/15 18:53:20     59s]   Reducing insertion delay 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:53:20     59s]   Removing longest path buffering...
[07/15 18:53:20     59s]     Clock DAG hash before 'Removing longest path buffering': 12767483785460878829 14910215544108455617
[07/15 18:53:20     59s]     CTS services accumulated run-time stats before 'Removing longest path buffering':
[07/15 18:53:20     59s]       delay calculator: calls=6520, total_wall_time=0.223s, mean_wall_time=0.034ms
[07/15 18:53:20     59s]       legalizer: calls=56, total_wall_time=0.002s, mean_wall_time=0.034ms
[07/15 18:53:20     59s]       steiner router: calls=6484, total_wall_time=0.041s, mean_wall_time=0.006ms
[07/15 18:53:20     59s]     Clock DAG stats after 'Removing longest path buffering':
[07/15 18:53:20     59s]       cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
[07/15 18:53:20     59s]       sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[07/15 18:53:20     59s]       misc counts      : r=2, pp=0
[07/15 18:53:20     59s]       cell areas       : b=291.021um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=291.021um^2
[07/15 18:53:20     59s]       cell capacitance : b=0.147pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.147pF
[07/15 18:53:20     59s]       sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[07/15 18:53:20     59s]       wire capacitance : top=0.000pF, trunk=0.037pF, leaf=0.596pF, total=0.633pF
[07/15 18:53:20     59s]       wire lengths     : top=0.000um, trunk=217.000um, leaf=3400.965um, total=3617.965um
[07/15 18:53:20     59s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1027.880um, total=1027.880um
[07/15 18:53:20     59s]     Clock DAG net violations after 'Removing longest path buffering': none
[07/15 18:53:20     59s]     Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
[07/15 18:53:20     59s]       Trunk : target=0.617ns count=1 avg=0.137ns sd=0.000ns min=0.137ns max=0.137ns {1 <= 0.370ns, 0 <= 0.494ns, 0 <= 0.555ns, 0 <= 0.586ns, 0 <= 0.617ns}
[07/15 18:53:20     59s]       Leaf  : target=0.617ns count=5 avg=0.252ns sd=0.038ns min=0.194ns max=0.301ns {5 <= 0.370ns, 0 <= 0.494ns, 0 <= 0.555ns, 0 <= 0.586ns, 0 <= 0.617ns}
[07/15 18:53:20     59s]     Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
[07/15 18:53:20     59s]        Bufs: BUJI3VX16: 4 
[07/15 18:53:20     59s]     Clock DAG hash after 'Removing longest path buffering': 12767483785460878829 14910215544108455617
[07/15 18:53:20     59s]     CTS services accumulated run-time stats after 'Removing longest path buffering':
[07/15 18:53:20     59s]       delay calculator: calls=6520, total_wall_time=0.223s, mean_wall_time=0.034ms
[07/15 18:53:20     59s]       legalizer: calls=56, total_wall_time=0.002s, mean_wall_time=0.034ms
[07/15 18:53:20     59s]       steiner router: calls=6484, total_wall_time=0.041s, mean_wall_time=0.006ms
[07/15 18:53:20     59s]     Primary reporting skew groups after 'Removing longest path buffering':
[07/15 18:53:20     59s]       skew_group CLK/functional_mode: insertion delay [min=0.312, max=0.377], skew [0.065 vs 0.285]
[07/15 18:53:20     59s]           min path sink: npg1_ON_count_reg[1]/C
[07/15 18:53:20     59s]           max path sink: spi1_ele2_reg[21]/C
[07/15 18:53:20     59s]     Skew group summary after 'Removing longest path buffering':
[07/15 18:53:20     59s]       skew_group CLK/functional_mode: insertion delay [min=0.312, max=0.377], skew [0.065 vs 0.285]
[07/15 18:53:20     59s]       skew_group SPI_CLK/functional_mode: insertion delay [min=0.006, max=0.035], skew [0.029 vs 0.285]
[07/15 18:53:20     59s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/15 18:53:20     59s]   Removing longest path buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:53:20     59s]   Reducing insertion delay 2...
[07/15 18:53:20     59s]     Clock DAG hash before 'Reducing insertion delay 2': 12767483785460878829 14910215544108455617
[07/15 18:53:20     59s]     CTS services accumulated run-time stats before 'Reducing insertion delay 2':
[07/15 18:53:20     59s]       delay calculator: calls=6520, total_wall_time=0.223s, mean_wall_time=0.034ms
[07/15 18:53:20     59s]       legalizer: calls=56, total_wall_time=0.002s, mean_wall_time=0.034ms
[07/15 18:53:20     59s]       steiner router: calls=6484, total_wall_time=0.041s, mean_wall_time=0.006ms
[07/15 18:53:21     59s]     Path optimization required 66 stage delay updates 
[07/15 18:53:21     59s]     Clock DAG stats after 'Reducing insertion delay 2':
[07/15 18:53:21     59s]       cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
[07/15 18:53:21     59s]       sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[07/15 18:53:21     59s]       misc counts      : r=2, pp=0
[07/15 18:53:21     59s]       cell areas       : b=291.021um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=291.021um^2
[07/15 18:53:21     59s]       cell capacitance : b=0.147pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.147pF
[07/15 18:53:21     59s]       sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[07/15 18:53:21     59s]       wire capacitance : top=0.000pF, trunk=0.062pF, leaf=0.601pF, total=0.663pF
[07/15 18:53:21     59s]       wire lengths     : top=0.000um, trunk=363.720um, leaf=3429.430um, total=3793.150um
[07/15 18:53:21     59s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1027.880um, total=1027.880um
[07/15 18:53:21     59s]     Clock DAG net violations after 'Reducing insertion delay 2': none
[07/15 18:53:21     59s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
[07/15 18:53:21     59s]       Trunk : target=0.617ns count=1 avg=0.150ns sd=0.000ns min=0.150ns max=0.150ns {1 <= 0.370ns, 0 <= 0.494ns, 0 <= 0.555ns, 0 <= 0.586ns, 0 <= 0.617ns}
[07/15 18:53:21     59s]       Leaf  : target=0.617ns count=5 avg=0.251ns sd=0.037ns min=0.194ns max=0.296ns {5 <= 0.370ns, 0 <= 0.494ns, 0 <= 0.555ns, 0 <= 0.586ns, 0 <= 0.617ns}
[07/15 18:53:21     59s]     Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
[07/15 18:53:21     59s]        Bufs: BUJI3VX16: 4 
[07/15 18:53:21     59s]     Clock DAG hash after 'Reducing insertion delay 2': 12910155246740802170 4987574095549243046
[07/15 18:53:21     59s]     CTS services accumulated run-time stats after 'Reducing insertion delay 2':
[07/15 18:53:21     59s]       delay calculator: calls=6681, total_wall_time=0.238s, mean_wall_time=0.036ms
[07/15 18:53:21     59s]       legalizer: calls=92, total_wall_time=0.003s, mean_wall_time=0.029ms
[07/15 18:53:21     59s]       steiner router: calls=6550, total_wall_time=0.050s, mean_wall_time=0.008ms
[07/15 18:53:21     59s]     Primary reporting skew groups after 'Reducing insertion delay 2':
[07/15 18:53:21     59s]       skew_group CLK/functional_mode: insertion delay [min=0.315, max=0.375, avg=0.346, sd=0.017], skew [0.060 vs 0.285], 100% {0.315, 0.375} (wid=0.044 ws=0.034) (gid=0.345 gs=0.041)
[07/15 18:53:21     59s]           min path sink: npg1_ON_count_reg[1]/C
[07/15 18:53:21     59s]           max path sink: npg1_phase_pause_ready_reg/C
[07/15 18:53:21     59s]     Skew group summary after 'Reducing insertion delay 2':
[07/15 18:53:21     59s]       skew_group CLK/functional_mode: insertion delay [min=0.315, max=0.375, avg=0.346, sd=0.017], skew [0.060 vs 0.285], 100% {0.315, 0.375} (wid=0.044 ws=0.034) (gid=0.345 gs=0.041)
[07/15 18:53:21     59s]       skew_group SPI_CLK/functional_mode: insertion delay [min=0.006, max=0.035, avg=0.027, sd=0.008], skew [0.029 vs 0.285], 100% {0.006, 0.035} (wid=0.035 ws=0.029) (gid=0.000 gs=0.000)
[07/15 18:53:21     59s]     Legalizer API calls during this step: 36 succeeded with high effort: 36 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/15 18:53:21     59s]   Reducing insertion delay 2 done. (took cpu=0:00:00.1 real=0:00:00.1)
[07/15 18:53:21     59s]   Stage::Insertion Delay Reduction done. (took cpu=0:00:00.2 real=0:00:00.2)
[07/15 18:53:21     59s]   CCOpt::Phase::Construction done. (took cpu=0:00:00.6 real=0:00:00.6)
[07/15 18:53:21     59s]   CCOpt::Phase::Implementation...
[07/15 18:53:21     59s]   Stage::Reducing Power...
[07/15 18:53:21     59s]   Improving clock tree routing...
[07/15 18:53:21     59s]     Clock DAG hash before 'Improving clock tree routing': 12910155246740802170 4987574095549243046
[07/15 18:53:21     59s]     CTS services accumulated run-time stats before 'Improving clock tree routing':
[07/15 18:53:21     59s]       delay calculator: calls=6681, total_wall_time=0.238s, mean_wall_time=0.036ms
[07/15 18:53:21     59s]       legalizer: calls=92, total_wall_time=0.003s, mean_wall_time=0.029ms
[07/15 18:53:21     59s]       steiner router: calls=6550, total_wall_time=0.050s, mean_wall_time=0.008ms
[07/15 18:53:21     59s]     Iteration 1...
[07/15 18:53:21     59s]     Iteration 1 done.
[07/15 18:53:21     59s]     Clock DAG stats after 'Improving clock tree routing':
[07/15 18:53:21     59s]       cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
[07/15 18:53:21     59s]       sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[07/15 18:53:21     59s]       misc counts      : r=2, pp=0
[07/15 18:53:21     59s]       cell areas       : b=291.021um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=291.021um^2
[07/15 18:53:21     59s]       cell capacitance : b=0.147pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.147pF
[07/15 18:53:21     59s]       sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[07/15 18:53:21     59s]       wire capacitance : top=0.000pF, trunk=0.062pF, leaf=0.601pF, total=0.663pF
[07/15 18:53:21     59s]       wire lengths     : top=0.000um, trunk=363.720um, leaf=3429.430um, total=3793.150um
[07/15 18:53:21     59s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1027.880um, total=1027.880um
[07/15 18:53:21     59s]     Clock DAG net violations after 'Improving clock tree routing': none
[07/15 18:53:21     59s]     Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
[07/15 18:53:21     59s]       Trunk : target=0.617ns count=1 avg=0.150ns sd=0.000ns min=0.150ns max=0.150ns {1 <= 0.370ns, 0 <= 0.494ns, 0 <= 0.555ns, 0 <= 0.586ns, 0 <= 0.617ns}
[07/15 18:53:21     59s]       Leaf  : target=0.617ns count=5 avg=0.251ns sd=0.037ns min=0.194ns max=0.296ns {5 <= 0.370ns, 0 <= 0.494ns, 0 <= 0.555ns, 0 <= 0.586ns, 0 <= 0.617ns}
[07/15 18:53:21     59s]     Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
[07/15 18:53:21     59s]        Bufs: BUJI3VX16: 4 
[07/15 18:53:21     59s]     Clock DAG hash after 'Improving clock tree routing': 12910155246740802170 4987574095549243046
[07/15 18:53:21     59s]     CTS services accumulated run-time stats after 'Improving clock tree routing':
[07/15 18:53:21     59s]       delay calculator: calls=6681, total_wall_time=0.238s, mean_wall_time=0.036ms
[07/15 18:53:21     59s]       legalizer: calls=92, total_wall_time=0.003s, mean_wall_time=0.029ms
[07/15 18:53:21     59s]       steiner router: calls=6550, total_wall_time=0.050s, mean_wall_time=0.008ms
[07/15 18:53:21     59s]     Primary reporting skew groups after 'Improving clock tree routing':
[07/15 18:53:21     59s]       skew_group CLK/functional_mode: insertion delay [min=0.315, max=0.375], skew [0.060 vs 0.285]
[07/15 18:53:21     59s]           min path sink: npg1_ON_count_reg[1]/C
[07/15 18:53:21     59s]           max path sink: npg1_phase_pause_ready_reg/C
[07/15 18:53:21     59s]     Skew group summary after 'Improving clock tree routing':
[07/15 18:53:21     59s]       skew_group CLK/functional_mode: insertion delay [min=0.315, max=0.375], skew [0.060 vs 0.285]
[07/15 18:53:21     59s]       skew_group SPI_CLK/functional_mode: insertion delay [min=0.006, max=0.035], skew [0.029 vs 0.285]
[07/15 18:53:21     59s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/15 18:53:21     59s]   Improving clock tree routing done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:53:21     59s]   Reducing clock tree power 1...
[07/15 18:53:21     59s]     Clock DAG hash before 'Reducing clock tree power 1': 12910155246740802170 4987574095549243046
[07/15 18:53:21     59s]     CTS services accumulated run-time stats before 'Reducing clock tree power 1':
[07/15 18:53:21     59s]       delay calculator: calls=6681, total_wall_time=0.238s, mean_wall_time=0.036ms
[07/15 18:53:21     59s]       legalizer: calls=92, total_wall_time=0.003s, mean_wall_time=0.029ms
[07/15 18:53:21     59s]       steiner router: calls=6550, total_wall_time=0.050s, mean_wall_time=0.008ms
[07/15 18:53:21     59s]     Resizing gates: 
[07/15 18:53:21     59s]     Legalizer releasing space for clock trees
[07/15 18:53:21     59s]     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[07/15 18:53:21     59s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:53:21     59s]     100% 
[07/15 18:53:21     59s]     Clock DAG stats after reducing clock tree power 1 iteration 1:
[07/15 18:53:21     59s]       cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
[07/15 18:53:21     59s]       sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[07/15 18:53:21     59s]       misc counts      : r=2, pp=0
[07/15 18:53:21     59s]       cell areas       : b=143.002um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=143.002um^2
[07/15 18:53:21     59s]       cell capacitance : b=0.066pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.066pF
[07/15 18:53:21     59s]       sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[07/15 18:53:21     59s]       wire capacitance : top=0.000pF, trunk=0.051pF, leaf=0.601pF, total=0.651pF
[07/15 18:53:21     59s]       wire lengths     : top=0.000um, trunk=294.280um, leaf=3429.200um, total=3723.480um
[07/15 18:53:21     59s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1027.880um, total=1027.880um
[07/15 18:53:21     59s]     Clock DAG net violations after reducing clock tree power 1 iteration 1: none
[07/15 18:53:21     59s]     Clock DAG primary half-corner transition distribution after reducing clock tree power 1 iteration 1:
[07/15 18:53:21     59s]       Trunk : target=0.617ns count=1 avg=0.100ns sd=0.000ns min=0.100ns max=0.100ns {1 <= 0.370ns, 0 <= 0.494ns, 0 <= 0.555ns, 0 <= 0.586ns, 0 <= 0.617ns}
[07/15 18:53:21     59s]       Leaf  : target=0.617ns count=5 avg=0.446ns sd=0.156ns min=0.194ns max=0.608ns {1 <= 0.370ns, 2 <= 0.494ns, 1 <= 0.555ns, 0 <= 0.586ns, 1 <= 0.617ns}
[07/15 18:53:21     59s]     Clock DAG library cell distribution after reducing clock tree power 1 iteration 1 {count}:
[07/15 18:53:21     59s]        Bufs: BUJI3VX8: 3 BUJI3VX6: 1 
[07/15 18:53:21     59s]     Clock DAG hash after reducing clock tree power 1 iteration 1: 6281615256309308306 11700372223584019446
[07/15 18:53:21     59s]     CTS services accumulated run-time stats after reducing clock tree power 1 iteration 1:
[07/15 18:53:21     59s]       delay calculator: calls=6738, total_wall_time=0.243s, mean_wall_time=0.036ms
[07/15 18:53:21     59s]       legalizer: calls=106, total_wall_time=0.003s, mean_wall_time=0.027ms
[07/15 18:53:21     59s]       steiner router: calls=6564, total_wall_time=0.052s, mean_wall_time=0.008ms
[07/15 18:53:21     59s]     Primary reporting skew groups after reducing clock tree power 1 iteration 1:
[07/15 18:53:21     59s]       skew_group CLK/functional_mode: insertion delay [min=0.483, max=0.566], skew [0.084 vs 0.285]
[07/15 18:53:21     59s]           min path sink: npg1_OFF_count_reg[6]/C
[07/15 18:53:21     59s]           max path sink: spi1_conf0_reg[7]/C
[07/15 18:53:21     59s]     Skew group summary after reducing clock tree power 1 iteration 1:
[07/15 18:53:21     59s]       skew_group CLK/functional_mode: insertion delay [min=0.483, max=0.566], skew [0.084 vs 0.285]
[07/15 18:53:21     59s]       skew_group SPI_CLK/functional_mode: insertion delay [min=0.006, max=0.035], skew [0.029 vs 0.285]
[07/15 18:53:21     59s]     Resizing gates: 
[07/15 18:53:21     59s]     Legalizer releasing space for clock trees
[07/15 18:53:21     59s]     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[07/15 18:53:21     59s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:53:21     59s]     100% 
[07/15 18:53:21     59s]     Clock DAG stats after 'Reducing clock tree power 1':
[07/15 18:53:21     59s]       cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
[07/15 18:53:21     59s]       sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[07/15 18:53:21     59s]       misc counts      : r=2, pp=0
[07/15 18:53:21     59s]       cell areas       : b=143.002um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=143.002um^2
[07/15 18:53:21     59s]       cell capacitance : b=0.066pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.066pF
[07/15 18:53:21     59s]       sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[07/15 18:53:21     59s]       wire capacitance : top=0.000pF, trunk=0.051pF, leaf=0.601pF, total=0.651pF
[07/15 18:53:21     59s]       wire lengths     : top=0.000um, trunk=294.280um, leaf=3429.200um, total=3723.480um
[07/15 18:53:21     59s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1027.880um, total=1027.880um
[07/15 18:53:21     59s]     Clock DAG net violations after 'Reducing clock tree power 1': none
[07/15 18:53:21     59s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
[07/15 18:53:21     59s]       Trunk : target=0.617ns count=1 avg=0.100ns sd=0.000ns min=0.100ns max=0.100ns {1 <= 0.370ns, 0 <= 0.494ns, 0 <= 0.555ns, 0 <= 0.586ns, 0 <= 0.617ns}
[07/15 18:53:21     59s]       Leaf  : target=0.617ns count=5 avg=0.446ns sd=0.156ns min=0.194ns max=0.608ns {1 <= 0.370ns, 2 <= 0.494ns, 1 <= 0.555ns, 0 <= 0.586ns, 1 <= 0.617ns}
[07/15 18:53:21     59s]     Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
[07/15 18:53:21     59s]        Bufs: BUJI3VX8: 3 BUJI3VX6: 1 
[07/15 18:53:21     59s]     Clock DAG hash after 'Reducing clock tree power 1': 6281615256309308306 11700372223584019446
[07/15 18:53:21     59s]     CTS services accumulated run-time stats after 'Reducing clock tree power 1':
[07/15 18:53:21     59s]       delay calculator: calls=6775, total_wall_time=0.247s, mean_wall_time=0.036ms
[07/15 18:53:21     59s]       legalizer: calls=116, total_wall_time=0.003s, mean_wall_time=0.026ms
[07/15 18:53:21     59s]       steiner router: calls=6572, total_wall_time=0.053s, mean_wall_time=0.008ms
[07/15 18:53:21     59s]     Primary reporting skew groups after 'Reducing clock tree power 1':
[07/15 18:53:21     59s]       skew_group CLK/functional_mode: insertion delay [min=0.483, max=0.566], skew [0.084 vs 0.285]
[07/15 18:53:21     59s]           min path sink: npg1_OFF_count_reg[6]/C
[07/15 18:53:21     59s]           max path sink: spi1_conf0_reg[7]/C
[07/15 18:53:21     59s]     Skew group summary after 'Reducing clock tree power 1':
[07/15 18:53:21     59s]       skew_group CLK/functional_mode: insertion delay [min=0.483, max=0.566], skew [0.084 vs 0.285]
[07/15 18:53:21     59s]       skew_group SPI_CLK/functional_mode: insertion delay [min=0.006, max=0.035], skew [0.029 vs 0.285]
[07/15 18:53:21     59s]     Legalizer API calls during this step: 24 succeeded with high effort: 24 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/15 18:53:21     59s]   Reducing clock tree power 1 done. (took cpu=0:00:00.1 real=0:00:00.1)
[07/15 18:53:21     59s]   Reducing clock tree power 2...
[07/15 18:53:21     59s]     Clock DAG hash before 'Reducing clock tree power 2': 6281615256309308306 11700372223584019446
[07/15 18:53:21     59s]     CTS services accumulated run-time stats before 'Reducing clock tree power 2':
[07/15 18:53:21     59s]       delay calculator: calls=6775, total_wall_time=0.247s, mean_wall_time=0.036ms
[07/15 18:53:21     59s]       legalizer: calls=116, total_wall_time=0.003s, mean_wall_time=0.026ms
[07/15 18:53:21     59s]       steiner router: calls=6572, total_wall_time=0.053s, mean_wall_time=0.008ms
[07/15 18:53:21     59s]     Path optimization required 0 stage delay updates 
[07/15 18:53:21     59s]     Clock DAG stats after 'Reducing clock tree power 2':
[07/15 18:53:21     59s]       cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
[07/15 18:53:21     59s]       sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[07/15 18:53:21     59s]       misc counts      : r=2, pp=0
[07/15 18:53:21     59s]       cell areas       : b=143.002um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=143.002um^2
[07/15 18:53:21     59s]       cell capacitance : b=0.066pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.066pF
[07/15 18:53:21     59s]       sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[07/15 18:53:21     59s]       wire capacitance : top=0.000pF, trunk=0.051pF, leaf=0.601pF, total=0.651pF
[07/15 18:53:21     59s]       wire lengths     : top=0.000um, trunk=294.280um, leaf=3429.200um, total=3723.480um
[07/15 18:53:21     59s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1027.880um, total=1027.880um
[07/15 18:53:21     59s]     Clock DAG net violations after 'Reducing clock tree power 2': none
[07/15 18:53:21     59s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
[07/15 18:53:21     59s]       Trunk : target=0.617ns count=1 avg=0.100ns sd=0.000ns min=0.100ns max=0.100ns {1 <= 0.370ns, 0 <= 0.494ns, 0 <= 0.555ns, 0 <= 0.586ns, 0 <= 0.617ns}
[07/15 18:53:21     59s]       Leaf  : target=0.617ns count=5 avg=0.446ns sd=0.156ns min=0.194ns max=0.608ns {1 <= 0.370ns, 2 <= 0.494ns, 1 <= 0.555ns, 0 <= 0.586ns, 1 <= 0.617ns}
[07/15 18:53:21     59s]     Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
[07/15 18:53:21     59s]        Bufs: BUJI3VX8: 3 BUJI3VX6: 1 
[07/15 18:53:21     59s]     Clock DAG hash after 'Reducing clock tree power 2': 6281615256309308306 11700372223584019446
[07/15 18:53:21     59s]     CTS services accumulated run-time stats after 'Reducing clock tree power 2':
[07/15 18:53:21     59s]       delay calculator: calls=6775, total_wall_time=0.247s, mean_wall_time=0.036ms
[07/15 18:53:21     59s]       legalizer: calls=116, total_wall_time=0.003s, mean_wall_time=0.026ms
[07/15 18:53:21     59s]       steiner router: calls=6572, total_wall_time=0.053s, mean_wall_time=0.008ms
[07/15 18:53:21     59s]     Primary reporting skew groups after 'Reducing clock tree power 2':
[07/15 18:53:21     59s]       skew_group CLK/functional_mode: insertion delay [min=0.483, max=0.566, avg=0.528, sd=0.029], skew [0.084 vs 0.285], 100% {0.483, 0.566} (wid=0.041 ws=0.033) (gid=0.535 gs=0.063)
[07/15 18:53:21     59s]           min path sink: npg1_OFF_count_reg[6]/C
[07/15 18:53:21     59s]           max path sink: spi1_conf0_reg[7]/C
[07/15 18:53:21     59s]     Skew group summary after 'Reducing clock tree power 2':
[07/15 18:53:21     59s]       skew_group CLK/functional_mode: insertion delay [min=0.483, max=0.566, avg=0.528, sd=0.029], skew [0.084 vs 0.285], 100% {0.483, 0.566} (wid=0.041 ws=0.033) (gid=0.535 gs=0.063)
[07/15 18:53:21     59s]       skew_group SPI_CLK/functional_mode: insertion delay [min=0.006, max=0.035, avg=0.027, sd=0.008], skew [0.029 vs 0.285], 100% {0.006, 0.035} (wid=0.035 ws=0.029) (gid=0.000 gs=0.000)
[07/15 18:53:21     59s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/15 18:53:21     59s]   Reducing clock tree power 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:53:21     59s]   Stage::Reducing Power done. (took cpu=0:00:00.1 real=0:00:00.1)
[07/15 18:53:21     59s]   Stage::Balancing...
[07/15 18:53:21     59s]   Approximately balancing fragments step...
[07/15 18:53:21     59s]     Clock DAG hash before 'Approximately balancing fragments step': 6281615256309308306 11700372223584019446
[07/15 18:53:21     59s]     CTS services accumulated run-time stats before 'Approximately balancing fragments step':
[07/15 18:53:21     59s]       delay calculator: calls=6775, total_wall_time=0.247s, mean_wall_time=0.036ms
[07/15 18:53:21     59s]       legalizer: calls=116, total_wall_time=0.003s, mean_wall_time=0.026ms
[07/15 18:53:21     59s]       steiner router: calls=6572, total_wall_time=0.053s, mean_wall_time=0.008ms
[07/15 18:53:21     59s]     Resolve constraints - Approximately balancing fragments...
[07/15 18:53:21     59s]     Resolving skew group constraints...
[07/15 18:53:21     59s]       Solving LP: 2 skew groups; 4 fragments, 4 fraglets and 5 vertices; 51 variables and 138 constraints; tolerance 1
[07/15 18:53:21     59s]     Resolving skew group constraints done.
[07/15 18:53:21     59s]     Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:53:21     59s]     Estimate delay to be added in balancing - Approximately balancing fragments...
[07/15 18:53:21     59s]     Trial balancer estimated the amount of delay to be added in balancing: 3.224ns
[07/15 18:53:21     59s]     Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:53:21     59s]     Approximately balancing fragments...
[07/15 18:53:21     59s]       Moving gates to improve sub-tree skew...
[07/15 18:53:21     59s]         Clock DAG hash before 'Moving gates to improve sub-tree skew': 6281615256309308306 11700372223584019446
[07/15 18:53:21     59s]         CTS services accumulated run-time stats before 'Moving gates to improve sub-tree skew':
[07/15 18:53:21     59s]           delay calculator: calls=6807, total_wall_time=0.248s, mean_wall_time=0.036ms
[07/15 18:53:21     59s]           legalizer: calls=116, total_wall_time=0.003s, mean_wall_time=0.026ms
[07/15 18:53:21     59s]           steiner router: calls=6604, total_wall_time=0.053s, mean_wall_time=0.008ms
[07/15 18:53:21     59s]         Tried: 7 Succeeded: 0
[07/15 18:53:21     59s]         Topology Tried: 0 Succeeded: 0
[07/15 18:53:21     59s]         0 Succeeded with SS ratio
[07/15 18:53:21     59s]         0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
[07/15 18:53:21     59s]         Total reducing skew: 0 Average reducing skew for 0 nets : 0
[07/15 18:53:21     59s]         Clock DAG stats after 'Moving gates to improve sub-tree skew':
[07/15 18:53:21     59s]           cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
[07/15 18:53:21     59s]           sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[07/15 18:53:21     59s]           misc counts      : r=2, pp=0
[07/15 18:53:21     59s]           cell areas       : b=143.002um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=143.002um^2
[07/15 18:53:21     59s]           cell capacitance : b=0.066pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.066pF
[07/15 18:53:21     59s]           sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[07/15 18:53:21     59s]           wire capacitance : top=0.000pF, trunk=0.051pF, leaf=0.601pF, total=0.651pF
[07/15 18:53:21     59s]           wire lengths     : top=0.000um, trunk=294.280um, leaf=3429.200um, total=3723.480um
[07/15 18:53:21     59s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1027.880um, total=1027.880um
[07/15 18:53:21     59s]         Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
[07/15 18:53:21     59s]         Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
[07/15 18:53:21     59s]           Trunk : target=0.617ns count=1 avg=0.100ns sd=0.000ns min=0.100ns max=0.100ns {1 <= 0.370ns, 0 <= 0.494ns, 0 <= 0.555ns, 0 <= 0.586ns, 0 <= 0.617ns}
[07/15 18:53:21     59s]           Leaf  : target=0.617ns count=5 avg=0.446ns sd=0.156ns min=0.194ns max=0.608ns {1 <= 0.370ns, 2 <= 0.494ns, 1 <= 0.555ns, 0 <= 0.586ns, 1 <= 0.617ns}
[07/15 18:53:21     59s]         Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
[07/15 18:53:21     59s]            Bufs: BUJI3VX8: 3 BUJI3VX6: 1 
[07/15 18:53:21     59s]         Clock DAG hash after 'Moving gates to improve sub-tree skew': 6281615256309308306 11700372223584019446
[07/15 18:53:21     59s]         CTS services accumulated run-time stats after 'Moving gates to improve sub-tree skew':
[07/15 18:53:21     59s]           delay calculator: calls=6807, total_wall_time=0.248s, mean_wall_time=0.036ms
[07/15 18:53:21     59s]           legalizer: calls=116, total_wall_time=0.003s, mean_wall_time=0.026ms
[07/15 18:53:21     59s]           steiner router: calls=6604, total_wall_time=0.053s, mean_wall_time=0.008ms
[07/15 18:53:21     59s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/15 18:53:21     59s]       Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:53:21     59s]       Approximately balancing fragments bottom up...
[07/15 18:53:21     59s]         Clock DAG hash before 'Approximately balancing fragments bottom up': 6281615256309308306 11700372223584019446
[07/15 18:53:21     59s]         CTS services accumulated run-time stats before 'Approximately balancing fragments bottom up':
[07/15 18:53:21     59s]           delay calculator: calls=6807, total_wall_time=0.248s, mean_wall_time=0.036ms
[07/15 18:53:21     59s]           legalizer: calls=116, total_wall_time=0.003s, mean_wall_time=0.026ms
[07/15 18:53:21     59s]           steiner router: calls=6604, total_wall_time=0.053s, mean_wall_time=0.008ms
[07/15 18:53:21     59s]         bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
[07/15 18:53:21     59s]         Clock DAG stats after 'Approximately balancing fragments bottom up':
[07/15 18:53:21     59s]           cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
[07/15 18:53:21     59s]           sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[07/15 18:53:21     59s]           misc counts      : r=2, pp=0
[07/15 18:53:21     59s]           cell areas       : b=143.002um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=143.002um^2
[07/15 18:53:21     59s]           cell capacitance : b=0.066pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.066pF
[07/15 18:53:21     59s]           sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[07/15 18:53:21     59s]           wire capacitance : top=0.000pF, trunk=0.051pF, leaf=0.601pF, total=0.651pF
[07/15 18:53:21     59s]           wire lengths     : top=0.000um, trunk=294.280um, leaf=3429.200um, total=3723.480um
[07/15 18:53:21     59s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1027.880um, total=1027.880um
[07/15 18:53:21     59s]         Clock DAG net violations after 'Approximately balancing fragments bottom up': none
[07/15 18:53:21     59s]         Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
[07/15 18:53:21     59s]           Trunk : target=0.617ns count=1 avg=0.100ns sd=0.000ns min=0.100ns max=0.100ns {1 <= 0.370ns, 0 <= 0.494ns, 0 <= 0.555ns, 0 <= 0.586ns, 0 <= 0.617ns}
[07/15 18:53:21     59s]           Leaf  : target=0.617ns count=5 avg=0.446ns sd=0.156ns min=0.194ns max=0.608ns {1 <= 0.370ns, 2 <= 0.494ns, 1 <= 0.555ns, 0 <= 0.586ns, 1 <= 0.617ns}
[07/15 18:53:21     59s]         Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
[07/15 18:53:21     59s]            Bufs: BUJI3VX8: 3 BUJI3VX6: 1 
[07/15 18:53:21     59s]         Clock DAG hash after 'Approximately balancing fragments bottom up': 6281615256309308306 11700372223584019446
[07/15 18:53:21     59s]         CTS services accumulated run-time stats after 'Approximately balancing fragments bottom up':
[07/15 18:53:21     59s]           delay calculator: calls=6830, total_wall_time=0.250s, mean_wall_time=0.037ms
[07/15 18:53:21     59s]           legalizer: calls=116, total_wall_time=0.003s, mean_wall_time=0.026ms
[07/15 18:53:21     59s]           steiner router: calls=6604, total_wall_time=0.053s, mean_wall_time=0.008ms
[07/15 18:53:21     59s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/15 18:53:21     59s]       Approximately balancing fragments bottom up done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:53:21     59s]       Approximately balancing fragments, wire and cell delays...
[07/15 18:53:21     59s]       Approximately balancing fragments, wire and cell delays, iteration 1...
[07/15 18:53:21     59s]         Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[07/15 18:53:21     59s]           cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
[07/15 18:53:21     59s]           sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[07/15 18:53:21     59s]           misc counts      : r=2, pp=0
[07/15 18:53:21     59s]           cell areas       : b=258.406um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=258.406um^2
[07/15 18:53:21     59s]           cell capacitance : b=0.110pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.110pF
[07/15 18:53:21     59s]           sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[07/15 18:53:21     59s]           wire capacitance : top=0.000pF, trunk=0.327pF, leaf=0.608pF, total=0.935pF
[07/15 18:53:21     59s]           wire lengths     : top=0.000um, trunk=2012.290um, leaf=3462.970um, total=5475.260um
[07/15 18:53:21     59s]           hp wire lengths  : top=0.000um, trunk=1556.800um, leaf=1353.520um, total=2910.320um
[07/15 18:53:21     59s]         Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
[07/15 18:53:21     59s]         Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
[07/15 18:53:21     59s]           Trunk : target=0.617ns count=8 avg=0.303ns sd=0.200ns min=0.050ns max=0.572ns {4 <= 0.370ns, 2 <= 0.494ns, 1 <= 0.555ns, 1 <= 0.586ns, 0 <= 0.617ns}
[07/15 18:53:21     59s]           Leaf  : target=0.617ns count=5 avg=0.532ns sd=0.081ns min=0.450ns max=0.614ns {0 <= 0.370ns, 2 <= 0.494ns, 1 <= 0.555ns, 0 <= 0.586ns, 2 <= 0.617ns}
[07/15 18:53:21     59s]         Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
[07/15 18:53:21     59s]            Bufs: BUJI3VX8: 3 BUJI3VX6: 1 BUJI3VX4: 2 BUJI3VX2: 1 BUJI3VX1: 4 
[07/15 18:53:21     59s]         Clock DAG hash after Approximately balancing fragments, wire and cell delays, iteration 1: 13757649131616145282 10182104775366004798
[07/15 18:53:21     59s]         CTS services accumulated run-time stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[07/15 18:53:21     59s]           delay calculator: calls=7917, total_wall_time=0.310s, mean_wall_time=0.039ms
[07/15 18:53:21     59s]           legalizer: calls=511, total_wall_time=0.008s, mean_wall_time=0.016ms
[07/15 18:53:21     59s]           steiner router: calls=7370, total_wall_time=0.084s, mean_wall_time=0.011ms
[07/15 18:53:21     59s]       Approximately balancing fragments, wire and cell delays, iteration 1 done.
[07/15 18:53:21     59s]       Approximately balancing fragments, wire and cell delays, iteration 2...
[07/15 18:53:21     59s]         Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 2:
[07/15 18:53:21     59s]           cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
[07/15 18:53:21     59s]           sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[07/15 18:53:21     59s]           misc counts      : r=2, pp=0
[07/15 18:53:21     59s]           cell areas       : b=258.406um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=258.406um^2
[07/15 18:53:21     59s]           cell capacitance : b=0.110pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.110pF
[07/15 18:53:21     59s]           sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[07/15 18:53:21     59s]           wire capacitance : top=0.000pF, trunk=0.327pF, leaf=0.608pF, total=0.935pF
[07/15 18:53:21     59s]           wire lengths     : top=0.000um, trunk=2012.290um, leaf=3462.970um, total=5475.260um
[07/15 18:53:21     59s]           hp wire lengths  : top=0.000um, trunk=1556.800um, leaf=1353.520um, total=2910.320um
[07/15 18:53:21     59s]         Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 2: none
[07/15 18:53:21     59s]         Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 2:
[07/15 18:53:21     59s]           Trunk : target=0.617ns count=8 avg=0.303ns sd=0.200ns min=0.050ns max=0.572ns {4 <= 0.370ns, 2 <= 0.494ns, 1 <= 0.555ns, 1 <= 0.586ns, 0 <= 0.617ns}
[07/15 18:53:21     59s]           Leaf  : target=0.617ns count=5 avg=0.532ns sd=0.081ns min=0.450ns max=0.614ns {0 <= 0.370ns, 2 <= 0.494ns, 1 <= 0.555ns, 0 <= 0.586ns, 2 <= 0.617ns}
[07/15 18:53:21     59s]         Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 2 {count}:
[07/15 18:53:21     59s]            Bufs: BUJI3VX8: 3 BUJI3VX6: 1 BUJI3VX4: 2 BUJI3VX2: 1 BUJI3VX1: 4 
[07/15 18:53:21     59s]         Clock DAG hash after Approximately balancing fragments, wire and cell delays, iteration 2: 13757649131616145282 10182104775366004798
[07/15 18:53:21     59s]         CTS services accumulated run-time stats after Approximately balancing fragments, wire and cell delays, iteration 2:
[07/15 18:53:21     59s]           delay calculator: calls=7917, total_wall_time=0.310s, mean_wall_time=0.039ms
[07/15 18:53:21     59s]           legalizer: calls=511, total_wall_time=0.008s, mean_wall_time=0.016ms
[07/15 18:53:21     59s]           steiner router: calls=7370, total_wall_time=0.084s, mean_wall_time=0.011ms
[07/15 18:53:21     59s]       Approximately balancing fragments, wire and cell delays, iteration 2 done.
[07/15 18:53:21     59s]       Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.4 real=0:00:00.4)
[07/15 18:53:21     59s]     Approximately balancing fragments done.
[07/15 18:53:21     59s]     Clock DAG stats after 'Approximately balancing fragments step':
[07/15 18:53:21     59s]       cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
[07/15 18:53:21     59s]       sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[07/15 18:53:21     59s]       misc counts      : r=2, pp=0
[07/15 18:53:21     59s]       cell areas       : b=258.406um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=258.406um^2
[07/15 18:53:21     59s]       cell capacitance : b=0.110pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.110pF
[07/15 18:53:21     59s]       sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[07/15 18:53:21     59s]       wire capacitance : top=0.000pF, trunk=0.327pF, leaf=0.608pF, total=0.935pF
[07/15 18:53:21     59s]       wire lengths     : top=0.000um, trunk=2012.290um, leaf=3462.970um, total=5475.260um
[07/15 18:53:21     59s]       hp wire lengths  : top=0.000um, trunk=1556.800um, leaf=1353.520um, total=2910.320um
[07/15 18:53:21     59s]     Clock DAG net violations after 'Approximately balancing fragments step': none
[07/15 18:53:21     59s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
[07/15 18:53:21     59s]       Trunk : target=0.617ns count=8 avg=0.303ns sd=0.200ns min=0.050ns max=0.572ns {4 <= 0.370ns, 2 <= 0.494ns, 1 <= 0.555ns, 1 <= 0.586ns, 0 <= 0.617ns}
[07/15 18:53:21     59s]       Leaf  : target=0.617ns count=5 avg=0.532ns sd=0.081ns min=0.450ns max=0.614ns {0 <= 0.370ns, 2 <= 0.494ns, 1 <= 0.555ns, 0 <= 0.586ns, 2 <= 0.617ns}
[07/15 18:53:21     59s]     Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
[07/15 18:53:21     59s]        Bufs: BUJI3VX8: 3 BUJI3VX6: 1 BUJI3VX4: 2 BUJI3VX2: 1 BUJI3VX1: 4 
[07/15 18:53:21     59s]     Clock DAG hash after 'Approximately balancing fragments step': 13757649131616145282 10182104775366004798
[07/15 18:53:21     59s]     CTS services accumulated run-time stats after 'Approximately balancing fragments step':
[07/15 18:53:21     59s]       delay calculator: calls=7917, total_wall_time=0.310s, mean_wall_time=0.039ms
[07/15 18:53:21     59s]       legalizer: calls=511, total_wall_time=0.008s, mean_wall_time=0.016ms
[07/15 18:53:21     59s]       steiner router: calls=7370, total_wall_time=0.084s, mean_wall_time=0.011ms
[07/15 18:53:21     59s]     Legalizer API calls during this step: 395 succeeded with high effort: 395 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/15 18:53:21     59s]   Approximately balancing fragments step done. (took cpu=0:00:00.5 real=0:00:00.5)
[07/15 18:53:21     59s]   Clock DAG stats after Approximately balancing fragments:
[07/15 18:53:21     59s]     cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
[07/15 18:53:21     59s]     sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[07/15 18:53:21     59s]     misc counts      : r=2, pp=0
[07/15 18:53:21     59s]     cell areas       : b=258.406um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=258.406um^2
[07/15 18:53:21     59s]     cell capacitance : b=0.110pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.110pF
[07/15 18:53:21     59s]     sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[07/15 18:53:21     59s]     wire capacitance : top=0.000pF, trunk=0.327pF, leaf=0.608pF, total=0.935pF
[07/15 18:53:21     59s]     wire lengths     : top=0.000um, trunk=2012.290um, leaf=3462.970um, total=5475.260um
[07/15 18:53:21     59s]     hp wire lengths  : top=0.000um, trunk=1556.800um, leaf=1353.520um, total=2910.320um
[07/15 18:53:21     59s]   Clock DAG net violations after Approximately balancing fragments: none
[07/15 18:53:21     59s]   Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
[07/15 18:53:21     59s]     Trunk : target=0.617ns count=8 avg=0.303ns sd=0.200ns min=0.050ns max=0.572ns {4 <= 0.370ns, 2 <= 0.494ns, 1 <= 0.555ns, 1 <= 0.586ns, 0 <= 0.617ns}
[07/15 18:53:21     59s]     Leaf  : target=0.617ns count=5 avg=0.532ns sd=0.081ns min=0.450ns max=0.614ns {0 <= 0.370ns, 2 <= 0.494ns, 1 <= 0.555ns, 0 <= 0.586ns, 2 <= 0.617ns}
[07/15 18:53:21     59s]   Clock DAG library cell distribution after Approximately balancing fragments {count}:
[07/15 18:53:21     59s]      Bufs: BUJI3VX8: 3 BUJI3VX6: 1 BUJI3VX4: 2 BUJI3VX2: 1 BUJI3VX1: 4 
[07/15 18:53:21     59s]   Clock DAG hash after Approximately balancing fragments: 13757649131616145282 10182104775366004798
[07/15 18:53:21     59s]   CTS services accumulated run-time stats after Approximately balancing fragments:
[07/15 18:53:21     59s]     delay calculator: calls=7917, total_wall_time=0.310s, mean_wall_time=0.039ms
[07/15 18:53:21     59s]     legalizer: calls=511, total_wall_time=0.008s, mean_wall_time=0.016ms
[07/15 18:53:21     59s]     steiner router: calls=7370, total_wall_time=0.084s, mean_wall_time=0.011ms
[07/15 18:53:21     59s]   Primary reporting skew groups after Approximately balancing fragments:
[07/15 18:53:21     59s]     skew_group CLK/functional_mode: insertion delay [min=1.928, max=2.006], skew [0.078 vs 0.285]
[07/15 18:53:21     59s]         min path sink: npg1_OFF_count_reg[6]/C
[07/15 18:53:21     59s]         max path sink: npg1_phase_pause_ready_reg/C
[07/15 18:53:21     59s]   Skew group summary after Approximately balancing fragments:
[07/15 18:53:21     59s]     skew_group CLK/functional_mode: insertion delay [min=1.928, max=2.006], skew [0.078 vs 0.285]
[07/15 18:53:21     59s]     skew_group SPI_CLK/functional_mode: insertion delay [min=1.959, max=1.978], skew [0.019 vs 0.285]
[07/15 18:53:21     59s]   Improving fragments clock skew...
[07/15 18:53:21     59s]     Clock DAG hash before 'Improving fragments clock skew': 13757649131616145282 10182104775366004798
[07/15 18:53:21     59s]     CTS services accumulated run-time stats before 'Improving fragments clock skew':
[07/15 18:53:21     59s]       delay calculator: calls=7917, total_wall_time=0.310s, mean_wall_time=0.039ms
[07/15 18:53:21     59s]       legalizer: calls=511, total_wall_time=0.008s, mean_wall_time=0.016ms
[07/15 18:53:21     59s]       steiner router: calls=7370, total_wall_time=0.084s, mean_wall_time=0.011ms
[07/15 18:53:21     59s]     Clock DAG stats after 'Improving fragments clock skew':
[07/15 18:53:21     59s]       cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
[07/15 18:53:21     59s]       sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[07/15 18:53:21     59s]       misc counts      : r=2, pp=0
[07/15 18:53:21     59s]       cell areas       : b=258.406um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=258.406um^2
[07/15 18:53:21     59s]       cell capacitance : b=0.110pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.110pF
[07/15 18:53:21     59s]       sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[07/15 18:53:21     59s]       wire capacitance : top=0.000pF, trunk=0.327pF, leaf=0.608pF, total=0.935pF
[07/15 18:53:21     59s]       wire lengths     : top=0.000um, trunk=2012.290um, leaf=3462.970um, total=5475.260um
[07/15 18:53:21     59s]       hp wire lengths  : top=0.000um, trunk=1556.800um, leaf=1353.520um, total=2910.320um
[07/15 18:53:21     59s]     Clock DAG net violations after 'Improving fragments clock skew': none
[07/15 18:53:21     59s]     Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
[07/15 18:53:21     59s]       Trunk : target=0.617ns count=8 avg=0.303ns sd=0.200ns min=0.050ns max=0.572ns {4 <= 0.370ns, 2 <= 0.494ns, 1 <= 0.555ns, 1 <= 0.586ns, 0 <= 0.617ns}
[07/15 18:53:21     59s]       Leaf  : target=0.617ns count=5 avg=0.532ns sd=0.081ns min=0.450ns max=0.614ns {0 <= 0.370ns, 2 <= 0.494ns, 1 <= 0.555ns, 0 <= 0.586ns, 2 <= 0.617ns}
[07/15 18:53:21     59s]     Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
[07/15 18:53:21     59s]        Bufs: BUJI3VX8: 3 BUJI3VX6: 1 BUJI3VX4: 2 BUJI3VX2: 1 BUJI3VX1: 4 
[07/15 18:53:21     59s]     Clock DAG hash after 'Improving fragments clock skew': 13757649131616145282 10182104775366004798
[07/15 18:53:21     59s]     CTS services accumulated run-time stats after 'Improving fragments clock skew':
[07/15 18:53:21     59s]       delay calculator: calls=7917, total_wall_time=0.310s, mean_wall_time=0.039ms
[07/15 18:53:21     59s]       legalizer: calls=511, total_wall_time=0.008s, mean_wall_time=0.016ms
[07/15 18:53:21     59s]       steiner router: calls=7370, total_wall_time=0.084s, mean_wall_time=0.011ms
[07/15 18:53:21     59s]     Primary reporting skew groups after 'Improving fragments clock skew':
[07/15 18:53:21     59s]       skew_group CLK/functional_mode: insertion delay [min=1.928, max=2.006], skew [0.078 vs 0.285]
[07/15 18:53:21     59s]           min path sink: npg1_OFF_count_reg[6]/C
[07/15 18:53:21     59s]           max path sink: npg1_phase_pause_ready_reg/C
[07/15 18:53:21     59s]     Skew group summary after 'Improving fragments clock skew':
[07/15 18:53:21     59s]       skew_group CLK/functional_mode: insertion delay [min=1.928, max=2.006], skew [0.078 vs 0.285]
[07/15 18:53:21     59s]       skew_group SPI_CLK/functional_mode: insertion delay [min=1.959, max=1.978], skew [0.019 vs 0.285]
[07/15 18:53:21     59s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/15 18:53:21     59s]   Improving fragments clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:53:21     59s]   Approximately balancing step...
[07/15 18:53:21     59s]     Clock DAG hash before 'Approximately balancing step': 13757649131616145282 10182104775366004798
[07/15 18:53:21     59s]     CTS services accumulated run-time stats before 'Approximately balancing step':
[07/15 18:53:21     59s]       delay calculator: calls=7917, total_wall_time=0.310s, mean_wall_time=0.039ms
[07/15 18:53:21     59s]       legalizer: calls=511, total_wall_time=0.008s, mean_wall_time=0.016ms
[07/15 18:53:21     59s]       steiner router: calls=7370, total_wall_time=0.084s, mean_wall_time=0.011ms
[07/15 18:53:21     59s]     Resolve constraints - Approximately balancing...
[07/15 18:53:21     59s]     Resolving skew group constraints...
[07/15 18:53:21     59s]       Solving LP: 2 skew groups; 4 fragments, 4 fraglets and 5 vertices; 51 variables and 138 constraints; tolerance 1
[07/15 18:53:21     59s]     Resolving skew group constraints done.
[07/15 18:53:21     59s]     Resolve constraints - Approximately balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:53:21     59s]     Approximately balancing...
[07/15 18:53:21     59s]       Approximately balancing, wire and cell delays...
[07/15 18:53:21     59s]       Approximately balancing, wire and cell delays, iteration 1...
[07/15 18:53:21     59s]         Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
[07/15 18:53:21     59s]           cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
[07/15 18:53:21     59s]           sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[07/15 18:53:21     59s]           misc counts      : r=2, pp=0
[07/15 18:53:21     59s]           cell areas       : b=258.406um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=258.406um^2
[07/15 18:53:21     59s]           cell capacitance : b=0.110pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.110pF
[07/15 18:53:21     59s]           sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[07/15 18:53:21     59s]           wire capacitance : top=0.000pF, trunk=0.327pF, leaf=0.608pF, total=0.935pF
[07/15 18:53:21     59s]           wire lengths     : top=0.000um, trunk=2012.290um, leaf=3462.970um, total=5475.260um
[07/15 18:53:21     59s]           hp wire lengths  : top=0.000um, trunk=1556.800um, leaf=1353.520um, total=2910.320um
[07/15 18:53:21     59s]         Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
[07/15 18:53:21     59s]         Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
[07/15 18:53:21     59s]           Trunk : target=0.617ns count=8 avg=0.303ns sd=0.200ns min=0.050ns max=0.572ns {4 <= 0.370ns, 2 <= 0.494ns, 1 <= 0.555ns, 1 <= 0.586ns, 0 <= 0.617ns}
[07/15 18:53:21     59s]           Leaf  : target=0.617ns count=5 avg=0.532ns sd=0.081ns min=0.450ns max=0.614ns {0 <= 0.370ns, 2 <= 0.494ns, 1 <= 0.555ns, 0 <= 0.586ns, 2 <= 0.617ns}
[07/15 18:53:21     59s]         Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
[07/15 18:53:21     59s]            Bufs: BUJI3VX8: 3 BUJI3VX6: 1 BUJI3VX4: 2 BUJI3VX2: 1 BUJI3VX1: 4 
[07/15 18:53:21     59s]         Clock DAG hash after Approximately balancing, wire and cell delays, iteration 1: 13757649131616145282 10182104775366004798
[07/15 18:53:21     59s]         CTS services accumulated run-time stats after Approximately balancing, wire and cell delays, iteration 1:
[07/15 18:53:21     59s]           delay calculator: calls=7917, total_wall_time=0.310s, mean_wall_time=0.039ms
[07/15 18:53:21     59s]           legalizer: calls=511, total_wall_time=0.008s, mean_wall_time=0.016ms
[07/15 18:53:21     59s]           steiner router: calls=7370, total_wall_time=0.084s, mean_wall_time=0.011ms
[07/15 18:53:21     59s]       Approximately balancing, wire and cell delays, iteration 1 done.
[07/15 18:53:21     59s]       Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:53:21     59s]     Approximately balancing done.
[07/15 18:53:21     59s]     Clock DAG stats after 'Approximately balancing step':
[07/15 18:53:21     59s]       cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
[07/15 18:53:21     59s]       sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[07/15 18:53:21     59s]       misc counts      : r=2, pp=0
[07/15 18:53:21     59s]       cell areas       : b=258.406um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=258.406um^2
[07/15 18:53:21     59s]       cell capacitance : b=0.110pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.110pF
[07/15 18:53:21     59s]       sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[07/15 18:53:21     59s]       wire capacitance : top=0.000pF, trunk=0.327pF, leaf=0.608pF, total=0.935pF
[07/15 18:53:21     59s]       wire lengths     : top=0.000um, trunk=2012.290um, leaf=3462.970um, total=5475.260um
[07/15 18:53:21     59s]       hp wire lengths  : top=0.000um, trunk=1556.800um, leaf=1353.520um, total=2910.320um
[07/15 18:53:21     59s]     Clock DAG net violations after 'Approximately balancing step': none
[07/15 18:53:21     59s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
[07/15 18:53:21     59s]       Trunk : target=0.617ns count=8 avg=0.303ns sd=0.200ns min=0.050ns max=0.572ns {4 <= 0.370ns, 2 <= 0.494ns, 1 <= 0.555ns, 1 <= 0.586ns, 0 <= 0.617ns}
[07/15 18:53:21     59s]       Leaf  : target=0.617ns count=5 avg=0.532ns sd=0.081ns min=0.450ns max=0.614ns {0 <= 0.370ns, 2 <= 0.494ns, 1 <= 0.555ns, 0 <= 0.586ns, 2 <= 0.617ns}
[07/15 18:53:21     59s]     Clock DAG library cell distribution after 'Approximately balancing step' {count}:
[07/15 18:53:21     59s]        Bufs: BUJI3VX8: 3 BUJI3VX6: 1 BUJI3VX4: 2 BUJI3VX2: 1 BUJI3VX1: 4 
[07/15 18:53:21     59s]     Clock DAG hash after 'Approximately balancing step': 13757649131616145282 10182104775366004798
[07/15 18:53:21     59s]     CTS services accumulated run-time stats after 'Approximately balancing step':
[07/15 18:53:21     59s]       delay calculator: calls=7917, total_wall_time=0.310s, mean_wall_time=0.039ms
[07/15 18:53:21     59s]       legalizer: calls=511, total_wall_time=0.008s, mean_wall_time=0.016ms
[07/15 18:53:21     59s]       steiner router: calls=7370, total_wall_time=0.084s, mean_wall_time=0.011ms
[07/15 18:53:21     59s]     Primary reporting skew groups after 'Approximately balancing step':
[07/15 18:53:21     59s]       skew_group CLK/functional_mode: insertion delay [min=1.928, max=2.006], skew [0.078 vs 0.285]
[07/15 18:53:21     59s]           min path sink: npg1_OFF_count_reg[6]/C
[07/15 18:53:21     59s]           max path sink: npg1_phase_pause_ready_reg/C
[07/15 18:53:21     59s]     Skew group summary after 'Approximately balancing step':
[07/15 18:53:21     59s]       skew_group CLK/functional_mode: insertion delay [min=1.928, max=2.006], skew [0.078 vs 0.285]
[07/15 18:53:21     59s]       skew_group SPI_CLK/functional_mode: insertion delay [min=1.959, max=1.978], skew [0.019 vs 0.285]
[07/15 18:53:21     59s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/15 18:53:21     59s]   Approximately balancing step done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:53:21     59s]   Fixing clock tree overload...
[07/15 18:53:21     59s]     Clock DAG hash before 'Fixing clock tree overload': 13757649131616145282 10182104775366004798
[07/15 18:53:21     59s]     CTS services accumulated run-time stats before 'Fixing clock tree overload':
[07/15 18:53:21     59s]       delay calculator: calls=7917, total_wall_time=0.310s, mean_wall_time=0.039ms
[07/15 18:53:21     59s]       legalizer: calls=511, total_wall_time=0.008s, mean_wall_time=0.016ms
[07/15 18:53:21     59s]       steiner router: calls=7370, total_wall_time=0.084s, mean_wall_time=0.011ms
[07/15 18:53:21     59s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[07/15 18:53:21     59s]     Clock DAG stats after 'Fixing clock tree overload':
[07/15 18:53:21     59s]       cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
[07/15 18:53:21     59s]       sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[07/15 18:53:21     59s]       misc counts      : r=2, pp=0
[07/15 18:53:21     59s]       cell areas       : b=258.406um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=258.406um^2
[07/15 18:53:21     59s]       cell capacitance : b=0.110pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.110pF
[07/15 18:53:21     59s]       sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[07/15 18:53:21     59s]       wire capacitance : top=0.000pF, trunk=0.327pF, leaf=0.608pF, total=0.935pF
[07/15 18:53:21     59s]       wire lengths     : top=0.000um, trunk=2012.290um, leaf=3462.970um, total=5475.260um
[07/15 18:53:21     59s]       hp wire lengths  : top=0.000um, trunk=1556.800um, leaf=1353.520um, total=2910.320um
[07/15 18:53:21     59s]     Clock DAG net violations after 'Fixing clock tree overload': none
[07/15 18:53:21     59s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
[07/15 18:53:21     59s]       Trunk : target=0.617ns count=8 avg=0.303ns sd=0.200ns min=0.050ns max=0.572ns {4 <= 0.370ns, 2 <= 0.494ns, 1 <= 0.555ns, 1 <= 0.586ns, 0 <= 0.617ns}
[07/15 18:53:21     59s]       Leaf  : target=0.617ns count=5 avg=0.532ns sd=0.081ns min=0.450ns max=0.614ns {0 <= 0.370ns, 2 <= 0.494ns, 1 <= 0.555ns, 0 <= 0.586ns, 2 <= 0.617ns}
[07/15 18:53:21     59s]     Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
[07/15 18:53:21     59s]        Bufs: BUJI3VX8: 3 BUJI3VX6: 1 BUJI3VX4: 2 BUJI3VX2: 1 BUJI3VX1: 4 
[07/15 18:53:21     59s]     Clock DAG hash after 'Fixing clock tree overload': 13757649131616145282 10182104775366004798
[07/15 18:53:21     59s]     CTS services accumulated run-time stats after 'Fixing clock tree overload':
[07/15 18:53:21     59s]       delay calculator: calls=7917, total_wall_time=0.310s, mean_wall_time=0.039ms
[07/15 18:53:21     59s]       legalizer: calls=511, total_wall_time=0.008s, mean_wall_time=0.016ms
[07/15 18:53:21     59s]       steiner router: calls=7370, total_wall_time=0.084s, mean_wall_time=0.011ms
[07/15 18:53:21     59s]     Primary reporting skew groups after 'Fixing clock tree overload':
[07/15 18:53:21     59s]       skew_group CLK/functional_mode: insertion delay [min=1.928, max=2.006], skew [0.078 vs 0.285]
[07/15 18:53:21     59s]           min path sink: npg1_OFF_count_reg[6]/C
[07/15 18:53:21     59s]           max path sink: npg1_phase_pause_ready_reg/C
[07/15 18:53:21     59s]     Skew group summary after 'Fixing clock tree overload':
[07/15 18:53:21     59s]       skew_group CLK/functional_mode: insertion delay [min=1.928, max=2.006], skew [0.078 vs 0.285]
[07/15 18:53:21     59s]       skew_group SPI_CLK/functional_mode: insertion delay [min=1.959, max=1.978], skew [0.019 vs 0.285]
[07/15 18:53:21     59s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/15 18:53:21     59s]   Fixing clock tree overload done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:53:21     59s]   Approximately balancing paths...
[07/15 18:53:21     59s]     Clock DAG hash before 'Approximately balancing paths': 13757649131616145282 10182104775366004798
[07/15 18:53:21     59s]     CTS services accumulated run-time stats before 'Approximately balancing paths':
[07/15 18:53:21     59s]       delay calculator: calls=7917, total_wall_time=0.310s, mean_wall_time=0.039ms
[07/15 18:53:21     59s]       legalizer: calls=511, total_wall_time=0.008s, mean_wall_time=0.016ms
[07/15 18:53:21     59s]       steiner router: calls=7370, total_wall_time=0.084s, mean_wall_time=0.011ms
[07/15 18:53:21     59s]     Added 0 buffers.
[07/15 18:53:21     59s]     Clock DAG stats after 'Approximately balancing paths':
[07/15 18:53:21     59s]       cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
[07/15 18:53:21     59s]       sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[07/15 18:53:21     59s]       misc counts      : r=2, pp=0
[07/15 18:53:21     59s]       cell areas       : b=258.406um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=258.406um^2
[07/15 18:53:21     59s]       cell capacitance : b=0.110pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.110pF
[07/15 18:53:21     59s]       sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[07/15 18:53:21     59s]       wire capacitance : top=0.000pF, trunk=0.327pF, leaf=0.608pF, total=0.935pF
[07/15 18:53:21     59s]       wire lengths     : top=0.000um, trunk=2012.290um, leaf=3462.970um, total=5475.260um
[07/15 18:53:21     59s]       hp wire lengths  : top=0.000um, trunk=1556.800um, leaf=1353.520um, total=2910.320um
[07/15 18:53:21     59s]     Clock DAG net violations after 'Approximately balancing paths': none
[07/15 18:53:21     59s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
[07/15 18:53:21     59s]       Trunk : target=0.617ns count=8 avg=0.303ns sd=0.200ns min=0.050ns max=0.572ns {4 <= 0.370ns, 2 <= 0.494ns, 1 <= 0.555ns, 1 <= 0.586ns, 0 <= 0.617ns}
[07/15 18:53:21     59s]       Leaf  : target=0.617ns count=5 avg=0.532ns sd=0.081ns min=0.450ns max=0.614ns {0 <= 0.370ns, 2 <= 0.494ns, 1 <= 0.555ns, 0 <= 0.586ns, 2 <= 0.617ns}
[07/15 18:53:21     59s]     Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
[07/15 18:53:21     59s]        Bufs: BUJI3VX8: 3 BUJI3VX6: 1 BUJI3VX4: 2 BUJI3VX2: 1 BUJI3VX1: 4 
[07/15 18:53:21     59s]     Clock DAG hash after 'Approximately balancing paths': 13757649131616145282 10182104775366004798
[07/15 18:53:21     59s]     CTS services accumulated run-time stats after 'Approximately balancing paths':
[07/15 18:53:21     59s]       delay calculator: calls=7917, total_wall_time=0.310s, mean_wall_time=0.039ms
[07/15 18:53:21     59s]       legalizer: calls=511, total_wall_time=0.008s, mean_wall_time=0.016ms
[07/15 18:53:21     59s]       steiner router: calls=7370, total_wall_time=0.084s, mean_wall_time=0.011ms
[07/15 18:53:21     59s]     Primary reporting skew groups after 'Approximately balancing paths':
[07/15 18:53:21     59s]       skew_group CLK/functional_mode: insertion delay [min=1.928, max=2.006, avg=1.969, sd=0.026], skew [0.078 vs 0.285], 100% {1.928, 2.006} (wid=0.054 ws=0.033) (gid=1.967 gs=0.062)
[07/15 18:53:21     59s]           min path sink: npg1_OFF_count_reg[6]/C
[07/15 18:53:21     59s]           max path sink: npg1_phase_pause_ready_reg/C
[07/15 18:53:21     59s]     Skew group summary after 'Approximately balancing paths':
[07/15 18:53:21     59s]       skew_group CLK/functional_mode: insertion delay [min=1.928, max=2.006, avg=1.969, sd=0.026], skew [0.078 vs 0.285], 100% {1.928, 2.006} (wid=0.054 ws=0.033) (gid=1.967 gs=0.062)
[07/15 18:53:21     59s]       skew_group SPI_CLK/functional_mode: insertion delay [min=1.959, max=1.978, avg=1.970, sd=0.006], skew [0.019 vs 0.285], 100% {1.959, 1.978} (wid=0.041 ws=0.019) (gid=1.937 gs=0.000)
[07/15 18:53:21     59s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/15 18:53:21     59s]   Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:53:21     59s]   Stage::Balancing done. (took cpu=0:00:00.5 real=0:00:00.5)
[07/15 18:53:21     59s]   Stage::Polishing...
[07/15 18:53:21     59s]   Clock tree timing engine global stage delay update for slow_corner:setup.late...
[07/15 18:53:21     59s]   Clock tree timing engine global stage delay update for slow_corner:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:53:21     59s]   Clock DAG stats before polishing:
[07/15 18:53:21     59s]     cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
[07/15 18:53:21     59s]     sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[07/15 18:53:21     59s]     misc counts      : r=2, pp=0
[07/15 18:53:21     59s]     cell areas       : b=258.406um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=258.406um^2
[07/15 18:53:21     59s]     cell capacitance : b=0.110pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.110pF
[07/15 18:53:21     59s]     sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[07/15 18:53:21     59s]     wire capacitance : top=0.000pF, trunk=0.327pF, leaf=0.608pF, total=0.935pF
[07/15 18:53:21     59s]     wire lengths     : top=0.000um, trunk=2012.290um, leaf=3462.970um, total=5475.260um
[07/15 18:53:21     59s]     hp wire lengths  : top=0.000um, trunk=1556.800um, leaf=1353.520um, total=2910.320um
[07/15 18:53:21     59s]   Clock DAG net violations before polishing: none
[07/15 18:53:21     59s]   Clock DAG primary half-corner transition distribution before polishing:
[07/15 18:53:21     59s]     Trunk : target=0.617ns count=8 avg=0.303ns sd=0.200ns min=0.050ns max=0.572ns {4 <= 0.370ns, 2 <= 0.494ns, 1 <= 0.555ns, 1 <= 0.586ns, 0 <= 0.617ns}
[07/15 18:53:21     59s]     Leaf  : target=0.617ns count=5 avg=0.532ns sd=0.081ns min=0.450ns max=0.614ns {0 <= 0.370ns, 2 <= 0.494ns, 1 <= 0.555ns, 0 <= 0.586ns, 2 <= 0.617ns}
[07/15 18:53:21     59s]   Clock DAG library cell distribution before polishing {count}:
[07/15 18:53:21     59s]      Bufs: BUJI3VX8: 3 BUJI3VX6: 1 BUJI3VX4: 2 BUJI3VX2: 1 BUJI3VX1: 4 
[07/15 18:53:21     59s]   Clock DAG hash before polishing: 13757649131616145282 10182104775366004798
[07/15 18:53:21     59s]   CTS services accumulated run-time stats before polishing:
[07/15 18:53:21     59s]     delay calculator: calls=7930, total_wall_time=0.311s, mean_wall_time=0.039ms
[07/15 18:53:21     59s]     legalizer: calls=511, total_wall_time=0.008s, mean_wall_time=0.016ms
[07/15 18:53:21     59s]     steiner router: calls=7383, total_wall_time=0.085s, mean_wall_time=0.012ms
[07/15 18:53:21     59s]   Primary reporting skew groups before polishing:
[07/15 18:53:21     59s]     skew_group CLK/functional_mode: insertion delay [min=1.928, max=2.006], skew [0.078 vs 0.285]
[07/15 18:53:21     60s]         min path sink: npg1_OFF_count_reg[6]/C
[07/15 18:53:21     60s]         max path sink: npg1_phase_pause_ready_reg/C
[07/15 18:53:21     60s]   Skew group summary before polishing:
[07/15 18:53:21     60s]     skew_group CLK/functional_mode: insertion delay [min=1.928, max=2.006], skew [0.078 vs 0.285]
[07/15 18:53:21     60s]     skew_group SPI_CLK/functional_mode: insertion delay [min=1.959, max=1.978], skew [0.019 vs 0.285]
[07/15 18:53:21     60s]   Merging balancing drivers for power...
[07/15 18:53:21     60s]     Clock DAG hash before 'Merging balancing drivers for power': 13757649131616145282 10182104775366004798
[07/15 18:53:21     60s]     CTS services accumulated run-time stats before 'Merging balancing drivers for power':
[07/15 18:53:21     60s]       delay calculator: calls=7930, total_wall_time=0.311s, mean_wall_time=0.039ms
[07/15 18:53:21     60s]       legalizer: calls=511, total_wall_time=0.008s, mean_wall_time=0.016ms
[07/15 18:53:21     60s]       steiner router: calls=7383, total_wall_time=0.085s, mean_wall_time=0.012ms
[07/15 18:53:21     60s]     Tried: 14 Succeeded: 0
[07/15 18:53:21     60s]     Clock DAG stats after 'Merging balancing drivers for power':
[07/15 18:53:21     60s]       cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
[07/15 18:53:21     60s]       sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[07/15 18:53:21     60s]       misc counts      : r=2, pp=0
[07/15 18:53:21     60s]       cell areas       : b=258.406um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=258.406um^2
[07/15 18:53:21     60s]       cell capacitance : b=0.110pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.110pF
[07/15 18:53:21     60s]       sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[07/15 18:53:21     60s]       wire capacitance : top=0.000pF, trunk=0.327pF, leaf=0.608pF, total=0.935pF
[07/15 18:53:21     60s]       wire lengths     : top=0.000um, trunk=2012.290um, leaf=3462.970um, total=5475.260um
[07/15 18:53:21     60s]       hp wire lengths  : top=0.000um, trunk=1556.800um, leaf=1353.520um, total=2910.320um
[07/15 18:53:21     60s]     Clock DAG net violations after 'Merging balancing drivers for power': none
[07/15 18:53:21     60s]     Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
[07/15 18:53:21     60s]       Trunk : target=0.617ns count=8 avg=0.303ns sd=0.200ns min=0.050ns max=0.572ns {4 <= 0.370ns, 2 <= 0.494ns, 1 <= 0.555ns, 1 <= 0.586ns, 0 <= 0.617ns}
[07/15 18:53:21     60s]       Leaf  : target=0.617ns count=5 avg=0.532ns sd=0.081ns min=0.450ns max=0.614ns {0 <= 0.370ns, 2 <= 0.494ns, 1 <= 0.555ns, 0 <= 0.586ns, 2 <= 0.617ns}
[07/15 18:53:21     60s]     Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
[07/15 18:53:21     60s]        Bufs: BUJI3VX8: 3 BUJI3VX6: 1 BUJI3VX4: 2 BUJI3VX2: 1 BUJI3VX1: 4 
[07/15 18:53:21     60s]     Clock DAG hash after 'Merging balancing drivers for power': 13757649131616145282 10182104775366004798
[07/15 18:53:21     60s]     CTS services accumulated run-time stats after 'Merging balancing drivers for power':
[07/15 18:53:21     60s]       delay calculator: calls=7930, total_wall_time=0.311s, mean_wall_time=0.039ms
[07/15 18:53:21     60s]       legalizer: calls=511, total_wall_time=0.008s, mean_wall_time=0.016ms
[07/15 18:53:21     60s]       steiner router: calls=7383, total_wall_time=0.085s, mean_wall_time=0.012ms
[07/15 18:53:21     60s]     Primary reporting skew groups after 'Merging balancing drivers for power':
[07/15 18:53:21     60s]       skew_group CLK/functional_mode: insertion delay [min=1.928, max=2.006], skew [0.078 vs 0.285]
[07/15 18:53:21     60s]           min path sink: npg1_OFF_count_reg[6]/C
[07/15 18:53:21     60s]           max path sink: npg1_phase_pause_ready_reg/C
[07/15 18:53:21     60s]     Skew group summary after 'Merging balancing drivers for power':
[07/15 18:53:21     60s]       skew_group CLK/functional_mode: insertion delay [min=1.928, max=2.006], skew [0.078 vs 0.285]
[07/15 18:53:21     60s]       skew_group SPI_CLK/functional_mode: insertion delay [min=1.959, max=1.978], skew [0.019 vs 0.285]
[07/15 18:53:21     60s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/15 18:53:21     60s]   Merging balancing drivers for power done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:53:21     60s]   Improving clock skew...
[07/15 18:53:21     60s]     Clock DAG hash before 'Improving clock skew': 13757649131616145282 10182104775366004798
[07/15 18:53:21     60s]     CTS services accumulated run-time stats before 'Improving clock skew':
[07/15 18:53:21     60s]       delay calculator: calls=7930, total_wall_time=0.311s, mean_wall_time=0.039ms
[07/15 18:53:21     60s]       legalizer: calls=511, total_wall_time=0.008s, mean_wall_time=0.016ms
[07/15 18:53:21     60s]       steiner router: calls=7383, total_wall_time=0.085s, mean_wall_time=0.012ms
[07/15 18:53:21     60s]     Clock DAG stats after 'Improving clock skew':
[07/15 18:53:21     60s]       cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
[07/15 18:53:21     60s]       sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[07/15 18:53:21     60s]       misc counts      : r=2, pp=0
[07/15 18:53:21     60s]       cell areas       : b=258.406um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=258.406um^2
[07/15 18:53:21     60s]       cell capacitance : b=0.110pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.110pF
[07/15 18:53:21     60s]       sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[07/15 18:53:21     60s]       wire capacitance : top=0.000pF, trunk=0.327pF, leaf=0.608pF, total=0.935pF
[07/15 18:53:21     60s]       wire lengths     : top=0.000um, trunk=2012.290um, leaf=3462.970um, total=5475.260um
[07/15 18:53:21     60s]       hp wire lengths  : top=0.000um, trunk=1556.800um, leaf=1353.520um, total=2910.320um
[07/15 18:53:21     60s]     Clock DAG net violations after 'Improving clock skew': none
[07/15 18:53:21     60s]     Clock DAG primary half-corner transition distribution after 'Improving clock skew':
[07/15 18:53:21     60s]       Trunk : target=0.617ns count=8 avg=0.303ns sd=0.200ns min=0.050ns max=0.572ns {4 <= 0.370ns, 2 <= 0.494ns, 1 <= 0.555ns, 1 <= 0.586ns, 0 <= 0.617ns}
[07/15 18:53:21     60s]       Leaf  : target=0.617ns count=5 avg=0.532ns sd=0.081ns min=0.450ns max=0.614ns {0 <= 0.370ns, 2 <= 0.494ns, 1 <= 0.555ns, 0 <= 0.586ns, 2 <= 0.617ns}
[07/15 18:53:21     60s]     Clock DAG library cell distribution after 'Improving clock skew' {count}:
[07/15 18:53:21     60s]        Bufs: BUJI3VX8: 3 BUJI3VX6: 1 BUJI3VX4: 2 BUJI3VX2: 1 BUJI3VX1: 4 
[07/15 18:53:21     60s]     Clock DAG hash after 'Improving clock skew': 13757649131616145282 10182104775366004798
[07/15 18:53:21     60s]     CTS services accumulated run-time stats after 'Improving clock skew':
[07/15 18:53:21     60s]       delay calculator: calls=7930, total_wall_time=0.311s, mean_wall_time=0.039ms
[07/15 18:53:21     60s]       legalizer: calls=511, total_wall_time=0.008s, mean_wall_time=0.016ms
[07/15 18:53:21     60s]       steiner router: calls=7383, total_wall_time=0.085s, mean_wall_time=0.012ms
[07/15 18:53:21     60s]     Primary reporting skew groups after 'Improving clock skew':
[07/15 18:53:21     60s]       skew_group CLK/functional_mode: insertion delay [min=1.928, max=2.006, avg=1.968, sd=0.026], skew [0.078 vs 0.285], 100% {1.928, 2.006} (wid=0.054 ws=0.033) (gid=1.967 gs=0.062)
[07/15 18:53:21     60s]           min path sink: npg1_OFF_count_reg[6]/C
[07/15 18:53:21     60s]           max path sink: npg1_phase_pause_ready_reg/C
[07/15 18:53:21     60s]     Skew group summary after 'Improving clock skew':
[07/15 18:53:21     60s]       skew_group CLK/functional_mode: insertion delay [min=1.928, max=2.006, avg=1.968, sd=0.026], skew [0.078 vs 0.285], 100% {1.928, 2.006} (wid=0.054 ws=0.033) (gid=1.967 gs=0.062)
[07/15 18:53:21     60s]       skew_group SPI_CLK/functional_mode: insertion delay [min=1.959, max=1.978, avg=1.970, sd=0.006], skew [0.019 vs 0.285], 100% {1.959, 1.978} (wid=0.041 ws=0.019) (gid=1.937 gs=0.000)
[07/15 18:53:21     60s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/15 18:53:21     60s]   Improving clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:53:21     60s]   Moving gates to reduce wire capacitance...
[07/15 18:53:21     60s]     Clock DAG hash before 'Moving gates to reduce wire capacitance': 13757649131616145282 10182104775366004798
[07/15 18:53:21     60s]     CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance':
[07/15 18:53:21     60s]       delay calculator: calls=7930, total_wall_time=0.311s, mean_wall_time=0.039ms
[07/15 18:53:21     60s]       legalizer: calls=511, total_wall_time=0.008s, mean_wall_time=0.016ms
[07/15 18:53:21     60s]       steiner router: calls=7383, total_wall_time=0.085s, mean_wall_time=0.012ms
[07/15 18:53:21     60s]     Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
[07/15 18:53:21     60s]     Iteration 1...
[07/15 18:53:21     60s]       Artificially removing short and long paths...
[07/15 18:53:21     60s]         Clock DAG hash before 'Artificially removing short and long paths': 13757649131616145282 10182104775366004798
[07/15 18:53:21     60s]         CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[07/15 18:53:21     60s]           delay calculator: calls=7930, total_wall_time=0.311s, mean_wall_time=0.039ms
[07/15 18:53:21     60s]           legalizer: calls=511, total_wall_time=0.008s, mean_wall_time=0.016ms
[07/15 18:53:21     60s]           steiner router: calls=7383, total_wall_time=0.085s, mean_wall_time=0.012ms
[07/15 18:53:21     60s]         For skew_group CLK/functional_mode target band (1.928, 2.006)
[07/15 18:53:21     60s]         For skew_group SPI_CLK/functional_mode target band (1.959, 1.978)
[07/15 18:53:21     60s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/15 18:53:21     60s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:53:21     60s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
[07/15 18:53:21     60s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 1: WireCapReduction': 13757649131616145282 10182104775366004798
[07/15 18:53:21     60s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 1: WireCapReduction':
[07/15 18:53:21     60s]           delay calculator: calls=7930, total_wall_time=0.311s, mean_wall_time=0.039ms
[07/15 18:53:21     60s]           legalizer: calls=511, total_wall_time=0.008s, mean_wall_time=0.016ms
[07/15 18:53:21     60s]           steiner router: calls=7383, total_wall_time=0.085s, mean_wall_time=0.012ms
[07/15 18:53:21     60s]         Legalizer releasing space for clock trees
[07/15 18:53:21     60s]         Legalizing clock trees...
[07/15 18:53:21     60s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:53:21     60s]         Legalizer API calls during this step: 50 succeeded with high effort: 50 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/15 18:53:21     60s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:00.1 real=0:00:00.1)
[07/15 18:53:21     60s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates...
[07/15 18:53:21     60s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 1: MoveGates': 4705431165859223553 1396665458801707325
[07/15 18:53:21     60s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 1: MoveGates':
[07/15 18:53:21     60s]           delay calculator: calls=8008, total_wall_time=0.318s, mean_wall_time=0.040ms
[07/15 18:53:21     60s]           legalizer: calls=561, total_wall_time=0.009s, mean_wall_time=0.016ms
[07/15 18:53:21     60s]           steiner router: calls=7425, total_wall_time=0.089s, mean_wall_time=0.012ms
[07/15 18:53:21     60s]         Moving gates: 
[07/15 18:53:21     60s]         Legalizer releasing space for clock trees
[07/15 18:53:21     60s]         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[07/15 18:53:21     60s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:53:21     60s]         100% 
[07/15 18:53:21     60s]         Legalizer API calls during this step: 154 succeeded with high effort: 154 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/15 18:53:21     60s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:00.2 real=0:00:00.2)
[07/15 18:53:21     60s]     Iteration 1 done.
[07/15 18:53:21     60s]     Iteration 2...
[07/15 18:53:21     60s]       Artificially removing short and long paths...
[07/15 18:53:21     60s]         Clock DAG hash before 'Artificially removing short and long paths': 2234288479297856163 2259871082704173647
[07/15 18:53:21     60s]         CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[07/15 18:53:21     60s]           delay calculator: calls=8288, total_wall_time=0.336s, mean_wall_time=0.041ms
[07/15 18:53:21     60s]           legalizer: calls=715, total_wall_time=0.011s, mean_wall_time=0.015ms
[07/15 18:53:21     60s]           steiner router: calls=7605, total_wall_time=0.100s, mean_wall_time=0.013ms
[07/15 18:53:21     60s]         For skew_group CLK/functional_mode target band (1.852, 1.935)
[07/15 18:53:21     60s]         For skew_group SPI_CLK/functional_mode target band (1.858, 1.869)
[07/15 18:53:21     60s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/15 18:53:21     60s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:53:21     60s]       Moving gates to reduce wire capacitance - iteration 2: WireCapReduction...
[07/15 18:53:21     60s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 2: WireCapReduction': 2234288479297856163 2259871082704173647
[07/15 18:53:21     60s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 2: WireCapReduction':
[07/15 18:53:21     60s]           delay calculator: calls=8293, total_wall_time=0.337s, mean_wall_time=0.041ms
[07/15 18:53:21     60s]           legalizer: calls=715, total_wall_time=0.011s, mean_wall_time=0.015ms
[07/15 18:53:21     60s]           steiner router: calls=7607, total_wall_time=0.100s, mean_wall_time=0.013ms
[07/15 18:53:21     60s]         Legalizer releasing space for clock trees
[07/15 18:53:22     60s]         Legalizing clock trees...
[07/15 18:53:22     60s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:53:22     60s]         Legalizer API calls during this step: 43 succeeded with high effort: 43 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/15 18:53:22     60s]       Moving gates to reduce wire capacitance - iteration 2: WireCapReduction done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:53:22     60s]       Moving gates to reduce wire capacitance - iteration 2: MoveGates...
[07/15 18:53:22     60s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 2: MoveGates': 2234288479297856163 2259871082704173647
[07/15 18:53:22     60s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 2: MoveGates':
[07/15 18:53:22     60s]           delay calculator: calls=8343, total_wall_time=0.341s, mean_wall_time=0.041ms
[07/15 18:53:22     60s]           legalizer: calls=758, total_wall_time=0.011s, mean_wall_time=0.015ms
[07/15 18:53:22     60s]           steiner router: calls=7637, total_wall_time=0.103s, mean_wall_time=0.013ms
[07/15 18:53:22     60s]         Moving gates: 
[07/15 18:53:22     60s]         Legalizer releasing space for clock trees
[07/15 18:53:22     60s]         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[07/15 18:53:22     60s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:53:22     60s]         100% 
[07/15 18:53:22     60s]         Legalizer API calls during this step: 154 succeeded with high effort: 154 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/15 18:53:22     60s]       Moving gates to reduce wire capacitance - iteration 2: MoveGates done. (took cpu=0:00:00.2 real=0:00:00.2)
[07/15 18:53:22     60s]     Iteration 2 done.
[07/15 18:53:22     60s]     Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
[07/15 18:53:22     60s]     Clock DAG stats after 'Moving gates to reduce wire capacitance':
[07/15 18:53:22     60s]       cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
[07/15 18:53:22     60s]       sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[07/15 18:53:22     60s]       misc counts      : r=2, pp=0
[07/15 18:53:22     60s]       cell areas       : b=258.406um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=258.406um^2
[07/15 18:53:22     60s]       cell capacitance : b=0.110pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.110pF
[07/15 18:53:22     60s]       sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[07/15 18:53:22     60s]       wire capacitance : top=0.000pF, trunk=0.292pF, leaf=0.603pF, total=0.895pF
[07/15 18:53:22     60s]       wire lengths     : top=0.000um, trunk=1777.075um, leaf=3436.615um, total=5213.690um
[07/15 18:53:22     60s]       hp wire lengths  : top=0.000um, trunk=1399.440um, leaf=1344.000um, total=2743.440um
[07/15 18:53:22     60s]     Clock DAG net violations after 'Moving gates to reduce wire capacitance': none
[07/15 18:53:22     60s]     Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
[07/15 18:53:22     60s]       Trunk : target=0.617ns count=8 avg=0.280ns sd=0.189ns min=0.050ns max=0.488ns {4 <= 0.370ns, 4 <= 0.494ns, 0 <= 0.555ns, 0 <= 0.586ns, 0 <= 0.617ns}
[07/15 18:53:22     60s]       Leaf  : target=0.617ns count=5 avg=0.531ns sd=0.075ns min=0.449ns max=0.611ns {0 <= 0.370ns, 2 <= 0.494ns, 1 <= 0.555ns, 0 <= 0.586ns, 2 <= 0.617ns}
[07/15 18:53:22     60s]     Clock DAG library cell distribution after 'Moving gates to reduce wire capacitance' {count}:
[07/15 18:53:22     60s]        Bufs: BUJI3VX8: 3 BUJI3VX6: 1 BUJI3VX4: 2 BUJI3VX2: 1 BUJI3VX1: 4 
[07/15 18:53:22     60s]     Clock DAG hash after 'Moving gates to reduce wire capacitance': 2234288479297856163 2259871082704173647
[07/15 18:53:22     60s]     CTS services accumulated run-time stats after 'Moving gates to reduce wire capacitance':
[07/15 18:53:22     60s]       delay calculator: calls=8613, total_wall_time=0.358s, mean_wall_time=0.042ms
[07/15 18:53:22     60s]       legalizer: calls=912, total_wall_time=0.013s, mean_wall_time=0.014ms
[07/15 18:53:22     60s]       steiner router: calls=7821, total_wall_time=0.114s, mean_wall_time=0.015ms
[07/15 18:53:22     60s]     Primary reporting skew groups after 'Moving gates to reduce wire capacitance':
[07/15 18:53:22     60s]       skew_group CLK/functional_mode: insertion delay [min=1.852, max=1.935, avg=1.896, sd=0.025], skew [0.083 vs 0.285], 100% {1.852, 1.935} (wid=0.061 ws=0.041) (gid=1.892 gs=0.066)
[07/15 18:53:22     60s]           min path sink: spi1_ele1_meta_reg[26]/C
[07/15 18:53:22     60s]           max path sink: npg1_phase_pause_ready_reg/C
[07/15 18:53:22     60s]     Skew group summary after 'Moving gates to reduce wire capacitance':
[07/15 18:53:22     60s]       skew_group CLK/functional_mode: insertion delay [min=1.852, max=1.935, avg=1.896, sd=0.025], skew [0.083 vs 0.285], 100% {1.852, 1.935} (wid=0.061 ws=0.041) (gid=1.892 gs=0.066)
[07/15 18:53:22     60s]       skew_group SPI_CLK/functional_mode: insertion delay [min=1.858, max=1.869, avg=1.863, sd=0.004], skew [0.011 vs 0.285], 100% {1.858, 1.869} (wid=0.030 ws=0.011) (gid=1.839 gs=0.000)
[07/15 18:53:22     60s]     Legalizer API calls during this step: 401 succeeded with high effort: 401 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/15 18:53:22     60s]   Moving gates to reduce wire capacitance done. (took cpu=0:00:00.5 real=0:00:00.5)
[07/15 18:53:22     60s]   Reducing clock tree power 3...
[07/15 18:53:22     60s]     Clock DAG hash before 'Reducing clock tree power 3': 2234288479297856163 2259871082704173647
[07/15 18:53:22     60s]     CTS services accumulated run-time stats before 'Reducing clock tree power 3':
[07/15 18:53:22     60s]       delay calculator: calls=8613, total_wall_time=0.358s, mean_wall_time=0.042ms
[07/15 18:53:22     60s]       legalizer: calls=912, total_wall_time=0.013s, mean_wall_time=0.014ms
[07/15 18:53:22     60s]       steiner router: calls=7821, total_wall_time=0.114s, mean_wall_time=0.015ms
[07/15 18:53:22     60s]     Artificially removing short and long paths...
[07/15 18:53:22     60s]       Clock DAG hash before 'Artificially removing short and long paths': 2234288479297856163 2259871082704173647
[07/15 18:53:22     60s]       CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[07/15 18:53:22     60s]         delay calculator: calls=8613, total_wall_time=0.358s, mean_wall_time=0.042ms
[07/15 18:53:22     60s]         legalizer: calls=912, total_wall_time=0.013s, mean_wall_time=0.014ms
[07/15 18:53:22     60s]         steiner router: calls=7821, total_wall_time=0.114s, mean_wall_time=0.015ms
[07/15 18:53:22     60s]       For skew_group CLK/functional_mode target band (1.852, 1.935)
[07/15 18:53:22     60s]       For skew_group SPI_CLK/functional_mode target band (1.858, 1.869)
[07/15 18:53:22     60s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/15 18:53:22     60s]     Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:53:22     60s]     Initial gate capacitance is (rise=1.431pF fall=1.450pF).
[07/15 18:53:22     60s]     Resizing gates: 
[07/15 18:53:22     60s]     Legalizer releasing space for clock trees
[07/15 18:53:22     60s]     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[07/15 18:53:22     60s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:53:22     60s]     100% 
[07/15 18:53:22     60s]     Stopping in iteration 1: unable to make further power recovery in this step.
[07/15 18:53:22     60s]     Iteration 1: gate capacitance is (rise=1.427pF fall=1.446pF).
[07/15 18:53:22     60s]     Clock DAG stats after 'Reducing clock tree power 3':
[07/15 18:53:22     60s]       cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
[07/15 18:53:22     60s]       sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[07/15 18:53:22     60s]       misc counts      : r=2, pp=0
[07/15 18:53:22     60s]       cell areas       : b=248.371um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=248.371um^2
[07/15 18:53:22     60s]       cell capacitance : b=0.106pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.106pF
[07/15 18:53:22     60s]       sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[07/15 18:53:22     60s]       wire capacitance : top=0.000pF, trunk=0.292pF, leaf=0.603pF, total=0.895pF
[07/15 18:53:22     60s]       wire lengths     : top=0.000um, trunk=1774.690um, leaf=3436.615um, total=5211.305um
[07/15 18:53:22     60s]       hp wire lengths  : top=0.000um, trunk=1399.440um, leaf=1344.000um, total=2743.440um
[07/15 18:53:22     60s]     Clock DAG net violations after 'Reducing clock tree power 3': none
[07/15 18:53:22     60s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
[07/15 18:53:22     60s]       Trunk : target=0.617ns count=8 avg=0.302ns sd=0.187ns min=0.047ns max=0.488ns {4 <= 0.370ns, 4 <= 0.494ns, 0 <= 0.555ns, 0 <= 0.586ns, 0 <= 0.617ns}
[07/15 18:53:22     60s]       Leaf  : target=0.617ns count=5 avg=0.531ns sd=0.075ns min=0.449ns max=0.611ns {0 <= 0.370ns, 2 <= 0.494ns, 1 <= 0.555ns, 0 <= 0.586ns, 2 <= 0.617ns}
[07/15 18:53:22     60s]     Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
[07/15 18:53:22     60s]        Bufs: BUJI3VX8: 3 BUJI3VX6: 1 BUJI3VX4: 1 BUJI3VX2: 2 BUJI3VX1: 4 
[07/15 18:53:22     60s]     Clock DAG hash after 'Reducing clock tree power 3': 4263039285355388995 9872355642741834159
[07/15 18:53:22     60s]     CTS services accumulated run-time stats after 'Reducing clock tree power 3':
[07/15 18:53:22     60s]       delay calculator: calls=8663, total_wall_time=0.362s, mean_wall_time=0.042ms
[07/15 18:53:22     60s]       legalizer: calls=936, total_wall_time=0.013s, mean_wall_time=0.014ms
[07/15 18:53:22     60s]       steiner router: calls=7827, total_wall_time=0.114s, mean_wall_time=0.015ms
[07/15 18:53:22     60s]     Primary reporting skew groups after 'Reducing clock tree power 3':
[07/15 18:53:22     60s]       skew_group CLK/functional_mode: insertion delay [min=2.001, max=2.083, avg=2.045, sd=0.025], skew [0.083 vs 0.285], 100% {2.001, 2.083} (wid=0.061 ws=0.041) (gid=2.041 gs=0.066)
[07/15 18:53:22     60s]           min path sink: spi1_ele1_meta_reg[26]/C
[07/15 18:53:22     60s]           max path sink: npg1_phase_pause_ready_reg/C
[07/15 18:53:22     60s]     Skew group summary after 'Reducing clock tree power 3':
[07/15 18:53:22     60s]       skew_group CLK/functional_mode: insertion delay [min=2.001, max=2.083, avg=2.045, sd=0.025], skew [0.083 vs 0.285], 100% {2.001, 2.083} (wid=0.061 ws=0.041) (gid=2.041 gs=0.066)
[07/15 18:53:22     60s]       skew_group SPI_CLK/functional_mode: insertion delay [min=1.858, max=1.869, avg=1.863, sd=0.004], skew [0.011 vs 0.285], 100% {1.858, 1.869} (wid=0.030 ws=0.011) (gid=1.839 gs=0.000)
[07/15 18:53:22     60s]     Legalizer API calls during this step: 24 succeeded with high effort: 24 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/15 18:53:22     60s]   Reducing clock tree power 3 done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:53:22     60s]   Improving insertion delay...
[07/15 18:53:22     60s]     Clock DAG hash before 'Improving insertion delay': 4263039285355388995 9872355642741834159
[07/15 18:53:22     60s]     CTS services accumulated run-time stats before 'Improving insertion delay':
[07/15 18:53:22     60s]       delay calculator: calls=8663, total_wall_time=0.362s, mean_wall_time=0.042ms
[07/15 18:53:22     60s]       legalizer: calls=936, total_wall_time=0.013s, mean_wall_time=0.014ms
[07/15 18:53:22     60s]       steiner router: calls=7827, total_wall_time=0.114s, mean_wall_time=0.015ms
[07/15 18:53:22     60s]     Clock DAG stats after 'Improving insertion delay':
[07/15 18:53:22     60s]       cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
[07/15 18:53:22     60s]       sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[07/15 18:53:22     60s]       misc counts      : r=2, pp=0
[07/15 18:53:22     60s]       cell areas       : b=248.371um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=248.371um^2
[07/15 18:53:22     60s]       cell capacitance : b=0.106pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.106pF
[07/15 18:53:22     60s]       sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[07/15 18:53:22     60s]       wire capacitance : top=0.000pF, trunk=0.292pF, leaf=0.603pF, total=0.895pF
[07/15 18:53:22     60s]       wire lengths     : top=0.000um, trunk=1774.690um, leaf=3436.615um, total=5211.305um
[07/15 18:53:22     60s]       hp wire lengths  : top=0.000um, trunk=1399.440um, leaf=1344.000um, total=2743.440um
[07/15 18:53:22     60s]     Clock DAG net violations after 'Improving insertion delay': none
[07/15 18:53:22     60s]     Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
[07/15 18:53:22     60s]       Trunk : target=0.617ns count=8 avg=0.302ns sd=0.187ns min=0.047ns max=0.488ns {4 <= 0.370ns, 4 <= 0.494ns, 0 <= 0.555ns, 0 <= 0.586ns, 0 <= 0.617ns}
[07/15 18:53:22     60s]       Leaf  : target=0.617ns count=5 avg=0.531ns sd=0.075ns min=0.449ns max=0.611ns {0 <= 0.370ns, 2 <= 0.494ns, 1 <= 0.555ns, 0 <= 0.586ns, 2 <= 0.617ns}
[07/15 18:53:22     60s]     Clock DAG library cell distribution after 'Improving insertion delay' {count}:
[07/15 18:53:22     60s]        Bufs: BUJI3VX8: 3 BUJI3VX6: 1 BUJI3VX4: 1 BUJI3VX2: 2 BUJI3VX1: 4 
[07/15 18:53:22     60s]     Clock DAG hash after 'Improving insertion delay': 4263039285355388995 9872355642741834159
[07/15 18:53:22     60s]     CTS services accumulated run-time stats after 'Improving insertion delay':
[07/15 18:53:22     60s]       delay calculator: calls=8663, total_wall_time=0.362s, mean_wall_time=0.042ms
[07/15 18:53:22     60s]       legalizer: calls=936, total_wall_time=0.013s, mean_wall_time=0.014ms
[07/15 18:53:22     60s]       steiner router: calls=7827, total_wall_time=0.114s, mean_wall_time=0.015ms
[07/15 18:53:22     60s]     Primary reporting skew groups after 'Improving insertion delay':
[07/15 18:53:22     60s]       skew_group CLK/functional_mode: insertion delay [min=2.001, max=2.083, avg=2.045, sd=0.025], skew [0.083 vs 0.285], 100% {2.001, 2.083} (wid=0.061 ws=0.041) (gid=2.041 gs=0.066)
[07/15 18:53:22     60s]           min path sink: spi1_ele1_meta_reg[26]/C
[07/15 18:53:22     60s]           max path sink: npg1_phase_pause_ready_reg/C
[07/15 18:53:22     60s]     Skew group summary after 'Improving insertion delay':
[07/15 18:53:22     60s]       skew_group CLK/functional_mode: insertion delay [min=2.001, max=2.083, avg=2.045, sd=0.025], skew [0.083 vs 0.285], 100% {2.001, 2.083} (wid=0.061 ws=0.041) (gid=2.041 gs=0.066)
[07/15 18:53:22     60s]       skew_group SPI_CLK/functional_mode: insertion delay [min=1.858, max=1.869, avg=1.863, sd=0.004], skew [0.011 vs 0.285], 100% {1.858, 1.869} (wid=0.030 ws=0.011) (gid=1.839 gs=0.000)
[07/15 18:53:22     60s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/15 18:53:22     60s]   Improving insertion delay done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:53:22     60s]   Wire Opt OverFix...
[07/15 18:53:22     60s]     Clock DAG hash before 'Wire Opt OverFix': 4263039285355388995 9872355642741834159
[07/15 18:53:22     60s]     CTS services accumulated run-time stats before 'Wire Opt OverFix':
[07/15 18:53:22     60s]       delay calculator: calls=8663, total_wall_time=0.362s, mean_wall_time=0.042ms
[07/15 18:53:22     60s]       legalizer: calls=936, total_wall_time=0.013s, mean_wall_time=0.014ms
[07/15 18:53:22     60s]       steiner router: calls=7827, total_wall_time=0.114s, mean_wall_time=0.015ms
[07/15 18:53:22     60s]     Wire Reduction extra effort...
[07/15 18:53:22     60s]       Clock DAG hash before 'Wire Reduction extra effort': 4263039285355388995 9872355642741834159
[07/15 18:53:22     60s]       CTS services accumulated run-time stats before 'Wire Reduction extra effort':
[07/15 18:53:22     60s]         delay calculator: calls=8663, total_wall_time=0.362s, mean_wall_time=0.042ms
[07/15 18:53:22     60s]         legalizer: calls=936, total_wall_time=0.013s, mean_wall_time=0.014ms
[07/15 18:53:22     60s]         steiner router: calls=7827, total_wall_time=0.114s, mean_wall_time=0.015ms
[07/15 18:53:22     60s]       Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
[07/15 18:53:22     60s]       Artificially removing short and long paths...
[07/15 18:53:22     60s]         Clock DAG hash before 'Artificially removing short and long paths': 4263039285355388995 9872355642741834159
[07/15 18:53:22     60s]         CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[07/15 18:53:22     60s]           delay calculator: calls=8663, total_wall_time=0.362s, mean_wall_time=0.042ms
[07/15 18:53:22     60s]           legalizer: calls=936, total_wall_time=0.013s, mean_wall_time=0.014ms
[07/15 18:53:22     60s]           steiner router: calls=7827, total_wall_time=0.114s, mean_wall_time=0.015ms
[07/15 18:53:22     60s]         For skew_group CLK/functional_mode target band (2.001, 2.083)
[07/15 18:53:22     60s]         For skew_group SPI_CLK/functional_mode target band (1.858, 1.869)
[07/15 18:53:22     60s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/15 18:53:22     60s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:53:22     60s]       Global shorten wires A0...
[07/15 18:53:22     60s]         Clock DAG hash before 'Global shorten wires A0': 4263039285355388995 9872355642741834159
[07/15 18:53:22     60s]         CTS services accumulated run-time stats before 'Global shorten wires A0':
[07/15 18:53:22     60s]           delay calculator: calls=8663, total_wall_time=0.362s, mean_wall_time=0.042ms
[07/15 18:53:22     60s]           legalizer: calls=936, total_wall_time=0.013s, mean_wall_time=0.014ms
[07/15 18:53:22     60s]           steiner router: calls=7827, total_wall_time=0.114s, mean_wall_time=0.015ms
[07/15 18:53:22     60s]         Legalizer API calls during this step: 6 succeeded with high effort: 6 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/15 18:53:22     60s]       Global shorten wires A0 done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:53:22     60s]       Move For Wirelength - core...
[07/15 18:53:22     60s]         Clock DAG hash before 'Move For Wirelength - core': 17350013500070937912 10632951353688399860
[07/15 18:53:22     60s]         CTS services accumulated run-time stats before 'Move For Wirelength - core':
[07/15 18:53:22     60s]           delay calculator: calls=8675, total_wall_time=0.363s, mean_wall_time=0.042ms
[07/15 18:53:22     60s]           legalizer: calls=942, total_wall_time=0.014s, mean_wall_time=0.014ms
[07/15 18:53:22     60s]           steiner router: calls=7831, total_wall_time=0.114s, mean_wall_time=0.015ms
[07/15 18:53:22     60s]         Move for wirelength. considered=13, filtered=13, permitted=11, cannotCompute=0, computed=11, moveTooSmall=8, resolved=0, predictFail=2, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=2, ignoredLeafDriver=0, worse=35, accepted=4
[07/15 18:53:22     60s]         Max accepted move=49.840um, total accepted move=98.000um, average move=24.500um
[07/15 18:53:22     60s]         Move for wirelength. considered=13, filtered=13, permitted=11, cannotCompute=0, computed=11, moveTooSmall=4, resolved=0, predictFail=4, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=7, ignoredLeafDriver=0, worse=40, accepted=2
[07/15 18:53:22     60s]         Max accepted move=13.440um, total accepted move=22.960um, average move=11.480um
[07/15 18:53:22     60s]         Move for wirelength. considered=13, filtered=13, permitted=11, cannotCompute=0, computed=11, moveTooSmall=6, resolved=0, predictFail=2, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=7, ignoredLeafDriver=0, worse=41, accepted=1
[07/15 18:53:22     60s]         Max accepted move=8.960um, total accepted move=8.960um, average move=8.960um
[07/15 18:53:22     60s]         Legalizer API calls during this step: 147 succeeded with high effort: 147 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/15 18:53:22     60s]       Move For Wirelength - core done. (took cpu=0:00:00.2 real=0:00:00.2)
[07/15 18:53:22     60s]       Global shorten wires A1...
[07/15 18:53:22     60s]         Clock DAG hash before 'Global shorten wires A1': 7863077554645111734 16685971356784809850
[07/15 18:53:22     60s]         CTS services accumulated run-time stats before 'Global shorten wires A1':
[07/15 18:53:22     60s]           delay calculator: calls=9105, total_wall_time=0.384s, mean_wall_time=0.042ms
[07/15 18:53:22     60s]           legalizer: calls=1089, total_wall_time=0.016s, mean_wall_time=0.015ms
[07/15 18:53:22     60s]           steiner router: calls=8131, total_wall_time=0.125s, mean_wall_time=0.015ms
[07/15 18:53:22     60s]         Legalizer API calls during this step: 6 succeeded with high effort: 6 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/15 18:53:22     60s]       Global shorten wires A1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:53:22     60s]       Move For Wirelength - core...
[07/15 18:53:22     60s]         Clock DAG hash before 'Move For Wirelength - core': 7863077554645111734 16685971356784809850
[07/15 18:53:22     60s]         CTS services accumulated run-time stats before 'Move For Wirelength - core':
[07/15 18:53:22     60s]           delay calculator: calls=9105, total_wall_time=0.384s, mean_wall_time=0.042ms
[07/15 18:53:22     60s]           legalizer: calls=1095, total_wall_time=0.016s, mean_wall_time=0.015ms
[07/15 18:53:22     60s]           steiner router: calls=8131, total_wall_time=0.125s, mean_wall_time=0.015ms
[07/15 18:53:22     60s]         Move for wirelength. considered=13, filtered=13, permitted=11, cannotCompute=7, computed=4, moveTooSmall=15, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=9, accepted=0
[07/15 18:53:22     60s]         Max accepted move=0.000um, total accepted move=0.000um
[07/15 18:53:22     60s]         Legalizer API calls during this step: 9 succeeded with high effort: 9 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/15 18:53:22     60s]       Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:53:22     60s]       Global shorten wires B...
[07/15 18:53:22     60s]         Clock DAG hash before 'Global shorten wires B': 7863077554645111734 16685971356784809850
[07/15 18:53:22     60s]         CTS services accumulated run-time stats before 'Global shorten wires B':
[07/15 18:53:22     60s]           delay calculator: calls=9147, total_wall_time=0.385s, mean_wall_time=0.042ms
[07/15 18:53:22     60s]           legalizer: calls=1104, total_wall_time=0.016s, mean_wall_time=0.014ms
[07/15 18:53:22     60s]           steiner router: calls=8155, total_wall_time=0.125s, mean_wall_time=0.015ms
[07/15 18:53:22     60s]         Legalizer API calls during this step: 29 succeeded with high effort: 29 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/15 18:53:22     60s]       Global shorten wires B done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:53:22     60s]       Move For Wirelength - branch...
[07/15 18:53:22     60s]         Clock DAG hash before 'Move For Wirelength - branch': 2138902319711434778 10607628871214949366
[07/15 18:53:22     60s]         CTS services accumulated run-time stats before 'Move For Wirelength - branch':
[07/15 18:53:22     60s]           delay calculator: calls=9174, total_wall_time=0.388s, mean_wall_time=0.042ms
[07/15 18:53:22     60s]           legalizer: calls=1133, total_wall_time=0.016s, mean_wall_time=0.014ms
[07/15 18:53:22     60s]           steiner router: calls=8179, total_wall_time=0.128s, mean_wall_time=0.016ms
[07/15 18:53:22     60s]         Move for wirelength. considered=13, filtered=13, permitted=11, cannotCompute=0, computed=11, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=17, accepted=1
[07/15 18:53:22     60s]         Max accepted move=1.120um, total accepted move=1.120um, average move=1.120um
[07/15 18:53:22     60s]         Move for wirelength. considered=13, filtered=13, permitted=11, cannotCompute=10, computed=1, moveTooSmall=0, resolved=0, predictFail=21, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=1, accepted=0
[07/15 18:53:22     60s]         Max accepted move=0.000um, total accepted move=0.000um
[07/15 18:53:22     60s]         Legalizer API calls during this step: 19 succeeded with high effort: 19 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/15 18:53:22     60s]       Move For Wirelength - branch done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:53:22     60s]       Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
[07/15 18:53:22     60s]       Clock DAG stats after 'Wire Reduction extra effort':
[07/15 18:53:22     60s]         cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
[07/15 18:53:22     60s]         sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[07/15 18:53:22     60s]         misc counts      : r=2, pp=0
[07/15 18:53:22     60s]         cell areas       : b=248.371um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=248.371um^2
[07/15 18:53:22     60s]         cell capacitance : b=0.106pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.106pF
[07/15 18:53:22     60s]         sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[07/15 18:53:22     60s]         wire capacitance : top=0.000pF, trunk=0.262pF, leaf=0.596pF, total=0.858pF
[07/15 18:53:22     60s]         wire lengths     : top=0.000um, trunk=1610.610um, leaf=3407.290um, total=5017.900um
[07/15 18:53:22     60s]         hp wire lengths  : top=0.000um, trunk=1260.000um, leaf=1337.840um, total=2597.840um
[07/15 18:53:22     60s]       Clock DAG net violations after 'Wire Reduction extra effort': none
[07/15 18:53:22     60s]       Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
[07/15 18:53:22     60s]         Trunk : target=0.617ns count=8 avg=0.280ns sd=0.164ns min=0.047ns max=0.456ns {5 <= 0.370ns, 3 <= 0.494ns, 0 <= 0.555ns, 0 <= 0.586ns, 0 <= 0.617ns}
[07/15 18:53:22     60s]         Leaf  : target=0.617ns count=5 avg=0.528ns sd=0.074ns min=0.450ns max=0.611ns {0 <= 0.370ns, 2 <= 0.494ns, 1 <= 0.555ns, 0 <= 0.586ns, 2 <= 0.617ns}
[07/15 18:53:22     60s]       Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
[07/15 18:53:22     60s]          Bufs: BUJI3VX8: 3 BUJI3VX6: 1 BUJI3VX4: 1 BUJI3VX2: 2 BUJI3VX1: 4 
[07/15 18:53:22     60s]       Clock DAG hash after 'Wire Reduction extra effort': 6938939181624820331 18039932134699075295
[07/15 18:53:22     60s]       CTS services accumulated run-time stats after 'Wire Reduction extra effort':
[07/15 18:53:22     60s]         delay calculator: calls=9230, total_wall_time=0.390s, mean_wall_time=0.042ms
[07/15 18:53:22     60s]         legalizer: calls=1152, total_wall_time=0.016s, mean_wall_time=0.014ms
[07/15 18:53:22     60s]         steiner router: calls=8213, total_wall_time=0.128s, mean_wall_time=0.016ms
[07/15 18:53:22     60s]       Primary reporting skew groups after 'Wire Reduction extra effort':
[07/15 18:53:22     60s]         skew_group CLK/functional_mode: insertion delay [min=1.860, max=1.935, avg=1.898, sd=0.026], skew [0.074 vs 0.285], 100% {1.860, 1.935} (wid=0.054 ws=0.035) (gid=1.889 gs=0.053)
[07/15 18:53:22     60s]             min path sink: spi1_ele1_meta_reg[26]/C
[07/15 18:53:22     60s]             max path sink: npg1_DOWN_accumulator_reg[8]/C
[07/15 18:53:22     60s]       Skew group summary after 'Wire Reduction extra effort':
[07/15 18:53:22     60s]         skew_group CLK/functional_mode: insertion delay [min=1.860, max=1.935, avg=1.898, sd=0.026], skew [0.074 vs 0.285], 100% {1.860, 1.935} (wid=0.054 ws=0.035) (gid=1.889 gs=0.053)
[07/15 18:53:22     60s]         skew_group SPI_CLK/functional_mode: insertion delay [min=1.859, max=1.871, avg=1.864, sd=0.004], skew [0.012 vs 0.285], 100% {1.859, 1.871} (wid=0.026 ws=0.012) (gid=1.844 gs=0.000)
[07/15 18:53:22     60s]       Legalizer API calls during this step: 216 succeeded with high effort: 216 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/15 18:53:22     60s]     Wire Reduction extra effort done. (took cpu=0:00:00.2 real=0:00:00.2)
[07/15 18:53:22     60s]     Optimizing orientation...
[07/15 18:53:22     60s]     FlipOpt...
[07/15 18:53:22     60s]     Disconnecting clock tree from netlist...
[07/15 18:53:22     60s]     Disconnecting clock tree from netlist done.
[07/15 18:53:22     60s]     Performing Single Threaded FlipOpt
[07/15 18:53:22     60s]     Optimizing orientation on clock cells...
[07/15 18:53:22     60s]       Orientation Wirelength Optimization: Attempted = 14 , Succeeded = 3 , Constraints Broken = 8 , CannotMove = 3 , Illegal = 0 , Other = 0
[07/15 18:53:22     60s]     Optimizing orientation on clock cells done.
[07/15 18:53:22     60s]     Resynthesising clock tree into netlist...
[07/15 18:53:22     60s]       Reset timing graph...
[07/15 18:53:22     60s] Ignoring AAE DB Resetting ...
[07/15 18:53:22     60s]       Reset timing graph done.
[07/15 18:53:22     60s]     Resynthesising clock tree into netlist done.
[07/15 18:53:22     60s]     FlipOpt done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:53:22     60s]     Optimizing orientation done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:53:22     60s] End AAE Lib Interpolated Model. (MEM=2092.88 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 18:53:22     60s]     Clock DAG stats after 'Wire Opt OverFix':
[07/15 18:53:22     60s]       cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
[07/15 18:53:22     60s]       sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[07/15 18:53:22     60s]       misc counts      : r=2, pp=0
[07/15 18:53:22     60s]       cell areas       : b=248.371um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=248.371um^2
[07/15 18:53:22     60s]       cell capacitance : b=0.106pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.106pF
[07/15 18:53:22     60s]       sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[07/15 18:53:22     60s]       wire capacitance : top=0.000pF, trunk=0.259pF, leaf=0.595pF, total=0.854pF
[07/15 18:53:22     60s]       wire lengths     : top=0.000um, trunk=1592.410um, leaf=3402.445um, total=4994.855um
[07/15 18:53:22     60s]       hp wire lengths  : top=0.000um, trunk=1260.000um, leaf=1337.840um, total=2597.840um
[07/15 18:53:22     60s]     Clock DAG net violations after 'Wire Opt OverFix': none
[07/15 18:53:22     60s]     Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
[07/15 18:53:22     60s]       Trunk : target=0.617ns count=8 avg=0.278ns sd=0.162ns min=0.047ns max=0.456ns {5 <= 0.370ns, 3 <= 0.494ns, 0 <= 0.555ns, 0 <= 0.586ns, 0 <= 0.617ns}
[07/15 18:53:22     60s]       Leaf  : target=0.617ns count=5 avg=0.527ns sd=0.075ns min=0.447ns max=0.611ns {0 <= 0.370ns, 2 <= 0.494ns, 1 <= 0.555ns, 0 <= 0.586ns, 2 <= 0.617ns}
[07/15 18:53:22     60s]     Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
[07/15 18:53:22     60s]        Bufs: BUJI3VX8: 3 BUJI3VX6: 1 BUJI3VX4: 1 BUJI3VX2: 2 BUJI3VX1: 4 
[07/15 18:53:22     60s]     Clock DAG hash after 'Wire Opt OverFix': 11293877447124091999 1874597728957894411
[07/15 18:53:22     60s]     CTS services accumulated run-time stats after 'Wire Opt OverFix':
[07/15 18:53:22     60s]       delay calculator: calls=9243, total_wall_time=0.391s, mean_wall_time=0.042ms
[07/15 18:53:22     60s]       legalizer: calls=1152, total_wall_time=0.016s, mean_wall_time=0.014ms
[07/15 18:53:22     60s]       steiner router: calls=8254, total_wall_time=0.130s, mean_wall_time=0.016ms
[07/15 18:53:22     60s]     Primary reporting skew groups after 'Wire Opt OverFix':
[07/15 18:53:22     60s]       skew_group CLK/functional_mode: insertion delay [min=1.846, max=1.922, avg=1.885, sd=0.027], skew [0.076 vs 0.285], 100% {1.846, 1.922} (wid=0.054 ws=0.035) (gid=1.878 gs=0.052)
[07/15 18:53:22     60s]           min path sink: spi1_conf1_meta_reg[14]/C
[07/15 18:53:22     60s]           max path sink: npg1_phase_up_count_reg[0]/C
[07/15 18:53:22     60s]     Skew group summary after 'Wire Opt OverFix':
[07/15 18:53:22     60s]       skew_group CLK/functional_mode: insertion delay [min=1.846, max=1.922, avg=1.885, sd=0.027], skew [0.076 vs 0.285], 100% {1.846, 1.922} (wid=0.054 ws=0.035) (gid=1.878 gs=0.052)
[07/15 18:53:22     60s]       skew_group SPI_CLK/functional_mode: insertion delay [min=1.859, max=1.871, avg=1.864, sd=0.004], skew [0.012 vs 0.285], 100% {1.859, 1.871} (wid=0.026 ws=0.012) (gid=1.844 gs=0.000)
[07/15 18:53:22     60s]     Legalizer API calls during this step: 216 succeeded with high effort: 216 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/15 18:53:22     60s]   Wire Opt OverFix done. (took cpu=0:00:00.3 real=0:00:00.3)
[07/15 18:53:22     60s]   Total capacitance is (rise=2.281pF fall=2.300pF), of which (rise=0.854pF fall=0.854pF) is wire, and (rise=1.427pF fall=1.446pF) is gate.
[07/15 18:53:22     60s]   Stage::Polishing done. (took cpu=0:00:00.8 real=0:00:00.8)
[07/15 18:53:22     60s]   Stage::Updating netlist...
[07/15 18:53:22     60s]   Reset timing graph...
[07/15 18:53:22     60s] Ignoring AAE DB Resetting ...
[07/15 18:53:22     60s]   Reset timing graph done.
[07/15 18:53:22     60s]   Setting non-default rules before calling refine place.
[07/15 18:53:22     60s]   Leaving CCOpt scope - Cleaning up placement interface...
[07/15 18:53:22     60s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2092.9M, EPOCH TIME: 1721084002.500906
[07/15 18:53:22     60s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:368).
[07/15 18:53:22     60s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:22     60s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:22     60s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:22     60s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.002, MEM:2051.9M, EPOCH TIME: 1721084002.503175
[07/15 18:53:22     60s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:53:22     60s] **WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
[07/15 18:53:22     60s]   Leaving CCOpt scope - ClockRefiner...
[07/15 18:53:22     60s]   Assigned high priority to 11 instances.
[07/15 18:53:22     60s]   Soft fixed 11 clock instances.
[07/15 18:53:22     60s]   Performing Clock Only Refine Place.
[07/15 18:53:22     60s]   Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Skipped, Datapath : Skipped.
[07/15 18:53:22     60s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2051.9M, EPOCH TIME: 1721084002.510607
[07/15 18:53:22     60s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2051.9M, EPOCH TIME: 1721084002.510701
[07/15 18:53:22     60s] Processing tracks to init pin-track alignment.
[07/15 18:53:22     60s] z: 2, totalTracks: 1
[07/15 18:53:22     60s] z: 4, totalTracks: 1
[07/15 18:53:22     60s] z: 6, totalTracks: 1
[07/15 18:53:22     60s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 18:53:22     60s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2051.9M, EPOCH TIME: 1721084002.511864
[07/15 18:53:22     60s] Info: 11 insts are soft-fixed.
[07/15 18:53:22     60s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:22     60s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:22     60s] 
[07/15 18:53:22     60s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:53:22     60s] OPERPROF:       Starting CMU at level 4, MEM:2051.9M, EPOCH TIME: 1721084002.521295
[07/15 18:53:22     60s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:2051.9M, EPOCH TIME: 1721084002.521546
[07/15 18:53:22     60s] 
[07/15 18:53:22     60s] Bad Lib Cell Checking (CMU) is done! (0)
[07/15 18:53:22     60s] Info: 11 insts are soft-fixed.
[07/15 18:53:22     60s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.010, REAL:0.010, MEM:2051.9M, EPOCH TIME: 1721084002.521747
[07/15 18:53:22     60s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2051.9M, EPOCH TIME: 1721084002.521790
[07/15 18:53:22     60s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2051.9M, EPOCH TIME: 1721084002.521921
[07/15 18:53:22     60s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2051.9MB).
[07/15 18:53:22     60s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.010, REAL:0.011, MEM:2051.9M, EPOCH TIME: 1721084002.522103
[07/15 18:53:22     60s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.010, REAL:0.012, MEM:2051.9M, EPOCH TIME: 1721084002.522142
[07/15 18:53:22     60s] TDRefine: refinePlace mode is spiral
[07/15 18:53:22     60s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.6155.9
[07/15 18:53:22     60s] OPERPROF: Starting RefinePlace at level 1, MEM:2051.9M, EPOCH TIME: 1721084002.522199
[07/15 18:53:22     60s] *** Starting refinePlace (0:01:01 mem=2051.9M) ***
[07/15 18:53:22     60s] Total net bbox length = 4.361e+04 (2.426e+04 1.935e+04) (ext = 4.811e+03)
[07/15 18:53:22     60s] 
[07/15 18:53:22     60s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:53:22     60s] Info: 11 insts are soft-fixed.
[07/15 18:53:22     60s] Move report: Pre Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/15 18:53:22     60s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/15 18:53:22     60s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/15 18:53:22     60s] (I)      Default pattern map key = aska_dig_default.
[07/15 18:53:22     60s] (I)      Default pattern map key = aska_dig_default.
[07/15 18:53:22     60s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2051.9M, EPOCH TIME: 1721084002.523699
[07/15 18:53:22     60s] Starting refinePlace ...
[07/15 18:53:22     60s] (I)      Default pattern map key = aska_dig_default.
[07/15 18:53:22     60s] One DDP V2 for no tweak run.
[07/15 18:53:22     60s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/15 18:53:22     60s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2051.9MB
[07/15 18:53:22     60s] Statistics of distance of Instance movement in refine placement:
[07/15 18:53:22     60s]   maximum (X+Y) =         0.00 um
[07/15 18:53:22     60s]   mean    (X+Y) =         0.00 um
[07/15 18:53:22     60s] Summary Report:
[07/15 18:53:22     60s] Instances move: 0 (out of 1230 movable)
[07/15 18:53:22     60s] Instances flipped: 0
[07/15 18:53:22     60s] Mean displacement: 0.00 um
[07/15 18:53:22     60s] Max displacement: 0.00 um 
[07/15 18:53:22     60s] Total instances moved : 0
[07/15 18:53:22     60s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.000, REAL:0.001, MEM:2051.9M, EPOCH TIME: 1721084002.524324
[07/15 18:53:22     60s] Total net bbox length = 4.361e+04 (2.426e+04 1.935e+04) (ext = 4.811e+03)
[07/15 18:53:22     60s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2051.9MB
[07/15 18:53:22     60s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2051.9MB) @(0:01:01 - 0:01:01).
[07/15 18:53:22     60s] *** Finished refinePlace (0:01:01 mem=2051.9M) ***
[07/15 18:53:22     60s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.6155.9
[07/15 18:53:22     60s] OPERPROF: Finished RefinePlace at level 1, CPU:0.000, REAL:0.003, MEM:2051.9M, EPOCH TIME: 1721084002.524739
[07/15 18:53:22     60s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2051.9M, EPOCH TIME: 1721084002.524785
[07/15 18:53:22     60s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 18:53:22     60s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:22     60s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:22     60s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:22     60s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.002, MEM:2051.9M, EPOCH TIME: 1721084002.526493
[07/15 18:53:22     60s]   ClockRefiner summary
[07/15 18:53:22     60s]   All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 379).
[07/15 18:53:22     60s]   Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 11).
[07/15 18:53:22     60s]   Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 368).
[07/15 18:53:22     60s]   Restoring pStatusCts on 11 clock instances.
[07/15 18:53:22     60s]   Revert refine place priority changes on 0 instances.
[07/15 18:53:22     60s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:53:22     60s]   Stage::Updating netlist done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:53:22     60s]   CCOpt::Phase::Implementation done. (took cpu=0:00:01.4 real=0:00:01.4)
[07/15 18:53:22     60s]   CCOpt::Phase::eGRPC...
[07/15 18:53:22     60s]   eGR Post Conditioning loop iteration 0...
[07/15 18:53:22     60s]     Clock implementation routing...
[07/15 18:53:22     60s]       Leaving CCOpt scope - Routing Tools...
[07/15 18:53:22     60s] Net route status summary:
[07/15 18:53:22     60s]   Clock:        13 (unrouted=13, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[07/15 18:53:22     60s]   Non-clock:  1278 (unrouted=27, trialRouted=1251, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=27, (crossesIlmBoundary AND tooFewTerms=0)])
[07/15 18:53:22     60s]       Routing using eGR only...
[07/15 18:53:22     60s]         Early Global Route - eGR only step...
[07/15 18:53:22     60s] (ccopt eGR): There are 13 nets to be routed. 0 nets have skip routing designation.
[07/15 18:53:22     60s] (ccopt eGR): There are 13 nets for routing of which 13 have one or more fixed wires.
[07/15 18:53:22     60s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[07/15 18:53:22     60s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[07/15 18:53:22     60s] (ccopt eGR): Start to route 13 all nets
[07/15 18:53:22     60s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2051.88 MB )
[07/15 18:53:22     60s] (I)      ============================ Layers =============================
[07/15 18:53:22     60s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 18:53:22     60s] (I)      | DB# |  ID |                 Name |      Type | #Masks | Extra |
[07/15 18:53:22     60s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 18:53:22     60s] (I)      |  33 |   0 |                 CONT |       cut |      1 |       |
[07/15 18:53:22     60s] (I)      |   1 |   1 |                 MET1 |      wire |      1 |       |
[07/15 18:53:22     60s] (I)      |  34 |   1 |                 VIA1 |       cut |      1 |       |
[07/15 18:53:22     60s] (I)      |   2 |   2 |                 MET2 |      wire |      1 |       |
[07/15 18:53:22     60s] (I)      |  35 |   2 |                 VIA2 |       cut |      1 |       |
[07/15 18:53:22     60s] (I)      |   3 |   3 |                 MET3 |      wire |      1 |       |
[07/15 18:53:22     60s] (I)      |  36 |   3 |                 VIA3 |       cut |      1 |       |
[07/15 18:53:22     60s] (I)      |   4 |   4 |                 MET4 |      wire |      1 |       |
[07/15 18:53:22     60s] (I)      |  37 |   4 |                VIATP |       cut |      1 |       |
[07/15 18:53:22     60s] (I)      |   5 |   5 |                METTP |      wire |      1 |       |
[07/15 18:53:22     60s] (I)      |  38 |   5 |               VIATPL |       cut |      1 |       |
[07/15 18:53:22     60s] (I)      |   6 |   6 |               METTPL |      wire |      1 |       |
[07/15 18:53:22     60s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 18:53:22     60s] (I)      |  64 |  64 |              OVERLAP |   overlap |        |       |
[07/15 18:53:22     60s] (I)      |  65 |  65 |                 PIMP |   implant |        |       |
[07/15 18:53:22     60s] (I)      |  66 |  66 |                 NIMP |   implant |        |       |
[07/15 18:53:22     60s] (I)      |  67 |  67 |                NWELL |     other |        |    MS |
[07/15 18:53:22     60s] (I)      |  68 |  68 |                 DIFF | diffusion |        |    MS |
[07/15 18:53:22     60s] (I)      |   0 |   0 |                POLY1 |     other |        |    MS |
[07/15 18:53:22     60s] (I)      |  69 |  69 |               LOCKED |     other |        |       |
[07/15 18:53:22     60s] (I)      |  70 |  70 |              LOCKED1 |     other |        |       |
[07/15 18:53:22     60s] (I)      |  71 |  71 |              LOCKED2 |     other |        |       |
[07/15 18:53:22     60s] (I)      |  72 |  72 |              LOCKED3 |     other |        |       |
[07/15 18:53:22     60s] (I)      |  73 |  73 |              LOCKED4 |     other |        |       |
[07/15 18:53:22     60s] (I)      |  74 |  74 |                   MV |     other |        |    MS |
[07/15 18:53:22     60s] (I)      |  75 |  75 |                PWELL |     other |        |    MS |
[07/15 18:53:22     60s] (I)      |  76 |  76 |                  PAD |     other |        |    MS |
[07/15 18:53:22     60s] (I)      |  77 |  77 |                 VIA4 |     other |        |    MS |
[07/15 18:53:22     60s] (I)      |  78 |  78 |                 SBLK |     other |        |    MS |
[07/15 18:53:22     60s] (I)      |  79 |  79 |                NOPIM |     other |        |    MS |
[07/15 18:53:22     60s] (I)      |  80 |  80 |                 CAPM |     other |        |    MS |
[07/15 18:53:22     60s] (I)      |  81 |  81 |                 MET5 |     other |        |    MS |
[07/15 18:53:22     60s] (I)      |  82 |  82 |                  LDP |     other |        |    MS |
[07/15 18:53:22     60s] (I)      |  83 |  83 |                NODRC |     other |        |    MS |
[07/15 18:53:22     60s] (I)      |  84 |  84 |               DIODEF |     other |        |    MS |
[07/15 18:53:22     60s] (I)      |  85 |  85 |                  ESD |     other |        |    MS |
[07/15 18:53:22     60s] (I)      |  86 |  86 |                  LDN |     other |        |    MS |
[07/15 18:53:22     60s] (I)      |  87 |  87 |                   CF |     other |        |    MS |
[07/15 18:53:22     60s] (I)      |  88 |  88 |                 HRES |     other |        |    MS |
[07/15 18:53:22     60s] (I)      |  89 |  89 |                  ALN |     other |        |    MS |
[07/15 18:53:22     60s] (I)      |  90 |  90 |               DNWELL |     other |        |    MS |
[07/15 18:53:22     60s] (I)      |  91 |  91 |                 IOID |     other |        |    MS |
[07/15 18:53:22     60s] (I)      |  92 |  92 |                 MRES |     other |        |    MS |
[07/15 18:53:22     60s] (I)      |  93 |  93 |                  NW1 |     other |        |    MS |
[07/15 18:53:22     60s] (I)      |  94 |  94 |                  PW1 |     other |        |    MS |
[07/15 18:53:22     60s] (I)      |  95 |  95 |                  NW2 |     other |        |    MS |
[07/15 18:53:22     60s] (I)      |  96 |  96 |                  PW2 |     other |        |    MS |
[07/15 18:53:22     60s] (I)      |  97 |  97 |               BLKALL |     other |        |    MS |
[07/15 18:53:22     60s] (I)      |  98 |  98 |               BIPDEF |     other |        |    MS |
[07/15 18:53:22     60s] (I)      |  99 |  99 |                 NIFE |     other |        |    MS |
[07/15 18:53:22     60s] (I)      | 100 | 100 |               SUBCUT |     other |        |    MS |
[07/15 18:53:22     60s] (I)      | 101 | 101 |               FAMARK |     other |        |    MS |
[07/15 18:53:22     60s] (I)      | 102 | 102 |               RESDEF |     other |        |    MS |
[07/15 18:53:22     60s] (I)      | 103 | 103 |               CAPDEF |     other |        |    MS |
[07/15 18:53:22     60s] (I)      | 104 | 104 |               INDDEF |     other |        |    MS |
[07/15 18:53:22     60s] (I)      | 105 | 105 |                  RAC |     other |        |    MS |
[07/15 18:53:22     60s] (I)      | 106 | 106 |                XFLAY |     other |        |    MS |
[07/15 18:53:22     60s] (I)      | 107 | 107 |                HVGOX |     other |        |    MS |
[07/15 18:53:22     60s] (I)      | 108 | 108 |              HVPWELL |     other |        |    MS |
[07/15 18:53:22     60s] (I)      | 109 | 109 |              HVNWELL |     other |        |    MS |
[07/15 18:53:22     60s] (I)      | 110 | 110 |                  SOI |     other |        |    MS |
[07/15 18:53:22     60s] (I)      | 111 | 111 |                  PDD |     other |        |    MS |
[07/15 18:53:22     60s] (I)      | 112 | 112 |                  SCI |     other |        |    MS |
[07/15 18:53:22     60s] (I)      | 113 | 113 |                  SSD |     other |        |    MS |
[07/15 18:53:22     60s] (I)      | 114 | 114 |                 DEPL |     other |        |    MS |
[07/15 18:53:22     60s] (I)      | 115 | 115 |                  LPM |     other |        |    MS |
[07/15 18:53:22     60s] (I)      | 116 | 116 |                  LNM |     other |        |    MS |
[07/15 18:53:22     60s] (I)      | 117 | 117 |                ISOPW |     other |        |    MS |
[07/15 18:53:22     60s] (I)      | 118 | 118 |                  SOC |     other |        |    MS |
[07/15 18:53:22     60s] (I)      | 119 | 119 |                 DMOS |     other |        |    MS |
[07/15 18:53:22     60s] (I)      | 120 | 120 |               DEVLBL |     other |        |    MS |
[07/15 18:53:22     60s] (I)      | 121 | 121 |             DNWELLMV |     other |        |    MS |
[07/15 18:53:22     60s] (I)      | 122 | 122 |                PWBLK |     other |        |    MS |
[07/15 18:53:22     60s] (I)      | 123 | 123 |               PHODEF |     other |        |    MS |
[07/15 18:53:22     60s] (I)      | 124 | 124 |                  LNO |     other |        |    MS |
[07/15 18:53:22     60s] (I)      | 125 | 125 |                 VIA5 |     other |        |    MS |
[07/15 18:53:22     60s] (I)      | 126 | 126 |                 MET6 |     other |        |    MS |
[07/15 18:53:22     60s] (I)      | 127 | 127 |               HVDEPL |     other |        |    MS |
[07/15 18:53:22     60s] (I)      | 128 | 128 |              CAPM23F |     other |        |    MS |
[07/15 18:53:22     60s] (I)      | 129 | 129 |             CAPMH23F |     other |        |    MS |
[07/15 18:53:22     60s] (I)      | 130 | 130 |              CAPM34F |     other |        |    MS |
[07/15 18:53:22     60s] (I)      | 131 | 131 |             CAPMH34F |     other |        |    MS |
[07/15 18:53:22     60s] (I)      | 132 | 132 |              CAPM45F |     other |        |    MS |
[07/15 18:53:22     60s] (I)      | 133 | 133 |             CAPMH45F |     other |        |    MS |
[07/15 18:53:22     60s] (I)      | 134 | 134 |              CAPM56F |     other |        |    MS |
[07/15 18:53:22     60s] (I)      | 135 | 135 |             CAPMH56F |     other |        |    MS |
[07/15 18:53:22     60s] (I)      | 136 | 136 |                CAPM2 |     other |        |    MS |
[07/15 18:53:22     60s] (I)      | 137 | 137 |                CAPM3 |     other |        |    MS |
[07/15 18:53:22     60s] (I)      | 138 | 138 |                  DNC |     other |        |    MS |
[07/15 18:53:22     60s] (I)      | 139 | 139 |                  DPC |     other |        |    MS |
[07/15 18:53:22     60s] (I)      | 140 | 140 |                LNDEV |     other |        |    MS |
[07/15 18:53:22     60s] (I)      | 141 | 141 |                  HNW |     other |        |    MS |
[07/15 18:53:22     60s] (I)      | 142 | 142 |                  NDF |     other |        |    MS |
[07/15 18:53:22     60s] (I)      | 143 | 143 |                  PDF |     other |        |    MS |
[07/15 18:53:22     60s] (I)      | 144 | 144 |                  DTI |     other |        |    MS |
[07/15 18:53:22     60s] (I)      | 145 | 145 |                UVWIN |     other |        |    MS |
[07/15 18:53:22     60s] (I)      | 146 | 146 |               ANODOP |     other |        |    MS |
[07/15 18:53:22     60s] (I)      | 147 | 147 |               CATDOP |     other |        |    MS |
[07/15 18:53:22     60s] (I)      | 148 | 148 |                  AML |     other |        |    MS |
[07/15 18:53:22     60s] (I)      | 149 | 149 |                BNIMP |     other |        |    MS |
[07/15 18:53:22     60s] (I)      | 150 | 150 |                  LPW |     other |        |    MS |
[07/15 18:53:22     60s] (I)      | 151 | 151 |                  LNW |     other |        |    MS |
[07/15 18:53:22     60s] (I)      | 152 | 152 |                   BP |     other |        |    MS |
[07/15 18:53:22     60s] (I)      | 153 | 153 |                CAPMH |     other |        |    MS |
[07/15 18:53:22     60s] (I)      | 154 | 154 |               CAPMH2 |     other |        |    MS |
[07/15 18:53:22     60s] (I)      | 155 | 155 |               CAPMH3 |     other |        |    MS |
[07/15 18:53:22     60s] (I)      | 156 | 156 |               LDDBLK |     other |        |    MS |
[07/15 18:53:22     60s] (I)      | 157 | 157 |                  STI |     other |        |    MS |
[07/15 18:53:22     60s] (I)      | 158 | 158 |                  LVT |     other |        |    MS |
[07/15 18:53:22     60s] (I)      | 159 | 159 |               NWELL3 |     other |        |    MS |
[07/15 18:53:22     60s] (I)      | 160 | 160 |               PWELL3 |     other |        |    MS |
[07/15 18:53:22     60s] (I)      | 161 | 161 |                ngate |     other |        |    MS |
[07/15 18:53:22     60s] (I)      | 162 | 162 |                pgate |     other |        |    MS |
[07/15 18:53:22     60s] (I)      | 163 | 163 |                  sub |     other |        |    MS |
[07/15 18:53:22     60s] (I)      | 164 | 164 |              polyres |     other |        |    MS |
[07/15 18:53:22     60s] (I)      | 165 | 165 |               allres |     other |        |    MS |
[07/15 18:53:22     60s] (I)      | 166 | 166 |                  nsd |     other |        |    MS |
[07/15 18:53:22     60s] (I)      | 167 | 167 |                  psd |     other |        |    MS |
[07/15 18:53:22     60s] (I)      | 168 | 168 |               SUBEXT |     other |        |    MS |
[07/15 18:53:22     60s] (I)      | 169 | 169 |               SUBDEV |     other |        |    MS |
[07/15 18:53:22     60s] (I)      | 170 | 170 |                NGIMP |     other |        |    MS |
[07/15 18:53:22     60s] (I)      | 171 | 171 |                  ULN |     other |        |    MS |
[07/15 18:53:22     60s] (I)      | 172 | 172 |                 PPLN |     other |        |    MS |
[07/15 18:53:22     60s] (I)      | 173 | 173 |                 NNLN |     other |        |    MS |
[07/15 18:53:22     60s] (I)      | 174 | 174 |                 NWLN |     other |        |    MS |
[07/15 18:53:22     60s] (I)      | 175 | 175 |                 PWLN |     other |        |    MS |
[07/15 18:53:22     60s] (I)      | 176 | 176 |               NWELL5 |     other |        |    MS |
[07/15 18:53:22     60s] (I)      | 177 | 177 |               PWELL5 |     other |        |    MS |
[07/15 18:53:22     60s] (I)      | 178 | 178 |                  SVT |     other |        |    MS |
[07/15 18:53:22     60s] (I)      | 179 | 179 |               CORNER |     other |        |    MS |
[07/15 18:53:22     60s] (I)      | 180 | 180 |               PIMIDE |     other |        |    MS |
[07/15 18:53:22     60s] (I)      | 181 | 181 |                 EMIR |     other |        |    MS |
[07/15 18:53:22     60s] (I)      | 182 | 182 |             DONOTUSE |     other |        |    MS |
[07/15 18:53:22     60s] (I)      | 183 | 183 |          LOCKED_slot |     other |        |       |
[07/15 18:53:22     60s] (I)      | 184 | 184 |         LOCKED1_slot |     other |        |       |
[07/15 18:53:22     60s] (I)      | 185 | 185 |         LOCKED2_slot |     other |        |       |
[07/15 18:53:22     60s] (I)      | 186 | 186 |         LOCKED3_slot |     other |        |       |
[07/15 18:53:22     60s] (I)      | 187 | 187 |         LOCKED4_slot |     other |        |       |
[07/15 18:53:22     60s] (I)      | 188 | 188 |           POLY1_slot |     other |        |       |
[07/15 18:53:22     60s] (I)      | 189 | 189 |            MET1_slot |     other |        |       |
[07/15 18:53:22     60s] (I)      | 190 | 190 |            VIA1_slot |     other |        |       |
[07/15 18:53:22     60s] (I)      | 191 | 191 |            MET2_slot |     other |        |       |
[07/15 18:53:22     60s] (I)      | 192 | 192 |            VIA2_slot |     other |        |       |
[07/15 18:53:22     60s] (I)      | 193 | 193 |            MET3_slot |     other |        |       |
[07/15 18:53:22     60s] (I)      | 194 | 194 |            VIA3_slot |     other |        |       |
[07/15 18:53:22     60s] (I)      | 195 | 195 |            MET4_slot |     other |        |       |
[07/15 18:53:22     60s] (I)      | 196 | 196 |           VIATP_slot |     other |        |       |
[07/15 18:53:22     60s] (I)      | 197 | 197 |           METTP_slot |     other |        |       |
[07/15 18:53:22     60s] (I)      | 198 | 198 |          VIATPL_slot |     other |        |       |
[07/15 18:53:22     60s] (I)      | 199 | 199 |          METTPL_slot |     other |        |       |
[07/15 18:53:22     60s] (I)      | 200 | 200 |             Unrouted |     other |        |       |
[07/15 18:53:22     60s] (I)      | 201 | 201 |             Canplace |     other |        |       |
[07/15 18:53:22     60s] (I)      | 202 | 202 |         Cannotoccupy |     other |        |       |
[07/15 18:53:22     60s] (I)      | 203 | 203 |                Group |     other |        |       |
[07/15 18:53:22     60s] (I)      | 204 | 204 |                  Row |     other |        |       |
[07/15 18:53:22     60s] (I)      | 205 | 205 |               marker |     other |        |       |
[07/15 18:53:22     60s] (I)      | 206 | 206 |         changedLayer |     other |        |       |
[07/15 18:53:22     60s] (I)      | 207 | 207 |           designFlow |     other |        |       |
[07/15 18:53:22     60s] (I)      | 208 | 208 |                unset |     other |        |       |
[07/15 18:53:22     60s] (I)      | 209 | 209 |              unknown |     other |        |       |
[07/15 18:53:22     60s] (I)      | 210 | 210 |               supply |     other |        |       |
[07/15 18:53:22     60s] (I)      | 211 | 211 |                spike |     other |        |       |
[07/15 18:53:22     60s] (I)      | 212 | 212 |               resist |     other |        |       |
[07/15 18:53:22     60s] (I)      | 213 | 213 |                  hiz |     other |        |       |
[07/15 18:53:22     60s] (I)      | 214 | 214 |                drive |     other |        |       |
[07/15 18:53:22     60s] (I)      | 215 | 215 |               select |     other |        |       |
[07/15 18:53:22     60s] (I)      | 216 | 216 |               hilite |     other |        |       |
[07/15 18:53:22     60s] (I)      | 217 | 217 |                   y9 |     other |        |       |
[07/15 18:53:22     60s] (I)      | 218 | 218 |                   y8 |     other |        |       |
[07/15 18:53:22     60s] (I)      | 219 | 219 |                   y7 |     other |        |       |
[07/15 18:53:22     60s] (I)      | 220 | 220 |                   y6 |     other |        |       |
[07/15 18:53:22     60s] (I)      | 221 | 221 |                   y5 |     other |        |       |
[07/15 18:53:22     60s] (I)      | 222 | 222 |                   y4 |     other |        |       |
[07/15 18:53:22     60s] (I)      | 223 | 223 |                   y3 |     other |        |       |
[07/15 18:53:22     60s] (I)      | 224 | 224 |                   y2 |     other |        |       |
[07/15 18:53:22     60s] (I)      | 225 | 225 |                   y1 |     other |        |       |
[07/15 18:53:22     60s] (I)      | 226 | 226 |                   y0 |     other |        |       |
[07/15 18:53:22     60s] (I)      | 227 | 227 |              stretch |     other |        |       |
[07/15 18:53:22     60s] (I)      | 228 | 228 |                 snap |     other |        |       |
[07/15 18:53:22     60s] (I)      | 229 | 229 |            edgeLayer |     other |        |       |
[07/15 18:53:22     60s] (I)      | 230 | 230 |                 axis |     other |        |       |
[07/15 18:53:22     60s] (I)      | 231 | 231 |                  pin |     other |        |       |
[07/15 18:53:22     60s] (I)      | 232 | 232 |                 wire |     other |        |       |
[07/15 18:53:22     60s] (I)      | 233 | 233 |               device |     other |        |       |
[07/15 18:53:22     60s] (I)      | 234 | 234 |               border |     other |        |       |
[07/15 18:53:22     60s] (I)      | 235 | 235 |                 text |     other |        |       |
[07/15 18:53:22     60s] (I)      | 236 | 236 |            softFence |     other |        |       |
[07/15 18:53:22     60s] (I)      | 237 | 237 |            hardFence |     other |        |       |
[07/15 18:53:22     60s] (I)      | 238 | 238 |                align |     other |        |       |
[07/15 18:53:22     60s] (I)      | 239 | 239 |           prBoundary |     other |        |       |
[07/15 18:53:22     60s] (I)      | 240 | 240 |             instance |     other |        |       |
[07/15 18:53:22     60s] (I)      | 241 | 241 |             annotate |     other |        |       |
[07/15 18:53:22     60s] (I)      | 242 | 242 |                 grid |     other |        |       |
[07/15 18:53:22     60s] (I)      | 243 | 243 |           background |     other |        |       |
[07/15 18:53:22     60s] (I)      | 244 | 244 |            substrate |     other |        |       |
[07/15 18:53:22     60s] (I)      | 245 | 245 |     solderMaskBottom |     other |        |       |
[07/15 18:53:22     60s] (I)      | 246 | 246 |    beginGenericLayer |     other |        |       |
[07/15 18:53:22     60s] (I)      | 247 | 247 | internalGenericLayer |     other |        |       |
[07/15 18:53:22     60s] (I)      | 248 | 248 |      endGenericLayer |     other |        |       |
[07/15 18:53:22     60s] (I)      | 249 | 249 |        solderMaskTop |     other |        |       |
[07/15 18:53:22     60s] (I)      | 250 | 250 |                drill |     other |        |       |
[07/15 18:53:22     60s] (I)      | 251 | 251 |             wirebond |     other |        |       |
[07/15 18:53:22     60s] (I)      | 252 | 252 |  wirebondFingerGuide |     other |        |       |
[07/15 18:53:22     60s] (I)      | 253 | 253 |     assemblyBoundary |     other |        |       |
[07/15 18:53:22     60s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 18:53:22     60s] (I)      Started Import and model ( Curr Mem: 2051.88 MB )
[07/15 18:53:22     60s] (I)      Default pattern map key = aska_dig_default.
[07/15 18:53:22     60s] (I)      == Non-default Options ==
[07/15 18:53:22     60s] (I)      Clean congestion better                            : true
[07/15 18:53:22     60s] (I)      Estimate vias on DPT layer                         : true
[07/15 18:53:22     60s] (I)      Clean congestion layer assignment rounds           : 3
[07/15 18:53:22     60s] (I)      Layer constraints as soft constraints              : true
[07/15 18:53:22     60s] (I)      Soft top layer                                     : true
[07/15 18:53:22     60s] (I)      Skip prospective layer relax nets                  : true
[07/15 18:53:22     60s] (I)      Better NDR handling                                : true
[07/15 18:53:22     60s] (I)      Improved NDR modeling in LA                        : true
[07/15 18:53:22     60s] (I)      Routing cost fix for NDR handling                  : true
[07/15 18:53:22     60s] (I)      Block tracks for preroutes                         : true
[07/15 18:53:22     60s] (I)      Assign IRoute by net group key                     : true
[07/15 18:53:22     60s] (I)      Block unroutable channels                          : true
[07/15 18:53:22     60s] (I)      Block unroutable channels 3D                       : true
[07/15 18:53:22     60s] (I)      Bound layer relaxed segment wl                     : true
[07/15 18:53:22     60s] (I)      Blocked pin reach length threshold                 : 2
[07/15 18:53:22     60s] (I)      Check blockage within NDR space in TA              : true
[07/15 18:53:22     60s] (I)      Skip must join for term with via pillar            : true
[07/15 18:53:22     60s] (I)      Model find APA for IO pin                          : true
[07/15 18:53:22     60s] (I)      On pin location for off pin term                   : true
[07/15 18:53:22     60s] (I)      Handle EOL spacing                                 : true
[07/15 18:53:22     60s] (I)      Merge PG vias by gap                               : true
[07/15 18:53:22     60s] (I)      Maximum routing layer                              : 6
[07/15 18:53:22     60s] (I)      Route selected nets only                           : true
[07/15 18:53:22     60s] (I)      Refine MST                                         : true
[07/15 18:53:22     60s] (I)      Honor PRL                                          : true
[07/15 18:53:22     60s] (I)      Strong congestion aware                            : true
[07/15 18:53:22     60s] (I)      Improved initial location for IRoutes              : true
[07/15 18:53:22     60s] (I)      Multi panel TA                                     : true
[07/15 18:53:22     60s] (I)      Penalize wire overlap                              : true
[07/15 18:53:22     60s] (I)      Expand small instance blockage                     : true
[07/15 18:53:22     60s] (I)      Reduce via in TA                                   : true
[07/15 18:53:22     60s] (I)      SS-aware routing                                   : true
[07/15 18:53:22     60s] (I)      Improve tree edge sharing                          : true
[07/15 18:53:22     60s] (I)      Improve 2D via estimation                          : true
[07/15 18:53:22     60s] (I)      Refine Steiner tree                                : true
[07/15 18:53:22     60s] (I)      Build spine tree                                   : true
[07/15 18:53:22     60s] (I)      Model pass through capacity                        : true
[07/15 18:53:22     60s] (I)      Extend blockages by a half GCell                   : true
[07/15 18:53:22     60s] (I)      Consider pin shapes                                : true
[07/15 18:53:22     60s] (I)      Consider pin shapes for all nodes                  : true
[07/15 18:53:22     60s] (I)      Consider NR APA                                    : true
[07/15 18:53:22     60s] (I)      Consider IO pin shape                              : true
[07/15 18:53:22     60s] (I)      Fix pin connection bug                             : true
[07/15 18:53:22     60s] (I)      Consider layer RC for local wires                  : true
[07/15 18:53:22     60s] (I)      Route to clock mesh pin                            : true
[07/15 18:53:22     60s] (I)      LA-aware pin escape length                         : 2
[07/15 18:53:22     60s] (I)      Connect multiple ports                             : true
[07/15 18:53:22     60s] (I)      Split for must join                                : true
[07/15 18:53:22     60s] (I)      Number of threads                                  : 1
[07/15 18:53:22     60s] (I)      Routing effort level                               : 10000
[07/15 18:53:22     60s] (I)      Prefer layer length threshold                      : 8
[07/15 18:53:22     60s] (I)      Overflow penalty cost                              : 10
[07/15 18:53:22     60s] (I)      A-star cost                                        : 0.300000
[07/15 18:53:22     60s] (I)      Misalignment cost                                  : 10.000000
[07/15 18:53:22     60s] (I)      Threshold for short IRoute                         : 6
[07/15 18:53:22     60s] (I)      Via cost during post routing                       : 1.000000
[07/15 18:53:22     60s] (I)      Layer congestion ratios                            : { { 1.0 } }
[07/15 18:53:22     60s] (I)      Source-to-sink ratio                               : 0.300000
[07/15 18:53:22     60s] (I)      Scenic ratio bound                                 : 3.000000
[07/15 18:53:22     60s] (I)      Segment layer relax scenic ratio                   : 1.250000
[07/15 18:53:22     60s] (I)      Source-sink aware LA ratio                         : 0.500000
[07/15 18:53:22     60s] (I)      PG-aware similar topology routing                  : true
[07/15 18:53:22     60s] (I)      Maze routing via cost fix                          : true
[07/15 18:53:22     60s] (I)      Apply PRL on PG terms                              : true
[07/15 18:53:22     60s] (I)      Apply PRL on obs objects                           : true
[07/15 18:53:22     60s] (I)      Handle range-type spacing rules                    : true
[07/15 18:53:22     60s] (I)      PG gap threshold multiplier                        : 10.000000
[07/15 18:53:22     60s] (I)      Parallel spacing query fix                         : true
[07/15 18:53:22     60s] (I)      Force source to root IR                            : true
[07/15 18:53:22     60s] (I)      Layer Weights                                      : L2:4 L3:2.5
[07/15 18:53:22     60s] (I)      Do not relax to DPT layer                          : true
[07/15 18:53:22     60s] (I)      No DPT in post routing                             : true
[07/15 18:53:22     60s] (I)      Modeling PG via merging fix                        : true
[07/15 18:53:22     60s] (I)      Shield aware TA                                    : true
[07/15 18:53:22     60s] (I)      Strong shield aware TA                             : true
[07/15 18:53:22     60s] (I)      Overflow calculation fix in LA                     : true
[07/15 18:53:22     60s] (I)      Post routing fix                                   : true
[07/15 18:53:22     60s] (I)      Strong post routing                                : true
[07/15 18:53:22     60s] (I)      NDR via pillar fix                                 : true
[07/15 18:53:22     60s] (I)      Violation on path threshold                        : 1
[07/15 18:53:22     60s] (I)      Pass through capacity modeling                     : true
[07/15 18:53:22     60s] (I)      Select the non-relaxed segments in post routing stage : true
[07/15 18:53:22     60s] (I)      Select term pin box for io pin                     : true
[07/15 18:53:22     60s] (I)      Penalize NDR sharing                               : true
[07/15 18:53:22     60s] (I)      Enable special modeling                            : false
[07/15 18:53:22     60s] (I)      Keep fixed segments                                : true
[07/15 18:53:22     60s] (I)      Reorder net groups by key                          : true
[07/15 18:53:22     60s] (I)      Increase net scenic ratio                          : true
[07/15 18:53:22     60s] (I)      Method to set GCell size                           : row
[07/15 18:53:22     60s] (I)      Connect multiple ports and must join fix           : true
[07/15 18:53:22     60s] (I)      Avoid high resistance layers                       : true
[07/15 18:53:22     60s] (I)      Model find APA for IO pin fix                      : true
[07/15 18:53:22     60s] (I)      Avoid connecting non-metal layers                  : true
[07/15 18:53:22     60s] (I)      Use track pitch for NDR                            : true
[07/15 18:53:22     60s] (I)      Enable layer relax to lower layer                  : true
[07/15 18:53:22     60s] (I)      Enable layer relax to upper layer                  : true
[07/15 18:53:22     60s] (I)      Top layer relaxation fix                           : true
[07/15 18:53:22     60s] (I)      Handle non-default track width                     : false
[07/15 18:53:22     60s] (I)      Counted 402 PG shapes. We will not process PG shapes layer by layer.
[07/15 18:53:22     60s] (I)      Use row-based GCell size
[07/15 18:53:22     60s] (I)      Use row-based GCell align
[07/15 18:53:22     60s] (I)      layer 0 area = 202000
[07/15 18:53:22     60s] (I)      layer 1 area = 202000
[07/15 18:53:22     60s] (I)      layer 2 area = 202000
[07/15 18:53:22     60s] (I)      layer 3 area = 202000
[07/15 18:53:22     60s] (I)      layer 4 area = 562000
[07/15 18:53:22     60s] (I)      layer 5 area = 10000000
[07/15 18:53:22     60s] (I)      GCell unit size   : 4480
[07/15 18:53:22     60s] (I)      GCell multiplier  : 1
[07/15 18:53:22     60s] (I)      GCell row height  : 4480
[07/15 18:53:22     60s] (I)      Actual row height : 4480
[07/15 18:53:22     60s] (I)      GCell align ref   : 20160 20160
[07/15 18:53:22     60s] [NR-eGR] Track table information for default rule: 
[07/15 18:53:22     60s] [NR-eGR] MET1 has single uniform track structure
[07/15 18:53:22     60s] [NR-eGR] MET2 has single uniform track structure
[07/15 18:53:22     60s] [NR-eGR] MET3 has single uniform track structure
[07/15 18:53:22     60s] [NR-eGR] MET4 has single uniform track structure
[07/15 18:53:22     60s] [NR-eGR] METTP has single uniform track structure
[07/15 18:53:22     60s] [NR-eGR] METTPL has single uniform track structure
[07/15 18:53:22     60s] (I)      ================= Default via ==================
[07/15 18:53:22     60s] (I)      +---+--------------------+---------------------+
[07/15 18:53:22     60s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut     |
[07/15 18:53:22     60s] (I)      +---+--------------------+---------------------+
[07/15 18:53:22     60s] (I)      | 1 |    2  VIA1_Y_so    |   32  VIA1_CV1_hd   |
[07/15 18:53:22     60s] (I)      | 2 |   38  VIA2_so      |   61  VIA2_CV1_so   |
[07/15 18:53:22     60s] (I)      | 3 |   74  VIA3_so      |   93  VIA3_CH2_so   |
[07/15 18:53:22     60s] (I)      | 4 |  117  VIATPne_Y_so |  132  VIATP_CH2s_so |
[07/15 18:53:22     60s] (I)      | 5 |  145  VIATPL_so    |  150  VIATPL_CV_so  |
[07/15 18:53:22     60s] (I)      +---+--------------------+---------------------+
[07/15 18:53:22     60s] [NR-eGR] Read 10 PG shapes
[07/15 18:53:22     60s] [NR-eGR] Read 0 clock shapes
[07/15 18:53:22     60s] [NR-eGR] Read 0 other shapes
[07/15 18:53:22     60s] [NR-eGR] #Routing Blockages  : 0
[07/15 18:53:22     60s] [NR-eGR] #Instance Blockages : 0
[07/15 18:53:22     60s] [NR-eGR] #PG Blockages       : 10
[07/15 18:53:22     60s] [NR-eGR] #Halo Blockages     : 0
[07/15 18:53:22     60s] [NR-eGR] #Boundary Blockages : 0
[07/15 18:53:22     60s] [NR-eGR] #Clock Blockages    : 0
[07/15 18:53:22     60s] [NR-eGR] #Other Blockages    : 0
[07/15 18:53:22     60s] (I)      Design has 0 blackboxes considered as all layer blockages.
[07/15 18:53:22     60s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[07/15 18:53:22     60s] [NR-eGR] Read 1264 nets ( ignored 1251 )
[07/15 18:53:22     60s] [NR-eGR] Connected 0 must-join pins/ports
[07/15 18:53:22     60s] (I)      early_global_route_priority property id does not exist.
[07/15 18:53:22     60s] (I)      Read Num Blocks=250  Num Prerouted Wires=0  Num CS=0
[07/15 18:53:22     60s] (I)      Layer 1 (V) : #blockages 250 : #preroutes 0
[07/15 18:53:22     60s] (I)      Layer 2 (H) : #blockages 0 : #preroutes 0
[07/15 18:53:22     60s] (I)      Layer 3 (V) : #blockages 0 : #preroutes 0
[07/15 18:53:22     60s] (I)      Layer 4 (H) : #blockages 0 : #preroutes 0
[07/15 18:53:22     60s] (I)      Layer 5 (V) : #blockages 0 : #preroutes 0
[07/15 18:53:22     60s] (I)      Moved 2 terms for better access 
[07/15 18:53:22     60s] (I)      Number of ignored nets                =      0
[07/15 18:53:22     60s] (I)      Number of connected nets              =      0
[07/15 18:53:22     60s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[07/15 18:53:22     60s] (I)      Number of clock nets                  =     13.  Ignored: No
[07/15 18:53:22     60s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[07/15 18:53:22     60s] (I)      Number of special nets                =      0.  Ignored: Yes
[07/15 18:53:22     60s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[07/15 18:53:22     60s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[07/15 18:53:22     60s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[07/15 18:53:22     60s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[07/15 18:53:22     60s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[07/15 18:53:22     60s] [NR-eGR] There are 13 clock nets ( 0 with NDR ).
[07/15 18:53:22     60s] (I)      Ndr track 0 does not exist
[07/15 18:53:22     60s] (I)      ---------------------Grid Graph Info--------------------
[07/15 18:53:22     60s] (I)      Routing area        : (0, 0) - (445200, 241920)
[07/15 18:53:22     60s] (I)      Core area           : (20160, 20160) - (425040, 221760)
[07/15 18:53:22     60s] (I)      Site width          :   560  (dbu)
[07/15 18:53:22     60s] (I)      Row height          :  4480  (dbu)
[07/15 18:53:22     60s] (I)      GCell row height    :  4480  (dbu)
[07/15 18:53:22     60s] (I)      GCell width         :  4480  (dbu)
[07/15 18:53:22     60s] (I)      GCell height        :  4480  (dbu)
[07/15 18:53:22     60s] (I)      Grid                :    99    54     6
[07/15 18:53:22     60s] (I)      Layer numbers       :     1     2     3     4     5     6
[07/15 18:53:22     60s] (I)      Vertical capacity   :     0  4480     0  4480     0  4480
[07/15 18:53:22     60s] (I)      Horizontal capacity :     0     0  4480     0  4480     0
[07/15 18:53:22     60s] (I)      Default wire width  :   230   280   280   280   440  3000
[07/15 18:53:22     60s] (I)      Default wire space  :   230   280   280   280   460  2500
[07/15 18:53:22     60s] (I)      Default wire pitch  :   460   560   560   560   900  5500
[07/15 18:53:22     60s] (I)      Default pitch size  :   460   560   560   560  1120  5600
[07/15 18:53:22     60s] (I)      First track coord   :   280   280   280   280  1400  6160
[07/15 18:53:22     60s] (I)      Num tracks per GCell:  9.74  8.00  8.00  8.00  4.00  0.80
[07/15 18:53:22     60s] (I)      Total num of tracks :   432   795   432   795   215    79
[07/15 18:53:22     60s] (I)      Num of masks        :     1     1     1     1     1     1
[07/15 18:53:22     60s] (I)      Num of trim masks   :     0     0     0     0     0     0
[07/15 18:53:22     60s] (I)      --------------------------------------------------------
[07/15 18:53:22     60s] 
[07/15 18:53:22     60s] [NR-eGR] ============ Routing rule table ============
[07/15 18:53:22     60s] [NR-eGR] Rule id: 0  Nets: 13
[07/15 18:53:22     60s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[07/15 18:53:22     60s] (I)                    Layer    2    3    4     5     6 
[07/15 18:53:22     60s] (I)                    Pitch  560  560  560  1120  5600 
[07/15 18:53:22     60s] (I)             #Used tracks    1    1    1     1     1 
[07/15 18:53:22     60s] (I)       #Fully used tracks    1    1    1     1     1 
[07/15 18:53:22     60s] [NR-eGR] ========================================
[07/15 18:53:22     60s] [NR-eGR] 
[07/15 18:53:22     60s] (I)      =============== Blocked Tracks ===============
[07/15 18:53:22     60s] (I)      +-------+---------+----------+---------------+
[07/15 18:53:22     60s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[07/15 18:53:22     60s] (I)      +-------+---------+----------+---------------+
[07/15 18:53:22     60s] (I)      |     1 |       0 |        0 |         0.00% |
[07/15 18:53:22     60s] (I)      |     2 |   42930 |     6090 |        14.19% |
[07/15 18:53:22     60s] (I)      |     3 |   42768 |        0 |         0.00% |
[07/15 18:53:22     60s] (I)      |     4 |   42930 |        0 |         0.00% |
[07/15 18:53:22     60s] (I)      |     5 |   21285 |        0 |         0.00% |
[07/15 18:53:22     60s] (I)      |     6 |    4266 |        0 |         0.00% |
[07/15 18:53:22     60s] (I)      +-------+---------+----------+---------------+
[07/15 18:53:22     60s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2051.88 MB )
[07/15 18:53:22     60s] (I)      Reset routing kernel
[07/15 18:53:22     60s] (I)      Started Global Routing ( Curr Mem: 2051.88 MB )
[07/15 18:53:22     60s] (I)      totalPins=392  totalGlobalPin=392 (100.00%)
[07/15 18:53:22     60s] (I)      total 2D Cap : 79571 = (42768 H, 36803 V)
[07/15 18:53:22     60s] [NR-eGR] Layer group 1: route 13 net(s) in layer range [2, 3]
[07/15 18:53:22     60s] (I)      
[07/15 18:53:22     60s] (I)      ============  Phase 1a Route ============
[07/15 18:53:22     60s] (I)      Usage: 1115 = (549 H, 566 V) = (1.28% H, 1.54% V) = (2.460e+03um H, 2.536e+03um V)
[07/15 18:53:22     60s] (I)      
[07/15 18:53:22     60s] (I)      ============  Phase 1b Route ============
[07/15 18:53:22     60s] (I)      Usage: 1115 = (549 H, 566 V) = (1.28% H, 1.54% V) = (2.460e+03um H, 2.536e+03um V)
[07/15 18:53:22     60s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.995200e+03um
[07/15 18:53:22     60s] (I)      
[07/15 18:53:22     60s] (I)      ============  Phase 1c Route ============
[07/15 18:53:22     60s] (I)      Usage: 1115 = (549 H, 566 V) = (1.28% H, 1.54% V) = (2.460e+03um H, 2.536e+03um V)
[07/15 18:53:22     60s] (I)      
[07/15 18:53:22     60s] (I)      ============  Phase 1d Route ============
[07/15 18:53:22     60s] (I)      Usage: 1115 = (549 H, 566 V) = (1.28% H, 1.54% V) = (2.460e+03um H, 2.536e+03um V)
[07/15 18:53:22     60s] (I)      
[07/15 18:53:22     60s] (I)      ============  Phase 1e Route ============
[07/15 18:53:22     60s] (I)      Usage: 1115 = (549 H, 566 V) = (1.28% H, 1.54% V) = (2.460e+03um H, 2.536e+03um V)
[07/15 18:53:22     60s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.995200e+03um
[07/15 18:53:22     60s] (I)      
[07/15 18:53:22     60s] (I)      ============  Phase 1f Route ============
[07/15 18:53:22     60s] (I)      Usage: 1115 = (549 H, 566 V) = (1.28% H, 1.54% V) = (2.460e+03um H, 2.536e+03um V)
[07/15 18:53:22     60s] (I)      
[07/15 18:53:22     60s] (I)      ============  Phase 1g Route ============
[07/15 18:53:22     60s] (I)      Usage: 1109 = (542 H, 567 V) = (1.27% H, 1.54% V) = (2.428e+03um H, 2.540e+03um V)
[07/15 18:53:22     60s] (I)      #Nets         : 13
[07/15 18:53:22     60s] (I)      #Relaxed nets : 1
[07/15 18:53:22     60s] (I)      Wire length   : 964
[07/15 18:53:22     60s] [NR-eGR] Create a new net group with 1 nets and layer range [2, 5]
[07/15 18:53:22     60s] (I)      
[07/15 18:53:22     60s] (I)      ============  Phase 1h Route ============
[07/15 18:53:22     60s] (I)      Usage: 1109 = (543 H, 566 V) = (1.27% H, 1.54% V) = (2.433e+03um H, 2.536e+03um V)
[07/15 18:53:22     60s] (I)      total 2D Cap : 143823 = (64053 H, 79770 V)
[07/15 18:53:22     60s] [NR-eGR] Layer group 2: route 1 net(s) in layer range [2, 5]
[07/15 18:53:22     60s] (I)      
[07/15 18:53:22     60s] (I)      ============  Phase 1a Route ============
[07/15 18:53:22     60s] (I)      Usage: 1260 = (607 H, 653 V) = (0.95% H, 0.82% V) = (2.719e+03um H, 2.925e+03um V)
[07/15 18:53:22     60s] (I)      
[07/15 18:53:22     60s] (I)      ============  Phase 1b Route ============
[07/15 18:53:22     60s] (I)      Usage: 1260 = (607 H, 653 V) = (0.95% H, 0.82% V) = (2.719e+03um H, 2.925e+03um V)
[07/15 18:53:22     60s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 5.644800e+03um
[07/15 18:53:22     60s] (I)      
[07/15 18:53:22     60s] (I)      ============  Phase 1c Route ============
[07/15 18:53:22     60s] (I)      Usage: 1260 = (607 H, 653 V) = (0.95% H, 0.82% V) = (2.719e+03um H, 2.925e+03um V)
[07/15 18:53:22     60s] (I)      
[07/15 18:53:22     60s] (I)      ============  Phase 1d Route ============
[07/15 18:53:22     60s] (I)      Usage: 1260 = (607 H, 653 V) = (0.95% H, 0.82% V) = (2.719e+03um H, 2.925e+03um V)
[07/15 18:53:22     60s] (I)      
[07/15 18:53:22     60s] (I)      ============  Phase 1e Route ============
[07/15 18:53:22     60s] (I)      Usage: 1260 = (607 H, 653 V) = (0.95% H, 0.82% V) = (2.719e+03um H, 2.925e+03um V)
[07/15 18:53:22     60s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 5.644800e+03um
[07/15 18:53:22     60s] (I)      
[07/15 18:53:22     60s] (I)      ============  Phase 1f Route ============
[07/15 18:53:22     60s] (I)      Usage: 1260 = (607 H, 653 V) = (0.95% H, 0.82% V) = (2.719e+03um H, 2.925e+03um V)
[07/15 18:53:22     60s] (I)      
[07/15 18:53:22     60s] (I)      ============  Phase 1g Route ============
[07/15 18:53:22     60s] (I)      Usage: 1260 = (607 H, 653 V) = (0.95% H, 0.82% V) = (2.719e+03um H, 2.925e+03um V)
[07/15 18:53:22     60s] (I)      #Nets         : 1
[07/15 18:53:22     60s] (I)      #Relaxed nets : 0
[07/15 18:53:22     60s] (I)      Wire length   : 151
[07/15 18:53:22     60s] (I)      
[07/15 18:53:22     60s] (I)      ============  Phase 1h Route ============
[07/15 18:53:22     60s] (I)      Usage: 1260 = (607 H, 653 V) = (0.95% H, 0.82% V) = (2.719e+03um H, 2.925e+03um V)
[07/15 18:53:22     60s] (I)      
[07/15 18:53:22     60s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[07/15 18:53:22     60s] [NR-eGR]                        OverCon            
[07/15 18:53:22     60s] [NR-eGR]                         #Gcell     %Gcell
[07/15 18:53:22     60s] [NR-eGR]        Layer             (1-0)    OverCon
[07/15 18:53:22     60s] [NR-eGR] ----------------------------------------------
[07/15 18:53:22     60s] [NR-eGR]    MET1 ( 1)         0( 0.00%)   ( 0.00%) 
[07/15 18:53:22     60s] [NR-eGR]    MET2 ( 2)         0( 0.00%)   ( 0.00%) 
[07/15 18:53:22     60s] [NR-eGR]    MET3 ( 3)         0( 0.00%)   ( 0.00%) 
[07/15 18:53:22     60s] [NR-eGR]    MET4 ( 4)         0( 0.00%)   ( 0.00%) 
[07/15 18:53:22     60s] [NR-eGR]   METTP ( 5)         0( 0.00%)   ( 0.00%) 
[07/15 18:53:22     60s] [NR-eGR]  METTPL ( 6)         0( 0.00%)   ( 0.00%) 
[07/15 18:53:22     60s] [NR-eGR] ----------------------------------------------
[07/15 18:53:22     60s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[07/15 18:53:22     60s] [NR-eGR] 
[07/15 18:53:22     60s] (I)      Finished Global Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2051.88 MB )
[07/15 18:53:22     60s] (I)      total 2D Cap : 148089 = (64053 H, 84036 V)
[07/15 18:53:22     60s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[07/15 18:53:22     60s] (I)      ============= Track Assignment ============
[07/15 18:53:22     60s] (I)      Started Track Assignment (1T) ( Curr Mem: 2051.88 MB )
[07/15 18:53:22     60s] (I)      Initialize Track Assignment ( max pin layer : 6 )
[07/15 18:53:22     60s] (I)      Run Multi-thread track assignment
[07/15 18:53:22     60s] (I)      Finished Track Assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2051.88 MB )
[07/15 18:53:22     60s] (I)      Started Export ( Curr Mem: 2051.88 MB )
[07/15 18:53:22     60s] [NR-eGR]                 Length (um)   Vias 
[07/15 18:53:22     60s] [NR-eGR] -----------------------------------
[07/15 18:53:22     60s] [NR-eGR]  MET1    (1H)             0   4806 
[07/15 18:53:22     60s] [NR-eGR]  MET2    (2V)         23629   6489 
[07/15 18:53:22     60s] [NR-eGR]  MET3    (3H)         27476    318 
[07/15 18:53:22     60s] [NR-eGR]  MET4    (4V)          2168      0 
[07/15 18:53:22     60s] [NR-eGR]  METTP   (5H)             0      0 
[07/15 18:53:22     60s] [NR-eGR]  METTPL  (6V)             0      0 
[07/15 18:53:22     60s] [NR-eGR] -----------------------------------
[07/15 18:53:22     60s] [NR-eGR]          Total        53274  11613 
[07/15 18:53:22     60s] [NR-eGR] --------------------------------------------------------------------------
[07/15 18:53:22     60s] [NR-eGR] Total half perimeter of net bounding box: 43610um
[07/15 18:53:22     60s] [NR-eGR] Total length: 53274um, number of vias: 11613
[07/15 18:53:22     60s] [NR-eGR] --------------------------------------------------------------------------
[07/15 18:53:22     60s] [NR-eGR] Total eGR-routed clock nets wire length: 5122um, number of vias: 815
[07/15 18:53:22     60s] [NR-eGR] --------------------------------------------------------------------------
[07/15 18:53:22     60s] [NR-eGR] Report for selected net(s) only.
[07/15 18:53:22     60s] [NR-eGR]                 Length (um)  Vias 
[07/15 18:53:22     60s] [NR-eGR] ----------------------------------
[07/15 18:53:22     60s] [NR-eGR]  MET1    (1H)             0   390 
[07/15 18:53:22     60s] [NR-eGR]  MET2    (2V)          2547   421 
[07/15 18:53:22     60s] [NR-eGR]  MET3    (3H)          2531     4 
[07/15 18:53:22     60s] [NR-eGR]  MET4    (4V)            45     0 
[07/15 18:53:22     60s] [NR-eGR]  METTP   (5H)             0     0 
[07/15 18:53:22     60s] [NR-eGR]  METTPL  (6V)             0     0 
[07/15 18:53:22     60s] [NR-eGR] ----------------------------------
[07/15 18:53:22     60s] [NR-eGR]          Total         5122   815 
[07/15 18:53:22     60s] [NR-eGR] --------------------------------------------------------------------------
[07/15 18:53:22     60s] [NR-eGR] Total half perimeter of net bounding box: 2908um
[07/15 18:53:22     60s] [NR-eGR] Total length: 5122um, number of vias: 815
[07/15 18:53:22     60s] [NR-eGR] --------------------------------------------------------------------------
[07/15 18:53:22     60s] [NR-eGR] Total routed clock nets wire length: 5122um, number of vias: 815
[07/15 18:53:22     60s] [NR-eGR] --------------------------------------------------------------------------
[07/15 18:53:22     60s] (I)      Finished Export ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2051.88 MB )
[07/15 18:53:22     60s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2051.88 MB )
[07/15 18:53:22     60s] (I)      ====================================== Runtime Summary ======================================
[07/15 18:53:22     60s] (I)       Step                                          %       Start      Finish      Real       CPU 
[07/15 18:53:22     60s] (I)      ---------------------------------------------------------------------------------------------
[07/15 18:53:22     60s] (I)       Early Global Route kernel               100.00%  335.85 sec  335.89 sec  0.04 sec  0.04 sec 
[07/15 18:53:22     60s] (I)       +-Import and model                       22.99%  335.86 sec  335.87 sec  0.01 sec  0.01 sec 
[07/15 18:53:22     60s] (I)       | +-Create place DB                       5.45%  335.86 sec  335.87 sec  0.00 sec  0.00 sec 
[07/15 18:53:22     60s] (I)       | | +-Import place data                   5.21%  335.86 sec  335.87 sec  0.00 sec  0.00 sec 
[07/15 18:53:22     60s] (I)       | | | +-Read instances and placement      1.56%  335.86 sec  335.86 sec  0.00 sec  0.00 sec 
[07/15 18:53:22     60s] (I)       | | | +-Read nets                         3.09%  335.86 sec  335.87 sec  0.00 sec  0.00 sec 
[07/15 18:53:22     60s] (I)       | +-Create route DB                      12.81%  335.87 sec  335.87 sec  0.00 sec  0.01 sec 
[07/15 18:53:22     60s] (I)       | | +-Import route data (1T)             10.74%  335.87 sec  335.87 sec  0.00 sec  0.00 sec 
[07/15 18:53:22     60s] (I)       | | | +-Read blockages ( Layer 2-6 )      2.43%  335.87 sec  335.87 sec  0.00 sec  0.00 sec 
[07/15 18:53:22     60s] (I)       | | | | +-Read routing blockages          0.01%  335.87 sec  335.87 sec  0.00 sec  0.00 sec 
[07/15 18:53:22     60s] (I)       | | | | +-Read instance blockages         0.37%  335.87 sec  335.87 sec  0.00 sec  0.00 sec 
[07/15 18:53:22     60s] (I)       | | | | +-Read PG blockages               0.13%  335.87 sec  335.87 sec  0.00 sec  0.00 sec 
[07/15 18:53:22     60s] (I)       | | | | +-Read clock blockages            0.04%  335.87 sec  335.87 sec  0.00 sec  0.00 sec 
[07/15 18:53:22     60s] (I)       | | | | +-Read other blockages            0.04%  335.87 sec  335.87 sec  0.00 sec  0.00 sec 
[07/15 18:53:22     60s] (I)       | | | | +-Read halo blockages             0.02%  335.87 sec  335.87 sec  0.00 sec  0.00 sec 
[07/15 18:53:22     60s] (I)       | | | | +-Read boundary cut boxes         0.01%  335.87 sec  335.87 sec  0.00 sec  0.00 sec 
[07/15 18:53:22     60s] (I)       | | | +-Read blackboxes                   0.03%  335.87 sec  335.87 sec  0.00 sec  0.00 sec 
[07/15 18:53:22     60s] (I)       | | | +-Read prerouted                    0.64%  335.87 sec  335.87 sec  0.00 sec  0.00 sec 
[07/15 18:53:22     60s] (I)       | | | +-Read unlegalized nets             0.18%  335.87 sec  335.87 sec  0.00 sec  0.00 sec 
[07/15 18:53:22     60s] (I)       | | | +-Read nets                         0.11%  335.87 sec  335.87 sec  0.00 sec  0.00 sec 
[07/15 18:53:22     60s] (I)       | | | +-Set up via pillars                0.01%  335.87 sec  335.87 sec  0.00 sec  0.00 sec 
[07/15 18:53:22     60s] (I)       | | | +-Initialize 3D grid graph          0.20%  335.87 sec  335.87 sec  0.00 sec  0.00 sec 
[07/15 18:53:22     60s] (I)       | | | +-Model blockage capacity           2.39%  335.87 sec  335.87 sec  0.00 sec  0.00 sec 
[07/15 18:53:22     60s] (I)       | | | | +-Initialize 3D capacity          1.87%  335.87 sec  335.87 sec  0.00 sec  0.00 sec 
[07/15 18:53:22     60s] (I)       | | | +-Move terms for access (1T)        0.19%  335.87 sec  335.87 sec  0.00 sec  0.00 sec 
[07/15 18:53:22     60s] (I)       | +-Read aux data                         0.01%  335.87 sec  335.87 sec  0.00 sec  0.00 sec 
[07/15 18:53:22     60s] (I)       | +-Others data preparation               0.08%  335.87 sec  335.87 sec  0.00 sec  0.00 sec 
[07/15 18:53:22     60s] (I)       | +-Create route kernel                   3.24%  335.87 sec  335.87 sec  0.00 sec  0.00 sec 
[07/15 18:53:22     60s] (I)       +-Global Routing                         23.82%  335.87 sec  335.88 sec  0.01 sec  0.01 sec 
[07/15 18:53:22     60s] (I)       | +-Initialization                        0.11%  335.87 sec  335.87 sec  0.00 sec  0.00 sec 
[07/15 18:53:22     60s] (I)       | +-Net group 1                          13.57%  335.87 sec  335.88 sec  0.01 sec  0.01 sec 
[07/15 18:53:22     60s] (I)       | | +-Generate topology                   3.31%  335.87 sec  335.87 sec  0.00 sec  0.00 sec 
[07/15 18:53:22     60s] (I)       | | +-Phase 1a                            1.37%  335.87 sec  335.88 sec  0.00 sec  0.00 sec 
[07/15 18:53:22     60s] (I)       | | | +-Pattern routing (1T)              0.92%  335.87 sec  335.87 sec  0.00 sec  0.00 sec 
[07/15 18:53:22     60s] (I)       | | +-Phase 1b                            0.24%  335.88 sec  335.88 sec  0.00 sec  0.00 sec 
[07/15 18:53:22     60s] (I)       | | +-Phase 1c                            0.03%  335.88 sec  335.88 sec  0.00 sec  0.00 sec 
[07/15 18:53:22     60s] (I)       | | +-Phase 1d                            0.04%  335.88 sec  335.88 sec  0.00 sec  0.00 sec 
[07/15 18:53:22     60s] (I)       | | +-Phase 1e                            0.63%  335.88 sec  335.88 sec  0.00 sec  0.00 sec 
[07/15 18:53:22     60s] (I)       | | | +-Route legalization                0.27%  335.88 sec  335.88 sec  0.00 sec  0.00 sec 
[07/15 18:53:22     60s] (I)       | | | | +-Legalize Blockage Violations    0.03%  335.88 sec  335.88 sec  0.00 sec  0.00 sec 
[07/15 18:53:22     60s] (I)       | | +-Phase 1f                            0.03%  335.88 sec  335.88 sec  0.00 sec  0.00 sec 
[07/15 18:53:22     60s] (I)       | | +-Phase 1g                            1.86%  335.88 sec  335.88 sec  0.00 sec  0.01 sec 
[07/15 18:53:22     60s] (I)       | | | +-Post Routing                      1.56%  335.88 sec  335.88 sec  0.00 sec  0.01 sec 
[07/15 18:53:22     60s] (I)       | | +-Phase 1h                            1.13%  335.88 sec  335.88 sec  0.00 sec  0.00 sec 
[07/15 18:53:22     60s] (I)       | | | +-Post Routing                      0.83%  335.88 sec  335.88 sec  0.00 sec  0.00 sec 
[07/15 18:53:22     60s] (I)       | | +-Layer assignment (1T)               1.15%  335.88 sec  335.88 sec  0.00 sec  0.00 sec 
[07/15 18:53:22     60s] (I)       | +-Net group 2                           8.25%  335.88 sec  335.88 sec  0.00 sec  0.00 sec 
[07/15 18:53:22     60s] (I)       | | +-Generate topology                   1.11%  335.88 sec  335.88 sec  0.00 sec  0.00 sec 
[07/15 18:53:22     60s] (I)       | | +-Phase 1a                            1.13%  335.88 sec  335.88 sec  0.00 sec  0.00 sec 
[07/15 18:53:22     60s] (I)       | | | +-Pattern routing (1T)              0.78%  335.88 sec  335.88 sec  0.00 sec  0.00 sec 
[07/15 18:53:22     60s] (I)       | | +-Phase 1b                            0.11%  335.88 sec  335.88 sec  0.00 sec  0.00 sec 
[07/15 18:53:22     60s] (I)       | | +-Phase 1c                            0.03%  335.88 sec  335.88 sec  0.00 sec  0.00 sec 
[07/15 18:53:22     60s] (I)       | | +-Phase 1d                            0.04%  335.88 sec  335.88 sec  0.00 sec  0.00 sec 
[07/15 18:53:22     60s] (I)       | | +-Phase 1e                            0.34%  335.88 sec  335.88 sec  0.00 sec  0.00 sec 
[07/15 18:53:22     60s] (I)       | | | +-Route legalization                0.01%  335.88 sec  335.88 sec  0.00 sec  0.00 sec 
[07/15 18:53:22     60s] (I)       | | +-Phase 1f                            0.03%  335.88 sec  335.88 sec  0.00 sec  0.00 sec 
[07/15 18:53:22     60s] (I)       | | +-Phase 1g                            0.50%  335.88 sec  335.88 sec  0.00 sec  0.00 sec 
[07/15 18:53:22     60s] (I)       | | | +-Post Routing                      0.22%  335.88 sec  335.88 sec  0.00 sec  0.00 sec 
[07/15 18:53:22     60s] (I)       | | +-Phase 1h                            0.47%  335.88 sec  335.88 sec  0.00 sec  0.00 sec 
[07/15 18:53:22     60s] (I)       | | | +-Post Routing                      0.19%  335.88 sec  335.88 sec  0.00 sec  0.00 sec 
[07/15 18:53:22     60s] (I)       | | +-Layer assignment (1T)               0.46%  335.88 sec  335.88 sec  0.00 sec  0.00 sec 
[07/15 18:53:22     60s] (I)       +-Export 3D cong map                      1.31%  335.88 sec  335.88 sec  0.00 sec  0.00 sec 
[07/15 18:53:22     60s] (I)       | +-Export 2D cong map                    0.21%  335.88 sec  335.88 sec  0.00 sec  0.00 sec 
[07/15 18:53:22     60s] (I)       +-Extract Global 3D Wires                 0.03%  335.88 sec  335.88 sec  0.00 sec  0.00 sec 
[07/15 18:53:22     60s] (I)       +-Track Assignment (1T)                   5.33%  335.88 sec  335.88 sec  0.00 sec  0.00 sec 
[07/15 18:53:22     60s] (I)       | +-Initialization                        0.04%  335.88 sec  335.88 sec  0.00 sec  0.00 sec 
[07/15 18:53:22     60s] (I)       | +-Track Assignment Kernel               4.48%  335.88 sec  335.88 sec  0.00 sec  0.00 sec 
[07/15 18:53:22     60s] (I)       | +-Free Memory                           0.01%  335.88 sec  335.88 sec  0.00 sec  0.00 sec 
[07/15 18:53:22     60s] (I)       +-Export                                 11.14%  335.88 sec  335.89 sec  0.00 sec  0.01 sec 
[07/15 18:53:22     60s] (I)       | +-Export DB wires                       1.09%  335.88 sec  335.89 sec  0.00 sec  0.00 sec 
[07/15 18:53:22     60s] (I)       | | +-Export all nets                     0.41%  335.88 sec  335.89 sec  0.00 sec  0.00 sec 
[07/15 18:53:22     60s] (I)       | | +-Set wire vias                       0.07%  335.89 sec  335.89 sec  0.00 sec  0.00 sec 
[07/15 18:53:22     60s] (I)       | +-Report wirelength                     5.86%  335.89 sec  335.89 sec  0.00 sec  0.01 sec 
[07/15 18:53:22     60s] (I)       | +-Update net boxes                      3.15%  335.89 sec  335.89 sec  0.00 sec  0.00 sec 
[07/15 18:53:22     60s] (I)       | +-Update timing                         0.01%  335.89 sec  335.89 sec  0.00 sec  0.00 sec 
[07/15 18:53:22     60s] (I)       +-Postprocess design                      0.57%  335.89 sec  335.89 sec  0.00 sec  0.00 sec 
[07/15 18:53:22     60s] (I)      ==================== Summary by functions =====================
[07/15 18:53:22     60s] (I)       Lv  Step                                %      Real       CPU 
[07/15 18:53:22     60s] (I)      ---------------------------------------------------------------
[07/15 18:53:22     60s] (I)        0  Early Global Route kernel     100.00%  0.04 sec  0.04 sec 
[07/15 18:53:22     60s] (I)        1  Global Routing                 23.82%  0.01 sec  0.01 sec 
[07/15 18:53:22     60s] (I)        1  Import and model               22.99%  0.01 sec  0.01 sec 
[07/15 18:53:22     60s] (I)        1  Export                         11.14%  0.00 sec  0.01 sec 
[07/15 18:53:22     60s] (I)        1  Track Assignment (1T)           5.33%  0.00 sec  0.00 sec 
[07/15 18:53:22     60s] (I)        1  Export 3D cong map              1.31%  0.00 sec  0.00 sec 
[07/15 18:53:22     60s] (I)        1  Postprocess design              0.57%  0.00 sec  0.00 sec 
[07/15 18:53:22     60s] (I)        1  Extract Global 3D Wires         0.03%  0.00 sec  0.00 sec 
[07/15 18:53:22     60s] (I)        2  Net group 1                    13.57%  0.01 sec  0.01 sec 
[07/15 18:53:22     60s] (I)        2  Create route DB                12.81%  0.00 sec  0.01 sec 
[07/15 18:53:22     60s] (I)        2  Net group 2                     8.25%  0.00 sec  0.00 sec 
[07/15 18:53:22     60s] (I)        2  Report wirelength               5.86%  0.00 sec  0.01 sec 
[07/15 18:53:22     60s] (I)        2  Create place DB                 5.45%  0.00 sec  0.00 sec 
[07/15 18:53:22     60s] (I)        2  Track Assignment Kernel         4.48%  0.00 sec  0.00 sec 
[07/15 18:53:22     60s] (I)        2  Create route kernel             3.24%  0.00 sec  0.00 sec 
[07/15 18:53:22     60s] (I)        2  Update net boxes                3.15%  0.00 sec  0.00 sec 
[07/15 18:53:22     60s] (I)        2  Export DB wires                 1.09%  0.00 sec  0.00 sec 
[07/15 18:53:22     60s] (I)        2  Export 2D cong map              0.21%  0.00 sec  0.00 sec 
[07/15 18:53:22     60s] (I)        2  Initialization                  0.15%  0.00 sec  0.00 sec 
[07/15 18:53:22     60s] (I)        2  Others data preparation         0.08%  0.00 sec  0.00 sec 
[07/15 18:53:22     60s] (I)        2  Update timing                   0.01%  0.00 sec  0.00 sec 
[07/15 18:53:22     60s] (I)        2  Free Memory                     0.01%  0.00 sec  0.00 sec 
[07/15 18:53:22     60s] (I)        2  Read aux data                   0.01%  0.00 sec  0.00 sec 
[07/15 18:53:22     60s] (I)        3  Import route data (1T)         10.74%  0.00 sec  0.00 sec 
[07/15 18:53:22     60s] (I)        3  Import place data               5.21%  0.00 sec  0.00 sec 
[07/15 18:53:22     60s] (I)        3  Generate topology               4.43%  0.00 sec  0.00 sec 
[07/15 18:53:22     60s] (I)        3  Phase 1a                        2.50%  0.00 sec  0.00 sec 
[07/15 18:53:22     60s] (I)        3  Phase 1g                        2.36%  0.00 sec  0.01 sec 
[07/15 18:53:22     60s] (I)        3  Layer assignment (1T)           1.61%  0.00 sec  0.00 sec 
[07/15 18:53:22     60s] (I)        3  Phase 1h                        1.60%  0.00 sec  0.00 sec 
[07/15 18:53:22     60s] (I)        3  Phase 1e                        0.97%  0.00 sec  0.00 sec 
[07/15 18:53:22     60s] (I)        3  Export all nets                 0.41%  0.00 sec  0.00 sec 
[07/15 18:53:22     60s] (I)        3  Phase 1b                        0.35%  0.00 sec  0.00 sec 
[07/15 18:53:22     60s] (I)        3  Set wire vias                   0.07%  0.00 sec  0.00 sec 
[07/15 18:53:22     60s] (I)        3  Phase 1d                        0.07%  0.00 sec  0.00 sec 
[07/15 18:53:22     60s] (I)        3  Phase 1c                        0.07%  0.00 sec  0.00 sec 
[07/15 18:53:22     60s] (I)        3  Phase 1f                        0.07%  0.00 sec  0.00 sec 
[07/15 18:53:22     60s] (I)        4  Read nets                       3.20%  0.00 sec  0.00 sec 
[07/15 18:53:22     60s] (I)        4  Post Routing                    2.80%  0.00 sec  0.01 sec 
[07/15 18:53:22     60s] (I)        4  Read blockages ( Layer 2-6 )    2.43%  0.00 sec  0.00 sec 
[07/15 18:53:22     60s] (I)        4  Model blockage capacity         2.39%  0.00 sec  0.00 sec 
[07/15 18:53:22     60s] (I)        4  Pattern routing (1T)            1.70%  0.00 sec  0.00 sec 
[07/15 18:53:22     60s] (I)        4  Read instances and placement    1.56%  0.00 sec  0.00 sec 
[07/15 18:53:22     60s] (I)        4  Read prerouted                  0.64%  0.00 sec  0.00 sec 
[07/15 18:53:22     60s] (I)        4  Route legalization              0.28%  0.00 sec  0.00 sec 
[07/15 18:53:22     60s] (I)        4  Initialize 3D grid graph        0.20%  0.00 sec  0.00 sec 
[07/15 18:53:22     60s] (I)        4  Move terms for access (1T)      0.19%  0.00 sec  0.00 sec 
[07/15 18:53:22     60s] (I)        4  Read unlegalized nets           0.18%  0.00 sec  0.00 sec 
[07/15 18:53:22     60s] (I)        4  Read blackboxes                 0.03%  0.00 sec  0.00 sec 
[07/15 18:53:22     60s] (I)        4  Set up via pillars              0.01%  0.00 sec  0.00 sec 
[07/15 18:53:22     60s] (I)        5  Initialize 3D capacity          1.87%  0.00 sec  0.00 sec 
[07/15 18:53:22     60s] (I)        5  Read instance blockages         0.37%  0.00 sec  0.00 sec 
[07/15 18:53:22     60s] (I)        5  Read PG blockages               0.13%  0.00 sec  0.00 sec 
[07/15 18:53:22     60s] (I)        5  Read clock blockages            0.04%  0.00 sec  0.00 sec 
[07/15 18:53:22     60s] (I)        5  Read other blockages            0.04%  0.00 sec  0.00 sec 
[07/15 18:53:22     60s] (I)        5  Legalize Blockage Violations    0.03%  0.00 sec  0.00 sec 
[07/15 18:53:22     60s] (I)        5  Read halo blockages             0.02%  0.00 sec  0.00 sec 
[07/15 18:53:22     60s] (I)        5  Read routing blockages          0.01%  0.00 sec  0.00 sec 
[07/15 18:53:22     60s] (I)        5  Read boundary cut boxes         0.01%  0.00 sec  0.00 sec 
[07/15 18:53:22     60s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[07/15 18:53:22     60s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[07/15 18:53:22     60s]         Early Global Route - eGR only step done. (took cpu=0:00:00.1 real=0:00:00.1)
[07/15 18:53:22     60s]       Routing using eGR only done.
[07/15 18:53:22     60s] Net route status summary:
[07/15 18:53:22     60s]   Clock:        13 (unrouted=0, trialRouted=0, noStatus=0, routed=13, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[07/15 18:53:22     60s]   Non-clock:  1278 (unrouted=27, trialRouted=1251, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=27, (crossesIlmBoundary AND tooFewTerms=0)])
[07/15 18:53:22     60s] 
[07/15 18:53:22     60s] CCOPT: Done with clock implementation routing.
[07/15 18:53:22     60s] 
[07/15 18:53:22     60s]       Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.1 real=0:00:00.1)
[07/15 18:53:22     60s]     Clock implementation routing done.
[07/15 18:53:22     60s]     Leaving CCOpt scope - extractRC...
[07/15 18:53:22     60s]     Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[07/15 18:53:22     60s] Extraction called for design 'aska_dig' of instances=1230 and nets=1291 using extraction engine 'preRoute' .
[07/15 18:53:22     60s] PreRoute RC Extraction called for design aska_dig.
[07/15 18:53:22     60s] RC Extraction called in multi-corner(2) mode.
[07/15 18:53:22     60s] RCMode: PreRoute
[07/15 18:53:22     60s]       RC Corner Indexes            0       1   
[07/15 18:53:22     60s] Capacitance Scaling Factor   : 1.00000 1.00000 
[07/15 18:53:22     60s] Resistance Scaling Factor    : 1.00000 1.00000 
[07/15 18:53:22     60s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[07/15 18:53:22     60s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[07/15 18:53:22     60s] Shrink Factor                : 1.00000
[07/15 18:53:22     60s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[07/15 18:53:22     60s] Using capacitance table file ...
[07/15 18:53:22     60s] 
[07/15 18:53:22     60s] Trim Metal Layers:
[07/15 18:53:22     60s] LayerId::1 widthSet size::4
[07/15 18:53:22     60s] LayerId::2 widthSet size::4
[07/15 18:53:22     60s] LayerId::3 widthSet size::4
[07/15 18:53:22     60s] LayerId::4 widthSet size::4
[07/15 18:53:22     60s] LayerId::5 widthSet size::4
[07/15 18:53:22     60s] LayerId::6 widthSet size::2
[07/15 18:53:22     60s] Updating RC grid for preRoute extraction ...
[07/15 18:53:22     60s] eee: pegSigSF::1.070000
[07/15 18:53:22     60s] Initializing multi-corner capacitance tables ... 
[07/15 18:53:22     60s] Initializing multi-corner resistance tables ...
[07/15 18:53:22     60s] eee: l::1 avDens::0.108776 usedTrk::522.126518 availTrk::4800.000000 sigTrk::522.126518
[07/15 18:53:22     60s] eee: l::2 avDens::0.130941 usedTrk::586.616447 availTrk::4480.000000 sigTrk::586.616447
[07/15 18:53:22     60s] eee: l::3 avDens::0.163354 usedTrk::614.212498 availTrk::3760.000000 sigTrk::614.212498
[07/15 18:53:22     60s] eee: l::4 avDens::0.017501 usedTrk::49.002678 availTrk::2800.000000 sigTrk::49.002678
[07/15 18:53:22     60s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 18:53:22     60s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 18:53:22     60s] {RT max_rc 0 4 4 0}
[07/15 18:53:22     60s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.044095 aWlH=0.000000 lMod=0 pMax=0.824600 pMod=82 wcR=0.333300 newSi=0.001600 wHLS=0.833250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[07/15 18:53:22     60s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2051.879M)
[07/15 18:53:22     60s]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[07/15 18:53:22     60s]     Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:53:22     60s] **WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
[07/15 18:53:22     60s]     Leaving CCOpt scope - Initializing placement interface...
[07/15 18:53:22     60s] OPERPROF: Starting DPlace-Init at level 1, MEM:2051.9M, EPOCH TIME: 1721084002.632372
[07/15 18:53:22     60s] Processing tracks to init pin-track alignment.
[07/15 18:53:22     60s] z: 2, totalTracks: 1
[07/15 18:53:22     60s] z: 4, totalTracks: 1
[07/15 18:53:22     60s] z: 6, totalTracks: 1
[07/15 18:53:22     60s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 18:53:22     60s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2051.9M, EPOCH TIME: 1721084002.633644
[07/15 18:53:22     60s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:22     60s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:22     60s] 
[07/15 18:53:22     60s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:53:22     60s] OPERPROF:     Starting CMU at level 3, MEM:2051.9M, EPOCH TIME: 1721084002.642740
[07/15 18:53:22     60s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2051.9M, EPOCH TIME: 1721084002.642970
[07/15 18:53:22     60s] 
[07/15 18:53:22     60s] Bad Lib Cell Checking (CMU) is done! (0)
[07/15 18:53:22     60s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:2051.9M, EPOCH TIME: 1721084002.643136
[07/15 18:53:22     60s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2051.9M, EPOCH TIME: 1721084002.643180
[07/15 18:53:22     60s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2051.9M, EPOCH TIME: 1721084002.643305
[07/15 18:53:22     60s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2051.9MB).
[07/15 18:53:22     60s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.011, MEM:2051.9M, EPOCH TIME: 1721084002.643517
[07/15 18:53:22     60s]     Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:53:22     60s]     Legalizer reserving space for clock trees
[07/15 18:53:22     60s]     Calling post conditioning for eGRPC...
[07/15 18:53:22     60s]       eGRPC...
[07/15 18:53:22     60s]         eGRPC active optimizations:
[07/15 18:53:22     60s]          - Move Down
[07/15 18:53:22     60s]          - Downsizing before DRV sizing
[07/15 18:53:22     60s]          - DRV fixing with sizing
[07/15 18:53:22     60s]          - Move to fanout
[07/15 18:53:22     60s]          - Cloning
[07/15 18:53:22     60s]         
[07/15 18:53:22     60s]         Currently running CTS, using active skew data
[07/15 18:53:22     60s]         Reset bufferability constraints...
[07/15 18:53:22     60s]         Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
[07/15 18:53:22     60s]         Clock tree timing engine global stage delay update for slow_corner:setup.late...
[07/15 18:53:22     60s] End AAE Lib Interpolated Model. (MEM=2051.88 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 18:53:22     60s]         Clock tree timing engine global stage delay update for slow_corner:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:53:22     60s]         Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:53:22     60s]         Clock DAG stats eGRPC initial state:
[07/15 18:53:22     60s]           cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
[07/15 18:53:22     60s]           sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[07/15 18:53:22     60s]           misc counts      : r=2, pp=0
[07/15 18:53:22     60s]           cell areas       : b=248.371um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=248.371um^2
[07/15 18:53:22     60s]           cell capacitance : b=0.106pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.106pF
[07/15 18:53:22     60s]           sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[07/15 18:53:22     60s]           wire capacitance : top=0.000pF, trunk=0.279pF, leaf=0.632pF, total=0.911pF
[07/15 18:53:22     60s]           wire lengths     : top=0.000um, trunk=1597.500um, leaf=3524.735um, total=5122.235um
[07/15 18:53:22     60s]           hp wire lengths  : top=0.000um, trunk=1260.000um, leaf=1337.840um, total=2597.840um
[07/15 18:53:22     60s]         Clock DAG net violations eGRPC initial state:
[07/15 18:53:22     60s]           Remaining Transition : {count=1, worst=[0.004ns]} avg=0.004ns sd=0.000ns sum=0.004ns
[07/15 18:53:22     60s]         Clock DAG primary half-corner transition distribution eGRPC initial state:
[07/15 18:53:22     60s]           Trunk : target=0.617ns count=8 avg=0.288ns sd=0.169ns min=0.050ns max=0.488ns {5 <= 0.370ns, 3 <= 0.494ns, 0 <= 0.555ns, 0 <= 0.586ns, 0 <= 0.617ns}
[07/15 18:53:22     60s]           Leaf  : target=0.617ns count=5 avg=0.535ns sd=0.076ns min=0.455ns max=0.621ns {0 <= 0.370ns, 2 <= 0.494ns, 1 <= 0.555ns, 0 <= 0.586ns, 1 <= 0.617ns} {1 <= 0.648ns, 0 <= 0.679ns, 0 <= 0.740ns, 0 <= 0.925ns, 0 > 0.925ns}
[07/15 18:53:22     60s]         Clock DAG library cell distribution eGRPC initial state {count}:
[07/15 18:53:22     60s]            Bufs: BUJI3VX8: 3 BUJI3VX6: 1 BUJI3VX4: 1 BUJI3VX2: 2 BUJI3VX1: 4 
[07/15 18:53:22     60s]         Clock DAG hash eGRPC initial state: 11293877447124091999 1874597728957894411
[07/15 18:53:22     60s]         CTS services accumulated run-time stats eGRPC initial state:
[07/15 18:53:22     60s]           delay calculator: calls=9256, total_wall_time=0.392s, mean_wall_time=0.042ms
[07/15 18:53:22     60s]           legalizer: calls=1163, total_wall_time=0.017s, mean_wall_time=0.014ms
[07/15 18:53:22     60s]           steiner router: calls=8267, total_wall_time=0.131s, mean_wall_time=0.016ms
[07/15 18:53:22     60s]         Primary reporting skew groups eGRPC initial state:
[07/15 18:53:22     60s]           skew_group CLK/functional_mode: insertion delay [min=1.871, max=1.947, avg=1.911, sd=0.026], skew [0.076 vs 0.285], 100% {1.871, 1.947} (wid=0.050 ws=0.033) (gid=1.905 gs=0.057)
[07/15 18:53:22     60s]               min path sink: spi1_ele2_meta_reg[26]/C
[07/15 18:53:22     60s]               max path sink: npg1_phase_down_count_reg[2]/C
[07/15 18:53:22     60s]         Skew group summary eGRPC initial state:
[07/15 18:53:22     60s]           skew_group CLK/functional_mode: insertion delay [min=1.871, max=1.947, avg=1.911, sd=0.026], skew [0.076 vs 0.285], 100% {1.871, 1.947} (wid=0.050 ws=0.033) (gid=1.905 gs=0.057)
[07/15 18:53:22     60s]           skew_group SPI_CLK/functional_mode: insertion delay [min=1.906, max=1.917, avg=1.912, sd=0.003], skew [0.010 vs 0.285], 100% {1.906, 1.917} (wid=0.027 ws=0.010) (gid=1.889 gs=0.000)
[07/15 18:53:22     60s]         eGRPC Moving buffers...
[07/15 18:53:22     60s]           Clock DAG hash before 'eGRPC Moving buffers': 11293877447124091999 1874597728957894411
[07/15 18:53:22     60s]           CTS services accumulated run-time stats before 'eGRPC Moving buffers':
[07/15 18:53:22     60s]             delay calculator: calls=9256, total_wall_time=0.392s, mean_wall_time=0.042ms
[07/15 18:53:22     60s]             legalizer: calls=1163, total_wall_time=0.017s, mean_wall_time=0.014ms
[07/15 18:53:22     60s]             steiner router: calls=8267, total_wall_time=0.131s, mean_wall_time=0.016ms
[07/15 18:53:22     60s]           Violation analysis...
[07/15 18:53:22     60s]           Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:53:22     60s]           Clock DAG stats after 'eGRPC Moving buffers':
[07/15 18:53:22     60s]             cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
[07/15 18:53:22     60s]             sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[07/15 18:53:22     60s]             misc counts      : r=2, pp=0
[07/15 18:53:22     60s]             cell areas       : b=248.371um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=248.371um^2
[07/15 18:53:22     60s]             cell capacitance : b=0.106pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.106pF
[07/15 18:53:22     60s]             sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[07/15 18:53:22     60s]             wire capacitance : top=0.000pF, trunk=0.279pF, leaf=0.632pF, total=0.911pF
[07/15 18:53:22     60s]             wire lengths     : top=0.000um, trunk=1597.500um, leaf=3524.735um, total=5122.235um
[07/15 18:53:22     60s]             hp wire lengths  : top=0.000um, trunk=1260.000um, leaf=1337.840um, total=2597.840um
[07/15 18:53:22     60s]           Clock DAG net violations after 'eGRPC Moving buffers':
[07/15 18:53:22     60s]             Remaining Transition : {count=1, worst=[0.004ns]} avg=0.004ns sd=0.000ns sum=0.004ns
[07/15 18:53:22     60s]           Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
[07/15 18:53:22     60s]             Trunk : target=0.617ns count=8 avg=0.288ns sd=0.169ns min=0.050ns max=0.488ns {5 <= 0.370ns, 3 <= 0.494ns, 0 <= 0.555ns, 0 <= 0.586ns, 0 <= 0.617ns}
[07/15 18:53:22     60s]             Leaf  : target=0.617ns count=5 avg=0.535ns sd=0.076ns min=0.455ns max=0.621ns {0 <= 0.370ns, 2 <= 0.494ns, 1 <= 0.555ns, 0 <= 0.586ns, 1 <= 0.617ns} {1 <= 0.648ns, 0 <= 0.679ns, 0 <= 0.740ns, 0 <= 0.925ns, 0 > 0.925ns}
[07/15 18:53:22     60s]           Clock DAG library cell distribution after 'eGRPC Moving buffers' {count}:
[07/15 18:53:22     60s]              Bufs: BUJI3VX8: 3 BUJI3VX6: 1 BUJI3VX4: 1 BUJI3VX2: 2 BUJI3VX1: 4 
[07/15 18:53:22     60s]           Clock DAG hash after 'eGRPC Moving buffers': 11293877447124091999 1874597728957894411
[07/15 18:53:22     60s]           CTS services accumulated run-time stats after 'eGRPC Moving buffers':
[07/15 18:53:22     60s]             delay calculator: calls=9256, total_wall_time=0.392s, mean_wall_time=0.042ms
[07/15 18:53:22     60s]             legalizer: calls=1163, total_wall_time=0.017s, mean_wall_time=0.014ms
[07/15 18:53:22     60s]             steiner router: calls=8267, total_wall_time=0.131s, mean_wall_time=0.016ms
[07/15 18:53:22     60s]           Primary reporting skew groups after 'eGRPC Moving buffers':
[07/15 18:53:22     60s]             skew_group CLK/functional_mode: insertion delay [min=1.871, max=1.947], skew [0.076 vs 0.285]
[07/15 18:53:22     60s]                 min path sink: spi1_ele2_meta_reg[26]/C
[07/15 18:53:22     60s]                 max path sink: npg1_phase_down_count_reg[2]/C
[07/15 18:53:22     60s]           Skew group summary after 'eGRPC Moving buffers':
[07/15 18:53:22     60s]             skew_group CLK/functional_mode: insertion delay [min=1.871, max=1.947], skew [0.076 vs 0.285]
[07/15 18:53:22     60s]             skew_group SPI_CLK/functional_mode: insertion delay [min=1.906, max=1.917], skew [0.010 vs 0.285]
[07/15 18:53:22     60s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/15 18:53:22     60s]         eGRPC Moving buffers done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:53:22     60s]         eGRPC Initial Pass of Downsizing Clock Tree cells...
[07/15 18:53:22     60s]           Clock DAG hash before 'eGRPC Initial Pass of Downsizing Clock Tree cells': 11293877447124091999 1874597728957894411
[07/15 18:53:22     60s]           CTS services accumulated run-time stats before 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[07/15 18:53:22     60s]             delay calculator: calls=9256, total_wall_time=0.392s, mean_wall_time=0.042ms
[07/15 18:53:22     60s]             legalizer: calls=1163, total_wall_time=0.017s, mean_wall_time=0.014ms
[07/15 18:53:22     60s]             steiner router: calls=8267, total_wall_time=0.131s, mean_wall_time=0.016ms
[07/15 18:53:22     60s]           Artificially removing long paths...
[07/15 18:53:22     60s]             Clock DAG hash before 'Artificially removing long paths': 11293877447124091999 1874597728957894411
[07/15 18:53:22     60s]             CTS services accumulated run-time stats before 'Artificially removing long paths':
[07/15 18:53:22     60s]               delay calculator: calls=9256, total_wall_time=0.392s, mean_wall_time=0.042ms
[07/15 18:53:22     60s]               legalizer: calls=1163, total_wall_time=0.017s, mean_wall_time=0.014ms
[07/15 18:53:22     60s]               steiner router: calls=8267, total_wall_time=0.131s, mean_wall_time=0.016ms
[07/15 18:53:22     60s]             Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/15 18:53:22     60s]           Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:53:22     60s]           Modifying slew-target multiplier from 1 to 0.9
[07/15 18:53:22     60s]           Downsizing prefiltering...
[07/15 18:53:22     60s]           Downsizing prefiltering done.
[07/15 18:53:22     60s]           Downsizing: ...20% ...40% ...60% ...80% ...100% 
[07/15 18:53:22     60s]           DoDownSizing Summary : numSized = 0, numUnchanged = 2, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 3, numSkippedDueToCloseToSkewTarget = 8
[07/15 18:53:22     60s]           CCOpt-eGRPC Downsizing: considered: 2, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 2, unsuccessful: 0, sized: 0
[07/15 18:53:22     60s]           Reverting slew-target multiplier from 0.9 to 1
[07/15 18:53:22     60s]           Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[07/15 18:53:22     60s]             cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
[07/15 18:53:22     60s]             sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[07/15 18:53:22     60s]             misc counts      : r=2, pp=0
[07/15 18:53:22     60s]             cell areas       : b=248.371um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=248.371um^2
[07/15 18:53:22     60s]             cell capacitance : b=0.106pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.106pF
[07/15 18:53:22     60s]             sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[07/15 18:53:22     60s]             wire capacitance : top=0.000pF, trunk=0.279pF, leaf=0.632pF, total=0.911pF
[07/15 18:53:22     60s]             wire lengths     : top=0.000um, trunk=1597.500um, leaf=3524.735um, total=5122.235um
[07/15 18:53:22     60s]             hp wire lengths  : top=0.000um, trunk=1260.000um, leaf=1337.840um, total=2597.840um
[07/15 18:53:22     60s]           Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[07/15 18:53:22     60s]             Remaining Transition : {count=1, worst=[0.004ns]} avg=0.004ns sd=0.000ns sum=0.004ns
[07/15 18:53:22     60s]           Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[07/15 18:53:22     60s]             Trunk : target=0.617ns count=8 avg=0.288ns sd=0.169ns min=0.050ns max=0.488ns {5 <= 0.370ns, 3 <= 0.494ns, 0 <= 0.555ns, 0 <= 0.586ns, 0 <= 0.617ns}
[07/15 18:53:22     60s]             Leaf  : target=0.617ns count=5 avg=0.535ns sd=0.076ns min=0.455ns max=0.621ns {0 <= 0.370ns, 2 <= 0.494ns, 1 <= 0.555ns, 0 <= 0.586ns, 1 <= 0.617ns} {1 <= 0.648ns, 0 <= 0.679ns, 0 <= 0.740ns, 0 <= 0.925ns, 0 > 0.925ns}
[07/15 18:53:22     60s]           Clock DAG library cell distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells' {count}:
[07/15 18:53:22     60s]              Bufs: BUJI3VX8: 3 BUJI3VX6: 1 BUJI3VX4: 1 BUJI3VX2: 2 BUJI3VX1: 4 
[07/15 18:53:22     60s]           Clock DAG hash after 'eGRPC Initial Pass of Downsizing Clock Tree cells': 11293877447124091999 1874597728957894411
[07/15 18:53:22     60s]           CTS services accumulated run-time stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[07/15 18:53:22     60s]             delay calculator: calls=9292, total_wall_time=0.393s, mean_wall_time=0.042ms
[07/15 18:53:22     60s]             legalizer: calls=1165, total_wall_time=0.017s, mean_wall_time=0.014ms
[07/15 18:53:22     60s]             steiner router: calls=8299, total_wall_time=0.132s, mean_wall_time=0.016ms
[07/15 18:53:22     60s]           Primary reporting skew groups after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[07/15 18:53:22     60s]             skew_group CLK/functional_mode: insertion delay [min=1.871, max=1.947], skew [0.076 vs 0.285]
[07/15 18:53:22     60s]                 min path sink: spi1_ele2_meta_reg[26]/C
[07/15 18:53:22     60s]                 max path sink: npg1_phase_down_count_reg[2]/C
[07/15 18:53:22     60s]           Skew group summary after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[07/15 18:53:22     60s]             skew_group CLK/functional_mode: insertion delay [min=1.871, max=1.947], skew [0.076 vs 0.285]
[07/15 18:53:22     60s]             skew_group SPI_CLK/functional_mode: insertion delay [min=1.906, max=1.917], skew [0.010 vs 0.285]
[07/15 18:53:22     60s]           Legalizer API calls during this step: 2 succeeded with high effort: 2 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/15 18:53:22     60s]         eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:53:22     60s]         eGRPC Fixing DRVs...
[07/15 18:53:22     60s]           Clock DAG hash before 'eGRPC Fixing DRVs': 11293877447124091999 1874597728957894411
[07/15 18:53:22     60s]           CTS services accumulated run-time stats before 'eGRPC Fixing DRVs':
[07/15 18:53:22     60s]             delay calculator: calls=9292, total_wall_time=0.393s, mean_wall_time=0.042ms
[07/15 18:53:22     60s]             legalizer: calls=1165, total_wall_time=0.017s, mean_wall_time=0.014ms
[07/15 18:53:22     60s]             steiner router: calls=8299, total_wall_time=0.132s, mean_wall_time=0.016ms
[07/15 18:53:22     60s]           Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[07/15 18:53:22     60s]           CCOpt-eGRPC: considered: 13, tested: 13, violation detected: 1, violation ignored (due to small violation): 0, cannot run: 0, attempted: 1, unsuccessful: 0, sized: 1
[07/15 18:53:22     60s]           
[07/15 18:53:22     60s]           Statistics: Fix DRVs (cell sizing):
[07/15 18:53:22     60s]           ===================================
[07/15 18:53:22     60s]           
[07/15 18:53:22     60s]           Cell changes by Net Type:
[07/15 18:53:22     60s]           
[07/15 18:53:22     60s]           ----------------------------------------------------------------------------------------------------------------------------
[07/15 18:53:22     60s]           Net Type    Attempted            Upsized              Downsized    Swapped Same Size    Total Changed        Not Sized
[07/15 18:53:22     60s]           ----------------------------------------------------------------------------------------------------------------------------
[07/15 18:53:22     60s]           top                0                    0                    0            0                    0                    0
[07/15 18:53:22     60s]           trunk              0                    0                    0            0                    0                    0
[07/15 18:53:22     60s]           leaf               1 [100.0%]           1 (100.0%)           0            0                    1 (100.0%)           0 (0.0%)
[07/15 18:53:22     60s]           ----------------------------------------------------------------------------------------------------------------------------
[07/15 18:53:22     60s]           Total              1 [100.0%]           1 (100.0%)           0            0                    1 (100.0%)           0 (0.0%)
[07/15 18:53:22     60s]           ----------------------------------------------------------------------------------------------------------------------------
[07/15 18:53:22     60s]           
[07/15 18:53:22     60s]           Upsized: 1, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 7.526um^2 (3.030%)
[07/15 18:53:22     60s]           Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
[07/15 18:53:22     60s]           
[07/15 18:53:22     60s]           Clock DAG stats after 'eGRPC Fixing DRVs':
[07/15 18:53:22     60s]             cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
[07/15 18:53:22     60s]             sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[07/15 18:53:22     60s]             misc counts      : r=2, pp=0
[07/15 18:53:22     60s]             cell areas       : b=255.898um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=255.898um^2
[07/15 18:53:22     60s]             cell capacitance : b=0.110pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.110pF
[07/15 18:53:22     60s]             sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[07/15 18:53:22     60s]             wire capacitance : top=0.000pF, trunk=0.279pF, leaf=0.632pF, total=0.911pF
[07/15 18:53:22     60s]             wire lengths     : top=0.000um, trunk=1597.500um, leaf=3524.735um, total=5122.235um
[07/15 18:53:22     60s]             hp wire lengths  : top=0.000um, trunk=1260.000um, leaf=1337.840um, total=2597.840um
[07/15 18:53:22     60s]           Clock DAG net violations after 'eGRPC Fixing DRVs': none
[07/15 18:53:22     60s]           Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
[07/15 18:53:22     60s]             Trunk : target=0.617ns count=8 avg=0.291ns sd=0.172ns min=0.050ns max=0.488ns {5 <= 0.370ns, 3 <= 0.494ns, 0 <= 0.555ns, 0 <= 0.586ns, 0 <= 0.617ns}
[07/15 18:53:22     60s]             Leaf  : target=0.617ns count=5 avg=0.501ns sd=0.065ns min=0.450ns max=0.600ns {0 <= 0.370ns, 3 <= 0.494ns, 1 <= 0.555ns, 0 <= 0.586ns, 1 <= 0.617ns}
[07/15 18:53:22     60s]           Clock DAG library cell distribution after 'eGRPC Fixing DRVs' {count}:
[07/15 18:53:22     60s]              Bufs: BUJI3VX8: 4 BUJI3VX4: 1 BUJI3VX2: 2 BUJI3VX1: 4 
[07/15 18:53:22     60s]           Clock DAG hash after 'eGRPC Fixing DRVs': 12857998533284947844 16612349571962041960
[07/15 18:53:22     60s]           CTS services accumulated run-time stats after 'eGRPC Fixing DRVs':
[07/15 18:53:22     60s]             delay calculator: calls=9316, total_wall_time=0.393s, mean_wall_time=0.042ms
[07/15 18:53:22     60s]             legalizer: calls=1167, total_wall_time=0.017s, mean_wall_time=0.014ms
[07/15 18:53:22     60s]             steiner router: calls=8315, total_wall_time=0.132s, mean_wall_time=0.016ms
[07/15 18:53:22     60s]           Primary reporting skew groups after 'eGRPC Fixing DRVs':
[07/15 18:53:22     60s]             skew_group CLK/functional_mode: insertion delay [min=1.878, max=1.963], skew [0.085 vs 0.285]
[07/15 18:53:22     60s]                 min path sink: spi1_conf1_meta_reg[13]/C
[07/15 18:53:22     60s]                 max path sink: npg1_phase_down_count_reg[2]/C
[07/15 18:53:22     60s]           Skew group summary after 'eGRPC Fixing DRVs':
[07/15 18:53:22     60s]             skew_group CLK/functional_mode: insertion delay [min=1.878, max=1.963], skew [0.085 vs 0.285]
[07/15 18:53:22     60s]             skew_group SPI_CLK/functional_mode: insertion delay [min=1.906, max=1.917], skew [0.010 vs 0.285]
[07/15 18:53:22     60s]           Legalizer API calls during this step: 2 succeeded with high effort: 2 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/15 18:53:22     60s]         eGRPC Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:53:22     60s]         
[07/15 18:53:22     60s]         Slew Diagnostics: After DRV fixing
[07/15 18:53:22     60s]         ==================================
[07/15 18:53:22     60s]         
[07/15 18:53:22     60s]         Global Causes:
[07/15 18:53:22     60s]         
[07/15 18:53:22     60s]         -------------------------------------
[07/15 18:53:22     60s]         Cause
[07/15 18:53:22     60s]         -------------------------------------
[07/15 18:53:22     60s]         DRV fixing with buffering is disabled
[07/15 18:53:22     60s]         -------------------------------------
[07/15 18:53:22     60s]         
[07/15 18:53:22     60s]         Top 5 overslews:
[07/15 18:53:22     60s]         
[07/15 18:53:22     60s]         ---------------------------------
[07/15 18:53:22     60s]         Overslew    Causes    Driving Pin
[07/15 18:53:22     60s]         ---------------------------------
[07/15 18:53:22     60s]           (empty table)
[07/15 18:53:22     60s]         ---------------------------------
[07/15 18:53:22     60s]         
[07/15 18:53:22     60s]         Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[07/15 18:53:22     60s]         
[07/15 18:53:22     60s]         -------------------
[07/15 18:53:22     60s]         Cause    Occurences
[07/15 18:53:22     60s]         -------------------
[07/15 18:53:22     60s]           (empty table)
[07/15 18:53:22     60s]         -------------------
[07/15 18:53:22     60s]         
[07/15 18:53:22     60s]         Violation diagnostics counts from the 0 nodes that have violations:
[07/15 18:53:22     60s]         
[07/15 18:53:22     60s]         -------------------
[07/15 18:53:22     60s]         Cause    Occurences
[07/15 18:53:22     60s]         -------------------
[07/15 18:53:22     60s]           (empty table)
[07/15 18:53:22     60s]         -------------------
[07/15 18:53:22     60s]         
[07/15 18:53:22     60s]         Reconnecting optimized routes...
[07/15 18:53:22     60s]         Reset timing graph...
[07/15 18:53:22     60s] Ignoring AAE DB Resetting ...
[07/15 18:53:22     60s]         Reset timing graph done.
[07/15 18:53:22     60s]         Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:53:22     60s]         Violation analysis...
[07/15 18:53:22     60s] End AAE Lib Interpolated Model. (MEM=2090.04 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 18:53:22     60s]         Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:53:22     60s]         Clock instances to consider for cloning: 0
[07/15 18:53:22     60s]         Reset timing graph...
[07/15 18:53:22     60s] Ignoring AAE DB Resetting ...
[07/15 18:53:22     60s]         Reset timing graph done.
[07/15 18:53:22     60s]         Set dirty flag on 1 instances, 2 nets
[07/15 18:53:22     60s]         Clock DAG stats before routing clock trees:
[07/15 18:53:22     60s]           cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
[07/15 18:53:22     60s]           sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[07/15 18:53:22     60s]           misc counts      : r=2, pp=0
[07/15 18:53:22     60s]           cell areas       : b=255.898um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=255.898um^2
[07/15 18:53:22     60s]           cell capacitance : b=0.110pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.110pF
[07/15 18:53:22     60s]           sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[07/15 18:53:22     60s]           wire capacitance : top=0.000pF, trunk=0.279pF, leaf=0.632pF, total=0.911pF
[07/15 18:53:22     60s]           wire lengths     : top=0.000um, trunk=1597.500um, leaf=3524.735um, total=5122.235um
[07/15 18:53:22     60s]           hp wire lengths  : top=0.000um, trunk=1260.000um, leaf=1337.840um, total=2597.840um
[07/15 18:53:22     60s]         Clock DAG net violations before routing clock trees: none
[07/15 18:53:22     60s]         Clock DAG primary half-corner transition distribution before routing clock trees:
[07/15 18:53:22     60s]           Trunk : target=0.617ns count=8 avg=0.291ns sd=0.172ns min=0.050ns max=0.488ns {5 <= 0.370ns, 3 <= 0.494ns, 0 <= 0.555ns, 0 <= 0.586ns, 0 <= 0.617ns}
[07/15 18:53:22     60s]           Leaf  : target=0.617ns count=5 avg=0.501ns sd=0.065ns min=0.450ns max=0.600ns {0 <= 0.370ns, 3 <= 0.494ns, 1 <= 0.555ns, 0 <= 0.586ns, 1 <= 0.617ns}
[07/15 18:53:22     60s]         Clock DAG library cell distribution before routing clock trees {count}:
[07/15 18:53:22     60s]            Bufs: BUJI3VX8: 4 BUJI3VX4: 1 BUJI3VX2: 2 BUJI3VX1: 4 
[07/15 18:53:22     60s]         Clock DAG hash before routing clock trees: 12857998533284947844 16612349571962041960
[07/15 18:53:22     60s]         CTS services accumulated run-time stats before routing clock trees:
[07/15 18:53:22     60s]           delay calculator: calls=9319, total_wall_time=0.394s, mean_wall_time=0.042ms
[07/15 18:53:22     60s]           legalizer: calls=1167, total_wall_time=0.017s, mean_wall_time=0.014ms
[07/15 18:53:22     60s]           steiner router: calls=8315, total_wall_time=0.132s, mean_wall_time=0.016ms
[07/15 18:53:22     60s]         Primary reporting skew groups before routing clock trees:
[07/15 18:53:22     60s]           skew_group CLK/functional_mode: insertion delay [min=1.878, max=1.963, avg=1.916, sd=0.026], skew [0.085 vs 0.285], 100% {1.878, 1.963} (wid=0.050 ws=0.033) (gid=1.921 gs=0.062)
[07/15 18:53:22     60s]               min path sink: spi1_conf1_meta_reg[13]/C
[07/15 18:53:22     60s]               max path sink: npg1_phase_down_count_reg[2]/C
[07/15 18:53:22     60s]         Skew group summary before routing clock trees:
[07/15 18:53:22     60s]           skew_group CLK/functional_mode: insertion delay [min=1.878, max=1.963, avg=1.916, sd=0.026], skew [0.085 vs 0.285], 100% {1.878, 1.963} (wid=0.050 ws=0.033) (gid=1.921 gs=0.062)
[07/15 18:53:22     60s]           skew_group SPI_CLK/functional_mode: insertion delay [min=1.906, max=1.917, avg=1.912, sd=0.003], skew [0.010 vs 0.285], 100% {1.906, 1.917} (wid=0.027 ws=0.010) (gid=1.889 gs=0.000)
[07/15 18:53:22     60s]       eGRPC done.
[07/15 18:53:22     60s]     Calling post conditioning for eGRPC done.
[07/15 18:53:22     60s]   eGR Post Conditioning loop iteration 0 done.
[07/15 18:53:22     60s]   Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
[07/15 18:53:22     60s]   Leaving CCOpt scope - Cleaning up placement interface...
[07/15 18:53:22     60s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2090.0M, EPOCH TIME: 1721084002.701086
[07/15 18:53:22     60s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:22     60s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:22     60s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:22     60s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:22     60s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.002, MEM:2052.0M, EPOCH TIME: 1721084002.703025
[07/15 18:53:22     60s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:53:22     60s] **WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
[07/15 18:53:22     60s]   Leaving CCOpt scope - ClockRefiner...
[07/15 18:53:22     60s]   Assigned high priority to 0 instances.
[07/15 18:53:22     60s]   Soft fixed 11 clock instances.
[07/15 18:53:22     60s]   Performing Single Pass Refine Place.
[07/15 18:53:22     60s]   Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : full DRC checks enabled, Datapath : full DRC checks enabled
[07/15 18:53:22     60s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2052.0M, EPOCH TIME: 1721084002.710372
[07/15 18:53:22     60s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2052.0M, EPOCH TIME: 1721084002.710478
[07/15 18:53:22     60s] Processing tracks to init pin-track alignment.
[07/15 18:53:22     60s] z: 2, totalTracks: 1
[07/15 18:53:22     60s] z: 4, totalTracks: 1
[07/15 18:53:22     60s] z: 6, totalTracks: 1
[07/15 18:53:22     60s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 18:53:22     60s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2052.0M, EPOCH TIME: 1721084002.711613
[07/15 18:53:22     60s] Info: 11 insts are soft-fixed.
[07/15 18:53:22     60s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:22     60s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:22     60s] 
[07/15 18:53:22     60s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:53:22     60s] OPERPROF:       Starting CMU at level 4, MEM:2052.0M, EPOCH TIME: 1721084002.720661
[07/15 18:53:22     60s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:2052.0M, EPOCH TIME: 1721084002.720895
[07/15 18:53:22     60s] 
[07/15 18:53:22     60s] Bad Lib Cell Checking (CMU) is done! (0)
[07/15 18:53:22     60s] Info: 11 insts are soft-fixed.
[07/15 18:53:22     60s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.010, REAL:0.009, MEM:2052.0M, EPOCH TIME: 1721084002.721088
[07/15 18:53:22     60s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2052.0M, EPOCH TIME: 1721084002.721130
[07/15 18:53:22     60s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2052.0M, EPOCH TIME: 1721084002.721265
[07/15 18:53:22     60s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2052.0MB).
[07/15 18:53:22     60s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.010, REAL:0.011, MEM:2052.0M, EPOCH TIME: 1721084002.721456
[07/15 18:53:22     60s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.010, REAL:0.011, MEM:2052.0M, EPOCH TIME: 1721084002.721495
[07/15 18:53:22     60s] TDRefine: refinePlace mode is spiral
[07/15 18:53:22     60s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.6155.10
[07/15 18:53:22     60s] OPERPROF: Starting RefinePlace at level 1, MEM:2052.0M, EPOCH TIME: 1721084002.721551
[07/15 18:53:22     60s] *** Starting refinePlace (0:01:01 mem=2052.0M) ***
[07/15 18:53:22     60s] Total net bbox length = 4.361e+04 (2.426e+04 1.935e+04) (ext = 4.811e+03)
[07/15 18:53:22     60s] 
[07/15 18:53:22     60s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:53:22     60s] Info: 11 insts are soft-fixed.
[07/15 18:53:22     60s] Move report: Pre Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/15 18:53:22     60s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/15 18:53:22     60s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/15 18:53:22     60s] (I)      Default pattern map key = aska_dig_default.
[07/15 18:53:22     60s] (I)      Default pattern map key = aska_dig_default.
[07/15 18:53:22     60s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2052.0M, EPOCH TIME: 1721084002.723069
[07/15 18:53:22     60s] Starting refinePlace ...
[07/15 18:53:22     60s] (I)      Default pattern map key = aska_dig_default.
[07/15 18:53:22     60s] One DDP V2 for no tweak run.
[07/15 18:53:22     60s] (I)      Default pattern map key = aska_dig_default.
[07/15 18:53:22     60s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:2052.0M, EPOCH TIME: 1721084002.724991
[07/15 18:53:22     60s] DDP initSite1 nrRow 45 nrJob 45
[07/15 18:53:22     60s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:2052.0M, EPOCH TIME: 1721084002.725051
[07/15 18:53:22     60s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:2052.0M, EPOCH TIME: 1721084002.725130
[07/15 18:53:22     60s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:2052.0M, EPOCH TIME: 1721084002.725177
[07/15 18:53:22     60s] DDP markSite nrRow 45 nrJob 45
[07/15 18:53:22     60s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.000, MEM:2052.0M, EPOCH TIME: 1721084002.725277
[07/15 18:53:22     60s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.000, REAL:0.000, MEM:2052.0M, EPOCH TIME: 1721084002.725321
[07/15 18:53:22     60s]   Spread Effort: high, standalone mode, useDDP on.
[07/15 18:53:22     60s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2052.0MB) @(0:01:01 - 0:01:01).
[07/15 18:53:22     60s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/15 18:53:22     60s] wireLenOptFixPriorityInst 368 inst fixed
[07/15 18:53:22     60s] 
[07/15 18:53:22     60s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[07/15 18:53:22     61s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7f48abf10ec0.
[07/15 18:53:22     61s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 0 out of 1 thread pools are available.
[07/15 18:53:22     61s] Move report: legalization moves 16 insts, mean move: 14.42 um, max move: 32.48 um spiral
[07/15 18:53:22     61s] 	Max move on inst (spi1_ele1_asyn_reg[31]): (264.32, 109.76) --> (292.32, 114.24)
[07/15 18:53:22     61s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[07/15 18:53:22     61s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[07/15 18:53:22     61s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2039.1MB) @(0:01:01 - 0:01:01).
[07/15 18:53:22     61s] Move report: Detail placement moves 16 insts, mean move: 14.42 um, max move: 32.48 um 
[07/15 18:53:22     61s] 	Max move on inst (spi1_ele1_asyn_reg[31]): (264.32, 109.76) --> (292.32, 114.24)
[07/15 18:53:22     61s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2039.1MB
[07/15 18:53:22     61s] Statistics of distance of Instance movement in refine placement:
[07/15 18:53:22     61s]   maximum (X+Y) =        32.48 um
[07/15 18:53:22     61s]   inst (spi1_ele1_asyn_reg[31]) with max move: (264.32, 109.76) -> (292.32, 114.24)
[07/15 18:53:22     61s]   mean    (X+Y) =        14.42 um
[07/15 18:53:22     61s] Summary Report:
[07/15 18:53:22     61s] Instances move: 16 (out of 1230 movable)
[07/15 18:53:22     61s] Instances flipped: 0
[07/15 18:53:22     61s] Mean displacement: 14.42 um
[07/15 18:53:22     61s] Max displacement: 32.48 um (Instance: spi1_ele1_asyn_reg[31]) (264.32, 109.76) -> (292.32, 114.24)
[07/15 18:53:22     61s] 	Length: 36 sites, height: 1 rows, site name: core_ji3v, cell type: SDFRRQJI3VX1
[07/15 18:53:22     61s] Total instances moved : 16
[07/15 18:53:22     61s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.020, REAL:0.023, MEM:2039.1M, EPOCH TIME: 1721084002.745736
[07/15 18:53:22     61s] Total net bbox length = 4.382e+04 (2.437e+04 1.945e+04) (ext = 4.811e+03)
[07/15 18:53:22     61s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2039.1MB
[07/15 18:53:22     61s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2039.1MB) @(0:01:01 - 0:01:01).
[07/15 18:53:22     61s] *** Finished refinePlace (0:01:01 mem=2039.1M) ***
[07/15 18:53:22     61s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.6155.10
[07/15 18:53:22     61s] OPERPROF: Finished RefinePlace at level 1, CPU:0.020, REAL:0.025, MEM:2039.1M, EPOCH TIME: 1721084002.746152
[07/15 18:53:22     61s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2039.1M, EPOCH TIME: 1721084002.746201
[07/15 18:53:22     61s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1230).
[07/15 18:53:22     61s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:22     61s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:22     61s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:22     61s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.002, MEM:2036.1M, EPOCH TIME: 1721084002.748310
[07/15 18:53:22     61s]   ClockRefiner summary
[07/15 18:53:22     61s]   All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 379).
[07/15 18:53:22     61s]   Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 11).
[07/15 18:53:22     61s]   Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 368).
[07/15 18:53:22     61s]   Restoring pStatusCts on 11 clock instances.
[07/15 18:53:22     61s]   Revert refine place priority changes on 0 instances.
[07/15 18:53:22     61s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:53:22     61s]   CCOpt::Phase::eGRPC done. (took cpu=0:00:00.2 real=0:00:00.2)
[07/15 18:53:22     61s]   CCOpt::Phase::Routing...
[07/15 18:53:22     61s]   Clock implementation routing...
[07/15 18:53:22     61s]     Leaving CCOpt scope - Routing Tools...
[07/15 18:53:22     61s] Net route status summary:
[07/15 18:53:22     61s]   Clock:        13 (unrouted=0, trialRouted=0, noStatus=0, routed=13, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[07/15 18:53:22     61s]   Non-clock:  1278 (unrouted=27, trialRouted=1251, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=27, (crossesIlmBoundary AND tooFewTerms=0)])
[07/15 18:53:22     61s]     Routing using eGR in eGR->NR Step...
[07/15 18:53:22     61s]       Early Global Route - eGR->Nr High Frequency step...
[07/15 18:53:22     61s] (ccopt eGR): There are 13 nets to be routed. 0 nets have skip routing designation.
[07/15 18:53:22     61s] (ccopt eGR): There are 13 nets for routing of which 13 have one or more fixed wires.
[07/15 18:53:22     61s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[07/15 18:53:22     61s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[07/15 18:53:22     61s] (ccopt eGR): Start to route 13 all nets
[07/15 18:53:22     61s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2036.09 MB )
[07/15 18:53:22     61s] (I)      ============================ Layers =============================
[07/15 18:53:22     61s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 18:53:22     61s] (I)      | DB# |  ID |                 Name |      Type | #Masks | Extra |
[07/15 18:53:22     61s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 18:53:22     61s] (I)      |  33 |   0 |                 CONT |       cut |      1 |       |
[07/15 18:53:22     61s] (I)      |   1 |   1 |                 MET1 |      wire |      1 |       |
[07/15 18:53:22     61s] (I)      |  34 |   1 |                 VIA1 |       cut |      1 |       |
[07/15 18:53:22     61s] (I)      |   2 |   2 |                 MET2 |      wire |      1 |       |
[07/15 18:53:22     61s] (I)      |  35 |   2 |                 VIA2 |       cut |      1 |       |
[07/15 18:53:22     61s] (I)      |   3 |   3 |                 MET3 |      wire |      1 |       |
[07/15 18:53:22     61s] (I)      |  36 |   3 |                 VIA3 |       cut |      1 |       |
[07/15 18:53:22     61s] (I)      |   4 |   4 |                 MET4 |      wire |      1 |       |
[07/15 18:53:22     61s] (I)      |  37 |   4 |                VIATP |       cut |      1 |       |
[07/15 18:53:22     61s] (I)      |   5 |   5 |                METTP |      wire |      1 |       |
[07/15 18:53:22     61s] (I)      |  38 |   5 |               VIATPL |       cut |      1 |       |
[07/15 18:53:22     61s] (I)      |   6 |   6 |               METTPL |      wire |      1 |       |
[07/15 18:53:22     61s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 18:53:22     61s] (I)      |  64 |  64 |              OVERLAP |   overlap |        |       |
[07/15 18:53:22     61s] (I)      |  65 |  65 |                 PIMP |   implant |        |       |
[07/15 18:53:22     61s] (I)      |  66 |  66 |                 NIMP |   implant |        |       |
[07/15 18:53:22     61s] (I)      |  67 |  67 |                NWELL |     other |        |    MS |
[07/15 18:53:22     61s] (I)      |  68 |  68 |                 DIFF | diffusion |        |    MS |
[07/15 18:53:22     61s] (I)      |   0 |   0 |                POLY1 |     other |        |    MS |
[07/15 18:53:22     61s] (I)      |  69 |  69 |               LOCKED |     other |        |       |
[07/15 18:53:22     61s] (I)      |  70 |  70 |              LOCKED1 |     other |        |       |
[07/15 18:53:22     61s] (I)      |  71 |  71 |              LOCKED2 |     other |        |       |
[07/15 18:53:22     61s] (I)      |  72 |  72 |              LOCKED3 |     other |        |       |
[07/15 18:53:22     61s] (I)      |  73 |  73 |              LOCKED4 |     other |        |       |
[07/15 18:53:22     61s] (I)      |  74 |  74 |                   MV |     other |        |    MS |
[07/15 18:53:22     61s] (I)      |  75 |  75 |                PWELL |     other |        |    MS |
[07/15 18:53:22     61s] (I)      |  76 |  76 |                  PAD |     other |        |    MS |
[07/15 18:53:22     61s] (I)      |  77 |  77 |                 VIA4 |     other |        |    MS |
[07/15 18:53:22     61s] (I)      |  78 |  78 |                 SBLK |     other |        |    MS |
[07/15 18:53:22     61s] (I)      |  79 |  79 |                NOPIM |     other |        |    MS |
[07/15 18:53:22     61s] (I)      |  80 |  80 |                 CAPM |     other |        |    MS |
[07/15 18:53:22     61s] (I)      |  81 |  81 |                 MET5 |     other |        |    MS |
[07/15 18:53:22     61s] (I)      |  82 |  82 |                  LDP |     other |        |    MS |
[07/15 18:53:22     61s] (I)      |  83 |  83 |                NODRC |     other |        |    MS |
[07/15 18:53:22     61s] (I)      |  84 |  84 |               DIODEF |     other |        |    MS |
[07/15 18:53:22     61s] (I)      |  85 |  85 |                  ESD |     other |        |    MS |
[07/15 18:53:22     61s] (I)      |  86 |  86 |                  LDN |     other |        |    MS |
[07/15 18:53:22     61s] (I)      |  87 |  87 |                   CF |     other |        |    MS |
[07/15 18:53:22     61s] (I)      |  88 |  88 |                 HRES |     other |        |    MS |
[07/15 18:53:22     61s] (I)      |  89 |  89 |                  ALN |     other |        |    MS |
[07/15 18:53:22     61s] (I)      |  90 |  90 |               DNWELL |     other |        |    MS |
[07/15 18:53:22     61s] (I)      |  91 |  91 |                 IOID |     other |        |    MS |
[07/15 18:53:22     61s] (I)      |  92 |  92 |                 MRES |     other |        |    MS |
[07/15 18:53:22     61s] (I)      |  93 |  93 |                  NW1 |     other |        |    MS |
[07/15 18:53:22     61s] (I)      |  94 |  94 |                  PW1 |     other |        |    MS |
[07/15 18:53:22     61s] (I)      |  95 |  95 |                  NW2 |     other |        |    MS |
[07/15 18:53:22     61s] (I)      |  96 |  96 |                  PW2 |     other |        |    MS |
[07/15 18:53:22     61s] (I)      |  97 |  97 |               BLKALL |     other |        |    MS |
[07/15 18:53:22     61s] (I)      |  98 |  98 |               BIPDEF |     other |        |    MS |
[07/15 18:53:22     61s] (I)      |  99 |  99 |                 NIFE |     other |        |    MS |
[07/15 18:53:22     61s] (I)      | 100 | 100 |               SUBCUT |     other |        |    MS |
[07/15 18:53:22     61s] (I)      | 101 | 101 |               FAMARK |     other |        |    MS |
[07/15 18:53:22     61s] (I)      | 102 | 102 |               RESDEF |     other |        |    MS |
[07/15 18:53:22     61s] (I)      | 103 | 103 |               CAPDEF |     other |        |    MS |
[07/15 18:53:22     61s] (I)      | 104 | 104 |               INDDEF |     other |        |    MS |
[07/15 18:53:22     61s] (I)      | 105 | 105 |                  RAC |     other |        |    MS |
[07/15 18:53:22     61s] (I)      | 106 | 106 |                XFLAY |     other |        |    MS |
[07/15 18:53:22     61s] (I)      | 107 | 107 |                HVGOX |     other |        |    MS |
[07/15 18:53:22     61s] (I)      | 108 | 108 |              HVPWELL |     other |        |    MS |
[07/15 18:53:22     61s] (I)      | 109 | 109 |              HVNWELL |     other |        |    MS |
[07/15 18:53:22     61s] (I)      | 110 | 110 |                  SOI |     other |        |    MS |
[07/15 18:53:22     61s] (I)      | 111 | 111 |                  PDD |     other |        |    MS |
[07/15 18:53:22     61s] (I)      | 112 | 112 |                  SCI |     other |        |    MS |
[07/15 18:53:22     61s] (I)      | 113 | 113 |                  SSD |     other |        |    MS |
[07/15 18:53:22     61s] (I)      | 114 | 114 |                 DEPL |     other |        |    MS |
[07/15 18:53:22     61s] (I)      | 115 | 115 |                  LPM |     other |        |    MS |
[07/15 18:53:22     61s] (I)      | 116 | 116 |                  LNM |     other |        |    MS |
[07/15 18:53:22     61s] (I)      | 117 | 117 |                ISOPW |     other |        |    MS |
[07/15 18:53:22     61s] (I)      | 118 | 118 |                  SOC |     other |        |    MS |
[07/15 18:53:22     61s] (I)      | 119 | 119 |                 DMOS |     other |        |    MS |
[07/15 18:53:22     61s] (I)      | 120 | 120 |               DEVLBL |     other |        |    MS |
[07/15 18:53:22     61s] (I)      | 121 | 121 |             DNWELLMV |     other |        |    MS |
[07/15 18:53:22     61s] (I)      | 122 | 122 |                PWBLK |     other |        |    MS |
[07/15 18:53:22     61s] (I)      | 123 | 123 |               PHODEF |     other |        |    MS |
[07/15 18:53:22     61s] (I)      | 124 | 124 |                  LNO |     other |        |    MS |
[07/15 18:53:22     61s] (I)      | 125 | 125 |                 VIA5 |     other |        |    MS |
[07/15 18:53:22     61s] (I)      | 126 | 126 |                 MET6 |     other |        |    MS |
[07/15 18:53:22     61s] (I)      | 127 | 127 |               HVDEPL |     other |        |    MS |
[07/15 18:53:22     61s] (I)      | 128 | 128 |              CAPM23F |     other |        |    MS |
[07/15 18:53:22     61s] (I)      | 129 | 129 |             CAPMH23F |     other |        |    MS |
[07/15 18:53:22     61s] (I)      | 130 | 130 |              CAPM34F |     other |        |    MS |
[07/15 18:53:22     61s] (I)      | 131 | 131 |             CAPMH34F |     other |        |    MS |
[07/15 18:53:22     61s] (I)      | 132 | 132 |              CAPM45F |     other |        |    MS |
[07/15 18:53:22     61s] (I)      | 133 | 133 |             CAPMH45F |     other |        |    MS |
[07/15 18:53:22     61s] (I)      | 134 | 134 |              CAPM56F |     other |        |    MS |
[07/15 18:53:22     61s] (I)      | 135 | 135 |             CAPMH56F |     other |        |    MS |
[07/15 18:53:22     61s] (I)      | 136 | 136 |                CAPM2 |     other |        |    MS |
[07/15 18:53:22     61s] (I)      | 137 | 137 |                CAPM3 |     other |        |    MS |
[07/15 18:53:22     61s] (I)      | 138 | 138 |                  DNC |     other |        |    MS |
[07/15 18:53:22     61s] (I)      | 139 | 139 |                  DPC |     other |        |    MS |
[07/15 18:53:22     61s] (I)      | 140 | 140 |                LNDEV |     other |        |    MS |
[07/15 18:53:22     61s] (I)      | 141 | 141 |                  HNW |     other |        |    MS |
[07/15 18:53:22     61s] (I)      | 142 | 142 |                  NDF |     other |        |    MS |
[07/15 18:53:22     61s] (I)      | 143 | 143 |                  PDF |     other |        |    MS |
[07/15 18:53:22     61s] (I)      | 144 | 144 |                  DTI |     other |        |    MS |
[07/15 18:53:22     61s] (I)      | 145 | 145 |                UVWIN |     other |        |    MS |
[07/15 18:53:22     61s] (I)      | 146 | 146 |               ANODOP |     other |        |    MS |
[07/15 18:53:22     61s] (I)      | 147 | 147 |               CATDOP |     other |        |    MS |
[07/15 18:53:22     61s] (I)      | 148 | 148 |                  AML |     other |        |    MS |
[07/15 18:53:22     61s] (I)      | 149 | 149 |                BNIMP |     other |        |    MS |
[07/15 18:53:22     61s] (I)      | 150 | 150 |                  LPW |     other |        |    MS |
[07/15 18:53:22     61s] (I)      | 151 | 151 |                  LNW |     other |        |    MS |
[07/15 18:53:22     61s] (I)      | 152 | 152 |                   BP |     other |        |    MS |
[07/15 18:53:22     61s] (I)      | 153 | 153 |                CAPMH |     other |        |    MS |
[07/15 18:53:22     61s] (I)      | 154 | 154 |               CAPMH2 |     other |        |    MS |
[07/15 18:53:22     61s] (I)      | 155 | 155 |               CAPMH3 |     other |        |    MS |
[07/15 18:53:22     61s] (I)      | 156 | 156 |               LDDBLK |     other |        |    MS |
[07/15 18:53:22     61s] (I)      | 157 | 157 |                  STI |     other |        |    MS |
[07/15 18:53:22     61s] (I)      | 158 | 158 |                  LVT |     other |        |    MS |
[07/15 18:53:22     61s] (I)      | 159 | 159 |               NWELL3 |     other |        |    MS |
[07/15 18:53:22     61s] (I)      | 160 | 160 |               PWELL3 |     other |        |    MS |
[07/15 18:53:22     61s] (I)      | 161 | 161 |                ngate |     other |        |    MS |
[07/15 18:53:22     61s] (I)      | 162 | 162 |                pgate |     other |        |    MS |
[07/15 18:53:22     61s] (I)      | 163 | 163 |                  sub |     other |        |    MS |
[07/15 18:53:22     61s] (I)      | 164 | 164 |              polyres |     other |        |    MS |
[07/15 18:53:22     61s] (I)      | 165 | 165 |               allres |     other |        |    MS |
[07/15 18:53:22     61s] (I)      | 166 | 166 |                  nsd |     other |        |    MS |
[07/15 18:53:22     61s] (I)      | 167 | 167 |                  psd |     other |        |    MS |
[07/15 18:53:22     61s] (I)      | 168 | 168 |               SUBEXT |     other |        |    MS |
[07/15 18:53:22     61s] (I)      | 169 | 169 |               SUBDEV |     other |        |    MS |
[07/15 18:53:22     61s] (I)      | 170 | 170 |                NGIMP |     other |        |    MS |
[07/15 18:53:22     61s] (I)      | 171 | 171 |                  ULN |     other |        |    MS |
[07/15 18:53:22     61s] (I)      | 172 | 172 |                 PPLN |     other |        |    MS |
[07/15 18:53:22     61s] (I)      | 173 | 173 |                 NNLN |     other |        |    MS |
[07/15 18:53:22     61s] (I)      | 174 | 174 |                 NWLN |     other |        |    MS |
[07/15 18:53:22     61s] (I)      | 175 | 175 |                 PWLN |     other |        |    MS |
[07/15 18:53:22     61s] (I)      | 176 | 176 |               NWELL5 |     other |        |    MS |
[07/15 18:53:22     61s] (I)      | 177 | 177 |               PWELL5 |     other |        |    MS |
[07/15 18:53:22     61s] (I)      | 178 | 178 |                  SVT |     other |        |    MS |
[07/15 18:53:22     61s] (I)      | 179 | 179 |               CORNER |     other |        |    MS |
[07/15 18:53:22     61s] (I)      | 180 | 180 |               PIMIDE |     other |        |    MS |
[07/15 18:53:22     61s] (I)      | 181 | 181 |                 EMIR |     other |        |    MS |
[07/15 18:53:22     61s] (I)      | 182 | 182 |             DONOTUSE |     other |        |    MS |
[07/15 18:53:22     61s] (I)      | 183 | 183 |          LOCKED_slot |     other |        |       |
[07/15 18:53:22     61s] (I)      | 184 | 184 |         LOCKED1_slot |     other |        |       |
[07/15 18:53:22     61s] (I)      | 185 | 185 |         LOCKED2_slot |     other |        |       |
[07/15 18:53:22     61s] (I)      | 186 | 186 |         LOCKED3_slot |     other |        |       |
[07/15 18:53:22     61s] (I)      | 187 | 187 |         LOCKED4_slot |     other |        |       |
[07/15 18:53:22     61s] (I)      | 188 | 188 |           POLY1_slot |     other |        |       |
[07/15 18:53:22     61s] (I)      | 189 | 189 |            MET1_slot |     other |        |       |
[07/15 18:53:22     61s] (I)      | 190 | 190 |            VIA1_slot |     other |        |       |
[07/15 18:53:22     61s] (I)      | 191 | 191 |            MET2_slot |     other |        |       |
[07/15 18:53:22     61s] (I)      | 192 | 192 |            VIA2_slot |     other |        |       |
[07/15 18:53:22     61s] (I)      | 193 | 193 |            MET3_slot |     other |        |       |
[07/15 18:53:22     61s] (I)      | 194 | 194 |            VIA3_slot |     other |        |       |
[07/15 18:53:22     61s] (I)      | 195 | 195 |            MET4_slot |     other |        |       |
[07/15 18:53:22     61s] (I)      | 196 | 196 |           VIATP_slot |     other |        |       |
[07/15 18:53:22     61s] (I)      | 197 | 197 |           METTP_slot |     other |        |       |
[07/15 18:53:22     61s] (I)      | 198 | 198 |          VIATPL_slot |     other |        |       |
[07/15 18:53:22     61s] (I)      | 199 | 199 |          METTPL_slot |     other |        |       |
[07/15 18:53:22     61s] (I)      | 200 | 200 |             Unrouted |     other |        |       |
[07/15 18:53:22     61s] (I)      | 201 | 201 |             Canplace |     other |        |       |
[07/15 18:53:22     61s] (I)      | 202 | 202 |         Cannotoccupy |     other |        |       |
[07/15 18:53:22     61s] (I)      | 203 | 203 |                Group |     other |        |       |
[07/15 18:53:22     61s] (I)      | 204 | 204 |                  Row |     other |        |       |
[07/15 18:53:22     61s] (I)      | 205 | 205 |               marker |     other |        |       |
[07/15 18:53:22     61s] (I)      | 206 | 206 |         changedLayer |     other |        |       |
[07/15 18:53:22     61s] (I)      | 207 | 207 |           designFlow |     other |        |       |
[07/15 18:53:22     61s] (I)      | 208 | 208 |                unset |     other |        |       |
[07/15 18:53:22     61s] (I)      | 209 | 209 |              unknown |     other |        |       |
[07/15 18:53:22     61s] (I)      | 210 | 210 |               supply |     other |        |       |
[07/15 18:53:22     61s] (I)      | 211 | 211 |                spike |     other |        |       |
[07/15 18:53:22     61s] (I)      | 212 | 212 |               resist |     other |        |       |
[07/15 18:53:22     61s] (I)      | 213 | 213 |                  hiz |     other |        |       |
[07/15 18:53:22     61s] (I)      | 214 | 214 |                drive |     other |        |       |
[07/15 18:53:22     61s] (I)      | 215 | 215 |               select |     other |        |       |
[07/15 18:53:22     61s] (I)      | 216 | 216 |               hilite |     other |        |       |
[07/15 18:53:22     61s] (I)      | 217 | 217 |                   y9 |     other |        |       |
[07/15 18:53:22     61s] (I)      | 218 | 218 |                   y8 |     other |        |       |
[07/15 18:53:22     61s] (I)      | 219 | 219 |                   y7 |     other |        |       |
[07/15 18:53:22     61s] (I)      | 220 | 220 |                   y6 |     other |        |       |
[07/15 18:53:22     61s] (I)      | 221 | 221 |                   y5 |     other |        |       |
[07/15 18:53:22     61s] (I)      | 222 | 222 |                   y4 |     other |        |       |
[07/15 18:53:22     61s] (I)      | 223 | 223 |                   y3 |     other |        |       |
[07/15 18:53:22     61s] (I)      | 224 | 224 |                   y2 |     other |        |       |
[07/15 18:53:22     61s] (I)      | 225 | 225 |                   y1 |     other |        |       |
[07/15 18:53:22     61s] (I)      | 226 | 226 |                   y0 |     other |        |       |
[07/15 18:53:22     61s] (I)      | 227 | 227 |              stretch |     other |        |       |
[07/15 18:53:22     61s] (I)      | 228 | 228 |                 snap |     other |        |       |
[07/15 18:53:22     61s] (I)      | 229 | 229 |            edgeLayer |     other |        |       |
[07/15 18:53:22     61s] (I)      | 230 | 230 |                 axis |     other |        |       |
[07/15 18:53:22     61s] (I)      | 231 | 231 |                  pin |     other |        |       |
[07/15 18:53:22     61s] (I)      | 232 | 232 |                 wire |     other |        |       |
[07/15 18:53:22     61s] (I)      | 233 | 233 |               device |     other |        |       |
[07/15 18:53:22     61s] (I)      | 234 | 234 |               border |     other |        |       |
[07/15 18:53:22     61s] (I)      | 235 | 235 |                 text |     other |        |       |
[07/15 18:53:22     61s] (I)      | 236 | 236 |            softFence |     other |        |       |
[07/15 18:53:22     61s] (I)      | 237 | 237 |            hardFence |     other |        |       |
[07/15 18:53:22     61s] (I)      | 238 | 238 |                align |     other |        |       |
[07/15 18:53:22     61s] (I)      | 239 | 239 |           prBoundary |     other |        |       |
[07/15 18:53:22     61s] (I)      | 240 | 240 |             instance |     other |        |       |
[07/15 18:53:22     61s] (I)      | 241 | 241 |             annotate |     other |        |       |
[07/15 18:53:22     61s] (I)      | 242 | 242 |                 grid |     other |        |       |
[07/15 18:53:22     61s] (I)      | 243 | 243 |           background |     other |        |       |
[07/15 18:53:22     61s] (I)      | 244 | 244 |            substrate |     other |        |       |
[07/15 18:53:22     61s] (I)      | 245 | 245 |     solderMaskBottom |     other |        |       |
[07/15 18:53:22     61s] (I)      | 246 | 246 |    beginGenericLayer |     other |        |       |
[07/15 18:53:22     61s] (I)      | 247 | 247 | internalGenericLayer |     other |        |       |
[07/15 18:53:22     61s] (I)      | 248 | 248 |      endGenericLayer |     other |        |       |
[07/15 18:53:22     61s] (I)      | 249 | 249 |        solderMaskTop |     other |        |       |
[07/15 18:53:22     61s] (I)      | 250 | 250 |                drill |     other |        |       |
[07/15 18:53:22     61s] (I)      | 251 | 251 |             wirebond |     other |        |       |
[07/15 18:53:22     61s] (I)      | 252 | 252 |  wirebondFingerGuide |     other |        |       |
[07/15 18:53:22     61s] (I)      | 253 | 253 |     assemblyBoundary |     other |        |       |
[07/15 18:53:22     61s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 18:53:22     61s] (I)      Started Import and model ( Curr Mem: 2036.09 MB )
[07/15 18:53:22     61s] (I)      Default pattern map key = aska_dig_default.
[07/15 18:53:22     61s] (I)      == Non-default Options ==
[07/15 18:53:22     61s] (I)      Clean congestion better                            : true
[07/15 18:53:22     61s] (I)      Estimate vias on DPT layer                         : true
[07/15 18:53:22     61s] (I)      Clean congestion layer assignment rounds           : 3
[07/15 18:53:22     61s] (I)      Layer constraints as soft constraints              : true
[07/15 18:53:22     61s] (I)      Soft top layer                                     : true
[07/15 18:53:22     61s] (I)      Skip prospective layer relax nets                  : true
[07/15 18:53:22     61s] (I)      Better NDR handling                                : true
[07/15 18:53:22     61s] (I)      Improved NDR modeling in LA                        : true
[07/15 18:53:22     61s] (I)      Routing cost fix for NDR handling                  : true
[07/15 18:53:22     61s] (I)      Block tracks for preroutes                         : true
[07/15 18:53:22     61s] (I)      Assign IRoute by net group key                     : true
[07/15 18:53:22     61s] (I)      Block unroutable channels                          : true
[07/15 18:53:22     61s] (I)      Block unroutable channels 3D                       : true
[07/15 18:53:22     61s] (I)      Bound layer relaxed segment wl                     : true
[07/15 18:53:22     61s] (I)      Blocked pin reach length threshold                 : 2
[07/15 18:53:22     61s] (I)      Check blockage within NDR space in TA              : true
[07/15 18:53:22     61s] (I)      Skip must join for term with via pillar            : true
[07/15 18:53:22     61s] (I)      Model find APA for IO pin                          : true
[07/15 18:53:22     61s] (I)      On pin location for off pin term                   : true
[07/15 18:53:22     61s] (I)      Handle EOL spacing                                 : true
[07/15 18:53:22     61s] (I)      Merge PG vias by gap                               : true
[07/15 18:53:22     61s] (I)      Maximum routing layer                              : 6
[07/15 18:53:22     61s] (I)      Route selected nets only                           : true
[07/15 18:53:22     61s] (I)      Refine MST                                         : true
[07/15 18:53:22     61s] (I)      Honor PRL                                          : true
[07/15 18:53:22     61s] (I)      Strong congestion aware                            : true
[07/15 18:53:22     61s] (I)      Improved initial location for IRoutes              : true
[07/15 18:53:22     61s] (I)      Multi panel TA                                     : true
[07/15 18:53:22     61s] (I)      Penalize wire overlap                              : true
[07/15 18:53:22     61s] (I)      Expand small instance blockage                     : true
[07/15 18:53:22     61s] (I)      Reduce via in TA                                   : true
[07/15 18:53:22     61s] (I)      SS-aware routing                                   : true
[07/15 18:53:22     61s] (I)      Improve tree edge sharing                          : true
[07/15 18:53:22     61s] (I)      Improve 2D via estimation                          : true
[07/15 18:53:22     61s] (I)      Refine Steiner tree                                : true
[07/15 18:53:22     61s] (I)      Build spine tree                                   : true
[07/15 18:53:22     61s] (I)      Model pass through capacity                        : true
[07/15 18:53:22     61s] (I)      Extend blockages by a half GCell                   : true
[07/15 18:53:22     61s] (I)      Consider pin shapes                                : true
[07/15 18:53:22     61s] (I)      Consider pin shapes for all nodes                  : true
[07/15 18:53:22     61s] (I)      Consider NR APA                                    : true
[07/15 18:53:22     61s] (I)      Consider IO pin shape                              : true
[07/15 18:53:22     61s] (I)      Fix pin connection bug                             : true
[07/15 18:53:22     61s] (I)      Consider layer RC for local wires                  : true
[07/15 18:53:22     61s] (I)      Route to clock mesh pin                            : true
[07/15 18:53:22     61s] (I)      LA-aware pin escape length                         : 2
[07/15 18:53:22     61s] (I)      Connect multiple ports                             : true
[07/15 18:53:22     61s] (I)      Split for must join                                : true
[07/15 18:53:22     61s] (I)      Number of threads                                  : 1
[07/15 18:53:22     61s] (I)      Routing effort level                               : 10000
[07/15 18:53:22     61s] (I)      Prefer layer length threshold                      : 8
[07/15 18:53:22     61s] (I)      Overflow penalty cost                              : 10
[07/15 18:53:22     61s] (I)      A-star cost                                        : 0.300000
[07/15 18:53:22     61s] (I)      Misalignment cost                                  : 10.000000
[07/15 18:53:22     61s] (I)      Threshold for short IRoute                         : 6
[07/15 18:53:22     61s] (I)      Via cost during post routing                       : 1.000000
[07/15 18:53:22     61s] (I)      Layer congestion ratios                            : { { 1.0 } }
[07/15 18:53:22     61s] (I)      Source-to-sink ratio                               : 0.300000
[07/15 18:53:22     61s] (I)      Scenic ratio bound                                 : 3.000000
[07/15 18:53:22     61s] (I)      Segment layer relax scenic ratio                   : 1.250000
[07/15 18:53:22     61s] (I)      Source-sink aware LA ratio                         : 0.500000
[07/15 18:53:22     61s] (I)      PG-aware similar topology routing                  : true
[07/15 18:53:22     61s] (I)      Maze routing via cost fix                          : true
[07/15 18:53:22     61s] (I)      Apply PRL on PG terms                              : true
[07/15 18:53:22     61s] (I)      Apply PRL on obs objects                           : true
[07/15 18:53:22     61s] (I)      Handle range-type spacing rules                    : true
[07/15 18:53:22     61s] (I)      PG gap threshold multiplier                        : 10.000000
[07/15 18:53:22     61s] (I)      Parallel spacing query fix                         : true
[07/15 18:53:22     61s] (I)      Force source to root IR                            : true
[07/15 18:53:22     61s] (I)      Layer Weights                                      : L2:4 L3:2.5
[07/15 18:53:22     61s] (I)      Do not relax to DPT layer                          : true
[07/15 18:53:22     61s] (I)      No DPT in post routing                             : true
[07/15 18:53:22     61s] (I)      Modeling PG via merging fix                        : true
[07/15 18:53:22     61s] (I)      Shield aware TA                                    : true
[07/15 18:53:22     61s] (I)      Strong shield aware TA                             : true
[07/15 18:53:22     61s] (I)      Overflow calculation fix in LA                     : true
[07/15 18:53:22     61s] (I)      Post routing fix                                   : true
[07/15 18:53:22     61s] (I)      Strong post routing                                : true
[07/15 18:53:22     61s] (I)      NDR via pillar fix                                 : true
[07/15 18:53:22     61s] (I)      Violation on path threshold                        : 1
[07/15 18:53:22     61s] (I)      Pass through capacity modeling                     : true
[07/15 18:53:22     61s] (I)      Select the non-relaxed segments in post routing stage : true
[07/15 18:53:22     61s] (I)      Select term pin box for io pin                     : true
[07/15 18:53:22     61s] (I)      Penalize NDR sharing                               : true
[07/15 18:53:22     61s] (I)      Enable special modeling                            : false
[07/15 18:53:22     61s] (I)      Keep fixed segments                                : true
[07/15 18:53:22     61s] (I)      Reorder net groups by key                          : true
[07/15 18:53:22     61s] (I)      Increase net scenic ratio                          : true
[07/15 18:53:22     61s] (I)      Method to set GCell size                           : row
[07/15 18:53:22     61s] (I)      Connect multiple ports and must join fix           : true
[07/15 18:53:22     61s] (I)      Avoid high resistance layers                       : true
[07/15 18:53:22     61s] (I)      Model find APA for IO pin fix                      : true
[07/15 18:53:22     61s] (I)      Avoid connecting non-metal layers                  : true
[07/15 18:53:22     61s] (I)      Use track pitch for NDR                            : true
[07/15 18:53:22     61s] (I)      Enable layer relax to lower layer                  : true
[07/15 18:53:22     61s] (I)      Enable layer relax to upper layer                  : true
[07/15 18:53:22     61s] (I)      Top layer relaxation fix                           : true
[07/15 18:53:22     61s] (I)      Handle non-default track width                     : false
[07/15 18:53:22     61s] (I)      Counted 402 PG shapes. We will not process PG shapes layer by layer.
[07/15 18:53:22     61s] (I)      Use row-based GCell size
[07/15 18:53:22     61s] (I)      Use row-based GCell align
[07/15 18:53:22     61s] (I)      layer 0 area = 202000
[07/15 18:53:22     61s] (I)      layer 1 area = 202000
[07/15 18:53:22     61s] (I)      layer 2 area = 202000
[07/15 18:53:22     61s] (I)      layer 3 area = 202000
[07/15 18:53:22     61s] (I)      layer 4 area = 562000
[07/15 18:53:22     61s] (I)      layer 5 area = 10000000
[07/15 18:53:22     61s] (I)      GCell unit size   : 4480
[07/15 18:53:22     61s] (I)      GCell multiplier  : 1
[07/15 18:53:22     61s] (I)      GCell row height  : 4480
[07/15 18:53:22     61s] (I)      Actual row height : 4480
[07/15 18:53:22     61s] (I)      GCell align ref   : 20160 20160
[07/15 18:53:22     61s] [NR-eGR] Track table information for default rule: 
[07/15 18:53:22     61s] [NR-eGR] MET1 has single uniform track structure
[07/15 18:53:22     61s] [NR-eGR] MET2 has single uniform track structure
[07/15 18:53:22     61s] [NR-eGR] MET3 has single uniform track structure
[07/15 18:53:22     61s] [NR-eGR] MET4 has single uniform track structure
[07/15 18:53:22     61s] [NR-eGR] METTP has single uniform track structure
[07/15 18:53:22     61s] [NR-eGR] METTPL has single uniform track structure
[07/15 18:53:22     61s] (I)      ================= Default via ==================
[07/15 18:53:22     61s] (I)      +---+--------------------+---------------------+
[07/15 18:53:22     61s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut     |
[07/15 18:53:22     61s] (I)      +---+--------------------+---------------------+
[07/15 18:53:22     61s] (I)      | 1 |    2  VIA1_Y_so    |   32  VIA1_CV1_hd   |
[07/15 18:53:22     61s] (I)      | 2 |   38  VIA2_so      |   61  VIA2_CV1_so   |
[07/15 18:53:22     61s] (I)      | 3 |   74  VIA3_so      |   93  VIA3_CH2_so   |
[07/15 18:53:22     61s] (I)      | 4 |  117  VIATPne_Y_so |  132  VIATP_CH2s_so |
[07/15 18:53:22     61s] (I)      | 5 |  145  VIATPL_so    |  150  VIATPL_CV_so  |
[07/15 18:53:22     61s] (I)      +---+--------------------+---------------------+
[07/15 18:53:22     61s] [NR-eGR] Read 10 PG shapes
[07/15 18:53:22     61s] [NR-eGR] Read 0 clock shapes
[07/15 18:53:22     61s] [NR-eGR] Read 0 other shapes
[07/15 18:53:22     61s] [NR-eGR] #Routing Blockages  : 0
[07/15 18:53:22     61s] [NR-eGR] #Instance Blockages : 0
[07/15 18:53:22     61s] [NR-eGR] #PG Blockages       : 10
[07/15 18:53:22     61s] [NR-eGR] #Halo Blockages     : 0
[07/15 18:53:22     61s] [NR-eGR] #Boundary Blockages : 0
[07/15 18:53:22     61s] [NR-eGR] #Clock Blockages    : 0
[07/15 18:53:22     61s] [NR-eGR] #Other Blockages    : 0
[07/15 18:53:22     61s] (I)      Design has 0 blackboxes considered as all layer blockages.
[07/15 18:53:22     61s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[07/15 18:53:22     61s] [NR-eGR] Read 1264 nets ( ignored 1251 )
[07/15 18:53:22     61s] [NR-eGR] Connected 0 must-join pins/ports
[07/15 18:53:22     61s] (I)      early_global_route_priority property id does not exist.
[07/15 18:53:22     61s] (I)      Read Num Blocks=250  Num Prerouted Wires=0  Num CS=0
[07/15 18:53:22     61s] (I)      Layer 1 (V) : #blockages 250 : #preroutes 0
[07/15 18:53:22     61s] (I)      Layer 2 (H) : #blockages 0 : #preroutes 0
[07/15 18:53:22     61s] (I)      Layer 3 (V) : #blockages 0 : #preroutes 0
[07/15 18:53:22     61s] (I)      Layer 4 (H) : #blockages 0 : #preroutes 0
[07/15 18:53:22     61s] (I)      Layer 5 (V) : #blockages 0 : #preroutes 0
[07/15 18:53:22     61s] (I)      Moved 2 terms for better access 
[07/15 18:53:22     61s] (I)      Number of ignored nets                =      0
[07/15 18:53:22     61s] (I)      Number of connected nets              =      0
[07/15 18:53:22     61s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[07/15 18:53:22     61s] (I)      Number of clock nets                  =     13.  Ignored: No
[07/15 18:53:22     61s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[07/15 18:53:22     61s] (I)      Number of special nets                =      0.  Ignored: Yes
[07/15 18:53:22     61s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[07/15 18:53:22     61s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[07/15 18:53:22     61s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[07/15 18:53:22     61s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[07/15 18:53:22     61s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[07/15 18:53:22     61s] [NR-eGR] There are 13 clock nets ( 0 with NDR ).
[07/15 18:53:22     61s] (I)      Ndr track 0 does not exist
[07/15 18:53:22     61s] (I)      ---------------------Grid Graph Info--------------------
[07/15 18:53:22     61s] (I)      Routing area        : (0, 0) - (445200, 241920)
[07/15 18:53:22     61s] (I)      Core area           : (20160, 20160) - (425040, 221760)
[07/15 18:53:22     61s] (I)      Site width          :   560  (dbu)
[07/15 18:53:22     61s] (I)      Row height          :  4480  (dbu)
[07/15 18:53:22     61s] (I)      GCell row height    :  4480  (dbu)
[07/15 18:53:22     61s] (I)      GCell width         :  4480  (dbu)
[07/15 18:53:22     61s] (I)      GCell height        :  4480  (dbu)
[07/15 18:53:22     61s] (I)      Grid                :    99    54     6
[07/15 18:53:22     61s] (I)      Layer numbers       :     1     2     3     4     5     6
[07/15 18:53:22     61s] (I)      Vertical capacity   :     0  4480     0  4480     0  4480
[07/15 18:53:22     61s] (I)      Horizontal capacity :     0     0  4480     0  4480     0
[07/15 18:53:22     61s] (I)      Default wire width  :   230   280   280   280   440  3000
[07/15 18:53:22     61s] (I)      Default wire space  :   230   280   280   280   460  2500
[07/15 18:53:22     61s] (I)      Default wire pitch  :   460   560   560   560   900  5500
[07/15 18:53:22     61s] (I)      Default pitch size  :   460   560   560   560  1120  5600
[07/15 18:53:22     61s] (I)      First track coord   :   280   280   280   280  1400  6160
[07/15 18:53:22     61s] (I)      Num tracks per GCell:  9.74  8.00  8.00  8.00  4.00  0.80
[07/15 18:53:22     61s] (I)      Total num of tracks :   432   795   432   795   215    79
[07/15 18:53:22     61s] (I)      Num of masks        :     1     1     1     1     1     1
[07/15 18:53:22     61s] (I)      Num of trim masks   :     0     0     0     0     0     0
[07/15 18:53:22     61s] (I)      --------------------------------------------------------
[07/15 18:53:22     61s] 
[07/15 18:53:22     61s] [NR-eGR] ============ Routing rule table ============
[07/15 18:53:22     61s] [NR-eGR] Rule id: 0  Nets: 13
[07/15 18:53:22     61s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[07/15 18:53:22     61s] (I)                    Layer    2    3    4     5     6 
[07/15 18:53:22     61s] (I)                    Pitch  560  560  560  1120  5600 
[07/15 18:53:22     61s] (I)             #Used tracks    1    1    1     1     1 
[07/15 18:53:22     61s] (I)       #Fully used tracks    1    1    1     1     1 
[07/15 18:53:22     61s] [NR-eGR] ========================================
[07/15 18:53:22     61s] [NR-eGR] 
[07/15 18:53:22     61s] (I)      =============== Blocked Tracks ===============
[07/15 18:53:22     61s] (I)      +-------+---------+----------+---------------+
[07/15 18:53:22     61s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[07/15 18:53:22     61s] (I)      +-------+---------+----------+---------------+
[07/15 18:53:22     61s] (I)      |     1 |       0 |        0 |         0.00% |
[07/15 18:53:22     61s] (I)      |     2 |   42930 |     6090 |        14.19% |
[07/15 18:53:22     61s] (I)      |     3 |   42768 |        0 |         0.00% |
[07/15 18:53:22     61s] (I)      |     4 |   42930 |        0 |         0.00% |
[07/15 18:53:22     61s] (I)      |     5 |   21285 |        0 |         0.00% |
[07/15 18:53:22     61s] (I)      |     6 |    4266 |        0 |         0.00% |
[07/15 18:53:22     61s] (I)      +-------+---------+----------+---------------+
[07/15 18:53:22     61s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2036.09 MB )
[07/15 18:53:22     61s] (I)      Reset routing kernel
[07/15 18:53:22     61s] (I)      Started Global Routing ( Curr Mem: 2036.09 MB )
[07/15 18:53:22     61s] (I)      totalPins=392  totalGlobalPin=392 (100.00%)
[07/15 18:53:22     61s] (I)      total 2D Cap : 79571 = (42768 H, 36803 V)
[07/15 18:53:22     61s] [NR-eGR] Layer group 1: route 13 net(s) in layer range [2, 3]
[07/15 18:53:22     61s] (I)      
[07/15 18:53:22     61s] (I)      ============  Phase 1a Route ============
[07/15 18:53:22     61s] (I)      Usage: 1115 = (549 H, 566 V) = (1.28% H, 1.54% V) = (2.460e+03um H, 2.536e+03um V)
[07/15 18:53:22     61s] (I)      
[07/15 18:53:22     61s] (I)      ============  Phase 1b Route ============
[07/15 18:53:22     61s] (I)      Usage: 1115 = (549 H, 566 V) = (1.28% H, 1.54% V) = (2.460e+03um H, 2.536e+03um V)
[07/15 18:53:22     61s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.995200e+03um
[07/15 18:53:22     61s] (I)      
[07/15 18:53:22     61s] (I)      ============  Phase 1c Route ============
[07/15 18:53:22     61s] (I)      Usage: 1115 = (549 H, 566 V) = (1.28% H, 1.54% V) = (2.460e+03um H, 2.536e+03um V)
[07/15 18:53:22     61s] (I)      
[07/15 18:53:22     61s] (I)      ============  Phase 1d Route ============
[07/15 18:53:22     61s] (I)      Usage: 1115 = (549 H, 566 V) = (1.28% H, 1.54% V) = (2.460e+03um H, 2.536e+03um V)
[07/15 18:53:22     61s] (I)      
[07/15 18:53:22     61s] (I)      ============  Phase 1e Route ============
[07/15 18:53:22     61s] (I)      Usage: 1115 = (549 H, 566 V) = (1.28% H, 1.54% V) = (2.460e+03um H, 2.536e+03um V)
[07/15 18:53:22     61s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.995200e+03um
[07/15 18:53:22     61s] (I)      
[07/15 18:53:22     61s] (I)      ============  Phase 1f Route ============
[07/15 18:53:22     61s] (I)      Usage: 1115 = (549 H, 566 V) = (1.28% H, 1.54% V) = (2.460e+03um H, 2.536e+03um V)
[07/15 18:53:22     61s] (I)      
[07/15 18:53:22     61s] (I)      ============  Phase 1g Route ============
[07/15 18:53:22     61s] (I)      Usage: 1109 = (542 H, 567 V) = (1.27% H, 1.54% V) = (2.428e+03um H, 2.540e+03um V)
[07/15 18:53:22     61s] (I)      #Nets         : 13
[07/15 18:53:22     61s] (I)      #Relaxed nets : 1
[07/15 18:53:22     61s] (I)      Wire length   : 964
[07/15 18:53:22     61s] [NR-eGR] Create a new net group with 1 nets and layer range [2, 5]
[07/15 18:53:22     61s] (I)      
[07/15 18:53:22     61s] (I)      ============  Phase 1h Route ============
[07/15 18:53:22     61s] (I)      Usage: 1109 = (543 H, 566 V) = (1.27% H, 1.54% V) = (2.433e+03um H, 2.536e+03um V)
[07/15 18:53:22     61s] (I)      total 2D Cap : 143823 = (64053 H, 79770 V)
[07/15 18:53:22     61s] [NR-eGR] Layer group 2: route 1 net(s) in layer range [2, 5]
[07/15 18:53:22     61s] (I)      
[07/15 18:53:22     61s] (I)      ============  Phase 1a Route ============
[07/15 18:53:22     61s] (I)      Usage: 1260 = (607 H, 653 V) = (0.95% H, 0.82% V) = (2.719e+03um H, 2.925e+03um V)
[07/15 18:53:22     61s] (I)      
[07/15 18:53:22     61s] (I)      ============  Phase 1b Route ============
[07/15 18:53:22     61s] (I)      Usage: 1260 = (607 H, 653 V) = (0.95% H, 0.82% V) = (2.719e+03um H, 2.925e+03um V)
[07/15 18:53:22     61s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 5.644800e+03um
[07/15 18:53:22     61s] (I)      
[07/15 18:53:22     61s] (I)      ============  Phase 1c Route ============
[07/15 18:53:22     61s] (I)      Usage: 1260 = (607 H, 653 V) = (0.95% H, 0.82% V) = (2.719e+03um H, 2.925e+03um V)
[07/15 18:53:22     61s] (I)      
[07/15 18:53:22     61s] (I)      ============  Phase 1d Route ============
[07/15 18:53:22     61s] (I)      Usage: 1260 = (607 H, 653 V) = (0.95% H, 0.82% V) = (2.719e+03um H, 2.925e+03um V)
[07/15 18:53:22     61s] (I)      
[07/15 18:53:22     61s] (I)      ============  Phase 1e Route ============
[07/15 18:53:22     61s] (I)      Usage: 1260 = (607 H, 653 V) = (0.95% H, 0.82% V) = (2.719e+03um H, 2.925e+03um V)
[07/15 18:53:22     61s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 5.644800e+03um
[07/15 18:53:22     61s] (I)      
[07/15 18:53:22     61s] (I)      ============  Phase 1f Route ============
[07/15 18:53:22     61s] (I)      Usage: 1260 = (607 H, 653 V) = (0.95% H, 0.82% V) = (2.719e+03um H, 2.925e+03um V)
[07/15 18:53:22     61s] (I)      
[07/15 18:53:22     61s] (I)      ============  Phase 1g Route ============
[07/15 18:53:22     61s] (I)      Usage: 1260 = (607 H, 653 V) = (0.95% H, 0.82% V) = (2.719e+03um H, 2.925e+03um V)
[07/15 18:53:22     61s] (I)      #Nets         : 1
[07/15 18:53:22     61s] (I)      #Relaxed nets : 0
[07/15 18:53:22     61s] (I)      Wire length   : 151
[07/15 18:53:22     61s] (I)      
[07/15 18:53:22     61s] (I)      ============  Phase 1h Route ============
[07/15 18:53:22     61s] (I)      Usage: 1260 = (607 H, 653 V) = (0.95% H, 0.82% V) = (2.719e+03um H, 2.925e+03um V)
[07/15 18:53:22     61s] (I)      
[07/15 18:53:22     61s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[07/15 18:53:22     61s] [NR-eGR]                        OverCon            
[07/15 18:53:22     61s] [NR-eGR]                         #Gcell     %Gcell
[07/15 18:53:22     61s] [NR-eGR]        Layer             (1-0)    OverCon
[07/15 18:53:22     61s] [NR-eGR] ----------------------------------------------
[07/15 18:53:22     61s] [NR-eGR]    MET1 ( 1)         0( 0.00%)   ( 0.00%) 
[07/15 18:53:22     61s] [NR-eGR]    MET2 ( 2)         0( 0.00%)   ( 0.00%) 
[07/15 18:53:22     61s] [NR-eGR]    MET3 ( 3)         0( 0.00%)   ( 0.00%) 
[07/15 18:53:22     61s] [NR-eGR]    MET4 ( 4)         0( 0.00%)   ( 0.00%) 
[07/15 18:53:22     61s] [NR-eGR]   METTP ( 5)         0( 0.00%)   ( 0.00%) 
[07/15 18:53:22     61s] [NR-eGR]  METTPL ( 6)         0( 0.00%)   ( 0.00%) 
[07/15 18:53:22     61s] [NR-eGR] ----------------------------------------------
[07/15 18:53:22     61s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[07/15 18:53:22     61s] [NR-eGR] 
[07/15 18:53:22     61s] (I)      Finished Global Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2044.09 MB )
[07/15 18:53:22     61s] (I)      total 2D Cap : 148089 = (64053 H, 84036 V)
[07/15 18:53:22     61s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[07/15 18:53:22     61s] (I)      ============= Track Assignment ============
[07/15 18:53:22     61s] (I)      Started Track Assignment (1T) ( Curr Mem: 2044.09 MB )
[07/15 18:53:22     61s] (I)      Initialize Track Assignment ( max pin layer : 6 )
[07/15 18:53:22     61s] (I)      Run Multi-thread track assignment
[07/15 18:53:22     61s] (I)      Finished Track Assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2044.09 MB )
[07/15 18:53:22     61s] (I)      Started Export ( Curr Mem: 2044.09 MB )
[07/15 18:53:22     61s] [NR-eGR]                 Length (um)   Vias 
[07/15 18:53:22     61s] [NR-eGR] -----------------------------------
[07/15 18:53:22     61s] [NR-eGR]  MET1    (1H)             0   4806 
[07/15 18:53:22     61s] [NR-eGR]  MET2    (2V)         23629   6489 
[07/15 18:53:22     61s] [NR-eGR]  MET3    (3H)         27478    318 
[07/15 18:53:22     61s] [NR-eGR]  MET4    (4V)          2168      0 
[07/15 18:53:22     61s] [NR-eGR]  METTP   (5H)             0      0 
[07/15 18:53:22     61s] [NR-eGR]  METTPL  (6V)             0      0 
[07/15 18:53:22     61s] [NR-eGR] -----------------------------------
[07/15 18:53:22     61s] [NR-eGR]          Total        53275  11613 
[07/15 18:53:22     61s] [NR-eGR] --------------------------------------------------------------------------
[07/15 18:53:22     61s] [NR-eGR] Total half perimeter of net bounding box: 43815um
[07/15 18:53:22     61s] [NR-eGR] Total length: 53275um, number of vias: 11613
[07/15 18:53:22     61s] [NR-eGR] --------------------------------------------------------------------------
[07/15 18:53:22     61s] [NR-eGR] Total eGR-routed clock nets wire length: 5124um, number of vias: 815
[07/15 18:53:22     61s] [NR-eGR] --------------------------------------------------------------------------
[07/15 18:53:22     61s] [NR-eGR] Report for selected net(s) only.
[07/15 18:53:22     61s] [NR-eGR]                 Length (um)  Vias 
[07/15 18:53:22     61s] [NR-eGR] ----------------------------------
[07/15 18:53:22     61s] [NR-eGR]  MET1    (1H)             0   390 
[07/15 18:53:22     61s] [NR-eGR]  MET2    (2V)          2547   421 
[07/15 18:53:22     61s] [NR-eGR]  MET3    (3H)          2532     4 
[07/15 18:53:22     61s] [NR-eGR]  MET4    (4V)            45     0 
[07/15 18:53:22     61s] [NR-eGR]  METTP   (5H)             0     0 
[07/15 18:53:22     61s] [NR-eGR]  METTPL  (6V)             0     0 
[07/15 18:53:22     61s] [NR-eGR] ----------------------------------
[07/15 18:53:22     61s] [NR-eGR]          Total         5124   815 
[07/15 18:53:22     61s] [NR-eGR] --------------------------------------------------------------------------
[07/15 18:53:22     61s] [NR-eGR] Total half perimeter of net bounding box: 2908um
[07/15 18:53:22     61s] [NR-eGR] Total length: 5124um, number of vias: 815
[07/15 18:53:22     61s] [NR-eGR] --------------------------------------------------------------------------
[07/15 18:53:22     61s] [NR-eGR] Total routed clock nets wire length: 5124um, number of vias: 815
[07/15 18:53:22     61s] [NR-eGR] --------------------------------------------------------------------------
[07/15 18:53:22     61s] (I)      Finished Export ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2044.09 MB )
[07/15 18:53:22     61s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.03 sec, Real: 0.04 sec, Curr Mem: 2044.09 MB )
[07/15 18:53:22     61s] (I)      ====================================== Runtime Summary ======================================
[07/15 18:53:22     61s] (I)       Step                                          %       Start      Finish      Real       CPU 
[07/15 18:53:22     61s] (I)      ---------------------------------------------------------------------------------------------
[07/15 18:53:22     61s] (I)       Early Global Route kernel               100.00%  336.07 sec  336.11 sec  0.04 sec  0.03 sec 
[07/15 18:53:22     61s] (I)       +-Import and model                       23.63%  336.09 sec  336.10 sec  0.01 sec  0.01 sec 
[07/15 18:53:22     61s] (I)       | +-Create place DB                       5.54%  336.09 sec  336.09 sec  0.00 sec  0.01 sec 
[07/15 18:53:22     61s] (I)       | | +-Import place data                   5.27%  336.09 sec  336.09 sec  0.00 sec  0.01 sec 
[07/15 18:53:22     61s] (I)       | | | +-Read instances and placement      1.52%  336.09 sec  336.09 sec  0.00 sec  0.00 sec 
[07/15 18:53:22     61s] (I)       | | | +-Read nets                         3.23%  336.09 sec  336.09 sec  0.00 sec  0.01 sec 
[07/15 18:53:22     61s] (I)       | +-Create route DB                      13.63%  336.09 sec  336.09 sec  0.01 sec  0.00 sec 
[07/15 18:53:22     61s] (I)       | | +-Import route data (1T)             11.36%  336.09 sec  336.09 sec  0.00 sec  0.00 sec 
[07/15 18:53:22     61s] (I)       | | | +-Read blockages ( Layer 2-6 )      2.87%  336.09 sec  336.09 sec  0.00 sec  0.00 sec 
[07/15 18:53:22     61s] (I)       | | | | +-Read routing blockages          0.01%  336.09 sec  336.09 sec  0.00 sec  0.00 sec 
[07/15 18:53:22     61s] (I)       | | | | +-Read instance blockages         0.41%  336.09 sec  336.09 sec  0.00 sec  0.00 sec 
[07/15 18:53:22     61s] (I)       | | | | +-Read PG blockages               0.14%  336.09 sec  336.09 sec  0.00 sec  0.00 sec 
[07/15 18:53:22     61s] (I)       | | | | +-Read clock blockages            0.04%  336.09 sec  336.09 sec  0.00 sec  0.00 sec 
[07/15 18:53:22     61s] (I)       | | | | +-Read other blockages            0.05%  336.09 sec  336.09 sec  0.00 sec  0.00 sec 
[07/15 18:53:22     61s] (I)       | | | | +-Read halo blockages             0.02%  336.09 sec  336.09 sec  0.00 sec  0.00 sec 
[07/15 18:53:22     61s] (I)       | | | | +-Read boundary cut boxes         0.01%  336.09 sec  336.09 sec  0.00 sec  0.00 sec 
[07/15 18:53:22     61s] (I)       | | | +-Read blackboxes                   0.03%  336.09 sec  336.09 sec  0.00 sec  0.00 sec 
[07/15 18:53:22     61s] (I)       | | | +-Read prerouted                    0.67%  336.09 sec  336.09 sec  0.00 sec  0.00 sec 
[07/15 18:53:22     61s] (I)       | | | +-Read unlegalized nets             0.12%  336.09 sec  336.09 sec  0.00 sec  0.00 sec 
[07/15 18:53:22     61s] (I)       | | | +-Read nets                         0.11%  336.09 sec  336.09 sec  0.00 sec  0.00 sec 
[07/15 18:53:22     61s] (I)       | | | +-Set up via pillars                0.01%  336.09 sec  336.09 sec  0.00 sec  0.00 sec 
[07/15 18:53:22     61s] (I)       | | | +-Initialize 3D grid graph          0.20%  336.09 sec  336.09 sec  0.00 sec  0.00 sec 
[07/15 18:53:22     61s] (I)       | | | +-Model blockage capacity           2.68%  336.09 sec  336.09 sec  0.00 sec  0.00 sec 
[07/15 18:53:22     61s] (I)       | | | | +-Initialize 3D capacity          2.16%  336.09 sec  336.09 sec  0.00 sec  0.00 sec 
[07/15 18:53:22     61s] (I)       | | | +-Move terms for access (1T)        0.21%  336.09 sec  336.09 sec  0.00 sec  0.00 sec 
[07/15 18:53:22     61s] (I)       | +-Read aux data                         0.01%  336.09 sec  336.09 sec  0.00 sec  0.00 sec 
[07/15 18:53:22     61s] (I)       | +-Others data preparation               0.08%  336.09 sec  336.09 sec  0.00 sec  0.00 sec 
[07/15 18:53:22     61s] (I)       | +-Create route kernel                   3.03%  336.09 sec  336.10 sec  0.00 sec  0.00 sec 
[07/15 18:53:22     61s] (I)       +-Global Routing                         23.80%  336.10 sec  336.11 sec  0.01 sec  0.01 sec 
[07/15 18:53:22     61s] (I)       | +-Initialization                        0.11%  336.10 sec  336.10 sec  0.00 sec  0.00 sec 
[07/15 18:53:22     61s] (I)       | +-Net group 1                          13.86%  336.10 sec  336.10 sec  0.01 sec  0.01 sec 
[07/15 18:53:22     61s] (I)       | | +-Generate topology                   3.38%  336.10 sec  336.10 sec  0.00 sec  0.00 sec 
[07/15 18:53:22     61s] (I)       | | +-Phase 1a                            1.34%  336.10 sec  336.10 sec  0.00 sec  0.00 sec 
[07/15 18:53:22     61s] (I)       | | | +-Pattern routing (1T)              0.86%  336.10 sec  336.10 sec  0.00 sec  0.00 sec 
[07/15 18:53:22     61s] (I)       | | +-Phase 1b                            0.23%  336.10 sec  336.10 sec  0.00 sec  0.00 sec 
[07/15 18:53:22     61s] (I)       | | +-Phase 1c                            0.03%  336.10 sec  336.10 sec  0.00 sec  0.00 sec 
[07/15 18:53:22     61s] (I)       | | +-Phase 1d                            0.03%  336.10 sec  336.10 sec  0.00 sec  0.00 sec 
[07/15 18:53:22     61s] (I)       | | +-Phase 1e                            0.63%  336.10 sec  336.10 sec  0.00 sec  0.00 sec 
[07/15 18:53:22     61s] (I)       | | | +-Route legalization                0.27%  336.10 sec  336.10 sec  0.00 sec  0.00 sec 
[07/15 18:53:22     61s] (I)       | | | | +-Legalize Blockage Violations    0.03%  336.10 sec  336.10 sec  0.00 sec  0.00 sec 
[07/15 18:53:22     61s] (I)       | | +-Phase 1f                            0.03%  336.10 sec  336.10 sec  0.00 sec  0.00 sec 
[07/15 18:53:22     61s] (I)       | | +-Phase 1g                            1.90%  336.10 sec  336.10 sec  0.00 sec  0.00 sec 
[07/15 18:53:22     61s] (I)       | | | +-Post Routing                      1.60%  336.10 sec  336.10 sec  0.00 sec  0.00 sec 
[07/15 18:53:22     61s] (I)       | | +-Phase 1h                            1.10%  336.10 sec  336.10 sec  0.00 sec  0.01 sec 
[07/15 18:53:22     61s] (I)       | | | +-Post Routing                      0.81%  336.10 sec  336.10 sec  0.00 sec  0.00 sec 
[07/15 18:53:22     61s] (I)       | | +-Layer assignment (1T)               1.59%  336.10 sec  336.10 sec  0.00 sec  0.00 sec 
[07/15 18:53:22     61s] (I)       | +-Net group 2                           7.93%  336.10 sec  336.10 sec  0.00 sec  0.00 sec 
[07/15 18:53:22     61s] (I)       | | +-Generate topology                   0.89%  336.10 sec  336.10 sec  0.00 sec  0.00 sec 
[07/15 18:53:22     61s] (I)       | | +-Phase 1a                            1.10%  336.10 sec  336.10 sec  0.00 sec  0.00 sec 
[07/15 18:53:22     61s] (I)       | | | +-Pattern routing (1T)              0.78%  336.10 sec  336.10 sec  0.00 sec  0.00 sec 
[07/15 18:53:22     61s] (I)       | | +-Phase 1b                            0.11%  336.10 sec  336.10 sec  0.00 sec  0.00 sec 
[07/15 18:53:22     61s] (I)       | | +-Phase 1c                            0.03%  336.10 sec  336.10 sec  0.00 sec  0.00 sec 
[07/15 18:53:22     61s] (I)       | | +-Phase 1d                            0.03%  336.10 sec  336.10 sec  0.00 sec  0.00 sec 
[07/15 18:53:22     61s] (I)       | | +-Phase 1e                            0.33%  336.10 sec  336.10 sec  0.00 sec  0.00 sec 
[07/15 18:53:22     61s] (I)       | | | +-Route legalization                0.01%  336.10 sec  336.10 sec  0.00 sec  0.00 sec 
[07/15 18:53:22     61s] (I)       | | +-Phase 1f                            0.04%  336.10 sec  336.10 sec  0.00 sec  0.00 sec 
[07/15 18:53:22     61s] (I)       | | +-Phase 1g                            0.49%  336.10 sec  336.10 sec  0.00 sec  0.00 sec 
[07/15 18:53:22     61s] (I)       | | | +-Post Routing                      0.21%  336.10 sec  336.10 sec  0.00 sec  0.00 sec 
[07/15 18:53:22     61s] (I)       | | +-Phase 1h                            0.46%  336.10 sec  336.10 sec  0.00 sec  0.00 sec 
[07/15 18:53:22     61s] (I)       | | | +-Post Routing                      0.19%  336.10 sec  336.10 sec  0.00 sec  0.00 sec 
[07/15 18:53:22     61s] (I)       | | +-Layer assignment (1T)               0.45%  336.10 sec  336.10 sec  0.00 sec  0.00 sec 
[07/15 18:53:22     61s] (I)       +-Export 3D cong map                      1.24%  336.11 sec  336.11 sec  0.00 sec  0.00 sec 
[07/15 18:53:22     61s] (I)       | +-Export 2D cong map                    0.21%  336.11 sec  336.11 sec  0.00 sec  0.00 sec 
[07/15 18:53:22     61s] (I)       +-Extract Global 3D Wires                 0.03%  336.11 sec  336.11 sec  0.00 sec  0.00 sec 
[07/15 18:53:22     61s] (I)       +-Track Assignment (1T)                   5.04%  336.11 sec  336.11 sec  0.00 sec  0.00 sec 
[07/15 18:53:22     61s] (I)       | +-Initialization                        0.04%  336.11 sec  336.11 sec  0.00 sec  0.00 sec 
[07/15 18:53:22     61s] (I)       | +-Track Assignment Kernel               4.17%  336.11 sec  336.11 sec  0.00 sec  0.00 sec 
[07/15 18:53:22     61s] (I)       | +-Free Memory                           0.02%  336.11 sec  336.11 sec  0.00 sec  0.00 sec 
[07/15 18:53:22     61s] (I)       +-Export                                 11.11%  336.11 sec  336.11 sec  0.00 sec  0.00 sec 
[07/15 18:53:22     61s] (I)       | +-Export DB wires                       0.92%  336.11 sec  336.11 sec  0.00 sec  0.00 sec 
[07/15 18:53:22     61s] (I)       | | +-Export all nets                     0.36%  336.11 sec  336.11 sec  0.00 sec  0.00 sec 
[07/15 18:53:22     61s] (I)       | | +-Set wire vias                       0.08%  336.11 sec  336.11 sec  0.00 sec  0.00 sec 
[07/15 18:53:22     61s] (I)       | +-Report wirelength                     6.02%  336.11 sec  336.11 sec  0.00 sec  0.00 sec 
[07/15 18:53:22     61s] (I)       | +-Update net boxes                      3.13%  336.11 sec  336.11 sec  0.00 sec  0.00 sec 
[07/15 18:53:22     61s] (I)       | +-Update timing                         0.01%  336.11 sec  336.11 sec  0.00 sec  0.00 sec 
[07/15 18:53:22     61s] (I)       +-Postprocess design                      0.54%  336.11 sec  336.11 sec  0.00 sec  0.00 sec 
[07/15 18:53:22     61s] (I)      ==================== Summary by functions =====================
[07/15 18:53:22     61s] (I)       Lv  Step                                %      Real       CPU 
[07/15 18:53:22     61s] (I)      ---------------------------------------------------------------
[07/15 18:53:22     61s] (I)        0  Early Global Route kernel     100.00%  0.04 sec  0.03 sec 
[07/15 18:53:22     61s] (I)        1  Global Routing                 23.80%  0.01 sec  0.01 sec 
[07/15 18:53:22     61s] (I)        1  Import and model               23.63%  0.01 sec  0.01 sec 
[07/15 18:53:22     61s] (I)        1  Export                         11.11%  0.00 sec  0.00 sec 
[07/15 18:53:22     61s] (I)        1  Track Assignment (1T)           5.04%  0.00 sec  0.00 sec 
[07/15 18:53:22     61s] (I)        1  Export 3D cong map              1.24%  0.00 sec  0.00 sec 
[07/15 18:53:22     61s] (I)        1  Postprocess design              0.54%  0.00 sec  0.00 sec 
[07/15 18:53:22     61s] (I)        1  Extract Global 3D Wires         0.03%  0.00 sec  0.00 sec 
[07/15 18:53:22     61s] (I)        2  Net group 1                    13.86%  0.01 sec  0.01 sec 
[07/15 18:53:22     61s] (I)        2  Create route DB                13.63%  0.01 sec  0.00 sec 
[07/15 18:53:22     61s] (I)        2  Net group 2                     7.93%  0.00 sec  0.00 sec 
[07/15 18:53:22     61s] (I)        2  Report wirelength               6.02%  0.00 sec  0.00 sec 
[07/15 18:53:22     61s] (I)        2  Create place DB                 5.54%  0.00 sec  0.01 sec 
[07/15 18:53:22     61s] (I)        2  Track Assignment Kernel         4.17%  0.00 sec  0.00 sec 
[07/15 18:53:22     61s] (I)        2  Update net boxes                3.13%  0.00 sec  0.00 sec 
[07/15 18:53:22     61s] (I)        2  Create route kernel             3.03%  0.00 sec  0.00 sec 
[07/15 18:53:22     61s] (I)        2  Export DB wires                 0.92%  0.00 sec  0.00 sec 
[07/15 18:53:22     61s] (I)        2  Export 2D cong map              0.21%  0.00 sec  0.00 sec 
[07/15 18:53:22     61s] (I)        2  Initialization                  0.15%  0.00 sec  0.00 sec 
[07/15 18:53:22     61s] (I)        2  Others data preparation         0.08%  0.00 sec  0.00 sec 
[07/15 18:53:22     61s] (I)        2  Free Memory                     0.02%  0.00 sec  0.00 sec 
[07/15 18:53:22     61s] (I)        2  Update timing                   0.01%  0.00 sec  0.00 sec 
[07/15 18:53:22     61s] (I)        2  Read aux data                   0.01%  0.00 sec  0.00 sec 
[07/15 18:53:22     61s] (I)        3  Import route data (1T)         11.36%  0.00 sec  0.00 sec 
[07/15 18:53:22     61s] (I)        3  Import place data               5.27%  0.00 sec  0.01 sec 
[07/15 18:53:22     61s] (I)        3  Generate topology               4.27%  0.00 sec  0.00 sec 
[07/15 18:53:22     61s] (I)        3  Phase 1a                        2.45%  0.00 sec  0.00 sec 
[07/15 18:53:22     61s] (I)        3  Phase 1g                        2.39%  0.00 sec  0.00 sec 
[07/15 18:53:22     61s] (I)        3  Layer assignment (1T)           2.04%  0.00 sec  0.00 sec 
[07/15 18:53:22     61s] (I)        3  Phase 1h                        1.56%  0.00 sec  0.01 sec 
[07/15 18:53:22     61s] (I)        3  Phase 1e                        0.96%  0.00 sec  0.00 sec 
[07/15 18:53:22     61s] (I)        3  Export all nets                 0.36%  0.00 sec  0.00 sec 
[07/15 18:53:22     61s] (I)        3  Phase 1b                        0.34%  0.00 sec  0.00 sec 
[07/15 18:53:22     61s] (I)        3  Set wire vias                   0.08%  0.00 sec  0.00 sec 
[07/15 18:53:22     61s] (I)        3  Phase 1f                        0.07%  0.00 sec  0.00 sec 
[07/15 18:53:22     61s] (I)        3  Phase 1c                        0.07%  0.00 sec  0.00 sec 
[07/15 18:53:22     61s] (I)        3  Phase 1d                        0.06%  0.00 sec  0.00 sec 
[07/15 18:53:22     61s] (I)        4  Read nets                       3.33%  0.00 sec  0.01 sec 
[07/15 18:53:22     61s] (I)        4  Read blockages ( Layer 2-6 )    2.87%  0.00 sec  0.00 sec 
[07/15 18:53:22     61s] (I)        4  Post Routing                    2.81%  0.00 sec  0.00 sec 
[07/15 18:53:22     61s] (I)        4  Model blockage capacity         2.68%  0.00 sec  0.00 sec 
[07/15 18:53:22     61s] (I)        4  Pattern routing (1T)            1.64%  0.00 sec  0.00 sec 
[07/15 18:53:22     61s] (I)        4  Read instances and placement    1.52%  0.00 sec  0.00 sec 
[07/15 18:53:22     61s] (I)        4  Read prerouted                  0.67%  0.00 sec  0.00 sec 
[07/15 18:53:22     61s] (I)        4  Route legalization              0.27%  0.00 sec  0.00 sec 
[07/15 18:53:22     61s] (I)        4  Move terms for access (1T)      0.21%  0.00 sec  0.00 sec 
[07/15 18:53:22     61s] (I)        4  Initialize 3D grid graph        0.20%  0.00 sec  0.00 sec 
[07/15 18:53:22     61s] (I)        4  Read unlegalized nets           0.12%  0.00 sec  0.00 sec 
[07/15 18:53:22     61s] (I)        4  Read blackboxes                 0.03%  0.00 sec  0.00 sec 
[07/15 18:53:22     61s] (I)        4  Set up via pillars              0.01%  0.00 sec  0.00 sec 
[07/15 18:53:22     61s] (I)        5  Initialize 3D capacity          2.16%  0.00 sec  0.00 sec 
[07/15 18:53:22     61s] (I)        5  Read instance blockages         0.41%  0.00 sec  0.00 sec 
[07/15 18:53:22     61s] (I)        5  Read PG blockages               0.14%  0.00 sec  0.00 sec 
[07/15 18:53:22     61s] (I)        5  Read other blockages            0.05%  0.00 sec  0.00 sec 
[07/15 18:53:22     61s] (I)        5  Read clock blockages            0.04%  0.00 sec  0.00 sec 
[07/15 18:53:22     61s] (I)        5  Legalize Blockage Violations    0.03%  0.00 sec  0.00 sec 
[07/15 18:53:22     61s] (I)        5  Read halo blockages             0.02%  0.00 sec  0.00 sec 
[07/15 18:53:22     61s] (I)        5  Read routing blockages          0.01%  0.00 sec  0.00 sec 
[07/15 18:53:22     61s] (I)        5  Read boundary cut boxes         0.01%  0.00 sec  0.00 sec 
[07/15 18:53:22     61s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[07/15 18:53:22     61s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[07/15 18:53:22     61s]       Early Global Route - eGR->Nr High Frequency step done. (took cpu=0:00:00.1 real=0:00:00.1)
[07/15 18:53:22     61s]     Routing using eGR in eGR->NR Step done.
[07/15 18:53:22     61s]     Routing using NR in eGR->NR Step...
[07/15 18:53:22     61s] 
[07/15 18:53:22     61s] CCOPT: Preparing to route 13 clock nets with NanoRoute.
[07/15 18:53:22     61s]   All net are default rule.
[07/15 18:53:22     61s]   Preferred NanoRoute mode settings: Current
[07/15 18:53:22     61s] -droutePostRouteSpreadWire auto
[07/15 18:53:22     61s] -droutePostRouteWidenWireRule ""
[07/15 18:53:22     61s] **WARN: (IMPTCM-77):	Option "-grouteExpUseNanoRoute2" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[07/15 18:53:22     61s] **WARN: (EMS-27):	Message (IMPTCM-77) has exceeded the current message display limit of 1.
[07/15 18:53:22     61s] To increase the message display limit, refer to the product command reference manual.
[07/15 18:53:22     61s]       Clock detailed routing...
[07/15 18:53:22     61s]         NanoRoute...
[07/15 18:53:22     61s] % Begin globalDetailRoute (date=07/15 18:53:22, mem=1546.8M)
[07/15 18:53:22     61s] 
[07/15 18:53:22     61s] globalDetailRoute
[07/15 18:53:22     61s] 
[07/15 18:53:22     61s] #Start globalDetailRoute on Mon Jul 15 18:53:22 2024
[07/15 18:53:22     61s] #
[07/15 18:53:22     61s] ### Time Record (globalDetailRoute) is installed.
[07/15 18:53:22     61s] ### Time Record (Pre Callback) is installed.
[07/15 18:53:22     61s] ### Time Record (Pre Callback) is uninstalled.
[07/15 18:53:22     61s] ### Time Record (DB Import) is installed.
[07/15 18:53:22     61s] ### Time Record (Timing Data Generation) is installed.
[07/15 18:53:22     61s] ### Time Record (Timing Data Generation) is uninstalled.
[07/15 18:53:22     61s] ### Net info: total nets: 1291
[07/15 18:53:22     61s] ### Net info: dirty nets: 0
[07/15 18:53:22     61s] ### Net info: marked as disconnected nets: 0
[07/15 18:53:22     61s] #num needed restored net=0
[07/15 18:53:22     61s] #need_extraction net=0 (total=1291)
[07/15 18:53:22     61s] ### Net info: fully routed nets: 13
[07/15 18:53:22     61s] ### Net info: trivial (< 2 pins) nets: 27
[07/15 18:53:22     61s] ### Net info: unrouted nets: 1251
[07/15 18:53:22     61s] ### Net info: re-extraction nets: 0
[07/15 18:53:22     61s] ### Net info: selected nets: 13
[07/15 18:53:22     61s] ### Net info: ignored nets: 0
[07/15 18:53:22     61s] ### Net info: skip routing nets: 0
[07/15 18:53:22     61s] ### import design signature (4): route=1457522637 fixed_route=1105640113 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1750830940 dirty_area=0 del_dirty_area=0 cell=788627055 placement=1044815906 pin_access=1 inst_pattern=1 via=1588046920 routing_via=1
[07/15 18:53:22     61s] ### Time Record (DB Import) is uninstalled.
[07/15 18:53:22     61s] #NanoRoute Version 21.18-s099_1 NR230707-1955/21_18-UB
[07/15 18:53:22     61s] #
[07/15 18:53:22     61s] #Wire/Via statistics before line assignment ...
[07/15 18:53:22     61s] #Total wire length = 5124 um.
[07/15 18:53:22     61s] #Total half perimeter of net bounding box = 2935 um.
[07/15 18:53:22     61s] #Total wire length on LAYER MET1 = 0 um.
[07/15 18:53:22     61s] #Total wire length on LAYER MET2 = 2547 um.
[07/15 18:53:22     61s] #Total wire length on LAYER MET3 = 2532 um.
[07/15 18:53:22     61s] #Total wire length on LAYER MET4 = 45 um.
[07/15 18:53:22     61s] #Total wire length on LAYER METTP = 0 um.
[07/15 18:53:22     61s] #Total wire length on LAYER METTPL = 0 um.
[07/15 18:53:22     61s] #Total number of vias = 815
[07/15 18:53:22     61s] #Up-Via Summary (total 815):
[07/15 18:53:22     61s] #           
[07/15 18:53:22     61s] #-----------------------
[07/15 18:53:22     61s] # MET1              390
[07/15 18:53:22     61s] # MET2              421
[07/15 18:53:22     61s] # MET3                4
[07/15 18:53:22     61s] #-----------------------
[07/15 18:53:22     61s] #                   815 
[07/15 18:53:22     61s] #
[07/15 18:53:22     61s] ### Time Record (Data Preparation) is installed.
[07/15 18:53:22     61s] #Start routing data preparation on Mon Jul 15 18:53:22 2024
[07/15 18:53:22     61s] #
[07/15 18:53:22     61s] #VS-NDR VOLTAGE_SPACING_0 is found to be trivial
[07/15 18:53:23     61s] #Minimum voltage of a net in the design = 0.000.
[07/15 18:53:23     61s] #Maximum voltage of a net in the design = 3.600.
[07/15 18:53:23     61s] #Voltage range [0.000 - 3.600] has 1289 nets.
[07/15 18:53:23     61s] #Voltage range [0.000 - 0.000] has 1 net.
[07/15 18:53:23     61s] #Voltage range [3.000 - 3.600] has 1 net.
[07/15 18:53:23     61s] #Build and mark too close pins for the same net.
[07/15 18:53:23     61s] ### Time Record (Cell Pin Access) is installed.
[07/15 18:53:23     61s] #Initial pin access analysis.
[07/15 18:53:24     62s] #Detail pin access analysis.
[07/15 18:53:24     62s] ### Time Record (Cell Pin Access) is uninstalled.
[07/15 18:53:24     62s] # MET1         H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.4850
[07/15 18:53:24     62s] # MET2         V   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
[07/15 18:53:24     62s] # MET3         H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
[07/15 18:53:24     62s] # MET4         V   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
[07/15 18:53:24     62s] # METTP        H   Track-Pitch = 1.1200    Line-2-Via Pitch = 0.9500
[07/15 18:53:24     62s] # METTPL       V   Track-Pitch = 5.6000    Line-2-Via Pitch = 5.5000
[07/15 18:53:24     62s] #Bottom routing layer index=1(MET1), bottom routing layer for shielding=1(MET1), bottom shield layer=1(MET1)
[07/15 18:53:24     62s] #shield_bottom_stripe_layer=1(MET1), shield_top_stripe_layer=6(METTPL)
[07/15 18:53:24     62s] #pin_access_rlayer=2(MET2)
[07/15 18:53:24     62s] #shield_top_dpt_rlayer=-1 top_rlayer=6 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
[07/15 18:53:24     62s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[07/15 18:53:24     62s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1556.73 (MB), peak = 1653.30 (MB)
[07/15 18:53:24     62s] #Regenerating Ggrids automatically.
[07/15 18:53:24     62s] #Auto generating G-grids with size=15 tracks, using layer MET3's pitch = 0.5600.
[07/15 18:53:24     62s] #Using automatically generated G-grids.
[07/15 18:53:26     64s] #Done routing data preparation.
[07/15 18:53:26     64s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1562.71 (MB), peak = 1653.30 (MB)
[07/15 18:53:26     64s] ### Time Record (Data Preparation) is uninstalled.
[07/15 18:53:26     64s] #Minimum voltage of a net in the design = 0.000.
[07/15 18:53:26     64s] #Maximum voltage of a net in the design = 3.600.
[07/15 18:53:26     64s] #Voltage range [0.000 - 3.600] has 1289 nets.
[07/15 18:53:26     64s] #Voltage range [0.000 - 0.000] has 1 net.
[07/15 18:53:26     64s] #Voltage range [3.000 - 3.600] has 1 net.
[07/15 18:53:26     64s] 
[07/15 18:53:26     64s] Trim Metal Layers:
[07/15 18:53:26     64s] LayerId::1 widthSet size::4
[07/15 18:53:26     64s] LayerId::2 widthSet size::4
[07/15 18:53:26     64s] LayerId::3 widthSet size::4
[07/15 18:53:26     64s] LayerId::4 widthSet size::4
[07/15 18:53:26     64s] LayerId::5 widthSet size::4
[07/15 18:53:26     64s] LayerId::6 widthSet size::2
[07/15 18:53:26     64s] Updating RC grid for preRoute extraction ...
[07/15 18:53:26     64s] eee: pegSigSF::1.070000
[07/15 18:53:26     64s] Initializing multi-corner capacitance tables ... 
[07/15 18:53:26     64s] Initializing multi-corner resistance tables ...
[07/15 18:53:26     64s] eee: l::1 avDens::0.108776 usedTrk::522.126518 availTrk::4800.000000 sigTrk::522.126518
[07/15 18:53:26     64s] eee: l::2 avDens::0.022942 usedTrk::55.061763 availTrk::2400.000000 sigTrk::55.061763
[07/15 18:53:26     64s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 18:53:26     64s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 18:53:26     64s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 18:53:26     64s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 18:53:26     64s] {RT max_rc 0 4 4 0}
[07/15 18:53:26     64s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.817200 pMod=83 wcR=0.444400 newSi=0.001600 wHLS=1.111000 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[07/15 18:53:26     64s] ### Successfully loaded pre-route RC model
[07/15 18:53:26     64s] ### Time Record (Line Assignment) is installed.
[07/15 18:53:26     64s] #
[07/15 18:53:26     64s] #Distribution of nets:
[07/15 18:53:26     64s] #  
[07/15 18:53:26     64s] # #pin range           #net       %
[07/15 18:53:26     64s] #------------------------------------
[07/15 18:53:26     64s] #          2             611 ( 47.3%)
[07/15 18:53:26     64s] #          3             446 ( 34.5%)
[07/15 18:53:26     64s] #          4              64 (  5.0%)
[07/15 18:53:26     64s] #          5              46 (  3.6%)
[07/15 18:53:26     64s] #          6              20 (  1.5%)
[07/15 18:53:26     64s] #          7              36 (  2.8%)
[07/15 18:53:26     64s] #          8               6 (  0.5%)
[07/15 18:53:26     64s] #          9               2 (  0.2%)
[07/15 18:53:26     64s] #  10  -  19               9 (  0.7%)
[07/15 18:53:26     64s] #  20  -  29               3 (  0.2%)
[07/15 18:53:26     64s] #  30  -  39               5 (  0.4%)
[07/15 18:53:26     64s] #  40  -  49               4 (  0.3%)
[07/15 18:53:26     64s] #  50  -  59               3 (  0.2%)
[07/15 18:53:26     64s] #  60  -  69               1 (  0.1%)
[07/15 18:53:26     64s] #  70  -  79               6 (  0.5%)
[07/15 18:53:26     64s] #  80  -  89               1 (  0.1%)
[07/15 18:53:26     64s] #  90  -  99               1 (  0.1%)
[07/15 18:53:26     64s] #     >=2000               0 (  0.0%)
[07/15 18:53:26     64s] #
[07/15 18:53:26     64s] #Total: 1291 nets, 1264 non-trivial nets
[07/15 18:53:26     64s] #                              #net       %
[07/15 18:53:26     64s] #-------------------------------------------
[07/15 18:53:26     64s] #  Fully global routed           13 ( 1.0%)
[07/15 18:53:26     64s] #  Clock                         13
[07/15 18:53:26     64s] #  Prefer layer range            13
[07/15 18:53:26     64s] #
[07/15 18:53:26     64s] #Nets in 1 layer range:
[07/15 18:53:26     64s] #  Bottom Pref.Layer    Top Pref.Layer       #net       %
[07/15 18:53:26     64s] #---------------------------------------------------------
[07/15 18:53:26     64s] #           2 MET2           3 MET3            13 (  1.0%)
[07/15 18:53:26     64s] #
[07/15 18:53:26     64s] #13 nets selected.
[07/15 18:53:26     64s] #
[07/15 18:53:26     64s] ### 
[07/15 18:53:26     64s] ### Net length summary before Line Assignment:
[07/15 18:53:26     64s] ### Layer      H-Len   V-Len         Total       #Up-Via
[07/15 18:53:26     64s] ### ----------------------------------------------------
[07/15 18:53:26     64s] ### 1 MET1         0       0       0(  0%)     390( 47%)
[07/15 18:53:26     64s] ### 2 MET2         0    2545    2545( 50%)     443( 53%)
[07/15 18:53:26     64s] ### 3 MET3      2533       0    2533( 49%)       4(  0%)
[07/15 18:53:26     64s] ### 4 MET4         0      44      44(  1%)       0(  0%)
[07/15 18:53:26     64s] ### 5 METTP        0       0       0(  0%)       0(  0%)
[07/15 18:53:26     64s] ### 6 METTPL       0       0       0(  0%)       0(  0%)
[07/15 18:53:26     64s] ### ----------------------------------------------------
[07/15 18:53:26     64s] ###             2533    2590    5123           837      
[07/15 18:53:26     64s] ### 
[07/15 18:53:26     64s] ### Net length and overlap summary after Line Assignment:
[07/15 18:53:26     64s] ### Layer      H-Len   V-Len         Total       #Up-Via   #Overlap   Overlap-Len
[07/15 18:53:26     64s] ### -----------------------------------------------------------------------------
[07/15 18:53:26     64s] ### 1 MET1        31       0      31(  1%)     390( 52%)    0(  0%)     0(  0.0%)
[07/15 18:53:26     64s] ### 2 MET2         0    2588    2588( 50%)     355( 47%)    0(  0%)     0(  0.0%)
[07/15 18:53:26     64s] ### 3 MET3      2485       0    2485( 48%)       4(  1%)    0(  0%)     0(  0.0%)
[07/15 18:53:26     64s] ### 4 MET4         0      44      44(  1%)       0(  0%)    0(  0%)     0(  0.0%)
[07/15 18:53:26     64s] ### 5 METTP        0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[07/15 18:53:26     64s] ### 6 METTPL       0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[07/15 18:53:26     64s] ### -----------------------------------------------------------------------------
[07/15 18:53:26     64s] ###             2516    2633    5150           749          0           0        
[07/15 18:53:26     64s] #
[07/15 18:53:26     64s] #Line Assignment statistics:
[07/15 18:53:26     64s] #Cpu time = 00:00:00
[07/15 18:53:26     64s] #Elapsed time = 00:00:00
[07/15 18:53:26     64s] #Increased memory = 2.51 (MB)
[07/15 18:53:26     64s] #Total memory = 1571.09 (MB)
[07/15 18:53:26     64s] #Peak memory = 1653.30 (MB)
[07/15 18:53:26     64s] #End Line Assignment: cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[07/15 18:53:26     64s] ### Time Record (Line Assignment) is uninstalled.
[07/15 18:53:26     64s] #
[07/15 18:53:26     64s] #Wire/Via statistics after line assignment ...
[07/15 18:53:26     64s] #Total wire length = 5150 um.
[07/15 18:53:26     64s] #Total half perimeter of net bounding box = 2935 um.
[07/15 18:53:26     64s] #Total wire length on LAYER MET1 = 31 um.
[07/15 18:53:26     64s] #Total wire length on LAYER MET2 = 2589 um.
[07/15 18:53:26     64s] #Total wire length on LAYER MET3 = 2486 um.
[07/15 18:53:26     64s] #Total wire length on LAYER MET4 = 45 um.
[07/15 18:53:26     64s] #Total wire length on LAYER METTP = 0 um.
[07/15 18:53:26     64s] #Total wire length on LAYER METTPL = 0 um.
[07/15 18:53:26     64s] #Total number of vias = 749
[07/15 18:53:26     64s] #Up-Via Summary (total 749):
[07/15 18:53:26     64s] #           
[07/15 18:53:26     64s] #-----------------------
[07/15 18:53:26     64s] # MET1              390
[07/15 18:53:26     64s] # MET2              355
[07/15 18:53:26     64s] # MET3                4
[07/15 18:53:26     64s] #-----------------------
[07/15 18:53:26     64s] #                   749 
[07/15 18:53:26     64s] #
[07/15 18:53:26     64s] #Routing data preparation, pin analysis, line assignment statistics:
[07/15 18:53:26     64s] #Cpu time = 00:00:03
[07/15 18:53:26     64s] #Elapsed time = 00:00:03
[07/15 18:53:26     64s] #Increased memory = 21.37 (MB)
[07/15 18:53:26     64s] #Total memory = 1569.28 (MB)
[07/15 18:53:26     64s] #Peak memory = 1653.30 (MB)
[07/15 18:53:26     64s] #RTESIG:78da9593cb4ec330104559f31523d345917878eca6b6176c106c01f1da56a671ab88d446
[07/15 18:53:26     64s] #       b603eadf332a08a95588dbec9c9cdc99b9777c327abd7d0426f002f579e2c6cc10ee1e85
[07/15 18:53:26     64s] #       e48aab733455752970469f5eaed9f1c9e8fee15900039b52b3f4b355a8ddd5bc0df377c8
[07/15 18:53:26     64s] #       cdaaf1cb9f37c8609c72a4f31974c945482e673a9dfe0a28c8b173307e0ba1ed25948685
[07/15 18:53:26     64s] #       6dd31f52afbd5d3573a8ddc2766ddea17132d9c6fb6a4a0382c3b8f1d92d5dec6524e787
[07/15 18:53:26     64s] #       9495245998a3d21a580e1fa10dcb35b4810cfa6aa21bb6477103ac60a1c20ad867137317
[07/15 18:53:26     64s] #       52b8f969efc9e5eea3f01b39c56c970361d9456fe3ba9733bb8e1602e0288b09204abde5
[07/15 18:53:26     64s] #       5741132b7918ae0ec2f59492219e9c70be5bf5b72c26b21431d59d82c10bbe7960bc6883
[07/15 18:53:26     64s] #       cdfda4a2b5661b9b86534245cd51c083cb4a0320ad802c4869c381a56c7d6d633d38ab36
[07/15 18:53:26     64s] #       a4e7831f7444a0d02547044ea67bcd29d0f0f2c54553de2d21b8d807aaf680e856b37ffb
[07/15 18:53:26     64s] #       3efa06f84d9e51
[07/15 18:53:26     64s] #
[07/15 18:53:26     64s] #Skip comparing routing design signature in db-snapshot flow
[07/15 18:53:26     64s] #Minimum voltage of a net in the design = 0.000.
[07/15 18:53:26     64s] #Maximum voltage of a net in the design = 3.600.
[07/15 18:53:26     64s] #Voltage range [0.000 - 3.600] has 1289 nets.
[07/15 18:53:26     64s] #Voltage range [0.000 - 0.000] has 1 net.
[07/15 18:53:26     64s] #Voltage range [3.000 - 3.600] has 1 net.
[07/15 18:53:26     64s] ### Time Record (Detail Routing) is installed.
[07/15 18:53:26     64s] #Minimum voltage of a net in the design = 0.000.
[07/15 18:53:26     64s] #Maximum voltage of a net in the design = 3.600.
[07/15 18:53:26     64s] #Voltage range [0.000 - 3.600] has 1289 nets.
[07/15 18:53:26     64s] #Voltage range [0.000 - 0.000] has 1 net.
[07/15 18:53:26     64s] #Voltage range [3.000 - 3.600] has 1 net.
[07/15 18:53:26     64s] #Minimum voltage of a net in the design = 0.000.
[07/15 18:53:26     64s] #Maximum voltage of a net in the design = 3.600.
[07/15 18:53:26     64s] #Voltage range [0.000 - 3.600] has 1289 nets.
[07/15 18:53:26     64s] #Voltage range [0.000 - 0.000] has 1 net.
[07/15 18:53:26     64s] #Voltage range [3.000 - 3.600] has 1 net.
[07/15 18:53:26     64s] #Minimum voltage of a net in the design = 0.000.
[07/15 18:53:26     64s] #Maximum voltage of a net in the design = 3.600.
[07/15 18:53:26     64s] #Voltage range [0.000 - 3.600] has 1289 nets.
[07/15 18:53:26     64s] #Voltage range [0.000 - 0.000] has 1 net.
[07/15 18:53:26     64s] #Voltage range [3.000 - 3.600] has 1 net.
[07/15 18:53:26     64s] ### drc_pitch = 6170 (  6.1700 um) drc_range = 4335 (  4.3350 um) route_pitch = 6170 (  6.1700 um) patch_pitch = 11460 ( 11.4600 um) top_route_layer = 6 top_pin_layer = 6
[07/15 18:53:26     64s] #
[07/15 18:53:26     64s] #Start Detail Routing..
[07/15 18:53:26     64s] #start initial detail routing ...
[07/15 18:53:26     64s] ### Design has 15 dirty nets
[07/15 18:53:27     65s] ### Gcell dirty-map stats: routing = 92.45%
[07/15 18:53:27     65s] #   number of violations = 170
[07/15 18:53:27     65s] #
[07/15 18:53:27     65s] #    By Layer and Type :
[07/15 18:53:27     65s] #	         MetSpc    Short   Totals
[07/15 18:53:27     65s] #	MET1         59      109      168
[07/15 18:53:27     65s] #	MET2          1        1        2
[07/15 18:53:27     65s] #	Totals       60      110      170
[07/15 18:53:27     65s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1577.04 (MB), peak = 1653.30 (MB)
[07/15 18:53:27     65s] #start 1st optimization iteration ...
[07/15 18:53:27     65s] ### Gcell dirty-map stats: routing = 92.45%
[07/15 18:53:27     65s] #   number of violations = 0
[07/15 18:53:27     65s] #    number of process antenna violations = 2
[07/15 18:53:27     65s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1576.07 (MB), peak = 1653.30 (MB)
[07/15 18:53:27     65s] #Complete Detail Routing.
[07/15 18:53:27     65s] #Total wire length = 5508 um.
[07/15 18:53:27     65s] #Total half perimeter of net bounding box = 2935 um.
[07/15 18:53:27     65s] #Total wire length on LAYER MET1 = 1 um.
[07/15 18:53:27     65s] #Total wire length on LAYER MET2 = 2962 um.
[07/15 18:53:27     65s] #Total wire length on LAYER MET3 = 2496 um.
[07/15 18:53:27     65s] #Total wire length on LAYER MET4 = 49 um.
[07/15 18:53:27     65s] #Total wire length on LAYER METTP = 0 um.
[07/15 18:53:27     65s] #Total wire length on LAYER METTPL = 0 um.
[07/15 18:53:27     65s] #Total number of vias = 609
[07/15 18:53:27     65s] #Up-Via Summary (total 609):
[07/15 18:53:27     65s] #           
[07/15 18:53:27     65s] #-----------------------
[07/15 18:53:27     65s] # MET1              390
[07/15 18:53:27     65s] # MET2              213
[07/15 18:53:27     65s] # MET3                6
[07/15 18:53:27     65s] #-----------------------
[07/15 18:53:27     65s] #                   609 
[07/15 18:53:27     65s] #
[07/15 18:53:27     65s] #Total number of DRC violations = 0
[07/15 18:53:27     65s] ### Time Record (Detail Routing) is uninstalled.
[07/15 18:53:27     65s] #Cpu time = 00:00:01
[07/15 18:53:27     65s] #Elapsed time = 00:00:01
[07/15 18:53:27     65s] #Increased memory = 6.80 (MB)
[07/15 18:53:27     65s] #Total memory = 1576.08 (MB)
[07/15 18:53:27     65s] #Peak memory = 1653.30 (MB)
[07/15 18:53:27     65s] #Skip updating routing design signature in db-snapshot flow
[07/15 18:53:27     65s] #detailRoute Statistics:
[07/15 18:53:27     65s] #Cpu time = 00:00:01
[07/15 18:53:27     65s] #Elapsed time = 00:00:01
[07/15 18:53:27     65s] #Increased memory = 6.81 (MB)
[07/15 18:53:27     65s] #Total memory = 1576.09 (MB)
[07/15 18:53:27     65s] #Peak memory = 1653.30 (MB)
[07/15 18:53:27     65s] ### Time Record (DB Export) is installed.
[07/15 18:53:27     65s] ### export design design signature (11): route=1967472720 fixed_route=1105640113 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1911666904 dirty_area=0 del_dirty_area=0 cell=788627055 placement=1044815906 pin_access=2075857167 inst_pattern=1 via=1588046920 routing_via=1346020735
[07/15 18:53:27     65s] ### Time Record (DB Export) is uninstalled.
[07/15 18:53:27     65s] ### Time Record (Post Callback) is installed.
[07/15 18:53:27     65s] ### Time Record (Post Callback) is uninstalled.
[07/15 18:53:27     65s] #
[07/15 18:53:27     65s] #globalDetailRoute statistics:
[07/15 18:53:27     65s] #Cpu time = 00:00:05
[07/15 18:53:27     65s] #Elapsed time = 00:00:05
[07/15 18:53:27     65s] #Increased memory = 35.17 (MB)
[07/15 18:53:27     65s] #Total memory = 1581.97 (MB)
[07/15 18:53:27     65s] #Peak memory = 1653.30 (MB)
[07/15 18:53:27     65s] #Number of warnings = 0
[07/15 18:53:27     65s] #Total number of warnings = 0
[07/15 18:53:27     65s] #Number of fails = 0
[07/15 18:53:27     65s] #Total number of fails = 0
[07/15 18:53:27     65s] #Complete globalDetailRoute on Mon Jul 15 18:53:27 2024
[07/15 18:53:27     65s] #
[07/15 18:53:27     65s] ### Time Record (globalDetailRoute) is uninstalled.
[07/15 18:53:27     65s] ### 
[07/15 18:53:27     65s] ###   Scalability Statistics
[07/15 18:53:27     65s] ### 
[07/15 18:53:27     65s] ### --------------------------------+----------------+----------------+----------------+
[07/15 18:53:27     65s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[07/15 18:53:27     65s] ### --------------------------------+----------------+----------------+----------------+
[07/15 18:53:27     65s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[07/15 18:53:27     65s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[07/15 18:53:27     65s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[07/15 18:53:27     65s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[07/15 18:53:27     65s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[07/15 18:53:27     65s] ###   Cell Pin Access               |        00:00:01|        00:00:01|             1.0|
[07/15 18:53:27     65s] ###   Data Preparation              |        00:00:02|        00:00:02|             1.0|
[07/15 18:53:27     65s] ###   Detail Routing                |        00:00:01|        00:00:01|             1.0|
[07/15 18:53:27     65s] ###   Line Assignment               |        00:00:00|        00:00:00|             1.0|
[07/15 18:53:27     65s] ###   Entire Command                |        00:00:05|        00:00:05|             1.0|
[07/15 18:53:27     65s] ### --------------------------------+----------------+----------------+----------------+
[07/15 18:53:27     65s] ### 
[07/15 18:53:27     65s] % End globalDetailRoute (date=07/15 18:53:27, total cpu=0:00:04.7, real=0:00:05.0, peak res=1581.8M, current mem=1581.8M)
[07/15 18:53:27     65s]         NanoRoute done. (took cpu=0:00:04.7 real=0:00:04.7)
[07/15 18:53:27     65s]       Clock detailed routing done.
[07/15 18:53:27     65s] Skipping check of guided vs. routed net lengths.
[07/15 18:53:27     65s] Set FIXED routing status on 13 net(s)
[07/15 18:53:27     65s] Set FIXED placed status on 11 instance(s)
[07/15 18:53:27     65s]       Route Remaining Unrouted Nets...
[07/15 18:53:27     65s] Running earlyGlobalRoute to complete any remaining unrouted nets.
[07/15 18:53:27     65s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2075.2M, EPOCH TIME: 1721084007.531984
[07/15 18:53:27     65s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:27     65s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:27     65s] All LLGs are deleted
[07/15 18:53:27     65s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:27     65s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:27     65s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2075.2M, EPOCH TIME: 1721084007.532064
[07/15 18:53:27     65s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2075.2M, EPOCH TIME: 1721084007.532111
[07/15 18:53:27     65s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:2075.2M, EPOCH TIME: 1721084007.532193
[07/15 18:53:27     65s] ### Creating LA Mngr. totSessionCpu=0:01:06 mem=2075.2M
[07/15 18:53:27     65s] ### Creating LA Mngr, finished. totSessionCpu=0:01:06 mem=2075.2M
[07/15 18:53:27     65s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 2075.19 MB )
[07/15 18:53:27     65s] (I)      ============================ Layers =============================
[07/15 18:53:27     65s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 18:53:27     65s] (I)      | DB# |  ID |                 Name |      Type | #Masks | Extra |
[07/15 18:53:27     65s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 18:53:27     65s] (I)      |  33 |   0 |                 CONT |       cut |      1 |       |
[07/15 18:53:27     65s] (I)      |   1 |   1 |                 MET1 |      wire |      1 |       |
[07/15 18:53:27     65s] (I)      |  34 |   1 |                 VIA1 |       cut |      1 |       |
[07/15 18:53:27     65s] (I)      |   2 |   2 |                 MET2 |      wire |      1 |       |
[07/15 18:53:27     65s] (I)      |  35 |   2 |                 VIA2 |       cut |      1 |       |
[07/15 18:53:27     65s] (I)      |   3 |   3 |                 MET3 |      wire |      1 |       |
[07/15 18:53:27     65s] (I)      |  36 |   3 |                 VIA3 |       cut |      1 |       |
[07/15 18:53:27     65s] (I)      |   4 |   4 |                 MET4 |      wire |      1 |       |
[07/15 18:53:27     65s] (I)      |  37 |   4 |                VIATP |       cut |      1 |       |
[07/15 18:53:27     65s] (I)      |   5 |   5 |                METTP |      wire |      1 |       |
[07/15 18:53:27     65s] (I)      |  38 |   5 |               VIATPL |       cut |      1 |       |
[07/15 18:53:27     65s] (I)      |   6 |   6 |               METTPL |      wire |      1 |       |
[07/15 18:53:27     65s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 18:53:27     65s] (I)      |  64 |  64 |              OVERLAP |   overlap |        |       |
[07/15 18:53:27     65s] (I)      |  65 |  65 |                 PIMP |   implant |        |       |
[07/15 18:53:27     65s] (I)      |  66 |  66 |                 NIMP |   implant |        |       |
[07/15 18:53:27     65s] (I)      |  67 |  67 |                NWELL |     other |        |    MS |
[07/15 18:53:27     65s] (I)      |  68 |  68 |                 DIFF | diffusion |        |    MS |
[07/15 18:53:27     65s] (I)      |   0 |   0 |                POLY1 |     other |        |    MS |
[07/15 18:53:27     65s] (I)      |  69 |  69 |               LOCKED |     other |        |       |
[07/15 18:53:27     65s] (I)      |  70 |  70 |              LOCKED1 |     other |        |       |
[07/15 18:53:27     65s] (I)      |  71 |  71 |              LOCKED2 |     other |        |       |
[07/15 18:53:27     65s] (I)      |  72 |  72 |              LOCKED3 |     other |        |       |
[07/15 18:53:27     65s] (I)      |  73 |  73 |              LOCKED4 |     other |        |       |
[07/15 18:53:27     65s] (I)      |  74 |  74 |                   MV |     other |        |    MS |
[07/15 18:53:27     65s] (I)      |  75 |  75 |                PWELL |     other |        |    MS |
[07/15 18:53:27     65s] (I)      |  76 |  76 |                  PAD |     other |        |    MS |
[07/15 18:53:27     65s] (I)      |  77 |  77 |                 VIA4 |     other |        |    MS |
[07/15 18:53:27     65s] (I)      |  78 |  78 |                 SBLK |     other |        |    MS |
[07/15 18:53:27     65s] (I)      |  79 |  79 |                NOPIM |     other |        |    MS |
[07/15 18:53:27     65s] (I)      |  80 |  80 |                 CAPM |     other |        |    MS |
[07/15 18:53:27     65s] (I)      |  81 |  81 |                 MET5 |     other |        |    MS |
[07/15 18:53:27     65s] (I)      |  82 |  82 |                  LDP |     other |        |    MS |
[07/15 18:53:27     65s] (I)      |  83 |  83 |                NODRC |     other |        |    MS |
[07/15 18:53:27     65s] (I)      |  84 |  84 |               DIODEF |     other |        |    MS |
[07/15 18:53:27     65s] (I)      |  85 |  85 |                  ESD |     other |        |    MS |
[07/15 18:53:27     65s] (I)      |  86 |  86 |                  LDN |     other |        |    MS |
[07/15 18:53:27     65s] (I)      |  87 |  87 |                   CF |     other |        |    MS |
[07/15 18:53:27     65s] (I)      |  88 |  88 |                 HRES |     other |        |    MS |
[07/15 18:53:27     65s] (I)      |  89 |  89 |                  ALN |     other |        |    MS |
[07/15 18:53:27     65s] (I)      |  90 |  90 |               DNWELL |     other |        |    MS |
[07/15 18:53:27     65s] (I)      |  91 |  91 |                 IOID |     other |        |    MS |
[07/15 18:53:27     65s] (I)      |  92 |  92 |                 MRES |     other |        |    MS |
[07/15 18:53:27     65s] (I)      |  93 |  93 |                  NW1 |     other |        |    MS |
[07/15 18:53:27     65s] (I)      |  94 |  94 |                  PW1 |     other |        |    MS |
[07/15 18:53:27     65s] (I)      |  95 |  95 |                  NW2 |     other |        |    MS |
[07/15 18:53:27     65s] (I)      |  96 |  96 |                  PW2 |     other |        |    MS |
[07/15 18:53:27     65s] (I)      |  97 |  97 |               BLKALL |     other |        |    MS |
[07/15 18:53:27     65s] (I)      |  98 |  98 |               BIPDEF |     other |        |    MS |
[07/15 18:53:27     65s] (I)      |  99 |  99 |                 NIFE |     other |        |    MS |
[07/15 18:53:27     65s] (I)      | 100 | 100 |               SUBCUT |     other |        |    MS |
[07/15 18:53:27     65s] (I)      | 101 | 101 |               FAMARK |     other |        |    MS |
[07/15 18:53:27     65s] (I)      | 102 | 102 |               RESDEF |     other |        |    MS |
[07/15 18:53:27     65s] (I)      | 103 | 103 |               CAPDEF |     other |        |    MS |
[07/15 18:53:27     65s] (I)      | 104 | 104 |               INDDEF |     other |        |    MS |
[07/15 18:53:27     65s] (I)      | 105 | 105 |                  RAC |     other |        |    MS |
[07/15 18:53:27     65s] (I)      | 106 | 106 |                XFLAY |     other |        |    MS |
[07/15 18:53:27     65s] (I)      | 107 | 107 |                HVGOX |     other |        |    MS |
[07/15 18:53:27     65s] (I)      | 108 | 108 |              HVPWELL |     other |        |    MS |
[07/15 18:53:27     65s] (I)      | 109 | 109 |              HVNWELL |     other |        |    MS |
[07/15 18:53:27     65s] (I)      | 110 | 110 |                  SOI |     other |        |    MS |
[07/15 18:53:27     65s] (I)      | 111 | 111 |                  PDD |     other |        |    MS |
[07/15 18:53:27     65s] (I)      | 112 | 112 |                  SCI |     other |        |    MS |
[07/15 18:53:27     65s] (I)      | 113 | 113 |                  SSD |     other |        |    MS |
[07/15 18:53:27     65s] (I)      | 114 | 114 |                 DEPL |     other |        |    MS |
[07/15 18:53:27     65s] (I)      | 115 | 115 |                  LPM |     other |        |    MS |
[07/15 18:53:27     65s] (I)      | 116 | 116 |                  LNM |     other |        |    MS |
[07/15 18:53:27     65s] (I)      | 117 | 117 |                ISOPW |     other |        |    MS |
[07/15 18:53:27     65s] (I)      | 118 | 118 |                  SOC |     other |        |    MS |
[07/15 18:53:27     65s] (I)      | 119 | 119 |                 DMOS |     other |        |    MS |
[07/15 18:53:27     65s] (I)      | 120 | 120 |               DEVLBL |     other |        |    MS |
[07/15 18:53:27     65s] (I)      | 121 | 121 |             DNWELLMV |     other |        |    MS |
[07/15 18:53:27     65s] (I)      | 122 | 122 |                PWBLK |     other |        |    MS |
[07/15 18:53:27     65s] (I)      | 123 | 123 |               PHODEF |     other |        |    MS |
[07/15 18:53:27     65s] (I)      | 124 | 124 |                  LNO |     other |        |    MS |
[07/15 18:53:27     65s] (I)      | 125 | 125 |                 VIA5 |     other |        |    MS |
[07/15 18:53:27     65s] (I)      | 126 | 126 |                 MET6 |     other |        |    MS |
[07/15 18:53:27     65s] (I)      | 127 | 127 |               HVDEPL |     other |        |    MS |
[07/15 18:53:27     65s] (I)      | 128 | 128 |              CAPM23F |     other |        |    MS |
[07/15 18:53:27     65s] (I)      | 129 | 129 |             CAPMH23F |     other |        |    MS |
[07/15 18:53:27     65s] (I)      | 130 | 130 |              CAPM34F |     other |        |    MS |
[07/15 18:53:27     65s] (I)      | 131 | 131 |             CAPMH34F |     other |        |    MS |
[07/15 18:53:27     65s] (I)      | 132 | 132 |              CAPM45F |     other |        |    MS |
[07/15 18:53:27     65s] (I)      | 133 | 133 |             CAPMH45F |     other |        |    MS |
[07/15 18:53:27     65s] (I)      | 134 | 134 |              CAPM56F |     other |        |    MS |
[07/15 18:53:27     65s] (I)      | 135 | 135 |             CAPMH56F |     other |        |    MS |
[07/15 18:53:27     65s] (I)      | 136 | 136 |                CAPM2 |     other |        |    MS |
[07/15 18:53:27     65s] (I)      | 137 | 137 |                CAPM3 |     other |        |    MS |
[07/15 18:53:27     65s] (I)      | 138 | 138 |                  DNC |     other |        |    MS |
[07/15 18:53:27     65s] (I)      | 139 | 139 |                  DPC |     other |        |    MS |
[07/15 18:53:27     65s] (I)      | 140 | 140 |                LNDEV |     other |        |    MS |
[07/15 18:53:27     65s] (I)      | 141 | 141 |                  HNW |     other |        |    MS |
[07/15 18:53:27     65s] (I)      | 142 | 142 |                  NDF |     other |        |    MS |
[07/15 18:53:27     65s] (I)      | 143 | 143 |                  PDF |     other |        |    MS |
[07/15 18:53:27     65s] (I)      | 144 | 144 |                  DTI |     other |        |    MS |
[07/15 18:53:27     65s] (I)      | 145 | 145 |                UVWIN |     other |        |    MS |
[07/15 18:53:27     65s] (I)      | 146 | 146 |               ANODOP |     other |        |    MS |
[07/15 18:53:27     65s] (I)      | 147 | 147 |               CATDOP |     other |        |    MS |
[07/15 18:53:27     65s] (I)      | 148 | 148 |                  AML |     other |        |    MS |
[07/15 18:53:27     65s] (I)      | 149 | 149 |                BNIMP |     other |        |    MS |
[07/15 18:53:27     65s] (I)      | 150 | 150 |                  LPW |     other |        |    MS |
[07/15 18:53:27     65s] (I)      | 151 | 151 |                  LNW |     other |        |    MS |
[07/15 18:53:27     65s] (I)      | 152 | 152 |                   BP |     other |        |    MS |
[07/15 18:53:27     65s] (I)      | 153 | 153 |                CAPMH |     other |        |    MS |
[07/15 18:53:27     65s] (I)      | 154 | 154 |               CAPMH2 |     other |        |    MS |
[07/15 18:53:27     65s] (I)      | 155 | 155 |               CAPMH3 |     other |        |    MS |
[07/15 18:53:27     65s] (I)      | 156 | 156 |               LDDBLK |     other |        |    MS |
[07/15 18:53:27     65s] (I)      | 157 | 157 |                  STI |     other |        |    MS |
[07/15 18:53:27     65s] (I)      | 158 | 158 |                  LVT |     other |        |    MS |
[07/15 18:53:27     65s] (I)      | 159 | 159 |               NWELL3 |     other |        |    MS |
[07/15 18:53:27     65s] (I)      | 160 | 160 |               PWELL3 |     other |        |    MS |
[07/15 18:53:27     65s] (I)      | 161 | 161 |                ngate |     other |        |    MS |
[07/15 18:53:27     65s] (I)      | 162 | 162 |                pgate |     other |        |    MS |
[07/15 18:53:27     65s] (I)      | 163 | 163 |                  sub |     other |        |    MS |
[07/15 18:53:27     65s] (I)      | 164 | 164 |              polyres |     other |        |    MS |
[07/15 18:53:27     65s] (I)      | 165 | 165 |               allres |     other |        |    MS |
[07/15 18:53:27     65s] (I)      | 166 | 166 |                  nsd |     other |        |    MS |
[07/15 18:53:27     65s] (I)      | 167 | 167 |                  psd |     other |        |    MS |
[07/15 18:53:27     65s] (I)      | 168 | 168 |               SUBEXT |     other |        |    MS |
[07/15 18:53:27     65s] (I)      | 169 | 169 |               SUBDEV |     other |        |    MS |
[07/15 18:53:27     65s] (I)      | 170 | 170 |                NGIMP |     other |        |    MS |
[07/15 18:53:27     65s] (I)      | 171 | 171 |                  ULN |     other |        |    MS |
[07/15 18:53:27     65s] (I)      | 172 | 172 |                 PPLN |     other |        |    MS |
[07/15 18:53:27     65s] (I)      | 173 | 173 |                 NNLN |     other |        |    MS |
[07/15 18:53:27     65s] (I)      | 174 | 174 |                 NWLN |     other |        |    MS |
[07/15 18:53:27     65s] (I)      | 175 | 175 |                 PWLN |     other |        |    MS |
[07/15 18:53:27     65s] (I)      | 176 | 176 |               NWELL5 |     other |        |    MS |
[07/15 18:53:27     65s] (I)      | 177 | 177 |               PWELL5 |     other |        |    MS |
[07/15 18:53:27     65s] (I)      | 178 | 178 |                  SVT |     other |        |    MS |
[07/15 18:53:27     65s] (I)      | 179 | 179 |               CORNER |     other |        |    MS |
[07/15 18:53:27     65s] (I)      | 180 | 180 |               PIMIDE |     other |        |    MS |
[07/15 18:53:27     65s] (I)      | 181 | 181 |                 EMIR |     other |        |    MS |
[07/15 18:53:27     65s] (I)      | 182 | 182 |             DONOTUSE |     other |        |    MS |
[07/15 18:53:27     65s] (I)      | 183 | 183 |          LOCKED_slot |     other |        |       |
[07/15 18:53:27     65s] (I)      | 184 | 184 |         LOCKED1_slot |     other |        |       |
[07/15 18:53:27     65s] (I)      | 185 | 185 |         LOCKED2_slot |     other |        |       |
[07/15 18:53:27     65s] (I)      | 186 | 186 |         LOCKED3_slot |     other |        |       |
[07/15 18:53:27     65s] (I)      | 187 | 187 |         LOCKED4_slot |     other |        |       |
[07/15 18:53:27     65s] (I)      | 188 | 188 |           POLY1_slot |     other |        |       |
[07/15 18:53:27     65s] (I)      | 189 | 189 |            MET1_slot |     other |        |       |
[07/15 18:53:27     65s] (I)      | 190 | 190 |            VIA1_slot |     other |        |       |
[07/15 18:53:27     65s] (I)      | 191 | 191 |            MET2_slot |     other |        |       |
[07/15 18:53:27     65s] (I)      | 192 | 192 |            VIA2_slot |     other |        |       |
[07/15 18:53:27     65s] (I)      | 193 | 193 |            MET3_slot |     other |        |       |
[07/15 18:53:27     65s] (I)      | 194 | 194 |            VIA3_slot |     other |        |       |
[07/15 18:53:27     65s] (I)      | 195 | 195 |            MET4_slot |     other |        |       |
[07/15 18:53:27     65s] (I)      | 196 | 196 |           VIATP_slot |     other |        |       |
[07/15 18:53:27     65s] (I)      | 197 | 197 |           METTP_slot |     other |        |       |
[07/15 18:53:27     65s] (I)      | 198 | 198 |          VIATPL_slot |     other |        |       |
[07/15 18:53:27     65s] (I)      | 199 | 199 |          METTPL_slot |     other |        |       |
[07/15 18:53:27     65s] (I)      | 200 | 200 |             Unrouted |     other |        |       |
[07/15 18:53:27     65s] (I)      | 201 | 201 |             Canplace |     other |        |       |
[07/15 18:53:27     65s] (I)      | 202 | 202 |         Cannotoccupy |     other |        |       |
[07/15 18:53:27     65s] (I)      | 203 | 203 |                Group |     other |        |       |
[07/15 18:53:27     65s] (I)      | 204 | 204 |                  Row |     other |        |       |
[07/15 18:53:27     65s] (I)      | 205 | 205 |               marker |     other |        |       |
[07/15 18:53:27     65s] (I)      | 206 | 206 |         changedLayer |     other |        |       |
[07/15 18:53:27     65s] (I)      | 207 | 207 |           designFlow |     other |        |       |
[07/15 18:53:27     65s] (I)      | 208 | 208 |                unset |     other |        |       |
[07/15 18:53:27     65s] (I)      | 209 | 209 |              unknown |     other |        |       |
[07/15 18:53:27     65s] (I)      | 210 | 210 |               supply |     other |        |       |
[07/15 18:53:27     65s] (I)      | 211 | 211 |                spike |     other |        |       |
[07/15 18:53:27     65s] (I)      | 212 | 212 |               resist |     other |        |       |
[07/15 18:53:27     65s] (I)      | 213 | 213 |                  hiz |     other |        |       |
[07/15 18:53:27     65s] (I)      | 214 | 214 |                drive |     other |        |       |
[07/15 18:53:27     65s] (I)      | 215 | 215 |               select |     other |        |       |
[07/15 18:53:27     65s] (I)      | 216 | 216 |               hilite |     other |        |       |
[07/15 18:53:27     65s] (I)      | 217 | 217 |                   y9 |     other |        |       |
[07/15 18:53:27     65s] (I)      | 218 | 218 |                   y8 |     other |        |       |
[07/15 18:53:27     65s] (I)      | 219 | 219 |                   y7 |     other |        |       |
[07/15 18:53:27     65s] (I)      | 220 | 220 |                   y6 |     other |        |       |
[07/15 18:53:27     65s] (I)      | 221 | 221 |                   y5 |     other |        |       |
[07/15 18:53:27     65s] (I)      | 222 | 222 |                   y4 |     other |        |       |
[07/15 18:53:27     65s] (I)      | 223 | 223 |                   y3 |     other |        |       |
[07/15 18:53:27     65s] (I)      | 224 | 224 |                   y2 |     other |        |       |
[07/15 18:53:27     65s] (I)      | 225 | 225 |                   y1 |     other |        |       |
[07/15 18:53:27     65s] (I)      | 226 | 226 |                   y0 |     other |        |       |
[07/15 18:53:27     65s] (I)      | 227 | 227 |              stretch |     other |        |       |
[07/15 18:53:27     65s] (I)      | 228 | 228 |                 snap |     other |        |       |
[07/15 18:53:27     65s] (I)      | 229 | 229 |            edgeLayer |     other |        |       |
[07/15 18:53:27     65s] (I)      | 230 | 230 |                 axis |     other |        |       |
[07/15 18:53:27     65s] (I)      | 231 | 231 |                  pin |     other |        |       |
[07/15 18:53:27     65s] (I)      | 232 | 232 |                 wire |     other |        |       |
[07/15 18:53:27     65s] (I)      | 233 | 233 |               device |     other |        |       |
[07/15 18:53:27     65s] (I)      | 234 | 234 |               border |     other |        |       |
[07/15 18:53:27     65s] (I)      | 235 | 235 |                 text |     other |        |       |
[07/15 18:53:27     65s] (I)      | 236 | 236 |            softFence |     other |        |       |
[07/15 18:53:27     65s] (I)      | 237 | 237 |            hardFence |     other |        |       |
[07/15 18:53:27     65s] (I)      | 238 | 238 |                align |     other |        |       |
[07/15 18:53:27     65s] (I)      | 239 | 239 |           prBoundary |     other |        |       |
[07/15 18:53:27     65s] (I)      | 240 | 240 |             instance |     other |        |       |
[07/15 18:53:27     65s] (I)      | 241 | 241 |             annotate |     other |        |       |
[07/15 18:53:27     65s] (I)      | 242 | 242 |                 grid |     other |        |       |
[07/15 18:53:27     65s] (I)      | 243 | 243 |           background |     other |        |       |
[07/15 18:53:27     65s] (I)      | 244 | 244 |            substrate |     other |        |       |
[07/15 18:53:27     65s] (I)      | 245 | 245 |     solderMaskBottom |     other |        |       |
[07/15 18:53:27     65s] (I)      | 246 | 246 |    beginGenericLayer |     other |        |       |
[07/15 18:53:27     65s] (I)      | 247 | 247 | internalGenericLayer |     other |        |       |
[07/15 18:53:27     65s] (I)      | 248 | 248 |      endGenericLayer |     other |        |       |
[07/15 18:53:27     65s] (I)      | 249 | 249 |        solderMaskTop |     other |        |       |
[07/15 18:53:27     65s] (I)      | 250 | 250 |                drill |     other |        |       |
[07/15 18:53:27     65s] (I)      | 251 | 251 |             wirebond |     other |        |       |
[07/15 18:53:27     65s] (I)      | 252 | 252 |  wirebondFingerGuide |     other |        |       |
[07/15 18:53:27     65s] (I)      | 253 | 253 |     assemblyBoundary |     other |        |       |
[07/15 18:53:27     65s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 18:53:27     65s] (I)      Started Import and model ( Curr Mem: 2075.19 MB )
[07/15 18:53:27     65s] (I)      Default pattern map key = aska_dig_default.
[07/15 18:53:27     65s] (I)      == Non-default Options ==
[07/15 18:53:27     65s] (I)      Maximum routing layer                              : 4
[07/15 18:53:27     65s] (I)      Number of threads                                  : 1
[07/15 18:53:27     65s] (I)      Method to set GCell size                           : row
[07/15 18:53:27     65s] (I)      Counted 402 PG shapes. We will not process PG shapes layer by layer.
[07/15 18:53:27     65s] (I)      Use row-based GCell size
[07/15 18:53:27     65s] (I)      Use row-based GCell align
[07/15 18:53:27     65s] (I)      layer 0 area = 202000
[07/15 18:53:27     65s] (I)      layer 1 area = 202000
[07/15 18:53:27     65s] (I)      layer 2 area = 202000
[07/15 18:53:27     65s] (I)      layer 3 area = 202000
[07/15 18:53:27     65s] (I)      GCell unit size   : 4480
[07/15 18:53:27     65s] (I)      GCell multiplier  : 1
[07/15 18:53:27     65s] (I)      GCell row height  : 4480
[07/15 18:53:27     65s] (I)      Actual row height : 4480
[07/15 18:53:27     65s] (I)      GCell align ref   : 20160 20160
[07/15 18:53:27     65s] [NR-eGR] Track table information for default rule: 
[07/15 18:53:27     65s] [NR-eGR] MET1 has single uniform track structure
[07/15 18:53:27     65s] [NR-eGR] MET2 has single uniform track structure
[07/15 18:53:27     65s] [NR-eGR] MET3 has single uniform track structure
[07/15 18:53:27     65s] [NR-eGR] MET4 has single uniform track structure
[07/15 18:53:27     65s] [NR-eGR] METTP has single uniform track structure
[07/15 18:53:27     65s] [NR-eGR] METTPL has single uniform track structure
[07/15 18:53:27     65s] (I)      ================= Default via =================
[07/15 18:53:27     65s] (I)      +---+--------------------+--------------------+
[07/15 18:53:27     65s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut    |
[07/15 18:53:27     65s] (I)      +---+--------------------+--------------------+
[07/15 18:53:27     65s] (I)      | 1 |    2  VIA1_Y_so    |   19  VIA1_CV1_so  |
[07/15 18:53:27     65s] (I)      | 2 |   38  VIA2_so      |   53  VIA2_CH1_so  |
[07/15 18:53:27     65s] (I)      | 3 |   74  VIA3_so      |   89  VIA3_CH1_so  |
[07/15 18:53:27     65s] (I)      | 4 |  117  VIATPne_Y_so |  125  VIATP_CH1_so |
[07/15 18:53:27     65s] (I)      | 5 |  145  VIATPL_so    |  150  VIATPL_CV_so |
[07/15 18:53:27     65s] (I)      +---+--------------------+--------------------+
[07/15 18:53:27     65s] [NR-eGR] Read 260 PG shapes
[07/15 18:53:27     65s] [NR-eGR] Read 0 clock shapes
[07/15 18:53:27     65s] [NR-eGR] Read 0 other shapes
[07/15 18:53:27     65s] [NR-eGR] #Routing Blockages  : 0
[07/15 18:53:27     65s] [NR-eGR] #Instance Blockages : 0
[07/15 18:53:27     65s] [NR-eGR] #PG Blockages       : 260
[07/15 18:53:27     65s] [NR-eGR] #Halo Blockages     : 0
[07/15 18:53:27     65s] [NR-eGR] #Boundary Blockages : 0
[07/15 18:53:27     65s] [NR-eGR] #Clock Blockages    : 0
[07/15 18:53:27     65s] [NR-eGR] #Other Blockages    : 0
[07/15 18:53:27     65s] (I)      Design has 0 blackboxes considered as all layer blockages.
[07/15 18:53:27     65s] [NR-eGR] Num Prerouted Nets = 13  Num Prerouted Wires = 702
[07/15 18:53:27     65s] [NR-eGR] Read 1264 nets ( ignored 13 )
[07/15 18:53:27     65s] (I)      early_global_route_priority property id does not exist.
[07/15 18:53:27     65s] (I)      Read Num Blocks=260  Num Prerouted Wires=702  Num CS=0
[07/15 18:53:27     65s] (I)      Layer 1 (V) : #blockages 260 : #preroutes 571
[07/15 18:53:27     65s] (I)      Layer 2 (H) : #blockages 0 : #preroutes 127
[07/15 18:53:27     65s] (I)      Layer 3 (V) : #blockages 0 : #preroutes 4
[07/15 18:53:27     65s] (I)      Number of ignored nets                =     13
[07/15 18:53:27     65s] (I)      Number of connected nets              =      0
[07/15 18:53:27     65s] (I)      Number of fixed nets                  =     13.  Ignored: Yes
[07/15 18:53:27     65s] (I)      Number of clock nets                  =     13.  Ignored: No
[07/15 18:53:27     65s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[07/15 18:53:27     65s] (I)      Number of special nets                =      0.  Ignored: Yes
[07/15 18:53:27     65s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[07/15 18:53:27     65s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[07/15 18:53:27     65s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[07/15 18:53:27     65s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[07/15 18:53:27     65s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[07/15 18:53:27     65s] (I)      Ndr track 0 does not exist
[07/15 18:53:27     65s] (I)      ---------------------Grid Graph Info--------------------
[07/15 18:53:27     65s] (I)      Routing area        : (0, 0) - (445200, 241920)
[07/15 18:53:27     65s] (I)      Core area           : (20160, 20160) - (425040, 221760)
[07/15 18:53:27     65s] (I)      Site width          :   560  (dbu)
[07/15 18:53:27     65s] (I)      Row height          :  4480  (dbu)
[07/15 18:53:27     65s] (I)      GCell row height    :  4480  (dbu)
[07/15 18:53:27     65s] (I)      GCell width         :  4480  (dbu)
[07/15 18:53:27     65s] (I)      GCell height        :  4480  (dbu)
[07/15 18:53:27     65s] (I)      Grid                :    99    54     4
[07/15 18:53:27     65s] (I)      Layer numbers       :     1     2     3     4
[07/15 18:53:27     65s] (I)      Vertical capacity   :     0  4480     0  4480
[07/15 18:53:27     65s] (I)      Horizontal capacity :     0     0  4480     0
[07/15 18:53:27     65s] (I)      Default wire width  :   230   280   280   280
[07/15 18:53:27     65s] (I)      Default wire space  :   230   280   280   280
[07/15 18:53:27     65s] (I)      Default wire pitch  :   460   560   560   560
[07/15 18:53:27     65s] (I)      Default pitch size  :   460   560   560   560
[07/15 18:53:27     65s] (I)      First track coord   :   280   280   280   280
[07/15 18:53:27     65s] (I)      Num tracks per GCell:  9.74  8.00  8.00  8.00
[07/15 18:53:27     65s] (I)      Total num of tracks :   432   795   432   795
[07/15 18:53:27     65s] (I)      Num of masks        :     1     1     1     1
[07/15 18:53:27     65s] (I)      Num of trim masks   :     0     0     0     0
[07/15 18:53:27     65s] (I)      --------------------------------------------------------
[07/15 18:53:27     65s] 
[07/15 18:53:27     65s] [NR-eGR] ============ Routing rule table ============
[07/15 18:53:27     65s] [NR-eGR] Rule id: 0  Nets: 1251
[07/15 18:53:27     65s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[07/15 18:53:27     65s] (I)                    Layer    2    3    4 
[07/15 18:53:27     65s] (I)                    Pitch  560  560  560 
[07/15 18:53:27     65s] (I)             #Used tracks    1    1    1 
[07/15 18:53:27     65s] (I)       #Fully used tracks    1    1    1 
[07/15 18:53:27     65s] [NR-eGR] ========================================
[07/15 18:53:27     65s] [NR-eGR] 
[07/15 18:53:27     65s] (I)      =============== Blocked Tracks ===============
[07/15 18:53:27     65s] (I)      +-------+---------+----------+---------------+
[07/15 18:53:27     65s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[07/15 18:53:27     65s] (I)      +-------+---------+----------+---------------+
[07/15 18:53:27     65s] (I)      |     1 |       0 |        0 |         0.00% |
[07/15 18:53:27     65s] (I)      |     2 |   42930 |     6090 |        14.19% |
[07/15 18:53:27     65s] (I)      |     3 |   42768 |        0 |         0.00% |
[07/15 18:53:27     65s] (I)      |     4 |   42930 |        0 |         0.00% |
[07/15 18:53:27     65s] (I)      +-------+---------+----------+---------------+
[07/15 18:53:27     65s] (I)      Finished Import and model ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2075.19 MB )
[07/15 18:53:27     65s] (I)      Reset routing kernel
[07/15 18:53:27     65s] (I)      Started Global Routing ( Curr Mem: 2075.19 MB )
[07/15 18:53:27     65s] (I)      totalPins=4494  totalGlobalPin=4374 (97.33%)
[07/15 18:53:27     65s] (I)      total 2D Cap : 122538 = (42768 H, 79770 V)
[07/15 18:53:27     65s] [NR-eGR] Layer group 1: route 1251 net(s) in layer range [2, 4]
[07/15 18:53:27     65s] (I)      
[07/15 18:53:27     65s] (I)      ============  Phase 1a Route ============
[07/15 18:53:27     65s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[07/15 18:53:27     65s] (I)      Usage: 10239 = (5469 H, 4770 V) = (12.79% H, 5.98% V) = (2.450e+04um H, 2.137e+04um V)
[07/15 18:53:27     65s] (I)      
[07/15 18:53:27     65s] (I)      ============  Phase 1b Route ============
[07/15 18:53:27     65s] (I)      Usage: 10239 = (5469 H, 4770 V) = (12.79% H, 5.98% V) = (2.450e+04um H, 2.137e+04um V)
[07/15 18:53:27     65s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.587072e+04um
[07/15 18:53:27     65s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[07/15 18:53:27     65s] (I)      Congestion threshold : each 60.00, sum 90.00
[07/15 18:53:27     65s] (I)      
[07/15 18:53:27     65s] (I)      ============  Phase 1c Route ============
[07/15 18:53:27     65s] (I)      Usage: 10239 = (5469 H, 4770 V) = (12.79% H, 5.98% V) = (2.450e+04um H, 2.137e+04um V)
[07/15 18:53:27     65s] (I)      
[07/15 18:53:27     65s] (I)      ============  Phase 1d Route ============
[07/15 18:53:27     65s] (I)      Usage: 10239 = (5469 H, 4770 V) = (12.79% H, 5.98% V) = (2.450e+04um H, 2.137e+04um V)
[07/15 18:53:27     65s] (I)      
[07/15 18:53:27     65s] (I)      ============  Phase 1e Route ============
[07/15 18:53:27     65s] (I)      Usage: 10239 = (5469 H, 4770 V) = (12.79% H, 5.98% V) = (2.450e+04um H, 2.137e+04um V)
[07/15 18:53:27     65s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.587072e+04um
[07/15 18:53:27     65s] (I)      
[07/15 18:53:27     65s] (I)      ============  Phase 1l Route ============
[07/15 18:53:27     65s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[07/15 18:53:27     65s] (I)      Layer  2:      36109      6842         3        4016       37960    ( 9.57%) 
[07/15 18:53:27     65s] (I)      Layer  3:      42336      6097         1           0       42336    ( 0.00%) 
[07/15 18:53:27     65s] (I)      Layer  4:      42135       473         0           0       41976    ( 0.00%) 
[07/15 18:53:27     65s] (I)      Total:        120580     13412         4        4016      122272    ( 3.18%) 
[07/15 18:53:27     65s] (I)      
[07/15 18:53:27     65s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[07/15 18:53:27     65s] [NR-eGR]                        OverCon            
[07/15 18:53:27     65s] [NR-eGR]                         #Gcell     %Gcell
[07/15 18:53:27     65s] [NR-eGR]        Layer               (1)    OverCon
[07/15 18:53:27     65s] [NR-eGR] ----------------------------------------------
[07/15 18:53:27     65s] [NR-eGR]    MET1 ( 1)         0( 0.00%)   ( 0.00%) 
[07/15 18:53:27     65s] [NR-eGR]    MET2 ( 2)         3( 0.06%)   ( 0.06%) 
[07/15 18:53:27     65s] [NR-eGR]    MET3 ( 3)         1( 0.02%)   ( 0.02%) 
[07/15 18:53:27     65s] [NR-eGR]    MET4 ( 4)         0( 0.00%)   ( 0.00%) 
[07/15 18:53:27     65s] [NR-eGR] ----------------------------------------------
[07/15 18:53:27     65s] [NR-eGR]        Total         4( 0.03%)   ( 0.03%) 
[07/15 18:53:27     65s] [NR-eGR] 
[07/15 18:53:27     65s] (I)      Finished Global Routing ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 2075.19 MB )
[07/15 18:53:27     65s] (I)      total 2D Cap : 122538 = (42768 H, 79770 V)
[07/15 18:53:27     65s] [NR-eGR] Overflow after Early Global Route 0.02% H + 0.00% V
[07/15 18:53:27     65s] (I)      ============= Track Assignment ============
[07/15 18:53:27     65s] (I)      Started Track Assignment (1T) ( Curr Mem: 2075.19 MB )
[07/15 18:53:27     65s] (I)      Initialize Track Assignment ( max pin layer : 6 )
[07/15 18:53:27     65s] (I)      Run Multi-thread track assignment
[07/15 18:53:27     65s] (I)      Finished Track Assignment (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2075.19 MB )
[07/15 18:53:27     65s] (I)      Started Export ( Curr Mem: 2075.19 MB )
[07/15 18:53:27     65s] [NR-eGR]                 Length (um)   Vias 
[07/15 18:53:27     65s] [NR-eGR] -----------------------------------
[07/15 18:53:27     65s] [NR-eGR]  MET1    (1H)             1   4806 
[07/15 18:53:27     65s] [NR-eGR]  MET2    (2V)         24154   6283 
[07/15 18:53:27     65s] [NR-eGR]  MET3    (3H)         27523    337 
[07/15 18:53:27     65s] [NR-eGR]  MET4    (4V)          2301      0 
[07/15 18:53:27     65s] [NR-eGR]  METTP   (5H)             0      0 
[07/15 18:53:27     65s] [NR-eGR]  METTPL  (6V)             0      0 
[07/15 18:53:27     65s] [NR-eGR] -----------------------------------
[07/15 18:53:27     65s] [NR-eGR]          Total        53980  11426 
[07/15 18:53:27     65s] [NR-eGR] --------------------------------------------------------------------------
[07/15 18:53:27     65s] [NR-eGR] Total half perimeter of net bounding box: 43815um
[07/15 18:53:27     65s] [NR-eGR] Total length: 53980um, number of vias: 11426
[07/15 18:53:27     65s] [NR-eGR] --------------------------------------------------------------------------
[07/15 18:53:27     65s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[07/15 18:53:27     65s] [NR-eGR] --------------------------------------------------------------------------
[07/15 18:53:27     65s] (I)      Finished Export ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2075.19 MB )
[07/15 18:53:27     65s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.06 sec, Real: 0.05 sec, Curr Mem: 2075.19 MB )
[07/15 18:53:27     65s] (I)      ======================================== Runtime Summary ========================================
[07/15 18:53:27     65s] (I)       Step                                              %       Start      Finish      Real       CPU 
[07/15 18:53:27     65s] (I)      -------------------------------------------------------------------------------------------------
[07/15 18:53:27     65s] (I)       Early Global Route kernel                   100.00%  340.84 sec  340.89 sec  0.05 sec  0.06 sec 
[07/15 18:53:27     65s] (I)       +-Import and model                           15.80%  340.86 sec  340.86 sec  0.01 sec  0.00 sec 
[07/15 18:53:27     65s] (I)       | +-Create place DB                           4.47%  340.86 sec  340.86 sec  0.00 sec  0.00 sec 
[07/15 18:53:27     65s] (I)       | | +-Import place data                       4.27%  340.86 sec  340.86 sec  0.00 sec  0.00 sec 
[07/15 18:53:27     65s] (I)       | | | +-Read instances and placement          1.29%  340.86 sec  340.86 sec  0.00 sec  0.00 sec 
[07/15 18:53:27     65s] (I)       | | | +-Read nets                             2.57%  340.86 sec  340.86 sec  0.00 sec  0.00 sec 
[07/15 18:53:27     65s] (I)       | +-Create route DB                           8.12%  340.86 sec  340.86 sec  0.00 sec  0.00 sec 
[07/15 18:53:27     65s] (I)       | | +-Import route data (1T)                  7.65%  340.86 sec  340.86 sec  0.00 sec  0.00 sec 
[07/15 18:53:27     65s] (I)       | | | +-Read blockages ( Layer 2-4 )          1.90%  340.86 sec  340.86 sec  0.00 sec  0.00 sec 
[07/15 18:53:27     65s] (I)       | | | | +-Read routing blockages              0.01%  340.86 sec  340.86 sec  0.00 sec  0.00 sec 
[07/15 18:53:27     65s] (I)       | | | | +-Read instance blockages             0.32%  340.86 sec  340.86 sec  0.00 sec  0.00 sec 
[07/15 18:53:27     65s] (I)       | | | | +-Read PG blockages                   0.07%  340.86 sec  340.86 sec  0.00 sec  0.00 sec 
[07/15 18:53:27     65s] (I)       | | | | +-Read clock blockages                0.03%  340.86 sec  340.86 sec  0.00 sec  0.00 sec 
[07/15 18:53:27     65s] (I)       | | | | +-Read other blockages                0.03%  340.86 sec  340.86 sec  0.00 sec  0.00 sec 
[07/15 18:53:27     65s] (I)       | | | | +-Read halo blockages                 0.02%  340.86 sec  340.86 sec  0.00 sec  0.00 sec 
[07/15 18:53:27     65s] (I)       | | | | +-Read boundary cut boxes             0.00%  340.86 sec  340.86 sec  0.00 sec  0.00 sec 
[07/15 18:53:27     65s] (I)       | | | +-Read blackboxes                       0.02%  340.86 sec  340.86 sec  0.00 sec  0.00 sec 
[07/15 18:53:27     65s] (I)       | | | +-Read prerouted                        0.35%  340.86 sec  340.86 sec  0.00 sec  0.00 sec 
[07/15 18:53:27     65s] (I)       | | | +-Read unlegalized nets                 0.09%  340.86 sec  340.86 sec  0.00 sec  0.00 sec 
[07/15 18:53:27     65s] (I)       | | | +-Read nets                             0.54%  340.86 sec  340.86 sec  0.00 sec  0.00 sec 
[07/15 18:53:27     65s] (I)       | | | +-Set up via pillars                    0.01%  340.86 sec  340.86 sec  0.00 sec  0.00 sec 
[07/15 18:53:27     65s] (I)       | | | +-Initialize 3D grid graph              0.03%  340.86 sec  340.86 sec  0.00 sec  0.00 sec 
[07/15 18:53:27     65s] (I)       | | | +-Model blockage capacity               1.36%  340.86 sec  340.86 sec  0.00 sec  0.00 sec 
[07/15 18:53:27     65s] (I)       | | | | +-Initialize 3D capacity              1.07%  340.86 sec  340.86 sec  0.00 sec  0.00 sec 
[07/15 18:53:27     65s] (I)       | +-Read aux data                             0.01%  340.86 sec  340.86 sec  0.00 sec  0.00 sec 
[07/15 18:53:27     65s] (I)       | +-Others data preparation                   0.09%  340.86 sec  340.86 sec  0.00 sec  0.00 sec 
[07/15 18:53:27     65s] (I)       | +-Create route kernel                       2.05%  340.86 sec  340.86 sec  0.00 sec  0.00 sec 
[07/15 18:53:27     65s] (I)       +-Global Routing                             25.59%  340.86 sec  340.88 sec  0.01 sec  0.02 sec 
[07/15 18:53:27     65s] (I)       | +-Initialization                            0.72%  340.86 sec  340.86 sec  0.00 sec  0.00 sec 
[07/15 18:53:27     65s] (I)       | +-Net group 1                              23.06%  340.86 sec  340.87 sec  0.01 sec  0.02 sec 
[07/15 18:53:27     65s] (I)       | | +-Generate topology                       1.76%  340.86 sec  340.86 sec  0.00 sec  0.00 sec 
[07/15 18:53:27     65s] (I)       | | +-Phase 1a                                4.50%  340.86 sec  340.87 sec  0.00 sec  0.01 sec 
[07/15 18:53:27     65s] (I)       | | | +-Pattern routing (1T)                  3.07%  340.86 sec  340.87 sec  0.00 sec  0.00 sec 
[07/15 18:53:27     65s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.37%  340.87 sec  340.87 sec  0.00 sec  0.00 sec 
[07/15 18:53:27     65s] (I)       | | | +-Add via demand to 2D                  0.40%  340.87 sec  340.87 sec  0.00 sec  0.01 sec 
[07/15 18:53:27     65s] (I)       | | +-Phase 1b                                1.37%  340.87 sec  340.87 sec  0.00 sec  0.00 sec 
[07/15 18:53:27     65s] (I)       | | | +-Monotonic routing (1T)                1.07%  340.87 sec  340.87 sec  0.00 sec  0.00 sec 
[07/15 18:53:27     65s] (I)       | | +-Phase 1c                                0.03%  340.87 sec  340.87 sec  0.00 sec  0.00 sec 
[07/15 18:53:27     65s] (I)       | | +-Phase 1d                                0.03%  340.87 sec  340.87 sec  0.00 sec  0.00 sec 
[07/15 18:53:27     65s] (I)       | | +-Phase 1e                                0.27%  340.87 sec  340.87 sec  0.00 sec  0.01 sec 
[07/15 18:53:27     65s] (I)       | | | +-Route legalization                    0.01%  340.87 sec  340.87 sec  0.00 sec  0.00 sec 
[07/15 18:53:27     65s] (I)       | | +-Phase 1l                               13.09%  340.87 sec  340.87 sec  0.01 sec  0.00 sec 
[07/15 18:53:27     65s] (I)       | | | +-Layer assignment (1T)                12.59%  340.87 sec  340.87 sec  0.01 sec  0.00 sec 
[07/15 18:53:27     65s] (I)       | +-Clean cong LA                             0.02%  340.87 sec  340.87 sec  0.00 sec  0.00 sec 
[07/15 18:53:27     65s] (I)       +-Export 3D cong map                          0.97%  340.88 sec  340.88 sec  0.00 sec  0.00 sec 
[07/15 18:53:27     65s] (I)       | +-Export 2D cong map                        0.17%  340.88 sec  340.88 sec  0.00 sec  0.00 sec 
[07/15 18:53:27     65s] (I)       +-Extract Global 3D Wires                     0.27%  340.88 sec  340.88 sec  0.00 sec  0.00 sec 
[07/15 18:53:27     65s] (I)       +-Track Assignment (1T)                      17.04%  340.88 sec  340.88 sec  0.01 sec  0.01 sec 
[07/15 18:53:27     65s] (I)       | +-Initialization                            0.09%  340.88 sec  340.88 sec  0.00 sec  0.00 sec 
[07/15 18:53:27     65s] (I)       | +-Track Assignment Kernel                  16.10%  340.88 sec  340.88 sec  0.01 sec  0.01 sec 
[07/15 18:53:27     65s] (I)       | +-Free Memory                               0.01%  340.88 sec  340.88 sec  0.00 sec  0.00 sec 
[07/15 18:53:27     65s] (I)       +-Export                                     12.28%  340.88 sec  340.89 sec  0.01 sec  0.01 sec 
[07/15 18:53:27     65s] (I)       | +-Export DB wires                           6.21%  340.88 sec  340.89 sec  0.00 sec  0.00 sec 
[07/15 18:53:27     65s] (I)       | | +-Export all nets                         4.53%  340.88 sec  340.89 sec  0.00 sec  0.00 sec 
[07/15 18:53:27     65s] (I)       | | +-Set wire vias                           1.00%  340.89 sec  340.89 sec  0.00 sec  0.00 sec 
[07/15 18:53:27     65s] (I)       | +-Report wirelength                         3.03%  340.89 sec  340.89 sec  0.00 sec  0.00 sec 
[07/15 18:53:27     65s] (I)       | +-Update net boxes                          2.22%  340.89 sec  340.89 sec  0.00 sec  0.01 sec 
[07/15 18:53:27     65s] (I)       | +-Update timing                             0.01%  340.89 sec  340.89 sec  0.00 sec  0.00 sec 
[07/15 18:53:27     65s] (I)       +-Postprocess design                          0.44%  340.89 sec  340.89 sec  0.00 sec  0.00 sec 
[07/15 18:53:27     65s] (I)      ======================= Summary by functions ========================
[07/15 18:53:27     65s] (I)       Lv  Step                                      %      Real       CPU 
[07/15 18:53:27     65s] (I)      ---------------------------------------------------------------------
[07/15 18:53:27     65s] (I)        0  Early Global Route kernel           100.00%  0.05 sec  0.06 sec 
[07/15 18:53:27     65s] (I)        1  Global Routing                       25.59%  0.01 sec  0.02 sec 
[07/15 18:53:27     65s] (I)        1  Track Assignment (1T)                17.04%  0.01 sec  0.01 sec 
[07/15 18:53:27     65s] (I)        1  Import and model                     15.80%  0.01 sec  0.00 sec 
[07/15 18:53:27     65s] (I)        1  Export                               12.28%  0.01 sec  0.01 sec 
[07/15 18:53:27     65s] (I)        1  Export 3D cong map                    0.97%  0.00 sec  0.00 sec 
[07/15 18:53:27     65s] (I)        1  Postprocess design                    0.44%  0.00 sec  0.00 sec 
[07/15 18:53:27     65s] (I)        1  Extract Global 3D Wires               0.27%  0.00 sec  0.00 sec 
[07/15 18:53:27     65s] (I)        2  Net group 1                          23.06%  0.01 sec  0.02 sec 
[07/15 18:53:27     65s] (I)        2  Track Assignment Kernel              16.10%  0.01 sec  0.01 sec 
[07/15 18:53:27     65s] (I)        2  Create route DB                       8.12%  0.00 sec  0.00 sec 
[07/15 18:53:27     65s] (I)        2  Export DB wires                       6.21%  0.00 sec  0.00 sec 
[07/15 18:53:27     65s] (I)        2  Create place DB                       4.47%  0.00 sec  0.00 sec 
[07/15 18:53:27     65s] (I)        2  Report wirelength                     3.03%  0.00 sec  0.00 sec 
[07/15 18:53:27     65s] (I)        2  Update net boxes                      2.22%  0.00 sec  0.01 sec 
[07/15 18:53:27     65s] (I)        2  Create route kernel                   2.05%  0.00 sec  0.00 sec 
[07/15 18:53:27     65s] (I)        2  Initialization                        0.81%  0.00 sec  0.00 sec 
[07/15 18:53:27     65s] (I)        2  Export 2D cong map                    0.17%  0.00 sec  0.00 sec 
[07/15 18:53:27     65s] (I)        2  Others data preparation               0.09%  0.00 sec  0.00 sec 
[07/15 18:53:27     65s] (I)        2  Clean cong LA                         0.02%  0.00 sec  0.00 sec 
[07/15 18:53:27     65s] (I)        2  Free Memory                           0.01%  0.00 sec  0.00 sec 
[07/15 18:53:27     65s] (I)        2  Read aux data                         0.01%  0.00 sec  0.00 sec 
[07/15 18:53:27     65s] (I)        2  Update timing                         0.01%  0.00 sec  0.00 sec 
[07/15 18:53:27     65s] (I)        3  Phase 1l                             13.09%  0.01 sec  0.00 sec 
[07/15 18:53:27     65s] (I)        3  Import route data (1T)                7.65%  0.00 sec  0.00 sec 
[07/15 18:53:27     65s] (I)        3  Export all nets                       4.53%  0.00 sec  0.00 sec 
[07/15 18:53:27     65s] (I)        3  Phase 1a                              4.50%  0.00 sec  0.01 sec 
[07/15 18:53:27     65s] (I)        3  Import place data                     4.27%  0.00 sec  0.00 sec 
[07/15 18:53:27     65s] (I)        3  Generate topology                     1.76%  0.00 sec  0.00 sec 
[07/15 18:53:27     65s] (I)        3  Phase 1b                              1.37%  0.00 sec  0.00 sec 
[07/15 18:53:27     65s] (I)        3  Set wire vias                         1.00%  0.00 sec  0.00 sec 
[07/15 18:53:27     65s] (I)        3  Phase 1e                              0.27%  0.00 sec  0.01 sec 
[07/15 18:53:27     65s] (I)        3  Phase 1c                              0.03%  0.00 sec  0.00 sec 
[07/15 18:53:27     65s] (I)        3  Phase 1d                              0.03%  0.00 sec  0.00 sec 
[07/15 18:53:27     65s] (I)        4  Layer assignment (1T)                12.59%  0.01 sec  0.00 sec 
[07/15 18:53:27     65s] (I)        4  Read nets                             3.11%  0.00 sec  0.00 sec 
[07/15 18:53:27     65s] (I)        4  Pattern routing (1T)                  3.07%  0.00 sec  0.00 sec 
[07/15 18:53:27     65s] (I)        4  Read blockages ( Layer 2-4 )          1.90%  0.00 sec  0.00 sec 
[07/15 18:53:27     65s] (I)        4  Model blockage capacity               1.36%  0.00 sec  0.00 sec 
[07/15 18:53:27     65s] (I)        4  Read instances and placement          1.29%  0.00 sec  0.00 sec 
[07/15 18:53:27     65s] (I)        4  Monotonic routing (1T)                1.07%  0.00 sec  0.00 sec 
[07/15 18:53:27     65s] (I)        4  Add via demand to 2D                  0.40%  0.00 sec  0.01 sec 
[07/15 18:53:27     65s] (I)        4  Pattern Routing Avoiding Blockages    0.37%  0.00 sec  0.00 sec 
[07/15 18:53:27     65s] (I)        4  Read prerouted                        0.35%  0.00 sec  0.00 sec 
[07/15 18:53:27     65s] (I)        4  Read unlegalized nets                 0.09%  0.00 sec  0.00 sec 
[07/15 18:53:27     65s] (I)        4  Initialize 3D grid graph              0.03%  0.00 sec  0.00 sec 
[07/15 18:53:27     65s] (I)        4  Read blackboxes                       0.02%  0.00 sec  0.00 sec 
[07/15 18:53:27     65s] (I)        4  Set up via pillars                    0.01%  0.00 sec  0.00 sec 
[07/15 18:53:27     65s] (I)        4  Route legalization                    0.01%  0.00 sec  0.00 sec 
[07/15 18:53:27     65s] (I)        5  Initialize 3D capacity                1.07%  0.00 sec  0.00 sec 
[07/15 18:53:27     65s] (I)        5  Read instance blockages               0.32%  0.00 sec  0.00 sec 
[07/15 18:53:27     65s] (I)        5  Read PG blockages                     0.07%  0.00 sec  0.00 sec 
[07/15 18:53:27     65s] (I)        5  Read other blockages                  0.03%  0.00 sec  0.00 sec 
[07/15 18:53:27     65s] (I)        5  Read clock blockages                  0.03%  0.00 sec  0.00 sec 
[07/15 18:53:27     65s] (I)        5  Read halo blockages                   0.02%  0.00 sec  0.00 sec 
[07/15 18:53:27     65s] (I)        5  Read routing blockages                0.01%  0.00 sec  0.00 sec 
[07/15 18:53:27     65s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[07/15 18:53:27     65s]       Route Remaining Unrouted Nets done. (took cpu=0:00:00.1 real=0:00:00.1)
[07/15 18:53:27     65s]     Routing using NR in eGR->NR Step done.
[07/15 18:53:27     65s] Net route status summary:
[07/15 18:53:27     65s]   Clock:        13 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=13, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[07/15 18:53:27     65s]   Non-clock:  1278 (unrouted=27, trialRouted=1251, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=27, (crossesIlmBoundary AND tooFewTerms=0)])
[07/15 18:53:27     65s] 
[07/15 18:53:27     65s] CCOPT: Done with clock implementation routing.
[07/15 18:53:27     65s] 
[07/15 18:53:27     65s]     Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:04.8 real=0:00:04.8)
[07/15 18:53:27     65s]   Clock implementation routing done.
[07/15 18:53:27     65s]   Leaving CCOpt scope - extractRC...
[07/15 18:53:27     65s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[07/15 18:53:27     65s] Extraction called for design 'aska_dig' of instances=1230 and nets=1291 using extraction engine 'preRoute' .
[07/15 18:53:27     65s] PreRoute RC Extraction called for design aska_dig.
[07/15 18:53:27     65s] RC Extraction called in multi-corner(2) mode.
[07/15 18:53:27     65s] RCMode: PreRoute
[07/15 18:53:27     65s]       RC Corner Indexes            0       1   
[07/15 18:53:27     65s] Capacitance Scaling Factor   : 1.00000 1.00000 
[07/15 18:53:27     65s] Resistance Scaling Factor    : 1.00000 1.00000 
[07/15 18:53:27     65s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[07/15 18:53:27     65s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[07/15 18:53:27     65s] Shrink Factor                : 1.00000
[07/15 18:53:27     65s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[07/15 18:53:27     65s] Using capacitance table file ...
[07/15 18:53:27     65s] 
[07/15 18:53:27     65s] Trim Metal Layers:
[07/15 18:53:27     65s] LayerId::1 widthSet size::4
[07/15 18:53:27     65s] LayerId::2 widthSet size::4
[07/15 18:53:27     65s] LayerId::3 widthSet size::4
[07/15 18:53:27     65s] LayerId::4 widthSet size::4
[07/15 18:53:27     65s] LayerId::5 widthSet size::4
[07/15 18:53:27     65s] LayerId::6 widthSet size::2
[07/15 18:53:27     65s] Updating RC grid for preRoute extraction ...
[07/15 18:53:27     65s] eee: pegSigSF::1.070000
[07/15 18:53:27     65s] Initializing multi-corner capacitance tables ... 
[07/15 18:53:27     65s] Initializing multi-corner resistance tables ...
[07/15 18:53:27     65s] eee: l::1 avDens::0.108782 usedTrk::522.151518 availTrk::4800.000000 sigTrk::522.151518
[07/15 18:53:27     65s] eee: l::2 avDens::0.133556 usedTrk::598.329956 availTrk::4480.000000 sigTrk::598.329956
[07/15 18:53:27     65s] eee: l::3 avDens::0.163635 usedTrk::615.268747 availTrk::3760.000000 sigTrk::615.268747
[07/15 18:53:27     65s] eee: l::4 avDens::0.017561 usedTrk::51.981585 availTrk::2960.000000 sigTrk::51.981585
[07/15 18:53:27     65s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 18:53:27     65s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 18:53:27     65s] {RT max_rc 0 4 4 0}
[07/15 18:53:27     65s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.046476 aWlH=0.000000 lMod=0 pMax=0.824900 pMod=82 wcR=0.333300 newSi=0.001600 wHLS=0.833250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[07/15 18:53:27     65s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2075.188M)
[07/15 18:53:27     65s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[07/15 18:53:27     65s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:53:27     65s]   Clock tree timing engine global stage delay update for slow_corner:setup.late...
[07/15 18:53:27     65s] End AAE Lib Interpolated Model. (MEM=2075.19 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 18:53:27     65s]   Clock tree timing engine global stage delay update for slow_corner:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:53:27     65s]   Clock DAG stats after routing clock trees:
[07/15 18:53:27     65s]     cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
[07/15 18:53:27     65s]     sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[07/15 18:53:27     65s]     misc counts      : r=2, pp=0
[07/15 18:53:27     65s]     cell areas       : b=255.898um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=255.898um^2
[07/15 18:53:27     65s]     cell capacitance : b=0.110pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.110pF
[07/15 18:53:27     65s]     sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[07/15 18:53:27     65s]     wire capacitance : top=0.000pF, trunk=0.281pF, leaf=0.692pF, total=0.973pF
[07/15 18:53:27     65s]     wire lengths     : top=0.000um, trunk=1602.160um, leaf=3905.690um, total=5507.850um
[07/15 18:53:27     65s]     hp wire lengths  : top=0.000um, trunk=1260.000um, leaf=1337.840um, total=2597.840um
[07/15 18:53:27     65s]   Clock DAG net violations after routing clock trees: none
[07/15 18:53:27     65s]   Clock DAG primary half-corner transition distribution after routing clock trees:
[07/15 18:53:27     65s]     Trunk : target=0.617ns count=8 avg=0.292ns sd=0.172ns min=0.050ns max=0.493ns {4 <= 0.370ns, 4 <= 0.494ns, 0 <= 0.555ns, 0 <= 0.586ns, 0 <= 0.617ns}
[07/15 18:53:27     65s]     Leaf  : target=0.617ns count=5 avg=0.513ns sd=0.069ns min=0.463ns max=0.616ns {0 <= 0.370ns, 3 <= 0.494ns, 1 <= 0.555ns, 0 <= 0.586ns, 1 <= 0.617ns}
[07/15 18:53:27     65s]   Clock DAG library cell distribution after routing clock trees {count}:
[07/15 18:53:27     65s]      Bufs: BUJI3VX8: 4 BUJI3VX4: 1 BUJI3VX2: 2 BUJI3VX1: 4 
[07/15 18:53:27     65s]   Clock DAG hash after routing clock trees: 12857998533284947844 16612349571962041960
[07/15 18:53:27     65s]   CTS services accumulated run-time stats after routing clock trees:
[07/15 18:53:27     65s]     delay calculator: calls=9332, total_wall_time=0.394s, mean_wall_time=0.042ms
[07/15 18:53:27     65s]     legalizer: calls=1167, total_wall_time=0.017s, mean_wall_time=0.014ms
[07/15 18:53:27     65s]     steiner router: calls=8328, total_wall_time=0.133s, mean_wall_time=0.016ms
[07/15 18:53:27     65s]   Primary reporting skew groups after routing clock trees:
[07/15 18:53:27     65s]     skew_group CLK/functional_mode: insertion delay [min=1.891, max=1.975, avg=1.925, sd=0.028], skew [0.084 vs 0.285], 100% {1.891, 1.975} (wid=0.045 ws=0.028) (gid=1.939 gs=0.065)
[07/15 18:53:27     65s]         min path sink: spi1_conf1_reg[12]/C
[07/15 18:53:27     65s]         max path sink: npg1_phase_pause_ready_reg/C
[07/15 18:53:27     65s]   Skew group summary after routing clock trees:
[07/15 18:53:27     65s]     skew_group CLK/functional_mode: insertion delay [min=1.891, max=1.975, avg=1.925, sd=0.028], skew [0.084 vs 0.285], 100% {1.891, 1.975} (wid=0.045 ws=0.028) (gid=1.939 gs=0.065)
[07/15 18:53:27     65s]     skew_group SPI_CLK/functional_mode: insertion delay [min=1.929, max=1.936, avg=1.933, sd=0.002], skew [0.007 vs 0.285], 100% {1.929, 1.936} (wid=0.024 ws=0.007) (gid=1.913 gs=0.000)
[07/15 18:53:27     65s]   CCOpt::Phase::Routing done. (took cpu=0:00:04.9 real=0:00:04.9)
[07/15 18:53:27     65s]   CCOpt::Phase::PostConditioning...
[07/15 18:53:27     65s] **WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
[07/15 18:53:27     65s]   Leaving CCOpt scope - Initializing placement interface...
[07/15 18:53:27     65s] OPERPROF: Starting DPlace-Init at level 1, MEM:2122.9M, EPOCH TIME: 1721084007.641869
[07/15 18:53:27     65s] Processing tracks to init pin-track alignment.
[07/15 18:53:27     65s] z: 2, totalTracks: 1
[07/15 18:53:27     65s] z: 4, totalTracks: 1
[07/15 18:53:27     65s] z: 6, totalTracks: 1
[07/15 18:53:27     65s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 18:53:27     65s] All LLGs are deleted
[07/15 18:53:27     65s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:27     65s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:27     65s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2122.9M, EPOCH TIME: 1721084007.643125
[07/15 18:53:27     65s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2122.9M, EPOCH TIME: 1721084007.643204
[07/15 18:53:27     65s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2122.9M, EPOCH TIME: 1721084007.643435
[07/15 18:53:27     65s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:27     65s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:27     65s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2122.9M, EPOCH TIME: 1721084007.643611
[07/15 18:53:27     65s] Max number of tech site patterns supported in site array is 256.
[07/15 18:53:27     65s] Core basic site is core_ji3v
[07/15 18:53:27     65s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2122.9M, EPOCH TIME: 1721084007.652178
[07/15 18:53:27     65s] After signature check, allow fast init is true, keep pre-filter is true.
[07/15 18:53:27     65s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/15 18:53:27     65s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:2122.9M, EPOCH TIME: 1721084007.652457
[07/15 18:53:27     65s] Fast DP-INIT is on for default
[07/15 18:53:27     65s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[07/15 18:53:27     65s] Atter site array init, number of instance map data is 0.
[07/15 18:53:27     65s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.009, MEM:2122.9M, EPOCH TIME: 1721084007.652884
[07/15 18:53:27     65s] 
[07/15 18:53:27     65s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:53:27     65s] OPERPROF:     Starting CMU at level 3, MEM:2122.9M, EPOCH TIME: 1721084007.653459
[07/15 18:53:27     65s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2122.9M, EPOCH TIME: 1721084007.653681
[07/15 18:53:27     65s] 
[07/15 18:53:27     65s] Bad Lib Cell Checking (CMU) is done! (0)
[07/15 18:53:27     65s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:2122.9M, EPOCH TIME: 1721084007.653839
[07/15 18:53:27     65s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2122.9M, EPOCH TIME: 1721084007.653883
[07/15 18:53:27     65s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2138.9M, EPOCH TIME: 1721084007.654196
[07/15 18:53:27     65s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2138.9MB).
[07/15 18:53:27     65s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.012, MEM:2138.9M, EPOCH TIME: 1721084007.654357
[07/15 18:53:27     65s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:53:27     65s]   Removing CTS place status from clock tree and sinks.
[07/15 18:53:27     65s]   Removed CTS place status from 11 clock cells (out of 14 ) and 0 clock sinks (out of 0 ).
[07/15 18:53:27     65s]   Legalizer reserving space for clock trees
[07/15 18:53:27     65s]   PostConditioning...
[07/15 18:53:27     65s]     PostConditioning active optimizations:
[07/15 18:53:27     65s]      - DRV fixing with initial upsizing, sizing and buffering
[07/15 18:53:27     65s]      - Skew fixing with sizing
[07/15 18:53:27     65s]     
[07/15 18:53:27     65s]     Currently running CTS, using active skew data
[07/15 18:53:27     65s]     Reset bufferability constraints...
[07/15 18:53:27     65s]     Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
[07/15 18:53:27     65s]     Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:53:27     65s]     PostConditioning Upsizing To Fix DRVs...
[07/15 18:53:27     65s]       Clock DAG hash before 'PostConditioning Upsizing To Fix DRVs': 12857998533284947844 16612349571962041960
[07/15 18:53:27     65s]       CTS services accumulated run-time stats before 'PostConditioning Upsizing To Fix DRVs':
[07/15 18:53:27     65s]         delay calculator: calls=9332, total_wall_time=0.394s, mean_wall_time=0.042ms
[07/15 18:53:27     65s]         legalizer: calls=1178, total_wall_time=0.017s, mean_wall_time=0.014ms
[07/15 18:53:27     65s]         steiner router: calls=8328, total_wall_time=0.133s, mean_wall_time=0.016ms
[07/15 18:53:27     65s]       Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
[07/15 18:53:27     65s]       CCOpt-PostConditioning: considered: 13, tested: 13, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[07/15 18:53:27     65s]       
[07/15 18:53:27     65s]       Statistics: Fix DRVs (initial upsizing):
[07/15 18:53:27     65s]       ========================================
[07/15 18:53:27     65s]       
[07/15 18:53:27     65s]       Cell changes by Net Type:
[07/15 18:53:27     65s]       
[07/15 18:53:27     65s]       -------------------------------------------------------------------------------------------------
[07/15 18:53:27     65s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[07/15 18:53:27     65s]       -------------------------------------------------------------------------------------------------
[07/15 18:53:27     65s]       top                0            0           0            0                    0                0
[07/15 18:53:27     65s]       trunk              0            0           0            0                    0                0
[07/15 18:53:27     65s]       leaf               0            0           0            0                    0                0
[07/15 18:53:27     65s]       -------------------------------------------------------------------------------------------------
[07/15 18:53:27     65s]       Total              0            0           0            0                    0                0
[07/15 18:53:27     65s]       -------------------------------------------------------------------------------------------------
[07/15 18:53:27     65s]       
[07/15 18:53:27     65s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[07/15 18:53:27     65s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[07/15 18:53:27     65s]       
[07/15 18:53:27     65s]       Clock DAG stats after 'PostConditioning Upsizing To Fix DRVs':
[07/15 18:53:27     65s]         cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
[07/15 18:53:27     65s]         sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[07/15 18:53:27     65s]         misc counts      : r=2, pp=0
[07/15 18:53:27     65s]         cell areas       : b=255.898um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=255.898um^2
[07/15 18:53:27     65s]         cell capacitance : b=0.110pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.110pF
[07/15 18:53:27     65s]         sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[07/15 18:53:27     65s]         wire capacitance : top=0.000pF, trunk=0.281pF, leaf=0.692pF, total=0.973pF
[07/15 18:53:27     65s]         wire lengths     : top=0.000um, trunk=1602.160um, leaf=3905.690um, total=5507.850um
[07/15 18:53:27     65s]         hp wire lengths  : top=0.000um, trunk=1260.000um, leaf=1337.840um, total=2597.840um
[07/15 18:53:27     65s]       Clock DAG net violations after 'PostConditioning Upsizing To Fix DRVs': none
[07/15 18:53:27     65s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Upsizing To Fix DRVs':
[07/15 18:53:27     65s]         Trunk : target=0.617ns count=8 avg=0.292ns sd=0.172ns min=0.050ns max=0.493ns {4 <= 0.370ns, 4 <= 0.494ns, 0 <= 0.555ns, 0 <= 0.586ns, 0 <= 0.617ns}
[07/15 18:53:27     65s]         Leaf  : target=0.617ns count=5 avg=0.513ns sd=0.069ns min=0.463ns max=0.616ns {0 <= 0.370ns, 3 <= 0.494ns, 1 <= 0.555ns, 0 <= 0.586ns, 1 <= 0.617ns}
[07/15 18:53:27     65s]       Clock DAG library cell distribution after 'PostConditioning Upsizing To Fix DRVs' {count}:
[07/15 18:53:27     65s]          Bufs: BUJI3VX8: 4 BUJI3VX4: 1 BUJI3VX2: 2 BUJI3VX1: 4 
[07/15 18:53:27     65s]       Clock DAG hash after 'PostConditioning Upsizing To Fix DRVs': 12857998533284947844 16612349571962041960
[07/15 18:53:27     65s]       CTS services accumulated run-time stats after 'PostConditioning Upsizing To Fix DRVs':
[07/15 18:53:27     65s]         delay calculator: calls=9332, total_wall_time=0.394s, mean_wall_time=0.042ms
[07/15 18:53:27     65s]         legalizer: calls=1178, total_wall_time=0.017s, mean_wall_time=0.014ms
[07/15 18:53:27     65s]         steiner router: calls=8328, total_wall_time=0.133s, mean_wall_time=0.016ms
[07/15 18:53:27     65s]       Primary reporting skew groups after 'PostConditioning Upsizing To Fix DRVs':
[07/15 18:53:27     65s]         skew_group CLK/functional_mode: insertion delay [min=1.891, max=1.975], skew [0.084 vs 0.285]
[07/15 18:53:27     65s]             min path sink: spi1_conf1_reg[12]/C
[07/15 18:53:27     65s]             max path sink: npg1_phase_pause_ready_reg/C
[07/15 18:53:27     65s]       Skew group summary after 'PostConditioning Upsizing To Fix DRVs':
[07/15 18:53:27     65s]         skew_group CLK/functional_mode: insertion delay [min=1.891, max=1.975], skew [0.084 vs 0.285]
[07/15 18:53:27     65s]         skew_group SPI_CLK/functional_mode: insertion delay [min=1.929, max=1.936], skew [0.007 vs 0.285]
[07/15 18:53:27     65s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/15 18:53:27     65s]     PostConditioning Upsizing To Fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:53:27     65s]     Recomputing CTS skew targets...
[07/15 18:53:27     65s]     Resolving skew group constraints...
[07/15 18:53:27     65s]       Solving LP: 2 skew groups; 4 fragments, 4 fraglets and 5 vertices; 51 variables and 138 constraints; tolerance 1
[07/15 18:53:27     65s]     Resolving skew group constraints done.
[07/15 18:53:27     65s]     Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:53:27     65s]     PostConditioning Fixing DRVs...
[07/15 18:53:27     65s]       Clock DAG hash before 'PostConditioning Fixing DRVs': 12857998533284947844 16612349571962041960
[07/15 18:53:27     65s]       CTS services accumulated run-time stats before 'PostConditioning Fixing DRVs':
[07/15 18:53:27     65s]         delay calculator: calls=9332, total_wall_time=0.394s, mean_wall_time=0.042ms
[07/15 18:53:27     65s]         legalizer: calls=1178, total_wall_time=0.017s, mean_wall_time=0.014ms
[07/15 18:53:27     65s]         steiner router: calls=8328, total_wall_time=0.133s, mean_wall_time=0.016ms
[07/15 18:53:27     65s]       Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[07/15 18:53:27     65s]       CCOpt-PostConditioning: considered: 13, tested: 13, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[07/15 18:53:27     65s]       
[07/15 18:53:27     65s]       Statistics: Fix DRVs (cell sizing):
[07/15 18:53:27     65s]       ===================================
[07/15 18:53:27     65s]       
[07/15 18:53:27     65s]       Cell changes by Net Type:
[07/15 18:53:27     65s]       
[07/15 18:53:27     65s]       -------------------------------------------------------------------------------------------------
[07/15 18:53:27     65s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[07/15 18:53:27     65s]       -------------------------------------------------------------------------------------------------
[07/15 18:53:27     65s]       top                0            0           0            0                    0                0
[07/15 18:53:27     65s]       trunk              0            0           0            0                    0                0
[07/15 18:53:27     65s]       leaf               0            0           0            0                    0                0
[07/15 18:53:27     65s]       -------------------------------------------------------------------------------------------------
[07/15 18:53:27     65s]       Total              0            0           0            0                    0                0
[07/15 18:53:27     65s]       -------------------------------------------------------------------------------------------------
[07/15 18:53:27     65s]       
[07/15 18:53:27     65s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[07/15 18:53:27     65s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[07/15 18:53:27     65s]       
[07/15 18:53:27     65s]       Clock DAG stats after 'PostConditioning Fixing DRVs':
[07/15 18:53:27     65s]         cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
[07/15 18:53:27     65s]         sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[07/15 18:53:27     65s]         misc counts      : r=2, pp=0
[07/15 18:53:27     65s]         cell areas       : b=255.898um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=255.898um^2
[07/15 18:53:27     65s]         cell capacitance : b=0.110pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.110pF
[07/15 18:53:27     65s]         sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[07/15 18:53:27     65s]         wire capacitance : top=0.000pF, trunk=0.281pF, leaf=0.692pF, total=0.973pF
[07/15 18:53:27     65s]         wire lengths     : top=0.000um, trunk=1602.160um, leaf=3905.690um, total=5507.850um
[07/15 18:53:27     65s]         hp wire lengths  : top=0.000um, trunk=1260.000um, leaf=1337.840um, total=2597.840um
[07/15 18:53:27     65s]       Clock DAG net violations after 'PostConditioning Fixing DRVs': none
[07/15 18:53:27     65s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing DRVs':
[07/15 18:53:27     65s]         Trunk : target=0.617ns count=8 avg=0.292ns sd=0.172ns min=0.050ns max=0.493ns {4 <= 0.370ns, 4 <= 0.494ns, 0 <= 0.555ns, 0 <= 0.586ns, 0 <= 0.617ns}
[07/15 18:53:27     65s]         Leaf  : target=0.617ns count=5 avg=0.513ns sd=0.069ns min=0.463ns max=0.616ns {0 <= 0.370ns, 3 <= 0.494ns, 1 <= 0.555ns, 0 <= 0.586ns, 1 <= 0.617ns}
[07/15 18:53:27     65s]       Clock DAG library cell distribution after 'PostConditioning Fixing DRVs' {count}:
[07/15 18:53:27     65s]          Bufs: BUJI3VX8: 4 BUJI3VX4: 1 BUJI3VX2: 2 BUJI3VX1: 4 
[07/15 18:53:27     65s]       Clock DAG hash after 'PostConditioning Fixing DRVs': 12857998533284947844 16612349571962041960
[07/15 18:53:27     65s]       CTS services accumulated run-time stats after 'PostConditioning Fixing DRVs':
[07/15 18:53:27     65s]         delay calculator: calls=9332, total_wall_time=0.394s, mean_wall_time=0.042ms
[07/15 18:53:27     65s]         legalizer: calls=1178, total_wall_time=0.017s, mean_wall_time=0.014ms
[07/15 18:53:27     65s]         steiner router: calls=8328, total_wall_time=0.133s, mean_wall_time=0.016ms
[07/15 18:53:27     65s]       Primary reporting skew groups after 'PostConditioning Fixing DRVs':
[07/15 18:53:27     65s]         skew_group CLK/functional_mode: insertion delay [min=1.891, max=1.975], skew [0.084 vs 0.285]
[07/15 18:53:27     65s]             min path sink: spi1_conf1_reg[12]/C
[07/15 18:53:27     65s]             max path sink: npg1_phase_pause_ready_reg/C
[07/15 18:53:27     65s]       Skew group summary after 'PostConditioning Fixing DRVs':
[07/15 18:53:27     65s]         skew_group CLK/functional_mode: insertion delay [min=1.891, max=1.975], skew [0.084 vs 0.285]
[07/15 18:53:27     65s]         skew_group SPI_CLK/functional_mode: insertion delay [min=1.929, max=1.936], skew [0.007 vs 0.285]
[07/15 18:53:27     65s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/15 18:53:27     65s]     PostConditioning Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:53:27     65s]     Buffering to fix DRVs...
[07/15 18:53:27     65s]     Fixing DRVs with route buffering pass 1. Quick buffering: enabled
[07/15 18:53:27     65s]     Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[07/15 18:53:27     65s]     Inserted 0 buffers and inverters.
[07/15 18:53:27     65s]     success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
[07/15 18:53:27     65s]     CCOpt-PostConditioning: nets considered: 13, nets tested: 13, nets violation detected: 0, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 0, nets unsuccessful: 0, buffered: 0
[07/15 18:53:27     65s]     Clock DAG stats PostConditioning after re-buffering DRV fixing:
[07/15 18:53:27     65s]       cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
[07/15 18:53:27     65s]       sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[07/15 18:53:27     65s]       misc counts      : r=2, pp=0
[07/15 18:53:27     65s]       cell areas       : b=255.898um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=255.898um^2
[07/15 18:53:27     65s]       cell capacitance : b=0.110pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.110pF
[07/15 18:53:27     65s]       sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[07/15 18:53:27     65s]       wire capacitance : top=0.000pF, trunk=0.281pF, leaf=0.692pF, total=0.973pF
[07/15 18:53:27     65s]       wire lengths     : top=0.000um, trunk=1602.160um, leaf=3905.690um, total=5507.850um
[07/15 18:53:27     65s]       hp wire lengths  : top=0.000um, trunk=1260.000um, leaf=1337.840um, total=2597.840um
[07/15 18:53:27     65s]     Clock DAG net violations PostConditioning after re-buffering DRV fixing: none
[07/15 18:53:27     65s]     Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
[07/15 18:53:27     65s]       Trunk : target=0.617ns count=8 avg=0.292ns sd=0.172ns min=0.050ns max=0.493ns {4 <= 0.370ns, 4 <= 0.494ns, 0 <= 0.555ns, 0 <= 0.586ns, 0 <= 0.617ns}
[07/15 18:53:27     65s]       Leaf  : target=0.617ns count=5 avg=0.513ns sd=0.069ns min=0.463ns max=0.616ns {0 <= 0.370ns, 3 <= 0.494ns, 1 <= 0.555ns, 0 <= 0.586ns, 1 <= 0.617ns}
[07/15 18:53:27     65s]     Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
[07/15 18:53:27     65s]        Bufs: BUJI3VX8: 4 BUJI3VX4: 1 BUJI3VX2: 2 BUJI3VX1: 4 
[07/15 18:53:27     65s]     Clock DAG hash PostConditioning after re-buffering DRV fixing: 12857998533284947844 16612349571962041960
[07/15 18:53:27     65s]     CTS services accumulated run-time stats PostConditioning after re-buffering DRV fixing:
[07/15 18:53:27     65s]       delay calculator: calls=9332, total_wall_time=0.394s, mean_wall_time=0.042ms
[07/15 18:53:27     65s]       legalizer: calls=1178, total_wall_time=0.017s, mean_wall_time=0.014ms
[07/15 18:53:27     65s]       steiner router: calls=8328, total_wall_time=0.133s, mean_wall_time=0.016ms
[07/15 18:53:27     65s]     Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
[07/15 18:53:27     65s]       skew_group CLK/functional_mode: insertion delay [min=1.891, max=1.975, avg=1.925, sd=0.028], skew [0.084 vs 0.285], 100% {1.891, 1.975} (wid=0.045 ws=0.028) (gid=1.939 gs=0.065)
[07/15 18:53:27     65s]           min path sink: spi1_conf1_reg[12]/C
[07/15 18:53:27     65s]           max path sink: npg1_phase_pause_ready_reg/C
[07/15 18:53:27     65s]     Skew group summary PostConditioning after re-buffering DRV fixing:
[07/15 18:53:27     65s]       skew_group CLK/functional_mode: insertion delay [min=1.891, max=1.975, avg=1.925, sd=0.028], skew [0.084 vs 0.285], 100% {1.891, 1.975} (wid=0.045 ws=0.028) (gid=1.939 gs=0.065)
[07/15 18:53:27     65s]       skew_group SPI_CLK/functional_mode: insertion delay [min=1.929, max=1.936, avg=1.933, sd=0.002], skew [0.007 vs 0.285], 100% {1.929, 1.936} (wid=0.024 ws=0.007) (gid=1.913 gs=0.000)
[07/15 18:53:27     65s]     Buffering to fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:53:27     65s]     
[07/15 18:53:27     65s]     Slew Diagnostics: After DRV fixing
[07/15 18:53:27     65s]     ==================================
[07/15 18:53:27     65s]     
[07/15 18:53:27     65s]     Global Causes:
[07/15 18:53:27     65s]     
[07/15 18:53:27     65s]     -----
[07/15 18:53:27     65s]     Cause
[07/15 18:53:27     65s]     -----
[07/15 18:53:27     65s]       (empty table)
[07/15 18:53:27     65s]     -----
[07/15 18:53:27     65s]     
[07/15 18:53:27     65s]     Top 5 overslews:
[07/15 18:53:27     65s]     
[07/15 18:53:27     65s]     ---------------------------------
[07/15 18:53:27     65s]     Overslew    Causes    Driving Pin
[07/15 18:53:27     65s]     ---------------------------------
[07/15 18:53:27     65s]       (empty table)
[07/15 18:53:27     65s]     ---------------------------------
[07/15 18:53:27     65s]     
[07/15 18:53:27     65s]     Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[07/15 18:53:27     65s]     
[07/15 18:53:27     65s]     -------------------
[07/15 18:53:27     65s]     Cause    Occurences
[07/15 18:53:27     65s]     -------------------
[07/15 18:53:27     65s]       (empty table)
[07/15 18:53:27     65s]     -------------------
[07/15 18:53:27     65s]     
[07/15 18:53:27     65s]     Violation diagnostics counts from the 0 nodes that have violations:
[07/15 18:53:27     65s]     
[07/15 18:53:27     65s]     -------------------
[07/15 18:53:27     65s]     Cause    Occurences
[07/15 18:53:27     65s]     -------------------
[07/15 18:53:27     65s]       (empty table)
[07/15 18:53:27     65s]     -------------------
[07/15 18:53:27     65s]     
[07/15 18:53:27     65s]     PostConditioning Fixing Skew by cell sizing...
[07/15 18:53:27     65s]       Clock DAG hash before 'PostConditioning Fixing Skew by cell sizing': 12857998533284947844 16612349571962041960
[07/15 18:53:27     65s]       CTS services accumulated run-time stats before 'PostConditioning Fixing Skew by cell sizing':
[07/15 18:53:27     65s]         delay calculator: calls=9332, total_wall_time=0.394s, mean_wall_time=0.042ms
[07/15 18:53:27     65s]         legalizer: calls=1178, total_wall_time=0.017s, mean_wall_time=0.014ms
[07/15 18:53:27     65s]         steiner router: calls=8328, total_wall_time=0.133s, mean_wall_time=0.016ms
[07/15 18:53:27     65s]       Path optimization required 0 stage delay updates 
[07/15 18:53:27     65s]       Resized 0 clock insts to decrease delay.
[07/15 18:53:27     65s]       Fixing short paths with downsize only
[07/15 18:53:27     65s]       Path optimization required 0 stage delay updates 
[07/15 18:53:27     65s]       Resized 0 clock insts to increase delay.
[07/15 18:53:27     65s]       
[07/15 18:53:27     65s]       Statistics: Fix Skew (cell sizing):
[07/15 18:53:27     65s]       ===================================
[07/15 18:53:27     65s]       
[07/15 18:53:27     65s]       Cell changes by Net Type:
[07/15 18:53:27     65s]       
[07/15 18:53:27     65s]       -------------------------------------------------------------------------------------------------
[07/15 18:53:27     65s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[07/15 18:53:27     65s]       -------------------------------------------------------------------------------------------------
[07/15 18:53:27     65s]       top                0            0           0            0                    0                0
[07/15 18:53:27     65s]       trunk              0            0           0            0                    0                0
[07/15 18:53:27     65s]       leaf               0            0           0            0                    0                0
[07/15 18:53:27     65s]       -------------------------------------------------------------------------------------------------
[07/15 18:53:27     65s]       Total              0            0           0            0                    0                0
[07/15 18:53:27     65s]       -------------------------------------------------------------------------------------------------
[07/15 18:53:27     65s]       
[07/15 18:53:27     65s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[07/15 18:53:27     65s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[07/15 18:53:27     65s]       
[07/15 18:53:27     65s]       Clock DAG stats after 'PostConditioning Fixing Skew by cell sizing':
[07/15 18:53:27     65s]         cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
[07/15 18:53:27     65s]         sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[07/15 18:53:27     65s]         misc counts      : r=2, pp=0
[07/15 18:53:27     65s]         cell areas       : b=255.898um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=255.898um^2
[07/15 18:53:27     65s]         cell capacitance : b=0.110pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.110pF
[07/15 18:53:27     65s]         sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[07/15 18:53:27     65s]         wire capacitance : top=0.000pF, trunk=0.281pF, leaf=0.692pF, total=0.973pF
[07/15 18:53:27     65s]         wire lengths     : top=0.000um, trunk=1602.160um, leaf=3905.690um, total=5507.850um
[07/15 18:53:27     65s]         hp wire lengths  : top=0.000um, trunk=1260.000um, leaf=1337.840um, total=2597.840um
[07/15 18:53:27     65s]       Clock DAG net violations after 'PostConditioning Fixing Skew by cell sizing': none
[07/15 18:53:27     65s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing Skew by cell sizing':
[07/15 18:53:27     65s]         Trunk : target=0.617ns count=8 avg=0.292ns sd=0.172ns min=0.050ns max=0.493ns {4 <= 0.370ns, 4 <= 0.494ns, 0 <= 0.555ns, 0 <= 0.586ns, 0 <= 0.617ns}
[07/15 18:53:27     65s]         Leaf  : target=0.617ns count=5 avg=0.513ns sd=0.069ns min=0.463ns max=0.616ns {0 <= 0.370ns, 3 <= 0.494ns, 1 <= 0.555ns, 0 <= 0.586ns, 1 <= 0.617ns}
[07/15 18:53:27     65s]       Clock DAG library cell distribution after 'PostConditioning Fixing Skew by cell sizing' {count}:
[07/15 18:53:27     65s]          Bufs: BUJI3VX8: 4 BUJI3VX4: 1 BUJI3VX2: 2 BUJI3VX1: 4 
[07/15 18:53:27     65s]       Clock DAG hash after 'PostConditioning Fixing Skew by cell sizing': 12857998533284947844 16612349571962041960
[07/15 18:53:27     65s]       CTS services accumulated run-time stats after 'PostConditioning Fixing Skew by cell sizing':
[07/15 18:53:27     65s]         delay calculator: calls=9332, total_wall_time=0.394s, mean_wall_time=0.042ms
[07/15 18:53:27     65s]         legalizer: calls=1178, total_wall_time=0.017s, mean_wall_time=0.014ms
[07/15 18:53:27     65s]         steiner router: calls=8328, total_wall_time=0.133s, mean_wall_time=0.016ms
[07/15 18:53:27     65s]       Primary reporting skew groups after 'PostConditioning Fixing Skew by cell sizing':
[07/15 18:53:27     65s]         skew_group CLK/functional_mode: insertion delay [min=1.891, max=1.975, avg=1.925, sd=0.028], skew [0.084 vs 0.285], 100% {1.891, 1.975} (wid=0.045 ws=0.028) (gid=1.939 gs=0.065)
[07/15 18:53:27     65s]             min path sink: spi1_conf1_reg[12]/C
[07/15 18:53:27     65s]             max path sink: npg1_phase_pause_ready_reg/C
[07/15 18:53:27     65s]       Skew group summary after 'PostConditioning Fixing Skew by cell sizing':
[07/15 18:53:27     65s]         skew_group CLK/functional_mode: insertion delay [min=1.891, max=1.975, avg=1.925, sd=0.028], skew [0.084 vs 0.285], 100% {1.891, 1.975} (wid=0.045 ws=0.028) (gid=1.939 gs=0.065)
[07/15 18:53:27     65s]         skew_group SPI_CLK/functional_mode: insertion delay [min=1.929, max=1.936, avg=1.933, sd=0.002], skew [0.007 vs 0.285], 100% {1.929, 1.936} (wid=0.024 ws=0.007) (gid=1.913 gs=0.000)
[07/15 18:53:27     65s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/15 18:53:27     65s]     PostConditioning Fixing Skew by cell sizing done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:53:27     65s]     Reconnecting optimized routes...
[07/15 18:53:27     65s]     Reset timing graph...
[07/15 18:53:27     65s] Ignoring AAE DB Resetting ...
[07/15 18:53:27     65s]     Reset timing graph done.
[07/15 18:53:27     65s]     Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:53:27     65s] Skipping refinePlace: no changes were made during DRV and/or skew fixing steps so it is unnecessary.
[07/15 18:53:27     65s]     Set dirty flag on 0 instances, 0 nets
[07/15 18:53:27     65s]   PostConditioning done.
[07/15 18:53:27     65s] Net route status summary:
[07/15 18:53:27     65s]   Clock:        13 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=13, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[07/15 18:53:27     65s]   Non-clock:  1278 (unrouted=27, trialRouted=1251, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=27, (crossesIlmBoundary AND tooFewTerms=0)])
[07/15 18:53:27     65s]   Update timing and DAG stats after post-conditioning...
[07/15 18:53:27     65s]   Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:53:27     65s]   Clock tree timing engine global stage delay update for slow_corner:setup.late...
[07/15 18:53:27     65s] End AAE Lib Interpolated Model. (MEM=2129.35 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 18:53:27     65s]   Clock tree timing engine global stage delay update for slow_corner:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:53:27     65s]   Clock DAG stats after post-conditioning:
[07/15 18:53:27     65s]     cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
[07/15 18:53:27     65s]     sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[07/15 18:53:27     65s]     misc counts      : r=2, pp=0
[07/15 18:53:27     65s]     cell areas       : b=255.898um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=255.898um^2
[07/15 18:53:27     65s]     cell capacitance : b=0.110pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.110pF
[07/15 18:53:27     65s]     sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[07/15 18:53:27     65s]     wire capacitance : top=0.000pF, trunk=0.281pF, leaf=0.692pF, total=0.973pF
[07/15 18:53:27     65s]     wire lengths     : top=0.000um, trunk=1602.160um, leaf=3905.690um, total=5507.850um
[07/15 18:53:27     65s]     hp wire lengths  : top=0.000um, trunk=1260.000um, leaf=1337.840um, total=2597.840um
[07/15 18:53:27     65s]   Clock DAG net violations after post-conditioning: none
[07/15 18:53:27     65s]   Clock DAG primary half-corner transition distribution after post-conditioning:
[07/15 18:53:27     65s]     Trunk : target=0.617ns count=8 avg=0.292ns sd=0.172ns min=0.050ns max=0.493ns {4 <= 0.370ns, 4 <= 0.494ns, 0 <= 0.555ns, 0 <= 0.586ns, 0 <= 0.617ns}
[07/15 18:53:27     65s]     Leaf  : target=0.617ns count=5 avg=0.513ns sd=0.069ns min=0.463ns max=0.616ns {0 <= 0.370ns, 3 <= 0.494ns, 1 <= 0.555ns, 0 <= 0.586ns, 1 <= 0.617ns}
[07/15 18:53:27     65s]   Clock DAG library cell distribution after post-conditioning {count}:
[07/15 18:53:27     65s]      Bufs: BUJI3VX8: 4 BUJI3VX4: 1 BUJI3VX2: 2 BUJI3VX1: 4 
[07/15 18:53:27     65s]   Clock DAG hash after post-conditioning: 12857998533284947844 16612349571962041960
[07/15 18:53:27     65s]   CTS services accumulated run-time stats after post-conditioning:
[07/15 18:53:27     65s]     delay calculator: calls=9345, total_wall_time=0.395s, mean_wall_time=0.042ms
[07/15 18:53:27     65s]     legalizer: calls=1178, total_wall_time=0.017s, mean_wall_time=0.014ms
[07/15 18:53:27     65s]     steiner router: calls=8328, total_wall_time=0.133s, mean_wall_time=0.016ms
[07/15 18:53:27     65s]   Primary reporting skew groups after post-conditioning:
[07/15 18:53:27     65s]     skew_group CLK/functional_mode: insertion delay [min=1.891, max=1.975, avg=1.925, sd=0.028], skew [0.084 vs 0.285], 100% {1.891, 1.975} (wid=0.045 ws=0.028) (gid=1.939 gs=0.065)
[07/15 18:53:27     65s]         min path sink: spi1_conf1_reg[12]/C
[07/15 18:53:27     65s]         max path sink: npg1_phase_pause_ready_reg/C
[07/15 18:53:27     65s]   Skew group summary after post-conditioning:
[07/15 18:53:27     65s]     skew_group CLK/functional_mode: insertion delay [min=1.891, max=1.975, avg=1.925, sd=0.028], skew [0.084 vs 0.285], 100% {1.891, 1.975} (wid=0.045 ws=0.028) (gid=1.939 gs=0.065)
[07/15 18:53:27     65s]     skew_group SPI_CLK/functional_mode: insertion delay [min=1.929, max=1.936, avg=1.933, sd=0.002], skew [0.007 vs 0.285], 100% {1.929, 1.936} (wid=0.024 ws=0.007) (gid=1.913 gs=0.000)
[07/15 18:53:27     65s]   CCOpt::Phase::PostConditioning done. (took cpu=0:00:00.1 real=0:00:00.1)
[07/15 18:53:27     65s]   Setting CTS place status to fixed for clock tree and sinks.
[07/15 18:53:27     65s]   numClockCells = 14, numClockCellsFixed = 14, numClockCellsRestored = 0, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[07/15 18:53:27     65s]   Post-balance tidy up or trial balance steps...
[07/15 18:53:27     65s]   
[07/15 18:53:27     65s]   Clock DAG stats at end of CTS:
[07/15 18:53:27     65s]   ==============================
[07/15 18:53:27     65s]   
[07/15 18:53:27     65s]   ---------------------------------------------------------
[07/15 18:53:27     65s]   Cell type                 Count    Area       Capacitance
[07/15 18:53:27     65s]   ---------------------------------------------------------
[07/15 18:53:27     65s]   Buffers                    11      255.898       0.110
[07/15 18:53:27     65s]   Inverters                   0        0.000       0.000
[07/15 18:53:27     65s]   Integrated Clock Gates      0        0.000       0.000
[07/15 18:53:27     65s]   Discrete Clock Gates        0        0.000       0.000
[07/15 18:53:27     65s]   Clock Logic                 0        0.000       0.000
[07/15 18:53:27     65s]   All                        11      255.898       0.110
[07/15 18:53:27     65s]   ---------------------------------------------------------
[07/15 18:53:27     65s]   
[07/15 18:53:27     65s]   
[07/15 18:53:27     65s]   Clock DAG sink counts at end of CTS:
[07/15 18:53:27     65s]   ====================================
[07/15 18:53:27     65s]   
[07/15 18:53:27     65s]   -------------------------
[07/15 18:53:27     65s]   Sink type           Count
[07/15 18:53:27     65s]   -------------------------
[07/15 18:53:27     65s]   Regular              368
[07/15 18:53:27     65s]   Enable Latch           0
[07/15 18:53:27     65s]   Load Capacitance       0
[07/15 18:53:27     65s]   Antenna Diode          0
[07/15 18:53:27     65s]   Node Sink              0
[07/15 18:53:27     65s]   Total                368
[07/15 18:53:27     65s]   -------------------------
[07/15 18:53:27     65s]   
[07/15 18:53:27     65s]   
[07/15 18:53:27     65s]   Clock DAG wire lengths at end of CTS:
[07/15 18:53:27     65s]   =====================================
[07/15 18:53:27     65s]   
[07/15 18:53:27     65s]   --------------------
[07/15 18:53:27     65s]   Type     Wire Length
[07/15 18:53:27     65s]   --------------------
[07/15 18:53:27     65s]   Top          0.000
[07/15 18:53:27     65s]   Trunk     1602.160
[07/15 18:53:27     65s]   Leaf      3905.690
[07/15 18:53:27     65s]   Total     5507.850
[07/15 18:53:27     65s]   --------------------
[07/15 18:53:27     65s]   
[07/15 18:53:27     65s]   
[07/15 18:53:27     65s]   Clock DAG hp wire lengths at end of CTS:
[07/15 18:53:27     65s]   ========================================
[07/15 18:53:27     65s]   
[07/15 18:53:27     65s]   -----------------------
[07/15 18:53:27     65s]   Type     hp Wire Length
[07/15 18:53:27     65s]   -----------------------
[07/15 18:53:27     65s]   Top            0.000
[07/15 18:53:27     65s]   Trunk       1260.000
[07/15 18:53:27     65s]   Leaf        1337.840
[07/15 18:53:27     65s]   Total       2597.840
[07/15 18:53:27     65s]   -----------------------
[07/15 18:53:27     65s]   
[07/15 18:53:27     65s]   
[07/15 18:53:27     65s]   Clock DAG capacitances at end of CTS:
[07/15 18:53:27     65s]   =====================================
[07/15 18:53:27     65s]   
[07/15 18:53:27     65s]   --------------------------------
[07/15 18:53:27     65s]   Type     Gate     Wire     Total
[07/15 18:53:27     65s]   --------------------------------
[07/15 18:53:27     65s]   Top      0.000    0.000    0.000
[07/15 18:53:27     65s]   Trunk    0.111    0.281    0.392
[07/15 18:53:27     65s]   Leaf     1.339    0.692    2.031
[07/15 18:53:27     65s]   Total    1.450    0.973    2.423
[07/15 18:53:27     65s]   --------------------------------
[07/15 18:53:27     65s]   
[07/15 18:53:27     65s]   
[07/15 18:53:27     65s]   Clock DAG sink capacitances at end of CTS:
[07/15 18:53:27     65s]   ==========================================
[07/15 18:53:27     65s]   
[07/15 18:53:27     65s]   -----------------------------------------------
[07/15 18:53:27     65s]   Total    Average    Std. Dev.    Min      Max
[07/15 18:53:27     65s]   -----------------------------------------------
[07/15 18:53:27     65s]   1.339     0.004       0.000      0.004    0.004
[07/15 18:53:27     65s]   -----------------------------------------------
[07/15 18:53:27     65s]   
[07/15 18:53:27     65s]   
[07/15 18:53:27     65s]   Clock DAG net violations at end of CTS:
[07/15 18:53:27     65s]   =======================================
[07/15 18:53:27     65s]   
[07/15 18:53:27     65s]   None
[07/15 18:53:27     65s]   
[07/15 18:53:27     65s]   
[07/15 18:53:27     65s]   Clock DAG primary half-corner transition distribution at end of CTS:
[07/15 18:53:27     65s]   ====================================================================
[07/15 18:53:27     65s]   
[07/15 18:53:27     65s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[07/15 18:53:27     65s]   Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                              Over Target
[07/15 18:53:27     65s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[07/15 18:53:27     65s]   Trunk       0.617       8       0.292       0.172      0.050    0.493    {4 <= 0.370ns, 4 <= 0.494ns, 0 <= 0.555ns, 0 <= 0.586ns, 0 <= 0.617ns}         -
[07/15 18:53:27     65s]   Leaf        0.617       5       0.513       0.069      0.463    0.616    {0 <= 0.370ns, 3 <= 0.494ns, 1 <= 0.555ns, 0 <= 0.586ns, 1 <= 0.617ns}         -
[07/15 18:53:27     65s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[07/15 18:53:27     65s]   
[07/15 18:53:27     65s]   
[07/15 18:53:27     65s]   Clock DAG library cell distribution at end of CTS:
[07/15 18:53:27     65s]   ==================================================
[07/15 18:53:27     65s]   
[07/15 18:53:27     65s]   -----------------------------------------
[07/15 18:53:27     65s]   Name        Type      Inst     Inst Area 
[07/15 18:53:27     65s]                         Count    (um^2)
[07/15 18:53:27     65s]   -----------------------------------------
[07/15 18:53:27     65s]   BUJI3VX8    buffer      4       150.528
[07/15 18:53:27     65s]   BUJI3VX4    buffer      1        25.088
[07/15 18:53:27     65s]   BUJI3VX2    buffer      2        30.106
[07/15 18:53:27     65s]   BUJI3VX1    buffer      4        50.176
[07/15 18:53:27     65s]   -----------------------------------------
[07/15 18:53:27     65s]   
[07/15 18:53:27     65s]   Clock DAG hash at end of CTS: 12857998533284947844 16612349571962041960
[07/15 18:53:27     65s]   CTS services accumulated run-time stats at end of CTS:
[07/15 18:53:27     65s]     delay calculator: calls=9345, total_wall_time=0.395s, mean_wall_time=0.042ms
[07/15 18:53:27     65s]     legalizer: calls=1178, total_wall_time=0.017s, mean_wall_time=0.014ms
[07/15 18:53:27     65s]     steiner router: calls=8328, total_wall_time=0.133s, mean_wall_time=0.016ms
[07/15 18:53:27     65s]   
[07/15 18:53:27     65s]   Primary reporting skew groups summary at end of CTS:
[07/15 18:53:27     65s]   ====================================================
[07/15 18:53:27     65s]   
[07/15 18:53:27     65s]   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[07/15 18:53:27     65s]   Half-corner               Skew Group             Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[07/15 18:53:27     65s]   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[07/15 18:53:27     65s]   slow_corner:setup.late    CLK/functional_mode    1.891     1.975     0.084       0.285         0.028           0.028           1.925        0.028     100% {1.891, 1.975}
[07/15 18:53:27     65s]   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[07/15 18:53:27     65s]   
[07/15 18:53:27     65s]   
[07/15 18:53:27     65s]   Skew group summary at end of CTS:
[07/15 18:53:27     65s]   =================================
[07/15 18:53:27     65s]   
[07/15 18:53:27     65s]   -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[07/15 18:53:27     65s]   Half-corner               Skew Group                 Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[07/15 18:53:27     65s]   -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[07/15 18:53:27     65s]   slow_corner:setup.late    CLK/functional_mode        1.891     1.975     0.084       0.285         0.028           0.028           1.925        0.028     100% {1.891, 1.975}
[07/15 18:53:27     65s]   slow_corner:setup.late    SPI_CLK/functional_mode    1.929     1.936     0.007       0.285         0.007           0.007           1.933        0.002     100% {1.929, 1.936}
[07/15 18:53:27     65s]   -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[07/15 18:53:27     65s]   
[07/15 18:53:27     65s]   
[07/15 18:53:27     65s]   Found a total of 0 clock tree pins with a slew violation.
[07/15 18:53:27     65s]   
[07/15 18:53:27     65s]   Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:53:27     65s] Synthesizing clock trees done.
[07/15 18:53:27     65s] Tidy Up And Update Timing...
[07/15 18:53:27     65s] External - Set all clocks to propagated mode...
[07/15 18:53:27     65s] Innovus updating I/O latencies
[07/15 18:53:27     66s] AAE_INFO: opIsDesignInPostRouteState() is 0
[07/15 18:53:27     66s] #################################################################################
[07/15 18:53:27     66s] # Design Stage: PreRoute
[07/15 18:53:27     66s] # Design Name: aska_dig
[07/15 18:53:27     66s] # Design Mode: 180nm
[07/15 18:53:27     66s] # Analysis Mode: MMMC Non-OCV 
[07/15 18:53:27     66s] # Parasitics Mode: No SPEF/RCDB 
[07/15 18:53:27     66s] # Signoff Settings: SI Off 
[07/15 18:53:27     66s] #################################################################################
[07/15 18:53:27     66s] Topological Sorting (REAL = 0:00:00.0, MEM = 2144.9M, InitMEM = 2144.9M)
[07/15 18:53:27     66s] Start delay calculation (fullDC) (1 T). (MEM=2144.92)
[07/15 18:53:27     66s] *** Calculating scaling factor for slow_liberty libraries using the default operating condition of each library.
[07/15 18:53:27     66s] End AAE Lib Interpolated Model. (MEM=2156.53 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 18:53:27     66s] Total number of fetched objects 1264
[07/15 18:53:27     66s] Total number of fetched objects 1264
[07/15 18:53:27     66s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 18:53:27     66s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 18:53:27     66s] End delay calculation. (MEM=2172.21 CPU=0:00:00.1 REAL=0:00:00.0)
[07/15 18:53:27     66s] End delay calculation (fullDC). (MEM=2172.21 CPU=0:00:00.1 REAL=0:00:00.0)
[07/15 18:53:27     66s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2172.2M) ***
[07/15 18:53:28     66s] Setting all clocks to propagated mode.
[07/15 18:53:28     66s] External - Set all clocks to propagated mode done. (took cpu=0:00:00.3 real=0:00:00.3)
[07/15 18:53:28     66s] Clock DAG stats after update timingGraph:
[07/15 18:53:28     66s]   cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
[07/15 18:53:28     66s]   sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[07/15 18:53:28     66s]   misc counts      : r=2, pp=0
[07/15 18:53:28     66s]   cell areas       : b=255.898um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=255.898um^2
[07/15 18:53:28     66s]   cell capacitance : b=0.110pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.110pF
[07/15 18:53:28     66s]   sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[07/15 18:53:28     66s]   wire capacitance : top=0.000pF, trunk=0.281pF, leaf=0.692pF, total=0.973pF
[07/15 18:53:28     66s]   wire lengths     : top=0.000um, trunk=1602.160um, leaf=3905.690um, total=5507.850um
[07/15 18:53:28     66s]   hp wire lengths  : top=0.000um, trunk=1260.000um, leaf=1337.840um, total=2597.840um
[07/15 18:53:28     66s] Clock DAG net violations after update timingGraph: none
[07/15 18:53:28     66s] Clock DAG primary half-corner transition distribution after update timingGraph:
[07/15 18:53:28     66s]   Trunk : target=0.617ns count=8 avg=0.292ns sd=0.172ns min=0.050ns max=0.493ns {4 <= 0.370ns, 4 <= 0.494ns, 0 <= 0.555ns, 0 <= 0.586ns, 0 <= 0.617ns}
[07/15 18:53:28     66s]   Leaf  : target=0.617ns count=5 avg=0.513ns sd=0.069ns min=0.463ns max=0.616ns {0 <= 0.370ns, 3 <= 0.494ns, 1 <= 0.555ns, 0 <= 0.586ns, 1 <= 0.617ns}
[07/15 18:53:28     66s] Clock DAG library cell distribution after update timingGraph {count}:
[07/15 18:53:28     66s]    Bufs: BUJI3VX8: 4 BUJI3VX4: 1 BUJI3VX2: 2 BUJI3VX1: 4 
[07/15 18:53:28     66s] Clock DAG hash after update timingGraph: 12857998533284947844 16612349571962041960
[07/15 18:53:28     66s] CTS services accumulated run-time stats after update timingGraph:
[07/15 18:53:28     66s]   delay calculator: calls=9345, total_wall_time=0.395s, mean_wall_time=0.042ms
[07/15 18:53:28     66s]   legalizer: calls=1178, total_wall_time=0.017s, mean_wall_time=0.014ms
[07/15 18:53:28     66s]   steiner router: calls=8328, total_wall_time=0.133s, mean_wall_time=0.016ms
[07/15 18:53:28     66s] Primary reporting skew groups after update timingGraph:
[07/15 18:53:28     66s]   skew_group CLK/functional_mode: insertion delay [min=1.891, max=1.975, avg=1.925, sd=0.028], skew [0.084 vs 0.285], 100% {1.891, 1.975} (wid=0.045 ws=0.028) (gid=1.939 gs=0.065)
[07/15 18:53:28     66s]       min path sink: spi1_conf1_reg[12]/C
[07/15 18:53:28     66s]       max path sink: npg1_phase_pause_ready_reg/C
[07/15 18:53:28     66s] Skew group summary after update timingGraph:
[07/15 18:53:28     66s]   skew_group CLK/functional_mode: insertion delay [min=1.891, max=1.975, avg=1.925, sd=0.028], skew [0.084 vs 0.285], 100% {1.891, 1.975} (wid=0.045 ws=0.028) (gid=1.939 gs=0.065)
[07/15 18:53:28     66s]   skew_group SPI_CLK/functional_mode: insertion delay [min=1.929, max=1.936, avg=1.933, sd=0.002], skew [0.007 vs 0.285], 100% {1.929, 1.936} (wid=0.024 ws=0.007) (gid=1.913 gs=0.000)
[07/15 18:53:28     66s] Logging CTS constraint violations...
[07/15 18:53:28     66s]   No violations found.
[07/15 18:53:28     66s] Logging CTS constraint violations done.
[07/15 18:53:28     66s] Tidy Up And Update Timing done. (took cpu=0:00:00.3 real=0:00:00.3)
[07/15 18:53:28     66s] Runtime done. (took cpu=0:00:08.5 real=0:00:08.6)
[07/15 18:53:28     66s] Runtime Report Coverage % = 99.9
[07/15 18:53:28     66s] Runtime Summary
[07/15 18:53:28     66s] ===============
[07/15 18:53:28     66s] Clock Runtime:  (34%) Core CTS           2.98 (Init 0.91, Construction 0.36, Implementation 1.42, eGRPC 0.09, PostConditioning 0.07, Other 0.13)
[07/15 18:53:28     66s] Clock Runtime:  (59%) CTS services       5.05 (RefinePlace 0.12, EarlyGlobalClock 0.15, NanoRoute 4.68, ExtractRC 0.10, TimingAnalysis 0.00)
[07/15 18:53:28     66s] Clock Runtime:   (6%) Other CTS          0.52 (Init 0.07, CongRepair/EGR-DP 0.11, TimingUpdate 0.33, Other 0.00)
[07/15 18:53:28     66s] Clock Runtime: (100%) Total              8.54
[07/15 18:53:28     66s] 
[07/15 18:53:28     66s] 
[07/15 18:53:28     66s] Runtime Summary:
[07/15 18:53:28     66s] ================
[07/15 18:53:28     66s] 
[07/15 18:53:28     66s] ---------------------------------------------------------------------------------------------------------------------
[07/15 18:53:28     66s] wall  % time  children  called  name
[07/15 18:53:28     66s] ---------------------------------------------------------------------------------------------------------------------
[07/15 18:53:28     66s] 8.55  100.00    8.55      0       
[07/15 18:53:28     66s] 8.55  100.00    8.54      1     Runtime
[07/15 18:53:28     66s] 0.01    0.12    0.01      1     CCOpt::Phase::Initialization
[07/15 18:53:28     66s] 0.01    0.12    0.01      1       Check Prerequisites
[07/15 18:53:28     66s] 0.01    0.12    0.00      1         Leaving CCOpt scope - CheckPlace
[07/15 18:53:28     66s] 0.95   11.11    0.95      1     CCOpt::Phase::PreparingToBalance
[07/15 18:53:28     66s] 0.00    0.00    0.00      1       Leaving CCOpt scope - Initializing power interface
[07/15 18:53:28     66s] 0.06    0.69    0.00      1       Leaving CCOpt scope - optDesignGlobalRouteStep
[07/15 18:53:28     66s] 0.04    0.43    0.03      1       Legalization setup
[07/15 18:53:28     66s] 0.03    0.30    0.00      2         Leaving CCOpt scope - Initializing placement interface
[07/15 18:53:28     66s] 0.00    0.02    0.00      1         Leaving CCOpt scope - Cleaning up placement interface
[07/15 18:53:28     66s] 0.85    9.96    0.00      1       Validating CTS configuration
[07/15 18:53:28     66s] 0.00    0.00    0.00      1         Checking module port directions
[07/15 18:53:28     66s] 0.00    0.01    0.00      1         Clock tree timing engine global stage delay update for slow_corner:setup.late
[07/15 18:53:28     66s] 0.00    0.00    0.00      1         Checking for illegal sizes of clock logic instances
[07/15 18:53:28     66s] 0.02    0.19    0.01      1     Preparing To Balance
[07/15 18:53:28     66s] 0.00    0.02    0.00      1       Leaving CCOpt scope - Cleaning up placement interface
[07/15 18:53:28     66s] 0.01    0.13    0.00      1       Leaving CCOpt scope - Initializing placement interface
[07/15 18:53:28     66s] 0.61    7.09    0.61      1     CCOpt::Phase::Construction
[07/15 18:53:28     66s] 0.42    4.88    0.42      1       Stage::Clustering
[07/15 18:53:28     66s] 0.22    2.56    0.21      1         Clustering
[07/15 18:53:28     66s] 0.00    0.02    0.00      1           Initialize for clustering
[07/15 18:53:28     66s] 0.00    0.00    0.00      1             Computing optimal clock node locations
[07/15 18:53:28     66s] 0.12    1.38    0.00      1           Bottom-up phase
[07/15 18:53:28     66s] 0.09    1.06    0.09      1           Legalizing clock trees
[07/15 18:53:28     66s] 0.07    0.78    0.00      1             Leaving CCOpt scope - ClockRefiner
[07/15 18:53:28     66s] 0.00    0.02    0.00      1             Leaving CCOpt scope - Cleaning up placement interface
[07/15 18:53:28     66s] 0.01    0.14    0.00      1             Leaving CCOpt scope - Initializing placement interface
[07/15 18:53:28     66s] 0.01    0.07    0.00      1             Clock tree timing engine global stage delay update for slow_corner:setup.late
[07/15 18:53:28     66s] 0.20    2.31    0.19      1         CongRepair After Initial Clustering
[07/15 18:53:28     66s] 0.15    1.77    0.12      1           Leaving CCOpt scope - Early Global Route
[07/15 18:53:28     66s] 0.06    0.76    0.00      1             Early Global Route - eGR only step
[07/15 18:53:28     66s] 0.06    0.69    0.00      1             Congestion Repair
[07/15 18:53:28     66s] 0.03    0.38    0.00      1           Leaving CCOpt scope - extractRC
[07/15 18:53:28     66s] 0.01    0.06    0.00      1           Clock tree timing engine global stage delay update for slow_corner:setup.late
[07/15 18:53:28     66s] 0.01    0.12    0.01      1       Stage::DRV Fixing
[07/15 18:53:28     66s] 0.00    0.05    0.00      1         Fixing clock tree slew time and max cap violations
[07/15 18:53:28     66s] 0.01    0.06    0.00      1         Fixing clock tree slew time and max cap violations - detailed pass
[07/15 18:53:28     66s] 0.18    2.09    0.18      1       Stage::Insertion Delay Reduction
[07/15 18:53:28     66s] 0.00    0.04    0.00      1         Removing unnecessary root buffering
[07/15 18:53:28     66s] 0.00    0.04    0.00      1         Removing unconstrained drivers
[07/15 18:53:28     66s] 0.04    0.46    0.00      1         Reducing insertion delay 1
[07/15 18:53:28     66s] 0.00    0.04    0.00      1         Removing longest path buffering
[07/15 18:53:28     66s] 0.13    1.50    0.00      1         Reducing insertion delay 2
[07/15 18:53:28     66s] 1.43   16.76    1.43      1     CCOpt::Phase::Implementation
[07/15 18:53:28     66s] 0.08    0.94    0.08      1       Stage::Reducing Power
[07/15 18:53:28     66s] 0.00    0.04    0.00      1         Improving clock tree routing
[07/15 18:53:28     66s] 0.07    0.84    0.00      1         Reducing clock tree power 1
[07/15 18:53:28     66s] 0.00    0.01    0.00      2           Legalizing clock trees
[07/15 18:53:28     66s] 0.00    0.06    0.00      1         Reducing clock tree power 2
[07/15 18:53:28     66s] 0.50    5.81    0.49      1       Stage::Balancing
[07/15 18:53:28     66s] 0.46    5.39    0.46      1         Approximately balancing fragments step
[07/15 18:53:28     66s] 0.02    0.20    0.00      1           Resolve constraints - Approximately balancing fragments
[07/15 18:53:28     66s] 0.01    0.07    0.00      1           Estimate delay to be added in balancing - Approximately balancing fragments
[07/15 18:53:28     66s] 0.00    0.05    0.00      1           Moving gates to improve sub-tree skew
[07/15 18:53:28     66s] 0.01    0.16    0.00      1           Approximately balancing fragments bottom up
[07/15 18:53:28     66s] 0.42    4.88    0.00      1           Approximately balancing fragments, wire and cell delays
[07/15 18:53:28     66s] 0.01    0.07    0.00      1         Improving fragments clock skew
[07/15 18:53:28     66s] 0.02    0.19    0.01      1         Approximately balancing step
[07/15 18:53:28     66s] 0.01    0.11    0.00      1           Resolve constraints - Approximately balancing
[07/15 18:53:28     66s] 0.00    0.04    0.00      1           Approximately balancing, wire and cell delays
[07/15 18:53:28     66s] 0.00    0.04    0.00      1         Fixing clock tree overload
[07/15 18:53:28     66s] 0.00    0.05    0.00      1         Approximately balancing paths
[07/15 18:53:28     66s] 0.83    9.69    0.78      1       Stage::Polishing
[07/15 18:53:28     66s] 0.01    0.07    0.00      1         Clock tree timing engine global stage delay update for slow_corner:setup.late
[07/15 18:53:28     66s] 0.01    0.08    0.00      1         Merging balancing drivers for power
[07/15 18:53:28     66s] 0.01    0.06    0.00      1         Improving clock skew
[07/15 18:53:28     66s] 0.47    5.49    0.46      1         Moving gates to reduce wire capacitance
[07/15 18:53:28     66s] 0.01    0.07    0.00      2           Artificially removing short and long paths
[07/15 18:53:28     66s] 0.06    0.75    0.00      1           Moving gates to reduce wire capacitance - iteration 1: WireCapReduction
[07/15 18:53:28     66s] 0.00    0.04    0.00      1             Legalizing clock trees
[07/15 18:53:28     66s] 0.18    2.10    0.00      1           Moving gates to reduce wire capacitance - iteration 1: MoveGates
[07/15 18:53:28     66s] 0.00    0.00    0.00      1             Legalizing clock trees
[07/15 18:53:28     66s] 0.05    0.55    0.00      1           Moving gates to reduce wire capacitance - iteration 2: WireCapReduction
[07/15 18:53:28     66s] 0.00    0.01    0.00      1             Legalizing clock trees
[07/15 18:53:28     66s] 0.16    1.92    0.00      1           Moving gates to reduce wire capacitance - iteration 2: MoveGates
[07/15 18:53:28     66s] 0.00    0.01    0.00      1             Legalizing clock trees
[07/15 18:53:28     66s] 0.03    0.40    0.00      1         Reducing clock tree power 3
[07/15 18:53:28     66s] 0.00    0.02    0.00      1           Artificially removing short and long paths
[07/15 18:53:28     66s] 0.00    0.01    0.00      1           Legalizing clock trees
[07/15 18:53:28     66s] 0.01    0.06    0.00      1         Improving insertion delay
[07/15 18:53:28     66s] 0.25    2.95    0.24      1         Wire Opt OverFix
[07/15 18:53:28     66s] 0.23    2.72    0.23      1           Wire Reduction extra effort
[07/15 18:53:28     66s] 0.00    0.02    0.00      1             Artificially removing short and long paths
[07/15 18:53:28     66s] 0.01    0.09    0.00      1             Global shorten wires A0
[07/15 18:53:28     66s] 0.17    2.02    0.00      2             Move For Wirelength - core
[07/15 18:53:28     66s] 0.00    0.01    0.00      1             Global shorten wires A1
[07/15 18:53:28     66s] 0.02    0.27    0.00      1             Global shorten wires B
[07/15 18:53:28     66s] 0.02    0.24    0.00      1             Move For Wirelength - branch
[07/15 18:53:28     66s] 0.01    0.08    0.01      1           Optimizing orientation
[07/15 18:53:28     66s] 0.01    0.07    0.00      1             FlipOpt
[07/15 18:53:28     66s] 0.03    0.32    0.02      1       Stage::Updating netlist
[07/15 18:53:28     66s] 0.00    0.03    0.00      1         Leaving CCOpt scope - Cleaning up placement interface
[07/15 18:53:28     66s] 0.02    0.19    0.00      1         Leaving CCOpt scope - ClockRefiner
[07/15 18:53:28     66s] 0.22    2.59    0.19      1     CCOpt::Phase::eGRPC
[07/15 18:53:28     66s] 0.07    0.77    0.06      1       Leaving CCOpt scope - Routing Tools
[07/15 18:53:28     66s] 0.06    0.72    0.00      1         Early Global Route - eGR only step
[07/15 18:53:28     66s] 0.03    0.37    0.00      1       Leaving CCOpt scope - extractRC
[07/15 18:53:28     66s] 0.01    0.13    0.00      1       Leaving CCOpt scope - Initializing placement interface
[07/15 18:53:28     66s] 0.01    0.08    0.01      1       Reset bufferability constraints
[07/15 18:53:28     66s] 0.01    0.08    0.00      1         Clock tree timing engine global stage delay update for slow_corner:setup.late
[07/15 18:53:28     66s] 0.01    0.06    0.00      1       eGRPC Moving buffers
[07/15 18:53:28     66s] 0.00    0.02    0.00      1         Violation analysis
[07/15 18:53:28     66s] 0.02    0.18    0.00      1       eGRPC Initial Pass of Downsizing Clock Tree cells
[07/15 18:53:28     66s] 0.00    0.01    0.00      1         Artificially removing long paths
[07/15 18:53:28     66s] 0.01    0.15    0.00      1       eGRPC Fixing DRVs
[07/15 18:53:28     66s] 0.00    0.02    0.00      1       Reconnecting optimized routes
[07/15 18:53:28     66s] 0.00    0.03    0.00      1       Violation analysis
[07/15 18:53:28     66s] 0.00    0.02    0.00      1       Leaving CCOpt scope - Cleaning up placement interface
[07/15 18:53:28     66s] 0.04    0.45    0.00      1       Leaving CCOpt scope - ClockRefiner
[07/15 18:53:28     66s] 4.89   57.12    4.88      1     CCOpt::Phase::Routing
[07/15 18:53:28     66s] 4.84   56.56    4.80      1       Leaving CCOpt scope - Routing Tools
[07/15 18:53:28     66s] 0.06    0.72    0.00      1         Early Global Route - eGR->Nr High Frequency step
[07/15 18:53:28     66s] 4.68   54.73    0.00      1         NanoRoute
[07/15 18:53:28     66s] 0.06    0.65    0.00      1         Route Remaining Unrouted Nets
[07/15 18:53:28     66s] 0.03    0.37    0.00      1       Leaving CCOpt scope - extractRC
[07/15 18:53:28     66s] 0.01    0.10    0.00      1       Clock tree timing engine global stage delay update for slow_corner:setup.late
[07/15 18:53:28     66s] 0.07    0.87    0.06      1     CCOpt::Phase::PostConditioning
[07/15 18:53:28     66s] 0.01    0.15    0.00      1       Leaving CCOpt scope - Initializing placement interface
[07/15 18:53:28     66s] 0.00    0.00    0.00      1       Reset bufferability constraints
[07/15 18:53:28     66s] 0.01    0.06    0.00      1       PostConditioning Upsizing To Fix DRVs
[07/15 18:53:28     66s] 0.02    0.20    0.00      1       Recomputing CTS skew targets
[07/15 18:53:28     66s] 0.00    0.05    0.00      1       PostConditioning Fixing DRVs
[07/15 18:53:28     66s] 0.00    0.06    0.00      1       Buffering to fix DRVs
[07/15 18:53:28     66s] 0.01    0.06    0.00      1       PostConditioning Fixing Skew by cell sizing
[07/15 18:53:28     66s] 0.00    0.02    0.00      1       Reconnecting optimized routes
[07/15 18:53:28     66s] 0.00    0.00    0.00      1       Update timing and DAG stats after post-conditioning
[07/15 18:53:28     66s] 0.01    0.10    0.00      1       Clock tree timing engine global stage delay update for slow_corner:setup.late
[07/15 18:53:28     66s] 0.01    0.07    0.00      1     Post-balance tidy up or trial balance steps
[07/15 18:53:28     66s] 0.34    3.96    0.33      1     Tidy Up And Update Timing
[07/15 18:53:28     66s] 0.33    3.89    0.00      1       External - Set all clocks to propagated mode
[07/15 18:53:28     66s] ---------------------------------------------------------------------------------------------------------------------
[07/15 18:53:28     66s] 
[07/15 18:53:28     66s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[07/15 18:53:28     66s] Leaving CCOpt scope - Cleaning up placement interface...
[07/15 18:53:28     66s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2153.1M, EPOCH TIME: 1721084008.063979
[07/15 18:53:28     66s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:368).
[07/15 18:53:28     66s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:28     66s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:28     66s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:28     66s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.003, MEM:2062.1M, EPOCH TIME: 1721084008.067439
[07/15 18:53:28     66s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:53:28     66s] **WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
[07/15 18:53:28     66s] *** CTS #1 [finish] (ccopt_design #1) : cpu/real = 0:00:08.5/0:00:08.6 (1.0), totSession cpu/real = 0:01:06.3/0:10:24.9 (0.1), mem = 2062.1M
[07/15 18:53:28     66s] 
[07/15 18:53:28     66s] =============================================================================================
[07/15 18:53:28     66s]  Step TAT Report : CTS #1 / ccopt_design #1                                     21.18-s099_1
[07/15 18:53:28     66s] =============================================================================================
[07/15 18:53:28     66s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/15 18:53:28     66s] ---------------------------------------------------------------------------------------------
[07/15 18:53:28     66s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:53:28     66s] [ IncrReplace            ]      1   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.1    1.1
[07/15 18:53:28     66s] [ EarlyGlobalRoute       ]      5   0:00:00.2  (   2.8 % )     0:00:00.2 /  0:00:00.2    1.0
[07/15 18:53:28     66s] [ DetailRoute            ]      1   0:00:01.4  (  16.3 % )     0:00:01.4 /  0:00:01.4    1.0
[07/15 18:53:28     66s] [ ExtractRC              ]      3   0:00:00.1  (   1.1 % )     0:00:00.1 /  0:00:00.1    1.0
[07/15 18:53:28     66s] [ FullDelayCalc          ]      1   0:00:00.1  (   1.6 % )     0:00:00.1 /  0:00:00.1    1.0
[07/15 18:53:28     66s] [ MISC                   ]          0:00:06.6  (  77.5 % )     0:00:06.6 /  0:00:06.6    1.0
[07/15 18:53:28     66s] ---------------------------------------------------------------------------------------------
[07/15 18:53:28     66s]  CTS #1 TOTAL                       0:00:08.6  ( 100.0 % )     0:00:08.6 /  0:00:08.5    1.0
[07/15 18:53:28     66s] ---------------------------------------------------------------------------------------------
[07/15 18:53:28     66s] 
[07/15 18:53:28     66s] Synthesizing clock trees with CCOpt done.
[07/15 18:53:28     66s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[07/15 18:53:28     66s] Type 'man IMPSP-9025' for more detail.
[07/15 18:53:28     66s] Set place::cacheFPlanSiteMark to 0
[07/15 18:53:28     66s] All LLGs are deleted
[07/15 18:53:28     66s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:28     66s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:28     66s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2062.1M, EPOCH TIME: 1721084008.076380
[07/15 18:53:28     66s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2062.1M, EPOCH TIME: 1721084008.076443
[07/15 18:53:28     66s] Info: pop threads available for lower-level modules during optimization.
[07/15 18:53:28     66s] 
[07/15 18:53:28     66s] *** Summary of all messages that are not suppressed in this session:
[07/15 18:53:28     66s] Severity  ID               Count  Summary                                  
[07/15 18:53:28     66s] WARNING   IMPSP-105           18  'setPlaceMode -maxRouteLayer' will becom...
[07/15 18:53:28     66s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[07/15 18:53:28     66s] WARNING   IMPCCOPT-1182        2  The clock_gating_cells property has no u...
[07/15 18:53:28     66s] WARNING   IMPTCM-77            2  Option "%s" for command %s is obsolete a...
[07/15 18:53:28     66s] WARNING   IMPPSP-1003         12  Found use of '%s'. This will continue to...
[07/15 18:53:28     66s] *** Message Summary: 35 warning(s), 0 error(s)
[07/15 18:53:28     66s] 
[07/15 18:53:28     66s] *** ccopt_design #1 [finish] : cpu/real = 0:00:08.5/0:00:08.6 (1.0), totSession cpu/real = 0:01:06.3/0:10:24.9 (0.1), mem = 2062.1M
[07/15 18:53:28     66s] 
[07/15 18:53:28     66s] =============================================================================================
[07/15 18:53:28     66s]  Final TAT Report : ccopt_design #1                                             21.18-s099_1
[07/15 18:53:28     66s] =============================================================================================
[07/15 18:53:28     66s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/15 18:53:28     66s] ---------------------------------------------------------------------------------------------
[07/15 18:53:28     66s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:53:28     66s] [ IncrReplace            ]      1   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.1    1.1
[07/15 18:53:28     66s] [ CTS                    ]      1   0:00:08.0  (  93.4 % )     0:00:08.6 /  0:00:08.5    1.0
[07/15 18:53:28     66s] [ EarlyGlobalRoute       ]      5   0:00:00.2  (   2.8 % )     0:00:00.2 /  0:00:00.2    1.0
[07/15 18:53:28     66s] [ ExtractRC              ]      3   0:00:00.1  (   1.1 % )     0:00:00.1 /  0:00:00.1    1.0
[07/15 18:53:28     66s] [ FullDelayCalc          ]      1   0:00:00.1  (   1.6 % )     0:00:00.1 /  0:00:00.1    1.0
[07/15 18:53:28     66s] [ MISC                   ]          0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.6
[07/15 18:53:28     66s] ---------------------------------------------------------------------------------------------
[07/15 18:53:28     66s]  ccopt_design #1 TOTAL              0:00:08.6  ( 100.0 % )     0:00:08.6 /  0:00:08.5    1.0
[07/15 18:53:28     66s] ---------------------------------------------------------------------------------------------
[07/15 18:53:28     66s] 
[07/15 18:53:28     66s] #% End ccopt_design (date=07/15 18:53:28, total cpu=0:00:08.5, real=0:00:09.0, peak res=1583.6M, current mem=1583.6M)
[07/15 18:53:28     66s] <CMD> setRouteMode -earlyGlobalMaxRouteLayer 4
[07/15 18:53:28     66s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[07/15 18:53:28     66s] <CMD> optDesign -postCTS
[07/15 18:53:28     66s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1583.6M, totSessionCpu=0:01:06 **
[07/15 18:53:28     66s] *** optDesign #1 [begin] : totSession cpu/real = 0:01:06.4/0:10:24.9 (0.1), mem = 2062.1M
[07/15 18:53:28     66s] Info: 1 threads available for lower-level modules during optimization.
[07/15 18:53:28     66s] GigaOpt running with 1 threads.
[07/15 18:53:28     66s] *** InitOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:01:06.4/0:10:24.9 (0.1), mem = 2062.1M
[07/15 18:53:28     66s] **INFO: User settings:
[07/15 18:53:28     66s] setDesignMode -process                              180
[07/15 18:53:28     66s] setExtractRCMode -coupling_c_th                     3
[07/15 18:53:28     66s] setExtractRCMode -engine                            preRoute
[07/15 18:53:28     66s] setExtractRCMode -relative_c_th                     0.03
[07/15 18:53:28     66s] setExtractRCMode -total_c_th                        5
[07/15 18:53:28     66s] setUsefulSkewMode -maxAllowedDelay                  1
[07/15 18:53:28     66s] setUsefulSkewMode -noBoundary                       false
[07/15 18:53:28     66s] setDelayCalMode -enable_high_fanout                 true
[07/15 18:53:28     66s] setDelayCalMode -engine                             aae
[07/15 18:53:28     66s] setDelayCalMode -ignoreNetLoad                      false
[07/15 18:53:28     66s] setDelayCalMode -socv_accuracy_mode                 low
[07/15 18:53:28     66s] setOptMode -activeHoldViews                         { fast_functional_mode }
[07/15 18:53:28     66s] setOptMode -activeSetupViews                        { slow_functional_mode }
[07/15 18:53:28     66s] setOptMode -autoSetupViews                          { slow_functional_mode}
[07/15 18:53:28     66s] setOptMode -autoTDGRSetupViews                      { slow_functional_mode}
[07/15 18:53:28     66s] setOptMode -drcMargin                               0
[07/15 18:53:28     66s] setOptMode -fixCap                                  true
[07/15 18:53:28     66s] setOptMode -fixDrc                                  true
[07/15 18:53:28     66s] setOptMode -fixFanoutLoad                           true
[07/15 18:53:28     66s] setOptMode -fixTran                                 true
[07/15 18:53:28     66s] setOptMode -optimizeFF                              true
[07/15 18:53:28     66s] setOptMode -preserveAllSequential                   false
[07/15 18:53:28     66s] setOptMode -setupTargetSlack                        0
[07/15 18:53:28     66s] setPlaceMode -maxRouteLayer                         4
[07/15 18:53:28     66s] setPlaceMode -place_detail_check_route              false
[07/15 18:53:28     66s] setPlaceMode -place_detail_preserve_routing         true
[07/15 18:53:28     66s] setPlaceMode -place_detail_remove_affected_routing  false
[07/15 18:53:28     66s] setPlaceMode -place_detail_swap_eeq_cells           false
[07/15 18:53:28     66s] setPlaceMode -place_global_clock_gate_aware         true
[07/15 18:53:28     66s] setPlaceMode -place_global_cong_effort              auto
[07/15 18:53:28     66s] setPlaceMode -place_global_ignore_scan              true
[07/15 18:53:28     66s] setPlaceMode -place_global_ignore_spare             false
[07/15 18:53:28     66s] setPlaceMode -place_global_module_aware_spare       false
[07/15 18:53:28     66s] setPlaceMode -place_global_place_io_pins            false
[07/15 18:53:28     66s] setPlaceMode -place_global_reorder_scan             true
[07/15 18:53:28     66s] setPlaceMode -powerDriven                           false
[07/15 18:53:28     66s] setPlaceMode -timingDriven                          true
[07/15 18:53:28     66s] setAnalysisMode -analysisType                       bcwc
[07/15 18:53:28     66s] setAnalysisMode -checkType                          setup
[07/15 18:53:28     66s] setAnalysisMode -clkSrcPath                         true
[07/15 18:53:28     66s] setAnalysisMode -clockPropagation                   sdcControl
[07/15 18:53:28     66s] setAnalysisMode -usefulSkew                         true
[07/15 18:53:28     66s] setAnalysisMode -virtualIPO                         false
[07/15 18:53:28     66s] setRouteMode -earlyGlobalHonorMsvRouteConstraint    false
[07/15 18:53:28     66s] setRouteMode -earlyGlobalMaxRouteLayer              4
[07/15 18:53:28     66s] setRouteMode -earlyGlobalMinRouteLayer              2
[07/15 18:53:28     66s] setRouteMode -earlyGlobalRoutePartitionPinGuide     true
[07/15 18:53:28     66s] 
[07/15 18:53:28     66s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[07/15 18:53:28     66s] Need call spDPlaceInit before registerPrioInstLoc.
[07/15 18:53:28     66s] OPERPROF: Starting DPlace-Init at level 1, MEM:2068.1M, EPOCH TIME: 1721084008.144497
[07/15 18:53:28     66s] Processing tracks to init pin-track alignment.
[07/15 18:53:28     66s] z: 2, totalTracks: 1
[07/15 18:53:28     66s] z: 4, totalTracks: 1
[07/15 18:53:28     66s] z: 6, totalTracks: 1
[07/15 18:53:28     66s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 18:53:28     66s] All LLGs are deleted
[07/15 18:53:28     66s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:28     66s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:28     66s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2068.1M, EPOCH TIME: 1721084008.145746
[07/15 18:53:28     66s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2068.1M, EPOCH TIME: 1721084008.145829
[07/15 18:53:28     66s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2068.1M, EPOCH TIME: 1721084008.146062
[07/15 18:53:28     66s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:28     66s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:28     66s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2068.1M, EPOCH TIME: 1721084008.146279
[07/15 18:53:28     66s] Max number of tech site patterns supported in site array is 256.
[07/15 18:53:28     66s] Core basic site is core_ji3v
[07/15 18:53:28     66s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2068.1M, EPOCH TIME: 1721084008.154869
[07/15 18:53:28     66s] After signature check, allow fast init is true, keep pre-filter is true.
[07/15 18:53:28     66s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/15 18:53:28     66s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:2068.1M, EPOCH TIME: 1721084008.155144
[07/15 18:53:28     66s] Fast DP-INIT is on for default
[07/15 18:53:28     66s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[07/15 18:53:28     66s] Atter site array init, number of instance map data is 0.
[07/15 18:53:28     66s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.009, MEM:2068.1M, EPOCH TIME: 1721084008.155586
[07/15 18:53:28     66s] 
[07/15 18:53:28     66s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:53:28     66s] OPERPROF:     Starting CMU at level 3, MEM:2068.1M, EPOCH TIME: 1721084008.155820
[07/15 18:53:28     66s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2068.1M, EPOCH TIME: 1721084008.156038
[07/15 18:53:28     66s] 
[07/15 18:53:28     66s] Bad Lib Cell Checking (CMU) is done! (0)
[07/15 18:53:28     66s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:2068.1M, EPOCH TIME: 1721084008.156203
[07/15 18:53:28     66s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2068.1M, EPOCH TIME: 1721084008.156249
[07/15 18:53:28     66s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.001, MEM:2084.1M, EPOCH TIME: 1721084008.156758
[07/15 18:53:28     66s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2084.1MB).
[07/15 18:53:28     66s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.012, MEM:2084.1M, EPOCH TIME: 1721084008.156930
[07/15 18:53:28     66s] Cell 'RF4DLHTJI3VX1' is marked internal dont-use due to tech site checking failure.
[07/15 18:53:28     66s] Cell 'RF4DLLTJI3VX1' is marked internal dont-use due to tech site checking failure.
[07/15 18:53:28     66s] Cell 'RF8DLHTJI3VX1' is marked internal dont-use due to tech site checking failure.
[07/15 18:53:28     66s] Cell 'RF8DLLTJI3VX1' is marked internal dont-use due to tech site checking failure.
[07/15 18:53:28     66s] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
[07/15 18:53:28     66s] 	Cell RF4DLHTJI3VX1, site core_ji3v_dh.
[07/15 18:53:28     66s] 	Cell RF4DLLTJI3VX1, site core_ji3v_dh.
[07/15 18:53:28     66s] 	Cell RF8DLHTJI3VX1, site core_ji3v_dh.
[07/15 18:53:28     66s] 	Cell RF8DLLTJI3VX1, site core_ji3v_dh.
[07/15 18:53:28     66s] .
[07/15 18:53:28     66s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2084.1M, EPOCH TIME: 1721084008.157064
[07/15 18:53:28     66s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 18:53:28     66s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:28     66s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:28     66s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:28     66s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.002, MEM:2084.1M, EPOCH TIME: 1721084008.158924
[07/15 18:53:28     66s] 
[07/15 18:53:28     66s] Creating Lib Analyzer ...
[07/15 18:53:28     66s] Total number of usable buffers from Lib Analyzer: 9 ( BUJI3VX1 BUJI3VX0 BUJI3VX2 BUJI3VX3 BUJI3VX4 BUJI3VX6 BUJI3VX8 BUJI3VX12 BUJI3VX16)
[07/15 18:53:28     66s] Total number of usable inverters from Lib Analyzer: 9 ( INJI3VX1 INJI3VX0 INJI3VX2 INJI3VX3 INJI3VX4 INJI3VX6 INJI3VX8 INJI3VX12 INJI3VX16)
[07/15 18:53:28     66s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1JI3VX1 DLY2JI3VX1 DLY4JI3VX1 DLY8JI3VX1)
[07/15 18:53:28     66s] 
[07/15 18:53:28     66s] {RT max_rc 0 4 4 0}
[07/15 18:53:28     67s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:07 mem=2092.1M
[07/15 18:53:28     67s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:07 mem=2092.1M
[07/15 18:53:28     67s] Creating Lib Analyzer, finished. 
[07/15 18:53:28     67s] Effort level <high> specified for reg2reg path_group
[07/15 18:53:28     67s] **optDesign ... cpu = 0:00:01, real = 0:00:00, mem = 1609.1M, totSessionCpu=0:01:07 **
[07/15 18:53:28     67s] *** optDesign -postCTS ***
[07/15 18:53:28     67s] DRC Margin: user margin 0.0; extra margin 0.2
[07/15 18:53:28     67s] Hold Target Slack: user slack 0
[07/15 18:53:28     67s] Setup Target Slack: user slack 0; extra slack 0.0
[07/15 18:53:28     67s] setUsefulSkewMode -ecoRoute false
[07/15 18:53:28     67s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2094.1M, EPOCH TIME: 1721084008.923706
[07/15 18:53:28     67s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:28     67s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:28     67s] 
[07/15 18:53:28     67s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:53:28     67s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.009, MEM:2094.1M, EPOCH TIME: 1721084008.932871
[07/15 18:53:28     67s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 18:53:28     67s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:28     67s] Multi-VT timing optimization disabled based on library information.
[07/15 18:53:28     67s] 
[07/15 18:53:28     67s] TimeStamp Deleting Cell Server Begin ...
[07/15 18:53:28     67s] Deleting Lib Analyzer.
[07/15 18:53:28     67s] 
[07/15 18:53:28     67s] TimeStamp Deleting Cell Server End ...
[07/15 18:53:28     67s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[07/15 18:53:28     67s] 
[07/15 18:53:28     67s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[07/15 18:53:28     67s] Summary for sequential cells identification: 
[07/15 18:53:28     67s]   Identified SBFF number: 33
[07/15 18:53:28     67s]   Identified MBFF number: 0
[07/15 18:53:28     67s]   Identified SB Latch number: 0
[07/15 18:53:28     67s]   Identified MB Latch number: 0
[07/15 18:53:28     67s]   Not identified SBFF number: 0
[07/15 18:53:28     67s]   Not identified MBFF number: 0
[07/15 18:53:28     67s]   Not identified SB Latch number: 0
[07/15 18:53:28     67s]   Not identified MB Latch number: 0
[07/15 18:53:28     67s]   Number of sequential cells which are not FFs: 43
[07/15 18:53:28     67s]  Visiting view : slow_functional_mode
[07/15 18:53:28     67s]    : PowerDomain = none : Weighted F : unweighted  = 91.00 (1.000) with rcCorner = 0
[07/15 18:53:28     67s]    : PowerDomain = none : Weighted F : unweighted  = 84.30 (1.000) with rcCorner = -1
[07/15 18:53:28     67s]  Visiting view : fast_functional_mode
[07/15 18:53:28     67s]    : PowerDomain = none : Weighted F : unweighted  = 44.30 (1.000) with rcCorner = 1
[07/15 18:53:28     67s]    : PowerDomain = none : Weighted F : unweighted  = 41.60 (1.000) with rcCorner = -1
[07/15 18:53:28     67s] TLC MultiMap info (StdDelay):
[07/15 18:53:28     67s]   : fast_corner + fast_liberty + 0 + no RcCorner := 41.6ps
[07/15 18:53:28     67s]   : fast_corner + fast_liberty + 0 + min_rc := 44.3ps
[07/15 18:53:28     67s]   : slow_corner + slow_liberty + 0 + no RcCorner := 84.3ps
[07/15 18:53:28     67s]   : slow_corner + slow_liberty + 0 + max_rc := 91ps
[07/15 18:53:28     67s]  Setting StdDelay to: 91ps
[07/15 18:53:28     67s] 
[07/15 18:53:28     67s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[07/15 18:53:28     67s] 
[07/15 18:53:28     67s] TimeStamp Deleting Cell Server Begin ...
[07/15 18:53:28     67s] 
[07/15 18:53:28     67s] TimeStamp Deleting Cell Server End ...
[07/15 18:53:28     67s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2094.1M, EPOCH TIME: 1721084008.965750
[07/15 18:53:28     67s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:28     67s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:28     67s] All LLGs are deleted
[07/15 18:53:28     67s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:28     67s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:28     67s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2094.1M, EPOCH TIME: 1721084008.965835
[07/15 18:53:28     67s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2094.1M, EPOCH TIME: 1721084008.965883
[07/15 18:53:28     67s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:2086.1M, EPOCH TIME: 1721084008.966195
[07/15 18:53:28     67s] Start to check current routing status for nets...
[07/15 18:53:28     67s] All nets are already routed correctly.
[07/15 18:53:28     67s] End to check current routing status for nets (mem=2086.1M)
[07/15 18:53:28     67s] 
[07/15 18:53:28     67s] Creating Lib Analyzer ...
[07/15 18:53:28     67s] 
[07/15 18:53:28     67s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[07/15 18:53:28     67s] Summary for sequential cells identification: 
[07/15 18:53:28     67s]   Identified SBFF number: 33
[07/15 18:53:28     67s]   Identified MBFF number: 0
[07/15 18:53:28     67s]   Identified SB Latch number: 0
[07/15 18:53:28     67s]   Identified MB Latch number: 0
[07/15 18:53:28     67s]   Not identified SBFF number: 0
[07/15 18:53:28     67s]   Not identified MBFF number: 0
[07/15 18:53:28     67s]   Not identified SB Latch number: 0
[07/15 18:53:28     67s]   Not identified MB Latch number: 0
[07/15 18:53:28     67s]   Number of sequential cells which are not FFs: 43
[07/15 18:53:28     67s]  Visiting view : slow_functional_mode
[07/15 18:53:28     67s]    : PowerDomain = none : Weighted F : unweighted  = 91.00 (1.000) with rcCorner = 0
[07/15 18:53:28     67s]    : PowerDomain = none : Weighted F : unweighted  = 84.30 (1.000) with rcCorner = -1
[07/15 18:53:28     67s]  Visiting view : fast_functional_mode
[07/15 18:53:28     67s]    : PowerDomain = none : Weighted F : unweighted  = 44.30 (1.000) with rcCorner = 1
[07/15 18:53:28     67s]    : PowerDomain = none : Weighted F : unweighted  = 41.60 (1.000) with rcCorner = -1
[07/15 18:53:28     67s] TLC MultiMap info (StdDelay):
[07/15 18:53:28     67s]   : fast_corner + fast_liberty + 0 + no RcCorner := 41.6ps
[07/15 18:53:28     67s]   : fast_corner + fast_liberty + 0 + min_rc := 44.3ps
[07/15 18:53:28     67s]   : slow_corner + slow_liberty + 0 + no RcCorner := 84.3ps
[07/15 18:53:28     67s]   : slow_corner + slow_liberty + 0 + max_rc := 91ps
[07/15 18:53:28     67s]  Setting StdDelay to: 91ps
[07/15 18:53:28     67s] 
[07/15 18:53:28     67s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[07/15 18:53:28     67s] Total number of usable buffers from Lib Analyzer: 9 ( BUJI3VX1 BUJI3VX0 BUJI3VX2 BUJI3VX3 BUJI3VX4 BUJI3VX6 BUJI3VX8 BUJI3VX12 BUJI3VX16)
[07/15 18:53:28     67s] Total number of usable inverters from Lib Analyzer: 9 ( INJI3VX1 INJI3VX0 INJI3VX2 INJI3VX3 INJI3VX4 INJI3VX6 INJI3VX8 INJI3VX12 INJI3VX16)
[07/15 18:53:28     67s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1JI3VX1 DLY2JI3VX1 DLY4JI3VX1 DLY8JI3VX1)
[07/15 18:53:28     67s] 
[07/15 18:53:28     67s] {RT max_rc 0 4 4 0}
[07/15 18:53:29     67s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:08 mem=2094.1M
[07/15 18:53:29     67s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:08 mem=2094.1M
[07/15 18:53:29     67s] Creating Lib Analyzer, finished. 
[07/15 18:53:29     67s] #optDebug: Start CG creation (mem=2122.8M)
[07/15 18:53:29     67s]  ...initializing CG  maxDriveDist 2849.668000 stdCellHgt 4.480000 defLenToSkip 31.360000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 284.966000 
[07/15 18:53:29     67s] (cpu=0:00:00.0, mem=2189.9M)
[07/15 18:53:29     67s]  ...processing cgPrt (cpu=0:00:00.0, mem=2189.9M)
[07/15 18:53:29     67s]  ...processing cgEgp (cpu=0:00:00.0, mem=2189.9M)
[07/15 18:53:29     67s]  ...processing cgPbk (cpu=0:00:00.0, mem=2189.9M)
[07/15 18:53:29     67s]  ...processing cgNrb(cpu=0:00:00.0, mem=2189.9M)
[07/15 18:53:29     67s]  ...processing cgObs (cpu=0:00:00.0, mem=2189.9M)
[07/15 18:53:29     67s]  ...processing cgCon (cpu=0:00:00.0, mem=2189.9M)
[07/15 18:53:29     67s]  ...processing cgPdm (cpu=0:00:00.0, mem=2189.9M)
[07/15 18:53:29     67s] #optDebug: Finish CG creation (cpu=0:00:00.0, mem=2189.9M)
[07/15 18:53:29     67s] Compute RC Scale Done ...
[07/15 18:53:29     67s] All LLGs are deleted
[07/15 18:53:29     67s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:29     67s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:29     67s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2180.4M, EPOCH TIME: 1721084009.656012
[07/15 18:53:29     67s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2180.4M, EPOCH TIME: 1721084009.656097
[07/15 18:53:29     67s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2180.4M, EPOCH TIME: 1721084009.656314
[07/15 18:53:29     67s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:29     67s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:29     67s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2180.4M, EPOCH TIME: 1721084009.656531
[07/15 18:53:29     67s] Max number of tech site patterns supported in site array is 256.
[07/15 18:53:29     67s] Core basic site is core_ji3v
[07/15 18:53:29     67s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2180.4M, EPOCH TIME: 1721084009.665083
[07/15 18:53:29     67s] After signature check, allow fast init is true, keep pre-filter is true.
[07/15 18:53:29     67s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/15 18:53:29     67s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2180.4M, EPOCH TIME: 1721084009.665293
[07/15 18:53:29     67s] Fast DP-INIT is on for default
[07/15 18:53:29     67s] Atter site array init, number of instance map data is 0.
[07/15 18:53:29     67s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:2180.4M, EPOCH TIME: 1721084009.665716
[07/15 18:53:29     67s] 
[07/15 18:53:29     67s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:53:29     67s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:2180.4M, EPOCH TIME: 1721084009.666064
[07/15 18:53:29     67s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 18:53:29     67s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:29     67s] Starting delay calculation for Setup views
[07/15 18:53:29     67s] AAE_INFO: opIsDesignInPostRouteState() is 0
[07/15 18:53:29     67s] #################################################################################
[07/15 18:53:29     67s] # Design Stage: PreRoute
[07/15 18:53:29     67s] # Design Name: aska_dig
[07/15 18:53:29     67s] # Design Mode: 180nm
[07/15 18:53:29     67s] # Analysis Mode: MMMC Non-OCV 
[07/15 18:53:29     67s] # Parasitics Mode: No SPEF/RCDB 
[07/15 18:53:29     67s] # Signoff Settings: SI Off 
[07/15 18:53:29     67s] #################################################################################
[07/15 18:53:29     67s] Calculate delays in BcWc mode...
[07/15 18:53:29     67s] Topological Sorting (REAL = 0:00:00.0, MEM = 2178.4M, InitMEM = 2178.4M)
[07/15 18:53:29     67s] Start delay calculation (fullDC) (1 T). (MEM=2178.4)
[07/15 18:53:29     67s] End AAE Lib Interpolated Model. (MEM=2189.92 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 18:53:29     68s] Total number of fetched objects 1264
[07/15 18:53:29     68s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 18:53:29     68s] End delay calculation. (MEM=2173.91 CPU=0:00:00.1 REAL=0:00:00.0)
[07/15 18:53:29     68s] End delay calculation (fullDC). (MEM=2173.91 CPU=0:00:00.2 REAL=0:00:00.0)
[07/15 18:53:29     68s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 2173.9M) ***
[07/15 18:53:29     68s] *** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:01:08 mem=2173.9M)
[07/15 18:53:29     68s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 slow_functional_mode 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.131  |  6.300  | -0.131  |
|           TNS (ns):| -1.036  |  0.000  | -1.036  |
|    Violating Paths:|   13    |    0    |   13    |
|          All Paths:|   772   |   291   |   481   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2189.9M, EPOCH TIME: 1721084009.926173
[07/15 18:53:29     68s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:29     68s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:29     68s] 
[07/15 18:53:29     68s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:53:29     68s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.009, MEM:2189.9M, EPOCH TIME: 1721084009.935318
[07/15 18:53:29     68s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 18:53:29     68s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:29     68s] Density: 60.532%
------------------------------------------------------------------

[07/15 18:53:29     68s] **optDesign ... cpu = 0:00:02, real = 0:00:01, mem = 1664.9M, totSessionCpu=0:01:08 **
[07/15 18:53:29     68s] *** InitOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:01.8/0:00:01.8 (1.0), totSession cpu/real = 0:01:08.2/0:10:26.7 (0.1), mem = 2139.9M
[07/15 18:53:29     68s] 
[07/15 18:53:29     68s] =============================================================================================
[07/15 18:53:29     68s]  Step TAT Report : InitOpt #1 / optDesign #1                                    21.18-s099_1
[07/15 18:53:29     68s] =============================================================================================
[07/15 18:53:29     68s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/15 18:53:29     68s] ---------------------------------------------------------------------------------------------
[07/15 18:53:29     68s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:53:29     68s] [ OptSummaryReport       ]      1   0:00:00.0  (   1.4 % )     0:00:00.3 /  0:00:00.3    1.0
[07/15 18:53:29     68s] [ DrvReport              ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.8
[07/15 18:53:29     68s] [ CellServerInit         ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:53:29     68s] [ LibAnalyzerInit        ]      2   0:00:01.3  (  73.4 % )     0:00:01.3 /  0:00:01.3    1.0
[07/15 18:53:29     68s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:53:29     68s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   2.0 % )     0:00:00.0 /  0:00:00.0    1.1
[07/15 18:53:29     68s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:53:29     68s] [ TimingUpdate           ]      1   0:00:00.1  (   3.2 % )     0:00:00.2 /  0:00:00.2    1.0
[07/15 18:53:29     68s] [ FullDelayCalc          ]      1   0:00:00.2  (   9.4 % )     0:00:00.2 /  0:00:00.2    1.0
[07/15 18:53:29     68s] [ TimingReport           ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.8
[07/15 18:53:29     68s] [ MISC                   ]          0:00:00.2  (   9.1 % )     0:00:00.2 /  0:00:00.2    1.0
[07/15 18:53:29     68s] ---------------------------------------------------------------------------------------------
[07/15 18:53:29     68s]  InitOpt #1 TOTAL                   0:00:01.8  ( 100.0 % )     0:00:01.8 /  0:00:01.8    1.0
[07/15 18:53:29     68s] ---------------------------------------------------------------------------------------------
[07/15 18:53:29     68s] 
[07/15 18:53:29     68s] ** INFO : this run is activating low effort ccoptDesign flow
[07/15 18:53:29     68s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[07/15 18:53:29     68s] ### Creating PhyDesignMc. totSessionCpu=0:01:08 mem=2139.9M
[07/15 18:53:29     68s] OPERPROF: Starting DPlace-Init at level 1, MEM:2139.9M, EPOCH TIME: 1721084009.938325
[07/15 18:53:29     68s] Processing tracks to init pin-track alignment.
[07/15 18:53:29     68s] z: 2, totalTracks: 1
[07/15 18:53:29     68s] z: 4, totalTracks: 1
[07/15 18:53:29     68s] z: 6, totalTracks: 1
[07/15 18:53:29     68s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 18:53:29     68s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2139.9M, EPOCH TIME: 1721084009.939477
[07/15 18:53:29     68s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:29     68s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:29     68s] 
[07/15 18:53:29     68s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:53:29     68s] 
[07/15 18:53:29     68s]  Skipping Bad Lib Cell Checking (CMU) !
[07/15 18:53:29     68s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:2139.9M, EPOCH TIME: 1721084009.948396
[07/15 18:53:29     68s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2139.9M, EPOCH TIME: 1721084009.948450
[07/15 18:53:29     68s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2139.9M, EPOCH TIME: 1721084009.948577
[07/15 18:53:29     68s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2139.9MB).
[07/15 18:53:29     68s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.010, MEM:2139.9M, EPOCH TIME: 1721084009.948765
[07/15 18:53:29     68s] InstCnt mismatch: prevInstCnt = 1219, ttlInstCnt = 1230
[07/15 18:53:29     68s] TotalInstCnt at PhyDesignMc Initialization: 1230
[07/15 18:53:29     68s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:08 mem=2139.9M
[07/15 18:53:29     68s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2139.9M, EPOCH TIME: 1721084009.949752
[07/15 18:53:29     68s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 18:53:29     68s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:29     68s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:29     68s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:29     68s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.002, MEM:2139.9M, EPOCH TIME: 1721084009.951536
[07/15 18:53:29     68s] TotalInstCnt at PhyDesignMc Destruction: 1230
[07/15 18:53:29     68s] OPTC: m1 20.0 20.0
[07/15 18:53:29     68s] #optDebug: fT-E <X 2 0 0 1>
[07/15 18:53:29     68s] -congRepairInPostCTS false                 # bool, default=false, private
[07/15 18:53:29     68s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -congThreshold 0.001 -rescheduleForCongestion -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence -minSlack 182.0
[07/15 18:53:29     68s] Begin: GigaOpt Route Type Constraints Refinement
[07/15 18:53:29     68s] *** CongRefineRouteType #1 [begin] (optDesign #1) : totSession cpu/real = 0:01:08.2/0:10:26.8 (0.1), mem = 2139.9M
[07/15 18:53:29     68s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.6155.17
[07/15 18:53:29     68s] ### Creating RouteCongInterface, started
[07/15 18:53:29     68s] {MMLU 13 13 1264}
[07/15 18:53:29     68s] ### Creating LA Mngr. totSessionCpu=0:01:08 mem=2139.9M
[07/15 18:53:29     68s] ### Creating LA Mngr, finished. totSessionCpu=0:01:08 mem=2139.9M
[07/15 18:53:29     68s] 
[07/15 18:53:29     68s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.7956} 
[07/15 18:53:29     68s] 
[07/15 18:53:29     68s] #optDebug: {0, 1.000}
[07/15 18:53:29     68s] ### Creating RouteCongInterface, finished
[07/15 18:53:29     68s] Updated routing constraints on 0 nets.
[07/15 18:53:29     68s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.6155.17
[07/15 18:53:29     68s] Bottom Preferred Layer:
[07/15 18:53:29     68s] +-------------+------------+----------+
[07/15 18:53:29     68s] |    Layer    |    CLK     |   Rule   |
[07/15 18:53:29     68s] +-------------+------------+----------+
[07/15 18:53:29     68s] | MET2 (z=2)  |         13 | default  |
[07/15 18:53:29     68s] +-------------+------------+----------+
[07/15 18:53:29     68s] Via Pillar Rule:
[07/15 18:53:29     68s]     None
[07/15 18:53:29     68s] *** CongRefineRouteType #1 [finish] (optDesign #1) : cpu/real = 0:00:00.0/0:00:00.0 (2.7), totSession cpu/real = 0:01:08.3/0:10:26.8 (0.1), mem = 2139.9M
[07/15 18:53:29     68s] 
[07/15 18:53:29     68s] =============================================================================================
[07/15 18:53:29     68s]  Step TAT Report : CongRefineRouteType #1 / optDesign #1                        21.18-s099_1
[07/15 18:53:29     68s] =============================================================================================
[07/15 18:53:29     68s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/15 18:53:29     68s] ---------------------------------------------------------------------------------------------
[07/15 18:53:29     68s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (  78.7 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:53:29     68s] [ MISC                   ]          0:00:00.0  (  21.3 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:53:29     68s] ---------------------------------------------------------------------------------------------
[07/15 18:53:29     68s]  CongRefineRouteType #1 TOTAL       0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:53:29     68s] ---------------------------------------------------------------------------------------------
[07/15 18:53:29     68s] 
[07/15 18:53:29     68s] End: GigaOpt Route Type Constraints Refinement
[07/15 18:53:30     68s] Deleting Lib Analyzer.
[07/15 18:53:30     68s] *** SimplifyNetlist #1 [begin] (optDesign #1) : totSession cpu/real = 0:01:08.3/0:10:26.8 (0.1), mem = 2139.9M
[07/15 18:53:30     68s] Info: 13 nets with fixed/cover wires excluded.
[07/15 18:53:30     68s] Info: 13 clock nets excluded from IPO operation.
[07/15 18:53:30     68s] ### Creating LA Mngr. totSessionCpu=0:01:08 mem=2139.9M
[07/15 18:53:30     68s] ### Creating LA Mngr, finished. totSessionCpu=0:01:08 mem=2139.9M
[07/15 18:53:30     68s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[07/15 18:53:30     68s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.6155.18
[07/15 18:53:30     68s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[07/15 18:53:30     68s] ### Creating PhyDesignMc. totSessionCpu=0:01:08 mem=2139.9M
[07/15 18:53:30     68s] OPERPROF: Starting DPlace-Init at level 1, MEM:2139.9M, EPOCH TIME: 1721084010.019127
[07/15 18:53:30     68s] Processing tracks to init pin-track alignment.
[07/15 18:53:30     68s] z: 2, totalTracks: 1
[07/15 18:53:30     68s] z: 4, totalTracks: 1
[07/15 18:53:30     68s] z: 6, totalTracks: 1
[07/15 18:53:30     68s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 18:53:30     68s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2139.9M, EPOCH TIME: 1721084010.020429
[07/15 18:53:30     68s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:30     68s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:30     68s] 
[07/15 18:53:30     68s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:53:30     68s] 
[07/15 18:53:30     68s]  Skipping Bad Lib Cell Checking (CMU) !
[07/15 18:53:30     68s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:2139.9M, EPOCH TIME: 1721084010.029594
[07/15 18:53:30     68s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2139.9M, EPOCH TIME: 1721084010.029645
[07/15 18:53:30     68s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2139.9M, EPOCH TIME: 1721084010.029779
[07/15 18:53:30     68s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2139.9MB).
[07/15 18:53:30     68s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.011, MEM:2139.9M, EPOCH TIME: 1721084010.029949
[07/15 18:53:30     68s] TotalInstCnt at PhyDesignMc Initialization: 1230
[07/15 18:53:30     68s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:08 mem=2139.9M
[07/15 18:53:30     68s] ### Creating RouteCongInterface, started
[07/15 18:53:30     68s] 
[07/15 18:53:30     68s] Creating Lib Analyzer ...
[07/15 18:53:30     68s] Total number of usable buffers from Lib Analyzer: 9 ( BUJI3VX1 BUJI3VX0 BUJI3VX2 BUJI3VX3 BUJI3VX4 BUJI3VX6 BUJI3VX8 BUJI3VX12 BUJI3VX16)
[07/15 18:53:30     68s] Total number of usable inverters from Lib Analyzer: 9 ( INJI3VX1 INJI3VX0 INJI3VX2 INJI3VX3 INJI3VX4 INJI3VX6 INJI3VX8 INJI3VX12 INJI3VX16)
[07/15 18:53:30     68s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1JI3VX1 DLY2JI3VX1 DLY4JI3VX1 DLY8JI3VX1)
[07/15 18:53:30     68s] 
[07/15 18:53:30     68s] {RT max_rc 0 4 4 0}
[07/15 18:53:30     68s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:09 mem=2139.9M
[07/15 18:53:30     68s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:09 mem=2139.9M
[07/15 18:53:30     68s] Creating Lib Analyzer, finished. 
[07/15 18:53:30     69s] 
[07/15 18:53:30     69s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.7956} 
[07/15 18:53:30     69s] 
[07/15 18:53:30     69s] #optDebug: {0, 1.000}
[07/15 18:53:30     69s] ### Creating RouteCongInterface, finished
[07/15 18:53:30     69s] ### Creating LA Mngr. totSessionCpu=0:01:09 mem=2139.9M
[07/15 18:53:30     69s] ### Creating LA Mngr, finished. totSessionCpu=0:01:09 mem=2139.9M
[07/15 18:53:30     69s] Usable buffer cells for single buffer setup transform:
[07/15 18:53:30     69s] BUJI3VX1 BUJI3VX0 BUJI3VX2 BUJI3VX3 BUJI3VX4 BUJI3VX6 BUJI3VX8 BUJI3VX12 BUJI3VX16 
[07/15 18:53:30     69s] Number of usable buffer cells above: 9
[07/15 18:53:30     69s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2197.2M, EPOCH TIME: 1721084010.809101
[07/15 18:53:30     69s] Found 0 hard placement blockage before merging.
[07/15 18:53:30     69s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2197.2M, EPOCH TIME: 1721084010.809183
[07/15 18:53:30     69s] 
[07/15 18:53:30     69s] Netlist preparation processing... 
[07/15 18:53:30     69s] Removed 0 instance
[07/15 18:53:30     69s] *info: Marking 0 isolation instances dont touch
[07/15 18:53:30     69s] *info: Marking 0 level shifter instances dont touch
[07/15 18:53:30     69s] Deleting 0 temporary hard placement blockage(s).
[07/15 18:53:30     69s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2213.2M, EPOCH TIME: 1721084010.813288
[07/15 18:53:30     69s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1230).
[07/15 18:53:30     69s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:30     69s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:30     69s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:30     69s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.002, MEM:2156.2M, EPOCH TIME: 1721084010.815314
[07/15 18:53:30     69s] TotalInstCnt at PhyDesignMc Destruction: 1230
[07/15 18:53:30     69s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.6155.18
[07/15 18:53:30     69s] *** SimplifyNetlist #1 [finish] (optDesign #1) : cpu/real = 0:00:00.8/0:00:00.8 (1.0), totSession cpu/real = 0:01:09.1/0:10:27.6 (0.1), mem = 2156.2M
[07/15 18:53:30     69s] 
[07/15 18:53:30     69s] =============================================================================================
[07/15 18:53:30     69s]  Step TAT Report : SimplifyNetlist #1 / optDesign #1                            21.18-s099_1
[07/15 18:53:30     69s] =============================================================================================
[07/15 18:53:30     69s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/15 18:53:30     69s] ---------------------------------------------------------------------------------------------
[07/15 18:53:30     69s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  86.0 % )     0:00:00.7 /  0:00:00.7    1.0
[07/15 18:53:30     69s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:53:30     69s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.0    0.7
[07/15 18:53:30     69s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:53:30     69s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.5 % )     0:00:00.7 /  0:00:00.7    1.0
[07/15 18:53:30     69s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:53:30     69s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:53:30     69s] [ TimingUpdate           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:53:30     69s] [ MISC                   ]          0:00:00.1  (  11.5 % )     0:00:00.1 /  0:00:00.1    1.1
[07/15 18:53:30     69s] ---------------------------------------------------------------------------------------------
[07/15 18:53:30     69s]  SimplifyNetlist #1 TOTAL           0:00:00.8  ( 100.0 % )     0:00:00.8 /  0:00:00.8    1.0
[07/15 18:53:30     69s] ---------------------------------------------------------------------------------------------
[07/15 18:53:30     69s] 
[07/15 18:53:30     69s] *** Starting optimizing excluded clock nets MEM= 2156.2M) ***
[07/15 18:53:30     69s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2156.2M) ***
[07/15 18:53:30     69s] *** Starting optimizing excluded clock nets MEM= 2156.2M) ***
[07/15 18:53:30     69s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2156.2M) ***
[07/15 18:53:30     69s] Info: Done creating the CCOpt slew target map.
[07/15 18:53:30     69s] Begin: GigaOpt high fanout net optimization
[07/15 18:53:30     69s] GigaOpt HFN: use maxLocalDensity 1.2
[07/15 18:53:30     69s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[07/15 18:53:30     69s] *** DrvOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:01:09.1/0:10:27.6 (0.1), mem = 2156.2M
[07/15 18:53:30     69s] Info: 13 nets with fixed/cover wires excluded.
[07/15 18:53:30     69s] Info: 13 clock nets excluded from IPO operation.
[07/15 18:53:30     69s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.6155.19
[07/15 18:53:30     69s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[07/15 18:53:30     69s] ### Creating PhyDesignMc. totSessionCpu=0:01:09 mem=2156.2M
[07/15 18:53:30     69s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[07/15 18:53:30     69s] OPERPROF: Starting DPlace-Init at level 1, MEM:2156.2M, EPOCH TIME: 1721084010.822116
[07/15 18:53:30     69s] Processing tracks to init pin-track alignment.
[07/15 18:53:30     69s] z: 2, totalTracks: 1
[07/15 18:53:30     69s] z: 4, totalTracks: 1
[07/15 18:53:30     69s] z: 6, totalTracks: 1
[07/15 18:53:30     69s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 18:53:30     69s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2156.2M, EPOCH TIME: 1721084010.823469
[07/15 18:53:30     69s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:30     69s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:30     69s] 
[07/15 18:53:30     69s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:53:30     69s] 
[07/15 18:53:30     69s]  Skipping Bad Lib Cell Checking (CMU) !
[07/15 18:53:30     69s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:2156.2M, EPOCH TIME: 1721084010.832422
[07/15 18:53:30     69s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2156.2M, EPOCH TIME: 1721084010.832475
[07/15 18:53:30     69s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2156.2M, EPOCH TIME: 1721084010.832605
[07/15 18:53:30     69s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2156.2MB).
[07/15 18:53:30     69s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.011, MEM:2156.2M, EPOCH TIME: 1721084010.832773
[07/15 18:53:30     69s] TotalInstCnt at PhyDesignMc Initialization: 1230
[07/15 18:53:30     69s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:09 mem=2156.2M
[07/15 18:53:30     69s] ### Creating RouteCongInterface, started
[07/15 18:53:30     69s] 
[07/15 18:53:30     69s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.6365} 
[07/15 18:53:30     69s] 
[07/15 18:53:30     69s] #optDebug: {0, 1.000}
[07/15 18:53:30     69s] ### Creating RouteCongInterface, finished
[07/15 18:53:30     69s] ### Creating LA Mngr. totSessionCpu=0:01:09 mem=2156.2M
[07/15 18:53:30     69s] ### Creating LA Mngr, finished. totSessionCpu=0:01:09 mem=2156.2M
[07/15 18:53:30     69s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[07/15 18:53:30     69s] Total-nets :: 1264, Stn-nets :: 0, ratio :: 0 %, Total-len 53979.5, Stn-len 0
[07/15 18:53:30     69s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2194.3M, EPOCH TIME: 1721084010.923722
[07/15 18:53:30     69s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 18:53:30     69s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:30     69s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:30     69s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:30     69s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.002, MEM:2156.3M, EPOCH TIME: 1721084010.925456
[07/15 18:53:30     69s] TotalInstCnt at PhyDesignMc Destruction: 1230
[07/15 18:53:30     69s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.6155.19
[07/15 18:53:30     69s] *** DrvOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:00.1/0:00:00.1 (1.0), totSession cpu/real = 0:01:09.2/0:10:27.7 (0.1), mem = 2156.3M
[07/15 18:53:30     69s] 
[07/15 18:53:30     69s] =============================================================================================
[07/15 18:53:30     69s]  Step TAT Report : DrvOpt #1 / optDesign #1                                     21.18-s099_1
[07/15 18:53:30     69s] =============================================================================================
[07/15 18:53:30     69s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/15 18:53:30     69s] ---------------------------------------------------------------------------------------------
[07/15 18:53:30     69s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:53:30     69s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (  13.7 % )     0:00:00.0 /  0:00:00.0    1.4
[07/15 18:53:30     69s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   2.5 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:53:30     69s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:53:30     69s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:53:30     69s] [ MISC                   ]          0:00:00.1  (  83.4 % )     0:00:00.1 /  0:00:00.1    1.0
[07/15 18:53:30     69s] ---------------------------------------------------------------------------------------------
[07/15 18:53:30     69s]  DrvOpt #1 TOTAL                    0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    1.0
[07/15 18:53:30     69s] ---------------------------------------------------------------------------------------------
[07/15 18:53:30     69s] 
[07/15 18:53:30     69s] GigaOpt HFN: restore maxLocalDensity to 0.98
[07/15 18:53:30     69s] End: GigaOpt high fanout net optimization
[07/15 18:53:30     69s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[07/15 18:53:30     69s] Deleting Lib Analyzer.
[07/15 18:53:30     69s] Begin: GigaOpt Global Optimization
[07/15 18:53:30     69s] *info: use new DP (enabled)
[07/15 18:53:30     69s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[07/15 18:53:30     69s] Info: 13 nets with fixed/cover wires excluded.
[07/15 18:53:30     69s] Info: 13 clock nets excluded from IPO operation.
[07/15 18:53:30     69s] *** GlobalOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:01:09.2/0:10:27.7 (0.1), mem = 2156.3M
[07/15 18:53:30     69s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.6155.20
[07/15 18:53:30     69s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[07/15 18:53:30     69s] ### Creating PhyDesignMc. totSessionCpu=0:01:09 mem=2156.3M
[07/15 18:53:30     69s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[07/15 18:53:30     69s] OPERPROF: Starting DPlace-Init at level 1, MEM:2156.3M, EPOCH TIME: 1721084010.952106
[07/15 18:53:30     69s] Processing tracks to init pin-track alignment.
[07/15 18:53:30     69s] z: 2, totalTracks: 1
[07/15 18:53:30     69s] z: 4, totalTracks: 1
[07/15 18:53:30     69s] z: 6, totalTracks: 1
[07/15 18:53:30     69s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 18:53:30     69s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2156.3M, EPOCH TIME: 1721084010.953479
[07/15 18:53:30     69s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:30     69s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:30     69s] 
[07/15 18:53:30     69s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:53:30     69s] 
[07/15 18:53:30     69s]  Skipping Bad Lib Cell Checking (CMU) !
[07/15 18:53:30     69s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:2156.3M, EPOCH TIME: 1721084010.962763
[07/15 18:53:30     69s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2156.3M, EPOCH TIME: 1721084010.962817
[07/15 18:53:30     69s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2156.3M, EPOCH TIME: 1721084010.962942
[07/15 18:53:30     69s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2156.3MB).
[07/15 18:53:30     69s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.011, MEM:2156.3M, EPOCH TIME: 1721084010.963113
[07/15 18:53:30     69s] TotalInstCnt at PhyDesignMc Initialization: 1230
[07/15 18:53:30     69s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:09 mem=2156.3M
[07/15 18:53:30     69s] ### Creating RouteCongInterface, started
[07/15 18:53:30     69s] 
[07/15 18:53:30     69s] Creating Lib Analyzer ...
[07/15 18:53:30     69s] Total number of usable buffers from Lib Analyzer: 9 ( BUJI3VX1 BUJI3VX0 BUJI3VX2 BUJI3VX3 BUJI3VX4 BUJI3VX6 BUJI3VX8 BUJI3VX12 BUJI3VX16)
[07/15 18:53:30     69s] Total number of usable inverters from Lib Analyzer: 9 ( INJI3VX1 INJI3VX0 INJI3VX2 INJI3VX3 INJI3VX4 INJI3VX6 INJI3VX8 INJI3VX12 INJI3VX16)
[07/15 18:53:30     69s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1JI3VX1 DLY2JI3VX1 DLY4JI3VX1 DLY8JI3VX1)
[07/15 18:53:30     69s] 
[07/15 18:53:30     69s] {RT max_rc 0 4 4 0}
[07/15 18:53:31     69s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:10 mem=2156.3M
[07/15 18:53:31     69s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:10 mem=2156.3M
[07/15 18:53:31     69s] Creating Lib Analyzer, finished. 
[07/15 18:53:31     69s] 
[07/15 18:53:31     69s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.7956} 
[07/15 18:53:31     69s] 
[07/15 18:53:31     69s] #optDebug: {0, 1.000}
[07/15 18:53:31     69s] ### Creating RouteCongInterface, finished
[07/15 18:53:31     69s] ### Creating LA Mngr. totSessionCpu=0:01:10 mem=2156.3M
[07/15 18:53:31     69s] ### Creating LA Mngr, finished. totSessionCpu=0:01:10 mem=2156.3M
[07/15 18:53:31     70s] *info: 13 clock nets excluded
[07/15 18:53:31     70s] *info: 25 no-driver nets excluded.
[07/15 18:53:31     70s] *info: 13 nets with fixed/cover wires excluded.
[07/15 18:53:31     70s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2217.5M, EPOCH TIME: 1721084011.774896
[07/15 18:53:31     70s] Found 0 hard placement blockage before merging.
[07/15 18:53:31     70s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2217.5M, EPOCH TIME: 1721084011.774986
[07/15 18:53:31     70s] ** GigaOpt Global Opt WNS Slack -0.132  TNS Slack -1.036 
[07/15 18:53:31     70s] +--------+--------+---------+------------+--------+--------------------+---------+---------------------------------+
[07/15 18:53:31     70s] |  WNS   |  TNS   | Density |    Real    |  Mem   |     Worst View     |Pathgroup|            End Point            |
[07/15 18:53:31     70s] +--------+--------+---------+------------+--------+--------------------+---------+---------------------------------+
[07/15 18:53:31     70s] |  -0.132|  -1.036|   60.53%|   0:00:00.0| 2218.5M|slow_functional_mode|  default| up_switches[18]                 |
[07/15 18:53:31     70s] |  -0.132|  -0.675|   60.59%|   0:00:00.0| 2251.6M|slow_functional_mode|  default| up_switches[18]                 |
[07/15 18:53:31     70s] |  -0.132|  -0.675|   60.59%|   0:00:00.0| 2251.6M|slow_functional_mode|  default| up_switches[18]                 |
[07/15 18:53:31     70s] |  -0.132|  -0.675|   60.59%|   0:00:00.0| 2251.6M|slow_functional_mode|  default| up_switches[18]                 |
[07/15 18:53:31     70s] |  -0.064|  -0.364|   60.61%|   0:00:00.0| 2251.6M|slow_functional_mode|  default| DAC[2]                          |
[07/15 18:53:31     70s] |   0.000|   0.000|   60.61%|   0:00:00.0| 2251.6M|                  NA|       NA| NA                              |
[07/15 18:53:31     70s] +--------+--------+---------+------------+--------+--------------------+---------+---------------------------------+
[07/15 18:53:31     70s] 
[07/15 18:53:31     70s] *** Finish post-CTS Global Setup Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=2251.6M) ***
[07/15 18:53:31     70s] 
[07/15 18:53:31     70s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=2251.6M) ***
[07/15 18:53:31     70s] Deleting 0 temporary hard placement blockage(s).
[07/15 18:53:31     70s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[07/15 18:53:31     70s] Total-nets :: 1264, Stn-nets :: 8, ratio :: 0.632911 %, Total-len 53931.2, Stn-len 769.34
[07/15 18:53:31     70s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2232.5M, EPOCH TIME: 1721084011.958662
[07/15 18:53:31     70s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1230).
[07/15 18:53:31     70s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:31     70s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:31     70s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:31     70s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.003, MEM:2173.5M, EPOCH TIME: 1721084011.961266
[07/15 18:53:31     70s] TotalInstCnt at PhyDesignMc Destruction: 1230
[07/15 18:53:31     70s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.6155.20
[07/15 18:53:31     70s] *** GlobalOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:01.0/0:00:01.0 (1.0), totSession cpu/real = 0:01:10.2/0:10:28.8 (0.1), mem = 2173.5M
[07/15 18:53:31     70s] 
[07/15 18:53:31     70s] =============================================================================================
[07/15 18:53:31     70s]  Step TAT Report : GlobalOpt #1 / optDesign #1                                  21.18-s099_1
[07/15 18:53:31     70s] =============================================================================================
[07/15 18:53:31     70s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/15 18:53:31     70s] ---------------------------------------------------------------------------------------------
[07/15 18:53:31     70s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:53:31     70s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  69.3 % )     0:00:00.7 /  0:00:00.7    1.0
[07/15 18:53:31     70s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:53:31     70s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    1.3
[07/15 18:53:31     70s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:53:31     70s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.4 % )     0:00:00.7 /  0:00:00.7    1.0
[07/15 18:53:31     70s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:53:31     70s] [ BottleneckAnalyzerInit ]      2   0:00:00.0  (   2.3 % )     0:00:00.0 /  0:00:00.0    0.9
[07/15 18:53:31     70s] [ TransformInit          ]      1   0:00:00.1  (  10.3 % )     0:00:00.1 /  0:00:00.1    1.0
[07/15 18:53:31     70s] [ OptSingleIteration     ]      5   0:00:00.0  (   0.3 % )     0:00:00.1 /  0:00:00.1    0.9
[07/15 18:53:31     70s] [ OptGetWeight           ]      5   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:53:31     70s] [ OptEval                ]      5   0:00:00.1  (   7.4 % )     0:00:00.1 /  0:00:00.1    1.1
[07/15 18:53:31     70s] [ OptCommit              ]      5   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:53:31     70s] [ PostCommitDelayUpdate  ]      5   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.8
[07/15 18:53:31     70s] [ IncrDelayCalc          ]      8   0:00:00.0  (   2.3 % )     0:00:00.0 /  0:00:00.0    0.9
[07/15 18:53:31     70s] [ SetupOptGetWorkingSet  ]      5   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:53:31     70s] [ SetupOptGetActiveNode  ]      5   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:53:31     70s] [ SetupOptSlackGraph     ]      5   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:53:31     70s] [ IncrTimingUpdate       ]      3   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:53:31     70s] [ MISC                   ]          0:00:00.0  (   4.1 % )     0:00:00.0 /  0:00:00.1    1.5
[07/15 18:53:31     70s] ---------------------------------------------------------------------------------------------
[07/15 18:53:31     70s]  GlobalOpt #1 TOTAL                 0:00:01.0  ( 100.0 % )     0:00:01.0 /  0:00:01.0    1.0
[07/15 18:53:31     70s] ---------------------------------------------------------------------------------------------
[07/15 18:53:31     70s] 
[07/15 18:53:31     70s] End: GigaOpt Global Optimization
[07/15 18:53:31     70s] *** Timing Is met
[07/15 18:53:31     70s] *** Check timing (0:00:00.0)
[07/15 18:53:31     70s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[07/15 18:53:31     70s] Deleting Lib Analyzer.
[07/15 18:53:31     70s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -postCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[07/15 18:53:31     70s] Info: 13 nets with fixed/cover wires excluded.
[07/15 18:53:31     70s] Info: 13 clock nets excluded from IPO operation.
[07/15 18:53:31     70s] ### Creating LA Mngr. totSessionCpu=0:01:10 mem=2173.5M
[07/15 18:53:31     70s] ### Creating LA Mngr, finished. totSessionCpu=0:01:10 mem=2173.5M
[07/15 18:53:31     70s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[07/15 18:53:31     70s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2173.5M, EPOCH TIME: 1721084011.971050
[07/15 18:53:31     70s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:31     70s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:31     70s] 
[07/15 18:53:31     70s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:53:31     70s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.009, MEM:2173.5M, EPOCH TIME: 1721084011.980222
[07/15 18:53:31     70s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 18:53:31     70s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:32     70s] **INFO: Flow update: Design timing is met.
[07/15 18:53:32     70s] **INFO: Flow update: Design timing is met.
[07/15 18:53:32     70s] GigaOpt Checkpoint: Internal reclaim -noViewPrune -rebufferOnly -costCleanup -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -force -numThreads 1 -postCTS
[07/15 18:53:32     70s] Info: 13 nets with fixed/cover wires excluded.
[07/15 18:53:32     70s] Info: 13 clock nets excluded from IPO operation.
[07/15 18:53:32     70s] ### Creating LA Mngr. totSessionCpu=0:01:10 mem=2169.5M
[07/15 18:53:32     70s] ### Creating LA Mngr, finished. totSessionCpu=0:01:10 mem=2169.5M
[07/15 18:53:32     70s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[07/15 18:53:32     70s] ### Creating PhyDesignMc. totSessionCpu=0:01:10 mem=2226.8M
[07/15 18:53:32     70s] OPERPROF: Starting DPlace-Init at level 1, MEM:2226.8M, EPOCH TIME: 1721084012.034912
[07/15 18:53:32     70s] Processing tracks to init pin-track alignment.
[07/15 18:53:32     70s] z: 2, totalTracks: 1
[07/15 18:53:32     70s] z: 4, totalTracks: 1
[07/15 18:53:32     70s] z: 6, totalTracks: 1
[07/15 18:53:32     70s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 18:53:32     70s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2226.8M, EPOCH TIME: 1721084012.036144
[07/15 18:53:32     70s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:32     70s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:32     70s] 
[07/15 18:53:32     70s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:53:32     70s] 
[07/15 18:53:32     70s]  Skipping Bad Lib Cell Checking (CMU) !
[07/15 18:53:32     70s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.009, MEM:2226.8M, EPOCH TIME: 1721084012.045273
[07/15 18:53:32     70s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2226.8M, EPOCH TIME: 1721084012.045325
[07/15 18:53:32     70s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2226.8M, EPOCH TIME: 1721084012.045465
[07/15 18:53:32     70s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2226.8MB).
[07/15 18:53:32     70s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.011, MEM:2226.8M, EPOCH TIME: 1721084012.045641
[07/15 18:53:32     70s] TotalInstCnt at PhyDesignMc Initialization: 1230
[07/15 18:53:32     70s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:10 mem=2226.8M
[07/15 18:53:32     70s] Begin: Area Reclaim Optimization
[07/15 18:53:32     70s] *** AreaOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:01:10.3/0:10:28.8 (0.1), mem = 2226.8M
[07/15 18:53:32     70s] 
[07/15 18:53:32     70s] Creating Lib Analyzer ...
[07/15 18:53:32     70s] Total number of usable buffers from Lib Analyzer: 9 ( BUJI3VX1 BUJI3VX0 BUJI3VX2 BUJI3VX3 BUJI3VX4 BUJI3VX6 BUJI3VX8 BUJI3VX12 BUJI3VX16)
[07/15 18:53:32     70s] Total number of usable inverters from Lib Analyzer: 9 ( INJI3VX1 INJI3VX0 INJI3VX2 INJI3VX3 INJI3VX4 INJI3VX6 INJI3VX8 INJI3VX12 INJI3VX16)
[07/15 18:53:32     70s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1JI3VX1 DLY2JI3VX1 DLY4JI3VX1 DLY8JI3VX1)
[07/15 18:53:32     70s] 
[07/15 18:53:32     70s] {RT max_rc 0 4 4 0}
[07/15 18:53:32     71s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:11 mem=2232.8M
[07/15 18:53:32     71s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:11 mem=2232.8M
[07/15 18:53:32     71s] Creating Lib Analyzer, finished. 
[07/15 18:53:32     71s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.6155.21
[07/15 18:53:32     71s] ### Creating RouteCongInterface, started
[07/15 18:53:32     71s] 
[07/15 18:53:32     71s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.8500} 
[07/15 18:53:32     71s] 
[07/15 18:53:32     71s] #optDebug: {0, 1.000}
[07/15 18:53:32     71s] ### Creating RouteCongInterface, finished
[07/15 18:53:32     71s] ### Creating LA Mngr. totSessionCpu=0:01:11 mem=2232.8M
[07/15 18:53:32     71s] ### Creating LA Mngr, finished. totSessionCpu=0:01:11 mem=2232.8M
[07/15 18:53:32     71s] Usable buffer cells for single buffer setup transform:
[07/15 18:53:32     71s] BUJI3VX1 BUJI3VX0 BUJI3VX2 BUJI3VX3 BUJI3VX4 BUJI3VX6 BUJI3VX8 BUJI3VX12 BUJI3VX16 
[07/15 18:53:32     71s] Number of usable buffer cells above: 9
[07/15 18:53:32     71s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2232.8M, EPOCH TIME: 1721084012.821690
[07/15 18:53:32     71s] Found 0 hard placement blockage before merging.
[07/15 18:53:32     71s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2232.8M, EPOCH TIME: 1721084012.821773
[07/15 18:53:32     71s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 60.61
[07/15 18:53:32     71s] +---------+---------+--------+--------+------------+--------+
[07/15 18:53:32     71s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[07/15 18:53:32     71s] +---------+---------+--------+--------+------------+--------+
[07/15 18:53:32     71s] |   60.61%|        -|   0.000|   0.000|   0:00:00.0| 2232.8M|
[07/15 18:53:32     71s] #optDebug: <stH: 4.4800 MiSeL: 74.5950>
[07/15 18:53:33     71s] |   60.53%|        7|   0.000|   0.000|   0:00:01.0| 2284.5M|
[07/15 18:53:33     71s] #optDebug: <stH: 4.4800 MiSeL: 74.5950>
[07/15 18:53:33     71s] +---------+---------+--------+--------+------------+--------+
[07/15 18:53:33     71s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 60.53
[07/15 18:53:33     71s] 
[07/15 18:53:33     71s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[07/15 18:53:33     71s] --------------------------------------------------------------
[07/15 18:53:33     71s] |                                   | Total     | Sequential |
[07/15 18:53:33     71s] --------------------------------------------------------------
[07/15 18:53:33     71s] | Num insts resized                 |       0  |       0    |
[07/15 18:53:33     71s] | Num insts undone                  |       0  |       0    |
[07/15 18:53:33     71s] | Num insts Downsized               |       0  |       0    |
[07/15 18:53:33     71s] | Num insts Samesized               |       0  |       0    |
[07/15 18:53:33     71s] | Num insts Upsized                 |       0  |       0    |
[07/15 18:53:33     71s] | Num multiple commits+uncommits    |       0  |       -    |
[07/15 18:53:33     71s] --------------------------------------------------------------
[07/15 18:53:33     71s] 
[07/15 18:53:33     71s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[07/15 18:53:33     71s] End: Core Area Reclaim Optimization (cpu = 0:00:01.6) (real = 0:00:01.0) **
[07/15 18:53:33     71s] Deleting 0 temporary hard placement blockage(s).
[07/15 18:53:33     71s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.6155.21
[07/15 18:53:33     71s] *** AreaOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:01.6/0:00:01.6 (1.0), totSession cpu/real = 0:01:11.9/0:10:30.4 (0.1), mem = 2284.5M
[07/15 18:53:33     71s] 
[07/15 18:53:33     71s] =============================================================================================
[07/15 18:53:33     71s]  Step TAT Report : AreaOpt #1 / optDesign #1                                    21.18-s099_1
[07/15 18:53:33     71s] =============================================================================================
[07/15 18:53:33     71s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/15 18:53:33     71s] ---------------------------------------------------------------------------------------------
[07/15 18:53:33     71s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:53:33     71s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  43.3 % )     0:00:00.7 /  0:00:00.7    1.0
[07/15 18:53:33     71s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:53:33     71s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:53:33     71s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:53:33     71s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:53:33     71s] [ OptimizationStep       ]      1   0:00:00.0  (   0.3 % )     0:00:00.8 /  0:00:00.8    1.0
[07/15 18:53:33     71s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.3 % )     0:00:00.8 /  0:00:00.8    1.0
[07/15 18:53:33     71s] [ OptGetWeight           ]     17   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:53:33     71s] [ OptEval                ]     17   0:00:00.6  (  38.6 % )     0:00:00.6 /  0:00:00.6    1.0
[07/15 18:53:33     71s] [ OptCommit              ]     17   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    1.2
[07/15 18:53:33     71s] [ PostCommitDelayUpdate  ]     17   0:00:00.0  (   0.6 % )     0:00:00.1 /  0:00:00.1    1.0
[07/15 18:53:33     71s] [ IncrDelayCalc          ]     18   0:00:00.1  (   7.9 % )     0:00:00.1 /  0:00:00.1    1.0
[07/15 18:53:33     71s] [ IncrTimingUpdate       ]      5   0:00:00.0  (   2.5 % )     0:00:00.0 /  0:00:00.0    1.0
[07/15 18:53:33     71s] [ MISC                   ]          0:00:00.1  (   4.7 % )     0:00:00.1 /  0:00:00.1    0.9
[07/15 18:53:33     71s] ---------------------------------------------------------------------------------------------
[07/15 18:53:33     71s]  AreaOpt #1 TOTAL                   0:00:01.6  ( 100.0 % )     0:00:01.6 /  0:00:01.6    1.0
[07/15 18:53:33     71s] ---------------------------------------------------------------------------------------------
[07/15 18:53:33     71s] 
[07/15 18:53:33     71s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2265.4M, EPOCH TIME: 1721084013.653147
[07/15 18:53:33     71s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1228).
[07/15 18:53:33     71s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:33     71s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:33     71s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:33     71s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.003, MEM:2182.4M, EPOCH TIME: 1721084013.655757
[07/15 18:53:33     71s] TotalInstCnt at PhyDesignMc Destruction: 1228
[07/15 18:53:33     71s] End: Area Reclaim Optimization (cpu=0:00:02, real=0:00:01, mem=2182.44M, totSessionCpu=0:01:12).
[07/15 18:53:33     71s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[07/15 18:53:33     71s] Info: 13 nets with fixed/cover wires excluded.
[07/15 18:53:33     71s] Info: 13 clock nets excluded from IPO operation.
[07/15 18:53:33     71s] ### Creating LA Mngr. totSessionCpu=0:01:12 mem=2182.4M
[07/15 18:53:33     71s] ### Creating LA Mngr, finished. totSessionCpu=0:01:12 mem=2182.4M
[07/15 18:53:33     71s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[07/15 18:53:33     71s] ### Creating PhyDesignMc. totSessionCpu=0:01:12 mem=2239.7M
[07/15 18:53:33     71s] OPERPROF: Starting DPlace-Init at level 1, MEM:2239.7M, EPOCH TIME: 1721084013.662804
[07/15 18:53:33     71s] Processing tracks to init pin-track alignment.
[07/15 18:53:33     71s] z: 2, totalTracks: 1
[07/15 18:53:33     71s] z: 4, totalTracks: 1
[07/15 18:53:33     71s] z: 6, totalTracks: 1
[07/15 18:53:33     71s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 18:53:33     71s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2239.7M, EPOCH TIME: 1721084013.664041
[07/15 18:53:33     71s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:33     71s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:33     71s] 
[07/15 18:53:33     71s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:53:33     71s] 
[07/15 18:53:33     71s]  Skipping Bad Lib Cell Checking (CMU) !
[07/15 18:53:33     71s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:2239.7M, EPOCH TIME: 1721084013.673320
[07/15 18:53:33     71s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2239.7M, EPOCH TIME: 1721084013.673373
[07/15 18:53:33     71s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2239.7M, EPOCH TIME: 1721084013.673501
[07/15 18:53:33     71s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2239.7MB).
[07/15 18:53:33     71s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.011, MEM:2239.7M, EPOCH TIME: 1721084013.673672
[07/15 18:53:33     71s] TotalInstCnt at PhyDesignMc Initialization: 1228
[07/15 18:53:33     71s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:12 mem=2239.7M
[07/15 18:53:33     71s] Begin: Area Reclaim Optimization
[07/15 18:53:33     71s] *** AreaOpt #2 [begin] (optDesign #1) : totSession cpu/real = 0:01:11.9/0:10:30.5 (0.1), mem = 2239.7M
[07/15 18:53:33     71s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.6155.22
[07/15 18:53:33     71s] ### Creating RouteCongInterface, started
[07/15 18:53:33     71s] 
[07/15 18:53:33     71s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.7956} 
[07/15 18:53:33     71s] 
[07/15 18:53:33     71s] #optDebug: {0, 1.000}
[07/15 18:53:33     71s] ### Creating RouteCongInterface, finished
[07/15 18:53:33     71s] ### Creating LA Mngr. totSessionCpu=0:01:12 mem=2239.7M
[07/15 18:53:33     71s] ### Creating LA Mngr, finished. totSessionCpu=0:01:12 mem=2239.7M
[07/15 18:53:33     72s] Usable buffer cells for single buffer setup transform:
[07/15 18:53:33     72s] BUJI3VX1 BUJI3VX0 BUJI3VX2 BUJI3VX3 BUJI3VX4 BUJI3VX6 BUJI3VX8 BUJI3VX12 BUJI3VX16 
[07/15 18:53:33     72s] Number of usable buffer cells above: 9
[07/15 18:53:33     72s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2239.7M, EPOCH TIME: 1721084013.755964
[07/15 18:53:33     72s] Found 0 hard placement blockage before merging.
[07/15 18:53:33     72s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2239.7M, EPOCH TIME: 1721084013.756045
[07/15 18:53:33     72s] Reclaim Optimization WNS Slack 0.075  TNS Slack 0.000 Density 60.53
[07/15 18:53:33     72s] +---------+---------+--------+--------+------------+--------+
[07/15 18:53:33     72s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[07/15 18:53:33     72s] +---------+---------+--------+--------+------------+--------+
[07/15 18:53:33     72s] |   60.53%|        -|   0.075|   0.000|   0:00:00.0| 2239.7M|
[07/15 18:53:33     72s] |   60.53%|        0|   0.075|   0.000|   0:00:00.0| 2239.7M|
[07/15 18:53:33     72s] #optDebug: <stH: 4.4800 MiSeL: 74.5950>
[07/15 18:53:33     72s] |   60.53%|        0|   0.075|   0.000|   0:00:00.0| 2239.7M|
[07/15 18:53:33     72s] |   60.53%|        0|   0.075|   0.000|   0:00:00.0| 2239.7M|
[07/15 18:53:33     72s] |   60.53%|        0|   0.075|   0.000|   0:00:00.0| 2239.7M|
[07/15 18:53:33     72s] #optDebug: <stH: 4.4800 MiSeL: 74.5950>
[07/15 18:53:33     72s] #optDebug: RTR_SNLTF <10.0000 4.4800> <44.8000> 
[07/15 18:53:33     72s] |   60.53%|        0|   0.075|   0.000|   0:00:00.0| 2239.7M|
[07/15 18:53:33     72s] +---------+---------+--------+--------+------------+--------+
[07/15 18:53:33     72s] Reclaim Optimization End WNS Slack 0.075  TNS Slack 0.000 Density 60.53
[07/15 18:53:33     72s] 
[07/15 18:53:33     72s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[07/15 18:53:33     72s] --------------------------------------------------------------
[07/15 18:53:33     72s] |                                   | Total     | Sequential |
[07/15 18:53:33     72s] --------------------------------------------------------------
[07/15 18:53:33     72s] | Num insts resized                 |       0  |       0    |
[07/15 18:53:33     72s] | Num insts undone                  |       0  |       0    |
[07/15 18:53:33     72s] | Num insts Downsized               |       0  |       0    |
[07/15 18:53:33     72s] | Num insts Samesized               |       0  |       0    |
[07/15 18:53:33     72s] | Num insts Upsized                 |       0  |       0    |
[07/15 18:53:33     72s] | Num multiple commits+uncommits    |       0  |       -    |
[07/15 18:53:33     72s] --------------------------------------------------------------
[07/15 18:53:33     72s] 
[07/15 18:53:33     72s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[07/15 18:53:33     72s] End: Core Area Reclaim Optimization (cpu = 0:00:00.2) (real = 0:00:00.0) **
[07/15 18:53:33     72s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2239.7M, EPOCH TIME: 1721084013.852496
[07/15 18:53:33     72s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1228).
[07/15 18:53:33     72s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:33     72s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:33     72s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:33     72s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.002, MEM:2239.7M, EPOCH TIME: 1721084013.854561
[07/15 18:53:33     72s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2239.7M, EPOCH TIME: 1721084013.855298
[07/15 18:53:33     72s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2239.7M, EPOCH TIME: 1721084013.855413
[07/15 18:53:33     72s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2239.7M, EPOCH TIME: 1721084013.856586
[07/15 18:53:33     72s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:33     72s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:33     72s] 
[07/15 18:53:33     72s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:53:33     72s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.010, REAL:0.009, MEM:2239.7M, EPOCH TIME: 1721084013.865673
[07/15 18:53:33     72s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2239.7M, EPOCH TIME: 1721084013.865727
[07/15 18:53:33     72s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2239.7M, EPOCH TIME: 1721084013.865852
[07/15 18:53:33     72s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2239.7M, EPOCH TIME: 1721084013.865985
[07/15 18:53:33     72s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:2239.7M, EPOCH TIME: 1721084013.866060
[07/15 18:53:33     72s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.020, REAL:0.011, MEM:2239.7M, EPOCH TIME: 1721084013.866138
[07/15 18:53:33     72s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.020, REAL:0.011, MEM:2239.7M, EPOCH TIME: 1721084013.866175
[07/15 18:53:33     72s] TDRefine: refinePlace mode is spiral
[07/15 18:53:33     72s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.6155.11
[07/15 18:53:33     72s] OPERPROF: Starting RefinePlace at level 1, MEM:2239.7M, EPOCH TIME: 1721084013.866231
[07/15 18:53:33     72s] *** Starting refinePlace (0:01:12 mem=2239.7M) ***
[07/15 18:53:33     72s] Total net bbox length = 4.359e+04 (2.421e+04 1.938e+04) (ext = 4.813e+03)
[07/15 18:53:33     72s] 
[07/15 18:53:33     72s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:53:33     72s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/15 18:53:33     72s] (I)      Default pattern map key = aska_dig_default.
[07/15 18:53:33     72s] (I)      Default pattern map key = aska_dig_default.
[07/15 18:53:33     72s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2239.7M, EPOCH TIME: 1721084013.867540
[07/15 18:53:33     72s] Starting refinePlace ...
[07/15 18:53:33     72s] (I)      Default pattern map key = aska_dig_default.
[07/15 18:53:33     72s] One DDP V2 for no tweak run.
[07/15 18:53:33     72s] 
[07/15 18:53:33     72s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[07/15 18:53:33     72s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7f48abf10ec0.
[07/15 18:53:33     72s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 0 out of 1 thread pools are available.
[07/15 18:53:33     72s] Move report: legalization moves 14 insts, mean move: 4.32 um, max move: 13.44 um spiral
[07/15 18:53:33     72s] 	Max move on inst (FE_OFC61_FE_OFN30_up_switches_11): (323.68, 20.16) --> (337.12, 20.16)
[07/15 18:53:33     72s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[07/15 18:53:33     72s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[07/15 18:53:33     72s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2226.7MB) @(0:01:12 - 0:01:12).
[07/15 18:53:33     72s] Move report: Detail placement moves 14 insts, mean move: 4.32 um, max move: 13.44 um 
[07/15 18:53:33     72s] 	Max move on inst (FE_OFC61_FE_OFN30_up_switches_11): (323.68, 20.16) --> (337.12, 20.16)
[07/15 18:53:33     72s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2226.7MB
[07/15 18:53:33     72s] Statistics of distance of Instance movement in refine placement:
[07/15 18:53:33     72s]   maximum (X+Y) =        13.44 um
[07/15 18:53:33     72s]   inst (FE_OFC61_FE_OFN30_up_switches_11) with max move: (323.68, 20.16) -> (337.12, 20.16)
[07/15 18:53:33     72s]   mean    (X+Y) =         4.32 um
[07/15 18:53:33     72s] Summary Report:
[07/15 18:53:33     72s] Instances move: 14 (out of 1217 movable)
[07/15 18:53:33     72s] Instances flipped: 0
[07/15 18:53:33     72s] Mean displacement: 4.32 um
[07/15 18:53:33     72s] Max displacement: 13.44 um (Instance: FE_OFC61_FE_OFN30_up_switches_11) (323.68, 20.16) -> (337.12, 20.16)
[07/15 18:53:33     72s] 	Length: 7 sites, height: 1 rows, site name: core_ji3v, cell type: BUJI3VX3
[07/15 18:53:33     72s] Total instances moved : 14
[07/15 18:53:33     72s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.020, REAL:0.026, MEM:2226.7M, EPOCH TIME: 1721084013.893988
[07/15 18:53:33     72s] Total net bbox length = 4.360e+04 (2.423e+04 1.938e+04) (ext = 4.799e+03)
[07/15 18:53:33     72s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2226.7MB
[07/15 18:53:33     72s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2226.7MB) @(0:01:12 - 0:01:12).
[07/15 18:53:33     72s] *** Finished refinePlace (0:01:12 mem=2226.7M) ***
[07/15 18:53:33     72s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.6155.11
[07/15 18:53:33     72s] OPERPROF: Finished RefinePlace at level 1, CPU:0.020, REAL:0.028, MEM:2226.7M, EPOCH TIME: 1721084013.894405
[07/15 18:53:33     72s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2226.7M, EPOCH TIME: 1721084013.897301
[07/15 18:53:33     72s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1228).
[07/15 18:53:33     72s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:33     72s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:33     72s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:33     72s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.002, MEM:2223.7M, EPOCH TIME: 1721084013.899340
[07/15 18:53:33     72s] *** maximum move = 13.44 um ***
[07/15 18:53:33     72s] *** Finished re-routing un-routed nets (2223.7M) ***
[07/15 18:53:33     72s] OPERPROF: Starting DPlace-Init at level 1, MEM:2223.7M, EPOCH TIME: 1721084013.900328
[07/15 18:53:33     72s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2223.7M, EPOCH TIME: 1721084013.901462
[07/15 18:53:33     72s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:33     72s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:33     72s] 
[07/15 18:53:33     72s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:53:33     72s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:2223.7M, EPOCH TIME: 1721084013.910974
[07/15 18:53:33     72s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2223.7M, EPOCH TIME: 1721084013.911030
[07/15 18:53:33     72s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2239.7M, EPOCH TIME: 1721084013.911317
[07/15 18:53:33     72s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2239.7M, EPOCH TIME: 1721084013.911474
[07/15 18:53:33     72s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:2239.7M, EPOCH TIME: 1721084013.911552
[07/15 18:53:33     72s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.011, MEM:2239.7M, EPOCH TIME: 1721084013.911629
[07/15 18:53:33     72s] 
[07/15 18:53:33     72s] *** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=2239.7M) ***
[07/15 18:53:33     72s] Deleting 0 temporary hard placement blockage(s).
[07/15 18:53:33     72s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.6155.22
[07/15 18:53:33     72s] *** AreaOpt #2 [finish] (optDesign #1) : cpu/real = 0:00:00.2/0:00:00.2 (1.0), totSession cpu/real = 0:01:12.2/0:10:30.7 (0.1), mem = 2239.7M
[07/15 18:53:33     72s] 
[07/15 18:53:33     72s] =============================================================================================
[07/15 18:53:33     72s]  Step TAT Report : AreaOpt #2 / optDesign #1                                    21.18-s099_1
[07/15 18:53:33     72s] =============================================================================================
[07/15 18:53:33     72s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/15 18:53:33     72s] ---------------------------------------------------------------------------------------------
[07/15 18:53:33     72s] [ SlackTraversorInit     ]      1   0:00:00.0  (   2.6 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:53:33     72s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:53:33     72s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:53:33     72s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:53:33     72s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:53:33     72s] [ OptimizationStep       ]      1   0:00:00.0  (   4.6 % )     0:00:00.1 /  0:00:00.1    0.9
[07/15 18:53:33     72s] [ OptSingleIteration     ]      5   0:00:00.0  (   4.0 % )     0:00:00.1 /  0:00:00.1    0.9
[07/15 18:53:33     72s] [ OptGetWeight           ]     51   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:53:33     72s] [ OptEval                ]     51   0:00:00.1  (  25.5 % )     0:00:00.1 /  0:00:00.1    1.2
[07/15 18:53:33     72s] [ OptCommit              ]     51   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:53:33     72s] [ PostCommitDelayUpdate  ]     51   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:53:33     72s] [ RefinePlace            ]      1   0:00:00.1  (  27.0 % )     0:00:00.1 /  0:00:00.1    1.1
[07/15 18:53:33     72s] [ TimingUpdate           ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:53:33     72s] [ MISC                   ]          0:00:00.1  (  32.0 % )     0:00:00.1 /  0:00:00.1    0.9
[07/15 18:53:33     72s] ---------------------------------------------------------------------------------------------
[07/15 18:53:33     72s]  AreaOpt #2 TOTAL                   0:00:00.2  ( 100.0 % )     0:00:00.2 /  0:00:00.2    1.0
[07/15 18:53:33     72s] ---------------------------------------------------------------------------------------------
[07/15 18:53:33     72s] 
[07/15 18:53:33     72s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2220.6M, EPOCH TIME: 1721084013.916514
[07/15 18:53:33     72s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 18:53:33     72s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:33     72s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:33     72s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:33     72s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.002, MEM:2182.6M, EPOCH TIME: 1721084013.918510
[07/15 18:53:33     72s] TotalInstCnt at PhyDesignMc Destruction: 1228
[07/15 18:53:33     72s] End: Area Reclaim Optimization (cpu=0:00:00, real=0:00:00, mem=2182.65M, totSessionCpu=0:01:12).
[07/15 18:53:33     72s] postCtsLateCongRepair #1 0
[07/15 18:53:33     72s] postCtsLateCongRepair #1 0
[07/15 18:53:33     72s] postCtsLateCongRepair #1 0
[07/15 18:53:33     72s] postCtsLateCongRepair #1 0
[07/15 18:53:33     72s] Starting local wire reclaim
[07/15 18:53:33     72s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2182.6M, EPOCH TIME: 1721084013.938075
[07/15 18:53:33     72s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2182.6M, EPOCH TIME: 1721084013.938139
[07/15 18:53:33     72s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2182.6M, EPOCH TIME: 1721084013.938210
[07/15 18:53:33     72s] Processing tracks to init pin-track alignment.
[07/15 18:53:33     72s] z: 2, totalTracks: 1
[07/15 18:53:33     72s] z: 4, totalTracks: 1
[07/15 18:53:33     72s] z: 6, totalTracks: 1
[07/15 18:53:33     72s] #spOpts: N=180 hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 18:53:33     72s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2182.6M, EPOCH TIME: 1721084013.939357
[07/15 18:53:33     72s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:33     72s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:33     72s] 
[07/15 18:53:33     72s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:53:33     72s] 
[07/15 18:53:33     72s]  Skipping Bad Lib Cell Checking (CMU) !
[07/15 18:53:33     72s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.010, REAL:0.009, MEM:2182.6M, EPOCH TIME: 1721084013.948638
[07/15 18:53:33     72s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2182.6M, EPOCH TIME: 1721084013.948692
[07/15 18:53:33     72s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2182.6M, EPOCH TIME: 1721084013.948823
[07/15 18:53:33     72s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2182.6MB).
[07/15 18:53:33     72s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.010, REAL:0.011, MEM:2182.6M, EPOCH TIME: 1721084013.948995
[07/15 18:53:33     72s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.010, REAL:0.011, MEM:2182.6M, EPOCH TIME: 1721084013.949033
[07/15 18:53:33     72s] TDRefine: refinePlace mode is spiral
[07/15 18:53:33     72s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.6155.12
[07/15 18:53:33     72s] OPERPROF:   Starting RefinePlace at level 2, MEM:2182.6M, EPOCH TIME: 1721084013.949089
[07/15 18:53:33     72s] *** Starting refinePlace (0:01:12 mem=2182.6M) ***
[07/15 18:53:33     72s] Total net bbox length = 4.360e+04 (2.423e+04 1.938e+04) (ext = 4.799e+03)
[07/15 18:53:33     72s] 
[07/15 18:53:33     72s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:53:33     72s] (I)      Default pattern map key = aska_dig_default.
[07/15 18:53:33     72s] (I)      Default pattern map key = aska_dig_default.
[07/15 18:53:33     72s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2182.6M, EPOCH TIME: 1721084013.950362
[07/15 18:53:33     72s] Starting refinePlace ...
[07/15 18:53:33     72s] (I)      Default pattern map key = aska_dig_default.
[07/15 18:53:33     72s] One DDP V2 for no tweak run.
[07/15 18:53:33     72s] OPERPROF:       Starting spsTweakCongEngine::run at level 4, MEM:2182.6M, EPOCH TIME: 1721084013.950808
[07/15 18:53:33     72s] OPERPROF:         Starting spMPad at level 5, MEM:2182.6M, EPOCH TIME: 1721084013.951871
[07/15 18:53:33     72s] OPERPROF:           Starting spContextMPad at level 6, MEM:2182.6M, EPOCH TIME: 1721084013.951950
[07/15 18:53:33     72s] OPERPROF:           Finished spContextMPad at level 6, CPU:0.000, REAL:0.000, MEM:2182.6M, EPOCH TIME: 1721084013.951994
[07/15 18:53:33     72s] MP Top (1217): mp=1.050. U=0.604.
[07/15 18:53:33     72s] OPERPROF:         Finished spMPad at level 5, CPU:0.000, REAL:0.000, MEM:2182.6M, EPOCH TIME: 1721084013.952260
[07/15 18:53:33     72s] OPERPROF:         Starting spsTweakCongDB::buildTimingInfo at level 5, MEM:2182.6M, EPOCH TIME: 1721084013.952430
[07/15 18:53:33     72s] OPERPROF:           Starting initAAETimingInfo at level 6, MEM:2182.6M, EPOCH TIME: 1721084013.952477
[07/15 18:53:33     72s] OPERPROF:             Starting InitSKP at level 7, MEM:2182.6M, EPOCH TIME: 1721084013.952627
[07/15 18:53:33     72s] no activity file in design. spp won't run.
[07/15 18:53:33     72s] no activity file in design. spp won't run.
[07/15 18:53:33     72s] *** Finished SKP initialization (cpu=0:00:00.0, real=0:00:00.0)***
[07/15 18:53:33     72s] OPERPROF:             Finished InitSKP at level 7, CPU:0.030, REAL:0.039, MEM:2182.6M, EPOCH TIME: 1721084013.991684
[07/15 18:53:33     72s] Timing cost in AAE based: 43.9821747396199498
[07/15 18:53:33     72s] OPERPROF:           Finished initAAETimingInfo at level 6, CPU:0.040, REAL:0.044, MEM:2182.6M, EPOCH TIME: 1721084013.996461
[07/15 18:53:33     72s] OPERPROF:         Finished spsTweakCongDB::buildTimingInfo at level 5, CPU:0.040, REAL:0.044, MEM:2182.6M, EPOCH TIME: 1721084013.996578
[07/15 18:53:33     72s] SKP cleared!
[07/15 18:53:33     72s] AAE Timing clean up.
[07/15 18:53:33     72s] Tweakage: fix icg 1, fix clk 0.
[07/15 18:53:33     72s] Tweakage: density cost 1, scale 0.4.
[07/15 18:53:33     72s] Tweakage: activity cost 0, scale 1.0.
[07/15 18:53:33     72s] Tweakage: timing cost on, scale 1.0.
[07/15 18:53:33     72s] OPERPROF:         Starting CoreOperation at level 5, MEM:2182.6M, EPOCH TIME: 1721084013.996836
[07/15 18:53:33     72s] OPERPROF:           Starting spsTweakCongEngine::runCongAwareTweak at level 6, MEM:2182.6M, EPOCH TIME: 1721084013.997228
[07/15 18:53:33     72s] Tweakage swap 0 pairs.
[07/15 18:53:33     72s] Tweakage swap 0 pairs.
[07/15 18:53:34     72s] Tweakage swap 111 pairs.
[07/15 18:53:34     72s] Tweakage swap 25 pairs.
[07/15 18:53:34     72s] Tweakage swap 0 pairs.
[07/15 18:53:34     72s] Tweakage swap 0 pairs.
[07/15 18:53:34     72s] Tweakage swap 6 pairs.
[07/15 18:53:34     72s] Tweakage swap 0 pairs.
[07/15 18:53:34     72s] Tweakage swap 0 pairs.
[07/15 18:53:34     72s] Tweakage swap 0 pairs.
[07/15 18:53:34     72s] Tweakage swap 0 pairs.
[07/15 18:53:34     72s] Tweakage swap 0 pairs.
[07/15 18:53:34     72s] Tweakage swap 0 pairs.
[07/15 18:53:34     72s] Tweakage swap 0 pairs.
[07/15 18:53:34     72s] Tweakage swap 14 pairs.
[07/15 18:53:34     72s] Tweakage swap 2 pairs.
[07/15 18:53:34     72s] Tweakage swap 0 pairs.
[07/15 18:53:34     72s] Tweakage swap 0 pairs.
[07/15 18:53:34     72s] Tweakage swap 4 pairs.
[07/15 18:53:34     72s] Tweakage swap 0 pairs.
[07/15 18:53:34     72s] Tweakage swap 0 pairs.
[07/15 18:53:34     72s] Tweakage swap 0 pairs.
[07/15 18:53:34     72s] Tweakage swap 1 pairs.
[07/15 18:53:34     72s] Tweakage swap 0 pairs.
[07/15 18:53:34     72s] Tweakage move 0 insts.
[07/15 18:53:34     72s] Tweakage move 0 insts.
[07/15 18:53:34     72s] Tweakage move 50 insts.
[07/15 18:53:34     72s] Tweakage move 11 insts.
[07/15 18:53:34     72s] OPERPROF:           Finished spsTweakCongEngine::runCongAwareTweak at level 6, CPU:0.160, REAL:0.166, MEM:2182.6M, EPOCH TIME: 1721084014.162939
[07/15 18:53:34     72s] OPERPROF:         Finished CoreOperation at level 5, CPU:0.160, REAL:0.166, MEM:2182.6M, EPOCH TIME: 1721084014.163091
[07/15 18:53:34     72s] OPERPROF:       Finished spsTweakCongEngine::run at level 4, CPU:0.200, REAL:0.213, MEM:2182.6M, EPOCH TIME: 1721084014.163392
[07/15 18:53:34     72s] Move report: Congestion aware Tweak moves 255 insts, mean move: 7.99 um, max move: 71.68 um 
[07/15 18:53:34     72s] 	Max move on inst (FE_OFC119_npg1_n_375): (331.52, 154.56) --> (371.84, 123.20)
[07/15 18:53:34     72s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:00.2, real=0:00:01.0, mem=2182.6mb) @(0:01:12 - 0:01:12).
[07/15 18:53:34     72s] 
[07/15 18:53:34     72s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[07/15 18:53:34     72s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7f48abf10ec0.
[07/15 18:53:34     72s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 0 out of 1 thread pools are available.
[07/15 18:53:34     72s] Move report: legalization moves 30 insts, mean move: 3.12 um, max move: 14.00 um spiral
[07/15 18:53:34     72s] 	Max move on inst (g16962__6161): (323.68, 172.48) --> (333.20, 176.96)
[07/15 18:53:34     72s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[07/15 18:53:34     72s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[07/15 18:53:34     72s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2153.7MB) @(0:01:12 - 0:01:12).
[07/15 18:53:34     72s] Move report: Detail placement moves 257 insts, mean move: 8.08 um, max move: 71.68 um 
[07/15 18:53:34     72s] 	Max move on inst (FE_OFC119_npg1_n_375): (331.52, 154.56) --> (371.84, 123.20)
[07/15 18:53:34     72s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 2153.7MB
[07/15 18:53:34     72s] Statistics of distance of Instance movement in refine placement:
[07/15 18:53:34     72s]   maximum (X+Y) =        71.68 um
[07/15 18:53:34     72s]   inst (FE_OFC119_npg1_n_375) with max move: (331.52, 154.56) -> (371.84, 123.2)
[07/15 18:53:34     72s]   mean    (X+Y) =         8.08 um
[07/15 18:53:34     72s] Summary Report:
[07/15 18:53:34     72s] Instances move: 257 (out of 1217 movable)
[07/15 18:53:34     72s] Instances flipped: 0
[07/15 18:53:34     72s] Mean displacement: 8.08 um
[07/15 18:53:34     72s] Max displacement: 71.68 um (Instance: FE_OFC119_npg1_n_375) (331.52, 154.56) -> (371.84, 123.2)
[07/15 18:53:34     72s] 	Length: 6 sites, height: 1 rows, site name: core_ji3v, cell type: BUJI3VX2
[07/15 18:53:34     72s] Total instances moved : 257
[07/15 18:53:34     72s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.240, REAL:0.241, MEM:2153.7M, EPOCH TIME: 1721084014.191666
[07/15 18:53:34     72s] Total net bbox length = 4.315e+04 (2.391e+04 1.924e+04) (ext = 4.757e+03)
[07/15 18:53:34     72s] Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 2153.7MB
[07/15 18:53:34     72s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:01.0, mem=2153.7MB) @(0:01:12 - 0:01:12).
[07/15 18:53:34     72s] *** Finished refinePlace (0:01:12 mem=2153.7M) ***
[07/15 18:53:34     72s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.6155.12
[07/15 18:53:34     72s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.240, REAL:0.243, MEM:2153.7M, EPOCH TIME: 1721084014.192074
[07/15 18:53:34     72s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2153.7M, EPOCH TIME: 1721084014.192120
[07/15 18:53:34     72s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1228).
[07/15 18:53:34     72s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:34     72s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:34     72s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:34     72s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.000, REAL:0.002, MEM:2150.7M, EPOCH TIME: 1721084014.194290
[07/15 18:53:34     72s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.250, REAL:0.256, MEM:2150.7M, EPOCH TIME: 1721084014.194341
[07/15 18:53:34     72s] AAE_INFO: opIsDesignInPostRouteState() is 0
[07/15 18:53:34     72s] #################################################################################
[07/15 18:53:34     72s] # Design Stage: PreRoute
[07/15 18:53:34     72s] # Design Name: aska_dig
[07/15 18:53:34     72s] # Design Mode: 180nm
[07/15 18:53:34     72s] # Analysis Mode: MMMC Non-OCV 
[07/15 18:53:34     72s] # Parasitics Mode: No SPEF/RCDB 
[07/15 18:53:34     72s] # Signoff Settings: SI Off 
[07/15 18:53:34     72s] #################################################################################
[07/15 18:53:34     72s] Calculate delays in BcWc mode...
[07/15 18:53:34     72s] Topological Sorting (REAL = 0:00:00.0, MEM = 2139.2M, InitMEM = 2139.2M)
[07/15 18:53:34     72s] Start delay calculation (fullDC) (1 T). (MEM=2139.18)
[07/15 18:53:34     72s] End AAE Lib Interpolated Model. (MEM=2150.7 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 18:53:34     72s] Total number of fetched objects 1262
[07/15 18:53:34     72s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 18:53:34     72s] End delay calculation. (MEM=2198.39 CPU=0:00:00.1 REAL=0:00:00.0)
[07/15 18:53:34     72s] End delay calculation (fullDC). (MEM=2198.39 CPU=0:00:00.2 REAL=0:00:00.0)
[07/15 18:53:34     72s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 2198.4M) ***
[07/15 18:53:34     72s] eGR doReRoute: optGuide
[07/15 18:53:34     72s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2198.4M, EPOCH TIME: 1721084014.562294
[07/15 18:53:34     72s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:34     72s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:34     72s] All LLGs are deleted
[07/15 18:53:34     72s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:34     72s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:34     72s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2198.4M, EPOCH TIME: 1721084014.562376
[07/15 18:53:34     72s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2198.4M, EPOCH TIME: 1721084014.562663
[07/15 18:53:34     72s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:2152.4M, EPOCH TIME: 1721084014.563228
[07/15 18:53:34     72s] {MMLU 0 13 1262}
[07/15 18:53:34     72s] ### Creating LA Mngr. totSessionCpu=0:01:13 mem=2152.4M
[07/15 18:53:34     72s] ### Creating LA Mngr, finished. totSessionCpu=0:01:13 mem=2152.4M
[07/15 18:53:34     72s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2152.39 MB )
[07/15 18:53:34     72s] (I)      ============================ Layers =============================
[07/15 18:53:34     72s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 18:53:34     72s] (I)      | DB# |  ID |                 Name |      Type | #Masks | Extra |
[07/15 18:53:34     72s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 18:53:34     72s] (I)      |  33 |   0 |                 CONT |       cut |      1 |       |
[07/15 18:53:34     72s] (I)      |   1 |   1 |                 MET1 |      wire |      1 |       |
[07/15 18:53:34     72s] (I)      |  34 |   1 |                 VIA1 |       cut |      1 |       |
[07/15 18:53:34     72s] (I)      |   2 |   2 |                 MET2 |      wire |      1 |       |
[07/15 18:53:34     72s] (I)      |  35 |   2 |                 VIA2 |       cut |      1 |       |
[07/15 18:53:34     72s] (I)      |   3 |   3 |                 MET3 |      wire |      1 |       |
[07/15 18:53:34     72s] (I)      |  36 |   3 |                 VIA3 |       cut |      1 |       |
[07/15 18:53:34     72s] (I)      |   4 |   4 |                 MET4 |      wire |      1 |       |
[07/15 18:53:34     72s] (I)      |  37 |   4 |                VIATP |       cut |      1 |       |
[07/15 18:53:34     72s] (I)      |   5 |   5 |                METTP |      wire |      1 |       |
[07/15 18:53:34     72s] (I)      |  38 |   5 |               VIATPL |       cut |      1 |       |
[07/15 18:53:34     72s] (I)      |   6 |   6 |               METTPL |      wire |      1 |       |
[07/15 18:53:34     72s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 18:53:34     72s] (I)      |  64 |  64 |              OVERLAP |   overlap |        |       |
[07/15 18:53:34     72s] (I)      |  65 |  65 |                 PIMP |   implant |        |       |
[07/15 18:53:34     72s] (I)      |  66 |  66 |                 NIMP |   implant |        |       |
[07/15 18:53:34     72s] (I)      |  67 |  67 |                NWELL |     other |        |    MS |
[07/15 18:53:34     72s] (I)      |  68 |  68 |                 DIFF | diffusion |        |    MS |
[07/15 18:53:34     72s] (I)      |   0 |   0 |                POLY1 |     other |        |    MS |
[07/15 18:53:34     72s] (I)      |  69 |  69 |               LOCKED |     other |        |       |
[07/15 18:53:34     72s] (I)      |  70 |  70 |              LOCKED1 |     other |        |       |
[07/15 18:53:34     72s] (I)      |  71 |  71 |              LOCKED2 |     other |        |       |
[07/15 18:53:34     72s] (I)      |  72 |  72 |              LOCKED3 |     other |        |       |
[07/15 18:53:34     72s] (I)      |  73 |  73 |              LOCKED4 |     other |        |       |
[07/15 18:53:34     72s] (I)      |  74 |  74 |                   MV |     other |        |    MS |
[07/15 18:53:34     72s] (I)      |  75 |  75 |                PWELL |     other |        |    MS |
[07/15 18:53:34     72s] (I)      |  76 |  76 |                  PAD |     other |        |    MS |
[07/15 18:53:34     72s] (I)      |  77 |  77 |                 VIA4 |     other |        |    MS |
[07/15 18:53:34     72s] (I)      |  78 |  78 |                 SBLK |     other |        |    MS |
[07/15 18:53:34     72s] (I)      |  79 |  79 |                NOPIM |     other |        |    MS |
[07/15 18:53:34     72s] (I)      |  80 |  80 |                 CAPM |     other |        |    MS |
[07/15 18:53:34     72s] (I)      |  81 |  81 |                 MET5 |     other |        |    MS |
[07/15 18:53:34     72s] (I)      |  82 |  82 |                  LDP |     other |        |    MS |
[07/15 18:53:34     72s] (I)      |  83 |  83 |                NODRC |     other |        |    MS |
[07/15 18:53:34     72s] (I)      |  84 |  84 |               DIODEF |     other |        |    MS |
[07/15 18:53:34     72s] (I)      |  85 |  85 |                  ESD |     other |        |    MS |
[07/15 18:53:34     72s] (I)      |  86 |  86 |                  LDN |     other |        |    MS |
[07/15 18:53:34     72s] (I)      |  87 |  87 |                   CF |     other |        |    MS |
[07/15 18:53:34     72s] (I)      |  88 |  88 |                 HRES |     other |        |    MS |
[07/15 18:53:34     72s] (I)      |  89 |  89 |                  ALN |     other |        |    MS |
[07/15 18:53:34     72s] (I)      |  90 |  90 |               DNWELL |     other |        |    MS |
[07/15 18:53:34     72s] (I)      |  91 |  91 |                 IOID |     other |        |    MS |
[07/15 18:53:34     72s] (I)      |  92 |  92 |                 MRES |     other |        |    MS |
[07/15 18:53:34     72s] (I)      |  93 |  93 |                  NW1 |     other |        |    MS |
[07/15 18:53:34     72s] (I)      |  94 |  94 |                  PW1 |     other |        |    MS |
[07/15 18:53:34     72s] (I)      |  95 |  95 |                  NW2 |     other |        |    MS |
[07/15 18:53:34     72s] (I)      |  96 |  96 |                  PW2 |     other |        |    MS |
[07/15 18:53:34     72s] (I)      |  97 |  97 |               BLKALL |     other |        |    MS |
[07/15 18:53:34     72s] (I)      |  98 |  98 |               BIPDEF |     other |        |    MS |
[07/15 18:53:34     72s] (I)      |  99 |  99 |                 NIFE |     other |        |    MS |
[07/15 18:53:34     72s] (I)      | 100 | 100 |               SUBCUT |     other |        |    MS |
[07/15 18:53:34     72s] (I)      | 101 | 101 |               FAMARK |     other |        |    MS |
[07/15 18:53:34     72s] (I)      | 102 | 102 |               RESDEF |     other |        |    MS |
[07/15 18:53:34     72s] (I)      | 103 | 103 |               CAPDEF |     other |        |    MS |
[07/15 18:53:34     72s] (I)      | 104 | 104 |               INDDEF |     other |        |    MS |
[07/15 18:53:34     72s] (I)      | 105 | 105 |                  RAC |     other |        |    MS |
[07/15 18:53:34     72s] (I)      | 106 | 106 |                XFLAY |     other |        |    MS |
[07/15 18:53:34     72s] (I)      | 107 | 107 |                HVGOX |     other |        |    MS |
[07/15 18:53:34     72s] (I)      | 108 | 108 |              HVPWELL |     other |        |    MS |
[07/15 18:53:34     72s] (I)      | 109 | 109 |              HVNWELL |     other |        |    MS |
[07/15 18:53:34     72s] (I)      | 110 | 110 |                  SOI |     other |        |    MS |
[07/15 18:53:34     72s] (I)      | 111 | 111 |                  PDD |     other |        |    MS |
[07/15 18:53:34     72s] (I)      | 112 | 112 |                  SCI |     other |        |    MS |
[07/15 18:53:34     72s] (I)      | 113 | 113 |                  SSD |     other |        |    MS |
[07/15 18:53:34     72s] (I)      | 114 | 114 |                 DEPL |     other |        |    MS |
[07/15 18:53:34     72s] (I)      | 115 | 115 |                  LPM |     other |        |    MS |
[07/15 18:53:34     72s] (I)      | 116 | 116 |                  LNM |     other |        |    MS |
[07/15 18:53:34     72s] (I)      | 117 | 117 |                ISOPW |     other |        |    MS |
[07/15 18:53:34     72s] (I)      | 118 | 118 |                  SOC |     other |        |    MS |
[07/15 18:53:34     72s] (I)      | 119 | 119 |                 DMOS |     other |        |    MS |
[07/15 18:53:34     72s] (I)      | 120 | 120 |               DEVLBL |     other |        |    MS |
[07/15 18:53:34     72s] (I)      | 121 | 121 |             DNWELLMV |     other |        |    MS |
[07/15 18:53:34     72s] (I)      | 122 | 122 |                PWBLK |     other |        |    MS |
[07/15 18:53:34     72s] (I)      | 123 | 123 |               PHODEF |     other |        |    MS |
[07/15 18:53:34     72s] (I)      | 124 | 124 |                  LNO |     other |        |    MS |
[07/15 18:53:34     72s] (I)      | 125 | 125 |                 VIA5 |     other |        |    MS |
[07/15 18:53:34     72s] (I)      | 126 | 126 |                 MET6 |     other |        |    MS |
[07/15 18:53:34     72s] (I)      | 127 | 127 |               HVDEPL |     other |        |    MS |
[07/15 18:53:34     72s] (I)      | 128 | 128 |              CAPM23F |     other |        |    MS |
[07/15 18:53:34     72s] (I)      | 129 | 129 |             CAPMH23F |     other |        |    MS |
[07/15 18:53:34     72s] (I)      | 130 | 130 |              CAPM34F |     other |        |    MS |
[07/15 18:53:34     72s] (I)      | 131 | 131 |             CAPMH34F |     other |        |    MS |
[07/15 18:53:34     72s] (I)      | 132 | 132 |              CAPM45F |     other |        |    MS |
[07/15 18:53:34     72s] (I)      | 133 | 133 |             CAPMH45F |     other |        |    MS |
[07/15 18:53:34     72s] (I)      | 134 | 134 |              CAPM56F |     other |        |    MS |
[07/15 18:53:34     72s] (I)      | 135 | 135 |             CAPMH56F |     other |        |    MS |
[07/15 18:53:34     72s] (I)      | 136 | 136 |                CAPM2 |     other |        |    MS |
[07/15 18:53:34     72s] (I)      | 137 | 137 |                CAPM3 |     other |        |    MS |
[07/15 18:53:34     72s] (I)      | 138 | 138 |                  DNC |     other |        |    MS |
[07/15 18:53:34     72s] (I)      | 139 | 139 |                  DPC |     other |        |    MS |
[07/15 18:53:34     72s] (I)      | 140 | 140 |                LNDEV |     other |        |    MS |
[07/15 18:53:34     72s] (I)      | 141 | 141 |                  HNW |     other |        |    MS |
[07/15 18:53:34     72s] (I)      | 142 | 142 |                  NDF |     other |        |    MS |
[07/15 18:53:34     72s] (I)      | 143 | 143 |                  PDF |     other |        |    MS |
[07/15 18:53:34     72s] (I)      | 144 | 144 |                  DTI |     other |        |    MS |
[07/15 18:53:34     72s] (I)      | 145 | 145 |                UVWIN |     other |        |    MS |
[07/15 18:53:34     72s] (I)      | 146 | 146 |               ANODOP |     other |        |    MS |
[07/15 18:53:34     72s] (I)      | 147 | 147 |               CATDOP |     other |        |    MS |
[07/15 18:53:34     72s] (I)      | 148 | 148 |                  AML |     other |        |    MS |
[07/15 18:53:34     72s] (I)      | 149 | 149 |                BNIMP |     other |        |    MS |
[07/15 18:53:34     72s] (I)      | 150 | 150 |                  LPW |     other |        |    MS |
[07/15 18:53:34     72s] (I)      | 151 | 151 |                  LNW |     other |        |    MS |
[07/15 18:53:34     72s] (I)      | 152 | 152 |                   BP |     other |        |    MS |
[07/15 18:53:34     72s] (I)      | 153 | 153 |                CAPMH |     other |        |    MS |
[07/15 18:53:34     72s] (I)      | 154 | 154 |               CAPMH2 |     other |        |    MS |
[07/15 18:53:34     72s] (I)      | 155 | 155 |               CAPMH3 |     other |        |    MS |
[07/15 18:53:34     72s] (I)      | 156 | 156 |               LDDBLK |     other |        |    MS |
[07/15 18:53:34     72s] (I)      | 157 | 157 |                  STI |     other |        |    MS |
[07/15 18:53:34     72s] (I)      | 158 | 158 |                  LVT |     other |        |    MS |
[07/15 18:53:34     72s] (I)      | 159 | 159 |               NWELL3 |     other |        |    MS |
[07/15 18:53:34     72s] (I)      | 160 | 160 |               PWELL3 |     other |        |    MS |
[07/15 18:53:34     72s] (I)      | 161 | 161 |                ngate |     other |        |    MS |
[07/15 18:53:34     72s] (I)      | 162 | 162 |                pgate |     other |        |    MS |
[07/15 18:53:34     72s] (I)      | 163 | 163 |                  sub |     other |        |    MS |
[07/15 18:53:34     72s] (I)      | 164 | 164 |              polyres |     other |        |    MS |
[07/15 18:53:34     72s] (I)      | 165 | 165 |               allres |     other |        |    MS |
[07/15 18:53:34     72s] (I)      | 166 | 166 |                  nsd |     other |        |    MS |
[07/15 18:53:34     72s] (I)      | 167 | 167 |                  psd |     other |        |    MS |
[07/15 18:53:34     72s] (I)      | 168 | 168 |               SUBEXT |     other |        |    MS |
[07/15 18:53:34     72s] (I)      | 169 | 169 |               SUBDEV |     other |        |    MS |
[07/15 18:53:34     72s] (I)      | 170 | 170 |                NGIMP |     other |        |    MS |
[07/15 18:53:34     72s] (I)      | 171 | 171 |                  ULN |     other |        |    MS |
[07/15 18:53:34     72s] (I)      | 172 | 172 |                 PPLN |     other |        |    MS |
[07/15 18:53:34     72s] (I)      | 173 | 173 |                 NNLN |     other |        |    MS |
[07/15 18:53:34     72s] (I)      | 174 | 174 |                 NWLN |     other |        |    MS |
[07/15 18:53:34     72s] (I)      | 175 | 175 |                 PWLN |     other |        |    MS |
[07/15 18:53:34     72s] (I)      | 176 | 176 |               NWELL5 |     other |        |    MS |
[07/15 18:53:34     72s] (I)      | 177 | 177 |               PWELL5 |     other |        |    MS |
[07/15 18:53:34     72s] (I)      | 178 | 178 |                  SVT |     other |        |    MS |
[07/15 18:53:34     72s] (I)      | 179 | 179 |               CORNER |     other |        |    MS |
[07/15 18:53:34     72s] (I)      | 180 | 180 |               PIMIDE |     other |        |    MS |
[07/15 18:53:34     72s] (I)      | 181 | 181 |                 EMIR |     other |        |    MS |
[07/15 18:53:34     72s] (I)      | 182 | 182 |             DONOTUSE |     other |        |    MS |
[07/15 18:53:34     72s] (I)      | 183 | 183 |          LOCKED_slot |     other |        |       |
[07/15 18:53:34     72s] (I)      | 184 | 184 |         LOCKED1_slot |     other |        |       |
[07/15 18:53:34     72s] (I)      | 185 | 185 |         LOCKED2_slot |     other |        |       |
[07/15 18:53:34     72s] (I)      | 186 | 186 |         LOCKED3_slot |     other |        |       |
[07/15 18:53:34     72s] (I)      | 187 | 187 |         LOCKED4_slot |     other |        |       |
[07/15 18:53:34     72s] (I)      | 188 | 188 |           POLY1_slot |     other |        |       |
[07/15 18:53:34     72s] (I)      | 189 | 189 |            MET1_slot |     other |        |       |
[07/15 18:53:34     72s] (I)      | 190 | 190 |            VIA1_slot |     other |        |       |
[07/15 18:53:34     72s] (I)      | 191 | 191 |            MET2_slot |     other |        |       |
[07/15 18:53:34     72s] (I)      | 192 | 192 |            VIA2_slot |     other |        |       |
[07/15 18:53:34     72s] (I)      | 193 | 193 |            MET3_slot |     other |        |       |
[07/15 18:53:34     72s] (I)      | 194 | 194 |            VIA3_slot |     other |        |       |
[07/15 18:53:34     72s] (I)      | 195 | 195 |            MET4_slot |     other |        |       |
[07/15 18:53:34     72s] (I)      | 196 | 196 |           VIATP_slot |     other |        |       |
[07/15 18:53:34     72s] (I)      | 197 | 197 |           METTP_slot |     other |        |       |
[07/15 18:53:34     72s] (I)      | 198 | 198 |          VIATPL_slot |     other |        |       |
[07/15 18:53:34     72s] (I)      | 199 | 199 |          METTPL_slot |     other |        |       |
[07/15 18:53:34     72s] (I)      | 200 | 200 |             Unrouted |     other |        |       |
[07/15 18:53:34     72s] (I)      | 201 | 201 |             Canplace |     other |        |       |
[07/15 18:53:34     72s] (I)      | 202 | 202 |         Cannotoccupy |     other |        |       |
[07/15 18:53:34     72s] (I)      | 203 | 203 |                Group |     other |        |       |
[07/15 18:53:34     72s] (I)      | 204 | 204 |                  Row |     other |        |       |
[07/15 18:53:34     72s] (I)      | 205 | 205 |               marker |     other |        |       |
[07/15 18:53:34     72s] (I)      | 206 | 206 |         changedLayer |     other |        |       |
[07/15 18:53:34     72s] (I)      | 207 | 207 |           designFlow |     other |        |       |
[07/15 18:53:34     72s] (I)      | 208 | 208 |                unset |     other |        |       |
[07/15 18:53:34     72s] (I)      | 209 | 209 |              unknown |     other |        |       |
[07/15 18:53:34     72s] (I)      | 210 | 210 |               supply |     other |        |       |
[07/15 18:53:34     72s] (I)      | 211 | 211 |                spike |     other |        |       |
[07/15 18:53:34     72s] (I)      | 212 | 212 |               resist |     other |        |       |
[07/15 18:53:34     72s] (I)      | 213 | 213 |                  hiz |     other |        |       |
[07/15 18:53:34     72s] (I)      | 214 | 214 |                drive |     other |        |       |
[07/15 18:53:34     72s] (I)      | 215 | 215 |               select |     other |        |       |
[07/15 18:53:34     72s] (I)      | 216 | 216 |               hilite |     other |        |       |
[07/15 18:53:34     72s] (I)      | 217 | 217 |                   y9 |     other |        |       |
[07/15 18:53:34     72s] (I)      | 218 | 218 |                   y8 |     other |        |       |
[07/15 18:53:34     72s] (I)      | 219 | 219 |                   y7 |     other |        |       |
[07/15 18:53:34     72s] (I)      | 220 | 220 |                   y6 |     other |        |       |
[07/15 18:53:34     72s] (I)      | 221 | 221 |                   y5 |     other |        |       |
[07/15 18:53:34     72s] (I)      | 222 | 222 |                   y4 |     other |        |       |
[07/15 18:53:34     72s] (I)      | 223 | 223 |                   y3 |     other |        |       |
[07/15 18:53:34     72s] (I)      | 224 | 224 |                   y2 |     other |        |       |
[07/15 18:53:34     72s] (I)      | 225 | 225 |                   y1 |     other |        |       |
[07/15 18:53:34     72s] (I)      | 226 | 226 |                   y0 |     other |        |       |
[07/15 18:53:34     72s] (I)      | 227 | 227 |              stretch |     other |        |       |
[07/15 18:53:34     72s] (I)      | 228 | 228 |                 snap |     other |        |       |
[07/15 18:53:34     72s] (I)      | 229 | 229 |            edgeLayer |     other |        |       |
[07/15 18:53:34     72s] (I)      | 230 | 230 |                 axis |     other |        |       |
[07/15 18:53:34     72s] (I)      | 231 | 231 |                  pin |     other |        |       |
[07/15 18:53:34     72s] (I)      | 232 | 232 |                 wire |     other |        |       |
[07/15 18:53:34     72s] (I)      | 233 | 233 |               device |     other |        |       |
[07/15 18:53:34     72s] (I)      | 234 | 234 |               border |     other |        |       |
[07/15 18:53:34     72s] (I)      | 235 | 235 |                 text |     other |        |       |
[07/15 18:53:34     72s] (I)      | 236 | 236 |            softFence |     other |        |       |
[07/15 18:53:34     72s] (I)      | 237 | 237 |            hardFence |     other |        |       |
[07/15 18:53:34     72s] (I)      | 238 | 238 |                align |     other |        |       |
[07/15 18:53:34     72s] (I)      | 239 | 239 |           prBoundary |     other |        |       |
[07/15 18:53:34     72s] (I)      | 240 | 240 |             instance |     other |        |       |
[07/15 18:53:34     72s] (I)      | 241 | 241 |             annotate |     other |        |       |
[07/15 18:53:34     72s] (I)      | 242 | 242 |                 grid |     other |        |       |
[07/15 18:53:34     72s] (I)      | 243 | 243 |           background |     other |        |       |
[07/15 18:53:34     72s] (I)      | 244 | 244 |            substrate |     other |        |       |
[07/15 18:53:34     72s] (I)      | 245 | 245 |     solderMaskBottom |     other |        |       |
[07/15 18:53:34     72s] (I)      | 246 | 246 |    beginGenericLayer |     other |        |       |
[07/15 18:53:34     72s] (I)      | 247 | 247 | internalGenericLayer |     other |        |       |
[07/15 18:53:34     72s] (I)      | 248 | 248 |      endGenericLayer |     other |        |       |
[07/15 18:53:34     72s] (I)      | 249 | 249 |        solderMaskTop |     other |        |       |
[07/15 18:53:34     72s] (I)      | 250 | 250 |                drill |     other |        |       |
[07/15 18:53:34     72s] (I)      | 251 | 251 |             wirebond |     other |        |       |
[07/15 18:53:34     72s] (I)      | 252 | 252 |  wirebondFingerGuide |     other |        |       |
[07/15 18:53:34     72s] (I)      | 253 | 253 |     assemblyBoundary |     other |        |       |
[07/15 18:53:34     72s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 18:53:34     72s] (I)      Started Import and model ( Curr Mem: 2152.39 MB )
[07/15 18:53:34     72s] (I)      Default pattern map key = aska_dig_default.
[07/15 18:53:34     72s] (I)      == Non-default Options ==
[07/15 18:53:34     72s] (I)      Maximum routing layer                              : 4
[07/15 18:53:34     72s] (I)      Number of threads                                  : 1
[07/15 18:53:34     72s] (I)      Method to set GCell size                           : row
[07/15 18:53:34     72s] (I)      Counted 402 PG shapes. We will not process PG shapes layer by layer.
[07/15 18:53:34     72s] (I)      Use row-based GCell size
[07/15 18:53:34     72s] (I)      Use row-based GCell align
[07/15 18:53:34     72s] (I)      layer 0 area = 202000
[07/15 18:53:34     72s] (I)      layer 1 area = 202000
[07/15 18:53:34     72s] (I)      layer 2 area = 202000
[07/15 18:53:34     72s] (I)      layer 3 area = 202000
[07/15 18:53:34     72s] (I)      GCell unit size   : 4480
[07/15 18:53:34     72s] (I)      GCell multiplier  : 1
[07/15 18:53:34     72s] (I)      GCell row height  : 4480
[07/15 18:53:34     72s] (I)      Actual row height : 4480
[07/15 18:53:34     72s] (I)      GCell align ref   : 20160 20160
[07/15 18:53:34     72s] [NR-eGR] Track table information for default rule: 
[07/15 18:53:34     72s] [NR-eGR] MET1 has single uniform track structure
[07/15 18:53:34     72s] [NR-eGR] MET2 has single uniform track structure
[07/15 18:53:34     72s] [NR-eGR] MET3 has single uniform track structure
[07/15 18:53:34     72s] [NR-eGR] MET4 has single uniform track structure
[07/15 18:53:34     72s] [NR-eGR] METTP has single uniform track structure
[07/15 18:53:34     72s] [NR-eGR] METTPL has single uniform track structure
[07/15 18:53:34     72s] (I)      ================= Default via =================
[07/15 18:53:34     72s] (I)      +---+--------------------+--------------------+
[07/15 18:53:34     72s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut    |
[07/15 18:53:34     72s] (I)      +---+--------------------+--------------------+
[07/15 18:53:34     72s] (I)      | 1 |    2  VIA1_Y_so    |   19  VIA1_CV1_so  |
[07/15 18:53:34     72s] (I)      | 2 |   38  VIA2_so      |   53  VIA2_CH1_so  |
[07/15 18:53:34     72s] (I)      | 3 |   74  VIA3_so      |   89  VIA3_CH1_so  |
[07/15 18:53:34     72s] (I)      | 4 |  117  VIATPne_Y_so |  125  VIATP_CH1_so |
[07/15 18:53:34     72s] (I)      | 5 |  145  VIATPL_so    |  150  VIATPL_CV_so |
[07/15 18:53:34     72s] (I)      +---+--------------------+--------------------+
[07/15 18:53:34     72s] [NR-eGR] Read 260 PG shapes
[07/15 18:53:34     72s] [NR-eGR] Read 0 clock shapes
[07/15 18:53:34     72s] [NR-eGR] Read 0 other shapes
[07/15 18:53:34     72s] [NR-eGR] #Routing Blockages  : 0
[07/15 18:53:34     72s] [NR-eGR] #Instance Blockages : 0
[07/15 18:53:34     72s] [NR-eGR] #PG Blockages       : 260
[07/15 18:53:34     72s] [NR-eGR] #Halo Blockages     : 0
[07/15 18:53:34     72s] [NR-eGR] #Boundary Blockages : 0
[07/15 18:53:34     72s] [NR-eGR] #Clock Blockages    : 0
[07/15 18:53:34     72s] [NR-eGR] #Other Blockages    : 0
[07/15 18:53:34     72s] (I)      Design has 0 blackboxes considered as all layer blockages.
[07/15 18:53:34     72s] [NR-eGR] Num Prerouted Nets = 13  Num Prerouted Wires = 702
[07/15 18:53:34     72s] [NR-eGR] Read 1262 nets ( ignored 13 )
[07/15 18:53:34     72s] (I)      early_global_route_priority property id does not exist.
[07/15 18:53:34     72s] (I)      Read Num Blocks=260  Num Prerouted Wires=702  Num CS=0
[07/15 18:53:34     72s] (I)      Layer 1 (V) : #blockages 260 : #preroutes 571
[07/15 18:53:34     72s] (I)      Layer 2 (H) : #blockages 0 : #preroutes 127
[07/15 18:53:34     72s] (I)      Layer 3 (V) : #blockages 0 : #preroutes 4
[07/15 18:53:34     72s] (I)      Number of ignored nets                =     13
[07/15 18:53:34     72s] (I)      Number of connected nets              =      0
[07/15 18:53:34     72s] (I)      Number of fixed nets                  =     13.  Ignored: Yes
[07/15 18:53:34     72s] (I)      Number of clock nets                  =     13.  Ignored: No
[07/15 18:53:34     72s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[07/15 18:53:34     72s] (I)      Number of special nets                =      0.  Ignored: Yes
[07/15 18:53:34     72s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[07/15 18:53:34     72s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[07/15 18:53:34     72s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[07/15 18:53:34     72s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[07/15 18:53:34     72s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[07/15 18:53:34     72s] (I)      Ndr track 0 does not exist
[07/15 18:53:34     72s] (I)      ---------------------Grid Graph Info--------------------
[07/15 18:53:34     72s] (I)      Routing area        : (0, 0) - (445200, 241920)
[07/15 18:53:34     72s] (I)      Core area           : (20160, 20160) - (425040, 221760)
[07/15 18:53:34     72s] (I)      Site width          :   560  (dbu)
[07/15 18:53:34     72s] (I)      Row height          :  4480  (dbu)
[07/15 18:53:34     72s] (I)      GCell row height    :  4480  (dbu)
[07/15 18:53:34     72s] (I)      GCell width         :  4480  (dbu)
[07/15 18:53:34     72s] (I)      GCell height        :  4480  (dbu)
[07/15 18:53:34     72s] (I)      Grid                :    99    54     4
[07/15 18:53:34     72s] (I)      Layer numbers       :     1     2     3     4
[07/15 18:53:34     72s] (I)      Vertical capacity   :     0  4480     0  4480
[07/15 18:53:34     72s] (I)      Horizontal capacity :     0     0  4480     0
[07/15 18:53:34     72s] (I)      Default wire width  :   230   280   280   280
[07/15 18:53:34     72s] (I)      Default wire space  :   230   280   280   280
[07/15 18:53:34     72s] (I)      Default wire pitch  :   460   560   560   560
[07/15 18:53:34     72s] (I)      Default pitch size  :   460   560   560   560
[07/15 18:53:34     72s] (I)      First track coord   :   280   280   280   280
[07/15 18:53:34     72s] (I)      Num tracks per GCell:  9.74  8.00  8.00  8.00
[07/15 18:53:34     72s] (I)      Total num of tracks :   432   795   432   795
[07/15 18:53:34     72s] (I)      Num of masks        :     1     1     1     1
[07/15 18:53:34     72s] (I)      Num of trim masks   :     0     0     0     0
[07/15 18:53:34     72s] (I)      --------------------------------------------------------
[07/15 18:53:34     72s] 
[07/15 18:53:34     72s] [NR-eGR] ============ Routing rule table ============
[07/15 18:53:34     72s] [NR-eGR] Rule id: 0  Nets: 1249
[07/15 18:53:34     72s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[07/15 18:53:34     72s] (I)                    Layer    2    3    4 
[07/15 18:53:34     72s] (I)                    Pitch  560  560  560 
[07/15 18:53:34     72s] (I)             #Used tracks    1    1    1 
[07/15 18:53:34     72s] (I)       #Fully used tracks    1    1    1 
[07/15 18:53:34     72s] [NR-eGR] ========================================
[07/15 18:53:34     72s] [NR-eGR] 
[07/15 18:53:34     72s] (I)      =============== Blocked Tracks ===============
[07/15 18:53:34     72s] (I)      +-------+---------+----------+---------------+
[07/15 18:53:34     72s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[07/15 18:53:34     72s] (I)      +-------+---------+----------+---------------+
[07/15 18:53:34     72s] (I)      |     1 |       0 |        0 |         0.00% |
[07/15 18:53:34     72s] (I)      |     2 |   42930 |     6090 |        14.19% |
[07/15 18:53:34     72s] (I)      |     3 |   42768 |        0 |         0.00% |
[07/15 18:53:34     72s] (I)      |     4 |   42930 |        0 |         0.00% |
[07/15 18:53:34     72s] (I)      +-------+---------+----------+---------------+
[07/15 18:53:34     72s] (I)      Finished Import and model ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2152.39 MB )
[07/15 18:53:34     72s] (I)      Reset routing kernel
[07/15 18:53:34     72s] (I)      Started Global Routing ( Curr Mem: 2152.39 MB )
[07/15 18:53:34     72s] (I)      totalPins=4490  totalGlobalPin=4358 (97.06%)
[07/15 18:53:34     72s] (I)      total 2D Cap : 122538 = (42768 H, 79770 V)
[07/15 18:53:34     72s] [NR-eGR] Layer group 1: route 1249 net(s) in layer range [2, 4]
[07/15 18:53:34     72s] (I)      
[07/15 18:53:34     72s] (I)      ============  Phase 1a Route ============
[07/15 18:53:34     72s] (I)      Usage: 10151 = (5419 H, 4732 V) = (12.67% H, 5.93% V) = (2.428e+04um H, 2.120e+04um V)
[07/15 18:53:34     72s] (I)      
[07/15 18:53:34     72s] (I)      ============  Phase 1b Route ============
[07/15 18:53:34     72s] (I)      Usage: 10151 = (5419 H, 4732 V) = (12.67% H, 5.93% V) = (2.428e+04um H, 2.120e+04um V)
[07/15 18:53:34     72s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.547648e+04um
[07/15 18:53:34     72s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[07/15 18:53:34     72s] (I)      Congestion threshold : each 60.00, sum 90.00
[07/15 18:53:34     72s] (I)      
[07/15 18:53:34     72s] (I)      ============  Phase 1c Route ============
[07/15 18:53:34     72s] (I)      Usage: 10151 = (5419 H, 4732 V) = (12.67% H, 5.93% V) = (2.428e+04um H, 2.120e+04um V)
[07/15 18:53:34     72s] (I)      
[07/15 18:53:34     72s] (I)      ============  Phase 1d Route ============
[07/15 18:53:34     72s] (I)      Usage: 10151 = (5419 H, 4732 V) = (12.67% H, 5.93% V) = (2.428e+04um H, 2.120e+04um V)
[07/15 18:53:34     72s] (I)      
[07/15 18:53:34     72s] (I)      ============  Phase 1e Route ============
[07/15 18:53:34     72s] (I)      Usage: 10151 = (5419 H, 4732 V) = (12.67% H, 5.93% V) = (2.428e+04um H, 2.120e+04um V)
[07/15 18:53:34     72s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.547648e+04um
[07/15 18:53:34     72s] (I)      
[07/15 18:53:34     72s] (I)      ============  Phase 1l Route ============
[07/15 18:53:34     72s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[07/15 18:53:34     72s] (I)      Layer  2:      36109      6760         2        4016       37960    ( 9.57%) 
[07/15 18:53:34     72s] (I)      Layer  3:      42336      6046         0           0       42336    ( 0.00%) 
[07/15 18:53:34     72s] (I)      Layer  4:      42135       557         0           0       41976    ( 0.00%) 
[07/15 18:53:34     72s] (I)      Total:        120580     13363         2        4016      122272    ( 3.18%) 
[07/15 18:53:34     72s] (I)      
[07/15 18:53:34     72s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[07/15 18:53:34     72s] [NR-eGR]                        OverCon            
[07/15 18:53:34     72s] [NR-eGR]                         #Gcell     %Gcell
[07/15 18:53:34     72s] [NR-eGR]        Layer               (1)    OverCon
[07/15 18:53:34     72s] [NR-eGR] ----------------------------------------------
[07/15 18:53:34     72s] [NR-eGR]    MET1 ( 1)         0( 0.00%)   ( 0.00%) 
[07/15 18:53:34     72s] [NR-eGR]    MET2 ( 2)         2( 0.04%)   ( 0.04%) 
[07/15 18:53:34     72s] [NR-eGR]    MET3 ( 3)         0( 0.00%)   ( 0.00%) 
[07/15 18:53:34     72s] [NR-eGR]    MET4 ( 4)         0( 0.00%)   ( 0.00%) 
[07/15 18:53:34     72s] [NR-eGR] ----------------------------------------------
[07/15 18:53:34     72s] [NR-eGR]        Total         2( 0.01%)   ( 0.01%) 
[07/15 18:53:34     72s] [NR-eGR] 
[07/15 18:53:34     72s] (I)      Finished Global Routing ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 2160.39 MB )
[07/15 18:53:34     72s] (I)      total 2D Cap : 122538 = (42768 H, 79770 V)
[07/15 18:53:34     72s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[07/15 18:53:34     72s] (I)      ============= Track Assignment ============
[07/15 18:53:34     72s] (I)      Started Track Assignment (1T) ( Curr Mem: 2160.39 MB )
[07/15 18:53:34     72s] (I)      Initialize Track Assignment ( max pin layer : 6 )
[07/15 18:53:34     72s] (I)      Run Multi-thread track assignment
[07/15 18:53:34     72s] (I)      Finished Track Assignment (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2160.39 MB )
[07/15 18:53:34     72s] (I)      Started Export ( Curr Mem: 2160.39 MB )
[07/15 18:53:34     72s] [NR-eGR]                 Length (um)   Vias 
[07/15 18:53:34     72s] [NR-eGR] -----------------------------------
[07/15 18:53:34     72s] [NR-eGR]  MET1    (1H)             1   4802 
[07/15 18:53:34     72s] [NR-eGR]  MET2    (2V)         23584   6261 
[07/15 18:53:34     72s] [NR-eGR]  MET3    (3H)         27290    334 
[07/15 18:53:34     72s] [NR-eGR]  MET4    (4V)          2688      0 
[07/15 18:53:34     72s] [NR-eGR]  METTP   (5H)             0      0 
[07/15 18:53:34     72s] [NR-eGR]  METTPL  (6V)             0      0 
[07/15 18:53:34     72s] [NR-eGR] -----------------------------------
[07/15 18:53:34     72s] [NR-eGR]          Total        53564  11397 
[07/15 18:53:34     72s] [NR-eGR] --------------------------------------------------------------------------
[07/15 18:53:34     72s] [NR-eGR] Total half perimeter of net bounding box: 43147um
[07/15 18:53:34     72s] [NR-eGR] Total length: 53564um, number of vias: 11397
[07/15 18:53:34     72s] [NR-eGR] --------------------------------------------------------------------------
[07/15 18:53:34     72s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[07/15 18:53:34     72s] [NR-eGR] --------------------------------------------------------------------------
[07/15 18:53:34     72s] (I)      Finished Export ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2150.88 MB )
[07/15 18:53:34     72s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 2140.88 MB )
[07/15 18:53:34     72s] (I)      ===================================== Runtime Summary =====================================
[07/15 18:53:34     72s] (I)       Step                                        %       Start      Finish      Real       CPU 
[07/15 18:53:34     72s] (I)      -------------------------------------------------------------------------------------------
[07/15 18:53:34     72s] (I)       Early Global Route kernel             100.00%  347.87 sec  347.94 sec  0.07 sec  0.07 sec 
[07/15 18:53:34     72s] (I)       +-Import and model                     12.88%  347.89 sec  347.89 sec  0.01 sec  0.00 sec 
[07/15 18:53:34     72s] (I)       | +-Create place DB                     3.35%  347.89 sec  347.89 sec  0.00 sec  0.00 sec 
[07/15 18:53:34     72s] (I)       | | +-Import place data                 3.19%  347.89 sec  347.89 sec  0.00 sec  0.00 sec 
[07/15 18:53:34     72s] (I)       | | | +-Read instances and placement    0.95%  347.89 sec  347.89 sec  0.00 sec  0.00 sec 
[07/15 18:53:34     72s] (I)       | | | +-Read nets                       1.93%  347.89 sec  347.89 sec  0.00 sec  0.00 sec 
[07/15 18:53:34     72s] (I)       | +-Create route DB                     7.13%  347.89 sec  347.89 sec  0.00 sec  0.00 sec 
[07/15 18:53:34     72s] (I)       | | +-Import route data (1T)            6.75%  347.89 sec  347.89 sec  0.00 sec  0.00 sec 
[07/15 18:53:34     72s] (I)       | | | +-Read blockages ( Layer 2-4 )    1.39%  347.89 sec  347.89 sec  0.00 sec  0.00 sec 
[07/15 18:53:34     72s] (I)       | | | | +-Read routing blockages        0.00%  347.89 sec  347.89 sec  0.00 sec  0.00 sec 
[07/15 18:53:34     72s] (I)       | | | | +-Read instance blockages       0.22%  347.89 sec  347.89 sec  0.00 sec  0.00 sec 
[07/15 18:53:34     72s] (I)       | | | | +-Read PG blockages             0.05%  347.89 sec  347.89 sec  0.00 sec  0.00 sec 
[07/15 18:53:34     72s] (I)       | | | | +-Read clock blockages          0.02%  347.89 sec  347.89 sec  0.00 sec  0.00 sec 
[07/15 18:53:34     72s] (I)       | | | | +-Read other blockages          0.02%  347.89 sec  347.89 sec  0.00 sec  0.00 sec 
[07/15 18:53:34     72s] (I)       | | | | +-Read halo blockages           0.01%  347.89 sec  347.89 sec  0.00 sec  0.00 sec 
[07/15 18:53:34     72s] (I)       | | | | +-Read boundary cut boxes       0.00%  347.89 sec  347.89 sec  0.00 sec  0.00 sec 
[07/15 18:53:34     72s] (I)       | | | +-Read blackboxes                 0.02%  347.89 sec  347.89 sec  0.00 sec  0.00 sec 
[07/15 18:53:34     72s] (I)       | | | +-Read prerouted                  0.70%  347.89 sec  347.89 sec  0.00 sec  0.00 sec 
[07/15 18:53:34     72s] (I)       | | | +-Read unlegalized nets           0.06%  347.89 sec  347.89 sec  0.00 sec  0.00 sec 
[07/15 18:53:34     72s] (I)       | | | +-Read nets                       0.43%  347.89 sec  347.89 sec  0.00 sec  0.00 sec 
[07/15 18:53:34     72s] (I)       | | | +-Set up via pillars              0.01%  347.89 sec  347.89 sec  0.00 sec  0.00 sec 
[07/15 18:53:34     72s] (I)       | | | +-Initialize 3D grid graph        0.02%  347.89 sec  347.89 sec  0.00 sec  0.00 sec 
[07/15 18:53:34     72s] (I)       | | | +-Model blockage capacity         1.50%  347.89 sec  347.89 sec  0.00 sec  0.00 sec 
[07/15 18:53:34     72s] (I)       | | | | +-Initialize 3D capacity        1.27%  347.89 sec  347.89 sec  0.00 sec  0.00 sec 
[07/15 18:53:34     72s] (I)       | +-Read aux data                       0.00%  347.89 sec  347.89 sec  0.00 sec  0.00 sec 
[07/15 18:53:34     72s] (I)       | +-Others data preparation             0.07%  347.89 sec  347.89 sec  0.00 sec  0.00 sec 
[07/15 18:53:34     72s] (I)       | +-Create route kernel                 1.51%  347.89 sec  347.89 sec  0.00 sec  0.00 sec 
[07/15 18:53:34     72s] (I)       +-Global Routing                       18.02%  347.90 sec  347.91 sec  0.01 sec  0.02 sec 
[07/15 18:53:34     72s] (I)       | +-Initialization                      0.52%  347.90 sec  347.90 sec  0.00 sec  0.00 sec 
[07/15 18:53:34     72s] (I)       | +-Net group 1                        16.22%  347.90 sec  347.91 sec  0.01 sec  0.01 sec 
[07/15 18:53:34     72s] (I)       | | +-Generate topology                 1.26%  347.90 sec  347.90 sec  0.00 sec  0.00 sec 
[07/15 18:53:34     72s] (I)       | | +-Phase 1a                          2.86%  347.90 sec  347.90 sec  0.00 sec  0.01 sec 
[07/15 18:53:34     72s] (I)       | | | +-Pattern routing (1T)            2.21%  347.90 sec  347.90 sec  0.00 sec  0.01 sec 
[07/15 18:53:34     72s] (I)       | | | +-Add via demand to 2D            0.28%  347.90 sec  347.90 sec  0.00 sec  0.00 sec 
[07/15 18:53:34     72s] (I)       | | +-Phase 1b                          0.07%  347.90 sec  347.90 sec  0.00 sec  0.00 sec 
[07/15 18:53:34     72s] (I)       | | +-Phase 1c                          0.02%  347.90 sec  347.90 sec  0.00 sec  0.00 sec 
[07/15 18:53:34     72s] (I)       | | +-Phase 1d                          0.02%  347.90 sec  347.90 sec  0.00 sec  0.00 sec 
[07/15 18:53:34     72s] (I)       | | +-Phase 1e                          0.21%  347.90 sec  347.90 sec  0.00 sec  0.00 sec 
[07/15 18:53:34     72s] (I)       | | | +-Route legalization              0.00%  347.90 sec  347.90 sec  0.00 sec  0.00 sec 
[07/15 18:53:34     72s] (I)       | | +-Phase 1l                         10.26%  347.90 sec  347.91 sec  0.01 sec  0.00 sec 
[07/15 18:53:34     72s] (I)       | | | +-Layer assignment (1T)           9.90%  347.90 sec  347.91 sec  0.01 sec  0.00 sec 
[07/15 18:53:34     72s] (I)       | +-Clean cong LA                       0.00%  347.91 sec  347.91 sec  0.00 sec  0.00 sec 
[07/15 18:53:34     72s] (I)       +-Export 3D cong map                    0.68%  347.91 sec  347.91 sec  0.00 sec  0.00 sec 
[07/15 18:53:34     72s] (I)       | +-Export 2D cong map                  0.13%  347.91 sec  347.91 sec  0.00 sec  0.00 sec 
[07/15 18:53:34     72s] (I)       +-Extract Global 3D Wires               0.22%  347.91 sec  347.91 sec  0.00 sec  0.00 sec 
[07/15 18:53:34     72s] (I)       +-Track Assignment (1T)                12.68%  347.91 sec  347.92 sec  0.01 sec  0.01 sec 
[07/15 18:53:34     72s] (I)       | +-Initialization                      0.08%  347.91 sec  347.91 sec  0.00 sec  0.00 sec 
[07/15 18:53:34     72s] (I)       | +-Track Assignment Kernel            12.05%  347.91 sec  347.92 sec  0.01 sec  0.01 sec 
[07/15 18:53:34     72s] (I)       | +-Free Memory                         0.00%  347.92 sec  347.92 sec  0.00 sec  0.00 sec 
[07/15 18:53:34     72s] (I)       +-Export                               32.06%  347.92 sec  347.94 sec  0.02 sec  0.02 sec 
[07/15 18:53:34     72s] (I)       | +-Export DB wires                     4.56%  347.92 sec  347.92 sec  0.00 sec  0.01 sec 
[07/15 18:53:34     72s] (I)       | | +-Export all nets                   3.42%  347.92 sec  347.92 sec  0.00 sec  0.00 sec 
[07/15 18:53:34     72s] (I)       | | +-Set wire vias                     0.67%  347.92 sec  347.92 sec  0.00 sec  0.01 sec 
[07/15 18:53:34     72s] (I)       | +-Report wirelength                   2.23%  347.92 sec  347.92 sec  0.00 sec  0.00 sec 
[07/15 18:53:34     72s] (I)       | +-Update net boxes                    1.68%  347.92 sec  347.92 sec  0.00 sec  0.00 sec 
[07/15 18:53:34     72s] (I)       | +-Update timing                      22.95%  347.92 sec  347.94 sec  0.02 sec  0.01 sec 
[07/15 18:53:34     72s] (I)       +-Postprocess design                    1.85%  347.94 sec  347.94 sec  0.00 sec  0.00 sec 
[07/15 18:53:34     72s] (I)      ==================== Summary by functions =====================
[07/15 18:53:34     72s] (I)       Lv  Step                                %      Real       CPU 
[07/15 18:53:34     72s] (I)      ---------------------------------------------------------------
[07/15 18:53:34     72s] (I)        0  Early Global Route kernel     100.00%  0.07 sec  0.07 sec 
[07/15 18:53:34     72s] (I)        1  Export                         32.06%  0.02 sec  0.02 sec 
[07/15 18:53:34     72s] (I)        1  Global Routing                 18.02%  0.01 sec  0.02 sec 
[07/15 18:53:34     72s] (I)        1  Import and model               12.88%  0.01 sec  0.00 sec 
[07/15 18:53:34     72s] (I)        1  Track Assignment (1T)          12.68%  0.01 sec  0.01 sec 
[07/15 18:53:34     72s] (I)        1  Postprocess design              1.85%  0.00 sec  0.00 sec 
[07/15 18:53:34     72s] (I)        1  Export 3D cong map              0.68%  0.00 sec  0.00 sec 
[07/15 18:53:34     72s] (I)        1  Extract Global 3D Wires         0.22%  0.00 sec  0.00 sec 
[07/15 18:53:34     72s] (I)        2  Update timing                  22.95%  0.02 sec  0.01 sec 
[07/15 18:53:34     72s] (I)        2  Net group 1                    16.22%  0.01 sec  0.01 sec 
[07/15 18:53:34     72s] (I)        2  Track Assignment Kernel        12.05%  0.01 sec  0.01 sec 
[07/15 18:53:34     72s] (I)        2  Create route DB                 7.13%  0.00 sec  0.00 sec 
[07/15 18:53:34     72s] (I)        2  Export DB wires                 4.56%  0.00 sec  0.01 sec 
[07/15 18:53:34     72s] (I)        2  Create place DB                 3.35%  0.00 sec  0.00 sec 
[07/15 18:53:34     72s] (I)        2  Report wirelength               2.23%  0.00 sec  0.00 sec 
[07/15 18:53:34     72s] (I)        2  Update net boxes                1.68%  0.00 sec  0.00 sec 
[07/15 18:53:34     72s] (I)        2  Create route kernel             1.51%  0.00 sec  0.00 sec 
[07/15 18:53:34     72s] (I)        2  Initialization                  0.60%  0.00 sec  0.00 sec 
[07/15 18:53:34     72s] (I)        2  Export 2D cong map              0.13%  0.00 sec  0.00 sec 
[07/15 18:53:34     72s] (I)        2  Others data preparation         0.07%  0.00 sec  0.00 sec 
[07/15 18:53:34     72s] (I)        2  Free Memory                     0.00%  0.00 sec  0.00 sec 
[07/15 18:53:34     72s] (I)        2  Read aux data                   0.00%  0.00 sec  0.00 sec 
[07/15 18:53:34     72s] (I)        2  Clean cong LA                   0.00%  0.00 sec  0.00 sec 
[07/15 18:53:34     72s] (I)        3  Phase 1l                       10.26%  0.01 sec  0.00 sec 
[07/15 18:53:34     72s] (I)        3  Import route data (1T)          6.75%  0.00 sec  0.00 sec 
[07/15 18:53:34     72s] (I)        3  Export all nets                 3.42%  0.00 sec  0.00 sec 
[07/15 18:53:34     72s] (I)        3  Import place data               3.19%  0.00 sec  0.00 sec 
[07/15 18:53:34     72s] (I)        3  Phase 1a                        2.86%  0.00 sec  0.01 sec 
[07/15 18:53:34     72s] (I)        3  Generate topology               1.26%  0.00 sec  0.00 sec 
[07/15 18:53:34     72s] (I)        3  Set wire vias                   0.67%  0.00 sec  0.01 sec 
[07/15 18:53:34     72s] (I)        3  Phase 1e                        0.21%  0.00 sec  0.00 sec 
[07/15 18:53:34     72s] (I)        3  Phase 1b                        0.07%  0.00 sec  0.00 sec 
[07/15 18:53:34     72s] (I)        3  Phase 1c                        0.02%  0.00 sec  0.00 sec 
[07/15 18:53:34     72s] (I)        3  Phase 1d                        0.02%  0.00 sec  0.00 sec 
[07/15 18:53:34     72s] (I)        4  Layer assignment (1T)           9.90%  0.01 sec  0.00 sec 
[07/15 18:53:34     72s] (I)        4  Read nets                       2.36%  0.00 sec  0.00 sec 
[07/15 18:53:34     72s] (I)        4  Pattern routing (1T)            2.21%  0.00 sec  0.01 sec 
[07/15 18:53:34     72s] (I)        4  Model blockage capacity         1.50%  0.00 sec  0.00 sec 
[07/15 18:53:34     72s] (I)        4  Read blockages ( Layer 2-4 )    1.39%  0.00 sec  0.00 sec 
[07/15 18:53:34     72s] (I)        4  Read instances and placement    0.95%  0.00 sec  0.00 sec 
[07/15 18:53:34     72s] (I)        4  Read prerouted                  0.70%  0.00 sec  0.00 sec 
[07/15 18:53:34     72s] (I)        4  Add via demand to 2D            0.28%  0.00 sec  0.00 sec 
[07/15 18:53:34     72s] (I)        4  Read unlegalized nets           0.06%  0.00 sec  0.00 sec 
[07/15 18:53:34     72s] (I)        4  Initialize 3D grid graph        0.02%  0.00 sec  0.00 sec 
[07/15 18:53:34     72s] (I)        4  Read blackboxes                 0.02%  0.00 sec  0.00 sec 
[07/15 18:53:34     72s] (I)        4  Set up via pillars              0.01%  0.00 sec  0.00 sec 
[07/15 18:53:34     72s] (I)        4  Route legalization              0.00%  0.00 sec  0.00 sec 
[07/15 18:53:34     72s] (I)        5  Initialize 3D capacity          1.27%  0.00 sec  0.00 sec 
[07/15 18:53:34     72s] (I)        5  Read instance blockages         0.22%  0.00 sec  0.00 sec 
[07/15 18:53:34     72s] (I)        5  Read PG blockages               0.05%  0.00 sec  0.00 sec 
[07/15 18:53:34     72s] (I)        5  Read clock blockages            0.02%  0.00 sec  0.00 sec 
[07/15 18:53:34     72s] (I)        5  Read other blockages            0.02%  0.00 sec  0.00 sec 
[07/15 18:53:34     72s] (I)        5  Read halo blockages             0.01%  0.00 sec  0.00 sec 
[07/15 18:53:34     72s] (I)        5  Read routing blockages          0.00%  0.00 sec  0.00 sec 
[07/15 18:53:34     72s] (I)        5  Read boundary cut boxes         0.00%  0.00 sec  0.00 sec 
[07/15 18:53:34     72s] Extraction called for design 'aska_dig' of instances=1228 and nets=1289 using extraction engine 'preRoute' .
[07/15 18:53:34     72s] PreRoute RC Extraction called for design aska_dig.
[07/15 18:53:34     72s] RC Extraction called in multi-corner(2) mode.
[07/15 18:53:34     72s] RCMode: PreRoute
[07/15 18:53:34     72s]       RC Corner Indexes            0       1   
[07/15 18:53:34     72s] Capacitance Scaling Factor   : 1.00000 1.00000 
[07/15 18:53:34     72s] Resistance Scaling Factor    : 1.00000 1.00000 
[07/15 18:53:34     72s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[07/15 18:53:34     72s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[07/15 18:53:34     72s] Shrink Factor                : 1.00000
[07/15 18:53:34     72s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[07/15 18:53:34     72s] Using capacitance table file ...
[07/15 18:53:34     72s] 
[07/15 18:53:34     72s] Trim Metal Layers:
[07/15 18:53:34     72s] LayerId::1 widthSet size::4
[07/15 18:53:34     72s] LayerId::2 widthSet size::4
[07/15 18:53:34     72s] LayerId::3 widthSet size::4
[07/15 18:53:34     72s] LayerId::4 widthSet size::4
[07/15 18:53:34     72s] LayerId::5 widthSet size::4
[07/15 18:53:34     72s] LayerId::6 widthSet size::2
[07/15 18:53:34     72s] Updating RC grid for preRoute extraction ...
[07/15 18:53:34     72s] eee: pegSigSF::1.070000
[07/15 18:53:34     72s] Initializing multi-corner capacitance tables ... 
[07/15 18:53:34     72s] Initializing multi-corner resistance tables ...
[07/15 18:53:34     72s] eee: l::1 avDens::0.108782 usedTrk::522.151518 availTrk::4800.000000 sigTrk::522.151518
[07/15 18:53:34     72s] eee: l::2 avDens::0.130722 usedTrk::585.634755 availTrk::4480.000000 sigTrk::585.634755
[07/15 18:53:34     72s] eee: l::3 avDens::0.162256 usedTrk::610.081249 availTrk::3760.000000 sigTrk::610.081249
[07/15 18:53:34     72s] eee: l::4 avDens::0.020467 usedTrk::60.582255 availTrk::2960.000000 sigTrk::60.582255
[07/15 18:53:34     72s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 18:53:34     72s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 18:53:34     72s] {RT max_rc 0 4 4 0}
[07/15 18:53:34     72s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.054913 aWlH=0.000000 lMod=0 pMax=0.826200 pMod=82 wcR=0.333300 newSi=0.001600 wHLS=0.833250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[07/15 18:53:34     72s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2140.879M)
[07/15 18:53:34     72s] Compute RC Scale Done ...
[07/15 18:53:34     72s] OPERPROF: Starting HotSpotCal at level 1, MEM:2160.0M, EPOCH TIME: 1721084014.688026
[07/15 18:53:34     72s] [hotspot] +------------+---------------+---------------+
[07/15 18:53:34     72s] [hotspot] |            |   max hotspot | total hotspot |
[07/15 18:53:34     72s] [hotspot] +------------+---------------+---------------+
[07/15 18:53:34     72s] [hotspot] | normalized |          0.00 |          0.00 |
[07/15 18:53:34     72s] [hotspot] +------------+---------------+---------------+
[07/15 18:53:34     72s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[07/15 18:53:34     72s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[07/15 18:53:34     72s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.001, MEM:2176.0M, EPOCH TIME: 1721084014.688639
[07/15 18:53:34     72s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -resetVeryShortNets -rescheduleForAdherence  
[07/15 18:53:34     72s] Begin: GigaOpt Route Type Constraints Refinement
[07/15 18:53:34     72s] *** CongRefineRouteType #2 [begin] (optDesign #1) : totSession cpu/real = 0:01:12.9/0:10:31.5 (0.1), mem = 2176.0M
[07/15 18:53:34     72s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.6155.23
[07/15 18:53:34     72s] ### Creating RouteCongInterface, started
[07/15 18:53:34     72s] 
[07/15 18:53:34     72s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.7956} 
[07/15 18:53:34     72s] 
[07/15 18:53:34     72s] #optDebug: {0, 1.000}
[07/15 18:53:34     72s] ### Creating RouteCongInterface, finished
[07/15 18:53:34     72s] Updated routing constraints on 0 nets.
[07/15 18:53:34     72s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.6155.23
[07/15 18:53:34     72s] Bottom Preferred Layer:
[07/15 18:53:34     72s] +-------------+------------+----------+
[07/15 18:53:34     72s] |    Layer    |    CLK     |   Rule   |
[07/15 18:53:34     72s] +-------------+------------+----------+
[07/15 18:53:34     72s] | MET2 (z=2)  |         13 | default  |
[07/15 18:53:34     72s] +-------------+------------+----------+
[07/15 18:53:34     72s] Via Pillar Rule:
[07/15 18:53:34     72s]     None
[07/15 18:53:34     72s] *** CongRefineRouteType #2 [finish] (optDesign #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:12.9/0:10:31.5 (0.1), mem = 2176.0M
[07/15 18:53:34     72s] 
[07/15 18:53:34     72s] =============================================================================================
[07/15 18:53:34     72s]  Step TAT Report : CongRefineRouteType #2 / optDesign #1                        21.18-s099_1
[07/15 18:53:34     72s] =============================================================================================
[07/15 18:53:34     72s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/15 18:53:34     72s] ---------------------------------------------------------------------------------------------
[07/15 18:53:34     72s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (  78.2 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:53:34     72s] [ MISC                   ]          0:00:00.0  (  21.8 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:53:34     72s] ---------------------------------------------------------------------------------------------
[07/15 18:53:34     72s]  CongRefineRouteType #2 TOTAL       0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:53:34     72s] ---------------------------------------------------------------------------------------------
[07/15 18:53:34     72s] 
[07/15 18:53:34     72s] End: GigaOpt Route Type Constraints Refinement
[07/15 18:53:34     72s] skip EGR on cluster skew clock nets.
[07/15 18:53:34     72s] OPTC: user 20.0
[07/15 18:53:34     72s] AAE_INFO: opIsDesignInPostRouteState() is 0
[07/15 18:53:34     72s] #################################################################################
[07/15 18:53:34     72s] # Design Stage: PreRoute
[07/15 18:53:34     72s] # Design Name: aska_dig
[07/15 18:53:34     72s] # Design Mode: 180nm
[07/15 18:53:34     72s] # Analysis Mode: MMMC Non-OCV 
[07/15 18:53:34     72s] # Parasitics Mode: No SPEF/RCDB 
[07/15 18:53:34     72s] # Signoff Settings: SI Off 
[07/15 18:53:34     72s] #################################################################################
[07/15 18:53:34     73s] Calculate delays in BcWc mode...
[07/15 18:53:34     73s] Topological Sorting (REAL = 0:00:00.0, MEM = 2174.0M, InitMEM = 2174.0M)
[07/15 18:53:34     73s] Start delay calculation (fullDC) (1 T). (MEM=2173.96)
[07/15 18:53:34     73s] End AAE Lib Interpolated Model. (MEM=2185.48 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 18:53:34     73s] Total number of fetched objects 1262
[07/15 18:53:34     73s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 18:53:34     73s] End delay calculation. (MEM=2199.62 CPU=0:00:00.1 REAL=0:00:00.0)
[07/15 18:53:34     73s] End delay calculation (fullDC). (MEM=2199.62 CPU=0:00:00.2 REAL=0:00:00.0)
[07/15 18:53:34     73s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 2199.6M) ***
[07/15 18:53:34     73s] Begin: GigaOpt postEco DRV Optimization
[07/15 18:53:34     73s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -postCTS -max_fanout
[07/15 18:53:34     73s] *** DrvOpt #2 [begin] (optDesign #1) : totSession cpu/real = 0:01:13.2/0:10:31.8 (0.1), mem = 2199.6M
[07/15 18:53:34     73s] Info: 13 nets with fixed/cover wires excluded.
[07/15 18:53:34     73s] Info: 13 clock nets excluded from IPO operation.
[07/15 18:53:34     73s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.6155.24
[07/15 18:53:34     73s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[07/15 18:53:34     73s] ### Creating PhyDesignMc. totSessionCpu=0:01:13 mem=2199.6M
[07/15 18:53:34     73s] OPERPROF: Starting DPlace-Init at level 1, MEM:2199.6M, EPOCH TIME: 1721084014.988111
[07/15 18:53:34     73s] Processing tracks to init pin-track alignment.
[07/15 18:53:34     73s] z: 2, totalTracks: 1
[07/15 18:53:34     73s] z: 4, totalTracks: 1
[07/15 18:53:34     73s] z: 6, totalTracks: 1
[07/15 18:53:34     73s] #spOpts: N=180 hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 18:53:34     73s] All LLGs are deleted
[07/15 18:53:34     73s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:34     73s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:34     73s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2199.6M, EPOCH TIME: 1721084014.989400
[07/15 18:53:34     73s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2199.6M, EPOCH TIME: 1721084014.989477
[07/15 18:53:34     73s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2199.6M, EPOCH TIME: 1721084014.989673
[07/15 18:53:34     73s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:34     73s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:34     73s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2199.6M, EPOCH TIME: 1721084014.989867
[07/15 18:53:34     73s] Max number of tech site patterns supported in site array is 256.
[07/15 18:53:34     73s] Core basic site is core_ji3v
[07/15 18:53:34     73s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2199.6M, EPOCH TIME: 1721084014.998568
[07/15 18:53:34     73s] After signature check, allow fast init is true, keep pre-filter is true.
[07/15 18:53:34     73s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/15 18:53:34     73s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:2199.6M, EPOCH TIME: 1721084014.998769
[07/15 18:53:34     73s] Fast DP-INIT is on for default
[07/15 18:53:34     73s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[07/15 18:53:34     73s] Atter site array init, number of instance map data is 0.
[07/15 18:53:34     73s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.009, MEM:2199.6M, EPOCH TIME: 1721084014.999190
[07/15 18:53:34     73s] 
[07/15 18:53:34     73s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:53:34     73s] 
[07/15 18:53:34     73s]  Skipping Bad Lib Cell Checking (CMU) !
[07/15 18:53:34     73s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:2199.6M, EPOCH TIME: 1721084014.999592
[07/15 18:53:34     73s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2199.6M, EPOCH TIME: 1721084014.999640
[07/15 18:53:34     73s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2215.6M, EPOCH TIME: 1721084014.999934
[07/15 18:53:35     73s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2215.6MB).
[07/15 18:53:35     73s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.012, MEM:2215.6M, EPOCH TIME: 1721084015.000105
[07/15 18:53:35     73s] TotalInstCnt at PhyDesignMc Initialization: 1228
[07/15 18:53:35     73s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:13 mem=2215.6M
[07/15 18:53:35     73s] ### Creating RouteCongInterface, started
[07/15 18:53:35     73s] 
[07/15 18:53:35     73s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.6365} 
[07/15 18:53:35     73s] 
[07/15 18:53:35     73s] #optDebug: {0, 1.000}
[07/15 18:53:35     73s] ### Creating RouteCongInterface, finished
[07/15 18:53:35     73s] ### Creating LA Mngr. totSessionCpu=0:01:13 mem=2215.6M
[07/15 18:53:35     73s] ### Creating LA Mngr, finished. totSessionCpu=0:01:13 mem=2215.6M
[07/15 18:53:35     73s] [GPS-DRV] Optimizer parameters ============================= 
[07/15 18:53:35     73s] [GPS-DRV] maxDensity (design): 0.95
[07/15 18:53:35     73s] [GPS-DRV] maxLocalDensity: 0.98
[07/15 18:53:35     73s] [GPS-DRV] MaxBufDistForPlaceBlk: 896 Microns
[07/15 18:53:35     73s] [GPS-DRV] All active and enabled setup views
[07/15 18:53:35     73s] [GPS-DRV]     slow_functional_mode
[07/15 18:53:35     73s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[07/15 18:53:35     73s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[07/15 18:53:35     73s] [GPS-DRV] maxFanoutLoad on
[07/15 18:53:35     73s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[07/15 18:53:35     73s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[07/15 18:53:35     73s] [GPS-DRV] timing-driven DRV settings {0 0 0 0 0 0}
[07/15 18:53:35     73s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2234.7M, EPOCH TIME: 1721084015.091177
[07/15 18:53:35     73s] Found 0 hard placement blockage before merging.
[07/15 18:53:35     73s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2234.7M, EPOCH TIME: 1721084015.091253
[07/15 18:53:35     73s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[07/15 18:53:35     73s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[07/15 18:53:35     73s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[07/15 18:53:35     73s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[07/15 18:53:35     73s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[07/15 18:53:35     73s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[07/15 18:53:35     73s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.08|     0.00|       0|       0|       0| 60.53%|          |         |
[07/15 18:53:35     73s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[07/15 18:53:35     73s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.08|     0.00|       2|       0|       2| 60.55%| 0:00:00.0|  2269.8M|
[07/15 18:53:35     73s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[07/15 18:53:35     73s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.08|     0.00|       0|       0|       0| 60.55%| 0:00:00.0|  2269.8M|
[07/15 18:53:35     73s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[07/15 18:53:35     73s] 
[07/15 18:53:35     73s] *** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=2269.8M) ***
[07/15 18:53:35     73s] 
[07/15 18:53:35     73s] Deleting 0 temporary hard placement blockage(s).
[07/15 18:53:35     73s] Total-nets :: 1264, Stn-nets :: 2, ratio :: 0.158228 %, Total-len 53539, Stn-len 1032.5
[07/15 18:53:35     73s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2250.7M, EPOCH TIME: 1721084015.241196
[07/15 18:53:35     73s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1230).
[07/15 18:53:35     73s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:35     73s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:35     73s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:35     73s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.002, MEM:2185.7M, EPOCH TIME: 1721084015.243657
[07/15 18:53:35     73s] TotalInstCnt at PhyDesignMc Destruction: 1230
[07/15 18:53:35     73s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.6155.24
[07/15 18:53:35     73s] *** DrvOpt #2 [finish] (optDesign #1) : cpu/real = 0:00:00.3/0:00:00.3 (1.0), totSession cpu/real = 0:01:13.5/0:10:32.0 (0.1), mem = 2185.7M
[07/15 18:53:35     73s] 
[07/15 18:53:35     73s] =============================================================================================
[07/15 18:53:35     73s]  Step TAT Report : DrvOpt #2 / optDesign #1                                     21.18-s099_1
[07/15 18:53:35     73s] =============================================================================================
[07/15 18:53:35     73s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/15 18:53:35     73s] ---------------------------------------------------------------------------------------------
[07/15 18:53:35     73s] [ SlackTraversorInit     ]      1   0:00:00.0  (   7.3 % )     0:00:00.0 /  0:00:00.0    1.1
[07/15 18:53:35     73s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:53:35     73s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   6.2 % )     0:00:00.0 /  0:00:00.0    1.3
[07/15 18:53:35     73s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:53:35     73s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:53:35     73s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:53:35     73s] [ OptimizationStep       ]      1   0:00:00.0  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.0
[07/15 18:53:35     73s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.0
[07/15 18:53:35     73s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:53:35     73s] [ OptEval                ]      1   0:00:00.0  (  18.0 % )     0:00:00.0 /  0:00:00.0    1.1
[07/15 18:53:35     73s] [ OptCommit              ]      1   0:00:00.0  (   2.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:53:35     73s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   1.2 % )     0:00:00.1 /  0:00:00.1    1.2
[07/15 18:53:35     73s] [ IncrDelayCalc          ]      6   0:00:00.0  (  18.6 % )     0:00:00.0 /  0:00:00.0    1.0
[07/15 18:53:35     73s] [ DrvFindVioNets         ]      3   0:00:00.0  (   2.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:53:35     73s] [ DrvComputeSummary      ]      3   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:53:35     73s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   7.1 % )     0:00:00.0 /  0:00:00.0    0.5
[07/15 18:53:35     73s] [ MISC                   ]          0:00:00.1  (  34.8 % )     0:00:00.1 /  0:00:00.1    1.0
[07/15 18:53:35     73s] ---------------------------------------------------------------------------------------------
[07/15 18:53:35     73s]  DrvOpt #2 TOTAL                    0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.3    1.0
[07/15 18:53:35     73s] ---------------------------------------------------------------------------------------------
[07/15 18:53:35     73s] 
[07/15 18:53:35     73s] End: GigaOpt postEco DRV Optimization
[07/15 18:53:35     73s] **INFO: Flow update: Design timing is met.
[07/15 18:53:35     73s] Running refinePlace -preserveRouting true -hardFence false
[07/15 18:53:35     73s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2185.7M, EPOCH TIME: 1721084015.245424
[07/15 18:53:35     73s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2185.7M, EPOCH TIME: 1721084015.245480
[07/15 18:53:35     73s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2185.7M, EPOCH TIME: 1721084015.245555
[07/15 18:53:35     73s] Processing tracks to init pin-track alignment.
[07/15 18:53:35     73s] z: 2, totalTracks: 1
[07/15 18:53:35     73s] z: 4, totalTracks: 1
[07/15 18:53:35     73s] z: 6, totalTracks: 1
[07/15 18:53:35     73s] #spOpts: N=180 hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 18:53:35     73s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2185.7M, EPOCH TIME: 1721084015.246790
[07/15 18:53:35     73s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:35     73s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:35     73s] 
[07/15 18:53:35     73s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:53:35     73s] 
[07/15 18:53:35     73s]  Skipping Bad Lib Cell Checking (CMU) !
[07/15 18:53:35     73s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.010, REAL:0.009, MEM:2185.7M, EPOCH TIME: 1721084015.255920
[07/15 18:53:35     73s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2185.7M, EPOCH TIME: 1721084015.255973
[07/15 18:53:35     73s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2185.7M, EPOCH TIME: 1721084015.256101
[07/15 18:53:35     73s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2185.7MB).
[07/15 18:53:35     73s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.010, REAL:0.011, MEM:2185.7M, EPOCH TIME: 1721084015.256272
[07/15 18:53:35     73s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.010, REAL:0.011, MEM:2185.7M, EPOCH TIME: 1721084015.256311
[07/15 18:53:35     73s] TDRefine: refinePlace mode is spiral
[07/15 18:53:35     73s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.6155.13
[07/15 18:53:35     73s] OPERPROF:   Starting RefinePlace at level 2, MEM:2185.7M, EPOCH TIME: 1721084015.256367
[07/15 18:53:35     73s] *** Starting refinePlace (0:01:14 mem=2185.7M) ***
[07/15 18:53:35     73s] Total net bbox length = 4.345e+04 (2.395e+04 1.950e+04) (ext = 4.757e+03)
[07/15 18:53:35     73s] 
[07/15 18:53:35     73s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:53:35     73s] (I)      Default pattern map key = aska_dig_default.
[07/15 18:53:35     73s] (I)      Default pattern map key = aska_dig_default.
[07/15 18:53:35     73s] 
[07/15 18:53:35     73s] Starting Small incrNP...
[07/15 18:53:35     73s] User Input Parameters:
[07/15 18:53:35     73s] - Congestion Driven    : Off
[07/15 18:53:35     73s] - Timing Driven        : Off
[07/15 18:53:35     73s] - Area-Violation Based : Off
[07/15 18:53:35     73s] - Start Rollback Level : -5
[07/15 18:53:35     73s] - Legalized            : On
[07/15 18:53:35     73s] - Window Based         : Off
[07/15 18:53:35     73s] - eDen incr mode       : Off
[07/15 18:53:35     73s] - Small incr mode      : On
[07/15 18:53:35     73s] 
[07/15 18:53:35     73s] OPERPROF:     Starting spReportDensityMap (exclude fixed instaces) at level 3, MEM:2185.7M, EPOCH TIME: 1721084015.257731
[07/15 18:53:35     73s] OPERPROF:       Starting Cal-LLG-Density-Map at level 4, MEM:2185.7M, EPOCH TIME: 1721084015.257909
[07/15 18:53:35     73s] OPERPROF:       Finished Cal-LLG-Density-Map at level 4, CPU:0.000, REAL:0.000, MEM:2185.7M, EPOCH TIME: 1721084015.258260
[07/15 18:53:35     73s] default core: bins with density > 0.750 = 12.00 % ( 6 / 50 )
[07/15 18:53:35     73s] Density distribution unevenness ratio = 12.021%
[07/15 18:53:35     73s] Density distribution unevenness ratio (U70) = 2.971%
[07/15 18:53:35     73s] Density distribution unevenness ratio (U80) = 0.000%
[07/15 18:53:35     73s] Density distribution unevenness ratio (U90) = 0.000%
[07/15 18:53:35     73s] OPERPROF:     Finished spReportDensityMap (exclude fixed instaces) at level 3, CPU:0.000, REAL:0.001, MEM:2185.7M, EPOCH TIME: 1721084015.258339
[07/15 18:53:35     73s] cost 0.796104, thresh 1.000000
[07/15 18:53:35     73s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2185.7M)
[07/15 18:53:35     73s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[07/15 18:53:35     73s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2185.7M, EPOCH TIME: 1721084015.258492
[07/15 18:53:35     73s] Starting refinePlace ...
[07/15 18:53:35     73s] (I)      Default pattern map key = aska_dig_default.
[07/15 18:53:35     73s] One DDP V2 for no tweak run.
[07/15 18:53:35     73s] (I)      Default pattern map key = aska_dig_default.
[07/15 18:53:35     73s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:2185.7M, EPOCH TIME: 1721084015.260362
[07/15 18:53:35     73s] DDP initSite1 nrRow 45 nrJob 45
[07/15 18:53:35     73s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:2185.7M, EPOCH TIME: 1721084015.260442
[07/15 18:53:35     73s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.000, MEM:2185.7M, EPOCH TIME: 1721084015.260521
[07/15 18:53:35     73s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:2185.7M, EPOCH TIME: 1721084015.260567
[07/15 18:53:35     73s] DDP markSite nrRow 45 nrJob 45
[07/15 18:53:35     73s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.000, REAL:0.000, MEM:2185.7M, EPOCH TIME: 1721084015.260665
[07/15 18:53:35     73s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.000, REAL:0.000, MEM:2185.7M, EPOCH TIME: 1721084015.260709
[07/15 18:53:35     73s]   Spread Effort: high, pre-route mode, useDDP on.
[07/15 18:53:35     73s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2185.7MB) @(0:01:14 - 0:01:14).
[07/15 18:53:35     73s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/15 18:53:35     73s] wireLenOptFixPriorityInst 368 inst fixed
[07/15 18:53:35     73s] 
[07/15 18:53:35     73s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[07/15 18:53:35     73s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7f48abf10ec0.
[07/15 18:53:35     73s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 0 out of 1 thread pools are available.
[07/15 18:53:35     73s] Move report: legalization moves 2 insts, mean move: 3.08 um, max move: 3.36 um spiral
[07/15 18:53:35     73s] 	Max move on inst (FE_OFC121_FE_OFN42_npg1_n_375): (270.48, 181.44) --> (273.84, 181.44)
[07/15 18:53:35     73s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[07/15 18:53:35     73s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[07/15 18:53:35     73s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2153.7MB) @(0:01:14 - 0:01:14).
[07/15 18:53:35     73s] Move report: Detail placement moves 2 insts, mean move: 3.08 um, max move: 3.36 um 
[07/15 18:53:35     73s] 	Max move on inst (FE_OFC121_FE_OFN42_npg1_n_375): (270.48, 181.44) --> (273.84, 181.44)
[07/15 18:53:35     73s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2153.7MB
[07/15 18:53:35     73s] Statistics of distance of Instance movement in refine placement:
[07/15 18:53:35     73s]   maximum (X+Y) =         3.36 um
[07/15 18:53:35     73s]   inst (FE_OFC121_FE_OFN42_npg1_n_375) with max move: (270.48, 181.44) -> (273.84, 181.44)
[07/15 18:53:35     73s]   mean    (X+Y) =         3.08 um
[07/15 18:53:35     73s] Summary Report:
[07/15 18:53:35     73s] Instances move: 2 (out of 1219 movable)
[07/15 18:53:35     73s] Instances flipped: 0
[07/15 18:53:35     73s] Mean displacement: 3.08 um
[07/15 18:53:35     73s] Max displacement: 3.36 um (Instance: FE_OFC121_FE_OFN42_npg1_n_375) (270.48, 181.44) -> (273.84, 181.44)
[07/15 18:53:35     73s] 	Length: 6 sites, height: 1 rows, site name: core_ji3v, cell type: BUJI3VX2
[07/15 18:53:35     73s] Total instances moved : 2
[07/15 18:53:35     73s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.030, REAL:0.027, MEM:2153.7M, EPOCH TIME: 1721084015.285743
[07/15 18:53:35     73s] Total net bbox length = 4.345e+04 (2.395e+04 1.950e+04) (ext = 4.757e+03)
[07/15 18:53:35     73s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2153.7MB
[07/15 18:53:35     73s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2153.7MB) @(0:01:14 - 0:01:14).
[07/15 18:53:35     73s] *** Finished refinePlace (0:01:14 mem=2153.7M) ***
[07/15 18:53:35     73s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.6155.13
[07/15 18:53:35     73s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.030, REAL:0.030, MEM:2153.7M, EPOCH TIME: 1721084015.286161
[07/15 18:53:35     73s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2153.7M, EPOCH TIME: 1721084015.286208
[07/15 18:53:35     73s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1230).
[07/15 18:53:35     73s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:35     73s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:35     73s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:35     73s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.000, REAL:0.002, MEM:2153.7M, EPOCH TIME: 1721084015.288185
[07/15 18:53:35     73s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.040, REAL:0.043, MEM:2153.7M, EPOCH TIME: 1721084015.288239
[07/15 18:53:35     73s] **INFO: Flow update: Design timing is met.
[07/15 18:53:35     73s] **INFO: Flow update: Design timing is met.
[07/15 18:53:35     73s] **INFO: Flow update: Design timing is met.
[07/15 18:53:35     73s] #optDebug: fT-D <X 1 0 0 0>
[07/15 18:53:35     73s] Register exp ratio and priority group on 0 nets on 1264 nets : 
[07/15 18:53:35     73s] 
[07/15 18:53:35     73s] Active setup views:
[07/15 18:53:35     73s]  slow_functional_mode
[07/15 18:53:35     73s]   Dominating endpoints: 0
[07/15 18:53:35     73s]   Dominating TNS: -0.000
[07/15 18:53:35     73s] 
[07/15 18:53:35     73s] Extraction called for design 'aska_dig' of instances=1230 and nets=1291 using extraction engine 'preRoute' .
[07/15 18:53:35     73s] PreRoute RC Extraction called for design aska_dig.
[07/15 18:53:35     73s] RC Extraction called in multi-corner(2) mode.
[07/15 18:53:35     73s] RCMode: PreRoute
[07/15 18:53:35     73s]       RC Corner Indexes            0       1   
[07/15 18:53:35     73s] Capacitance Scaling Factor   : 1.00000 1.00000 
[07/15 18:53:35     73s] Resistance Scaling Factor    : 1.00000 1.00000 
[07/15 18:53:35     73s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[07/15 18:53:35     73s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[07/15 18:53:35     73s] Shrink Factor                : 1.00000
[07/15 18:53:35     73s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[07/15 18:53:35     73s] Using capacitance table file ...
[07/15 18:53:35     73s] RC Grid backup saved.
[07/15 18:53:35     73s] 
[07/15 18:53:35     73s] Trim Metal Layers:
[07/15 18:53:35     73s] LayerId::1 widthSet size::4
[07/15 18:53:35     73s] LayerId::2 widthSet size::4
[07/15 18:53:35     73s] LayerId::3 widthSet size::4
[07/15 18:53:35     73s] LayerId::4 widthSet size::4
[07/15 18:53:35     73s] LayerId::5 widthSet size::4
[07/15 18:53:35     73s] LayerId::6 widthSet size::2
[07/15 18:53:35     73s] Skipped RC grid update for preRoute extraction.
[07/15 18:53:35     73s] eee: pegSigSF::1.070000
[07/15 18:53:35     73s] Initializing multi-corner capacitance tables ... 
[07/15 18:53:35     73s] Initializing multi-corner resistance tables ...
[07/15 18:53:35     73s] eee: l::1 avDens::0.108782 usedTrk::522.151518 availTrk::4800.000000 sigTrk::522.151518
[07/15 18:53:35     73s] eee: l::2 avDens::0.130722 usedTrk::585.634755 availTrk::4480.000000 sigTrk::585.634755
[07/15 18:53:35     73s] eee: l::3 avDens::0.162256 usedTrk::610.081249 availTrk::3760.000000 sigTrk::610.081249
[07/15 18:53:35     73s] eee: l::4 avDens::0.020467 usedTrk::60.582255 availTrk::2960.000000 sigTrk::60.582255
[07/15 18:53:35     73s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 18:53:35     73s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 18:53:35     73s] {RT max_rc 0 4 4 0}
[07/15 18:53:35     73s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.826200 pMod=82 wcR=0.333300 newSi=0.001600 wHLS=0.833250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[07/15 18:53:35     73s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2169.352M)
[07/15 18:53:35     73s] Starting delay calculation for Setup views
[07/15 18:53:35     73s] AAE_INFO: opIsDesignInPostRouteState() is 0
[07/15 18:53:35     73s] #################################################################################
[07/15 18:53:35     73s] # Design Stage: PreRoute
[07/15 18:53:35     73s] # Design Name: aska_dig
[07/15 18:53:35     73s] # Design Mode: 180nm
[07/15 18:53:35     73s] # Analysis Mode: MMMC Non-OCV 
[07/15 18:53:35     73s] # Parasitics Mode: No SPEF/RCDB 
[07/15 18:53:35     73s] # Signoff Settings: SI Off 
[07/15 18:53:35     73s] #################################################################################
[07/15 18:53:35     73s] Calculate delays in BcWc mode...
[07/15 18:53:35     73s] Topological Sorting (REAL = 0:00:00.0, MEM = 2173.4M, InitMEM = 2173.4M)
[07/15 18:53:35     73s] Start delay calculation (fullDC) (1 T). (MEM=2173.38)
[07/15 18:53:35     73s] End AAE Lib Interpolated Model. (MEM=2184.89 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 18:53:35     73s] Total number of fetched objects 1264
[07/15 18:53:35     73s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 18:53:35     73s] End delay calculation. (MEM=2200.58 CPU=0:00:00.1 REAL=0:00:00.0)
[07/15 18:53:35     73s] End delay calculation (fullDC). (MEM=2200.58 CPU=0:00:00.1 REAL=0:00:00.0)
[07/15 18:53:35     73s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 2200.6M) ***
[07/15 18:53:35     73s] *** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:01:14 mem=2200.6M)
[07/15 18:53:35     73s] OPTC: user 20.0
[07/15 18:53:35     73s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2200.58 MB )
[07/15 18:53:35     73s] (I)      ============================ Layers =============================
[07/15 18:53:35     73s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 18:53:35     73s] (I)      | DB# |  ID |                 Name |      Type | #Masks | Extra |
[07/15 18:53:35     73s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 18:53:35     73s] (I)      |  33 |   0 |                 CONT |       cut |      1 |       |
[07/15 18:53:35     73s] (I)      |   1 |   1 |                 MET1 |      wire |      1 |       |
[07/15 18:53:35     73s] (I)      |  34 |   1 |                 VIA1 |       cut |      1 |       |
[07/15 18:53:35     73s] (I)      |   2 |   2 |                 MET2 |      wire |      1 |       |
[07/15 18:53:35     73s] (I)      |  35 |   2 |                 VIA2 |       cut |      1 |       |
[07/15 18:53:35     73s] (I)      |   3 |   3 |                 MET3 |      wire |      1 |       |
[07/15 18:53:35     73s] (I)      |  36 |   3 |                 VIA3 |       cut |      1 |       |
[07/15 18:53:35     73s] (I)      |   4 |   4 |                 MET4 |      wire |      1 |       |
[07/15 18:53:35     73s] (I)      |  37 |   4 |                VIATP |       cut |      1 |       |
[07/15 18:53:35     73s] (I)      |   5 |   5 |                METTP |      wire |      1 |       |
[07/15 18:53:35     73s] (I)      |  38 |   5 |               VIATPL |       cut |      1 |       |
[07/15 18:53:35     73s] (I)      |   6 |   6 |               METTPL |      wire |      1 |       |
[07/15 18:53:35     73s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 18:53:35     73s] (I)      |  64 |  64 |              OVERLAP |   overlap |        |       |
[07/15 18:53:35     73s] (I)      |  65 |  65 |                 PIMP |   implant |        |       |
[07/15 18:53:35     73s] (I)      |  66 |  66 |                 NIMP |   implant |        |       |
[07/15 18:53:35     73s] (I)      |  67 |  67 |                NWELL |     other |        |    MS |
[07/15 18:53:35     73s] (I)      |  68 |  68 |                 DIFF | diffusion |        |    MS |
[07/15 18:53:35     73s] (I)      |   0 |   0 |                POLY1 |     other |        |    MS |
[07/15 18:53:35     73s] (I)      |  69 |  69 |               LOCKED |     other |        |       |
[07/15 18:53:35     73s] (I)      |  70 |  70 |              LOCKED1 |     other |        |       |
[07/15 18:53:35     73s] (I)      |  71 |  71 |              LOCKED2 |     other |        |       |
[07/15 18:53:35     73s] (I)      |  72 |  72 |              LOCKED3 |     other |        |       |
[07/15 18:53:35     73s] (I)      |  73 |  73 |              LOCKED4 |     other |        |       |
[07/15 18:53:35     73s] (I)      |  74 |  74 |                   MV |     other |        |    MS |
[07/15 18:53:35     73s] (I)      |  75 |  75 |                PWELL |     other |        |    MS |
[07/15 18:53:35     73s] (I)      |  76 |  76 |                  PAD |     other |        |    MS |
[07/15 18:53:35     73s] (I)      |  77 |  77 |                 VIA4 |     other |        |    MS |
[07/15 18:53:35     73s] (I)      |  78 |  78 |                 SBLK |     other |        |    MS |
[07/15 18:53:35     73s] (I)      |  79 |  79 |                NOPIM |     other |        |    MS |
[07/15 18:53:35     73s] (I)      |  80 |  80 |                 CAPM |     other |        |    MS |
[07/15 18:53:35     73s] (I)      |  81 |  81 |                 MET5 |     other |        |    MS |
[07/15 18:53:35     73s] (I)      |  82 |  82 |                  LDP |     other |        |    MS |
[07/15 18:53:35     73s] (I)      |  83 |  83 |                NODRC |     other |        |    MS |
[07/15 18:53:35     73s] (I)      |  84 |  84 |               DIODEF |     other |        |    MS |
[07/15 18:53:35     73s] (I)      |  85 |  85 |                  ESD |     other |        |    MS |
[07/15 18:53:35     73s] (I)      |  86 |  86 |                  LDN |     other |        |    MS |
[07/15 18:53:35     73s] (I)      |  87 |  87 |                   CF |     other |        |    MS |
[07/15 18:53:35     73s] (I)      |  88 |  88 |                 HRES |     other |        |    MS |
[07/15 18:53:35     73s] (I)      |  89 |  89 |                  ALN |     other |        |    MS |
[07/15 18:53:35     73s] (I)      |  90 |  90 |               DNWELL |     other |        |    MS |
[07/15 18:53:35     73s] (I)      |  91 |  91 |                 IOID |     other |        |    MS |
[07/15 18:53:35     73s] (I)      |  92 |  92 |                 MRES |     other |        |    MS |
[07/15 18:53:35     73s] (I)      |  93 |  93 |                  NW1 |     other |        |    MS |
[07/15 18:53:35     73s] (I)      |  94 |  94 |                  PW1 |     other |        |    MS |
[07/15 18:53:35     73s] (I)      |  95 |  95 |                  NW2 |     other |        |    MS |
[07/15 18:53:35     73s] (I)      |  96 |  96 |                  PW2 |     other |        |    MS |
[07/15 18:53:35     73s] (I)      |  97 |  97 |               BLKALL |     other |        |    MS |
[07/15 18:53:35     73s] (I)      |  98 |  98 |               BIPDEF |     other |        |    MS |
[07/15 18:53:35     73s] (I)      |  99 |  99 |                 NIFE |     other |        |    MS |
[07/15 18:53:35     73s] (I)      | 100 | 100 |               SUBCUT |     other |        |    MS |
[07/15 18:53:35     73s] (I)      | 101 | 101 |               FAMARK |     other |        |    MS |
[07/15 18:53:35     73s] (I)      | 102 | 102 |               RESDEF |     other |        |    MS |
[07/15 18:53:35     73s] (I)      | 103 | 103 |               CAPDEF |     other |        |    MS |
[07/15 18:53:35     73s] (I)      | 104 | 104 |               INDDEF |     other |        |    MS |
[07/15 18:53:35     73s] (I)      | 105 | 105 |                  RAC |     other |        |    MS |
[07/15 18:53:35     73s] (I)      | 106 | 106 |                XFLAY |     other |        |    MS |
[07/15 18:53:35     73s] (I)      | 107 | 107 |                HVGOX |     other |        |    MS |
[07/15 18:53:35     73s] (I)      | 108 | 108 |              HVPWELL |     other |        |    MS |
[07/15 18:53:35     73s] (I)      | 109 | 109 |              HVNWELL |     other |        |    MS |
[07/15 18:53:35     73s] (I)      | 110 | 110 |                  SOI |     other |        |    MS |
[07/15 18:53:35     73s] (I)      | 111 | 111 |                  PDD |     other |        |    MS |
[07/15 18:53:35     73s] (I)      | 112 | 112 |                  SCI |     other |        |    MS |
[07/15 18:53:35     73s] (I)      | 113 | 113 |                  SSD |     other |        |    MS |
[07/15 18:53:35     73s] (I)      | 114 | 114 |                 DEPL |     other |        |    MS |
[07/15 18:53:35     73s] (I)      | 115 | 115 |                  LPM |     other |        |    MS |
[07/15 18:53:35     73s] (I)      | 116 | 116 |                  LNM |     other |        |    MS |
[07/15 18:53:35     73s] (I)      | 117 | 117 |                ISOPW |     other |        |    MS |
[07/15 18:53:35     73s] (I)      | 118 | 118 |                  SOC |     other |        |    MS |
[07/15 18:53:35     73s] (I)      | 119 | 119 |                 DMOS |     other |        |    MS |
[07/15 18:53:35     73s] (I)      | 120 | 120 |               DEVLBL |     other |        |    MS |
[07/15 18:53:35     73s] (I)      | 121 | 121 |             DNWELLMV |     other |        |    MS |
[07/15 18:53:35     73s] (I)      | 122 | 122 |                PWBLK |     other |        |    MS |
[07/15 18:53:35     73s] (I)      | 123 | 123 |               PHODEF |     other |        |    MS |
[07/15 18:53:35     73s] (I)      | 124 | 124 |                  LNO |     other |        |    MS |
[07/15 18:53:35     73s] (I)      | 125 | 125 |                 VIA5 |     other |        |    MS |
[07/15 18:53:35     73s] (I)      | 126 | 126 |                 MET6 |     other |        |    MS |
[07/15 18:53:35     73s] (I)      | 127 | 127 |               HVDEPL |     other |        |    MS |
[07/15 18:53:35     73s] (I)      | 128 | 128 |              CAPM23F |     other |        |    MS |
[07/15 18:53:35     73s] (I)      | 129 | 129 |             CAPMH23F |     other |        |    MS |
[07/15 18:53:35     73s] (I)      | 130 | 130 |              CAPM34F |     other |        |    MS |
[07/15 18:53:35     73s] (I)      | 131 | 131 |             CAPMH34F |     other |        |    MS |
[07/15 18:53:35     73s] (I)      | 132 | 132 |              CAPM45F |     other |        |    MS |
[07/15 18:53:35     73s] (I)      | 133 | 133 |             CAPMH45F |     other |        |    MS |
[07/15 18:53:35     73s] (I)      | 134 | 134 |              CAPM56F |     other |        |    MS |
[07/15 18:53:35     73s] (I)      | 135 | 135 |             CAPMH56F |     other |        |    MS |
[07/15 18:53:35     73s] (I)      | 136 | 136 |                CAPM2 |     other |        |    MS |
[07/15 18:53:35     73s] (I)      | 137 | 137 |                CAPM3 |     other |        |    MS |
[07/15 18:53:35     73s] (I)      | 138 | 138 |                  DNC |     other |        |    MS |
[07/15 18:53:35     73s] (I)      | 139 | 139 |                  DPC |     other |        |    MS |
[07/15 18:53:35     73s] (I)      | 140 | 140 |                LNDEV |     other |        |    MS |
[07/15 18:53:35     73s] (I)      | 141 | 141 |                  HNW |     other |        |    MS |
[07/15 18:53:35     73s] (I)      | 142 | 142 |                  NDF |     other |        |    MS |
[07/15 18:53:35     73s] (I)      | 143 | 143 |                  PDF |     other |        |    MS |
[07/15 18:53:35     73s] (I)      | 144 | 144 |                  DTI |     other |        |    MS |
[07/15 18:53:35     73s] (I)      | 145 | 145 |                UVWIN |     other |        |    MS |
[07/15 18:53:35     73s] (I)      | 146 | 146 |               ANODOP |     other |        |    MS |
[07/15 18:53:35     73s] (I)      | 147 | 147 |               CATDOP |     other |        |    MS |
[07/15 18:53:35     73s] (I)      | 148 | 148 |                  AML |     other |        |    MS |
[07/15 18:53:35     73s] (I)      | 149 | 149 |                BNIMP |     other |        |    MS |
[07/15 18:53:35     73s] (I)      | 150 | 150 |                  LPW |     other |        |    MS |
[07/15 18:53:35     73s] (I)      | 151 | 151 |                  LNW |     other |        |    MS |
[07/15 18:53:35     73s] (I)      | 152 | 152 |                   BP |     other |        |    MS |
[07/15 18:53:35     73s] (I)      | 153 | 153 |                CAPMH |     other |        |    MS |
[07/15 18:53:35     73s] (I)      | 154 | 154 |               CAPMH2 |     other |        |    MS |
[07/15 18:53:35     73s] (I)      | 155 | 155 |               CAPMH3 |     other |        |    MS |
[07/15 18:53:35     73s] (I)      | 156 | 156 |               LDDBLK |     other |        |    MS |
[07/15 18:53:35     73s] (I)      | 157 | 157 |                  STI |     other |        |    MS |
[07/15 18:53:35     73s] (I)      | 158 | 158 |                  LVT |     other |        |    MS |
[07/15 18:53:35     73s] (I)      | 159 | 159 |               NWELL3 |     other |        |    MS |
[07/15 18:53:35     73s] (I)      | 160 | 160 |               PWELL3 |     other |        |    MS |
[07/15 18:53:35     73s] (I)      | 161 | 161 |                ngate |     other |        |    MS |
[07/15 18:53:35     73s] (I)      | 162 | 162 |                pgate |     other |        |    MS |
[07/15 18:53:35     73s] (I)      | 163 | 163 |                  sub |     other |        |    MS |
[07/15 18:53:35     73s] (I)      | 164 | 164 |              polyres |     other |        |    MS |
[07/15 18:53:35     73s] (I)      | 165 | 165 |               allres |     other |        |    MS |
[07/15 18:53:35     73s] (I)      | 166 | 166 |                  nsd |     other |        |    MS |
[07/15 18:53:35     73s] (I)      | 167 | 167 |                  psd |     other |        |    MS |
[07/15 18:53:35     73s] (I)      | 168 | 168 |               SUBEXT |     other |        |    MS |
[07/15 18:53:35     73s] (I)      | 169 | 169 |               SUBDEV |     other |        |    MS |
[07/15 18:53:35     73s] (I)      | 170 | 170 |                NGIMP |     other |        |    MS |
[07/15 18:53:35     73s] (I)      | 171 | 171 |                  ULN |     other |        |    MS |
[07/15 18:53:35     73s] (I)      | 172 | 172 |                 PPLN |     other |        |    MS |
[07/15 18:53:35     73s] (I)      | 173 | 173 |                 NNLN |     other |        |    MS |
[07/15 18:53:35     73s] (I)      | 174 | 174 |                 NWLN |     other |        |    MS |
[07/15 18:53:35     73s] (I)      | 175 | 175 |                 PWLN |     other |        |    MS |
[07/15 18:53:35     73s] (I)      | 176 | 176 |               NWELL5 |     other |        |    MS |
[07/15 18:53:35     73s] (I)      | 177 | 177 |               PWELL5 |     other |        |    MS |
[07/15 18:53:35     73s] (I)      | 178 | 178 |                  SVT |     other |        |    MS |
[07/15 18:53:35     73s] (I)      | 179 | 179 |               CORNER |     other |        |    MS |
[07/15 18:53:35     73s] (I)      | 180 | 180 |               PIMIDE |     other |        |    MS |
[07/15 18:53:35     73s] (I)      | 181 | 181 |                 EMIR |     other |        |    MS |
[07/15 18:53:35     73s] (I)      | 182 | 182 |             DONOTUSE |     other |        |    MS |
[07/15 18:53:35     73s] (I)      | 183 | 183 |          LOCKED_slot |     other |        |       |
[07/15 18:53:35     73s] (I)      | 184 | 184 |         LOCKED1_slot |     other |        |       |
[07/15 18:53:35     73s] (I)      | 185 | 185 |         LOCKED2_slot |     other |        |       |
[07/15 18:53:35     73s] (I)      | 186 | 186 |         LOCKED3_slot |     other |        |       |
[07/15 18:53:35     73s] (I)      | 187 | 187 |         LOCKED4_slot |     other |        |       |
[07/15 18:53:35     73s] (I)      | 188 | 188 |           POLY1_slot |     other |        |       |
[07/15 18:53:35     73s] (I)      | 189 | 189 |            MET1_slot |     other |        |       |
[07/15 18:53:35     73s] (I)      | 190 | 190 |            VIA1_slot |     other |        |       |
[07/15 18:53:35     73s] (I)      | 191 | 191 |            MET2_slot |     other |        |       |
[07/15 18:53:35     73s] (I)      | 192 | 192 |            VIA2_slot |     other |        |       |
[07/15 18:53:35     73s] (I)      | 193 | 193 |            MET3_slot |     other |        |       |
[07/15 18:53:35     73s] (I)      | 194 | 194 |            VIA3_slot |     other |        |       |
[07/15 18:53:35     73s] (I)      | 195 | 195 |            MET4_slot |     other |        |       |
[07/15 18:53:35     73s] (I)      | 196 | 196 |           VIATP_slot |     other |        |       |
[07/15 18:53:35     73s] (I)      | 197 | 197 |           METTP_slot |     other |        |       |
[07/15 18:53:35     73s] (I)      | 198 | 198 |          VIATPL_slot |     other |        |       |
[07/15 18:53:35     73s] (I)      | 199 | 199 |          METTPL_slot |     other |        |       |
[07/15 18:53:35     73s] (I)      | 200 | 200 |             Unrouted |     other |        |       |
[07/15 18:53:35     73s] (I)      | 201 | 201 |             Canplace |     other |        |       |
[07/15 18:53:35     73s] (I)      | 202 | 202 |         Cannotoccupy |     other |        |       |
[07/15 18:53:35     73s] (I)      | 203 | 203 |                Group |     other |        |       |
[07/15 18:53:35     73s] (I)      | 204 | 204 |                  Row |     other |        |       |
[07/15 18:53:35     73s] (I)      | 205 | 205 |               marker |     other |        |       |
[07/15 18:53:35     73s] (I)      | 206 | 206 |         changedLayer |     other |        |       |
[07/15 18:53:35     73s] (I)      | 207 | 207 |           designFlow |     other |        |       |
[07/15 18:53:35     73s] (I)      | 208 | 208 |                unset |     other |        |       |
[07/15 18:53:35     73s] (I)      | 209 | 209 |              unknown |     other |        |       |
[07/15 18:53:35     73s] (I)      | 210 | 210 |               supply |     other |        |       |
[07/15 18:53:35     73s] (I)      | 211 | 211 |                spike |     other |        |       |
[07/15 18:53:35     73s] (I)      | 212 | 212 |               resist |     other |        |       |
[07/15 18:53:35     73s] (I)      | 213 | 213 |                  hiz |     other |        |       |
[07/15 18:53:35     73s] (I)      | 214 | 214 |                drive |     other |        |       |
[07/15 18:53:35     73s] (I)      | 215 | 215 |               select |     other |        |       |
[07/15 18:53:35     73s] (I)      | 216 | 216 |               hilite |     other |        |       |
[07/15 18:53:35     73s] (I)      | 217 | 217 |                   y9 |     other |        |       |
[07/15 18:53:35     73s] (I)      | 218 | 218 |                   y8 |     other |        |       |
[07/15 18:53:35     73s] (I)      | 219 | 219 |                   y7 |     other |        |       |
[07/15 18:53:35     73s] (I)      | 220 | 220 |                   y6 |     other |        |       |
[07/15 18:53:35     73s] (I)      | 221 | 221 |                   y5 |     other |        |       |
[07/15 18:53:35     73s] (I)      | 222 | 222 |                   y4 |     other |        |       |
[07/15 18:53:35     73s] (I)      | 223 | 223 |                   y3 |     other |        |       |
[07/15 18:53:35     73s] (I)      | 224 | 224 |                   y2 |     other |        |       |
[07/15 18:53:35     73s] (I)      | 225 | 225 |                   y1 |     other |        |       |
[07/15 18:53:35     73s] (I)      | 226 | 226 |                   y0 |     other |        |       |
[07/15 18:53:35     73s] (I)      | 227 | 227 |              stretch |     other |        |       |
[07/15 18:53:35     73s] (I)      | 228 | 228 |                 snap |     other |        |       |
[07/15 18:53:35     73s] (I)      | 229 | 229 |            edgeLayer |     other |        |       |
[07/15 18:53:35     73s] (I)      | 230 | 230 |                 axis |     other |        |       |
[07/15 18:53:35     73s] (I)      | 231 | 231 |                  pin |     other |        |       |
[07/15 18:53:35     73s] (I)      | 232 | 232 |                 wire |     other |        |       |
[07/15 18:53:35     73s] (I)      | 233 | 233 |               device |     other |        |       |
[07/15 18:53:35     73s] (I)      | 234 | 234 |               border |     other |        |       |
[07/15 18:53:35     73s] (I)      | 235 | 235 |                 text |     other |        |       |
[07/15 18:53:35     73s] (I)      | 236 | 236 |            softFence |     other |        |       |
[07/15 18:53:35     73s] (I)      | 237 | 237 |            hardFence |     other |        |       |
[07/15 18:53:35     73s] (I)      | 238 | 238 |                align |     other |        |       |
[07/15 18:53:35     73s] (I)      | 239 | 239 |           prBoundary |     other |        |       |
[07/15 18:53:35     73s] (I)      | 240 | 240 |             instance |     other |        |       |
[07/15 18:53:35     73s] (I)      | 241 | 241 |             annotate |     other |        |       |
[07/15 18:53:35     73s] (I)      | 242 | 242 |                 grid |     other |        |       |
[07/15 18:53:35     73s] (I)      | 243 | 243 |           background |     other |        |       |
[07/15 18:53:35     73s] (I)      | 244 | 244 |            substrate |     other |        |       |
[07/15 18:53:35     73s] (I)      | 245 | 245 |     solderMaskBottom |     other |        |       |
[07/15 18:53:35     73s] (I)      | 246 | 246 |    beginGenericLayer |     other |        |       |
[07/15 18:53:35     73s] (I)      | 247 | 247 | internalGenericLayer |     other |        |       |
[07/15 18:53:35     73s] (I)      | 248 | 248 |      endGenericLayer |     other |        |       |
[07/15 18:53:35     73s] (I)      | 249 | 249 |        solderMaskTop |     other |        |       |
[07/15 18:53:35     73s] (I)      | 250 | 250 |                drill |     other |        |       |
[07/15 18:53:35     73s] (I)      | 251 | 251 |             wirebond |     other |        |       |
[07/15 18:53:35     73s] (I)      | 252 | 252 |  wirebondFingerGuide |     other |        |       |
[07/15 18:53:35     73s] (I)      | 253 | 253 |     assemblyBoundary |     other |        |       |
[07/15 18:53:35     73s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 18:53:35     73s] (I)      Started Import and model ( Curr Mem: 2200.58 MB )
[07/15 18:53:35     73s] (I)      Default pattern map key = aska_dig_default.
[07/15 18:53:35     73s] (I)      == Non-default Options ==
[07/15 18:53:35     73s] (I)      Build term to term wires                           : false
[07/15 18:53:35     73s] (I)      Maximum routing layer                              : 4
[07/15 18:53:35     73s] (I)      Number of threads                                  : 1
[07/15 18:53:35     73s] (I)      Method to set GCell size                           : row
[07/15 18:53:35     73s] (I)      Counted 402 PG shapes. We will not process PG shapes layer by layer.
[07/15 18:53:35     73s] (I)      Use row-based GCell size
[07/15 18:53:35     73s] (I)      Use row-based GCell align
[07/15 18:53:35     73s] (I)      layer 0 area = 202000
[07/15 18:53:35     73s] (I)      layer 1 area = 202000
[07/15 18:53:35     73s] (I)      layer 2 area = 202000
[07/15 18:53:35     73s] (I)      layer 3 area = 202000
[07/15 18:53:35     73s] (I)      GCell unit size   : 4480
[07/15 18:53:35     73s] (I)      GCell multiplier  : 1
[07/15 18:53:35     73s] (I)      GCell row height  : 4480
[07/15 18:53:35     73s] (I)      Actual row height : 4480
[07/15 18:53:35     73s] (I)      GCell align ref   : 20160 20160
[07/15 18:53:35     73s] [NR-eGR] Track table information for default rule: 
[07/15 18:53:35     73s] [NR-eGR] MET1 has single uniform track structure
[07/15 18:53:35     73s] [NR-eGR] MET2 has single uniform track structure
[07/15 18:53:35     73s] [NR-eGR] MET3 has single uniform track structure
[07/15 18:53:35     73s] [NR-eGR] MET4 has single uniform track structure
[07/15 18:53:35     73s] [NR-eGR] METTP has single uniform track structure
[07/15 18:53:35     73s] [NR-eGR] METTPL has single uniform track structure
[07/15 18:53:35     73s] (I)      ================= Default via =================
[07/15 18:53:35     73s] (I)      +---+--------------------+--------------------+
[07/15 18:53:35     73s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut    |
[07/15 18:53:35     73s] (I)      +---+--------------------+--------------------+
[07/15 18:53:35     73s] (I)      | 1 |    2  VIA1_Y_so    |   19  VIA1_CV1_so  |
[07/15 18:53:35     73s] (I)      | 2 |   38  VIA2_so      |   53  VIA2_CH1_so  |
[07/15 18:53:35     73s] (I)      | 3 |   74  VIA3_so      |   89  VIA3_CH1_so  |
[07/15 18:53:35     73s] (I)      | 4 |  117  VIATPne_Y_so |  125  VIATP_CH1_so |
[07/15 18:53:35     73s] (I)      | 5 |  145  VIATPL_so    |  150  VIATPL_CV_so |
[07/15 18:53:35     73s] (I)      +---+--------------------+--------------------+
[07/15 18:53:35     73s] [NR-eGR] Read 260 PG shapes
[07/15 18:53:35     73s] [NR-eGR] Read 0 clock shapes
[07/15 18:53:35     73s] [NR-eGR] Read 0 other shapes
[07/15 18:53:35     73s] [NR-eGR] #Routing Blockages  : 0
[07/15 18:53:35     73s] [NR-eGR] #Instance Blockages : 0
[07/15 18:53:35     73s] [NR-eGR] #PG Blockages       : 260
[07/15 18:53:35     73s] [NR-eGR] #Halo Blockages     : 0
[07/15 18:53:35     73s] [NR-eGR] #Boundary Blockages : 0
[07/15 18:53:35     73s] [NR-eGR] #Clock Blockages    : 0
[07/15 18:53:35     73s] [NR-eGR] #Other Blockages    : 0
[07/15 18:53:35     73s] (I)      Design has 0 blackboxes considered as all layer blockages.
[07/15 18:53:35     73s] [NR-eGR] Num Prerouted Nets = 13  Num Prerouted Wires = 702
[07/15 18:53:35     73s] [NR-eGR] Read 1264 nets ( ignored 13 )
[07/15 18:53:35     73s] (I)      early_global_route_priority property id does not exist.
[07/15 18:53:35     73s] (I)      Read Num Blocks=260  Num Prerouted Wires=702  Num CS=0
[07/15 18:53:35     73s] (I)      Layer 1 (V) : #blockages 260 : #preroutes 571
[07/15 18:53:35     73s] (I)      Layer 2 (H) : #blockages 0 : #preroutes 127
[07/15 18:53:35     73s] (I)      Layer 3 (V) : #blockages 0 : #preroutes 4
[07/15 18:53:35     73s] (I)      Number of ignored nets                =     13
[07/15 18:53:35     73s] (I)      Number of connected nets              =      0
[07/15 18:53:35     73s] (I)      Number of fixed nets                  =     13.  Ignored: Yes
[07/15 18:53:35     73s] (I)      Number of clock nets                  =     13.  Ignored: No
[07/15 18:53:35     73s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[07/15 18:53:35     73s] (I)      Number of special nets                =      0.  Ignored: Yes
[07/15 18:53:35     73s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[07/15 18:53:35     73s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[07/15 18:53:35     73s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[07/15 18:53:35     73s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[07/15 18:53:35     73s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[07/15 18:53:35     73s] (I)      Ndr track 0 does not exist
[07/15 18:53:35     73s] (I)      ---------------------Grid Graph Info--------------------
[07/15 18:53:35     73s] (I)      Routing area        : (0, 0) - (445200, 241920)
[07/15 18:53:35     73s] (I)      Core area           : (20160, 20160) - (425040, 221760)
[07/15 18:53:35     73s] (I)      Site width          :   560  (dbu)
[07/15 18:53:35     73s] (I)      Row height          :  4480  (dbu)
[07/15 18:53:35     73s] (I)      GCell row height    :  4480  (dbu)
[07/15 18:53:35     73s] (I)      GCell width         :  4480  (dbu)
[07/15 18:53:35     73s] (I)      GCell height        :  4480  (dbu)
[07/15 18:53:35     73s] (I)      Grid                :    99    54     4
[07/15 18:53:35     73s] (I)      Layer numbers       :     1     2     3     4
[07/15 18:53:35     73s] (I)      Vertical capacity   :     0  4480     0  4480
[07/15 18:53:35     73s] (I)      Horizontal capacity :     0     0  4480     0
[07/15 18:53:35     73s] (I)      Default wire width  :   230   280   280   280
[07/15 18:53:35     73s] (I)      Default wire space  :   230   280   280   280
[07/15 18:53:35     73s] (I)      Default wire pitch  :   460   560   560   560
[07/15 18:53:35     73s] (I)      Default pitch size  :   460   560   560   560
[07/15 18:53:35     73s] (I)      First track coord   :   280   280   280   280
[07/15 18:53:35     73s] (I)      Num tracks per GCell:  9.74  8.00  8.00  8.00
[07/15 18:53:35     73s] (I)      Total num of tracks :   432   795   432   795
[07/15 18:53:35     73s] (I)      Num of masks        :     1     1     1     1
[07/15 18:53:35     73s] (I)      Num of trim masks   :     0     0     0     0
[07/15 18:53:35     73s] (I)      --------------------------------------------------------
[07/15 18:53:35     73s] 
[07/15 18:53:35     73s] [NR-eGR] ============ Routing rule table ============
[07/15 18:53:35     73s] [NR-eGR] Rule id: 0  Nets: 1251
[07/15 18:53:35     73s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[07/15 18:53:35     73s] (I)                    Layer    2    3    4 
[07/15 18:53:35     73s] (I)                    Pitch  560  560  560 
[07/15 18:53:35     73s] (I)             #Used tracks    1    1    1 
[07/15 18:53:35     73s] (I)       #Fully used tracks    1    1    1 
[07/15 18:53:35     73s] [NR-eGR] ========================================
[07/15 18:53:35     73s] [NR-eGR] 
[07/15 18:53:35     73s] (I)      =============== Blocked Tracks ===============
[07/15 18:53:35     73s] (I)      +-------+---------+----------+---------------+
[07/15 18:53:35     73s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[07/15 18:53:35     73s] (I)      +-------+---------+----------+---------------+
[07/15 18:53:35     73s] (I)      |     1 |       0 |        0 |         0.00% |
[07/15 18:53:35     73s] (I)      |     2 |   42930 |     6090 |        14.19% |
[07/15 18:53:35     73s] (I)      |     3 |   42768 |        0 |         0.00% |
[07/15 18:53:35     73s] (I)      |     4 |   42930 |        0 |         0.00% |
[07/15 18:53:35     73s] (I)      +-------+---------+----------+---------------+
[07/15 18:53:35     73s] (I)      Finished Import and model ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2200.58 MB )
[07/15 18:53:35     73s] (I)      Reset routing kernel
[07/15 18:53:35     73s] (I)      Started Global Routing ( Curr Mem: 2200.58 MB )
[07/15 18:53:35     73s] (I)      totalPins=4494  totalGlobalPin=4362 (97.06%)
[07/15 18:53:35     73s] (I)      total 2D Cap : 122538 = (42768 H, 79770 V)
[07/15 18:53:35     73s] [NR-eGR] Layer group 1: route 1251 net(s) in layer range [2, 4]
[07/15 18:53:35     73s] (I)      
[07/15 18:53:35     73s] (I)      ============  Phase 1a Route ============
[07/15 18:53:35     73s] (I)      Usage: 10156 = (5435 H, 4721 V) = (12.71% H, 5.92% V) = (2.435e+04um H, 2.115e+04um V)
[07/15 18:53:35     73s] (I)      
[07/15 18:53:35     73s] (I)      ============  Phase 1b Route ============
[07/15 18:53:35     73s] (I)      Usage: 10156 = (5435 H, 4721 V) = (12.71% H, 5.92% V) = (2.435e+04um H, 2.115e+04um V)
[07/15 18:53:35     73s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.549888e+04um
[07/15 18:53:35     73s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[07/15 18:53:35     73s] (I)      Congestion threshold : each 60.00, sum 90.00
[07/15 18:53:35     73s] (I)      
[07/15 18:53:35     73s] (I)      ============  Phase 1c Route ============
[07/15 18:53:35     73s] (I)      Usage: 10156 = (5435 H, 4721 V) = (12.71% H, 5.92% V) = (2.435e+04um H, 2.115e+04um V)
[07/15 18:53:35     73s] (I)      
[07/15 18:53:35     73s] (I)      ============  Phase 1d Route ============
[07/15 18:53:35     73s] (I)      Usage: 10156 = (5435 H, 4721 V) = (12.71% H, 5.92% V) = (2.435e+04um H, 2.115e+04um V)
[07/15 18:53:35     73s] (I)      
[07/15 18:53:35     73s] (I)      ============  Phase 1e Route ============
[07/15 18:53:35     73s] (I)      Usage: 10156 = (5435 H, 4721 V) = (12.71% H, 5.92% V) = (2.435e+04um H, 2.115e+04um V)
[07/15 18:53:35     73s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.549888e+04um
[07/15 18:53:35     73s] (I)      
[07/15 18:53:35     73s] (I)      ============  Phase 1l Route ============
[07/15 18:53:35     73s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[07/15 18:53:35     73s] (I)      Layer  2:      36109      6747         2        4016       37960    ( 9.57%) 
[07/15 18:53:35     73s] (I)      Layer  3:      42336      6062         0           0       42336    ( 0.00%) 
[07/15 18:53:35     73s] (I)      Layer  4:      42135       563         0           0       41976    ( 0.00%) 
[07/15 18:53:35     73s] (I)      Total:        120580     13372         2        4016      122272    ( 3.18%) 
[07/15 18:53:35     73s] (I)      
[07/15 18:53:35     73s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[07/15 18:53:35     73s] [NR-eGR]                        OverCon            
[07/15 18:53:35     73s] [NR-eGR]                         #Gcell     %Gcell
[07/15 18:53:35     73s] [NR-eGR]        Layer               (1)    OverCon
[07/15 18:53:35     73s] [NR-eGR] ----------------------------------------------
[07/15 18:53:35     73s] [NR-eGR]    MET1 ( 1)         0( 0.00%)   ( 0.00%) 
[07/15 18:53:35     73s] [NR-eGR]    MET2 ( 2)         2( 0.04%)   ( 0.04%) 
[07/15 18:53:35     73s] [NR-eGR]    MET3 ( 3)         0( 0.00%)   ( 0.00%) 
[07/15 18:53:35     73s] [NR-eGR]    MET4 ( 4)         0( 0.00%)   ( 0.00%) 
[07/15 18:53:35     73s] [NR-eGR] ----------------------------------------------
[07/15 18:53:35     73s] [NR-eGR]        Total         2( 0.01%)   ( 0.01%) 
[07/15 18:53:35     73s] [NR-eGR] 
[07/15 18:53:35     73s] (I)      Finished Global Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2208.58 MB )
[07/15 18:53:35     73s] (I)      total 2D Cap : 122538 = (42768 H, 79770 V)
[07/15 18:53:35     73s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[07/15 18:53:35     73s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2208.58 MB )
[07/15 18:53:35     73s] (I)      ===================================== Runtime Summary =====================================
[07/15 18:53:35     73s] (I)       Step                                        %       Start      Finish      Real       CPU 
[07/15 18:53:35     73s] (I)      -------------------------------------------------------------------------------------------
[07/15 18:53:35     73s] (I)       Early Global Route kernel             100.00%  349.00 sec  349.04 sec  0.03 sec  0.03 sec 
[07/15 18:53:35     73s] (I)       +-Import and model                     24.85%  349.01 sec  349.02 sec  0.01 sec  0.00 sec 
[07/15 18:53:35     73s] (I)       | +-Create place DB                     6.38%  349.01 sec  349.02 sec  0.00 sec  0.00 sec 
[07/15 18:53:35     73s] (I)       | | +-Import place data                 6.09%  349.01 sec  349.02 sec  0.00 sec  0.00 sec 
[07/15 18:53:35     73s] (I)       | | | +-Read instances and placement    1.78%  349.02 sec  349.02 sec  0.00 sec  0.00 sec 
[07/15 18:53:35     73s] (I)       | | | +-Read nets                       3.69%  349.02 sec  349.02 sec  0.00 sec  0.00 sec 
[07/15 18:53:35     73s] (I)       | +-Create route DB                    13.76%  349.02 sec  349.02 sec  0.00 sec  0.00 sec 
[07/15 18:53:35     73s] (I)       | | +-Import route data (1T)           13.04%  349.02 sec  349.02 sec  0.00 sec  0.00 sec 
[07/15 18:53:35     73s] (I)       | | | +-Read blockages ( Layer 2-4 )    2.80%  349.02 sec  349.02 sec  0.00 sec  0.00 sec 
[07/15 18:53:35     73s] (I)       | | | | +-Read routing blockages        0.01%  349.02 sec  349.02 sec  0.00 sec  0.00 sec 
[07/15 18:53:35     73s] (I)       | | | | +-Read instance blockages       0.45%  349.02 sec  349.02 sec  0.00 sec  0.00 sec 
[07/15 18:53:35     73s] (I)       | | | | +-Read PG blockages             0.10%  349.02 sec  349.02 sec  0.00 sec  0.00 sec 
[07/15 18:53:35     73s] (I)       | | | | +-Read clock blockages          0.05%  349.02 sec  349.02 sec  0.00 sec  0.00 sec 
[07/15 18:53:35     73s] (I)       | | | | +-Read other blockages          0.04%  349.02 sec  349.02 sec  0.00 sec  0.00 sec 
[07/15 18:53:35     73s] (I)       | | | | +-Read halo blockages           0.03%  349.02 sec  349.02 sec  0.00 sec  0.00 sec 
[07/15 18:53:35     73s] (I)       | | | | +-Read boundary cut boxes       0.01%  349.02 sec  349.02 sec  0.00 sec  0.00 sec 
[07/15 18:53:35     73s] (I)       | | | +-Read blackboxes                 0.04%  349.02 sec  349.02 sec  0.00 sec  0.00 sec 
[07/15 18:53:35     73s] (I)       | | | +-Read prerouted                  1.32%  349.02 sec  349.02 sec  0.00 sec  0.00 sec 
[07/15 18:53:35     73s] (I)       | | | +-Read unlegalized nets           0.14%  349.02 sec  349.02 sec  0.00 sec  0.00 sec 
[07/15 18:53:35     73s] (I)       | | | +-Read nets                       0.79%  349.02 sec  349.02 sec  0.00 sec  0.00 sec 
[07/15 18:53:35     73s] (I)       | | | +-Set up via pillars              0.02%  349.02 sec  349.02 sec  0.00 sec  0.00 sec 
[07/15 18:53:35     73s] (I)       | | | +-Initialize 3D grid graph        0.04%  349.02 sec  349.02 sec  0.00 sec  0.00 sec 
[07/15 18:53:35     73s] (I)       | | | +-Model blockage capacity         2.84%  349.02 sec  349.02 sec  0.00 sec  0.00 sec 
[07/15 18:53:35     73s] (I)       | | | | +-Initialize 3D capacity        2.38%  349.02 sec  349.02 sec  0.00 sec  0.00 sec 
[07/15 18:53:35     73s] (I)       | +-Read aux data                       0.01%  349.02 sec  349.02 sec  0.00 sec  0.00 sec 
[07/15 18:53:35     73s] (I)       | +-Others data preparation             0.13%  349.02 sec  349.02 sec  0.00 sec  0.00 sec 
[07/15 18:53:35     73s] (I)       | +-Create route kernel                 2.96%  349.02 sec  349.02 sec  0.00 sec  0.00 sec 
[07/15 18:53:35     73s] (I)       +-Global Routing                       34.39%  349.02 sec  349.03 sec  0.01 sec  0.01 sec 
[07/15 18:53:35     73s] (I)       | +-Initialization                      1.00%  349.02 sec  349.02 sec  0.00 sec  0.00 sec 
[07/15 18:53:35     73s] (I)       | +-Net group 1                        30.87%  349.02 sec  349.03 sec  0.01 sec  0.01 sec 
[07/15 18:53:35     73s] (I)       | | +-Generate topology                 2.43%  349.02 sec  349.02 sec  0.00 sec  0.00 sec 
[07/15 18:53:35     73s] (I)       | | +-Phase 1a                          5.66%  349.03 sec  349.03 sec  0.00 sec  0.00 sec 
[07/15 18:53:35     73s] (I)       | | | +-Pattern routing (1T)            4.34%  349.03 sec  349.03 sec  0.00 sec  0.00 sec 
[07/15 18:53:35     73s] (I)       | | | +-Add via demand to 2D            0.60%  349.03 sec  349.03 sec  0.00 sec  0.00 sec 
[07/15 18:53:35     73s] (I)       | | +-Phase 1b                          0.15%  349.03 sec  349.03 sec  0.00 sec  0.00 sec 
[07/15 18:53:35     73s] (I)       | | +-Phase 1c                          0.04%  349.03 sec  349.03 sec  0.00 sec  0.00 sec 
[07/15 18:53:35     73s] (I)       | | +-Phase 1d                          0.04%  349.03 sec  349.03 sec  0.00 sec  0.00 sec 
[07/15 18:53:35     73s] (I)       | | +-Phase 1e                          0.40%  349.03 sec  349.03 sec  0.00 sec  0.00 sec 
[07/15 18:53:35     73s] (I)       | | | +-Route legalization              0.01%  349.03 sec  349.03 sec  0.00 sec  0.00 sec 
[07/15 18:53:35     73s] (I)       | | +-Phase 1l                         19.15%  349.03 sec  349.03 sec  0.01 sec  0.01 sec 
[07/15 18:53:35     73s] (I)       | | | +-Layer assignment (1T)          18.41%  349.03 sec  349.03 sec  0.01 sec  0.01 sec 
[07/15 18:53:35     73s] (I)       | +-Clean cong LA                       0.01%  349.03 sec  349.03 sec  0.00 sec  0.00 sec 
[07/15 18:53:35     73s] (I)       +-Export 3D cong map                    1.34%  349.03 sec  349.04 sec  0.00 sec  0.00 sec 
[07/15 18:53:35     73s] (I)       | +-Export 2D cong map                  0.25%  349.04 sec  349.04 sec  0.00 sec  0.00 sec 
[07/15 18:53:35     73s] (I)      ==================== Summary by functions =====================
[07/15 18:53:35     73s] (I)       Lv  Step                                %      Real       CPU 
[07/15 18:53:35     73s] (I)      ---------------------------------------------------------------
[07/15 18:53:35     73s] (I)        0  Early Global Route kernel     100.00%  0.03 sec  0.03 sec 
[07/15 18:53:35     73s] (I)        1  Global Routing                 34.39%  0.01 sec  0.01 sec 
[07/15 18:53:35     73s] (I)        1  Import and model               24.85%  0.01 sec  0.00 sec 
[07/15 18:53:35     73s] (I)        1  Export 3D cong map              1.34%  0.00 sec  0.00 sec 
[07/15 18:53:35     73s] (I)        2  Net group 1                    30.87%  0.01 sec  0.01 sec 
[07/15 18:53:35     73s] (I)        2  Create route DB                13.76%  0.00 sec  0.00 sec 
[07/15 18:53:35     73s] (I)        2  Create place DB                 6.38%  0.00 sec  0.00 sec 
[07/15 18:53:35     73s] (I)        2  Create route kernel             2.96%  0.00 sec  0.00 sec 
[07/15 18:53:35     73s] (I)        2  Initialization                  1.00%  0.00 sec  0.00 sec 
[07/15 18:53:35     73s] (I)        2  Export 2D cong map              0.25%  0.00 sec  0.00 sec 
[07/15 18:53:35     73s] (I)        2  Others data preparation         0.13%  0.00 sec  0.00 sec 
[07/15 18:53:35     73s] (I)        2  Read aux data                   0.01%  0.00 sec  0.00 sec 
[07/15 18:53:35     73s] (I)        2  Clean cong LA                   0.01%  0.00 sec  0.00 sec 
[07/15 18:53:35     73s] (I)        3  Phase 1l                       19.15%  0.01 sec  0.01 sec 
[07/15 18:53:35     73s] (I)        3  Import route data (1T)         13.04%  0.00 sec  0.00 sec 
[07/15 18:53:35     73s] (I)        3  Import place data               6.09%  0.00 sec  0.00 sec 
[07/15 18:53:35     73s] (I)        3  Phase 1a                        5.66%  0.00 sec  0.00 sec 
[07/15 18:53:35     73s] (I)        3  Generate topology               2.43%  0.00 sec  0.00 sec 
[07/15 18:53:35     73s] (I)        3  Phase 1e                        0.40%  0.00 sec  0.00 sec 
[07/15 18:53:35     73s] (I)        3  Phase 1b                        0.15%  0.00 sec  0.00 sec 
[07/15 18:53:35     73s] (I)        3  Phase 1c                        0.04%  0.00 sec  0.00 sec 
[07/15 18:53:35     73s] (I)        3  Phase 1d                        0.04%  0.00 sec  0.00 sec 
[07/15 18:53:35     73s] (I)        4  Layer assignment (1T)          18.41%  0.01 sec  0.01 sec 
[07/15 18:53:35     73s] (I)        4  Read nets                       4.48%  0.00 sec  0.00 sec 
[07/15 18:53:35     73s] (I)        4  Pattern routing (1T)            4.34%  0.00 sec  0.00 sec 
[07/15 18:53:35     73s] (I)        4  Model blockage capacity         2.84%  0.00 sec  0.00 sec 
[07/15 18:53:35     73s] (I)        4  Read blockages ( Layer 2-4 )    2.80%  0.00 sec  0.00 sec 
[07/15 18:53:35     73s] (I)        4  Read instances and placement    1.78%  0.00 sec  0.00 sec 
[07/15 18:53:35     73s] (I)        4  Read prerouted                  1.32%  0.00 sec  0.00 sec 
[07/15 18:53:35     73s] (I)        4  Add via demand to 2D            0.60%  0.00 sec  0.00 sec 
[07/15 18:53:35     73s] (I)        4  Read unlegalized nets           0.14%  0.00 sec  0.00 sec 
[07/15 18:53:35     73s] (I)        4  Initialize 3D grid graph        0.04%  0.00 sec  0.00 sec 
[07/15 18:53:35     73s] (I)        4  Read blackboxes                 0.04%  0.00 sec  0.00 sec 
[07/15 18:53:35     73s] (I)        4  Set up via pillars              0.02%  0.00 sec  0.00 sec 
[07/15 18:53:35     73s] (I)        4  Route legalization              0.01%  0.00 sec  0.00 sec 
[07/15 18:53:35     73s] (I)        5  Initialize 3D capacity          2.38%  0.00 sec  0.00 sec 
[07/15 18:53:35     73s] (I)        5  Read instance blockages         0.45%  0.00 sec  0.00 sec 
[07/15 18:53:35     73s] (I)        5  Read PG blockages               0.10%  0.00 sec  0.00 sec 
[07/15 18:53:35     73s] (I)        5  Read clock blockages            0.05%  0.00 sec  0.00 sec 
[07/15 18:53:35     73s] (I)        5  Read other blockages            0.04%  0.00 sec  0.00 sec 
[07/15 18:53:35     73s] (I)        5  Read halo blockages             0.03%  0.00 sec  0.00 sec 
[07/15 18:53:35     73s] (I)        5  Read routing blockages          0.01%  0.00 sec  0.00 sec 
[07/15 18:53:35     73s] (I)        5  Read boundary cut boxes         0.01%  0.00 sec  0.00 sec 
[07/15 18:53:35     73s] OPERPROF: Starting HotSpotCal at level 1, MEM:2208.6M, EPOCH TIME: 1721084015.729963
[07/15 18:53:35     73s] [hotspot] +------------+---------------+---------------+
[07/15 18:53:35     73s] [hotspot] |            |   max hotspot | total hotspot |
[07/15 18:53:35     73s] [hotspot] +------------+---------------+---------------+
[07/15 18:53:35     73s] [hotspot] | normalized |          0.00 |          0.00 |
[07/15 18:53:35     73s] [hotspot] +------------+---------------+---------------+
[07/15 18:53:35     73s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[07/15 18:53:35     73s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[07/15 18:53:35     73s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.001, MEM:2224.6M, EPOCH TIME: 1721084015.730559
[07/15 18:53:35     73s] [hotspot] Hotspot report including placement blocked areas
[07/15 18:53:35     73s] OPERPROF: Starting HotSpotCal at level 1, MEM:2224.6M, EPOCH TIME: 1721084015.730669
[07/15 18:53:35     73s] [hotspot] +------------+---------------+---------------+
[07/15 18:53:35     73s] [hotspot] |            |   max hotspot | total hotspot |
[07/15 18:53:35     73s] [hotspot] +------------+---------------+---------------+
[07/15 18:53:35     73s] [hotspot] | normalized |          0.00 |          0.00 |
[07/15 18:53:35     73s] [hotspot] +------------+---------------+---------------+
[07/15 18:53:35     73s] Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[07/15 18:53:35     73s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[07/15 18:53:35     73s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:2224.6M, EPOCH TIME: 1721084015.731018
[07/15 18:53:35     73s] Reported timing to dir ./timingReports
[07/15 18:53:35     73s] **optDesign ... cpu = 0:00:08, real = 0:00:07, mem = 1687.3M, totSessionCpu=0:01:14 **
[07/15 18:53:35     73s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2179.6M, EPOCH TIME: 1721084015.733771
[07/15 18:53:35     73s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:35     73s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:35     73s] 
[07/15 18:53:35     73s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:53:35     73s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:2179.6M, EPOCH TIME: 1721084015.743359
[07/15 18:53:35     73s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 18:53:35     73s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:36     74s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 slow_functional_mode 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.081  |  6.358  |  0.081  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   772   |   291   |   481   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2179.8M, EPOCH TIME: 1721084016.463946
[07/15 18:53:36     74s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:36     74s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:36     74s] 
[07/15 18:53:36     74s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:53:36     74s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.010, MEM:2179.8M, EPOCH TIME: 1721084016.473590
[07/15 18:53:36     74s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 18:53:36     74s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:36     74s] Density: 60.553%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------

[07/15 18:53:36     74s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2179.8M, EPOCH TIME: 1721084016.475495
[07/15 18:53:36     74s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:36     74s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:36     74s] 
[07/15 18:53:36     74s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:53:36     74s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.009, MEM:2179.8M, EPOCH TIME: 1721084016.484563
[07/15 18:53:36     74s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 18:53:36     74s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:36     74s] **optDesign ... cpu = 0:00:08, real = 0:00:08, mem = 1687.6M, totSessionCpu=0:01:14 **
[07/15 18:53:36     74s] *** Finished optDesign ***
[07/15 18:53:36     74s] 
[07/15 18:53:36     74s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:09.7 real=0:00:10.4)
[07/15 18:53:36     74s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:01.0 real=0:00:01.0)
[07/15 18:53:36     74s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:00.3 real=0:00:00.3)
[07/15 18:53:36     74s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:00.6 real=0:00:00.6)
[07/15 18:53:36     74s] Deleting Lib Analyzer.
[07/15 18:53:36     74s] Info: Destroy the CCOpt slew target map.
[07/15 18:53:36     74s] clean pInstBBox. size 0
[07/15 18:53:36     74s] Removing temporary dont_use automatically set for cells with technology sites with no row.
[07/15 18:53:36     74s] All LLGs are deleted
[07/15 18:53:36     74s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:36     74s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:36     74s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2179.8M, EPOCH TIME: 1721084016.510863
[07/15 18:53:36     74s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2179.8M, EPOCH TIME: 1721084016.510959
[07/15 18:53:36     74s] Info: pop threads available for lower-level modules during optimization.
[07/15 18:53:36     74s] *** optDesign #1 [finish] : cpu/real = 0:00:07.8/0:00:08.4 (0.9), totSession cpu/real = 0:01:14.1/0:10:33.3 (0.1), mem = 2179.8M
[07/15 18:53:36     74s] 
[07/15 18:53:36     74s] =============================================================================================
[07/15 18:53:36     74s]  Final TAT Report : optDesign #1                                                21.18-s099_1
[07/15 18:53:36     74s] =============================================================================================
[07/15 18:53:36     74s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/15 18:53:36     74s] ---------------------------------------------------------------------------------------------
[07/15 18:53:36     74s] [ InitOpt                ]      1   0:00:01.6  (  18.5 % )     0:00:01.8 /  0:00:01.8    1.0
[07/15 18:53:36     74s] [ GlobalOpt              ]      1   0:00:01.0  (  12.0 % )     0:00:01.0 /  0:00:01.0    1.0
[07/15 18:53:36     74s] [ DrvOpt                 ]      2   0:00:00.4  (   4.3 % )     0:00:00.4 /  0:00:00.4    1.0
[07/15 18:53:36     74s] [ SimplifyNetlist        ]      1   0:00:00.8  (   9.7 % )     0:00:00.8 /  0:00:00.8    1.0
[07/15 18:53:36     74s] [ AreaOpt                ]      2   0:00:01.8  (  21.1 % )     0:00:01.8 /  0:00:01.8    1.0
[07/15 18:53:36     74s] [ ViewPruning            ]      8   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.8
[07/15 18:53:36     74s] [ OptSummaryReport       ]      2   0:00:00.1  (   0.7 % )     0:00:01.0 /  0:00:00.4    0.4
[07/15 18:53:36     74s] [ DrvReport              ]      2   0:00:00.7  (   7.9 % )     0:00:00.7 /  0:00:00.0    0.0
[07/15 18:53:36     74s] [ CongRefineRouteType    ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:53:36     74s] [ SlackTraversorInit     ]      4   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.0
[07/15 18:53:36     74s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:53:36     74s] [ PlacerInterfaceInit    ]      2   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.4
[07/15 18:53:36     74s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:53:36     74s] [ ReportTranViolation    ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:53:36     74s] [ ReportCapViolation     ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:53:36     74s] [ ReportFanoutViolation  ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:53:36     74s] [ RefinePlace            ]      2   0:00:00.1  (   1.3 % )     0:00:00.1 /  0:00:00.1    1.0
[07/15 18:53:36     74s] [ EarlyGlobalRoute       ]      2   0:00:00.1  (   1.3 % )     0:00:00.1 /  0:00:00.1    1.0
[07/15 18:53:36     74s] [ ExtractRC              ]      2   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.1    1.1
[07/15 18:53:36     74s] [ TimingUpdate           ]     25   0:00:00.3  (   3.4 % )     0:00:00.7 /  0:00:00.6    1.0
[07/15 18:53:36     74s] [ FullDelayCalc          ]      4   0:00:00.8  (   9.0 % )     0:00:00.8 /  0:00:00.8    1.0
[07/15 18:53:36     74s] [ TimingReport           ]      2   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.8
[07/15 18:53:36     74s] [ GenerateReports        ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.0
[07/15 18:53:36     74s] [ MISC                   ]          0:00:00.7  (   8.1 % )     0:00:00.7 /  0:00:00.7    1.0
[07/15 18:53:36     74s] ---------------------------------------------------------------------------------------------
[07/15 18:53:36     74s]  optDesign #1 TOTAL                 0:00:08.4  ( 100.0 % )     0:00:08.4 /  0:00:07.8    0.9
[07/15 18:53:36     74s] ---------------------------------------------------------------------------------------------
[07/15 18:53:36     74s] 
[07/15 18:53:36     74s] 
[07/15 18:53:36     74s] TimeStamp Deleting Cell Server Begin ...
[07/15 18:53:36     74s] 
[07/15 18:53:36     74s] TimeStamp Deleting Cell Server End ...
[07/15 18:53:36     74s] <CMD> optDesign -postCTS -hold
[07/15 18:53:36     74s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1643.1M, totSessionCpu=0:01:14 **
[07/15 18:53:36     74s] *** optDesign #2 [begin] : totSession cpu/real = 0:01:14.1/0:10:33.3 (0.1), mem = 2146.8M
[07/15 18:53:36     74s] Info: 1 threads available for lower-level modules during optimization.
[07/15 18:53:36     74s] GigaOpt running with 1 threads.
[07/15 18:53:36     74s] *** InitOpt #1 [begin] (optDesign #2) : totSession cpu/real = 0:01:14.1/0:10:33.3 (0.1), mem = 2146.8M
[07/15 18:53:36     74s] **INFO: User settings:
[07/15 18:53:36     74s] setDesignMode -process                              180
[07/15 18:53:36     74s] setExtractRCMode -coupling_c_th                     3
[07/15 18:53:36     74s] setExtractRCMode -engine                            preRoute
[07/15 18:53:36     74s] setExtractRCMode -relative_c_th                     0.03
[07/15 18:53:36     74s] setExtractRCMode -total_c_th                        5
[07/15 18:53:36     74s] setUsefulSkewMode -ecoRoute                         false
[07/15 18:53:36     74s] setUsefulSkewMode -maxAllowedDelay                  1
[07/15 18:53:36     74s] setUsefulSkewMode -noBoundary                       false
[07/15 18:53:36     74s] setDelayCalMode -enable_high_fanout                 true
[07/15 18:53:36     74s] setDelayCalMode -engine                             aae
[07/15 18:53:36     74s] setDelayCalMode -ignoreNetLoad                      false
[07/15 18:53:36     74s] setDelayCalMode -socv_accuracy_mode                 low
[07/15 18:53:36     74s] setOptMode -activeSetupViews                        { slow_functional_mode }
[07/15 18:53:36     74s] setOptMode -autoSetupViews                          { slow_functional_mode}
[07/15 18:53:36     74s] setOptMode -autoTDGRSetupViews                      { slow_functional_mode}
[07/15 18:53:36     74s] setOptMode -drcMargin                               0
[07/15 18:53:36     74s] setOptMode -fixCap                                  true
[07/15 18:53:36     74s] setOptMode -fixDrc                                  true
[07/15 18:53:36     74s] setOptMode -fixFanoutLoad                           true
[07/15 18:53:36     74s] setOptMode -fixTran                                 true
[07/15 18:53:36     74s] setOptMode -optimizeFF                              true
[07/15 18:53:36     74s] setOptMode -preserveAllSequential                   false
[07/15 18:53:36     74s] setOptMode -setupTargetSlack                        0
[07/15 18:53:36     74s] setPlaceMode -maxRouteLayer                         4
[07/15 18:53:36     74s] setPlaceMode -place_detail_check_route              false
[07/15 18:53:36     74s] setPlaceMode -place_detail_preserve_routing         true
[07/15 18:53:36     74s] setPlaceMode -place_detail_remove_affected_routing  false
[07/15 18:53:36     74s] setPlaceMode -place_detail_swap_eeq_cells           false
[07/15 18:53:36     74s] setPlaceMode -place_global_clock_gate_aware         true
[07/15 18:53:36     74s] setPlaceMode -place_global_cong_effort              auto
[07/15 18:53:36     74s] setPlaceMode -place_global_ignore_scan              true
[07/15 18:53:36     74s] setPlaceMode -place_global_ignore_spare             false
[07/15 18:53:36     74s] setPlaceMode -place_global_module_aware_spare       false
[07/15 18:53:36     74s] setPlaceMode -place_global_place_io_pins            false
[07/15 18:53:36     74s] setPlaceMode -place_global_reorder_scan             true
[07/15 18:53:36     74s] setPlaceMode -powerDriven                           false
[07/15 18:53:36     74s] setPlaceMode -timingDriven                          true
[07/15 18:53:36     74s] setAnalysisMode -analysisType                       bcwc
[07/15 18:53:36     74s] setAnalysisMode -checkType                          setup
[07/15 18:53:36     74s] setAnalysisMode -clkSrcPath                         true
[07/15 18:53:36     74s] setAnalysisMode -clockPropagation                   sdcControl
[07/15 18:53:36     74s] setAnalysisMode -usefulSkew                         true
[07/15 18:53:36     74s] setAnalysisMode -virtualIPO                         false
[07/15 18:53:36     74s] setRouteMode -earlyGlobalHonorMsvRouteConstraint    false
[07/15 18:53:36     74s] setRouteMode -earlyGlobalMaxRouteLayer              4
[07/15 18:53:36     74s] setRouteMode -earlyGlobalMinRouteLayer              2
[07/15 18:53:36     74s] setRouteMode -earlyGlobalRoutePartitionPinGuide     true
[07/15 18:53:36     74s] 
[07/15 18:53:36     74s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[07/15 18:53:36     74s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[07/15 18:53:36     74s] 
[07/15 18:53:36     74s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[07/15 18:53:36     74s] Summary for sequential cells identification: 
[07/15 18:53:36     74s]   Identified SBFF number: 33
[07/15 18:53:36     74s]   Identified MBFF number: 0
[07/15 18:53:36     74s]   Identified SB Latch number: 0
[07/15 18:53:36     74s]   Identified MB Latch number: 0
[07/15 18:53:36     74s]   Not identified SBFF number: 0
[07/15 18:53:36     74s]   Not identified MBFF number: 0
[07/15 18:53:36     74s]   Not identified SB Latch number: 0
[07/15 18:53:36     74s]   Not identified MB Latch number: 0
[07/15 18:53:36     74s]   Number of sequential cells which are not FFs: 43
[07/15 18:53:36     74s]  Visiting view : slow_functional_mode
[07/15 18:53:36     74s]    : PowerDomain = none : Weighted F : unweighted  = 91.00 (1.000) with rcCorner = 0
[07/15 18:53:36     74s]    : PowerDomain = none : Weighted F : unweighted  = 84.30 (1.000) with rcCorner = -1
[07/15 18:53:36     74s]  Visiting view : fast_functional_mode
[07/15 18:53:36     74s]    : PowerDomain = none : Weighted F : unweighted  = 44.30 (1.000) with rcCorner = 1
[07/15 18:53:36     74s]    : PowerDomain = none : Weighted F : unweighted  = 41.60 (1.000) with rcCorner = -1
[07/15 18:53:36     74s] TLC MultiMap info (StdDelay):
[07/15 18:53:36     74s]   : fast_corner + fast_liberty + 0 + no RcCorner := 41.6ps
[07/15 18:53:36     74s]   : fast_corner + fast_liberty + 0 + min_rc := 44.3ps
[07/15 18:53:36     74s]   : slow_corner + slow_liberty + 0 + no RcCorner := 84.3ps
[07/15 18:53:36     74s]   : slow_corner + slow_liberty + 0 + max_rc := 91ps
[07/15 18:53:36     74s]  Setting StdDelay to: 91ps
[07/15 18:53:36     74s] 
[07/15 18:53:36     74s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[07/15 18:53:36     74s] Need call spDPlaceInit before registerPrioInstLoc.
[07/15 18:53:36     74s] OPERPROF: Starting DPlace-Init at level 1, MEM:2148.8M, EPOCH TIME: 1721084016.538780
[07/15 18:53:36     74s] Processing tracks to init pin-track alignment.
[07/15 18:53:36     74s] z: 2, totalTracks: 1
[07/15 18:53:36     74s] z: 4, totalTracks: 1
[07/15 18:53:36     74s] z: 6, totalTracks: 1
[07/15 18:53:36     74s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 18:53:36     74s] All LLGs are deleted
[07/15 18:53:36     74s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:36     74s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:36     74s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2148.8M, EPOCH TIME: 1721084016.539919
[07/15 18:53:36     74s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2148.8M, EPOCH TIME: 1721084016.539997
[07/15 18:53:36     74s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2148.8M, EPOCH TIME: 1721084016.540198
[07/15 18:53:36     74s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:36     74s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:36     74s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2148.8M, EPOCH TIME: 1721084016.540401
[07/15 18:53:36     74s] Max number of tech site patterns supported in site array is 256.
[07/15 18:53:36     74s] Core basic site is core_ji3v
[07/15 18:53:36     74s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2148.8M, EPOCH TIME: 1721084016.549020
[07/15 18:53:36     74s] After signature check, allow fast init is true, keep pre-filter is true.
[07/15 18:53:36     74s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/15 18:53:36     74s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:2148.8M, EPOCH TIME: 1721084016.549196
[07/15 18:53:36     74s] Fast DP-INIT is on for default
[07/15 18:53:36     74s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[07/15 18:53:36     74s] Atter site array init, number of instance map data is 0.
[07/15 18:53:36     74s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.009, MEM:2148.8M, EPOCH TIME: 1721084016.549619
[07/15 18:53:36     74s] 
[07/15 18:53:36     74s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:53:36     74s] OPERPROF:     Starting CMU at level 3, MEM:2148.8M, EPOCH TIME: 1721084016.549835
[07/15 18:53:36     74s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2148.8M, EPOCH TIME: 1721084016.550060
[07/15 18:53:36     74s] 
[07/15 18:53:36     74s] Bad Lib Cell Checking (CMU) is done! (0)
[07/15 18:53:36     74s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:2148.8M, EPOCH TIME: 1721084016.550227
[07/15 18:53:36     74s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2148.8M, EPOCH TIME: 1721084016.550270
[07/15 18:53:36     74s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2148.8M, EPOCH TIME: 1721084016.550422
[07/15 18:53:36     74s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2148.8MB).
[07/15 18:53:36     74s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.012, MEM:2148.8M, EPOCH TIME: 1721084016.550787
[07/15 18:53:36     74s] Cell 'RF4DLHTJI3VX1' is marked internal dont-use due to tech site checking failure.
[07/15 18:53:36     74s] Cell 'RF4DLLTJI3VX1' is marked internal dont-use due to tech site checking failure.
[07/15 18:53:36     74s] Cell 'RF8DLHTJI3VX1' is marked internal dont-use due to tech site checking failure.
[07/15 18:53:36     74s] Cell 'RF8DLLTJI3VX1' is marked internal dont-use due to tech site checking failure.
[07/15 18:53:36     74s] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
[07/15 18:53:36     74s] 	Cell RF4DLHTJI3VX1, site core_ji3v_dh.
[07/15 18:53:36     74s] 	Cell RF4DLLTJI3VX1, site core_ji3v_dh.
[07/15 18:53:36     74s] 	Cell RF8DLHTJI3VX1, site core_ji3v_dh.
[07/15 18:53:36     74s] 	Cell RF8DLLTJI3VX1, site core_ji3v_dh.
[07/15 18:53:36     74s] .
[07/15 18:53:36     74s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2148.8M, EPOCH TIME: 1721084016.550913
[07/15 18:53:36     74s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 18:53:36     74s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:36     74s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:36     74s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:36     74s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.002, MEM:2146.8M, EPOCH TIME: 1721084016.552805
[07/15 18:53:36     74s] 
[07/15 18:53:36     74s] Creating Lib Analyzer ...
[07/15 18:53:36     74s] Total number of usable buffers from Lib Analyzer: 9 ( BUJI3VX1 BUJI3VX0 BUJI3VX2 BUJI3VX3 BUJI3VX4 BUJI3VX6 BUJI3VX8 BUJI3VX12 BUJI3VX16)
[07/15 18:53:36     74s] Total number of usable inverters from Lib Analyzer: 9 ( INJI3VX1 INJI3VX0 INJI3VX2 INJI3VX3 INJI3VX4 INJI3VX6 INJI3VX8 INJI3VX12 INJI3VX16)
[07/15 18:53:36     74s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1JI3VX1 DLY2JI3VX1 DLY4JI3VX1 DLY8JI3VX1)
[07/15 18:53:36     74s] 
[07/15 18:53:36     74s] {RT max_rc 0 4 4 0}
[07/15 18:53:37     74s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:15 mem=2154.8M
[07/15 18:53:37     74s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:15 mem=2154.8M
[07/15 18:53:37     74s] Creating Lib Analyzer, finished. 
[07/15 18:53:37     74s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1649.7M, totSessionCpu=0:01:15 **
[07/15 18:53:37     74s] *** optDesign -postCTS ***
[07/15 18:53:37     74s] DRC Margin: user margin 0.0
[07/15 18:53:37     74s] Hold Target Slack: user slack 0
[07/15 18:53:37     74s] Setup Target Slack: user slack 0;
[07/15 18:53:37     74s] setUsefulSkewMode -ecoRoute false
[07/15 18:53:37     74s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2154.8M, EPOCH TIME: 1721084017.277011
[07/15 18:53:37     74s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:37     74s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:37     74s] 
[07/15 18:53:37     74s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:53:37     74s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.009, MEM:2154.8M, EPOCH TIME: 1721084017.286350
[07/15 18:53:37     74s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 18:53:37     74s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:37     74s] 
[07/15 18:53:37     74s] TimeStamp Deleting Cell Server Begin ...
[07/15 18:53:37     74s] Deleting Lib Analyzer.
[07/15 18:53:37     74s] 
[07/15 18:53:37     74s] TimeStamp Deleting Cell Server End ...
[07/15 18:53:37     74s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[07/15 18:53:37     74s] 
[07/15 18:53:37     74s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[07/15 18:53:37     74s] Summary for sequential cells identification: 
[07/15 18:53:37     74s]   Identified SBFF number: 33
[07/15 18:53:37     74s]   Identified MBFF number: 0
[07/15 18:53:37     74s]   Identified SB Latch number: 0
[07/15 18:53:37     74s]   Identified MB Latch number: 0
[07/15 18:53:37     74s]   Not identified SBFF number: 0
[07/15 18:53:37     74s]   Not identified MBFF number: 0
[07/15 18:53:37     74s]   Not identified SB Latch number: 0
[07/15 18:53:37     74s]   Not identified MB Latch number: 0
[07/15 18:53:37     74s]   Number of sequential cells which are not FFs: 43
[07/15 18:53:37     74s]  Visiting view : slow_functional_mode
[07/15 18:53:37     74s]    : PowerDomain = none : Weighted F : unweighted  = 91.00 (1.000) with rcCorner = 0
[07/15 18:53:37     74s]    : PowerDomain = none : Weighted F : unweighted  = 84.30 (1.000) with rcCorner = -1
[07/15 18:53:37     74s]  Visiting view : fast_functional_mode
[07/15 18:53:37     74s]    : PowerDomain = none : Weighted F : unweighted  = 44.30 (1.000) with rcCorner = 1
[07/15 18:53:37     74s]    : PowerDomain = none : Weighted F : unweighted  = 41.60 (1.000) with rcCorner = -1
[07/15 18:53:37     74s] TLC MultiMap info (StdDelay):
[07/15 18:53:37     74s]   : fast_corner + fast_liberty + 0 + no RcCorner := 41.6ps
[07/15 18:53:37     74s]   : fast_corner + fast_liberty + 0 + min_rc := 44.3ps
[07/15 18:53:37     74s]   : slow_corner + slow_liberty + 0 + no RcCorner := 84.3ps
[07/15 18:53:37     74s]   : slow_corner + slow_liberty + 0 + max_rc := 91ps
[07/15 18:53:37     74s]  Setting StdDelay to: 91ps
[07/15 18:53:37     74s] 
[07/15 18:53:37     74s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[07/15 18:53:37     74s] 
[07/15 18:53:37     74s] TimeStamp Deleting Cell Server Begin ...
[07/15 18:53:37     74s] 
[07/15 18:53:37     74s] TimeStamp Deleting Cell Server End ...
[07/15 18:53:37     74s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2154.8M, EPOCH TIME: 1721084017.305248
[07/15 18:53:37     74s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:37     74s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:37     74s] All LLGs are deleted
[07/15 18:53:37     74s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:37     74s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:37     74s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2154.8M, EPOCH TIME: 1721084017.305324
[07/15 18:53:37     74s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2154.8M, EPOCH TIME: 1721084017.305375
[07/15 18:53:37     74s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:2146.8M, EPOCH TIME: 1721084017.305777
[07/15 18:53:37     74s] Start to check current routing status for nets...
[07/15 18:53:37     74s] All nets are already routed correctly.
[07/15 18:53:37     74s] End to check current routing status for nets (mem=2146.8M)
[07/15 18:53:37     74s] *** InitOpt #1 [finish] (optDesign #2) : cpu/real = 0:00:00.8/0:00:00.8 (1.0), totSession cpu/real = 0:01:14.9/0:10:34.1 (0.1), mem = 2146.8M
[07/15 18:53:37     74s] 
[07/15 18:53:37     74s] =============================================================================================
[07/15 18:53:37     74s]  Step TAT Report : InitOpt #1 / optDesign #2                                    21.18-s099_1
[07/15 18:53:37     74s] =============================================================================================
[07/15 18:53:37     74s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/15 18:53:37     74s] ---------------------------------------------------------------------------------------------
[07/15 18:53:37     74s] [ CellServerInit         ]      2   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:53:37     74s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  90.4 % )     0:00:00.7 /  0:00:00.7    1.0
[07/15 18:53:37     74s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:53:37     74s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:53:37     74s] [ MISC                   ]          0:00:00.1  (   9.0 % )     0:00:00.1 /  0:00:00.1    0.8
[07/15 18:53:37     74s] ---------------------------------------------------------------------------------------------
[07/15 18:53:37     74s]  InitOpt #1 TOTAL                   0:00:00.8  ( 100.0 % )     0:00:00.8 /  0:00:00.8    1.0
[07/15 18:53:37     74s] ---------------------------------------------------------------------------------------------
[07/15 18:53:37     74s] 
[07/15 18:53:37     74s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[07/15 18:53:37     74s] ### Creating PhyDesignMc. totSessionCpu=0:01:15 mem=2146.8M
[07/15 18:53:37     74s] OPERPROF: Starting DPlace-Init at level 1, MEM:2146.8M, EPOCH TIME: 1721084017.309349
[07/15 18:53:37     74s] Processing tracks to init pin-track alignment.
[07/15 18:53:37     74s] z: 2, totalTracks: 1
[07/15 18:53:37     74s] z: 4, totalTracks: 1
[07/15 18:53:37     74s] z: 6, totalTracks: 1
[07/15 18:53:37     74s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 18:53:37     74s] All LLGs are deleted
[07/15 18:53:37     74s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:37     74s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:37     74s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2146.8M, EPOCH TIME: 1721084017.310568
[07/15 18:53:37     74s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2146.8M, EPOCH TIME: 1721084017.310639
[07/15 18:53:37     74s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2146.8M, EPOCH TIME: 1721084017.310846
[07/15 18:53:37     74s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:37     74s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:37     74s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2146.8M, EPOCH TIME: 1721084017.311023
[07/15 18:53:37     74s] Max number of tech site patterns supported in site array is 256.
[07/15 18:53:37     74s] Core basic site is core_ji3v
[07/15 18:53:37     74s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2146.8M, EPOCH TIME: 1721084017.319690
[07/15 18:53:37     74s] After signature check, allow fast init is true, keep pre-filter is true.
[07/15 18:53:37     74s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/15 18:53:37     74s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:2146.8M, EPOCH TIME: 1721084017.319863
[07/15 18:53:37     74s] Fast DP-INIT is on for default
[07/15 18:53:37     74s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[07/15 18:53:37     74s] Atter site array init, number of instance map data is 0.
[07/15 18:53:37     74s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.009, MEM:2146.8M, EPOCH TIME: 1721084017.320250
[07/15 18:53:37     74s] 
[07/15 18:53:37     74s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:53:37     74s] 
[07/15 18:53:37     74s]  Skipping Bad Lib Cell Checking (CMU) !
[07/15 18:53:37     74s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:2146.8M, EPOCH TIME: 1721084017.320608
[07/15 18:53:37     74s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2146.8M, EPOCH TIME: 1721084017.320657
[07/15 18:53:37     74s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2146.8M, EPOCH TIME: 1721084017.320792
[07/15 18:53:37     74s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2146.8MB).
[07/15 18:53:37     74s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.012, MEM:2146.8M, EPOCH TIME: 1721084017.320963
[07/15 18:53:37     74s] TotalInstCnt at PhyDesignMc Initialization: 1230
[07/15 18:53:37     74s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:15 mem=2146.8M
[07/15 18:53:37     74s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2146.8M, EPOCH TIME: 1721084017.322008
[07/15 18:53:37     74s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 18:53:37     74s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:37     74s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:37     74s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:37     74s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.002, MEM:2146.8M, EPOCH TIME: 1721084017.323791
[07/15 18:53:37     74s] TotalInstCnt at PhyDesignMc Destruction: 1230
[07/15 18:53:37     74s] GigaOpt Hold Optimizer is used
[07/15 18:53:37     74s] GigaOpt Checkpoint: Internal optHold -postCts -maxLocalDensity 1.0 -numThreads 1 -nativePathGroupFlow -viewPruneEffortLevel 1
[07/15 18:53:37     74s] End AAE Lib Interpolated Model. (MEM=2146.8 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 18:53:37     74s] 
[07/15 18:53:37     74s] Creating Lib Analyzer ...
[07/15 18:53:37     74s] 
[07/15 18:53:37     74s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[07/15 18:53:37     74s] Summary for sequential cells identification: 
[07/15 18:53:37     74s]   Identified SBFF number: 33
[07/15 18:53:37     74s]   Identified MBFF number: 0
[07/15 18:53:37     74s]   Identified SB Latch number: 0
[07/15 18:53:37     74s]   Identified MB Latch number: 0
[07/15 18:53:37     74s]   Not identified SBFF number: 0
[07/15 18:53:37     74s]   Not identified MBFF number: 0
[07/15 18:53:37     74s]   Not identified SB Latch number: 0
[07/15 18:53:37     74s]   Not identified MB Latch number: 0
[07/15 18:53:37     74s]   Number of sequential cells which are not FFs: 43
[07/15 18:53:37     74s]  Visiting view : slow_functional_mode
[07/15 18:53:37     74s]    : PowerDomain = none : Weighted F : unweighted  = 91.00 (1.000) with rcCorner = 0
[07/15 18:53:37     74s]    : PowerDomain = none : Weighted F : unweighted  = 84.30 (1.000) with rcCorner = -1
[07/15 18:53:37     74s]  Visiting view : fast_functional_mode
[07/15 18:53:37     74s]    : PowerDomain = none : Weighted F : unweighted  = 44.30 (1.000) with rcCorner = 1
[07/15 18:53:37     74s]    : PowerDomain = none : Weighted F : unweighted  = 41.60 (1.000) with rcCorner = -1
[07/15 18:53:37     74s] TLC MultiMap info (StdDelay):
[07/15 18:53:37     74s]   : fast_corner + fast_liberty + 0 + no RcCorner := 41.6ps
[07/15 18:53:37     74s]   : fast_corner + fast_liberty + 0 + min_rc := 44.3ps
[07/15 18:53:37     74s]   : slow_corner + slow_liberty + 0 + no RcCorner := 84.3ps
[07/15 18:53:37     74s]   : slow_corner + slow_liberty + 0 + max_rc := 91ps
[07/15 18:53:37     74s]  Setting StdDelay to: 91ps
[07/15 18:53:37     74s] 
[07/15 18:53:37     74s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[07/15 18:53:37     74s] Total number of usable buffers from Lib Analyzer: 9 ( BUJI3VX1 BUJI3VX0 BUJI3VX2 BUJI3VX3 BUJI3VX4 BUJI3VX6 BUJI3VX8 BUJI3VX12 BUJI3VX16)
[07/15 18:53:37     74s] Total number of usable inverters from Lib Analyzer: 9 ( INJI3VX1 INJI3VX0 INJI3VX2 INJI3VX3 INJI3VX4 INJI3VX6 INJI3VX8 INJI3VX12 INJI3VX16)
[07/15 18:53:37     74s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1JI3VX1 DLY2JI3VX1 DLY4JI3VX1 DLY8JI3VX1)
[07/15 18:53:37     74s] 
[07/15 18:53:37     74s] {RT max_rc 0 4 4 0}
[07/15 18:53:38     75s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:16 mem=2154.8M
[07/15 18:53:38     75s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:16 mem=2154.8M
[07/15 18:53:38     75s] Creating Lib Analyzer, finished. 
[07/15 18:53:38     75s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:01:16 mem=2154.8M ***
[07/15 18:53:38     75s] *** BuildHoldData #1 [begin] (optDesign #2) : totSession cpu/real = 0:01:15.6/0:10:34.8 (0.1), mem = 2154.8M
[07/15 18:53:38     75s] Effort level <high> specified for reg2reg path_group
[07/15 18:53:38     75s] Saving timing graph ...
[07/15 18:53:38     75s] TG backup dir: /home/saul/projects/ASKA_DIGITAL/ASKA_DIG/innovus/innovus_temp_6155_phoenix_saul_kq9F5E/opt_timing_graph_EMfFUK
[07/15 18:53:38     75s] Disk Usage:
[07/15 18:53:38     75s] Filesystem              1K-blocks      Used Available Use% Mounted on
[07/15 18:53:38     75s] /dev/mapper/centos-home 357512644 130601772 226910872  37% /home
[07/15 18:53:38     75s] Done save timing graph
[07/15 18:53:38     75s] Disk Usage:
[07/15 18:53:38     75s] Filesystem              1K-blocks      Used Available Use% Mounted on
[07/15 18:53:38     75s] /dev/mapper/centos-home 357512644 130604356 226908288  37% /home
[07/15 18:53:38     75s] OPTC: user 20.0
[07/15 18:53:38     75s] 
[07/15 18:53:38     75s] TimeStamp Deleting Cell Server Begin ...
[07/15 18:53:38     75s] Deleting Lib Analyzer.
[07/15 18:53:38     75s] 
[07/15 18:53:38     75s] TimeStamp Deleting Cell Server End ...
[07/15 18:53:38     75s] Starting delay calculation for Hold views
[07/15 18:53:38     75s] AAE_INFO: opIsDesignInPostRouteState() is 0
[07/15 18:53:38     75s] #################################################################################
[07/15 18:53:38     75s] # Design Stage: PreRoute
[07/15 18:53:38     75s] # Design Name: aska_dig
[07/15 18:53:38     75s] # Design Mode: 180nm
[07/15 18:53:38     75s] # Analysis Mode: MMMC Non-OCV 
[07/15 18:53:38     75s] # Parasitics Mode: No SPEF/RCDB 
[07/15 18:53:38     75s] # Signoff Settings: SI Off 
[07/15 18:53:38     75s] #################################################################################
[07/15 18:53:38     75s] Calculate delays in BcWc mode...
[07/15 18:53:38     75s] Topological Sorting (REAL = 0:00:00.0, MEM = 2175.8M, InitMEM = 2175.8M)
[07/15 18:53:38     75s] Start delay calculation (fullDC) (1 T). (MEM=2175.83)
[07/15 18:53:38     75s] *** Calculating scaling factor for fast_liberty libraries using the default operating condition of each library.
[07/15 18:53:38     75s] End AAE Lib Interpolated Model. (MEM=2187.34 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 18:53:38     76s] Total number of fetched objects 1264
[07/15 18:53:38     76s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 18:53:38     76s] End delay calculation. (MEM=2182.41 CPU=0:00:00.1 REAL=0:00:00.0)
[07/15 18:53:38     76s] End delay calculation (fullDC). (MEM=2182.41 CPU=0:00:00.1 REAL=0:00:00.0)
[07/15 18:53:38     76s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2182.4M) ***
[07/15 18:53:38     76s] *** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:01:16 mem=2182.4M)
[07/15 18:53:38     76s] 
[07/15 18:53:38     76s] Active hold views:
[07/15 18:53:38     76s]  fast_functional_mode
[07/15 18:53:38     76s]   Dominating endpoints: 0
[07/15 18:53:38     76s]   Dominating TNS: -0.000
[07/15 18:53:38     76s] 
[07/15 18:53:38     76s] Done building cte hold timing graph (fixHold) cpu=0:00:00.5 real=0:00:00.0 totSessionCpu=0:01:16 mem=2214.4M ***
[07/15 18:53:38     76s] OPTC: user 20.0
[07/15 18:53:38     76s] Done building hold timer [3930 node(s), 5803 edge(s), 1 view(s)] (fixHold) cpu=0:00:00.5 real=0:00:00.0 totSessionCpu=0:01:16 mem=2214.4M ***
[07/15 18:53:38     76s] Restoring timing graph ...
[07/15 18:53:38     76s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
[07/15 18:53:38     76s] Type 'man IMPCTE-290' for more detail.
[07/15 18:53:38     76s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
[07/15 18:53:38     76s] Type 'man IMPCTE-290' for more detail.
[07/15 18:53:38     76s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
[07/15 18:53:38     76s] Type 'man IMPCTE-290' for more detail.
[07/15 18:53:38     76s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
[07/15 18:53:38     76s] Type 'man IMPCTE-290' for more detail.
[07/15 18:53:38     76s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
[07/15 18:53:38     76s] Type 'man IMPCTE-290' for more detail.
[07/15 18:53:38     76s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
[07/15 18:53:38     76s] Type 'man IMPCTE-290' for more detail.
[07/15 18:53:38     76s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
[07/15 18:53:38     76s] Type 'man IMPCTE-290' for more detail.
[07/15 18:53:38     76s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
[07/15 18:53:38     76s] Type 'man IMPCTE-290' for more detail.
[07/15 18:53:38     76s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
[07/15 18:53:38     76s] Type 'man IMPCTE-290' for more detail.
[07/15 18:53:38     76s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
[07/15 18:53:38     76s] Type 'man IMPCTE-290' for more detail.
[07/15 18:53:38     76s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
[07/15 18:53:38     76s] Type 'man IMPCTE-290' for more detail.
[07/15 18:53:38     76s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
[07/15 18:53:38     76s] Type 'man IMPCTE-290' for more detail.
[07/15 18:53:38     76s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
[07/15 18:53:38     76s] Type 'man IMPCTE-290' for more detail.
[07/15 18:53:38     76s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
[07/15 18:53:38     76s] Type 'man IMPCTE-290' for more detail.
[07/15 18:53:38     76s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
[07/15 18:53:38     76s] Type 'man IMPCTE-290' for more detail.
[07/15 18:53:38     76s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
[07/15 18:53:38     76s] Type 'man IMPCTE-290' for more detail.
[07/15 18:53:38     76s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
[07/15 18:53:38     76s] Type 'man IMPCTE-290' for more detail.
[07/15 18:53:38     76s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
[07/15 18:53:38     76s] Type 'man IMPCTE-290' for more detail.
[07/15 18:53:38     76s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
[07/15 18:53:38     76s] Type 'man IMPCTE-290' for more detail.
[07/15 18:53:38     76s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
[07/15 18:53:38     76s] Type 'man IMPCTE-290' for more detail.
[07/15 18:53:38     76s] **WARN: (EMS-27):	Message (IMPCTE-290) has exceeded the current message display limit of 20.
[07/15 18:53:38     76s] To increase the message display limit, refer to the product command reference manual.
[07/15 18:53:38     76s] AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
[07/15 18:53:38     76s] Done restore timing graph
[07/15 18:53:38     76s] Done building cte setup timing graph (fixHold) cpu=0:00:00.8 real=0:00:00.0 totSessionCpu=0:01:16 mem=2214.4M ***
[07/15 18:53:38     76s] *info: category slack lower bound [L 0.0] default
[07/15 18:53:38     76s] *info: category slack lower bound [H 0.0] reg2reg 
[07/15 18:53:38     76s] --------------------------------------------------- 
[07/15 18:53:38     76s]    Setup Violation Summary with Target Slack (0.000 ns)
[07/15 18:53:38     76s] --------------------------------------------------- 
[07/15 18:53:38     76s]          WNS    reg2regWNS
[07/15 18:53:38     76s]     0.081 ns      6.358 ns
[07/15 18:53:38     76s] --------------------------------------------------- 
[07/15 18:53:38     76s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[07/15 18:53:38     76s] 
[07/15 18:53:38     76s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[07/15 18:53:38     76s] Summary for sequential cells identification: 
[07/15 18:53:38     76s]   Identified SBFF number: 33
[07/15 18:53:38     76s]   Identified MBFF number: 0
[07/15 18:53:38     76s]   Identified SB Latch number: 0
[07/15 18:53:38     76s]   Identified MB Latch number: 0
[07/15 18:53:38     76s]   Not identified SBFF number: 0
[07/15 18:53:38     76s]   Not identified MBFF number: 0
[07/15 18:53:38     76s]   Not identified SB Latch number: 0
[07/15 18:53:38     76s]   Not identified MB Latch number: 0
[07/15 18:53:38     76s]   Number of sequential cells which are not FFs: 43
[07/15 18:53:38     76s]  Visiting view : slow_functional_mode
[07/15 18:53:38     76s]    : PowerDomain = none : Weighted F : unweighted  = 91.00 (1.000) with rcCorner = 0
[07/15 18:53:38     76s]    : PowerDomain = none : Weighted F : unweighted  = 84.30 (1.000) with rcCorner = -1
[07/15 18:53:38     76s]  Visiting view : fast_functional_mode
[07/15 18:53:38     76s]    : PowerDomain = none : Weighted F : unweighted  = 44.30 (1.000) with rcCorner = 1
[07/15 18:53:38     76s]    : PowerDomain = none : Weighted F : unweighted  = 41.60 (1.000) with rcCorner = -1
[07/15 18:53:38     76s] TLC MultiMap info (StdDelay):
[07/15 18:53:38     76s]   : fast_corner + fast_liberty + 0 + no RcCorner := 41.6ps
[07/15 18:53:38     76s]   : fast_corner + fast_liberty + 0 + min_rc := 44.3ps
[07/15 18:53:38     76s]   : slow_corner + slow_liberty + 0 + no RcCorner := 84.3ps
[07/15 18:53:38     76s]   : slow_corner + slow_liberty + 0 + max_rc := 91ps
[07/15 18:53:38     76s]  Setting StdDelay to: 91ps
[07/15 18:53:38     76s] 
[07/15 18:53:38     76s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[07/15 18:53:38     76s] 
[07/15 18:53:38     76s] TimeStamp Deleting Cell Server Begin ...
[07/15 18:53:38     76s] 
[07/15 18:53:38     76s] TimeStamp Deleting Cell Server End ...
[07/15 18:53:38     76s] 
[07/15 18:53:38     76s] Creating Lib Analyzer ...
[07/15 18:53:38     76s] 
[07/15 18:53:38     76s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[07/15 18:53:38     76s] Summary for sequential cells identification: 
[07/15 18:53:38     76s]   Identified SBFF number: 33
[07/15 18:53:38     76s]   Identified MBFF number: 0
[07/15 18:53:38     76s]   Identified SB Latch number: 0
[07/15 18:53:38     76s]   Identified MB Latch number: 0
[07/15 18:53:38     76s]   Not identified SBFF number: 0
[07/15 18:53:38     76s]   Not identified MBFF number: 0
[07/15 18:53:38     76s]   Not identified SB Latch number: 0
[07/15 18:53:38     76s]   Not identified MB Latch number: 0
[07/15 18:53:38     76s]   Number of sequential cells which are not FFs: 43
[07/15 18:53:38     76s]  Visiting view : slow_functional_mode
[07/15 18:53:38     76s]    : PowerDomain = none : Weighted F : unweighted  = 91.00 (1.000) with rcCorner = 0
[07/15 18:53:38     76s]    : PowerDomain = none : Weighted F : unweighted  = 84.30 (1.000) with rcCorner = -1
[07/15 18:53:38     76s]  Visiting view : fast_functional_mode
[07/15 18:53:38     76s]    : PowerDomain = none : Weighted F : unweighted  = 44.30 (1.000) with rcCorner = 1
[07/15 18:53:38     76s]    : PowerDomain = none : Weighted F : unweighted  = 41.60 (1.000) with rcCorner = -1
[07/15 18:53:38     76s] TLC MultiMap info (StdDelay):
[07/15 18:53:38     76s]   : fast_corner + fast_liberty + 0 + no RcCorner := 41.6ps
[07/15 18:53:38     76s]   : fast_corner + fast_liberty + 0 + min_rc := 44.3ps
[07/15 18:53:38     76s]   : slow_corner + slow_liberty + 0 + no RcCorner := 84.3ps
[07/15 18:53:38     76s]   : slow_corner + slow_liberty + 0 + max_rc := 91ps
[07/15 18:53:38     76s]  Setting StdDelay to: 91ps
[07/15 18:53:38     76s] 
[07/15 18:53:38     76s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[07/15 18:53:38     76s] Total number of usable buffers from Lib Analyzer: 9 ( BUJI3VX1 BUJI3VX0 BUJI3VX2 BUJI3VX3 BUJI3VX4 BUJI3VX6 BUJI3VX8 BUJI3VX12 BUJI3VX16)
[07/15 18:53:38     76s] Total number of usable inverters from Lib Analyzer: 9 ( INJI3VX1 INJI3VX0 INJI3VX2 INJI3VX3 INJI3VX4 INJI3VX6 INJI3VX8 INJI3VX12 INJI3VX16)
[07/15 18:53:38     76s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1JI3VX1 DLY2JI3VX1 DLY4JI3VX1 DLY8JI3VX1)
[07/15 18:53:38     76s] 
[07/15 18:53:38     76s] {RT max_rc 0 4 4 0}
[07/15 18:53:39     77s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:17 mem=2214.4M
[07/15 18:53:39     77s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:17 mem=2214.4M
[07/15 18:53:39     77s] Creating Lib Analyzer, finished. 
[07/15 18:53:39     77s] 
[07/15 18:53:39     77s] *Info: minBufDelay = 188.2 ps, libStdDelay = 91.0 ps, minBufSize = 12544000 (5.0)
[07/15 18:53:39     77s] *Info: worst delay setup view: slow_functional_mode
[07/15 18:53:39     77s] Footprint list for hold buffering (delay unit: ps)
[07/15 18:53:39     77s] =================================================================
[07/15 18:53:39     77s] *Info:  holdDelay delayRatio delaySens IGArea drvRes cellname(iterm,oterm)
[07/15 18:53:39     77s] ------------------------------------------------------------------
[07/15 18:53:39     77s] *Info:       97.3       2.58     64.59    5.0  57.52 BUJI3VX1 (A,Q)
[07/15 18:53:39     77s] *Info:       99.9       2.72     85.56    5.0  84.74 BUJI3VX0 (A,Q)
[07/15 18:53:39     77s] *Info:       88.1       2.37     36.43    6.0  30.37 BUJI3VX2 (A,Q)
[07/15 18:53:39     77s] *Info:       83.1       2.32     24.14    7.0  20.19 BUJI3VX3 (A,Q)
[07/15 18:53:39     77s] *Info:       85.4       2.31     16.94   10.0  14.25 BUJI3VX4 (A,Q)
[07/15 18:53:39     77s] *Info:      444.8       2.51     69.25   10.0  52.38 DLY1JI3VX1 (A,Q)
[07/15 18:53:39     77s] *Info:       83.8       2.25     12.07   12.0  10.10 BUJI3VX6 (A,Q)
[07/15 18:53:39     77s] *Info:     1082.2       2.56     91.91   13.0  56.14 DLY2JI3VX1 (A,Q)
[07/15 18:53:39     77s] *Info:       92.2       2.26      8.68   15.0   7.10 BUJI3VX8 (A,Q)
[07/15 18:53:39     77s] *Info:     2229.9       2.56    107.16   15.0  61.56 DLY4JI3VX1 (A,Q)
[07/15 18:53:39     77s] *Info:       98.1       2.21      6.14   22.0   5.02 BUJI3VX12 (A,Q)
[07/15 18:53:39     77s] *Info:     5173.2       2.51    105.89   25.0  61.05 DLY8JI3VX1 (A,Q)
[07/15 18:53:39     77s] *Info:       85.1       2.23      4.45   29.0   3.72 BUJI3VX16 (A,Q)
[07/15 18:53:39     77s] =================================================================
[07/15 18:53:39     77s] Hold Timer stdDelay = 44.3ps
[07/15 18:53:39     77s]  Visiting view : fast_functional_mode
[07/15 18:53:39     77s]    : PowerDomain = none : Weighted F : unweighted  = 44.30 (1.000) with rcCorner = 1
[07/15 18:53:39     77s]    : PowerDomain = none : Weighted F : unweighted  = 41.60 (1.000) with rcCorner = -1
[07/15 18:53:39     77s] Hold Timer stdDelay = 44.3ps (fast_functional_mode)
[07/15 18:53:39     77s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2214.4M, EPOCH TIME: 1721084019.690573
[07/15 18:53:39     77s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:39     77s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:39     77s] 
[07/15 18:53:39     77s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:53:39     77s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.009, MEM:2214.4M, EPOCH TIME: 1721084019.699868
[07/15 18:53:39     77s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 18:53:39     77s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:39     77s] 
------------------------------------------------------------------
     Hold Opt Initial Summary
------------------------------------------------------------------

Setup views included:
 slow_functional_mode
Hold views included:
 fast_functional_mode

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.081  |  6.358  |  0.081  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   772   |   291   |   481   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -2.213  | -0.222  | -2.213  |
|           TNS (ns):|-216.456 | -25.100 |-191.356 |
|    Violating Paths:|   440   |   156   |   284   |
|          All Paths:|   772   |   291   |   481   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2233.5M, EPOCH TIME: 1721084019.713987
[07/15 18:53:39     77s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:39     77s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:39     77s] 
[07/15 18:53:39     77s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:53:39     77s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.009, MEM:2233.5M, EPOCH TIME: 1721084019.723361
[07/15 18:53:39     77s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 18:53:39     77s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:39     77s] Density: 60.553%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------

[07/15 18:53:39     77s] **optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 1656.8M, totSessionCpu=0:01:17 **
[07/15 18:53:39     77s] *** BuildHoldData #1 [finish] (optDesign #2) : cpu/real = 0:00:01.7/0:00:01.7 (1.0), totSession cpu/real = 0:01:17.3/0:10:36.5 (0.1), mem = 2151.5M
[07/15 18:53:39     77s] 
[07/15 18:53:39     77s] =============================================================================================
[07/15 18:53:39     77s]  Step TAT Report : BuildHoldData #1 / optDesign #2                              21.18-s099_1
[07/15 18:53:39     77s] =============================================================================================
[07/15 18:53:39     77s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/15 18:53:39     77s] ---------------------------------------------------------------------------------------------
[07/15 18:53:39     77s] [ ViewPruning            ]      5   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    0.8
[07/15 18:53:39     77s] [ OptSummaryReport       ]      1   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    0.9
[07/15 18:53:39     77s] [ DrvReport              ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:53:39     77s] [ SlackTraversorInit     ]      3   0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.0    1.0
[07/15 18:53:39     77s] [ CellServerInit         ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:53:39     77s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  42.0 % )     0:00:00.7 /  0:00:00.7    1.0
[07/15 18:53:39     77s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:53:39     77s] [ HoldTimerInit          ]      1   0:00:00.1  (   3.1 % )     0:00:00.1 /  0:00:00.1    1.0
[07/15 18:53:39     77s] [ HoldInitFootPrintList  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:53:39     77s] [ ReportTranViolation    ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:53:39     77s] [ ReportCapViolation     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:53:39     77s] [ ReportFanoutViolation  ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:53:39     77s] [ HoldTimerNodeList      ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    1.3
[07/15 18:53:39     77s] [ TimingUpdate           ]     11   0:00:00.1  (   5.8 % )     0:00:00.2 /  0:00:00.2    1.0
[07/15 18:53:39     77s] [ FullDelayCalc          ]      2   0:00:00.1  (   8.7 % )     0:00:00.1 /  0:00:00.2    1.0
[07/15 18:53:39     77s] [ TimingReport           ]      2   0:00:00.1  (   5.5 % )     0:00:00.1 /  0:00:00.1    1.1
[07/15 18:53:39     77s] [ SaveTimingGraph        ]      1   0:00:00.1  (   5.7 % )     0:00:00.1 /  0:00:00.1    1.0
[07/15 18:53:39     77s] [ RestoreTimingGraph     ]      1   0:00:00.1  (   6.6 % )     0:00:00.1 /  0:00:00.1    1.0
[07/15 18:53:39     77s] [ MISC                   ]          0:00:00.3  (  15.5 % )     0:00:00.3 /  0:00:00.2    0.9
[07/15 18:53:39     77s] ---------------------------------------------------------------------------------------------
[07/15 18:53:39     77s]  BuildHoldData #1 TOTAL             0:00:01.7  ( 100.0 % )     0:00:01.7 /  0:00:01.7    1.0
[07/15 18:53:39     77s] ---------------------------------------------------------------------------------------------
[07/15 18:53:39     77s] 
[07/15 18:53:39     77s] *** HoldOpt #1 [begin] (optDesign #2) : totSession cpu/real = 0:01:17.3/0:10:36.5 (0.1), mem = 2151.5M
[07/15 18:53:39     77s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.6155.25
[07/15 18:53:39     77s] #optDebug: Start CG creation (mem=2151.5M)
[07/15 18:53:39     77s]  ...initializing CG  maxDriveDist 2849.668000 stdCellHgt 4.480000 defLenToSkip 31.360000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 284.966000 
[07/15 18:53:39     77s] (cpu=0:00:00.0, mem=2228.1M)
[07/15 18:53:39     77s]  ...processing cgPrt (cpu=0:00:00.0, mem=2228.1M)
[07/15 18:53:39     77s]  ...processing cgEgp (cpu=0:00:00.0, mem=2228.1M)
[07/15 18:53:39     77s]  ...processing cgPbk (cpu=0:00:00.0, mem=2228.1M)
[07/15 18:53:39     77s]  ...processing cgNrb(cpu=0:00:00.0, mem=2228.1M)
[07/15 18:53:39     77s]  ...processing cgObs (cpu=0:00:00.0, mem=2228.1M)
[07/15 18:53:39     77s]  ...processing cgCon (cpu=0:00:00.0, mem=2228.1M)
[07/15 18:53:39     77s]  ...processing cgPdm (cpu=0:00:00.0, mem=2228.1M)
[07/15 18:53:39     77s] #optDebug: Finish CG creation (cpu=0:00:00.0, mem=2228.1M)
[07/15 18:53:39     77s] {MMLU 0 13 1264}
[07/15 18:53:39     77s] ### Creating LA Mngr. totSessionCpu=0:01:17 mem=2228.1M
[07/15 18:53:39     77s] ### Creating LA Mngr, finished. totSessionCpu=0:01:17 mem=2228.1M
[07/15 18:53:39     77s] HoldSingleBuffer minRootGain=0.000
[07/15 18:53:39     77s] GigaOpt Hold fixing search radius: 40 5 125 (stdCellHgt 4480 dbu)
[07/15 18:53:39     77s] HoldSingleBuffer minRootGain=0.000
[07/15 18:53:39     77s] HoldSingleBuffer minRootGain=0.000
[07/15 18:53:39     77s] HoldSingleBuffer minRootGain=0.000
[07/15 18:53:39     77s] *info: Run optDesign holdfix with 1 thread.
[07/15 18:53:39     77s] Info: 13 nets with fixed/cover wires excluded.
[07/15 18:53:39     77s] Info: 13 clock nets excluded from IPO operation.
[07/15 18:53:39     77s] --------------------------------------------------- 
[07/15 18:53:39     77s]    Hold Timing Summary  - Initial 
[07/15 18:53:39     77s] --------------------------------------------------- 
[07/15 18:53:39     77s]  Target slack:       0.0000 ns
[07/15 18:53:39     77s]  View: fast_functional_mode 
[07/15 18:53:39     77s]    WNS:      -2.2131
[07/15 18:53:39     77s]    TNS:    -216.4540
[07/15 18:53:39     77s]    VP :          440
[07/15 18:53:39     77s]    Worst hold path end point: spi1_Rx_data_temp_reg[0]/D 
[07/15 18:53:39     77s] --------------------------------------------------- 
[07/15 18:53:39     77s] Info: Done creating the CCOpt slew target map.
[07/15 18:53:39     77s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[07/15 18:53:39     77s] ### Creating PhyDesignMc. totSessionCpu=0:01:17 mem=2266.2M
[07/15 18:53:39     77s] OPERPROF: Starting DPlace-Init at level 1, MEM:2266.2M, EPOCH TIME: 1721084019.775019
[07/15 18:53:39     77s] Processing tracks to init pin-track alignment.
[07/15 18:53:39     77s] z: 2, totalTracks: 1
[07/15 18:53:39     77s] z: 4, totalTracks: 1
[07/15 18:53:39     77s] z: 6, totalTracks: 1
[07/15 18:53:39     77s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 18:53:39     77s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2266.2M, EPOCH TIME: 1721084019.776857
[07/15 18:53:39     77s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:39     77s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:39     77s] 
[07/15 18:53:39     77s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:53:39     77s] 
[07/15 18:53:39     77s]  Skipping Bad Lib Cell Checking (CMU) !
[07/15 18:53:39     77s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:2266.2M, EPOCH TIME: 1721084019.785862
[07/15 18:53:39     77s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2266.2M, EPOCH TIME: 1721084019.785914
[07/15 18:53:39     77s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2266.2M, EPOCH TIME: 1721084019.786210
[07/15 18:53:39     77s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2266.2MB).
[07/15 18:53:39     77s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.011, MEM:2266.2M, EPOCH TIME: 1721084019.786401
[07/15 18:53:39     77s] TotalInstCnt at PhyDesignMc Initialization: 1230
[07/15 18:53:39     77s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:17 mem=2266.2M
[07/15 18:53:39     77s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2266.2M, EPOCH TIME: 1721084019.790243
[07/15 18:53:39     77s] Found 0 hard placement blockage before merging.
[07/15 18:53:39     77s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2266.2M, EPOCH TIME: 1721084019.790325
[07/15 18:53:39     77s] 
[07/15 18:53:39     77s] *** Starting Core Fixing (fixHold) cpu=0:00:01.8 real=0:00:01.0 totSessionCpu=0:01:17 mem=2266.2M density=60.553% ***
[07/15 18:53:39     77s] Optimizer Target Slack 0.000 StdDelay is 0.04430  
[07/15 18:53:39     77s] ### Creating RouteCongInterface, started
[07/15 18:53:39     77s] 
[07/15 18:53:39     77s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.7956} 
[07/15 18:53:39     77s] 
[07/15 18:53:39     77s] #optDebug: {0, 0.900}
[07/15 18:53:39     77s] ### Creating RouteCongInterface, finished

------------------------------------------------------------------
     Phase Initial Timing Summary
------------------------------------------------------------------

Setup views included:
 slow_functional_mode 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.081  |  6.358  |  0.081  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   772   |   291   |   481   |
+--------------------+---------+---------+---------+

Density: 60.553%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
[07/15 18:53:39     77s] *info: Hold Batch Commit is enabled
[07/15 18:53:39     77s] *info: Levelized Batch Commit is enabled
[07/15 18:53:39     77s] 
[07/15 18:53:39     77s] Phase I ......
[07/15 18:53:39     77s] Executing transform: ECO Safe Resize
[07/15 18:53:39     77s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[07/15 18:53:39     77s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
[07/15 18:53:39     77s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[07/15 18:53:39     77s] Worst hold path end point:
[07/15 18:53:39     77s]   spi1_Rx_data_temp_reg[0]/D
[07/15 18:53:39     77s]     net: SPI_MOSI (nrTerm=2)
[07/15 18:53:39     77s] |   0|  -2.213|  -216.45|     440|          0|       0(     0)|   60.55%|   0:00:00.0|  2266.2M|
[07/15 18:53:39     77s] Worst hold path end point:
[07/15 18:53:39     77s]   spi1_Rx_data_temp_reg[0]/D
[07/15 18:53:39     77s]     net: SPI_MOSI (nrTerm=2)
[07/15 18:53:39     77s] |   1|  -2.213|  -216.45|     440|          0|       0(     0)|   60.55%|   0:00:00.0|  2266.2M|
[07/15 18:53:39     77s] 
[07/15 18:53:39     77s] Capturing REF for hold ...
[07/15 18:53:39     77s]    Hold Timing Snapshot: (REF)
[07/15 18:53:39     77s]              All PG WNS: -2.213
[07/15 18:53:39     77s]              All PG TNS: -216.454
[07/15 18:53:39     77s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[07/15 18:53:39     77s] Executing transform: AddBuffer + LegalResize
[07/15 18:53:39     77s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[07/15 18:53:39     77s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
[07/15 18:53:39     77s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[07/15 18:53:39     77s] Worst hold path end point:
[07/15 18:53:39     77s]   spi1_Rx_data_temp_reg[0]/D
[07/15 18:53:39     77s]     net: SPI_MOSI (nrTerm=2)
[07/15 18:53:39     77s] |   0|  -2.213|  -216.45|     440|          0|       0(     0)|   60.55%|   0:00:00.0|  2266.2M|
[07/15 18:53:40     78s] Worst hold path end point:
[07/15 18:53:40     78s]   npg1_ON_count_reg[5]/RN
[07/15 18:53:40     78s]     net: FE_OFN42_npg1_n_375 (nrTerm=42)
[07/15 18:53:40     78s] |   1|  -1.511|  -142.01|     262|        149|      10(    10)|   64.88%|   0:00:01.0|  2299.9M|
[07/15 18:53:40     78s] Worst hold path end point:
[07/15 18:53:40     78s]   npg1_ON_count_reg[5]/RN
[07/15 18:53:40     78s]     net: FE_OFN42_npg1_n_375 (nrTerm=42)
[07/15 18:53:40     78s] |   2|  -1.313|  -103.04|     159|          3|       0(     0)|   65.03%|   0:00:00.0|  2299.9M|
[07/15 18:53:40     78s] Worst hold path end point:
[07/15 18:53:40     78s]   npg1_ON_count_reg[5]/RN
[07/15 18:53:40     78s]     net: FE_OFN42_npg1_n_375 (nrTerm=42)
[07/15 18:53:40     78s] |   3|  -1.177|   -77.17|     154|          2|       0(     0)|   65.08%|   0:00:00.0|  2299.9M|
[07/15 18:53:40     78s] Worst hold path end point:
[07/15 18:53:40     78s]   npg1_ON_count_reg[5]/RN
[07/15 18:53:40     78s]     net: FE_OFN42_npg1_n_375 (nrTerm=42)
[07/15 18:53:40     78s] |   4|  -1.046|   -54.76|      99|          2|       0(     0)|   65.13%|   0:00:00.0|  2299.9M|
[07/15 18:53:40     78s] Worst hold path end point:
[07/15 18:53:40     78s]   npg1_ON_count_reg[6]/RN
[07/15 18:53:40     78s]     net: FE_PHN278_FE_OFN42_npg1_n_375 (nrTerm=42)
[07/15 18:53:40     78s] |   5|  -0.973|  -100.50|     171|          2|       0(     0)|   65.19%|   0:00:00.0|  2302.9M|
[07/15 18:53:40     78s] Worst hold path end point:
[07/15 18:53:40     78s]   npg1_ON_count_reg[6]/RN
[07/15 18:53:40     78s]     net: FE_PHN278_FE_OFN42_npg1_n_375 (nrTerm=42)
[07/15 18:53:40     78s] |   6|  -0.973|   -39.22|     159|          2|       0(     0)|   65.23%|   0:00:00.0|  2302.9M|
[07/15 18:53:40     78s] Worst hold path end point:
[07/15 18:53:40     78s]   npg1_ON_count_reg[6]/RN
[07/15 18:53:40     78s]     net: FE_PHN278_FE_OFN42_npg1_n_375 (nrTerm=42)
[07/15 18:53:40     78s] |   7|  -0.934|   -23.78|      31|          1|       0(     0)|   65.27%|   0:00:00.0|  2302.9M|
[07/15 18:53:40     78s] Worst hold path end point:
[07/15 18:53:40     78s]   spi1_conf0_meta_reg[31]/RN
[07/15 18:53:40     78s]     net: FE_OFN378_FE_OFN42_npg1_n_375 (nrTerm=58)
[07/15 18:53:40     78s] |   8|  -0.496|   -33.31|      93|          1|       0(     0)|   65.28%|   0:00:00.0|  2302.9M|
[07/15 18:53:41     78s] Worst hold path end point:
[07/15 18:53:41     78s]   spi1_conf0_meta_reg[31]/RN
[07/15 18:53:41     78s]     net: FE_OFN378_FE_OFN42_npg1_n_375 (nrTerm=58)
[07/15 18:53:41     78s] |   9|  -0.388|   -23.39|      89|          1|       0(     0)|   65.30%|   0:00:01.0|  2302.9M|
[07/15 18:53:41     78s] Worst hold path end point:
[07/15 18:53:41     78s]   spi1_conf0_meta_reg[31]/RN
[07/15 18:53:41     78s]     net: FE_OFN378_FE_OFN42_npg1_n_375 (nrTerm=58)
[07/15 18:53:41     78s] |  10|  -0.312|   -16.79|      74|          1|       0(     0)|   65.31%|   0:00:00.0|  2302.9M|
[07/15 18:53:41     78s] Worst hold path end point:
[07/15 18:53:41     78s]   spi1_conf0_meta_reg[31]/RN
[07/15 18:53:41     78s]     net: FE_OFN378_FE_OFN42_npg1_n_375 (nrTerm=58)
[07/15 18:53:41     78s] |  11|  -0.215|    -9.74|      73|          1|       0(     0)|   65.33%|   0:00:00.0|  2302.9M|
[07/15 18:53:41     78s] Worst hold path end point:
[07/15 18:53:41     78s]   spi1_conf0_meta_reg[31]/RN
[07/15 18:53:41     78s]     net: FE_OFN378_FE_OFN42_npg1_n_375 (nrTerm=58)
[07/15 18:53:41     78s] |  12|  -0.105|    -2.74|      39|          1|       0(     0)|   65.34%|   0:00:00.0|  2302.9M|
[07/15 18:53:41     78s] Worst hold path end point:
[07/15 18:53:41     78s]   spi1_conf0_meta_reg[31]/RN
[07/15 18:53:41     78s]     net: FE_OFN378_FE_OFN42_npg1_n_375 (nrTerm=58)
[07/15 18:53:41     78s] |  13|  -0.029|    -0.21|      18|          1|       0(     0)|   65.36%|   0:00:00.0|  2302.9M|
[07/15 18:53:41     78s] Worst hold path end point:
[07/15 18:53:41     78s]   npg1_freq_count_reg[0]/RN
[07/15 18:53:41     78s]     net: FE_OFN378_FE_OFN42_npg1_n_375 (nrTerm=58)
[07/15 18:53:41     78s] |  14|  -0.013|    -0.05|       6|          1|       0(     0)|   65.43%|   0:00:00.0|  2310.9M|
[07/15 18:53:41     78s] Worst hold path end point:
[07/15 18:53:41     78s]   spi1_conf0_meta_reg[2]/RN
[07/15 18:53:41     78s]     net: FE_OFN378_FE_OFN42_npg1_n_375 (nrTerm=57)
[07/15 18:53:41     78s] |  15|  -0.011|    -0.03|       5|          1|       0(     0)|   65.50%|   0:00:00.0|  2310.9M|
[07/15 18:53:41     79s] Worst hold path end point:
[07/15 18:53:41     79s]   spi1_conf0_meta_reg[0]/RN
[07/15 18:53:41     79s]     net: FE_OFN378_FE_OFN42_npg1_n_375 (nrTerm=57)
[07/15 18:53:41     79s] |  16|  -0.011|    -0.04|       7|          1|       0(     0)|   65.52%|   0:00:00.0|  2310.9M|
[07/15 18:53:41     79s] Worst hold path end point:
[07/15 18:53:41     79s]   spi1_conf0_reg[0]/RN
[07/15 18:53:41     79s]     net: FE_OFN378_FE_OFN42_npg1_n_375 (nrTerm=57)
[07/15 18:53:41     79s] |  17|  -0.013|    -0.05|       9|          1|       0(     0)|   65.54%|   0:00:00.0|  2310.9M|
[07/15 18:53:41     79s] Worst hold path end point:
[07/15 18:53:41     79s]   spi1_conf0_meta_reg[3]/RN
[07/15 18:53:41     79s]     net: FE_OFN378_FE_OFN42_npg1_n_375 (nrTerm=57)
[07/15 18:53:41     79s] |  18|  -0.013|    -0.07|      11|          1|       0(     0)|   65.56%|   0:00:00.0|  2310.9M|
[07/15 18:53:41     79s] Worst hold path end point:
[07/15 18:53:41     79s]   spi1_conf0_reg[3]/RN
[07/15 18:53:41     79s]     net: FE_OFN378_FE_OFN42_npg1_n_375 (nrTerm=57)
[07/15 18:53:41     79s] |  19|  -0.014|    -0.08|      15|          1|       0(     0)|   65.58%|   0:00:00.0|  2310.9M|
[07/15 18:53:41     79s] Worst hold path end point:
[07/15 18:53:41     79s]   npg1_freq_count_reg[1]/RN
[07/15 18:53:41     79s]     net: FE_OFN378_FE_OFN42_npg1_n_375 (nrTerm=57)
[07/15 18:53:41     79s] |  20|  -0.029|    -0.17|      15|          1|       0(     0)|   65.60%|   0:00:00.0|  2310.9M|
[07/15 18:53:42     79s] Worst hold path end point:
[07/15 18:53:42     79s]   npg1_freq_count_reg[2]/RN
[07/15 18:53:42     79s]     net: FE_OFN378_FE_OFN42_npg1_n_375 (nrTerm=57)
[07/15 18:53:42     79s] |  21|  -0.027|    -0.23|      23|          1|       0(     0)|   65.62%|   0:00:01.0|  2310.9M|
[07/15 18:53:42     79s] Worst hold path end point:
[07/15 18:53:42     79s]   spi1_conf0_reg[11]/RN
[07/15 18:53:42     79s]     net: FE_OFN378_FE_OFN42_npg1_n_375 (nrTerm=57)
[07/15 18:53:42     79s] |  22|  -0.023|    -0.30|      23|          1|       0(     0)|   65.65%|   0:00:00.0|  2310.9M|
[07/15 18:53:42     79s] Worst hold path end point:
[07/15 18:53:42     79s]   npg1_freq_count_reg[3]/RN
[07/15 18:53:42     79s]     net: FE_OFN378_FE_OFN42_npg1_n_375 (nrTerm=57)
[07/15 18:53:42     79s] |  23|  -0.034|    -0.39|      26|          1|       0(     0)|   65.67%|   0:00:00.0|  2310.9M|
[07/15 18:53:42     80s] Worst hold path end point:
[07/15 18:53:42     80s]   npg1_freq_count_reg[3]/RN
[07/15 18:53:42     80s]     net: FE_OFN378_FE_OFN42_npg1_n_375 (nrTerm=57)
[07/15 18:53:42     80s] |  24|  -0.032|    -0.30|      25|          1|       0(     0)|   65.70%|   0:00:00.0|  2310.9M|
[07/15 18:53:42     80s] Worst hold path end point:
[07/15 18:53:42     80s]   npg1_freq_count_reg[7]/RN
[07/15 18:53:42     80s]     net: FE_OFN378_FE_OFN42_npg1_n_375 (nrTerm=57)
[07/15 18:53:42     80s] |  25|  -0.028|    -0.34|      24|          1|       0(     0)|   65.73%|   0:00:00.0|  2310.9M|
[07/15 18:53:42     80s] Worst hold path end point:
[07/15 18:53:42     80s]   npg1_freq_count_reg[8]/RN
[07/15 18:53:42     80s]     net: FE_OFN378_FE_OFN42_npg1_n_375 (nrTerm=57)
[07/15 18:53:42     80s] |  26|  -0.030|    -0.41|      23|          1|       0(     0)|   65.75%|   0:00:00.0|  2310.9M|
[07/15 18:53:43     80s] Worst hold path end point:
[07/15 18:53:43     80s]   spi1_conf0_reg[6]/RN
[07/15 18:53:43     80s]     net: FE_OFN378_FE_OFN42_npg1_n_375 (nrTerm=57)
[07/15 18:53:43     80s] |  27|  -0.028|    -0.47|      22|          1|       0(     0)|   65.77%|   0:00:01.0|  2310.9M|
[07/15 18:53:43     80s] Worst hold path end point:
[07/15 18:53:43     80s]   npg1_DAC_cont_reg[1]/D
[07/15 18:53:43     80s]     net: n_350 (nrTerm=2)
[07/15 18:53:43     80s] |  28|   0.002|     0.00|       0|          1|       0(     0)|   65.86%|   0:00:00.0|  2310.9M|
[07/15 18:53:43     80s] 
[07/15 18:53:43     80s] Capturing REF for hold ...
[07/15 18:53:43     80s]    Hold Timing Snapshot: (REF)
[07/15 18:53:43     80s]              All PG WNS: 0.002
[07/15 18:53:43     80s]              All PG TNS: 0.000
[07/15 18:53:43     80s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[07/15 18:53:43     80s] 
[07/15 18:53:43     80s] *info:    Total 182 cells added for Phase I
[07/15 18:53:43     80s] *info:        in which 0 is ripple commits (0.000%)
[07/15 18:53:43     80s] *info:    Total 10 instances resized for Phase I
[07/15 18:53:43     80s] *info:        in which 10 FF resizing 
[07/15 18:53:43     80s] *info:        in which 0 ripple resizing (0.000%)
[07/15 18:53:43     80s] --------------------------------------------------- 
[07/15 18:53:43     80s]    Hold Timing Summary  - Phase I 
[07/15 18:53:43     80s] --------------------------------------------------- 
[07/15 18:53:43     80s]  Target slack:       0.0000 ns
[07/15 18:53:43     80s]  View: fast_functional_mode 
[07/15 18:53:43     80s]    WNS:       0.0015
[07/15 18:53:43     80s]    TNS:       0.0000
[07/15 18:53:43     80s]    VP :            0
[07/15 18:53:43     80s]    Worst hold path end point: npg1_DAC_cont_reg[1]/D 
[07/15 18:53:43     80s] --------------------------------------------------- 

------------------------------------------------------------------
      Phase I Timing Summary
------------------------------------------------------------------

Setup views included:
 slow_functional_mode 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.081  |  6.358  |  0.081  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   772   |   291   |   481   |
+--------------------+---------+---------+---------+

Density: 65.858%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
[07/15 18:53:43     80s] 
[07/15 18:53:43     80s] *** Finished Core Fixing (fixHold) cpu=0:00:05.1 real=0:00:05.0 totSessionCpu=0:01:21 mem=2320.9M density=65.858% ***
[07/15 18:53:43     80s] 
[07/15 18:53:43     80s] *info:
[07/15 18:53:43     80s] *info: Added a total of 182 cells to fix/reduce hold violation
[07/15 18:53:43     80s] *info:          in which 163 termBuffering
[07/15 18:53:43     80s] *info:          in which 0 dummyBuffering
[07/15 18:53:43     80s] *info:
[07/15 18:53:43     80s] *info: Summary: 
[07/15 18:53:43     80s] *info:           36 cells of type 'BUJI3VX0' (5.0, 	84.735) used
[07/15 18:53:43     80s] *info:            2 cells of type 'BUJI3VX12' (22.0, 	5.018) used
[07/15 18:53:43     80s] *info:            2 cells of type 'BUJI3VX16' (29.0, 	3.719) used
[07/15 18:53:43     80s] *info:            2 cells of type 'BUJI3VX2' (6.0, 	30.366) used
[07/15 18:53:43     80s] *info:           11 cells of type 'BUJI3VX3' (7.0, 	20.195) used
[07/15 18:53:43     80s] *info:            1 cell  of type 'BUJI3VX6' (12.0, 	10.098) used
[07/15 18:53:43     80s] *info:          124 cells of type 'DLY1JI3VX1' (10.0, 	52.383) used
[07/15 18:53:43     80s] *info:            2 cells of type 'DLY2JI3VX1' (13.0, 	56.142) used
[07/15 18:53:43     80s] *info:            2 cells of type 'DLY4JI3VX1' (15.0, 	61.557) used
[07/15 18:53:43     80s] *info:
[07/15 18:53:43     80s] *info: Total 10 instances resized
[07/15 18:53:43     80s] *info:       in which 10 FF resizing
[07/15 18:53:43     80s] *info:
[07/15 18:53:43     80s] 
[07/15 18:53:43     80s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2320.9M, EPOCH TIME: 1721084023.113687
[07/15 18:53:43     80s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1412).
[07/15 18:53:43     80s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:43     80s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:43     80s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:43     80s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.002, MEM:2304.9M, EPOCH TIME: 1721084023.116096
[07/15 18:53:43     80s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2304.9M, EPOCH TIME: 1721084023.116516
[07/15 18:53:43     80s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2304.9M, EPOCH TIME: 1721084023.116597
[07/15 18:53:43     80s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2304.9M, EPOCH TIME: 1721084023.117816
[07/15 18:53:43     80s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:43     80s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:43     80s] 
[07/15 18:53:43     80s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:53:43     80s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.010, REAL:0.009, MEM:2304.9M, EPOCH TIME: 1721084023.126780
[07/15 18:53:43     80s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2304.9M, EPOCH TIME: 1721084023.126832
[07/15 18:53:43     80s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2304.9M, EPOCH TIME: 1721084023.126952
[07/15 18:53:43     80s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2304.9M, EPOCH TIME: 1721084023.127092
[07/15 18:53:43     80s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:2304.9M, EPOCH TIME: 1721084023.127161
[07/15 18:53:43     80s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.010, REAL:0.011, MEM:2304.9M, EPOCH TIME: 1721084023.127237
[07/15 18:53:43     80s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.010, REAL:0.011, MEM:2304.9M, EPOCH TIME: 1721084023.127274
[07/15 18:53:43     80s] TDRefine: refinePlace mode is spiral
[07/15 18:53:43     80s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.6155.14
[07/15 18:53:43     80s] OPERPROF: Starting RefinePlace at level 1, MEM:2304.9M, EPOCH TIME: 1721084023.127329
[07/15 18:53:43     80s] *** Starting refinePlace (0:01:21 mem=2304.9M) ***
[07/15 18:53:43     80s] Total net bbox length = 4.752e+04 (2.602e+04 2.150e+04) (ext = 4.767e+03)
[07/15 18:53:43     80s] 
[07/15 18:53:43     80s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:53:43     80s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/15 18:53:43     80s] (I)      Default pattern map key = aska_dig_default.
[07/15 18:53:43     80s] (I)      Default pattern map key = aska_dig_default.
[07/15 18:53:43     80s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2304.9M, EPOCH TIME: 1721084023.128656
[07/15 18:53:43     80s] Starting refinePlace ...
[07/15 18:53:43     80s] (I)      Default pattern map key = aska_dig_default.
[07/15 18:53:43     80s] One DDP V2 for no tweak run.
[07/15 18:53:43     80s] (I)      Default pattern map key = aska_dig_default.
[07/15 18:53:43     80s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:2304.9M, EPOCH TIME: 1721084023.130828
[07/15 18:53:43     80s] DDP initSite1 nrRow 45 nrJob 45
[07/15 18:53:43     80s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:2304.9M, EPOCH TIME: 1721084023.130892
[07/15 18:53:43     80s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:2304.9M, EPOCH TIME: 1721084023.131086
[07/15 18:53:43     80s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:2304.9M, EPOCH TIME: 1721084023.131158
[07/15 18:53:43     80s] DDP markSite nrRow 45 nrJob 45
[07/15 18:53:43     80s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.000, MEM:2304.9M, EPOCH TIME: 1721084023.131367
[07/15 18:53:43     80s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.010, REAL:0.001, MEM:2304.9M, EPOCH TIME: 1721084023.131439
[07/15 18:53:43     80s]   Spread Effort: high, pre-route mode, useDDP on.
[07/15 18:53:43     80s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2304.9MB) @(0:01:21 - 0:01:21).
[07/15 18:53:43     80s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/15 18:53:43     80s] wireLenOptFixPriorityInst 368 inst fixed
[07/15 18:53:43     80s] 
[07/15 18:53:43     80s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[07/15 18:53:43     80s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7f48abf10ec0.
[07/15 18:53:43     80s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 0 out of 1 thread pools are available.
[07/15 18:53:43     80s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[07/15 18:53:43     80s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[07/15 18:53:43     80s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[07/15 18:53:43     80s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2288.9MB) @(0:01:21 - 0:01:21).
[07/15 18:53:43     80s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/15 18:53:43     80s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2288.9MB
[07/15 18:53:43     80s] Statistics of distance of Instance movement in refine placement:
[07/15 18:53:43     80s]   maximum (X+Y) =         0.00 um
[07/15 18:53:43     80s]   mean    (X+Y) =         0.00 um
[07/15 18:53:43     80s] Summary Report:
[07/15 18:53:43     80s] Instances move: 0 (out of 1401 movable)
[07/15 18:53:43     80s] Instances flipped: 0
[07/15 18:53:43     80s] Mean displacement: 0.00 um
[07/15 18:53:43     80s] Max displacement: 0.00 um 
[07/15 18:53:43     80s] Total instances moved : 0
[07/15 18:53:43     80s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.030, REAL:0.023, MEM:2288.9M, EPOCH TIME: 1721084023.152036
[07/15 18:53:43     80s] Total net bbox length = 4.752e+04 (2.602e+04 2.150e+04) (ext = 4.767e+03)
[07/15 18:53:43     80s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2288.9MB
[07/15 18:53:43     80s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2288.9MB) @(0:01:21 - 0:01:21).
[07/15 18:53:43     80s] *** Finished refinePlace (0:01:21 mem=2288.9M) ***
[07/15 18:53:43     80s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.6155.14
[07/15 18:53:43     80s] OPERPROF: Finished RefinePlace at level 1, CPU:0.030, REAL:0.025, MEM:2288.9M, EPOCH TIME: 1721084023.152472
[07/15 18:53:43     80s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2288.9M, EPOCH TIME: 1721084023.155681
[07/15 18:53:43     80s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1412).
[07/15 18:53:43     80s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:43     80s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:43     80s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:43     80s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.002, MEM:2288.9M, EPOCH TIME: 1721084023.157540
[07/15 18:53:43     80s] *** maximum move = 0.00 um ***
[07/15 18:53:43     80s] *** Finished re-routing un-routed nets (2288.9M) ***
[07/15 18:53:43     80s] OPERPROF: Starting DPlace-Init at level 1, MEM:2288.9M, EPOCH TIME: 1721084023.158013
[07/15 18:53:43     80s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2288.9M, EPOCH TIME: 1721084023.159279
[07/15 18:53:43     80s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:43     80s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:43     80s] 
[07/15 18:53:43     80s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:53:43     80s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:2288.9M, EPOCH TIME: 1721084023.169258
[07/15 18:53:43     80s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2288.9M, EPOCH TIME: 1721084023.169327
[07/15 18:53:43     80s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.001, MEM:2304.9M, EPOCH TIME: 1721084023.169838
[07/15 18:53:43     80s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2304.9M, EPOCH TIME: 1721084023.169992
[07/15 18:53:43     80s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:2304.9M, EPOCH TIME: 1721084023.170072
[07/15 18:53:43     80s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.012, MEM:2304.9M, EPOCH TIME: 1721084023.170150
[07/15 18:53:43     80s] 
[07/15 18:53:43     80s] *** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=2304.9M) ***

------------------------------------------------------------------
     After refinePlace Timing Summary
------------------------------------------------------------------

Setup views included:
 slow_functional_mode 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.081  |  6.358  |  0.081  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   772   |   291   |   481   |
+--------------------+---------+---------+---------+

Density: 65.858%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
[07/15 18:53:43     80s] *** Finish Post CTS Hold Fixing (cpu=0:00:05.1 real=0:00:05.0 totSessionCpu=0:01:21 mem=2314.9M density=65.858%) ***
[07/15 18:53:43     80s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.6155.25
[07/15 18:53:43     80s] **INFO: total 567 insts, 621 nets marked don't touch
[07/15 18:53:43     80s] **INFO: total 567 insts, 621 nets marked don't touch DB property
[07/15 18:53:43     80s] **INFO: total 567 insts, 621 nets unmarked don't touch
[07/15 18:53:43     80s] 
[07/15 18:53:43     80s] Deleting 0 temporary hard placement blockage(s).
[07/15 18:53:43     80s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2295.8M, EPOCH TIME: 1721084023.192326
[07/15 18:53:43     80s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 18:53:43     80s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:43     80s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:43     80s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:43     80s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.002, MEM:2225.8M, EPOCH TIME: 1721084023.194705
[07/15 18:53:43     80s] TotalInstCnt at PhyDesignMc Destruction: 1412
[07/15 18:53:43     80s] *** HoldOpt #1 [finish] (optDesign #2) : cpu/real = 0:00:03.5/0:00:03.5 (1.0), totSession cpu/real = 0:01:20.8/0:10:40.0 (0.1), mem = 2225.8M
[07/15 18:53:43     80s] 
[07/15 18:53:43     80s] =============================================================================================
[07/15 18:53:43     80s]  Step TAT Report : HoldOpt #1 / optDesign #2                                    21.18-s099_1
[07/15 18:53:43     80s] =============================================================================================
[07/15 18:53:43     80s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/15 18:53:43     80s] ---------------------------------------------------------------------------------------------
[07/15 18:53:43     80s] [ OptSummaryReport       ]      3   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.7
[07/15 18:53:43     80s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:53:43     80s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:53:43     80s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    2.0
[07/15 18:53:43     80s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:53:43     80s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:53:43     80s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    1.0
[07/15 18:53:43     80s] [ OptimizationStep       ]      2   0:00:00.0  (   0.1 % )     0:00:03.3 /  0:00:03.2    1.0
[07/15 18:53:43     80s] [ OptSingleIteration     ]     31   0:00:00.0  (   0.7 % )     0:00:03.3 /  0:00:03.2    1.0
[07/15 18:53:43     80s] [ OptGetWeight           ]     29   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:53:43     80s] [ OptEval                ]     29   0:00:02.1  (  60.1 % )     0:00:02.1 /  0:00:02.1    1.0
[07/15 18:53:43     80s] [ OptCommit              ]     29   0:00:00.1  (   1.7 % )     0:00:01.1 /  0:00:01.1    1.0
[07/15 18:53:43     80s] [ PostCommitDelayUpdate  ]     35   0:00:00.0  (   1.0 % )     0:00:00.4 /  0:00:00.4    1.0
[07/15 18:53:43     80s] [ IncrDelayCalc          ]    119   0:00:00.4  (  10.9 % )     0:00:00.4 /  0:00:00.4    1.0
[07/15 18:53:43     80s] [ HoldReEval             ]     34   0:00:00.4  (  10.7 % )     0:00:00.4 /  0:00:00.4    1.0
[07/15 18:53:43     80s] [ HoldDelayCalc          ]      4   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.5
[07/15 18:53:43     80s] [ HoldRefreshTiming      ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:53:43     80s] [ HoldValidateSetup      ]      4   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:53:43     80s] [ HoldValidateHold       ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:53:43     80s] [ HoldCollectNode        ]     32   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.1    1.9
[07/15 18:53:43     80s] [ HoldSortNodeList       ]     31   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:53:43     80s] [ HoldBottleneckCount    ]     30   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.8
[07/15 18:53:43     80s] [ HoldCacheNodeWeight    ]     29   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:53:43     80s] [ HoldBuildSlackGraph    ]     29   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:53:43     80s] [ HoldDBCommit           ]     42   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    0.7
[07/15 18:53:43     80s] [ HoldTimerCalcSummary   ]     31   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:53:43     80s] [ RefinePlace            ]      1   0:00:00.1  (   1.8 % )     0:00:00.1 /  0:00:00.1    0.9
[07/15 18:53:43     80s] [ TimingUpdate           ]      7   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:53:43     80s] [ TimingReport           ]      3   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    0.7
[07/15 18:53:43     80s] [ IncrTimingUpdate       ]     64   0:00:00.1  (   4.3 % )     0:00:00.1 /  0:00:00.2    1.1
[07/15 18:53:43     80s] [ MISC                   ]          0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    1.0
[07/15 18:53:43     80s] ---------------------------------------------------------------------------------------------
[07/15 18:53:43     80s]  HoldOpt #1 TOTAL                   0:00:03.5  ( 100.0 % )     0:00:03.5 /  0:00:03.5    1.0
[07/15 18:53:43     80s] ---------------------------------------------------------------------------------------------
[07/15 18:53:43     80s] 
[07/15 18:53:43     80s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2225.8M, EPOCH TIME: 1721084023.196517
[07/15 18:53:43     80s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:43     80s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:43     80s] 
[07/15 18:53:43     80s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:53:43     80s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.009, MEM:2225.8M, EPOCH TIME: 1721084023.205411
[07/15 18:53:43     80s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 18:53:43     80s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:43     80s] *** Steiner Routed Nets: 23.306%; Threshold: 100; Threshold for Hold: 100
[07/15 18:53:43     80s] ### Creating LA Mngr. totSessionCpu=0:01:21 mem=2225.8M
[07/15 18:53:43     80s] ### Creating LA Mngr, finished. totSessionCpu=0:01:21 mem=2225.8M
[07/15 18:53:43     80s] Re-routed 0 nets
[07/15 18:53:43     80s] GigaOpt_HOLD: Recover setup timing after hold fixing
[07/15 18:53:43     80s] 
[07/15 18:53:43     80s] TimeStamp Deleting Cell Server Begin ...
[07/15 18:53:43     80s] Deleting Lib Analyzer.
[07/15 18:53:43     80s] 
[07/15 18:53:43     80s] TimeStamp Deleting Cell Server End ...
[07/15 18:53:43     80s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[07/15 18:53:43     80s] 
[07/15 18:53:43     80s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[07/15 18:53:43     80s] Summary for sequential cells identification: 
[07/15 18:53:43     80s]   Identified SBFF number: 33
[07/15 18:53:43     80s]   Identified MBFF number: 0
[07/15 18:53:43     80s]   Identified SB Latch number: 0
[07/15 18:53:43     80s]   Identified MB Latch number: 0
[07/15 18:53:43     80s]   Not identified SBFF number: 0
[07/15 18:53:43     80s]   Not identified MBFF number: 0
[07/15 18:53:43     80s]   Not identified SB Latch number: 0
[07/15 18:53:43     80s]   Not identified MB Latch number: 0
[07/15 18:53:43     80s]   Number of sequential cells which are not FFs: 43
[07/15 18:53:43     80s]  Visiting view : slow_functional_mode
[07/15 18:53:43     80s]    : PowerDomain = none : Weighted F : unweighted  = 91.00 (1.000) with rcCorner = 0
[07/15 18:53:43     80s]    : PowerDomain = none : Weighted F : unweighted  = 84.30 (1.000) with rcCorner = -1
[07/15 18:53:43     80s]  Visiting view : fast_functional_mode
[07/15 18:53:43     80s]    : PowerDomain = none : Weighted F : unweighted  = 44.30 (1.000) with rcCorner = 1
[07/15 18:53:43     80s]    : PowerDomain = none : Weighted F : unweighted  = 41.60 (1.000) with rcCorner = -1
[07/15 18:53:43     80s] TLC MultiMap info (StdDelay):
[07/15 18:53:43     80s]   : fast_corner + fast_liberty + 0 + no RcCorner := 41.6ps
[07/15 18:53:43     80s]   : fast_corner + fast_liberty + 0 + min_rc := 44.3ps
[07/15 18:53:43     80s]   : slow_corner + slow_liberty + 0 + no RcCorner := 84.3ps
[07/15 18:53:43     80s]   : slow_corner + slow_liberty + 0 + max_rc := 91ps
[07/15 18:53:43     80s]  Setting StdDelay to: 91ps
[07/15 18:53:43     80s] 
[07/15 18:53:43     80s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[07/15 18:53:43     80s] 
[07/15 18:53:43     80s] TimeStamp Deleting Cell Server Begin ...
[07/15 18:53:43     80s] 
[07/15 18:53:43     80s] TimeStamp Deleting Cell Server End ...
[07/15 18:53:43     80s] GigaOpt_HOLD: max_tran 0 => 0, max_cap 0 => 0 (threshold 10) - Skip drv recovery
[07/15 18:53:43     80s] OPTC: user 20.0
[07/15 18:53:43     80s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[07/15 18:53:43     80s] 
[07/15 18:53:43     80s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[07/15 18:53:43     80s] Summary for sequential cells identification: 
[07/15 18:53:43     80s]   Identified SBFF number: 33
[07/15 18:53:43     80s]   Identified MBFF number: 0
[07/15 18:53:43     80s]   Identified SB Latch number: 0
[07/15 18:53:43     80s]   Identified MB Latch number: 0
[07/15 18:53:43     80s]   Not identified SBFF number: 0
[07/15 18:53:43     80s]   Not identified MBFF number: 0
[07/15 18:53:43     80s]   Not identified SB Latch number: 0
[07/15 18:53:43     80s]   Not identified MB Latch number: 0
[07/15 18:53:43     80s]   Number of sequential cells which are not FFs: 43
[07/15 18:53:43     80s]  Visiting view : slow_functional_mode
[07/15 18:53:43     80s]    : PowerDomain = none : Weighted F : unweighted  = 91.00 (1.000) with rcCorner = 0
[07/15 18:53:43     80s]    : PowerDomain = none : Weighted F : unweighted  = 84.30 (1.000) with rcCorner = -1
[07/15 18:53:43     80s]  Visiting view : fast_functional_mode
[07/15 18:53:43     80s]    : PowerDomain = none : Weighted F : unweighted  = 44.30 (1.000) with rcCorner = 1
[07/15 18:53:43     80s]    : PowerDomain = none : Weighted F : unweighted  = 41.60 (1.000) with rcCorner = -1
[07/15 18:53:43     80s] TLC MultiMap info (StdDelay):
[07/15 18:53:43     80s]   : fast_corner + fast_liberty + 0 + no RcCorner := 41.6ps
[07/15 18:53:43     80s]   : fast_corner + fast_liberty + 0 + min_rc := 44.3ps
[07/15 18:53:43     80s]   : slow_corner + slow_liberty + 0 + no RcCorner := 84.3ps
[07/15 18:53:43     80s]   : slow_corner + slow_liberty + 0 + max_rc := 91ps
[07/15 18:53:43     80s]  Setting StdDelay to: 91ps
[07/15 18:53:43     80s] 
[07/15 18:53:43     80s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[07/15 18:53:43     80s] GigaOpt: WNS changes after routing: 0.000 -> 0.000 (bump = 0.0)
[07/15 18:53:43     80s] GigaOpt: WNS bump threshold: 0.0455
[07/15 18:53:43     80s] GigaOpt: Skipping postEco optimization
[07/15 18:53:43     80s] GigaOpt: WNS changes after postEco optimization: 0.000 -> 0.000 (bump = 0.0)
[07/15 18:53:43     80s] GigaOpt: Skipping nonLegal postEco optimization
[07/15 18:53:43     80s] 
[07/15 18:53:43     80s] Active setup views:
[07/15 18:53:43     80s]  slow_functional_mode
[07/15 18:53:43     80s]   Dominating endpoints: 0
[07/15 18:53:43     80s]   Dominating TNS: -0.000
[07/15 18:53:43     80s] 
[07/15 18:53:43     80s] OPTC: user 20.0
[07/15 18:53:43     80s] OPTC: user 20.0
[07/15 18:53:43     80s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2263.95 MB )
[07/15 18:53:43     80s] (I)      ============================ Layers =============================
[07/15 18:53:43     80s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 18:53:43     80s] (I)      | DB# |  ID |                 Name |      Type | #Masks | Extra |
[07/15 18:53:43     80s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 18:53:43     80s] (I)      |  33 |   0 |                 CONT |       cut |      1 |       |
[07/15 18:53:43     80s] (I)      |   1 |   1 |                 MET1 |      wire |      1 |       |
[07/15 18:53:43     80s] (I)      |  34 |   1 |                 VIA1 |       cut |      1 |       |
[07/15 18:53:43     80s] (I)      |   2 |   2 |                 MET2 |      wire |      1 |       |
[07/15 18:53:43     80s] (I)      |  35 |   2 |                 VIA2 |       cut |      1 |       |
[07/15 18:53:43     80s] (I)      |   3 |   3 |                 MET3 |      wire |      1 |       |
[07/15 18:53:43     80s] (I)      |  36 |   3 |                 VIA3 |       cut |      1 |       |
[07/15 18:53:43     80s] (I)      |   4 |   4 |                 MET4 |      wire |      1 |       |
[07/15 18:53:43     80s] (I)      |  37 |   4 |                VIATP |       cut |      1 |       |
[07/15 18:53:43     80s] (I)      |   5 |   5 |                METTP |      wire |      1 |       |
[07/15 18:53:43     80s] (I)      |  38 |   5 |               VIATPL |       cut |      1 |       |
[07/15 18:53:43     80s] (I)      |   6 |   6 |               METTPL |      wire |      1 |       |
[07/15 18:53:43     80s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 18:53:43     80s] (I)      |  64 |  64 |              OVERLAP |   overlap |        |       |
[07/15 18:53:43     80s] (I)      |  65 |  65 |                 PIMP |   implant |        |       |
[07/15 18:53:43     80s] (I)      |  66 |  66 |                 NIMP |   implant |        |       |
[07/15 18:53:43     80s] (I)      |  67 |  67 |                NWELL |     other |        |    MS |
[07/15 18:53:43     80s] (I)      |  68 |  68 |                 DIFF | diffusion |        |    MS |
[07/15 18:53:43     80s] (I)      |   0 |   0 |                POLY1 |     other |        |    MS |
[07/15 18:53:43     80s] (I)      |  69 |  69 |               LOCKED |     other |        |       |
[07/15 18:53:43     80s] (I)      |  70 |  70 |              LOCKED1 |     other |        |       |
[07/15 18:53:43     80s] (I)      |  71 |  71 |              LOCKED2 |     other |        |       |
[07/15 18:53:43     80s] (I)      |  72 |  72 |              LOCKED3 |     other |        |       |
[07/15 18:53:43     80s] (I)      |  73 |  73 |              LOCKED4 |     other |        |       |
[07/15 18:53:43     80s] (I)      |  74 |  74 |                   MV |     other |        |    MS |
[07/15 18:53:43     80s] (I)      |  75 |  75 |                PWELL |     other |        |    MS |
[07/15 18:53:43     80s] (I)      |  76 |  76 |                  PAD |     other |        |    MS |
[07/15 18:53:43     80s] (I)      |  77 |  77 |                 VIA4 |     other |        |    MS |
[07/15 18:53:43     80s] (I)      |  78 |  78 |                 SBLK |     other |        |    MS |
[07/15 18:53:43     80s] (I)      |  79 |  79 |                NOPIM |     other |        |    MS |
[07/15 18:53:43     80s] (I)      |  80 |  80 |                 CAPM |     other |        |    MS |
[07/15 18:53:43     80s] (I)      |  81 |  81 |                 MET5 |     other |        |    MS |
[07/15 18:53:43     80s] (I)      |  82 |  82 |                  LDP |     other |        |    MS |
[07/15 18:53:43     80s] (I)      |  83 |  83 |                NODRC |     other |        |    MS |
[07/15 18:53:43     80s] (I)      |  84 |  84 |               DIODEF |     other |        |    MS |
[07/15 18:53:43     80s] (I)      |  85 |  85 |                  ESD |     other |        |    MS |
[07/15 18:53:43     80s] (I)      |  86 |  86 |                  LDN |     other |        |    MS |
[07/15 18:53:43     80s] (I)      |  87 |  87 |                   CF |     other |        |    MS |
[07/15 18:53:43     80s] (I)      |  88 |  88 |                 HRES |     other |        |    MS |
[07/15 18:53:43     80s] (I)      |  89 |  89 |                  ALN |     other |        |    MS |
[07/15 18:53:43     80s] (I)      |  90 |  90 |               DNWELL |     other |        |    MS |
[07/15 18:53:43     80s] (I)      |  91 |  91 |                 IOID |     other |        |    MS |
[07/15 18:53:43     80s] (I)      |  92 |  92 |                 MRES |     other |        |    MS |
[07/15 18:53:43     80s] (I)      |  93 |  93 |                  NW1 |     other |        |    MS |
[07/15 18:53:43     80s] (I)      |  94 |  94 |                  PW1 |     other |        |    MS |
[07/15 18:53:43     80s] (I)      |  95 |  95 |                  NW2 |     other |        |    MS |
[07/15 18:53:43     80s] (I)      |  96 |  96 |                  PW2 |     other |        |    MS |
[07/15 18:53:43     80s] (I)      |  97 |  97 |               BLKALL |     other |        |    MS |
[07/15 18:53:43     80s] (I)      |  98 |  98 |               BIPDEF |     other |        |    MS |
[07/15 18:53:43     80s] (I)      |  99 |  99 |                 NIFE |     other |        |    MS |
[07/15 18:53:43     80s] (I)      | 100 | 100 |               SUBCUT |     other |        |    MS |
[07/15 18:53:43     80s] (I)      | 101 | 101 |               FAMARK |     other |        |    MS |
[07/15 18:53:43     80s] (I)      | 102 | 102 |               RESDEF |     other |        |    MS |
[07/15 18:53:43     80s] (I)      | 103 | 103 |               CAPDEF |     other |        |    MS |
[07/15 18:53:43     80s] (I)      | 104 | 104 |               INDDEF |     other |        |    MS |
[07/15 18:53:43     80s] (I)      | 105 | 105 |                  RAC |     other |        |    MS |
[07/15 18:53:43     80s] (I)      | 106 | 106 |                XFLAY |     other |        |    MS |
[07/15 18:53:43     80s] (I)      | 107 | 107 |                HVGOX |     other |        |    MS |
[07/15 18:53:43     80s] (I)      | 108 | 108 |              HVPWELL |     other |        |    MS |
[07/15 18:53:43     80s] (I)      | 109 | 109 |              HVNWELL |     other |        |    MS |
[07/15 18:53:43     80s] (I)      | 110 | 110 |                  SOI |     other |        |    MS |
[07/15 18:53:43     80s] (I)      | 111 | 111 |                  PDD |     other |        |    MS |
[07/15 18:53:43     80s] (I)      | 112 | 112 |                  SCI |     other |        |    MS |
[07/15 18:53:43     80s] (I)      | 113 | 113 |                  SSD |     other |        |    MS |
[07/15 18:53:43     80s] (I)      | 114 | 114 |                 DEPL |     other |        |    MS |
[07/15 18:53:43     80s] (I)      | 115 | 115 |                  LPM |     other |        |    MS |
[07/15 18:53:43     80s] (I)      | 116 | 116 |                  LNM |     other |        |    MS |
[07/15 18:53:43     80s] (I)      | 117 | 117 |                ISOPW |     other |        |    MS |
[07/15 18:53:43     80s] (I)      | 118 | 118 |                  SOC |     other |        |    MS |
[07/15 18:53:43     80s] (I)      | 119 | 119 |                 DMOS |     other |        |    MS |
[07/15 18:53:43     80s] (I)      | 120 | 120 |               DEVLBL |     other |        |    MS |
[07/15 18:53:43     80s] (I)      | 121 | 121 |             DNWELLMV |     other |        |    MS |
[07/15 18:53:43     80s] (I)      | 122 | 122 |                PWBLK |     other |        |    MS |
[07/15 18:53:43     80s] (I)      | 123 | 123 |               PHODEF |     other |        |    MS |
[07/15 18:53:43     80s] (I)      | 124 | 124 |                  LNO |     other |        |    MS |
[07/15 18:53:43     80s] (I)      | 125 | 125 |                 VIA5 |     other |        |    MS |
[07/15 18:53:43     80s] (I)      | 126 | 126 |                 MET6 |     other |        |    MS |
[07/15 18:53:43     80s] (I)      | 127 | 127 |               HVDEPL |     other |        |    MS |
[07/15 18:53:43     80s] (I)      | 128 | 128 |              CAPM23F |     other |        |    MS |
[07/15 18:53:43     80s] (I)      | 129 | 129 |             CAPMH23F |     other |        |    MS |
[07/15 18:53:43     80s] (I)      | 130 | 130 |              CAPM34F |     other |        |    MS |
[07/15 18:53:43     80s] (I)      | 131 | 131 |             CAPMH34F |     other |        |    MS |
[07/15 18:53:43     80s] (I)      | 132 | 132 |              CAPM45F |     other |        |    MS |
[07/15 18:53:43     80s] (I)      | 133 | 133 |             CAPMH45F |     other |        |    MS |
[07/15 18:53:43     80s] (I)      | 134 | 134 |              CAPM56F |     other |        |    MS |
[07/15 18:53:43     80s] (I)      | 135 | 135 |             CAPMH56F |     other |        |    MS |
[07/15 18:53:43     80s] (I)      | 136 | 136 |                CAPM2 |     other |        |    MS |
[07/15 18:53:43     80s] (I)      | 137 | 137 |                CAPM3 |     other |        |    MS |
[07/15 18:53:43     80s] (I)      | 138 | 138 |                  DNC |     other |        |    MS |
[07/15 18:53:43     80s] (I)      | 139 | 139 |                  DPC |     other |        |    MS |
[07/15 18:53:43     80s] (I)      | 140 | 140 |                LNDEV |     other |        |    MS |
[07/15 18:53:43     80s] (I)      | 141 | 141 |                  HNW |     other |        |    MS |
[07/15 18:53:43     80s] (I)      | 142 | 142 |                  NDF |     other |        |    MS |
[07/15 18:53:43     80s] (I)      | 143 | 143 |                  PDF |     other |        |    MS |
[07/15 18:53:43     80s] (I)      | 144 | 144 |                  DTI |     other |        |    MS |
[07/15 18:53:43     80s] (I)      | 145 | 145 |                UVWIN |     other |        |    MS |
[07/15 18:53:43     80s] (I)      | 146 | 146 |               ANODOP |     other |        |    MS |
[07/15 18:53:43     80s] (I)      | 147 | 147 |               CATDOP |     other |        |    MS |
[07/15 18:53:43     80s] (I)      | 148 | 148 |                  AML |     other |        |    MS |
[07/15 18:53:43     80s] (I)      | 149 | 149 |                BNIMP |     other |        |    MS |
[07/15 18:53:43     80s] (I)      | 150 | 150 |                  LPW |     other |        |    MS |
[07/15 18:53:43     80s] (I)      | 151 | 151 |                  LNW |     other |        |    MS |
[07/15 18:53:43     80s] (I)      | 152 | 152 |                   BP |     other |        |    MS |
[07/15 18:53:43     80s] (I)      | 153 | 153 |                CAPMH |     other |        |    MS |
[07/15 18:53:43     80s] (I)      | 154 | 154 |               CAPMH2 |     other |        |    MS |
[07/15 18:53:43     80s] (I)      | 155 | 155 |               CAPMH3 |     other |        |    MS |
[07/15 18:53:43     80s] (I)      | 156 | 156 |               LDDBLK |     other |        |    MS |
[07/15 18:53:43     80s] (I)      | 157 | 157 |                  STI |     other |        |    MS |
[07/15 18:53:43     80s] (I)      | 158 | 158 |                  LVT |     other |        |    MS |
[07/15 18:53:43     80s] (I)      | 159 | 159 |               NWELL3 |     other |        |    MS |
[07/15 18:53:43     80s] (I)      | 160 | 160 |               PWELL3 |     other |        |    MS |
[07/15 18:53:43     80s] (I)      | 161 | 161 |                ngate |     other |        |    MS |
[07/15 18:53:43     80s] (I)      | 162 | 162 |                pgate |     other |        |    MS |
[07/15 18:53:43     80s] (I)      | 163 | 163 |                  sub |     other |        |    MS |
[07/15 18:53:43     80s] (I)      | 164 | 164 |              polyres |     other |        |    MS |
[07/15 18:53:43     80s] (I)      | 165 | 165 |               allres |     other |        |    MS |
[07/15 18:53:43     80s] (I)      | 166 | 166 |                  nsd |     other |        |    MS |
[07/15 18:53:43     80s] (I)      | 167 | 167 |                  psd |     other |        |    MS |
[07/15 18:53:43     80s] (I)      | 168 | 168 |               SUBEXT |     other |        |    MS |
[07/15 18:53:43     80s] (I)      | 169 | 169 |               SUBDEV |     other |        |    MS |
[07/15 18:53:43     80s] (I)      | 170 | 170 |                NGIMP |     other |        |    MS |
[07/15 18:53:43     80s] (I)      | 171 | 171 |                  ULN |     other |        |    MS |
[07/15 18:53:43     80s] (I)      | 172 | 172 |                 PPLN |     other |        |    MS |
[07/15 18:53:43     80s] (I)      | 173 | 173 |                 NNLN |     other |        |    MS |
[07/15 18:53:43     80s] (I)      | 174 | 174 |                 NWLN |     other |        |    MS |
[07/15 18:53:43     80s] (I)      | 175 | 175 |                 PWLN |     other |        |    MS |
[07/15 18:53:43     80s] (I)      | 176 | 176 |               NWELL5 |     other |        |    MS |
[07/15 18:53:43     80s] (I)      | 177 | 177 |               PWELL5 |     other |        |    MS |
[07/15 18:53:43     80s] (I)      | 178 | 178 |                  SVT |     other |        |    MS |
[07/15 18:53:43     80s] (I)      | 179 | 179 |               CORNER |     other |        |    MS |
[07/15 18:53:43     80s] (I)      | 180 | 180 |               PIMIDE |     other |        |    MS |
[07/15 18:53:43     80s] (I)      | 181 | 181 |                 EMIR |     other |        |    MS |
[07/15 18:53:43     80s] (I)      | 182 | 182 |             DONOTUSE |     other |        |    MS |
[07/15 18:53:43     80s] (I)      | 183 | 183 |          LOCKED_slot |     other |        |       |
[07/15 18:53:43     80s] (I)      | 184 | 184 |         LOCKED1_slot |     other |        |       |
[07/15 18:53:43     80s] (I)      | 185 | 185 |         LOCKED2_slot |     other |        |       |
[07/15 18:53:43     80s] (I)      | 186 | 186 |         LOCKED3_slot |     other |        |       |
[07/15 18:53:43     80s] (I)      | 187 | 187 |         LOCKED4_slot |     other |        |       |
[07/15 18:53:43     80s] (I)      | 188 | 188 |           POLY1_slot |     other |        |       |
[07/15 18:53:43     80s] (I)      | 189 | 189 |            MET1_slot |     other |        |       |
[07/15 18:53:43     80s] (I)      | 190 | 190 |            VIA1_slot |     other |        |       |
[07/15 18:53:43     80s] (I)      | 191 | 191 |            MET2_slot |     other |        |       |
[07/15 18:53:43     80s] (I)      | 192 | 192 |            VIA2_slot |     other |        |       |
[07/15 18:53:43     80s] (I)      | 193 | 193 |            MET3_slot |     other |        |       |
[07/15 18:53:43     80s] (I)      | 194 | 194 |            VIA3_slot |     other |        |       |
[07/15 18:53:43     80s] (I)      | 195 | 195 |            MET4_slot |     other |        |       |
[07/15 18:53:43     80s] (I)      | 196 | 196 |           VIATP_slot |     other |        |       |
[07/15 18:53:43     80s] (I)      | 197 | 197 |           METTP_slot |     other |        |       |
[07/15 18:53:43     80s] (I)      | 198 | 198 |          VIATPL_slot |     other |        |       |
[07/15 18:53:43     80s] (I)      | 199 | 199 |          METTPL_slot |     other |        |       |
[07/15 18:53:43     80s] (I)      | 200 | 200 |             Unrouted |     other |        |       |
[07/15 18:53:43     80s] (I)      | 201 | 201 |             Canplace |     other |        |       |
[07/15 18:53:43     80s] (I)      | 202 | 202 |         Cannotoccupy |     other |        |       |
[07/15 18:53:43     80s] (I)      | 203 | 203 |                Group |     other |        |       |
[07/15 18:53:43     80s] (I)      | 204 | 204 |                  Row |     other |        |       |
[07/15 18:53:43     80s] (I)      | 205 | 205 |               marker |     other |        |       |
[07/15 18:53:43     80s] (I)      | 206 | 206 |         changedLayer |     other |        |       |
[07/15 18:53:43     80s] (I)      | 207 | 207 |           designFlow |     other |        |       |
[07/15 18:53:43     80s] (I)      | 208 | 208 |                unset |     other |        |       |
[07/15 18:53:43     80s] (I)      | 209 | 209 |              unknown |     other |        |       |
[07/15 18:53:43     80s] (I)      | 210 | 210 |               supply |     other |        |       |
[07/15 18:53:43     80s] (I)      | 211 | 211 |                spike |     other |        |       |
[07/15 18:53:43     80s] (I)      | 212 | 212 |               resist |     other |        |       |
[07/15 18:53:43     80s] (I)      | 213 | 213 |                  hiz |     other |        |       |
[07/15 18:53:43     80s] (I)      | 214 | 214 |                drive |     other |        |       |
[07/15 18:53:43     80s] (I)      | 215 | 215 |               select |     other |        |       |
[07/15 18:53:43     80s] (I)      | 216 | 216 |               hilite |     other |        |       |
[07/15 18:53:43     80s] (I)      | 217 | 217 |                   y9 |     other |        |       |
[07/15 18:53:43     80s] (I)      | 218 | 218 |                   y8 |     other |        |       |
[07/15 18:53:43     80s] (I)      | 219 | 219 |                   y7 |     other |        |       |
[07/15 18:53:43     80s] (I)      | 220 | 220 |                   y6 |     other |        |       |
[07/15 18:53:43     80s] (I)      | 221 | 221 |                   y5 |     other |        |       |
[07/15 18:53:43     80s] (I)      | 222 | 222 |                   y4 |     other |        |       |
[07/15 18:53:43     80s] (I)      | 223 | 223 |                   y3 |     other |        |       |
[07/15 18:53:43     80s] (I)      | 224 | 224 |                   y2 |     other |        |       |
[07/15 18:53:43     80s] (I)      | 225 | 225 |                   y1 |     other |        |       |
[07/15 18:53:43     80s] (I)      | 226 | 226 |                   y0 |     other |        |       |
[07/15 18:53:43     80s] (I)      | 227 | 227 |              stretch |     other |        |       |
[07/15 18:53:43     80s] (I)      | 228 | 228 |                 snap |     other |        |       |
[07/15 18:53:43     80s] (I)      | 229 | 229 |            edgeLayer |     other |        |       |
[07/15 18:53:43     80s] (I)      | 230 | 230 |                 axis |     other |        |       |
[07/15 18:53:43     80s] (I)      | 231 | 231 |                  pin |     other |        |       |
[07/15 18:53:43     80s] (I)      | 232 | 232 |                 wire |     other |        |       |
[07/15 18:53:43     80s] (I)      | 233 | 233 |               device |     other |        |       |
[07/15 18:53:43     80s] (I)      | 234 | 234 |               border |     other |        |       |
[07/15 18:53:43     80s] (I)      | 235 | 235 |                 text |     other |        |       |
[07/15 18:53:43     80s] (I)      | 236 | 236 |            softFence |     other |        |       |
[07/15 18:53:43     80s] (I)      | 237 | 237 |            hardFence |     other |        |       |
[07/15 18:53:43     80s] (I)      | 238 | 238 |                align |     other |        |       |
[07/15 18:53:43     80s] (I)      | 239 | 239 |           prBoundary |     other |        |       |
[07/15 18:53:43     80s] (I)      | 240 | 240 |             instance |     other |        |       |
[07/15 18:53:43     80s] (I)      | 241 | 241 |             annotate |     other |        |       |
[07/15 18:53:43     80s] (I)      | 242 | 242 |                 grid |     other |        |       |
[07/15 18:53:43     80s] (I)      | 243 | 243 |           background |     other |        |       |
[07/15 18:53:43     80s] (I)      | 244 | 244 |            substrate |     other |        |       |
[07/15 18:53:43     80s] (I)      | 245 | 245 |     solderMaskBottom |     other |        |       |
[07/15 18:53:43     80s] (I)      | 246 | 246 |    beginGenericLayer |     other |        |       |
[07/15 18:53:43     80s] (I)      | 247 | 247 | internalGenericLayer |     other |        |       |
[07/15 18:53:43     80s] (I)      | 248 | 248 |      endGenericLayer |     other |        |       |
[07/15 18:53:43     80s] (I)      | 249 | 249 |        solderMaskTop |     other |        |       |
[07/15 18:53:43     80s] (I)      | 250 | 250 |                drill |     other |        |       |
[07/15 18:53:43     80s] (I)      | 251 | 251 |             wirebond |     other |        |       |
[07/15 18:53:43     80s] (I)      | 252 | 252 |  wirebondFingerGuide |     other |        |       |
[07/15 18:53:43     80s] (I)      | 253 | 253 |     assemblyBoundary |     other |        |       |
[07/15 18:53:43     80s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 18:53:43     80s] (I)      Started Import and model ( Curr Mem: 2263.95 MB )
[07/15 18:53:43     80s] (I)      Default pattern map key = aska_dig_default.
[07/15 18:53:43     80s] (I)      == Non-default Options ==
[07/15 18:53:43     80s] (I)      Build term to term wires                           : false
[07/15 18:53:43     80s] (I)      Maximum routing layer                              : 4
[07/15 18:53:43     80s] (I)      Number of threads                                  : 1
[07/15 18:53:43     80s] (I)      Method to set GCell size                           : row
[07/15 18:53:43     80s] (I)      Counted 402 PG shapes. We will not process PG shapes layer by layer.
[07/15 18:53:43     80s] (I)      Use row-based GCell size
[07/15 18:53:43     80s] (I)      Use row-based GCell align
[07/15 18:53:43     80s] (I)      layer 0 area = 202000
[07/15 18:53:43     80s] (I)      layer 1 area = 202000
[07/15 18:53:43     80s] (I)      layer 2 area = 202000
[07/15 18:53:43     80s] (I)      layer 3 area = 202000
[07/15 18:53:43     80s] (I)      GCell unit size   : 4480
[07/15 18:53:43     80s] (I)      GCell multiplier  : 1
[07/15 18:53:43     80s] (I)      GCell row height  : 4480
[07/15 18:53:43     80s] (I)      Actual row height : 4480
[07/15 18:53:43     80s] (I)      GCell align ref   : 20160 20160
[07/15 18:53:43     80s] [NR-eGR] Track table information for default rule: 
[07/15 18:53:43     80s] [NR-eGR] MET1 has single uniform track structure
[07/15 18:53:43     80s] [NR-eGR] MET2 has single uniform track structure
[07/15 18:53:43     80s] [NR-eGR] MET3 has single uniform track structure
[07/15 18:53:43     80s] [NR-eGR] MET4 has single uniform track structure
[07/15 18:53:43     80s] [NR-eGR] METTP has single uniform track structure
[07/15 18:53:43     80s] [NR-eGR] METTPL has single uniform track structure
[07/15 18:53:43     80s] (I)      ================= Default via =================
[07/15 18:53:43     80s] (I)      +---+--------------------+--------------------+
[07/15 18:53:43     80s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut    |
[07/15 18:53:43     80s] (I)      +---+--------------------+--------------------+
[07/15 18:53:43     80s] (I)      | 1 |    2  VIA1_Y_so    |   19  VIA1_CV1_so  |
[07/15 18:53:43     80s] (I)      | 2 |   38  VIA2_so      |   53  VIA2_CH1_so  |
[07/15 18:53:43     80s] (I)      | 3 |   74  VIA3_so      |   89  VIA3_CH1_so  |
[07/15 18:53:43     80s] (I)      | 4 |  117  VIATPne_Y_so |  125  VIATP_CH1_so |
[07/15 18:53:43     80s] (I)      | 5 |  145  VIATPL_so    |  150  VIATPL_CV_so |
[07/15 18:53:43     80s] (I)      +---+--------------------+--------------------+
[07/15 18:53:43     80s] [NR-eGR] Read 260 PG shapes
[07/15 18:53:43     80s] [NR-eGR] Read 0 clock shapes
[07/15 18:53:43     80s] [NR-eGR] Read 0 other shapes
[07/15 18:53:43     80s] [NR-eGR] #Routing Blockages  : 0
[07/15 18:53:43     80s] [NR-eGR] #Instance Blockages : 0
[07/15 18:53:43     80s] [NR-eGR] #PG Blockages       : 260
[07/15 18:53:43     80s] [NR-eGR] #Halo Blockages     : 0
[07/15 18:53:43     80s] [NR-eGR] #Boundary Blockages : 0
[07/15 18:53:43     80s] [NR-eGR] #Clock Blockages    : 0
[07/15 18:53:43     80s] [NR-eGR] #Other Blockages    : 0
[07/15 18:53:43     80s] (I)      Design has 0 blackboxes considered as all layer blockages.
[07/15 18:53:43     80s] [NR-eGR] Num Prerouted Nets = 13  Num Prerouted Wires = 702
[07/15 18:53:43     80s] [NR-eGR] Read 1446 nets ( ignored 13 )
[07/15 18:53:43     80s] (I)      early_global_route_priority property id does not exist.
[07/15 18:53:43     80s] (I)      Read Num Blocks=260  Num Prerouted Wires=702  Num CS=0
[07/15 18:53:43     80s] (I)      Layer 1 (V) : #blockages 260 : #preroutes 571
[07/15 18:53:43     80s] (I)      Layer 2 (H) : #blockages 0 : #preroutes 127
[07/15 18:53:43     80s] (I)      Layer 3 (V) : #blockages 0 : #preroutes 4
[07/15 18:53:43     80s] (I)      Number of ignored nets                =     13
[07/15 18:53:43     80s] (I)      Number of connected nets              =      0
[07/15 18:53:43     80s] (I)      Number of fixed nets                  =     13.  Ignored: Yes
[07/15 18:53:43     80s] (I)      Number of clock nets                  =     13.  Ignored: No
[07/15 18:53:43     80s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[07/15 18:53:43     80s] (I)      Number of special nets                =      0.  Ignored: Yes
[07/15 18:53:43     80s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[07/15 18:53:43     80s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[07/15 18:53:43     80s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[07/15 18:53:43     80s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[07/15 18:53:43     80s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[07/15 18:53:43     80s] (I)      Ndr track 0 does not exist
[07/15 18:53:43     80s] (I)      ---------------------Grid Graph Info--------------------
[07/15 18:53:43     80s] (I)      Routing area        : (0, 0) - (445200, 241920)
[07/15 18:53:43     80s] (I)      Core area           : (20160, 20160) - (425040, 221760)
[07/15 18:53:43     80s] (I)      Site width          :   560  (dbu)
[07/15 18:53:43     80s] (I)      Row height          :  4480  (dbu)
[07/15 18:53:43     80s] (I)      GCell row height    :  4480  (dbu)
[07/15 18:53:43     80s] (I)      GCell width         :  4480  (dbu)
[07/15 18:53:43     80s] (I)      GCell height        :  4480  (dbu)
[07/15 18:53:43     80s] (I)      Grid                :    99    54     4
[07/15 18:53:43     80s] (I)      Layer numbers       :     1     2     3     4
[07/15 18:53:43     80s] (I)      Vertical capacity   :     0  4480     0  4480
[07/15 18:53:43     80s] (I)      Horizontal capacity :     0     0  4480     0
[07/15 18:53:43     80s] (I)      Default wire width  :   230   280   280   280
[07/15 18:53:43     80s] (I)      Default wire space  :   230   280   280   280
[07/15 18:53:43     80s] (I)      Default wire pitch  :   460   560   560   560
[07/15 18:53:43     80s] (I)      Default pitch size  :   460   560   560   560
[07/15 18:53:43     80s] (I)      First track coord   :   280   280   280   280
[07/15 18:53:43     80s] (I)      Num tracks per GCell:  9.74  8.00  8.00  8.00
[07/15 18:53:43     80s] (I)      Total num of tracks :   432   795   432   795
[07/15 18:53:43     80s] (I)      Num of masks        :     1     1     1     1
[07/15 18:53:43     80s] (I)      Num of trim masks   :     0     0     0     0
[07/15 18:53:43     80s] (I)      --------------------------------------------------------
[07/15 18:53:43     80s] 
[07/15 18:53:43     80s] [NR-eGR] ============ Routing rule table ============
[07/15 18:53:43     80s] [NR-eGR] Rule id: 0  Nets: 1433
[07/15 18:53:43     80s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[07/15 18:53:43     80s] (I)                    Layer    2    3    4 
[07/15 18:53:43     80s] (I)                    Pitch  560  560  560 
[07/15 18:53:43     80s] (I)             #Used tracks    1    1    1 
[07/15 18:53:43     80s] (I)       #Fully used tracks    1    1    1 
[07/15 18:53:43     80s] [NR-eGR] ========================================
[07/15 18:53:43     80s] [NR-eGR] 
[07/15 18:53:43     80s] (I)      =============== Blocked Tracks ===============
[07/15 18:53:43     80s] (I)      +-------+---------+----------+---------------+
[07/15 18:53:43     80s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[07/15 18:53:43     80s] (I)      +-------+---------+----------+---------------+
[07/15 18:53:43     80s] (I)      |     1 |       0 |        0 |         0.00% |
[07/15 18:53:43     80s] (I)      |     2 |   42930 |     6090 |        14.19% |
[07/15 18:53:43     80s] (I)      |     3 |   42768 |        0 |         0.00% |
[07/15 18:53:43     80s] (I)      |     4 |   42930 |        0 |         0.00% |
[07/15 18:53:43     80s] (I)      +-------+---------+----------+---------------+
[07/15 18:53:43     80s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2263.95 MB )
[07/15 18:53:43     80s] (I)      Reset routing kernel
[07/15 18:53:43     80s] (I)      Started Global Routing ( Curr Mem: 2263.95 MB )
[07/15 18:53:43     80s] (I)      totalPins=4858  totalGlobalPin=4723 (97.22%)
[07/15 18:53:43     80s] (I)      total 2D Cap : 122538 = (42768 H, 79770 V)
[07/15 18:53:43     80s] [NR-eGR] Layer group 1: route 1433 net(s) in layer range [2, 4]
[07/15 18:53:43     80s] (I)      
[07/15 18:53:43     80s] (I)      ============  Phase 1a Route ============
[07/15 18:53:43     80s] (I)      Usage: 11029 = (5890 H, 5139 V) = (13.77% H, 6.44% V) = (2.639e+04um H, 2.302e+04um V)
[07/15 18:53:43     80s] (I)      
[07/15 18:53:43     80s] (I)      ============  Phase 1b Route ============
[07/15 18:53:43     80s] (I)      Usage: 11029 = (5890 H, 5139 V) = (13.77% H, 6.44% V) = (2.639e+04um H, 2.302e+04um V)
[07/15 18:53:43     80s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.940992e+04um
[07/15 18:53:43     80s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[07/15 18:53:43     80s] (I)      Congestion threshold : each 60.00, sum 90.00
[07/15 18:53:43     80s] (I)      
[07/15 18:53:43     80s] (I)      ============  Phase 1c Route ============
[07/15 18:53:43     80s] (I)      Usage: 11029 = (5890 H, 5139 V) = (13.77% H, 6.44% V) = (2.639e+04um H, 2.302e+04um V)
[07/15 18:53:43     80s] (I)      
[07/15 18:53:43     80s] (I)      ============  Phase 1d Route ============
[07/15 18:53:43     80s] (I)      Usage: 11029 = (5890 H, 5139 V) = (13.77% H, 6.44% V) = (2.639e+04um H, 2.302e+04um V)
[07/15 18:53:43     80s] (I)      
[07/15 18:53:43     80s] (I)      ============  Phase 1e Route ============
[07/15 18:53:43     80s] (I)      Usage: 11029 = (5890 H, 5139 V) = (13.77% H, 6.44% V) = (2.639e+04um H, 2.302e+04um V)
[07/15 18:53:43     80s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.940992e+04um
[07/15 18:53:43     80s] (I)      
[07/15 18:53:43     80s] (I)      ============  Phase 1l Route ============
[07/15 18:53:43     80s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[07/15 18:53:43     80s] (I)      Layer  2:      36109      7340         2        4016       37960    ( 9.57%) 
[07/15 18:53:43     80s] (I)      Layer  3:      42336      6535         0           0       42336    ( 0.00%) 
[07/15 18:53:43     80s] (I)      Layer  4:      42135       619         0           0       41976    ( 0.00%) 
[07/15 18:53:43     80s] (I)      Total:        120580     14494         2        4016      122272    ( 3.18%) 
[07/15 18:53:43     80s] (I)      
[07/15 18:53:43     80s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[07/15 18:53:43     80s] [NR-eGR]                        OverCon            
[07/15 18:53:43     80s] [NR-eGR]                         #Gcell     %Gcell
[07/15 18:53:43     80s] [NR-eGR]        Layer               (1)    OverCon
[07/15 18:53:43     80s] [NR-eGR] ----------------------------------------------
[07/15 18:53:43     80s] [NR-eGR]    MET1 ( 1)         0( 0.00%)   ( 0.00%) 
[07/15 18:53:43     80s] [NR-eGR]    MET2 ( 2)         2( 0.04%)   ( 0.04%) 
[07/15 18:53:43     80s] [NR-eGR]    MET3 ( 3)         0( 0.00%)   ( 0.00%) 
[07/15 18:53:43     80s] [NR-eGR]    MET4 ( 4)         0( 0.00%)   ( 0.00%) 
[07/15 18:53:43     80s] [NR-eGR] ----------------------------------------------
[07/15 18:53:43     80s] [NR-eGR]        Total         2( 0.01%)   ( 0.01%) 
[07/15 18:53:43     80s] [NR-eGR] 
[07/15 18:53:43     80s] (I)      Finished Global Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2263.95 MB )
[07/15 18:53:43     80s] (I)      total 2D Cap : 122538 = (42768 H, 79770 V)
[07/15 18:53:43     80s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[07/15 18:53:43     80s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2263.95 MB )
[07/15 18:53:43     80s] (I)      ===================================== Runtime Summary =====================================
[07/15 18:53:43     80s] (I)       Step                                        %       Start      Finish      Real       CPU 
[07/15 18:53:43     80s] (I)      -------------------------------------------------------------------------------------------
[07/15 18:53:43     80s] (I)       Early Global Route kernel             100.00%  356.59 sec  356.63 sec  0.03 sec  0.03 sec 
[07/15 18:53:43     80s] (I)       +-Import and model                     25.68%  356.60 sec  356.61 sec  0.01 sec  0.01 sec 
[07/15 18:53:43     80s] (I)       | +-Create place DB                     6.73%  356.60 sec  356.61 sec  0.00 sec  0.00 sec 
[07/15 18:53:43     80s] (I)       | | +-Import place data                 6.45%  356.61 sec  356.61 sec  0.00 sec  0.00 sec 
[07/15 18:53:43     80s] (I)       | | | +-Read instances and placement    1.85%  356.61 sec  356.61 sec  0.00 sec  0.00 sec 
[07/15 18:53:43     80s] (I)       | | | +-Read nets                       4.02%  356.61 sec  356.61 sec  0.00 sec  0.00 sec 
[07/15 18:53:43     80s] (I)       | +-Create route DB                    14.35%  356.61 sec  356.61 sec  0.00 sec  0.01 sec 
[07/15 18:53:43     80s] (I)       | | +-Import route data (1T)           12.93%  356.61 sec  356.61 sec  0.00 sec  0.01 sec 
[07/15 18:53:43     80s] (I)       | | | +-Read blockages ( Layer 2-4 )    2.82%  356.61 sec  356.61 sec  0.00 sec  0.00 sec 
[07/15 18:53:43     80s] (I)       | | | | +-Read routing blockages        0.01%  356.61 sec  356.61 sec  0.00 sec  0.00 sec 
[07/15 18:53:43     80s] (I)       | | | | +-Read instance blockages       0.51%  356.61 sec  356.61 sec  0.00 sec  0.00 sec 
[07/15 18:53:43     80s] (I)       | | | | +-Read PG blockages             0.10%  356.61 sec  356.61 sec  0.00 sec  0.00 sec 
[07/15 18:53:43     80s] (I)       | | | | +-Read clock blockages          0.05%  356.61 sec  356.61 sec  0.00 sec  0.00 sec 
[07/15 18:53:43     80s] (I)       | | | | +-Read other blockages          0.05%  356.61 sec  356.61 sec  0.00 sec  0.00 sec 
[07/15 18:53:43     80s] (I)       | | | | +-Read halo blockages           0.03%  356.61 sec  356.61 sec  0.00 sec  0.00 sec 
[07/15 18:53:43     80s] (I)       | | | | +-Read boundary cut boxes       0.01%  356.61 sec  356.61 sec  0.00 sec  0.00 sec 
[07/15 18:53:43     80s] (I)       | | | +-Read blackboxes                 0.03%  356.61 sec  356.61 sec  0.00 sec  0.00 sec 
[07/15 18:53:43     80s] (I)       | | | +-Read prerouted                  1.77%  356.61 sec  356.61 sec  0.00 sec  0.00 sec 
[07/15 18:53:43     80s] (I)       | | | +-Read unlegalized nets           0.13%  356.61 sec  356.61 sec  0.00 sec  0.00 sec 
[07/15 18:53:43     80s] (I)       | | | +-Read nets                       1.03%  356.61 sec  356.61 sec  0.00 sec  0.00 sec 
[07/15 18:53:43     80s] (I)       | | | +-Set up via pillars              0.02%  356.61 sec  356.61 sec  0.00 sec  0.00 sec 
[07/15 18:53:43     80s] (I)       | | | +-Initialize 3D grid graph        0.06%  356.61 sec  356.61 sec  0.00 sec  0.00 sec 
[07/15 18:53:43     80s] (I)       | | | +-Model blockage capacity         2.03%  356.61 sec  356.61 sec  0.00 sec  0.00 sec 
[07/15 18:53:43     80s] (I)       | | | | +-Initialize 3D capacity        1.60%  356.61 sec  356.61 sec  0.00 sec  0.00 sec 
[07/15 18:53:43     80s] (I)       | +-Read aux data                       0.01%  356.61 sec  356.61 sec  0.00 sec  0.00 sec 
[07/15 18:53:43     80s] (I)       | +-Others data preparation             0.14%  356.61 sec  356.61 sec  0.00 sec  0.00 sec 
[07/15 18:53:43     80s] (I)       | +-Create route kernel                 2.91%  356.61 sec  356.61 sec  0.00 sec  0.00 sec 
[07/15 18:53:43     80s] (I)       +-Global Routing                       34.70%  356.61 sec  356.63 sec  0.01 sec  0.01 sec 
[07/15 18:53:43     80s] (I)       | +-Initialization                      1.14%  356.61 sec  356.61 sec  0.00 sec  0.00 sec 
[07/15 18:53:43     80s] (I)       | +-Net group 1                        31.00%  356.61 sec  356.62 sec  0.01 sec  0.01 sec 
[07/15 18:53:43     80s] (I)       | | +-Generate topology                 2.77%  356.61 sec  356.62 sec  0.00 sec  0.00 sec 
[07/15 18:53:43     80s] (I)       | | +-Phase 1a                          5.80%  356.62 sec  356.62 sec  0.00 sec  0.00 sec 
[07/15 18:53:43     80s] (I)       | | | +-Pattern routing (1T)            4.46%  356.62 sec  356.62 sec  0.00 sec  0.00 sec 
[07/15 18:53:43     80s] (I)       | | | +-Add via demand to 2D            0.61%  356.62 sec  356.62 sec  0.00 sec  0.00 sec 
[07/15 18:53:43     80s] (I)       | | +-Phase 1b                          0.15%  356.62 sec  356.62 sec  0.00 sec  0.00 sec 
[07/15 18:53:43     80s] (I)       | | +-Phase 1c                          0.04%  356.62 sec  356.62 sec  0.00 sec  0.00 sec 
[07/15 18:53:43     80s] (I)       | | +-Phase 1d                          0.04%  356.62 sec  356.62 sec  0.00 sec  0.00 sec 
[07/15 18:53:43     80s] (I)       | | +-Phase 1e                          0.38%  356.62 sec  356.62 sec  0.00 sec  0.00 sec 
[07/15 18:53:43     80s] (I)       | | | +-Route legalization              0.01%  356.62 sec  356.62 sec  0.00 sec  0.00 sec 
[07/15 18:53:43     80s] (I)       | | +-Phase 1l                         18.89%  356.62 sec  356.62 sec  0.01 sec  0.01 sec 
[07/15 18:53:43     80s] (I)       | | | +-Layer assignment (1T)          18.18%  356.62 sec  356.62 sec  0.01 sec  0.01 sec 
[07/15 18:53:43     80s] (I)       | +-Clean cong LA                       0.01%  356.62 sec  356.62 sec  0.00 sec  0.00 sec 
[07/15 18:53:43     80s] (I)       +-Export 3D cong map                    1.35%  356.63 sec  356.63 sec  0.00 sec  0.00 sec 
[07/15 18:53:43     80s] (I)       | +-Export 2D cong map                  0.26%  356.63 sec  356.63 sec  0.00 sec  0.00 sec 
[07/15 18:53:43     80s] (I)      ==================== Summary by functions =====================
[07/15 18:53:43     80s] (I)       Lv  Step                                %      Real       CPU 
[07/15 18:53:43     80s] (I)      ---------------------------------------------------------------
[07/15 18:53:43     80s] (I)        0  Early Global Route kernel     100.00%  0.03 sec  0.03 sec 
[07/15 18:53:43     80s] (I)        1  Global Routing                 34.70%  0.01 sec  0.01 sec 
[07/15 18:53:43     80s] (I)        1  Import and model               25.68%  0.01 sec  0.01 sec 
[07/15 18:53:43     80s] (I)        1  Export 3D cong map              1.35%  0.00 sec  0.00 sec 
[07/15 18:53:43     80s] (I)        2  Net group 1                    31.00%  0.01 sec  0.01 sec 
[07/15 18:53:43     80s] (I)        2  Create route DB                14.35%  0.00 sec  0.01 sec 
[07/15 18:53:43     80s] (I)        2  Create place DB                 6.73%  0.00 sec  0.00 sec 
[07/15 18:53:43     80s] (I)        2  Create route kernel             2.91%  0.00 sec  0.00 sec 
[07/15 18:53:43     80s] (I)        2  Initialization                  1.14%  0.00 sec  0.00 sec 
[07/15 18:53:43     80s] (I)        2  Export 2D cong map              0.26%  0.00 sec  0.00 sec 
[07/15 18:53:43     80s] (I)        2  Others data preparation         0.14%  0.00 sec  0.00 sec 
[07/15 18:53:43     80s] (I)        2  Read aux data                   0.01%  0.00 sec  0.00 sec 
[07/15 18:53:43     80s] (I)        2  Clean cong LA                   0.01%  0.00 sec  0.00 sec 
[07/15 18:53:43     80s] (I)        3  Phase 1l                       18.89%  0.01 sec  0.01 sec 
[07/15 18:53:43     80s] (I)        3  Import route data (1T)         12.93%  0.00 sec  0.01 sec 
[07/15 18:53:43     80s] (I)        3  Import place data               6.45%  0.00 sec  0.00 sec 
[07/15 18:53:43     80s] (I)        3  Phase 1a                        5.80%  0.00 sec  0.00 sec 
[07/15 18:53:43     80s] (I)        3  Generate topology               2.77%  0.00 sec  0.00 sec 
[07/15 18:53:43     80s] (I)        3  Phase 1e                        0.38%  0.00 sec  0.00 sec 
[07/15 18:53:43     80s] (I)        3  Phase 1b                        0.15%  0.00 sec  0.00 sec 
[07/15 18:53:43     80s] (I)        3  Phase 1c                        0.04%  0.00 sec  0.00 sec 
[07/15 18:53:43     80s] (I)        3  Phase 1d                        0.04%  0.00 sec  0.00 sec 
[07/15 18:53:43     80s] (I)        4  Layer assignment (1T)          18.18%  0.01 sec  0.01 sec 
[07/15 18:53:43     80s] (I)        4  Read nets                       5.05%  0.00 sec  0.00 sec 
[07/15 18:53:43     80s] (I)        4  Pattern routing (1T)            4.46%  0.00 sec  0.00 sec 
[07/15 18:53:43     80s] (I)        4  Read blockages ( Layer 2-4 )    2.82%  0.00 sec  0.00 sec 
[07/15 18:53:43     80s] (I)        4  Model blockage capacity         2.03%  0.00 sec  0.00 sec 
[07/15 18:53:43     80s] (I)        4  Read instances and placement    1.85%  0.00 sec  0.00 sec 
[07/15 18:53:43     80s] (I)        4  Read prerouted                  1.77%  0.00 sec  0.00 sec 
[07/15 18:53:43     80s] (I)        4  Add via demand to 2D            0.61%  0.00 sec  0.00 sec 
[07/15 18:53:43     80s] (I)        4  Read unlegalized nets           0.13%  0.00 sec  0.00 sec 
[07/15 18:53:43     80s] (I)        4  Initialize 3D grid graph        0.06%  0.00 sec  0.00 sec 
[07/15 18:53:43     80s] (I)        4  Read blackboxes                 0.03%  0.00 sec  0.00 sec 
[07/15 18:53:43     80s] (I)        4  Set up via pillars              0.02%  0.00 sec  0.00 sec 
[07/15 18:53:43     80s] (I)        4  Route legalization              0.01%  0.00 sec  0.00 sec 
[07/15 18:53:43     80s] (I)        5  Initialize 3D capacity          1.60%  0.00 sec  0.00 sec 
[07/15 18:53:43     80s] (I)        5  Read instance blockages         0.51%  0.00 sec  0.00 sec 
[07/15 18:53:43     80s] (I)        5  Read PG blockages               0.10%  0.00 sec  0.00 sec 
[07/15 18:53:43     80s] (I)        5  Read other blockages            0.05%  0.00 sec  0.00 sec 
[07/15 18:53:43     80s] (I)        5  Read clock blockages            0.05%  0.00 sec  0.00 sec 
[07/15 18:53:43     80s] (I)        5  Read halo blockages             0.03%  0.00 sec  0.00 sec 
[07/15 18:53:43     80s] (I)        5  Read routing blockages          0.01%  0.00 sec  0.00 sec 
[07/15 18:53:43     80s] (I)        5  Read boundary cut boxes         0.01%  0.00 sec  0.00 sec 
[07/15 18:53:43     80s] OPERPROF: Starting HotSpotCal at level 1, MEM:2263.9M, EPOCH TIME: 1721084023.320792
[07/15 18:53:43     80s] [hotspot] +------------+---------------+---------------+
[07/15 18:53:43     80s] [hotspot] |            |   max hotspot | total hotspot |
[07/15 18:53:43     80s] [hotspot] +------------+---------------+---------------+
[07/15 18:53:43     80s] [hotspot] | normalized |          0.00 |          0.00 |
[07/15 18:53:43     80s] [hotspot] +------------+---------------+---------------+
[07/15 18:53:43     80s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[07/15 18:53:43     80s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[07/15 18:53:43     80s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.001, MEM:2263.9M, EPOCH TIME: 1721084023.321366
[07/15 18:53:43     80s] [hotspot] Hotspot report including placement blocked areas
[07/15 18:53:43     80s] OPERPROF: Starting HotSpotCal at level 1, MEM:2263.9M, EPOCH TIME: 1721084023.321489
[07/15 18:53:43     80s] [hotspot] +------------+---------------+---------------+
[07/15 18:53:43     80s] [hotspot] |            |   max hotspot | total hotspot |
[07/15 18:53:43     80s] [hotspot] +------------+---------------+---------------+
[07/15 18:53:43     80s] [hotspot] | normalized |          0.00 |          0.00 |
[07/15 18:53:43     80s] [hotspot] +------------+---------------+---------------+
[07/15 18:53:43     80s] Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[07/15 18:53:43     80s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[07/15 18:53:43     80s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:2263.9M, EPOCH TIME: 1721084023.321862
[07/15 18:53:43     80s] Reported timing to dir ./timingReports
[07/15 18:53:43     80s] **optDesign ... cpu = 0:00:07, real = 0:00:07, mem = 1677.9M, totSessionCpu=0:01:21 **
[07/15 18:53:43     80s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2200.4M, EPOCH TIME: 1721084023.341562
[07/15 18:53:43     80s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:43     80s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:43     80s] 
[07/15 18:53:43     80s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:53:43     80s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.009, MEM:2200.4M, EPOCH TIME: 1721084023.350901
[07/15 18:53:43     80s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 18:53:43     80s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:43     80s] 
[07/15 18:53:43     80s] TimeStamp Deleting Cell Server Begin ...
[07/15 18:53:43     80s] 
[07/15 18:53:43     80s] TimeStamp Deleting Cell Server End ...
[07/15 18:53:43     80s] Starting delay calculation for Hold views
[07/15 18:53:43     81s] AAE_INFO: opIsDesignInPostRouteState() is 0
[07/15 18:53:43     81s] #################################################################################
[07/15 18:53:43     81s] # Design Stage: PreRoute
[07/15 18:53:43     81s] # Design Name: aska_dig
[07/15 18:53:43     81s] # Design Mode: 180nm
[07/15 18:53:43     81s] # Analysis Mode: MMMC Non-OCV 
[07/15 18:53:43     81s] # Parasitics Mode: No SPEF/RCDB 
[07/15 18:53:43     81s] # Signoff Settings: SI Off 
[07/15 18:53:43     81s] #################################################################################
[07/15 18:53:43     81s] Calculate delays in BcWc mode...
[07/15 18:53:43     81s] Topological Sorting (REAL = 0:00:00.0, MEM = 2196.5M, InitMEM = 2196.5M)
[07/15 18:53:43     81s] Start delay calculation (fullDC) (1 T). (MEM=2196.46)
[07/15 18:53:43     81s] *** Calculating scaling factor for fast_liberty libraries using the default operating condition of each library.
[07/15 18:53:43     81s] End AAE Lib Interpolated Model. (MEM=2207.98 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 18:53:43     81s] Total number of fetched objects 1446
[07/15 18:53:43     81s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 18:53:43     81s] End delay calculation. (MEM=2223.66 CPU=0:00:00.1 REAL=0:00:00.0)
[07/15 18:53:43     81s] End delay calculation (fullDC). (MEM=2223.66 CPU=0:00:00.2 REAL=0:00:00.0)
[07/15 18:53:43     81s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 2223.7M) ***
[07/15 18:53:43     81s] *** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:01:21 mem=2223.7M)
[07/15 18:53:43     81s] Starting delay calculation for Setup views
[07/15 18:53:43     81s] AAE_INFO: opIsDesignInPostRouteState() is 0
[07/15 18:53:43     81s] #################################################################################
[07/15 18:53:43     81s] # Design Stage: PreRoute
[07/15 18:53:43     81s] # Design Name: aska_dig
[07/15 18:53:43     81s] # Design Mode: 180nm
[07/15 18:53:43     81s] # Analysis Mode: MMMC Non-OCV 
[07/15 18:53:43     81s] # Parasitics Mode: No SPEF/RCDB 
[07/15 18:53:43     81s] # Signoff Settings: SI Off 
[07/15 18:53:43     81s] #################################################################################
[07/15 18:53:43     81s] Calculate delays in BcWc mode...
[07/15 18:53:43     81s] Topological Sorting (REAL = 0:00:00.0, MEM = 2175.2M, InitMEM = 2175.2M)
[07/15 18:53:43     81s] Start delay calculation (fullDC) (1 T). (MEM=2175.17)
[07/15 18:53:43     81s] *** Calculating scaling factor for slow_liberty libraries using the default operating condition of each library.
[07/15 18:53:43     81s] End AAE Lib Interpolated Model. (MEM=2186.69 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 18:53:44     81s] Total number of fetched objects 1446
[07/15 18:53:44     81s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 18:53:44     81s] End delay calculation. (MEM=2234.38 CPU=0:00:00.1 REAL=0:00:01.0)
[07/15 18:53:44     81s] End delay calculation (fullDC). (MEM=2234.38 CPU=0:00:00.2 REAL=0:00:01.0)
[07/15 18:53:44     81s] *** CDM Built up (cpu=0:00:00.2  real=0:00:01.0  mem= 2234.4M) ***
[07/15 18:53:44     81s] *** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:01.0 totSessionCpu=0:01:22 mem=2234.4M)
[07/15 18:53:44     81s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 slow_functional_mode 
Hold views included:
 fast_functional_mode

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.081  |  6.358  |  0.081  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   772   |   291   |   481   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.106  |  0.002  | -0.106  |
|           TNS (ns):| -1.970  |  0.000  | -1.970  |
|    Violating Paths:|   21    |    0    |   21    |
|          All Paths:|   772   |   291   |   481   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[07/15 18:53:44     81s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2195.6M, EPOCH TIME: 1721084024.722710
[07/15 18:53:44     81s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:44     81s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:44     81s] 
[07/15 18:53:44     81s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:53:44     81s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.009, MEM:2195.6M, EPOCH TIME: 1721084024.731901
[07/15 18:53:44     81s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 18:53:44     81s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:44     81s] Density: 65.858%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------

[07/15 18:53:44     81s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2195.6M, EPOCH TIME: 1721084024.733810
[07/15 18:53:44     81s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:44     81s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:44     81s] 
[07/15 18:53:44     81s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:53:44     81s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.009, MEM:2195.6M, EPOCH TIME: 1721084024.742717
[07/15 18:53:44     81s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 18:53:44     81s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:44     81s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2195.6M, EPOCH TIME: 1721084024.744406
[07/15 18:53:44     81s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:44     81s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:44     81s] 
[07/15 18:53:44     81s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:53:44     81s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.009, MEM:2195.6M, EPOCH TIME: 1721084024.753345
[07/15 18:53:44     81s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 18:53:44     81s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:44     81s] *** Final Summary (holdfix) CPU=0:00:00.8, REAL=0:00:01.0, MEM=2195.6M
[07/15 18:53:44     81s] **optDesign ... cpu = 0:00:08, real = 0:00:08, mem = 1710.9M, totSessionCpu=0:01:22 **
[07/15 18:53:44     81s] *** Finished optDesign ***
[07/15 18:53:44     81s] 
[07/15 18:53:44     81s] 	OPT_RUNTIME:          optDesign (count =  2): (cpu=0:00:07.6 real=0:00:08.2)
[07/15 18:53:44     81s] Info: Destroy the CCOpt slew target map.
[07/15 18:53:44     81s] clean pInstBBox. size 0
[07/15 18:53:44     81s] Removing temporary dont_use automatically set for cells with technology sites with no row.
[07/15 18:53:44     81s] All LLGs are deleted
[07/15 18:53:44     81s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:44     81s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:53:44     81s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2195.6M, EPOCH TIME: 1721084024.777155
[07/15 18:53:44     81s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2195.6M, EPOCH TIME: 1721084024.777245
[07/15 18:53:44     81s] Info: pop threads available for lower-level modules during optimization.
[07/15 18:53:44     81s] *** optDesign #2 [finish] : cpu/real = 0:00:07.6/0:00:08.3 (0.9), totSession cpu/real = 0:01:21.8/0:10:41.6 (0.1), mem = 2195.6M
[07/15 18:53:44     81s] 
[07/15 18:53:44     81s] =============================================================================================
[07/15 18:53:44     81s]  Final TAT Report : optDesign #2                                                21.18-s099_1
[07/15 18:53:44     81s] =============================================================================================
[07/15 18:53:44     81s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/15 18:53:44     81s] ---------------------------------------------------------------------------------------------
[07/15 18:53:44     81s] [ InitOpt                ]      1   0:00:00.8  (   9.6 % )     0:00:00.8 /  0:00:00.8    1.0
[07/15 18:53:44     81s] [ HoldOpt                ]      1   0:00:03.4  (  40.7 % )     0:00:03.5 /  0:00:03.5    1.0
[07/15 18:53:44     81s] [ ViewPruning            ]      8   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.6
[07/15 18:53:44     81s] [ BuildHoldData          ]      1   0:00:01.3  (  15.7 % )     0:00:01.7 /  0:00:01.7    1.0
[07/15 18:53:44     81s] [ OptSummaryReport       ]      5   0:00:00.2  (   2.4 % )     0:00:01.5 /  0:00:00.9    0.6
[07/15 18:53:44     81s] [ DrvReport              ]      2   0:00:00.6  (   7.6 % )     0:00:00.6 /  0:00:00.0    0.1
[07/15 18:53:44     81s] [ SlackTraversorInit     ]      4   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.1
[07/15 18:53:44     81s] [ CellServerInit         ]      3   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:53:44     81s] [ LibAnalyzerInit        ]      1   0:00:00.7  (   8.4 % )     0:00:00.7 /  0:00:00.7    1.0
[07/15 18:53:44     81s] [ ReportTranViolation    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:53:44     81s] [ ReportCapViolation     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:53:44     81s] [ ReportFanoutViolation  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:53:44     81s] [ RefinePlace            ]      1   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.1    0.9
[07/15 18:53:44     81s] [ EarlyGlobalRoute       ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.8
[07/15 18:53:44     81s] [ TimingUpdate           ]     28   0:00:00.3  (   3.6 % )     0:00:00.8 /  0:00:00.8    1.0
[07/15 18:53:44     81s] [ FullDelayCalc          ]      4   0:00:00.5  (   5.9 % )     0:00:00.5 /  0:00:00.5    1.0
[07/15 18:53:44     81s] [ TimingReport           ]      7   0:00:00.2  (   2.0 % )     0:00:00.2 /  0:00:00.2    1.0
[07/15 18:53:44     81s] [ GenerateReports        ]      2   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.1    0.9
[07/15 18:53:44     81s] [ MISC                   ]          0:00:00.1  (   1.3 % )     0:00:00.1 /  0:00:00.1    1.0
[07/15 18:53:44     81s] ---------------------------------------------------------------------------------------------
[07/15 18:53:44     81s]  optDesign #2 TOTAL                 0:00:08.3  ( 100.0 % )     0:00:08.3 /  0:00:07.6    0.9
[07/15 18:53:44     81s] ---------------------------------------------------------------------------------------------
[07/15 18:53:44     81s] 
[07/15 18:54:04     82s] <CMD> optDesign -postCTS -hold
[07/15 18:54:04     82s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1672.6M, totSessionCpu=0:01:22 **
[07/15 18:54:04     82s] *** optDesign #3 [begin] : totSession cpu/real = 0:01:22.5/0:11:01.0 (0.1), mem = 2159.6M
[07/15 18:54:04     82s] Info: 1 threads available for lower-level modules during optimization.
[07/15 18:54:04     82s] GigaOpt running with 1 threads.
[07/15 18:54:04     82s] *** InitOpt #1 [begin] (optDesign #3) : totSession cpu/real = 0:01:22.5/0:11:01.0 (0.1), mem = 2159.6M
[07/15 18:54:04     82s] **INFO: User settings:
[07/15 18:54:04     82s] setDesignMode -process                              180
[07/15 18:54:04     82s] setExtractRCMode -coupling_c_th                     3
[07/15 18:54:04     82s] setExtractRCMode -engine                            preRoute
[07/15 18:54:04     82s] setExtractRCMode -relative_c_th                     0.03
[07/15 18:54:04     82s] setExtractRCMode -total_c_th                        5
[07/15 18:54:04     82s] setUsefulSkewMode -ecoRoute                         false
[07/15 18:54:04     82s] setUsefulSkewMode -maxAllowedDelay                  1
[07/15 18:54:04     82s] setUsefulSkewMode -noBoundary                       false
[07/15 18:54:04     82s] setDelayCalMode -enable_high_fanout                 true
[07/15 18:54:04     82s] setDelayCalMode -engine                             aae
[07/15 18:54:04     82s] setDelayCalMode -ignoreNetLoad                      false
[07/15 18:54:04     82s] setDelayCalMode -socv_accuracy_mode                 low
[07/15 18:54:04     82s] setOptMode -activeHoldViews                         { fast_functional_mode }
[07/15 18:54:04     82s] setOptMode -activeSetupViews                        { slow_functional_mode }
[07/15 18:54:04     82s] setOptMode -autoHoldViews                           { fast_functional_mode}
[07/15 18:54:04     82s] setOptMode -autoSetupViews                          { slow_functional_mode}
[07/15 18:54:04     82s] setOptMode -autoTDGRSetupViews                      { slow_functional_mode}
[07/15 18:54:04     82s] setOptMode -autoViewHoldTargetSlack                 0
[07/15 18:54:04     82s] setOptMode -drcMargin                               0
[07/15 18:54:04     82s] setOptMode -fixCap                                  true
[07/15 18:54:04     82s] setOptMode -fixDrc                                  true
[07/15 18:54:04     82s] setOptMode -fixFanoutLoad                           true
[07/15 18:54:04     82s] setOptMode -fixTran                                 true
[07/15 18:54:04     82s] setOptMode -optimizeFF                              true
[07/15 18:54:04     82s] setOptMode -preserveAllSequential                   false
[07/15 18:54:04     82s] setOptMode -setupTargetSlack                        0
[07/15 18:54:04     82s] setPlaceMode -maxRouteLayer                         4
[07/15 18:54:04     82s] setPlaceMode -place_detail_check_route              false
[07/15 18:54:04     82s] setPlaceMode -place_detail_preserve_routing         true
[07/15 18:54:04     82s] setPlaceMode -place_detail_remove_affected_routing  false
[07/15 18:54:04     82s] setPlaceMode -place_detail_swap_eeq_cells           false
[07/15 18:54:04     82s] setPlaceMode -place_global_clock_gate_aware         true
[07/15 18:54:04     82s] setPlaceMode -place_global_cong_effort              auto
[07/15 18:54:04     82s] setPlaceMode -place_global_ignore_scan              true
[07/15 18:54:04     82s] setPlaceMode -place_global_ignore_spare             false
[07/15 18:54:04     82s] setPlaceMode -place_global_module_aware_spare       false
[07/15 18:54:04     82s] setPlaceMode -place_global_place_io_pins            false
[07/15 18:54:04     82s] setPlaceMode -place_global_reorder_scan             true
[07/15 18:54:04     82s] setPlaceMode -powerDriven                           false
[07/15 18:54:04     82s] setPlaceMode -timingDriven                          true
[07/15 18:54:04     82s] setAnalysisMode -analysisType                       bcwc
[07/15 18:54:04     82s] setAnalysisMode -checkType                          setup
[07/15 18:54:04     82s] setAnalysisMode -clkSrcPath                         true
[07/15 18:54:04     82s] setAnalysisMode -clockPropagation                   sdcControl
[07/15 18:54:04     82s] setAnalysisMode -usefulSkew                         true
[07/15 18:54:04     82s] setAnalysisMode -virtualIPO                         false
[07/15 18:54:04     82s] setRouteMode -earlyGlobalHonorMsvRouteConstraint    false
[07/15 18:54:04     82s] setRouteMode -earlyGlobalMaxRouteLayer              4
[07/15 18:54:04     82s] setRouteMode -earlyGlobalMinRouteLayer              2
[07/15 18:54:04     82s] setRouteMode -earlyGlobalRoutePartitionPinGuide     true
[07/15 18:54:04     82s] 
[07/15 18:54:04     82s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[07/15 18:54:04     82s] 
[07/15 18:54:04     82s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[07/15 18:54:04     82s] Summary for sequential cells identification: 
[07/15 18:54:04     82s]   Identified SBFF number: 33
[07/15 18:54:04     82s]   Identified MBFF number: 0
[07/15 18:54:04     82s]   Identified SB Latch number: 0
[07/15 18:54:04     82s]   Identified MB Latch number: 0
[07/15 18:54:04     82s]   Not identified SBFF number: 0
[07/15 18:54:04     82s]   Not identified MBFF number: 0
[07/15 18:54:04     82s]   Not identified SB Latch number: 0
[07/15 18:54:04     82s]   Not identified MB Latch number: 0
[07/15 18:54:04     82s]   Number of sequential cells which are not FFs: 43
[07/15 18:54:04     82s]  Visiting view : slow_functional_mode
[07/15 18:54:04     82s]    : PowerDomain = none : Weighted F : unweighted  = 91.00 (1.000) with rcCorner = 0
[07/15 18:54:04     82s]    : PowerDomain = none : Weighted F : unweighted  = 84.30 (1.000) with rcCorner = -1
[07/15 18:54:04     82s]  Visiting view : fast_functional_mode
[07/15 18:54:04     82s]    : PowerDomain = none : Weighted F : unweighted  = 44.30 (1.000) with rcCorner = 1
[07/15 18:54:04     82s]    : PowerDomain = none : Weighted F : unweighted  = 41.60 (1.000) with rcCorner = -1
[07/15 18:54:04     82s] TLC MultiMap info (StdDelay):
[07/15 18:54:04     82s]   : fast_corner + fast_liberty + 0 + no RcCorner := 41.6ps
[07/15 18:54:04     82s]   : fast_corner + fast_liberty + 0 + min_rc := 44.3ps
[07/15 18:54:04     82s]   : slow_corner + slow_liberty + 0 + no RcCorner := 84.3ps
[07/15 18:54:04     82s]   : slow_corner + slow_liberty + 0 + max_rc := 91ps
[07/15 18:54:04     82s]  Setting StdDelay to: 91ps
[07/15 18:54:04     82s] 
[07/15 18:54:04     82s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[07/15 18:54:04     82s] Need call spDPlaceInit before registerPrioInstLoc.
[07/15 18:54:04     82s] OPERPROF: Starting DPlace-Init at level 1, MEM:2161.6M, EPOCH TIME: 1721084044.182628
[07/15 18:54:04     82s] Processing tracks to init pin-track alignment.
[07/15 18:54:04     82s] z: 2, totalTracks: 1
[07/15 18:54:04     82s] z: 4, totalTracks: 1
[07/15 18:54:04     82s] z: 6, totalTracks: 1
[07/15 18:54:04     82s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 18:54:04     82s] All LLGs are deleted
[07/15 18:54:04     82s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:54:04     82s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:54:04     82s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2161.6M, EPOCH TIME: 1721084044.183906
[07/15 18:54:04     82s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2161.6M, EPOCH TIME: 1721084044.183984
[07/15 18:54:04     82s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2161.6M, EPOCH TIME: 1721084044.184217
[07/15 18:54:04     82s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:54:04     82s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:54:04     82s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2161.6M, EPOCH TIME: 1721084044.184445
[07/15 18:54:04     82s] Max number of tech site patterns supported in site array is 256.
[07/15 18:54:04     82s] Core basic site is core_ji3v
[07/15 18:54:04     82s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2161.6M, EPOCH TIME: 1721084044.192998
[07/15 18:54:04     82s] After signature check, allow fast init is true, keep pre-filter is true.
[07/15 18:54:04     82s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/15 18:54:04     82s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:2161.6M, EPOCH TIME: 1721084044.193205
[07/15 18:54:04     82s] Fast DP-INIT is on for default
[07/15 18:54:04     82s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[07/15 18:54:04     82s] Atter site array init, number of instance map data is 0.
[07/15 18:54:04     82s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.009, MEM:2161.6M, EPOCH TIME: 1721084044.193658
[07/15 18:54:04     82s] 
[07/15 18:54:04     82s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:54:04     82s] OPERPROF:     Starting CMU at level 3, MEM:2161.6M, EPOCH TIME: 1721084044.193907
[07/15 18:54:04     82s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2161.6M, EPOCH TIME: 1721084044.194151
[07/15 18:54:04     82s] 
[07/15 18:54:04     82s] Bad Lib Cell Checking (CMU) is done! (0)
[07/15 18:54:04     82s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:2161.6M, EPOCH TIME: 1721084044.194321
[07/15 18:54:04     82s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2161.6M, EPOCH TIME: 1721084044.194365
[07/15 18:54:04     82s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2161.6M, EPOCH TIME: 1721084044.194549
[07/15 18:54:04     82s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2161.6MB).
[07/15 18:54:04     82s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.012, MEM:2161.6M, EPOCH TIME: 1721084044.194934
[07/15 18:54:04     82s] Cell 'RF4DLHTJI3VX1' is marked internal dont-use due to tech site checking failure.
[07/15 18:54:04     82s] Cell 'RF4DLLTJI3VX1' is marked internal dont-use due to tech site checking failure.
[07/15 18:54:04     82s] Cell 'RF8DLHTJI3VX1' is marked internal dont-use due to tech site checking failure.
[07/15 18:54:04     82s] Cell 'RF8DLLTJI3VX1' is marked internal dont-use due to tech site checking failure.
[07/15 18:54:04     82s] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
[07/15 18:54:04     82s] 	Cell RF4DLHTJI3VX1, site core_ji3v_dh.
[07/15 18:54:04     82s] 	Cell RF4DLLTJI3VX1, site core_ji3v_dh.
[07/15 18:54:04     82s] 	Cell RF8DLHTJI3VX1, site core_ji3v_dh.
[07/15 18:54:04     82s] 	Cell RF8DLLTJI3VX1, site core_ji3v_dh.
[07/15 18:54:04     82s] .
[07/15 18:54:04     82s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2161.6M, EPOCH TIME: 1721084044.195065
[07/15 18:54:04     82s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 18:54:04     82s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:54:04     82s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:54:04     82s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:54:04     82s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.002, MEM:2159.6M, EPOCH TIME: 1721084044.196995
[07/15 18:54:04     82s] 
[07/15 18:54:04     82s] Creating Lib Analyzer ...
[07/15 18:54:04     82s] Total number of usable buffers from Lib Analyzer: 9 ( BUJI3VX1 BUJI3VX0 BUJI3VX2 BUJI3VX3 BUJI3VX4 BUJI3VX6 BUJI3VX8 BUJI3VX12 BUJI3VX16)
[07/15 18:54:04     82s] Total number of usable inverters from Lib Analyzer: 9 ( INJI3VX1 INJI3VX0 INJI3VX2 INJI3VX3 INJI3VX4 INJI3VX6 INJI3VX8 INJI3VX12 INJI3VX16)
[07/15 18:54:04     82s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1JI3VX1 DLY2JI3VX1 DLY4JI3VX1 DLY8JI3VX1)
[07/15 18:54:04     82s] 
[07/15 18:54:04     82s] {RT max_rc 0 4 4 0}
[07/15 18:54:04     83s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:23 mem=2167.6M
[07/15 18:54:04     83s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:23 mem=2167.6M
[07/15 18:54:04     83s] Creating Lib Analyzer, finished. 
[07/15 18:54:04     83s] **optDesign ... cpu = 0:00:01, real = 0:00:00, mem = 1679.2M, totSessionCpu=0:01:23 **
[07/15 18:54:04     83s] *** optDesign -postCTS ***
[07/15 18:54:04     83s] DRC Margin: user margin 0.0
[07/15 18:54:04     83s] Hold Target Slack: user slack 0
[07/15 18:54:04     83s] Setup Target Slack: user slack 0;
[07/15 18:54:04     83s] setUsefulSkewMode -ecoRoute false
[07/15 18:54:04     83s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2167.6M, EPOCH TIME: 1721084044.914807
[07/15 18:54:04     83s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:54:04     83s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:54:04     83s] 
[07/15 18:54:04     83s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:54:04     83s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.009, MEM:2167.6M, EPOCH TIME: 1721084044.924100
[07/15 18:54:04     83s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 18:54:04     83s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:54:04     83s] 
[07/15 18:54:04     83s] TimeStamp Deleting Cell Server Begin ...
[07/15 18:54:04     83s] Deleting Lib Analyzer.
[07/15 18:54:04     83s] 
[07/15 18:54:04     83s] TimeStamp Deleting Cell Server End ...
[07/15 18:54:04     83s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[07/15 18:54:04     83s] 
[07/15 18:54:04     83s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[07/15 18:54:04     83s] Summary for sequential cells identification: 
[07/15 18:54:04     83s]   Identified SBFF number: 33
[07/15 18:54:04     83s]   Identified MBFF number: 0
[07/15 18:54:04     83s]   Identified SB Latch number: 0
[07/15 18:54:04     83s]   Identified MB Latch number: 0
[07/15 18:54:04     83s]   Not identified SBFF number: 0
[07/15 18:54:04     83s]   Not identified MBFF number: 0
[07/15 18:54:04     83s]   Not identified SB Latch number: 0
[07/15 18:54:04     83s]   Not identified MB Latch number: 0
[07/15 18:54:04     83s]   Number of sequential cells which are not FFs: 43
[07/15 18:54:04     83s]  Visiting view : slow_functional_mode
[07/15 18:54:04     83s]    : PowerDomain = none : Weighted F : unweighted  = 91.00 (1.000) with rcCorner = 0
[07/15 18:54:04     83s]    : PowerDomain = none : Weighted F : unweighted  = 84.30 (1.000) with rcCorner = -1
[07/15 18:54:04     83s]  Visiting view : fast_functional_mode
[07/15 18:54:04     83s]    : PowerDomain = none : Weighted F : unweighted  = 44.30 (1.000) with rcCorner = 1
[07/15 18:54:04     83s]    : PowerDomain = none : Weighted F : unweighted  = 41.60 (1.000) with rcCorner = -1
[07/15 18:54:04     83s] TLC MultiMap info (StdDelay):
[07/15 18:54:04     83s]   : fast_corner + fast_liberty + 0 + no RcCorner := 41.6ps
[07/15 18:54:04     83s]   : fast_corner + fast_liberty + 0 + min_rc := 44.3ps
[07/15 18:54:04     83s]   : slow_corner + slow_liberty + 0 + no RcCorner := 84.3ps
[07/15 18:54:04     83s]   : slow_corner + slow_liberty + 0 + max_rc := 91ps
[07/15 18:54:04     83s]  Setting StdDelay to: 91ps
[07/15 18:54:04     83s] 
[07/15 18:54:04     83s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[07/15 18:54:04     83s] 
[07/15 18:54:04     83s] TimeStamp Deleting Cell Server Begin ...
[07/15 18:54:04     83s] 
[07/15 18:54:04     83s] TimeStamp Deleting Cell Server End ...
[07/15 18:54:04     83s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2167.6M, EPOCH TIME: 1721084044.943168
[07/15 18:54:04     83s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:54:04     83s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:54:04     83s] All LLGs are deleted
[07/15 18:54:04     83s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:54:04     83s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:54:04     83s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2167.6M, EPOCH TIME: 1721084044.943243
[07/15 18:54:04     83s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2167.6M, EPOCH TIME: 1721084044.943290
[07/15 18:54:04     83s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:2159.6M, EPOCH TIME: 1721084044.943701
[07/15 18:54:04     83s] Start to check current routing status for nets...
[07/15 18:54:04     83s] All nets are already routed correctly.
[07/15 18:54:04     83s] End to check current routing status for nets (mem=2159.6M)
[07/15 18:54:04     83s] *** InitOpt #1 [finish] (optDesign #3) : cpu/real = 0:00:00.8/0:00:00.8 (1.0), totSession cpu/real = 0:01:23.3/0:11:01.7 (0.1), mem = 2159.6M
[07/15 18:54:04     83s] 
[07/15 18:54:04     83s] =============================================================================================
[07/15 18:54:04     83s]  Step TAT Report : InitOpt #1 / optDesign #3                                    21.18-s099_1
[07/15 18:54:04     83s] =============================================================================================
[07/15 18:54:04     83s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/15 18:54:04     83s] ---------------------------------------------------------------------------------------------
[07/15 18:54:04     83s] [ CellServerInit         ]      2   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:54:04     83s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  89.9 % )     0:00:00.7 /  0:00:00.7    1.0
[07/15 18:54:04     83s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:54:04     83s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:54:04     83s] [ MISC                   ]          0:00:00.1  (   9.5 % )     0:00:00.1 /  0:00:00.1    1.1
[07/15 18:54:04     83s] ---------------------------------------------------------------------------------------------
[07/15 18:54:04     83s]  InitOpt #1 TOTAL                   0:00:00.8  ( 100.0 % )     0:00:00.8 /  0:00:00.8    1.0
[07/15 18:54:04     83s] ---------------------------------------------------------------------------------------------
[07/15 18:54:04     83s] 
[07/15 18:54:04     83s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[07/15 18:54:04     83s] ### Creating PhyDesignMc. totSessionCpu=0:01:23 mem=2159.6M
[07/15 18:54:04     83s] OPERPROF: Starting DPlace-Init at level 1, MEM:2159.6M, EPOCH TIME: 1721084044.947575
[07/15 18:54:04     83s] Processing tracks to init pin-track alignment.
[07/15 18:54:04     83s] z: 2, totalTracks: 1
[07/15 18:54:04     83s] z: 4, totalTracks: 1
[07/15 18:54:04     83s] z: 6, totalTracks: 1
[07/15 18:54:04     83s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 18:54:04     83s] All LLGs are deleted
[07/15 18:54:04     83s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:54:04     83s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:54:04     83s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2159.6M, EPOCH TIME: 1721084044.948785
[07/15 18:54:04     83s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2159.6M, EPOCH TIME: 1721084044.948856
[07/15 18:54:04     83s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2159.6M, EPOCH TIME: 1721084044.949080
[07/15 18:54:04     83s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:54:04     83s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:54:04     83s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2159.6M, EPOCH TIME: 1721084044.949259
[07/15 18:54:04     83s] Max number of tech site patterns supported in site array is 256.
[07/15 18:54:04     83s] Core basic site is core_ji3v
[07/15 18:54:04     83s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2159.6M, EPOCH TIME: 1721084044.958052
[07/15 18:54:04     83s] After signature check, allow fast init is true, keep pre-filter is true.
[07/15 18:54:04     83s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/15 18:54:04     83s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:2159.6M, EPOCH TIME: 1721084044.958254
[07/15 18:54:04     83s] Fast DP-INIT is on for default
[07/15 18:54:04     83s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[07/15 18:54:04     83s] Atter site array init, number of instance map data is 0.
[07/15 18:54:04     83s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.009, MEM:2159.6M, EPOCH TIME: 1721084044.958704
[07/15 18:54:04     83s] 
[07/15 18:54:04     83s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:54:04     83s] 
[07/15 18:54:04     83s]  Skipping Bad Lib Cell Checking (CMU) !
[07/15 18:54:04     83s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:2159.6M, EPOCH TIME: 1721084044.959067
[07/15 18:54:04     83s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2159.6M, EPOCH TIME: 1721084044.959112
[07/15 18:54:04     83s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2159.6M, EPOCH TIME: 1721084044.959245
[07/15 18:54:04     83s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2159.6MB).
[07/15 18:54:04     83s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.012, MEM:2159.6M, EPOCH TIME: 1721084044.959448
[07/15 18:54:04     83s] TotalInstCnt at PhyDesignMc Initialization: 1412
[07/15 18:54:04     83s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:23 mem=2159.6M
[07/15 18:54:04     83s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2159.6M, EPOCH TIME: 1721084044.960612
[07/15 18:54:04     83s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 18:54:04     83s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:54:04     83s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:54:04     83s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:54:04     83s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.002, MEM:2159.6M, EPOCH TIME: 1721084044.962441
[07/15 18:54:04     83s] TotalInstCnt at PhyDesignMc Destruction: 1412
[07/15 18:54:04     83s] GigaOpt Hold Optimizer is used
[07/15 18:54:04     83s] GigaOpt Checkpoint: Internal optHold -postCts -maxLocalDensity 1.0 -numThreads 1 -nativePathGroupFlow -viewPruneEffortLevel 1
[07/15 18:54:04     83s] End AAE Lib Interpolated Model. (MEM=2159.58 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 18:54:04     83s] 
[07/15 18:54:04     83s] Creating Lib Analyzer ...
[07/15 18:54:04     83s] 
[07/15 18:54:04     83s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[07/15 18:54:04     83s] Summary for sequential cells identification: 
[07/15 18:54:04     83s]   Identified SBFF number: 33
[07/15 18:54:04     83s]   Identified MBFF number: 0
[07/15 18:54:04     83s]   Identified SB Latch number: 0
[07/15 18:54:04     83s]   Identified MB Latch number: 0
[07/15 18:54:04     83s]   Not identified SBFF number: 0
[07/15 18:54:04     83s]   Not identified MBFF number: 0
[07/15 18:54:04     83s]   Not identified SB Latch number: 0
[07/15 18:54:04     83s]   Not identified MB Latch number: 0
[07/15 18:54:04     83s]   Number of sequential cells which are not FFs: 43
[07/15 18:54:04     83s]  Visiting view : slow_functional_mode
[07/15 18:54:04     83s]    : PowerDomain = none : Weighted F : unweighted  = 91.00 (1.000) with rcCorner = 0
[07/15 18:54:04     83s]    : PowerDomain = none : Weighted F : unweighted  = 84.30 (1.000) with rcCorner = -1
[07/15 18:54:04     83s]  Visiting view : fast_functional_mode
[07/15 18:54:04     83s]    : PowerDomain = none : Weighted F : unweighted  = 44.30 (1.000) with rcCorner = 1
[07/15 18:54:04     83s]    : PowerDomain = none : Weighted F : unweighted  = 41.60 (1.000) with rcCorner = -1
[07/15 18:54:04     83s] TLC MultiMap info (StdDelay):
[07/15 18:54:04     83s]   : fast_corner + fast_liberty + 0 + no RcCorner := 41.6ps
[07/15 18:54:04     83s]   : fast_corner + fast_liberty + 0 + min_rc := 44.3ps
[07/15 18:54:04     83s]   : slow_corner + slow_liberty + 0 + no RcCorner := 84.3ps
[07/15 18:54:04     83s]   : slow_corner + slow_liberty + 0 + max_rc := 91ps
[07/15 18:54:04     83s]  Setting StdDelay to: 91ps
[07/15 18:54:04     83s] 
[07/15 18:54:04     83s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[07/15 18:54:04     83s] Total number of usable buffers from Lib Analyzer: 9 ( BUJI3VX1 BUJI3VX0 BUJI3VX2 BUJI3VX3 BUJI3VX4 BUJI3VX6 BUJI3VX8 BUJI3VX12 BUJI3VX16)
[07/15 18:54:04     83s] Total number of usable inverters from Lib Analyzer: 9 ( INJI3VX1 INJI3VX0 INJI3VX2 INJI3VX3 INJI3VX4 INJI3VX6 INJI3VX8 INJI3VX12 INJI3VX16)
[07/15 18:54:04     83s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1JI3VX1 DLY2JI3VX1 DLY4JI3VX1 DLY8JI3VX1)
[07/15 18:54:04     83s] 
[07/15 18:54:04     83s] {RT max_rc 0 4 4 0}
[07/15 18:54:05     84s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:24 mem=2167.6M
[07/15 18:54:05     84s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:24 mem=2167.6M
[07/15 18:54:05     84s] Creating Lib Analyzer, finished. 
[07/15 18:54:05     84s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:01:24 mem=2167.6M ***
[07/15 18:54:05     84s] *** BuildHoldData #1 [begin] (optDesign #3) : totSession cpu/real = 0:01:24.0/0:11:02.5 (0.1), mem = 2167.6M
[07/15 18:54:05     84s] Effort level <high> specified for reg2reg path_group
[07/15 18:54:05     84s] Saving timing graph ...
[07/15 18:54:05     84s] TG backup dir: /home/saul/projects/ASKA_DIGITAL/ASKA_DIG/innovus/innovus_temp_6155_phoenix_saul_kq9F5E/opt_timing_graph_jvtXzA
[07/15 18:54:05     84s] Disk Usage:
[07/15 18:54:05     84s] Filesystem              1K-blocks      Used Available Use% Mounted on
[07/15 18:54:05     84s] /dev/mapper/centos-home 357512644 130603792 226908852  37% /home
[07/15 18:54:05     84s] Done save timing graph
[07/15 18:54:05     84s] Disk Usage:
[07/15 18:54:05     84s] Filesystem              1K-blocks      Used Available Use% Mounted on
[07/15 18:54:05     84s] /dev/mapper/centos-home 357512644 130606392 226906252  37% /home
[07/15 18:54:05     84s] OPTC: user 20.0
[07/15 18:54:05     84s] 
[07/15 18:54:05     84s] TimeStamp Deleting Cell Server Begin ...
[07/15 18:54:05     84s] Deleting Lib Analyzer.
[07/15 18:54:05     84s] 
[07/15 18:54:05     84s] TimeStamp Deleting Cell Server End ...
[07/15 18:54:05     84s] Starting delay calculation for Hold views
[07/15 18:54:05     84s] AAE_INFO: opIsDesignInPostRouteState() is 0
[07/15 18:54:05     84s] #################################################################################
[07/15 18:54:05     84s] # Design Stage: PreRoute
[07/15 18:54:05     84s] # Design Name: aska_dig
[07/15 18:54:05     84s] # Design Mode: 180nm
[07/15 18:54:05     84s] # Analysis Mode: MMMC Non-OCV 
[07/15 18:54:05     84s] # Parasitics Mode: No SPEF/RCDB 
[07/15 18:54:05     84s] # Signoff Settings: SI Off 
[07/15 18:54:05     84s] #################################################################################
[07/15 18:54:05     84s] Calculate delays in BcWc mode...
[07/15 18:54:05     84s] Topological Sorting (REAL = 0:00:00.0, MEM = 2188.6M, InitMEM = 2188.6M)
[07/15 18:54:05     84s] Start delay calculation (fullDC) (1 T). (MEM=2188.61)
[07/15 18:54:05     84s] *** Calculating scaling factor for fast_liberty libraries using the default operating condition of each library.
[07/15 18:54:05     84s] End AAE Lib Interpolated Model. (MEM=2200.13 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 18:54:06     84s] Total number of fetched objects 1446
[07/15 18:54:06     84s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 18:54:06     84s] End delay calculation. (MEM=2203.2 CPU=0:00:00.1 REAL=0:00:01.0)
[07/15 18:54:06     84s] End delay calculation (fullDC). (MEM=2203.2 CPU=0:00:00.1 REAL=0:00:01.0)
[07/15 18:54:06     84s] *** CDM Built up (cpu=0:00:00.2  real=0:00:01.0  mem= 2203.2M) ***
[07/15 18:54:06     84s] *** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:01.0 totSessionCpu=0:01:24 mem=2203.2M)
[07/15 18:54:06     84s] Done building cte hold timing graph (fixHold) cpu=0:00:00.5 real=0:00:01.0 totSessionCpu=0:01:25 mem=2203.2M ***
[07/15 18:54:06     84s] OPTC: user 20.0
[07/15 18:54:06     84s] Done building hold timer [2524 node(s), 3647 edge(s), 1 view(s)] (fixHold) cpu=0:00:00.5 real=0:00:01.0 totSessionCpu=0:01:25 mem=2219.2M ***
[07/15 18:54:06     84s] Restoring timing graph ...
[07/15 18:54:06     84s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
[07/15 18:54:06     84s] Type 'man IMPCTE-290' for more detail.
[07/15 18:54:06     84s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
[07/15 18:54:06     84s] Type 'man IMPCTE-290' for more detail.
[07/15 18:54:06     84s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
[07/15 18:54:06     84s] Type 'man IMPCTE-290' for more detail.
[07/15 18:54:06     84s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
[07/15 18:54:06     84s] Type 'man IMPCTE-290' for more detail.
[07/15 18:54:06     84s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
[07/15 18:54:06     84s] Type 'man IMPCTE-290' for more detail.
[07/15 18:54:06     84s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
[07/15 18:54:06     84s] Type 'man IMPCTE-290' for more detail.
[07/15 18:54:06     84s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
[07/15 18:54:06     84s] Type 'man IMPCTE-290' for more detail.
[07/15 18:54:06     84s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
[07/15 18:54:06     84s] Type 'man IMPCTE-290' for more detail.
[07/15 18:54:06     84s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
[07/15 18:54:06     84s] Type 'man IMPCTE-290' for more detail.
[07/15 18:54:06     84s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
[07/15 18:54:06     84s] Type 'man IMPCTE-290' for more detail.
[07/15 18:54:06     84s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
[07/15 18:54:06     84s] Type 'man IMPCTE-290' for more detail.
[07/15 18:54:06     84s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
[07/15 18:54:06     84s] Type 'man IMPCTE-290' for more detail.
[07/15 18:54:06     84s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
[07/15 18:54:06     84s] Type 'man IMPCTE-290' for more detail.
[07/15 18:54:06     84s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
[07/15 18:54:06     84s] Type 'man IMPCTE-290' for more detail.
[07/15 18:54:06     84s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
[07/15 18:54:06     84s] Type 'man IMPCTE-290' for more detail.
[07/15 18:54:06     84s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
[07/15 18:54:06     84s] Type 'man IMPCTE-290' for more detail.
[07/15 18:54:06     84s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
[07/15 18:54:06     84s] Type 'man IMPCTE-290' for more detail.
[07/15 18:54:06     84s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
[07/15 18:54:06     84s] Type 'man IMPCTE-290' for more detail.
[07/15 18:54:06     84s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
[07/15 18:54:06     84s] Type 'man IMPCTE-290' for more detail.
[07/15 18:54:06     84s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
[07/15 18:54:06     84s] Type 'man IMPCTE-290' for more detail.
[07/15 18:54:06     84s] **WARN: (EMS-27):	Message (IMPCTE-290) has exceeded the current message display limit of 20.
[07/15 18:54:06     84s] To increase the message display limit, refer to the product command reference manual.
[07/15 18:54:06     84s] AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
[07/15 18:54:06     84s] Done restore timing graph
[07/15 18:54:06     84s] Done building cte setup timing graph (fixHold) cpu=0:00:00.8 real=0:00:01.0 totSessionCpu=0:01:25 mem=2225.7M ***
[07/15 18:54:06     84s] *info: category slack lower bound [L 0.0] default
[07/15 18:54:06     84s] *info: category slack lower bound [H 0.0] reg2reg 
[07/15 18:54:06     84s] --------------------------------------------------- 
[07/15 18:54:06     84s]    Setup Violation Summary with Target Slack (0.000 ns)
[07/15 18:54:06     84s] --------------------------------------------------- 
[07/15 18:54:06     84s]          WNS    reg2regWNS
[07/15 18:54:06     84s]     0.081 ns      6.358 ns
[07/15 18:54:06     84s] --------------------------------------------------- 
[07/15 18:54:06     84s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[07/15 18:54:06     84s] 
[07/15 18:54:06     84s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[07/15 18:54:06     84s] Summary for sequential cells identification: 
[07/15 18:54:06     84s]   Identified SBFF number: 33
[07/15 18:54:06     84s]   Identified MBFF number: 0
[07/15 18:54:06     84s]   Identified SB Latch number: 0
[07/15 18:54:06     84s]   Identified MB Latch number: 0
[07/15 18:54:06     84s]   Not identified SBFF number: 0
[07/15 18:54:06     84s]   Not identified MBFF number: 0
[07/15 18:54:06     84s]   Not identified SB Latch number: 0
[07/15 18:54:06     84s]   Not identified MB Latch number: 0
[07/15 18:54:06     84s]   Number of sequential cells which are not FFs: 43
[07/15 18:54:06     84s]  Visiting view : slow_functional_mode
[07/15 18:54:06     84s]    : PowerDomain = none : Weighted F : unweighted  = 91.00 (1.000) with rcCorner = 0
[07/15 18:54:06     84s]    : PowerDomain = none : Weighted F : unweighted  = 84.30 (1.000) with rcCorner = -1
[07/15 18:54:06     84s]  Visiting view : fast_functional_mode
[07/15 18:54:06     84s]    : PowerDomain = none : Weighted F : unweighted  = 44.30 (1.000) with rcCorner = 1
[07/15 18:54:06     84s]    : PowerDomain = none : Weighted F : unweighted  = 41.60 (1.000) with rcCorner = -1
[07/15 18:54:06     84s] TLC MultiMap info (StdDelay):
[07/15 18:54:06     84s]   : fast_corner + fast_liberty + 0 + no RcCorner := 41.6ps
[07/15 18:54:06     84s]   : fast_corner + fast_liberty + 0 + min_rc := 44.3ps
[07/15 18:54:06     84s]   : slow_corner + slow_liberty + 0 + no RcCorner := 84.3ps
[07/15 18:54:06     84s]   : slow_corner + slow_liberty + 0 + max_rc := 91ps
[07/15 18:54:06     84s]  Setting StdDelay to: 91ps
[07/15 18:54:06     84s] 
[07/15 18:54:06     84s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[07/15 18:54:06     84s] 
[07/15 18:54:06     84s] TimeStamp Deleting Cell Server Begin ...
[07/15 18:54:06     84s] 
[07/15 18:54:06     84s] TimeStamp Deleting Cell Server End ...
[07/15 18:54:06     84s] 
[07/15 18:54:06     84s] Creating Lib Analyzer ...
[07/15 18:54:06     84s] 
[07/15 18:54:06     84s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[07/15 18:54:06     84s] Summary for sequential cells identification: 
[07/15 18:54:06     84s]   Identified SBFF number: 33
[07/15 18:54:06     84s]   Identified MBFF number: 0
[07/15 18:54:06     84s]   Identified SB Latch number: 0
[07/15 18:54:06     84s]   Identified MB Latch number: 0
[07/15 18:54:06     84s]   Not identified SBFF number: 0
[07/15 18:54:06     84s]   Not identified MBFF number: 0
[07/15 18:54:06     84s]   Not identified SB Latch number: 0
[07/15 18:54:06     84s]   Not identified MB Latch number: 0
[07/15 18:54:06     84s]   Number of sequential cells which are not FFs: 43
[07/15 18:54:06     84s]  Visiting view : slow_functional_mode
[07/15 18:54:06     84s]    : PowerDomain = none : Weighted F : unweighted  = 91.00 (1.000) with rcCorner = 0
[07/15 18:54:06     84s]    : PowerDomain = none : Weighted F : unweighted  = 84.30 (1.000) with rcCorner = -1
[07/15 18:54:06     84s]  Visiting view : fast_functional_mode
[07/15 18:54:06     84s]    : PowerDomain = none : Weighted F : unweighted  = 44.30 (1.000) with rcCorner = 1
[07/15 18:54:06     84s]    : PowerDomain = none : Weighted F : unweighted  = 41.60 (1.000) with rcCorner = -1
[07/15 18:54:06     84s] TLC MultiMap info (StdDelay):
[07/15 18:54:06     84s]   : fast_corner + fast_liberty + 0 + no RcCorner := 41.6ps
[07/15 18:54:06     84s]   : fast_corner + fast_liberty + 0 + min_rc := 44.3ps
[07/15 18:54:06     84s]   : slow_corner + slow_liberty + 0 + no RcCorner := 84.3ps
[07/15 18:54:06     84s]   : slow_corner + slow_liberty + 0 + max_rc := 91ps
[07/15 18:54:06     84s]  Setting StdDelay to: 91ps
[07/15 18:54:06     84s] 
[07/15 18:54:06     84s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[07/15 18:54:06     84s] Total number of usable buffers from Lib Analyzer: 9 ( BUJI3VX1 BUJI3VX0 BUJI3VX2 BUJI3VX3 BUJI3VX4 BUJI3VX6 BUJI3VX8 BUJI3VX12 BUJI3VX16)
[07/15 18:54:06     84s] Total number of usable inverters from Lib Analyzer: 9 ( INJI3VX1 INJI3VX0 INJI3VX2 INJI3VX3 INJI3VX4 INJI3VX6 INJI3VX8 INJI3VX12 INJI3VX16)
[07/15 18:54:06     84s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1JI3VX1 DLY2JI3VX1 DLY4JI3VX1 DLY8JI3VX1)
[07/15 18:54:06     84s] 
[07/15 18:54:06     84s] {RT max_rc 0 4 4 0}
[07/15 18:54:07     85s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:26 mem=2225.7M
[07/15 18:54:07     85s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:26 mem=2225.7M
[07/15 18:54:07     85s] Creating Lib Analyzer, finished. 
[07/15 18:54:07     85s] 
[07/15 18:54:07     85s] *Info: minBufDelay = 188.2 ps, libStdDelay = 91.0 ps, minBufSize = 12544000 (5.0)
[07/15 18:54:07     85s] *Info: worst delay setup view: slow_functional_mode
[07/15 18:54:07     85s] Footprint list for hold buffering (delay unit: ps)
[07/15 18:54:07     85s] =================================================================
[07/15 18:54:07     85s] *Info:  holdDelay delayRatio delaySens IGArea drvRes cellname(iterm,oterm)
[07/15 18:54:07     85s] ------------------------------------------------------------------
[07/15 18:54:07     85s] *Info:       97.3       2.58     64.59    5.0  57.52 BUJI3VX1 (A,Q)
[07/15 18:54:07     85s] *Info:       99.9       2.72     85.56    5.0  84.74 BUJI3VX0 (A,Q)
[07/15 18:54:07     85s] *Info:       88.1       2.37     36.43    6.0  30.37 BUJI3VX2 (A,Q)
[07/15 18:54:07     85s] *Info:       83.1       2.32     24.14    7.0  20.19 BUJI3VX3 (A,Q)
[07/15 18:54:07     85s] *Info:       85.4       2.31     16.94   10.0  14.25 BUJI3VX4 (A,Q)
[07/15 18:54:07     85s] *Info:      444.8       2.51     69.25   10.0  52.38 DLY1JI3VX1 (A,Q)
[07/15 18:54:07     85s] *Info:       83.8       2.25     12.07   12.0  10.10 BUJI3VX6 (A,Q)
[07/15 18:54:07     85s] *Info:     1082.2       2.56     91.91   13.0  56.14 DLY2JI3VX1 (A,Q)
[07/15 18:54:07     85s] *Info:       92.2       2.26      8.68   15.0   7.10 BUJI3VX8 (A,Q)
[07/15 18:54:07     85s] *Info:     2229.9       2.56    107.16   15.0  61.56 DLY4JI3VX1 (A,Q)
[07/15 18:54:07     85s] *Info:       98.1       2.21      6.14   22.0   5.02 BUJI3VX12 (A,Q)
[07/15 18:54:07     85s] *Info:     5173.2       2.51    105.89   25.0  61.05 DLY8JI3VX1 (A,Q)
[07/15 18:54:07     85s] *Info:       85.1       2.23      4.45   29.0   3.72 BUJI3VX16 (A,Q)
[07/15 18:54:07     85s] =================================================================
[07/15 18:54:07     85s] Hold Timer stdDelay = 44.3ps
[07/15 18:54:07     85s]  Visiting view : fast_functional_mode
[07/15 18:54:07     85s]    : PowerDomain = none : Weighted F : unweighted  = 44.30 (1.000) with rcCorner = 1
[07/15 18:54:07     85s]    : PowerDomain = none : Weighted F : unweighted  = 41.60 (1.000) with rcCorner = -1
[07/15 18:54:07     85s] Hold Timer stdDelay = 44.3ps (fast_functional_mode)
[07/15 18:54:07     85s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2225.7M, EPOCH TIME: 1721084047.334333
[07/15 18:54:07     85s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:54:07     85s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:54:07     85s] 
[07/15 18:54:07     85s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:54:07     85s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.009, MEM:2225.7M, EPOCH TIME: 1721084047.343624
[07/15 18:54:07     85s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 18:54:07     85s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:54:07     85s] 
------------------------------------------------------------------
     Hold Opt Initial Summary
------------------------------------------------------------------

Setup views included:
 slow_functional_mode
Hold views included:
 fast_functional_mode

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.081  |  6.358  |  0.081  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   772   |   291   |   481   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.106  |  0.002  | -0.106  |
|           TNS (ns):| -1.970  |  0.000  | -1.970  |
|    Violating Paths:|   21    |    0    |   21    |
|          All Paths:|   772   |   291   |   481   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2244.8M, EPOCH TIME: 1721084047.358990
[07/15 18:54:07     85s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:54:07     85s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:54:07     85s] 
[07/15 18:54:07     85s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:54:07     85s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.009, MEM:2244.8M, EPOCH TIME: 1721084047.368343
[07/15 18:54:07     85s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 18:54:07     85s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:54:07     85s] Density: 65.858%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------

[07/15 18:54:07     85s] **optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 1673.0M, totSessionCpu=0:01:26 **
[07/15 18:54:07     85s] *** BuildHoldData #1 [finish] (optDesign #3) : cpu/real = 0:00:01.6/0:00:01.7 (1.0), totSession cpu/real = 0:01:25.7/0:11:04.2 (0.1), mem = 2153.8M
[07/15 18:54:07     85s] 
[07/15 18:54:07     85s] =============================================================================================
[07/15 18:54:07     85s]  Step TAT Report : BuildHoldData #1 / optDesign #3                              21.18-s099_1
[07/15 18:54:07     85s] =============================================================================================
[07/15 18:54:07     85s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/15 18:54:07     85s] ---------------------------------------------------------------------------------------------
[07/15 18:54:07     85s] [ ViewPruning            ]      5   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:54:07     85s] [ OptSummaryReport       ]      1   0:00:00.0  (   1.6 % )     0:00:00.0 /  0:00:00.0    1.1
[07/15 18:54:07     85s] [ DrvReport              ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    1.0
[07/15 18:54:07     85s] [ SlackTraversorInit     ]      3   0:00:00.0  (   2.1 % )     0:00:00.0 /  0:00:00.0    0.8
[07/15 18:54:07     85s] [ CellServerInit         ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:54:07     85s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  41.8 % )     0:00:00.7 /  0:00:00.7    1.0
[07/15 18:54:07     85s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:54:07     85s] [ HoldTimerInit          ]      1   0:00:00.0  (   1.9 % )     0:00:00.0 /  0:00:00.0    1.3
[07/15 18:54:07     85s] [ HoldInitFootPrintList  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:54:07     85s] [ ReportTranViolation    ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:54:07     85s] [ ReportCapViolation     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:54:07     85s] [ ReportFanoutViolation  ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:54:07     85s] [ HoldTimerNodeList      ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.7
[07/15 18:54:07     85s] [ TimingUpdate           ]     10   0:00:00.1  (   6.6 % )     0:00:00.3 /  0:00:00.3    1.0
[07/15 18:54:07     85s] [ FullDelayCalc          ]      2   0:00:00.2  (   9.4 % )     0:00:00.2 /  0:00:00.2    1.0
[07/15 18:54:07     85s] [ TimingReport           ]      2   0:00:00.1  (   5.7 % )     0:00:00.1 /  0:00:00.1    0.9
[07/15 18:54:07     85s] [ SaveTimingGraph        ]      1   0:00:00.1  (   5.9 % )     0:00:00.1 /  0:00:00.1    1.0
[07/15 18:54:07     85s] [ RestoreTimingGraph     ]      1   0:00:00.1  (   6.7 % )     0:00:00.1 /  0:00:00.1    1.1
[07/15 18:54:07     85s] [ MISC                   ]          0:00:00.3  (  15.9 % )     0:00:00.3 /  0:00:00.2    0.9
[07/15 18:54:07     85s] ---------------------------------------------------------------------------------------------
[07/15 18:54:07     85s]  BuildHoldData #1 TOTAL             0:00:01.7  ( 100.0 % )     0:00:01.7 /  0:00:01.6    1.0
[07/15 18:54:07     85s] ---------------------------------------------------------------------------------------------
[07/15 18:54:07     85s] 
[07/15 18:54:07     85s] *** HoldOpt #1 [begin] (optDesign #3) : totSession cpu/real = 0:01:25.7/0:11:04.2 (0.1), mem = 2153.8M
[07/15 18:54:07     85s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.6155.26
[07/15 18:54:07     85s] #optDebug: Start CG creation (mem=2153.8M)
[07/15 18:54:07     85s]  ...initializing CG  maxDriveDist 2849.668000 stdCellHgt 4.480000 defLenToSkip 31.360000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 284.966000 
[07/15 18:54:07     85s] (cpu=0:00:00.0, mem=2230.4M)
[07/15 18:54:07     85s]  ...processing cgPrt (cpu=0:00:00.0, mem=2230.4M)
[07/15 18:54:07     85s]  ...processing cgEgp (cpu=0:00:00.0, mem=2230.4M)
[07/15 18:54:07     85s]  ...processing cgPbk (cpu=0:00:00.0, mem=2230.4M)
[07/15 18:54:07     85s]  ...processing cgNrb(cpu=0:00:00.0, mem=2230.4M)
[07/15 18:54:07     85s]  ...processing cgObs (cpu=0:00:00.0, mem=2230.4M)
[07/15 18:54:07     85s]  ...processing cgCon (cpu=0:00:00.0, mem=2230.4M)
[07/15 18:54:07     85s]  ...processing cgPdm (cpu=0:00:00.0, mem=2230.4M)
[07/15 18:54:07     85s] #optDebug: Finish CG creation (cpu=0:00:00.0, mem=2230.4M)
[07/15 18:54:07     85s] {MMLU 0 13 1446}
[07/15 18:54:07     85s] ### Creating LA Mngr. totSessionCpu=0:01:26 mem=2230.4M
[07/15 18:54:07     85s] ### Creating LA Mngr, finished. totSessionCpu=0:01:26 mem=2230.4M
[07/15 18:54:07     85s] HoldSingleBuffer minRootGain=0.000
[07/15 18:54:07     85s] HoldSingleBuffer minRootGain=0.000
[07/15 18:54:07     85s] HoldSingleBuffer minRootGain=0.000
[07/15 18:54:07     85s] HoldSingleBuffer minRootGain=0.000
[07/15 18:54:07     85s] *info: Run optDesign holdfix with 1 thread.
[07/15 18:54:07     85s] Info: 13 nets with fixed/cover wires excluded.
[07/15 18:54:07     85s] Info: 13 clock nets excluded from IPO operation.
[07/15 18:54:07     85s] --------------------------------------------------- 
[07/15 18:54:07     85s]    Hold Timing Summary  - Initial 
[07/15 18:54:07     85s] --------------------------------------------------- 
[07/15 18:54:07     85s]  Target slack:       0.0000 ns
[07/15 18:54:07     85s]  View: fast_functional_mode 
[07/15 18:54:07     85s]    WNS:      -0.1064
[07/15 18:54:07     85s]    TNS:      -1.9697
[07/15 18:54:07     85s]    VP :           21
[07/15 18:54:07     85s]    Worst hold path end point: spi1_Rx_data_temp_reg[16]/SE 
[07/15 18:54:07     85s] --------------------------------------------------- 
[07/15 18:54:07     85s] Info: Done creating the CCOpt slew target map.
[07/15 18:54:07     85s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[07/15 18:54:07     85s] ### Creating PhyDesignMc. totSessionCpu=0:01:26 mem=2268.5M
[07/15 18:54:07     85s] OPERPROF: Starting DPlace-Init at level 1, MEM:2268.5M, EPOCH TIME: 1721084047.418501
[07/15 18:54:07     85s] Processing tracks to init pin-track alignment.
[07/15 18:54:07     85s] z: 2, totalTracks: 1
[07/15 18:54:07     85s] z: 4, totalTracks: 1
[07/15 18:54:07     85s] z: 6, totalTracks: 1
[07/15 18:54:07     85s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 18:54:07     85s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2268.5M, EPOCH TIME: 1721084047.420051
[07/15 18:54:07     85s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:54:07     85s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:54:07     85s] 
[07/15 18:54:07     85s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:54:07     85s] 
[07/15 18:54:07     85s]  Skipping Bad Lib Cell Checking (CMU) !
[07/15 18:54:07     85s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:2268.5M, EPOCH TIME: 1721084047.429278
[07/15 18:54:07     85s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2268.5M, EPOCH TIME: 1721084047.429335
[07/15 18:54:07     85s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2284.5M, EPOCH TIME: 1721084047.429791
[07/15 18:54:07     85s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2284.5MB).
[07/15 18:54:07     85s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.011, MEM:2284.5M, EPOCH TIME: 1721084047.429982
[07/15 18:54:07     85s] TotalInstCnt at PhyDesignMc Initialization: 1412
[07/15 18:54:07     85s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:26 mem=2284.5M
[07/15 18:54:07     85s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2284.5M, EPOCH TIME: 1721084047.434393
[07/15 18:54:07     85s] Found 0 hard placement blockage before merging.
[07/15 18:54:07     85s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2284.5M, EPOCH TIME: 1721084047.434483
[07/15 18:54:07     85s] 
[07/15 18:54:07     85s] *** Starting Core Fixing (fixHold) cpu=0:00:01.7 real=0:00:02.0 totSessionCpu=0:01:26 mem=2284.5M density=65.858% ***
[07/15 18:54:07     85s] Optimizer Target Slack 0.000 StdDelay is 0.04430  
[07/15 18:54:07     85s] ### Creating RouteCongInterface, started
[07/15 18:54:07     85s] 
[07/15 18:54:07     85s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.7956} 
[07/15 18:54:07     85s] 
[07/15 18:54:07     85s] #optDebug: {0, 0.900}
[07/15 18:54:07     85s] ### Creating RouteCongInterface, finished

------------------------------------------------------------------
     Phase Initial Timing Summary
------------------------------------------------------------------

Setup views included:
 slow_functional_mode 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.081  |  6.358  |  0.081  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   772   |   291   |   481   |
+--------------------+---------+---------+---------+

Density: 65.858%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
[07/15 18:54:07     85s] *info: Hold Batch Commit is enabled
[07/15 18:54:07     85s] *info: Levelized Batch Commit is enabled
[07/15 18:54:07     85s] 
[07/15 18:54:07     85s] Phase I ......
[07/15 18:54:07     85s] Executing transform: ECO Safe Resize
[07/15 18:54:07     85s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[07/15 18:54:07     85s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
[07/15 18:54:07     85s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[07/15 18:54:07     85s] Worst hold path end point:
[07/15 18:54:07     85s]   spi1_Rx_data_temp_reg[16]/SE
[07/15 18:54:07     85s]     net: FE_OFN2_SPI_CS (nrTerm=47)
[07/15 18:54:07     85s] |   0|  -0.106|    -1.97|      21|          0|       0(     0)|   65.86%|   0:00:00.0|  2284.5M|
[07/15 18:54:07     85s] Worst hold path end point:
[07/15 18:54:07     85s]   spi1_Rx_data_temp_reg[16]/SE
[07/15 18:54:07     85s]     net: FE_OFN2_SPI_CS (nrTerm=47)
[07/15 18:54:07     85s] |   1|  -0.106|    -1.97|      21|          0|       0(     0)|   65.86%|   0:00:00.0|  2284.5M|
[07/15 18:54:07     85s] 
[07/15 18:54:07     85s] Capturing REF for hold ...
[07/15 18:54:07     85s]    Hold Timing Snapshot: (REF)
[07/15 18:54:07     85s]              All PG WNS: -0.106
[07/15 18:54:07     85s]              All PG TNS: -1.970
[07/15 18:54:07     85s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[07/15 18:54:07     85s] Executing transform: AddBuffer + LegalResize
[07/15 18:54:07     85s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[07/15 18:54:07     85s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
[07/15 18:54:07     85s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[07/15 18:54:07     85s] Worst hold path end point:
[07/15 18:54:07     85s]   spi1_Rx_data_temp_reg[16]/SE
[07/15 18:54:07     85s]     net: FE_OFN2_SPI_CS (nrTerm=47)
[07/15 18:54:07     85s] |   0|  -0.106|    -1.97|      21|          0|       0(     0)|   65.86%|   0:00:00.0|  2284.5M|
[07/15 18:54:07     85s] Worst hold path end point:
[07/15 18:54:07     85s]   npg1_DAC_cont_reg[1]/D
[07/15 18:54:07     85s]     net: n_350 (nrTerm=2)
[07/15 18:54:07     85s] |   1|   0.002|     0.00|       0|          1|       0(     0)|   65.89%|   0:00:00.0|  2303.6M|
[07/15 18:54:07     85s] 
[07/15 18:54:07     85s] Capturing REF for hold ...
[07/15 18:54:07     85s]    Hold Timing Snapshot: (REF)
[07/15 18:54:07     85s]              All PG WNS: 0.002
[07/15 18:54:07     85s]              All PG TNS: 0.000
[07/15 18:54:07     85s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[07/15 18:54:07     85s] 
[07/15 18:54:07     85s] *info:    Total 1 cells added for Phase I
[07/15 18:54:07     85s] *info:        in which 0 is ripple commits (0.000%)
[07/15 18:54:07     85s] --------------------------------------------------- 
[07/15 18:54:07     85s]    Hold Timing Summary  - Phase I 
[07/15 18:54:07     85s] --------------------------------------------------- 
[07/15 18:54:07     85s]  Target slack:       0.0000 ns
[07/15 18:54:07     85s]  View: fast_functional_mode 
[07/15 18:54:07     85s]    WNS:       0.0015
[07/15 18:54:07     85s]    TNS:       0.0000
[07/15 18:54:07     85s]    VP :            0
[07/15 18:54:07     85s]    Worst hold path end point: npg1_DAC_cont_reg[1]/D 
[07/15 18:54:07     85s] --------------------------------------------------- 

------------------------------------------------------------------
      Phase I Timing Summary
------------------------------------------------------------------

Setup views included:
 slow_functional_mode 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.081  |  6.358  |  0.081  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   772   |   291   |   481   |
+--------------------+---------+---------+---------+

Density: 65.889%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
[07/15 18:54:07     85s] 
[07/15 18:54:07     85s] *** Finished Core Fixing (fixHold) cpu=0:00:01.8 real=0:00:02.0 totSessionCpu=0:01:26 mem=2311.6M density=65.889% ***
[07/15 18:54:07     85s] 
[07/15 18:54:07     85s] *info:
[07/15 18:54:07     85s] *info: Added a total of 1 cells to fix/reduce hold violation
[07/15 18:54:07     85s] *info:          in which 1 termBuffering
[07/15 18:54:07     85s] *info:          in which 0 dummyBuffering
[07/15 18:54:07     85s] *info:
[07/15 18:54:07     85s] *info: Summary: 
[07/15 18:54:07     85s] *info:            1 cell  of type 'DLY1JI3VX1' (10.0, 	52.383) used
[07/15 18:54:07     85s] 
[07/15 18:54:07     85s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2311.6M, EPOCH TIME: 1721084047.525556
[07/15 18:54:07     85s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1413).
[07/15 18:54:07     85s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:54:07     85s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:54:07     85s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:54:07     85s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.002, MEM:2298.6M, EPOCH TIME: 1721084047.527815
[07/15 18:54:07     85s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2298.6M, EPOCH TIME: 1721084047.528227
[07/15 18:54:07     85s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2298.6M, EPOCH TIME: 1721084047.528306
[07/15 18:54:07     85s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2298.6M, EPOCH TIME: 1721084047.529526
[07/15 18:54:07     85s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:54:07     85s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:54:07     85s] 
[07/15 18:54:07     85s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:54:07     85s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.010, REAL:0.009, MEM:2298.6M, EPOCH TIME: 1721084047.538645
[07/15 18:54:07     85s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2298.6M, EPOCH TIME: 1721084047.538698
[07/15 18:54:07     85s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2298.6M, EPOCH TIME: 1721084047.538822
[07/15 18:54:07     85s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2298.6M, EPOCH TIME: 1721084047.538955
[07/15 18:54:07     85s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:2298.6M, EPOCH TIME: 1721084047.539036
[07/15 18:54:07     85s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.010, REAL:0.011, MEM:2298.6M, EPOCH TIME: 1721084047.539112
[07/15 18:54:07     85s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.010, REAL:0.011, MEM:2298.6M, EPOCH TIME: 1721084047.539150
[07/15 18:54:07     85s] TDRefine: refinePlace mode is spiral
[07/15 18:54:07     85s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.6155.15
[07/15 18:54:07     85s] OPERPROF: Starting RefinePlace at level 1, MEM:2298.6M, EPOCH TIME: 1721084047.539206
[07/15 18:54:07     85s] *** Starting refinePlace (0:01:26 mem=2298.6M) ***
[07/15 18:54:07     85s] Total net bbox length = 4.754e+04 (2.602e+04 2.152e+04) (ext = 4.767e+03)
[07/15 18:54:07     85s] 
[07/15 18:54:07     85s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:54:07     85s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/15 18:54:07     85s] (I)      Default pattern map key = aska_dig_default.
[07/15 18:54:07     85s] (I)      Default pattern map key = aska_dig_default.
[07/15 18:54:07     85s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2298.6M, EPOCH TIME: 1721084047.540538
[07/15 18:54:07     85s] Starting refinePlace ...
[07/15 18:54:07     85s] (I)      Default pattern map key = aska_dig_default.
[07/15 18:54:07     85s] One DDP V2 for no tweak run.
[07/15 18:54:07     85s] (I)      Default pattern map key = aska_dig_default.
[07/15 18:54:07     85s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:2298.6M, EPOCH TIME: 1721084047.543440
[07/15 18:54:07     85s] DDP initSite1 nrRow 45 nrJob 45
[07/15 18:54:07     85s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:2298.6M, EPOCH TIME: 1721084047.543503
[07/15 18:54:07     85s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:2298.6M, EPOCH TIME: 1721084047.543568
[07/15 18:54:07     85s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:2298.6M, EPOCH TIME: 1721084047.543608
[07/15 18:54:07     85s] DDP markSite nrRow 45 nrJob 45
[07/15 18:54:07     85s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.000, MEM:2298.6M, EPOCH TIME: 1721084047.543696
[07/15 18:54:07     85s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.000, REAL:0.000, MEM:2298.6M, EPOCH TIME: 1721084047.543738
[07/15 18:54:07     85s]   Spread Effort: high, pre-route mode, useDDP on.
[07/15 18:54:07     85s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2298.6MB) @(0:01:26 - 0:01:26).
[07/15 18:54:07     85s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/15 18:54:07     85s] wireLenOptFixPriorityInst 368 inst fixed
[07/15 18:54:07     85s] 
[07/15 18:54:07     85s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[07/15 18:54:07     85s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7f48abf10ec0.
[07/15 18:54:07     85s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 0 out of 1 thread pools are available.
[07/15 18:54:07     85s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[07/15 18:54:07     85s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[07/15 18:54:07     85s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[07/15 18:54:07     85s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2282.6MB) @(0:01:26 - 0:01:26).
[07/15 18:54:07     85s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/15 18:54:07     85s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2282.6MB
[07/15 18:54:07     85s] Statistics of distance of Instance movement in refine placement:
[07/15 18:54:07     85s]   maximum (X+Y) =         0.00 um
[07/15 18:54:07     85s]   mean    (X+Y) =         0.00 um
[07/15 18:54:07     85s] Summary Report:
[07/15 18:54:07     85s] Instances move: 0 (out of 1402 movable)
[07/15 18:54:07     85s] Instances flipped: 0
[07/15 18:54:07     85s] Mean displacement: 0.00 um
[07/15 18:54:07     85s] Max displacement: 0.00 um 
[07/15 18:54:07     85s] Total instances moved : 0
[07/15 18:54:07     85s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.030, REAL:0.027, MEM:2282.6M, EPOCH TIME: 1721084047.567129
[07/15 18:54:07     85s] Total net bbox length = 4.754e+04 (2.602e+04 2.152e+04) (ext = 4.767e+03)
[07/15 18:54:07     85s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2282.6MB
[07/15 18:54:07     85s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2282.6MB) @(0:01:26 - 0:01:26).
[07/15 18:54:07     85s] *** Finished refinePlace (0:01:26 mem=2282.6M) ***
[07/15 18:54:07     85s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.6155.15
[07/15 18:54:07     85s] OPERPROF: Finished RefinePlace at level 1, CPU:0.030, REAL:0.028, MEM:2282.6M, EPOCH TIME: 1721084047.567565
[07/15 18:54:07     85s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2282.6M, EPOCH TIME: 1721084047.570768
[07/15 18:54:07     85s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1413).
[07/15 18:54:07     85s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:54:07     85s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:54:07     85s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:54:07     85s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.002, MEM:2282.6M, EPOCH TIME: 1721084047.572612
[07/15 18:54:07     85s] *** maximum move = 0.00 um ***
[07/15 18:54:07     85s] *** Finished re-routing un-routed nets (2282.6M) ***
[07/15 18:54:07     85s] OPERPROF: Starting DPlace-Init at level 1, MEM:2282.6M, EPOCH TIME: 1721084047.573081
[07/15 18:54:07     85s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2282.6M, EPOCH TIME: 1721084047.574364
[07/15 18:54:07     85s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:54:07     85s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:54:07     85s] 
[07/15 18:54:07     85s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:54:07     85s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.009, MEM:2282.6M, EPOCH TIME: 1721084047.583322
[07/15 18:54:07     85s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2282.6M, EPOCH TIME: 1721084047.583379
[07/15 18:54:07     85s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2298.6M, EPOCH TIME: 1721084047.583827
[07/15 18:54:07     85s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2298.6M, EPOCH TIME: 1721084047.583963
[07/15 18:54:07     85s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:2298.6M, EPOCH TIME: 1721084047.584035
[07/15 18:54:07     85s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.011, MEM:2298.6M, EPOCH TIME: 1721084047.584110
[07/15 18:54:07     85s] 
[07/15 18:54:07     85s] *** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=2298.6M) ***

------------------------------------------------------------------
     After refinePlace Timing Summary
------------------------------------------------------------------

Setup views included:
 slow_functional_mode 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.081  |  6.358  |  0.081  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   772   |   291   |   481   |
+--------------------+---------+---------+---------+

Density: 65.889%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
[07/15 18:54:07     85s] *** Finish Post CTS Hold Fixing (cpu=0:00:01.9 real=0:00:02.0 totSessionCpu=0:01:26 mem=2308.6M density=65.889%) ***
[07/15 18:54:07     85s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.6155.26
[07/15 18:54:07     85s] **INFO: total 381 insts, 305 nets marked don't touch
[07/15 18:54:07     85s] **INFO: total 381 insts, 305 nets marked don't touch DB property
[07/15 18:54:07     85s] **INFO: total 381 insts, 305 nets unmarked don't touch
[07/15 18:54:07     85s] 
[07/15 18:54:07     85s] Deleting 0 temporary hard placement blockage(s).
[07/15 18:54:07     85s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2289.5M, EPOCH TIME: 1721084047.605094
[07/15 18:54:07     85s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 18:54:07     85s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:54:07     85s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:54:07     85s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:54:07     85s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.002, MEM:2219.5M, EPOCH TIME: 1721084047.607399
[07/15 18:54:07     85s] TotalInstCnt at PhyDesignMc Destruction: 1413
[07/15 18:54:07     85s] *** HoldOpt #1 [finish] (optDesign #3) : cpu/real = 0:00:00.2/0:00:00.2 (1.0), totSession cpu/real = 0:01:25.9/0:11:04.4 (0.1), mem = 2219.5M
[07/15 18:54:07     85s] 
[07/15 18:54:07     85s] =============================================================================================
[07/15 18:54:07     85s]  Step TAT Report : HoldOpt #1 / optDesign #3                                    21.18-s099_1
[07/15 18:54:07     85s] =============================================================================================
[07/15 18:54:07     85s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/15 18:54:07     85s] ---------------------------------------------------------------------------------------------
[07/15 18:54:07     85s] [ OptSummaryReport       ]      3   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.9
[07/15 18:54:07     85s] [ SlackTraversorInit     ]      1   0:00:00.0  (   2.8 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:54:07     85s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:54:07     85s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   6.8 % )     0:00:00.0 /  0:00:00.0    1.3
[07/15 18:54:07     85s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:54:07     85s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:54:07     85s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (  15.5 % )     0:00:00.0 /  0:00:00.0    0.8
[07/15 18:54:07     85s] [ OptimizationStep       ]      2   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.8
[07/15 18:54:07     85s] [ OptSingleIteration     ]      4   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.8
[07/15 18:54:07     85s] [ OptGetWeight           ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:54:07     85s] [ OptEval                ]      2   0:00:00.0  (   3.5 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:54:07     85s] [ OptCommit              ]      2   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.9
[07/15 18:54:07     85s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:54:07     85s] [ IncrDelayCalc          ]      3   0:00:00.0  (   1.9 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:54:07     85s] [ HoldReEval             ]      1   0:00:00.0  (   1.9 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:54:07     85s] [ HoldCollectNode        ]      5   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:54:07     85s] [ HoldSortNodeList       ]      4   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:54:07     85s] [ HoldBottleneckCount    ]      3   0:00:00.0  (   6.9 % )     0:00:00.0 /  0:00:00.0    0.6
[07/15 18:54:07     85s] [ HoldCacheNodeWeight    ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:54:07     85s] [ HoldBuildSlackGraph    ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:54:07     85s] [ HoldDBCommit           ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:54:07     85s] [ HoldTimerCalcSummary   ]      4   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:54:07     85s] [ RefinePlace            ]      1   0:00:00.1  (  27.7 % )     0:00:00.1 /  0:00:00.1    1.1
[07/15 18:54:07     85s] [ TimingUpdate           ]      7   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:54:07     85s] [ TimingReport           ]      3   0:00:00.0  (  17.2 % )     0:00:00.0 /  0:00:00.0    1.0
[07/15 18:54:07     85s] [ IncrTimingUpdate       ]      3   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:54:07     85s] [ MISC                   ]          0:00:00.0  (   7.9 % )     0:00:00.0 /  0:00:00.0    2.7
[07/15 18:54:07     85s] ---------------------------------------------------------------------------------------------
[07/15 18:54:07     85s]  HoldOpt #1 TOTAL                   0:00:00.2  ( 100.0 % )     0:00:00.2 /  0:00:00.2    1.0
[07/15 18:54:07     85s] ---------------------------------------------------------------------------------------------
[07/15 18:54:07     85s] 
[07/15 18:54:07     85s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2219.5M, EPOCH TIME: 1721084047.609161
[07/15 18:54:07     85s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:54:07     85s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:54:07     85s] 
[07/15 18:54:07     85s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:54:07     85s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.009, MEM:2219.5M, EPOCH TIME: 1721084047.618151
[07/15 18:54:07     85s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 18:54:07     85s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:54:07     85s] *** Steiner Routed Nets: 23.359%; Threshold: 100; Threshold for Hold: 100
[07/15 18:54:07     85s] ### Creating LA Mngr. totSessionCpu=0:01:26 mem=2219.5M
[07/15 18:54:07     85s] ### Creating LA Mngr, finished. totSessionCpu=0:01:26 mem=2219.5M
[07/15 18:54:07     85s] Re-routed 0 nets
[07/15 18:54:07     85s] GigaOpt_HOLD: Recover setup timing after hold fixing
[07/15 18:54:07     85s] 
[07/15 18:54:07     85s] TimeStamp Deleting Cell Server Begin ...
[07/15 18:54:07     85s] Deleting Lib Analyzer.
[07/15 18:54:07     85s] 
[07/15 18:54:07     85s] TimeStamp Deleting Cell Server End ...
[07/15 18:54:07     85s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[07/15 18:54:07     85s] 
[07/15 18:54:07     85s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[07/15 18:54:07     85s] Summary for sequential cells identification: 
[07/15 18:54:07     85s]   Identified SBFF number: 33
[07/15 18:54:07     85s]   Identified MBFF number: 0
[07/15 18:54:07     85s]   Identified SB Latch number: 0
[07/15 18:54:07     85s]   Identified MB Latch number: 0
[07/15 18:54:07     85s]   Not identified SBFF number: 0
[07/15 18:54:07     85s]   Not identified MBFF number: 0
[07/15 18:54:07     85s]   Not identified SB Latch number: 0
[07/15 18:54:07     85s]   Not identified MB Latch number: 0
[07/15 18:54:07     85s]   Number of sequential cells which are not FFs: 43
[07/15 18:54:07     85s]  Visiting view : slow_functional_mode
[07/15 18:54:07     85s]    : PowerDomain = none : Weighted F : unweighted  = 91.00 (1.000) with rcCorner = 0
[07/15 18:54:07     85s]    : PowerDomain = none : Weighted F : unweighted  = 84.30 (1.000) with rcCorner = -1
[07/15 18:54:07     85s]  Visiting view : fast_functional_mode
[07/15 18:54:07     85s]    : PowerDomain = none : Weighted F : unweighted  = 44.30 (1.000) with rcCorner = 1
[07/15 18:54:07     85s]    : PowerDomain = none : Weighted F : unweighted  = 41.60 (1.000) with rcCorner = -1
[07/15 18:54:07     85s] TLC MultiMap info (StdDelay):
[07/15 18:54:07     85s]   : fast_corner + fast_liberty + 0 + no RcCorner := 41.6ps
[07/15 18:54:07     85s]   : fast_corner + fast_liberty + 0 + min_rc := 44.3ps
[07/15 18:54:07     85s]   : slow_corner + slow_liberty + 0 + no RcCorner := 84.3ps
[07/15 18:54:07     85s]   : slow_corner + slow_liberty + 0 + max_rc := 91ps
[07/15 18:54:07     85s]  Setting StdDelay to: 91ps
[07/15 18:54:07     85s] 
[07/15 18:54:07     85s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[07/15 18:54:07     85s] 
[07/15 18:54:07     85s] TimeStamp Deleting Cell Server Begin ...
[07/15 18:54:07     85s] 
[07/15 18:54:07     85s] TimeStamp Deleting Cell Server End ...
[07/15 18:54:07     85s] GigaOpt_HOLD: max_tran 0 => 0, max_cap 0 => 0 (threshold 10) - Skip drv recovery
[07/15 18:54:07     85s] OPTC: user 20.0
[07/15 18:54:07     85s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[07/15 18:54:07     85s] 
[07/15 18:54:07     85s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[07/15 18:54:07     85s] Summary for sequential cells identification: 
[07/15 18:54:07     85s]   Identified SBFF number: 33
[07/15 18:54:07     85s]   Identified MBFF number: 0
[07/15 18:54:07     85s]   Identified SB Latch number: 0
[07/15 18:54:07     85s]   Identified MB Latch number: 0
[07/15 18:54:07     85s]   Not identified SBFF number: 0
[07/15 18:54:07     85s]   Not identified MBFF number: 0
[07/15 18:54:07     85s]   Not identified SB Latch number: 0
[07/15 18:54:07     85s]   Not identified MB Latch number: 0
[07/15 18:54:07     85s]   Number of sequential cells which are not FFs: 43
[07/15 18:54:07     85s]  Visiting view : slow_functional_mode
[07/15 18:54:07     85s]    : PowerDomain = none : Weighted F : unweighted  = 91.00 (1.000) with rcCorner = 0
[07/15 18:54:07     85s]    : PowerDomain = none : Weighted F : unweighted  = 84.30 (1.000) with rcCorner = -1
[07/15 18:54:07     85s]  Visiting view : fast_functional_mode
[07/15 18:54:07     85s]    : PowerDomain = none : Weighted F : unweighted  = 44.30 (1.000) with rcCorner = 1
[07/15 18:54:07     85s]    : PowerDomain = none : Weighted F : unweighted  = 41.60 (1.000) with rcCorner = -1
[07/15 18:54:07     85s] TLC MultiMap info (StdDelay):
[07/15 18:54:07     85s]   : fast_corner + fast_liberty + 0 + no RcCorner := 41.6ps
[07/15 18:54:07     85s]   : fast_corner + fast_liberty + 0 + min_rc := 44.3ps
[07/15 18:54:07     85s]   : slow_corner + slow_liberty + 0 + no RcCorner := 84.3ps
[07/15 18:54:07     85s]   : slow_corner + slow_liberty + 0 + max_rc := 91ps
[07/15 18:54:07     85s]  Setting StdDelay to: 91ps
[07/15 18:54:07     85s] 
[07/15 18:54:07     85s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[07/15 18:54:07     85s] GigaOpt: WNS changes after routing: 0.000 -> 0.000 (bump = 0.0)
[07/15 18:54:07     85s] GigaOpt: WNS bump threshold: 0.0455
[07/15 18:54:07     85s] GigaOpt: Skipping postEco optimization
[07/15 18:54:07     85s] GigaOpt: WNS changes after postEco optimization: 0.000 -> 0.000 (bump = 0.0)
[07/15 18:54:07     85s] GigaOpt: Skipping nonLegal postEco optimization
[07/15 18:54:07     86s] 
[07/15 18:54:07     86s] Active setup views:
[07/15 18:54:07     86s]  slow_functional_mode
[07/15 18:54:07     86s]   Dominating endpoints: 0
[07/15 18:54:07     86s]   Dominating TNS: -0.000
[07/15 18:54:07     86s] 
[07/15 18:54:07     86s] OPTC: user 20.0
[07/15 18:54:07     86s] OPTC: user 20.0
[07/15 18:54:07     86s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2257.69 MB )
[07/15 18:54:07     86s] (I)      ============================ Layers =============================
[07/15 18:54:07     86s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 18:54:07     86s] (I)      | DB# |  ID |                 Name |      Type | #Masks | Extra |
[07/15 18:54:07     86s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 18:54:07     86s] (I)      |  33 |   0 |                 CONT |       cut |      1 |       |
[07/15 18:54:07     86s] (I)      |   1 |   1 |                 MET1 |      wire |      1 |       |
[07/15 18:54:07     86s] (I)      |  34 |   1 |                 VIA1 |       cut |      1 |       |
[07/15 18:54:07     86s] (I)      |   2 |   2 |                 MET2 |      wire |      1 |       |
[07/15 18:54:07     86s] (I)      |  35 |   2 |                 VIA2 |       cut |      1 |       |
[07/15 18:54:07     86s] (I)      |   3 |   3 |                 MET3 |      wire |      1 |       |
[07/15 18:54:07     86s] (I)      |  36 |   3 |                 VIA3 |       cut |      1 |       |
[07/15 18:54:07     86s] (I)      |   4 |   4 |                 MET4 |      wire |      1 |       |
[07/15 18:54:07     86s] (I)      |  37 |   4 |                VIATP |       cut |      1 |       |
[07/15 18:54:07     86s] (I)      |   5 |   5 |                METTP |      wire |      1 |       |
[07/15 18:54:07     86s] (I)      |  38 |   5 |               VIATPL |       cut |      1 |       |
[07/15 18:54:07     86s] (I)      |   6 |   6 |               METTPL |      wire |      1 |       |
[07/15 18:54:07     86s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 18:54:07     86s] (I)      |  64 |  64 |              OVERLAP |   overlap |        |       |
[07/15 18:54:07     86s] (I)      |  65 |  65 |                 PIMP |   implant |        |       |
[07/15 18:54:07     86s] (I)      |  66 |  66 |                 NIMP |   implant |        |       |
[07/15 18:54:07     86s] (I)      |  67 |  67 |                NWELL |     other |        |    MS |
[07/15 18:54:07     86s] (I)      |  68 |  68 |                 DIFF | diffusion |        |    MS |
[07/15 18:54:07     86s] (I)      |   0 |   0 |                POLY1 |     other |        |    MS |
[07/15 18:54:07     86s] (I)      |  69 |  69 |               LOCKED |     other |        |       |
[07/15 18:54:07     86s] (I)      |  70 |  70 |              LOCKED1 |     other |        |       |
[07/15 18:54:07     86s] (I)      |  71 |  71 |              LOCKED2 |     other |        |       |
[07/15 18:54:07     86s] (I)      |  72 |  72 |              LOCKED3 |     other |        |       |
[07/15 18:54:07     86s] (I)      |  73 |  73 |              LOCKED4 |     other |        |       |
[07/15 18:54:07     86s] (I)      |  74 |  74 |                   MV |     other |        |    MS |
[07/15 18:54:07     86s] (I)      |  75 |  75 |                PWELL |     other |        |    MS |
[07/15 18:54:07     86s] (I)      |  76 |  76 |                  PAD |     other |        |    MS |
[07/15 18:54:07     86s] (I)      |  77 |  77 |                 VIA4 |     other |        |    MS |
[07/15 18:54:07     86s] (I)      |  78 |  78 |                 SBLK |     other |        |    MS |
[07/15 18:54:07     86s] (I)      |  79 |  79 |                NOPIM |     other |        |    MS |
[07/15 18:54:07     86s] (I)      |  80 |  80 |                 CAPM |     other |        |    MS |
[07/15 18:54:07     86s] (I)      |  81 |  81 |                 MET5 |     other |        |    MS |
[07/15 18:54:07     86s] (I)      |  82 |  82 |                  LDP |     other |        |    MS |
[07/15 18:54:07     86s] (I)      |  83 |  83 |                NODRC |     other |        |    MS |
[07/15 18:54:07     86s] (I)      |  84 |  84 |               DIODEF |     other |        |    MS |
[07/15 18:54:07     86s] (I)      |  85 |  85 |                  ESD |     other |        |    MS |
[07/15 18:54:07     86s] (I)      |  86 |  86 |                  LDN |     other |        |    MS |
[07/15 18:54:07     86s] (I)      |  87 |  87 |                   CF |     other |        |    MS |
[07/15 18:54:07     86s] (I)      |  88 |  88 |                 HRES |     other |        |    MS |
[07/15 18:54:07     86s] (I)      |  89 |  89 |                  ALN |     other |        |    MS |
[07/15 18:54:07     86s] (I)      |  90 |  90 |               DNWELL |     other |        |    MS |
[07/15 18:54:07     86s] (I)      |  91 |  91 |                 IOID |     other |        |    MS |
[07/15 18:54:07     86s] (I)      |  92 |  92 |                 MRES |     other |        |    MS |
[07/15 18:54:07     86s] (I)      |  93 |  93 |                  NW1 |     other |        |    MS |
[07/15 18:54:07     86s] (I)      |  94 |  94 |                  PW1 |     other |        |    MS |
[07/15 18:54:07     86s] (I)      |  95 |  95 |                  NW2 |     other |        |    MS |
[07/15 18:54:07     86s] (I)      |  96 |  96 |                  PW2 |     other |        |    MS |
[07/15 18:54:07     86s] (I)      |  97 |  97 |               BLKALL |     other |        |    MS |
[07/15 18:54:07     86s] (I)      |  98 |  98 |               BIPDEF |     other |        |    MS |
[07/15 18:54:07     86s] (I)      |  99 |  99 |                 NIFE |     other |        |    MS |
[07/15 18:54:07     86s] (I)      | 100 | 100 |               SUBCUT |     other |        |    MS |
[07/15 18:54:07     86s] (I)      | 101 | 101 |               FAMARK |     other |        |    MS |
[07/15 18:54:07     86s] (I)      | 102 | 102 |               RESDEF |     other |        |    MS |
[07/15 18:54:07     86s] (I)      | 103 | 103 |               CAPDEF |     other |        |    MS |
[07/15 18:54:07     86s] (I)      | 104 | 104 |               INDDEF |     other |        |    MS |
[07/15 18:54:07     86s] (I)      | 105 | 105 |                  RAC |     other |        |    MS |
[07/15 18:54:07     86s] (I)      | 106 | 106 |                XFLAY |     other |        |    MS |
[07/15 18:54:07     86s] (I)      | 107 | 107 |                HVGOX |     other |        |    MS |
[07/15 18:54:07     86s] (I)      | 108 | 108 |              HVPWELL |     other |        |    MS |
[07/15 18:54:07     86s] (I)      | 109 | 109 |              HVNWELL |     other |        |    MS |
[07/15 18:54:07     86s] (I)      | 110 | 110 |                  SOI |     other |        |    MS |
[07/15 18:54:07     86s] (I)      | 111 | 111 |                  PDD |     other |        |    MS |
[07/15 18:54:07     86s] (I)      | 112 | 112 |                  SCI |     other |        |    MS |
[07/15 18:54:07     86s] (I)      | 113 | 113 |                  SSD |     other |        |    MS |
[07/15 18:54:07     86s] (I)      | 114 | 114 |                 DEPL |     other |        |    MS |
[07/15 18:54:07     86s] (I)      | 115 | 115 |                  LPM |     other |        |    MS |
[07/15 18:54:07     86s] (I)      | 116 | 116 |                  LNM |     other |        |    MS |
[07/15 18:54:07     86s] (I)      | 117 | 117 |                ISOPW |     other |        |    MS |
[07/15 18:54:07     86s] (I)      | 118 | 118 |                  SOC |     other |        |    MS |
[07/15 18:54:07     86s] (I)      | 119 | 119 |                 DMOS |     other |        |    MS |
[07/15 18:54:07     86s] (I)      | 120 | 120 |               DEVLBL |     other |        |    MS |
[07/15 18:54:07     86s] (I)      | 121 | 121 |             DNWELLMV |     other |        |    MS |
[07/15 18:54:07     86s] (I)      | 122 | 122 |                PWBLK |     other |        |    MS |
[07/15 18:54:07     86s] (I)      | 123 | 123 |               PHODEF |     other |        |    MS |
[07/15 18:54:07     86s] (I)      | 124 | 124 |                  LNO |     other |        |    MS |
[07/15 18:54:07     86s] (I)      | 125 | 125 |                 VIA5 |     other |        |    MS |
[07/15 18:54:07     86s] (I)      | 126 | 126 |                 MET6 |     other |        |    MS |
[07/15 18:54:07     86s] (I)      | 127 | 127 |               HVDEPL |     other |        |    MS |
[07/15 18:54:07     86s] (I)      | 128 | 128 |              CAPM23F |     other |        |    MS |
[07/15 18:54:07     86s] (I)      | 129 | 129 |             CAPMH23F |     other |        |    MS |
[07/15 18:54:07     86s] (I)      | 130 | 130 |              CAPM34F |     other |        |    MS |
[07/15 18:54:07     86s] (I)      | 131 | 131 |             CAPMH34F |     other |        |    MS |
[07/15 18:54:07     86s] (I)      | 132 | 132 |              CAPM45F |     other |        |    MS |
[07/15 18:54:07     86s] (I)      | 133 | 133 |             CAPMH45F |     other |        |    MS |
[07/15 18:54:07     86s] (I)      | 134 | 134 |              CAPM56F |     other |        |    MS |
[07/15 18:54:07     86s] (I)      | 135 | 135 |             CAPMH56F |     other |        |    MS |
[07/15 18:54:07     86s] (I)      | 136 | 136 |                CAPM2 |     other |        |    MS |
[07/15 18:54:07     86s] (I)      | 137 | 137 |                CAPM3 |     other |        |    MS |
[07/15 18:54:07     86s] (I)      | 138 | 138 |                  DNC |     other |        |    MS |
[07/15 18:54:07     86s] (I)      | 139 | 139 |                  DPC |     other |        |    MS |
[07/15 18:54:07     86s] (I)      | 140 | 140 |                LNDEV |     other |        |    MS |
[07/15 18:54:07     86s] (I)      | 141 | 141 |                  HNW |     other |        |    MS |
[07/15 18:54:07     86s] (I)      | 142 | 142 |                  NDF |     other |        |    MS |
[07/15 18:54:07     86s] (I)      | 143 | 143 |                  PDF |     other |        |    MS |
[07/15 18:54:07     86s] (I)      | 144 | 144 |                  DTI |     other |        |    MS |
[07/15 18:54:07     86s] (I)      | 145 | 145 |                UVWIN |     other |        |    MS |
[07/15 18:54:07     86s] (I)      | 146 | 146 |               ANODOP |     other |        |    MS |
[07/15 18:54:07     86s] (I)      | 147 | 147 |               CATDOP |     other |        |    MS |
[07/15 18:54:07     86s] (I)      | 148 | 148 |                  AML |     other |        |    MS |
[07/15 18:54:07     86s] (I)      | 149 | 149 |                BNIMP |     other |        |    MS |
[07/15 18:54:07     86s] (I)      | 150 | 150 |                  LPW |     other |        |    MS |
[07/15 18:54:07     86s] (I)      | 151 | 151 |                  LNW |     other |        |    MS |
[07/15 18:54:07     86s] (I)      | 152 | 152 |                   BP |     other |        |    MS |
[07/15 18:54:07     86s] (I)      | 153 | 153 |                CAPMH |     other |        |    MS |
[07/15 18:54:07     86s] (I)      | 154 | 154 |               CAPMH2 |     other |        |    MS |
[07/15 18:54:07     86s] (I)      | 155 | 155 |               CAPMH3 |     other |        |    MS |
[07/15 18:54:07     86s] (I)      | 156 | 156 |               LDDBLK |     other |        |    MS |
[07/15 18:54:07     86s] (I)      | 157 | 157 |                  STI |     other |        |    MS |
[07/15 18:54:07     86s] (I)      | 158 | 158 |                  LVT |     other |        |    MS |
[07/15 18:54:07     86s] (I)      | 159 | 159 |               NWELL3 |     other |        |    MS |
[07/15 18:54:07     86s] (I)      | 160 | 160 |               PWELL3 |     other |        |    MS |
[07/15 18:54:07     86s] (I)      | 161 | 161 |                ngate |     other |        |    MS |
[07/15 18:54:07     86s] (I)      | 162 | 162 |                pgate |     other |        |    MS |
[07/15 18:54:07     86s] (I)      | 163 | 163 |                  sub |     other |        |    MS |
[07/15 18:54:07     86s] (I)      | 164 | 164 |              polyres |     other |        |    MS |
[07/15 18:54:07     86s] (I)      | 165 | 165 |               allres |     other |        |    MS |
[07/15 18:54:07     86s] (I)      | 166 | 166 |                  nsd |     other |        |    MS |
[07/15 18:54:07     86s] (I)      | 167 | 167 |                  psd |     other |        |    MS |
[07/15 18:54:07     86s] (I)      | 168 | 168 |               SUBEXT |     other |        |    MS |
[07/15 18:54:07     86s] (I)      | 169 | 169 |               SUBDEV |     other |        |    MS |
[07/15 18:54:07     86s] (I)      | 170 | 170 |                NGIMP |     other |        |    MS |
[07/15 18:54:07     86s] (I)      | 171 | 171 |                  ULN |     other |        |    MS |
[07/15 18:54:07     86s] (I)      | 172 | 172 |                 PPLN |     other |        |    MS |
[07/15 18:54:07     86s] (I)      | 173 | 173 |                 NNLN |     other |        |    MS |
[07/15 18:54:07     86s] (I)      | 174 | 174 |                 NWLN |     other |        |    MS |
[07/15 18:54:07     86s] (I)      | 175 | 175 |                 PWLN |     other |        |    MS |
[07/15 18:54:07     86s] (I)      | 176 | 176 |               NWELL5 |     other |        |    MS |
[07/15 18:54:07     86s] (I)      | 177 | 177 |               PWELL5 |     other |        |    MS |
[07/15 18:54:07     86s] (I)      | 178 | 178 |                  SVT |     other |        |    MS |
[07/15 18:54:07     86s] (I)      | 179 | 179 |               CORNER |     other |        |    MS |
[07/15 18:54:07     86s] (I)      | 180 | 180 |               PIMIDE |     other |        |    MS |
[07/15 18:54:07     86s] (I)      | 181 | 181 |                 EMIR |     other |        |    MS |
[07/15 18:54:07     86s] (I)      | 182 | 182 |             DONOTUSE |     other |        |    MS |
[07/15 18:54:07     86s] (I)      | 183 | 183 |          LOCKED_slot |     other |        |       |
[07/15 18:54:07     86s] (I)      | 184 | 184 |         LOCKED1_slot |     other |        |       |
[07/15 18:54:07     86s] (I)      | 185 | 185 |         LOCKED2_slot |     other |        |       |
[07/15 18:54:07     86s] (I)      | 186 | 186 |         LOCKED3_slot |     other |        |       |
[07/15 18:54:07     86s] (I)      | 187 | 187 |         LOCKED4_slot |     other |        |       |
[07/15 18:54:07     86s] (I)      | 188 | 188 |           POLY1_slot |     other |        |       |
[07/15 18:54:07     86s] (I)      | 189 | 189 |            MET1_slot |     other |        |       |
[07/15 18:54:07     86s] (I)      | 190 | 190 |            VIA1_slot |     other |        |       |
[07/15 18:54:07     86s] (I)      | 191 | 191 |            MET2_slot |     other |        |       |
[07/15 18:54:07     86s] (I)      | 192 | 192 |            VIA2_slot |     other |        |       |
[07/15 18:54:07     86s] (I)      | 193 | 193 |            MET3_slot |     other |        |       |
[07/15 18:54:07     86s] (I)      | 194 | 194 |            VIA3_slot |     other |        |       |
[07/15 18:54:07     86s] (I)      | 195 | 195 |            MET4_slot |     other |        |       |
[07/15 18:54:07     86s] (I)      | 196 | 196 |           VIATP_slot |     other |        |       |
[07/15 18:54:07     86s] (I)      | 197 | 197 |           METTP_slot |     other |        |       |
[07/15 18:54:07     86s] (I)      | 198 | 198 |          VIATPL_slot |     other |        |       |
[07/15 18:54:07     86s] (I)      | 199 | 199 |          METTPL_slot |     other |        |       |
[07/15 18:54:07     86s] (I)      | 200 | 200 |             Unrouted |     other |        |       |
[07/15 18:54:07     86s] (I)      | 201 | 201 |             Canplace |     other |        |       |
[07/15 18:54:07     86s] (I)      | 202 | 202 |         Cannotoccupy |     other |        |       |
[07/15 18:54:07     86s] (I)      | 203 | 203 |                Group |     other |        |       |
[07/15 18:54:07     86s] (I)      | 204 | 204 |                  Row |     other |        |       |
[07/15 18:54:07     86s] (I)      | 205 | 205 |               marker |     other |        |       |
[07/15 18:54:07     86s] (I)      | 206 | 206 |         changedLayer |     other |        |       |
[07/15 18:54:07     86s] (I)      | 207 | 207 |           designFlow |     other |        |       |
[07/15 18:54:07     86s] (I)      | 208 | 208 |                unset |     other |        |       |
[07/15 18:54:07     86s] (I)      | 209 | 209 |              unknown |     other |        |       |
[07/15 18:54:07     86s] (I)      | 210 | 210 |               supply |     other |        |       |
[07/15 18:54:07     86s] (I)      | 211 | 211 |                spike |     other |        |       |
[07/15 18:54:07     86s] (I)      | 212 | 212 |               resist |     other |        |       |
[07/15 18:54:07     86s] (I)      | 213 | 213 |                  hiz |     other |        |       |
[07/15 18:54:07     86s] (I)      | 214 | 214 |                drive |     other |        |       |
[07/15 18:54:07     86s] (I)      | 215 | 215 |               select |     other |        |       |
[07/15 18:54:07     86s] (I)      | 216 | 216 |               hilite |     other |        |       |
[07/15 18:54:07     86s] (I)      | 217 | 217 |                   y9 |     other |        |       |
[07/15 18:54:07     86s] (I)      | 218 | 218 |                   y8 |     other |        |       |
[07/15 18:54:07     86s] (I)      | 219 | 219 |                   y7 |     other |        |       |
[07/15 18:54:07     86s] (I)      | 220 | 220 |                   y6 |     other |        |       |
[07/15 18:54:07     86s] (I)      | 221 | 221 |                   y5 |     other |        |       |
[07/15 18:54:07     86s] (I)      | 222 | 222 |                   y4 |     other |        |       |
[07/15 18:54:07     86s] (I)      | 223 | 223 |                   y3 |     other |        |       |
[07/15 18:54:07     86s] (I)      | 224 | 224 |                   y2 |     other |        |       |
[07/15 18:54:07     86s] (I)      | 225 | 225 |                   y1 |     other |        |       |
[07/15 18:54:07     86s] (I)      | 226 | 226 |                   y0 |     other |        |       |
[07/15 18:54:07     86s] (I)      | 227 | 227 |              stretch |     other |        |       |
[07/15 18:54:07     86s] (I)      | 228 | 228 |                 snap |     other |        |       |
[07/15 18:54:07     86s] (I)      | 229 | 229 |            edgeLayer |     other |        |       |
[07/15 18:54:07     86s] (I)      | 230 | 230 |                 axis |     other |        |       |
[07/15 18:54:07     86s] (I)      | 231 | 231 |                  pin |     other |        |       |
[07/15 18:54:07     86s] (I)      | 232 | 232 |                 wire |     other |        |       |
[07/15 18:54:07     86s] (I)      | 233 | 233 |               device |     other |        |       |
[07/15 18:54:07     86s] (I)      | 234 | 234 |               border |     other |        |       |
[07/15 18:54:07     86s] (I)      | 235 | 235 |                 text |     other |        |       |
[07/15 18:54:07     86s] (I)      | 236 | 236 |            softFence |     other |        |       |
[07/15 18:54:07     86s] (I)      | 237 | 237 |            hardFence |     other |        |       |
[07/15 18:54:07     86s] (I)      | 238 | 238 |                align |     other |        |       |
[07/15 18:54:07     86s] (I)      | 239 | 239 |           prBoundary |     other |        |       |
[07/15 18:54:07     86s] (I)      | 240 | 240 |             instance |     other |        |       |
[07/15 18:54:07     86s] (I)      | 241 | 241 |             annotate |     other |        |       |
[07/15 18:54:07     86s] (I)      | 242 | 242 |                 grid |     other |        |       |
[07/15 18:54:07     86s] (I)      | 243 | 243 |           background |     other |        |       |
[07/15 18:54:07     86s] (I)      | 244 | 244 |            substrate |     other |        |       |
[07/15 18:54:07     86s] (I)      | 245 | 245 |     solderMaskBottom |     other |        |       |
[07/15 18:54:07     86s] (I)      | 246 | 246 |    beginGenericLayer |     other |        |       |
[07/15 18:54:07     86s] (I)      | 247 | 247 | internalGenericLayer |     other |        |       |
[07/15 18:54:07     86s] (I)      | 248 | 248 |      endGenericLayer |     other |        |       |
[07/15 18:54:07     86s] (I)      | 249 | 249 |        solderMaskTop |     other |        |       |
[07/15 18:54:07     86s] (I)      | 250 | 250 |                drill |     other |        |       |
[07/15 18:54:07     86s] (I)      | 251 | 251 |             wirebond |     other |        |       |
[07/15 18:54:07     86s] (I)      | 252 | 252 |  wirebondFingerGuide |     other |        |       |
[07/15 18:54:07     86s] (I)      | 253 | 253 |     assemblyBoundary |     other |        |       |
[07/15 18:54:07     86s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 18:54:07     86s] (I)      Started Import and model ( Curr Mem: 2257.69 MB )
[07/15 18:54:07     86s] (I)      Default pattern map key = aska_dig_default.
[07/15 18:54:07     86s] (I)      == Non-default Options ==
[07/15 18:54:07     86s] (I)      Build term to term wires                           : false
[07/15 18:54:07     86s] (I)      Maximum routing layer                              : 4
[07/15 18:54:07     86s] (I)      Number of threads                                  : 1
[07/15 18:54:07     86s] (I)      Method to set GCell size                           : row
[07/15 18:54:07     86s] (I)      Counted 402 PG shapes. We will not process PG shapes layer by layer.
[07/15 18:54:07     86s] (I)      Use row-based GCell size
[07/15 18:54:07     86s] (I)      Use row-based GCell align
[07/15 18:54:07     86s] (I)      layer 0 area = 202000
[07/15 18:54:07     86s] (I)      layer 1 area = 202000
[07/15 18:54:07     86s] (I)      layer 2 area = 202000
[07/15 18:54:07     86s] (I)      layer 3 area = 202000
[07/15 18:54:07     86s] (I)      GCell unit size   : 4480
[07/15 18:54:07     86s] (I)      GCell multiplier  : 1
[07/15 18:54:07     86s] (I)      GCell row height  : 4480
[07/15 18:54:07     86s] (I)      Actual row height : 4480
[07/15 18:54:07     86s] (I)      GCell align ref   : 20160 20160
[07/15 18:54:07     86s] [NR-eGR] Track table information for default rule: 
[07/15 18:54:07     86s] [NR-eGR] MET1 has single uniform track structure
[07/15 18:54:07     86s] [NR-eGR] MET2 has single uniform track structure
[07/15 18:54:07     86s] [NR-eGR] MET3 has single uniform track structure
[07/15 18:54:07     86s] [NR-eGR] MET4 has single uniform track structure
[07/15 18:54:07     86s] [NR-eGR] METTP has single uniform track structure
[07/15 18:54:07     86s] [NR-eGR] METTPL has single uniform track structure
[07/15 18:54:07     86s] (I)      ================= Default via =================
[07/15 18:54:07     86s] (I)      +---+--------------------+--------------------+
[07/15 18:54:07     86s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut    |
[07/15 18:54:07     86s] (I)      +---+--------------------+--------------------+
[07/15 18:54:07     86s] (I)      | 1 |    2  VIA1_Y_so    |   19  VIA1_CV1_so  |
[07/15 18:54:07     86s] (I)      | 2 |   38  VIA2_so      |   53  VIA2_CH1_so  |
[07/15 18:54:07     86s] (I)      | 3 |   74  VIA3_so      |   89  VIA3_CH1_so  |
[07/15 18:54:07     86s] (I)      | 4 |  117  VIATPne_Y_so |  125  VIATP_CH1_so |
[07/15 18:54:07     86s] (I)      | 5 |  145  VIATPL_so    |  150  VIATPL_CV_so |
[07/15 18:54:07     86s] (I)      +---+--------------------+--------------------+
[07/15 18:54:07     86s] [NR-eGR] Read 260 PG shapes
[07/15 18:54:07     86s] [NR-eGR] Read 0 clock shapes
[07/15 18:54:07     86s] [NR-eGR] Read 0 other shapes
[07/15 18:54:07     86s] [NR-eGR] #Routing Blockages  : 0
[07/15 18:54:07     86s] [NR-eGR] #Instance Blockages : 0
[07/15 18:54:07     86s] [NR-eGR] #PG Blockages       : 260
[07/15 18:54:07     86s] [NR-eGR] #Halo Blockages     : 0
[07/15 18:54:07     86s] [NR-eGR] #Boundary Blockages : 0
[07/15 18:54:07     86s] [NR-eGR] #Clock Blockages    : 0
[07/15 18:54:07     86s] [NR-eGR] #Other Blockages    : 0
[07/15 18:54:07     86s] (I)      Design has 0 blackboxes considered as all layer blockages.
[07/15 18:54:07     86s] [NR-eGR] Num Prerouted Nets = 13  Num Prerouted Wires = 702
[07/15 18:54:07     86s] [NR-eGR] Read 1447 nets ( ignored 13 )
[07/15 18:54:07     86s] (I)      early_global_route_priority property id does not exist.
[07/15 18:54:07     86s] (I)      Read Num Blocks=260  Num Prerouted Wires=702  Num CS=0
[07/15 18:54:07     86s] (I)      Layer 1 (V) : #blockages 260 : #preroutes 571
[07/15 18:54:07     86s] (I)      Layer 2 (H) : #blockages 0 : #preroutes 127
[07/15 18:54:07     86s] (I)      Layer 3 (V) : #blockages 0 : #preroutes 4
[07/15 18:54:07     86s] (I)      Number of ignored nets                =     13
[07/15 18:54:07     86s] (I)      Number of connected nets              =      0
[07/15 18:54:07     86s] (I)      Number of fixed nets                  =     13.  Ignored: Yes
[07/15 18:54:07     86s] (I)      Number of clock nets                  =     13.  Ignored: No
[07/15 18:54:07     86s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[07/15 18:54:07     86s] (I)      Number of special nets                =      0.  Ignored: Yes
[07/15 18:54:07     86s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[07/15 18:54:07     86s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[07/15 18:54:07     86s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[07/15 18:54:07     86s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[07/15 18:54:07     86s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[07/15 18:54:07     86s] (I)      Ndr track 0 does not exist
[07/15 18:54:07     86s] (I)      ---------------------Grid Graph Info--------------------
[07/15 18:54:07     86s] (I)      Routing area        : (0, 0) - (445200, 241920)
[07/15 18:54:07     86s] (I)      Core area           : (20160, 20160) - (425040, 221760)
[07/15 18:54:07     86s] (I)      Site width          :   560  (dbu)
[07/15 18:54:07     86s] (I)      Row height          :  4480  (dbu)
[07/15 18:54:07     86s] (I)      GCell row height    :  4480  (dbu)
[07/15 18:54:07     86s] (I)      GCell width         :  4480  (dbu)
[07/15 18:54:07     86s] (I)      GCell height        :  4480  (dbu)
[07/15 18:54:07     86s] (I)      Grid                :    99    54     4
[07/15 18:54:07     86s] (I)      Layer numbers       :     1     2     3     4
[07/15 18:54:07     86s] (I)      Vertical capacity   :     0  4480     0  4480
[07/15 18:54:07     86s] (I)      Horizontal capacity :     0     0  4480     0
[07/15 18:54:07     86s] (I)      Default wire width  :   230   280   280   280
[07/15 18:54:07     86s] (I)      Default wire space  :   230   280   280   280
[07/15 18:54:07     86s] (I)      Default wire pitch  :   460   560   560   560
[07/15 18:54:07     86s] (I)      Default pitch size  :   460   560   560   560
[07/15 18:54:07     86s] (I)      First track coord   :   280   280   280   280
[07/15 18:54:07     86s] (I)      Num tracks per GCell:  9.74  8.00  8.00  8.00
[07/15 18:54:07     86s] (I)      Total num of tracks :   432   795   432   795
[07/15 18:54:07     86s] (I)      Num of masks        :     1     1     1     1
[07/15 18:54:07     86s] (I)      Num of trim masks   :     0     0     0     0
[07/15 18:54:07     86s] (I)      --------------------------------------------------------
[07/15 18:54:07     86s] 
[07/15 18:54:07     86s] [NR-eGR] ============ Routing rule table ============
[07/15 18:54:07     86s] [NR-eGR] Rule id: 0  Nets: 1434
[07/15 18:54:07     86s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[07/15 18:54:07     86s] (I)                    Layer    2    3    4 
[07/15 18:54:07     86s] (I)                    Pitch  560  560  560 
[07/15 18:54:07     86s] (I)             #Used tracks    1    1    1 
[07/15 18:54:07     86s] (I)       #Fully used tracks    1    1    1 
[07/15 18:54:07     86s] [NR-eGR] ========================================
[07/15 18:54:07     86s] [NR-eGR] 
[07/15 18:54:07     86s] (I)      =============== Blocked Tracks ===============
[07/15 18:54:07     86s] (I)      +-------+---------+----------+---------------+
[07/15 18:54:07     86s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[07/15 18:54:07     86s] (I)      +-------+---------+----------+---------------+
[07/15 18:54:07     86s] (I)      |     1 |       0 |        0 |         0.00% |
[07/15 18:54:07     86s] (I)      |     2 |   42930 |     6090 |        14.19% |
[07/15 18:54:07     86s] (I)      |     3 |   42768 |        0 |         0.00% |
[07/15 18:54:07     86s] (I)      |     4 |   42930 |        0 |         0.00% |
[07/15 18:54:07     86s] (I)      +-------+---------+----------+---------------+
[07/15 18:54:07     86s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2257.69 MB )
[07/15 18:54:07     86s] (I)      Reset routing kernel
[07/15 18:54:07     86s] (I)      Started Global Routing ( Curr Mem: 2257.69 MB )
[07/15 18:54:07     86s] (I)      totalPins=4860  totalGlobalPin=4725 (97.22%)
[07/15 18:54:07     86s] (I)      total 2D Cap : 122538 = (42768 H, 79770 V)
[07/15 18:54:07     86s] [NR-eGR] Layer group 1: route 1434 net(s) in layer range [2, 4]
[07/15 18:54:07     86s] (I)      
[07/15 18:54:07     86s] (I)      ============  Phase 1a Route ============
[07/15 18:54:07     86s] (I)      Usage: 11034 = (5891 H, 5143 V) = (13.77% H, 6.45% V) = (2.639e+04um H, 2.304e+04um V)
[07/15 18:54:07     86s] (I)      
[07/15 18:54:07     86s] (I)      ============  Phase 1b Route ============
[07/15 18:54:07     86s] (I)      Usage: 11034 = (5891 H, 5143 V) = (13.77% H, 6.45% V) = (2.639e+04um H, 2.304e+04um V)
[07/15 18:54:07     86s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.943232e+04um
[07/15 18:54:07     86s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[07/15 18:54:07     86s] (I)      Congestion threshold : each 60.00, sum 90.00
[07/15 18:54:07     86s] (I)      
[07/15 18:54:07     86s] (I)      ============  Phase 1c Route ============
[07/15 18:54:07     86s] (I)      Usage: 11034 = (5891 H, 5143 V) = (13.77% H, 6.45% V) = (2.639e+04um H, 2.304e+04um V)
[07/15 18:54:07     86s] (I)      
[07/15 18:54:07     86s] (I)      ============  Phase 1d Route ============
[07/15 18:54:07     86s] (I)      Usage: 11034 = (5891 H, 5143 V) = (13.77% H, 6.45% V) = (2.639e+04um H, 2.304e+04um V)
[07/15 18:54:07     86s] (I)      
[07/15 18:54:07     86s] (I)      ============  Phase 1e Route ============
[07/15 18:54:07     86s] (I)      Usage: 11034 = (5891 H, 5143 V) = (13.77% H, 6.45% V) = (2.639e+04um H, 2.304e+04um V)
[07/15 18:54:07     86s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.943232e+04um
[07/15 18:54:07     86s] (I)      
[07/15 18:54:07     86s] (I)      ============  Phase 1l Route ============
[07/15 18:54:07     86s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[07/15 18:54:07     86s] (I)      Layer  2:      36109      7312         2        4016       37960    ( 9.57%) 
[07/15 18:54:07     86s] (I)      Layer  3:      42336      6536         0           0       42336    ( 0.00%) 
[07/15 18:54:07     86s] (I)      Layer  4:      42135       653         0           0       41976    ( 0.00%) 
[07/15 18:54:07     86s] (I)      Total:        120580     14501         2        4016      122272    ( 3.18%) 
[07/15 18:54:07     86s] (I)      
[07/15 18:54:07     86s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[07/15 18:54:07     86s] [NR-eGR]                        OverCon            
[07/15 18:54:07     86s] [NR-eGR]                         #Gcell     %Gcell
[07/15 18:54:07     86s] [NR-eGR]        Layer               (1)    OverCon
[07/15 18:54:07     86s] [NR-eGR] ----------------------------------------------
[07/15 18:54:07     86s] [NR-eGR]    MET1 ( 1)         0( 0.00%)   ( 0.00%) 
[07/15 18:54:07     86s] [NR-eGR]    MET2 ( 2)         2( 0.04%)   ( 0.04%) 
[07/15 18:54:07     86s] [NR-eGR]    MET3 ( 3)         0( 0.00%)   ( 0.00%) 
[07/15 18:54:07     86s] [NR-eGR]    MET4 ( 4)         0( 0.00%)   ( 0.00%) 
[07/15 18:54:07     86s] [NR-eGR] ----------------------------------------------
[07/15 18:54:07     86s] [NR-eGR]        Total         2( 0.01%)   ( 0.01%) 
[07/15 18:54:07     86s] [NR-eGR] 
[07/15 18:54:07     86s] (I)      Finished Global Routing ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 2257.69 MB )
[07/15 18:54:07     86s] (I)      total 2D Cap : 122538 = (42768 H, 79770 V)
[07/15 18:54:07     86s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[07/15 18:54:07     86s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2257.69 MB )
[07/15 18:54:07     86s] (I)      ===================================== Runtime Summary =====================================
[07/15 18:54:07     86s] (I)       Step                                        %       Start      Finish      Real       CPU 
[07/15 18:54:07     86s] (I)      -------------------------------------------------------------------------------------------
[07/15 18:54:07     86s] (I)       Early Global Route kernel             100.00%  381.00 sec  381.04 sec  0.03 sec  0.03 sec 
[07/15 18:54:07     86s] (I)       +-Import and model                     24.93%  381.02 sec  381.03 sec  0.01 sec  0.01 sec 
[07/15 18:54:07     86s] (I)       | +-Create place DB                     7.17%  381.02 sec  381.02 sec  0.00 sec  0.01 sec 
[07/15 18:54:07     86s] (I)       | | +-Import place data                 6.89%  381.02 sec  381.02 sec  0.00 sec  0.01 sec 
[07/15 18:54:07     86s] (I)       | | | +-Read instances and placement    1.90%  381.02 sec  381.02 sec  0.00 sec  0.01 sec 
[07/15 18:54:07     86s] (I)       | | | +-Read nets                       4.40%  381.02 sec  381.02 sec  0.00 sec  0.00 sec 
[07/15 18:54:07     86s] (I)       | +-Create route DB                    13.08%  381.02 sec  381.02 sec  0.00 sec  0.00 sec 
[07/15 18:54:07     86s] (I)       | | +-Import route data (1T)           12.39%  381.02 sec  381.02 sec  0.00 sec  0.00 sec 
[07/15 18:54:07     86s] (I)       | | | +-Read blockages ( Layer 2-4 )    2.84%  381.02 sec  381.02 sec  0.00 sec  0.00 sec 
[07/15 18:54:07     86s] (I)       | | | | +-Read routing blockages        0.01%  381.02 sec  381.02 sec  0.00 sec  0.00 sec 
[07/15 18:54:07     86s] (I)       | | | | +-Read instance blockages       0.47%  381.02 sec  381.02 sec  0.00 sec  0.00 sec 
[07/15 18:54:07     86s] (I)       | | | | +-Read PG blockages             0.10%  381.02 sec  381.02 sec  0.00 sec  0.00 sec 
[07/15 18:54:07     86s] (I)       | | | | +-Read clock blockages          0.04%  381.02 sec  381.02 sec  0.00 sec  0.00 sec 
[07/15 18:54:07     86s] (I)       | | | | +-Read other blockages          0.04%  381.02 sec  381.02 sec  0.00 sec  0.00 sec 
[07/15 18:54:07     86s] (I)       | | | | +-Read halo blockages           0.03%  381.02 sec  381.02 sec  0.00 sec  0.00 sec 
[07/15 18:54:07     86s] (I)       | | | | +-Read boundary cut boxes       0.01%  381.02 sec  381.02 sec  0.00 sec  0.00 sec 
[07/15 18:54:07     86s] (I)       | | | +-Read blackboxes                 0.03%  381.02 sec  381.02 sec  0.00 sec  0.00 sec 
[07/15 18:54:07     86s] (I)       | | | +-Read prerouted                  1.37%  381.02 sec  381.02 sec  0.00 sec  0.00 sec 
[07/15 18:54:07     86s] (I)       | | | +-Read unlegalized nets           0.14%  381.02 sec  381.02 sec  0.00 sec  0.00 sec 
[07/15 18:54:07     86s] (I)       | | | +-Read nets                       1.00%  381.02 sec  381.02 sec  0.00 sec  0.00 sec 
[07/15 18:54:07     86s] (I)       | | | +-Set up via pillars              0.02%  381.02 sec  381.02 sec  0.00 sec  0.00 sec 
[07/15 18:54:07     86s] (I)       | | | +-Initialize 3D grid graph        0.07%  381.02 sec  381.02 sec  0.00 sec  0.00 sec 
[07/15 18:54:07     86s] (I)       | | | +-Model blockage capacity         1.99%  381.02 sec  381.02 sec  0.00 sec  0.00 sec 
[07/15 18:54:07     86s] (I)       | | | | +-Initialize 3D capacity        1.57%  381.02 sec  381.02 sec  0.00 sec  0.00 sec 
[07/15 18:54:07     86s] (I)       | +-Read aux data                       0.01%  381.02 sec  381.02 sec  0.00 sec  0.00 sec 
[07/15 18:54:07     86s] (I)       | +-Others data preparation             0.14%  381.02 sec  381.02 sec  0.00 sec  0.00 sec 
[07/15 18:54:07     86s] (I)       | +-Create route kernel                 2.92%  381.02 sec  381.03 sec  0.00 sec  0.00 sec 
[07/15 18:54:07     86s] (I)       +-Global Routing                       35.50%  381.03 sec  381.04 sec  0.01 sec  0.02 sec 
[07/15 18:54:07     86s] (I)       | +-Initialization                      1.15%  381.03 sec  381.03 sec  0.00 sec  0.00 sec 
[07/15 18:54:07     86s] (I)       | +-Net group 1                        31.94%  381.03 sec  381.04 sec  0.01 sec  0.02 sec 
[07/15 18:54:07     86s] (I)       | | +-Generate topology                 2.66%  381.03 sec  381.03 sec  0.00 sec  0.00 sec 
[07/15 18:54:07     86s] (I)       | | +-Phase 1a                          6.26%  381.03 sec  381.03 sec  0.00 sec  0.01 sec 
[07/15 18:54:07     86s] (I)       | | | +-Pattern routing (1T)            4.52%  381.03 sec  381.03 sec  0.00 sec  0.00 sec 
[07/15 18:54:07     86s] (I)       | | | +-Add via demand to 2D            1.04%  381.03 sec  381.03 sec  0.00 sec  0.00 sec 
[07/15 18:54:07     86s] (I)       | | +-Phase 1b                          0.14%  381.03 sec  381.03 sec  0.00 sec  0.00 sec 
[07/15 18:54:07     86s] (I)       | | +-Phase 1c                          0.04%  381.03 sec  381.03 sec  0.00 sec  0.00 sec 
[07/15 18:54:07     86s] (I)       | | +-Phase 1d                          0.04%  381.03 sec  381.03 sec  0.00 sec  0.00 sec 
[07/15 18:54:07     86s] (I)       | | +-Phase 1e                          0.39%  381.03 sec  381.03 sec  0.00 sec  0.00 sec 
[07/15 18:54:07     86s] (I)       | | | +-Route legalization              0.01%  381.03 sec  381.03 sec  0.00 sec  0.00 sec 
[07/15 18:54:07     86s] (I)       | | +-Phase 1l                         19.47%  381.03 sec  381.04 sec  0.01 sec  0.01 sec 
[07/15 18:54:07     86s] (I)       | | | +-Layer assignment (1T)          18.77%  381.03 sec  381.04 sec  0.01 sec  0.01 sec 
[07/15 18:54:07     86s] (I)       | +-Clean cong LA                       0.01%  381.04 sec  381.04 sec  0.00 sec  0.00 sec 
[07/15 18:54:07     86s] (I)       +-Export 3D cong map                    1.31%  381.04 sec  381.04 sec  0.00 sec  0.00 sec 
[07/15 18:54:07     86s] (I)       | +-Export 2D cong map                  0.24%  381.04 sec  381.04 sec  0.00 sec  0.00 sec 
[07/15 18:54:07     86s] (I)      ==================== Summary by functions =====================
[07/15 18:54:07     86s] (I)       Lv  Step                                %      Real       CPU 
[07/15 18:54:07     86s] (I)      ---------------------------------------------------------------
[07/15 18:54:07     86s] (I)        0  Early Global Route kernel     100.00%  0.03 sec  0.03 sec 
[07/15 18:54:07     86s] (I)        1  Global Routing                 35.50%  0.01 sec  0.02 sec 
[07/15 18:54:07     86s] (I)        1  Import and model               24.93%  0.01 sec  0.01 sec 
[07/15 18:54:07     86s] (I)        1  Export 3D cong map              1.31%  0.00 sec  0.00 sec 
[07/15 18:54:07     86s] (I)        2  Net group 1                    31.94%  0.01 sec  0.02 sec 
[07/15 18:54:07     86s] (I)        2  Create route DB                13.08%  0.00 sec  0.00 sec 
[07/15 18:54:07     86s] (I)        2  Create place DB                 7.17%  0.00 sec  0.01 sec 
[07/15 18:54:07     86s] (I)        2  Create route kernel             2.92%  0.00 sec  0.00 sec 
[07/15 18:54:07     86s] (I)        2  Initialization                  1.15%  0.00 sec  0.00 sec 
[07/15 18:54:07     86s] (I)        2  Export 2D cong map              0.24%  0.00 sec  0.00 sec 
[07/15 18:54:07     86s] (I)        2  Others data preparation         0.14%  0.00 sec  0.00 sec 
[07/15 18:54:07     86s] (I)        2  Read aux data                   0.01%  0.00 sec  0.00 sec 
[07/15 18:54:07     86s] (I)        2  Clean cong LA                   0.01%  0.00 sec  0.00 sec 
[07/15 18:54:07     86s] (I)        3  Phase 1l                       19.47%  0.01 sec  0.01 sec 
[07/15 18:54:07     86s] (I)        3  Import route data (1T)         12.39%  0.00 sec  0.00 sec 
[07/15 18:54:07     86s] (I)        3  Import place data               6.89%  0.00 sec  0.01 sec 
[07/15 18:54:07     86s] (I)        3  Phase 1a                        6.26%  0.00 sec  0.01 sec 
[07/15 18:54:07     86s] (I)        3  Generate topology               2.66%  0.00 sec  0.00 sec 
[07/15 18:54:07     86s] (I)        3  Phase 1e                        0.39%  0.00 sec  0.00 sec 
[07/15 18:54:07     86s] (I)        3  Phase 1b                        0.14%  0.00 sec  0.00 sec 
[07/15 18:54:07     86s] (I)        3  Phase 1c                        0.04%  0.00 sec  0.00 sec 
[07/15 18:54:07     86s] (I)        3  Phase 1d                        0.04%  0.00 sec  0.00 sec 
[07/15 18:54:07     86s] (I)        4  Layer assignment (1T)          18.77%  0.01 sec  0.01 sec 
[07/15 18:54:07     86s] (I)        4  Read nets                       5.40%  0.00 sec  0.00 sec 
[07/15 18:54:07     86s] (I)        4  Pattern routing (1T)            4.52%  0.00 sec  0.00 sec 
[07/15 18:54:07     86s] (I)        4  Read blockages ( Layer 2-4 )    2.84%  0.00 sec  0.00 sec 
[07/15 18:54:07     86s] (I)        4  Model blockage capacity         1.99%  0.00 sec  0.00 sec 
[07/15 18:54:07     86s] (I)        4  Read instances and placement    1.90%  0.00 sec  0.01 sec 
[07/15 18:54:07     86s] (I)        4  Read prerouted                  1.37%  0.00 sec  0.00 sec 
[07/15 18:54:07     86s] (I)        4  Add via demand to 2D            1.04%  0.00 sec  0.00 sec 
[07/15 18:54:07     86s] (I)        4  Read unlegalized nets           0.14%  0.00 sec  0.00 sec 
[07/15 18:54:07     86s] (I)        4  Initialize 3D grid graph        0.07%  0.00 sec  0.00 sec 
[07/15 18:54:07     86s] (I)        4  Read blackboxes                 0.03%  0.00 sec  0.00 sec 
[07/15 18:54:07     86s] (I)        4  Set up via pillars              0.02%  0.00 sec  0.00 sec 
[07/15 18:54:07     86s] (I)        4  Route legalization              0.01%  0.00 sec  0.00 sec 
[07/15 18:54:07     86s] (I)        5  Initialize 3D capacity          1.57%  0.00 sec  0.00 sec 
[07/15 18:54:07     86s] (I)        5  Read instance blockages         0.47%  0.00 sec  0.00 sec 
[07/15 18:54:07     86s] (I)        5  Read PG blockages               0.10%  0.00 sec  0.00 sec 
[07/15 18:54:07     86s] (I)        5  Read clock blockages            0.04%  0.00 sec  0.00 sec 
[07/15 18:54:07     86s] (I)        5  Read other blockages            0.04%  0.00 sec  0.00 sec 
[07/15 18:54:07     86s] (I)        5  Read halo blockages             0.03%  0.00 sec  0.00 sec 
[07/15 18:54:07     86s] (I)        5  Read routing blockages          0.01%  0.00 sec  0.00 sec 
[07/15 18:54:07     86s] (I)        5  Read boundary cut boxes         0.01%  0.00 sec  0.00 sec 
[07/15 18:54:07     86s] OPERPROF: Starting HotSpotCal at level 1, MEM:2257.7M, EPOCH TIME: 1721084047.733398
[07/15 18:54:07     86s] [hotspot] +------------+---------------+---------------+
[07/15 18:54:07     86s] [hotspot] |            |   max hotspot | total hotspot |
[07/15 18:54:07     86s] [hotspot] +------------+---------------+---------------+
[07/15 18:54:07     86s] [hotspot] | normalized |          0.00 |          0.00 |
[07/15 18:54:07     86s] [hotspot] +------------+---------------+---------------+
[07/15 18:54:07     86s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[07/15 18:54:07     86s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[07/15 18:54:07     86s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:2257.7M, EPOCH TIME: 1721084047.733793
[07/15 18:54:07     86s] [hotspot] Hotspot report including placement blocked areas
[07/15 18:54:07     86s] OPERPROF: Starting HotSpotCal at level 1, MEM:2257.7M, EPOCH TIME: 1721084047.733896
[07/15 18:54:07     86s] [hotspot] +------------+---------------+---------------+
[07/15 18:54:07     86s] [hotspot] |            |   max hotspot | total hotspot |
[07/15 18:54:07     86s] [hotspot] +------------+---------------+---------------+
[07/15 18:54:07     86s] [hotspot] | normalized |          0.00 |          0.00 |
[07/15 18:54:07     86s] [hotspot] +------------+---------------+---------------+
[07/15 18:54:07     86s] Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[07/15 18:54:07     86s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[07/15 18:54:07     86s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:2257.7M, EPOCH TIME: 1721084047.734235
[07/15 18:54:07     86s] Reported timing to dir ./timingReports
[07/15 18:54:07     86s] **optDesign ... cpu = 0:00:04, real = 0:00:03, mem = 1679.6M, totSessionCpu=0:01:26 **
[07/15 18:54:07     86s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2194.2M, EPOCH TIME: 1721084047.754044
[07/15 18:54:07     86s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:54:07     86s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:54:07     86s] 
[07/15 18:54:07     86s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:54:07     86s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.009, MEM:2194.2M, EPOCH TIME: 1721084047.763241
[07/15 18:54:07     86s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 18:54:07     86s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:54:07     86s] 
[07/15 18:54:07     86s] TimeStamp Deleting Cell Server Begin ...
[07/15 18:54:07     86s] 
[07/15 18:54:07     86s] TimeStamp Deleting Cell Server End ...
[07/15 18:54:07     86s] Starting delay calculation for Hold views
[07/15 18:54:07     86s] AAE_INFO: opIsDesignInPostRouteState() is 0
[07/15 18:54:07     86s] #################################################################################
[07/15 18:54:07     86s] # Design Stage: PreRoute
[07/15 18:54:07     86s] # Design Name: aska_dig
[07/15 18:54:07     86s] # Design Mode: 180nm
[07/15 18:54:07     86s] # Analysis Mode: MMMC Non-OCV 
[07/15 18:54:07     86s] # Parasitics Mode: No SPEF/RCDB 
[07/15 18:54:07     86s] # Signoff Settings: SI Off 
[07/15 18:54:07     86s] #################################################################################
[07/15 18:54:07     86s] Calculate delays in BcWc mode...
[07/15 18:54:07     86s] Topological Sorting (REAL = 0:00:00.0, MEM = 2198.2M, InitMEM = 2198.2M)
[07/15 18:54:07     86s] Start delay calculation (fullDC) (1 T). (MEM=2198.2)
[07/15 18:54:07     86s] *** Calculating scaling factor for fast_liberty libraries using the default operating condition of each library.
[07/15 18:54:07     86s] End AAE Lib Interpolated Model. (MEM=2209.72 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 18:54:08     86s] Total number of fetched objects 1447
[07/15 18:54:08     86s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 18:54:08     86s] End delay calculation. (MEM=2225.41 CPU=0:00:00.1 REAL=0:00:01.0)
[07/15 18:54:08     86s] End delay calculation (fullDC). (MEM=2225.41 CPU=0:00:00.2 REAL=0:00:01.0)
[07/15 18:54:08     86s] *** CDM Built up (cpu=0:00:00.2  real=0:00:01.0  mem= 2225.4M) ***
[07/15 18:54:08     86s] *** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:01.0 totSessionCpu=0:01:26 mem=2225.4M)
[07/15 18:54:08     86s] Starting delay calculation for Setup views
[07/15 18:54:08     86s] AAE_INFO: opIsDesignInPostRouteState() is 0
[07/15 18:54:08     86s] #################################################################################
[07/15 18:54:08     86s] # Design Stage: PreRoute
[07/15 18:54:08     86s] # Design Name: aska_dig
[07/15 18:54:08     86s] # Design Mode: 180nm
[07/15 18:54:08     86s] # Analysis Mode: MMMC Non-OCV 
[07/15 18:54:08     86s] # Parasitics Mode: No SPEF/RCDB 
[07/15 18:54:08     86s] # Signoff Settings: SI Off 
[07/15 18:54:08     86s] #################################################################################
[07/15 18:54:08     86s] Calculate delays in BcWc mode...
[07/15 18:54:08     86s] Topological Sorting (REAL = 0:00:00.0, MEM = 2177.9M, InitMEM = 2177.9M)
[07/15 18:54:08     86s] Start delay calculation (fullDC) (1 T). (MEM=2177.91)
[07/15 18:54:08     86s] *** Calculating scaling factor for slow_liberty libraries using the default operating condition of each library.
[07/15 18:54:08     86s] End AAE Lib Interpolated Model. (MEM=2189.43 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 18:54:08     86s] Total number of fetched objects 1447
[07/15 18:54:08     86s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 18:54:08     86s] End delay calculation. (MEM=2237.12 CPU=0:00:00.1 REAL=0:00:00.0)
[07/15 18:54:08     86s] End delay calculation (fullDC). (MEM=2237.12 CPU=0:00:00.2 REAL=0:00:00.0)
[07/15 18:54:08     86s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 2237.1M) ***
[07/15 18:54:08     86s] *** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:01:27 mem=2237.1M)
[07/15 18:54:09     86s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 slow_functional_mode 
Hold views included:
 fast_functional_mode

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.081  |  6.358  |  0.081  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   772   |   291   |   481   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.002  |  0.002  |  0.023  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   772   |   291   |   481   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[07/15 18:54:09     86s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2200.3M, EPOCH TIME: 1721084049.247403
[07/15 18:54:09     86s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:54:09     86s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:54:09     86s] 
[07/15 18:54:09     86s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:54:09     86s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.009, MEM:2200.3M, EPOCH TIME: 1721084049.256703
[07/15 18:54:09     86s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 18:54:09     86s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:54:09     86s] Density: 65.889%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------

[07/15 18:54:09     86s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2200.3M, EPOCH TIME: 1721084049.258590
[07/15 18:54:09     86s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:54:09     86s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:54:09     86s] 
[07/15 18:54:09     86s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:54:09     86s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.009, MEM:2200.3M, EPOCH TIME: 1721084049.267567
[07/15 18:54:09     86s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 18:54:09     86s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:54:09     86s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2200.3M, EPOCH TIME: 1721084049.269279
[07/15 18:54:09     86s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:54:09     86s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:54:09     86s] 
[07/15 18:54:09     86s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:54:09     86s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.009, MEM:2200.3M, EPOCH TIME: 1721084049.278116
[07/15 18:54:09     86s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 18:54:09     86s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:54:09     86s] *** Final Summary (holdfix) CPU=0:00:00.8, REAL=0:00:02.0, MEM=2200.3M
[07/15 18:54:09     86s] **optDesign ... cpu = 0:00:04, real = 0:00:05, mem = 1714.9M, totSessionCpu=0:01:27 **
[07/15 18:54:09     86s] *** Finished optDesign ***
[07/15 18:54:09     86s] 
[07/15 18:54:09     86s] 	OPT_RUNTIME:          optDesign (count =  2): (cpu=0:00:04.4 real=0:00:05.1)
[07/15 18:54:09     86s] Info: Destroy the CCOpt slew target map.
[07/15 18:54:09     86s] clean pInstBBox. size 0
[07/15 18:54:09     86s] Removing temporary dont_use automatically set for cells with technology sites with no row.
[07/15 18:54:09     86s] All LLGs are deleted
[07/15 18:54:09     86s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:54:09     86s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:54:09     86s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2200.3M, EPOCH TIME: 1721084049.301944
[07/15 18:54:09     86s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2200.3M, EPOCH TIME: 1721084049.302037
[07/15 18:54:09     86s] Info: pop threads available for lower-level modules during optimization.
[07/15 18:54:09     86s] *** optDesign #3 [finish] : cpu/real = 0:00:04.4/0:00:05.1 (0.9), totSession cpu/real = 0:01:26.9/0:11:06.1 (0.1), mem = 2200.3M
[07/15 18:54:09     86s] 
[07/15 18:54:09     86s] =============================================================================================
[07/15 18:54:09     86s]  Final TAT Report : optDesign #3                                                21.18-s099_1
[07/15 18:54:09     86s] =============================================================================================
[07/15 18:54:09     86s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/15 18:54:09     86s] ---------------------------------------------------------------------------------------------
[07/15 18:54:09     86s] [ InitOpt                ]      1   0:00:00.8  (  15.3 % )     0:00:00.8 /  0:00:00.8    1.0
[07/15 18:54:09     86s] [ HoldOpt                ]      1   0:00:00.1  (   2.4 % )     0:00:00.2 /  0:00:00.2    1.0
[07/15 18:54:09     86s] [ ViewPruning            ]      8   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.8
[07/15 18:54:09     86s] [ BuildHoldData          ]      1   0:00:01.3  (  24.6 % )     0:00:01.7 /  0:00:01.6    1.0
[07/15 18:54:09     86s] [ OptSummaryReport       ]      5   0:00:00.2  (   3.8 % )     0:00:01.6 /  0:00:00.9    0.6
[07/15 18:54:09     86s] [ DrvReport              ]      2   0:00:00.7  (  14.5 % )     0:00:00.7 /  0:00:00.0    0.1
[07/15 18:54:09     86s] [ SlackTraversorInit     ]      4   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.8
[07/15 18:54:09     86s] [ CellServerInit         ]      3   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:54:09     86s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  14.1 % )     0:00:00.7 /  0:00:00.7    1.0
[07/15 18:54:09     86s] [ ReportTranViolation    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:54:09     86s] [ ReportCapViolation     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:54:09     86s] [ ReportFanoutViolation  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:54:09     86s] [ RefinePlace            ]      1   0:00:00.1  (   1.3 % )     0:00:00.1 /  0:00:00.1    1.1
[07/15 18:54:09     86s] [ EarlyGlobalRoute       ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.8
[07/15 18:54:09     86s] [ TimingUpdate           ]     27   0:00:00.3  (   6.0 % )     0:00:00.8 /  0:00:00.8    1.0
[07/15 18:54:09     86s] [ FullDelayCalc          ]      4   0:00:00.5  (   9.6 % )     0:00:00.5 /  0:00:00.5    1.0
[07/15 18:54:09     86s] [ TimingReport           ]      7   0:00:00.2  (   3.2 % )     0:00:00.2 /  0:00:00.2    0.9
[07/15 18:54:09     86s] [ GenerateReports        ]      2   0:00:00.1  (   1.3 % )     0:00:00.1 /  0:00:00.1    0.9
[07/15 18:54:09     86s] [ MISC                   ]          0:00:00.1  (   2.1 % )     0:00:00.1 /  0:00:00.1    1.0
[07/15 18:54:09     86s] ---------------------------------------------------------------------------------------------
[07/15 18:54:09     86s]  optDesign #3 TOTAL                 0:00:05.1  ( 100.0 % )     0:00:05.1 /  0:00:04.4    0.9
[07/15 18:54:09     86s] ---------------------------------------------------------------------------------------------
[07/15 18:54:09     86s] 
[07/15 18:54:15     87s] <CMD> redraw
[07/15 18:55:22     89s] <CMD> setNanoRouteMode -quiet -timingEngine {}
[07/15 18:55:22     89s] <CMD> setNanoRouteMode -quiet -routeWithSiPostRouteFix 0
[07/15 18:55:22     89s] <CMD> setNanoRouteMode -quiet -drouteStartIteration default
[07/15 18:55:22     89s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[07/15 18:55:22     89s] <CMD> setNanoRouteMode -quiet -routeTopRoutingLayer 4
[07/15 18:55:22     89s] #WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
[07/15 18:55:22     89s] <CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer 1
[07/15 18:55:22     89s] #WARNING (NRIF-90) Option setNanoRouteMode -routeBottomRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -bottomRoutingLayer instead.
[07/15 18:55:22     89s] <CMD> setNanoRouteMode -quiet -drouteEndIteration default
[07/15 18:55:22     89s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven false
[07/15 18:55:22     89s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven false
[07/15 18:55:22     89s] <CMD> routeDesign -globalDetail
[07/15 18:55:22     89s] #% Begin routeDesign (date=07/15 18:55:22, mem=1676.6M)
[07/15 18:55:22     89s] ### Time Record (routeDesign) is installed.
[07/15 18:55:22     89s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1676.64 (MB), peak = 1752.77 (MB)
[07/15 18:55:22     89s] AAE_INFO: Pre Route call back at the beginning of routeDesign
[07/15 18:55:22     89s] #**INFO: setDesignMode -flowEffort standard
[07/15 18:55:22     89s] #**INFO: setDesignMode -powerEffort none
[07/15 18:55:22     89s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[07/15 18:55:22     89s] **INFO: User settings:
[07/15 18:55:22     89s] setNanoRouteMode -droutePostRouteSpreadWire         1
[07/15 18:55:22     89s] setNanoRouteMode -droutePostRouteWidenWireRule      virtuosoDefaultSetup
[07/15 18:55:22     89s] setNanoRouteMode -drouteUseMinSpacingForBlockage    auto
[07/15 18:55:22     89s] setNanoRouteMode -extractThirdPartyCompatible       false
[07/15 18:55:22     89s] setNanoRouteMode -grouteExpTdStdDelay               91
[07/15 18:55:22     89s] setNanoRouteMode -routeBottomRoutingLayer           1
[07/15 18:55:22     89s] setNanoRouteMode -routeStrictlyHonorNonDefaultRule  false
[07/15 18:55:22     89s] setNanoRouteMode -routeTopRoutingLayer              4
[07/15 18:55:22     89s] setNanoRouteMode -routeWithSiDriven                 false
[07/15 18:55:22     89s] setNanoRouteMode -routeWithSiPostRouteFix           false
[07/15 18:55:22     89s] setNanoRouteMode -routeWithTimingDriven             false
[07/15 18:55:22     89s] setNanoRouteMode -timingEngine                      {}
[07/15 18:55:22     89s] setDesignMode -process                              180
[07/15 18:55:22     89s] setExtractRCMode -coupling_c_th                     3
[07/15 18:55:22     89s] setExtractRCMode -engine                            preRoute
[07/15 18:55:22     89s] setExtractRCMode -relative_c_th                     0.03
[07/15 18:55:22     89s] setExtractRCMode -total_c_th                        5
[07/15 18:55:22     89s] setDelayCalMode -enable_high_fanout                 true
[07/15 18:55:22     89s] setDelayCalMode -engine                             aae
[07/15 18:55:22     89s] setDelayCalMode -ignoreNetLoad                      false
[07/15 18:55:22     89s] setDelayCalMode -socv_accuracy_mode                 low
[07/15 18:55:22     89s] setSIMode -separate_delta_delay_on_data             true
[07/15 18:55:22     89s] 
[07/15 18:55:22     89s] #**INFO: multi-cut via swapping will not be performed after routing.
[07/15 18:55:22     89s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[07/15 18:55:22     89s] OPERPROF: Starting checkPlace at level 1, MEM:2167.3M, EPOCH TIME: 1721084122.033113
[07/15 18:55:22     89s] Processing tracks to init pin-track alignment.
[07/15 18:55:22     89s] z: 2, totalTracks: 1
[07/15 18:55:22     89s] z: 4, totalTracks: 1
[07/15 18:55:22     89s] z: 6, totalTracks: 1
[07/15 18:55:22     89s] #spOpts: N=180 hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 18:55:22     89s] All LLGs are deleted
[07/15 18:55:22     89s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:55:22     89s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:55:22     89s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2167.3M, EPOCH TIME: 1721084122.035200
[07/15 18:55:22     89s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2167.3M, EPOCH TIME: 1721084122.035287
[07/15 18:55:22     89s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2167.3M, EPOCH TIME: 1721084122.035362
[07/15 18:55:22     89s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:55:22     89s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:55:22     89s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2167.3M, EPOCH TIME: 1721084122.035560
[07/15 18:55:22     89s] Max number of tech site patterns supported in site array is 256.
[07/15 18:55:22     89s] Core basic site is core_ji3v
[07/15 18:55:22     89s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2167.3M, EPOCH TIME: 1721084122.035679
[07/15 18:55:22     89s] After signature check, allow fast init is false, keep pre-filter is true.
[07/15 18:55:22     89s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[07/15 18:55:22     89s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:2167.3M, EPOCH TIME: 1721084122.035908
[07/15 18:55:22     89s] SiteArray: non-trimmed site array dimensions = 45 x 723
[07/15 18:55:22     89s] SiteArray: use 176,128 bytes
[07/15 18:55:22     89s] SiteArray: current memory after site array memory allocation 2167.3M
[07/15 18:55:22     89s] SiteArray: FP blocked sites are writable
[07/15 18:55:22     89s] SiteArray: number of non floorplan blocked sites for llg default is 32535
[07/15 18:55:22     89s] Atter site array init, number of instance map data is 0.
[07/15 18:55:22     89s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.000, REAL:0.001, MEM:2167.3M, EPOCH TIME: 1721084122.036556
[07/15 18:55:22     89s] 
[07/15 18:55:22     89s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:55:22     89s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.001, MEM:2167.3M, EPOCH TIME: 1721084122.036728
[07/15 18:55:22     89s] Begin checking placement ... (start mem=2167.3M, init mem=2167.3M)
[07/15 18:55:22     89s] Begin checking exclusive groups violation ...
[07/15 18:55:22     89s] There are 0 groups to check, max #box is 0, total #box is 0
[07/15 18:55:22     89s] Finished checking exclusive groups violations. Found 0 Vio.
[07/15 18:55:22     89s] 
[07/15 18:55:22     89s] Running CheckPlace using 1 thread in normal mode...
[07/15 18:55:22     89s] 
[07/15 18:55:22     89s] ...checkPlace normal is done!
[07/15 18:55:22     89s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:2167.3M, EPOCH TIME: 1721084122.043370
[07/15 18:55:22     89s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.000, MEM:2167.3M, EPOCH TIME: 1721084122.043868
[07/15 18:55:22     89s] *info: Placed = 1413           (Fixed = 11)
[07/15 18:55:22     89s] *info: Unplaced = 0           
[07/15 18:55:22     89s] Placement Density:65.89%(53781/81624)
[07/15 18:55:22     89s] Placement Density (including fixed std cells):65.89%(53781/81624)
[07/15 18:55:22     89s] All LLGs are deleted
[07/15 18:55:22     89s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1413).
[07/15 18:55:22     89s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:55:22     89s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2167.3M, EPOCH TIME: 1721084122.044217
[07/15 18:55:22     89s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2167.3M, EPOCH TIME: 1721084122.044282
[07/15 18:55:22     89s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:55:22     89s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:55:22     89s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=2167.3M)
[07/15 18:55:22     89s] OPERPROF: Finished checkPlace at level 1, CPU:0.010, REAL:0.012, MEM:2167.3M, EPOCH TIME: 1721084122.044902
[07/15 18:55:22     89s] 
[07/15 18:55:22     89s] changeUseClockNetStatus Option :  -noFixedNetWires 
[07/15 18:55:22     89s] *** Changed status on (13) nets in Clock.
[07/15 18:55:22     89s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=2167.3M) ***
[07/15 18:55:22     89s] % Begin globalDetailRoute (date=07/15 18:55:22, mem=1676.8M)
[07/15 18:55:22     89s] 
[07/15 18:55:22     89s] globalDetailRoute
[07/15 18:55:22     89s] 
[07/15 18:55:22     89s] #Start globalDetailRoute on Mon Jul 15 18:55:22 2024
[07/15 18:55:22     89s] #
[07/15 18:55:22     89s] ### Time Record (globalDetailRoute) is installed.
[07/15 18:55:22     89s] ### Time Record (Pre Callback) is installed.
[07/15 18:55:22     89s] ### Time Record (Pre Callback) is uninstalled.
[07/15 18:55:22     89s] ### Time Record (DB Import) is installed.
[07/15 18:55:22     89s] ### Time Record (Timing Data Generation) is installed.
[07/15 18:55:22     89s] ### Time Record (Timing Data Generation) is uninstalled.
[07/15 18:55:22     89s] #WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the map.
[07/15 18:55:22     89s] ### Net info: total nets: 1474
[07/15 18:55:22     89s] ### Net info: dirty nets: 338
[07/15 18:55:22     89s] ### Net info: marked as disconnected nets: 0
[07/15 18:55:22     89s] #num needed restored net=0
[07/15 18:55:22     89s] #need_extraction net=0 (total=1474)
[07/15 18:55:22     89s] ### Net info: fully routed nets: 13
[07/15 18:55:22     89s] ### Net info: trivial (< 2 pins) nets: 27
[07/15 18:55:22     89s] ### Net info: unrouted nets: 1434
[07/15 18:55:22     89s] ### Net info: re-extraction nets: 0
[07/15 18:55:22     89s] ### Net info: ignored nets: 0
[07/15 18:55:22     89s] ### Net info: skip routing nets: 0
[07/15 18:55:22     89s] ### import design signature (12): route=852808104 fixed_route=189297369 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1523308332 dirty_area=0 del_dirty_area=0 cell=617033167 placement=923631970 pin_access=2075857167 inst_pattern=1 via=1588046920 routing_via=1346020735
[07/15 18:55:22     89s] ### Time Record (DB Import) is uninstalled.
[07/15 18:55:22     89s] #NanoRoute Version 21.18-s099_1 NR230707-1955/21_18-UB
[07/15 18:55:22     89s] #RTESIG:78da95d14d4f0321100660cffe8a09ed614ddacac0b22c57a35735d57a6dd0a5ed265bd6
[07/15 18:55:22     89s] #       f061d27f2f694f35eb7e708487e19d6136ff785a0361b8c272e9a9525b84e735e35452b9
[07/15 18:55:22     89s] #       4425c43dc36d3ada3c90dbd9fce5f55d96b0d38d37907db66db380ea64f5b1fe82caec74
[07/15 18:55:22     89s] #       6c027813426df77717cd299dc2f3820385acb6c1ec8d5b40f4c6fd21922a204820f3c1a5
[07/15 18:55:22     89s] #       dd6e8302c84fed426c7dfb7879e9cd84f83d702dcf81e818dac4827156bb53a753c94d68
[07/15 18:55:22     89s] #       0a29f26bdf51139197105c1c5b13059fc6e5142e64010a57f4bc20db35ad0eddb10b3aa2
[07/15 18:55:22     89s] #       b7a2a4c3482a04ecfffb640a20877a7fe8ff482c1505e283b6957655b2c6c6e37f1281d8
[07/15 18:55:22     89s] #       d69a3ec59089abf1759a3c653b77d91f8e61c920ef6f94319a620dd461940d4e35a17c0c
[07/15 18:55:22     89s] #       122310573d916e7e011749534e
[07/15 18:55:22     89s] #
[07/15 18:55:22     89s] ### Time Record (Data Preparation) is installed.
[07/15 18:55:22     89s] #RTESIG:78da95d24b4f0321100060cffe8a09ed614ddacac0b22c57a35735d57a6dd0a5ed265bd6
[07/15 18:55:22     89s] #       f030e9bf97b4a79a751f1ce1639807b3f9c7d31a08c315964b4f95da223caf19a792ca25
[07/15 18:55:22     89s] #       2a21ee196ed3d1e681dccee62fafefb2849d6ebc81ecb36d9b055427ab8ff5175466a763
[07/15 18:55:22     89s] #       13c09b106abbbfbb684ee9149e171c2864b50d666fdc02a237ee0f9154014102990f2eed
[07/15 18:55:22     89s] #       761b14407e6a1762ebdbc7cb4b6f26c4ef816b790e44c7d026168cb3da9d3a9d4a6e4251
[07/15 18:55:22     89s] #       48915ffb8e9888bc84e0e2d89828f8342ea770210b50b8a2e705d9ae6975e84ebba0236a
[07/15 18:55:22     89s] #       2b4a3a8ca442c0fed927530039d4fb43ff20b15414880fda56da55c91a1b8fff4904625b
[07/15 18:55:22     89s] #       6b7a95e2e9439d2be87f982113577dee3479313258c920efef086334e53f10875136d8fe
[07/15 18:55:22     89s] #       84f231488c405cf5a474f30ba56e6004
[07/15 18:55:22     89s] #
[07/15 18:55:22     89s] ### Time Record (Data Preparation) is uninstalled.
[07/15 18:55:22     89s] ### Time Record (Global Routing) is installed.
[07/15 18:55:22     89s] ### Time Record (Global Routing) is uninstalled.
[07/15 18:55:22     89s] #Total number of trivial nets (e.g. < 2 pins) = 27 (skipped).
[07/15 18:55:22     89s] #Total number of routable nets = 1447.
[07/15 18:55:22     89s] #Total number of nets in the design = 1474.
[07/15 18:55:22     89s] #1437 routable nets do not have any wires.
[07/15 18:55:22     89s] #10 routable nets have routed wires.
[07/15 18:55:22     89s] #1437 nets will be global routed.
[07/15 18:55:22     89s] #3 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[07/15 18:55:22     89s] #10 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[07/15 18:55:22     89s] ### Time Record (Data Preparation) is installed.
[07/15 18:55:22     89s] #Start routing data preparation on Mon Jul 15 18:55:22 2024
[07/15 18:55:22     89s] #
[07/15 18:55:22     89s] #Minimum voltage of a net in the design = 0.000.
[07/15 18:55:22     89s] #Maximum voltage of a net in the design = 3.600.
[07/15 18:55:22     89s] #Voltage range [0.000 - 3.600] has 1472 nets.
[07/15 18:55:22     89s] #Voltage range [0.000 - 0.000] has 1 net.
[07/15 18:55:22     89s] #Voltage range [3.000 - 3.600] has 1 net.
[07/15 18:55:22     89s] #Build and mark too close pins for the same net.
[07/15 18:55:22     89s] ### Time Record (Cell Pin Access) is installed.
[07/15 18:55:22     89s] #Rebuild pin access data for design.
[07/15 18:55:22     89s] #Initial pin access analysis.
[07/15 18:55:23     90s] #Detail pin access analysis.
[07/15 18:55:23     90s] ### Time Record (Cell Pin Access) is uninstalled.
[07/15 18:55:23     90s] # MET1         H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.4850
[07/15 18:55:23     90s] # MET2         V   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
[07/15 18:55:23     90s] # MET3         H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
[07/15 18:55:23     90s] # MET4         V   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
[07/15 18:55:23     90s] # METTP        H   Track-Pitch = 1.1200    Line-2-Via Pitch = 0.9500
[07/15 18:55:23     90s] # METTPL       V   Track-Pitch = 5.6000    Line-2-Via Pitch = 5.5000
[07/15 18:55:23     90s] #Bottom routing layer index=1(MET1), bottom routing layer for shielding=1(MET1), bottom shield layer=1(MET1)
[07/15 18:55:23     90s] #shield_bottom_stripe_layer=1(MET1), shield_top_stripe_layer=4(MET4)
[07/15 18:55:23     90s] #pin_access_rlayer=2(MET2)
[07/15 18:55:23     90s] #shield_top_dpt_rlayer=-1 top_rlayer=4 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
[07/15 18:55:23     90s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[07/15 18:55:23     90s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1679.18 (MB), peak = 1752.77 (MB)
[07/15 18:55:23     90s] #Regenerating Ggrids automatically.
[07/15 18:55:23     90s] #Auto generating G-grids with size=15 tracks, using layer MET2's pitch = 0.5600.
[07/15 18:55:23     90s] #Using automatically generated G-grids.
[07/15 18:55:24     91s] #Done routing data preparation.
[07/15 18:55:24     91s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1693.89 (MB), peak = 1752.77 (MB)
[07/15 18:55:24     91s] #Minimum voltage of a net in the design = 0.000.
[07/15 18:55:24     91s] #Maximum voltage of a net in the design = 3.600.
[07/15 18:55:24     91s] #Voltage range [0.000 - 3.600] has 1472 nets.
[07/15 18:55:24     91s] #Voltage range [0.000 - 0.000] has 1 net.
[07/15 18:55:24     91s] #Voltage range [3.000 - 3.600] has 1 net.
[07/15 18:55:24     91s] #
[07/15 18:55:24     91s] #Finished routing data preparation on Mon Jul 15 18:55:24 2024
[07/15 18:55:24     91s] #
[07/15 18:55:24     91s] #Cpu time = 00:00:02
[07/15 18:55:24     91s] #Elapsed time = 00:00:02
[07/15 18:55:24     91s] #Increased memory = 18.71 (MB)
[07/15 18:55:24     91s] #Total memory = 1693.95 (MB)
[07/15 18:55:24     91s] #Peak memory = 1752.77 (MB)
[07/15 18:55:24     91s] #
[07/15 18:55:24     91s] ### Time Record (Data Preparation) is uninstalled.
[07/15 18:55:24     91s] ### Time Record (Global Routing) is installed.
[07/15 18:55:24     91s] #
[07/15 18:55:24     91s] #Start global routing on Mon Jul 15 18:55:24 2024
[07/15 18:55:24     91s] #
[07/15 18:55:24     91s] #
[07/15 18:55:24     91s] #Start global routing initialization on Mon Jul 15 18:55:24 2024
[07/15 18:55:24     91s] #
[07/15 18:55:24     91s] #Number of eco nets is 3
[07/15 18:55:24     91s] #
[07/15 18:55:24     91s] #Start global routing data preparation on Mon Jul 15 18:55:24 2024
[07/15 18:55:24     91s] #
[07/15 18:55:24     91s] ### build_merged_routing_blockage_rect_list starts on Mon Jul 15 18:55:24 2024 with memory = 1694.00 (MB), peak = 1752.77 (MB)
[07/15 18:55:24     91s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[07/15 18:55:24     91s] #Start routing resource analysis on Mon Jul 15 18:55:24 2024
[07/15 18:55:24     91s] #
[07/15 18:55:24     91s] ### init_is_bin_blocked starts on Mon Jul 15 18:55:24 2024 with memory = 1694.02 (MB), peak = 1752.77 (MB)
[07/15 18:55:24     91s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[07/15 18:55:24     91s] ### PDHT_Row_Thread::compute_flow_cap starts on Mon Jul 15 18:55:24 2024 with memory = 1694.14 (MB), peak = 1752.77 (MB)
[07/15 18:55:24     91s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[07/15 18:55:24     91s] ### adjust_flow_cap starts on Mon Jul 15 18:55:24 2024 with memory = 1694.27 (MB), peak = 1752.77 (MB)
[07/15 18:55:24     91s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[07/15 18:55:24     91s] ### adjust_flow_per_partial_route_obs starts on Mon Jul 15 18:55:24 2024 with memory = 1694.27 (MB), peak = 1752.77 (MB)
[07/15 18:55:24     91s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[07/15 18:55:24     91s] ### set_via_blocked starts on Mon Jul 15 18:55:24 2024 with memory = 1694.27 (MB), peak = 1752.77 (MB)
[07/15 18:55:24     91s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[07/15 18:55:24     91s] ### copy_flow starts on Mon Jul 15 18:55:24 2024 with memory = 1694.27 (MB), peak = 1752.77 (MB)
[07/15 18:55:24     91s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[07/15 18:55:24     91s] #Routing resource analysis is done on Mon Jul 15 18:55:24 2024
[07/15 18:55:24     91s] #
[07/15 18:55:24     91s] ### report_flow_cap starts on Mon Jul 15 18:55:24 2024 with memory = 1694.27 (MB), peak = 1752.77 (MB)
[07/15 18:55:24     91s] #  Resource Analysis:
[07/15 18:55:24     91s] #
[07/15 18:55:24     91s] #               Routing  #Avail      #Track     #Total     %Gcell
[07/15 18:55:24     91s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[07/15 18:55:24     91s] #  --------------------------------------------------------------
[07/15 18:55:24     91s] #  MET1           H          79         353        1537    53.22%
[07/15 18:55:24     91s] #  MET2           V         670         125        1537     7.29%
[07/15 18:55:24     91s] #  MET3           H         425           7        1537     0.00%
[07/15 18:55:24     91s] #  MET4           V         794           1        1537     0.00%
[07/15 18:55:24     91s] #  --------------------------------------------------------------
[07/15 18:55:24     91s] #  Total                   1968      24.78%        6148    15.13%
[07/15 18:55:24     91s] #
[07/15 18:55:24     91s] #
[07/15 18:55:24     91s] #
[07/15 18:55:24     91s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[07/15 18:55:24     91s] ### analyze_m2_tracks starts on Mon Jul 15 18:55:24 2024 with memory = 1694.28 (MB), peak = 1752.77 (MB)
[07/15 18:55:24     91s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[07/15 18:55:24     91s] ### report_initial_resource starts on Mon Jul 15 18:55:24 2024 with memory = 1694.28 (MB), peak = 1752.77 (MB)
[07/15 18:55:24     91s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[07/15 18:55:24     91s] ### mark_pg_pins_accessibility starts on Mon Jul 15 18:55:24 2024 with memory = 1694.28 (MB), peak = 1752.77 (MB)
[07/15 18:55:24     91s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[07/15 18:55:24     91s] ### set_net_region starts on Mon Jul 15 18:55:24 2024 with memory = 1694.29 (MB), peak = 1752.77 (MB)
[07/15 18:55:24     91s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[07/15 18:55:24     91s] #
[07/15 18:55:24     91s] #Global routing data preparation is done on Mon Jul 15 18:55:24 2024
[07/15 18:55:24     91s] #
[07/15 18:55:24     91s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1694.30 (MB), peak = 1752.77 (MB)
[07/15 18:55:24     91s] #
[07/15 18:55:24     91s] ### prepare_level starts on Mon Jul 15 18:55:24 2024 with memory = 1694.30 (MB), peak = 1752.77 (MB)
[07/15 18:55:24     91s] ### init level 1 starts on Mon Jul 15 18:55:24 2024 with memory = 1694.32 (MB), peak = 1752.77 (MB)
[07/15 18:55:24     91s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[07/15 18:55:24     91s] ### Level 1 hgrid = 53 X 29
[07/15 18:55:24     91s] ### prepare_level_flow starts on Mon Jul 15 18:55:24 2024 with memory = 1694.36 (MB), peak = 1752.77 (MB)
[07/15 18:55:24     91s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[07/15 18:55:24     91s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[07/15 18:55:24     91s] #
[07/15 18:55:24     91s] #Global routing initialization is done on Mon Jul 15 18:55:24 2024
[07/15 18:55:24     91s] #
[07/15 18:55:24     91s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1694.36 (MB), peak = 1752.77 (MB)
[07/15 18:55:24     91s] #
[07/15 18:55:24     91s] #start global routing iteration 1...
[07/15 18:55:24     91s] ### init_flow_edge starts on Mon Jul 15 18:55:24 2024 with memory = 1694.41 (MB), peak = 1752.77 (MB)
[07/15 18:55:24     91s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[07/15 18:55:24     91s] ### routing at level 1 (topmost level) iter 0
[07/15 18:55:24     92s] ### measure_qor starts on Mon Jul 15 18:55:24 2024 with memory = 1699.63 (MB), peak = 1752.77 (MB)
[07/15 18:55:24     92s] ### measure_congestion starts on Mon Jul 15 18:55:24 2024 with memory = 1699.64 (MB), peak = 1752.77 (MB)
[07/15 18:55:24     92s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[07/15 18:55:24     92s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[07/15 18:55:24     92s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1699.64 (MB), peak = 1752.77 (MB)
[07/15 18:55:24     92s] #
[07/15 18:55:24     92s] #start global routing iteration 2...
[07/15 18:55:24     92s] ### routing at level 1 (topmost level) iter 1
[07/15 18:55:24     92s] ### measure_qor starts on Mon Jul 15 18:55:24 2024 with memory = 1700.10 (MB), peak = 1752.77 (MB)
[07/15 18:55:24     92s] ### measure_congestion starts on Mon Jul 15 18:55:24 2024 with memory = 1700.10 (MB), peak = 1752.77 (MB)
[07/15 18:55:24     92s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[07/15 18:55:24     92s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[07/15 18:55:24     92s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1700.10 (MB), peak = 1752.77 (MB)
[07/15 18:55:24     92s] #
[07/15 18:55:24     92s] #start global routing iteration 3...
[07/15 18:55:24     92s] ### routing at level 1 (topmost level) iter 2
[07/15 18:55:24     92s] ### measure_qor starts on Mon Jul 15 18:55:24 2024 with memory = 1700.13 (MB), peak = 1752.77 (MB)
[07/15 18:55:24     92s] ### measure_congestion starts on Mon Jul 15 18:55:24 2024 with memory = 1700.13 (MB), peak = 1752.77 (MB)
[07/15 18:55:24     92s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[07/15 18:55:24     92s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[07/15 18:55:24     92s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1700.13 (MB), peak = 1752.77 (MB)
[07/15 18:55:24     92s] #
[07/15 18:55:24     92s] ### route_end starts on Mon Jul 15 18:55:24 2024 with memory = 1700.13 (MB), peak = 1752.77 (MB)
[07/15 18:55:24     92s] #
[07/15 18:55:24     92s] #Total number of trivial nets (e.g. < 2 pins) = 27 (skipped).
[07/15 18:55:24     92s] #Total number of routable nets = 1447.
[07/15 18:55:24     92s] #Total number of nets in the design = 1474.
[07/15 18:55:24     92s] #
[07/15 18:55:24     92s] #1447 routable nets have routed wires.
[07/15 18:55:24     92s] #3 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[07/15 18:55:24     92s] #10 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[07/15 18:55:24     92s] #
[07/15 18:55:24     92s] #Routed nets constraints summary:
[07/15 18:55:24     92s] #------------------------------------------
[07/15 18:55:24     92s] #        Rules   Pref Layer   Unconstrained  
[07/15 18:55:24     92s] #------------------------------------------
[07/15 18:55:24     92s] #      Default            3            1434  
[07/15 18:55:24     92s] #------------------------------------------
[07/15 18:55:24     92s] #        Total            3            1434  
[07/15 18:55:24     92s] #------------------------------------------
[07/15 18:55:24     92s] #
[07/15 18:55:24     92s] #Routing constraints summary of the whole design:
[07/15 18:55:24     92s] #------------------------------------------
[07/15 18:55:24     92s] #        Rules   Pref Layer   Unconstrained  
[07/15 18:55:24     92s] #------------------------------------------
[07/15 18:55:24     92s] #      Default           13            1434  
[07/15 18:55:24     92s] #------------------------------------------
[07/15 18:55:24     92s] #        Total           13            1434  
[07/15 18:55:24     92s] #------------------------------------------
[07/15 18:55:24     92s] #
[07/15 18:55:24     92s] ### adjust_flow_per_partial_route_obs starts on Mon Jul 15 18:55:24 2024 with memory = 1700.15 (MB), peak = 1752.77 (MB)
[07/15 18:55:24     92s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[07/15 18:55:24     92s] ### cal_base_flow starts on Mon Jul 15 18:55:24 2024 with memory = 1700.16 (MB), peak = 1752.77 (MB)
[07/15 18:55:24     92s] ### init_flow_edge starts on Mon Jul 15 18:55:24 2024 with memory = 1700.16 (MB), peak = 1752.77 (MB)
[07/15 18:55:24     92s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[07/15 18:55:24     92s] ### cal_flow starts on Mon Jul 15 18:55:24 2024 with memory = 1700.16 (MB), peak = 1752.77 (MB)
[07/15 18:55:24     92s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[07/15 18:55:24     92s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[07/15 18:55:24     92s] ### report_overcon starts on Mon Jul 15 18:55:24 2024 with memory = 1700.17 (MB), peak = 1752.77 (MB)
[07/15 18:55:24     92s] #
[07/15 18:55:24     92s] #  Congestion Analysis: (blocked Gcells are excluded)
[07/15 18:55:24     92s] #
[07/15 18:55:24     92s] #                 OverCon          
[07/15 18:55:24     92s] #                  #Gcell    %Gcell
[07/15 18:55:24     92s] #     Layer           (1)   OverCon  Flow/Cap
[07/15 18:55:24     92s] #  ----------------------------------------------
[07/15 18:55:24     92s] #  MET1          0(0.00%)   (0.00%)     0.71  
[07/15 18:55:24     92s] #  MET2          2(0.14%)   (0.14%)     0.29  
[07/15 18:55:24     92s] #  MET3          0(0.00%)   (0.00%)     0.23  
[07/15 18:55:24     92s] #  MET4          0(0.00%)   (0.00%)     0.01  
[07/15 18:55:24     92s] #  ----------------------------------------------
[07/15 18:55:24     92s] #     Total      2(0.04%)   (0.04%)
[07/15 18:55:24     92s] #
[07/15 18:55:24     92s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[07/15 18:55:24     92s] #  Overflow after GR: 0.00% H + 0.04% V
[07/15 18:55:24     92s] #
[07/15 18:55:24     92s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[07/15 18:55:24     92s] ### cal_base_flow starts on Mon Jul 15 18:55:24 2024 with memory = 1700.19 (MB), peak = 1752.77 (MB)
[07/15 18:55:24     92s] ### init_flow_edge starts on Mon Jul 15 18:55:24 2024 with memory = 1700.19 (MB), peak = 1752.77 (MB)
[07/15 18:55:24     92s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[07/15 18:55:24     92s] ### cal_flow starts on Mon Jul 15 18:55:24 2024 with memory = 1700.19 (MB), peak = 1752.77 (MB)
[07/15 18:55:24     92s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[07/15 18:55:24     92s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[07/15 18:55:24     92s] ### generate_cong_map_content starts on Mon Jul 15 18:55:24 2024 with memory = 1700.19 (MB), peak = 1752.77 (MB)
[07/15 18:55:24     92s] ### Sync with Inovus CongMap starts on Mon Jul 15 18:55:24 2024 with memory = 1700.19 (MB), peak = 1752.77 (MB)
[07/15 18:55:24     92s] #Hotspot report including placement blocked areas
[07/15 18:55:24     92s] OPERPROF: Starting HotSpotCal at level 1, MEM:2193.0M, EPOCH TIME: 1721084124.834888
[07/15 18:55:24     92s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[07/15 18:55:24     92s] [hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[07/15 18:55:24     92s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[07/15 18:55:24     92s] [hotspot] |     MET1(H)    |              0.00 |              0.00 |   (none)                            |
[07/15 18:55:24     92s] [hotspot] |     MET2(V)    |              0.00 |              0.00 |   (none)                            |
[07/15 18:55:24     92s] [hotspot] |     MET3(H)    |              0.00 |              0.00 |   (none)                            |
[07/15 18:55:24     92s] [hotspot] |     MET4(V)    |              0.00 |              0.00 |   (none)                            |
[07/15 18:55:24     92s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[07/15 18:55:24     92s] [hotspot] |      worst     |              0.00 |              0.00 |                                     |
[07/15 18:55:24     92s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[07/15 18:55:24     92s] [hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[07/15 18:55:24     92s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[07/15 18:55:24     92s] Local HotSpot Analysis (blockage included) (3d): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[07/15 18:55:24     92s] Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
[07/15 18:55:24     92s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[07/15 18:55:24     92s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.002, MEM:2209.0M, EPOCH TIME: 1721084124.836894
[07/15 18:55:24     92s] ### Sync with Inovus CongMap cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[07/15 18:55:24     92s] ### generate_cong_map_content cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[07/15 18:55:24     92s] ### update starts on Mon Jul 15 18:55:24 2024 with memory = 1700.85 (MB), peak = 1752.77 (MB)
[07/15 18:55:24     92s] #Complete Global Routing.
[07/15 18:55:24     92s] #Total wire length = 54166 um.
[07/15 18:55:24     92s] #Total half perimeter of net bounding box = 50503 um.
[07/15 18:55:24     92s] #Total wire length on LAYER MET1 = 1 um.
[07/15 18:55:24     92s] #Total wire length on LAYER MET2 = 23969 um.
[07/15 18:55:24     92s] #Total wire length on LAYER MET3 = 28081 um.
[07/15 18:55:24     92s] #Total wire length on LAYER MET4 = 2115 um.
[07/15 18:55:24     92s] #Total wire length on LAYER METTP = 0 um.
[07/15 18:55:24     92s] #Total wire length on LAYER METTPL = 0 um.
[07/15 18:55:24     92s] #Total number of vias = 8191
[07/15 18:55:24     92s] #Up-Via Summary (total 8191):
[07/15 18:55:24     92s] #           
[07/15 18:55:24     92s] #-----------------------
[07/15 18:55:24     92s] # MET1             5027
[07/15 18:55:24     92s] # MET2             2984
[07/15 18:55:24     92s] # MET3              180
[07/15 18:55:24     92s] #-----------------------
[07/15 18:55:24     92s] #                  8191 
[07/15 18:55:24     92s] #
[07/15 18:55:24     92s] ### update cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[07/15 18:55:24     92s] ### report_overcon starts on Mon Jul 15 18:55:24 2024 with memory = 1700.86 (MB), peak = 1752.77 (MB)
[07/15 18:55:24     92s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[07/15 18:55:24     92s] ### report_overcon starts on Mon Jul 15 18:55:24 2024 with memory = 1700.86 (MB), peak = 1752.77 (MB)
[07/15 18:55:24     92s] #Max overcon = 1 tracks.
[07/15 18:55:24     92s] #Total overcon = 0.04%.
[07/15 18:55:24     92s] #Worst layer Gcell overcon rate = 0.00%.
[07/15 18:55:24     92s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[07/15 18:55:24     92s] ### route_end cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[07/15 18:55:24     92s] ### global_route design signature (15): route=1431568302 net_attr=897689441
[07/15 18:55:24     92s] #
[07/15 18:55:24     92s] #Global routing statistics:
[07/15 18:55:24     92s] #Cpu time = 00:00:00
[07/15 18:55:24     92s] #Elapsed time = 00:00:00
[07/15 18:55:24     92s] #Increased memory = 6.91 (MB)
[07/15 18:55:24     92s] #Total memory = 1700.86 (MB)
[07/15 18:55:24     92s] #Peak memory = 1752.77 (MB)
[07/15 18:55:24     92s] #
[07/15 18:55:24     92s] #Finished global routing on Mon Jul 15 18:55:24 2024
[07/15 18:55:24     92s] #
[07/15 18:55:24     92s] #
[07/15 18:55:24     92s] ### Time Record (Global Routing) is uninstalled.
[07/15 18:55:24     92s] ### Time Record (Data Preparation) is installed.
[07/15 18:55:24     92s] ### Time Record (Data Preparation) is uninstalled.
[07/15 18:55:24     92s] ### track-assign external-init starts on Mon Jul 15 18:55:24 2024 with memory = 1701.12 (MB), peak = 1752.77 (MB)
[07/15 18:55:24     92s] ### Time Record (Track Assignment) is installed.
[07/15 18:55:24     92s] #Minimum voltage of a net in the design = 0.000.
[07/15 18:55:24     92s] #Maximum voltage of a net in the design = 3.600.
[07/15 18:55:24     92s] #Voltage range [0.000 - 3.600] has 1472 nets.
[07/15 18:55:24     92s] #Voltage range [0.000 - 0.000] has 1 net.
[07/15 18:55:24     92s] #Voltage range [3.000 - 3.600] has 1 net.
[07/15 18:55:24     92s] #Minimum voltage of a net in the design = 0.000.
[07/15 18:55:24     92s] #Maximum voltage of a net in the design = 3.600.
[07/15 18:55:24     92s] #Voltage range [0.000 - 3.600] has 1472 nets.
[07/15 18:55:24     92s] #Voltage range [0.000 - 0.000] has 1 net.
[07/15 18:55:24     92s] #Voltage range [3.000 - 3.600] has 1 net.
[07/15 18:55:24     92s] ### Time Record (Track Assignment) is uninstalled.
[07/15 18:55:24     92s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[07/15 18:55:24     92s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1701.12 (MB), peak = 1752.77 (MB)
[07/15 18:55:24     92s] ### track-assign engine-init starts on Mon Jul 15 18:55:24 2024 with memory = 1701.12 (MB), peak = 1752.77 (MB)
[07/15 18:55:24     92s] ### Time Record (Track Assignment) is installed.
[07/15 18:55:24     92s] #Minimum voltage of a net in the design = 0.000.
[07/15 18:55:24     92s] #Maximum voltage of a net in the design = 3.600.
[07/15 18:55:24     92s] #Voltage range [0.000 - 3.600] has 1472 nets.
[07/15 18:55:24     92s] #Voltage range [0.000 - 0.000] has 1 net.
[07/15 18:55:24     92s] #Voltage range [3.000 - 3.600] has 1 net.
[07/15 18:55:24     92s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[07/15 18:55:24     92s] ### track-assign core-engine starts on Mon Jul 15 18:55:24 2024 with memory = 1701.18 (MB), peak = 1752.77 (MB)
[07/15 18:55:24     92s] #Start Track Assignment.
[07/15 18:55:24     92s] #Done with 1823 horizontal wires in 1 hboxes and 1970 vertical wires in 2 hboxes.
[07/15 18:55:24     92s] #Done with 333 horizontal wires in 1 hboxes and 330 vertical wires in 2 hboxes.
[07/15 18:55:24     92s] #Done with 1 horizontal wires in 1 hboxes and 2 vertical wires in 2 hboxes.
[07/15 18:55:24     92s] #
[07/15 18:55:24     92s] #Track assignment summary:
[07/15 18:55:24     92s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[07/15 18:55:24     92s] #------------------------------------------------------------------------
[07/15 18:55:24     92s] # MET1           0.00 	  0.00%  	  0.00% 	  0.00%
[07/15 18:55:24     92s] # MET2       20870.00 	  0.02%  	  0.00% 	  0.01%
[07/15 18:55:24     92s] # MET3       25235.84 	  0.03%  	  0.00% 	  0.00%
[07/15 18:55:24     92s] # MET4        2049.90 	  0.00%  	  0.00% 	  0.00%
[07/15 18:55:24     92s] #------------------------------------------------------------------------
[07/15 18:55:24     92s] # All       48155.74  	  0.02% 	  0.00% 	  0.00%
[07/15 18:55:24     92s] #Complete Track Assignment.
[07/15 18:55:24     92s] #Total wire length = 53161 um.
[07/15 18:55:24     92s] #Total half perimeter of net bounding box = 50503 um.
[07/15 18:55:24     92s] #Total wire length on LAYER MET1 = 1 um.
[07/15 18:55:24     92s] #Total wire length on LAYER MET2 = 23532 um.
[07/15 18:55:24     92s] #Total wire length on LAYER MET3 = 27554 um.
[07/15 18:55:24     92s] #Total wire length on LAYER MET4 = 2074 um.
[07/15 18:55:24     92s] #Total wire length on LAYER METTP = 0 um.
[07/15 18:55:24     92s] #Total wire length on LAYER METTPL = 0 um.
[07/15 18:55:24     92s] #Total number of vias = 8191
[07/15 18:55:24     92s] #Up-Via Summary (total 8191):
[07/15 18:55:24     92s] #           
[07/15 18:55:24     92s] #-----------------------
[07/15 18:55:24     92s] # MET1             5027
[07/15 18:55:24     92s] # MET2             2984
[07/15 18:55:24     92s] # MET3              180
[07/15 18:55:24     92s] #-----------------------
[07/15 18:55:24     92s] #                  8191 
[07/15 18:55:24     92s] #
[07/15 18:55:24     92s] ### track_assign design signature (18): route=1282259619
[07/15 18:55:24     92s] ### track-assign core-engine cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[07/15 18:55:25     92s] ### Time Record (Track Assignment) is uninstalled.
[07/15 18:55:25     92s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1701.37 (MB), peak = 1752.77 (MB)
[07/15 18:55:25     92s] #
[07/15 18:55:25     92s] #number of short segments in preferred routing layers
[07/15 18:55:25     92s] #	MET2      MET3      Total 
[07/15 18:55:25     92s] #	1         2         3         
[07/15 18:55:25     92s] #
[07/15 18:55:25     92s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[07/15 18:55:25     92s] #Cpu time = 00:00:03
[07/15 18:55:25     92s] #Elapsed time = 00:00:03
[07/15 18:55:25     92s] #Increased memory = 26.16 (MB)
[07/15 18:55:25     92s] #Total memory = 1701.38 (MB)
[07/15 18:55:25     92s] #Peak memory = 1752.77 (MB)
[07/15 18:55:25     92s] #Minimum voltage of a net in the design = 0.000.
[07/15 18:55:25     92s] #Maximum voltage of a net in the design = 3.600.
[07/15 18:55:25     92s] #Voltage range [0.000 - 3.600] has 1472 nets.
[07/15 18:55:25     92s] #Voltage range [0.000 - 0.000] has 1 net.
[07/15 18:55:25     92s] #Voltage range [3.000 - 3.600] has 1 net.
[07/15 18:55:25     92s] ### Time Record (Detail Routing) is installed.
[07/15 18:55:25     92s] #Minimum voltage of a net in the design = 0.000.
[07/15 18:55:25     92s] #Maximum voltage of a net in the design = 3.600.
[07/15 18:55:25     92s] #Voltage range [0.000 - 3.600] has 1472 nets.
[07/15 18:55:25     92s] #Voltage range [0.000 - 0.000] has 1 net.
[07/15 18:55:25     92s] #Voltage range [3.000 - 3.600] has 1 net.
[07/15 18:55:25     92s] #Minimum voltage of a net in the design = 0.000.
[07/15 18:55:25     92s] #Maximum voltage of a net in the design = 3.600.
[07/15 18:55:25     92s] #Voltage range [0.000 - 3.600] has 1472 nets.
[07/15 18:55:25     92s] #Voltage range [0.000 - 0.000] has 1 net.
[07/15 18:55:25     92s] #Voltage range [3.000 - 3.600] has 1 net.
[07/15 18:55:25     92s] #Minimum voltage of a net in the design = 0.000.
[07/15 18:55:25     92s] #Maximum voltage of a net in the design = 3.600.
[07/15 18:55:25     92s] #Voltage range [0.000 - 3.600] has 1472 nets.
[07/15 18:55:25     92s] #Voltage range [0.000 - 0.000] has 1 net.
[07/15 18:55:25     92s] #Voltage range [3.000 - 3.600] has 1 net.
[07/15 18:55:25     92s] ### drc_pitch = 2820 (  2.8200 um) drc_range = 1400 (  1.4000 um) route_pitch = 1880 (  1.8800 um) patch_pitch = 9240 (  9.2400 um) top_route_layer = 4 top_pin_layer = 4
[07/15 18:55:25     92s] #
[07/15 18:55:25     92s] #Start Detail Routing..
[07/15 18:55:25     92s] #start initial detail routing ...
[07/15 18:55:25     92s] ### Design has 0 dirty nets, 1553 dirty-areas)
[07/15 18:55:29     96s] #   number of violations = 74
[07/15 18:55:29     96s] #
[07/15 18:55:29     96s] #    By Layer and Type :
[07/15 18:55:29     96s] #	         MetSpc    Short      Mar   Totals
[07/15 18:55:29     96s] #	MET1         11        3        0       14
[07/15 18:55:29     96s] #	MET2          8       40        9       57
[07/15 18:55:29     96s] #	MET3          0        3        0        3
[07/15 18:55:29     96s] #	Totals       19       46        9       74
[07/15 18:55:29     96s] #476 out of 1413 instances (33.7%) need to be verified(marked ipoed), dirty area = 13.1%.
[07/15 18:55:29     97s] ### Gcell dirty-map stats: routing = 92.45%, dirty-area = 71.63%
[07/15 18:55:29     97s] #   number of violations = 74
[07/15 18:55:29     97s] #
[07/15 18:55:29     97s] #    By Layer and Type :
[07/15 18:55:29     97s] #	         MetSpc    Short      Mar   Totals
[07/15 18:55:29     97s] #	MET1         11        3        0       14
[07/15 18:55:29     97s] #	MET2          8       40        9       57
[07/15 18:55:29     97s] #	MET3          0        3        0        3
[07/15 18:55:29     97s] #	Totals       19       46        9       74
[07/15 18:55:29     97s] #cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1712.63 (MB), peak = 1766.34 (MB)
[07/15 18:55:29     97s] #start 1st optimization iteration ...
[07/15 18:55:30     97s] ### Gcell dirty-map stats: routing = 92.45%, dirty-area = 71.63%
[07/15 18:55:30     97s] #   number of violations = 23
[07/15 18:55:30     97s] #
[07/15 18:55:30     97s] #    By Layer and Type :
[07/15 18:55:30     97s] #	         MetSpc    Short   Totals
[07/15 18:55:30     97s] #	MET1          4        2        6
[07/15 18:55:30     97s] #	MET2          4       13       17
[07/15 18:55:30     97s] #	Totals        8       15       23
[07/15 18:55:30     97s] #    number of process antenna violations = 2
[07/15 18:55:30     97s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1711.49 (MB), peak = 1766.34 (MB)
[07/15 18:55:30     97s] #start 2nd optimization iteration ...
[07/15 18:55:30     97s] ### Gcell dirty-map stats: routing = 92.45%, dirty-area = 71.63%
[07/15 18:55:30     97s] #   number of violations = 22
[07/15 18:55:30     97s] #
[07/15 18:55:30     97s] #    By Layer and Type :
[07/15 18:55:30     97s] #	         MetSpc    Short      Mar   Totals
[07/15 18:55:30     97s] #	MET1          3        3        0        6
[07/15 18:55:30     97s] #	MET2          2       11        3       16
[07/15 18:55:30     97s] #	Totals        5       14        3       22
[07/15 18:55:30     97s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1711.07 (MB), peak = 1766.34 (MB)
[07/15 18:55:30     97s] #start 3rd optimization iteration ...
[07/15 18:55:30     98s] ### Gcell dirty-map stats: routing = 92.45%, dirty-area = 71.63%
[07/15 18:55:30     98s] #   number of violations = 2
[07/15 18:55:30     98s] #
[07/15 18:55:30     98s] #    By Layer and Type :
[07/15 18:55:30     98s] #	         MetSpc   Totals
[07/15 18:55:30     98s] #	MET1          2        2
[07/15 18:55:30     98s] #	Totals        2        2
[07/15 18:55:30     98s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1711.20 (MB), peak = 1766.34 (MB)
[07/15 18:55:30     98s] #start 4th optimization iteration ...
[07/15 18:55:30     98s] ### Gcell dirty-map stats: routing = 92.45%, dirty-area = 71.63%
[07/15 18:55:30     98s] #   number of violations = 2
[07/15 18:55:30     98s] #
[07/15 18:55:30     98s] #    By Layer and Type :
[07/15 18:55:30     98s] #	         MetSpc   Totals
[07/15 18:55:30     98s] #	MET1          2        2
[07/15 18:55:30     98s] #	Totals        2        2
[07/15 18:55:30     98s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1711.41 (MB), peak = 1766.34 (MB)
[07/15 18:55:30     98s] #start 5th optimization iteration ...
[07/15 18:55:30     98s] ### Gcell dirty-map stats: routing = 92.45%, dirty-area = 71.63%
[07/15 18:55:30     98s] #   number of violations = 2
[07/15 18:55:30     98s] #
[07/15 18:55:30     98s] #    By Layer and Type :
[07/15 18:55:30     98s] #	         MetSpc   Totals
[07/15 18:55:30     98s] #	MET1          1        1
[07/15 18:55:30     98s] #	MET2          1        1
[07/15 18:55:30     98s] #	Totals        2        2
[07/15 18:55:30     98s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1711.43 (MB), peak = 1766.34 (MB)
[07/15 18:55:30     98s] #start 6th optimization iteration ...
[07/15 18:55:30     98s] ### Gcell dirty-map stats: routing = 92.45%, dirty-area = 71.63%
[07/15 18:55:30     98s] #   number of violations = 1
[07/15 18:55:30     98s] #
[07/15 18:55:30     98s] #    By Layer and Type :
[07/15 18:55:30     98s] #	         MetSpc   Totals
[07/15 18:55:30     98s] #	MET1          1        1
[07/15 18:55:30     98s] #	Totals        1        1
[07/15 18:55:30     98s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1710.70 (MB), peak = 1766.34 (MB)
[07/15 18:55:30     98s] #start 7th optimization iteration ...
[07/15 18:55:31     98s] ### Gcell dirty-map stats: routing = 92.45%, dirty-area = 71.63%
[07/15 18:55:31     98s] #   number of violations = 2
[07/15 18:55:31     98s] #
[07/15 18:55:31     98s] #    By Layer and Type :
[07/15 18:55:31     98s] #	         MetSpc   Totals
[07/15 18:55:31     98s] #	MET1          2        2
[07/15 18:55:31     98s] #	Totals        2        2
[07/15 18:55:31     98s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1711.32 (MB), peak = 1766.34 (MB)
[07/15 18:55:31     98s] #start 8th optimization iteration ...
[07/15 18:55:31     98s] ### Gcell dirty-map stats: routing = 92.45%, dirty-area = 71.63%
[07/15 18:55:31     98s] #   number of violations = 1
[07/15 18:55:31     98s] #
[07/15 18:55:31     98s] #    By Layer and Type :
[07/15 18:55:31     98s] #	         MetSpc   Totals
[07/15 18:55:31     98s] #	MET1          1        1
[07/15 18:55:31     98s] #	Totals        1        1
[07/15 18:55:31     98s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1711.55 (MB), peak = 1766.34 (MB)
[07/15 18:55:31     98s] #start 9th optimization iteration ...
[07/15 18:55:31     98s] ### Gcell dirty-map stats: routing = 92.45%, dirty-area = 71.63%
[07/15 18:55:31     98s] #   number of violations = 1
[07/15 18:55:31     98s] #
[07/15 18:55:31     98s] #    By Layer and Type :
[07/15 18:55:31     98s] #	         MetSpc   Totals
[07/15 18:55:31     98s] #	MET1          1        1
[07/15 18:55:31     98s] #	Totals        1        1
[07/15 18:55:31     98s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1712.14 (MB), peak = 1766.34 (MB)
[07/15 18:55:31     98s] #start 10th optimization iteration ...
[07/15 18:55:31     98s] ### Gcell dirty-map stats: routing = 92.45%, dirty-area = 71.63%
[07/15 18:55:31     98s] #   number of violations = 0
[07/15 18:55:31     98s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1711.21 (MB), peak = 1766.34 (MB)
[07/15 18:55:31     98s] #Complete Detail Routing.
[07/15 18:55:31     98s] #Total wire length = 57535 um.
[07/15 18:55:31     98s] #Total half perimeter of net bounding box = 50503 um.
[07/15 18:55:31     98s] #Total wire length on LAYER MET1 = 3912 um.
[07/15 18:55:31     98s] #Total wire length on LAYER MET2 = 25930 um.
[07/15 18:55:31     98s] #Total wire length on LAYER MET3 = 25470 um.
[07/15 18:55:31     98s] #Total wire length on LAYER MET4 = 2223 um.
[07/15 18:55:31     98s] #Total wire length on LAYER METTP = 0 um.
[07/15 18:55:31     98s] #Total wire length on LAYER METTPL = 0 um.
[07/15 18:55:31     98s] #Total number of vias = 8075
[07/15 18:55:31     98s] #Up-Via Summary (total 8075):
[07/15 18:55:31     98s] #           
[07/15 18:55:31     98s] #-----------------------
[07/15 18:55:31     98s] # MET1             4940
[07/15 18:55:31     98s] # MET2             2968
[07/15 18:55:31     98s] # MET3              167
[07/15 18:55:31     98s] #-----------------------
[07/15 18:55:31     98s] #                  8075 
[07/15 18:55:31     98s] #
[07/15 18:55:31     98s] #Total number of DRC violations = 0
[07/15 18:55:31     98s] ### Time Record (Detail Routing) is uninstalled.
[07/15 18:55:31     98s] #Cpu time = 00:00:06
[07/15 18:55:31     98s] #Elapsed time = 00:00:06
[07/15 18:55:31     98s] #Increased memory = 9.84 (MB)
[07/15 18:55:31     98s] #Total memory = 1711.21 (MB)
[07/15 18:55:31     98s] #Peak memory = 1766.34 (MB)
[07/15 18:55:31     98s] ### Time Record (Antenna Fixing) is installed.
[07/15 18:55:31     98s] #
[07/15 18:55:31     98s] #start routing for process antenna violation fix ...
[07/15 18:55:31     98s] #Minimum voltage of a net in the design = 0.000.
[07/15 18:55:31     98s] #Maximum voltage of a net in the design = 3.600.
[07/15 18:55:31     98s] #Voltage range [0.000 - 3.600] has 1472 nets.
[07/15 18:55:31     98s] #Voltage range [0.000 - 0.000] has 1 net.
[07/15 18:55:31     98s] #Voltage range [3.000 - 3.600] has 1 net.
[07/15 18:55:31     98s] #Minimum voltage of a net in the design = 0.000.
[07/15 18:55:31     98s] #Maximum voltage of a net in the design = 3.600.
[07/15 18:55:31     98s] #Voltage range [0.000 - 3.600] has 1472 nets.
[07/15 18:55:31     98s] #Voltage range [0.000 - 0.000] has 1 net.
[07/15 18:55:31     98s] #Voltage range [3.000 - 3.600] has 1 net.
[07/15 18:55:31     98s] ### drc_pitch = 2820 (  2.8200 um) drc_range = 1400 (  1.4000 um) route_pitch = 1880 (  1.8800 um) patch_pitch = 9240 (  9.2400 um) top_route_layer = 4 top_pin_layer = 4
[07/15 18:55:31     98s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1711.94 (MB), peak = 1766.34 (MB)
[07/15 18:55:31     98s] #
[07/15 18:55:31     98s] #Total wire length = 57536 um.
[07/15 18:55:31     98s] #Total half perimeter of net bounding box = 50503 um.
[07/15 18:55:31     98s] #Total wire length on LAYER MET1 = 3912 um.
[07/15 18:55:31     98s] #Total wire length on LAYER MET2 = 25930 um.
[07/15 18:55:31     98s] #Total wire length on LAYER MET3 = 25471 um.
[07/15 18:55:31     98s] #Total wire length on LAYER MET4 = 2223 um.
[07/15 18:55:31     98s] #Total wire length on LAYER METTP = 0 um.
[07/15 18:55:31     98s] #Total wire length on LAYER METTPL = 0 um.
[07/15 18:55:31     98s] #Total number of vias = 8079
[07/15 18:55:31     98s] #Up-Via Summary (total 8079):
[07/15 18:55:31     98s] #           
[07/15 18:55:31     98s] #-----------------------
[07/15 18:55:31     98s] # MET1             4940
[07/15 18:55:31     98s] # MET2             2972
[07/15 18:55:31     98s] # MET3              167
[07/15 18:55:31     98s] #-----------------------
[07/15 18:55:31     98s] #                  8079 
[07/15 18:55:31     98s] #
[07/15 18:55:31     98s] #Total number of DRC violations = 0
[07/15 18:55:31     98s] #Total number of process antenna violations = 0
[07/15 18:55:31     98s] #Total number of net violated process antenna rule = 0
[07/15 18:55:31     98s] #
[07/15 18:55:31     98s] #
[07/15 18:55:31     98s] #Total wire length = 57536 um.
[07/15 18:55:31     98s] #Total half perimeter of net bounding box = 50503 um.
[07/15 18:55:31     98s] #Total wire length on LAYER MET1 = 3912 um.
[07/15 18:55:31     98s] #Total wire length on LAYER MET2 = 25930 um.
[07/15 18:55:31     98s] #Total wire length on LAYER MET3 = 25471 um.
[07/15 18:55:31     98s] #Total wire length on LAYER MET4 = 2223 um.
[07/15 18:55:31     98s] #Total wire length on LAYER METTP = 0 um.
[07/15 18:55:31     98s] #Total wire length on LAYER METTPL = 0 um.
[07/15 18:55:31     98s] #Total number of vias = 8079
[07/15 18:55:31     98s] #Up-Via Summary (total 8079):
[07/15 18:55:31     98s] #           
[07/15 18:55:31     98s] #-----------------------
[07/15 18:55:31     98s] # MET1             4940
[07/15 18:55:31     98s] # MET2             2972
[07/15 18:55:31     98s] # MET3              167
[07/15 18:55:31     98s] #-----------------------
[07/15 18:55:31     98s] #                  8079 
[07/15 18:55:31     98s] #
[07/15 18:55:31     98s] #Total number of DRC violations = 0
[07/15 18:55:31     98s] #Total number of process antenna violations = 0
[07/15 18:55:31     98s] #Total number of net violated process antenna rule = 0
[07/15 18:55:31     98s] #
[07/15 18:55:31     98s] ### Gcell dirty-map stats: routing = 92.45%, dirty-area = 71.63%
[07/15 18:55:31     98s] ### Time Record (Antenna Fixing) is uninstalled.
[07/15 18:55:31     98s] #Minimum voltage of a net in the design = 0.000.
[07/15 18:55:31     98s] #Maximum voltage of a net in the design = 3.600.
[07/15 18:55:31     98s] #Voltage range [0.000 - 3.600] has 1472 nets.
[07/15 18:55:31     98s] #Voltage range [0.000 - 0.000] has 1 net.
[07/15 18:55:31     98s] #Voltage range [3.000 - 3.600] has 1 net.
[07/15 18:55:31     98s] #Minimum voltage of a net in the design = 0.000.
[07/15 18:55:31     98s] #Maximum voltage of a net in the design = 3.600.
[07/15 18:55:31     98s] #Voltage range [0.000 - 3.600] has 1472 nets.
[07/15 18:55:31     98s] #Voltage range [0.000 - 0.000] has 1 net.
[07/15 18:55:31     98s] #Voltage range [3.000 - 3.600] has 1 net.
[07/15 18:55:31     98s] ### Time Record (Post Route Wire Spreading) is installed.
[07/15 18:55:31     98s] ### drc_pitch = 2820 (  2.8200 um) drc_range = 1400 (  1.4000 um) route_pitch = 1880 (  1.8800 um) patch_pitch = 9240 (  9.2400 um) top_route_layer = 4 top_pin_layer = 4
[07/15 18:55:31     98s] #
[07/15 18:55:31     98s] #Start Post Route wire spreading..
[07/15 18:55:31     98s] #Minimum voltage of a net in the design = 0.000.
[07/15 18:55:31     98s] #Maximum voltage of a net in the design = 3.600.
[07/15 18:55:31     98s] #Voltage range [0.000 - 3.600] has 1472 nets.
[07/15 18:55:31     98s] #Voltage range [0.000 - 0.000] has 1 net.
[07/15 18:55:31     98s] #Voltage range [3.000 - 3.600] has 1 net.
[07/15 18:55:31     98s] #Minimum voltage of a net in the design = 0.000.
[07/15 18:55:31     98s] #Maximum voltage of a net in the design = 3.600.
[07/15 18:55:31     98s] #Voltage range [0.000 - 3.600] has 1472 nets.
[07/15 18:55:31     98s] #Voltage range [0.000 - 0.000] has 1 net.
[07/15 18:55:31     98s] #Voltage range [3.000 - 3.600] has 1 net.
[07/15 18:55:31     98s] ### drc_pitch = 2820 (  2.8200 um) drc_range = 1400 (  1.4000 um) route_pitch = 1880 (  1.8800 um) patch_pitch = 9240 (  9.2400 um) top_route_layer = 4 top_pin_layer = 4
[07/15 18:55:31     98s] #
[07/15 18:55:31     98s] #Start DRC checking..
[07/15 18:55:31     99s] #   number of violations = 0
[07/15 18:55:31     99s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1713.76 (MB), peak = 1766.34 (MB)
[07/15 18:55:31     99s] #CELL_VIEW aska_dig,init has no DRC violation.
[07/15 18:55:31     99s] #Total number of DRC violations = 0
[07/15 18:55:31     99s] #Total number of process antenna violations = 0
[07/15 18:55:31     99s] #Total number of net violated process antenna rule = 0
[07/15 18:55:31     99s] #Minimum voltage of a net in the design = 0.000.
[07/15 18:55:31     99s] #Maximum voltage of a net in the design = 3.600.
[07/15 18:55:31     99s] #Voltage range [0.000 - 3.600] has 1472 nets.
[07/15 18:55:31     99s] #Voltage range [0.000 - 0.000] has 1 net.
[07/15 18:55:31     99s] #Voltage range [3.000 - 3.600] has 1 net.
[07/15 18:55:31     99s] #Minimum voltage of a net in the design = 0.000.
[07/15 18:55:31     99s] #Maximum voltage of a net in the design = 3.600.
[07/15 18:55:31     99s] #Voltage range [0.000 - 3.600] has 1472 nets.
[07/15 18:55:31     99s] #Voltage range [0.000 - 0.000] has 1 net.
[07/15 18:55:31     99s] #Voltage range [3.000 - 3.600] has 1 net.
[07/15 18:55:31     99s] #
[07/15 18:55:31     99s] #Start data preparation for wire spreading...
[07/15 18:55:31     99s] #
[07/15 18:55:31     99s] #Data preparation is done on Mon Jul 15 18:55:31 2024
[07/15 18:55:31     99s] #
[07/15 18:55:31     99s] ### track-assign engine-init starts on Mon Jul 15 18:55:31 2024 with memory = 1713.76 (MB), peak = 1766.34 (MB)
[07/15 18:55:31     99s] #Minimum voltage of a net in the design = 0.000.
[07/15 18:55:31     99s] #Maximum voltage of a net in the design = 3.600.
[07/15 18:55:31     99s] #Voltage range [0.000 - 3.600] has 1472 nets.
[07/15 18:55:31     99s] #Voltage range [0.000 - 0.000] has 1 net.
[07/15 18:55:31     99s] #Voltage range [3.000 - 3.600] has 1 net.
[07/15 18:55:31     99s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[07/15 18:55:31     99s] #
[07/15 18:55:31     99s] #Start Post Route Wire Spread.
[07/15 18:55:31     99s] #Done with 419 horizontal wires in 2 hboxes and 300 vertical wires in 3 hboxes.
[07/15 18:55:31     99s] #Complete Post Route Wire Spread.
[07/15 18:55:31     99s] #
[07/15 18:55:31     99s] #Total wire length = 58348 um.
[07/15 18:55:31     99s] #Total half perimeter of net bounding box = 50503 um.
[07/15 18:55:31     99s] #Total wire length on LAYER MET1 = 3930 um.
[07/15 18:55:31     99s] #Total wire length on LAYER MET2 = 26233 um.
[07/15 18:55:31     99s] #Total wire length on LAYER MET3 = 25948 um.
[07/15 18:55:31     99s] #Total wire length on LAYER MET4 = 2237 um.
[07/15 18:55:31     99s] #Total wire length on LAYER METTP = 0 um.
[07/15 18:55:31     99s] #Total wire length on LAYER METTPL = 0 um.
[07/15 18:55:31     99s] #Total number of vias = 8079
[07/15 18:55:31     99s] #Up-Via Summary (total 8079):
[07/15 18:55:31     99s] #           
[07/15 18:55:31     99s] #-----------------------
[07/15 18:55:31     99s] # MET1             4940
[07/15 18:55:31     99s] # MET2             2972
[07/15 18:55:31     99s] # MET3              167
[07/15 18:55:31     99s] #-----------------------
[07/15 18:55:31     99s] #                  8079 
[07/15 18:55:31     99s] #
[07/15 18:55:31     99s] #Minimum voltage of a net in the design = 0.000.
[07/15 18:55:31     99s] #Maximum voltage of a net in the design = 3.600.
[07/15 18:55:31     99s] #Voltage range [0.000 - 3.600] has 1472 nets.
[07/15 18:55:31     99s] #Voltage range [0.000 - 0.000] has 1 net.
[07/15 18:55:31     99s] #Voltage range [3.000 - 3.600] has 1 net.
[07/15 18:55:31     99s] #Minimum voltage of a net in the design = 0.000.
[07/15 18:55:31     99s] #Maximum voltage of a net in the design = 3.600.
[07/15 18:55:31     99s] #Voltage range [0.000 - 3.600] has 1472 nets.
[07/15 18:55:31     99s] #Voltage range [0.000 - 0.000] has 1 net.
[07/15 18:55:31     99s] #Voltage range [3.000 - 3.600] has 1 net.
[07/15 18:55:31     99s] ### drc_pitch = 2820 (  2.8200 um) drc_range = 1400 (  1.4000 um) route_pitch = 1880 (  1.8800 um) patch_pitch = 9240 (  9.2400 um) top_route_layer = 4 top_pin_layer = 4
[07/15 18:55:31     99s] #
[07/15 18:55:31     99s] #Start DRC checking..
[07/15 18:55:32     99s] #   number of violations = 0
[07/15 18:55:32     99s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1713.82 (MB), peak = 1766.34 (MB)
[07/15 18:55:32     99s] #CELL_VIEW aska_dig,init has no DRC violation.
[07/15 18:55:32     99s] #Total number of DRC violations = 0
[07/15 18:55:32     99s] #Total number of process antenna violations = 0
[07/15 18:55:32     99s] #Total number of net violated process antenna rule = 0
[07/15 18:55:32     99s] #   number of violations = 0
[07/15 18:55:32     99s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1713.82 (MB), peak = 1766.34 (MB)
[07/15 18:55:32     99s] #CELL_VIEW aska_dig,init has no DRC violation.
[07/15 18:55:32     99s] #Total number of DRC violations = 0
[07/15 18:55:32     99s] #Total number of process antenna violations = 0
[07/15 18:55:32     99s] #Total number of net violated process antenna rule = 0
[07/15 18:55:32     99s] #Post Route wire spread is done.
[07/15 18:55:32     99s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[07/15 18:55:32     99s] #Total wire length = 58348 um.
[07/15 18:55:32     99s] #Total half perimeter of net bounding box = 50503 um.
[07/15 18:55:32     99s] #Total wire length on LAYER MET1 = 3930 um.
[07/15 18:55:32     99s] #Total wire length on LAYER MET2 = 26233 um.
[07/15 18:55:32     99s] #Total wire length on LAYER MET3 = 25948 um.
[07/15 18:55:32     99s] #Total wire length on LAYER MET4 = 2237 um.
[07/15 18:55:32     99s] #Total wire length on LAYER METTP = 0 um.
[07/15 18:55:32     99s] #Total wire length on LAYER METTPL = 0 um.
[07/15 18:55:32     99s] #Total number of vias = 8079
[07/15 18:55:32     99s] #Up-Via Summary (total 8079):
[07/15 18:55:32     99s] #           
[07/15 18:55:32     99s] #-----------------------
[07/15 18:55:32     99s] # MET1             4940
[07/15 18:55:32     99s] # MET2             2972
[07/15 18:55:32     99s] # MET3              167
[07/15 18:55:32     99s] #-----------------------
[07/15 18:55:32     99s] #                  8079 
[07/15 18:55:32     99s] #
[07/15 18:55:32     99s] #detailRoute Statistics:
[07/15 18:55:32     99s] #Cpu time = 00:00:07
[07/15 18:55:32     99s] #Elapsed time = 00:00:07
[07/15 18:55:32     99s] #Increased memory = 12.44 (MB)
[07/15 18:55:32     99s] #Total memory = 1713.82 (MB)
[07/15 18:55:32     99s] #Peak memory = 1766.34 (MB)
[07/15 18:55:32     99s] ### global_detail_route design signature (61): route=837275283 flt_obj=0 vio=1905142130 shield_wire=1
[07/15 18:55:32     99s] ### Time Record (DB Export) is installed.
[07/15 18:55:32     99s] ### export design design signature (62): route=837275283 fixed_route=189297369 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=729298524 dirty_area=0 del_dirty_area=0 cell=617033167 placement=923631970 pin_access=1406457326 inst_pattern=1 via=1588046920 routing_via=1346020735
[07/15 18:55:32     99s] ### Time Record (DB Export) is uninstalled.
[07/15 18:55:32     99s] ### Time Record (Post Callback) is installed.
[07/15 18:55:32     99s] ### Time Record (Post Callback) is uninstalled.
[07/15 18:55:32     99s] #
[07/15 18:55:32     99s] #globalDetailRoute statistics:
[07/15 18:55:32     99s] #Cpu time = 00:00:10
[07/15 18:55:32     99s] #Elapsed time = 00:00:10
[07/15 18:55:32     99s] #Increased memory = 0.11 (MB)
[07/15 18:55:32     99s] #Total memory = 1676.87 (MB)
[07/15 18:55:32     99s] #Peak memory = 1766.34 (MB)
[07/15 18:55:32     99s] #Number of warnings = 1
[07/15 18:55:32     99s] #Total number of warnings = 4
[07/15 18:55:32     99s] #Number of fails = 0
[07/15 18:55:32     99s] #Total number of fails = 0
[07/15 18:55:32     99s] #Complete globalDetailRoute on Mon Jul 15 18:55:32 2024
[07/15 18:55:32     99s] #
[07/15 18:55:32     99s] ### Time Record (globalDetailRoute) is uninstalled.
[07/15 18:55:32     99s] % End globalDetailRoute (date=07/15 18:55:32, total cpu=0:00:10.1, real=0:00:10.0, peak res=1766.3M, current mem=1675.6M)
[07/15 18:55:32     99s] #Default setup view is reset to slow_functional_mode.
[07/15 18:55:32     99s] #Default setup view is reset to slow_functional_mode.
[07/15 18:55:32     99s] AAE_INFO: Post Route call back at the end of routeDesign
[07/15 18:55:32     99s] #routeDesign: cpu time = 00:00:10, elapsed time = 00:00:10, memory = 1659.39 (MB), peak = 1766.34 (MB)
[07/15 18:55:32     99s] 
[07/15 18:55:32     99s] *** Summary of all messages that are not suppressed in this session:
[07/15 18:55:32     99s] Severity  ID               Count  Summary                                  
[07/15 18:55:32     99s] WARNING   NRIG-1303            2  The congestion map does not match the GC...
[07/15 18:55:32     99s] WARNING   NRIF-90              1  Option setNanoRouteMode -routeBottomRout...
[07/15 18:55:32     99s] WARNING   NRIF-91              1  Option setNanoRouteMode -routeTopRouting...
[07/15 18:55:32     99s] *** Message Summary: 3 warning(s), 0 error(s)
[07/15 18:55:32     99s] 
[07/15 18:55:32     99s] ### Time Record (routeDesign) is uninstalled.
[07/15 18:55:32     99s] ### 
[07/15 18:55:32     99s] ###   Scalability Statistics
[07/15 18:55:32     99s] ### 
[07/15 18:55:32     99s] ### --------------------------------+----------------+----------------+----------------+
[07/15 18:55:32     99s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[07/15 18:55:32     99s] ### --------------------------------+----------------+----------------+----------------+
[07/15 18:55:32     99s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[07/15 18:55:32     99s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[07/15 18:55:32     99s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[07/15 18:55:32     99s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[07/15 18:55:32     99s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[07/15 18:55:32     99s] ###   Cell Pin Access               |        00:00:01|        00:00:01|             1.0|
[07/15 18:55:32     99s] ###   Data Preparation              |        00:00:01|        00:00:01|             1.0|
[07/15 18:55:32     99s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[07/15 18:55:32     99s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[07/15 18:55:32     99s] ###   Detail Routing                |        00:00:06|        00:00:06|             1.0|
[07/15 18:55:32     99s] ###   Antenna Fixing                |        00:00:00|        00:00:00|             1.0|
[07/15 18:55:32     99s] ###   Post Route Wire Spreading     |        00:00:01|        00:00:01|             1.0|
[07/15 18:55:32     99s] ###   Entire Command                |        00:00:10|        00:00:10|             1.0|
[07/15 18:55:32     99s] ### --------------------------------+----------------+----------------+----------------+
[07/15 18:55:32     99s] ### 
[07/15 18:55:32     99s] #% End routeDesign (date=07/15 18:55:32, total cpu=0:00:10.2, real=0:00:10.0, peak res=1766.3M, current mem=1659.4M)
[07/15 18:55:32     99s] <CMD> setAnalysisMode -analysisType onChipVariation
[07/15 18:55:32     99s] <CMD> setDelayCalMode -engine default -siAware true
[07/15 18:55:32     99s] AAE_INFO: switching -siAware from false to true ...
[07/15 18:55:32     99s] AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
[07/15 18:55:32     99s] <CMD> timeDesign -postRoute
[07/15 18:55:32     99s] *** timeDesign #5 [begin] : totSession cpu/real = 0:01:39.6/0:12:29.0 (0.1), mem = 2188.7M
[07/15 18:55:32     99s]  Reset EOS DB
[07/15 18:55:32     99s] Ignoring AAE DB Resetting ...
[07/15 18:55:32     99s] Extraction called for design 'aska_dig' of instances=1413 and nets=1474 using extraction engine 'postRoute' at effort level 'low' .
[07/15 18:55:32     99s] PostRoute (effortLevel low) RC Extraction called for design aska_dig.
[07/15 18:55:32     99s] RC Extraction called in multi-corner(2) mode.
[07/15 18:55:32     99s] Process corner(s) are loaded.
[07/15 18:55:32     99s]  Corner: max_rc
[07/15 18:55:32     99s]  Corner: min_rc
[07/15 18:55:32     99s] extractDetailRC Option : -outfile /tmp/innovus_temp_6155_phoenix_saul_kq9F5E/aska_dig_6155_NK8Yzi.rcdb.d  -extended
[07/15 18:55:32     99s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[07/15 18:55:32     99s]       RC Corner Indexes            0       1   
[07/15 18:55:32     99s] Capacitance Scaling Factor   : 1.00000 1.00000 
[07/15 18:55:32     99s] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[07/15 18:55:32     99s] Resistance Scaling Factor    : 1.00000 1.00000 
[07/15 18:55:32     99s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[07/15 18:55:32     99s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[07/15 18:55:32     99s] Shrink Factor                : 1.00000
[07/15 18:55:32     99s] 
[07/15 18:55:32     99s] Trim Metal Layers:
[07/15 18:55:32     99s] Saved RC grid cleaned up.
[07/15 18:55:32     99s] LayerId::1 widthSet size::4
[07/15 18:55:32     99s] LayerId::2 widthSet size::4
[07/15 18:55:32     99s] LayerId::3 widthSet size::4
[07/15 18:55:32     99s] LayerId::4 widthSet size::4
[07/15 18:55:32     99s] LayerId::5 widthSet size::4
[07/15 18:55:32     99s] LayerId::6 widthSet size::2
[07/15 18:55:32     99s] eee: pegSigSF::1.070000
[07/15 18:55:32     99s] Initializing multi-corner capacitance tables ... 
[07/15 18:55:32     99s] Initializing multi-corner resistance tables ...
[07/15 18:55:32     99s] eee: l::1 avDens::0.127053 usedTrk::609.854644 availTrk::4800.000000 sigTrk::609.854644
[07/15 18:55:32     99s] eee: l::2 avDens::0.144043 usedTrk::645.313995 availTrk::4480.000000 sigTrk::645.313995
[07/15 18:55:32     99s] eee: l::3 avDens::0.154440 usedTrk::580.695378 availTrk::3760.000000 sigTrk::580.695378
[07/15 18:55:32     99s] eee: l::4 avDens::0.020131 usedTrk::49.925000 availTrk::2480.000000 sigTrk::49.925000
[07/15 18:55:32     99s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 18:55:32     99s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 18:55:32     99s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.041032 aWlH=0.000000 lMod=0 pMax=0.824100 pMod=82 wcR=0.333300 newSi=0.001600 wHLS=0.833250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[07/15 18:55:32     99s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2188.7M)
[07/15 18:55:32     99s] Creating parasitic data file '/tmp/innovus_temp_6155_phoenix_saul_kq9F5E/aska_dig_6155_NK8Yzi.rcdb.d' for storing RC.
[07/15 18:55:32     99s] Extracted 10.0123% (CPU Time= 0:00:00.0  MEM= 2216.7M)
[07/15 18:55:32     99s] Extracted 20.0101% (CPU Time= 0:00:00.0  MEM= 2240.7M)
[07/15 18:55:32     99s] Extracted 30.008% (CPU Time= 0:00:00.0  MEM= 2240.7M)
[07/15 18:55:32     99s] Extracted 40.013% (CPU Time= 0:00:00.0  MEM= 2240.7M)
[07/15 18:55:32     99s] Extracted 50.0109% (CPU Time= 0:00:00.0  MEM= 2240.7M)
[07/15 18:55:32     99s] Extracted 60.0087% (CPU Time= 0:00:00.0  MEM= 2240.7M)
[07/15 18:55:32     99s] Extracted 70.0138% (CPU Time= 0:00:00.1  MEM= 2240.7M)
[07/15 18:55:32     99s] Extracted 80.0116% (CPU Time= 0:00:00.1  MEM= 2240.7M)
[07/15 18:55:32     99s] Extracted 90.0094% (CPU Time= 0:00:00.1  MEM= 2240.7M)
[07/15 18:55:32     99s] Extracted 100% (CPU Time= 0:00:00.1  MEM= 2240.7M)
[07/15 18:55:32     99s] Number of Extracted Resistors     : 22445
[07/15 18:55:32     99s] Number of Extracted Ground Cap.   : 23294
[07/15 18:55:32     99s] Number of Extracted Coupling Cap. : 38916
[07/15 18:55:32     99s] Opening parasitic data file '/tmp/innovus_temp_6155_phoenix_saul_kq9F5E/aska_dig_6155_NK8Yzi.rcdb.d' for reading (mem: 2216.672M)
[07/15 18:55:32     99s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[07/15 18:55:32     99s]  Corner: max_rc
[07/15 18:55:32     99s]  Corner: min_rc
[07/15 18:55:32     99s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2216.7M)
[07/15 18:55:32     99s] Creating parasitic data file '/tmp/innovus_temp_6155_phoenix_saul_kq9F5E/aska_dig_6155_NK8Yzi.rcdb_Filter.rcdb.d' for storing RC.
[07/15 18:55:32     99s] Closing parasitic data file '/tmp/innovus_temp_6155_phoenix_saul_kq9F5E/aska_dig_6155_NK8Yzi.rcdb.d': 1447 access done (mem: 2224.672M)
[07/15 18:55:32     99s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2224.672M)
[07/15 18:55:32     99s] Opening parasitic data file '/tmp/innovus_temp_6155_phoenix_saul_kq9F5E/aska_dig_6155_NK8Yzi.rcdb.d' for reading (mem: 2224.672M)
[07/15 18:55:32     99s] processing rcdb (/tmp/innovus_temp_6155_phoenix_saul_kq9F5E/aska_dig_6155_NK8Yzi.rcdb.d) for hinst (top) of cell (aska_dig);
[07/15 18:55:33    100s] Closing parasitic data file '/tmp/innovus_temp_6155_phoenix_saul_kq9F5E/aska_dig_6155_NK8Yzi.rcdb.d': 0 access done (mem: 2224.672M)
[07/15 18:55:33    100s] Lumped Parasitic Loading Completed (total cpu=0:00:00.5, real=0:00:01.0, current mem=2224.672M)
[07/15 18:55:33    100s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:01.0  MEM: 2224.672M)
[07/15 18:55:33    100s] Starting delay calculation for Setup views
[07/15 18:55:33    100s] AAE_INFO: opIsDesignInPostRouteState() is 1
[07/15 18:55:33    100s] AAE_INFO: deleting AAE DB due to opIsDesignInPostRouteState() is changed ...
[07/15 18:55:33    100s] AAE DB initialization (MEM=2232.21 CPU=0:00:00.0 REAL=0:00:00.0) 
[07/15 18:55:33    100s] AAE_INFO: resetNetProps viewIdx 0 
[07/15 18:55:33    100s] Starting SI iteration 1 using Infinite Timing Windows
[07/15 18:55:33    100s] #################################################################################
[07/15 18:55:33    100s] # Design Stage: PostRoute
[07/15 18:55:33    100s] # Design Name: aska_dig
[07/15 18:55:33    100s] # Design Mode: 180nm
[07/15 18:55:33    100s] # Analysis Mode: MMMC OCV 
[07/15 18:55:33    100s] # Parasitics Mode: SPEF/RCDB 
[07/15 18:55:33    100s] # Signoff Settings: SI On 
[07/15 18:55:33    100s] #################################################################################
[07/15 18:55:33    100s] AAE_INFO: 1 threads acquired from CTE.
[07/15 18:55:33    100s] Setting infinite Tws ...
[07/15 18:55:33    100s] First Iteration Infinite Tw... 
[07/15 18:55:33    100s] Calculate early delays in OCV mode...
[07/15 18:55:33    100s] Calculate late delays in OCV mode...
[07/15 18:55:33    100s] Topological Sorting (REAL = 0:00:00.0, MEM = 2232.2M, InitMEM = 2232.2M)
[07/15 18:55:33    100s] Start delay calculation (fullDC) (1 T). (MEM=2232.21)
[07/15 18:55:33    100s] 
[07/15 18:55:33    100s] Trim Metal Layers:
[07/15 18:55:33    100s] LayerId::1 widthSet size::4
[07/15 18:55:33    100s] LayerId::2 widthSet size::4
[07/15 18:55:33    100s] LayerId::3 widthSet size::4
[07/15 18:55:33    100s] LayerId::4 widthSet size::4
[07/15 18:55:33    100s] LayerId::5 widthSet size::4
[07/15 18:55:33    100s] LayerId::6 widthSet size::2
[07/15 18:55:33    100s] eee: pegSigSF::1.070000
[07/15 18:55:33    100s] Initializing multi-corner capacitance tables ... 
[07/15 18:55:33    100s] Initializing multi-corner resistance tables ...
[07/15 18:55:33    100s] eee: l::1 avDens::0.127053 usedTrk::609.854644 availTrk::4800.000000 sigTrk::609.854644
[07/15 18:55:33    100s] eee: l::2 avDens::0.144043 usedTrk::645.313995 availTrk::4480.000000 sigTrk::645.313995
[07/15 18:55:33    100s] eee: l::3 avDens::0.154440 usedTrk::580.695378 availTrk::3760.000000 sigTrk::580.695378
[07/15 18:55:33    100s] eee: l::4 avDens::0.020131 usedTrk::49.925000 availTrk::2480.000000 sigTrk::49.925000
[07/15 18:55:33    100s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 18:55:33    100s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 18:55:33    100s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.041032 aWlH=0.000000 lMod=0 pMax=0.824100 pMod=82 wcR=0.333300 newSi=0.001600 wHLS=0.833250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[07/15 18:55:33    100s] Start AAE Lib Loading. (MEM=2243.82)
[07/15 18:55:33    100s] End AAE Lib Loading. (MEM=2262.9 CPU=0:00:00.0 Real=0:00:00.0)
[07/15 18:55:33    100s] End AAE Lib Interpolated Model. (MEM=2262.9 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 18:55:33    100s] Opening parasitic data file '/tmp/innovus_temp_6155_phoenix_saul_kq9F5E/aska_dig_6155_NK8Yzi.rcdb.d' for reading (mem: 2262.898M)
[07/15 18:55:33    100s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2262.9M)
[07/15 18:55:33    100s] Total number of fetched objects 1447
[07/15 18:55:33    100s] AAE_INFO-618: Total number of nets in the design is 1474,  100.0 percent of the nets selected for SI analysis
[07/15 18:55:33    100s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 18:55:33    100s] End delay calculation. (MEM=2296.12 CPU=0:00:00.3 REAL=0:00:00.0)
[07/15 18:55:33    100s] End delay calculation (fullDC). (MEM=2259.5 CPU=0:00:00.3 REAL=0:00:00.0)
[07/15 18:55:33    100s] *** CDM Built up (cpu=0:00:00.4  real=0:00:00.0  mem= 2259.5M) ***
[07/15 18:55:33    100s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2259.5M)
[07/15 18:55:33    100s] Add other clocks and setupCteToAAEClockMapping during iter 1
[07/15 18:55:33    100s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2259.5M)
[07/15 18:55:33    100s] Starting SI iteration 2
[07/15 18:55:33    100s] Calculate early delays in OCV mode...
[07/15 18:55:33    100s] Calculate late delays in OCV mode...
[07/15 18:55:33    100s] Start delay calculation (fullDC) (1 T). (MEM=2208.62)
[07/15 18:55:33    100s] End AAE Lib Interpolated Model. (MEM=2208.62 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 18:55:33    100s] Glitch Analysis: View slow_functional_mode -- Total Number of Nets Skipped = 91. 
[07/15 18:55:33    100s] Glitch Analysis: View slow_functional_mode -- Total Number of Nets Analyzed = 1447. 
[07/15 18:55:33    100s] Total number of fetched objects 1447
[07/15 18:55:33    100s] AAE_INFO-618: Total number of nets in the design is 1474,  10.3 percent of the nets selected for SI analysis
[07/15 18:55:33    100s] End delay calculation. (MEM=2247.78 CPU=0:00:00.0 REAL=0:00:00.0)
[07/15 18:55:33    100s] End delay calculation (fullDC). (MEM=2247.78 CPU=0:00:00.0 REAL=0:00:00.0)
[07/15 18:55:33    100s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 2247.8M) ***
[07/15 18:55:33    100s] *** Done Building Timing Graph (cpu=0:00:00.6 real=0:00:00.0 totSessionCpu=0:01:41 mem=2247.8M)
[07/15 18:55:33    100s] Effort level <high> specified for reg2reg path_group
[07/15 18:55:33    100s] All LLGs are deleted
[07/15 18:55:33    100s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:55:33    100s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:55:33    100s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2211.8M, EPOCH TIME: 1721084133.696829
[07/15 18:55:33    100s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2211.8M, EPOCH TIME: 1721084133.696916
[07/15 18:55:33    100s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2211.8M, EPOCH TIME: 1721084133.697202
[07/15 18:55:33    100s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:55:33    100s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:55:33    100s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2211.8M, EPOCH TIME: 1721084133.697369
[07/15 18:55:33    100s] Max number of tech site patterns supported in site array is 256.
[07/15 18:55:33    100s] Core basic site is core_ji3v
[07/15 18:55:33    100s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2211.8M, EPOCH TIME: 1721084133.706394
[07/15 18:55:33    100s] After signature check, allow fast init is false, keep pre-filter is true.
[07/15 18:55:33    100s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[07/15 18:55:33    100s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2211.8M, EPOCH TIME: 1721084133.706592
[07/15 18:55:33    100s] SiteArray: non-trimmed site array dimensions = 45 x 723
[07/15 18:55:33    100s] SiteArray: use 176,128 bytes
[07/15 18:55:33    100s] SiteArray: current memory after site array memory allocation 2211.8M
[07/15 18:55:33    100s] SiteArray: FP blocked sites are writable
[07/15 18:55:33    100s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2211.8M, EPOCH TIME: 1721084133.707045
[07/15 18:55:33    100s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.002, MEM:2211.8M, EPOCH TIME: 1721084133.708904
[07/15 18:55:33    100s] SiteArray: number of non floorplan blocked sites for llg default is 32535
[07/15 18:55:33    100s] Atter site array init, number of instance map data is 0.
[07/15 18:55:33    100s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.012, MEM:2211.8M, EPOCH TIME: 1721084133.709155
[07/15 18:55:33    100s] 
[07/15 18:55:33    100s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:55:33    100s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.012, MEM:2211.8M, EPOCH TIME: 1721084133.709516
[07/15 18:55:33    100s] All LLGs are deleted
[07/15 18:55:33    100s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 18:55:33    100s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:55:33    100s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2211.8M, EPOCH TIME: 1721084133.709947
[07/15 18:55:33    100s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2211.8M, EPOCH TIME: 1721084133.710008
[07/15 18:55:34    101s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 slow_functional_mode 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.056  |  6.159  | -0.056  |
|           TNS (ns):| -0.056  |  0.000  | -0.056  |
|    Violating Paths:|    1    |    0    |    1    |
|          All Paths:|   772   |   291   |   481   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[07/15 18:55:34    101s] All LLGs are deleted
[07/15 18:55:34    101s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:55:34    101s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:55:34    101s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2226.1M, EPOCH TIME: 1721084134.480341
[07/15 18:55:34    101s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2226.1M, EPOCH TIME: 1721084134.480439
[07/15 18:55:34    101s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2226.1M, EPOCH TIME: 1721084134.480713
[07/15 18:55:34    101s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:55:34    101s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:55:34    101s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2226.1M, EPOCH TIME: 1721084134.480890
[07/15 18:55:34    101s] Max number of tech site patterns supported in site array is 256.
[07/15 18:55:34    101s] Core basic site is core_ji3v
[07/15 18:55:34    101s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2226.1M, EPOCH TIME: 1721084134.489566
[07/15 18:55:34    101s] After signature check, allow fast init is true, keep pre-filter is true.
[07/15 18:55:34    101s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/15 18:55:34    101s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2226.1M, EPOCH TIME: 1721084134.489748
[07/15 18:55:34    101s] Fast DP-INIT is on for default
[07/15 18:55:34    101s] Atter site array init, number of instance map data is 0.
[07/15 18:55:34    101s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:2226.1M, EPOCH TIME: 1721084134.490147
[07/15 18:55:34    101s] 
[07/15 18:55:34    101s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:55:34    101s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:2226.1M, EPOCH TIME: 1721084134.490541
[07/15 18:55:34    101s] All LLGs are deleted
[07/15 18:55:34    101s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 18:55:34    101s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:55:34    101s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2226.1M, EPOCH TIME: 1721084134.490954
[07/15 18:55:34    101s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2226.1M, EPOCH TIME: 1721084134.491013
[07/15 18:55:34    101s] Density: 65.889%
------------------------------------------------------------------

[07/15 18:55:34    101s] All LLGs are deleted
[07/15 18:55:34    101s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:55:34    101s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:55:34    101s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2226.1M, EPOCH TIME: 1721084134.492333
[07/15 18:55:34    101s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2226.1M, EPOCH TIME: 1721084134.492409
[07/15 18:55:34    101s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2226.1M, EPOCH TIME: 1721084134.492652
[07/15 18:55:34    101s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:55:34    101s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:55:34    101s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2226.1M, EPOCH TIME: 1721084134.492781
[07/15 18:55:34    101s] Max number of tech site patterns supported in site array is 256.
[07/15 18:55:34    101s] Core basic site is core_ji3v
[07/15 18:55:34    101s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2226.1M, EPOCH TIME: 1721084134.501339
[07/15 18:55:34    101s] After signature check, allow fast init is true, keep pre-filter is true.
[07/15 18:55:34    101s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/15 18:55:34    101s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2226.1M, EPOCH TIME: 1721084134.501529
[07/15 18:55:34    101s] Fast DP-INIT is on for default
[07/15 18:55:34    101s] Atter site array init, number of instance map data is 0.
[07/15 18:55:34    101s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:2226.1M, EPOCH TIME: 1721084134.501913
[07/15 18:55:34    101s] 
[07/15 18:55:34    101s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:55:34    101s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:2226.1M, EPOCH TIME: 1721084134.502205
[07/15 18:55:34    101s] All LLGs are deleted
[07/15 18:55:34    101s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 18:55:34    101s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:55:34    101s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2226.1M, EPOCH TIME: 1721084134.502614
[07/15 18:55:34    101s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2226.1M, EPOCH TIME: 1721084134.502675
[07/15 18:55:34    101s] Reported timing to dir ./timingReports
[07/15 18:55:34    101s] Total CPU time: 1.49 sec
[07/15 18:55:34    101s] Total Real time: 2.0 sec
[07/15 18:55:34    101s] Total Memory Usage: 2226.128906 Mbytes
[07/15 18:55:34    101s] Reset AAE Options
[07/15 18:55:34    101s] Info: pop threads available for lower-level modules during optimization.
[07/15 18:55:34    101s] *** timeDesign #5 [finish] : cpu/real = 0:00:01.5/0:00:02.3 (0.6), totSession cpu/real = 0:01:41.1/0:12:31.3 (0.1), mem = 2226.1M
[07/15 18:55:34    101s] 
[07/15 18:55:34    101s] =============================================================================================
[07/15 18:55:34    101s]  Final TAT Report : timeDesign #5                                               21.18-s099_1
[07/15 18:55:34    101s] =============================================================================================
[07/15 18:55:34    101s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/15 18:55:34    101s] ---------------------------------------------------------------------------------------------
[07/15 18:55:34    101s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:55:34    101s] [ OptSummaryReport       ]      1   0:00:00.0  (   1.8 % )     0:00:00.8 /  0:00:00.1    0.2
[07/15 18:55:34    101s] [ DrvReport              ]      1   0:00:00.7  (  30.1 % )     0:00:00.7 /  0:00:00.0    0.1
[07/15 18:55:34    101s] [ ExtractRC              ]      1   0:00:00.8  (  35.4 % )     0:00:00.8 /  0:00:00.7    0.8
[07/15 18:55:34    101s] [ TimingUpdate           ]      2   0:00:00.2  (  10.4 % )     0:00:00.7 /  0:00:00.7    1.0
[07/15 18:55:34    101s] [ FullDelayCalc          ]      2   0:00:00.4  (  18.3 % )     0:00:00.4 /  0:00:00.4    1.0
[07/15 18:55:34    101s] [ TimingReport           ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    1.5
[07/15 18:55:34    101s] [ GenerateReports        ]      1   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    0.9
[07/15 18:55:34    101s] [ MISC                   ]          0:00:00.0  (   2.0 % )     0:00:00.0 /  0:00:00.0    1.1
[07/15 18:55:34    101s] ---------------------------------------------------------------------------------------------
[07/15 18:55:34    101s]  timeDesign #5 TOTAL                0:00:02.3  ( 100.0 % )     0:00:02.3 /  0:00:01.5    0.6
[07/15 18:55:34    101s] ---------------------------------------------------------------------------------------------
[07/15 18:55:34    101s] 
[07/15 18:56:20    102s] <CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
[07/15 18:56:20    102s] <CMD> setDelayCalMode -engine default -siAware true
[07/15 18:56:20    102s] <CMD> setRouteMode -earlyGlobalMaxRouteLayer 3
[07/15 18:56:20    102s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[07/15 18:56:20    102s] <CMD> optDesign -postRout
[07/15 18:56:20    102s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1718.7M, totSessionCpu=0:01:43 **
[07/15 18:56:20    102s] *** optDesign #4 [begin] : totSession cpu/real = 0:01:42.8/0:13:17.0 (0.1), mem = 2226.2M
[07/15 18:56:20    102s] Info: 1 threads available for lower-level modules during optimization.
[07/15 18:56:20    102s] GigaOpt running with 1 threads.
[07/15 18:56:20    102s] *** InitOpt #1 [begin] (optDesign #4) : totSession cpu/real = 0:01:42.8/0:13:17.0 (0.1), mem = 2226.2M
[07/15 18:56:20    102s] **INFO: User settings:
[07/15 18:56:20    102s] setNanoRouteMode -droutePostRouteSpreadWire                     1
[07/15 18:56:20    102s] setNanoRouteMode -droutePostRouteWidenWireRule                  virtuosoDefaultSetup
[07/15 18:56:20    102s] setNanoRouteMode -drouteUseMinSpacingForBlockage                auto
[07/15 18:56:20    102s] setNanoRouteMode -extractThirdPartyCompatible                   false
[07/15 18:56:20    102s] setNanoRouteMode -grouteExpTdStdDelay                           91
[07/15 18:56:20    102s] setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
[07/15 18:56:20    102s] setNanoRouteMode -routeBottomRoutingLayer                       1
[07/15 18:56:20    102s] setNanoRouteMode -routeStrictlyHonorNonDefaultRule              false
[07/15 18:56:20    102s] setNanoRouteMode -routeTopRoutingLayer                          4
[07/15 18:56:20    102s] setNanoRouteMode -routeWithSiDriven                             false
[07/15 18:56:20    102s] setNanoRouteMode -routeWithSiPostRouteFix                       false
[07/15 18:56:20    102s] setNanoRouteMode -routeWithTimingDriven                         false
[07/15 18:56:20    102s] setNanoRouteMode -timingEngine                                  {}
[07/15 18:56:20    102s] setDesignMode -process                                          180
[07/15 18:56:20    102s] setExtractRCMode -coupled                                       true
[07/15 18:56:20    102s] setExtractRCMode -coupling_c_th                                 3
[07/15 18:56:20    102s] setExtractRCMode -engine                                        postRoute
[07/15 18:56:20    102s] setExtractRCMode -relative_c_th                                 0.03
[07/15 18:56:20    102s] setExtractRCMode -total_c_th                                    5
[07/15 18:56:20    102s] setUsefulSkewMode -ecoRoute                                     false
[07/15 18:56:20    102s] setUsefulSkewMode -maxAllowedDelay                              1
[07/15 18:56:20    102s] setUsefulSkewMode -noBoundary                                   false
[07/15 18:56:20    102s] setDelayCalMode -enable_high_fanout                             true
[07/15 18:56:20    102s] setDelayCalMode -engine                                         aae
[07/15 18:56:20    102s] setDelayCalMode -ignoreNetLoad                                  false
[07/15 18:56:20    102s] setDelayCalMode -SIAware                                        true
[07/15 18:56:20    102s] setDelayCalMode -socv_accuracy_mode                             low
[07/15 18:56:20    102s] setOptMode -activeHoldViews                                     { fast_functional_mode }
[07/15 18:56:20    102s] setOptMode -activeSetupViews                                    { slow_functional_mode }
[07/15 18:56:20    102s] setOptMode -autoHoldViews                                       { fast_functional_mode}
[07/15 18:56:20    102s] setOptMode -autoSetupViews                                      { slow_functional_mode}
[07/15 18:56:20    102s] setOptMode -autoTDGRSetupViews                                  { slow_functional_mode}
[07/15 18:56:20    102s] setOptMode -autoViewHoldTargetSlack                             0
[07/15 18:56:20    102s] setOptMode -drcMargin                                           0
[07/15 18:56:20    102s] setOptMode -fixCap                                              true
[07/15 18:56:20    102s] setOptMode -fixDrc                                              true
[07/15 18:56:20    102s] setOptMode -fixFanoutLoad                                       false
[07/15 18:56:20    102s] setOptMode -fixTran                                             true
[07/15 18:56:20    102s] setOptMode -optimizeFF                                          true
[07/15 18:56:20    102s] setOptMode -preserveAllSequential                               false
[07/15 18:56:20    102s] setOptMode -setupTargetSlack                                    0
[07/15 18:56:20    102s] setSIMode -separate_delta_delay_on_data                         true
[07/15 18:56:20    102s] setPlaceMode -maxRouteLayer                                     4
[07/15 18:56:20    102s] setPlaceMode -place_detail_check_route                          false
[07/15 18:56:20    102s] setPlaceMode -place_detail_preserve_routing                     true
[07/15 18:56:20    102s] setPlaceMode -place_detail_remove_affected_routing              false
[07/15 18:56:20    102s] setPlaceMode -place_detail_swap_eeq_cells                       false
[07/15 18:56:20    102s] setPlaceMode -place_global_clock_gate_aware                     true
[07/15 18:56:20    102s] setPlaceMode -place_global_cong_effort                          auto
[07/15 18:56:20    102s] setPlaceMode -place_global_ignore_scan                          true
[07/15 18:56:20    102s] setPlaceMode -place_global_ignore_spare                         false
[07/15 18:56:20    102s] setPlaceMode -place_global_module_aware_spare                   false
[07/15 18:56:20    102s] setPlaceMode -place_global_place_io_pins                        false
[07/15 18:56:20    102s] setPlaceMode -place_global_reorder_scan                         true
[07/15 18:56:20    102s] setPlaceMode -powerDriven                                       false
[07/15 18:56:20    102s] setPlaceMode -timingDriven                                      true
[07/15 18:56:20    102s] setAnalysisMode -analysisType                                   onChipVariation
[07/15 18:56:20    102s] setAnalysisMode -checkType                                      setup
[07/15 18:56:20    102s] setAnalysisMode -clkSrcPath                                     true
[07/15 18:56:20    102s] setAnalysisMode -clockPropagation                               sdcControl
[07/15 18:56:20    102s] setAnalysisMode -skew                                           true
[07/15 18:56:20    102s] setAnalysisMode -usefulSkew                                     true
[07/15 18:56:20    102s] setAnalysisMode -virtualIPO                                     false
[07/15 18:56:20    102s] 
[07/15 18:56:20    102s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[07/15 18:56:20    102s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[07/15 18:56:20    102s] 
[07/15 18:56:20    102s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[07/15 18:56:20    102s] Summary for sequential cells identification: 
[07/15 18:56:20    102s]   Identified SBFF number: 33
[07/15 18:56:20    102s]   Identified MBFF number: 0
[07/15 18:56:20    102s]   Identified SB Latch number: 0
[07/15 18:56:20    102s]   Identified MB Latch number: 0
[07/15 18:56:20    102s]   Not identified SBFF number: 0
[07/15 18:56:20    102s]   Not identified MBFF number: 0
[07/15 18:56:20    102s]   Not identified SB Latch number: 0
[07/15 18:56:20    102s]   Not identified MB Latch number: 0
[07/15 18:56:20    102s]   Number of sequential cells which are not FFs: 43
[07/15 18:56:20    102s]  Visiting view : slow_functional_mode
[07/15 18:56:20    102s]    : PowerDomain = none : Weighted F : unweighted  = 91.00 (1.000) with rcCorner = 0
[07/15 18:56:20    102s]    : PowerDomain = none : Weighted F : unweighted  = 84.30 (1.000) with rcCorner = -1
[07/15 18:56:20    102s]  Visiting view : fast_functional_mode
[07/15 18:56:20    102s]    : PowerDomain = none : Weighted F : unweighted  = 44.30 (1.000) with rcCorner = 1
[07/15 18:56:20    102s]    : PowerDomain = none : Weighted F : unweighted  = 41.60 (1.000) with rcCorner = -1
[07/15 18:56:20    102s] TLC MultiMap info (StdDelay):
[07/15 18:56:20    102s]   : fast_corner + fast_liberty + 0 + no RcCorner := 41.6ps
[07/15 18:56:20    102s]   : fast_corner + fast_liberty + 0 + min_rc := 44.3ps
[07/15 18:56:20    102s]   : slow_corner + slow_liberty + 0 + no RcCorner := 84.3ps
[07/15 18:56:20    102s]   : slow_corner + slow_liberty + 0 + max_rc := 91ps
[07/15 18:56:20    102s]  Setting StdDelay to: 91ps
[07/15 18:56:20    102s] 
[07/15 18:56:20    102s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[07/15 18:56:20    102s] Need call spDPlaceInit before registerPrioInstLoc.
[07/15 18:56:20    102s] OPERPROF: Starting DPlace-Init at level 1, MEM:2228.2M, EPOCH TIME: 1721084180.205208
[07/15 18:56:20    102s] Processing tracks to init pin-track alignment.
[07/15 18:56:20    102s] z: 2, totalTracks: 1
[07/15 18:56:20    102s] z: 4, totalTracks: 1
[07/15 18:56:20    102s] z: 6, totalTracks: 1
[07/15 18:56:20    102s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 18:56:20    102s] All LLGs are deleted
[07/15 18:56:20    102s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:56:20    102s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:56:20    102s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2228.2M, EPOCH TIME: 1721084180.206737
[07/15 18:56:20    102s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2228.2M, EPOCH TIME: 1721084180.206818
[07/15 18:56:20    102s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2228.2M, EPOCH TIME: 1721084180.207090
[07/15 18:56:20    102s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:56:20    102s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:56:20    102s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2228.2M, EPOCH TIME: 1721084180.207290
[07/15 18:56:20    102s] Max number of tech site patterns supported in site array is 256.
[07/15 18:56:20    102s] Core basic site is core_ji3v
[07/15 18:56:20    102s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2228.2M, EPOCH TIME: 1721084180.215880
[07/15 18:56:20    102s] After signature check, allow fast init is true, keep pre-filter is true.
[07/15 18:56:20    102s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/15 18:56:20    102s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.010, REAL:0.000, MEM:2228.2M, EPOCH TIME: 1721084180.216059
[07/15 18:56:20    102s] Fast DP-INIT is on for default
[07/15 18:56:20    102s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[07/15 18:56:20    102s] Atter site array init, number of instance map data is 0.
[07/15 18:56:20    102s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.009, MEM:2228.2M, EPOCH TIME: 1721084180.216472
[07/15 18:56:20    102s] 
[07/15 18:56:20    102s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:56:20    102s] OPERPROF:     Starting CMU at level 3, MEM:2228.2M, EPOCH TIME: 1721084180.216691
[07/15 18:56:20    102s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2228.2M, EPOCH TIME: 1721084180.216935
[07/15 18:56:20    102s] 
[07/15 18:56:20    102s] Bad Lib Cell Checking (CMU) is done! (0)
[07/15 18:56:20    102s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:2228.2M, EPOCH TIME: 1721084180.217107
[07/15 18:56:20    102s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2228.2M, EPOCH TIME: 1721084180.217149
[07/15 18:56:20    102s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2228.2M, EPOCH TIME: 1721084180.217285
[07/15 18:56:20    102s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2228.2MB).
[07/15 18:56:20    102s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.012, MEM:2228.2M, EPOCH TIME: 1721084180.217685
[07/15 18:56:20    102s] Cell 'RF4DLHTJI3VX1' is marked internal dont-use due to tech site checking failure.
[07/15 18:56:20    102s] Cell 'RF4DLLTJI3VX1' is marked internal dont-use due to tech site checking failure.
[07/15 18:56:20    102s] Cell 'RF8DLHTJI3VX1' is marked internal dont-use due to tech site checking failure.
[07/15 18:56:20    102s] Cell 'RF8DLLTJI3VX1' is marked internal dont-use due to tech site checking failure.
[07/15 18:56:20    102s] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
[07/15 18:56:20    102s] 	Cell RF4DLHTJI3VX1, site core_ji3v_dh.
[07/15 18:56:20    102s] 	Cell RF4DLLTJI3VX1, site core_ji3v_dh.
[07/15 18:56:20    102s] 	Cell RF8DLHTJI3VX1, site core_ji3v_dh.
[07/15 18:56:20    102s] 	Cell RF8DLLTJI3VX1, site core_ji3v_dh.
[07/15 18:56:20    102s] .
[07/15 18:56:20    102s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2228.2M, EPOCH TIME: 1721084180.217823
[07/15 18:56:20    102s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 18:56:20    102s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:56:20    102s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:56:20    102s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:56:20    102s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.002, MEM:2226.2M, EPOCH TIME: 1721084180.220156
[07/15 18:56:20    102s] 
[07/15 18:56:20    102s] Creating Lib Analyzer ...
[07/15 18:56:20    102s] **WARN: (IMPOPT-7077):	Some of the LEF equivalent cells have different ANTENNAGATEAREA/ANTENNADIFFAREA/PINS etc... attributes. They will not be swapped for fixed instances and for lefsafe operations like optLeakagePower in postroute mode. To find out what cells are LEF equivalent use the findLefEquivalentCells command.
[07/15 18:56:20    102s] Type 'man IMPOPT-7077' for more detail.
[07/15 18:56:20    102s] Total number of usable buffers from Lib Analyzer: 9 ( BUJI3VX1 BUJI3VX0 BUJI3VX2 BUJI3VX3 BUJI3VX4 BUJI3VX6 BUJI3VX8 BUJI3VX12 BUJI3VX16)
[07/15 18:56:20    102s] Total number of usable inverters from Lib Analyzer: 9 ( INJI3VX1 INJI3VX0 INJI3VX2 INJI3VX3 INJI3VX4 INJI3VX6 INJI3VX8 INJI3VX12 INJI3VX16)
[07/15 18:56:20    102s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1JI3VX1 DLY2JI3VX1 DLY4JI3VX1 DLY8JI3VX1)
[07/15 18:56:20    102s] 
[07/15 18:56:20    102s] {RT max_rc 0 3 3 0}
[07/15 18:56:20    103s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:44 mem=2234.2M
[07/15 18:56:20    103s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:44 mem=2234.2M
[07/15 18:56:20    103s] Creating Lib Analyzer, finished. 
[07/15 18:56:20    103s] Effort level <high> specified for reg2reg path_group
[07/15 18:56:20    103s] **WARN: (IMPOPT-7320):	Glitch fixing is enabled but glitch report is disabled. Glitch reporting can be enabled using command setSIMode -enable_glitch_report true
[07/15 18:56:20    103s] **optDesign ... cpu = 0:00:01, real = 0:00:00, mem = 1726.2M, totSessionCpu=0:01:44 **
[07/15 18:56:20    103s] Existing Dirty Nets : 0
[07/15 18:56:20    103s] New Signature Flow (optDesignCheckOptions) ....
[07/15 18:56:21    103s] #Taking db snapshot
[07/15 18:56:21    103s] #Taking db snapshot ... done
[07/15 18:56:21    103s] OPERPROF: Starting checkPlace at level 1, MEM:2236.2M, EPOCH TIME: 1721084181.005753
[07/15 18:56:21    103s] Processing tracks to init pin-track alignment.
[07/15 18:56:21    103s] z: 2, totalTracks: 1
[07/15 18:56:21    103s] z: 4, totalTracks: 1
[07/15 18:56:21    103s] z: 6, totalTracks: 1
[07/15 18:56:21    103s] #spOpts: N=180 hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 18:56:21    103s] All LLGs are deleted
[07/15 18:56:21    103s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:56:21    103s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:56:21    103s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2236.2M, EPOCH TIME: 1721084181.007648
[07/15 18:56:21    103s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2236.2M, EPOCH TIME: 1721084181.007736
[07/15 18:56:21    103s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2236.2M, EPOCH TIME: 1721084181.007787
[07/15 18:56:21    103s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:56:21    103s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:56:21    103s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2236.2M, EPOCH TIME: 1721084181.007958
[07/15 18:56:21    103s] Max number of tech site patterns supported in site array is 256.
[07/15 18:56:21    103s] Core basic site is core_ji3v
[07/15 18:56:21    103s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2236.2M, EPOCH TIME: 1721084181.016207
[07/15 18:56:21    103s] After signature check, allow fast init is false, keep pre-filter is true.
[07/15 18:56:21    103s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[07/15 18:56:21    103s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:2236.2M, EPOCH TIME: 1721084181.016408
[07/15 18:56:21    103s] SiteArray: non-trimmed site array dimensions = 45 x 723
[07/15 18:56:21    103s] SiteArray: use 176,128 bytes
[07/15 18:56:21    103s] SiteArray: current memory after site array memory allocation 2236.2M
[07/15 18:56:21    103s] SiteArray: FP blocked sites are writable
[07/15 18:56:21    103s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[07/15 18:56:21    103s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2236.2M, EPOCH TIME: 1721084181.016862
[07/15 18:56:21    103s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.010, REAL:0.002, MEM:2236.2M, EPOCH TIME: 1721084181.018683
[07/15 18:56:21    103s] SiteArray: number of non floorplan blocked sites for llg default is 32535
[07/15 18:56:21    103s] Atter site array init, number of instance map data is 0.
[07/15 18:56:21    103s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.020, REAL:0.011, MEM:2236.2M, EPOCH TIME: 1721084181.018894
[07/15 18:56:21    103s] 
[07/15 18:56:21    103s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:56:21    103s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.011, MEM:2236.2M, EPOCH TIME: 1721084181.019156
[07/15 18:56:21    103s] Begin checking placement ... (start mem=2236.2M, init mem=2236.2M)
[07/15 18:56:21    103s] Begin checking exclusive groups violation ...
[07/15 18:56:21    103s] There are 0 groups to check, max #box is 0, total #box is 0
[07/15 18:56:21    103s] Finished checking exclusive groups violations. Found 0 Vio.
[07/15 18:56:21    103s] 
[07/15 18:56:21    103s] Running CheckPlace using 1 thread in normal mode...
[07/15 18:56:21    103s] 
[07/15 18:56:21    103s] ...checkPlace normal is done!
[07/15 18:56:21    103s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:2236.2M, EPOCH TIME: 1721084181.030556
[07/15 18:56:21    103s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.000, MEM:2236.2M, EPOCH TIME: 1721084181.031050
[07/15 18:56:21    103s] *info: Placed = 1413           (Fixed = 11)
[07/15 18:56:21    103s] *info: Unplaced = 0           
[07/15 18:56:21    103s] Placement Density:65.89%(53781/81624)
[07/15 18:56:21    103s] Placement Density (including fixed std cells):65.89%(53781/81624)
[07/15 18:56:21    103s] All LLGs are deleted
[07/15 18:56:21    103s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1413).
[07/15 18:56:21    103s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:56:21    103s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2236.2M, EPOCH TIME: 1721084181.031456
[07/15 18:56:21    103s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2236.2M, EPOCH TIME: 1721084181.031519
[07/15 18:56:21    103s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:56:21    103s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:56:21    103s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=2236.2M)
[07/15 18:56:21    103s] OPERPROF: Finished checkPlace at level 1, CPU:0.030, REAL:0.026, MEM:2236.2M, EPOCH TIME: 1721084181.031905
[07/15 18:56:21    103s]  Initial DC engine is -> aae
[07/15 18:56:21    103s]  
[07/15 18:56:21    103s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[07/15 18:56:21    103s]  
[07/15 18:56:21    103s]  
[07/15 18:56:21    103s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[07/15 18:56:21    103s]  
[07/15 18:56:21    103s] Reset EOS DB
[07/15 18:56:21    103s] Ignoring AAE DB Resetting ...
[07/15 18:56:21    103s]  Set Options for AAE Based Opt flow 
[07/15 18:56:21    103s] *** optDesign -postRoute ***
[07/15 18:56:21    103s] DRC Margin: user margin 0.0; extra margin 0
[07/15 18:56:21    103s] Setup Target Slack: user slack 0
[07/15 18:56:21    103s] Hold Target Slack: user slack 0
[07/15 18:56:21    103s] All LLGs are deleted
[07/15 18:56:21    103s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:56:21    103s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:56:21    103s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2236.2M, EPOCH TIME: 1721084181.035861
[07/15 18:56:21    103s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2236.2M, EPOCH TIME: 1721084181.035938
[07/15 18:56:21    103s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2236.2M, EPOCH TIME: 1721084181.036158
[07/15 18:56:21    103s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:56:21    103s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:56:21    103s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2236.2M, EPOCH TIME: 1721084181.036316
[07/15 18:56:21    103s] Max number of tech site patterns supported in site array is 256.
[07/15 18:56:21    103s] Core basic site is core_ji3v
[07/15 18:56:21    103s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2236.2M, EPOCH TIME: 1721084181.044721
[07/15 18:56:21    103s] After signature check, allow fast init is false, keep pre-filter is true.
[07/15 18:56:21    103s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[07/15 18:56:21    103s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2236.2M, EPOCH TIME: 1721084181.044875
[07/15 18:56:21    103s] SiteArray: non-trimmed site array dimensions = 45 x 723
[07/15 18:56:21    103s] SiteArray: use 176,128 bytes
[07/15 18:56:21    103s] SiteArray: current memory after site array memory allocation 2236.2M
[07/15 18:56:21    103s] SiteArray: FP blocked sites are writable
[07/15 18:56:21    103s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2236.2M, EPOCH TIME: 1721084181.045291
[07/15 18:56:21    103s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.002, MEM:2236.2M, EPOCH TIME: 1721084181.047092
[07/15 18:56:21    103s] SiteArray: number of non floorplan blocked sites for llg default is 32535
[07/15 18:56:21    103s] Atter site array init, number of instance map data is 0.
[07/15 18:56:21    103s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.011, MEM:2236.2M, EPOCH TIME: 1721084181.047340
[07/15 18:56:21    103s] 
[07/15 18:56:21    103s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:56:21    103s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.012, MEM:2236.2M, EPOCH TIME: 1721084181.047678
[07/15 18:56:21    103s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 18:56:21    103s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:56:21    103s] Multi-VT timing optimization disabled based on library information.
[07/15 18:56:21    103s] 
[07/15 18:56:21    103s] TimeStamp Deleting Cell Server Begin ...
[07/15 18:56:21    103s] Deleting Lib Analyzer.
[07/15 18:56:21    103s] 
[07/15 18:56:21    103s] TimeStamp Deleting Cell Server End ...
[07/15 18:56:21    103s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[07/15 18:56:21    103s] 
[07/15 18:56:21    103s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[07/15 18:56:21    103s] Summary for sequential cells identification: 
[07/15 18:56:21    103s]   Identified SBFF number: 33
[07/15 18:56:21    103s]   Identified MBFF number: 0
[07/15 18:56:21    103s]   Identified SB Latch number: 0
[07/15 18:56:21    103s]   Identified MB Latch number: 0
[07/15 18:56:21    103s]   Not identified SBFF number: 0
[07/15 18:56:21    103s]   Not identified MBFF number: 0
[07/15 18:56:21    103s]   Not identified SB Latch number: 0
[07/15 18:56:21    103s]   Not identified MB Latch number: 0
[07/15 18:56:21    103s]   Number of sequential cells which are not FFs: 43
[07/15 18:56:21    103s]  Visiting view : slow_functional_mode
[07/15 18:56:21    103s]    : PowerDomain = none : Weighted F : unweighted  = 91.00 (1.000) with rcCorner = 0
[07/15 18:56:21    103s]    : PowerDomain = none : Weighted F : unweighted  = 84.30 (1.000) with rcCorner = -1
[07/15 18:56:21    103s]  Visiting view : fast_functional_mode
[07/15 18:56:21    103s]    : PowerDomain = none : Weighted F : unweighted  = 44.30 (1.000) with rcCorner = 1
[07/15 18:56:21    103s]    : PowerDomain = none : Weighted F : unweighted  = 41.60 (1.000) with rcCorner = -1
[07/15 18:56:21    103s] TLC MultiMap info (StdDelay):
[07/15 18:56:21    103s]   : fast_corner + fast_liberty + 0 + no RcCorner := 41.6ps
[07/15 18:56:21    103s]   : fast_corner + fast_liberty + 0 + min_rc := 44.3ps
[07/15 18:56:21    103s]   : slow_corner + slow_liberty + 0 + no RcCorner := 84.3ps
[07/15 18:56:21    103s]   : slow_corner + slow_liberty + 0 + max_rc := 91ps
[07/15 18:56:21    103s]  Setting StdDelay to: 91ps
[07/15 18:56:21    103s] 
[07/15 18:56:21    103s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[07/15 18:56:21    103s] 
[07/15 18:56:21    103s] TimeStamp Deleting Cell Server Begin ...
[07/15 18:56:21    103s] 
[07/15 18:56:21    103s] TimeStamp Deleting Cell Server End ...
[07/15 18:56:21    103s] *** InitOpt #1 [finish] (optDesign #4) : cpu/real = 0:00:00.9/0:00:00.9 (1.0), totSession cpu/real = 0:01:43.7/0:13:17.9 (0.1), mem = 2236.2M
[07/15 18:56:21    103s] 
[07/15 18:56:21    103s] =============================================================================================
[07/15 18:56:21    103s]  Step TAT Report : InitOpt #1 / optDesign #4                                    21.18-s099_1
[07/15 18:56:21    103s] =============================================================================================
[07/15 18:56:21    103s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/15 18:56:21    103s] ---------------------------------------------------------------------------------------------
[07/15 18:56:21    103s] [ CellServerInit         ]      2   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:56:21    103s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  78.7 % )     0:00:00.7 /  0:00:00.7    1.0
[07/15 18:56:21    103s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:56:21    103s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:56:21    103s] [ CheckPlace             ]      1   0:00:00.0  (   3.0 % )     0:00:00.0 /  0:00:00.0    1.1
[07/15 18:56:21    103s] [ TimingUpdate           ]      1   0:00:00.0  (   4.0 % )     0:00:00.0 /  0:00:00.0    1.1
[07/15 18:56:21    103s] [ MISC                   ]          0:00:00.1  (  13.7 % )     0:00:00.1 /  0:00:00.1    1.0
[07/15 18:56:21    103s] ---------------------------------------------------------------------------------------------
[07/15 18:56:21    103s]  InitOpt #1 TOTAL                   0:00:00.9  ( 100.0 % )     0:00:00.9 /  0:00:00.9    1.0
[07/15 18:56:21    103s] ---------------------------------------------------------------------------------------------
[07/15 18:56:21    103s] 
[07/15 18:56:21    103s] ** INFO : this run is activating 'postRoute' automaton
[07/15 18:56:21    103s] **INFO: flowCheckPoint #1 InitialSummary
[07/15 18:56:21    103s] Closing parasitic data file '/tmp/innovus_temp_6155_phoenix_saul_kq9F5E/aska_dig_6155_NK8Yzi.rcdb.d': 1447 access done (mem: 2236.246M)
[07/15 18:56:21    103s] Extraction called for design 'aska_dig' of instances=1413 and nets=1474 using extraction engine 'postRoute' at effort level 'low' .
[07/15 18:56:21    103s] PostRoute (effortLevel low) RC Extraction called for design aska_dig.
[07/15 18:56:21    103s] RC Extraction called in multi-corner(2) mode.
[07/15 18:56:21    103s] Process corner(s) are loaded.
[07/15 18:56:21    103s]  Corner: max_rc
[07/15 18:56:21    103s]  Corner: min_rc
[07/15 18:56:21    103s] extractDetailRC Option : -outfile /tmp/innovus_temp_6155_phoenix_saul_kq9F5E/aska_dig_6155_NK8Yzi.rcdb.d -maxResLength 200  -extended
[07/15 18:56:21    103s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[07/15 18:56:21    103s]       RC Corner Indexes            0       1   
[07/15 18:56:21    103s] Capacitance Scaling Factor   : 1.00000 1.00000 
[07/15 18:56:21    103s] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[07/15 18:56:21    103s] Resistance Scaling Factor    : 1.00000 1.00000 
[07/15 18:56:21    103s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[07/15 18:56:21    103s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[07/15 18:56:21    103s] Shrink Factor                : 1.00000
[07/15 18:56:21    103s] 
[07/15 18:56:21    103s] Trim Metal Layers:
[07/15 18:56:21    103s] LayerId::1 widthSet size::4
[07/15 18:56:21    103s] LayerId::2 widthSet size::4
[07/15 18:56:21    103s] LayerId::3 widthSet size::4
[07/15 18:56:21    103s] LayerId::4 widthSet size::4
[07/15 18:56:21    103s] LayerId::5 widthSet size::4
[07/15 18:56:21    103s] LayerId::6 widthSet size::2
[07/15 18:56:21    103s] eee: pegSigSF::1.070000
[07/15 18:56:21    103s] Initializing multi-corner capacitance tables ... 
[07/15 18:56:21    103s] Initializing multi-corner resistance tables ...
[07/15 18:56:21    103s] eee: l::1 avDens::0.127053 usedTrk::609.854644 availTrk::4800.000000 sigTrk::609.854644
[07/15 18:56:21    103s] eee: l::2 avDens::0.144043 usedTrk::645.313995 availTrk::4480.000000 sigTrk::645.313995
[07/15 18:56:21    103s] eee: l::3 avDens::0.154440 usedTrk::580.695378 availTrk::3760.000000 sigTrk::580.695378
[07/15 18:56:21    103s] eee: l::4 avDens::0.020131 usedTrk::49.925000 availTrk::2480.000000 sigTrk::49.925000
[07/15 18:56:21    103s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 18:56:21    103s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 18:56:21    103s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.041032 aWlH=0.000000 lMod=0 pMax=0.824100 pMod=82 wcR=0.333300 newSi=0.001600 wHLS=0.833250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[07/15 18:56:21    103s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2226.2M)
[07/15 18:56:21    103s] Creating parasitic data file '/tmp/innovus_temp_6155_phoenix_saul_kq9F5E/aska_dig_6155_NK8Yzi.rcdb.d' for storing RC.
[07/15 18:56:21    103s] Extracted 10.0123% (CPU Time= 0:00:00.1  MEM= 2262.3M)
[07/15 18:56:21    103s] Extracted 20.0101% (CPU Time= 0:00:00.1  MEM= 2286.3M)
[07/15 18:56:21    103s] Extracted 30.008% (CPU Time= 0:00:00.1  MEM= 2286.3M)
[07/15 18:56:21    103s] Extracted 40.013% (CPU Time= 0:00:00.1  MEM= 2286.3M)
[07/15 18:56:21    103s] Extracted 50.0109% (CPU Time= 0:00:00.1  MEM= 2286.3M)
[07/15 18:56:21    103s] Extracted 60.0087% (CPU Time= 0:00:00.1  MEM= 2286.3M)
[07/15 18:56:21    103s] Extracted 70.0138% (CPU Time= 0:00:00.1  MEM= 2286.3M)
[07/15 18:56:21    103s] Extracted 80.0116% (CPU Time= 0:00:00.1  MEM= 2286.3M)
[07/15 18:56:21    103s] Extracted 90.0094% (CPU Time= 0:00:00.1  MEM= 2286.3M)
[07/15 18:56:21    103s] Extracted 100% (CPU Time= 0:00:00.1  MEM= 2286.3M)
[07/15 18:56:21    103s] Number of Extracted Resistors     : 22445
[07/15 18:56:21    103s] Number of Extracted Ground Cap.   : 23294
[07/15 18:56:21    103s] Number of Extracted Coupling Cap. : 38916
[07/15 18:56:21    103s] Opening parasitic data file '/tmp/innovus_temp_6155_phoenix_saul_kq9F5E/aska_dig_6155_NK8Yzi.rcdb.d' for reading (mem: 2262.258M)
[07/15 18:56:21    103s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[07/15 18:56:21    103s]  Corner: max_rc
[07/15 18:56:21    103s]  Corner: min_rc
[07/15 18:56:21    103s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2262.3M)
[07/15 18:56:21    103s] Creating parasitic data file '/tmp/innovus_temp_6155_phoenix_saul_kq9F5E/aska_dig_6155_NK8Yzi.rcdb_Filter.rcdb.d' for storing RC.
[07/15 18:56:21    103s] Closing parasitic data file '/tmp/innovus_temp_6155_phoenix_saul_kq9F5E/aska_dig_6155_NK8Yzi.rcdb.d': 1447 access done (mem: 2270.258M)
[07/15 18:56:21    103s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2270.258M)
[07/15 18:56:21    103s] Opening parasitic data file '/tmp/innovus_temp_6155_phoenix_saul_kq9F5E/aska_dig_6155_NK8Yzi.rcdb.d' for reading (mem: 2270.258M)
[07/15 18:56:21    103s] processing rcdb (/tmp/innovus_temp_6155_phoenix_saul_kq9F5E/aska_dig_6155_NK8Yzi.rcdb.d) for hinst (top) of cell (aska_dig);
[07/15 18:56:22    104s] Closing parasitic data file '/tmp/innovus_temp_6155_phoenix_saul_kq9F5E/aska_dig_6155_NK8Yzi.rcdb.d': 0 access done (mem: 2270.258M)
[07/15 18:56:22    104s] Lumped Parasitic Loading Completed (total cpu=0:00:00.6, real=0:00:01.0, current mem=2270.258M)
[07/15 18:56:22    104s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:01.0  MEM: 2270.258M)
[07/15 18:56:22    104s] Opening parasitic data file '/tmp/innovus_temp_6155_phoenix_saul_kq9F5E/aska_dig_6155_NK8Yzi.rcdb.d' for reading (mem: 2252.531M)
[07/15 18:56:22    104s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2252.5M)
[07/15 18:56:22    104s] 
[07/15 18:56:22    104s] Trim Metal Layers:
[07/15 18:56:22    104s] LayerId::1 widthSet size::4
[07/15 18:56:22    104s] LayerId::2 widthSet size::4
[07/15 18:56:22    104s] LayerId::3 widthSet size::4
[07/15 18:56:22    104s] LayerId::4 widthSet size::4
[07/15 18:56:22    104s] LayerId::5 widthSet size::4
[07/15 18:56:22    104s] LayerId::6 widthSet size::2
[07/15 18:56:22    104s] eee: pegSigSF::1.070000
[07/15 18:56:22    104s] Initializing multi-corner capacitance tables ... 
[07/15 18:56:22    104s] Initializing multi-corner resistance tables ...
[07/15 18:56:22    104s] eee: l::1 avDens::0.127053 usedTrk::609.854644 availTrk::4800.000000 sigTrk::609.854644
[07/15 18:56:22    104s] eee: l::2 avDens::0.144043 usedTrk::645.313995 availTrk::4480.000000 sigTrk::645.313995
[07/15 18:56:22    104s] eee: l::3 avDens::0.154440 usedTrk::580.695378 availTrk::3760.000000 sigTrk::580.695378
[07/15 18:56:22    104s] eee: l::4 avDens::0.020131 usedTrk::49.925000 availTrk::2480.000000 sigTrk::49.925000
[07/15 18:56:22    104s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 18:56:22    104s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 18:56:22    104s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.041032 aWlH=0.000000 lMod=0 pMax=0.824100 pMod=82 wcR=0.333300 newSi=0.001600 wHLS=0.833250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[07/15 18:56:22    104s] *** BuildHoldData #1 [begin] (optDesign #4) : totSession cpu/real = 0:01:44.5/0:13:18.9 (0.1), mem = 2281.1M
[07/15 18:56:22    104s] AAE_INFO: switching -siAware from true to false ...
[07/15 18:56:22    104s] AAE_INFO: The setting is changed from true to false in setDelayCalMode -SIAware
[07/15 18:56:22    104s] OPTC: user 20.0
[07/15 18:56:22    104s] Starting delay calculation for Hold views
[07/15 18:56:22    104s] AAE_INFO: opIsDesignInPostRouteState() is 1
[07/15 18:56:22    104s] #################################################################################
[07/15 18:56:22    104s] # Design Stage: PostRoute
[07/15 18:56:22    104s] # Design Name: aska_dig
[07/15 18:56:22    104s] # Design Mode: 180nm
[07/15 18:56:22    104s] # Analysis Mode: MMMC OCV 
[07/15 18:56:22    104s] # Parasitics Mode: SPEF/RCDB 
[07/15 18:56:22    104s] # Signoff Settings: SI Off 
[07/15 18:56:22    104s] #################################################################################
[07/15 18:56:22    104s] Calculate late delays in OCV mode...
[07/15 18:56:22    104s] Calculate early delays in OCV mode...
[07/15 18:56:22    104s] Topological Sorting (REAL = 0:00:00.0, MEM = 2279.1M, InitMEM = 2279.1M)
[07/15 18:56:22    104s] Start delay calculation (fullDC) (1 T). (MEM=2279.15)
[07/15 18:56:22    104s] *** Calculating scaling factor for fast_liberty libraries using the default operating condition of each library.
[07/15 18:56:22    104s] End AAE Lib Interpolated Model. (MEM=2298.88 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 18:56:22    104s] Glitch Analysis: View fast_functional_mode -- Total Number of Nets Skipped = 0. 
[07/15 18:56:22    104s] Glitch Analysis: View fast_functional_mode -- Total Number of Nets Analyzed = 1447. 
[07/15 18:56:22    104s] Total number of fetched objects 1447
[07/15 18:56:22    104s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 18:56:22    104s] End delay calculation. (MEM=2322.55 CPU=0:00:00.1 REAL=0:00:00.0)
[07/15 18:56:22    104s] End delay calculation (fullDC). (MEM=2322.55 CPU=0:00:00.2 REAL=0:00:00.0)
[07/15 18:56:22    104s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 2322.6M) ***
[07/15 18:56:22    104s] *** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:01:45 mem=2322.6M)
[07/15 18:56:22    104s] Done building cte hold timing graph (HoldAware) cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:01:45 mem=2322.6M ***
[07/15 18:56:22    104s] AAE_INFO: switching -siAware from false to true ...
[07/15 18:56:22    104s] AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
[07/15 18:56:22    104s] Starting delay calculation for Setup views
[07/15 18:56:22    104s] AAE_INFO: opIsDesignInPostRouteState() is 1
[07/15 18:56:22    104s] AAE_INFO: resetNetProps viewIdx 0 
[07/15 18:56:22    104s] Starting SI iteration 1 using Infinite Timing Windows
[07/15 18:56:22    104s] #################################################################################
[07/15 18:56:22    104s] # Design Stage: PostRoute
[07/15 18:56:22    104s] # Design Name: aska_dig
[07/15 18:56:22    104s] # Design Mode: 180nm
[07/15 18:56:22    104s] # Analysis Mode: MMMC OCV 
[07/15 18:56:22    104s] # Parasitics Mode: SPEF/RCDB 
[07/15 18:56:22    104s] # Signoff Settings: SI On 
[07/15 18:56:22    104s] #################################################################################
[07/15 18:56:22    104s] AAE_INFO: 1 threads acquired from CTE.
[07/15 18:56:22    104s] Setting infinite Tws ...
[07/15 18:56:22    104s] First Iteration Infinite Tw... 
[07/15 18:56:22    104s] Calculate early delays in OCV mode...
[07/15 18:56:22    104s] Calculate late delays in OCV mode...
[07/15 18:56:22    104s] Topological Sorting (REAL = 0:00:00.0, MEM = 2318.8M, InitMEM = 2318.8M)
[07/15 18:56:22    104s] Start delay calculation (fullDC) (1 T). (MEM=2318.83)
[07/15 18:56:22    104s] *** Calculating scaling factor for slow_liberty libraries using the default operating condition of each library.
[07/15 18:56:22    104s] End AAE Lib Interpolated Model. (MEM=2330.44 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 18:56:22    105s] Total number of fetched objects 1447
[07/15 18:56:22    105s] AAE_INFO-618: Total number of nets in the design is 1474,  100.0 percent of the nets selected for SI analysis
[07/15 18:56:22    105s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 18:56:22    105s] End delay calculation. (MEM=2314.44 CPU=0:00:00.2 REAL=0:00:00.0)
[07/15 18:56:22    105s] End delay calculation (fullDC). (MEM=2314.44 CPU=0:00:00.3 REAL=0:00:00.0)
[07/15 18:56:22    105s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 2314.4M) ***
[07/15 18:56:22    105s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2314.4M)
[07/15 18:56:22    105s] Add other clocks and setupCteToAAEClockMapping during iter 1
[07/15 18:56:22    105s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2314.4M)
[07/15 18:56:22    105s] 
[07/15 18:56:22    105s] Executing IPO callback for view pruning ..
[07/15 18:56:22    105s] Starting SI iteration 2
[07/15 18:56:22    105s] Calculate early delays in OCV mode...
[07/15 18:56:22    105s] Calculate late delays in OCV mode...
[07/15 18:56:22    105s] Start delay calculation (fullDC) (1 T). (MEM=2251.55)
[07/15 18:56:22    105s] End AAE Lib Interpolated Model. (MEM=2251.55 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 18:56:22    105s] Glitch Analysis: View slow_functional_mode -- Total Number of Nets Skipped = 91. 
[07/15 18:56:22    105s] Glitch Analysis: View slow_functional_mode -- Total Number of Nets Analyzed = 1447. 
[07/15 18:56:22    105s] Total number of fetched objects 1447
[07/15 18:56:22    105s] AAE_INFO-618: Total number of nets in the design is 1474,  10.3 percent of the nets selected for SI analysis
[07/15 18:56:22    105s] End delay calculation. (MEM=2290.72 CPU=0:00:00.0 REAL=0:00:00.0)
[07/15 18:56:22    105s] End delay calculation (fullDC). (MEM=2290.72 CPU=0:00:00.0 REAL=0:00:00.0)
[07/15 18:56:22    105s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 2290.7M) ***
[07/15 18:56:23    105s] *** Done Building Timing Graph (cpu=0:00:00.6 real=0:00:01.0 totSessionCpu=0:01:45 mem=2290.7M)
[07/15 18:56:23    105s] End AAE Lib Interpolated Model. (MEM=2290.72 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 18:56:23    105s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2290.7M, EPOCH TIME: 1721084183.046227
[07/15 18:56:23    105s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:56:23    105s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:56:23    105s] 
[07/15 18:56:23    105s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:56:23    105s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.009, MEM:2290.7M, EPOCH TIME: 1721084183.055694
[07/15 18:56:23    105s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 18:56:23    105s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:56:23    105s] 
------------------------------------------------------------------
     Initial SI Timing Summary
------------------------------------------------------------------

Setup views included:
 slow_functional_mode 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.056  |  6.159  | -0.056  |
|           TNS (ns):| -0.056  |  0.000  | -0.056  |
|    Violating Paths:|    1    |    0    |    1    |
|          All Paths:|   772   |   291   |   481   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2306.7M, EPOCH TIME: 1721084183.087312
[07/15 18:56:23    105s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:56:23    105s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:56:23    105s] 
[07/15 18:56:23    105s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:56:23    105s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.009, MEM:2306.7M, EPOCH TIME: 1721084183.096549
[07/15 18:56:23    105s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 18:56:23    105s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:56:23    105s] Density: 65.889%
------------------------------------------------------------------

[07/15 18:56:23    105s] *** BuildHoldData #1 [finish] (optDesign #4) : cpu/real = 0:00:01.0/0:00:01.0 (1.0), totSession cpu/real = 0:01:45.5/0:13:19.9 (0.1), mem = 2306.7M
[07/15 18:56:23    105s] 
[07/15 18:56:23    105s] =============================================================================================
[07/15 18:56:23    105s]  Step TAT Report : BuildHoldData #1 / optDesign #4                              21.18-s099_1
[07/15 18:56:23    105s] =============================================================================================
[07/15 18:56:23    105s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/15 18:56:23    105s] ---------------------------------------------------------------------------------------------
[07/15 18:56:23    105s] [ ViewPruning            ]      6   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:56:23    105s] [ OptSummaryReport       ]      1   0:00:00.0  (   2.6 % )     0:00:00.1 /  0:00:00.0    0.9
[07/15 18:56:23    105s] [ DrvReport              ]      1   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    0.8
[07/15 18:56:23    105s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:56:23    105s] [ HoldTimerInit          ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:56:23    105s] [ TimingUpdate           ]      4   0:00:00.3  (  31.2 % )     0:00:00.8 /  0:00:00.8    1.0
[07/15 18:56:23    105s] [ FullDelayCalc          ]      3   0:00:00.5  (  49.0 % )     0:00:00.5 /  0:00:00.5    1.0
[07/15 18:56:23    105s] [ TimingReport           ]      1   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    0.7
[07/15 18:56:23    105s] [ MISC                   ]          0:00:00.1  (  13.4 % )     0:00:00.1 /  0:00:00.1    1.0
[07/15 18:56:23    105s] ---------------------------------------------------------------------------------------------
[07/15 18:56:23    105s]  BuildHoldData #1 TOTAL             0:00:01.0  ( 100.0 % )     0:00:01.0 /  0:00:01.0    1.0
[07/15 18:56:23    105s] ---------------------------------------------------------------------------------------------
[07/15 18:56:23    105s] 
[07/15 18:56:23    105s] **optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 1732.5M, totSessionCpu=0:01:45 **
[07/15 18:56:23    105s] OPTC: m1 20.0 20.0
[07/15 18:56:23    105s] Setting latch borrow mode to budget during optimization.
[07/15 18:56:23    105s] Info: Done creating the CCOpt slew target map.
[07/15 18:56:23    105s] **INFO: flowCheckPoint #2 OptimizationPass1
[07/15 18:56:23    105s] Glitch fixing enabled
[07/15 18:56:23    105s] *** ClockDrv #1 [begin] (optDesign #4) : totSession cpu/real = 0:01:45.5/0:13:19.9 (0.1), mem = 2268.7M
[07/15 18:56:23    105s] Running CCOpt-PRO on entire clock network
[07/15 18:56:23    105s] Net route status summary:
[07/15 18:56:23    105s]   Clock:        13 (unrouted=0, trialRouted=0, noStatus=0, routed=13, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[07/15 18:56:23    105s]   Non-clock:  1461 (unrouted=27, trialRouted=0, noStatus=0, routed=1434, fixed=0, [crossesIlmBoundary=0, tooFewTerms=27, (crossesIlmBoundary AND tooFewTerms=0)])
[07/15 18:56:23    105s] Clock tree cells fixed by user: 0 out of 11 (0%)
[07/15 18:56:23    105s] PRO...
[07/15 18:56:23    105s] Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
[07/15 18:56:23    105s] Initializing clock structures...
[07/15 18:56:23    105s]   Creating own balancer
[07/15 18:56:23    105s]   Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
[07/15 18:56:23    105s]   Removing CTS place status from clock tree and sinks.
[07/15 18:56:23    105s]   Removed CTS place status from 11 clock cells (out of 14 ) and 0 clock sinks (out of 0 ).
[07/15 18:56:23    105s]   Initializing legalizer
[07/15 18:56:23    105s]   Using cell based legalization.
[07/15 18:56:23    105s] **WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
[07/15 18:56:23    105s]   Leaving CCOpt scope - Initializing placement interface...
[07/15 18:56:23    105s] OPERPROF: Starting DPlace-Init at level 1, MEM:2268.7M, EPOCH TIME: 1721084183.149963
[07/15 18:56:23    105s] Processing tracks to init pin-track alignment.
[07/15 18:56:23    105s] z: 2, totalTracks: 1
[07/15 18:56:23    105s] z: 4, totalTracks: 1
[07/15 18:56:23    105s] z: 6, totalTracks: 1
[07/15 18:56:23    105s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 18:56:23    105s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2268.7M, EPOCH TIME: 1721084183.151260
[07/15 18:56:23    105s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:56:23    105s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:56:23    105s] 
[07/15 18:56:23    105s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:56:23    105s] 
[07/15 18:56:23    105s]  Skipping Bad Lib Cell Checking (CMU) !
[07/15 18:56:23    105s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:2268.7M, EPOCH TIME: 1721084183.161074
[07/15 18:56:23    105s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2268.7M, EPOCH TIME: 1721084183.161144
[07/15 18:56:23    105s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2268.7M, EPOCH TIME: 1721084183.161361
[07/15 18:56:23    105s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2268.7MB).
[07/15 18:56:23    105s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.012, MEM:2268.7M, EPOCH TIME: 1721084183.161588
[07/15 18:56:23    105s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:56:23    105s] (I)      Default pattern map key = aska_dig_default.
[07/15 18:56:23    105s] (I)      Load db... (mem=2268.7M)
[07/15 18:56:23    105s] (I)      Read data from FE... (mem=2268.7M)
[07/15 18:56:23    105s] (I)      Number of ignored instance 0
[07/15 18:56:23    105s] (I)      Number of inbound cells 0
[07/15 18:56:23    105s] (I)      Number of opened ILM blockages 0
[07/15 18:56:23    105s] (I)      Number of instances temporarily fixed by detailed placement 368
[07/15 18:56:23    105s] (I)      numMoveCells=1045, numMacros=0  numPads=80  numMultiRowHeightInsts=0
[07/15 18:56:23    105s] (I)      cell height: 4480, count: 1413
[07/15 18:56:23    105s] (I)      Read rows... (mem=2268.7M)
[07/15 18:56:23    105s] (I)      Done Read rows (cpu=0.000s, mem=2268.7M)
[07/15 18:56:23    105s] (I)      Done Read data from FE (cpu=0.000s, mem=2268.7M)
[07/15 18:56:23    105s] (I)      Done Load db (cpu=0.000s, mem=2268.7M)
[07/15 18:56:23    105s] (I)      Constructing placeable region... (mem=2268.7M)
[07/15 18:56:23    105s] (I)      Constructing bin map
[07/15 18:56:23    105s] (I)      Initialize bin information with width=44800 height=44800
[07/15 18:56:23    105s] (I)      Done constructing bin map
[07/15 18:56:23    105s] (I)      Compute region effective width... (mem=2268.7M)
[07/15 18:56:23    105s] (I)      Done Compute region effective width (cpu=0.000s, mem=2268.7M)
[07/15 18:56:23    105s] (I)      Done Constructing placeable region (cpu=0.000s, mem=2268.7M)
[07/15 18:56:23    105s]   Legalizer reserving space for clock trees
[07/15 18:56:23    105s]   Accumulated time to calculate placeable region: 0
[07/15 18:56:23    105s]   Accumulated time to calculate placeable region: 0
[07/15 18:56:23    105s]   Accumulated time to calculate placeable region: 0
[07/15 18:56:23    105s]   Accumulated time to calculate placeable region: 0
[07/15 18:56:23    105s]   Reconstructing clock tree datastructures, skew aware...
[07/15 18:56:23    105s]     Validating CTS configuration...
[07/15 18:56:23    105s]     Checking module port directions...
[07/15 18:56:23    105s]     Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:56:23    105s]     Non-default CCOpt properties:
[07/15 18:56:23    105s]       Public non-default CCOpt properties:
[07/15 18:56:23    105s]         adjacent_rows_legal: true (default: false)
[07/15 18:56:23    105s]         buffer_cells is set for at least one object
[07/15 18:56:23    105s]         cell_density is set for at least one object
[07/15 18:56:23    105s]         cell_halo_rows: 0 (default: 1)
[07/15 18:56:23    105s]         cell_halo_sites: 0 (default: 4)
[07/15 18:56:23    105s]         inverter_cells is set for at least one object
[07/15 18:56:23    105s]         route_type is set for at least one object
[07/15 18:56:23    105s]         source_driver is set for at least one object
[07/15 18:56:23    105s]         target_insertion_delay is set for at least one object
[07/15 18:56:23    105s]         target_skew is set for at least one object
[07/15 18:56:23    105s]         target_skew_wire is set for at least one object
[07/15 18:56:23    105s]       Private non-default CCOpt properties:
[07/15 18:56:23    105s]         allow_non_fterm_identical_swaps: 0 (default: true)
[07/15 18:56:23    105s]         clock_nets_detailed_routed: 1 (default: false)
[07/15 18:56:23    105s]         exp_use_early_global_min_max_route_layers: 0 (default: true)
[07/15 18:56:23    105s]         force_design_routing_status: 1 (default: auto)
[07/15 18:56:23    105s]         pro_enable_post_commit_delay_update: 1 (default: false)
[07/15 18:56:23    105s]     Route type trimming info:
[07/15 18:56:23    105s]       No route type modifications were made.
[07/15 18:56:23    105s] End AAE Lib Interpolated Model. (MEM=2271.78 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 18:56:23    105s]     Accumulated time to calculate placeable region: 0
[07/15 18:56:23    105s]     Accumulated time to calculate placeable region: 0
[07/15 18:56:23    105s]     Accumulated time to calculate placeable region: 0
[07/15 18:56:23    105s]     Accumulated time to calculate placeable region: 0
[07/15 18:56:23    105s] (I)      Initializing Steiner engine. 
[07/15 18:56:23    105s] (I)      ============================ Layers =============================
[07/15 18:56:23    105s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 18:56:23    105s] (I)      | DB# |  ID |                 Name |      Type | #Masks | Extra |
[07/15 18:56:23    105s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 18:56:23    105s] (I)      |  33 |   0 |                 CONT |       cut |      1 |       |
[07/15 18:56:23    105s] (I)      |   1 |   1 |                 MET1 |      wire |      1 |       |
[07/15 18:56:23    105s] (I)      |  34 |   1 |                 VIA1 |       cut |      1 |       |
[07/15 18:56:23    105s] (I)      |   2 |   2 |                 MET2 |      wire |      1 |       |
[07/15 18:56:23    105s] (I)      |  35 |   2 |                 VIA2 |       cut |      1 |       |
[07/15 18:56:23    105s] (I)      |   3 |   3 |                 MET3 |      wire |      1 |       |
[07/15 18:56:23    105s] (I)      |  36 |   3 |                 VIA3 |       cut |      1 |       |
[07/15 18:56:23    105s] (I)      |   4 |   4 |                 MET4 |      wire |      1 |       |
[07/15 18:56:23    105s] (I)      |  37 |   4 |                VIATP |       cut |      1 |       |
[07/15 18:56:23    105s] (I)      |   5 |   5 |                METTP |      wire |      1 |       |
[07/15 18:56:23    105s] (I)      |  38 |   5 |               VIATPL |       cut |      1 |       |
[07/15 18:56:23    105s] (I)      |   6 |   6 |               METTPL |      wire |      1 |       |
[07/15 18:56:23    105s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 18:56:23    105s] (I)      |  64 |  64 |              OVERLAP |   overlap |        |       |
[07/15 18:56:23    105s] (I)      |  65 |  65 |                 PIMP |   implant |        |       |
[07/15 18:56:23    105s] (I)      |  66 |  66 |                 NIMP |   implant |        |       |
[07/15 18:56:23    105s] (I)      |  67 |  67 |                NWELL |     other |        |    MS |
[07/15 18:56:23    105s] (I)      |  68 |  68 |                 DIFF | diffusion |        |    MS |
[07/15 18:56:23    105s] (I)      |   0 |   0 |                POLY1 |     other |        |    MS |
[07/15 18:56:23    105s] (I)      |  69 |  69 |               LOCKED |     other |        |       |
[07/15 18:56:23    105s] (I)      |  70 |  70 |              LOCKED1 |     other |        |       |
[07/15 18:56:23    105s] (I)      |  71 |  71 |              LOCKED2 |     other |        |       |
[07/15 18:56:23    105s] (I)      |  72 |  72 |              LOCKED3 |     other |        |       |
[07/15 18:56:23    105s] (I)      |  73 |  73 |              LOCKED4 |     other |        |       |
[07/15 18:56:23    105s] (I)      |  74 |  74 |                   MV |     other |        |    MS |
[07/15 18:56:23    105s] (I)      |  75 |  75 |                PWELL |     other |        |    MS |
[07/15 18:56:23    105s] (I)      |  76 |  76 |                  PAD |     other |        |    MS |
[07/15 18:56:23    105s] (I)      |  77 |  77 |                 VIA4 |     other |        |    MS |
[07/15 18:56:23    105s] (I)      |  78 |  78 |                 SBLK |     other |        |    MS |
[07/15 18:56:23    105s] (I)      |  79 |  79 |                NOPIM |     other |        |    MS |
[07/15 18:56:23    105s] (I)      |  80 |  80 |                 CAPM |     other |        |    MS |
[07/15 18:56:23    105s] (I)      |  81 |  81 |                 MET5 |     other |        |    MS |
[07/15 18:56:23    105s] (I)      |  82 |  82 |                  LDP |     other |        |    MS |
[07/15 18:56:23    105s] (I)      |  83 |  83 |                NODRC |     other |        |    MS |
[07/15 18:56:23    105s] (I)      |  84 |  84 |               DIODEF |     other |        |    MS |
[07/15 18:56:23    105s] (I)      |  85 |  85 |                  ESD |     other |        |    MS |
[07/15 18:56:23    105s] (I)      |  86 |  86 |                  LDN |     other |        |    MS |
[07/15 18:56:23    105s] (I)      |  87 |  87 |                   CF |     other |        |    MS |
[07/15 18:56:23    105s] (I)      |  88 |  88 |                 HRES |     other |        |    MS |
[07/15 18:56:23    105s] (I)      |  89 |  89 |                  ALN |     other |        |    MS |
[07/15 18:56:23    105s] (I)      |  90 |  90 |               DNWELL |     other |        |    MS |
[07/15 18:56:23    105s] (I)      |  91 |  91 |                 IOID |     other |        |    MS |
[07/15 18:56:23    105s] (I)      |  92 |  92 |                 MRES |     other |        |    MS |
[07/15 18:56:23    105s] (I)      |  93 |  93 |                  NW1 |     other |        |    MS |
[07/15 18:56:23    105s] (I)      |  94 |  94 |                  PW1 |     other |        |    MS |
[07/15 18:56:23    105s] (I)      |  95 |  95 |                  NW2 |     other |        |    MS |
[07/15 18:56:23    105s] (I)      |  96 |  96 |                  PW2 |     other |        |    MS |
[07/15 18:56:23    105s] (I)      |  97 |  97 |               BLKALL |     other |        |    MS |
[07/15 18:56:23    105s] (I)      |  98 |  98 |               BIPDEF |     other |        |    MS |
[07/15 18:56:23    105s] (I)      |  99 |  99 |                 NIFE |     other |        |    MS |
[07/15 18:56:23    105s] (I)      | 100 | 100 |               SUBCUT |     other |        |    MS |
[07/15 18:56:23    105s] (I)      | 101 | 101 |               FAMARK |     other |        |    MS |
[07/15 18:56:23    105s] (I)      | 102 | 102 |               RESDEF |     other |        |    MS |
[07/15 18:56:23    105s] (I)      | 103 | 103 |               CAPDEF |     other |        |    MS |
[07/15 18:56:23    105s] (I)      | 104 | 104 |               INDDEF |     other |        |    MS |
[07/15 18:56:23    105s] (I)      | 105 | 105 |                  RAC |     other |        |    MS |
[07/15 18:56:23    105s] (I)      | 106 | 106 |                XFLAY |     other |        |    MS |
[07/15 18:56:23    105s] (I)      | 107 | 107 |                HVGOX |     other |        |    MS |
[07/15 18:56:23    105s] (I)      | 108 | 108 |              HVPWELL |     other |        |    MS |
[07/15 18:56:23    105s] (I)      | 109 | 109 |              HVNWELL |     other |        |    MS |
[07/15 18:56:23    105s] (I)      | 110 | 110 |                  SOI |     other |        |    MS |
[07/15 18:56:23    105s] (I)      | 111 | 111 |                  PDD |     other |        |    MS |
[07/15 18:56:23    105s] (I)      | 112 | 112 |                  SCI |     other |        |    MS |
[07/15 18:56:23    105s] (I)      | 113 | 113 |                  SSD |     other |        |    MS |
[07/15 18:56:23    105s] (I)      | 114 | 114 |                 DEPL |     other |        |    MS |
[07/15 18:56:23    105s] (I)      | 115 | 115 |                  LPM |     other |        |    MS |
[07/15 18:56:23    105s] (I)      | 116 | 116 |                  LNM |     other |        |    MS |
[07/15 18:56:23    105s] (I)      | 117 | 117 |                ISOPW |     other |        |    MS |
[07/15 18:56:23    105s] (I)      | 118 | 118 |                  SOC |     other |        |    MS |
[07/15 18:56:23    105s] (I)      | 119 | 119 |                 DMOS |     other |        |    MS |
[07/15 18:56:23    105s] (I)      | 120 | 120 |               DEVLBL |     other |        |    MS |
[07/15 18:56:23    105s] (I)      | 121 | 121 |             DNWELLMV |     other |        |    MS |
[07/15 18:56:23    105s] (I)      | 122 | 122 |                PWBLK |     other |        |    MS |
[07/15 18:56:23    105s] (I)      | 123 | 123 |               PHODEF |     other |        |    MS |
[07/15 18:56:23    105s] (I)      | 124 | 124 |                  LNO |     other |        |    MS |
[07/15 18:56:23    105s] (I)      | 125 | 125 |                 VIA5 |     other |        |    MS |
[07/15 18:56:23    105s] (I)      | 126 | 126 |                 MET6 |     other |        |    MS |
[07/15 18:56:23    105s] (I)      | 127 | 127 |               HVDEPL |     other |        |    MS |
[07/15 18:56:23    105s] (I)      | 128 | 128 |              CAPM23F |     other |        |    MS |
[07/15 18:56:23    105s] (I)      | 129 | 129 |             CAPMH23F |     other |        |    MS |
[07/15 18:56:23    105s] (I)      | 130 | 130 |              CAPM34F |     other |        |    MS |
[07/15 18:56:23    105s] (I)      | 131 | 131 |             CAPMH34F |     other |        |    MS |
[07/15 18:56:23    105s] (I)      | 132 | 132 |              CAPM45F |     other |        |    MS |
[07/15 18:56:23    105s] (I)      | 133 | 133 |             CAPMH45F |     other |        |    MS |
[07/15 18:56:23    105s] (I)      | 134 | 134 |              CAPM56F |     other |        |    MS |
[07/15 18:56:23    105s] (I)      | 135 | 135 |             CAPMH56F |     other |        |    MS |
[07/15 18:56:23    105s] (I)      | 136 | 136 |                CAPM2 |     other |        |    MS |
[07/15 18:56:23    105s] (I)      | 137 | 137 |                CAPM3 |     other |        |    MS |
[07/15 18:56:23    105s] (I)      | 138 | 138 |                  DNC |     other |        |    MS |
[07/15 18:56:23    105s] (I)      | 139 | 139 |                  DPC |     other |        |    MS |
[07/15 18:56:23    105s] (I)      | 140 | 140 |                LNDEV |     other |        |    MS |
[07/15 18:56:23    105s] (I)      | 141 | 141 |                  HNW |     other |        |    MS |
[07/15 18:56:23    105s] (I)      | 142 | 142 |                  NDF |     other |        |    MS |
[07/15 18:56:23    105s] (I)      | 143 | 143 |                  PDF |     other |        |    MS |
[07/15 18:56:23    105s] (I)      | 144 | 144 |                  DTI |     other |        |    MS |
[07/15 18:56:23    105s] (I)      | 145 | 145 |                UVWIN |     other |        |    MS |
[07/15 18:56:23    105s] (I)      | 146 | 146 |               ANODOP |     other |        |    MS |
[07/15 18:56:23    105s] (I)      | 147 | 147 |               CATDOP |     other |        |    MS |
[07/15 18:56:23    105s] (I)      | 148 | 148 |                  AML |     other |        |    MS |
[07/15 18:56:23    105s] (I)      | 149 | 149 |                BNIMP |     other |        |    MS |
[07/15 18:56:23    105s] (I)      | 150 | 150 |                  LPW |     other |        |    MS |
[07/15 18:56:23    105s] (I)      | 151 | 151 |                  LNW |     other |        |    MS |
[07/15 18:56:23    105s] (I)      | 152 | 152 |                   BP |     other |        |    MS |
[07/15 18:56:23    105s] (I)      | 153 | 153 |                CAPMH |     other |        |    MS |
[07/15 18:56:23    105s] (I)      | 154 | 154 |               CAPMH2 |     other |        |    MS |
[07/15 18:56:23    105s] (I)      | 155 | 155 |               CAPMH3 |     other |        |    MS |
[07/15 18:56:23    105s] (I)      | 156 | 156 |               LDDBLK |     other |        |    MS |
[07/15 18:56:23    105s] (I)      | 157 | 157 |                  STI |     other |        |    MS |
[07/15 18:56:23    105s] (I)      | 158 | 158 |                  LVT |     other |        |    MS |
[07/15 18:56:23    105s] (I)      | 159 | 159 |               NWELL3 |     other |        |    MS |
[07/15 18:56:23    105s] (I)      | 160 | 160 |               PWELL3 |     other |        |    MS |
[07/15 18:56:23    105s] (I)      | 161 | 161 |                ngate |     other |        |    MS |
[07/15 18:56:23    105s] (I)      | 162 | 162 |                pgate |     other |        |    MS |
[07/15 18:56:23    105s] (I)      | 163 | 163 |                  sub |     other |        |    MS |
[07/15 18:56:23    105s] (I)      | 164 | 164 |              polyres |     other |        |    MS |
[07/15 18:56:23    105s] (I)      | 165 | 165 |               allres |     other |        |    MS |
[07/15 18:56:23    105s] (I)      | 166 | 166 |                  nsd |     other |        |    MS |
[07/15 18:56:23    105s] (I)      | 167 | 167 |                  psd |     other |        |    MS |
[07/15 18:56:23    105s] (I)      | 168 | 168 |               SUBEXT |     other |        |    MS |
[07/15 18:56:23    105s] (I)      | 169 | 169 |               SUBDEV |     other |        |    MS |
[07/15 18:56:23    105s] (I)      | 170 | 170 |                NGIMP |     other |        |    MS |
[07/15 18:56:23    105s] (I)      | 171 | 171 |                  ULN |     other |        |    MS |
[07/15 18:56:23    105s] (I)      | 172 | 172 |                 PPLN |     other |        |    MS |
[07/15 18:56:23    105s] (I)      | 173 | 173 |                 NNLN |     other |        |    MS |
[07/15 18:56:23    105s] (I)      | 174 | 174 |                 NWLN |     other |        |    MS |
[07/15 18:56:23    105s] (I)      | 175 | 175 |                 PWLN |     other |        |    MS |
[07/15 18:56:23    105s] (I)      | 176 | 176 |               NWELL5 |     other |        |    MS |
[07/15 18:56:23    105s] (I)      | 177 | 177 |               PWELL5 |     other |        |    MS |
[07/15 18:56:23    105s] (I)      | 178 | 178 |                  SVT |     other |        |    MS |
[07/15 18:56:23    105s] (I)      | 179 | 179 |               CORNER |     other |        |    MS |
[07/15 18:56:23    105s] (I)      | 180 | 180 |               PIMIDE |     other |        |    MS |
[07/15 18:56:23    105s] (I)      | 181 | 181 |                 EMIR |     other |        |    MS |
[07/15 18:56:23    105s] (I)      | 182 | 182 |             DONOTUSE |     other |        |    MS |
[07/15 18:56:23    105s] (I)      | 183 | 183 |          LOCKED_slot |     other |        |       |
[07/15 18:56:23    105s] (I)      | 184 | 184 |         LOCKED1_slot |     other |        |       |
[07/15 18:56:23    105s] (I)      | 185 | 185 |         LOCKED2_slot |     other |        |       |
[07/15 18:56:23    105s] (I)      | 186 | 186 |         LOCKED3_slot |     other |        |       |
[07/15 18:56:23    105s] (I)      | 187 | 187 |         LOCKED4_slot |     other |        |       |
[07/15 18:56:23    105s] (I)      | 188 | 188 |           POLY1_slot |     other |        |       |
[07/15 18:56:23    105s] (I)      | 189 | 189 |            MET1_slot |     other |        |       |
[07/15 18:56:23    105s] (I)      | 190 | 190 |            VIA1_slot |     other |        |       |
[07/15 18:56:23    105s] (I)      | 191 | 191 |            MET2_slot |     other |        |       |
[07/15 18:56:23    105s] (I)      | 192 | 192 |            VIA2_slot |     other |        |       |
[07/15 18:56:23    105s] (I)      | 193 | 193 |            MET3_slot |     other |        |       |
[07/15 18:56:23    105s] (I)      | 194 | 194 |            VIA3_slot |     other |        |       |
[07/15 18:56:23    105s] (I)      | 195 | 195 |            MET4_slot |     other |        |       |
[07/15 18:56:23    105s] (I)      | 196 | 196 |           VIATP_slot |     other |        |       |
[07/15 18:56:23    105s] (I)      | 197 | 197 |           METTP_slot |     other |        |       |
[07/15 18:56:23    105s] (I)      | 198 | 198 |          VIATPL_slot |     other |        |       |
[07/15 18:56:23    105s] (I)      | 199 | 199 |          METTPL_slot |     other |        |       |
[07/15 18:56:23    105s] (I)      | 200 | 200 |             Unrouted |     other |        |       |
[07/15 18:56:23    105s] (I)      | 201 | 201 |             Canplace |     other |        |       |
[07/15 18:56:23    105s] (I)      | 202 | 202 |         Cannotoccupy |     other |        |       |
[07/15 18:56:23    105s] (I)      | 203 | 203 |                Group |     other |        |       |
[07/15 18:56:23    105s] (I)      | 204 | 204 |                  Row |     other |        |       |
[07/15 18:56:23    105s] (I)      | 205 | 205 |               marker |     other |        |       |
[07/15 18:56:23    105s] (I)      | 206 | 206 |         changedLayer |     other |        |       |
[07/15 18:56:23    105s] (I)      | 207 | 207 |           designFlow |     other |        |       |
[07/15 18:56:23    105s] (I)      | 208 | 208 |                unset |     other |        |       |
[07/15 18:56:23    105s] (I)      | 209 | 209 |              unknown |     other |        |       |
[07/15 18:56:23    105s] (I)      | 210 | 210 |               supply |     other |        |       |
[07/15 18:56:23    105s] (I)      | 211 | 211 |                spike |     other |        |       |
[07/15 18:56:23    105s] (I)      | 212 | 212 |               resist |     other |        |       |
[07/15 18:56:23    105s] (I)      | 213 | 213 |                  hiz |     other |        |       |
[07/15 18:56:23    105s] (I)      | 214 | 214 |                drive |     other |        |       |
[07/15 18:56:23    105s] (I)      | 215 | 215 |               select |     other |        |       |
[07/15 18:56:23    105s] (I)      | 216 | 216 |               hilite |     other |        |       |
[07/15 18:56:23    105s] (I)      | 217 | 217 |                   y9 |     other |        |       |
[07/15 18:56:23    105s] (I)      | 218 | 218 |                   y8 |     other |        |       |
[07/15 18:56:23    105s] (I)      | 219 | 219 |                   y7 |     other |        |       |
[07/15 18:56:23    105s] (I)      | 220 | 220 |                   y6 |     other |        |       |
[07/15 18:56:23    105s] (I)      | 221 | 221 |                   y5 |     other |        |       |
[07/15 18:56:23    105s] (I)      | 222 | 222 |                   y4 |     other |        |       |
[07/15 18:56:23    105s] (I)      | 223 | 223 |                   y3 |     other |        |       |
[07/15 18:56:23    105s] (I)      | 224 | 224 |                   y2 |     other |        |       |
[07/15 18:56:23    105s] (I)      | 225 | 225 |                   y1 |     other |        |       |
[07/15 18:56:23    105s] (I)      | 226 | 226 |                   y0 |     other |        |       |
[07/15 18:56:23    105s] (I)      | 227 | 227 |              stretch |     other |        |       |
[07/15 18:56:23    105s] (I)      | 228 | 228 |                 snap |     other |        |       |
[07/15 18:56:23    105s] (I)      | 229 | 229 |            edgeLayer |     other |        |       |
[07/15 18:56:23    105s] (I)      | 230 | 230 |                 axis |     other |        |       |
[07/15 18:56:23    105s] (I)      | 231 | 231 |                  pin |     other |        |       |
[07/15 18:56:23    105s] (I)      | 232 | 232 |                 wire |     other |        |       |
[07/15 18:56:23    105s] (I)      | 233 | 233 |               device |     other |        |       |
[07/15 18:56:23    105s] (I)      | 234 | 234 |               border |     other |        |       |
[07/15 18:56:23    105s] (I)      | 235 | 235 |                 text |     other |        |       |
[07/15 18:56:23    105s] (I)      | 236 | 236 |            softFence |     other |        |       |
[07/15 18:56:23    105s] (I)      | 237 | 237 |            hardFence |     other |        |       |
[07/15 18:56:23    105s] (I)      | 238 | 238 |                align |     other |        |       |
[07/15 18:56:23    105s] (I)      | 239 | 239 |           prBoundary |     other |        |       |
[07/15 18:56:23    105s] (I)      | 240 | 240 |             instance |     other |        |       |
[07/15 18:56:23    105s] (I)      | 241 | 241 |             annotate |     other |        |       |
[07/15 18:56:23    105s] (I)      | 242 | 242 |                 grid |     other |        |       |
[07/15 18:56:23    105s] (I)      | 243 | 243 |           background |     other |        |       |
[07/15 18:56:23    105s] (I)      | 244 | 244 |            substrate |     other |        |       |
[07/15 18:56:23    105s] (I)      | 245 | 245 |     solderMaskBottom |     other |        |       |
[07/15 18:56:23    105s] (I)      | 246 | 246 |    beginGenericLayer |     other |        |       |
[07/15 18:56:23    105s] (I)      | 247 | 247 | internalGenericLayer |     other |        |       |
[07/15 18:56:23    105s] (I)      | 248 | 248 |      endGenericLayer |     other |        |       |
[07/15 18:56:23    105s] (I)      | 249 | 249 |        solderMaskTop |     other |        |       |
[07/15 18:56:23    105s] (I)      | 250 | 250 |                drill |     other |        |       |
[07/15 18:56:23    105s] (I)      | 251 | 251 |             wirebond |     other |        |       |
[07/15 18:56:23    105s] (I)      | 252 | 252 |  wirebondFingerGuide |     other |        |       |
[07/15 18:56:23    105s] (I)      | 253 | 253 |     assemblyBoundary |     other |        |       |
[07/15 18:56:23    105s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 18:56:23    105s] **WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
[07/15 18:56:23    105s] **WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
[07/15 18:56:23    105s] **WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
[07/15 18:56:23    105s] **WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
[07/15 18:56:23    105s] **WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
[07/15 18:56:23    105s] **WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
[07/15 18:56:23    105s] **WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
[07/15 18:56:23    105s] **WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
[07/15 18:56:23    105s] **WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
[07/15 18:56:23    105s] **WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
[07/15 18:56:23    105s] **WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
[07/15 18:56:23    105s] **WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
[07/15 18:56:23    105s] **WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
[07/15 18:56:23    105s] **WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
[07/15 18:56:23    105s] **WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
[07/15 18:56:23    105s] **WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
[07/15 18:56:23    105s] **WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
[07/15 18:56:23    105s] **WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
[07/15 18:56:23    105s] **WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
[07/15 18:56:23    105s] **WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
[07/15 18:56:23    105s] **WARN: (EMS-27):	Message (IMPCCOPT-5067) has exceeded the current message display limit of 20.
[07/15 18:56:23    105s] To increase the message display limit, refer to the product command reference manual.
[07/15 18:56:23    105s]     Library trimming buffers in power domain auto-default and half-corner slow_corner:setup.late removed 0 of 8 cells
[07/15 18:56:23    105s]     Original list had 8 cells:
[07/15 18:56:23    105s]     BUJI3VX16 BUJI3VX12 BUJI3VX8 BUJI3VX6 BUJI3VX4 BUJI3VX3 BUJI3VX2 BUJI3VX1 
[07/15 18:56:23    105s]     Library trimming was not able to trim any cells:
[07/15 18:56:23    105s]     BUJI3VX16 BUJI3VX12 BUJI3VX8 BUJI3VX6 BUJI3VX4 BUJI3VX3 BUJI3VX2 BUJI3VX1 
[07/15 18:56:23    105s]     Accumulated time to calculate placeable region: 0
[07/15 18:56:23    105s]     Accumulated time to calculate placeable region: 0
[07/15 18:56:23    105s]     Accumulated time to calculate placeable region: 0
[07/15 18:56:23    105s]     Accumulated time to calculate placeable region: 0
[07/15 18:56:23    105s]     Accumulated time to calculate placeable region: 0
[07/15 18:56:23    105s]     Accumulated time to calculate placeable region: 0
[07/15 18:56:23    105s]     Accumulated time to calculate placeable region: 0
[07/15 18:56:23    105s]     Accumulated time to calculate placeable region: 0
[07/15 18:56:23    105s] **WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree CLK. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
[07/15 18:56:24    106s] **WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree SPI_CLK. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
[07/15 18:56:24    106s]     Library trimming inverters in power domain auto-default and half-corner slow_corner:setup.late removed 2 of 8 cells
[07/15 18:56:24    106s]     Original list had 8 cells:
[07/15 18:56:24    106s]     INJI3VX16 INJI3VX12 INJI3VX8 INJI3VX6 INJI3VX4 INJI3VX3 INJI3VX2 INJI3VX1 
[07/15 18:56:24    106s]     New trimmed list has 6 cells:
[07/15 18:56:24    106s]     INJI3VX8 INJI3VX6 INJI3VX4 INJI3VX3 INJI3VX2 INJI3VX1 
[07/15 18:56:24    106s]     Clock tree balancer configuration for clock_trees CLK SPI_CLK:
[07/15 18:56:24    106s]     Non-default CCOpt properties:
[07/15 18:56:24    106s]       Public non-default CCOpt properties:
[07/15 18:56:24    106s]         cell_density: 1 (default: 0.75)
[07/15 18:56:24    106s]         route_type (leaf): LeafUnshield (default: default)
[07/15 18:56:24    106s]         route_type (top): default_route_type_nonleaf (default: default)
[07/15 18:56:24    106s]         route_type (trunk): TrunkUnshield (default: default)
[07/15 18:56:24    106s]         source_driver: BUJI3VX16/A BUJI3VX16/Q (default: )
[07/15 18:56:24    106s]       No private non-default CCOpt properties
[07/15 18:56:24    106s]     For power domain auto-default:
[07/15 18:56:24    106s]       Buffers:     BUJI3VX16 BUJI3VX12 BUJI3VX8 BUJI3VX6 BUJI3VX4 BUJI3VX3 BUJI3VX2 BUJI3VX1 
[07/15 18:56:24    106s]       Inverters:   {INJI3VX8 INJI3VX6 INJI3VX4 INJI3VX3 INJI3VX2 INJI3VX1}
[07/15 18:56:24    106s]       Unblocked area available for placement of any clock cells in power_domain auto-default: 81285.120um^2
[07/15 18:56:24    106s]     Top Routing info:
[07/15 18:56:24    106s]       Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: MET4/MET3; 
[07/15 18:56:24    106s]       Unshielded; Mask Constraint: 0; Source: route_type.
[07/15 18:56:24    106s]     Trunk Routing info:
[07/15 18:56:24    106s]       Route-type name: TrunkUnshield; Top/bottom preferred layer name: MET3/MET2; 
[07/15 18:56:24    106s]       Unshielded; Mask Constraint: 0; Source: route_type.
[07/15 18:56:24    106s]     Leaf Routing info:
[07/15 18:56:24    106s]       Route-type name: LeafUnshield; Top/bottom preferred layer name: MET3/MET2; 
[07/15 18:56:24    106s]       Unshielded; Mask Constraint: 0; Source: route_type.
[07/15 18:56:24    106s]     For timing_corner slow_corner:setup, late and power domain auto-default:
[07/15 18:56:24    106s]       Slew time target (leaf):    0.629ns
[07/15 18:56:24    106s]       Slew time target (trunk):   0.629ns
[07/15 18:56:24    106s]       Slew time target (top):     0.634ns (Note: no nets are considered top nets in this clock tree)
[07/15 18:56:24    106s]       Buffer unit delay: 0.288ns
[07/15 18:56:24    106s]       Buffer max distance: 2174.060um
[07/15 18:56:24    106s]     Fastest wire driving cells and distances:
[07/15 18:56:24    106s]       Buffer    : {lib_cell:BUJI3VX16, fastest_considered_half_corner=slow_corner:setup.late, optimalDrivingDistance=2174.060um, saturatedSlew=0.450ns, speed=3658.802um per ns, cellArea=33.465um^2 per 1000um}
[07/15 18:56:24    106s]       Inverter  : {lib_cell:INJI3VX8, fastest_considered_half_corner=slow_corner:setup.late, optimalDrivingDistance=1290.684um, saturatedSlew=0.454ns, speed=2830.447um per ns, cellArea=23.325um^2 per 1000um}
[07/15 18:56:24    106s]     
[07/15 18:56:24    106s]     
[07/15 18:56:24    106s]     Logic Sizing Table:
[07/15 18:56:24    106s]     
[07/15 18:56:24    106s]     ----------------------------------------------------------
[07/15 18:56:24    106s]     Cell    Instance count    Source    Eligible library cells
[07/15 18:56:24    106s]     ----------------------------------------------------------
[07/15 18:56:24    106s]       (empty table)
[07/15 18:56:24    106s]     ----------------------------------------------------------
[07/15 18:56:24    106s]     
[07/15 18:56:24    106s]     
[07/15 18:56:24    106s]     Clock tree timing engine global stage delay update for slow_corner:setup.late...
[07/15 18:56:24    106s]     Clock tree timing engine global stage delay update for slow_corner:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:56:24    106s]     Clock tree balancer configuration for skew_group CLK/functional_mode:
[07/15 18:56:24    106s]       Sources:                     pin clk
[07/15 18:56:24    106s]       Total number of sinks:       322
[07/15 18:56:24    106s]       Delay constrained sinks:     322
[07/15 18:56:24    106s]       Constrains:                  default
[07/15 18:56:24    106s]       Non-leaf sinks:              0
[07/15 18:56:24    106s]       Ignore pins:                 0
[07/15 18:56:24    106s]      Timing corner slow_corner:setup.late:
[07/15 18:56:24    106s]       Skew target:                 0.288ns
[07/15 18:56:24    106s]       Insertion delay target:      2.000ns
[07/15 18:56:24    106s]     Clock tree balancer configuration for skew_group SPI_CLK/functional_mode:
[07/15 18:56:24    106s]       Sources:                     pin SPI_Clk
[07/15 18:56:24    106s]       Total number of sinks:       46
[07/15 18:56:24    106s]       Delay constrained sinks:     46
[07/15 18:56:24    106s]       Constrains:                  default
[07/15 18:56:24    106s]       Non-leaf sinks:              0
[07/15 18:56:24    106s]       Ignore pins:                 0
[07/15 18:56:24    106s]      Timing corner slow_corner:setup.late:
[07/15 18:56:24    106s]       Skew target:                 0.288ns
[07/15 18:56:24    106s]       Insertion delay target:      2.000ns
[07/15 18:56:24    106s]     Primary reporting skew groups are:
[07/15 18:56:24    106s]     skew_group CLK/functional_mode with 322 clock sinks
[07/15 18:56:24    106s]     
[07/15 18:56:24    106s]     Clock DAG stats initial state:
[07/15 18:56:24    106s]       cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
[07/15 18:56:24    106s]       sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[07/15 18:56:24    106s]       misc counts      : r=2, pp=0
[07/15 18:56:24    106s]       cell areas       : b=255.898um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=255.898um^2
[07/15 18:56:24    106s]       hp wire lengths  : top=0.000um, trunk=1260.000um, leaf=1338.960um, total=2598.960um
[07/15 18:56:24    106s]     Clock DAG library cell distribution initial state {count}:
[07/15 18:56:24    106s]        Bufs: BUJI3VX8: 4 BUJI3VX4: 1 BUJI3VX2: 2 BUJI3VX1: 4 
[07/15 18:56:24    106s]     Clock DAG hash initial state: 5107703214020415304 14332572906202371948
[07/15 18:56:24    106s]     CTS services accumulated run-time stats initial state:
[07/15 18:56:24    106s]       delay calculator: calls=15602, total_wall_time=0.587s, mean_wall_time=0.038ms
[07/15 18:56:24    106s]       legalizer: calls=1189, total_wall_time=0.017s, mean_wall_time=0.014ms
[07/15 18:56:24    106s]       steiner router: calls=14574, total_wall_time=0.163s, mean_wall_time=0.011ms
[07/15 18:56:24    106s]     Route-type name: LeafUnshield; Top/bottom preferred layer name: MET3/MET2; 
[07/15 18:56:24    106s]     Unshielded; Mask Constraint: 0; Source: route_type.
[07/15 18:56:24    106s]     
[07/15 18:56:24    106s]     Layer information for route type LeafUnshield:
[07/15 18:56:24    106s]     
[07/15 18:56:24    106s]     ---------------------------------------------------------------------
[07/15 18:56:24    106s]     Layer     Preferred    Route    Res.          Cap.          RC
[07/15 18:56:24    106s]                            Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[07/15 18:56:24    106s]     ---------------------------------------------------------------------
[07/15 18:56:24    106s]     MET1      N            H          0.469         0.287         0.135
[07/15 18:56:24    106s]     MET2      Y            V          0.407         0.297         0.121
[07/15 18:56:24    106s]     MET3      Y            H          0.407         0.298         0.121
[07/15 18:56:24    106s]     MET4      N            V          0.407         0.296         0.120
[07/15 18:56:24    106s]     METTP     N            H          0.136         0.276         0.037
[07/15 18:56:24    106s]     METTPL    N            V          0.004         0.371         0.002
[07/15 18:56:24    106s]     ---------------------------------------------------------------------
[07/15 18:56:24    106s]     
[07/15 18:56:24    106s]     Route-type name: TrunkUnshield; Top/bottom preferred layer name: MET3/MET2; 
[07/15 18:56:24    106s]     Unshielded; Mask Constraint: 0; Source: route_type.
[07/15 18:56:24    106s]     
[07/15 18:56:24    106s]     Layer information for route type TrunkUnshield:
[07/15 18:56:24    106s]     
[07/15 18:56:24    106s]     ---------------------------------------------------------------------
[07/15 18:56:24    106s]     Layer     Preferred    Route    Res.          Cap.          RC
[07/15 18:56:24    106s]                            Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[07/15 18:56:24    106s]     ---------------------------------------------------------------------
[07/15 18:56:24    106s]     MET1      N            H          0.469         0.287         0.135
[07/15 18:56:24    106s]     MET2      Y            V          0.407         0.297         0.121
[07/15 18:56:24    106s]     MET3      Y            H          0.407         0.298         0.121
[07/15 18:56:24    106s]     MET4      N            V          0.407         0.296         0.120
[07/15 18:56:24    106s]     METTP     N            H          0.136         0.276         0.037
[07/15 18:56:24    106s]     METTPL    N            V          0.004         0.371         0.002
[07/15 18:56:24    106s]     ---------------------------------------------------------------------
[07/15 18:56:24    106s]     
[07/15 18:56:24    106s]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: MET4/MET3; 
[07/15 18:56:24    106s]     Unshielded; Mask Constraint: 0; Source: route_type.
[07/15 18:56:24    106s]     
[07/15 18:56:24    106s]     Layer information for route type default_route_type_nonleaf:
[07/15 18:56:24    106s]     
[07/15 18:56:24    106s]     ---------------------------------------------------------------------
[07/15 18:56:24    106s]     Layer     Preferred    Route    Res.          Cap.          RC
[07/15 18:56:24    106s]                            Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[07/15 18:56:24    106s]     ---------------------------------------------------------------------
[07/15 18:56:24    106s]     MET1      N            H          0.469         0.287         0.135
[07/15 18:56:24    106s]     MET2      N            V          0.407         0.297         0.121
[07/15 18:56:24    106s]     MET3      Y            H          0.407         0.298         0.121
[07/15 18:56:24    106s]     MET4      Y            V          0.407         0.296         0.120
[07/15 18:56:24    106s]     METTP     N            H          0.136         0.276         0.037
[07/15 18:56:24    106s]     METTPL    N            V          0.004         0.371         0.002
[07/15 18:56:24    106s]     ---------------------------------------------------------------------
[07/15 18:56:24    106s]     
[07/15 18:56:24    106s]     
[07/15 18:56:24    106s]     Via selection for estimated routes (rule default):
[07/15 18:56:24    106s]     
[07/15 18:56:24    106s]     -----------------------------------------------------------------------
[07/15 18:56:24    106s]     Layer           Via Cell        Res.     Cap.     RC       Top of Stack
[07/15 18:56:24    106s]     Range                           (Ohm)    (fF)     (fs)     Only
[07/15 18:56:24    106s]     -----------------------------------------------------------------------
[07/15 18:56:24    106s]     MET1-MET2       VIA1_X_so       6.735    0.030    0.204    false
[07/15 18:56:24    106s]     MET2-MET3       VIA2_so         6.735    0.022    0.147    false
[07/15 18:56:24    106s]     MET3-MET4       VIA3_so         6.735    0.022    0.146    false
[07/15 18:56:24    106s]     MET4-METTP      VIATPne_Y_so    3.191    0.101    0.322    false
[07/15 18:56:24    106s]     METTP-METTPL    VIATPL_so       1.795    0.366    0.657    false
[07/15 18:56:24    106s]     -----------------------------------------------------------------------
[07/15 18:56:24    106s]     
[07/15 18:56:24    106s]     No ideal or dont_touch nets found in the clock tree
[07/15 18:56:24    106s]     No dont_touch hnets found in the clock tree
[07/15 18:56:24    106s]     No dont_touch hpins found in the clock network.
[07/15 18:56:24    106s]     Checking for illegal sizes of clock logic instances...
[07/15 18:56:24    106s]     Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:56:24    106s]     
[07/15 18:56:24    106s]     Filtering reasons for cell type: inverter
[07/15 18:56:24    106s]     =========================================
[07/15 18:56:24    106s]     
[07/15 18:56:24    106s]     --------------------------------------------------------------------------
[07/15 18:56:24    106s]     Clock trees    Power domain    Reason              Library cells
[07/15 18:56:24    106s]     --------------------------------------------------------------------------
[07/15 18:56:24    106s]     all            auto-default    Library trimming    { INJI3VX12 INJI3VX16 }
[07/15 18:56:24    106s]     --------------------------------------------------------------------------
[07/15 18:56:24    106s]     
[07/15 18:56:24    106s]     
[07/15 18:56:24    106s]     Validating CTS configuration done. (took cpu=0:00:00.9 real=0:00:00.9)
[07/15 18:56:24    106s] **WARN: (IMPCCOPT-1261):	The skew target of 0.285ns for skew_group CLK/functional_mode in primary delay corner slow_corner is too small. For best results, it is recommended that the skew target be set no lower than 0.288ns. The skew target has been relaxed to 0.288ns. You may force the use of the tighter skew target by setting override_minimum_skew_target to true.
[07/15 18:56:24    106s] Type 'man IMPCCOPT-1261' for more detail.
[07/15 18:56:24    106s] **WARN: (IMPCCOPT-1261):	The skew target of 0.285ns for skew_group SPI_CLK/functional_mode in primary delay corner slow_corner is too small. For best results, it is recommended that the skew target be set no lower than 0.288ns. The skew target has been relaxed to 0.288ns. You may force the use of the tighter skew target by setting override_minimum_skew_target to true.
[07/15 18:56:24    106s] Type 'man IMPCCOPT-1261' for more detail.
[07/15 18:56:24    106s]     CCOpt configuration status: all checks passed.
[07/15 18:56:24    106s]   Reconstructing clock tree datastructures, skew aware done.
[07/15 18:56:24    106s] Initializing clock structures done.
[07/15 18:56:24    106s] PRO...
[07/15 18:56:24    106s]   PRO active optimizations:
[07/15 18:56:24    106s]    - DRV fixing with sizing
[07/15 18:56:24    106s]   
[07/15 18:56:24    106s]   Detected clock skew data from CTS
[07/15 18:56:24    106s]   Clock DAG stats PRO initial state:
[07/15 18:56:24    106s]     cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
[07/15 18:56:24    106s]     sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[07/15 18:56:24    106s]     misc counts      : r=2, pp=0
[07/15 18:56:24    106s]     cell areas       : b=255.898um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=255.898um^2
[07/15 18:56:24    106s]     cell capacitance : b=0.110pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.110pF
[07/15 18:56:24    106s]     sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[07/15 18:56:24    106s]     wire capacitance : top=0.000pF, trunk=0.265pF, leaf=0.610pF, total=0.875pF
[07/15 18:56:24    106s]     wire lengths     : top=0.000um, trunk=1603.280um, leaf=3863.690um, total=5466.970um
[07/15 18:56:24    106s]     hp wire lengths  : top=0.000um, trunk=1260.000um, leaf=1338.960um, total=2598.960um
[07/15 18:56:24    106s]   Clock DAG net violations PRO initial state: none
[07/15 18:56:24    106s]   Clock DAG primary half-corner transition distribution PRO initial state:
[07/15 18:56:24    106s]     Trunk : target=0.629ns count=8 avg=0.279ns sd=0.167ns min=0.048ns max=0.485ns {6 <= 0.377ns, 2 <= 0.503ns, 0 <= 0.566ns, 0 <= 0.598ns, 0 <= 0.629ns}
[07/15 18:56:24    106s]     Leaf  : target=0.629ns count=5 avg=0.494ns sd=0.066ns min=0.444ns max=0.594ns {0 <= 0.377ns, 3 <= 0.503ns, 1 <= 0.566ns, 1 <= 0.598ns, 0 <= 0.629ns}
[07/15 18:56:24    106s]   Clock DAG library cell distribution PRO initial state {count}:
[07/15 18:56:24    106s]      Bufs: BUJI3VX8: 4 BUJI3VX4: 1 BUJI3VX2: 2 BUJI3VX1: 4 
[07/15 18:56:24    106s]   Clock DAG hash PRO initial state: 5107703214020415304 14332572906202371948
[07/15 18:56:24    106s]   CTS services accumulated run-time stats PRO initial state:
[07/15 18:56:24    106s]     delay calculator: calls=15602, total_wall_time=0.587s, mean_wall_time=0.038ms
[07/15 18:56:24    106s]     legalizer: calls=1189, total_wall_time=0.017s, mean_wall_time=0.014ms
[07/15 18:56:24    106s]     steiner router: calls=14574, total_wall_time=0.163s, mean_wall_time=0.011ms
[07/15 18:56:24    106s]   Primary reporting skew groups PRO initial state:
[07/15 18:56:24    106s]     skew_group default.CLK/functional_mode: unconstrained
[07/15 18:56:24    106s]         min path sink: spi1_conf1_meta_reg[11]/C
[07/15 18:56:24    106s]         max path sink: npg1_phase_pause_ready_reg/C
[07/15 18:56:24    106s]   Skew group summary PRO initial state:
[07/15 18:56:24    106s]     skew_group CLK/functional_mode: insertion delay [min=1.845, max=1.920, avg=1.874, sd=0.025], skew [0.075 vs 0.288], 100% {1.845, 1.920} (wid=0.045 ws=0.028) (gid=1.885 gs=0.063)
[07/15 18:56:24    106s]     skew_group SPI_CLK/functional_mode: insertion delay [min=1.860, max=1.868, avg=1.863, sd=0.003], skew [0.008 vs 0.288], 100% {1.860, 1.868} (wid=0.024 ws=0.008) (gid=1.844 gs=0.000)
[07/15 18:56:24    106s]   Recomputing CTS skew targets...
[07/15 18:56:24    106s]   Resolving skew group constraints...
[07/15 18:56:24    106s]     Solving LP: 2 skew groups; 4 fragments, 4 fraglets and 5 vertices; 51 variables and 138 constraints; tolerance 1
[07/15 18:56:24    106s]   Resolving skew group constraints done.
[07/15 18:56:24    106s]   Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:56:24    106s]   PRO Fixing DRVs...
[07/15 18:56:24    106s]     Clock DAG hash before 'PRO Fixing DRVs': 5107703214020415304 14332572906202371948
[07/15 18:56:24    106s]     CTS services accumulated run-time stats before 'PRO Fixing DRVs':
[07/15 18:56:24    106s]       delay calculator: calls=15626, total_wall_time=0.588s, mean_wall_time=0.038ms
[07/15 18:56:24    106s]       legalizer: calls=1189, total_wall_time=0.017s, mean_wall_time=0.014ms
[07/15 18:56:24    106s]       steiner router: calls=14598, total_wall_time=0.164s, mean_wall_time=0.011ms
[07/15 18:56:24    106s]     Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[07/15 18:56:24    106s]     CCOpt-PRO: considered: 13, tested: 13, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[07/15 18:56:24    106s]     
[07/15 18:56:24    106s]     Statistics: Fix DRVs (cell sizing):
[07/15 18:56:24    106s]     ===================================
[07/15 18:56:24    106s]     
[07/15 18:56:24    106s]     Cell changes by Net Type:
[07/15 18:56:24    106s]     
[07/15 18:56:24    106s]     -------------------------------------------------------------------------------------------------
[07/15 18:56:24    106s]     Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[07/15 18:56:24    106s]     -------------------------------------------------------------------------------------------------
[07/15 18:56:24    106s]     top                0            0           0            0                    0                0
[07/15 18:56:24    106s]     trunk              0            0           0            0                    0                0
[07/15 18:56:24    106s]     leaf               0            0           0            0                    0                0
[07/15 18:56:24    106s]     -------------------------------------------------------------------------------------------------
[07/15 18:56:24    106s]     Total              0            0           0            0                    0                0
[07/15 18:56:24    106s]     -------------------------------------------------------------------------------------------------
[07/15 18:56:24    106s]     
[07/15 18:56:24    106s]     Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[07/15 18:56:24    106s]     Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[07/15 18:56:24    106s]     
[07/15 18:56:24    106s]     Clock DAG stats after 'PRO Fixing DRVs':
[07/15 18:56:24    106s]       cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
[07/15 18:56:24    106s]       sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[07/15 18:56:24    106s]       misc counts      : r=2, pp=0
[07/15 18:56:24    106s]       cell areas       : b=255.898um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=255.898um^2
[07/15 18:56:24    106s]       cell capacitance : b=0.110pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.110pF
[07/15 18:56:24    106s]       sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[07/15 18:56:24    106s]       wire capacitance : top=0.000pF, trunk=0.265pF, leaf=0.610pF, total=0.875pF
[07/15 18:56:24    106s]       wire lengths     : top=0.000um, trunk=1603.280um, leaf=3863.690um, total=5466.970um
[07/15 18:56:24    106s]       hp wire lengths  : top=0.000um, trunk=1260.000um, leaf=1338.960um, total=2598.960um
[07/15 18:56:24    106s]     Clock DAG net violations after 'PRO Fixing DRVs': none
[07/15 18:56:24    106s]     Clock DAG primary half-corner transition distribution after 'PRO Fixing DRVs':
[07/15 18:56:24    106s]       Trunk : target=0.629ns count=8 avg=0.279ns sd=0.167ns min=0.048ns max=0.485ns {6 <= 0.377ns, 2 <= 0.503ns, 0 <= 0.566ns, 0 <= 0.598ns, 0 <= 0.629ns}
[07/15 18:56:24    106s]       Leaf  : target=0.629ns count=5 avg=0.494ns sd=0.066ns min=0.444ns max=0.594ns {0 <= 0.377ns, 3 <= 0.503ns, 1 <= 0.566ns, 1 <= 0.598ns, 0 <= 0.629ns}
[07/15 18:56:24    106s]     Clock DAG library cell distribution after 'PRO Fixing DRVs' {count}:
[07/15 18:56:24    106s]        Bufs: BUJI3VX8: 4 BUJI3VX4: 1 BUJI3VX2: 2 BUJI3VX1: 4 
[07/15 18:56:24    106s]     Clock DAG hash after 'PRO Fixing DRVs': 5107703214020415304 14332572906202371948
[07/15 18:56:24    106s]     CTS services accumulated run-time stats after 'PRO Fixing DRVs':
[07/15 18:56:24    106s]       delay calculator: calls=15626, total_wall_time=0.588s, mean_wall_time=0.038ms
[07/15 18:56:24    106s]       legalizer: calls=1189, total_wall_time=0.017s, mean_wall_time=0.014ms
[07/15 18:56:24    106s]       steiner router: calls=14598, total_wall_time=0.164s, mean_wall_time=0.011ms
[07/15 18:56:24    106s]     Primary reporting skew groups after 'PRO Fixing DRVs':
[07/15 18:56:24    106s]       skew_group default.CLK/functional_mode: unconstrained
[07/15 18:56:24    106s]           min path sink: spi1_conf1_meta_reg[11]/C
[07/15 18:56:24    106s]           max path sink: npg1_phase_pause_ready_reg/C
[07/15 18:56:24    106s]     Skew group summary after 'PRO Fixing DRVs':
[07/15 18:56:24    106s]       skew_group CLK/functional_mode: insertion delay [min=1.845, max=1.920], skew [0.075 vs 0.288]
[07/15 18:56:24    106s]       skew_group SPI_CLK/functional_mode: insertion delay [min=1.860, max=1.868], skew [0.008 vs 0.288]
[07/15 18:56:24    106s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/15 18:56:24    106s]   PRO Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:56:24    106s]   
[07/15 18:56:24    106s]   Slew Diagnostics: After DRV fixing
[07/15 18:56:24    106s]   ==================================
[07/15 18:56:24    106s]   
[07/15 18:56:24    106s]   Global Causes:
[07/15 18:56:24    106s]   
[07/15 18:56:24    106s]   -------------------------------------
[07/15 18:56:24    106s]   Cause
[07/15 18:56:24    106s]   -------------------------------------
[07/15 18:56:24    106s]   DRV fixing with buffering is disabled
[07/15 18:56:24    106s]   -------------------------------------
[07/15 18:56:24    106s]   
[07/15 18:56:24    106s]   Top 5 overslews:
[07/15 18:56:24    106s]   
[07/15 18:56:24    106s]   ---------------------------------
[07/15 18:56:24    106s]   Overslew    Causes    Driving Pin
[07/15 18:56:24    106s]   ---------------------------------
[07/15 18:56:24    106s]     (empty table)
[07/15 18:56:24    106s]   ---------------------------------
[07/15 18:56:24    106s]   
[07/15 18:56:24    106s]   Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[07/15 18:56:24    106s]   
[07/15 18:56:24    106s]   -------------------
[07/15 18:56:24    106s]   Cause    Occurences
[07/15 18:56:24    106s]   -------------------
[07/15 18:56:24    106s]     (empty table)
[07/15 18:56:24    106s]   -------------------
[07/15 18:56:24    106s]   
[07/15 18:56:24    106s]   Violation diagnostics counts from the 0 nodes that have violations:
[07/15 18:56:24    106s]   
[07/15 18:56:24    106s]   -------------------
[07/15 18:56:24    106s]   Cause    Occurences
[07/15 18:56:24    106s]   -------------------
[07/15 18:56:24    106s]     (empty table)
[07/15 18:56:24    106s]   -------------------
[07/15 18:56:24    106s]   
[07/15 18:56:24    106s]   Reconnecting optimized routes...
[07/15 18:56:24    106s]   Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:56:24    106s]   Set dirty flag on 0 instances, 0 nets
[07/15 18:56:24    106s]   Clock tree timing engine global stage delay update for slow_corner:setup.late...
[07/15 18:56:24    106s] End AAE Lib Interpolated Model. (MEM=2309.93 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 18:56:24    106s]   Clock tree timing engine global stage delay update for slow_corner:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:56:24    106s]   Clock DAG stats PRO final:
[07/15 18:56:24    106s]     cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
[07/15 18:56:24    106s]     sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[07/15 18:56:24    106s]     misc counts      : r=2, pp=0
[07/15 18:56:24    106s]     cell areas       : b=255.898um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=255.898um^2
[07/15 18:56:24    106s]     cell capacitance : b=0.110pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.110pF
[07/15 18:56:24    106s]     sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[07/15 18:56:24    106s]     wire capacitance : top=0.000pF, trunk=0.265pF, leaf=0.610pF, total=0.875pF
[07/15 18:56:24    106s]     wire lengths     : top=0.000um, trunk=1603.280um, leaf=3863.690um, total=5466.970um
[07/15 18:56:24    106s]     hp wire lengths  : top=0.000um, trunk=1260.000um, leaf=1338.960um, total=2598.960um
[07/15 18:56:24    106s]   Clock DAG net violations PRO final: none
[07/15 18:56:24    106s]   Clock DAG primary half-corner transition distribution PRO final:
[07/15 18:56:24    106s]     Trunk : target=0.629ns count=8 avg=0.279ns sd=0.167ns min=0.048ns max=0.485ns {6 <= 0.377ns, 2 <= 0.503ns, 0 <= 0.566ns, 0 <= 0.598ns, 0 <= 0.629ns}
[07/15 18:56:24    106s]     Leaf  : target=0.629ns count=5 avg=0.494ns sd=0.066ns min=0.444ns max=0.594ns {0 <= 0.377ns, 3 <= 0.503ns, 1 <= 0.566ns, 1 <= 0.598ns, 0 <= 0.629ns}
[07/15 18:56:24    106s]   Clock DAG library cell distribution PRO final {count}:
[07/15 18:56:24    106s]      Bufs: BUJI3VX8: 4 BUJI3VX4: 1 BUJI3VX2: 2 BUJI3VX1: 4 
[07/15 18:56:24    106s]   Clock DAG hash PRO final: 5107703214020415304 14332572906202371948
[07/15 18:56:24    106s]   CTS services accumulated run-time stats PRO final:
[07/15 18:56:24    106s]     delay calculator: calls=15639, total_wall_time=0.588s, mean_wall_time=0.038ms
[07/15 18:56:24    106s]     legalizer: calls=1189, total_wall_time=0.017s, mean_wall_time=0.014ms
[07/15 18:56:24    106s]     steiner router: calls=14598, total_wall_time=0.164s, mean_wall_time=0.011ms
[07/15 18:56:24    106s]   Primary reporting skew groups PRO final:
[07/15 18:56:24    106s]     skew_group default.CLK/functional_mode: unconstrained
[07/15 18:56:24    106s]         min path sink: spi1_conf1_meta_reg[11]/C
[07/15 18:56:24    106s]         max path sink: npg1_phase_pause_ready_reg/C
[07/15 18:56:24    106s]   Skew group summary PRO final:
[07/15 18:56:24    106s]     skew_group CLK/functional_mode: insertion delay [min=1.845, max=1.920, avg=1.874, sd=0.025], skew [0.075 vs 0.288], 100% {1.845, 1.920} (wid=0.045 ws=0.028) (gid=1.885 gs=0.063)
[07/15 18:56:24    106s]     skew_group SPI_CLK/functional_mode: insertion delay [min=1.860, max=1.868, avg=1.863, sd=0.003], skew [0.008 vs 0.288], 100% {1.860, 1.868} (wid=0.024 ws=0.008) (gid=1.844 gs=0.000)
[07/15 18:56:24    106s] PRO done.
[07/15 18:56:24    106s] Restoring CTS place status for unmodified clock tree cells and sinks.
[07/15 18:56:24    106s] numClockCells = 14, numClockCellsFixed = 0, numClockCellsRestored = 11, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[07/15 18:56:24    106s] Net route status summary:
[07/15 18:56:24    106s]   Clock:        13 (unrouted=0, trialRouted=0, noStatus=0, routed=13, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[07/15 18:56:24    106s]   Non-clock:  1461 (unrouted=27, trialRouted=0, noStatus=0, routed=1434, fixed=0, [crossesIlmBoundary=0, tooFewTerms=27, (crossesIlmBoundary AND tooFewTerms=0)])
[07/15 18:56:24    106s] Updating delays...
[07/15 18:56:24    106s] Updating delays done.
[07/15 18:56:24    106s] PRO done. (took cpu=0:00:01.0 real=0:00:01.0)
[07/15 18:56:24    106s] Leaving CCOpt scope - Cleaning up placement interface...
[07/15 18:56:24    106s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2367.2M, EPOCH TIME: 1721084184.101116
[07/15 18:56:24    106s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:368).
[07/15 18:56:24    106s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:56:24    106s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:56:24    106s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:56:24    106s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.003, MEM:2269.2M, EPOCH TIME: 1721084184.104098
[07/15 18:56:24    106s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:56:24    106s] **WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
[07/15 18:56:24    106s] *** ClockDrv #1 [finish] (optDesign #4) : cpu/real = 0:00:01.0/0:00:01.0 (1.0), totSession cpu/real = 0:01:46.5/0:13:20.9 (0.1), mem = 2269.2M
[07/15 18:56:24    106s] 
[07/15 18:56:24    106s] =============================================================================================
[07/15 18:56:24    106s]  Step TAT Report : ClockDrv #1 / optDesign #4                                   21.18-s099_1
[07/15 18:56:24    106s] =============================================================================================
[07/15 18:56:24    106s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/15 18:56:24    106s] ---------------------------------------------------------------------------------------------
[07/15 18:56:24    106s] [ OptimizationStep       ]      1   0:00:01.0  (  97.8 % )     0:00:01.0 /  0:00:01.0    1.0
[07/15 18:56:24    106s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.9
[07/15 18:56:24    106s] [ IncrDelayCalc          ]      5   0:00:00.0  (   2.0 % )     0:00:00.0 /  0:00:00.0    1.0
[07/15 18:56:24    106s] [ MISC                   ]          0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:56:24    106s] ---------------------------------------------------------------------------------------------
[07/15 18:56:24    106s]  ClockDrv #1 TOTAL                  0:00:01.0  ( 100.0 % )     0:00:01.0 /  0:00:01.0    1.0
[07/15 18:56:24    106s] ---------------------------------------------------------------------------------------------
[07/15 18:56:24    106s] 
[07/15 18:56:24    106s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[07/15 18:56:24    106s] **INFO: Start fixing DRV (Mem = 2269.17M) ...
[07/15 18:56:24    106s] Begin: GigaOpt DRV Optimization
[07/15 18:56:24    106s] Glitch fixing enabled
[07/15 18:56:24    106s] GigaOpt Checkpoint: Internal optDRV -postRoute -max_tran -max_cap -maintainWNS -setupTNSCostFactor 0.3 -maxLocalDensity 0.96 -numThreads 1  -glitch
[07/15 18:56:24    106s] *** DrvOpt #1 [begin] (optDesign #4) : totSession cpu/real = 0:01:46.5/0:13:20.9 (0.1), mem = 2269.2M
[07/15 18:56:24    106s] Info: 13 clock nets excluded from IPO operation.
[07/15 18:56:24    106s] End AAE Lib Interpolated Model. (MEM=2269.17 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 18:56:24    106s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.6155.27
[07/15 18:56:24    106s] PhyDesignGrid: maxLocalDensity 0.96, TinyGridDensity 1000.00 TinyGridSize 10.0
[07/15 18:56:24    106s] ### Creating PhyDesignMc. totSessionCpu=0:01:47 mem=2269.2M
[07/15 18:56:24    106s] OPERPROF: Starting DPlace-Init at level 1, MEM:2269.2M, EPOCH TIME: 1721084184.132945
[07/15 18:56:24    106s] Processing tracks to init pin-track alignment.
[07/15 18:56:24    106s] z: 2, totalTracks: 1
[07/15 18:56:24    106s] z: 4, totalTracks: 1
[07/15 18:56:24    106s] z: 6, totalTracks: 1
[07/15 18:56:24    106s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 18:56:24    106s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2269.2M, EPOCH TIME: 1721084184.134382
[07/15 18:56:24    106s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:56:24    106s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:56:24    106s] 
[07/15 18:56:24    106s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:56:24    106s] 
[07/15 18:56:24    106s]  Skipping Bad Lib Cell Checking (CMU) !
[07/15 18:56:24    106s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:2269.2M, EPOCH TIME: 1721084184.143485
[07/15 18:56:24    106s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2269.2M, EPOCH TIME: 1721084184.143540
[07/15 18:56:24    106s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2269.2M, EPOCH TIME: 1721084184.143677
[07/15 18:56:24    106s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2269.2MB).
[07/15 18:56:24    106s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.011, MEM:2269.2M, EPOCH TIME: 1721084184.143861
[07/15 18:56:24    106s] TotalInstCnt at PhyDesignMc Initialization: 1413
[07/15 18:56:24    106s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:47 mem=2269.2M
[07/15 18:56:24    106s] #optDebug: Start CG creation (mem=2269.2M)
[07/15 18:56:24    106s]  ...initializing CG  maxDriveDist -0.001000 stdCellHgt 4.480000 defLenToSkip 31.360000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 31.360000 
[07/15 18:56:24    106s] (cpu=0:00:00.0, mem=2327.0M)
[07/15 18:56:24    106s]  ...processing cgPrt (cpu=0:00:00.0, mem=2327.0M)
[07/15 18:56:24    106s]  ...processing cgEgp (cpu=0:00:00.0, mem=2327.0M)
[07/15 18:56:24    106s]  ...processing cgPbk (cpu=0:00:00.0, mem=2327.0M)
[07/15 18:56:24    106s]  ...processing cgNrb(cpu=0:00:00.0, mem=2327.0M)
[07/15 18:56:24    106s]  ...processing cgObs (cpu=0:00:00.0, mem=2327.0M)
[07/15 18:56:24    106s]  ...processing cgCon (cpu=0:00:00.0, mem=2327.0M)
[07/15 18:56:24    106s]  ...processing cgPdm (cpu=0:00:00.0, mem=2327.0M)
[07/15 18:56:24    106s] #optDebug: Finish CG creation (cpu=0:00:00.0, mem=2327.0M)
[07/15 18:56:24    106s] ### Creating RouteCongInterface, started
[07/15 18:56:24    106s] {MMLU 0 13 1447}
[07/15 18:56:24    106s] ### Creating LA Mngr. totSessionCpu=0:01:47 mem=2327.0M
[07/15 18:56:24    106s] ### Creating LA Mngr, finished. totSessionCpu=0:01:47 mem=2327.0M
[07/15 18:56:24    106s] ### Creating RouteCongInterface, finished
[07/15 18:56:24    106s] 
[07/15 18:56:24    106s] Creating Lib Analyzer ...
[07/15 18:56:24    106s] 
[07/15 18:56:24    106s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[07/15 18:56:24    106s] Summary for sequential cells identification: 
[07/15 18:56:24    106s]   Identified SBFF number: 33
[07/15 18:56:24    106s]   Identified MBFF number: 0
[07/15 18:56:24    106s]   Identified SB Latch number: 0
[07/15 18:56:24    106s]   Identified MB Latch number: 0
[07/15 18:56:24    106s]   Not identified SBFF number: 0
[07/15 18:56:24    106s]   Not identified MBFF number: 0
[07/15 18:56:24    106s]   Not identified SB Latch number: 0
[07/15 18:56:24    106s]   Not identified MB Latch number: 0
[07/15 18:56:24    106s]   Number of sequential cells which are not FFs: 43
[07/15 18:56:24    106s]  Visiting view : slow_functional_mode
[07/15 18:56:24    106s]    : PowerDomain = none : Weighted F : unweighted  = 91.00 (1.000) with rcCorner = 0
[07/15 18:56:24    106s]    : PowerDomain = none : Weighted F : unweighted  = 84.30 (1.000) with rcCorner = -1
[07/15 18:56:24    106s]  Visiting view : fast_functional_mode
[07/15 18:56:24    106s]    : PowerDomain = none : Weighted F : unweighted  = 44.30 (1.000) with rcCorner = 1
[07/15 18:56:24    106s]    : PowerDomain = none : Weighted F : unweighted  = 41.60 (1.000) with rcCorner = -1
[07/15 18:56:24    106s] TLC MultiMap info (StdDelay):
[07/15 18:56:24    106s]   : fast_corner + fast_liberty + 0 + no RcCorner := 41.6ps
[07/15 18:56:24    106s]   : fast_corner + fast_liberty + 0 + min_rc := 44.3ps
[07/15 18:56:24    106s]   : slow_corner + slow_liberty + 0 + no RcCorner := 84.3ps
[07/15 18:56:24    106s]   : slow_corner + slow_liberty + 0 + max_rc := 91ps
[07/15 18:56:24    106s]  Setting StdDelay to: 91ps
[07/15 18:56:24    106s] 
[07/15 18:56:24    106s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[07/15 18:56:24    106s] Total number of usable buffers from Lib Analyzer: 9 ( BUJI3VX1 BUJI3VX0 BUJI3VX2 BUJI3VX3 BUJI3VX4 BUJI3VX6 BUJI3VX8 BUJI3VX12 BUJI3VX16)
[07/15 18:56:24    106s] Total number of usable inverters from Lib Analyzer: 9 ( INJI3VX1 INJI3VX0 INJI3VX2 INJI3VX3 INJI3VX4 INJI3VX6 INJI3VX8 INJI3VX12 INJI3VX16)
[07/15 18:56:24    106s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1JI3VX1 DLY2JI3VX1 DLY4JI3VX1 DLY8JI3VX1)
[07/15 18:56:24    106s] 
[07/15 18:56:24    106s] {RT max_rc 0 3 3 0}
[07/15 18:56:24    107s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:47 mem=2327.0M
[07/15 18:56:24    107s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:47 mem=2327.0M
[07/15 18:56:24    107s] Creating Lib Analyzer, finished. 
[07/15 18:56:24    107s] DRV pessimism of 2.00% is used for tran, 2.00% for cap, 2.00% for fanout, on top of margin 0.00%
[07/15 18:56:24    107s] [GPS-DRV] Optimizer parameters ============================= 
[07/15 18:56:24    107s] [GPS-DRV] maxDensity (design): 0.95
[07/15 18:56:24    107s] [GPS-DRV] maxLocalDensity: 0.96
[07/15 18:56:24    107s] [GPS-DRV] MaxBufDistForPlaceBlk: 896 Microns
[07/15 18:56:24    107s] [GPS-DRV] MaintainWNS: 1
[07/15 18:56:24    107s] [GPS-DRV] All active and enabled setup views
[07/15 18:56:24    107s] [GPS-DRV]     slow_functional_mode
[07/15 18:56:24    107s] [GPS-DRV] MarginForMaxTran: 0 (in which tool's ExtraDrcMargin: 0.2)
[07/15 18:56:24    107s] [GPS-DRV] MarginForMaxCap : 0 (in which tool's ExtraDrcMargin: 0.2)
[07/15 18:56:24    107s] [GPS-DRV] 2DC {3 0 0 0 0 0}
[07/15 18:56:24    107s] [GPS-DRV] timing-driven DRV settings {0 0 0 0 0 0}
[07/15 18:56:24    107s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2365.1M, EPOCH TIME: 1721084184.958017
[07/15 18:56:24    107s] Found 0 hard placement blockage before merging.
[07/15 18:56:24    107s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2365.1M, EPOCH TIME: 1721084184.958111
[07/15 18:56:24    107s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[07/15 18:56:24    107s] |        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
[07/15 18:56:24    107s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[07/15 18:56:24    107s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[07/15 18:56:24    107s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[07/15 18:56:24    107s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[07/15 18:56:24    107s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    -0.07|    -0.07|       0|       0|       0| 65.89%|          |         |
[07/15 18:56:24    107s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[07/15 18:56:24    107s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    -0.07|    -0.07|       0|       0|       0| 65.89%| 0:00:00.0|  2381.1M|
[07/15 18:56:24    107s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[07/15 18:56:24    107s] 
[07/15 18:56:24    107s] *** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2381.1M) ***
[07/15 18:56:24    107s] 
[07/15 18:56:24    107s] Deleting 0 temporary hard placement blockage(s).
[07/15 18:56:24    107s] Total-nets :: 1447, Stn-nets :: 0, ratio :: 0 %, Total-len 58348.5, Stn-len 0
[07/15 18:56:24    107s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2362.1M, EPOCH TIME: 1721084184.992757
[07/15 18:56:24    107s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1413).
[07/15 18:56:24    107s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:56:24    107s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:56:24    107s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:56:24    107s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.002, MEM:2320.1M, EPOCH TIME: 1721084184.995134
[07/15 18:56:24    107s] TotalInstCnt at PhyDesignMc Destruction: 1413
[07/15 18:56:24    107s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.6155.27
[07/15 18:56:24    107s] *** DrvOpt #1 [finish] (optDesign #4) : cpu/real = 0:00:00.9/0:00:00.9 (1.0), totSession cpu/real = 0:01:47.4/0:13:21.8 (0.1), mem = 2320.1M
[07/15 18:56:24    107s] 
[07/15 18:56:24    107s] =============================================================================================
[07/15 18:56:24    107s]  Step TAT Report : DrvOpt #1 / optDesign #4                                     21.18-s099_1
[07/15 18:56:24    107s] =============================================================================================
[07/15 18:56:24    107s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/15 18:56:24    107s] ---------------------------------------------------------------------------------------------
[07/15 18:56:24    107s] [ SlackTraversorInit     ]      1   0:00:00.0  (   2.0 % )     0:00:00.0 /  0:00:00.0    1.1
[07/15 18:56:24    107s] [ CellServerInit         ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:56:24    107s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  79.1 % )     0:00:00.7 /  0:00:00.7    1.0
[07/15 18:56:24    107s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:56:24    107s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.0    1.3
[07/15 18:56:24    107s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:56:24    107s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:56:24    107s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   3.8 % )     0:00:00.0 /  0:00:00.0    0.9
[07/15 18:56:24    107s] [ OptimizationStep       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.7
[07/15 18:56:24    107s] [ DrvFindVioNets         ]      2   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:56:24    107s] [ DrvComputeSummary      ]      2   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:56:24    107s] [ ReportGlitchViolation  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:56:24    107s] [ MISC                   ]          0:00:00.1  (  10.8 % )     0:00:00.1 /  0:00:00.1    1.0
[07/15 18:56:24    107s] ---------------------------------------------------------------------------------------------
[07/15 18:56:24    107s]  DrvOpt #1 TOTAL                    0:00:00.9  ( 100.0 % )     0:00:00.9 /  0:00:00.9    1.0
[07/15 18:56:24    107s] ---------------------------------------------------------------------------------------------
[07/15 18:56:24    107s] 
[07/15 18:56:24    107s] drv optimizer changes nothing and skips refinePlace
[07/15 18:56:24    107s] End: GigaOpt DRV Optimization
[07/15 18:56:24    107s] **optDesign ... cpu = 0:00:05, real = 0:00:04, mem = 1771.1M, totSessionCpu=0:01:47 **
[07/15 18:56:24    107s] *info:
[07/15 18:56:24    107s] **INFO: Completed fixing DRV (CPU Time = 0:00:01, Mem = 2320.06M).
[07/15 18:56:24    107s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2320.1M, EPOCH TIME: 1721084184.997496
[07/15 18:56:24    107s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:56:24    107s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:56:25    107s] 
[07/15 18:56:25    107s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:56:25    107s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.009, MEM:2320.1M, EPOCH TIME: 1721084185.006686
[07/15 18:56:25    107s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 18:56:25    107s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:56:25    107s] 
------------------------------------------------------------------
     SI Timing Summary (cpu=0.01min real=0.00min mem=2320.1M)
------------------------------------------------------------------

Setup views included:
 slow_functional_mode 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.066  |  6.138  | -0.066  |
|           TNS (ns):| -0.066  |  0.000  | -0.066  |
|    Violating Paths:|    1    |    0    |    1    |
|          All Paths:|   772   |   291   |   481   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2368.2M, EPOCH TIME: 1721084185.035285
[07/15 18:56:25    107s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:56:25    107s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:56:25    107s] 
[07/15 18:56:25    107s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:56:25    107s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.009, MEM:2368.2M, EPOCH TIME: 1721084185.044620
[07/15 18:56:25    107s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 18:56:25    107s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:56:25    107s] Density: 65.889%
------------------------------------------------------------------

[07/15 18:56:25    107s] **optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 1771.1M, totSessionCpu=0:01:47 **
[07/15 18:56:25    107s]   DRV Snapshot: (REF)
[07/15 18:56:25    107s]          Tran DRV: 0 (0)
[07/15 18:56:25    107s]           Cap DRV: 0 (0)
[07/15 18:56:25    107s]        Fanout DRV: 0 (0)
[07/15 18:56:25    107s]            Glitch: 0 (0)
[07/15 18:56:25    107s] *** Timing NOT met, worst failing slack is -0.066
[07/15 18:56:25    107s] *** Check timing (0:00:00.0)
[07/15 18:56:25    107s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[07/15 18:56:25    107s] Deleting Lib Analyzer.
[07/15 18:56:25    107s] Begin: GigaOpt Optimization in WNS mode
[07/15 18:56:25    107s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 0.96 -numThreads 1 -postRoute -usefulSkew -nativePathGroupFlow
[07/15 18:56:25    107s] Info: 13 clock nets excluded from IPO operation.
[07/15 18:56:25    107s] End AAE Lib Interpolated Model. (MEM=2358.38 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 18:56:25    107s] *** WnsOpt #1 [begin] (optDesign #4) : totSession cpu/real = 0:01:47.4/0:13:21.9 (0.1), mem = 2358.4M
[07/15 18:56:25    107s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.6155.28
[07/15 18:56:25    107s] PhyDesignGrid: maxLocalDensity 0.96, TinyGridDensity 1000.00 TinyGridSize 10.0
[07/15 18:56:25    107s] ### Creating PhyDesignMc. totSessionCpu=0:01:47 mem=2358.4M
[07/15 18:56:25    107s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[07/15 18:56:25    107s] OPERPROF: Starting DPlace-Init at level 1, MEM:2358.4M, EPOCH TIME: 1721084185.064130
[07/15 18:56:25    107s] Processing tracks to init pin-track alignment.
[07/15 18:56:25    107s] z: 2, totalTracks: 1
[07/15 18:56:25    107s] z: 4, totalTracks: 1
[07/15 18:56:25    107s] z: 6, totalTracks: 1
[07/15 18:56:25    107s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 18:56:25    107s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2358.4M, EPOCH TIME: 1721084185.065534
[07/15 18:56:25    107s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:56:25    107s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:56:25    107s] 
[07/15 18:56:25    107s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:56:25    107s] 
[07/15 18:56:25    107s]  Skipping Bad Lib Cell Checking (CMU) !
[07/15 18:56:25    107s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:2358.4M, EPOCH TIME: 1721084185.074693
[07/15 18:56:25    107s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2358.4M, EPOCH TIME: 1721084185.074748
[07/15 18:56:25    107s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2358.4M, EPOCH TIME: 1721084185.074883
[07/15 18:56:25    107s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2358.4MB).
[07/15 18:56:25    107s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.011, MEM:2358.4M, EPOCH TIME: 1721084185.075067
[07/15 18:56:25    107s] TotalInstCnt at PhyDesignMc Initialization: 1413
[07/15 18:56:25    107s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:47 mem=2358.4M
[07/15 18:56:25    107s] ### Creating RouteCongInterface, started
[07/15 18:56:25    107s] ### Creating RouteCongInterface, finished
[07/15 18:56:25    107s] 
[07/15 18:56:25    107s] Creating Lib Analyzer ...
[07/15 18:56:25    107s] Total number of usable buffers from Lib Analyzer: 9 ( BUJI3VX1 BUJI3VX0 BUJI3VX2 BUJI3VX3 BUJI3VX4 BUJI3VX6 BUJI3VX8 BUJI3VX12 BUJI3VX16)
[07/15 18:56:25    107s] Total number of usable inverters from Lib Analyzer: 9 ( INJI3VX1 INJI3VX0 INJI3VX2 INJI3VX3 INJI3VX4 INJI3VX6 INJI3VX8 INJI3VX12 INJI3VX16)
[07/15 18:56:25    107s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1JI3VX1 DLY2JI3VX1 DLY4JI3VX1 DLY8JI3VX1)
[07/15 18:56:25    107s] 
[07/15 18:56:25    107s] {RT max_rc 0 3 3 0}
[07/15 18:56:25    108s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:48 mem=2358.4M
[07/15 18:56:25    108s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:48 mem=2358.4M
[07/15 18:56:25    108s] Creating Lib Analyzer, finished. 
[07/15 18:56:25    108s] *info: 13 clock nets excluded
[07/15 18:56:25    108s] *info: 25 no-driver nets excluded.
[07/15 18:56:25    108s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.6155.1
[07/15 18:56:25    108s] PathGroup :  reg2reg  TargetSlack : 0 
[07/15 18:56:25    108s] ** GigaOpt Optimizer WNS Slack -0.066 TNS Slack -0.066 Density 65.89
[07/15 18:56:25    108s] Optimizer WNS Pass 0
[07/15 18:56:25    108s] OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.066|-0.066|
|reg2reg   | 6.138| 0.000|
|HEPG      | 6.138| 0.000|
|All Paths |-0.066|-0.066|
+----------+------+------+

[07/15 18:56:25    108s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2396.5M, EPOCH TIME: 1721084185.912512
[07/15 18:56:25    108s] Found 0 hard placement blockage before merging.
[07/15 18:56:25    108s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2396.5M, EPOCH TIME: 1721084185.912584
[07/15 18:56:25    108s] Active Path Group: default 
[07/15 18:56:25    108s] +--------+---------+--------+---------+---------+------------+--------+--------------------+---------+---------------------------------+
[07/15 18:56:25    108s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |     Worst View     |Pathgroup|            End Point            |
[07/15 18:56:25    108s] +--------+---------+--------+---------+---------+------------+--------+--------------------+---------+---------------------------------+
[07/15 18:56:25    108s] |  -0.066|   -0.066|  -0.066|   -0.066|   65.89%|   0:00:00.0| 2396.5M|slow_functional_mode|  default| npg1_phase_pause_ready_reg/RN   |
[07/15 18:56:26    108s] |   0.000|    0.155|   0.000|    0.000|   65.90%|   0:00:01.0| 2415.6M|slow_functional_mode|       NA| NA                              |
[07/15 18:56:26    108s] +--------+---------+--------+---------+---------+------------+--------+--------------------+---------+---------------------------------+
[07/15 18:56:26    108s] 
[07/15 18:56:26    108s] *** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:01.0 mem=2415.6M) ***
[07/15 18:56:26    108s] 
[07/15 18:56:26    108s] *** Finished Optimize Step Cumulative (cpu=0:00:00.1 real=0:00:01.0 mem=2415.6M) ***
[07/15 18:56:26    108s] Deleting 0 temporary hard placement blockage(s).
[07/15 18:56:26    108s] OptDebug: End of Optimizer WNS Pass 0:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.155|0.000|
|reg2reg   |6.138|0.000|
|HEPG      |6.138|0.000|
|All Paths |0.155|0.000|
+----------+-----+-----+

[07/15 18:56:26    108s] ** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 65.90
[07/15 18:56:26    108s] Update Timing Windows (Threshold 0.091) ...
[07/15 18:56:26    108s] Re Calculate Delays on 1 Nets
[07/15 18:56:26    108s] OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.155|0.000|
|reg2reg   |6.138|0.000|
|HEPG      |6.138|0.000|
|All Paths |0.155|0.000|
+----------+-----+-----+

[07/15 18:56:26    108s] 
[07/15 18:56:26    108s] *** Finish Post Route Setup Fixing (cpu=0:00:00.1 real=0:00:01.0 mem=2415.6M) ***
[07/15 18:56:26    108s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.6155.1
[07/15 18:56:26    108s] Total-nets :: 1447, Stn-nets :: 0, ratio :: 0 %, Total-len 58348.5, Stn-len 0
[07/15 18:56:26    108s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2396.5M, EPOCH TIME: 1721084186.028852
[07/15 18:56:26    108s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1413).
[07/15 18:56:26    108s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:56:26    108s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:56:26    108s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:56:26    108s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.003, MEM:2331.5M, EPOCH TIME: 1721084186.031663
[07/15 18:56:26    108s] TotalInstCnt at PhyDesignMc Destruction: 1413
[07/15 18:56:26    108s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.6155.28
[07/15 18:56:26    108s] *** WnsOpt #1 [finish] (optDesign #4) : cpu/real = 0:00:01.0/0:00:01.0 (1.0), totSession cpu/real = 0:01:48.4/0:13:22.8 (0.1), mem = 2331.5M
[07/15 18:56:26    108s] 
[07/15 18:56:26    108s] =============================================================================================
[07/15 18:56:26    108s]  Step TAT Report : WnsOpt #1 / optDesign #4                                     21.18-s099_1
[07/15 18:56:26    108s] =============================================================================================
[07/15 18:56:26    108s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/15 18:56:26    108s] ---------------------------------------------------------------------------------------------
[07/15 18:56:26    108s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:56:26    108s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  70.8 % )     0:00:00.7 /  0:00:00.7    1.0
[07/15 18:56:26    108s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:56:26    108s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   1.6 % )     0:00:00.0 /  0:00:00.0    1.3
[07/15 18:56:26    108s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:56:26    108s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:56:26    108s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:56:26    108s] [ TransformInit          ]      1   0:00:00.1  (  11.2 % )     0:00:00.8 /  0:00:00.8    1.0
[07/15 18:56:26    108s] [ SpefRCNetCheck         ]      1   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    2.3
[07/15 18:56:26    108s] [ OptimizationStep       ]      1   0:00:00.0  (   0.6 % )     0:00:00.1 /  0:00:00.1    1.0
[07/15 18:56:26    108s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.0
[07/15 18:56:26    108s] [ OptGetWeight           ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:56:26    108s] [ OptEval                ]      1   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    1.0
[07/15 18:56:26    108s] [ OptCommit              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:56:26    108s] [ PostCommitDelayUpdate  ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.1    1.2
[07/15 18:56:26    108s] [ IncrDelayCalc          ]      8   0:00:00.0  (   4.7 % )     0:00:00.0 /  0:00:00.1    1.3
[07/15 18:56:26    108s] [ AAESlewUpdate          ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:56:26    108s] [ SetupOptGetWorkingSet  ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:56:26    108s] [ SetupOptGetActiveNode  ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:56:26    108s] [ SetupOptSlackGraph     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:56:26    108s] [ IncrTimingUpdate       ]      6   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    0.8
[07/15 18:56:26    108s] [ MISC                   ]          0:00:00.1  (   5.5 % )     0:00:00.1 /  0:00:00.0    0.8
[07/15 18:56:26    108s] ---------------------------------------------------------------------------------------------
[07/15 18:56:26    108s]  WnsOpt #1 TOTAL                    0:00:01.0  ( 100.0 % )     0:00:01.0 /  0:00:01.0    1.0
[07/15 18:56:26    108s] ---------------------------------------------------------------------------------------------
[07/15 18:56:26    108s] 
[07/15 18:56:26    108s] **INFO: Skipping refine place as no non-legal commits were detected
[07/15 18:56:26    108s] End: GigaOpt Optimization in WNS mode
[07/15 18:56:26    108s] Skipping post route harden opt
[07/15 18:56:26    108s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[07/15 18:56:26    108s] Deleting Lib Analyzer.
[07/15 18:56:26    108s] GigaOpt: target slack met, skip TNS optimization
[07/15 18:56:26    108s]   Timing Snapshot: (REF)
[07/15 18:56:26    108s]      Weighted WNS: 0.000
[07/15 18:56:26    108s]       All  PG WNS: 0.000
[07/15 18:56:26    108s]       High PG WNS: 0.000
[07/15 18:56:26    108s]       All  PG TNS: 0.000
[07/15 18:56:26    108s]       High PG TNS: 0.000
[07/15 18:56:26    108s]       Low  PG TNS: 0.000
[07/15 18:56:26    108s]    Category Slack: { [L, 0.155] [H, 6.138] }
[07/15 18:56:26    108s] 
[07/15 18:56:26    108s] 
[07/15 18:56:26    108s] Creating Lib Analyzer ...
[07/15 18:56:26    108s] Total number of usable buffers from Lib Analyzer: 9 ( BUJI3VX1 BUJI3VX0 BUJI3VX2 BUJI3VX3 BUJI3VX4 BUJI3VX6 BUJI3VX8 BUJI3VX12 BUJI3VX16)
[07/15 18:56:26    108s] Total number of usable inverters from Lib Analyzer: 9 ( INJI3VX1 INJI3VX0 INJI3VX2 INJI3VX3 INJI3VX4 INJI3VX6 INJI3VX8 INJI3VX12 INJI3VX16)
[07/15 18:56:26    108s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1JI3VX1 DLY2JI3VX1 DLY4JI3VX1 DLY8JI3VX1)
[07/15 18:56:26    108s] 
[07/15 18:56:26    108s] {RT max_rc 0 3 3 0}
[07/15 18:56:26    109s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:49 mem=2333.6M
[07/15 18:56:26    109s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:49 mem=2333.6M
[07/15 18:56:26    109s] Creating Lib Analyzer, finished. 
[07/15 18:56:26    109s] **INFO: flowCheckPoint #3 OptimizationPreEco
[07/15 18:56:26    109s] Running postRoute recovery in preEcoRoute mode
[07/15 18:56:26    109s] **optDesign ... cpu = 0:00:06, real = 0:00:06, mem = 1784.9M, totSessionCpu=0:01:49 **
[07/15 18:56:26    109s]   DRV Snapshot: (TGT)
[07/15 18:56:26    109s]          Tran DRV: 0 (0)
[07/15 18:56:26    109s]           Cap DRV: 0 (0)
[07/15 18:56:26    109s]        Fanout DRV: 0 (0)
[07/15 18:56:26    109s]            Glitch: 0 (0)
[07/15 18:56:26    109s] Checking DRV degradation...
[07/15 18:56:26    109s] 
[07/15 18:56:26    109s] Recovery Manager:
[07/15 18:56:26    109s]     Tran DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[07/15 18:56:26    109s]      Cap DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[07/15 18:56:26    109s]   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[07/15 18:56:26    109s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[07/15 18:56:26    109s] 
[07/15 18:56:26    109s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[07/15 18:56:26    109s] Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=2333.72M, totSessionCpu=0:01:49).
[07/15 18:56:26    109s] **optDesign ... cpu = 0:00:06, real = 0:00:06, mem = 1785.0M, totSessionCpu=0:01:49 **
[07/15 18:56:26    109s] 
[07/15 18:56:26    109s]   DRV Snapshot: (REF)
[07/15 18:56:26    109s]          Tran DRV: 0 (0)
[07/15 18:56:26    109s]           Cap DRV: 0 (0)
[07/15 18:56:26    109s]        Fanout DRV: 0 (0)
[07/15 18:56:26    109s]            Glitch: 0 (0)
[07/15 18:56:26    109s] Skipping pre eco harden opt
[07/15 18:56:26    109s] Running refinePlace -preserveRouting true -hardFence false
[07/15 18:56:26    109s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2371.9M, EPOCH TIME: 1721084186.742426
[07/15 18:56:26    109s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2371.9M, EPOCH TIME: 1721084186.742483
[07/15 18:56:26    109s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2371.9M, EPOCH TIME: 1721084186.742555
[07/15 18:56:26    109s] Processing tracks to init pin-track alignment.
[07/15 18:56:26    109s] z: 2, totalTracks: 1
[07/15 18:56:26    109s] z: 4, totalTracks: 1
[07/15 18:56:26    109s] z: 6, totalTracks: 1
[07/15 18:56:26    109s] #spOpts: N=180 hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 18:56:26    109s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2371.9M, EPOCH TIME: 1721084186.743834
[07/15 18:56:26    109s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:56:26    109s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:56:26    109s] 
[07/15 18:56:26    109s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:56:26    109s] 
[07/15 18:56:26    109s]  Skipping Bad Lib Cell Checking (CMU) !
[07/15 18:56:26    109s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.010, REAL:0.009, MEM:2371.9M, EPOCH TIME: 1721084186.752880
[07/15 18:56:26    109s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2371.9M, EPOCH TIME: 1721084186.752935
[07/15 18:56:26    109s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2371.9M, EPOCH TIME: 1721084186.753055
[07/15 18:56:26    109s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2371.9MB).
[07/15 18:56:26    109s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.010, REAL:0.011, MEM:2371.9M, EPOCH TIME: 1721084186.753236
[07/15 18:56:26    109s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.010, REAL:0.011, MEM:2371.9M, EPOCH TIME: 1721084186.753275
[07/15 18:56:26    109s] TDRefine: refinePlace mode is spiral
[07/15 18:56:26    109s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.6155.16
[07/15 18:56:26    109s] OPERPROF:   Starting RefinePlace at level 2, MEM:2371.9M, EPOCH TIME: 1721084186.753330
[07/15 18:56:26    109s] *** Starting refinePlace (0:01:49 mem=2371.9M) ***
[07/15 18:56:26    109s] Total net bbox length = 4.754e+04 (2.602e+04 2.152e+04) (ext = 4.767e+03)
[07/15 18:56:26    109s] 
[07/15 18:56:26    109s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:56:26    109s] (I)      Default pattern map key = aska_dig_default.
[07/15 18:56:26    109s] (I)      Default pattern map key = aska_dig_default.
[07/15 18:56:26    109s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2371.9M, EPOCH TIME: 1721084186.754793
[07/15 18:56:26    109s] Starting refinePlace ...
[07/15 18:56:26    109s] (I)      Default pattern map key = aska_dig_default.
[07/15 18:56:26    109s] One DDP V2 for no tweak run.
[07/15 18:56:26    109s] (I)      Default pattern map key = aska_dig_default.
[07/15 18:56:26    109s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:2371.9M, EPOCH TIME: 1721084186.756922
[07/15 18:56:26    109s] DDP initSite1 nrRow 45 nrJob 45
[07/15 18:56:26    109s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:2371.9M, EPOCH TIME: 1721084186.756981
[07/15 18:56:26    109s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.000, MEM:2371.9M, EPOCH TIME: 1721084186.757145
[07/15 18:56:26    109s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:2371.9M, EPOCH TIME: 1721084186.757220
[07/15 18:56:26    109s] DDP markSite nrRow 45 nrJob 45
[07/15 18:56:26    109s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.000, REAL:0.000, MEM:2371.9M, EPOCH TIME: 1721084186.757322
[07/15 18:56:26    109s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.000, REAL:0.000, MEM:2371.9M, EPOCH TIME: 1721084186.757410
[07/15 18:56:26    109s]   Spread Effort: high, post-route mode, useDDP on.
[07/15 18:56:26    109s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2371.9MB) @(0:01:49 - 0:01:49).
[07/15 18:56:26    109s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/15 18:56:26    109s] wireLenOptFixPriorityInst 368 inst fixed
[07/15 18:56:26    109s] 
[07/15 18:56:26    109s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[07/15 18:56:26    109s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7f48abf10ec0.
[07/15 18:56:26    109s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 0 out of 1 thread pools are available.
[07/15 18:56:26    109s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[07/15 18:56:26    109s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[07/15 18:56:26    109s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[07/15 18:56:26    109s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2339.9MB) @(0:01:49 - 0:01:49).
[07/15 18:56:26    109s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/15 18:56:26    109s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2339.9MB
[07/15 18:56:26    109s] Statistics of distance of Instance movement in refine placement:
[07/15 18:56:26    109s]   maximum (X+Y) =         0.00 um
[07/15 18:56:26    109s]   mean    (X+Y) =         0.00 um
[07/15 18:56:26    109s] Summary Report:
[07/15 18:56:26    109s] Instances move: 0 (out of 1402 movable)
[07/15 18:56:26    109s] Instances flipped: 0
[07/15 18:56:26    109s] Mean displacement: 0.00 um
[07/15 18:56:26    109s] Max displacement: 0.00 um 
[07/15 18:56:26    109s] Total instances moved : 0
[07/15 18:56:26    109s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.020, REAL:0.023, MEM:2339.9M, EPOCH TIME: 1721084186.777848
[07/15 18:56:26    109s] Total net bbox length = 4.754e+04 (2.602e+04 2.152e+04) (ext = 4.767e+03)
[07/15 18:56:26    109s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2339.9MB
[07/15 18:56:26    109s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2339.9MB) @(0:01:49 - 0:01:49).
[07/15 18:56:26    109s] *** Finished refinePlace (0:01:49 mem=2339.9M) ***
[07/15 18:56:26    109s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.6155.16
[07/15 18:56:26    109s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.020, REAL:0.025, MEM:2339.9M, EPOCH TIME: 1721084186.778276
[07/15 18:56:26    109s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2339.9M, EPOCH TIME: 1721084186.778321
[07/15 18:56:26    109s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1413).
[07/15 18:56:26    109s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:56:26    109s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:56:26    109s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:56:26    109s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.010, REAL:0.002, MEM:2301.9M, EPOCH TIME: 1721084186.780758
[07/15 18:56:26    109s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.040, REAL:0.038, MEM:2301.9M, EPOCH TIME: 1721084186.780810
[07/15 18:56:26    109s] Max routing layer is set too low at 3, unable to procedd with layer assignment
[07/15 18:56:26    109s] Max routing layer is set too low at 3, unable to procedd with layer assignment
[07/15 18:56:26    109s] {MMLU 0 13 1447}
[07/15 18:56:26    109s] ### Creating LA Mngr. totSessionCpu=0:01:49 mem=2301.9M
[07/15 18:56:26    109s] ### Creating LA Mngr, finished. totSessionCpu=0:01:49 mem=2301.9M
[07/15 18:56:26    109s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2301.9M, EPOCH TIME: 1721084186.788041
[07/15 18:56:26    109s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:56:26    109s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:56:26    109s] 
[07/15 18:56:26    109s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:56:26    109s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.009, MEM:2301.9M, EPOCH TIME: 1721084186.797153
[07/15 18:56:26    109s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 18:56:26    109s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:56:26    109s] 
------------------------------------------------------------------
        Pre-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 slow_functional_mode 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.155  |  6.138  |  0.155  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   772   |   291   |   481   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2366.0M, EPOCH TIME: 1721084186.825452
[07/15 18:56:26    109s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:56:26    109s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:56:26    109s] 
[07/15 18:56:26    109s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:56:26    109s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.009, MEM:2366.0M, EPOCH TIME: 1721084186.834526
[07/15 18:56:26    109s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 18:56:26    109s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:56:26    109s] Density: 65.904%
------------------------------------------------------------------

[07/15 18:56:26    109s] **optDesign ... cpu = 0:00:06, real = 0:00:06, mem = 1784.7M, totSessionCpu=0:01:49 **
[07/15 18:56:26    109s] **INFO: flowCheckPoint #4 GlobalDetailRoute
[07/15 18:56:26    109s] -routeWithEco false                       # bool, default=false
[07/15 18:56:26    109s] -routeSelectedNetOnly false               # bool, default=false
[07/15 18:56:26    109s] -routeWithTimingDriven false              # bool, default=false, user setting
[07/15 18:56:26    109s] -routeWithSiDriven false                  # bool, default=false, user setting
[07/15 18:56:26    109s] Existing Dirty Nets : 0
[07/15 18:56:26    109s] New Signature Flow (saveAndSetNanoRouteOptions) ....
[07/15 18:56:26    109s] Reset Dirty Nets : 0
[07/15 18:56:26    109s] *** EcoRoute #1 [begin] (optDesign #4) : totSession cpu/real = 0:01:49.2/0:13:23.6 (0.1), mem = 2308.5M
[07/15 18:56:26    109s] 
[07/15 18:56:26    109s] globalDetailRoute
[07/15 18:56:26    109s] 
[07/15 18:56:26    109s] #Start globalDetailRoute on Mon Jul 15 18:56:26 2024
[07/15 18:56:26    109s] #
[07/15 18:56:26    109s] ### Time Record (globalDetailRoute) is installed.
[07/15 18:56:26    109s] ### Time Record (Pre Callback) is installed.
[07/15 18:56:26    109s] Closing parasitic data file '/tmp/innovus_temp_6155_phoenix_saul_kq9F5E/aska_dig_6155_NK8Yzi.rcdb.d': 5762 access done (mem: 2308.496M)
[07/15 18:56:26    109s] ### Time Record (Pre Callback) is uninstalled.
[07/15 18:56:26    109s] ### Time Record (DB Import) is installed.
[07/15 18:56:26    109s] ### Time Record (Timing Data Generation) is installed.
[07/15 18:56:26    109s] ### Time Record (Timing Data Generation) is uninstalled.
[07/15 18:56:26    109s] ### Net info: total nets: 1474
[07/15 18:56:26    109s] ### Net info: dirty nets: 0
[07/15 18:56:26    109s] ### Net info: marked as disconnected nets: 0
[07/15 18:56:26    109s] #num needed restored net=0
[07/15 18:56:26    109s] #need_extraction net=0 (total=1474)
[07/15 18:56:26    109s] ### Net info: fully routed nets: 1447
[07/15 18:56:26    109s] ### Net info: trivial (< 2 pins) nets: 27
[07/15 18:56:26    109s] ### Net info: unrouted nets: 0
[07/15 18:56:26    109s] ### Net info: re-extraction nets: 0
[07/15 18:56:26    109s] ### Net info: ignored nets: 0
[07/15 18:56:26    109s] ### Net info: skip routing nets: 0
[07/15 18:56:26    109s] ### import design signature (63): route=691241231 fixed_route=189297369 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=2142392743 dirty_area=0 del_dirty_area=0 cell=617033167 placement=1222090169 pin_access=1406457326 inst_pattern=1 via=1588046920 routing_via=1346020735
[07/15 18:56:26    109s] ### Time Record (DB Import) is uninstalled.
[07/15 18:56:26    109s] #NanoRoute Version 21.18-s099_1 NR230707-1955/21_18-UB
[07/15 18:56:26    109s] #RTESIG:78da95d3bb6ec3201406e0ce7d8a2392c195929403b681b56ad7b64a2f6b446b125972a0
[07/15 18:56:26    109s] #       e252296f5f944ca99cd866848fdf87039ecd3f9fd64018ae502e03556a83f0bc669c0a2a
[07/15 18:56:26    109s] #       96a8aaea9ee1262f7d3c90dbd9fce5f55d48d8ea2e1828be9ceb16d01cacdeb7dfd098ad
[07/15 18:56:26    109s] #       4e5d8460626cedeeeea439a553b8a00a08122842f47976012918ffdf6005e4b7f531b9e0
[07/15 18:56:26    109s] #       1e4f316f26a69f816d650944a7e8328bc65bed0fbd4e6537a162a4c8cf7d4f262297107d
[07/15 18:56:26    109s] #       1a9b89159fc6c5145e891a14aee87140b1ed9c8efd65d774c4d96a542390a4c348280484
[07/15 18:56:26    109s] #       a2b5d1ec8cef37525120216adb68dfe4ab3436ed2f4904629d3503aa3ceb5d9f51420e19
[07/15 18:56:26    109s] #       46190e1a2c6b20c72e5c7faa0c2583f27a23182a3ef8c15cd560d7332a470455238278fe
[07/15 18:56:26    109s] #       792f9eece60f88315e99
[07/15 18:56:26    109s] #
[07/15 18:56:26    109s] #Skip comparing routing design signature in db-snapshot flow
[07/15 18:56:26    109s] ### Time Record (Data Preparation) is installed.
[07/15 18:56:26    109s] #RTESIG:78da95d3bb4ec330140660669ee2c8ed10a4b6f8d8496caf085640e5b25686b855a4d446
[07/15 18:56:26    109s] #       be20f5edb1daa9286d928cc9e7dfbf2f99cd3f9fd64018ae502e03556a83f0bc669c0a2a
[07/15 18:56:26    109s] #       96a8aaea9ee1267ffa7820b7b3f9cbebbb90b0d55d30507c39d72da03958bd6fbfa1315b
[07/15 18:56:26    109s] #       9dba08c1c4d8dadddd49734aa770411510245084e8f3db05a460fc7f831590dfd6c7e482
[07/15 18:56:26    109s] #       7b3cc5bc99987e06869525109da2cb2c1a6fb53ff43a95dd84c648919ffb9e4c442e21fa
[07/15 18:56:26    109s] #       3436132b3e8d8b29bc1235285cd1e303c5b6733af6d7aee988b5d5a84620498791500808
[07/15 18:56:26    109s] #       456ba3d919df6fa4a24042d4b6d1bec947696cda5f9208c43a6b065479b6777d46f17ce3
[07/15 18:56:26    109s] #       8eedaf5f3154420e8531ca70d060598f9a90a164505edf3196eb0f4e985b0d1e4f46e588
[07/15 18:56:26    109s] #       a06a4410cf7ff9c595ddfc01c89b6b4f
[07/15 18:56:26    109s] #
[07/15 18:56:26    109s] ### Time Record (Data Preparation) is uninstalled.
[07/15 18:56:26    109s] ### Time Record (Global Routing) is installed.
[07/15 18:56:26    109s] ### Time Record (Global Routing) is uninstalled.
[07/15 18:56:26    109s] #Total number of trivial nets (e.g. < 2 pins) = 27 (skipped).
[07/15 18:56:26    109s] #Total number of routable nets = 1447.
[07/15 18:56:26    109s] #Total number of nets in the design = 1474.
[07/15 18:56:26    109s] #1447 routable nets have routed wires.
[07/15 18:56:26    109s] #13 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[07/15 18:56:26    109s] #No nets have been global routed.
[07/15 18:56:26    109s] ### Time Record (Data Preparation) is installed.
[07/15 18:56:26    109s] #Start routing data preparation on Mon Jul 15 18:56:26 2024
[07/15 18:56:26    109s] #
[07/15 18:56:26    109s] #Minimum voltage of a net in the design = 0.000.
[07/15 18:56:26    109s] #Maximum voltage of a net in the design = 3.600.
[07/15 18:56:26    109s] #Voltage range [0.000 - 3.600] has 1472 nets.
[07/15 18:56:26    109s] #Voltage range [0.000 - 0.000] has 1 net.
[07/15 18:56:26    109s] #Voltage range [3.000 - 3.600] has 1 net.
[07/15 18:56:26    109s] #Build and mark too close pins for the same net.
[07/15 18:56:26    109s] ### Time Record (Cell Pin Access) is installed.
[07/15 18:56:26    109s] #Initial pin access analysis.
[07/15 18:56:26    109s] #Detail pin access analysis.
[07/15 18:56:26    109s] ### Time Record (Cell Pin Access) is uninstalled.
[07/15 18:56:26    109s] # MET1         H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.4850
[07/15 18:56:26    109s] # MET2         V   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
[07/15 18:56:26    109s] # MET3         H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
[07/15 18:56:26    109s] # MET4         V   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
[07/15 18:56:26    109s] # METTP        H   Track-Pitch = 1.1200    Line-2-Via Pitch = 0.9500
[07/15 18:56:26    109s] # METTPL       V   Track-Pitch = 5.6000    Line-2-Via Pitch = 5.5000
[07/15 18:56:26    109s] #Bottom routing layer index=1(MET1), bottom routing layer for shielding=1(MET1), bottom shield layer=1(MET1)
[07/15 18:56:26    109s] #shield_bottom_stripe_layer=1(MET1), shield_top_stripe_layer=4(MET4)
[07/15 18:56:26    109s] #pin_access_rlayer=2(MET2)
[07/15 18:56:26    109s] #shield_top_dpt_rlayer=-1 top_rlayer=4 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
[07/15 18:56:26    109s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[07/15 18:56:26    109s] #Processed 2/0 dirty instances, 0/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(1 inst marked dirty, reset pre-exisiting dirty flag on 1 inst, 0 nets marked need extraction)
[07/15 18:56:26    109s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1784.38 (MB), peak = 1818.45 (MB)
[07/15 18:56:26    109s] #Regenerating Ggrids automatically.
[07/15 18:56:26    109s] #Auto generating G-grids with size=15 tracks, using layer MET2's pitch = 0.5600.
[07/15 18:56:26    109s] #Using automatically generated G-grids.
[07/15 18:56:28    110s] #Done routing data preparation.
[07/15 18:56:28    110s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1786.41 (MB), peak = 1818.45 (MB)
[07/15 18:56:28    110s] #Minimum voltage of a net in the design = 0.000.
[07/15 18:56:28    110s] #Maximum voltage of a net in the design = 3.600.
[07/15 18:56:28    110s] #Voltage range [0.000 - 3.600] has 1472 nets.
[07/15 18:56:28    110s] #Voltage range [0.000 - 0.000] has 1 net.
[07/15 18:56:28    110s] #Voltage range [3.000 - 3.600] has 1 net.
[07/15 18:56:28    110s] #Found 0 nets for post-route si or timing fixing.
[07/15 18:56:28    110s] #
[07/15 18:56:28    110s] #Finished routing data preparation on Mon Jul 15 18:56:28 2024
[07/15 18:56:28    110s] #
[07/15 18:56:28    110s] #Cpu time = 00:00:01
[07/15 18:56:28    110s] #Elapsed time = 00:00:01
[07/15 18:56:28    110s] #Increased memory = 5.88 (MB)
[07/15 18:56:28    110s] #Total memory = 1786.41 (MB)
[07/15 18:56:28    110s] #Peak memory = 1818.45 (MB)
[07/15 18:56:28    110s] #
[07/15 18:56:28    110s] ### Time Record (Data Preparation) is uninstalled.
[07/15 18:56:28    110s] ### Time Record (Global Routing) is installed.
[07/15 18:56:28    110s] #
[07/15 18:56:28    110s] #Start global routing on Mon Jul 15 18:56:28 2024
[07/15 18:56:28    110s] #
[07/15 18:56:28    110s] #
[07/15 18:56:28    110s] #Start global routing initialization on Mon Jul 15 18:56:28 2024
[07/15 18:56:28    110s] #
[07/15 18:56:28    110s] #WARNING (NRGR-22) Design is already detail routed.
[07/15 18:56:28    110s] ### Time Record (Global Routing) is uninstalled.
[07/15 18:56:28    110s] ### Time Record (Data Preparation) is installed.
[07/15 18:56:28    110s] ### Time Record (Data Preparation) is uninstalled.
[07/15 18:56:28    110s] ### track-assign external-init starts on Mon Jul 15 18:56:28 2024 with memory = 1786.41 (MB), peak = 1818.45 (MB)
[07/15 18:56:28    110s] ### Time Record (Track Assignment) is installed.
[07/15 18:56:28    110s] #Minimum voltage of a net in the design = 0.000.
[07/15 18:56:28    110s] #Maximum voltage of a net in the design = 3.600.
[07/15 18:56:28    110s] #Voltage range [0.000 - 3.600] has 1472 nets.
[07/15 18:56:28    110s] #Voltage range [0.000 - 0.000] has 1 net.
[07/15 18:56:28    110s] #Voltage range [3.000 - 3.600] has 1 net.
[07/15 18:56:28    110s] #Minimum voltage of a net in the design = 0.000.
[07/15 18:56:28    110s] #Maximum voltage of a net in the design = 3.600.
[07/15 18:56:28    110s] #Voltage range [0.000 - 3.600] has 1472 nets.
[07/15 18:56:28    110s] #Voltage range [0.000 - 0.000] has 1 net.
[07/15 18:56:28    110s] #Voltage range [3.000 - 3.600] has 1 net.
[07/15 18:56:28    110s] ### Time Record (Track Assignment) is uninstalled.
[07/15 18:56:28    110s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[07/15 18:56:28    110s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[07/15 18:56:28    110s] #Cpu time = 00:00:01
[07/15 18:56:28    110s] #Elapsed time = 00:00:01
[07/15 18:56:28    110s] #Increased memory = 5.88 (MB)
[07/15 18:56:28    110s] #Total memory = 1786.41 (MB)
[07/15 18:56:28    110s] #Peak memory = 1818.45 (MB)
[07/15 18:56:28    110s] #Minimum voltage of a net in the design = 0.000.
[07/15 18:56:28    110s] #Maximum voltage of a net in the design = 3.600.
[07/15 18:56:28    110s] #Voltage range [0.000 - 3.600] has 1472 nets.
[07/15 18:56:28    110s] #Voltage range [0.000 - 0.000] has 1 net.
[07/15 18:56:28    110s] #Voltage range [3.000 - 3.600] has 1 net.
[07/15 18:56:28    110s] ### Time Record (Detail Routing) is installed.
[07/15 18:56:28    110s] #Minimum voltage of a net in the design = 0.000.
[07/15 18:56:28    110s] #Maximum voltage of a net in the design = 3.600.
[07/15 18:56:28    110s] #Voltage range [0.000 - 3.600] has 1472 nets.
[07/15 18:56:28    110s] #Voltage range [0.000 - 0.000] has 1 net.
[07/15 18:56:28    110s] #Voltage range [3.000 - 3.600] has 1 net.
[07/15 18:56:28    110s] #Minimum voltage of a net in the design = 0.000.
[07/15 18:56:28    110s] #Maximum voltage of a net in the design = 3.600.
[07/15 18:56:28    110s] #Voltage range [0.000 - 3.600] has 1472 nets.
[07/15 18:56:28    110s] #Voltage range [0.000 - 0.000] has 1 net.
[07/15 18:56:28    110s] #Voltage range [3.000 - 3.600] has 1 net.
[07/15 18:56:28    110s] #Minimum voltage of a net in the design = 0.000.
[07/15 18:56:28    110s] #Maximum voltage of a net in the design = 3.600.
[07/15 18:56:28    110s] #Voltage range [0.000 - 3.600] has 1472 nets.
[07/15 18:56:28    110s] #Voltage range [0.000 - 0.000] has 1 net.
[07/15 18:56:28    110s] #Voltage range [3.000 - 3.600] has 1 net.
[07/15 18:56:28    110s] ### drc_pitch = 2820 (  2.8200 um) drc_range = 1400 (  1.4000 um) route_pitch = 1880 (  1.8800 um) patch_pitch = 9240 (  9.2400 um) top_route_layer = 4 top_pin_layer = 4
[07/15 18:56:28    110s] #
[07/15 18:56:28    110s] #Start Detail Routing..
[07/15 18:56:28    110s] #start initial detail routing ...
[07/15 18:56:28    110s] ### Design has 0 dirty nets, 2 dirty-areas)
[07/15 18:56:28    110s] # ECO: 2.22% of the total area was rechecked for DRC, and 0.00% required routing.
[07/15 18:56:28    110s] #   number of violations = 0
[07/15 18:56:28    110s] #1 out of 1413 instances (0.1%) need to be verified(marked ipoed), dirty area = 0.0%.
[07/15 18:56:28    110s] #0.0% of the total area is being checked for drcs
[07/15 18:56:28    110s] #0.0% of the total area was checked
[07/15 18:56:28    110s] ### Gcell dirty-map stats: routing = 0.00%, drc-check-only = 3.19%, dirty-area = 0.13%
[07/15 18:56:28    110s] #   number of violations = 0
[07/15 18:56:28    110s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1786.86 (MB), peak = 1818.45 (MB)
[07/15 18:56:28    110s] #Complete Detail Routing.
[07/15 18:56:28    110s] #Total wire length = 58348 um.
[07/15 18:56:28    110s] #Total half perimeter of net bounding box = 50505 um.
[07/15 18:56:28    110s] #Total wire length on LAYER MET1 = 3930 um.
[07/15 18:56:28    110s] #Total wire length on LAYER MET2 = 26233 um.
[07/15 18:56:28    110s] #Total wire length on LAYER MET3 = 25948 um.
[07/15 18:56:28    110s] #Total wire length on LAYER MET4 = 2237 um.
[07/15 18:56:28    110s] #Total wire length on LAYER METTP = 0 um.
[07/15 18:56:28    110s] #Total wire length on LAYER METTPL = 0 um.
[07/15 18:56:28    110s] #Total number of vias = 8079
[07/15 18:56:28    110s] #Up-Via Summary (total 8079):
[07/15 18:56:28    110s] #           
[07/15 18:56:28    110s] #-----------------------
[07/15 18:56:28    110s] # MET1             4940
[07/15 18:56:28    110s] # MET2             2972
[07/15 18:56:28    110s] # MET3              167
[07/15 18:56:28    110s] #-----------------------
[07/15 18:56:28    110s] #                  8079 
[07/15 18:56:28    110s] #
[07/15 18:56:28    110s] #Total number of DRC violations = 0
[07/15 18:56:28    110s] ### Time Record (Detail Routing) is uninstalled.
[07/15 18:56:28    110s] #Cpu time = 00:00:00
[07/15 18:56:28    110s] #Elapsed time = 00:00:00
[07/15 18:56:28    110s] #Increased memory = 0.46 (MB)
[07/15 18:56:28    110s] #Total memory = 1786.86 (MB)
[07/15 18:56:28    110s] #Peak memory = 1818.45 (MB)
[07/15 18:56:28    110s] ### Time Record (Antenna Fixing) is installed.
[07/15 18:56:28    110s] #
[07/15 18:56:28    110s] #start routing for process antenna violation fix ...
[07/15 18:56:28    110s] #Minimum voltage of a net in the design = 0.000.
[07/15 18:56:28    110s] #Maximum voltage of a net in the design = 3.600.
[07/15 18:56:28    110s] #Voltage range [0.000 - 3.600] has 1472 nets.
[07/15 18:56:28    110s] #Voltage range [0.000 - 0.000] has 1 net.
[07/15 18:56:28    110s] #Voltage range [3.000 - 3.600] has 1 net.
[07/15 18:56:28    110s] #Minimum voltage of a net in the design = 0.000.
[07/15 18:56:28    110s] #Maximum voltage of a net in the design = 3.600.
[07/15 18:56:28    110s] #Voltage range [0.000 - 3.600] has 1472 nets.
[07/15 18:56:28    110s] #Voltage range [0.000 - 0.000] has 1 net.
[07/15 18:56:28    110s] #Voltage range [3.000 - 3.600] has 1 net.
[07/15 18:56:28    110s] ### drc_pitch = 2820 (  2.8200 um) drc_range = 1400 (  1.4000 um) route_pitch = 1880 (  1.8800 um) patch_pitch = 9240 (  9.2400 um) top_route_layer = 4 top_pin_layer = 4
[07/15 18:56:28    110s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1786.61 (MB), peak = 1818.45 (MB)
[07/15 18:56:28    110s] #
[07/15 18:56:28    110s] #Total wire length = 58348 um.
[07/15 18:56:28    110s] #Total half perimeter of net bounding box = 50505 um.
[07/15 18:56:28    110s] #Total wire length on LAYER MET1 = 3930 um.
[07/15 18:56:28    110s] #Total wire length on LAYER MET2 = 26233 um.
[07/15 18:56:28    110s] #Total wire length on LAYER MET3 = 25948 um.
[07/15 18:56:28    110s] #Total wire length on LAYER MET4 = 2237 um.
[07/15 18:56:28    110s] #Total wire length on LAYER METTP = 0 um.
[07/15 18:56:28    110s] #Total wire length on LAYER METTPL = 0 um.
[07/15 18:56:28    110s] #Total number of vias = 8079
[07/15 18:56:28    110s] #Up-Via Summary (total 8079):
[07/15 18:56:28    110s] #           
[07/15 18:56:28    110s] #-----------------------
[07/15 18:56:28    110s] # MET1             4940
[07/15 18:56:28    110s] # MET2             2972
[07/15 18:56:28    110s] # MET3              167
[07/15 18:56:28    110s] #-----------------------
[07/15 18:56:28    110s] #                  8079 
[07/15 18:56:28    110s] #
[07/15 18:56:28    110s] #Total number of DRC violations = 0
[07/15 18:56:28    110s] #Total number of process antenna violations = 0
[07/15 18:56:28    110s] #Total number of net violated process antenna rule = 0
[07/15 18:56:28    110s] #
[07/15 18:56:28    110s] #
[07/15 18:56:28    110s] #Total wire length = 58348 um.
[07/15 18:56:28    110s] #Total half perimeter of net bounding box = 50505 um.
[07/15 18:56:28    110s] #Total wire length on LAYER MET1 = 3930 um.
[07/15 18:56:28    110s] #Total wire length on LAYER MET2 = 26233 um.
[07/15 18:56:28    110s] #Total wire length on LAYER MET3 = 25948 um.
[07/15 18:56:28    110s] #Total wire length on LAYER MET4 = 2237 um.
[07/15 18:56:28    110s] #Total wire length on LAYER METTP = 0 um.
[07/15 18:56:28    110s] #Total wire length on LAYER METTPL = 0 um.
[07/15 18:56:28    110s] #Total number of vias = 8079
[07/15 18:56:28    110s] #Up-Via Summary (total 8079):
[07/15 18:56:28    110s] #           
[07/15 18:56:28    110s] #-----------------------
[07/15 18:56:28    110s] # MET1             4940
[07/15 18:56:28    110s] # MET2             2972
[07/15 18:56:28    110s] # MET3              167
[07/15 18:56:28    110s] #-----------------------
[07/15 18:56:28    110s] #                  8079 
[07/15 18:56:28    110s] #
[07/15 18:56:28    110s] #Total number of DRC violations = 0
[07/15 18:56:28    110s] #Total number of process antenna violations = 0
[07/15 18:56:28    110s] #Total number of net violated process antenna rule = 0
[07/15 18:56:28    110s] #
[07/15 18:56:28    110s] ### Gcell dirty-map stats: routing = 0.00%, drc-check-only = 3.19%, dirty-area = 0.13%
[07/15 18:56:28    110s] ### Time Record (Antenna Fixing) is uninstalled.
[07/15 18:56:28    110s] #Minimum voltage of a net in the design = 0.000.
[07/15 18:56:28    110s] #Maximum voltage of a net in the design = 3.600.
[07/15 18:56:28    110s] #Voltage range [0.000 - 3.600] has 1472 nets.
[07/15 18:56:28    110s] #Voltage range [0.000 - 0.000] has 1 net.
[07/15 18:56:28    110s] #Voltage range [3.000 - 3.600] has 1 net.
[07/15 18:56:28    110s] #Minimum voltage of a net in the design = 0.000.
[07/15 18:56:28    110s] #Maximum voltage of a net in the design = 3.600.
[07/15 18:56:28    110s] #Voltage range [0.000 - 3.600] has 1472 nets.
[07/15 18:56:28    110s] #Voltage range [0.000 - 0.000] has 1 net.
[07/15 18:56:28    110s] #Voltage range [3.000 - 3.600] has 1 net.
[07/15 18:56:28    110s] ### Time Record (Post Route Wire Spreading) is installed.
[07/15 18:56:28    110s] ### drc_pitch = 2820 (  2.8200 um) drc_range = 1400 (  1.4000 um) route_pitch = 1880 (  1.8800 um) patch_pitch = 9240 (  9.2400 um) top_route_layer = 4 top_pin_layer = 4
[07/15 18:56:28    110s] #
[07/15 18:56:28    110s] #Start Post Route wire spreading..
[07/15 18:56:28    110s] #Minimum voltage of a net in the design = 0.000.
[07/15 18:56:28    110s] #Maximum voltage of a net in the design = 3.600.
[07/15 18:56:28    110s] #Voltage range [0.000 - 3.600] has 1472 nets.
[07/15 18:56:28    110s] #Voltage range [0.000 - 0.000] has 1 net.
[07/15 18:56:28    110s] #Voltage range [3.000 - 3.600] has 1 net.
[07/15 18:56:28    110s] #Minimum voltage of a net in the design = 0.000.
[07/15 18:56:28    110s] #Maximum voltage of a net in the design = 3.600.
[07/15 18:56:28    110s] #Voltage range [0.000 - 3.600] has 1472 nets.
[07/15 18:56:28    110s] #Voltage range [0.000 - 0.000] has 1 net.
[07/15 18:56:28    110s] #Voltage range [3.000 - 3.600] has 1 net.
[07/15 18:56:28    110s] #
[07/15 18:56:28    110s] #Start data preparation for wire spreading...
[07/15 18:56:28    110s] #
[07/15 18:56:28    110s] #Data preparation is done on Mon Jul 15 18:56:28 2024
[07/15 18:56:28    110s] #
[07/15 18:56:28    110s] ### track-assign engine-init starts on Mon Jul 15 18:56:28 2024 with memory = 1787.03 (MB), peak = 1818.45 (MB)
[07/15 18:56:28    110s] #Minimum voltage of a net in the design = 0.000.
[07/15 18:56:28    110s] #Maximum voltage of a net in the design = 3.600.
[07/15 18:56:28    110s] #Voltage range [0.000 - 3.600] has 1472 nets.
[07/15 18:56:28    110s] #Voltage range [0.000 - 0.000] has 1 net.
[07/15 18:56:28    110s] #Voltage range [3.000 - 3.600] has 1 net.
[07/15 18:56:28    110s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[07/15 18:56:28    110s] #
[07/15 18:56:28    110s] #Start Post Route Wire Spread.
[07/15 18:56:28    110s] #Done with 42 horizontal wires in 2 hboxes and 50 vertical wires in 3 hboxes.
[07/15 18:56:28    110s] #Complete Post Route Wire Spread.
[07/15 18:56:28    110s] #
[07/15 18:56:28    110s] #Total wire length = 58410 um.
[07/15 18:56:28    110s] #Total half perimeter of net bounding box = 50505 um.
[07/15 18:56:28    110s] #Total wire length on LAYER MET1 = 3931 um.
[07/15 18:56:28    110s] #Total wire length on LAYER MET2 = 26268 um.
[07/15 18:56:28    110s] #Total wire length on LAYER MET3 = 25974 um.
[07/15 18:56:28    110s] #Total wire length on LAYER MET4 = 2237 um.
[07/15 18:56:28    110s] #Total wire length on LAYER METTP = 0 um.
[07/15 18:56:28    110s] #Total wire length on LAYER METTPL = 0 um.
[07/15 18:56:28    110s] #Total number of vias = 8079
[07/15 18:56:28    110s] #Up-Via Summary (total 8079):
[07/15 18:56:28    110s] #           
[07/15 18:56:28    110s] #-----------------------
[07/15 18:56:28    110s] # MET1             4940
[07/15 18:56:28    110s] # MET2             2972
[07/15 18:56:28    110s] # MET3              167
[07/15 18:56:28    110s] #-----------------------
[07/15 18:56:28    110s] #                  8079 
[07/15 18:56:28    110s] #
[07/15 18:56:28    110s] #   number of violations = 0
[07/15 18:56:28    110s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1787.26 (MB), peak = 1818.45 (MB)
[07/15 18:56:28    110s] #CELL_VIEW aska_dig,init has no DRC violation.
[07/15 18:56:28    110s] #Total number of DRC violations = 0
[07/15 18:56:28    110s] #Total number of process antenna violations = 0
[07/15 18:56:28    110s] #Total number of net violated process antenna rule = 0
[07/15 18:56:28    110s] #Post Route wire spread is done.
[07/15 18:56:28    110s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[07/15 18:56:28    110s] #Total wire length = 58410 um.
[07/15 18:56:28    110s] #Total half perimeter of net bounding box = 50505 um.
[07/15 18:56:28    110s] #Total wire length on LAYER MET1 = 3931 um.
[07/15 18:56:28    110s] #Total wire length on LAYER MET2 = 26268 um.
[07/15 18:56:28    110s] #Total wire length on LAYER MET3 = 25974 um.
[07/15 18:56:28    110s] #Total wire length on LAYER MET4 = 2237 um.
[07/15 18:56:28    110s] #Total wire length on LAYER METTP = 0 um.
[07/15 18:56:28    110s] #Total wire length on LAYER METTPL = 0 um.
[07/15 18:56:28    110s] #Total number of vias = 8079
[07/15 18:56:28    110s] #Up-Via Summary (total 8079):
[07/15 18:56:28    110s] #           
[07/15 18:56:28    110s] #-----------------------
[07/15 18:56:28    110s] # MET1             4940
[07/15 18:56:28    110s] # MET2             2972
[07/15 18:56:28    110s] # MET3              167
[07/15 18:56:28    110s] #-----------------------
[07/15 18:56:28    110s] #                  8079 
[07/15 18:56:28    110s] #
[07/15 18:56:28    110s] #detailRoute Statistics:
[07/15 18:56:28    110s] #Cpu time = 00:00:00
[07/15 18:56:28    110s] #Elapsed time = 00:00:00
[07/15 18:56:28    110s] #Increased memory = 0.86 (MB)
[07/15 18:56:28    110s] #Total memory = 1787.26 (MB)
[07/15 18:56:28    110s] #Peak memory = 1818.45 (MB)
[07/15 18:56:28    110s] #Skip updating routing design signature in db-snapshot flow
[07/15 18:56:28    110s] ### global_detail_route design signature (79): route=1619550748 flt_obj=0 vio=1905142130 shield_wire=1
[07/15 18:56:28    110s] ### Time Record (DB Export) is installed.
[07/15 18:56:28    110s] ### export design design signature (80): route=1619550748 fixed_route=189297369 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1728313716 dirty_area=0 del_dirty_area=0 cell=617033167 placement=1222090169 pin_access=2121905909 inst_pattern=1 via=1588046920 routing_via=1346020735
[07/15 18:56:28    110s] ### Time Record (DB Export) is uninstalled.
[07/15 18:56:28    110s] ### Time Record (Post Callback) is installed.
[07/15 18:56:28    110s] ### Time Record (Post Callback) is uninstalled.
[07/15 18:56:28    110s] #
[07/15 18:56:28    110s] #globalDetailRoute statistics:
[07/15 18:56:28    110s] #Cpu time = 00:00:02
[07/15 18:56:28    110s] #Elapsed time = 00:00:02
[07/15 18:56:28    110s] #Increased memory = -0.78 (MB)
[07/15 18:56:28    110s] #Total memory = 1783.95 (MB)
[07/15 18:56:28    110s] #Peak memory = 1818.45 (MB)
[07/15 18:56:28    110s] #Number of warnings = 1
[07/15 18:56:28    110s] #Total number of warnings = 5
[07/15 18:56:28    110s] #Number of fails = 0
[07/15 18:56:28    110s] #Total number of fails = 0
[07/15 18:56:28    110s] #Complete globalDetailRoute on Mon Jul 15 18:56:28 2024
[07/15 18:56:28    110s] #
[07/15 18:56:28    110s] ### Time Record (globalDetailRoute) is uninstalled.
[07/15 18:56:28    110s] ### 
[07/15 18:56:28    110s] ###   Scalability Statistics
[07/15 18:56:28    110s] ### 
[07/15 18:56:28    110s] ### --------------------------------+----------------+----------------+----------------+
[07/15 18:56:28    110s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[07/15 18:56:28    110s] ### --------------------------------+----------------+----------------+----------------+
[07/15 18:56:28    110s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[07/15 18:56:28    110s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[07/15 18:56:28    110s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[07/15 18:56:28    110s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[07/15 18:56:28    110s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[07/15 18:56:28    110s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[07/15 18:56:28    110s] ###   Data Preparation              |        00:00:01|        00:00:01|             1.0|
[07/15 18:56:28    110s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[07/15 18:56:28    110s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[07/15 18:56:28    110s] ###   Detail Routing                |        00:00:00|        00:00:00|             1.0|
[07/15 18:56:28    110s] ###   Antenna Fixing                |        00:00:00|        00:00:00|             1.0|
[07/15 18:56:28    110s] ###   Post Route Wire Spreading     |        00:00:00|        00:00:00|             1.0|
[07/15 18:56:28    110s] ###   Entire Command                |        00:00:02|        00:00:02|             1.0|
[07/15 18:56:28    110s] ### --------------------------------+----------------+----------------+----------------+
[07/15 18:56:28    110s] ### 
[07/15 18:56:28    110s] *** EcoRoute #1 [finish] (optDesign #4) : cpu/real = 0:00:01.7/0:00:01.7 (1.0), totSession cpu/real = 0:01:50.9/0:13:25.4 (0.1), mem = 2308.6M
[07/15 18:56:28    110s] 
[07/15 18:56:28    110s] =============================================================================================
[07/15 18:56:28    110s]  Step TAT Report : EcoRoute #1 / optDesign #4                                   21.18-s099_1
[07/15 18:56:28    110s] =============================================================================================
[07/15 18:56:28    110s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/15 18:56:28    110s] ---------------------------------------------------------------------------------------------
[07/15 18:56:28    110s] [ GlobalRoute            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:56:28    110s] [ DetailRoute            ]      1   0:00:00.0  (   2.9 % )     0:00:00.0 /  0:00:00.0    1.0
[07/15 18:56:28    110s] [ MISC                   ]          0:00:01.7  (  97.1 % )     0:00:01.7 /  0:00:01.7    1.0
[07/15 18:56:28    110s] ---------------------------------------------------------------------------------------------
[07/15 18:56:28    110s]  EcoRoute #1 TOTAL                  0:00:01.7  ( 100.0 % )     0:00:01.7 /  0:00:01.7    1.0
[07/15 18:56:28    110s] ---------------------------------------------------------------------------------------------
[07/15 18:56:28    110s] 
[07/15 18:56:28    110s] **optDesign ... cpu = 0:00:08, real = 0:00:08, mem = 1784.0M, totSessionCpu=0:01:51 **
[07/15 18:56:28    110s] New Signature Flow (restoreNanoRouteOptions) ....
[07/15 18:56:28    110s] OPTC: user 20.0
[07/15 18:56:28    110s] **INFO: flowCheckPoint #5 PostEcoSummary
[07/15 18:56:28    110s] Extraction called for design 'aska_dig' of instances=1413 and nets=1474 using extraction engine 'postRoute' at effort level 'low' .
[07/15 18:56:28    110s] PostRoute (effortLevel low) RC Extraction called for design aska_dig.
[07/15 18:56:28    110s] RC Extraction called in multi-corner(2) mode.
[07/15 18:56:28    110s] Process corner(s) are loaded.
[07/15 18:56:28    110s]  Corner: max_rc
[07/15 18:56:28    110s]  Corner: min_rc
[07/15 18:56:28    110s] extractDetailRC Option : -outfile /tmp/innovus_temp_6155_phoenix_saul_kq9F5E/aska_dig_6155_NK8Yzi.rcdb.d -maxResLength 200  -extended
[07/15 18:56:28    110s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[07/15 18:56:28    110s]       RC Corner Indexes            0       1   
[07/15 18:56:28    110s] Capacitance Scaling Factor   : 1.00000 1.00000 
[07/15 18:56:28    110s] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[07/15 18:56:28    110s] Resistance Scaling Factor    : 1.00000 1.00000 
[07/15 18:56:28    110s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[07/15 18:56:28    110s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[07/15 18:56:28    110s] Shrink Factor                : 1.00000
[07/15 18:56:28    110s] 
[07/15 18:56:28    110s] Trim Metal Layers:
[07/15 18:56:28    110s] LayerId::1 widthSet size::4
[07/15 18:56:28    110s] LayerId::2 widthSet size::4
[07/15 18:56:28    110s] LayerId::3 widthSet size::4
[07/15 18:56:28    110s] LayerId::4 widthSet size::4
[07/15 18:56:28    110s] LayerId::5 widthSet size::4
[07/15 18:56:28    110s] LayerId::6 widthSet size::2
[07/15 18:56:28    110s] eee: pegSigSF::1.070000
[07/15 18:56:28    110s] Initializing multi-corner capacitance tables ... 
[07/15 18:56:28    110s] Initializing multi-corner resistance tables ...
[07/15 18:56:28    110s] eee: l::1 avDens::0.127058 usedTrk::609.879643 availTrk::4800.000000 sigTrk::609.879643
[07/15 18:56:28    110s] eee: l::2 avDens::0.144216 usedTrk::646.088998 availTrk::4480.000000 sigTrk::646.088998
[07/15 18:56:28    110s] eee: l::3 avDens::0.154593 usedTrk::581.270381 availTrk::3760.000000 sigTrk::581.270381
[07/15 18:56:28    110s] eee: l::4 avDens::0.020131 usedTrk::49.925000 availTrk::2480.000000 sigTrk::49.925000
[07/15 18:56:28    110s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 18:56:28    110s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 18:56:28    110s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.040985 aWlH=0.000000 lMod=0 pMax=0.824100 pMod=82 wcR=0.333300 newSi=0.001600 wHLS=0.833250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[07/15 18:56:28    110s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2308.6M)
[07/15 18:56:28    110s] Creating parasitic data file '/tmp/innovus_temp_6155_phoenix_saul_kq9F5E/aska_dig_6155_NK8Yzi.rcdb.d' for storing RC.
[07/15 18:56:28    110s] Extracted 10.0107% (CPU Time= 0:00:00.0  MEM= 2336.6M)
[07/15 18:56:28    110s] Extracted 20.0143% (CPU Time= 0:00:00.0  MEM= 2360.6M)
[07/15 18:56:28    111s] Extracted 30.0107% (CPU Time= 0:00:00.1  MEM= 2360.6M)
[07/15 18:56:28    111s] Extracted 40.0143% (CPU Time= 0:00:00.1  MEM= 2360.6M)
[07/15 18:56:28    111s] Extracted 50.0107% (CPU Time= 0:00:00.1  MEM= 2360.6M)
[07/15 18:56:28    111s] Extracted 60.0143% (CPU Time= 0:00:00.1  MEM= 2360.6M)
[07/15 18:56:28    111s] Extracted 70.0107% (CPU Time= 0:00:00.1  MEM= 2360.6M)
[07/15 18:56:28    111s] Extracted 80.0143% (CPU Time= 0:00:00.1  MEM= 2360.6M)
[07/15 18:56:28    111s] Extracted 90.0107% (CPU Time= 0:00:00.1  MEM= 2360.6M)
[07/15 18:56:28    111s] Extracted 100% (CPU Time= 0:00:00.1  MEM= 2360.6M)
[07/15 18:56:28    111s] Number of Extracted Resistors     : 22617
[07/15 18:56:28    111s] Number of Extracted Ground Cap.   : 23466
[07/15 18:56:28    111s] Number of Extracted Coupling Cap. : 39336
[07/15 18:56:28    111s] Opening parasitic data file '/tmp/innovus_temp_6155_phoenix_saul_kq9F5E/aska_dig_6155_NK8Yzi.rcdb.d' for reading (mem: 2336.594M)
[07/15 18:56:28    111s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[07/15 18:56:28    111s]  Corner: max_rc
[07/15 18:56:28    111s]  Corner: min_rc
[07/15 18:56:28    111s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2336.6M)
[07/15 18:56:28    111s] Creating parasitic data file '/tmp/innovus_temp_6155_phoenix_saul_kq9F5E/aska_dig_6155_NK8Yzi.rcdb_Filter.rcdb.d' for storing RC.
[07/15 18:56:28    111s] Closing parasitic data file '/tmp/innovus_temp_6155_phoenix_saul_kq9F5E/aska_dig_6155_NK8Yzi.rcdb.d': 1447 access done (mem: 2344.594M)
[07/15 18:56:28    111s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2344.594M)
[07/15 18:56:28    111s] Opening parasitic data file '/tmp/innovus_temp_6155_phoenix_saul_kq9F5E/aska_dig_6155_NK8Yzi.rcdb.d' for reading (mem: 2344.594M)
[07/15 18:56:28    111s] processing rcdb (/tmp/innovus_temp_6155_phoenix_saul_kq9F5E/aska_dig_6155_NK8Yzi.rcdb.d) for hinst (top) of cell (aska_dig);
[07/15 18:56:29    111s] Closing parasitic data file '/tmp/innovus_temp_6155_phoenix_saul_kq9F5E/aska_dig_6155_NK8Yzi.rcdb.d': 0 access done (mem: 2344.594M)
[07/15 18:56:29    111s] Lumped Parasitic Loading Completed (total cpu=0:00:00.4, real=0:00:01.0, current mem=2344.594M)
[07/15 18:56:29    111s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:01.0  MEM: 2344.594M)
[07/15 18:56:29    111s] **optDesign ... cpu = 0:00:09, real = 0:00:09, mem = 1737.5M, totSessionCpu=0:01:52 **
[07/15 18:56:29    111s] Starting delay calculation for Setup views
[07/15 18:56:29    111s] AAE_INFO: opIsDesignInPostRouteState() is 1
[07/15 18:56:29    111s] AAE_INFO: resetNetProps viewIdx 0 
[07/15 18:56:29    111s] Starting SI iteration 1 using Infinite Timing Windows
[07/15 18:56:29    111s] #################################################################################
[07/15 18:56:29    111s] # Design Stage: PostRoute
[07/15 18:56:29    111s] # Design Name: aska_dig
[07/15 18:56:29    111s] # Design Mode: 180nm
[07/15 18:56:29    111s] # Analysis Mode: MMMC OCV 
[07/15 18:56:29    111s] # Parasitics Mode: SPEF/RCDB 
[07/15 18:56:29    111s] # Signoff Settings: SI On 
[07/15 18:56:29    111s] #################################################################################
[07/15 18:56:29    111s] AAE_INFO: 1 threads acquired from CTE.
[07/15 18:56:29    111s] Setting infinite Tws ...
[07/15 18:56:29    111s] First Iteration Infinite Tw... 
[07/15 18:56:29    111s] Calculate early delays in OCV mode...
[07/15 18:56:29    111s] Calculate late delays in OCV mode...
[07/15 18:56:29    111s] Topological Sorting (REAL = 0:00:00.0, MEM = 2294.4M, InitMEM = 2294.4M)
[07/15 18:56:29    111s] Start delay calculation (fullDC) (1 T). (MEM=2294.4)
[07/15 18:56:29    111s] 
[07/15 18:56:29    111s] Trim Metal Layers:
[07/15 18:56:29    111s] LayerId::1 widthSet size::4
[07/15 18:56:29    111s] LayerId::2 widthSet size::4
[07/15 18:56:29    111s] LayerId::3 widthSet size::4
[07/15 18:56:29    111s] LayerId::4 widthSet size::4
[07/15 18:56:29    111s] LayerId::5 widthSet size::4
[07/15 18:56:29    111s] LayerId::6 widthSet size::2
[07/15 18:56:29    111s] eee: pegSigSF::1.070000
[07/15 18:56:29    111s] Initializing multi-corner capacitance tables ... 
[07/15 18:56:29    111s] Initializing multi-corner resistance tables ...
[07/15 18:56:29    111s] eee: l::1 avDens::0.127058 usedTrk::609.879643 availTrk::4800.000000 sigTrk::609.879643
[07/15 18:56:29    111s] eee: l::2 avDens::0.144216 usedTrk::646.088998 availTrk::4480.000000 sigTrk::646.088998
[07/15 18:56:29    111s] eee: l::3 avDens::0.154593 usedTrk::581.270381 availTrk::3760.000000 sigTrk::581.270381
[07/15 18:56:29    111s] eee: l::4 avDens::0.020131 usedTrk::49.925000 availTrk::2480.000000 sigTrk::49.925000
[07/15 18:56:29    111s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 18:56:29    111s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 18:56:29    111s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.040985 aWlH=0.000000 lMod=0 pMax=0.824100 pMod=82 wcR=0.333300 newSi=0.001600 wHLS=0.833250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[07/15 18:56:29    111s] End AAE Lib Interpolated Model. (MEM=2306.01 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 18:56:29    111s] Opening parasitic data file '/tmp/innovus_temp_6155_phoenix_saul_kq9F5E/aska_dig_6155_NK8Yzi.rcdb.d' for reading (mem: 2306.008M)
[07/15 18:56:29    111s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2306.0M)
[07/15 18:56:29    111s] Total number of fetched objects 1447
[07/15 18:56:29    111s] AAE_INFO-618: Total number of nets in the design is 1474,  100.0 percent of the nets selected for SI analysis
[07/15 18:56:29    112s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 18:56:29    112s] End delay calculation. (MEM=2321.69 CPU=0:00:00.3 REAL=0:00:00.0)
[07/15 18:56:29    112s] End delay calculation (fullDC). (MEM=2321.69 CPU=0:00:00.3 REAL=0:00:00.0)
[07/15 18:56:29    112s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 2321.7M) ***
[07/15 18:56:29    112s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2321.7M)
[07/15 18:56:29    112s] Add other clocks and setupCteToAAEClockMapping during iter 1
[07/15 18:56:29    112s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2321.7M)
[07/15 18:56:29    112s] Starting SI iteration 2
[07/15 18:56:29    112s] Calculate early delays in OCV mode...
[07/15 18:56:29    112s] Calculate late delays in OCV mode...
[07/15 18:56:29    112s] Start delay calculation (fullDC) (1 T). (MEM=2284.8)
[07/15 18:56:29    112s] End AAE Lib Interpolated Model. (MEM=2284.8 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 18:56:29    112s] Glitch Analysis: View slow_functional_mode -- Total Number of Nets Skipped = 85. 
[07/15 18:56:29    112s] Glitch Analysis: View slow_functional_mode -- Total Number of Nets Analyzed = 1447. 
[07/15 18:56:29    112s] Total number of fetched objects 1447
[07/15 18:56:29    112s] AAE_INFO-618: Total number of nets in the design is 1474,  9.9 percent of the nets selected for SI analysis
[07/15 18:56:29    112s] End delay calculation. (MEM=2322.96 CPU=0:00:00.0 REAL=0:00:00.0)
[07/15 18:56:29    112s] End delay calculation (fullDC). (MEM=2322.96 CPU=0:00:00.0 REAL=0:00:00.0)
[07/15 18:56:29    112s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 2323.0M) ***
[07/15 18:56:30    112s] *** Done Building Timing Graph (cpu=0:00:00.7 real=0:00:01.0 totSessionCpu=0:01:52 mem=2323.0M)
[07/15 18:56:30    112s] End AAE Lib Interpolated Model. (MEM=2322.96 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 18:56:30    112s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2323.0M, EPOCH TIME: 1721084190.047489
[07/15 18:56:30    112s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:56:30    112s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:56:30    112s] 
[07/15 18:56:30    112s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:56:30    112s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:2323.0M, EPOCH TIME: 1721084190.057129
[07/15 18:56:30    112s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 18:56:30    112s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:56:30    112s] 
------------------------------------------------------------------
       Post-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 slow_functional_mode 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.166  |  6.163  |  0.166  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   772   |   291   |   481   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2358.0M, EPOCH TIME: 1721084190.087949
[07/15 18:56:30    112s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:56:30    112s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:56:30    112s] 
[07/15 18:56:30    112s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:56:30    112s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:2358.0M, EPOCH TIME: 1721084190.097469
[07/15 18:56:30    112s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 18:56:30    112s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:56:30    112s] Density: 65.904%
------------------------------------------------------------------

[07/15 18:56:30    112s] **optDesign ... cpu = 0:00:10, real = 0:00:10, mem = 1778.5M, totSessionCpu=0:01:52 **
[07/15 18:56:30    112s] Executing marking Critical Nets1
[07/15 18:56:30    112s] **INFO: flowCheckPoint #6 OptimizationRecovery
[07/15 18:56:30    112s] *** Timing Is met
[07/15 18:56:30    112s] *** Check timing (0:00:00.0)
[07/15 18:56:30    112s] Running postRoute recovery in postEcoRoute mode
[07/15 18:56:30    112s] **optDesign ... cpu = 0:00:10, real = 0:00:10, mem = 1778.5M, totSessionCpu=0:01:52 **
[07/15 18:56:30    112s]   Timing/DRV Snapshot: (TGT)
[07/15 18:56:30    112s]      Weighted WNS: 0.000
[07/15 18:56:30    112s]       All  PG WNS: 0.000
[07/15 18:56:30    112s]       High PG WNS: 0.000
[07/15 18:56:30    112s]       All  PG TNS: 0.000
[07/15 18:56:30    112s]       High PG TNS: 0.000
[07/15 18:56:30    112s]       Low  PG TNS: 0.000
[07/15 18:56:30    112s]          Tran DRV: 0 (0)
[07/15 18:56:30    112s]           Cap DRV: 0 (0)
[07/15 18:56:30    112s]        Fanout DRV: 0 (0)
[07/15 18:56:30    112s]            Glitch: 0 (0)
[07/15 18:56:30    112s]    Category Slack: { [L, 0.166] [H, 6.163] }
[07/15 18:56:30    112s] 
[07/15 18:56:30    112s] Checking setup slack degradation ...
[07/15 18:56:30    112s] 
[07/15 18:56:30    112s] Recovery Manager:
[07/15 18:56:30    112s]   Low  Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.150) - Skip
[07/15 18:56:30    112s]   High Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.075) - Skip
[07/15 18:56:30    112s]   Low  Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 50.000) - Skip
[07/15 18:56:30    112s]   High Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 25.000) - Skip
[07/15 18:56:30    112s] 
[07/15 18:56:30    112s] Checking DRV degradation...
[07/15 18:56:30    112s] 
[07/15 18:56:30    112s] Recovery Manager:
[07/15 18:56:30    112s]     Tran DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[07/15 18:56:30    112s]      Cap DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[07/15 18:56:30    112s]   Fanout DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[07/15 18:56:30    112s]       Glitch degradation : 0 (0 -> 0, Margin 20) - Skip
[07/15 18:56:30    112s] 
[07/15 18:56:30    112s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[07/15 18:56:30    112s] Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=2301.28M, totSessionCpu=0:01:52).
[07/15 18:56:30    112s] **optDesign ... cpu = 0:00:10, real = 0:00:10, mem = 1778.5M, totSessionCpu=0:01:52 **
[07/15 18:56:30    112s] 
[07/15 18:56:30    112s] Latch borrow mode reset to max_borrow
[07/15 18:56:30    112s] **INFO: flowCheckPoint #7 FinalSummary
[07/15 18:56:30    112s] OPTC: user 20.0
[07/15 18:56:30    112s] Reported timing to dir ./timingReports
[07/15 18:56:30    112s] **optDesign ... cpu = 0:00:10, real = 0:00:10, mem = 1778.5M, totSessionCpu=0:01:52 **
[07/15 18:56:30    112s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2301.3M, EPOCH TIME: 1721084190.154121
[07/15 18:56:30    112s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:56:30    112s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:56:30    112s] 
[07/15 18:56:30    112s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:56:30    112s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.009, MEM:2301.3M, EPOCH TIME: 1721084190.163258
[07/15 18:56:30    112s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 18:56:30    112s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:56:30    112s] 
------------------------------------------------------------------
     optDesign Final SI Timing Summary
------------------------------------------------------------------

Setup views included:
 slow_functional_mode 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.166  |  6.163  |  0.166  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   772   |   291   |   481   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2301.6M, EPOCH TIME: 1721084190.854078
[07/15 18:56:30    112s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:56:30    112s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:56:30    112s] 
[07/15 18:56:30    112s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:56:30    112s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.009, MEM:2301.6M, EPOCH TIME: 1721084190.863393
[07/15 18:56:30    112s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 18:56:30    112s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:56:30    112s] Density: 65.904%
------------------------------------------------------------------

[07/15 18:56:30    112s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2301.6M, EPOCH TIME: 1721084190.865250
[07/15 18:56:30    112s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:56:30    112s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:56:30    112s] 
[07/15 18:56:30    112s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:56:30    112s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.009, MEM:2301.6M, EPOCH TIME: 1721084190.874266
[07/15 18:56:30    112s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 18:56:30    112s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:56:30    112s] **optDesign ... cpu = 0:00:10, real = 0:00:10, mem = 1776.4M, totSessionCpu=0:01:52 **
[07/15 18:56:30    112s]  ReSet Options after AAE Based Opt flow 
[07/15 18:56:30    112s] *** Finished optDesign ***
[07/15 18:56:30    112s] Deleting Lib Analyzer.
[07/15 18:56:30    112s] Info: Destroy the CCOpt slew target map.
[07/15 18:56:30    112s] clean pInstBBox. size 0
[07/15 18:56:30    112s] Removing temporary dont_use automatically set for cells with technology sites with no row.
[07/15 18:56:30    112s] All LLGs are deleted
[07/15 18:56:30    112s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:56:30    112s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:56:30    112s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2301.6M, EPOCH TIME: 1721084190.904230
[07/15 18:56:30    112s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2301.6M, EPOCH TIME: 1721084190.904323
[07/15 18:56:30    112s] Info: pop threads available for lower-level modules during optimization.
[07/15 18:56:30    112s] *** optDesign #4 [finish] : cpu/real = 0:00:09.7/0:00:10.7 (0.9), totSession cpu/real = 0:01:52.5/0:13:27.7 (0.1), mem = 2301.6M
[07/15 18:56:30    112s] 
[07/15 18:56:30    112s] =============================================================================================
[07/15 18:56:30    112s]  Final TAT Report : optDesign #4                                                21.18-s099_1
[07/15 18:56:30    112s] =============================================================================================
[07/15 18:56:30    112s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/15 18:56:30    112s] ---------------------------------------------------------------------------------------------
[07/15 18:56:30    112s] [ InitOpt                ]      1   0:00:00.8  (   7.7 % )     0:00:00.9 /  0:00:00.9    1.0
[07/15 18:56:30    112s] [ WnsOpt                 ]      1   0:00:01.0  (   9.0 % )     0:00:01.0 /  0:00:01.0    1.0
[07/15 18:56:30    112s] [ DrvOpt                 ]      1   0:00:00.9  (   8.1 % )     0:00:00.9 /  0:00:00.9    1.0
[07/15 18:56:30    112s] [ ViewPruning            ]     10   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:56:30    112s] [ LayerAssignment        ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:56:30    112s] [ BuildHoldData          ]      1   0:00:00.1  (   1.4 % )     0:00:01.0 /  0:00:01.0    1.0
[07/15 18:56:30    112s] [ OptSummaryReport       ]      5   0:00:00.1  (   1.3 % )     0:00:00.9 /  0:00:00.3    0.3
[07/15 18:56:30    112s] [ DrvReport              ]      9   0:00:00.7  (   6.6 % )     0:00:00.7 /  0:00:00.1    0.2
[07/15 18:56:30    112s] [ SlackTraversorInit     ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:56:30    112s] [ LibAnalyzerInit        ]      1   0:00:00.7  (   6.2 % )     0:00:00.7 /  0:00:00.7    1.0
[07/15 18:56:30    112s] [ CheckPlace             ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.1
[07/15 18:56:30    112s] [ RefinePlace            ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.0
[07/15 18:56:30    112s] [ ClockDrv               ]      1   0:00:01.0  (   9.1 % )     0:00:01.0 /  0:00:01.0    1.0
[07/15 18:56:30    112s] [ EcoRoute               ]      1   0:00:01.7  (  16.0 % )     0:00:01.7 /  0:00:01.7    1.0
[07/15 18:56:30    112s] [ ExtractRC              ]      2   0:00:01.7  (  16.3 % )     0:00:01.7 /  0:00:01.3    0.8
[07/15 18:56:30    112s] [ TimingUpdate           ]     18   0:00:00.7  (   7.0 % )     0:00:01.6 /  0:00:01.6    1.0
[07/15 18:56:30    112s] [ FullDelayCalc          ]      5   0:00:00.9  (   8.4 % )     0:00:00.9 /  0:00:00.9    1.0
[07/15 18:56:30    112s] [ TimingReport           ]      5   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.1    1.0
[07/15 18:56:30    112s] [ GenerateReports        ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.0
[07/15 18:56:30    112s] [ MISC                   ]          0:00:00.1  (   1.3 % )     0:00:00.1 /  0:00:00.2    1.2
[07/15 18:56:30    112s] ---------------------------------------------------------------------------------------------
[07/15 18:56:30    112s]  optDesign #4 TOTAL                 0:00:10.7  ( 100.0 % )     0:00:10.7 /  0:00:09.7    0.9
[07/15 18:56:30    112s] ---------------------------------------------------------------------------------------------
[07/15 18:56:30    112s] 
[07/15 18:56:30    112s] 
[07/15 18:56:30    112s] TimeStamp Deleting Cell Server Begin ...
[07/15 18:56:30    112s] 
[07/15 18:56:30    112s] TimeStamp Deleting Cell Server End ...
[07/15 18:56:57    113s] <CMD> timeDesign -postRoute -hold
[07/15 18:56:57    113s] *** timeDesign #6 [begin] : totSession cpu/real = 0:01:53.5/0:13:54.2 (0.1), mem = 2301.6M
[07/15 18:56:57    113s]  Reset EOS DB
[07/15 18:56:57    113s] Ignoring AAE DB Resetting ...
[07/15 18:56:57    113s] Closing parasitic data file '/tmp/innovus_temp_6155_phoenix_saul_kq9F5E/aska_dig_6155_NK8Yzi.rcdb.d': 1447 access done (mem: 2301.621M)
[07/15 18:56:57    113s] Extraction called for design 'aska_dig' of instances=1413 and nets=1474 using extraction engine 'postRoute' at effort level 'low' .
[07/15 18:56:57    113s] PostRoute (effortLevel low) RC Extraction called for design aska_dig.
[07/15 18:56:57    113s] RC Extraction called in multi-corner(2) mode.
[07/15 18:56:57    113s] Process corner(s) are loaded.
[07/15 18:56:57    113s]  Corner: max_rc
[07/15 18:56:57    113s]  Corner: min_rc
[07/15 18:56:57    113s] extractDetailRC Option : -outfile /tmp/innovus_temp_6155_phoenix_saul_kq9F5E/aska_dig_6155_NK8Yzi.rcdb.d -maxResLength 200  -extended
[07/15 18:56:57    113s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[07/15 18:56:57    113s]       RC Corner Indexes            0       1   
[07/15 18:56:57    113s] Capacitance Scaling Factor   : 1.00000 1.00000 
[07/15 18:56:57    113s] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[07/15 18:56:57    113s] Resistance Scaling Factor    : 1.00000 1.00000 
[07/15 18:56:57    113s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[07/15 18:56:57    113s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[07/15 18:56:57    113s] Shrink Factor                : 1.00000
[07/15 18:56:57    113s] 
[07/15 18:56:57    113s] Trim Metal Layers:
[07/15 18:56:57    113s] LayerId::1 widthSet size::4
[07/15 18:56:57    113s] LayerId::2 widthSet size::4
[07/15 18:56:57    113s] LayerId::3 widthSet size::4
[07/15 18:56:57    113s] LayerId::4 widthSet size::4
[07/15 18:56:57    113s] LayerId::5 widthSet size::4
[07/15 18:56:57    113s] LayerId::6 widthSet size::2
[07/15 18:56:57    113s] eee: pegSigSF::1.070000
[07/15 18:56:57    113s] Initializing multi-corner capacitance tables ... 
[07/15 18:56:57    113s] Initializing multi-corner resistance tables ...
[07/15 18:56:57    113s] eee: l::1 avDens::0.127058 usedTrk::609.879643 availTrk::4800.000000 sigTrk::609.879643
[07/15 18:56:57    113s] eee: l::2 avDens::0.144216 usedTrk::646.088998 availTrk::4480.000000 sigTrk::646.088998
[07/15 18:56:57    113s] eee: l::3 avDens::0.154593 usedTrk::581.270381 availTrk::3760.000000 sigTrk::581.270381
[07/15 18:56:57    113s] eee: l::4 avDens::0.020131 usedTrk::49.925000 availTrk::2480.000000 sigTrk::49.925000
[07/15 18:56:57    113s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 18:56:57    113s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 18:56:57    113s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.040985 aWlH=0.000000 lMod=0 pMax=0.824100 pMod=82 wcR=0.333300 newSi=0.001600 wHLS=0.833250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[07/15 18:56:57    113s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2268.6M)
[07/15 18:56:57    113s] Creating parasitic data file '/tmp/innovus_temp_6155_phoenix_saul_kq9F5E/aska_dig_6155_NK8Yzi.rcdb.d' for storing RC.
[07/15 18:56:57    113s] Extracted 10.0107% (CPU Time= 0:00:00.0  MEM= 2304.6M)
[07/15 18:56:57    113s] Extracted 20.0143% (CPU Time= 0:00:00.0  MEM= 2328.7M)
[07/15 18:56:57    113s] Extracted 30.0107% (CPU Time= 0:00:00.1  MEM= 2328.7M)
[07/15 18:56:57    113s] Extracted 40.0143% (CPU Time= 0:00:00.1  MEM= 2328.7M)
[07/15 18:56:57    113s] Extracted 50.0107% (CPU Time= 0:00:00.1  MEM= 2328.7M)
[07/15 18:56:57    113s] Extracted 60.0143% (CPU Time= 0:00:00.1  MEM= 2328.7M)
[07/15 18:56:57    113s] Extracted 70.0107% (CPU Time= 0:00:00.1  MEM= 2328.7M)
[07/15 18:56:57    113s] Extracted 80.0143% (CPU Time= 0:00:00.1  MEM= 2328.7M)
[07/15 18:56:57    113s] Extracted 90.0107% (CPU Time= 0:00:00.1  MEM= 2328.7M)
[07/15 18:56:57    113s] Extracted 100% (CPU Time= 0:00:00.1  MEM= 2328.7M)
[07/15 18:56:57    113s] Number of Extracted Resistors     : 22617
[07/15 18:56:57    113s] Number of Extracted Ground Cap.   : 23466
[07/15 18:56:57    113s] Number of Extracted Coupling Cap. : 39336
[07/15 18:56:57    113s] Opening parasitic data file '/tmp/innovus_temp_6155_phoenix_saul_kq9F5E/aska_dig_6155_NK8Yzi.rcdb.d' for reading (mem: 2304.633M)
[07/15 18:56:57    113s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[07/15 18:56:57    113s]  Corner: max_rc
[07/15 18:56:57    113s]  Corner: min_rc
[07/15 18:56:57    113s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2304.6M)
[07/15 18:56:57    113s] Creating parasitic data file '/tmp/innovus_temp_6155_phoenix_saul_kq9F5E/aska_dig_6155_NK8Yzi.rcdb_Filter.rcdb.d' for storing RC.
[07/15 18:56:57    113s] Closing parasitic data file '/tmp/innovus_temp_6155_phoenix_saul_kq9F5E/aska_dig_6155_NK8Yzi.rcdb.d': 1447 access done (mem: 2312.633M)
[07/15 18:56:57    113s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2312.633M)
[07/15 18:56:57    113s] Opening parasitic data file '/tmp/innovus_temp_6155_phoenix_saul_kq9F5E/aska_dig_6155_NK8Yzi.rcdb.d' for reading (mem: 2312.633M)
[07/15 18:56:57    113s] processing rcdb (/tmp/innovus_temp_6155_phoenix_saul_kq9F5E/aska_dig_6155_NK8Yzi.rcdb.d) for hinst (top) of cell (aska_dig);
[07/15 18:56:57    113s] Closing parasitic data file '/tmp/innovus_temp_6155_phoenix_saul_kq9F5E/aska_dig_6155_NK8Yzi.rcdb.d': 0 access done (mem: 2312.633M)
[07/15 18:56:57    113s] Lumped Parasitic Loading Completed (total cpu=0:00:00.2, real=0:00:00.0, current mem=2312.633M)
[07/15 18:56:57    113s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 2312.633M)
[07/15 18:56:57    113s] Effort level <high> specified for reg2reg path_group
[07/15 18:56:57    113s] All LLGs are deleted
[07/15 18:56:57    113s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:56:57    113s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:56:57    113s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2266.4M, EPOCH TIME: 1721084217.929282
[07/15 18:56:57    113s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2266.4M, EPOCH TIME: 1721084217.929367
[07/15 18:56:57    113s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2266.4M, EPOCH TIME: 1721084217.929641
[07/15 18:56:57    113s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:56:57    113s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:56:57    113s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2266.4M, EPOCH TIME: 1721084217.929815
[07/15 18:56:57    113s] Max number of tech site patterns supported in site array is 256.
[07/15 18:56:57    113s] Core basic site is core_ji3v
[07/15 18:56:57    113s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2266.4M, EPOCH TIME: 1721084217.938702
[07/15 18:56:57    113s] After signature check, allow fast init is true, keep pre-filter is true.
[07/15 18:56:57    113s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/15 18:56:57    113s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2266.4M, EPOCH TIME: 1721084217.938898
[07/15 18:56:57    113s] Fast DP-INIT is on for default
[07/15 18:56:57    113s] Atter site array init, number of instance map data is 0.
[07/15 18:56:57    113s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:2266.4M, EPOCH TIME: 1721084217.939332
[07/15 18:56:57    113s] 
[07/15 18:56:57    113s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:56:57    113s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:2266.4M, EPOCH TIME: 1721084217.939741
[07/15 18:56:57    113s] All LLGs are deleted
[07/15 18:56:57    113s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 18:56:57    113s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:56:57    113s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2266.4M, EPOCH TIME: 1721084217.940193
[07/15 18:56:57    113s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2266.4M, EPOCH TIME: 1721084217.940252
[07/15 18:56:57    113s] OPTC: user 20.0
[07/15 18:56:57    113s] Starting delay calculation for Hold views
[07/15 18:56:58    114s] AAE_INFO: opIsDesignInPostRouteState() is 1
[07/15 18:56:58    114s] AAE_INFO: resetNetProps viewIdx 1 
[07/15 18:56:58    114s] Starting SI iteration 1 using Infinite Timing Windows
[07/15 18:56:58    114s] #################################################################################
[07/15 18:56:58    114s] # Design Stage: PostRoute
[07/15 18:56:58    114s] # Design Name: aska_dig
[07/15 18:56:58    114s] # Design Mode: 180nm
[07/15 18:56:58    114s] # Analysis Mode: MMMC OCV 
[07/15 18:56:58    114s] # Parasitics Mode: SPEF/RCDB 
[07/15 18:56:58    114s] # Signoff Settings: SI On 
[07/15 18:56:58    114s] #################################################################################
[07/15 18:56:58    114s] AAE_INFO: 1 threads acquired from CTE.
[07/15 18:56:58    114s] Setting infinite Tws ...
[07/15 18:56:58    114s] First Iteration Infinite Tw... 
[07/15 18:56:58    114s] Calculate late delays in OCV mode...
[07/15 18:56:58    114s] Calculate early delays in OCV mode...
[07/15 18:56:58    114s] Topological Sorting (REAL = 0:00:00.0, MEM = 2264.4M, InitMEM = 2264.4M)
[07/15 18:56:58    114s] Start delay calculation (fullDC) (1 T). (MEM=2264.44)
[07/15 18:56:58    114s] *** Calculating scaling factor for fast_liberty libraries using the default operating condition of each library.
[07/15 18:56:58    114s] 
[07/15 18:56:58    114s] Trim Metal Layers:
[07/15 18:56:58    114s] LayerId::1 widthSet size::4
[07/15 18:56:58    114s] LayerId::2 widthSet size::4
[07/15 18:56:58    114s] LayerId::3 widthSet size::4
[07/15 18:56:58    114s] LayerId::4 widthSet size::4
[07/15 18:56:58    114s] LayerId::5 widthSet size::4
[07/15 18:56:58    114s] LayerId::6 widthSet size::2
[07/15 18:56:58    114s] eee: pegSigSF::1.070000
[07/15 18:56:58    114s] Initializing multi-corner capacitance tables ... 
[07/15 18:56:58    114s] Initializing multi-corner resistance tables ...
[07/15 18:56:58    114s] eee: l::1 avDens::0.127058 usedTrk::609.879643 availTrk::4800.000000 sigTrk::609.879643
[07/15 18:56:58    114s] eee: l::2 avDens::0.144216 usedTrk::646.088998 availTrk::4480.000000 sigTrk::646.088998
[07/15 18:56:58    114s] eee: l::3 avDens::0.154593 usedTrk::581.270381 availTrk::3760.000000 sigTrk::581.270381
[07/15 18:56:58    114s] eee: l::4 avDens::0.020131 usedTrk::49.925000 availTrk::2480.000000 sigTrk::49.925000
[07/15 18:56:58    114s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 18:56:58    114s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 18:56:58    114s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.040985 aWlH=0.000000 lMod=0 pMax=0.824100 pMod=82 wcR=0.333300 newSi=0.001600 wHLS=0.833250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[07/15 18:56:58    114s] End AAE Lib Interpolated Model. (MEM=2276.05 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 18:56:58    114s] Opening parasitic data file '/tmp/innovus_temp_6155_phoenix_saul_kq9F5E/aska_dig_6155_NK8Yzi.rcdb.d' for reading (mem: 2276.051M)
[07/15 18:56:58    114s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2276.1M)
[07/15 18:56:58    114s] Total number of fetched objects 1447
[07/15 18:56:58    114s] AAE_INFO-618: Total number of nets in the design is 1474,  100.0 percent of the nets selected for SI analysis
[07/15 18:56:58    114s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 18:56:58    114s] End delay calculation. (MEM=2291.73 CPU=0:00:00.2 REAL=0:00:00.0)
[07/15 18:56:58    114s] End delay calculation (fullDC). (MEM=2291.73 CPU=0:00:00.3 REAL=0:00:00.0)
[07/15 18:56:58    114s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 2291.7M) ***
[07/15 18:56:58    114s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2291.7M)
[07/15 18:56:58    114s] Add other clocks and setupCteToAAEClockMapping during iter 1
[07/15 18:56:58    114s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2291.7M)
[07/15 18:56:58    114s] Starting SI iteration 2
[07/15 18:56:58    114s] Calculate late delays in OCV mode...
[07/15 18:56:58    114s] Calculate early delays in OCV mode...
[07/15 18:56:58    114s] Start delay calculation (fullDC) (1 T). (MEM=2254.85)
[07/15 18:56:58    114s] End AAE Lib Interpolated Model. (MEM=2254.85 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 18:56:58    114s] Glitch Analysis: View fast_functional_mode -- Total Number of Nets Skipped = 77. 
[07/15 18:56:58    114s] Glitch Analysis: View fast_functional_mode -- Total Number of Nets Analyzed = 1447. 
[07/15 18:56:58    114s] Total number of fetched objects 1447
[07/15 18:56:58    114s] AAE_INFO-618: Total number of nets in the design is 1474,  8.6 percent of the nets selected for SI analysis
[07/15 18:56:58    114s] End delay calculation. (MEM=2293 CPU=0:00:00.0 REAL=0:00:00.0)
[07/15 18:56:58    114s] End delay calculation (fullDC). (MEM=2293 CPU=0:00:00.0 REAL=0:00:00.0)
[07/15 18:56:58    114s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 2293.0M) ***
[07/15 18:56:58    114s] *** Done Building Timing Graph (cpu=0:00:00.6 real=0:00:01.0 totSessionCpu=0:01:55 mem=2293.0M)
[07/15 18:56:58    114s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 fast_functional_mode 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  1.006  |  1.006  |  1.072  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   772   |   291   |   481   |
+--------------------+---------+---------+---------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[07/15 18:56:58    114s] All LLGs are deleted
[07/15 18:56:58    114s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:56:58    114s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:56:58    114s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2264.0M, EPOCH TIME: 1721084218.576700
[07/15 18:56:58    114s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2264.0M, EPOCH TIME: 1721084218.576781
[07/15 18:56:58    114s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2264.0M, EPOCH TIME: 1721084218.577019
[07/15 18:56:58    114s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:56:58    114s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:56:58    114s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2264.0M, EPOCH TIME: 1721084218.577182
[07/15 18:56:58    114s] Max number of tech site patterns supported in site array is 256.
[07/15 18:56:58    114s] Core basic site is core_ji3v
[07/15 18:56:58    114s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2264.0M, EPOCH TIME: 1721084218.585637
[07/15 18:56:58    114s] After signature check, allow fast init is true, keep pre-filter is true.
[07/15 18:56:58    114s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/15 18:56:58    114s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2264.0M, EPOCH TIME: 1721084218.585833
[07/15 18:56:58    114s] Fast DP-INIT is on for default
[07/15 18:56:58    114s] Atter site array init, number of instance map data is 0.
[07/15 18:56:58    114s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:2264.0M, EPOCH TIME: 1721084218.586245
[07/15 18:56:58    114s] 
[07/15 18:56:58    114s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:56:58    114s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:2264.0M, EPOCH TIME: 1721084218.586614
[07/15 18:56:58    114s] All LLGs are deleted
[07/15 18:56:58    114s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 18:56:58    114s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:56:58    114s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2264.0M, EPOCH TIME: 1721084218.587023
[07/15 18:56:58    114s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2264.0M, EPOCH TIME: 1721084218.587083
[07/15 18:56:58    114s] Density: 65.904%
------------------------------------------------------------------

[07/15 18:56:58    114s] All LLGs are deleted
[07/15 18:56:58    114s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:56:58    114s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:56:58    114s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2264.0M, EPOCH TIME: 1721084218.588328
[07/15 18:56:58    114s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2264.0M, EPOCH TIME: 1721084218.588390
[07/15 18:56:58    114s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2264.0M, EPOCH TIME: 1721084218.588612
[07/15 18:56:58    114s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:56:58    114s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:56:58    114s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2264.0M, EPOCH TIME: 1721084218.588742
[07/15 18:56:58    114s] Max number of tech site patterns supported in site array is 256.
[07/15 18:56:58    114s] Core basic site is core_ji3v
[07/15 18:56:58    114s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2264.0M, EPOCH TIME: 1721084218.597323
[07/15 18:56:58    114s] After signature check, allow fast init is true, keep pre-filter is true.
[07/15 18:56:58    114s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/15 18:56:58    114s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2264.0M, EPOCH TIME: 1721084218.597544
[07/15 18:56:58    114s] Fast DP-INIT is on for default
[07/15 18:56:58    114s] Atter site array init, number of instance map data is 0.
[07/15 18:56:58    114s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:2264.0M, EPOCH TIME: 1721084218.597932
[07/15 18:56:58    114s] 
[07/15 18:56:58    114s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:56:58    114s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:2264.0M, EPOCH TIME: 1721084218.598233
[07/15 18:56:58    114s] All LLGs are deleted
[07/15 18:56:58    114s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 18:56:58    114s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:56:58    114s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2264.0M, EPOCH TIME: 1721084218.598633
[07/15 18:56:58    114s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2264.0M, EPOCH TIME: 1721084218.598693
[07/15 18:56:58    114s] Reported timing to dir ./timingReports
[07/15 18:56:58    114s] Total CPU time: 1.11 sec
[07/15 18:56:58    114s] Total Real time: 1.0 sec
[07/15 18:56:58    114s] Total Memory Usage: 2225.296875 Mbytes
[07/15 18:56:58    114s] Reset AAE Options
[07/15 18:56:58    114s] *** timeDesign #6 [finish] : cpu/real = 0:00:01.1/0:00:01.3 (0.9), totSession cpu/real = 0:01:54.6/0:13:55.4 (0.1), mem = 2225.3M
[07/15 18:56:58    114s] 
[07/15 18:56:58    114s] =============================================================================================
[07/15 18:56:58    114s]  Final TAT Report : timeDesign #6                                               21.18-s099_1
[07/15 18:56:58    114s] =============================================================================================
[07/15 18:56:58    114s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/15 18:56:58    114s] ---------------------------------------------------------------------------------------------
[07/15 18:56:58    114s] [ ViewPruning            ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:56:58    114s] [ OptSummaryReport       ]      1   0:00:00.0  (   3.1 % )     0:00:00.7 /  0:00:00.7    1.0
[07/15 18:56:58    114s] [ ExtractRC              ]      1   0:00:00.5  (  40.4 % )     0:00:00.5 /  0:00:00.4    0.7
[07/15 18:56:58    114s] [ TimingUpdate           ]      1   0:00:00.3  (  19.9 % )     0:00:00.6 /  0:00:00.6    1.0
[07/15 18:56:58    114s] [ FullDelayCalc          ]      2   0:00:00.3  (  26.1 % )     0:00:00.3 /  0:00:00.3    1.0
[07/15 18:56:58    114s] [ TimingReport           ]      1   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    1.4
[07/15 18:56:58    114s] [ GenerateReports        ]      1   0:00:00.0  (   2.7 % )     0:00:00.0 /  0:00:00.0    0.9
[07/15 18:56:58    114s] [ MISC                   ]          0:00:00.1  (   6.6 % )     0:00:00.1 /  0:00:00.1    1.0
[07/15 18:56:58    114s] ---------------------------------------------------------------------------------------------
[07/15 18:56:58    114s]  timeDesign #6 TOTAL                0:00:01.3  ( 100.0 % )     0:00:01.3 /  0:00:01.1    0.9
[07/15 18:56:58    114s] ---------------------------------------------------------------------------------------------
[07/15 18:56:58    114s] 
[07/15 18:57:07    114s] <CMD> getMultiCpuUsage -localCpu
[07/15 18:57:07    114s] <CMD> get_verify_drc_mode -disable_rules -quiet
[07/15 18:57:07    114s] <CMD> get_verify_drc_mode -quiet -area
[07/15 18:57:07    114s] <CMD> get_verify_drc_mode -quiet -layer_range
[07/15 18:57:07    114s] <CMD> get_verify_drc_mode -check_ndr_spacing -quiet
[07/15 18:57:07    114s] <CMD> get_verify_drc_mode -check_only -quiet
[07/15 18:57:07    114s] <CMD> get_verify_drc_mode -check_same_via_cell -quiet
[07/15 18:57:07    114s] <CMD> get_verify_drc_mode -exclude_pg_net -quiet
[07/15 18:57:07    114s] <CMD> get_verify_drc_mode -ignore_trial_route -quiet
[07/15 18:57:07    114s] <CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
[07/15 18:57:07    114s] <CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
[07/15 18:57:07    114s] <CMD> get_verify_drc_mode -limit -quiet
[07/15 18:57:10    114s] <CMD> set_verify_drc_mode -disable_rules {} -check_ndr_spacing auto -check_only default -check_same_via_cell true -exclude_pg_net false -ignore_trial_route false -ignore_cell_blockage false -use_min_spacing_on_block_obs auto -report aska_dig.drc.rpt -limit 1000
[07/15 18:57:10    114s] <CMD> verify_drc
[07/15 18:57:10    114s] #-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
[07/15 18:57:10    114s] #-check_same_via_cell true               # bool, default=false, user setting
[07/15 18:57:10    114s] #-report aska_dig.drc.rpt                # string, default="", user setting
[07/15 18:57:10    114s]  *** Starting Verify DRC (MEM: 2229.4) ***
[07/15 18:57:10    114s] 
[07/15 18:57:10    114s] ### import design signature (81): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=2121905909 inst_pattern=1 via=1588046920 routing_via=1346020735
[07/15 18:57:10    115s]   VERIFY DRC ...... Starting Verification
[07/15 18:57:10    115s]   VERIFY DRC ...... Initializing
[07/15 18:57:10    115s]   VERIFY DRC ...... Deleting Existing Violations
[07/15 18:57:10    115s]   VERIFY DRC ...... Creating Sub-Areas
[07/15 18:57:10    115s]   VERIFY DRC ...... Using new threading
[07/15 18:57:10    115s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 224.480 241.920} 1 of 2
[07/15 18:57:10    115s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[07/15 18:57:10    115s]   VERIFY DRC ...... Sub-Area: {224.480 0.000 445.200 241.920} 2 of 2
[07/15 18:57:10    115s]   VERIFY DRC ...... Sub-Area : 2 complete 0 Viols.
[07/15 18:57:10    115s] 
[07/15 18:57:10    115s]   Verification Complete : 0 Viols.
[07/15 18:57:10    115s] 
[07/15 18:57:10    115s]  *** End Verify DRC (CPU: 0:00:00.2  ELAPSED TIME: 0.00  MEM: 256.1M) ***
[07/15 18:57:10    115s] 
[07/15 18:57:10    115s] <CMD> set_verify_drc_mode -area {0 0 0 0}
[07/15 18:57:17    115s] <CMD> get_verify_drc_mode -disable_rules -quiet
[07/15 18:57:17    115s] <CMD> get_verify_drc_mode -quiet -area
[07/15 18:57:17    115s] <CMD> get_verify_drc_mode -quiet -layer_range
[07/15 18:57:17    115s] <CMD> get_verify_drc_mode -check_ndr_spacing -quiet
[07/15 18:57:17    115s] <CMD> get_verify_drc_mode -check_only -quiet
[07/15 18:57:17    115s] <CMD> get_verify_drc_mode -check_same_via_cell -quiet
[07/15 18:57:17    115s] <CMD> get_verify_drc_mode -exclude_pg_net -quiet
[07/15 18:57:17    115s] <CMD> get_verify_drc_mode -ignore_trial_route -quiet
[07/15 18:57:17    115s] <CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
[07/15 18:57:17    115s] <CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
[07/15 18:57:17    115s] <CMD> get_verify_drc_mode -limit -quiet
[07/15 18:57:38    116s] <CMD> verifyProcessAntenna -report aska_dig.antenna.rpt -error 1000
[07/15 18:57:38    116s] 
[07/15 18:57:38    116s] ******* START VERIFY ANTENNA ********
[07/15 18:57:38    116s] Report File: aska_dig.antenna.rpt
[07/15 18:57:38    116s] LEF Macro File: aska_dig.antenna.lef
[07/15 18:57:38    116s] Verification Complete: 0 Violations
[07/15 18:57:38    116s] ******* DONE VERIFY ANTENNA ********
[07/15 18:57:38    116s] (CPU Time: 0:00:00.0  MEM: 0.000M)
[07/15 18:57:38    116s] 
[07/15 18:58:22    117s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[07/15 18:58:22    117s] <CMD> timeDesign -postRoute -pathReports -drvReports -slackReports -numPaths 50 -prefix aska_dig_postRoute -outDir timingReports
[07/15 18:58:22    117s] *** timeDesign #7 [begin] : totSession cpu/real = 0:01:57.4/0:15:19.7 (0.1), mem = 2489.5M
[07/15 18:58:22    117s]  Reset EOS DB
[07/15 18:58:22    117s] Ignoring AAE DB Resetting ...
[07/15 18:58:22    117s] Closing parasitic data file '/tmp/innovus_temp_6155_phoenix_saul_kq9F5E/aska_dig_6155_NK8Yzi.rcdb.d': 1447 access done (mem: 2489.465M)
[07/15 18:58:22    117s] Extraction called for design 'aska_dig' of instances=1413 and nets=1474 using extraction engine 'postRoute' at effort level 'low' .
[07/15 18:58:22    117s] PostRoute (effortLevel low) RC Extraction called for design aska_dig.
[07/15 18:58:22    117s] RC Extraction called in multi-corner(2) mode.
[07/15 18:58:22    117s] Process corner(s) are loaded.
[07/15 18:58:22    117s]  Corner: max_rc
[07/15 18:58:22    117s]  Corner: min_rc
[07/15 18:58:22    117s] extractDetailRC Option : -outfile /tmp/innovus_temp_6155_phoenix_saul_kq9F5E/aska_dig_6155_NK8Yzi.rcdb.d -maxResLength 200  -extended
[07/15 18:58:22    117s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[07/15 18:58:22    117s]       RC Corner Indexes            0       1   
[07/15 18:58:22    117s] Capacitance Scaling Factor   : 1.00000 1.00000 
[07/15 18:58:22    117s] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[07/15 18:58:22    117s] Resistance Scaling Factor    : 1.00000 1.00000 
[07/15 18:58:22    117s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[07/15 18:58:22    117s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[07/15 18:58:22    117s] Shrink Factor                : 1.00000
[07/15 18:58:22    117s] 
[07/15 18:58:22    117s] Trim Metal Layers:
[07/15 18:58:22    117s] LayerId::1 widthSet size::4
[07/15 18:58:22    117s] LayerId::2 widthSet size::4
[07/15 18:58:22    117s] LayerId::3 widthSet size::4
[07/15 18:58:22    117s] LayerId::4 widthSet size::4
[07/15 18:58:22    117s] LayerId::5 widthSet size::4
[07/15 18:58:22    117s] LayerId::6 widthSet size::2
[07/15 18:58:22    117s] eee: pegSigSF::1.070000
[07/15 18:58:22    117s] Initializing multi-corner capacitance tables ... 
[07/15 18:58:22    117s] Initializing multi-corner resistance tables ...
[07/15 18:58:22    117s] eee: l::1 avDens::0.127058 usedTrk::609.879643 availTrk::4800.000000 sigTrk::609.879643
[07/15 18:58:22    117s] eee: l::2 avDens::0.144216 usedTrk::646.088998 availTrk::4480.000000 sigTrk::646.088998
[07/15 18:58:22    117s] eee: l::3 avDens::0.154593 usedTrk::581.270381 availTrk::3760.000000 sigTrk::581.270381
[07/15 18:58:22    117s] eee: l::4 avDens::0.020131 usedTrk::49.925000 availTrk::2480.000000 sigTrk::49.925000
[07/15 18:58:22    117s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 18:58:22    117s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 18:58:22    117s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.040985 aWlH=0.000000 lMod=0 pMax=0.824100 pMod=82 wcR=0.333300 newSi=0.001600 wHLS=0.833250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[07/15 18:58:22    117s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2239.5M)
[07/15 18:58:23    117s] Creating parasitic data file '/tmp/innovus_temp_6155_phoenix_saul_kq9F5E/aska_dig_6155_NK8Yzi.rcdb.d' for storing RC.
[07/15 18:58:23    117s] Extracted 10.0107% (CPU Time= 0:00:00.1  MEM= 2275.5M)
[07/15 18:58:23    117s] Extracted 20.0143% (CPU Time= 0:00:00.1  MEM= 2299.5M)
[07/15 18:58:23    117s] Extracted 30.0107% (CPU Time= 0:00:00.1  MEM= 2299.5M)
[07/15 18:58:23    117s] Extracted 40.0143% (CPU Time= 0:00:00.1  MEM= 2299.5M)
[07/15 18:58:23    117s] Extracted 50.0107% (CPU Time= 0:00:00.1  MEM= 2299.5M)
[07/15 18:58:23    117s] Extracted 60.0143% (CPU Time= 0:00:00.1  MEM= 2299.5M)
[07/15 18:58:23    117s] Extracted 70.0107% (CPU Time= 0:00:00.1  MEM= 2299.5M)
[07/15 18:58:23    117s] Extracted 80.0143% (CPU Time= 0:00:00.1  MEM= 2299.5M)
[07/15 18:58:23    117s] Extracted 90.0107% (CPU Time= 0:00:00.1  MEM= 2299.5M)
[07/15 18:58:23    117s] Extracted 100% (CPU Time= 0:00:00.1  MEM= 2299.5M)
[07/15 18:58:23    117s] Number of Extracted Resistors     : 22617
[07/15 18:58:23    117s] Number of Extracted Ground Cap.   : 23466
[07/15 18:58:23    117s] Number of Extracted Coupling Cap. : 39336
[07/15 18:58:23    117s] Opening parasitic data file '/tmp/innovus_temp_6155_phoenix_saul_kq9F5E/aska_dig_6155_NK8Yzi.rcdb.d' for reading (mem: 2283.480M)
[07/15 18:58:23    117s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[07/15 18:58:23    117s]  Corner: max_rc
[07/15 18:58:23    117s]  Corner: min_rc
[07/15 18:58:23    117s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2283.5M)
[07/15 18:58:23    117s] Creating parasitic data file '/tmp/innovus_temp_6155_phoenix_saul_kq9F5E/aska_dig_6155_NK8Yzi.rcdb_Filter.rcdb.d' for storing RC.
[07/15 18:58:23    117s] Closing parasitic data file '/tmp/innovus_temp_6155_phoenix_saul_kq9F5E/aska_dig_6155_NK8Yzi.rcdb.d': 1447 access done (mem: 2291.480M)
[07/15 18:58:23    117s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2291.480M)
[07/15 18:58:23    117s] Opening parasitic data file '/tmp/innovus_temp_6155_phoenix_saul_kq9F5E/aska_dig_6155_NK8Yzi.rcdb.d' for reading (mem: 2291.480M)
[07/15 18:58:23    117s] processing rcdb (/tmp/innovus_temp_6155_phoenix_saul_kq9F5E/aska_dig_6155_NK8Yzi.rcdb.d) for hinst (top) of cell (aska_dig);
[07/15 18:58:24    118s] Closing parasitic data file '/tmp/innovus_temp_6155_phoenix_saul_kq9F5E/aska_dig_6155_NK8Yzi.rcdb.d': 0 access done (mem: 2291.480M)
[07/15 18:58:24    118s] Lumped Parasitic Loading Completed (total cpu=0:00:01.0, real=0:00:01.0, current mem=2291.480M)
[07/15 18:58:24    118s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:01.1  Real Time: 0:00:02.0  MEM: 2291.480M)
[07/15 18:58:24    118s] Starting delay calculation for Setup views
[07/15 18:58:24    118s] AAE_INFO: opIsDesignInPostRouteState() is 1
[07/15 18:58:24    118s] AAE_INFO: resetNetProps viewIdx 0 
[07/15 18:58:24    118s] Starting SI iteration 1 using Infinite Timing Windows
[07/15 18:58:24    118s] #################################################################################
[07/15 18:58:24    118s] # Design Stage: PostRoute
[07/15 18:58:24    118s] # Design Name: aska_dig
[07/15 18:58:24    118s] # Design Mode: 180nm
[07/15 18:58:24    118s] # Analysis Mode: MMMC OCV 
[07/15 18:58:24    118s] # Parasitics Mode: SPEF/RCDB 
[07/15 18:58:24    118s] # Signoff Settings: SI On 
[07/15 18:58:24    118s] #################################################################################
[07/15 18:58:24    118s] AAE_INFO: 1 threads acquired from CTE.
[07/15 18:58:24    118s] Setting infinite Tws ...
[07/15 18:58:24    118s] First Iteration Infinite Tw... 
[07/15 18:58:24    118s] Calculate early delays in OCV mode...
[07/15 18:58:24    118s] Calculate late delays in OCV mode...
[07/15 18:58:24    118s] Topological Sorting (REAL = 0:00:00.0, MEM = 2289.5M, InitMEM = 2289.5M)
[07/15 18:58:24    118s] Start delay calculation (fullDC) (1 T). (MEM=2289.48)
[07/15 18:58:24    118s] *** Calculating scaling factor for slow_liberty libraries using the default operating condition of each library.
[07/15 18:58:24    118s] 
[07/15 18:58:24    118s] Trim Metal Layers:
[07/15 18:58:24    118s] LayerId::1 widthSet size::4
[07/15 18:58:24    118s] LayerId::2 widthSet size::4
[07/15 18:58:24    118s] LayerId::3 widthSet size::4
[07/15 18:58:24    118s] LayerId::4 widthSet size::4
[07/15 18:58:24    118s] LayerId::5 widthSet size::4
[07/15 18:58:24    118s] LayerId::6 widthSet size::2
[07/15 18:58:24    118s] eee: pegSigSF::1.070000
[07/15 18:58:24    118s] Initializing multi-corner capacitance tables ... 
[07/15 18:58:24    118s] Initializing multi-corner resistance tables ...
[07/15 18:58:24    118s] eee: l::1 avDens::0.127058 usedTrk::609.879643 availTrk::4800.000000 sigTrk::609.879643
[07/15 18:58:24    118s] eee: l::2 avDens::0.144216 usedTrk::646.088998 availTrk::4480.000000 sigTrk::646.088998
[07/15 18:58:24    118s] eee: l::3 avDens::0.154593 usedTrk::581.270381 availTrk::3760.000000 sigTrk::581.270381
[07/15 18:58:24    118s] eee: l::4 avDens::0.020131 usedTrk::49.925000 availTrk::2480.000000 sigTrk::49.925000
[07/15 18:58:24    118s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 18:58:24    118s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 18:58:24    118s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.040985 aWlH=0.000000 lMod=0 pMax=0.824100 pMod=82 wcR=0.333300 newSi=0.001600 wHLS=0.833250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[07/15 18:58:24    118s] End AAE Lib Interpolated Model. (MEM=2301.09 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 18:58:24    118s] Opening parasitic data file '/tmp/innovus_temp_6155_phoenix_saul_kq9F5E/aska_dig_6155_NK8Yzi.rcdb.d' for reading (mem: 2301.090M)
[07/15 18:58:24    118s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2301.1M)
[07/15 18:58:24    118s] Total number of fetched objects 1447
[07/15 18:58:24    118s] AAE_INFO-618: Total number of nets in the design is 1474,  100.0 percent of the nets selected for SI analysis
[07/15 18:58:24    118s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 18:58:24    118s] End delay calculation. (MEM=2316.77 CPU=0:00:00.3 REAL=0:00:00.0)
[07/15 18:58:24    118s] End delay calculation (fullDC). (MEM=2316.77 CPU=0:00:00.3 REAL=0:00:00.0)
[07/15 18:58:24    118s] *** CDM Built up (cpu=0:00:00.4  real=0:00:00.0  mem= 2316.8M) ***
[07/15 18:58:24    118s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2316.8M)
[07/15 18:58:24    118s] Add other clocks and setupCteToAAEClockMapping during iter 1
[07/15 18:58:24    118s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2316.8M)
[07/15 18:58:24    118s] Starting SI iteration 2
[07/15 18:58:24    119s] Calculate early delays in OCV mode...
[07/15 18:58:24    119s] Calculate late delays in OCV mode...
[07/15 18:58:24    119s] Start delay calculation (fullDC) (1 T). (MEM=2277.89)
[07/15 18:58:24    119s] End AAE Lib Interpolated Model. (MEM=2277.89 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 18:58:24    119s] Glitch Analysis: View slow_functional_mode -- Total Number of Nets Skipped = 85. 
[07/15 18:58:24    119s] Glitch Analysis: View slow_functional_mode -- Total Number of Nets Analyzed = 1447. 
[07/15 18:58:24    119s] Total number of fetched objects 1447
[07/15 18:58:24    119s] AAE_INFO-618: Total number of nets in the design is 1474,  9.9 percent of the nets selected for SI analysis
[07/15 18:58:24    119s] End delay calculation. (MEM=2316.04 CPU=0:00:00.0 REAL=0:00:00.0)
[07/15 18:58:24    119s] End delay calculation (fullDC). (MEM=2316.04 CPU=0:00:00.0 REAL=0:00:00.0)
[07/15 18:58:24    119s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 2316.0M) ***
[07/15 18:58:24    119s] *** Done Building Timing Graph (cpu=0:00:00.6 real=0:00:00.0 totSessionCpu=0:01:59 mem=2316.0M)
[07/15 18:58:24    119s] Effort level <high> specified for reg2reg path_group
[07/15 18:58:24    119s] All LLGs are deleted
[07/15 18:58:24    119s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:58:24    119s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:58:24    119s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2280.0M, EPOCH TIME: 1721084304.880824
[07/15 18:58:24    119s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2280.0M, EPOCH TIME: 1721084304.880915
[07/15 18:58:24    119s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2280.0M, EPOCH TIME: 1721084304.881175
[07/15 18:58:24    119s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:58:24    119s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:58:24    119s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2280.0M, EPOCH TIME: 1721084304.881338
[07/15 18:58:24    119s] Max number of tech site patterns supported in site array is 256.
[07/15 18:58:24    119s] Core basic site is core_ji3v
[07/15 18:58:24    119s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2280.0M, EPOCH TIME: 1721084304.890007
[07/15 18:58:24    119s] After signature check, allow fast init is true, keep pre-filter is true.
[07/15 18:58:24    119s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/15 18:58:24    119s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2280.0M, EPOCH TIME: 1721084304.890244
[07/15 18:58:24    119s] Fast DP-INIT is on for default
[07/15 18:58:24    119s] Atter site array init, number of instance map data is 0.
[07/15 18:58:24    119s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:2280.0M, EPOCH TIME: 1721084304.890722
[07/15 18:58:24    119s] 
[07/15 18:58:24    119s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:58:24    119s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:2280.0M, EPOCH TIME: 1721084304.891107
[07/15 18:58:24    119s] All LLGs are deleted
[07/15 18:58:24    119s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 18:58:24    119s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:58:24    119s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2280.0M, EPOCH TIME: 1721084304.891558
[07/15 18:58:24    119s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2280.0M, EPOCH TIME: 1721084304.891620
[07/15 18:58:25    119s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 slow_functional_mode 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.166  |  6.163  |  0.166  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   772   |   291   |   481   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[07/15 18:58:25    119s] All LLGs are deleted
[07/15 18:58:25    119s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:58:25    119s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:58:25    119s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2294.4M, EPOCH TIME: 1721084305.708532
[07/15 18:58:25    119s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2294.4M, EPOCH TIME: 1721084305.708621
[07/15 18:58:25    119s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2294.4M, EPOCH TIME: 1721084305.708883
[07/15 18:58:25    119s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:58:25    119s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:58:25    119s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2294.4M, EPOCH TIME: 1721084305.709064
[07/15 18:58:25    119s] Max number of tech site patterns supported in site array is 256.
[07/15 18:58:25    119s] Core basic site is core_ji3v
[07/15 18:58:25    119s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2294.4M, EPOCH TIME: 1721084305.717967
[07/15 18:58:25    119s] After signature check, allow fast init is true, keep pre-filter is true.
[07/15 18:58:25    119s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/15 18:58:25    119s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2294.4M, EPOCH TIME: 1721084305.718193
[07/15 18:58:25    119s] Fast DP-INIT is on for default
[07/15 18:58:25    119s] Atter site array init, number of instance map data is 0.
[07/15 18:58:25    119s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:2294.4M, EPOCH TIME: 1721084305.718658
[07/15 18:58:25    119s] 
[07/15 18:58:25    119s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:58:25    119s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:2294.4M, EPOCH TIME: 1721084305.719060
[07/15 18:58:25    119s] All LLGs are deleted
[07/15 18:58:25    119s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 18:58:25    119s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:58:25    119s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2294.4M, EPOCH TIME: 1721084305.719503
[07/15 18:58:25    119s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2294.4M, EPOCH TIME: 1721084305.719567
[07/15 18:58:25    119s] Density: 65.904%
------------------------------------------------------------------

[07/15 18:58:25    119s] All LLGs are deleted
[07/15 18:58:25    119s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:58:25    119s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:58:25    119s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2294.4M, EPOCH TIME: 1721084305.720924
[07/15 18:58:25    119s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2294.4M, EPOCH TIME: 1721084305.720990
[07/15 18:58:25    119s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2294.4M, EPOCH TIME: 1721084305.721217
[07/15 18:58:25    119s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:58:25    119s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:58:25    119s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2294.4M, EPOCH TIME: 1721084305.721387
[07/15 18:58:25    119s] Max number of tech site patterns supported in site array is 256.
[07/15 18:58:25    119s] Core basic site is core_ji3v
[07/15 18:58:25    119s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2294.4M, EPOCH TIME: 1721084305.729904
[07/15 18:58:25    119s] After signature check, allow fast init is true, keep pre-filter is true.
[07/15 18:58:25    119s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/15 18:58:25    119s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2294.4M, EPOCH TIME: 1721084305.730096
[07/15 18:58:25    119s] Fast DP-INIT is on for default
[07/15 18:58:25    119s] Atter site array init, number of instance map data is 0.
[07/15 18:58:25    119s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:2294.4M, EPOCH TIME: 1721084305.730530
[07/15 18:58:25    119s] 
[07/15 18:58:25    119s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:58:25    119s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:2294.4M, EPOCH TIME: 1721084305.730876
[07/15 18:58:25    119s] All LLGs are deleted
[07/15 18:58:25    119s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 18:58:25    119s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:58:25    119s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2294.4M, EPOCH TIME: 1721084305.731277
[07/15 18:58:25    119s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2294.4M, EPOCH TIME: 1721084305.731338
[07/15 18:58:25    119s] Reported timing to dir timingReports
[07/15 18:58:25    119s] Total CPU time: 1.91 sec
[07/15 18:58:25    119s] Total Real time: 3.0 sec
[07/15 18:58:25    119s] Total Memory Usage: 2294.390625 Mbytes
[07/15 18:58:25    119s] Reset AAE Options
[07/15 18:58:25    119s] Info: pop threads available for lower-level modules during optimization.
[07/15 18:58:25    119s] *** timeDesign #7 [finish] : cpu/real = 0:00:01.9/0:00:02.8 (0.7), totSession cpu/real = 0:01:59.3/0:15:22.5 (0.1), mem = 2294.4M
[07/15 18:58:25    119s] 
[07/15 18:58:25    119s] =============================================================================================
[07/15 18:58:25    119s]  Final TAT Report : timeDesign #7                                               21.18-s099_1
[07/15 18:58:25    119s] =============================================================================================
[07/15 18:58:25    119s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/15 18:58:25    119s] ---------------------------------------------------------------------------------------------
[07/15 18:58:25    119s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:58:25    119s] [ OptSummaryReport       ]      1   0:00:00.0  (   1.4 % )     0:00:00.9 /  0:00:00.1    0.2
[07/15 18:58:25    119s] [ DrvReport              ]      1   0:00:00.7  (  26.4 % )     0:00:00.7 /  0:00:00.0    0.0
[07/15 18:58:25    119s] [ ExtractRC              ]      1   0:00:01.3  (  46.2 % )     0:00:01.3 /  0:00:01.1    0.9
[07/15 18:58:25    119s] [ TimingUpdate           ]      2   0:00:00.2  (   8.3 % )     0:00:00.6 /  0:00:00.6    1.0
[07/15 18:58:25    119s] [ FullDelayCalc          ]      2   0:00:00.4  (  14.1 % )     0:00:00.4 /  0:00:00.4    1.0
[07/15 18:58:25    119s] [ TimingReport           ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.7
[07/15 18:58:25    119s] [ GenerateReports        ]      1   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    1.1
[07/15 18:58:25    119s] [ MISC                   ]          0:00:00.0  (   1.7 % )     0:00:00.0 /  0:00:00.0    1.0
[07/15 18:58:25    119s] ---------------------------------------------------------------------------------------------
[07/15 18:58:25    119s]  timeDesign #7 TOTAL                0:00:02.8  ( 100.0 % )     0:00:02.8 /  0:00:01.9    0.7
[07/15 18:58:25    119s] ---------------------------------------------------------------------------------------------
[07/15 18:58:25    119s] 
[07/15 18:58:35    119s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[07/15 18:58:35    119s] <CMD> timeDesign -postRoute -hold -pathReports -slackReports -numPaths 50 -prefix aska_dig_postRoute -outDir timingReports
[07/15 18:58:35    119s] *** timeDesign #8 [begin] : totSession cpu/real = 0:01:59.7/0:15:32.7 (0.1), mem = 2294.4M
[07/15 18:58:35    119s]  Reset EOS DB
[07/15 18:58:35    119s] Ignoring AAE DB Resetting ...
[07/15 18:58:35    119s] Closing parasitic data file '/tmp/innovus_temp_6155_phoenix_saul_kq9F5E/aska_dig_6155_NK8Yzi.rcdb.d': 1447 access done (mem: 2294.391M)
[07/15 18:58:35    119s] Extraction called for design 'aska_dig' of instances=1413 and nets=1474 using extraction engine 'postRoute' at effort level 'low' .
[07/15 18:58:35    119s] PostRoute (effortLevel low) RC Extraction called for design aska_dig.
[07/15 18:58:35    119s] RC Extraction called in multi-corner(2) mode.
[07/15 18:58:35    119s] Process corner(s) are loaded.
[07/15 18:58:35    119s]  Corner: max_rc
[07/15 18:58:35    119s]  Corner: min_rc
[07/15 18:58:35    119s] extractDetailRC Option : -outfile /tmp/innovus_temp_6155_phoenix_saul_kq9F5E/aska_dig_6155_NK8Yzi.rcdb.d -maxResLength 200  -extended
[07/15 18:58:35    119s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[07/15 18:58:35    119s]       RC Corner Indexes            0       1   
[07/15 18:58:35    119s] Capacitance Scaling Factor   : 1.00000 1.00000 
[07/15 18:58:35    119s] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[07/15 18:58:35    119s] Resistance Scaling Factor    : 1.00000 1.00000 
[07/15 18:58:35    119s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[07/15 18:58:35    119s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[07/15 18:58:35    119s] Shrink Factor                : 1.00000
[07/15 18:58:35    119s] 
[07/15 18:58:35    119s] Trim Metal Layers:
[07/15 18:58:35    119s] LayerId::1 widthSet size::4
[07/15 18:58:35    119s] LayerId::2 widthSet size::4
[07/15 18:58:35    119s] LayerId::3 widthSet size::4
[07/15 18:58:35    119s] LayerId::4 widthSet size::4
[07/15 18:58:35    119s] LayerId::5 widthSet size::4
[07/15 18:58:35    119s] LayerId::6 widthSet size::2
[07/15 18:58:35    119s] eee: pegSigSF::1.070000
[07/15 18:58:35    119s] Initializing multi-corner capacitance tables ... 
[07/15 18:58:35    119s] Initializing multi-corner resistance tables ...
[07/15 18:58:35    119s] eee: l::1 avDens::0.127058 usedTrk::609.879643 availTrk::4800.000000 sigTrk::609.879643
[07/15 18:58:35    119s] eee: l::2 avDens::0.144216 usedTrk::646.088998 availTrk::4480.000000 sigTrk::646.088998
[07/15 18:58:35    119s] eee: l::3 avDens::0.154593 usedTrk::581.270381 availTrk::3760.000000 sigTrk::581.270381
[07/15 18:58:35    119s] eee: l::4 avDens::0.020131 usedTrk::49.925000 availTrk::2480.000000 sigTrk::49.925000
[07/15 18:58:35    119s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 18:58:35    119s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 18:58:35    119s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.040985 aWlH=0.000000 lMod=0 pMax=0.824100 pMod=82 wcR=0.333300 newSi=0.001600 wHLS=0.833250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[07/15 18:58:35    119s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2292.4M)
[07/15 18:58:35    119s] Creating parasitic data file '/tmp/innovus_temp_6155_phoenix_saul_kq9F5E/aska_dig_6155_NK8Yzi.rcdb.d' for storing RC.
[07/15 18:58:35    119s] Extracted 10.0107% (CPU Time= 0:00:00.0  MEM= 2328.4M)
[07/15 18:58:35    119s] Extracted 20.0143% (CPU Time= 0:00:00.0  MEM= 2352.4M)
[07/15 18:58:35    119s] Extracted 30.0107% (CPU Time= 0:00:00.0  MEM= 2352.4M)
[07/15 18:58:35    119s] Extracted 40.0143% (CPU Time= 0:00:00.0  MEM= 2352.4M)
[07/15 18:58:35    119s] Extracted 50.0107% (CPU Time= 0:00:00.1  MEM= 2352.4M)
[07/15 18:58:35    119s] Extracted 60.0143% (CPU Time= 0:00:00.1  MEM= 2352.4M)
[07/15 18:58:35    119s] Extracted 70.0107% (CPU Time= 0:00:00.1  MEM= 2352.4M)
[07/15 18:58:35    119s] Extracted 80.0143% (CPU Time= 0:00:00.1  MEM= 2352.4M)
[07/15 18:58:35    119s] Extracted 90.0107% (CPU Time= 0:00:00.1  MEM= 2352.4M)
[07/15 18:58:36    119s] Extracted 100% (CPU Time= 0:00:00.1  MEM= 2352.4M)
[07/15 18:58:36    119s] Number of Extracted Resistors     : 22617
[07/15 18:58:36    119s] Number of Extracted Ground Cap.   : 23466
[07/15 18:58:36    119s] Number of Extracted Coupling Cap. : 39336
[07/15 18:58:36    119s] Opening parasitic data file '/tmp/innovus_temp_6155_phoenix_saul_kq9F5E/aska_dig_6155_NK8Yzi.rcdb.d' for reading (mem: 2328.402M)
[07/15 18:58:36    119s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[07/15 18:58:36    119s]  Corner: max_rc
[07/15 18:58:36    119s]  Corner: min_rc
[07/15 18:58:36    119s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2328.4M)
[07/15 18:58:36    119s] Creating parasitic data file '/tmp/innovus_temp_6155_phoenix_saul_kq9F5E/aska_dig_6155_NK8Yzi.rcdb_Filter.rcdb.d' for storing RC.
[07/15 18:58:36    119s] Closing parasitic data file '/tmp/innovus_temp_6155_phoenix_saul_kq9F5E/aska_dig_6155_NK8Yzi.rcdb.d': 1447 access done (mem: 2336.402M)
[07/15 18:58:36    119s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2336.402M)
[07/15 18:58:36    119s] Opening parasitic data file '/tmp/innovus_temp_6155_phoenix_saul_kq9F5E/aska_dig_6155_NK8Yzi.rcdb.d' for reading (mem: 2336.402M)
[07/15 18:58:36    119s] processing rcdb (/tmp/innovus_temp_6155_phoenix_saul_kq9F5E/aska_dig_6155_NK8Yzi.rcdb.d) for hinst (top) of cell (aska_dig);
[07/15 18:58:37    120s] Closing parasitic data file '/tmp/innovus_temp_6155_phoenix_saul_kq9F5E/aska_dig_6155_NK8Yzi.rcdb.d': 0 access done (mem: 2336.402M)
[07/15 18:58:37    120s] Lumped Parasitic Loading Completed (total cpu=0:00:00.9, real=0:00:01.0, current mem=2336.402M)
[07/15 18:58:37    120s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:01.1  Real Time: 0:00:02.0  MEM: 2336.402M)
[07/15 18:58:37    120s] Effort level <high> specified for reg2reg path_group
[07/15 18:58:37    120s] All LLGs are deleted
[07/15 18:58:37    120s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:58:37    120s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:58:37    120s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2282.2M, EPOCH TIME: 1721084317.229988
[07/15 18:58:37    120s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2282.2M, EPOCH TIME: 1721084317.230082
[07/15 18:58:37    120s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2282.2M, EPOCH TIME: 1721084317.230399
[07/15 18:58:37    120s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:58:37    120s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:58:37    120s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2282.2M, EPOCH TIME: 1721084317.230589
[07/15 18:58:37    120s] Max number of tech site patterns supported in site array is 256.
[07/15 18:58:37    120s] Core basic site is core_ji3v
[07/15 18:58:37    120s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2282.2M, EPOCH TIME: 1721084317.239570
[07/15 18:58:37    120s] After signature check, allow fast init is true, keep pre-filter is true.
[07/15 18:58:37    120s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/15 18:58:37    120s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2282.2M, EPOCH TIME: 1721084317.239883
[07/15 18:58:37    120s] Fast DP-INIT is on for default
[07/15 18:58:37    120s] Atter site array init, number of instance map data is 0.
[07/15 18:58:37    120s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:2282.2M, EPOCH TIME: 1721084317.240426
[07/15 18:58:37    120s] 
[07/15 18:58:37    120s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:58:37    120s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:2282.2M, EPOCH TIME: 1721084317.240898
[07/15 18:58:37    120s] All LLGs are deleted
[07/15 18:58:37    120s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 18:58:37    120s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:58:37    120s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2282.2M, EPOCH TIME: 1721084317.241397
[07/15 18:58:37    120s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2282.2M, EPOCH TIME: 1721084317.241464
[07/15 18:58:37    120s] OPTC: user 20.0
[07/15 18:58:37    120s] Starting delay calculation for Hold views
[07/15 18:58:37    120s] AAE_INFO: opIsDesignInPostRouteState() is 1
[07/15 18:58:37    120s] AAE_INFO: resetNetProps viewIdx 1 
[07/15 18:58:37    120s] Starting SI iteration 1 using Infinite Timing Windows
[07/15 18:58:37    120s] #################################################################################
[07/15 18:58:37    120s] # Design Stage: PostRoute
[07/15 18:58:37    120s] # Design Name: aska_dig
[07/15 18:58:37    120s] # Design Mode: 180nm
[07/15 18:58:37    120s] # Analysis Mode: MMMC OCV 
[07/15 18:58:37    120s] # Parasitics Mode: SPEF/RCDB 
[07/15 18:58:37    120s] # Signoff Settings: SI On 
[07/15 18:58:37    120s] #################################################################################
[07/15 18:58:37    120s] AAE_INFO: 1 threads acquired from CTE.
[07/15 18:58:37    120s] Setting infinite Tws ...
[07/15 18:58:37    120s] First Iteration Infinite Tw... 
[07/15 18:58:37    120s] Calculate late delays in OCV mode...
[07/15 18:58:37    120s] Calculate early delays in OCV mode...
[07/15 18:58:37    120s] Topological Sorting (REAL = 0:00:00.0, MEM = 2280.2M, InitMEM = 2280.2M)
[07/15 18:58:37    120s] Start delay calculation (fullDC) (1 T). (MEM=2280.21)
[07/15 18:58:37    120s] *** Calculating scaling factor for fast_liberty libraries using the default operating condition of each library.
[07/15 18:58:37    120s] 
[07/15 18:58:37    120s] Trim Metal Layers:
[07/15 18:58:37    120s] LayerId::1 widthSet size::4
[07/15 18:58:37    120s] LayerId::2 widthSet size::4
[07/15 18:58:37    120s] LayerId::3 widthSet size::4
[07/15 18:58:37    120s] LayerId::4 widthSet size::4
[07/15 18:58:37    120s] LayerId::5 widthSet size::4
[07/15 18:58:37    120s] LayerId::6 widthSet size::2
[07/15 18:58:37    120s] eee: pegSigSF::1.070000
[07/15 18:58:37    120s] Initializing multi-corner capacitance tables ... 
[07/15 18:58:37    120s] Initializing multi-corner resistance tables ...
[07/15 18:58:37    120s] eee: l::1 avDens::0.127058 usedTrk::609.879643 availTrk::4800.000000 sigTrk::609.879643
[07/15 18:58:37    120s] eee: l::2 avDens::0.144216 usedTrk::646.088998 availTrk::4480.000000 sigTrk::646.088998
[07/15 18:58:37    120s] eee: l::3 avDens::0.154593 usedTrk::581.270381 availTrk::3760.000000 sigTrk::581.270381
[07/15 18:58:37    120s] eee: l::4 avDens::0.020131 usedTrk::49.925000 availTrk::2480.000000 sigTrk::49.925000
[07/15 18:58:37    120s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 18:58:37    120s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 18:58:37    120s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.040985 aWlH=0.000000 lMod=0 pMax=0.824100 pMod=82 wcR=0.333300 newSi=0.001600 wHLS=0.833250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[07/15 18:58:37    121s] End AAE Lib Interpolated Model. (MEM=2291.82 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 18:58:37    121s] Opening parasitic data file '/tmp/innovus_temp_6155_phoenix_saul_kq9F5E/aska_dig_6155_NK8Yzi.rcdb.d' for reading (mem: 2291.820M)
[07/15 18:58:37    121s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2291.8M)
[07/15 18:58:37    121s] Total number of fetched objects 1447
[07/15 18:58:37    121s] AAE_INFO-618: Total number of nets in the design is 1474,  100.0 percent of the nets selected for SI analysis
[07/15 18:58:37    121s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 18:58:37    121s] End delay calculation. (MEM=2307.5 CPU=0:00:00.2 REAL=0:00:00.0)
[07/15 18:58:37    121s] End delay calculation (fullDC). (MEM=2307.5 CPU=0:00:00.3 REAL=0:00:00.0)
[07/15 18:58:37    121s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 2307.5M) ***
[07/15 18:58:37    121s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2307.5M)
[07/15 18:58:37    121s] Add other clocks and setupCteToAAEClockMapping during iter 1
[07/15 18:58:37    121s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2307.5M)
[07/15 18:58:37    121s] Starting SI iteration 2
[07/15 18:58:37    121s] Calculate late delays in OCV mode...
[07/15 18:58:37    121s] Calculate early delays in OCV mode...
[07/15 18:58:37    121s] Start delay calculation (fullDC) (1 T). (MEM=2275.62)
[07/15 18:58:37    121s] End AAE Lib Interpolated Model. (MEM=2275.62 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 18:58:37    121s] Glitch Analysis: View fast_functional_mode -- Total Number of Nets Skipped = 77. 
[07/15 18:58:37    121s] Glitch Analysis: View fast_functional_mode -- Total Number of Nets Analyzed = 1447. 
[07/15 18:58:37    121s] Total number of fetched objects 1447
[07/15 18:58:37    121s] AAE_INFO-618: Total number of nets in the design is 1474,  8.6 percent of the nets selected for SI analysis
[07/15 18:58:37    121s] End delay calculation. (MEM=2316.8 CPU=0:00:00.0 REAL=0:00:00.0)
[07/15 18:58:37    121s] End delay calculation (fullDC). (MEM=2316.8 CPU=0:00:00.0 REAL=0:00:00.0)
[07/15 18:58:37    121s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 2316.8M) ***
[07/15 18:58:37    121s] *** Done Building Timing Graph (cpu=0:00:00.5 real=0:00:00.0 totSessionCpu=0:02:01 mem=2316.8M)
[07/15 18:58:37    121s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 fast_functional_mode 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  1.006  |  1.006  |  1.072  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   772   |   291   |   481   |
+--------------------+---------+---------+---------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[07/15 18:58:37    121s] All LLGs are deleted
[07/15 18:58:37    121s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:58:37    121s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:58:37    121s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2288.8M, EPOCH TIME: 1721084317.843789
[07/15 18:58:37    121s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2288.8M, EPOCH TIME: 1721084317.843874
[07/15 18:58:37    121s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2288.8M, EPOCH TIME: 1721084317.844137
[07/15 18:58:37    121s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:58:37    121s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:58:37    121s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2288.8M, EPOCH TIME: 1721084317.844299
[07/15 18:58:37    121s] Max number of tech site patterns supported in site array is 256.
[07/15 18:58:37    121s] Core basic site is core_ji3v
[07/15 18:58:37    121s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2288.8M, EPOCH TIME: 1721084317.853073
[07/15 18:58:37    121s] After signature check, allow fast init is true, keep pre-filter is true.
[07/15 18:58:37    121s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/15 18:58:37    121s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2288.8M, EPOCH TIME: 1721084317.853271
[07/15 18:58:37    121s] Fast DP-INIT is on for default
[07/15 18:58:37    121s] Atter site array init, number of instance map data is 0.
[07/15 18:58:37    121s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:2288.8M, EPOCH TIME: 1721084317.853692
[07/15 18:58:37    121s] 
[07/15 18:58:37    121s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:58:37    121s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:2288.8M, EPOCH TIME: 1721084317.854060
[07/15 18:58:37    121s] All LLGs are deleted
[07/15 18:58:37    121s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 18:58:37    121s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:58:37    121s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2288.8M, EPOCH TIME: 1721084317.854485
[07/15 18:58:37    121s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2288.8M, EPOCH TIME: 1721084317.854547
[07/15 18:58:37    121s] Density: 65.904%
------------------------------------------------------------------

[07/15 18:58:37    121s] All LLGs are deleted
[07/15 18:58:37    121s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:58:37    121s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:58:37    121s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2288.8M, EPOCH TIME: 1721084317.855837
[07/15 18:58:37    121s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2288.8M, EPOCH TIME: 1721084317.855902
[07/15 18:58:37    121s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2288.8M, EPOCH TIME: 1721084317.856144
[07/15 18:58:37    121s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:58:37    121s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:58:37    121s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2288.8M, EPOCH TIME: 1721084317.856276
[07/15 18:58:37    121s] Max number of tech site patterns supported in site array is 256.
[07/15 18:58:37    121s] Core basic site is core_ji3v
[07/15 18:58:37    121s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2288.8M, EPOCH TIME: 1721084317.864882
[07/15 18:58:37    121s] After signature check, allow fast init is true, keep pre-filter is true.
[07/15 18:58:37    121s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/15 18:58:37    121s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2288.8M, EPOCH TIME: 1721084317.865063
[07/15 18:58:37    121s] Fast DP-INIT is on for default
[07/15 18:58:37    121s] Atter site array init, number of instance map data is 0.
[07/15 18:58:37    121s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:2288.8M, EPOCH TIME: 1721084317.865466
[07/15 18:58:37    121s] 
[07/15 18:58:37    121s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:58:37    121s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:2288.8M, EPOCH TIME: 1721084317.865759
[07/15 18:58:37    121s] All LLGs are deleted
[07/15 18:58:37    121s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 18:58:37    121s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:58:37    121s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2288.8M, EPOCH TIME: 1721084317.866165
[07/15 18:58:37    121s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2288.8M, EPOCH TIME: 1721084317.866226
[07/15 18:58:37    121s] Reported timing to dir timingReports
[07/15 18:58:37    121s] Total CPU time: 1.82 sec
[07/15 18:58:37    121s] Total Real time: 2.0 sec
[07/15 18:58:37    121s] Total Memory Usage: 2247.089844 Mbytes
[07/15 18:58:37    121s] Reset AAE Options
[07/15 18:58:37    121s] *** timeDesign #8 [finish] : cpu/real = 0:00:01.8/0:00:02.0 (0.9), totSession cpu/real = 0:02:01.6/0:15:34.7 (0.1), mem = 2247.1M
[07/15 18:58:37    121s] 
[07/15 18:58:37    121s] =============================================================================================
[07/15 18:58:37    121s]  Final TAT Report : timeDesign #8                                               21.18-s099_1
[07/15 18:58:37    121s] =============================================================================================
[07/15 18:58:37    121s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/15 18:58:37    121s] ---------------------------------------------------------------------------------------------
[07/15 18:58:37    121s] [ ViewPruning            ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:58:37    121s] [ OptSummaryReport       ]      1   0:00:00.0  (   2.0 % )     0:00:00.6 /  0:00:00.6    1.0
[07/15 18:58:37    121s] [ ExtractRC              ]      1   0:00:01.3  (  64.2 % )     0:00:01.3 /  0:00:01.1    0.8
[07/15 18:58:37    121s] [ TimingUpdate           ]      1   0:00:00.2  (  10.4 % )     0:00:00.5 /  0:00:00.5    1.0
[07/15 18:58:37    121s] [ FullDelayCalc          ]      2   0:00:00.3  (  16.6 % )     0:00:00.3 /  0:00:00.3    1.0
[07/15 18:58:37    121s] [ TimingReport           ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.7
[07/15 18:58:37    121s] [ GenerateReports        ]      1   0:00:00.0  (   2.0 % )     0:00:00.0 /  0:00:00.0    1.0
[07/15 18:58:37    121s] [ MISC                   ]          0:00:00.1  (   4.1 % )     0:00:00.1 /  0:00:00.1    1.0
[07/15 18:58:37    121s] ---------------------------------------------------------------------------------------------
[07/15 18:58:37    121s]  timeDesign #8 TOTAL                0:00:02.0  ( 100.0 % )     0:00:02.0 /  0:00:01.8    0.9
[07/15 18:58:37    121s] ---------------------------------------------------------------------------------------------
[07/15 18:58:37    121s] 
[07/15 18:59:09    122s] <CMD> setNanoRouteMode -droutePostRouteSwapVia multiCut
[07/15 18:59:09    122s] #WARNING (NRIF-80) When droutePostRouteSwapVia is set to 'multiCut', the post route via swapping step will be performed on all nets, and to double cut vias. To swap to DFM vias based on via weight, please set the option to 'true'.
[07/15 18:59:09    122s] <CMD> routeDesign -viaOpt
[07/15 18:59:09    122s] #% Begin routeDesign (date=07/15 18:59:09, mem=1710.1M)
[07/15 18:59:09    122s] ### Time Record (routeDesign) is installed.
[07/15 18:59:09    122s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1710.09 (MB), peak = 1818.45 (MB)
[07/15 18:59:09    122s] AAE_INFO: Pre Route call back at the beginning of routeDesign
[07/15 18:59:09    122s] #**INFO: setDesignMode -flowEffort standard
[07/15 18:59:09    122s] #**INFO: setDesignMode -powerEffort none
[07/15 18:59:09    122s] **INFO: User settings:
[07/15 18:59:09    122s] setNanoRouteMode -drouteAntennaFactor                           1
[07/15 18:59:09    122s] setNanoRouteMode -droutePostRouteSpreadWire                     1
[07/15 18:59:09    122s] setNanoRouteMode -droutePostRouteSwapVia                        multiCut
[07/15 18:59:09    122s] setNanoRouteMode -droutePostRouteWidenWireRule                  virtuosoDefaultSetup
[07/15 18:59:09    122s] setNanoRouteMode -drouteStartIteration                          0
[07/15 18:59:09    122s] setNanoRouteMode -drouteUseMinSpacingForBlockage                auto
[07/15 18:59:09    122s] setNanoRouteMode -extractThirdPartyCompatible                   false
[07/15 18:59:09    122s] setNanoRouteMode -grouteExpTdStdDelay                           91
[07/15 18:59:09    122s] setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
[07/15 18:59:09    122s] setNanoRouteMode -routeBottomRoutingLayer                       1
[07/15 18:59:09    122s] setNanoRouteMode -routeStrictlyHonorNonDefaultRule              false
[07/15 18:59:09    122s] setNanoRouteMode -routeTopRoutingLayer                          4
[07/15 18:59:09    122s] setNanoRouteMode -routeWithSiDriven                             false
[07/15 18:59:09    122s] setNanoRouteMode -routeWithSiPostRouteFix                       false
[07/15 18:59:09    122s] setNanoRouteMode -routeWithTimingDriven                         false
[07/15 18:59:09    122s] setNanoRouteMode -timingEngine                                  {}
[07/15 18:59:09    122s] setDesignMode -process                                          180
[07/15 18:59:09    122s] setExtractRCMode -coupled                                       true
[07/15 18:59:09    122s] setExtractRCMode -coupling_c_th                                 3
[07/15 18:59:09    122s] setExtractRCMode -engine                                        postRoute
[07/15 18:59:09    122s] setExtractRCMode -noCleanRCDB                                   true
[07/15 18:59:09    122s] setExtractRCMode -nrNetInMemory                                 100000
[07/15 18:59:09    122s] setExtractRCMode -relative_c_th                                 0.03
[07/15 18:59:09    122s] setExtractRCMode -total_c_th                                    5
[07/15 18:59:09    122s] setDelayCalMode -enable_high_fanout                             true
[07/15 18:59:09    122s] setDelayCalMode -engine                                         aae
[07/15 18:59:09    122s] setDelayCalMode -ignoreNetLoad                                  false
[07/15 18:59:09    122s] setDelayCalMode -SIAware                                        true
[07/15 18:59:09    122s] setDelayCalMode -socv_accuracy_mode                             low
[07/15 18:59:09    122s] setSIMode -separate_delta_delay_on_data                         true
[07/15 18:59:09    122s] 
[07/15 18:59:09    122s] #**INFO: multi-cut via swapping will be performed after routing.
[07/15 18:59:09    122s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[07/15 18:59:09    122s] OPERPROF: Starting checkPlace at level 1, MEM:2247.2M, EPOCH TIME: 1721084349.651451
[07/15 18:59:09    122s] Processing tracks to init pin-track alignment.
[07/15 18:59:09    122s] z: 2, totalTracks: 1
[07/15 18:59:09    122s] z: 4, totalTracks: 1
[07/15 18:59:09    122s] z: 6, totalTracks: 1
[07/15 18:59:09    122s] #spOpts: N=180 hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 18:59:09    122s] All LLGs are deleted
[07/15 18:59:09    122s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:59:09    122s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:59:09    122s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2247.2M, EPOCH TIME: 1721084349.652751
[07/15 18:59:09    122s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2247.2M, EPOCH TIME: 1721084349.652839
[07/15 18:59:09    122s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2247.2M, EPOCH TIME: 1721084349.652911
[07/15 18:59:09    122s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:59:09    122s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:59:09    122s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2247.2M, EPOCH TIME: 1721084349.653092
[07/15 18:59:09    122s] Max number of tech site patterns supported in site array is 256.
[07/15 18:59:09    122s] Core basic site is core_ji3v
[07/15 18:59:09    122s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2247.2M, EPOCH TIME: 1721084349.653224
[07/15 18:59:09    122s] After signature check, allow fast init is false, keep pre-filter is true.
[07/15 18:59:09    122s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[07/15 18:59:09    122s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.001, MEM:2247.2M, EPOCH TIME: 1721084349.653881
[07/15 18:59:09    122s] SiteArray: non-trimmed site array dimensions = 45 x 723
[07/15 18:59:09    122s] SiteArray: use 176,128 bytes
[07/15 18:59:09    122s] SiteArray: current memory after site array memory allocation 2247.2M
[07/15 18:59:09    122s] SiteArray: FP blocked sites are writable
[07/15 18:59:09    122s] SiteArray: number of non floorplan blocked sites for llg default is 32535
[07/15 18:59:09    122s] Atter site array init, number of instance map data is 0.
[07/15 18:59:09    122s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.000, REAL:0.001, MEM:2247.2M, EPOCH TIME: 1721084349.654511
[07/15 18:59:09    122s] 
[07/15 18:59:09    122s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:59:09    122s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.002, MEM:2247.2M, EPOCH TIME: 1721084349.654681
[07/15 18:59:09    122s] Begin checking placement ... (start mem=2247.2M, init mem=2247.2M)
[07/15 18:59:09    122s] Begin checking exclusive groups violation ...
[07/15 18:59:09    122s] There are 0 groups to check, max #box is 0, total #box is 0
[07/15 18:59:09    122s] Finished checking exclusive groups violations. Found 0 Vio.
[07/15 18:59:09    122s] 
[07/15 18:59:09    122s] Running CheckPlace using 1 thread in normal mode...
[07/15 18:59:09    122s] 
[07/15 18:59:09    122s] ...checkPlace normal is done!
[07/15 18:59:09    122s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:2247.2M, EPOCH TIME: 1721084349.661253
[07/15 18:59:09    122s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.010, REAL:0.000, MEM:2247.2M, EPOCH TIME: 1721084349.661735
[07/15 18:59:09    122s] *info: Placed = 1413           (Fixed = 11)
[07/15 18:59:09    122s] *info: Unplaced = 0           
[07/15 18:59:09    122s] Placement Density:65.90%(53794/81624)
[07/15 18:59:09    122s] Placement Density (including fixed std cells):65.90%(53794/81624)
[07/15 18:59:09    122s] All LLGs are deleted
[07/15 18:59:09    122s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1413).
[07/15 18:59:09    122s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:59:09    122s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2247.2M, EPOCH TIME: 1721084349.662121
[07/15 18:59:09    122s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2247.2M, EPOCH TIME: 1721084349.662187
[07/15 18:59:09    122s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:59:09    122s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:59:09    122s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=2247.2M)
[07/15 18:59:09    122s] OPERPROF: Finished checkPlace at level 1, CPU:0.010, REAL:0.011, MEM:2247.2M, EPOCH TIME: 1721084349.662741
[07/15 18:59:09    122s] 
[07/15 18:59:09    122s] changeUseClockNetStatus Option :  -noFixedNetWires 
[07/15 18:59:09    122s] *** Changed status on (0) nets in Clock.
[07/15 18:59:09    122s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=2247.2M) ***
[07/15 18:59:09    122s] % Begin detailRoute (date=07/15 18:59:09, mem=1710.1M)
[07/15 18:59:09    122s] 
[07/15 18:59:09    122s] detailRoute
[07/15 18:59:09    122s] 
[07/15 18:59:09    122s] #Start detailRoute on Mon Jul 15 18:59:09 2024
[07/15 18:59:09    122s] #
[07/15 18:59:09    122s] ### Time Record (detailRoute) is installed.
[07/15 18:59:09    122s] ### Time Record (Pre Callback) is installed.
[07/15 18:59:09    122s] Closing parasitic data file '/tmp/innovus_temp_6155_phoenix_saul_kq9F5E/aska_dig_6155_NK8Yzi.rcdb.d': 1447 access done (mem: 2247.184M)
[07/15 18:59:09    122s] ### Time Record (Pre Callback) is uninstalled.
[07/15 18:59:09    122s] ### Time Record (DB Import) is installed.
[07/15 18:59:09    122s] ### Net info: total nets: 1474
[07/15 18:59:09    122s] ### Net info: dirty nets: 0
[07/15 18:59:09    122s] ### Net info: marked as disconnected nets: 0
[07/15 18:59:09    122s] #num needed restored net=0
[07/15 18:59:09    122s] #need_extraction net=0 (total=1474)
[07/15 18:59:09    122s] ### Net info: fully routed nets: 1447
[07/15 18:59:09    122s] ### Net info: trivial (< 2 pins) nets: 27
[07/15 18:59:09    122s] ### Net info: unrouted nets: 0
[07/15 18:59:09    122s] ### Net info: re-extraction nets: 0
[07/15 18:59:09    122s] ### Net info: ignored nets: 0
[07/15 18:59:09    122s] ### Net info: skip routing nets: 0
[07/15 18:59:09    122s] ### import design signature (82): route=1347044375 fixed_route=189297369 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=2142392743 dirty_area=0 del_dirty_area=0 cell=617033167 placement=1222090169 pin_access=2121905909 inst_pattern=1 via=1588046920 routing_via=1346020735
[07/15 18:59:09    122s] ### Time Record (DB Import) is uninstalled.
[07/15 18:59:09    122s] #NanoRoute Version 21.18-s099_1 NR230707-1955/21_18-UB
[07/15 18:59:09    122s] #RTESIG:78da95d2c94ec330100660ce3cc5c8eda1486df1d8711c5f59ae80ca72ad0c71da48a983
[07/15 18:59:09    122s] #       bc20f5edb1da5351c8e2eb7cf93de3cc6cfef1b801c2708dc5ca53a5b6084f1bc6a9a472
[07/15 18:59:09    122s] #       854a885b86db547abf23d7b3f9f3cb9b2ca0d28d37b0f86cdb6609e5d1ea43fd05a5a974
[07/15 18:59:09    122s] #       6c027813426d7737678d5c02aee9e9c0a26a5a1d9610bd717f1c4fe509b159ce21e5d536
[07/15 18:59:09    122s] #       989d719d89922a20a748020b1f5caa743ba4400ee98afa3e86212a80fcd42ec4d6b70fe7
[07/15 18:59:09    122s] #       c65e4d88df039f6519101d439b5830ce6a77ec742ab9294f4b915ffa8e4c445e4070716c
[07/15 18:59:09    122s] #       260a3e8dcb295cc81cd49875c09c5ef6d1690a3a3cbf5408d8bf29c9e440f6f56edfff1f
[07/15 18:59:09    122s] #       b15069557cd0b6d4ae4cd6d878f84f2210db5ad3a71832313424c32c1fb5c60c0b0659ff
[07/15 18:59:09    122s] #       a08cd1d4d6400ea36cf05513cac620310271d5d3d2d52f860b6dd3
[07/15 18:59:09    122s] #
[07/15 18:59:09    122s] ### Time Record (Data Preparation) is installed.
[07/15 18:59:09    122s] #Start routing data preparation on Mon Jul 15 18:59:09 2024
[07/15 18:59:09    122s] #
[07/15 18:59:09    122s] #Minimum voltage of a net in the design = 0.000.
[07/15 18:59:09    122s] #Maximum voltage of a net in the design = 3.600.
[07/15 18:59:09    122s] #Voltage range [0.000 - 3.600] has 1472 nets.
[07/15 18:59:09    122s] #Voltage range [0.000 - 0.000] has 1 net.
[07/15 18:59:09    122s] #Voltage range [3.000 - 3.600] has 1 net.
[07/15 18:59:09    122s] #Build and mark too close pins for the same net.
[07/15 18:59:09    122s] # MET1         H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.4850
[07/15 18:59:09    122s] # MET2         V   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
[07/15 18:59:09    122s] # MET3         H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
[07/15 18:59:09    122s] # MET4         V   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
[07/15 18:59:09    122s] # METTP        H   Track-Pitch = 1.1200    Line-2-Via Pitch = 0.9500
[07/15 18:59:09    122s] # METTPL       V   Track-Pitch = 5.6000    Line-2-Via Pitch = 5.5000
[07/15 18:59:09    122s] #Bottom routing layer index=1(MET1), bottom routing layer for shielding=1(MET1), bottom shield layer=1(MET1)
[07/15 18:59:09    122s] #shield_bottom_stripe_layer=1(MET1), shield_top_stripe_layer=4(MET4)
[07/15 18:59:09    122s] #pin_access_rlayer=2(MET2)
[07/15 18:59:09    122s] #shield_top_dpt_rlayer=-1 top_rlayer=4 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
[07/15 18:59:09    122s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[07/15 18:59:09    122s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1711.76 (MB), peak = 1818.45 (MB)
[07/15 18:59:09    122s] #Regenerating Ggrids automatically.
[07/15 18:59:09    122s] #Auto generating G-grids with size=15 tracks, using layer MET2's pitch = 0.5600.
[07/15 18:59:09    122s] #Using automatically generated G-grids.
[07/15 18:59:11    124s] #Done routing data preparation.
[07/15 18:59:11    124s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1713.70 (MB), peak = 1818.45 (MB)
[07/15 18:59:11    124s] ### Time Record (Data Preparation) is uninstalled.
[07/15 18:59:11    124s] #Minimum voltage of a net in the design = 0.000.
[07/15 18:59:11    124s] #Maximum voltage of a net in the design = 3.600.
[07/15 18:59:11    124s] #Voltage range [0.000 - 3.600] has 1472 nets.
[07/15 18:59:11    124s] #Voltage range [0.000 - 0.000] has 1 net.
[07/15 18:59:11    124s] #Voltage range [3.000 - 3.600] has 1 net.
[07/15 18:59:11    124s] #Minimum voltage of a net in the design = 0.000.
[07/15 18:59:11    124s] #Maximum voltage of a net in the design = 3.600.
[07/15 18:59:11    124s] #Voltage range [0.000 - 3.600] has 1472 nets.
[07/15 18:59:11    124s] #Voltage range [0.000 - 0.000] has 1 net.
[07/15 18:59:11    124s] #Voltage range [3.000 - 3.600] has 1 net.
[07/15 18:59:11    124s] ### Time Record (Post Route Via Swapping) is installed.
[07/15 18:59:11    124s] ### drc_pitch = 2820 (  2.8200 um) drc_range = 1400 (  1.4000 um) route_pitch = 1880 (  1.8800 um) patch_pitch = 9240 (  9.2400 um) top_route_layer = 4 top_pin_layer = 4
[07/15 18:59:11    124s] #
[07/15 18:59:11    124s] #Start Post Route via swapping...
[07/15 18:59:11    124s] #   number of violations = 0
[07/15 18:59:11    124s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1714.26 (MB), peak = 1818.45 (MB)
[07/15 18:59:11    124s] #CELL_VIEW aska_dig,init has no DRC violation.
[07/15 18:59:11    124s] #Total number of DRC violations = 0
[07/15 18:59:11    124s] #Total number of process antenna violations = 0
[07/15 18:59:11    124s] #Total number of net violated process antenna rule = 0
[07/15 18:59:11    124s] #Post Route via swapping is done.
[07/15 18:59:11    124s] ### Time Record (Post Route Via Swapping) is uninstalled.
[07/15 18:59:11    124s] #Total wire length = 58410 um.
[07/15 18:59:11    124s] #Total half perimeter of net bounding box = 50505 um.
[07/15 18:59:11    124s] #Total wire length on LAYER MET1 = 3931 um.
[07/15 18:59:11    124s] #Total wire length on LAYER MET2 = 26268 um.
[07/15 18:59:11    124s] #Total wire length on LAYER MET3 = 25974 um.
[07/15 18:59:11    124s] #Total wire length on LAYER MET4 = 2237 um.
[07/15 18:59:11    124s] #Total wire length on LAYER METTP = 0 um.
[07/15 18:59:11    124s] #Total wire length on LAYER METTPL = 0 um.
[07/15 18:59:11    124s] #Total number of vias = 8079
[07/15 18:59:11    124s] #Total number of multi-cut vias = 7414 ( 91.8%)
[07/15 18:59:11    124s] #Total number of single cut vias = 665 (  8.2%)
[07/15 18:59:11    124s] #Up-Via Summary (total 8079):
[07/15 18:59:11    124s] #                   single-cut          multi-cut      Total
[07/15 18:59:11    124s] #-----------------------------------------------------------
[07/15 18:59:11    124s] # MET1             652 ( 13.2%)      4288 ( 86.8%)       4940
[07/15 18:59:11    124s] # MET2              13 (  0.4%)      2959 ( 99.6%)       2972
[07/15 18:59:11    124s] # MET3               0 (  0.0%)       167 (100.0%)        167
[07/15 18:59:11    124s] #-----------------------------------------------------------
[07/15 18:59:11    124s] #                  665 (  8.2%)      7414 ( 91.8%)       8079 
[07/15 18:59:11    124s] #
[07/15 18:59:11    124s] ### Time Record (DB Export) is installed.
[07/15 18:59:11    124s] ### export design design signature (87): route=331671759 fixed_route=189297369 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1834885704 dirty_area=0 del_dirty_area=0 cell=617033167 placement=1222090169 pin_access=2121905909 inst_pattern=1 via=1588046920 routing_via=1346020735
[07/15 18:59:11    124s] ### Time Record (DB Export) is uninstalled.
[07/15 18:59:11    124s] ### Time Record (Post Callback) is installed.
[07/15 18:59:11    124s] ### Time Record (Post Callback) is uninstalled.
[07/15 18:59:11    124s] #
[07/15 18:59:11    124s] #detailRoute statistics:
[07/15 18:59:11    124s] #Cpu time = 00:00:02
[07/15 18:59:11    124s] #Elapsed time = 00:00:02
[07/15 18:59:11    124s] #Increased memory = -0.02 (MB)
[07/15 18:59:11    124s] #Total memory = 1710.10 (MB)
[07/15 18:59:11    124s] #Peak memory = 1818.45 (MB)
[07/15 18:59:11    124s] #Number of warnings = 0
[07/15 18:59:11    124s] #Total number of warnings = 6
[07/15 18:59:11    124s] #Number of fails = 0
[07/15 18:59:11    124s] #Total number of fails = 0
[07/15 18:59:11    124s] #Complete detailRoute on Mon Jul 15 18:59:11 2024
[07/15 18:59:11    124s] #
[07/15 18:59:11    124s] ### import design signature (88): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=2121905909 inst_pattern=1 via=1588046920 routing_via=1346020735
[07/15 18:59:11    124s] ### Time Record (detailRoute) is uninstalled.
[07/15 18:59:11    124s] % End detailRoute (date=07/15 18:59:11, total cpu=0:00:02.2, real=0:00:02.0, peak res=1710.2M, current mem=1710.2M)
[07/15 18:59:11    125s] #Default setup view is reset to slow_functional_mode.
[07/15 18:59:11    125s] AAE_INFO: Post Route call back at the end of routeDesign
[07/15 18:59:11    125s] #routeDesign: cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1702.46 (MB), peak = 1818.45 (MB)
[07/15 18:59:11    125s] 
[07/15 18:59:11    125s] *** Summary of all messages that are not suppressed in this session:
[07/15 18:59:11    125s] Severity  ID               Count  Summary                                  
[07/15 18:59:11    125s] WARNING   NRIF-80              1  When droutePostRouteSwapVia is set to 'm...
[07/15 18:59:11    125s] *** Message Summary: 1 warning(s), 0 error(s)
[07/15 18:59:11    125s] 
[07/15 18:59:11    125s] ### Time Record (routeDesign) is uninstalled.
[07/15 18:59:11    125s] ### 
[07/15 18:59:11    125s] ###   Scalability Statistics
[07/15 18:59:11    125s] ### 
[07/15 18:59:11    125s] ### --------------------------------+----------------+----------------+----------------+
[07/15 18:59:11    125s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[07/15 18:59:11    125s] ### --------------------------------+----------------+----------------+----------------+
[07/15 18:59:11    125s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[07/15 18:59:11    125s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[07/15 18:59:11    125s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[07/15 18:59:11    125s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[07/15 18:59:11    125s] ###   Data Preparation              |        00:00:01|        00:00:01|             1.0|
[07/15 18:59:11    125s] ###   Post Route Via Swapping       |        00:00:01|        00:00:01|             1.0|
[07/15 18:59:11    125s] ###   Entire Command                |        00:00:02|        00:00:02|             1.0|
[07/15 18:59:11    125s] ### --------------------------------+----------------+----------------+----------------+
[07/15 18:59:11    125s] ### 
[07/15 18:59:12    125s] #% End routeDesign (date=07/15 18:59:11, total cpu=0:00:02.3, real=0:00:03.0, peak res=1710.2M, current mem=1702.5M)
[07/15 18:59:23    125s] <CMD> verifyProcessAntenna -report aska_dig.antenna.rpt -error 1000
[07/15 18:59:23    125s] 
[07/15 18:59:23    125s] ******* START VERIFY ANTENNA ********
[07/15 18:59:23    125s] Report File: aska_dig.antenna.rpt
[07/15 18:59:23    125s] LEF Macro File: aska_dig.antenna.lef
[07/15 18:59:23    125s] Verification Complete: 0 Violations
[07/15 18:59:23    125s] ******* DONE VERIFY ANTENNA ********
[07/15 18:59:23    125s] (CPU Time: 0:00:00.1  MEM: 0.000M)
[07/15 18:59:23    125s] 
[07/15 18:59:33    125s] <CMD> verifyConnectivity -type all -error 1000 -warning 50
[07/15 18:59:33    125s] VERIFY_CONNECTIVITY use new engine.
[07/15 18:59:33    125s] 
[07/15 18:59:33    125s] ******** Start: VERIFY CONNECTIVITY ********
[07/15 18:59:33    125s] Start Time: Mon Jul 15 18:59:33 2024
[07/15 18:59:33    125s] 
[07/15 18:59:33    125s] Design Name: aska_dig
[07/15 18:59:33    125s] Database Units: 1000
[07/15 18:59:33    125s] Design Boundary: (0.0000, 0.0000) (445.2000, 241.9200)
[07/15 18:59:33    125s] Error Limit = 1000; Warning Limit = 50
[07/15 18:59:33    125s] Check all nets
[07/15 18:59:33    125s] 
[07/15 18:59:33    125s] Begin Summary 
[07/15 18:59:33    125s]   Found no problems or warnings.
[07/15 18:59:33    125s] End Summary
[07/15 18:59:33    125s] 
[07/15 18:59:33    125s] End Time: Mon Jul 15 18:59:33 2024
[07/15 18:59:33    125s] Time Elapsed: 0:00:00.0
[07/15 18:59:33    125s] 
[07/15 18:59:33    125s] ******** End: VERIFY CONNECTIVITY ********
[07/15 18:59:33    125s]   Verification Complete : 0 Viols.  0 Wrngs.
[07/15 18:59:33    125s]   (CPU Time: 0:00:00.0  MEM: 0.000M)
[07/15 18:59:33    125s] 
[07/15 18:59:38    125s] <CMD> get_verify_drc_mode -disable_rules -quiet
[07/15 18:59:38    125s] <CMD> get_verify_drc_mode -quiet -area
[07/15 18:59:38    125s] <CMD> get_verify_drc_mode -quiet -layer_range
[07/15 18:59:38    125s] <CMD> get_verify_drc_mode -check_ndr_spacing -quiet
[07/15 18:59:38    125s] <CMD> get_verify_drc_mode -check_only -quiet
[07/15 18:59:38    125s] <CMD> get_verify_drc_mode -check_same_via_cell -quiet
[07/15 18:59:38    125s] <CMD> get_verify_drc_mode -exclude_pg_net -quiet
[07/15 18:59:38    125s] <CMD> get_verify_drc_mode -ignore_trial_route -quiet
[07/15 18:59:38    125s] <CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
[07/15 18:59:38    125s] <CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
[07/15 18:59:38    125s] <CMD> get_verify_drc_mode -limit -quiet
[07/15 18:59:53    126s] <CMD> set_verify_drc_mode -disable_rules {} -check_ndr_spacing auto -check_only all -check_same_via_cell true -exclude_pg_net false -ignore_trial_route false -ignore_cell_blockage false -use_min_spacing_on_block_obs auto -report aska_dig.drc.rpt -limit 1000
[07/15 18:59:53    126s] <CMD> verify_drc
[07/15 18:59:53    126s] #-check_only all                         # enums={all regular special selected_net selected cell default}, default=regular+special, user setting
[07/15 18:59:53    126s] #-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
[07/15 18:59:53    126s] #-check_same_via_cell true               # bool, default=false, user setting
[07/15 18:59:53    126s] #-report aska_dig.drc.rpt                # string, default="", user setting
[07/15 18:59:53    126s]  *** Starting Verify DRC (MEM: 2243.0) ***
[07/15 18:59:53    126s] 
[07/15 18:59:53    126s]   VERIFY DRC ...... Starting Verification
[07/15 18:59:53    126s]   VERIFY DRC ...... Initializing
[07/15 18:59:53    126s]   VERIFY DRC ...... Deleting Existing Violations
[07/15 18:59:53    126s]   VERIFY DRC ...... Creating Sub-Areas
[07/15 18:59:53    126s]   VERIFY DRC ...... Using new threading
[07/15 18:59:53    126s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 224.480 241.920} 1 of 2
[07/15 18:59:53    126s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[07/15 18:59:53    126s]   VERIFY DRC ...... Sub-Area: {224.480 0.000 445.200 241.920} 2 of 2
[07/15 18:59:53    126s]   VERIFY DRC ...... Sub-Area : 2 complete 0 Viols.
[07/15 18:59:53    126s] 
[07/15 18:59:53    126s]   Verification Complete : 0 Viols.
[07/15 18:59:53    126s] 
[07/15 18:59:53    126s]  *** End Verify DRC (CPU: 0:00:00.3  ELAPSED TIME: 0.00  MEM: 256.1M) ***
[07/15 18:59:53    126s] 
[07/15 18:59:53    126s] <CMD> set_verify_drc_mode -area {0 0 0 0}
[07/15 19:00:55    128s] <CMD> saveDesign aska_dig_ld_fp_pw_pn_placed_cts_routed
[07/15 19:00:55    128s] #% Begin save design ... (date=07/15 19:00:55, mem=1714.9M)
[07/15 19:00:55    129s] **WARN: (IMPSYT-7316):	Cellview contents at '/home/saul/projects/ASKA_DIGITAL/ASKA_DIG/innovus/FEOADesignlib/aska_dig/aska_dig_ld_fp_pw_pn' will be copied to '/home/saul/projects/ASKA_DIGITAL/ASKA_DIG/innovus/FEOADesignlib/aska_dig/aska_dig_ld_fp_pw_pn_placed_cts_routed.tmp'.
[07/15 19:00:55    129s] ----- oaOut ---------------------------
[07/15 19:00:55    129s] Saving OpenAccess database: Lib: FEOADesignlib, Cell: aska_dig, View: aska_dig_ld_fp_pw_pn_placed_cts_routed.tmp
[07/15 19:00:56    129s] FE units: 0.001 microns/dbu, OA units: 0.001 microns/dbu, Conversion factor: 1
[07/15 19:00:56    129s] Special routes: 152 strips and 250 vias are created in OpenAccess database.
[07/15 19:00:56    129s] Signal Routes: Created 7622 routes.
[07/15 19:00:56    129s] Created 1413 insts; 2826 instTerms; 1474 nets; 0 routes.
[07/15 19:00:56    129s] TIMER: Write OA to disk: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0.
[07/15 19:00:56    129s] TIMER: Purge OA from memory: 0h 0m  0.01s cpu {0h 0m 0s elapsed} Memory = 0.0.
[07/15 19:00:56    129s] TIMER: oaOut total process: 0h 0m  0.12s cpu {0h 0m 1s elapsed} Memory = -0.0.
[07/15 19:00:56    129s] % Begin Save ccopt configuration ... (date=07/15 19:00:56, mem=1717.5M)
[07/15 19:00:56    129s] % End Save ccopt configuration ... (date=07/15 19:00:56, total cpu=0:00:00.0, real=0:00:00.0, peak res=1718.4M, current mem=1718.4M)
[07/15 19:00:56    129s] % Begin Save AAE data ... (date=07/15 19:00:56, mem=1718.4M)
[07/15 19:00:56    129s] Saving AAE Data ...
[07/15 19:00:56    129s] AAE DB initialization (MEM=2258.66 CPU=0:00:00.0 REAL=0:00:00.0) 
[07/15 19:00:56    129s] % End Save AAE data ... (date=07/15 19:00:56, total cpu=0:00:00.0, real=0:00:00.0, peak res=1719.3M, current mem=1719.3M)
[07/15 19:00:56    129s] **WARN: (IMPCTE-104):	The constraint mode of this inactive view 'typ_functional_mode' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
[07/15 19:00:56    129s] Type 'man IMPCTE-104' for more detail.
[07/15 19:00:56    129s] Saving preference file /home/saul/projects/ASKA_DIGITAL/ASKA_DIG/innovus/FEOADesignlib/aska_dig/aska_dig_ld_fp_pw_pn_placed_cts_routed#2etmp/inn_data/gui.pref.tcl ...
[07/15 19:00:56    129s] Saving mode setting ...
[07/15 19:00:56    129s] Saving global file ...
[07/15 19:00:56    129s] #Saving pin access data to file /home/saul/projects/ASKA_DIGITAL/ASKA_DIG/innovus/FEOADesignlib/aska_dig/aska_dig_ld_fp_pw_pn_placed_cts_routed#2etmp/inn_data/aska_dig.apa ...
[07/15 19:00:56    129s] #
[07/15 19:00:56    129s] Saving thumbnail file...
[07/15 19:00:56    129s] % Begin Save power constraints data ... (date=07/15 19:00:56, mem=1723.0M)
[07/15 19:00:56    129s] % End Save power constraints data ... (date=07/15 19:00:56, total cpu=0:00:00.0, real=0:00:00.0, peak res=1723.1M, current mem=1723.1M)
[07/15 19:00:57    129s] Generated self-contained design: /home/saul/projects/ASKA_DIGITAL/ASKA_DIG/innovus
[07/15 19:00:57    129s] Saving property file /home/saul/projects/ASKA_DIGITAL/ASKA_DIG/innovus/FEOADesignlib/aska_dig/aska_dig_ld_fp_pw_pn_placed_cts_routed#2etmp/inn_data/aska_dig.prop
[07/15 19:00:57    129s] *** Completed saveOALibCellAnnotation (cpu=0:00:00.0 real=0:00:00.0 mem=2316.6M) ***
[07/15 19:00:57    129s] #% End save design ... (date=07/15 19:00:57, total cpu=0:00:00.7, real=0:00:02.0, peak res=1726.5M, current mem=1726.5M)
[07/15 19:00:57    129s] 
[07/15 19:00:57    129s] *** Summary of all messages that are not suppressed in this session:
[07/15 19:00:57    129s] Severity  ID               Count  Summary                                  
[07/15 19:00:57    129s] WARNING   IMPSYT-7316          1  Cellview contents at '%s' will be copied...
[07/15 19:00:57    129s] WARNING   IMPCTE-104           1  The constraint mode of this inactive vie...
[07/15 19:00:57    129s] *** Message Summary: 2 warning(s), 0 error(s)
[07/15 19:00:57    129s] 
[07/15 19:01:10    129s] <CMD> getFillerMode -quiet
[07/15 19:01:10    129s] <CMD> setFillerMode -add_fillers_with_drc false
[07/15 19:01:10    129s] <CMD> addFiller -prefix FILLCAP -cell DECAP25JI3V DECAP15JI3V DECAP10JI3V DECAP7JI3V DECAP5JI3V
[07/15 19:01:10    130s] **WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute -target command to make the DRC clean.
[07/15 19:01:10    130s] Type 'man IMPSP-5217' for more detail.
[07/15 19:01:10    130s] OPERPROF: Starting PlacementAddFillerCore
 at level 1, MEM:2321.7M, EPOCH TIME: 1721084470.645051
[07/15 19:01:10    130s] OPERPROF:   Starting DPlace-Init-For-Physical at level 2, MEM:2321.7M, EPOCH TIME: 1721084470.645361
[07/15 19:01:10    130s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2321.7M, EPOCH TIME: 1721084470.645506
[07/15 19:01:10    130s] Processing tracks to init pin-track alignment.
[07/15 19:01:10    130s] z: 2, totalTracks: 1
[07/15 19:01:10    130s] z: 4, totalTracks: 1
[07/15 19:01:10    130s] z: 6, totalTracks: 1
[07/15 19:01:10    130s] #spOpts: N=180 hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 19:01:10    130s] All LLGs are deleted
[07/15 19:01:10    130s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 19:01:10    130s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 19:01:10    130s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:2321.7M, EPOCH TIME: 1721084470.648080
[07/15 19:01:10    130s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:2321.7M, EPOCH TIME: 1721084470.648216
[07/15 19:01:10    130s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2321.7M, EPOCH TIME: 1721084470.648362
[07/15 19:01:10    130s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 19:01:10    130s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 19:01:10    130s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:2321.7M, EPOCH TIME: 1721084470.648673
[07/15 19:01:10    130s] Max number of tech site patterns supported in site array is 256.
[07/15 19:01:10    130s] Core basic site is core_ji3v
[07/15 19:01:10    130s] OPERPROF:           Starting spiCheckSiteIfFastDPInitAvailable at level 6, MEM:2321.7M, EPOCH TIME: 1721084470.667111
[07/15 19:01:10    130s] After signature check, allow fast init is false, keep pre-filter is true.
[07/15 19:01:10    130s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[07/15 19:01:10    130s] OPERPROF:           Finished spiCheckSiteIfFastDPInitAvailable at level 6, CPU:0.000, REAL:0.004, MEM:2321.7M, EPOCH TIME: 1721084470.670779
[07/15 19:01:10    130s] SiteArray: non-trimmed site array dimensions = 45 x 723
[07/15 19:01:10    130s] SiteArray: use 176,128 bytes
[07/15 19:01:10    130s] SiteArray: current memory after site array memory allocation 2321.7M
[07/15 19:01:10    130s] SiteArray: FP blocked sites are writable
[07/15 19:01:10    130s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[07/15 19:01:10    130s] OPERPROF:           Starting RoutingBlockageFromWireViaStBox at level 6, MEM:2321.7M, EPOCH TIME: 1721084470.671349
[07/15 19:01:10    130s] Process 22458 wires and vias for routing blockage and capacity analysis
[07/15 19:01:10    130s] OPERPROF:           Finished RoutingBlockageFromWireViaStBox at level 6, CPU:0.010, REAL:0.006, MEM:2321.7M, EPOCH TIME: 1721084470.677026
[07/15 19:01:10    130s] SiteArray: number of non floorplan blocked sites for llg default is 32535
[07/15 19:01:10    130s] Atter site array init, number of instance map data is 0.
[07/15 19:01:10    130s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.030, REAL:0.029, MEM:2321.7M, EPOCH TIME: 1721084470.677283
[07/15 19:01:10    130s] 
[07/15 19:01:10    130s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 19:01:10    130s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.030, REAL:0.029, MEM:2321.7M, EPOCH TIME: 1721084470.677789
[07/15 19:01:10    130s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2321.7M, EPOCH TIME: 1721084470.677838
[07/15 19:01:10    130s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2337.7M, EPOCH TIME: 1721084470.678219
[07/15 19:01:10    130s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2337.7MB).
[07/15 19:01:10    130s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.030, REAL:0.033, MEM:2337.7M, EPOCH TIME: 1721084470.678385
[07/15 19:01:10    130s] OPERPROF:   Finished DPlace-Init-For-Physical at level 2, CPU:0.030, REAL:0.033, MEM:2337.7M, EPOCH TIME: 1721084470.678435
[07/15 19:01:10    130s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:2337.7M, EPOCH TIME: 1721084470.678473
[07/15 19:01:10    130s]   Signal wire search tree: 22550 elements. (cpu=0:00:00.0, mem=0.0M)
[07/15 19:01:10    130s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.010, REAL:0.004, MEM:2337.7M, EPOCH TIME: 1721084470.682008
[07/15 19:01:10    130s] OPERPROF:   Starting AddFillerWithCallMap at level 2, MEM:2337.7M, EPOCH TIME: 1721084470.683541
[07/15 19:01:10    130s] OPERPROF:     Starting AddFillerWithCallMap-Iter-1 at level 3, MEM:2337.7M, EPOCH TIME: 1721084470.683598
[07/15 19:01:10    130s] OPERPROF:       Starting AddFillerWithCallMap/AddFiller at level 4, MEM:2337.7M, EPOCH TIME: 1721084470.683716
[07/15 19:01:10    130s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:2337.7M, EPOCH TIME: 1721084470.683775
[07/15 19:01:10    130s] AddFiller init all instances time CPU:0.000, REAL:0.000
[07/15 19:01:10    130s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7f48abf10ec0.
[07/15 19:01:10    130s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 0 out of 1 thread pools are available.
[07/15 19:01:10    130s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7f48abf10ec0.
[07/15 19:01:10    130s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 0 out of 1 thread pools are available.
[07/15 19:01:10    130s] AddFiller main function time CPU:0.039, REAL:0.044
[07/15 19:01:10    130s] Filler instance commit time CPU:0.004, REAL:0.004
[07/15 19:01:10    130s] *INFO: Adding fillers to top-module.
[07/15 19:01:10    130s] *INFO:   Added 142 filler insts (cell DECAP25JI3V / prefix FILLCAP).
[07/15 19:01:10    130s] *INFO:   Added 74 filler insts (cell DECAP15JI3V / prefix FILLCAP).
[07/15 19:01:10    130s] *INFO:   Added 43 filler insts (cell DECAP10JI3V / prefix FILLCAP).
[07/15 19:01:10    130s] *INFO:   Added 306 filler insts (cell DECAP7JI3V / prefix FILLCAP).
[07/15 19:01:10    130s] *INFO:   Added 119 filler insts (cell DECAP5JI3V / prefix FILLCAP).
[07/15 19:01:10    130s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.040, REAL:0.044, MEM:2313.7M, EPOCH TIME: 1721084470.728206
[07/15 19:01:10    130s] *INFO: Total 684 filler insts added - prefix FILLCAP (CPU: 0:00:00.1).
[07/15 19:01:10    130s] OPERPROF:       Finished AddFillerWithCallMap/AddFiller at level 4, CPU:0.040, REAL:0.045, MEM:2313.7M, EPOCH TIME: 1721084470.728298
[07/15 19:01:10    130s] OPERPROF:       Starting AddFillerWithCellMap/BatchGNCProcess at level 4, MEM:2313.7M, EPOCH TIME: 1721084470.728342
[07/15 19:01:10    130s] For 684 new insts, OPERPROF:       Finished AddFillerWithCellMap/BatchGNCProcess at level 4, CPU:0.000, REAL:0.001, MEM:2313.7M, EPOCH TIME: 1721084470.728845
[07/15 19:01:10    130s] OPERPROF:     Finished AddFillerWithCallMap-Iter-1 at level 3, CPU:0.040, REAL:0.045, MEM:2313.7M, EPOCH TIME: 1721084470.728892
[07/15 19:01:10    130s] OPERPROF:   Finished AddFillerWithCallMap at level 2, CPU:0.040, REAL:0.045, MEM:2313.7M, EPOCH TIME: 1721084470.728931
[07/15 19:01:10    130s] OPERPROF:   Starting spDPlaceCleanup(full) at level 2, MEM:2313.7M, EPOCH TIME: 1721084470.729026
[07/15 19:01:10    130s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2097).
[07/15 19:01:10    130s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 19:01:10    130s] All LLGs are deleted
[07/15 19:01:10    130s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 19:01:10    130s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 19:01:10    130s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:2313.7M, EPOCH TIME: 1721084470.731016
[07/15 19:01:10    130s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:2313.5M, EPOCH TIME: 1721084470.731108
[07/15 19:01:10    130s] OPERPROF:   Finished spDPlaceCleanup(full) at level 2, CPU:0.010, REAL:0.003, MEM:2305.5M, EPOCH TIME: 1721084470.731758
[07/15 19:01:10    130s] OPERPROF: Finished PlacementAddFillerCore
 at level 1, CPU:0.090, REAL:0.087, MEM:2305.5M, EPOCH TIME: 1721084470.731807
[07/15 19:01:10    130s] <CMD> addFiller -prefix FILL -cell FEED25JI3V FEED15JI3V FEED10JI3V FEED7JI3V FEED5JI3V FEED3JI3V FEED2JI3V FEED1JI3V
[07/15 19:01:10    130s] **WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute -target command to make the DRC clean.
[07/15 19:01:10    130s] Type 'man IMPSP-5217' for more detail.
[07/15 19:01:10    130s] OPERPROF: Starting PlacementAddFillerCore
 at level 1, MEM:2305.5M, EPOCH TIME: 1721084470.736057
[07/15 19:01:10    130s] OPERPROF:   Starting DPlace-Init-For-Physical at level 2, MEM:2305.5M, EPOCH TIME: 1721084470.736170
[07/15 19:01:10    130s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2305.5M, EPOCH TIME: 1721084470.736251
[07/15 19:01:10    130s] Processing tracks to init pin-track alignment.
[07/15 19:01:10    130s] z: 2, totalTracks: 1
[07/15 19:01:10    130s] z: 4, totalTracks: 1
[07/15 19:01:10    130s] z: 6, totalTracks: 1
[07/15 19:01:10    130s] #spOpts: N=180 hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 19:01:10    130s] All LLGs are deleted
[07/15 19:01:10    130s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 19:01:10    130s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 19:01:10    130s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:2305.5M, EPOCH TIME: 1721084470.737526
[07/15 19:01:10    130s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:2305.5M, EPOCH TIME: 1721084470.737598
[07/15 19:01:10    130s] # Building aska_dig llgBox search-tree.
[07/15 19:01:10    130s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2305.5M, EPOCH TIME: 1721084470.737710
[07/15 19:01:10    130s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 19:01:10    130s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 19:01:10    130s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:2305.5M, EPOCH TIME: 1721084470.737865
[07/15 19:01:10    130s] Max number of tech site patterns supported in site array is 256.
[07/15 19:01:10    130s] Core basic site is core_ji3v
[07/15 19:01:10    130s] OPERPROF:           Starting spiCheckSiteIfFastDPInitAvailable at level 6, MEM:2305.5M, EPOCH TIME: 1721084470.746612
[07/15 19:01:10    130s] After signature check, allow fast init is true, keep pre-filter is true.
[07/15 19:01:10    130s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[07/15 19:01:10    130s] OPERPROF:           Finished spiCheckSiteIfFastDPInitAvailable at level 6, CPU:0.000, REAL:0.003, MEM:2305.5M, EPOCH TIME: 1721084470.749972
[07/15 19:01:10    130s] SiteArray: non-trimmed site array dimensions = 45 x 723
[07/15 19:01:10    130s] SiteArray: use 176,128 bytes
[07/15 19:01:10    130s] SiteArray: current memory after site array memory allocation 2305.7M
[07/15 19:01:10    130s] SiteArray: FP blocked sites are writable
[07/15 19:01:10    130s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[07/15 19:01:10    130s] OPERPROF:           Starting RoutingBlockageFromWireViaStBox at level 6, MEM:2305.7M, EPOCH TIME: 1721084470.750588
[07/15 19:01:10    130s] Process 22458 wires and vias for routing blockage and capacity analysis
[07/15 19:01:10    130s] OPERPROF:           Finished RoutingBlockageFromWireViaStBox at level 6, CPU:0.010, REAL:0.006, MEM:2305.7M, EPOCH TIME: 1721084470.756586
[07/15 19:01:10    130s] SiteArray: number of non floorplan blocked sites for llg default is 32535
[07/15 19:01:10    130s] Atter site array init, number of instance map data is 0.
[07/15 19:01:10    130s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.020, REAL:0.019, MEM:2305.7M, EPOCH TIME: 1721084470.756848
[07/15 19:01:10    130s] 
[07/15 19:01:10    130s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 19:01:10    130s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.020, REAL:0.020, MEM:2305.7M, EPOCH TIME: 1721084470.757278
[07/15 19:01:10    130s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2305.7M, EPOCH TIME: 1721084470.757328
[07/15 19:01:10    130s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2321.7M, EPOCH TIME: 1721084470.757728
[07/15 19:01:10    130s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2321.7MB).
[07/15 19:01:10    130s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.020, REAL:0.022, MEM:2321.7M, EPOCH TIME: 1721084470.757926
[07/15 19:01:10    130s] OPERPROF:   Finished DPlace-Init-For-Physical at level 2, CPU:0.020, REAL:0.022, MEM:2321.7M, EPOCH TIME: 1721084470.757965
[07/15 19:01:10    130s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:2321.7M, EPOCH TIME: 1721084470.758003
[07/15 19:01:10    130s]   Signal wire search tree: 22550 elements. (cpu=0:00:00.0, mem=0.0M)
[07/15 19:01:10    130s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.000, REAL:0.003, MEM:2321.7M, EPOCH TIME: 1721084470.761438
[07/15 19:01:10    130s] OPERPROF:   Starting AddFillerWithCallMap at level 2, MEM:2321.7M, EPOCH TIME: 1721084470.763336
[07/15 19:01:10    130s] OPERPROF:     Starting AddFillerWithCallMap-Iter-1 at level 3, MEM:2321.7M, EPOCH TIME: 1721084470.763402
[07/15 19:01:10    130s] OPERPROF:       Starting AddFillerWithCallMap/AddFiller at level 4, MEM:2321.7M, EPOCH TIME: 1721084470.763545
[07/15 19:01:10    130s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:2321.7M, EPOCH TIME: 1721084470.763599
[07/15 19:01:10    130s] AddFiller init all instances time CPU:0.000, REAL:0.000
[07/15 19:01:10    130s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7f48abf10ec0.
[07/15 19:01:10    130s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 0 out of 1 thread pools are available.
[07/15 19:01:10    130s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7f48abf10ec0.
[07/15 19:01:10    130s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 0 out of 1 thread pools are available.
[07/15 19:01:10    130s] AddFiller main function time CPU:0.030, REAL:0.043
[07/15 19:01:10    130s] Filler instance commit time CPU:0.006, REAL:0.006
[07/15 19:01:10    130s] *INFO: Adding fillers to top-module.
[07/15 19:01:10    130s] *INFO:   Added 3 filler insts (cell FEED25JI3V / prefix FILL).
[07/15 19:01:10    130s] *INFO:   Added 17 filler insts (cell FEED15JI3V / prefix FILL).
[07/15 19:01:10    130s] *INFO:   Added 22 filler insts (cell FEED10JI3V / prefix FILL).
[07/15 19:01:10    130s] *INFO:   Added 37 filler insts (cell FEED7JI3V / prefix FILL).
[07/15 19:01:10    130s] *INFO:   Added 105 filler insts (cell FEED5JI3V / prefix FILL).
[07/15 19:01:10    130s] *INFO:   Added 339 filler insts (cell FEED3JI3V / prefix FILL).
[07/15 19:01:10    130s] *INFO:   Added 272 filler insts (cell FEED2JI3V / prefix FILL).
[07/15 19:01:10    130s] *INFO:   Added 371 filler insts (cell FEED1JI3V / prefix FILL).
[07/15 19:01:10    130s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.040, REAL:0.043, MEM:2305.7M, EPOCH TIME: 1721084470.806565
[07/15 19:01:10    130s] *INFO: Total 1166 filler insts added - prefix FILL (CPU: 0:00:00.1).
[07/15 19:01:10    130s] OPERPROF:       Finished AddFillerWithCallMap/AddFiller at level 4, CPU:0.040, REAL:0.043, MEM:2305.7M, EPOCH TIME: 1721084470.806649
[07/15 19:01:10    130s] OPERPROF:       Starting AddFillerWithCellMap/BatchGNCProcess at level 4, MEM:2305.7M, EPOCH TIME: 1721084470.806692
[07/15 19:01:10    130s] For 1166 new insts, OPERPROF:       Finished AddFillerWithCellMap/BatchGNCProcess at level 4, CPU:0.000, REAL:0.001, MEM:2305.7M, EPOCH TIME: 1721084470.807462
[07/15 19:01:10    130s] OPERPROF:     Finished AddFillerWithCallMap-Iter-1 at level 3, CPU:0.040, REAL:0.044, MEM:2305.7M, EPOCH TIME: 1721084470.807510
[07/15 19:01:10    130s] OPERPROF:   Finished AddFillerWithCallMap at level 2, CPU:0.040, REAL:0.044, MEM:2305.7M, EPOCH TIME: 1721084470.807549
[07/15 19:01:10    130s] OPERPROF:   Starting spDPlaceCleanup(full) at level 2, MEM:2305.7M, EPOCH TIME: 1721084470.807640
[07/15 19:01:10    130s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:3263).
[07/15 19:01:10    130s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 19:01:10    130s] All LLGs are deleted
[07/15 19:01:10    130s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 19:01:10    130s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 19:01:10    130s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:2305.7M, EPOCH TIME: 1721084470.809605
[07/15 19:01:10    130s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:2305.5M, EPOCH TIME: 1721084470.809691
[07/15 19:01:10    130s] OPERPROF:   Finished spDPlaceCleanup(full) at level 2, CPU:0.010, REAL:0.002, MEM:2305.5M, EPOCH TIME: 1721084470.810112
[07/15 19:01:10    130s] OPERPROF: Finished PlacementAddFillerCore
 at level 1, CPU:0.070, REAL:0.074, MEM:2305.5M, EPOCH TIME: 1721084470.810160
[07/15 19:01:20    130s] ### Net info: total nets: 1474
[07/15 19:01:20    130s] ### Net info: dirty nets: 0
[07/15 19:01:20    130s] ### Net info: marked as disconnected nets: 0
[07/15 19:01:20    130s] #num needed restored net=0
[07/15 19:01:20    130s] #need_extraction net=0 (total=1474)
[07/15 19:01:20    130s] ### Net info: fully routed nets: 1447
[07/15 19:01:20    130s] ### Net info: trivial (< 2 pins) nets: 27
[07/15 19:01:20    130s] ### Net info: unrouted nets: 0
[07/15 19:01:20    130s] ### Net info: re-extraction nets: 0
[07/15 19:01:20    130s] ### Net info: ignored nets: 0
[07/15 19:01:20    130s] ### Net info: skip routing nets: 0
[07/15 19:01:20    130s] ### import design signature (89): route=556674106 fixed_route=556674106 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1920897106 dirty_area=0 del_dirty_area=0 cell=1481404682 placement=2017251862 pin_access=2121905909 inst_pattern=1 via=1588046920 routing_via=1346020735
[07/15 19:01:20    130s] #CELL_VIEW aska_dig,init
[07/15 19:01:20    130s] #Number of pins = 80
[07/15 19:01:20    130s] #Number of insts = 3263
[07/15 19:01:20    130s] #Number of special nets = 2
[07/15 19:01:20    130s] #Number of nets = 1474
[07/15 19:01:20    130s] #Begin net statistic report:
[07/15 19:01:20    130s] #    number of nets with preferred extra spacing = 0
[07/15 19:01:20    130s] #    number of nets with default rule = 1474
[07/15 19:01:20    130s] #    number of nets with pin count 0 = 27
[07/15 19:01:20    130s] #    number of nets with pin count 2 = 783
[07/15 19:01:20    130s] #    number of nets with pin count 3 = 454
[07/15 19:01:20    130s] #    number of nets with pin count 4 = 66
[07/15 19:01:20    130s] #    number of nets with pin count 5 = 45
[07/15 19:01:20    130s] #    number of nets with pin count 6 = 19
[07/15 19:01:20    130s] #    number of nets with pin count 7 = 36
[07/15 19:01:20    130s] #    number of nets with pin count 8 = 7
[07/15 19:01:20    130s] #    number of nets with pin count 9 = 1
[07/15 19:01:20    130s] #    number of nets with pin count 10 = 1
[07/15 19:01:20    130s] #    number of nets with pin count 11 = 1
[07/15 19:01:20    130s] #    number of nets with pin count 12 = 2
[07/15 19:01:20    130s] #    number of nets with pin count 14 = 1
[07/15 19:01:20    130s] #    number of nets with pin count 16 = 4
[07/15 19:01:20    130s] #    number of nets with pin count 17 = 1
[07/15 19:01:20    130s] #    number of nets with pin count [20 to 29) = 4
[07/15 19:01:20    130s] #    number of nets with pin count [30 to 39) = 7
[07/15 19:01:20    130s] #    number of nets with pin count [40 to 49) = 4
[07/15 19:01:20    130s] #    number of nets with pin count [50 to 59) = 4
[07/15 19:01:20    130s] #    number of nets with pin count [60 to 69) = 1
[07/15 19:01:20    130s] #    number of nets with pin count [70 to 79) = 4
[07/15 19:01:20    130s] #    number of nets with pin count [80 to 89) = 1
[07/15 19:01:20    130s] #    number of nets with pin count [90 to 99) = 1
[07/15 19:01:20    130s] #    average number of pin counts = 3.56
[07/15 19:01:20    130s] #    maximum number of pin counts = 95
[07/15 19:01:20    130s] #End net statistic report
[07/15 19:01:20    130s] #
[07/15 19:01:20    130s] #Begin instance pin statistic report:
[07/15 19:01:20    130s] #    number of pins on layer MET1 = 5172
[07/15 19:01:20    130s] #    number of pins with multiple layers = 0
[07/15 19:01:20    130s] #End instance pin statistic report
[07/15 19:01:20    130s] #
[07/15 19:01:20    130s] #Total wire length = 58410 um.
[07/15 19:01:20    130s] #Total half perimeter of net bounding box = 50505 um.
[07/15 19:01:20    130s] #Total wire length on LAYER MET1 = 3931 um.
[07/15 19:01:20    130s] #Total wire length on LAYER MET2 = 26268 um.
[07/15 19:01:20    130s] #Total wire length on LAYER MET3 = 25974 um.
[07/15 19:01:20    130s] #Total wire length on LAYER MET4 = 2237 um.
[07/15 19:01:20    130s] #Total wire length on LAYER METTP = 0 um.
[07/15 19:01:20    130s] #Total wire length on LAYER METTPL = 0 um.
[07/15 19:01:20    130s] #Total number of vias = 8079
[07/15 19:01:20    130s] #Total number of multi-cut vias = 7414 ( 91.8%)
[07/15 19:01:20    130s] #Total number of single cut vias = 665 (  8.2%)
[07/15 19:01:20    130s] #Up-Via Summary (total 8079):
[07/15 19:01:20    130s] #                   single-cut          multi-cut      Total
[07/15 19:01:20    130s] #-----------------------------------------------------------
[07/15 19:01:20    130s] # MET1             652 ( 13.2%)      4288 ( 86.8%)       4940
[07/15 19:01:20    130s] # MET2              13 (  0.4%)      2959 ( 99.6%)       2972
[07/15 19:01:20    130s] # MET3               0 (  0.0%)       167 (100.0%)        167
[07/15 19:01:20    130s] #-----------------------------------------------------------
[07/15 19:01:20    130s] #                  665 (  8.2%)      7414 ( 91.8%)       8079 
[07/15 19:01:20    130s] #
[07/15 19:01:20    130s] #
[07/15 19:01:20    130s] #Vias used for rule 'DEFAULT'
[07/15 19:01:20    130s] # VIA1_CH1_so                1066
[07/15 19:01:20    130s] # VIA1_CH2_so                 726
[07/15 19:01:20    130s] # VIA1_CV1_so                 665
[07/15 19:01:20    130s] # VIA1_CV2_so                 648
[07/15 19:01:20    130s] # VIA1_o                      521	(single)
[07/15 19:01:20    130s] # VIA1_CV1_hd                 274
[07/15 19:01:20    130s] # VIA1_CV2_hd                 243
[07/15 19:01:20    130s] # VIA1_CH2_so2                126
[07/15 19:01:20    130s] # VIA1_CH1_so_hd2             120
[07/15 19:01:20    130s] # VIA1_CH2_so_hd2             116
[07/15 19:01:20    130s] # VIA1_CH1_so2                109
[07/15 19:01:20    130s] # VIA1_Y_so                    98	(single)
[07/15 19:01:20    130s] # VIA1_CH1_eo                  56
[07/15 19:01:20    130s] # VIA1_CV2e_beo                42
[07/15 19:01:20    130s] # VIA1_X_so                    33	(single)
[07/15 19:01:20    130s] # VIA1_CV1e_beo                28
[07/15 19:01:20    130s] # VIA1_CV2w_beo                24
[07/15 19:01:20    130s] # VIA1_CH2_eo                  22
[07/15 19:01:20    130s] # VIA1_CV1w_beo                17
[07/15 19:01:20    130s] # VIA1_CH2_hd                   2
[07/15 19:01:20    130s] # VIA1_CH2n_beo                 1
[07/15 19:01:20    130s] # VIA1_CH2s_beo                 1
[07/15 19:01:20    130s] # VIA1_CH1n_beo                 1
[07/15 19:01:20    130s] # VIA1_CH1s_beo                 1
[07/15 19:01:20    130s] # VIA2_CH1_so                1367
[07/15 19:01:20    130s] # VIA2_CH2_so                1050
[07/15 19:01:20    130s] # VIA2_CV1_so                 304
[07/15 19:01:20    130s] # VIA2_CV2_so                 213
[07/15 19:01:20    130s] # VIA2_o                       12	(single)
[07/15 19:01:20    130s] # VIA2_CH1n_beo                10
[07/15 19:01:20    130s] # VIA2_CH2n_beo                 4
[07/15 19:01:20    130s] # VIA2_CH2s_beo                 4
[07/15 19:01:20    130s] # VIA2_CH1_hd                   2
[07/15 19:01:20    130s] # VIA2_CV1e_beo                 2
[07/15 19:01:20    130s] # VIA2_CH1s_beo                 2
[07/15 19:01:20    130s] # VIA2_CV1w_beo                 1
[07/15 19:01:20    130s] # VIA2_so                       1	(single)
[07/15 19:01:20    130s] # VIA3_CH1_so                  88
[07/15 19:01:20    130s] # VIA3_CH2_so                  46
[07/15 19:01:20    130s] # VIA3_CV1_so                  17
[07/15 19:01:20    130s] # VIA3_CV2_so                  16
[07/15 19:01:20    130s] #
[07/15 19:01:20    130s] #Total number of DRC violations = 0
[07/15 19:01:20    130s] ### export design design signature (91): route=556674106 fixed_route=556674106 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1920897106 dirty_area=0 del_dirty_area=0 cell=1481404682 placement=2017251862 pin_access=2121905909 inst_pattern=1 via=1588046920 routing_via=1346020735
[07/15 19:01:20    130s] ### import design signature (92): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=2121905909 inst_pattern=1 via=1588046920 routing_via=1346020735
[07/15 19:02:57    134s] <CMD> saveNetlist output/pnr.v
[07/15 19:02:57    134s] Writing Netlist "output/pnr.v" ...
[07/15 19:02:57    134s] <CMD> saveNetlist output/pnr_lvs.v -phys -excludeLeafCell
[07/15 19:02:57    134s] Writing Netlist "output/pnr_lvs.v" ...
[07/15 19:02:57    134s] Pwr name (vdd3i).
[07/15 19:02:57    134s] Gnd name (gnd3i).
[07/15 19:02:57    134s] 1 Pwr names and 1 Gnd names.
[07/15 19:02:57    134s] <CMD> saveNetlist output/pnr_cap.v -includePhysicalCell { DECAP25JI3V DECAP15JI3V DECAP10JI3V DECAP7JI3V DECAP5JI3V }
[07/15 19:02:57    134s] Writing Netlist "output/pnr_cap.v" ...
[07/15 19:03:28    135s] <CMD> saveDesign -cellview {ASKA_DIG aska_dig layout}
[07/15 19:03:28    135s] #% Begin save design ... (date=07/15 19:03:28, mem=1726.6M)
[07/15 19:03:28    135s] **WARN: (IMPSYT-7316):	Cellview contents at '/home/saul/projects/ASKA_DIGITAL/ASKA_DIG/innovus/FEOADesignlib/aska_dig/aska_dig_ld_fp_pw_pn' will be copied to '/home/saul/projects/ASKA_DIGITAL/ASKA_DIG/virtuoso/ASKA_DIG/aska_dig/layout.tmp'.
[07/15 19:03:29    135s] ----- oaOut ---------------------------
[07/15 19:03:29    135s] Saving OpenAccess database: Lib: ASKA_DIG, Cell: aska_dig, View: layout.tmp
[07/15 19:03:29    135s] **WARN: (IMPOAX-1820):	Not able to save Site 'core_ji3v_dh' in the technology library 'TECH_XH018'. Check if 'setOaxMode -allowTechUpdate true' or lib 'TECH_XH018' should not have technology data attached to it, modifying technology attached to design lib is not recommended. .
[07/15 19:03:29    135s] **WARN: (IMPOAX-1820):	Not able to save Site 'core_ji3v' in the technology library 'TECH_XH018'. Check if 'setOaxMode -allowTechUpdate true' or lib 'TECH_XH018' should not have technology data attached to it, modifying technology attached to design lib is not recommended. .
[07/15 19:03:29    135s] FE units: 0.001 microns/dbu, OA units: 0.001 microns/dbu, Conversion factor: 1
[07/15 19:03:29    135s] Special routes: 152 strips and 250 vias are created in OpenAccess database.
[07/15 19:03:29    135s] Signal Routes: Created 7622 routes.
[07/15 19:03:29    135s] Created 3263 insts; 6526 instTerms; 1474 nets; 0 routes.
[07/15 19:03:29    135s] TIMER: Write OA to disk: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0.
[07/15 19:03:29    135s] TIMER: Purge OA from memory: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0.
[07/15 19:03:29    135s] TIMER: oaOut total process: 0h 0m  0.14s cpu {0h 0m 0s elapsed} Memory = 0.0.
[07/15 19:03:29    135s] % Begin Save ccopt configuration ... (date=07/15 19:03:29, mem=1727.0M)
[07/15 19:03:29    135s] % End Save ccopt configuration ... (date=07/15 19:03:29, total cpu=0:00:00.0, real=0:00:00.0, peak res=1727.3M, current mem=1727.3M)
[07/15 19:03:29    135s] % Begin Save AAE data ... (date=07/15 19:03:29, mem=1727.3M)
[07/15 19:03:29    135s] Saving AAE Data ...
[07/15 19:03:29    135s] % End Save AAE data ... (date=07/15 19:03:29, total cpu=0:00:00.0, real=0:00:00.0, peak res=1727.3M, current mem=1727.3M)
[07/15 19:03:29    135s] **WARN: (IMPCTE-104):	The constraint mode of this inactive view 'typ_functional_mode' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
[07/15 19:03:29    135s] Type 'man IMPCTE-104' for more detail.
[07/15 19:03:29    135s] Saving preference file /home/saul/projects/ASKA_DIGITAL/ASKA_DIG/virtuoso/ASKA_DIG/aska_dig/layout#2etmp/inn_data/gui.pref.tcl ...
[07/15 19:03:29    135s] Saving mode setting ...
[07/15 19:03:29    135s] Saving global file ...
[07/15 19:03:29    135s] #Saving pin access data to file /home/saul/projects/ASKA_DIGITAL/ASKA_DIG/virtuoso/ASKA_DIG/aska_dig/layout#2etmp/inn_data/aska_dig.apa ...
[07/15 19:03:29    136s] #
[07/15 19:03:29    136s] Saving thumbnail file...
[07/15 19:03:29    136s] % Begin Save power constraints data ... (date=07/15 19:03:29, mem=1727.8M)
[07/15 19:03:29    136s] % End Save power constraints data ... (date=07/15 19:03:29, total cpu=0:00:00.0, real=0:00:00.0, peak res=1727.8M, current mem=1727.8M)
[07/15 19:03:30    136s] Generated self-contained design: /home/saul/projects/ASKA_DIGITAL/ASKA_DIG/virtuoso
[07/15 19:03:30    136s] Saving property file /home/saul/projects/ASKA_DIGITAL/ASKA_DIG/virtuoso/ASKA_DIG/aska_dig/layout#2etmp/inn_data/aska_dig.prop
[07/15 19:03:30    136s] *** Completed saveOALibCellAnnotation (cpu=0:00:00.0 real=0:00:00.0 mem=2318.3M) ***
[07/15 19:03:30    136s] #% End save design ... (date=07/15 19:03:30, total cpu=0:00:00.8, real=0:00:02.0, peak res=1728.1M, current mem=1728.1M)
[07/15 19:03:30    136s] 
[07/15 19:03:30    136s] *** Summary of all messages that are not suppressed in this session:
[07/15 19:03:30    136s] Severity  ID               Count  Summary                                  
[07/15 19:03:30    136s] WARNING   IMPSYT-7316          1  Cellview contents at '%s' will be copied...
[07/15 19:03:30    136s] WARNING   IMPOAX-1820          2  Not able to save Site '%s' in the techno...
[07/15 19:03:30    136s] WARNING   IMPCTE-104           1  The constraint mode of this inactive vie...
[07/15 19:03:30    136s] *** Message Summary: 4 warning(s), 0 error(s)
[07/15 19:03:30    136s] 
[07/15 19:03:39    136s] <CMD> saveDesign -cellview {ASKA_DIG aska_dig layout}
[07/15 19:03:39    136s] #% Begin save design ... (date=07/15 19:03:39, mem=1728.2M)
[07/15 19:03:39    136s] **WARN: (IMPSYT-7316):	Cellview contents at '/home/saul/projects/ASKA_DIGITAL/ASKA_DIG/innovus/FEOADesignlib/aska_dig/aska_dig_ld_fp_pw_pn' will be copied to '/home/saul/projects/ASKA_DIGITAL/ASKA_DIG/virtuoso/ASKA_DIG/aska_dig/layout.tmp'.
[07/15 19:03:39    136s] ----- oaOut ---------------------------
[07/15 19:03:39    136s] Saving OpenAccess database: Lib: ASKA_DIG, Cell: aska_dig, View: layout.tmp
[07/15 19:03:39    136s] **WARN: (IMPOAX-1820):	Not able to save Site 'core_ji3v_dh' in the technology library 'TECH_XH018'. Check if 'setOaxMode -allowTechUpdate true' or lib 'TECH_XH018' should not have technology data attached to it, modifying technology attached to design lib is not recommended. .
[07/15 19:03:39    136s] **WARN: (IMPOAX-1820):	Not able to save Site 'core_ji3v' in the technology library 'TECH_XH018'. Check if 'setOaxMode -allowTechUpdate true' or lib 'TECH_XH018' should not have technology data attached to it, modifying technology attached to design lib is not recommended. .
[07/15 19:03:39    136s] FE units: 0.001 microns/dbu, OA units: 0.001 microns/dbu, Conversion factor: 1
[07/15 19:03:39    136s] Special routes: 152 strips and 250 vias are created in OpenAccess database.
[07/15 19:03:39    136s] Signal Routes: Created 7622 routes.
[07/15 19:03:39    136s] Created 3263 insts; 6526 instTerms; 1474 nets; 0 routes.
[07/15 19:03:39    136s] TIMER: Write OA to disk: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0.
[07/15 19:03:39    136s] TIMER: Purge OA from memory: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0.
[07/15 19:03:39    136s] TIMER: oaOut total process: 0h 0m  0.13s cpu {0h 0m 0s elapsed} Memory = 0.0.
[07/15 19:03:39    137s] % Begin Save ccopt configuration ... (date=07/15 19:03:39, mem=1728.7M)
[07/15 19:03:39    137s] % End Save ccopt configuration ... (date=07/15 19:03:39, total cpu=0:00:00.0, real=0:00:00.0, peak res=1728.7M, current mem=1728.7M)
[07/15 19:03:39    137s] % Begin Save AAE data ... (date=07/15 19:03:39, mem=1728.7M)
[07/15 19:03:39    137s] Saving AAE Data ...
[07/15 19:03:39    137s] % End Save AAE data ... (date=07/15 19:03:39, total cpu=0:00:00.0, real=0:00:00.0, peak res=1728.7M, current mem=1728.7M)
[07/15 19:03:39    137s] **WARN: (IMPCTE-104):	The constraint mode of this inactive view 'typ_functional_mode' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
[07/15 19:03:39    137s] Type 'man IMPCTE-104' for more detail.
[07/15 19:03:39    137s] Saving preference file /home/saul/projects/ASKA_DIGITAL/ASKA_DIG/virtuoso/ASKA_DIG/aska_dig/layout#2etmp/inn_data/gui.pref.tcl ...
[07/15 19:03:39    137s] Saving mode setting ...
[07/15 19:03:39    137s] Saving global file ...
[07/15 19:03:39    137s] #Saving pin access data to file /home/saul/projects/ASKA_DIGITAL/ASKA_DIG/virtuoso/ASKA_DIG/aska_dig/layout#2etmp/inn_data/aska_dig.apa ...
[07/15 19:03:40    137s] #
[07/15 19:03:40    137s] Saving thumbnail file...
[07/15 19:03:40    137s] % Begin Save power constraints data ... (date=07/15 19:03:40, mem=1728.8M)
[07/15 19:03:40    137s] % End Save power constraints data ... (date=07/15 19:03:40, total cpu=0:00:00.0, real=0:00:00.0, peak res=1728.8M, current mem=1728.8M)
[07/15 19:03:40    137s] Generated self-contained design: /home/saul/projects/ASKA_DIGITAL/ASKA_DIG/virtuoso
[07/15 19:03:40    137s] Saving property file /home/saul/projects/ASKA_DIGITAL/ASKA_DIG/virtuoso/ASKA_DIG/aska_dig/layout#2etmp/inn_data/aska_dig.prop
[07/15 19:03:40    137s] *** Completed saveOALibCellAnnotation (cpu=0:00:00.0 real=0:00:00.0 mem=2317.9M) ***
[07/15 19:03:40    137s] #% End save design ... (date=07/15 19:03:40, total cpu=0:00:00.7, real=0:00:01.0, peak res=1728.8M, current mem=1728.8M)
[07/15 19:03:40    137s] 
[07/15 19:03:40    137s] *** Summary of all messages that are not suppressed in this session:
[07/15 19:03:40    137s] Severity  ID               Count  Summary                                  
[07/15 19:03:40    137s] WARNING   IMPSYT-7316          1  Cellview contents at '%s' will be copied...
[07/15 19:03:40    137s] WARNING   IMPOAX-1820          2  Not able to save Site '%s' in the techno...
[07/15 19:03:40    137s] WARNING   IMPCTE-104           1  The constraint mode of this inactive vie...
[07/15 19:03:40    137s] *** Message Summary: 4 warning(s), 0 error(s)
[07/15 19:03:40    137s] 
[07/15 19:05:24    141s] <CMD> extractRC
[07/15 19:05:24    141s] Extraction called for design 'aska_dig' of instances=3263 and nets=1474 using extraction engine 'postRoute' at effort level 'low' .
[07/15 19:05:24    141s] PostRoute (effortLevel low) RC Extraction called for design aska_dig.
[07/15 19:05:24    141s] RC Extraction called in multi-corner(2) mode.
[07/15 19:05:24    141s] Process corner(s) are loaded.
[07/15 19:05:24    141s]  Corner: max_rc
[07/15 19:05:24    141s]  Corner: min_rc
[07/15 19:05:24    141s] extractDetailRC Option : -outfile /tmp/innovus_temp_6155_phoenix_saul_kq9F5E/aska_dig_6155_pDprul.rcdb.d -maxResLength 200  -extended
[07/15 19:05:24    141s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[07/15 19:05:24    141s]       RC Corner Indexes            0       1   
[07/15 19:05:24    141s] Capacitance Scaling Factor   : 1.00000 1.00000 
[07/15 19:05:24    141s] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[07/15 19:05:24    141s] Resistance Scaling Factor    : 1.00000 1.00000 
[07/15 19:05:24    141s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[07/15 19:05:24    141s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[07/15 19:05:24    141s] Shrink Factor                : 1.00000
[07/15 19:05:24    141s] 
[07/15 19:05:24    141s] Trim Metal Layers:
[07/15 19:05:24    141s] LayerId::1 widthSet size::4
[07/15 19:05:24    141s] LayerId::2 widthSet size::4
[07/15 19:05:24    141s] LayerId::3 widthSet size::4
[07/15 19:05:24    141s] LayerId::4 widthSet size::4
[07/15 19:05:24    141s] LayerId::5 widthSet size::4
[07/15 19:05:24    141s] LayerId::6 widthSet size::2
[07/15 19:05:24    141s] eee: pegSigSF::1.070000
[07/15 19:05:24    141s] Initializing multi-corner capacitance tables ... 
[07/15 19:05:24    141s] Initializing multi-corner resistance tables ...
[07/15 19:05:24    141s] eee: l::1 avDens::0.127058 usedTrk::609.879643 availTrk::4800.000000 sigTrk::609.879643
[07/15 19:05:24    141s] eee: l::2 avDens::0.144216 usedTrk::646.088998 availTrk::4480.000000 sigTrk::646.088998
[07/15 19:05:24    141s] eee: l::3 avDens::0.154593 usedTrk::581.270381 availTrk::3760.000000 sigTrk::581.270381
[07/15 19:05:24    141s] eee: l::4 avDens::0.020131 usedTrk::49.925000 availTrk::2480.000000 sigTrk::49.925000
[07/15 19:05:24    141s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 19:05:24    141s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 19:05:24    141s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.040985 aWlH=0.000000 lMod=0 pMax=0.824100 pMod=82 wcR=0.333300 newSi=0.001600 wHLS=0.833250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[07/15 19:05:24    141s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2323.0M)
[07/15 19:05:24    141s] Creating parasitic data file '/tmp/innovus_temp_6155_phoenix_saul_kq9F5E/aska_dig_6155_pDprul.rcdb.d' for storing RC.
[07/15 19:05:24    141s] Extracted 10.0137% (CPU Time= 0:00:00.0  MEM= 2355.1M)
[07/15 19:05:24    141s] Extracted 20.0129% (CPU Time= 0:00:00.0  MEM= 2379.1M)
[07/15 19:05:24    141s] Extracted 30.0122% (CPU Time= 0:00:00.1  MEM= 2379.1M)
[07/15 19:05:24    141s] Extracted 40.0115% (CPU Time= 0:00:00.1  MEM= 2379.1M)
[07/15 19:05:24    141s] Extracted 50.0108% (CPU Time= 0:00:00.1  MEM= 2379.1M)
[07/15 19:05:24    141s] Extracted 60.0101% (CPU Time= 0:00:00.1  MEM= 2379.1M)
[07/15 19:05:24    141s] Extracted 70.0093% (CPU Time= 0:00:00.1  MEM= 2379.1M)
[07/15 19:05:24    141s] Extracted 80.0086% (CPU Time= 0:00:00.1  MEM= 2379.1M)
[07/15 19:05:24    141s] Extracted 90.0079% (CPU Time= 0:00:00.1  MEM= 2379.1M)
[07/15 19:05:24    141s] Extracted 100% (CPU Time= 0:00:00.1  MEM= 2379.1M)
[07/15 19:05:24    141s] Number of Extracted Resistors     : 22553
[07/15 19:05:24    141s] Number of Extracted Ground Cap.   : 23402
[07/15 19:05:24    141s] Number of Extracted Coupling Cap. : 39100
[07/15 19:05:24    141s] Opening parasitic data file '/tmp/innovus_temp_6155_phoenix_saul_kq9F5E/aska_dig_6155_pDprul.rcdb.d' for reading (mem: 2358.039M)
[07/15 19:05:24    141s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[07/15 19:05:24    141s]  Corner: max_rc
[07/15 19:05:24    141s]  Corner: min_rc
[07/15 19:05:24    141s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2358.0M)
[07/15 19:05:24    141s] Creating parasitic data file '/tmp/innovus_temp_6155_phoenix_saul_kq9F5E/aska_dig_6155_pDprul.rcdb_Filter.rcdb.d' for storing RC.
[07/15 19:05:24    141s] Closing parasitic data file '/tmp/innovus_temp_6155_phoenix_saul_kq9F5E/aska_dig_6155_pDprul.rcdb.d': 1447 access done (mem: 2366.039M)
[07/15 19:05:24    141s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2366.039M)
[07/15 19:05:24    141s] Opening parasitic data file '/tmp/innovus_temp_6155_phoenix_saul_kq9F5E/aska_dig_6155_pDprul.rcdb.d' for reading (mem: 2366.039M)
[07/15 19:05:24    141s] processing rcdb (/tmp/innovus_temp_6155_phoenix_saul_kq9F5E/aska_dig_6155_pDprul.rcdb.d) for hinst (top) of cell (aska_dig);
[07/15 19:05:25    141s] Closing parasitic data file '/tmp/innovus_temp_6155_phoenix_saul_kq9F5E/aska_dig_6155_pDprul.rcdb.d': 0 access done (mem: 2366.039M)
[07/15 19:05:25    141s] Lumped Parasitic Loading Completed (total cpu=0:00:00.5, real=0:00:01.0, current mem=2366.039M)
[07/15 19:05:25    141s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:01.0  MEM: 2366.039M)
[07/15 19:05:25    141s] <CMD> rcOut -spef output/TOP_TM_select.spf -rc_corner max_rc
[07/15 19:05:25    141s] Opening parasitic data file '/tmp/innovus_temp_6155_phoenix_saul_kq9F5E/aska_dig_6155_pDprul.rcdb.d' for reading (mem: 2366.039M)
[07/15 19:05:25    141s] RC Out has the following PVT Info:
[07/15 19:05:25    141s]    RC:max_rc, Operating temperature 25 C
[07/15 19:05:25    141s] Dumping Spef file.....
[07/15 19:05:25    141s] Printing D_NET...
[07/15 19:05:25    141s] RC Out from RCDB Completed (CPU Time= 0:00:00.1  MEM= 2366.0M)
[07/15 19:05:25    141s] Closing parasitic data file '/tmp/innovus_temp_6155_phoenix_saul_kq9F5E/aska_dig_6155_pDprul.rcdb.d': 1447 access done (mem: 2366.039M)
[07/15 19:05:25    141s] <CMD> all_hold_analysis_views 
[07/15 19:05:25    141s] <CMD> all_setup_analysis_views 
[07/15 19:05:25    141s] <CMD> write_sdf -view fast_functional_mode "output/design_fast.sdf"
[07/15 19:05:25    141s] **WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_delay_calc'. This setting is recommended for generating SDF for functional  simulation applications.
[07/15 19:05:25    141s] AAE_INFO: opIsDesignInPostRouteState() is 1
[07/15 19:05:25    141s] AAE_INFO: resetNetProps viewIdx 0 
[07/15 19:05:25    141s] AAE_INFO: resetNetProps viewIdx 1 
[07/15 19:05:25    141s] Starting SI iteration 1 using Infinite Timing Windows
[07/15 19:05:25    142s] #################################################################################
[07/15 19:05:25    142s] # Design Stage: PostRoute
[07/15 19:05:25    142s] # Design Name: aska_dig
[07/15 19:05:25    142s] # Design Mode: 180nm
[07/15 19:05:25    142s] # Analysis Mode: MMMC OCV 
[07/15 19:05:25    142s] # Parasitics Mode: SPEF/RCDB 
[07/15 19:05:25    142s] # Signoff Settings: SI On 
[07/15 19:05:25    142s] #################################################################################
[07/15 19:05:25    142s] AAE_INFO: 1 threads acquired from CTE.
[07/15 19:05:25    142s] Setting infinite Tws ...
[07/15 19:05:25    142s] First Iteration Infinite Tw... 
[07/15 19:05:25    142s] Calculate early delays in OCV mode...
[07/15 19:05:25    142s] Calculate late delays in OCV mode...
[07/15 19:05:25    142s] Calculate late delays in OCV mode...
[07/15 19:05:25    142s] Calculate early delays in OCV mode...
[07/15 19:05:25    142s] Topological Sorting (REAL = 0:00:00.0, MEM = 2364.0M, InitMEM = 2364.0M)
[07/15 19:05:25    142s] Start delay calculation (fullDC) (1 T). (MEM=2364.04)
[07/15 19:05:25    142s] *** Calculating scaling factor for slow_liberty libraries using the default operating condition of each library.
[07/15 19:05:25    142s] 
[07/15 19:05:25    142s] Trim Metal Layers:
[07/15 19:05:25    142s] LayerId::1 widthSet size::4
[07/15 19:05:25    142s] LayerId::2 widthSet size::4
[07/15 19:05:25    142s] LayerId::3 widthSet size::4
[07/15 19:05:25    142s] LayerId::4 widthSet size::4
[07/15 19:05:25    142s] LayerId::5 widthSet size::4
[07/15 19:05:25    142s] LayerId::6 widthSet size::2
[07/15 19:05:25    142s] eee: pegSigSF::1.070000
[07/15 19:05:25    142s] Initializing multi-corner capacitance tables ... 
[07/15 19:05:25    142s] Initializing multi-corner resistance tables ...
[07/15 19:05:25    142s] eee: l::1 avDens::0.127058 usedTrk::609.879643 availTrk::4800.000000 sigTrk::609.879643
[07/15 19:05:25    142s] eee: l::2 avDens::0.144216 usedTrk::646.088998 availTrk::4480.000000 sigTrk::646.088998
[07/15 19:05:25    142s] eee: l::3 avDens::0.154593 usedTrk::581.270381 availTrk::3760.000000 sigTrk::581.270381
[07/15 19:05:25    142s] eee: l::4 avDens::0.020131 usedTrk::49.925000 availTrk::2480.000000 sigTrk::49.925000
[07/15 19:05:25    142s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 19:05:25    142s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 19:05:25    142s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.040985 aWlH=0.000000 lMod=0 pMax=0.824100 pMod=82 wcR=0.333300 newSi=0.001600 wHLS=0.833250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[07/15 19:05:25    142s] Start AAE Lib Loading. (MEM=2375.84)
[07/15 19:05:25    142s] End AAE Lib Loading. (MEM=2394.91 CPU=0:00:00.0 Real=0:00:00.0)
[07/15 19:05:25    142s] End AAE Lib Interpolated Model. (MEM=2394.91 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 19:05:25    142s] Opening parasitic data file '/tmp/innovus_temp_6155_phoenix_saul_kq9F5E/aska_dig_6155_pDprul.rcdb.d' for reading (mem: 2394.914M)
[07/15 19:05:25    142s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2396.9M)
[07/15 19:05:25    142s] Total number of fetched objects 1447
[07/15 19:05:25    142s] AAE_INFO-618: Total number of nets in the design is 1474,  100.0 percent of the nets selected for SI analysis
[07/15 19:05:25    142s] Total number of fetched objects 1447
[07/15 19:05:25    142s] AAE_INFO-618: Total number of nets in the design is 1474,  100.0 percent of the nets selected for SI analysis
[07/15 19:05:25    142s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 19:05:26    142s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:01.0)
[07/15 19:05:26    142s] End delay calculation. (MEM=2432.14 CPU=0:00:00.5 REAL=0:00:01.0)
[07/15 19:05:26    142s] End delay calculation (fullDC). (MEM=2395.52 CPU=0:00:00.6 REAL=0:00:01.0)
[07/15 19:05:26    142s] *** CDM Built up (cpu=0:00:00.6  real=0:00:01.0  mem= 2395.5M) ***
[07/15 19:05:26    142s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2395.5M)
[07/15 19:05:26    142s] Add other clocks and setupCteToAAEClockMapping during iter 1
[07/15 19:05:26    142s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2395.5M)
[07/15 19:05:26    142s] Starting SI iteration 2
[07/15 19:05:26    142s] Calculate early delays in OCV mode...
[07/15 19:05:26    142s] Calculate late delays in OCV mode...
[07/15 19:05:26    142s] Calculate late delays in OCV mode...
[07/15 19:05:26    142s] Calculate early delays in OCV mode...
[07/15 19:05:26    142s] Start delay calculation (fullDC) (1 T). (MEM=2366.73)
[07/15 19:05:26    142s] End AAE Lib Interpolated Model. (MEM=2366.73 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 19:05:26    142s] Glitch Analysis: View slow_functional_mode -- Total Number of Nets Skipped = 0. 
[07/15 19:05:26    142s] Glitch Analysis: View slow_functional_mode -- Total Number of Nets Analyzed = 0. 
[07/15 19:05:26    142s] Total number of fetched objects 1447
[07/15 19:05:26    142s] AAE_INFO-618: Total number of nets in the design is 1474,  10.4 percent of the nets selected for SI analysis
[07/15 19:05:26    142s] Glitch Analysis: View fast_functional_mode -- Total Number of Nets Skipped = 73. 
[07/15 19:05:26    142s] Glitch Analysis: View fast_functional_mode -- Total Number of Nets Analyzed = 1447. 
[07/15 19:05:26    142s] Total number of fetched objects 1447
[07/15 19:05:26    142s] AAE_INFO-618: Total number of nets in the design is 1474,  9.0 percent of the nets selected for SI analysis
[07/15 19:05:26    142s] End delay calculation. (MEM=2410.91 CPU=0:00:00.1 REAL=0:00:00.0)
[07/15 19:05:26    142s] End delay calculation (fullDC). (MEM=2410.91 CPU=0:00:00.1 REAL=0:00:00.0)
[07/15 19:05:26    142s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2410.9M) ***
[07/15 19:05:26    142s] <CMD> write_sdf -view slow_functional_mode "output/design_slow.sdf"
[07/15 19:05:26    142s] **WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_delay_calc'. This setting is recommended for generating SDF for functional  simulation applications.
[07/15 19:05:26    142s] AAE_INFO: opIsDesignInPostRouteState() is 1
[07/15 19:05:26    142s] AAE_INFO: resetNetProps viewIdx 0 
[07/15 19:05:26    142s] AAE_INFO: resetNetProps viewIdx 1 
[07/15 19:05:26    143s] Starting SI iteration 1 using Infinite Timing Windows
[07/15 19:05:26    143s] #################################################################################
[07/15 19:05:26    143s] # Design Stage: PostRoute
[07/15 19:05:26    143s] # Design Name: aska_dig
[07/15 19:05:26    143s] # Design Mode: 180nm
[07/15 19:05:26    143s] # Analysis Mode: MMMC OCV 
[07/15 19:05:26    143s] # Parasitics Mode: SPEF/RCDB 
[07/15 19:05:26    143s] # Signoff Settings: SI On 
[07/15 19:05:26    143s] #################################################################################
[07/15 19:05:26    143s] AAE_INFO: 1 threads acquired from CTE.
[07/15 19:05:26    143s] Setting infinite Tws ...
[07/15 19:05:26    143s] First Iteration Infinite Tw... 
[07/15 19:05:26    143s] Calculate early delays in OCV mode...
[07/15 19:05:26    143s] Calculate late delays in OCV mode...
[07/15 19:05:26    143s] Calculate late delays in OCV mode...
[07/15 19:05:26    143s] Calculate early delays in OCV mode...
[07/15 19:05:26    143s] Topological Sorting (REAL = 0:00:00.0, MEM = 2390.9M, InitMEM = 2390.9M)
[07/15 19:05:26    143s] Start delay calculation (fullDC) (1 T). (MEM=2390.9)
[07/15 19:05:26    143s] End AAE Lib Interpolated Model. (MEM=2402.7 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 19:05:26    143s] Total number of fetched objects 1447
[07/15 19:05:26    143s] AAE_INFO-618: Total number of nets in the design is 1474,  100.0 percent of the nets selected for SI analysis
[07/15 19:05:26    143s] Total number of fetched objects 1447
[07/15 19:05:26    143s] AAE_INFO-618: Total number of nets in the design is 1474,  100.0 percent of the nets selected for SI analysis
[07/15 19:05:26    143s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 19:05:26    143s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 19:05:26    143s] End delay calculation. (MEM=2421.77 CPU=0:00:00.5 REAL=0:00:00.0)
[07/15 19:05:26    143s] End delay calculation (fullDC). (MEM=2421.77 CPU=0:00:00.5 REAL=0:00:00.0)
[07/15 19:05:26    143s] *** CDM Built up (cpu=0:00:00.5  real=0:00:00.0  mem= 2421.8M) ***
[07/15 19:05:27    143s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2421.8M)
[07/15 19:05:27    143s] Add other clocks and setupCteToAAEClockMapping during iter 1
[07/15 19:05:27    143s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2421.8M)
[07/15 19:05:27    143s] Starting SI iteration 2
[07/15 19:05:27    143s] Calculate early delays in OCV mode...
[07/15 19:05:27    143s] Calculate late delays in OCV mode...
[07/15 19:05:27    143s] Calculate late delays in OCV mode...
[07/15 19:05:27    143s] Calculate early delays in OCV mode...
[07/15 19:05:27    143s] Start delay calculation (fullDC) (1 T). (MEM=2375.98)
[07/15 19:05:27    143s] End AAE Lib Interpolated Model. (MEM=2375.98 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 19:05:27    143s] Glitch Analysis: View slow_functional_mode -- Total Number of Nets Skipped = 0. 
[07/15 19:05:27    143s] Glitch Analysis: View slow_functional_mode -- Total Number of Nets Analyzed = 0. 
[07/15 19:05:27    143s] Total number of fetched objects 1447
[07/15 19:05:27    143s] AAE_INFO-618: Total number of nets in the design is 1474,  10.4 percent of the nets selected for SI analysis
[07/15 19:05:27    143s] Glitch Analysis: View fast_functional_mode -- Total Number of Nets Skipped = 73. 
[07/15 19:05:27    143s] Glitch Analysis: View fast_functional_mode -- Total Number of Nets Analyzed = 1447. 
[07/15 19:05:27    143s] Total number of fetched objects 1447
[07/15 19:05:27    143s] AAE_INFO-618: Total number of nets in the design is 1474,  9.0 percent of the nets selected for SI analysis
[07/15 19:05:27    143s] End delay calculation. (MEM=2421.16 CPU=0:00:00.1 REAL=0:00:00.0)
[07/15 19:05:27    143s] End delay calculation (fullDC). (MEM=2421.16 CPU=0:00:00.1 REAL=0:00:00.0)
[07/15 19:05:27    143s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2421.2M) ***
[07/15 19:08:38    150s] <CMD> saveDesign aska_dig_ld_fp_pw_pn_placed_cts_routed_final
[07/15 19:08:38    150s] The in-memory database contained RC information but was not saved. To save 
[07/15 19:08:38    150s] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[07/15 19:08:38    150s] so it should only be saved when it is really desired.
[07/15 19:08:38    150s] #% Begin save design ... (date=07/15 19:08:38, mem=1748.9M)
[07/15 19:08:38    150s] **WARN: (IMPSYT-7316):	Cellview contents at '/home/saul/projects/ASKA_DIGITAL/ASKA_DIG/innovus/FEOADesignlib/aska_dig/aska_dig_ld_fp_pw_pn' will be copied to '/home/saul/projects/ASKA_DIGITAL/ASKA_DIG/innovus/FEOADesignlib/aska_dig/aska_dig_ld_fp_pw_pn_placed_cts_routed_final.tmp'.
[07/15 19:08:38    150s] ----- oaOut ---------------------------
[07/15 19:08:38    150s] Saving OpenAccess database: Lib: FEOADesignlib, Cell: aska_dig, View: aska_dig_ld_fp_pw_pn_placed_cts_routed_final.tmp
[07/15 19:08:38    151s] FE units: 0.001 microns/dbu, OA units: 0.001 microns/dbu, Conversion factor: 1
[07/15 19:08:38    151s] Special routes: 152 strips and 250 vias are created in OpenAccess database.
[07/15 19:08:38    151s] Signal Routes: Created 7622 routes.
[07/15 19:08:38    151s] Created 3263 insts; 6526 instTerms; 1474 nets; 0 routes.
[07/15 19:08:38    151s] TIMER: Write OA to disk: 0h 0m  0.01s cpu {0h 0m 0s elapsed} Memory = 0.0.
[07/15 19:08:38    151s] TIMER: Purge OA from memory: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0.
[07/15 19:08:38    151s] TIMER: oaOut total process: 0h 0m  0.13s cpu {0h 0m 0s elapsed} Memory = 0.0.
[07/15 19:08:38    151s] % Begin Save ccopt configuration ... (date=07/15 19:08:38, mem=1748.9M)
[07/15 19:08:38    151s] % End Save ccopt configuration ... (date=07/15 19:08:38, total cpu=0:00:00.0, real=0:00:00.0, peak res=1749.1M, current mem=1749.1M)
[07/15 19:08:38    151s] % Begin Save AAE data ... (date=07/15 19:08:38, mem=1749.1M)
[07/15 19:08:38    151s] Saving AAE Data ...
[07/15 19:08:38    151s] % End Save AAE data ... (date=07/15 19:08:38, total cpu=0:00:00.0, real=0:00:00.0, peak res=1749.1M, current mem=1749.1M)
[07/15 19:08:38    151s] **WARN: (IMPCTE-104):	The constraint mode of this inactive view 'typ_functional_mode' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
[07/15 19:08:38    151s] Type 'man IMPCTE-104' for more detail.
[07/15 19:08:38    151s] Saving preference file /home/saul/projects/ASKA_DIGITAL/ASKA_DIG/innovus/FEOADesignlib/aska_dig/aska_dig_ld_fp_pw_pn_placed_cts_routed_final#2etmp/inn_data/gui.pref.tcl ...
[07/15 19:08:38    151s] Saving mode setting ...
[07/15 19:08:38    151s] Saving global file ...
[07/15 19:08:38    151s] #Saving pin access data to file /home/saul/projects/ASKA_DIGITAL/ASKA_DIG/innovus/FEOADesignlib/aska_dig/aska_dig_ld_fp_pw_pn_placed_cts_routed_final#2etmp/inn_data/aska_dig.apa ...
[07/15 19:08:38    151s] #
[07/15 19:08:38    151s] Saving thumbnail file...
[07/15 19:08:39    151s] % Begin Save power constraints data ... (date=07/15 19:08:38, mem=1751.3M)
[07/15 19:08:39    151s] % End Save power constraints data ... (date=07/15 19:08:39, total cpu=0:00:00.0, real=0:00:00.0, peak res=1751.3M, current mem=1751.3M)
[07/15 19:08:39    151s] Generated self-contained design: /home/saul/projects/ASKA_DIGITAL/ASKA_DIG/innovus
[07/15 19:08:39    151s] Saving property file /home/saul/projects/ASKA_DIGITAL/ASKA_DIG/innovus/FEOADesignlib/aska_dig/aska_dig_ld_fp_pw_pn_placed_cts_routed_final#2etmp/inn_data/aska_dig.prop
[07/15 19:08:39    151s] *** Completed saveOALibCellAnnotation (cpu=0:00:00.0 real=0:00:00.0 mem=2339.7M) ***
[07/15 19:08:39    151s] #% End save design ... (date=07/15 19:08:39, total cpu=0:00:00.7, real=0:00:01.0, peak res=1751.6M, current mem=1751.6M)
[07/15 19:08:39    151s] 
[07/15 19:08:39    151s] *** Summary of all messages that are not suppressed in this session:
[07/15 19:08:39    151s] Severity  ID               Count  Summary                                  
[07/15 19:08:39    151s] WARNING   IMPSYT-7316          1  Cellview contents at '%s' will be copied...
[07/15 19:08:39    151s] WARNING   IMPCTE-104           1  The constraint mode of this inactive vie...
[07/15 19:08:39    151s] *** Message Summary: 2 warning(s), 0 error(s)
[07/15 19:08:39    151s] 
[07/15 19:09:49    153s] <CMD> verifyProcessAntenna -report aska_dig.antenna.rpt -error 1000 -maxFloatingAreaDiffNet
[07/15 19:09:49    153s] 
[07/15 19:09:49    153s] ******* START VERIFY ANTENNA ********
[07/15 19:09:49    153s] Report File: aska_dig.antenna.rpt
[07/15 19:09:49    153s] LEF Macro File: aska_dig.antenna.lef
[07/15 19:09:49    154s] Verification Complete: 0 Violations
[07/15 19:09:49    154s] ******* DONE VERIFY ANTENNA ********
[07/15 19:09:49    154s] (CPU Time: 0:00:00.0  MEM: 0.000M)
[07/15 19:09:49    154s] 
[07/15 19:10:04    154s] <CMD> verifyProcessAntenna -report aska_dig.antenna.rpt -detailed -error 1000
[07/15 19:10:04    154s] 
[07/15 19:10:04    154s] ******* START VERIFY ANTENNA ********
[07/15 19:10:04    154s] Report File: aska_dig.antenna.rpt
[07/15 19:10:04    154s] LEF Macro File: aska_dig.antenna.lef
[07/15 19:10:04    154s] Verification Complete: 0 Violations
[07/15 19:10:04    154s] ******* DONE VERIFY ANTENNA ********
[07/15 19:10:04    154s] (CPU Time: 0:00:00.1  MEM: 0.000M)
[07/15 19:10:04    154s] 
[07/15 19:10:11    154s] <CMD> get_verify_drc_mode -disable_rules -quiet
[07/15 19:10:11    154s] <CMD> get_verify_drc_mode -quiet -area
[07/15 19:10:11    154s] <CMD> get_verify_drc_mode -quiet -layer_range
[07/15 19:10:11    154s] <CMD> get_verify_drc_mode -check_ndr_spacing -quiet
[07/15 19:10:11    154s] <CMD> get_verify_drc_mode -check_only -quiet
[07/15 19:10:11    154s] <CMD> get_verify_drc_mode -check_same_via_cell -quiet
[07/15 19:10:11    154s] <CMD> get_verify_drc_mode -exclude_pg_net -quiet
[07/15 19:10:11    154s] <CMD> get_verify_drc_mode -ignore_trial_route -quiet
[07/15 19:10:11    154s] <CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
[07/15 19:10:11    154s] <CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
[07/15 19:10:11    154s] <CMD> get_verify_drc_mode -limit -quiet
[07/15 19:10:21    155s] <CMD> set_verify_drc_mode -disable_rules {} -check_ndr_spacing auto -check_only all -check_same_via_cell true -exclude_pg_net false -ignore_trial_route false -ignore_cell_blockage false -use_min_spacing_on_block_obs auto -report aska_dig.drc.rpt -limit 1000
[07/15 19:10:21    155s] <CMD> verify_drc
[07/15 19:10:21    155s] #-check_only all                         # enums={all regular special selected_net selected cell default}, default=regular+special, user setting
[07/15 19:10:21    155s] #-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
[07/15 19:10:21    155s] #-check_same_via_cell true               # bool, default=false, user setting
[07/15 19:10:21    155s] #-report aska_dig.drc.rpt                # string, default="", user setting
[07/15 19:10:21    155s]  *** Starting Verify DRC (MEM: 2344.8) ***
[07/15 19:10:21    155s] 
[07/15 19:10:21    155s]   VERIFY DRC ...... Starting Verification
[07/15 19:10:21    155s]   VERIFY DRC ...... Initializing
[07/15 19:10:21    155s]   VERIFY DRC ...... Deleting Existing Violations
[07/15 19:10:21    155s]   VERIFY DRC ...... Creating Sub-Areas
[07/15 19:10:21    155s]   VERIFY DRC ...... Using new threading
[07/15 19:10:21    155s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 224.480 241.920} 1 of 2
[07/15 19:10:22    155s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[07/15 19:10:22    155s]   VERIFY DRC ...... Sub-Area: {224.480 0.000 445.200 241.920} 2 of 2
[07/15 19:10:22    155s]   VERIFY DRC ...... Sub-Area : 2 complete 0 Viols.
[07/15 19:10:22    155s] 
[07/15 19:10:22    155s]   Verification Complete : 0 Viols.
[07/15 19:10:22    155s] 
[07/15 19:10:22    155s]  *** End Verify DRC (CPU: 0:00:00.3  ELAPSED TIME: 1.00  MEM: 256.1M) ***
[07/15 19:10:22    155s] 
[07/15 19:10:22    155s] <CMD> set_verify_drc_mode -area {0 0 0 0}
[07/15 19:10:35    155s] <CMD> saveDesign aska_dig_ld_fp_pw_pn_placed_cts_routed_final
[07/15 19:10:35    155s] The in-memory database contained RC information but was not saved. To save 
[07/15 19:10:35    155s] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[07/15 19:10:35    155s] so it should only be saved when it is really desired.
[07/15 19:10:35    155s] #% Begin save design ... (date=07/15 19:10:35, mem=1770.3M)
[07/15 19:10:35    155s] **WARN: (IMPSYT-7316):	Cellview contents at '/home/saul/projects/ASKA_DIGITAL/ASKA_DIG/innovus/FEOADesignlib/aska_dig/aska_dig_ld_fp_pw_pn' will be copied to '/home/saul/projects/ASKA_DIGITAL/ASKA_DIG/innovus/FEOADesignlib/aska_dig/aska_dig_ld_fp_pw_pn_placed_cts_routed_final.tmp'.
[07/15 19:10:35    155s] ----- oaOut ---------------------------
[07/15 19:10:35    155s] Saving OpenAccess database: Lib: FEOADesignlib, Cell: aska_dig, View: aska_dig_ld_fp_pw_pn_placed_cts_routed_final.tmp
[07/15 19:10:35    155s] FE units: 0.001 microns/dbu, OA units: 0.001 microns/dbu, Conversion factor: 1
[07/15 19:10:35    155s] Special routes: 152 strips and 250 vias are created in OpenAccess database.
[07/15 19:10:35    155s] Signal Routes: Created 7622 routes.
[07/15 19:10:35    155s] Created 3263 insts; 6526 instTerms; 1474 nets; 0 routes.
[07/15 19:10:35    155s] TIMER: Write OA to disk: 0h 0m  0.01s cpu {0h 0m 0s elapsed} Memory = 0.0.
[07/15 19:10:35    155s] TIMER: Purge OA from memory: 0h 0m  0.01s cpu {0h 0m 0s elapsed} Memory = 0.0.
[07/15 19:10:35    155s] TIMER: oaOut total process: 0h 0m  0.12s cpu {0h 0m 0s elapsed} Memory = 0.0.
[07/15 19:10:35    156s] % Begin Save ccopt configuration ... (date=07/15 19:10:35, mem=1771.2M)
[07/15 19:10:35    156s] % End Save ccopt configuration ... (date=07/15 19:10:35, total cpu=0:00:00.0, real=0:00:00.0, peak res=1771.2M, current mem=1771.2M)
[07/15 19:10:35    156s] % Begin Save AAE data ... (date=07/15 19:10:35, mem=1771.2M)
[07/15 19:10:35    156s] Saving AAE Data ...
[07/15 19:10:35    156s] % End Save AAE data ... (date=07/15 19:10:35, total cpu=0:00:00.0, real=0:00:00.0, peak res=1771.2M, current mem=1771.2M)
[07/15 19:10:35    156s] **WARN: (IMPCTE-104):	The constraint mode of this inactive view 'typ_functional_mode' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
[07/15 19:10:35    156s] Type 'man IMPCTE-104' for more detail.
[07/15 19:10:35    156s] Saving preference file /home/saul/projects/ASKA_DIGITAL/ASKA_DIG/innovus/FEOADesignlib/aska_dig/aska_dig_ld_fp_pw_pn_placed_cts_routed_final#2etmp/inn_data/gui.pref.tcl ...
[07/15 19:10:35    156s] Saving mode setting ...
[07/15 19:10:35    156s] Saving global file ...
[07/15 19:10:36    156s] #Saving pin access data to file /home/saul/projects/ASKA_DIGITAL/ASKA_DIG/innovus/FEOADesignlib/aska_dig/aska_dig_ld_fp_pw_pn_placed_cts_routed_final#2etmp/inn_data/aska_dig.apa ...
[07/15 19:10:36    156s] #
[07/15 19:10:36    156s] Saving thumbnail file...
[07/15 19:10:36    156s] % Begin Save power constraints data ... (date=07/15 19:10:36, mem=1771.2M)
[07/15 19:10:36    156s] % End Save power constraints data ... (date=07/15 19:10:36, total cpu=0:00:00.0, real=0:00:00.0, peak res=1771.2M, current mem=1771.2M)
[07/15 19:10:36    156s] Generated self-contained design: /home/saul/projects/ASKA_DIGITAL/ASKA_DIG/innovus
[07/15 19:10:36    156s] Saving property file /home/saul/projects/ASKA_DIGITAL/ASKA_DIG/innovus/FEOADesignlib/aska_dig/aska_dig_ld_fp_pw_pn_placed_cts_routed_final#2etmp/inn_data/aska_dig.prop
[07/15 19:10:36    156s] *** Completed saveOALibCellAnnotation (cpu=0:00:00.0 real=0:00:00.0 mem=2360.4M) ***
[07/15 19:10:36    156s] #% End save design ... (date=07/15 19:10:36, total cpu=0:00:00.7, real=0:00:01.0, peak res=1771.2M, current mem=1771.2M)
[07/15 19:10:36    156s] 
[07/15 19:10:36    156s] *** Summary of all messages that are not suppressed in this session:
[07/15 19:10:36    156s] Severity  ID               Count  Summary                                  
[07/15 19:10:36    156s] WARNING   IMPSYT-7316          1  Cellview contents at '%s' will be copied...
[07/15 19:10:36    156s] WARNING   IMPCTE-104           1  The constraint mode of this inactive vie...
[07/15 19:10:36    156s] *** Message Summary: 2 warning(s), 0 error(s)
[07/15 19:10:36    156s] 
[07/15 19:10:44    156s] 
--------------------------------------------------------------------------------
Exiting Innovus on Mon Jul 15 19:10:44 2024
  Total CPU time:     0:02:48
  Total real time:    0:27:50
  Peak memory (main): 1810.75MB

[07/15 19:10:44    156s] 
[07/15 19:10:44    156s] *** Memory Usage v#1 (Current mem = 2365.520M, initial mem = 478.105M) ***
[07/15 19:10:44    156s] 
[07/15 19:10:44    156s] *** Summary of all messages that are not suppressed in this session:
[07/15 19:10:44    156s] Severity  ID               Count  Summary                                  
[07/15 19:10:44    156s] WARNING   IMPSYT-7316          5  Cellview contents at '%s' will be copied...
[07/15 19:10:44    156s] WARNING   IMPDC-1629           3  The default delay limit was set to %d. T...
[07/15 19:10:44    156s] WARNING   IMPSP-5217           2  addFiller command is running on a postRo...
[07/15 19:10:44    156s] WARNING   IMPSP-105           25  'setPlaceMode -maxRouteLayer' will becom...
[07/15 19:10:44    156s] WARNING   IMPSP-9525           1  setPlaceMode -maxRouteLayer will overwri...
[07/15 19:10:44    156s] WARNING   IMPSP-9526           1  Restoring setTrialRouteMode -maxRouteLay...
[07/15 19:10:44    156s] WARNING   IMPSP-9025           4  No scan chain specified/traced.          
[07/15 19:10:44    156s] WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
[07/15 19:10:44    156s] ERROR     IMPSP-9099           2  Scan chains exist in this design but are...
[07/15 19:10:44    156s] WARNING   IMPOPT-7320          1  Glitch fixing is enabled but glitch repo...
[07/15 19:10:44    156s] WARNING   IMPOPT-7077          1  Some of the LEF equivalent cells have di...
[07/15 19:10:44    156s] WARNING   IMPOPT-3564          6  The following cells are set dont_use tem...
[07/15 19:10:44    156s] WARNING   IMPCCOPT-1182        4  The clock_gating_cells property has no u...
[07/15 19:10:44    156s] WARNING   IMPCCOPT-5067     3160  Top layer net attribute %s for net %s is...
[07/15 19:10:44    156s] WARNING   IMPCCOPT-1261        2  The skew target of %s for %s in %sdelay ...
[07/15 19:10:44    156s] WARNING   IMPCCOPT-2033        1  The property %s is obsolete. The value i...
[07/15 19:10:44    156s] WARNING   IMPOAX-1594          2  While reading %s of cell '%s' from libra...
[07/15 19:10:44    156s] WARNING   IMPOAX-1645          2  '%s' constraint is not supported on laye...
[07/15 19:10:44    156s] WARNING   IMPOAX-718           4  %s '%g' on %s %s is not aligned to manuf...
[07/15 19:10:44    156s] WARNING   IMPOAX-722           2  Layer '%s' read from technology data is ...
[07/15 19:10:44    156s] WARNING   IMPOAX-740           2  Viarule '%s' specified in NonDefault Use...
[07/15 19:10:44    156s] WARNING   IMPOAX-1820          4  Not able to save Site '%s' in the techno...
[07/15 19:10:44    156s] WARNING   IMPOAX-6021          2  Blockages for cell can not read for cell...
[07/15 19:10:44    156s] WARNING   NRGR-22              1  Design is already detail routed.         
[07/15 19:10:44    156s] WARNING   NRIG-1303            1  The congestion map does not match the GC...
[07/15 19:10:44    156s] WARNING   IMPCTE-290         128  Could not locate cell %s in any library ...
[07/15 19:10:44    156s] WARNING   IMPCTE-104           5  The constraint mode of this inactive vie...
[07/15 19:10:44    156s] WARNING   IMPTCM-77            3  Option "%s" for command %s is obsolete a...
[07/15 19:10:44    156s] WARNING   IMPTCM-125           6  Option "%s" for command %s is obsolete a...
[07/15 19:10:44    156s] WARNING   IMPPSP-1003         20  Found use of '%s'. This will continue to...
[07/15 19:10:44    156s] WARNING   SDF-808              2  The software is currently operating in a...
[07/15 19:10:44    156s] *** Message Summary: 3401 warning(s), 2 error(s)
[07/15 19:10:44    156s] 
[07/15 19:10:44    156s] --- Ending "Innovus" (totcpu=0:02:37, real=0:27:49, mem=2365.5M) ---
