INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/SchoolGit/ECEStuff/ECE3300L local hub/LAB2/LAB2.srcs/sim_1/new/adderSubtractor_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adderSubtractor_tb
