#IncludeRegexLine: ^[ 	]*[#%][ 	]*(include|import)[ 	]*[<"]([^">]+)([">])

#IncludeRegexScan: ^.*$

#IncludeRegexComplain: ^$

#IncludeRegexTransform: 

/home/gant/DELILA-main/Components/include/VMEController.hpp
memory
-

/home/gant/DELILA-main/Components/include/includesiseth/project_interface_define.h

/home/gant/DELILA-main/Components/include/includesiseth/project_system_define.h

/home/gant/DELILA-main/Components/include/includesiseth/sis3153ETH_vme_class.h
project_system_define.h
/home/gant/DELILA-main/Components/include/includesiseth/project_system_define.h
sys/types.h
-
sys/socket.h
-
sys/uio.h
-
netdb.h
-
sys/time.h
-
netinet/in.h
-
arpa/inet.h
-
stdio.h
-
unistd.h
-
errno.h
-
string.h
-
stdlib.h
-
windows.h
-
iostream
-
cstdio
-
vme_interface_class.h
/home/gant/DELILA-main/Components/include/includesiseth/vme_interface_class.h

/home/gant/DELILA-main/Components/include/includesiseth/sis3153usb.h

/home/gant/DELILA-main/Components/include/includesiseth/vme_interface_class.h
project_system_define.h
/home/gant/DELILA-main/Components/include/includesiseth/project_system_define.h

/home/gant/DELILA-main/Components/slibs/cont_SISeth.cpp
../include/VMEController.hpp
/home/gant/DELILA-main/Components/include/VMEController.hpp
iostream
-
chrono
-
bitset
-
fstream
-
../include/includesiseth/project_system_define.h
/home/gant/DELILA-main/Components/include/includesiseth/project_system_define.h
../include/includesiseth/project_interface_define.h
/home/gant/DELILA-main/Components/include/includesiseth/project_interface_define.h
../include/includesiseth/sis3153usb.h
/home/gant/DELILA-main/Components/include/includesiseth/sis3153usb.h
../include/includesiseth/vme_interface_class.h
/home/gant/DELILA-main/Components/include/includesiseth/vme_interface_class.h
../include/includesiseth/sis3153ETH_vme_class.h
/home/gant/DELILA-main/Components/include/includesiseth/sis3153ETH_vme_class.h

