// Seed: 3544616146
module module_0 (
    input wor id_0,
    input tri id_1,
    output tri1 id_2,
    output tri1 id_3,
    input supply1 id_4
);
  assign id_2 = id_0;
endmodule
module module_1 (
    input tri1 id_0,
    input wand id_1,
    input uwire id_2,
    input tri1 id_3,
    input supply1 id_4,
    input wand id_5,
    output logic id_6,
    output wor id_7,
    output wor id_8,
    input uwire id_9,
    output supply1 id_10,
    output tri id_11,
    output wor id_12,
    input tri0 id_13,
    output supply1 id_14,
    input wor id_15,
    input wor id_16,
    input supply1 id_17,
    input supply0 id_18,
    output wand id_19,
    input wor id_20,
    input tri id_21
);
  initial if (id_17) id_6 <= 1;
  assign id_14 = 1'b0;
  module_0 modCall_1 (
      id_2,
      id_16,
      id_8,
      id_19,
      id_9
  );
  assign modCall_1.type_6 = 0;
endmodule
