
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001075                       # Number of seconds simulated
sim_ticks                                  1075207395                       # Number of ticks simulated
final_tick                               400571921793                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 187814                       # Simulator instruction rate (inst/s)
host_op_rate                                   238956                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                  33481                       # Simulator tick rate (ticks/s)
host_mem_usage                               67368400                       # Number of bytes of host memory used
host_seconds                                 32113.96                       # Real time elapsed on the host
sim_insts                                  6031434718                       # Number of instructions simulated
sim_ops                                    7673808514                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         3456                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data        10240                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         3456                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        10240                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         3456                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data        10240                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data        14080                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data        26368                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         3456                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data        63360                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         3456                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data         9984                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         3456                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data        10240                       # Number of bytes read from this memory
system.physmem.bytes_read::total               179072                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           24320                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks        92288                       # Number of bytes written to this memory
system.physmem.bytes_written::total             92288                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           27                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data           80                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           27                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data           80                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           27                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data           80                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data          110                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data          206                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           27                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data          495                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           27                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data           78                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           27                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data           80                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  1399                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             721                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  721                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      3214264                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data      9523744                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      3214264                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      9523744                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      3214264                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      9523744                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      1666655                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     13095148                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst      1666655                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     24523641                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst      3214264                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     58928166                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst      3214264                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data      9285650                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst      3214264                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data      9523744                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               166546474                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      3214264                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      3214264                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      3214264                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      1666655                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst      1666655                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst      3214264                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst      3214264                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst      3214264                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total           22618892                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          85832743                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               85832743                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          85832743                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      3214264                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data      9523744                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      3214264                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      9523744                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      3214264                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      9523744                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      1666655                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     13095148                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst      1666655                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     24523641                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst      3214264                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     58928166                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst      3214264                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data      9285650                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst      3214264                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data      9523744                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              252379217                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus0.numCycles                 2578436                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups          210700                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted       172568                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect        21976                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups        86433                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits           80773                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS           21238                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         1006                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      2011492                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts               1178644                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches             210700                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches       102011                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles               244806                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles          61076                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles         49653                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines           124474                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        21812                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      2344774                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.617653                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.965353                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         2099968     89.56%     89.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1           11230      0.48%     90.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2           17824      0.76%     90.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3           23875      1.02%     91.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4           25128      1.07%     92.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5           21391      0.91%     93.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6           11493      0.49%     94.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           17591      0.75%     95.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8          116274      4.96%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      2344774                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.081716                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.457116                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         1991100                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles        70521                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles           244143                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles          394                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles         38614                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved        34332                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          209                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts       1444791                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1257                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles         38614                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         1997089                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles          13866                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        43684                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles           238529                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles        12988                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts       1443053                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            3                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents          1734                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents         5701                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands      2014063                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups      6710376                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups      6710376                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps      1715223                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps          298829                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts          347                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts          178                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts            40473                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads       136067                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores        72362                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads          809                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores        27284                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded           1439607                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded          349                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued          1356987                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued          331                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined       177262                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined       431236                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved            8                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      2344774                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.578728                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.266185                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      1763326     75.20%     75.20% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1       245344     10.46%     85.67% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2       122564      5.23%     90.89% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3        86388      3.68%     94.58% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4        69333      2.96%     97.53% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5        28881      1.23%     98.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6        18198      0.78%     99.54% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7         9494      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8         1246      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      2344774                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu            310     12.74%     12.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead           889     36.52%     49.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         1235     50.74%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu      1141492     84.12%     84.12% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult        20236      1.49%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc          168      0.01%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead       123084      9.07%     94.69% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite        72007      5.31%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total       1356987                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.526283                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt               2434                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.001794                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads      5061512                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes      1617232                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses      1334949                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses       1359421                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads         2936                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads        24616                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           15                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores         1466                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles         38614                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          10952                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         1145                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts      1439962                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts          652                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts       136067                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts        72362                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts          179                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents           963                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           15                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        12082                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect        12932                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts        25014                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts      1337090                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts       115703                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts        19896                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs              187691                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches          189544                       # Number of branches executed
system.switch_cpus0.iew.exec_stores             71988                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.518566                       # Inst execution rate
system.switch_cpus0.iew.wb_sent               1335040                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count              1334949                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers           767699                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers          2069552                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.517736                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.370949                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts      1000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps      1230442                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts       209526                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls          341                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts        22032                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      2306160                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.533546                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.368648                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      1794158     77.80%     77.80% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1       257187     11.15%     88.95% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2        93922      4.07%     93.02% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3        44957      1.95%     94.97% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4        42310      1.83%     96.81% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5        22084      0.96%     97.77% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6        16497      0.72%     98.48% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7         8462      0.37%     98.85% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8        26583      1.15%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      2306160                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts      1000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps       1230442                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs                182347                       # Number of memory references committed
system.switch_cpus0.commit.loads               111451                       # Number of loads committed
system.switch_cpus0.commit.membars                170                       # Number of memory barriers committed
system.switch_cpus0.commit.branches            177388                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          1108626                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls        25333                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events        26583                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads             3719532                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes            2918561                       # The number of ROB writes
system.switch_cpus0.timesIdled                  32167                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 233662                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts            1000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps              1230442                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total      1000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.578436                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.578436                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.387832                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.387832                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads         6016486                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes        1861091                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads        1338536                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes           340                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus1.numCycles                 2578436                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups          210437                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted       172341                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect        21951                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups        86323                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits           80678                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS           21214                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         1005                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      2008999                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts               1177014                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches             210437                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches       101892                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles               244475                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles          60990                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles         51728                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines           124320                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        21791                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      2343964                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.616988                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.964361                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         2099489     89.57%     89.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1           11213      0.48%     90.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2           17812      0.76%     90.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3           23850      1.02%     91.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4           25097      1.07%     92.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5           21367      0.91%     93.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6           11466      0.49%     94.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           17568      0.75%     95.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8          116102      4.95%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      2343964                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.081614                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.456484                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         1988624                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles        72575                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles           243821                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles          389                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles         38553                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved        34296                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          209                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts       1442754                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1257                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles         38553                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         1994601                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          13049                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        46582                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles           238216                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles        12959                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts       1441056                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            3                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents          1722                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents         5692                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands      2011304                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups      6700969                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups      6700969                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps      1713048                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps          298256                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts          347                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts          178                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts            40375                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads       135866                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores        72250                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads          808                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores        27219                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded           1437657                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded          349                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued          1355223                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued          330                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined       176932                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined       430256                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved            8                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      2343964                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.578176                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.265655                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      1763247     75.23%     75.23% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1       245037     10.45%     85.68% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2       122417      5.22%     90.90% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3        86286      3.68%     94.58% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4        69245      2.95%     97.54% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5        28844      1.23%     98.77% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6        18166      0.78%     99.54% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7         9478      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8         1244      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      2343964                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu            310     12.74%     12.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead           890     36.58%     49.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite         1233     50.68%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu      1140049     84.12%     84.12% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult        20197      1.49%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc          168      0.01%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead       122910      9.07%     94.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite        71899      5.31%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total       1355223                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.525599                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt               2433                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.001795                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads      5057173                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes      1614952                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses      1333219                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses       1357656                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads         2928                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads        24565                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           15                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores         1462                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles         38553                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          10140                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         1146                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts      1438012                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts          652                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts       135866                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts        72250                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts          179                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents           966                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           15                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect        12066                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect        12919                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts        24985                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts      1335359                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts       115549                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts        19864                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs              187429                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches          189322                       # Number of branches executed
system.switch_cpus1.iew.exec_stores             71880                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.517895                       # Inst execution rate
system.switch_cpus1.iew.wb_sent               1333310                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count              1333219                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers           766693                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers          2066825                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.517065                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.370952                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts       998736                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps      1228850                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts       209173                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls          341                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts        22007                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      2305411                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.533029                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.368036                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      1794036     77.82%     77.82% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1       256884     11.14%     88.96% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2        93810      4.07%     93.03% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3        44905      1.95%     94.98% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4        42262      1.83%     96.81% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5        22046      0.96%     97.77% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6        16472      0.71%     98.48% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7         8447      0.37%     98.85% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8        26549      1.15%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      2305411                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts       998736                       # Number of instructions committed
system.switch_cpus1.commit.committedOps       1228850                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs                182089                       # Number of memory references committed
system.switch_cpus1.commit.loads               111301                       # Number of loads committed
system.switch_cpus1.commit.membars                170                       # Number of memory barriers committed
system.switch_cpus1.commit.branches            177182                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts          1107169                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls        25295                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events        26549                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads             3716872                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes            2914605                       # The number of ROB writes
system.switch_cpus1.timesIdled                  32129                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 234472                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts             998736                       # Number of Instructions Simulated
system.switch_cpus1.committedOps              1228850                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total       998736                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.581699                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.581699                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.387342                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.387342                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads         6008582                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes        1858706                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads        1336672                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes           340                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus2.numCycles                 2578436                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups          210752                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted       172614                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect        21983                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups        86456                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits           80794                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS           21243                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         1006                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      2011984                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts               1178910                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches             210752                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches       102037                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles               244863                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles          61102                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles         50367                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines           124507                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        21820                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      2346056                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.617453                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.965060                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         2101193     89.56%     89.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1           11233      0.48%     90.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2           17831      0.76%     90.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3           23879      1.02%     91.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4           25135      1.07%     92.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5           21394      0.91%     93.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6           11498      0.49%     94.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7           17595      0.75%     95.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8          116298      4.96%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      2346056                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.081736                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.457219                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         1991584                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles        71242                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles           244201                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles          394                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles         38633                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved        34338                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          209                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts       1445121                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1257                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles         38633                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         1997575                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          13097                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles        45167                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles           238585                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles        12995                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts       1443384                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents            3                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents          1735                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents         5704                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands      2014542                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups      6711876                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups      6711876                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps      1715613                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps          298929                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts          347                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts          178                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts            40491                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads       136108                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores        72372                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads          809                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores        27290                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded           1439956                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded          349                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued          1357280                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued          330                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined       177344                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined       431510                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved            8                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      2346056                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.578537                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.266005                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      1764462     75.21%     75.21% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1       245417     10.46%     85.67% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2       122603      5.23%     90.90% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3        86405      3.68%     94.58% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4        69339      2.96%     97.54% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5        28884      1.23%     98.77% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6        18203      0.78%     99.54% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7         9496      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8         1247      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      2346056                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu            310     12.75%     12.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     12.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     12.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     12.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     12.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     12.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     12.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     12.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     12.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     12.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     12.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     12.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     12.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     12.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     12.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     12.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     12.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     12.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     12.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     12.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     12.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     12.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     12.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     12.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     12.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     12.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     12.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     12.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead           888     36.51%     49.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite         1234     50.74%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu      1141756     84.12%     84.12% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult        20237      1.49%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc          168      0.01%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead       123104      9.07%     94.69% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite        72015      5.31%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total       1357280                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.526397                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt               2432                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.001792                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads      5063378                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes      1617663                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses      1335233                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses       1359712                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads         2936                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads        24638                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           15                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores         1467                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles         38633                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          10183                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         1144                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts      1440311                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts          652                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts       136108                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts        72372                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts          179                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents           962                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           15                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect        12088                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect        12935                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts        25023                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts      1337370                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts       115719                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts        19910                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs              187712                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches          189589                       # Number of branches executed
system.switch_cpus2.iew.exec_stores             71993                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.518675                       # Inst execution rate
system.switch_cpus2.iew.wb_sent               1335324                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count              1335233                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers           767864                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers          2069989                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.517846                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.370951                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts      1000219                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps      1230704                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts       209618                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls          341                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts        22039                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      2307423                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.533367                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.368446                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      1795302     77.81%     77.81% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1       257249     11.15%     88.95% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2        93951      4.07%     93.03% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3        44965      1.95%     94.97% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4        42318      1.83%     96.81% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5        22085      0.96%     97.77% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6        16500      0.72%     98.48% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7         8463      0.37%     98.85% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8        26590      1.15%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      2307423                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      1000219                       # Number of instructions committed
system.switch_cpus2.commit.committedOps       1230704                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs                182375                       # Number of memory references committed
system.switch_cpus2.commit.loads               111470                       # Number of loads committed
system.switch_cpus2.commit.membars                170                       # Number of memory barriers committed
system.switch_cpus2.commit.branches            177431                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts          1108854                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls        25336                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events        26590                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads             3721142                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes            2919283                       # The number of ROB writes
system.switch_cpus2.timesIdled                  32173                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 232380                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts            1000219                       # Number of Instructions Simulated
system.switch_cpus2.committedOps              1230704                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total      1000219                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.577871                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.577871                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.387917                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.387917                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads         6017722                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes        1861519                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads        1338818                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes           340                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                 2578436                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups          204230                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted       167432                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect        21804                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups        82232                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits           77467                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS           20678                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect          956                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      1953393                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts               1167069                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches             204230                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches        98145                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles               255064                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles          62888                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles         96237                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines           122026                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        21607                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      2345384                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.609290                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.961474                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         2090320     89.12%     89.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1           27078      1.15%     90.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2           31493      1.34%     91.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3           17187      0.73%     92.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4           19506      0.83%     93.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5           11235      0.48%     93.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6            7640      0.33%     93.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7           20045      0.85%     94.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8          120880      5.15%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      2345384                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.079207                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.452627                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         1937397                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       112812                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles           252806                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles         2025                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles         40339                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved        33044                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          352                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts       1424512                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1948                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles         40339                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         1940910                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles          16611                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles        87323                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles           251305                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles         8891                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts       1422593                       # Number of instructions processed by rename
system.switch_cpus3.rename.IQFullEvents          1735                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents         4373                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands      1979651                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups      6622866                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups      6622866                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps      1655230                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps          324421                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts          368                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts          207                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts            26360                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads       136673                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores        73015                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads         1705                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores        16041                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded           1418351                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded          367                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued          1330348                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued         1937                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined       198122                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined       462905                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved           47                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      2345384                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.567220                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.260323                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      1786389     76.17%     76.17% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1       223798      9.54%     85.71% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2       121056      5.16%     90.87% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3        83715      3.57%     94.44% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4        73330      3.13%     97.57% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5        37416      1.60%     99.16% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6         9294      0.40%     99.56% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7         5959      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8         4427      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      2345384                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu            327     10.68%     10.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     10.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     10.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     10.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     10.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     10.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     10.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     10.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     10.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     10.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     10.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     10.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     10.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     10.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     10.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     10.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     10.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     10.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     10.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     10.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     10.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     10.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     10.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     10.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     10.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     10.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     10.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     10.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead          1415     46.23%     56.91% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite         1319     43.09%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu      1114150     83.75%     83.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult        20768      1.56%     85.31% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.31% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.31% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.31% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.31% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.31% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.31% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.31% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.31% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.31% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.31% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.31% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.31% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.31% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.31% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.31% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.31% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.31% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.31% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.31% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.31% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.31% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.31% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.31% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc          161      0.01%     85.32% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.32% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.32% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.32% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead       122923      9.24%     94.56% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite        72346      5.44%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total       1330348                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.515952                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt               3061                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.002301                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads      5011078                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes      1616877                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses      1305531                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses       1333409                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads         3168                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads        27181                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           37                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores         2197                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads           80                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked           57                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles         40339                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          12422                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         1059                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts      1418719                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts          224                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts       136673                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts        73015                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts          207                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents           733                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           37                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect        11996                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect        12728                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts        24724                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts      1308463                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts       114813                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts        21885                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs              187121                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches          182148                       # Number of branches executed
system.switch_cpus3.iew.exec_stores             72308                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.507464                       # Inst execution rate
system.switch_cpus3.iew.wb_sent               1305623                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count              1305531                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers           777163                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers          2038650                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.506327                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.381215                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts       971769                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps      1192093                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts       226636                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls          320                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts        21768                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      2305045                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.517167                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.334563                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      1817837     78.86%     78.86% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1       226045      9.81%     88.67% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2        95159      4.13%     92.80% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3        56247      2.44%     95.24% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4        39163      1.70%     96.94% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5        25587      1.11%     98.05% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6        13553      0.59%     98.64% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        10548      0.46%     99.09% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8        20906      0.91%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      2305045                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts       971769                       # Number of instructions committed
system.switch_cpus3.commit.committedOps       1192093                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs                180310                       # Number of memory references committed
system.switch_cpus3.commit.loads               109492                       # Number of loads committed
system.switch_cpus3.commit.membars                160                       # Number of memory barriers committed
system.switch_cpus3.commit.branches            170591                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts          1074718                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls        24240                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events        20906                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads             3702868                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes            2877799                       # The number of ROB writes
system.switch_cpus3.timesIdled                  31857                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 233052                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts             971769                       # Number of Instructions Simulated
system.switch_cpus3.committedOps              1192093                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total       971769                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.653343                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.653343                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.376883                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.376883                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads         5899744                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes        1815695                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads        1326704                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes           320                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus4.numCycles                 2578436                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups          196556                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted       176874                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect        12110                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups        79003                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits           68401                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS           10720                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect          541                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles      2065903                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts               1234343                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches             196556                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches        79121                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles               243359                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles          38149                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles        102090                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines           120224                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes        11985                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples      2437122                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.594943                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.921826                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0         2193763     90.01%     90.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1            8442      0.35%     90.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2           18058      0.74%     91.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3            7142      0.29%     91.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4           39678      1.63%     93.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5           35670      1.46%     94.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6            6762      0.28%     94.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7           14526      0.60%     95.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8          113081      4.64%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total      2437122                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.076231                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.478718                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles         2053099                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles       115287                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles           242400                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles          739                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles         25591                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved        17532                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          179                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts       1447046                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         1109                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles         25591                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles         2055934                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles          94623                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles        13039                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles           240376                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles         7553                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts       1445282                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents            5                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents          2828                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents         2945                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.FullRegisterEvents           35                       # Number of times there has been no free registers
system.switch_cpus4.rename.RenamedOperands      1706763                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups      6801058                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups      6801058                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps      1479400                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps          227352                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts          171                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts           89                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts            21054                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads       336794                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores       169240                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads         1619                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores         8308                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded           1440410                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded          171                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued          1374682                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued         1028                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined       130276                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined       316703                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved            7                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples      2437122                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.564060                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.359839                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0      1947373     79.90%     79.90% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1       146990      6.03%     85.94% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2       121015      4.97%     90.90% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3        52114      2.14%     93.04% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4        65944      2.71%     95.75% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5        63031      2.59%     98.33% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6        35961      1.48%     99.81% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7         2929      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8         1765      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total      2437122                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu           3459     11.21%     11.21% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead         26598     86.20%     97.41% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite          800      2.59%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu       867587     63.11%     63.11% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult        12092      0.88%     63.99% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     63.99% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     63.99% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     63.99% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     63.99% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     63.99% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     63.99% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     63.99% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     63.99% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     63.99% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     63.99% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     63.99% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     63.99% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     63.99% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     63.99% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     63.99% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     63.99% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.99% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     63.99% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.99% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.99% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.99% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.99% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.99% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc           82      0.01%     64.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     64.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     64.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead       326288     23.74%     87.73% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite       168633     12.27%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total       1374682                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.533146                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt              30857                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.022447                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads      5218371                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes      1570908                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses      1361245                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses       1405539                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads         2501                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads        16140                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation           51                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores         1521                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads          120                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles         25591                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles          90496                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles         1884                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts      1440581                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts           32                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts       336794                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts       169240                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts           89                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents          1287                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents            2                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents           51                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect         6344                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect         7520                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts        13864                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts      1363779                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts       325087                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts        10903                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs              493684                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches          178555                       # Number of branches executed
system.switch_cpus4.iew.exec_stores            168597                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.528917                       # Inst execution rate
system.switch_cpus4.iew.wb_sent               1361363                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count              1361245                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers           736787                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers          1457376                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.527934                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.505557                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts      1096577                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps      1288865                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts       151836                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls          164                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts        12163                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples      2411531                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.534459                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.355965                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0      1942955     80.57%     80.57% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1       171846      7.13%     87.70% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2        80372      3.33%     91.03% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3        79055      3.28%     94.31% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4        21478      0.89%     95.20% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5        91407      3.79%     98.99% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6         7046      0.29%     99.28% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7         5089      0.21%     99.49% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8        12283      0.51%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total      2411531                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts      1096577                       # Number of instructions committed
system.switch_cpus4.commit.committedOps       1288865                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs                488365                       # Number of memory references committed
system.switch_cpus4.commit.loads               320651                       # Number of loads committed
system.switch_cpus4.commit.membars                 82                       # Number of memory barriers committed
system.switch_cpus4.commit.branches            170296                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts          1146180                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls        12560                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events        12283                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads             3839949                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes            2907012                       # The number of ROB writes
system.switch_cpus4.timesIdled                  46278                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                 141314                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts            1096577                       # Number of Instructions Simulated
system.switch_cpus4.committedOps              1288865                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total      1096577                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.351350                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.351350                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.425288                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.425288                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads         6731564                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes        1587643                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads        1713093                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes           164                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus5.numCycles                 2577933                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups          178646                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted       145697                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect        19197                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups        72058                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits           67481                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS           17675                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect          843                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles      1725588                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts               1056471                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches             178646                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches        85156                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles               216478                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles          60948                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles         94508                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines           108122                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes        19143                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples      2077610                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.618333                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.981825                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0         1861132     89.58%     89.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1           11362      0.55%     90.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2           18120      0.87%     91.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3           27045      1.30%     92.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4           11461      0.55%     92.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5           13429      0.65%     93.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6           13777      0.66%     94.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7           10005      0.48%     94.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8          111279      5.36%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total      2077610                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.069298                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.409813                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles         1703077                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles       117734                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles           214774                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles         1337                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles         40683                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved        28906                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          354                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts       1280355                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         1358                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles         40683                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles         1707585                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles          42123                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles        61119                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles           211709                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles        14386                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts       1277055                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents          816                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents          2736                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents         6934                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.FullRegisterEvents         1605                       # Number of times there has been no free registers
system.switch_cpus5.rename.RenamedOperands      1746066                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups      5951807                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups      5951807                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps      1425049                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps          320953                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts          281                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts          149                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts            40270                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads       130079                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores        71317                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads         3675                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores        14199                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded           1272181                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded          283                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued          1183238                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued         1989                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined       203368                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined       472221                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved           18                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples      2077610                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.569519                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.254714                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0      1573230     75.72%     75.72% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1       204363      9.84%     85.56% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2       113305      5.45%     91.01% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3        74550      3.59%     94.60% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4        67722      3.26%     97.86% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5        20906      1.01%     98.87% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6        14943      0.72%     99.59% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7         5189      0.25%     99.84% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8         3402      0.16%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total      2077610                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu            333     11.46%     11.46% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead          1221     42.00%     53.46% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite         1353     46.54%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu       973828     82.30%     82.30% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult        21778      1.84%     84.14% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     84.14% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     84.14% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     84.14% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     84.14% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     84.14% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     84.14% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     84.14% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     84.14% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     84.14% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     84.14% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     84.14% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     84.14% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     84.14% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     84.14% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     84.14% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     84.14% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.14% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     84.14% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.14% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.14% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.14% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.14% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.14% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc          130      0.01%     84.15% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     84.15% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.15% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.15% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead       117754      9.95%     94.11% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite        69748      5.89%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total       1183238                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.458987                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt               2907                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.002457                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads      4448982                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes      1475911                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses      1160796                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses       1186145                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads         5737                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads        28822                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses           12                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation           80                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores         5031                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads          953                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles         40683                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles          30240                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles         1612                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts      1272469                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts           49                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts       130079                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts        71317                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts          151                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents           891                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents           46                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents           80                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect        10102                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect        12079                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts        22181                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts      1165497                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts       111404                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts        17741                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs              180999                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches          158050                       # Number of branches executed
system.switch_cpus5.iew.exec_stores             69595                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.452105                       # Inst execution rate
system.switch_cpus5.iew.wb_sent               1160911                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count              1160796                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers           687433                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers          1742782                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.450282                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.394446                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts       854433                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps      1042108                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts       231230                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls          265                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts        19502                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples      2036927                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.511608                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.359531                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0      1614362     79.25%     79.25% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1       201189      9.88%     89.13% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2        83631      4.11%     93.24% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3        42898      2.11%     95.34% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4        31751      1.56%     96.90% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5        18251      0.90%     97.80% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6        11362      0.56%     98.36% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7         9332      0.46%     98.81% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8        24151      1.19%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total      2036927                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts       854433                       # Number of instructions committed
system.switch_cpus5.commit.committedOps       1042108                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs                167497                       # Number of memory references committed
system.switch_cpus5.commit.loads               101240                       # Number of loads committed
system.switch_cpus5.commit.membars                132                       # Number of memory barriers committed
system.switch_cpus5.commit.branches            144809                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts           942083                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls        20333                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events        24151                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads             3286101                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes            2587465                       # The number of ROB writes
system.switch_cpus5.timesIdled                  31371                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                 500323                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts             854433                       # Number of Instructions Simulated
system.switch_cpus5.committedOps              1042108                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total       854433                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      3.017127                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                3.017127                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.331441                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.331441                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads         5290079                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes        1585648                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads        1213031                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes           264                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus6.numCycles                 2578436                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups          210046                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted       171995                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect        22354                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups        85147                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits           80472                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS           21202                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect         1024                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles      2015371                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts               1176242                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches             210046                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches       101674                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles               244231                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles          61995                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles         52476                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines           124980                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes        22199                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples      2351439                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.614586                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.961257                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0         2107208     89.61%     89.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1           11373      0.48%     90.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2           17667      0.75%     90.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3           23703      1.01%     91.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4           25098      1.07%     92.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5           21141      0.90%     93.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6           11407      0.49%     94.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7           17930      0.76%     95.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8          115912      4.93%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total      2351439                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.081463                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.456184                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles         1994909                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles        73383                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles           243603                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles          390                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles         39152                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved        34266                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          210                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts       1441827                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         1250                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles         39152                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles         2000778                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles          14194                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles        46326                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles           238133                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles        12852                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts       1440354                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents            6                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents          1680                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents         5661                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.RenamedOperands      2010442                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups      6696844                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups      6696844                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps      1709693                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps          300747                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts          350                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts          180                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts            40632                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads       135831                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores        72157                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads          830                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores        27975                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded           1437348                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded          351                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued          1354365                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued          308                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined       178204                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined       433389                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved           10                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples      2351439                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.575973                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.263449                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0      1771095     75.32%     75.32% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1       244529     10.40%     85.72% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2       122519      5.21%     90.93% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3        86698      3.69%     94.62% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4        69239      2.94%     97.56% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5        28377      1.21%     98.77% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6        18298      0.78%     99.55% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7         9397      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8         1287      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total      2351439                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu            315     12.91%     12.91% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     12.91% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     12.91% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     12.91% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     12.91% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     12.91% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     12.91% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     12.91% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     12.91% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     12.91% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     12.91% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     12.91% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     12.91% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     12.91% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     12.91% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     12.91% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     12.91% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     12.91% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     12.91% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     12.91% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     12.91% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     12.91% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     12.91% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     12.91% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     12.91% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     12.91% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     12.91% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.91% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     12.91% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead           898     36.80%     49.71% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite         1227     50.29%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu      1139568     84.14%     84.14% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult        20158      1.49%     85.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     85.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     85.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc          168      0.01%     85.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     85.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead       122673      9.06%     94.70% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite        71798      5.30%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total       1354365                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.525266                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt               2440                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.001802                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads      5062917                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes      1615919                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses      1331923                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses       1356805                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads         2677                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads        24726                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation           17                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores         1478                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles         39152                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles          11227                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles         1173                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts      1437703                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts           12                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts       135831                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts        72157                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts          181                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents           996                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents           17                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect        12277                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect        13117                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts        25394                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts      1334126                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts       115342                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts        20239                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs              187121                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches          188963                       # Number of branches executed
system.switch_cpus6.iew.exec_stores             71779                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.517417                       # Inst execution rate
system.switch_cpus6.iew.wb_sent               1332017                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count              1331923                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers           765940                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers          2064267                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.516562                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.371047                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts       996818                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps      1226510                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts       211206                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls          341                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts        22411                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples      2312287                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.530432                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.365207                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0      1801872     77.93%     77.93% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1       256471     11.09%     89.02% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2        93687      4.05%     93.07% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3        44713      1.93%     95.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4        41937      1.81%     96.82% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5        22127      0.96%     97.77% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6        16565      0.72%     98.49% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7         8567      0.37%     98.86% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8        26348      1.14%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total      2312287                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts       996818                       # Number of instructions committed
system.switch_cpus6.commit.committedOps       1226510                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs                181784                       # Number of memory references committed
system.switch_cpus6.commit.loads               111105                       # Number of loads committed
system.switch_cpus6.commit.membars                170                       # Number of memory barriers committed
system.switch_cpus6.commit.branches            176833                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts          1105083                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls        25252                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events        26348                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads             3723642                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes            2914591                       # The number of ROB writes
system.switch_cpus6.timesIdled                  32466                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                 226997                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts             996818                       # Number of Instructions Simulated
system.switch_cpus6.committedOps              1226510                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total       996818                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.586667                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.586667                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.386598                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.386598                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads         6002267                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes        1856981                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads        1335591                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes           340                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus7.numCycles                 2578436                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups          210774                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted       172633                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect        21984                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups        86466                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits           80804                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS           21245                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect         1006                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles      2012177                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts               1179017                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches             210774                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches       102049                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles               244889                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles          61104                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles         50175                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines           124518                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes        21821                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples      2346084                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.617504                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.965128                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0         2101195     89.56%     89.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1           11235      0.48%     90.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2           17834      0.76%     90.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3           23882      1.02%     91.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4           25139      1.07%     92.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5           21396      0.91%     93.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6           11498      0.49%     94.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7           17597      0.75%     95.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8          116308      4.96%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total      2346084                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.081745                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.457261                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles         1991777                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles        71050                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles           244227                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles          394                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles         38634                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved        34341                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          209                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts       1445258                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         1257                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles         38634                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles         1997768                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles          13077                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles        44997                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles           238611                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles        12993                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts       1443521                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents            3                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents          1733                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents         5704                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.RenamedOperands      2014730                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups      6712530                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups      6712530                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps      1715756                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps          298930                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts          347                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts          178                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts            40491                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads       136123                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores        72378                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads          809                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores        27294                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded           1440092                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded          349                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued          1357396                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued          332                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined       177344                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined       431518                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved            8                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples      2346084                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.578579                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.266019                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0      1764431     75.21%     75.21% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1       245442     10.46%     85.67% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2       122621      5.23%     90.90% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3        86411      3.68%     94.58% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4        69347      2.96%     97.53% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5        28884      1.23%     98.77% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6        18210      0.78%     99.54% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7         9493      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8         1245      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total      2346084                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu            311     12.78%     12.78% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     12.78% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     12.78% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     12.78% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     12.78% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     12.78% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     12.78% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     12.78% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     12.78% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     12.78% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     12.78% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     12.78% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     12.78% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     12.78% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     12.78% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     12.78% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     12.78% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     12.78% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     12.78% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     12.78% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     12.78% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     12.78% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     12.78% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     12.78% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     12.78% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     12.78% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     12.78% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.78% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     12.78% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead           888     36.50%     49.28% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite         1234     50.72%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu      1141854     84.12%     84.12% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult        20237      1.49%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc          168      0.01%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead       123116      9.07%     94.69% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite        72021      5.31%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total       1357396                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.526442                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt               2433                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.001792                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads      5063639                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes      1617799                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses      1335348                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses       1359829                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads         2936                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads        24638                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation           15                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores         1467                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles         38634                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles          10163                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles         1148                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts      1440447                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts          652                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts       136123                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts        72378                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts          179                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents           966                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents           15                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect        12089                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect        12936                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts        25025                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts      1337483                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts       115729                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts        19911                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs              187728                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches          189606                       # Number of branches executed
system.switch_cpus7.iew.exec_stores             71999                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.518719                       # Inst execution rate
system.switch_cpus7.iew.wb_sent               1335439                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count              1335348                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers           767923                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers          2070172                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.517891                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.370946                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts      1000304                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps      1230814                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts       209622                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls          341                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts        22040                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples      2307450                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.533409                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.368483                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0      1795280     77.80%     77.80% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1       257272     11.15%     88.95% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2        93962      4.07%     93.03% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3        44971      1.95%     94.97% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4        42324      1.83%     96.81% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5        22085      0.96%     97.77% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6        16500      0.72%     98.48% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7         8464      0.37%     98.85% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8        26592      1.15%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total      2307450                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts      1000304                       # Number of instructions committed
system.switch_cpus7.commit.committedOps       1230814                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs                182393                       # Number of memory references committed
system.switch_cpus7.commit.loads               111482                       # Number of loads committed
system.switch_cpus7.commit.membars                170                       # Number of memory barriers committed
system.switch_cpus7.commit.branches            177447                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts          1108953                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls        25338                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events        26592                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads             3721281                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes            2919539                       # The number of ROB writes
system.switch_cpus7.timesIdled                  32174                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                 232352                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts            1000304                       # Number of Instructions Simulated
system.switch_cpus7.committedOps              1230814                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total      1000304                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.577652                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.577652                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.387950                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.387950                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads         6018235                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes        1861672                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads        1338940                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes           340                       # number of misc regfile writes
system.l20.replacements                           107                       # number of replacements
system.l20.tagsinuse                      4094.651504                       # Cycle average of tags in use
system.l20.total_refs                          193957                       # Total number of references to valid blocks.
system.l20.sampled_refs                          4203                       # Sample count of references to valid blocks.
system.l20.avg_refs                         46.147276                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           90.022884                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    21.730405                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data    41.418555                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          3941.479661                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.021978                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.005305                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.010112                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.962275                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999671                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            2                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data          318                       # number of ReadReq hits
system.l20.ReadReq_hits::total                    320                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks             105                       # number of Writeback hits
system.l20.Writeback_hits::total                  105                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data            3                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                    3                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            2                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data          321                       # number of demand (read+write) hits
system.l20.demand_hits::total                     323                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            2                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data          321                       # number of overall hits
system.l20.overall_hits::total                    323                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           27                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data           80                       # number of ReadReq misses
system.l20.ReadReq_misses::total                  107                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           27                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data           80                       # number of demand (read+write) misses
system.l20.demand_misses::total                   107                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           27                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data           80                       # number of overall misses
system.l20.overall_misses::total                  107                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst     36265902                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data     41557197                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total       77823099                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst     36265902                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data     41557197                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total        77823099                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst     36265902                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data     41557197                       # number of overall miss cycles
system.l20.overall_miss_latency::total       77823099                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           29                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data          398                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total                427                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks          105                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total              105                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data            3                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           29                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data          401                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                 430                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           29                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data          401                       # number of overall (read+write) accesses
system.l20.overall_accesses::total                430                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.931034                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.201005                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.250585                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.931034                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.199501                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.248837                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.931034                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.199501                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.248837                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 1343181.555556                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 519464.962500                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 727318.682243                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 1343181.555556                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 519464.962500                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 727318.682243                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 1343181.555556                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 519464.962500                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 727318.682243                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                  57                       # number of writebacks
system.l20.writebacks::total                       57                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           27                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data           80                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total             107                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           27                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data           80                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total              107                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           27                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data           80                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total             107                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst     34323917                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data     35811602                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total     70135519                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst     34323917                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data     35811602                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total     70135519                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst     34323917                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data     35811602                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total     70135519                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.931034                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.201005                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.250585                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.931034                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.199501                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.248837                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.931034                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.199501                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.248837                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 1271256.185185                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 447645.025000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 655472.140187                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 1271256.185185                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 447645.025000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 655472.140187                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 1271256.185185                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 447645.025000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 655472.140187                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                           107                       # number of replacements
system.l21.tagsinuse                      4094.652412                       # Cycle average of tags in use
system.l21.total_refs                          193955                       # Total number of references to valid blocks.
system.l21.sampled_refs                          4203                       # Sample count of references to valid blocks.
system.l21.avg_refs                         46.146800                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           90.024417                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    21.721705                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data    41.375845                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          3941.530446                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.021979                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.005303                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.010102                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.962288                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999671                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            2                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data          317                       # number of ReadReq hits
system.l21.ReadReq_hits::total                    319                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks             104                       # number of Writeback hits
system.l21.Writeback_hits::total                  104                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data            3                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                    3                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            2                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data          320                       # number of demand (read+write) hits
system.l21.demand_hits::total                     322                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            2                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data          320                       # number of overall hits
system.l21.overall_hits::total                    322                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           27                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data           80                       # number of ReadReq misses
system.l21.ReadReq_misses::total                  107                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           27                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data           80                       # number of demand (read+write) misses
system.l21.demand_misses::total                   107                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           27                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data           80                       # number of overall misses
system.l21.overall_misses::total                  107                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst     31844844                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data     44001353                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total       75846197                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst     31844844                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data     44001353                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total        75846197                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst     31844844                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data     44001353                       # number of overall miss cycles
system.l21.overall_miss_latency::total       75846197                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           29                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data          397                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total                426                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks          104                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total              104                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data            3                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           29                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data          400                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                 429                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           29                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data          400                       # number of overall (read+write) accesses
system.l21.overall_accesses::total                429                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.931034                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.201511                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.251174                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.931034                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.200000                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.249417                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.931034                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.200000                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.249417                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 1179438.666667                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 550016.912500                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 708842.962617                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 1179438.666667                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 550016.912500                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 708842.962617                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 1179438.666667                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 550016.912500                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 708842.962617                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                  57                       # number of writebacks
system.l21.writebacks::total                       57                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           27                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data           80                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total             107                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           27                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data           80                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total              107                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           27                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data           80                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total             107                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst     29893685                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data     38218353                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total     68112038                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst     29893685                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data     38218353                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total     68112038                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst     29893685                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data     38218353                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total     68112038                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.931034                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.201511                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.251174                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.931034                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.200000                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.249417                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.931034                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.200000                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.249417                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 1107173.518519                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 477729.412500                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 636561.102804                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 1107173.518519                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 477729.412500                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 636561.102804                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 1107173.518519                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 477729.412500                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 636561.102804                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                           107                       # number of replacements
system.l22.tagsinuse                      4094.651518                       # Cycle average of tags in use
system.l22.total_refs                          193957                       # Total number of references to valid blocks.
system.l22.sampled_refs                          4203                       # Sample count of references to valid blocks.
system.l22.avg_refs                         46.147276                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks           90.021776                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    21.749272                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data    41.481187                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          3941.399283                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.021978                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.005310                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.010127                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.962256                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999671                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.inst            2                       # number of ReadReq hits
system.l22.ReadReq_hits::switch_cpus2.data          318                       # number of ReadReq hits
system.l22.ReadReq_hits::total                    320                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks             105                       # number of Writeback hits
system.l22.Writeback_hits::total                  105                       # number of Writeback hits
system.l22.ReadExReq_hits::switch_cpus2.data            3                       # number of ReadExReq hits
system.l22.ReadExReq_hits::total                    3                       # number of ReadExReq hits
system.l22.demand_hits::switch_cpus2.inst            2                       # number of demand (read+write) hits
system.l22.demand_hits::switch_cpus2.data          321                       # number of demand (read+write) hits
system.l22.demand_hits::total                     323                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.inst            2                       # number of overall hits
system.l22.overall_hits::switch_cpus2.data          321                       # number of overall hits
system.l22.overall_hits::total                    323                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           27                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data           80                       # number of ReadReq misses
system.l22.ReadReq_misses::total                  107                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           27                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data           80                       # number of demand (read+write) misses
system.l22.demand_misses::total                   107                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           27                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data           80                       # number of overall misses
system.l22.overall_misses::total                  107                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst     27658166                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data     42141201                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total       69799367                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst     27658166                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data     42141201                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total        69799367                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst     27658166                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data     42141201                       # number of overall miss cycles
system.l22.overall_miss_latency::total       69799367                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           29                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data          398                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total                427                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks          105                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total              105                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data            3                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           29                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data          401                       # number of demand (read+write) accesses
system.l22.demand_accesses::total                 430                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           29                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data          401                       # number of overall (read+write) accesses
system.l22.overall_accesses::total                430                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst     0.931034                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.201005                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.250585                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst     0.931034                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.199501                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.248837                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst     0.931034                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.199501                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.248837                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 1024376.518519                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 526765.012500                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 652330.532710                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 1024376.518519                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 526765.012500                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 652330.532710                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 1024376.518519                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 526765.012500                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 652330.532710                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                  57                       # number of writebacks
system.l22.writebacks::total                       57                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           27                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data           80                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total             107                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           27                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data           80                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total              107                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           27                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data           80                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total             107                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst     25719566                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data     36397201                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total     62116767                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst     25719566                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data     36397201                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total     62116767                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst     25719566                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data     36397201                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total     62116767                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.931034                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.201005                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.250585                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst     0.931034                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.199501                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.248837                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst     0.931034                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.199501                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.248837                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 952576.518519                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 454965.012500                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 580530.532710                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 952576.518519                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 454965.012500                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 580530.532710                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 952576.518519                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 454965.012500                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 580530.532710                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                           125                       # number of replacements
system.l23.tagsinuse                      4095.239218                       # Cycle average of tags in use
system.l23.total_refs                          261208                       # Total number of references to valid blocks.
system.l23.sampled_refs                          4221                       # Sample count of references to valid blocks.
system.l23.avg_refs                         61.882966                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks          258.528188                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    13.755373                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data    46.276031                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          3776.679625                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.063117                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.003358                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.011298                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.922041                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999814                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.data          372                       # number of ReadReq hits
system.l23.ReadReq_hits::total                    372                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks             222                       # number of Writeback hits
system.l23.Writeback_hits::total                  222                       # number of Writeback hits
system.l23.demand_hits::switch_cpus3.data          372                       # number of demand (read+write) hits
system.l23.demand_hits::total                     372                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.data          372                       # number of overall hits
system.l23.overall_hits::total                    372                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           14                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data          110                       # number of ReadReq misses
system.l23.ReadReq_misses::total                  124                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           14                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data          110                       # number of demand (read+write) misses
system.l23.demand_misses::total                   124                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           14                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data          110                       # number of overall misses
system.l23.overall_misses::total                  124                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst      6596899                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data     56575123                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total       63172022                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst      6596899                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data     56575123                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total        63172022                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst      6596899                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data     56575123                       # number of overall miss cycles
system.l23.overall_miss_latency::total       63172022                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           14                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data          482                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total                496                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks          222                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total              222                       # number of Writeback accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           14                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data          482                       # number of demand (read+write) accesses
system.l23.demand_accesses::total                 496                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           14                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data          482                       # number of overall (read+write) accesses
system.l23.overall_accesses::total                496                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.228216                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.250000                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.228216                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.250000                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.228216                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.250000                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 471207.071429                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 514319.300000                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 509451.790323                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 471207.071429                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 514319.300000                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 509451.790323                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 471207.071429                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 514319.300000                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 509451.790323                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                  80                       # number of writebacks
system.l23.writebacks::total                       80                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           14                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data          110                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total             124                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           14                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data          110                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total              124                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           14                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data          110                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total             124                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst      5591699                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data     48669718                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total     54261417                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst      5591699                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data     48669718                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total     54261417                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst      5591699                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data     48669718                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total     54261417                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.228216                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.250000                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.228216                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.250000                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.228216                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.250000                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 399407.071429                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 442451.981818                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 437592.072581                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 399407.071429                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 442451.981818                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 437592.072581                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 399407.071429                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 442451.981818                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 437592.072581                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l24.replacements                           220                       # number of replacements
system.l24.tagsinuse                             4096                       # Cycle average of tags in use
system.l24.total_refs                          225559                       # Total number of references to valid blocks.
system.l24.sampled_refs                          4316                       # Sample count of references to valid blocks.
system.l24.avg_refs                         52.261121                       # Average number of references to valid blocks.
system.l24.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l24.occ_blocks::writebacks                  12                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.inst    13.306510                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.data    90.444719                       # Average occupied blocks per requestor
system.l24.occ_blocks::cpu4.data          3980.248771                       # Average occupied blocks per requestor
system.l24.occ_percent::writebacks           0.002930                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.inst     0.003249                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.data     0.022081                       # Average percentage of cache occupancy
system.l24.occ_percent::cpu4.data            0.971740                       # Average percentage of cache occupancy
system.l24.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l24.ReadReq_hits::switch_cpus4.data          541                       # number of ReadReq hits
system.l24.ReadReq_hits::total                    541                       # number of ReadReq hits
system.l24.Writeback_hits::writebacks             219                       # number of Writeback hits
system.l24.Writeback_hits::total                  219                       # number of Writeback hits
system.l24.demand_hits::switch_cpus4.data          541                       # number of demand (read+write) hits
system.l24.demand_hits::total                     541                       # number of demand (read+write) hits
system.l24.overall_hits::switch_cpus4.data          541                       # number of overall hits
system.l24.overall_hits::total                    541                       # number of overall hits
system.l24.ReadReq_misses::switch_cpus4.inst           14                       # number of ReadReq misses
system.l24.ReadReq_misses::switch_cpus4.data          206                       # number of ReadReq misses
system.l24.ReadReq_misses::total                  220                       # number of ReadReq misses
system.l24.demand_misses::switch_cpus4.inst           14                       # number of demand (read+write) misses
system.l24.demand_misses::switch_cpus4.data          206                       # number of demand (read+write) misses
system.l24.demand_misses::total                   220                       # number of demand (read+write) misses
system.l24.overall_misses::switch_cpus4.inst           14                       # number of overall misses
system.l24.overall_misses::switch_cpus4.data          206                       # number of overall misses
system.l24.overall_misses::total                  220                       # number of overall misses
system.l24.ReadReq_miss_latency::switch_cpus4.inst      5250374                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::switch_cpus4.data    104827096                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::total      110077470                       # number of ReadReq miss cycles
system.l24.demand_miss_latency::switch_cpus4.inst      5250374                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::switch_cpus4.data    104827096                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::total       110077470                       # number of demand (read+write) miss cycles
system.l24.overall_miss_latency::switch_cpus4.inst      5250374                       # number of overall miss cycles
system.l24.overall_miss_latency::switch_cpus4.data    104827096                       # number of overall miss cycles
system.l24.overall_miss_latency::total      110077470                       # number of overall miss cycles
system.l24.ReadReq_accesses::switch_cpus4.inst           14                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::switch_cpus4.data          747                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::total                761                       # number of ReadReq accesses(hits+misses)
system.l24.Writeback_accesses::writebacks          219                       # number of Writeback accesses(hits+misses)
system.l24.Writeback_accesses::total              219                       # number of Writeback accesses(hits+misses)
system.l24.demand_accesses::switch_cpus4.inst           14                       # number of demand (read+write) accesses
system.l24.demand_accesses::switch_cpus4.data          747                       # number of demand (read+write) accesses
system.l24.demand_accesses::total                 761                       # number of demand (read+write) accesses
system.l24.overall_accesses::switch_cpus4.inst           14                       # number of overall (read+write) accesses
system.l24.overall_accesses::switch_cpus4.data          747                       # number of overall (read+write) accesses
system.l24.overall_accesses::total                761                       # number of overall (read+write) accesses
system.l24.ReadReq_miss_rate::switch_cpus4.inst            1                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::switch_cpus4.data     0.275770                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::total          0.289093                       # miss rate for ReadReq accesses
system.l24.demand_miss_rate::switch_cpus4.inst            1                       # miss rate for demand accesses
system.l24.demand_miss_rate::switch_cpus4.data     0.275770                       # miss rate for demand accesses
system.l24.demand_miss_rate::total           0.289093                       # miss rate for demand accesses
system.l24.overall_miss_rate::switch_cpus4.inst            1                       # miss rate for overall accesses
system.l24.overall_miss_rate::switch_cpus4.data     0.275770                       # miss rate for overall accesses
system.l24.overall_miss_rate::total          0.289093                       # miss rate for overall accesses
system.l24.ReadReq_avg_miss_latency::switch_cpus4.inst 375026.714286                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::switch_cpus4.data 508869.398058                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::total 500352.136364                       # average ReadReq miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.inst 375026.714286                       # average overall miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.data 508869.398058                       # average overall miss latency
system.l24.demand_avg_miss_latency::total 500352.136364                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.inst 375026.714286                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.data 508869.398058                       # average overall miss latency
system.l24.overall_avg_miss_latency::total 500352.136364                       # average overall miss latency
system.l24.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l24.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l24.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l24.blocked::no_targets                      0                       # number of cycles access was blocked
system.l24.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l24.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l24.fast_writes                              0                       # number of fast writes performed
system.l24.cache_copies                             0                       # number of cache copies performed
system.l24.writebacks::writebacks                  49                       # number of writebacks
system.l24.writebacks::total                       49                       # number of writebacks
system.l24.ReadReq_mshr_misses::switch_cpus4.inst           14                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::switch_cpus4.data          206                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::total             220                       # number of ReadReq MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.inst           14                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.data          206                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::total              220                       # number of demand (read+write) MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.inst           14                       # number of overall MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.data          206                       # number of overall MSHR misses
system.l24.overall_mshr_misses::total             220                       # number of overall MSHR misses
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.inst      4244263                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.data     90031209                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::total     94275472                       # number of ReadReq MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.inst      4244263                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.data     90031209                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::total     94275472                       # number of demand (read+write) MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.inst      4244263                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.data     90031209                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::total     94275472                       # number of overall MSHR miss cycles
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.inst            1                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.data     0.275770                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::total     0.289093                       # mshr miss rate for ReadReq accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.inst            1                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.data     0.275770                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::total      0.289093                       # mshr miss rate for demand accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.inst            1                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.data     0.275770                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::total     0.289093                       # mshr miss rate for overall accesses
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 303161.642857                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 437044.703883                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::total 428524.872727                       # average ReadReq mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.inst 303161.642857                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.data 437044.703883                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::total 428524.872727                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.inst 303161.642857                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.data 437044.703883                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::total 428524.872727                       # average overall mshr miss latency
system.l24.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l25.replacements                           520                       # number of replacements
system.l25.tagsinuse                      4090.997669                       # Cycle average of tags in use
system.l25.total_refs                          318732                       # Total number of references to valid blocks.
system.l25.sampled_refs                          4611                       # Sample count of references to valid blocks.
system.l25.avg_refs                         69.124268                       # Average number of references to valid blocks.
system.l25.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l25.occ_blocks::writebacks          308.617285                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.inst    18.433047                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.data   225.286073                       # Average occupied blocks per requestor
system.l25.occ_blocks::cpu5.inst                    1                       # Average occupied blocks per requestor
system.l25.occ_blocks::cpu5.data          3537.661264                       # Average occupied blocks per requestor
system.l25.occ_percent::writebacks           0.075346                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.inst     0.004500                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.data     0.055001                       # Average percentage of cache occupancy
system.l25.occ_percent::cpu5.inst            0.000244                       # Average percentage of cache occupancy
system.l25.occ_percent::cpu5.data            0.863687                       # Average percentage of cache occupancy
system.l25.occ_percent::total                0.998779                       # Average percentage of cache occupancy
system.l25.ReadReq_hits::switch_cpus5.inst            1                       # number of ReadReq hits
system.l25.ReadReq_hits::switch_cpus5.data          518                       # number of ReadReq hits
system.l25.ReadReq_hits::total                    519                       # number of ReadReq hits
system.l25.Writeback_hits::writebacks             512                       # number of Writeback hits
system.l25.Writeback_hits::total                  512                       # number of Writeback hits
system.l25.ReadExReq_hits::switch_cpus5.data            3                       # number of ReadExReq hits
system.l25.ReadExReq_hits::total                    3                       # number of ReadExReq hits
system.l25.demand_hits::switch_cpus5.inst            1                       # number of demand (read+write) hits
system.l25.demand_hits::switch_cpus5.data          521                       # number of demand (read+write) hits
system.l25.demand_hits::total                     522                       # number of demand (read+write) hits
system.l25.overall_hits::switch_cpus5.inst            1                       # number of overall hits
system.l25.overall_hits::switch_cpus5.data          521                       # number of overall hits
system.l25.overall_hits::total                    522                       # number of overall hits
system.l25.ReadReq_misses::switch_cpus5.inst           27                       # number of ReadReq misses
system.l25.ReadReq_misses::switch_cpus5.data          449                       # number of ReadReq misses
system.l25.ReadReq_misses::total                  476                       # number of ReadReq misses
system.l25.ReadExReq_misses::switch_cpus5.data           47                       # number of ReadExReq misses
system.l25.ReadExReq_misses::total                 47                       # number of ReadExReq misses
system.l25.demand_misses::switch_cpus5.inst           27                       # number of demand (read+write) misses
system.l25.demand_misses::switch_cpus5.data          496                       # number of demand (read+write) misses
system.l25.demand_misses::total                   523                       # number of demand (read+write) misses
system.l25.overall_misses::switch_cpus5.inst           27                       # number of overall misses
system.l25.overall_misses::switch_cpus5.data          496                       # number of overall misses
system.l25.overall_misses::total                  523                       # number of overall misses
system.l25.ReadReq_miss_latency::switch_cpus5.inst     37002759                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::switch_cpus5.data    245933401                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::total      282936160                       # number of ReadReq miss cycles
system.l25.ReadExReq_miss_latency::switch_cpus5.data     22837317                       # number of ReadExReq miss cycles
system.l25.ReadExReq_miss_latency::total     22837317                       # number of ReadExReq miss cycles
system.l25.demand_miss_latency::switch_cpus5.inst     37002759                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::switch_cpus5.data    268770718                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::total       305773477                       # number of demand (read+write) miss cycles
system.l25.overall_miss_latency::switch_cpus5.inst     37002759                       # number of overall miss cycles
system.l25.overall_miss_latency::switch_cpus5.data    268770718                       # number of overall miss cycles
system.l25.overall_miss_latency::total      305773477                       # number of overall miss cycles
system.l25.ReadReq_accesses::switch_cpus5.inst           28                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::switch_cpus5.data          967                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::total                995                       # number of ReadReq accesses(hits+misses)
system.l25.Writeback_accesses::writebacks          512                       # number of Writeback accesses(hits+misses)
system.l25.Writeback_accesses::total              512                       # number of Writeback accesses(hits+misses)
system.l25.ReadExReq_accesses::switch_cpus5.data           50                       # number of ReadExReq accesses(hits+misses)
system.l25.ReadExReq_accesses::total               50                       # number of ReadExReq accesses(hits+misses)
system.l25.demand_accesses::switch_cpus5.inst           28                       # number of demand (read+write) accesses
system.l25.demand_accesses::switch_cpus5.data         1017                       # number of demand (read+write) accesses
system.l25.demand_accesses::total                1045                       # number of demand (read+write) accesses
system.l25.overall_accesses::switch_cpus5.inst           28                       # number of overall (read+write) accesses
system.l25.overall_accesses::switch_cpus5.data         1017                       # number of overall (read+write) accesses
system.l25.overall_accesses::total               1045                       # number of overall (read+write) accesses
system.l25.ReadReq_miss_rate::switch_cpus5.inst     0.964286                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::switch_cpus5.data     0.464323                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::total          0.478392                       # miss rate for ReadReq accesses
system.l25.ReadExReq_miss_rate::switch_cpus5.data     0.940000                       # miss rate for ReadExReq accesses
system.l25.ReadExReq_miss_rate::total        0.940000                       # miss rate for ReadExReq accesses
system.l25.demand_miss_rate::switch_cpus5.inst     0.964286                       # miss rate for demand accesses
system.l25.demand_miss_rate::switch_cpus5.data     0.487709                       # miss rate for demand accesses
system.l25.demand_miss_rate::total           0.500478                       # miss rate for demand accesses
system.l25.overall_miss_rate::switch_cpus5.inst     0.964286                       # miss rate for overall accesses
system.l25.overall_miss_rate::switch_cpus5.data     0.487709                       # miss rate for overall accesses
system.l25.overall_miss_rate::total          0.500478                       # miss rate for overall accesses
system.l25.ReadReq_avg_miss_latency::switch_cpus5.inst 1370472.555556                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::switch_cpus5.data 547735.859688                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::total 594403.697479                       # average ReadReq miss latency
system.l25.ReadExReq_avg_miss_latency::switch_cpus5.data 485900.361702                       # average ReadExReq miss latency
system.l25.ReadExReq_avg_miss_latency::total 485900.361702                       # average ReadExReq miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.inst 1370472.555556                       # average overall miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.data 541876.447581                       # average overall miss latency
system.l25.demand_avg_miss_latency::total 584652.919694                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.inst 1370472.555556                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.data 541876.447581                       # average overall miss latency
system.l25.overall_avg_miss_latency::total 584652.919694                       # average overall miss latency
system.l25.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l25.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l25.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l25.blocked::no_targets                      0                       # number of cycles access was blocked
system.l25.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l25.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l25.fast_writes                              0                       # number of fast writes performed
system.l25.cache_copies                             0                       # number of cache copies performed
system.l25.writebacks::writebacks                 307                       # number of writebacks
system.l25.writebacks::total                      307                       # number of writebacks
system.l25.ReadReq_mshr_misses::switch_cpus5.inst           27                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::switch_cpus5.data          449                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::total             476                       # number of ReadReq MSHR misses
system.l25.ReadExReq_mshr_misses::switch_cpus5.data           47                       # number of ReadExReq MSHR misses
system.l25.ReadExReq_mshr_misses::total            47                       # number of ReadExReq MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.inst           27                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.data          496                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::total              523                       # number of demand (read+write) MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.inst           27                       # number of overall MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.data          496                       # number of overall MSHR misses
system.l25.overall_mshr_misses::total             523                       # number of overall MSHR misses
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.inst     35064073                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.data    213763591                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::total    248827664                       # number of ReadReq MSHR miss cycles
system.l25.ReadExReq_mshr_miss_latency::switch_cpus5.data     19461901                       # number of ReadExReq MSHR miss cycles
system.l25.ReadExReq_mshr_miss_latency::total     19461901                       # number of ReadExReq MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.inst     35064073                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.data    233225492                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::total    268289565                       # number of demand (read+write) MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.inst     35064073                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.data    233225492                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::total    268289565                       # number of overall MSHR miss cycles
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.964286                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.data     0.464323                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::total     0.478392                       # mshr miss rate for ReadReq accesses
system.l25.ReadExReq_mshr_miss_rate::switch_cpus5.data     0.940000                       # mshr miss rate for ReadExReq accesses
system.l25.ReadExReq_mshr_miss_rate::total     0.940000                       # mshr miss rate for ReadExReq accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.inst     0.964286                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.data     0.487709                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::total      0.500478                       # mshr miss rate for demand accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.inst     0.964286                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.data     0.487709                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::total     0.500478                       # mshr miss rate for overall accesses
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 1298669.370370                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 476088.175947                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::total 522747.193277                       # average ReadReq mshr miss latency
system.l25.ReadExReq_avg_mshr_miss_latency::switch_cpus5.data       414083                       # average ReadExReq mshr miss latency
system.l25.ReadExReq_avg_mshr_miss_latency::total       414083                       # average ReadExReq mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.inst 1298669.370370                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.data 470212.685484                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::total 512981.959847                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.inst 1298669.370370                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.data 470212.685484                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::total 512981.959847                       # average overall mshr miss latency
system.l25.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l26.replacements                           105                       # number of replacements
system.l26.tagsinuse                      4094.633597                       # Cycle average of tags in use
system.l26.total_refs                          193954                       # Total number of references to valid blocks.
system.l26.sampled_refs                          4201                       # Sample count of references to valid blocks.
system.l26.avg_refs                         46.168531                       # Average number of references to valid blocks.
system.l26.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l26.occ_blocks::writebacks           90.003434                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.inst    21.855676                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.data    40.212577                       # Average occupied blocks per requestor
system.l26.occ_blocks::cpu6.data          3942.561911                       # Average occupied blocks per requestor
system.l26.occ_percent::writebacks           0.021973                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.inst     0.005336                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.data     0.009818                       # Average percentage of cache occupancy
system.l26.occ_percent::cpu6.data            0.962540                       # Average percentage of cache occupancy
system.l26.occ_percent::total                0.999666                       # Average percentage of cache occupancy
system.l26.ReadReq_hits::switch_cpus6.inst            1                       # number of ReadReq hits
system.l26.ReadReq_hits::switch_cpus6.data          317                       # number of ReadReq hits
system.l26.ReadReq_hits::total                    318                       # number of ReadReq hits
system.l26.Writeback_hits::writebacks             104                       # number of Writeback hits
system.l26.Writeback_hits::total                  104                       # number of Writeback hits
system.l26.ReadExReq_hits::switch_cpus6.data            3                       # number of ReadExReq hits
system.l26.ReadExReq_hits::total                    3                       # number of ReadExReq hits
system.l26.demand_hits::switch_cpus6.inst            1                       # number of demand (read+write) hits
system.l26.demand_hits::switch_cpus6.data          320                       # number of demand (read+write) hits
system.l26.demand_hits::total                     321                       # number of demand (read+write) hits
system.l26.overall_hits::switch_cpus6.inst            1                       # number of overall hits
system.l26.overall_hits::switch_cpus6.data          320                       # number of overall hits
system.l26.overall_hits::total                    321                       # number of overall hits
system.l26.ReadReq_misses::switch_cpus6.inst           27                       # number of ReadReq misses
system.l26.ReadReq_misses::switch_cpus6.data           78                       # number of ReadReq misses
system.l26.ReadReq_misses::total                  105                       # number of ReadReq misses
system.l26.demand_misses::switch_cpus6.inst           27                       # number of demand (read+write) misses
system.l26.demand_misses::switch_cpus6.data           78                       # number of demand (read+write) misses
system.l26.demand_misses::total                   105                       # number of demand (read+write) misses
system.l26.overall_misses::switch_cpus6.inst           27                       # number of overall misses
system.l26.overall_misses::switch_cpus6.data           78                       # number of overall misses
system.l26.overall_misses::total                  105                       # number of overall misses
system.l26.ReadReq_miss_latency::switch_cpus6.inst     26740619                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::switch_cpus6.data     35672564                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::total       62413183                       # number of ReadReq miss cycles
system.l26.demand_miss_latency::switch_cpus6.inst     26740619                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::switch_cpus6.data     35672564                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::total        62413183                       # number of demand (read+write) miss cycles
system.l26.overall_miss_latency::switch_cpus6.inst     26740619                       # number of overall miss cycles
system.l26.overall_miss_latency::switch_cpus6.data     35672564                       # number of overall miss cycles
system.l26.overall_miss_latency::total       62413183                       # number of overall miss cycles
system.l26.ReadReq_accesses::switch_cpus6.inst           28                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::switch_cpus6.data          395                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::total                423                       # number of ReadReq accesses(hits+misses)
system.l26.Writeback_accesses::writebacks          104                       # number of Writeback accesses(hits+misses)
system.l26.Writeback_accesses::total              104                       # number of Writeback accesses(hits+misses)
system.l26.ReadExReq_accesses::switch_cpus6.data            3                       # number of ReadExReq accesses(hits+misses)
system.l26.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l26.demand_accesses::switch_cpus6.inst           28                       # number of demand (read+write) accesses
system.l26.demand_accesses::switch_cpus6.data          398                       # number of demand (read+write) accesses
system.l26.demand_accesses::total                 426                       # number of demand (read+write) accesses
system.l26.overall_accesses::switch_cpus6.inst           28                       # number of overall (read+write) accesses
system.l26.overall_accesses::switch_cpus6.data          398                       # number of overall (read+write) accesses
system.l26.overall_accesses::total                426                       # number of overall (read+write) accesses
system.l26.ReadReq_miss_rate::switch_cpus6.inst     0.964286                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::switch_cpus6.data     0.197468                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::total          0.248227                       # miss rate for ReadReq accesses
system.l26.demand_miss_rate::switch_cpus6.inst     0.964286                       # miss rate for demand accesses
system.l26.demand_miss_rate::switch_cpus6.data     0.195980                       # miss rate for demand accesses
system.l26.demand_miss_rate::total           0.246479                       # miss rate for demand accesses
system.l26.overall_miss_rate::switch_cpus6.inst     0.964286                       # miss rate for overall accesses
system.l26.overall_miss_rate::switch_cpus6.data     0.195980                       # miss rate for overall accesses
system.l26.overall_miss_rate::total          0.246479                       # miss rate for overall accesses
system.l26.ReadReq_avg_miss_latency::switch_cpus6.inst 990393.296296                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::switch_cpus6.data 457340.564103                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::total 594411.266667                       # average ReadReq miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.inst 990393.296296                       # average overall miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.data 457340.564103                       # average overall miss latency
system.l26.demand_avg_miss_latency::total 594411.266667                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.inst 990393.296296                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.data 457340.564103                       # average overall miss latency
system.l26.overall_avg_miss_latency::total 594411.266667                       # average overall miss latency
system.l26.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l26.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l26.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l26.blocked::no_targets                      0                       # number of cycles access was blocked
system.l26.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l26.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l26.fast_writes                              0                       # number of fast writes performed
system.l26.cache_copies                             0                       # number of cache copies performed
system.l26.writebacks::writebacks                  57                       # number of writebacks
system.l26.writebacks::total                       57                       # number of writebacks
system.l26.ReadReq_mshr_misses::switch_cpus6.inst           27                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::switch_cpus6.data           78                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::total             105                       # number of ReadReq MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.inst           27                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.data           78                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::total              105                       # number of demand (read+write) MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.inst           27                       # number of overall MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.data           78                       # number of overall MSHR misses
system.l26.overall_mshr_misses::total             105                       # number of overall MSHR misses
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.inst     24800346                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.data     30068331                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::total     54868677                       # number of ReadReq MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.inst     24800346                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.data     30068331                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::total     54868677                       # number of demand (read+write) MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.inst     24800346                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.data     30068331                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::total     54868677                       # number of overall MSHR miss cycles
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.964286                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.data     0.197468                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::total     0.248227                       # mshr miss rate for ReadReq accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.inst     0.964286                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.data     0.195980                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::total      0.246479                       # mshr miss rate for demand accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.inst     0.964286                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.data     0.195980                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::total     0.246479                       # mshr miss rate for overall accesses
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 918531.333333                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 385491.423077                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::total 522558.828571                       # average ReadReq mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.inst 918531.333333                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.data 385491.423077                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::total 522558.828571                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.inst 918531.333333                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.data 385491.423077                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::total 522558.828571                       # average overall mshr miss latency
system.l26.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l27.replacements                           107                       # number of replacements
system.l27.tagsinuse                      4094.651522                       # Cycle average of tags in use
system.l27.total_refs                          193957                       # Total number of references to valid blocks.
system.l27.sampled_refs                          4203                       # Sample count of references to valid blocks.
system.l27.avg_refs                         46.147276                       # Average number of references to valid blocks.
system.l27.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l27.occ_blocks::writebacks           90.021673                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.inst    21.749207                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.data    41.488259                       # Average occupied blocks per requestor
system.l27.occ_blocks::cpu7.data          3941.392384                       # Average occupied blocks per requestor
system.l27.occ_percent::writebacks           0.021978                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.inst     0.005310                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.data     0.010129                       # Average percentage of cache occupancy
system.l27.occ_percent::cpu7.data            0.962254                       # Average percentage of cache occupancy
system.l27.occ_percent::total                0.999671                       # Average percentage of cache occupancy
system.l27.ReadReq_hits::switch_cpus7.inst            2                       # number of ReadReq hits
system.l27.ReadReq_hits::switch_cpus7.data          318                       # number of ReadReq hits
system.l27.ReadReq_hits::total                    320                       # number of ReadReq hits
system.l27.Writeback_hits::writebacks             105                       # number of Writeback hits
system.l27.Writeback_hits::total                  105                       # number of Writeback hits
system.l27.ReadExReq_hits::switch_cpus7.data            3                       # number of ReadExReq hits
system.l27.ReadExReq_hits::total                    3                       # number of ReadExReq hits
system.l27.demand_hits::switch_cpus7.inst            2                       # number of demand (read+write) hits
system.l27.demand_hits::switch_cpus7.data          321                       # number of demand (read+write) hits
system.l27.demand_hits::total                     323                       # number of demand (read+write) hits
system.l27.overall_hits::switch_cpus7.inst            2                       # number of overall hits
system.l27.overall_hits::switch_cpus7.data          321                       # number of overall hits
system.l27.overall_hits::total                    323                       # number of overall hits
system.l27.ReadReq_misses::switch_cpus7.inst           27                       # number of ReadReq misses
system.l27.ReadReq_misses::switch_cpus7.data           80                       # number of ReadReq misses
system.l27.ReadReq_misses::total                  107                       # number of ReadReq misses
system.l27.demand_misses::switch_cpus7.inst           27                       # number of demand (read+write) misses
system.l27.demand_misses::switch_cpus7.data           80                       # number of demand (read+write) misses
system.l27.demand_misses::total                   107                       # number of demand (read+write) misses
system.l27.overall_misses::switch_cpus7.inst           27                       # number of overall misses
system.l27.overall_misses::switch_cpus7.data           80                       # number of overall misses
system.l27.overall_misses::total                  107                       # number of overall misses
system.l27.ReadReq_miss_latency::switch_cpus7.inst     29203549                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::switch_cpus7.data     42903207                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::total       72106756                       # number of ReadReq miss cycles
system.l27.demand_miss_latency::switch_cpus7.inst     29203549                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::switch_cpus7.data     42903207                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::total        72106756                       # number of demand (read+write) miss cycles
system.l27.overall_miss_latency::switch_cpus7.inst     29203549                       # number of overall miss cycles
system.l27.overall_miss_latency::switch_cpus7.data     42903207                       # number of overall miss cycles
system.l27.overall_miss_latency::total       72106756                       # number of overall miss cycles
system.l27.ReadReq_accesses::switch_cpus7.inst           29                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::switch_cpus7.data          398                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::total                427                       # number of ReadReq accesses(hits+misses)
system.l27.Writeback_accesses::writebacks          105                       # number of Writeback accesses(hits+misses)
system.l27.Writeback_accesses::total              105                       # number of Writeback accesses(hits+misses)
system.l27.ReadExReq_accesses::switch_cpus7.data            3                       # number of ReadExReq accesses(hits+misses)
system.l27.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l27.demand_accesses::switch_cpus7.inst           29                       # number of demand (read+write) accesses
system.l27.demand_accesses::switch_cpus7.data          401                       # number of demand (read+write) accesses
system.l27.demand_accesses::total                 430                       # number of demand (read+write) accesses
system.l27.overall_accesses::switch_cpus7.inst           29                       # number of overall (read+write) accesses
system.l27.overall_accesses::switch_cpus7.data          401                       # number of overall (read+write) accesses
system.l27.overall_accesses::total                430                       # number of overall (read+write) accesses
system.l27.ReadReq_miss_rate::switch_cpus7.inst     0.931034                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::switch_cpus7.data     0.201005                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::total          0.250585                       # miss rate for ReadReq accesses
system.l27.demand_miss_rate::switch_cpus7.inst     0.931034                       # miss rate for demand accesses
system.l27.demand_miss_rate::switch_cpus7.data     0.199501                       # miss rate for demand accesses
system.l27.demand_miss_rate::total           0.248837                       # miss rate for demand accesses
system.l27.overall_miss_rate::switch_cpus7.inst     0.931034                       # miss rate for overall accesses
system.l27.overall_miss_rate::switch_cpus7.data     0.199501                       # miss rate for overall accesses
system.l27.overall_miss_rate::total          0.248837                       # miss rate for overall accesses
system.l27.ReadReq_avg_miss_latency::switch_cpus7.inst 1081612.925926                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::switch_cpus7.data 536290.087500                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::total 673894.915888                       # average ReadReq miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.inst 1081612.925926                       # average overall miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.data 536290.087500                       # average overall miss latency
system.l27.demand_avg_miss_latency::total 673894.915888                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.inst 1081612.925926                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.data 536290.087500                       # average overall miss latency
system.l27.overall_avg_miss_latency::total 673894.915888                       # average overall miss latency
system.l27.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l27.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l27.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l27.blocked::no_targets                      0                       # number of cycles access was blocked
system.l27.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l27.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l27.fast_writes                              0                       # number of fast writes performed
system.l27.cache_copies                             0                       # number of cache copies performed
system.l27.writebacks::writebacks                  57                       # number of writebacks
system.l27.writebacks::total                       57                       # number of writebacks
system.l27.ReadReq_mshr_misses::switch_cpus7.inst           27                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::switch_cpus7.data           80                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::total             107                       # number of ReadReq MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.inst           27                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.data           80                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::total              107                       # number of demand (read+write) MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.inst           27                       # number of overall MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.data           80                       # number of overall MSHR misses
system.l27.overall_mshr_misses::total             107                       # number of overall MSHR misses
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.inst     27263950                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.data     37156177                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::total     64420127                       # number of ReadReq MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.inst     27263950                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.data     37156177                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::total     64420127                       # number of demand (read+write) MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.inst     27263950                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.data     37156177                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::total     64420127                       # number of overall MSHR miss cycles
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.931034                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.data     0.201005                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::total     0.250585                       # mshr miss rate for ReadReq accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.inst     0.931034                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.data     0.199501                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::total      0.248837                       # mshr miss rate for demand accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.inst     0.931034                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.data     0.199501                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::total     0.248837                       # mshr miss rate for overall accesses
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 1009775.925926                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 464452.212500                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::total 602057.261682                       # average ReadReq mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.inst 1009775.925926                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.data 464452.212500                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::total 602057.261682                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.inst 1009775.925926                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.data 464452.212500                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::total 602057.261682                       # average overall mshr miss latency
system.l27.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               497.982165                       # Cycle average of tags in use
system.cpu0.icache.total_refs               750132397                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   504                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1488357.930556                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    22.982165                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          475                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.036830                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.761218                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.798048                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       124433                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         124433                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       124433                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          124433                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       124433                       # number of overall hits
system.cpu0.icache.overall_hits::total         124433                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           41                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           41                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           41                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            41                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           41                       # number of overall misses
system.cpu0.icache.overall_misses::total           41                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     42083318                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     42083318                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     42083318                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     42083318                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     42083318                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     42083318                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       124474                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       124474                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       124474                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       124474                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       124474                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       124474                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000329                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000329                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000329                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000329                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000329                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000329                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 1026422.390244                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 1026422.390244                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 1026422.390244                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 1026422.390244                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 1026422.390244                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 1026422.390244                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           12                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           12                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           12                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           29                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           29                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           29                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           29                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           29                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           29                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst     36628964                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     36628964                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst     36628964                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     36628964                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst     36628964                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     36628964                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000233                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000233                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000233                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000233                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000233                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000233                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 1263067.724138                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 1263067.724138                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 1263067.724138                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 1263067.724138                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 1263067.724138                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 1263067.724138                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                   401                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               113322462                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                   657                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              172484.721461                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   142.990405                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data   113.009595                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.558556                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.441444                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data        84750                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          84750                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        70554                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         70554                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          171                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          171                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data          170                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          170                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data       155304                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          155304                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data       155304                       # number of overall hits
system.cpu0.dcache.overall_hits::total         155304                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         1259                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         1259                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           16                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           16                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data         1275                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          1275                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data         1275                       # number of overall misses
system.cpu0.dcache.overall_misses::total         1275                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    234937748                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    234937748                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      1266606                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      1266606                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    236204354                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    236204354                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    236204354                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    236204354                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data        86009                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        86009                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data        70570                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        70570                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          171                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          171                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data          170                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          170                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data       156579                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       156579                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data       156579                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       156579                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.014638                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.014638                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000227                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000227                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008143                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008143                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008143                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008143                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 186606.630659                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 186606.630659                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 79162.875000                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 79162.875000                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 185258.316863                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 185258.316863                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 185258.316863                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 185258.316863                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          105                       # number of writebacks
system.cpu0.dcache.writebacks::total              105                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data          861                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          861                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           13                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           13                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data          874                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total          874                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data          874                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total          874                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data          398                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          398                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data            3                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data          401                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          401                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data          401                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          401                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data     62899733                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     62899733                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       192300                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       192300                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data     63092033                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     63092033                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data     63092033                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     63092033                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.004627                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.004627                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000043                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000043                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002561                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002561                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002561                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002561                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 158039.530151                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 158039.530151                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data        64100                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 157336.740648                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 157336.740648                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 157336.740648                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 157336.740648                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               497.971612                       # Cycle average of tags in use
system.cpu1.icache.total_refs               750132239                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   504                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1488357.617063                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    22.971612                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          475                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.036813                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.761218                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.798031                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       124275                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         124275                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       124275                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          124275                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       124275                       # number of overall hits
system.cpu1.icache.overall_hits::total         124275                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           45                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           45                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           45                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            45                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           45                       # number of overall misses
system.cpu1.icache.overall_misses::total           45                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     38575962                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     38575962                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     38575962                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     38575962                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     38575962                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     38575962                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       124320                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       124320                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       124320                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       124320                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       124320                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       124320                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000362                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000362                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000362                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000362                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000362                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000362                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 857243.600000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 857243.600000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 857243.600000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 857243.600000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 857243.600000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 857243.600000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           16                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           16                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           16                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           29                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           29                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           29                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           29                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           29                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           29                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst     32207986                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     32207986                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst     32207986                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     32207986                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst     32207986                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     32207986                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000233                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000233                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000233                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000233                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000233                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000233                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 1110620.206897                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 1110620.206897                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 1110620.206897                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 1110620.206897                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 1110620.206897                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 1110620.206897                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                   400                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               113322237                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                   656                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              172747.312500                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   142.895850                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data   113.104150                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.558187                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.441813                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data        84633                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          84633                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        70446                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         70446                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          171                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          171                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          170                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          170                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data       155079                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          155079                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data       155079                       # number of overall hits
system.cpu1.dcache.overall_hits::total         155079                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         1257                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         1257                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           16                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           16                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         1273                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          1273                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         1273                       # number of overall misses
system.cpu1.dcache.overall_misses::total         1273                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    240754964                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    240754964                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      1267246                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      1267246                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    242022210                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    242022210                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    242022210                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    242022210                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data        85890                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        85890                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        70462                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        70462                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          171                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          171                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          170                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          170                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data       156352                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       156352                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data       156352                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       156352                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.014635                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.014635                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000227                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000227                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008142                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008142                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008142                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008142                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 191531.395386                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 191531.395386                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 79202.875000                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 79202.875000                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 190119.567950                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 190119.567950                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 190119.567950                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 190119.567950                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          104                       # number of writebacks
system.cpu1.dcache.writebacks::total              104                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data          860                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total          860                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           13                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           13                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data          873                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total          873                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data          873                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total          873                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data          397                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total          397                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            3                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data          400                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total          400                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data          400                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total          400                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     65278908                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     65278908                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       192300                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       192300                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     65471208                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     65471208                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     65471208                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     65471208                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004622                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004622                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000043                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000043                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002558                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002558                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002558                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002558                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 164430.498741                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 164430.498741                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data        64100                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 163678.020000                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 163678.020000                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 163678.020000                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 163678.020000                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               498.002686                       # Cycle average of tags in use
system.cpu2.icache.total_refs               750132431                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   504                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1488357.998016                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    23.002686                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          475                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.036863                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.761218                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.798081                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst       124467                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         124467                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst       124467                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          124467                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst       124467                       # number of overall hits
system.cpu2.icache.overall_hits::total         124467                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           40                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           40                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           40                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            40                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           40                       # number of overall misses
system.cpu2.icache.overall_misses::total           40                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst     33770265                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     33770265                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst     33770265                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     33770265                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst     33770265                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     33770265                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst       124507                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       124507                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst       124507                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       124507                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst       124507                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       124507                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000321                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000321                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000321                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000321                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000321                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000321                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 844256.625000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 844256.625000                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 844256.625000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 844256.625000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 844256.625000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 844256.625000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           11                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           11                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           11                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           29                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           29                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           29                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           29                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           29                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           29                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst     28022012                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     28022012                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst     28022012                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     28022012                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst     28022012                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     28022012                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000233                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000233                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000233                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000233                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000233                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000233                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 966276.275862                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 966276.275862                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 966276.275862                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 966276.275862                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 966276.275862                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 966276.275862                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                   401                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               113322478                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                   657                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              172484.745814                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   143.141965                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data   112.858035                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.559148                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.440852                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data        84757                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total          84757                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data        70563                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total         70563                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data          171                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          171                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data          170                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          170                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data       155320                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          155320                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data       155320                       # number of overall hits
system.cpu2.dcache.overall_hits::total         155320                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         1259                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         1259                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data           16                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           16                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         1275                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          1275                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         1275                       # number of overall misses
system.cpu2.dcache.overall_misses::total         1275                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    231889423                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    231889423                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      1299278                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      1299278                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    233188701                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    233188701                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    233188701                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    233188701                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data        86016                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total        86016                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data        70579                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total        70579                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data          171                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          171                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data          170                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          170                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data       156595                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total       156595                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data       156595                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total       156595                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.014637                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.014637                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000227                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000227                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.008142                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.008142                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.008142                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.008142                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 184185.403495                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 184185.403495                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 81204.875000                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 81204.875000                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 182893.098824                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 182893.098824                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 182893.098824                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 182893.098824                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          105                       # number of writebacks
system.cpu2.dcache.writebacks::total              105                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data          861                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total          861                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data           13                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           13                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data          874                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total          874                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data          874                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total          874                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data          398                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total          398                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data            3                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data          401                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total          401                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data          401                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total          401                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data     63496397                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total     63496397                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data       197141                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       197141                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data     63693538                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total     63693538                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data     63693538                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total     63693538                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004627                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004627                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000043                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000043                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002561                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002561                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002561                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002561                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 159538.685930                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 159538.685930                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 65713.666667                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 65713.666667                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 158836.753117                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 158836.753117                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 158836.753117                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 158836.753117                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               495.754438                       # Cycle average of tags in use
system.cpu3.icache.total_refs               750705737                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1513519.631048                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    13.754438                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          482                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.022042                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.772436                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.794478                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst       122007                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         122007                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst       122007                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          122007                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst       122007                       # number of overall hits
system.cpu3.icache.overall_hits::total         122007                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           19                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           19                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           19                       # number of overall misses
system.cpu3.icache.overall_misses::total           19                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      8944887                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      8944887                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      8944887                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      8944887                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      8944887                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      8944887                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst       122026                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       122026                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst       122026                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       122026                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst       122026                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       122026                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000156                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000156                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000156                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000156                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000156                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000156                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 470783.526316                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 470783.526316                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 470783.526316                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 470783.526316                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 470783.526316                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 470783.526316                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            5                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            5                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            5                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           14                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           14                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           14                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      6713523                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      6713523                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      6713523                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      6713523                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      6713523                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      6713523                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000115                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000115                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000115                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000115                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000115                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000115                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 479537.357143                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 479537.357143                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 479537.357143                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 479537.357143                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 479537.357143                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 479537.357143                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                   482                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               118287021                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                   738                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              160280.516260                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   160.086184                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    95.913816                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.625337                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.374663                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data        84247                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          84247                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        70387                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         70387                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data          165                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          165                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data          160                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          160                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data       154634                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          154634                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data       154634                       # number of overall hits
system.cpu3.dcache.overall_hits::total         154634                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         1649                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         1649                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data           84                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total           84                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         1733                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          1733                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         1733                       # number of overall misses
system.cpu3.dcache.overall_misses::total         1733                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    352847957                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    352847957                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     52559054                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     52559054                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    405407011                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    405407011                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    405407011                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    405407011                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data        85896                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        85896                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        70471                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        70471                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data          165                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          165                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data          160                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          160                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data       156367                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       156367                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data       156367                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       156367                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.019198                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.019198                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.001192                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.001192                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.011083                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.011083                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.011083                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.011083                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 213976.929654                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 213976.929654                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 625703.023810                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 625703.023810                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 233933.647432                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 233933.647432                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 233933.647432                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 233933.647432                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       654833                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets       654833                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          222                       # number of writebacks
system.cpu3.dcache.writebacks::total              222                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         1167                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         1167                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data           84                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           84                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         1251                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         1251                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         1251                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         1251                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data          482                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total          482                       # number of ReadReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data          482                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total          482                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data          482                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total          482                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data     81792469                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     81792469                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data     81792469                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     81792469                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data     81792469                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     81792469                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.005611                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.005611                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003082                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003082                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003082                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003082                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 169693.919087                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 169693.919087                       # average ReadReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 169693.919087                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 169693.919087                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 169693.919087                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 169693.919087                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               556.305574                       # Cycle average of tags in use
system.cpu4.icache.total_refs               769304920                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   557                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1381157.845601                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    13.305574                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          543                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.021323                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.870192                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.891515                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst       120203                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total         120203                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst       120203                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total          120203                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst       120203                       # number of overall hits
system.cpu4.icache.overall_hits::total         120203                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           21                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           21                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           21                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            21                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           21                       # number of overall misses
system.cpu4.icache.overall_misses::total           21                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst      7842904                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      7842904                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst      7842904                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      7842904                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst      7842904                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      7842904                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst       120224                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total       120224                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst       120224                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total       120224                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst       120224                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total       120224                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000175                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000175                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000175                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000175                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000175                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000175                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 373471.619048                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 373471.619048                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 373471.619048                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 373471.619048                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 373471.619048                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 373471.619048                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst            7                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst            7                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst            7                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           14                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           14                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           14                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst      5366574                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      5366574                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst      5366574                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      5366574                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst      5366574                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      5366574                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000116                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000116                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000116                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000116                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000116                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000116                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 383326.714286                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 383326.714286                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 383326.714286                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 383326.714286                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 383326.714286                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 383326.714286                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                   747                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               289553794                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                  1003                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs              288687.730808                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   101.022030                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data   154.977970                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.394617                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.605383                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data       306796                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total         306796                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data       167550                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total        167550                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data           83                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total           83                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data           82                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total           82                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data       474346                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total          474346                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data       474346                       # number of overall hits
system.cpu4.dcache.overall_hits::total         474346                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data         2656                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total         2656                       # number of ReadReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data         2656                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total          2656                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data         2656                       # number of overall misses
system.cpu4.dcache.overall_misses::total         2656                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data    546233366                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total    546233366                       # number of ReadReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data    546233366                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total    546233366                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data    546233366                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total    546233366                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data       309452                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total       309452                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data       167550                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total       167550                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data           83                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total           83                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data           82                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total           82                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data       477002                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total       477002                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data       477002                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total       477002                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.008583                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.008583                       # miss rate for ReadReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.005568                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.005568                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.005568                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.005568                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 205660.152861                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 205660.152861                       # average ReadReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 205660.152861                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 205660.152861                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 205660.152861                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 205660.152861                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks          219                       # number of writebacks
system.cpu4.dcache.writebacks::total              219                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data         1909                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total         1909                       # number of ReadReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data         1909                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total         1909                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data         1909                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total         1909                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data          747                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total          747                       # number of ReadReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data          747                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total          747                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data          747                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total          747                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data    143734634                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total    143734634                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data    143734634                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total    143734634                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data    143734634                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total    143734634                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.002414                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.002414                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.001566                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.001566                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.001566                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.001566                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 192415.842035                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 192415.842035                       # average ReadReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 192415.842035                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 192415.842035                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 192415.842035                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 192415.842035                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               508.955361                       # Cycle average of tags in use
system.cpu5.icache.total_refs               753879219                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   518                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1455365.287645                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    18.955361                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          490                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.030377                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.785256                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.815634                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst       108082                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total         108082                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst       108082                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total          108082                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst       108082                       # number of overall hits
system.cpu5.icache.overall_hits::total         108082                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           40                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           40                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           40                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            40                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           40                       # number of overall misses
system.cpu5.icache.overall_misses::total           40                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst     48586766                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total     48586766                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst     48586766                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total     48586766                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst     48586766                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total     48586766                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst       108122                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total       108122                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst       108122                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total       108122                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst       108122                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total       108122                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000370                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000370                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000370                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000370                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000370                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000370                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 1214669.150000                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 1214669.150000                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 1214669.150000                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 1214669.150000                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 1214669.150000                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 1214669.150000                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst           12                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst           12                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst           12                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           28                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           28                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           28                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           28                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           28                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst     37316663                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total     37316663                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst     37316663                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total     37316663                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst     37316663                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total     37316663                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000259                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000259                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000259                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000259                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000259                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000259                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 1332737.964286                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 1332737.964286                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 1332737.964286                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 1332737.964286                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 1332737.964286                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 1332737.964286                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                  1016                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               125609000                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                  1272                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs              98749.213836                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   184.874015                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data    71.125985                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.722164                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.277836                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data        81694                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total          81694                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data        65461                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total         65461                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data          135                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total          135                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data          132                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total          132                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data       147155                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total          147155                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data       147155                       # number of overall hits
system.cpu5.dcache.overall_hits::total         147155                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data         2377                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total         2377                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data          438                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total          438                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data         2815                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total          2815                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data         2815                       # number of overall misses
system.cpu5.dcache.overall_misses::total         2815                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data    722983644                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total    722983644                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data    206043687                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total    206043687                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data    929027331                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total    929027331                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data    929027331                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total    929027331                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data        84071                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total        84071                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data        65899                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total        65899                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data          135                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total          135                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data          132                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total          132                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data       149970                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total       149970                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data       149970                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total       149970                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.028274                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.028274                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.006647                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.006647                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.018770                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.018770                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.018770                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.018770                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 304158.032814                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 304158.032814                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 470419.376712                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 470419.376712                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 330027.471048                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 330027.471048                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 330027.471048                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 330027.471048                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks          512                       # number of writebacks
system.cpu5.dcache.writebacks::total              512                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data         1410                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total         1410                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data          388                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total          388                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data         1798                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total         1798                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data         1798                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total         1798                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data          967                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total          967                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data           50                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total           50                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data         1017                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total         1017                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data         1017                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total         1017                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data    284392530                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total    284392530                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data     23419717                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total     23419717                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data    307812247                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total    307812247                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data    307812247                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total    307812247                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.011502                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.011502                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000759                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000759                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.006781                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.006781                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.006781                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.006781                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 294097.755946                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 294097.755946                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 468394.340000                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 468394.340000                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 302666.909538                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 302666.909538                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 302666.909538                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 302666.909538                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               497.481968                       # Cycle average of tags in use
system.cpu6.icache.total_refs               750132908                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   503                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1491317.908549                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    22.481968                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          475                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.036029                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.761218                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.797247                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst       124944                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total         124944                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst       124944                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total          124944                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst       124944                       # number of overall hits
system.cpu6.icache.overall_hits::total         124944                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           36                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           36                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           36                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            36                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           36                       # number of overall misses
system.cpu6.icache.overall_misses::total           36                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst     32451568                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total     32451568                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst     32451568                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total     32451568                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst     32451568                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total     32451568                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst       124980                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total       124980                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst       124980                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total       124980                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst       124980                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total       124980                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000288                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000288                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000288                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000288                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000288                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000288                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 901432.444444                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 901432.444444                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 901432.444444                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 901432.444444                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 901432.444444                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 901432.444444                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst            8                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst            8                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst            8                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           28                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           28                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           28                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           28                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           28                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst     27033526                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total     27033526                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst     27033526                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total     27033526                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst     27033526                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total     27033526                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000224                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000224                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000224                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000224                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000224                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000224                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 965483.071429                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 965483.071429                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 965483.071429                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 965483.071429                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 965483.071429                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 965483.071429                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                   398                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               113322224                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                   654                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs              173275.571865                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   142.878656                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data   113.121344                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.558120                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.441880                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data        84732                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total          84732                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data        70334                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total         70334                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data          171                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total          171                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data          170                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total          170                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data       155066                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total          155066                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data       155066                       # number of overall hits
system.cpu6.dcache.overall_hits::total         155066                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data         1261                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total         1261                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data           16                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total           16                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data         1277                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total          1277                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data         1277                       # number of overall misses
system.cpu6.dcache.overall_misses::total         1277                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data    216500401                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total    216500401                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data      1239754                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total      1239754                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data    217740155                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total    217740155                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data    217740155                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total    217740155                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data        85993                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total        85993                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data        70350                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total        70350                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data          171                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total          171                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data          170                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total          170                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data       156343                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total       156343                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data       156343                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total       156343                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.014664                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.014664                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000227                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000227                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.008168                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.008168                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.008168                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.008168                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 171689.453608                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 171689.453608                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 77484.625000                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 77484.625000                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 170509.126860                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 170509.126860                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 170509.126860                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 170509.126860                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks          104                       # number of writebacks
system.cpu6.dcache.writebacks::total              104                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data          866                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total          866                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data           13                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total           13                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data          879                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total          879                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data          879                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total          879                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data          395                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total          395                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data            3                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data          398                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total          398                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data          398                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total          398                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data     56944090                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total     56944090                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data       192300                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total       192300                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data     57136390                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total     57136390                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data     57136390                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total     57136390                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.004593                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.004593                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000043                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000043                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.002546                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.002546                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.002546                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.002546                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 144162.253165                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 144162.253165                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data        64100                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 143558.768844                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 143558.768844                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 143558.768844                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 143558.768844                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               498.002793                       # Cycle average of tags in use
system.cpu7.icache.total_refs               750132442                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   504                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1488358.019841                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    23.002793                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          475                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.036863                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.761218                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.798081                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst       124478                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total         124478                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst       124478                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total          124478                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst       124478                       # number of overall hits
system.cpu7.icache.overall_hits::total         124478                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           40                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           40                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           40                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            40                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           40                       # number of overall misses
system.cpu7.icache.overall_misses::total           40                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst     35803994                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total     35803994                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst     35803994                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total     35803994                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst     35803994                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total     35803994                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst       124518                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total       124518                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst       124518                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total       124518                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst       124518                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total       124518                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000321                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000321                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000321                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000321                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000321                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000321                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 895099.850000                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 895099.850000                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 895099.850000                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 895099.850000                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 895099.850000                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 895099.850000                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst           11                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst           11                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst           11                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           29                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           29                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           29                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           29                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           29                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           29                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst     29576885                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total     29576885                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst     29576885                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total     29576885                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst     29576885                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total     29576885                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000233                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000233                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000233                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000233                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000233                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000233                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 1019892.586207                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 1019892.586207                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 1019892.586207                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 1019892.586207                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 1019892.586207                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 1019892.586207                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                   401                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               113322491                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                   657                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs              172484.765601                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   143.159819                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data   112.840181                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.559218                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.440782                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data        84764                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total          84764                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data        70569                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total         70569                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data          171                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total          171                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data          170                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total          170                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data       155333                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total          155333                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data       155333                       # number of overall hits
system.cpu7.dcache.overall_hits::total         155333                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data         1259                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total         1259                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data           16                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total           16                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data         1275                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total          1275                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data         1275                       # number of overall misses
system.cpu7.dcache.overall_misses::total         1275                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data    234007722                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total    234007722                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data      1267198                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total      1267198                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data    235274920                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total    235274920                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data    235274920                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total    235274920                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data        86023                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total        86023                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data        70585                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total        70585                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data          171                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total          171                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data          170                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total          170                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data       156608                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total       156608                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data       156608                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total       156608                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.014636                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.014636                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000227                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000227                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.008141                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.008141                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.008141                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.008141                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 185867.928515                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 185867.928515                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 79199.875000                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 79199.875000                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 184529.349020                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 184529.349020                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 184529.349020                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 184529.349020                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks          105                       # number of writebacks
system.cpu7.dcache.writebacks::total              105                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data          861                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total          861                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data           13                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total           13                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data          874                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total          874                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data          874                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total          874                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data          398                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total          398                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data            3                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data          401                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total          401                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data          401                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total          401                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data     64247347                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total     64247347                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data       192300                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total       192300                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data     64439647                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total     64439647                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data     64439647                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total     64439647                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.004627                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.004627                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000043                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000043                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.002561                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.002561                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.002561                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.002561                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 161425.494975                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 161425.494975                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data        64100                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 160697.374065                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 160697.374065                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 160697.374065                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 160697.374065                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
