{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1643738391887 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1643738391900 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 01 12:59:51 2022 " "Processing started: Tue Feb 01 12:59:51 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1643738391900 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643738391900 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Proyecto -c Proyecto " "Command: quartus_map --read_settings_files=on --write_settings_files=off Proyecto -c Proyecto" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643738391900 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1643738392881 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1643738392881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM-Solucion " "Found design unit 1: ROM-Solucion" {  } { { "ROM.vhd" "" { Text "D:/Clases virtuales/sistemas digitales II/Practico/Ordenamientdel tipo de sangre/Proyecto final/ROM.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643738415221 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "ROM.vhd" "" { Text "D:/Clases virtuales/sistemas digitales II/Practico/Ordenamientdel tipo de sangre/Proyecto final/ROM.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643738415221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643738415221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_generic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter_generic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Counter_Generic-Desarrollo " "Found design unit 1: Counter_Generic-Desarrollo" {  } { { "Counter_Generic.vhd" "" { Text "D:/Clases virtuales/sistemas digitales II/Practico/Ordenamientdel tipo de sangre/Proyecto final/Counter_Generic.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643738415224 ""} { "Info" "ISGN_ENTITY_NAME" "1 Counter_Generic " "Found entity 1: Counter_Generic" {  } { { "Counter_Generic.vhd" "" { Text "D:/Clases virtuales/sistemas digitales II/Practico/Ordenamientdel tipo de sangre/Proyecto final/Counter_Generic.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643738415224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643738415224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator_generic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparator_generic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Comparator_Generic-solucion " "Found design unit 1: Comparator_Generic-solucion" {  } { { "Comparator_Generic.vhd" "" { Text "D:/Clases virtuales/sistemas digitales II/Practico/Ordenamientdel tipo de sangre/Proyecto final/Comparator_Generic.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643738415226 ""} { "Info" "ISGN_ENTITY_NAME" "1 Comparator_Generic " "Found entity 1: Comparator_Generic" {  } { { "Comparator_Generic.vhd" "" { Text "D:/Clases virtuales/sistemas digitales II/Practico/Ordenamientdel tipo de sangre/Proyecto final/Comparator_Generic.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643738415226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643738415226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_3to8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder_3to8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decoder_3to8-Solucion " "Found design unit 1: Decoder_3to8-Solucion" {  } { { "Decoder_3to8.vhd" "" { Text "D:/Clases virtuales/sistemas digitales II/Practico/Ordenamientdel tipo de sangre/Proyecto final/Decoder_3to8.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643738415228 ""} { "Info" "ISGN_ENTITY_NAME" "1 Decoder_3to8 " "Found entity 1: Decoder_3to8" {  } { { "Decoder_3to8.vhd" "" { Text "D:/Clases virtuales/sistemas digitales II/Practico/Ordenamientdel tipo de sangre/Proyecto final/Decoder_3to8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643738415228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643738415228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM-solucion " "Found design unit 1: RAM-solucion" {  } { { "RAM.vhd" "" { Text "D:/Clases virtuales/sistemas digitales II/Practico/Ordenamientdel tipo de sangre/Proyecto final/RAM.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643738415230 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.vhd" "" { Text "D:/Clases virtuales/sistemas digitales II/Practico/Ordenamientdel tipo de sangre/Proyecto final/RAM.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643738415230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643738415230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2to1_generic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_2to1_generic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux_2to1_generic-Desarrollo " "Found design unit 1: Mux_2to1_generic-Desarrollo" {  } { { "Mux_2to1_generic.vhd" "" { Text "D:/Clases virtuales/sistemas digitales II/Practico/Ordenamientdel tipo de sangre/Proyecto final/Mux_2to1_generic.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643738415232 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux_2to1_generic " "Found entity 1: Mux_2to1_generic" {  } { { "Mux_2to1_generic.vhd" "" { Text "D:/Clases virtuales/sistemas digitales II/Practico/Ordenamientdel tipo de sangre/Proyecto final/Mux_2to1_generic.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643738415232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643738415232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_8to1_5bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_8to1_5bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux_8to1_5bits-Desarrollo " "Found design unit 1: Mux_8to1_5bits-Desarrollo" {  } { { "Mux_8to1_5bits.vhd" "" { Text "D:/Clases virtuales/sistemas digitales II/Practico/Ordenamientdel tipo de sangre/Proyecto final/Mux_8to1_5bits.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643738415234 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux_8to1_5bits " "Found entity 1: Mux_8to1_5bits" {  } { { "Mux_8to1_5bits.vhd" "" { Text "D:/Clases virtuales/sistemas digitales II/Practico/Ordenamientdel tipo de sangre/Proyecto final/Mux_8to1_5bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643738415234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643738415234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumador_3bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sumador_3bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sumador_3bits-Solucion " "Found design unit 1: Sumador_3bits-Solucion" {  } { { "Sumador_3bits.vhd" "" { Text "D:/Clases virtuales/sistemas digitales II/Practico/Ordenamientdel tipo de sangre/Proyecto final/Sumador_3bits.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643738415236 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sumador_3bits " "Found entity 1: Sumador_3bits" {  } { { "Sumador_3bits.vhd" "" { Text "D:/Clases virtuales/sistemas digitales II/Practico/Ordenamientdel tipo de sangre/Proyecto final/Sumador_3bits.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643738415236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643738415236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "restador_3bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file restador_3bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Restador_3bits-Solucion " "Found design unit 1: Restador_3bits-Solucion" {  } { { "Restador_3bits.vhd" "" { Text "D:/Clases virtuales/sistemas digitales II/Practico/Ordenamientdel tipo de sangre/Proyecto final/Restador_3bits.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643738415238 ""} { "Info" "ISGN_ENTITY_NAME" "1 Restador_3bits " "Found entity 1: Restador_3bits" {  } { { "Restador_3bits.vhd" "" { Text "D:/Clases virtuales/sistemas digitales II/Practico/Ordenamientdel tipo de sangre/Proyecto final/Restador_3bits.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643738415238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643738415238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffer_tristate_generic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file buffer_tristate_generic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Buffer_tristate_generic-Solucion " "Found design unit 1: Buffer_tristate_generic-Solucion" {  } { { "Buffer_tristate_generic.vhd" "" { Text "D:/Clases virtuales/sistemas digitales II/Practico/Ordenamientdel tipo de sangre/Proyecto final/Buffer_tristate_generic.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643738415240 ""} { "Info" "ISGN_ENTITY_NAME" "1 Buffer_tristate_generic " "Found entity 1: Buffer_tristate_generic" {  } { { "Buffer_tristate_generic.vhd" "" { Text "D:/Clases virtuales/sistemas digitales II/Practico/Ordenamientdel tipo de sangre/Proyecto final/Buffer_tristate_generic.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643738415240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643738415240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mss.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mss.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MSS-Controlador " "Found design unit 1: MSS-Controlador" {  } { { "MSS.vhd" "" { Text "D:/Clases virtuales/sistemas digitales II/Practico/Ordenamientdel tipo de sangre/Proyecto final/MSS.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643738415243 ""} { "Info" "ISGN_ENTITY_NAME" "1 MSS " "Found entity 1: MSS" {  } { { "MSS.vhd" "" { Text "D:/Clases virtuales/sistemas digitales II/Practico/Ordenamientdel tipo de sangre/Proyecto final/MSS.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643738415243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643738415243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "diagram.bdf 1 1 " "Found 1 design units, including 1 entities, in source file diagram.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Diagram " "Found entity 1: Diagram" {  } { { "Diagram.bdf" "" { Schematic "D:/Clases virtuales/sistemas digitales II/Practico/Ordenamientdel tipo de sangre/Proyecto final/Diagram.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643738415245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643738415245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sostenimiento_generic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sostenimiento_generic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sostenimiento_generic-Desarrollo " "Found design unit 1: Sostenimiento_generic-Desarrollo" {  } { { "Sostenimiento_generic.vhd" "" { Text "D:/Clases virtuales/sistemas digitales II/Practico/Ordenamientdel tipo de sangre/Proyecto final/Sostenimiento_generic.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643738415247 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sostenimiento_generic " "Found entity 1: Sostenimiento_generic" {  } { { "Sostenimiento_generic.vhd" "" { Text "D:/Clases virtuales/sistemas digitales II/Practico/Ordenamientdel tipo de sangre/Proyecto final/Sostenimiento_generic.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643738415247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643738415247 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Diagram " "Elaborating entity \"Diagram\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1643738415312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSS MSS:inst42 " "Elaborating entity \"MSS\" for hierarchy \"MSS:inst42\"" {  } { { "Diagram.bdf" "inst42" { Schematic "D:/Clases virtuales/sistemas digitales II/Practico/Ordenamientdel tipo de sangre/Proyecto final/Diagram.bdf" { { 384 3168 3376 656 "inst42" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643738415384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Comparator_Generic Comparator_Generic:inst3 " "Elaborating entity \"Comparator_Generic\" for hierarchy \"Comparator_Generic:inst3\"" {  } { { "Diagram.bdf" "inst3" { Schematic "D:/Clases virtuales/sistemas digitales II/Practico/Ordenamientdel tipo de sangre/Proyecto final/Diagram.bdf" { { 416 184 360 528 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643738415532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter_Generic Counter_Generic:inst1 " "Elaborating entity \"Counter_Generic\" for hierarchy \"Counter_Generic:inst1\"" {  } { { "Diagram.bdf" "inst1" { Schematic "D:/Clases virtuales/sistemas digitales II/Practico/Ordenamientdel tipo de sangre/Proyecto final/Diagram.bdf" { { 216 184 360 360 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643738415608 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Resetn Counter_Generic.vhd(17) " "VHDL Process Statement warning at Counter_Generic.vhd(17): signal \"Resetn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Counter_Generic.vhd" "" { Text "D:/Clases virtuales/sistemas digitales II/Practico/Ordenamientdel tipo de sangre/Proyecto final/Counter_Generic.vhd" 17 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643738415626 "|Counter_Generic"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Clock Counter_Generic.vhd(18) " "VHDL Process Statement warning at Counter_Generic.vhd(18): signal \"Clock\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Counter_Generic.vhd" "" { Text "D:/Clases virtuales/sistemas digitales II/Practico/Ordenamientdel tipo de sangre/Proyecto final/Counter_Generic.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643738415627 "|Counter_Generic"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Comparator_Generic Comparator_Generic:inst31 " "Elaborating entity \"Comparator_Generic\" for hierarchy \"Comparator_Generic:inst31\"" {  } { { "Diagram.bdf" "inst31" { Schematic "D:/Clases virtuales/sistemas digitales II/Practico/Ordenamientdel tipo de sangre/Proyecto final/Diagram.bdf" { { 488 2264 2440 600 "inst31" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643738415628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter_Generic Counter_Generic:inst29 " "Elaborating entity \"Counter_Generic\" for hierarchy \"Counter_Generic:inst29\"" {  } { { "Diagram.bdf" "inst29" { Schematic "D:/Clases virtuales/sistemas digitales II/Practico/Ordenamientdel tipo de sangre/Proyecto final/Diagram.bdf" { { 88 2264 2440 232 "inst29" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643738415700 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Resetn Counter_Generic.vhd(17) " "VHDL Process Statement warning at Counter_Generic.vhd(17): signal \"Resetn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Counter_Generic.vhd" "" { Text "D:/Clases virtuales/sistemas digitales II/Practico/Ordenamientdel tipo de sangre/Proyecto final/Counter_Generic.vhd" 17 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643738415776 "|Diagram|Counter_Generic:inst29"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Clock Counter_Generic.vhd(18) " "VHDL Process Statement warning at Counter_Generic.vhd(18): signal \"Clock\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Counter_Generic.vhd" "" { Text "D:/Clases virtuales/sistemas digitales II/Practico/Ordenamientdel tipo de sangre/Proyecto final/Counter_Generic.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643738415776 "|Diagram|Counter_Generic:inst29"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sostenimiento_generic Sostenimiento_generic:inst35 " "Elaborating entity \"Sostenimiento_generic\" for hierarchy \"Sostenimiento_generic:inst35\"" {  } { { "Diagram.bdf" "inst35" { Schematic "D:/Clases virtuales/sistemas digitales II/Practico/Ordenamientdel tipo de sangre/Proyecto final/Diagram.bdf" { { 88 2672 2848 200 "inst35" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643738415779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:inst26 " "Elaborating entity \"RAM\" for hierarchy \"RAM:inst26\"" {  } { { "Diagram.bdf" "inst26" { Schematic "D:/Clases virtuales/sistemas digitales II/Practico/Ordenamientdel tipo de sangre/Proyecto final/Diagram.bdf" { { 88 1840 2032 200 "inst26" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643738415814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_2to1_generic Mux_2to1_generic:inst25 " "Elaborating entity \"Mux_2to1_generic\" for hierarchy \"Mux_2to1_generic:inst25\"" {  } { { "Diagram.bdf" "inst25" { Schematic "D:/Clases virtuales/sistemas digitales II/Practico/Ordenamientdel tipo de sangre/Proyecto final/Diagram.bdf" { { 760 1416 1584 872 "inst25" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643738415905 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "I0 Mux_2to1_generic.vhd(16) " "VHDL Process Statement warning at Mux_2to1_generic.vhd(16): signal \"I0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Mux_2to1_generic.vhd" "" { Text "D:/Clases virtuales/sistemas digitales II/Practico/Ordenamientdel tipo de sangre/Proyecto final/Mux_2to1_generic.vhd" 16 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643738415927 "|Diagram|Mux_2to1_generic:inst25"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "I1 Mux_2to1_generic.vhd(17) " "VHDL Process Statement warning at Mux_2to1_generic.vhd(17): signal \"I1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Mux_2to1_generic.vhd" "" { Text "D:/Clases virtuales/sistemas digitales II/Practico/Ordenamientdel tipo de sangre/Proyecto final/Mux_2to1_generic.vhd" 17 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643738415928 "|Diagram|Mux_2to1_generic:inst25"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sumador_3bits Sumador_3bits:inst34 " "Elaborating entity \"Sumador_3bits\" for hierarchy \"Sumador_3bits:inst34\"" {  } { { "Diagram.bdf" "inst34" { Schematic "D:/Clases virtuales/sistemas digitales II/Practico/Ordenamientdel tipo de sangre/Proyecto final/Diagram.bdf" { { 880 2264 2440 960 "inst34" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643738415930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_2to1_generic Mux_2to1_generic:inst21 " "Elaborating entity \"Mux_2to1_generic\" for hierarchy \"Mux_2to1_generic:inst21\"" {  } { { "Diagram.bdf" "inst21" { Schematic "D:/Clases virtuales/sistemas digitales II/Practico/Ordenamientdel tipo de sangre/Proyecto final/Diagram.bdf" { { 88 1416 1584 200 "inst21" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643738415956 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "I0 Mux_2to1_generic.vhd(16) " "VHDL Process Statement warning at Mux_2to1_generic.vhd(16): signal \"I0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Mux_2to1_generic.vhd" "" { Text "D:/Clases virtuales/sistemas digitales II/Practico/Ordenamientdel tipo de sangre/Proyecto final/Mux_2to1_generic.vhd" 16 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643738415979 "|Mux_2to1_generic"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "I1 Mux_2to1_generic.vhd(17) " "VHDL Process Statement warning at Mux_2to1_generic.vhd(17): signal \"I1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Mux_2to1_generic.vhd" "" { Text "D:/Clases virtuales/sistemas digitales II/Practico/Ordenamientdel tipo de sangre/Proyecto final/Mux_2to1_generic.vhd" 17 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643738415979 "|Mux_2to1_generic"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_8to1_5bits Mux_8to1_5bits:inst28 " "Elaborating entity \"Mux_8to1_5bits\" for hierarchy \"Mux_8to1_5bits:inst28\"" {  } { { "Diagram.bdf" "inst28" { Schematic "D:/Clases virtuales/sistemas digitales II/Practico/Ordenamientdel tipo de sangre/Proyecto final/Diagram.bdf" { { 544 1856 2016 752 "inst28" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643738415981 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "I0 Mux_8to1_5bits.vhd(15) " "VHDL Process Statement warning at Mux_8to1_5bits.vhd(15): signal \"I0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Mux_8to1_5bits.vhd" "" { Text "D:/Clases virtuales/sistemas digitales II/Practico/Ordenamientdel tipo de sangre/Proyecto final/Mux_8to1_5bits.vhd" 15 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643738416024 "|Mux_8to1_5bits"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "I1 Mux_8to1_5bits.vhd(16) " "VHDL Process Statement warning at Mux_8to1_5bits.vhd(16): signal \"I1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Mux_8to1_5bits.vhd" "" { Text "D:/Clases virtuales/sistemas digitales II/Practico/Ordenamientdel tipo de sangre/Proyecto final/Mux_8to1_5bits.vhd" 16 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643738416025 "|Mux_8to1_5bits"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "I2 Mux_8to1_5bits.vhd(17) " "VHDL Process Statement warning at Mux_8to1_5bits.vhd(17): signal \"I2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Mux_8to1_5bits.vhd" "" { Text "D:/Clases virtuales/sistemas digitales II/Practico/Ordenamientdel tipo de sangre/Proyecto final/Mux_8to1_5bits.vhd" 17 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643738416025 "|Mux_8to1_5bits"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "I3 Mux_8to1_5bits.vhd(18) " "VHDL Process Statement warning at Mux_8to1_5bits.vhd(18): signal \"I3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Mux_8to1_5bits.vhd" "" { Text "D:/Clases virtuales/sistemas digitales II/Practico/Ordenamientdel tipo de sangre/Proyecto final/Mux_8to1_5bits.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643738416025 "|Mux_8to1_5bits"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "I4 Mux_8to1_5bits.vhd(19) " "VHDL Process Statement warning at Mux_8to1_5bits.vhd(19): signal \"I4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Mux_8to1_5bits.vhd" "" { Text "D:/Clases virtuales/sistemas digitales II/Practico/Ordenamientdel tipo de sangre/Proyecto final/Mux_8to1_5bits.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643738416025 "|Mux_8to1_5bits"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "I5 Mux_8to1_5bits.vhd(20) " "VHDL Process Statement warning at Mux_8to1_5bits.vhd(20): signal \"I5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Mux_8to1_5bits.vhd" "" { Text "D:/Clases virtuales/sistemas digitales II/Practico/Ordenamientdel tipo de sangre/Proyecto final/Mux_8to1_5bits.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643738416026 "|Mux_8to1_5bits"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "I6 Mux_8to1_5bits.vhd(21) " "VHDL Process Statement warning at Mux_8to1_5bits.vhd(21): signal \"I6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Mux_8to1_5bits.vhd" "" { Text "D:/Clases virtuales/sistemas digitales II/Practico/Ordenamientdel tipo de sangre/Proyecto final/Mux_8to1_5bits.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643738416026 "|Mux_8to1_5bits"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "I7 Mux_8to1_5bits.vhd(22) " "VHDL Process Statement warning at Mux_8to1_5bits.vhd(22): signal \"I7\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Mux_8to1_5bits.vhd" "" { Text "D:/Clases virtuales/sistemas digitales II/Practico/Ordenamientdel tipo de sangre/Proyecto final/Mux_8to1_5bits.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643738416026 "|Mux_8to1_5bits"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder_3to8 Decoder_3to8:inst4 " "Elaborating entity \"Decoder_3to8\" for hierarchy \"Decoder_3to8:inst4\"" {  } { { "Diagram.bdf" "inst4" { Schematic "D:/Clases virtuales/sistemas digitales II/Practico/Ordenamientdel tipo de sangre/Proyecto final/Diagram.bdf" { { 544 200 352 720 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643738416031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM ROM:inst " "Elaborating entity \"ROM\" for hierarchy \"ROM:inst\"" {  } { { "Diagram.bdf" "inst" { Schematic "D:/Clases virtuales/sistemas digitales II/Practico/Ordenamientdel tipo de sangre/Proyecto final/Diagram.bdf" { { 80 168 368 160 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643738416065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Restador_3bits Restador_3bits:inst32 " "Elaborating entity \"Restador_3bits\" for hierarchy \"Restador_3bits:inst32\"" {  } { { "Diagram.bdf" "inst32" { Schematic "D:/Clases virtuales/sistemas digitales II/Practico/Ordenamientdel tipo de sangre/Proyecto final/Diagram.bdf" { { 616 2264 2440 696 "inst32" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643738416243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Buffer_tristate_generic Buffer_tristate_generic:inst40 " "Elaborating entity \"Buffer_tristate_generic\" for hierarchy \"Buffer_tristate_generic:inst40\"" {  } { { "Diagram.bdf" "inst40" { Schematic "D:/Clases virtuales/sistemas digitales II/Practico/Ordenamientdel tipo de sangre/Proyecto final/Diagram.bdf" { { 88 3112 3320 168 "inst40" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643738416260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Buffer_tristate_generic Buffer_tristate_generic:inst41 " "Elaborating entity \"Buffer_tristate_generic\" for hierarchy \"Buffer_tristate_generic:inst41\"" {  } { { "Diagram.bdf" "inst41" { Schematic "D:/Clases virtuales/sistemas digitales II/Practico/Ordenamientdel tipo de sangre/Proyecto final/Diagram.bdf" { { 248 3112 3320 328 "inst41" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643738416285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:inst27 " "Elaborating entity \"RAM\" for hierarchy \"RAM:inst27\"" {  } { { "Diagram.bdf" "inst27" { Schematic "D:/Clases virtuales/sistemas digitales II/Practico/Ordenamientdel tipo de sangre/Proyecto final/Diagram.bdf" { { 256 1840 2032 368 "inst27" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643738416319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sostenimiento_generic Sostenimiento_generic:inst37 " "Elaborating entity \"Sostenimiento_generic\" for hierarchy \"Sostenimiento_generic:inst37\"" {  } { { "Diagram.bdf" "inst37" { Schematic "D:/Clases virtuales/sistemas digitales II/Practico/Ordenamientdel tipo de sangre/Proyecto final/Diagram.bdf" { { 424 2672 2848 536 "inst37" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643738416347 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "3 " "Found 3 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "RAM:inst27\|Rammemory " "RAM logic \"RAM:inst27\|Rammemory\" is uninferred due to inappropriate RAM size" {  } { { "RAM.vhd" "Rammemory" { Text "D:/Clases virtuales/sistemas digitales II/Practico/Ordenamientdel tipo de sangre/Proyecto final/RAM.vhd" 16 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1643738417286 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "ROM:inst\|Rammemory " "RAM logic \"ROM:inst\|Rammemory\" is uninferred due to inappropriate RAM size" {  } { { "ROM.vhd" "Rammemory" { Text "D:/Clases virtuales/sistemas digitales II/Practico/Ordenamientdel tipo de sangre/Proyecto final/ROM.vhd" 13 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1643738417286 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "RAM:inst26\|Rammemory " "RAM logic \"RAM:inst26\|Rammemory\" is uninferred due to inappropriate RAM size" {  } { { "RAM.vhd" "Rammemory" { Text "D:/Clases virtuales/sistemas digitales II/Practico/Ordenamientdel tipo de sangre/Proyecto final/RAM.vhd" 16 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1643738417286 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1643738417286 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1643738418158 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1643738419251 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643738419251 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "256 " "Implemented 256 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1643738419727 ""} { "Info" "ICUT_CUT_TM_OPINS" "35 " "Implemented 35 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1643738419727 ""} { "Info" "ICUT_CUT_TM_LCELLS" "217 " "Implemented 217 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1643738419727 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1643738419727 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4849 " "Peak virtual memory: 4849 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1643738419804 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 01 13:00:19 2022 " "Processing ended: Tue Feb 01 13:00:19 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1643738419804 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1643738419804 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:51 " "Total CPU time (on all processors): 00:00:51" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1643738419804 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1643738419804 ""}
