//
// Generated by LLVM NVPTX Back-End
//

.version 8.4
.target sm_90a
.address_size 64

	// .globl	triton_poi_fused_cat_convolution_27 // -- Begin function triton_poi_fused_cat_convolution_27
.extern .shared .align 16 .b8 global_smem[];
                                        // @triton_poi_fused_cat_convolution_27
.visible .entry triton_poi_fused_cat_convolution_27(
	.param .u64 .ptr .global .align 1 triton_poi_fused_cat_convolution_27_param_0,
	.param .u64 .ptr .global .align 1 triton_poi_fused_cat_convolution_27_param_1,
	.param .u64 .ptr .global .align 1 triton_poi_fused_cat_convolution_27_param_2,
	.param .u32 triton_poi_fused_cat_convolution_27_param_3,
	.param .u32 triton_poi_fused_cat_convolution_27_param_4
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<15>;
	.reg .b32 	%r<101>;
	.reg .b64 	%rd<14>;
	.loc	1 19 0                          // cmhg4lvetjd5gd225itiwp5gvjjc33752y7u6puctvza2up4jvp5.py:19:0
$L__func_begin0:
	.loc	1 19 0                          // cmhg4lvetjd5gd225itiwp5gvjjc33752y7u6puctvza2up4jvp5.py:19:0

// %bb.0:
	ld.param.u64 	%rd7, [triton_poi_fused_cat_convolution_27_param_0];
	ld.param.u64 	%rd8, [triton_poi_fused_cat_convolution_27_param_1];
$L__tmp0:
	.loc	1 22 28                         // cmhg4lvetjd5gd225itiwp5gvjjc33752y7u6puctvza2up4jvp5.py:22:28
	// begin inline asm
	mov.u32 %r1, %ctaid.y;
	// end inline asm
	.loc	1 22 33                         // cmhg4lvetjd5gd225itiwp5gvjjc33752y7u6puctvza2up4jvp5.py:22:33
	shl.b32 	%r43, %r1, 6;
	ld.param.u64 	%rd9, [triton_poi_fused_cat_convolution_27_param_2];
	.loc	1 23 44                         // cmhg4lvetjd5gd225itiwp5gvjjc33752y7u6puctvza2up4jvp5.py:23:44
	mov.u32 	%r44, %tid.x;
	shl.b32 	%r46, %r44, 2;
	and.b32  	%r47, %r46, 12;
	and.b32  	%r48, %r46, 60;
	bfe.u32 	%r49, %r44, 2, 5;
	.loc	1 23 23                         // cmhg4lvetjd5gd225itiwp5gvjjc33752y7u6puctvza2up4jvp5.py:23:23
	or.b32  	%r50, %r43, %r48;
	or.b32  	%r51, %r43, %r49;
	.loc	1 25 28                         // cmhg4lvetjd5gd225itiwp5gvjjc33752y7u6puctvza2up4jvp5.py:25:28
	// begin inline asm
	mov.u32 %r2, %ctaid.x;
	// end inline asm
	.loc	1 25 33                         // cmhg4lvetjd5gd225itiwp5gvjjc33752y7u6puctvza2up4jvp5.py:25:33
	shl.b32 	%r52, %r2, 4;
	.loc	1 26 44                         // cmhg4lvetjd5gd225itiwp5gvjjc33752y7u6puctvza2up4jvp5.py:26:44
	bfe.u32 	%r53, %r44, 4, 3;
	.loc	1 26 23                         // cmhg4lvetjd5gd225itiwp5gvjjc33752y7u6puctvza2up4jvp5.py:26:23
	or.b32  	%r54, %r52, %r53;
	or.b32  	%r55, %r54, 8;
	or.b32  	%r56, %r52, %r47;
	.loc	1 27 21                         // cmhg4lvetjd5gd225itiwp5gvjjc33752y7u6puctvza2up4jvp5.py:27:21
	setp.lt.s32 	%p1, %r54, 16;
	setp.lt.s32 	%p2, %r55, 16;
	setp.lt.s32 	%p11, %r56, 16;
	.loc	1 30 19                         // cmhg4lvetjd5gd225itiwp5gvjjc33752y7u6puctvza2up4jvp5.py:30:19
	bfe.s32 	%r57, %r1, 25, 1;
	shr.u32 	%r58, %r57, 23;
	add.s32 	%r59, %r50, %r58;
	.loc	1 29 19                         // cmhg4lvetjd5gd225itiwp5gvjjc33752y7u6puctvza2up4jvp5.py:29:19
	and.b32  	%r60, %r59, -512;
	sub.s32 	%r61, %r50, %r60;
	.loc	1 32 39                         // cmhg4lvetjd5gd225itiwp5gvjjc33752y7u6puctvza2up4jvp5.py:32:39
	shl.b32 	%r62, %r54, 9;
	shl.b32 	%r63, %r55, 9;
	.loc	1 32 49                         // cmhg4lvetjd5gd225itiwp5gvjjc33752y7u6puctvza2up4jvp5.py:32:49
	shl.b32 	%r64, %r59, 4;
	and.b32  	%r65, %r64, -8192;
	.loc	1 32 35                         // cmhg4lvetjd5gd225itiwp5gvjjc33752y7u6puctvza2up4jvp5.py:32:35
	add.s32 	%r66, %r65, %r61;
	.loc	1 32 44                         // cmhg4lvetjd5gd225itiwp5gvjjc33752y7u6puctvza2up4jvp5.py:32:44
	add.s32 	%r67, %r66, %r62;
	add.s32 	%r68, %r66, %r63;
	.loc	1 32 30                         // cmhg4lvetjd5gd225itiwp5gvjjc33752y7u6puctvza2up4jvp5.py:32:30
	mul.wide.s32 	%rd10, %r67, 4;
	add.s64 	%rd1, %rd7, %rd10;
	mul.wide.s32 	%rd11, %r68, 4;
	add.s64 	%rd2, %rd7, %rd11;
	.loc	1 32 54                         // cmhg4lvetjd5gd225itiwp5gvjjc33752y7u6puctvza2up4jvp5.py:32:54
	// begin inline asm
	mov.u32 %r12, 0x0;
	mov.u32 %r14, 0x0;
	mov.u32 %r16, 0x0;
	mov.u32 %r18, 0x0;
	@%p1 ld.global.L1::evict_last.v4.b32 { %r12, %r14, %r16, %r18 }, [ %rd1 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r20, 0x0;
	mov.u32 %r22, 0x0;
	mov.u32 %r24, 0x0;
	mov.u32 %r26, 0x0;
	@%p2 ld.global.L1::evict_last.v4.b32 { %r20, %r22, %r24, %r26 }, [ %rd2 + 0 ];
	// end inline asm
	.loc	1 23 23                         // cmhg4lvetjd5gd225itiwp5gvjjc33752y7u6puctvza2up4jvp5.py:23:23
	shl.b32 	%r69, %r51, 4;
	.loc	1 33 30                         // cmhg4lvetjd5gd225itiwp5gvjjc33752y7u6puctvza2up4jvp5.py:33:30
	add.s32 	%r70, %r56, %r69;
	add.s32 	%r71, %r70, 512;
	.loc	1 33 25                         // cmhg4lvetjd5gd225itiwp5gvjjc33752y7u6puctvza2up4jvp5.py:33:25
	mul.wide.s32 	%rd12, %r70, 4;
	add.s64 	%rd3, %rd8, %rd12;
	mul.wide.s32 	%rd13, %r71, 4;
	add.s64 	%rd4, %rd8, %rd13;
	.loc	1 33 44                         // cmhg4lvetjd5gd225itiwp5gvjjc33752y7u6puctvza2up4jvp5.py:33:44
	shl.b32 	%r72, %r44, 6;
	and.b32  	%r73, %r72, 960;
	or.b32  	%r74, %r73, %r53;
	and.b32  	%r75, %r46, 508;
	shr.u32 	%r76, %r73, 2;
	mov.u32 	%r77, global_smem;
	add.s32 	%r78, %r77, %r76;
	shl.b32 	%r79, %r74, 2;
	add.s32 	%r11, %r78, %r79;
	mov.pred 	%p3, -1;
	// begin inline asm
	@%p3 st.shared.b32 [ %r11 + 0 ], %r12;
	// end inline asm
	or.b32  	%r80, %r73, 16;
	shr.u32 	%r81, %r80, 2;
	add.s32 	%r82, %r77, %r81;
	add.s32 	%r83, %r82, %r79;
	add.s32 	%r13, %r83, 64;
	// begin inline asm
	@%p3 st.shared.b32 [ %r13 + 0 ], %r14;
	// end inline asm
	or.b32  	%r84, %r73, 32;
	shr.u32 	%r85, %r84, 2;
	add.s32 	%r86, %r77, %r85;
	add.s32 	%r87, %r86, %r79;
	add.s32 	%r15, %r87, 128;
	// begin inline asm
	@%p3 st.shared.b32 [ %r15 + 0 ], %r16;
	// end inline asm
	or.b32  	%r88, %r73, 48;
	shr.u32 	%r89, %r88, 2;
	add.s32 	%r90, %r77, %r89;
	add.s32 	%r91, %r90, %r79;
	add.s32 	%r17, %r91, 192;
	// begin inline asm
	@%p3 st.shared.b32 [ %r17 + 0 ], %r18;
	// end inline asm
	add.s32 	%r19, %r11, 32;
	// begin inline asm
	@%p3 st.shared.b32 [ %r19 + 0 ], %r20;
	// end inline asm
	add.s32 	%r21, %r83, 96;
	// begin inline asm
	@%p3 st.shared.b32 [ %r21 + 0 ], %r22;
	// end inline asm
	add.s32 	%r23, %r87, 160;
	// begin inline asm
	@%p3 st.shared.b32 [ %r23 + 0 ], %r24;
	// end inline asm
	add.s32 	%r25, %r91, 224;
	// begin inline asm
	@%p3 st.shared.b32 [ %r25 + 0 ], %r26;
	// end inline asm
	bar.sync 	0;
	and.b32  	%r92, %r44, 124;
	add.s32 	%r93, %r77, %r92;
	shl.b32 	%r94, %r75, 2;
	add.s32 	%r95, %r93, %r94;
	ld.shared.u32 	%r27, [%r95];
	ld.shared.u32 	%r28, [%r95+4];
	ld.shared.u32 	%r29, [%r95+8];
	ld.shared.u32 	%r30, [%r95+12];
	or.b32  	%r96, %r75, 512;
	shr.u32 	%r97, %r96, 2;
	and.b32  	%r98, %r97, 252;
	add.s32 	%r99, %r77, %r98;
	add.s32 	%r100, %r99, %r94;
	ld.shared.u32 	%r31, [%r100+2048];
	ld.shared.u32 	%r32, [%r100+2052];
	ld.shared.u32 	%r33, [%r100+2056];
	ld.shared.u32 	%r34, [%r100+2060];
	// begin inline asm
	@%p11 st.global.v4.b32 [ %rd3 + 0 ], { %r27, %r28, %r29, %r30 };
	// end inline asm
	// begin inline asm
	@%p11 st.global.v4.b32 [ %rd4 + 0 ], { %r31, %r32, %r33, %r34 };
	// end inline asm
	.loc	1 34 25                         // cmhg4lvetjd5gd225itiwp5gvjjc33752y7u6puctvza2up4jvp5.py:34:25
	add.s64 	%rd5, %rd9, %rd10;
	add.s64 	%rd6, %rd9, %rd11;
	.loc	1 34 55                         // cmhg4lvetjd5gd225itiwp5gvjjc33752y7u6puctvza2up4jvp5.py:34:55
	// begin inline asm
	@%p1 st.global.v4.b32 [ %rd5 + 0 ], { %r12, %r14, %r16, %r18 };
	// end inline asm
	// begin inline asm
	@%p2 st.global.v4.b32 [ %rd6 + 0 ], { %r20, %r22, %r24, %r26 };
	// end inline asm
	.loc	1 34 4                          // cmhg4lvetjd5gd225itiwp5gvjjc33752y7u6puctvza2up4jvp5.py:34:4
	ret;
$L__tmp1:
$L__func_end0:
                                        // -- End function
}
	.file	1 "inductor_cache/mh/cmhg4lvetjd5gd225itiwp5gvjjc33752y7u6puctvza2up4jvp5.py"
	.section	.debug_abbrev
	{
.b8 1                                   // Abbreviation Code
.b8 17                                  // DW_TAG_compile_unit
.b8 0                                   // DW_CHILDREN_no
.b8 37                                  // DW_AT_producer
.b8 8                                   // DW_FORM_string
.b8 19                                  // DW_AT_language
.b8 5                                   // DW_FORM_data2
.b8 3                                   // DW_AT_name
.b8 8                                   // DW_FORM_string
.b8 16                                  // DW_AT_stmt_list
.b8 6                                   // DW_FORM_data4
.b8 27                                  // DW_AT_comp_dir
.b8 8                                   // DW_FORM_string
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 0                                   // EOM(3)
	}
	.section	.debug_info
	{
.b32 95                                 // Length of Unit
.b8 2                                   // DWARF version number
.b8 0
.b32 .debug_abbrev                      // Offset Into Abbrev. Section
.b8 8                                   // Address Size (in bytes)
.b8 1                                   // Abbrev [1] 0xb:0x58 DW_TAG_compile_unit
.b8 116                                 // DW_AT_producer
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 0
.b8 2                                   // DW_AT_language
.b8 0
.b8 99                                  // DW_AT_name
.b8 109
.b8 104
.b8 103
.b8 52
.b8 108
.b8 118
.b8 101
.b8 116
.b8 106
.b8 100
.b8 53
.b8 103
.b8 100
.b8 50
.b8 50
.b8 53
.b8 105
.b8 116
.b8 105
.b8 119
.b8 112
.b8 53
.b8 103
.b8 118
.b8 106
.b8 106
.b8 99
.b8 51
.b8 51
.b8 55
.b8 53
.b8 50
.b8 121
.b8 55
.b8 117
.b8 54
.b8 112
.b8 117
.b8 99
.b8 116
.b8 118
.b8 122
.b8 97
.b8 50
.b8 117
.b8 112
.b8 52
.b8 106
.b8 118
.b8 112
.b8 53
.b8 46
.b8 112
.b8 121
.b8 0
.b32 .debug_line                        // DW_AT_stmt_list
.b8 105                                 // DW_AT_comp_dir
.b8 110
.b8 100
.b8 117
.b8 99
.b8 116
.b8 111
.b8 114
.b8 95
.b8 99
.b8 97
.b8 99
.b8 104
.b8 101
.b8 47
.b8 109
.b8 104
.b8 0
	}
	.section	.debug_macinfo	{	}
