<!doctype html>
<html>
<head>
<title>Gude!</title>
<link rel="stylesheet" href="google-code-prettify/skins/desert.css">
<link rel="stylesheet" href="css/custom.css">
<link rel="stylesheet" href="css/mark-lines.css">
<script src="google-code-prettify/prettify.js"></script>
</head>
<body onload="PR.prettyPrint()">
<pre class="prettyprint linenums lang-c">
extern int getenv(const char *name);
extern int foo();
extern int bar();

int
main()
{
    int rc; 
    int taint = getenv("gude");
    switch (taint) {
    default:
        ;
        rc = 1;
    case 0:
        switch (rc) {
        default:
            ;
            rc = 1;
        case 0:
            ;
            int a = 1;
            break;
        }
        int a = 1;
        break;
    }
    int a = 0;

    switch (taint) {
    case 0:
        ;
        int a = 0;
        break;
    }

    return rc;
}

</pre>
<div>
0 2019-Jan-05 20:21:42.671666 - [DEBUG] Set-up the command-line parameters<br>
1 2019-Jan-05 20:21:42.672124 - [INFO] Chosen operation mode: 'phasarLLVM'<br>
2 2019-Jan-05 20:21:42.672469 - [INFO] No configuration file is used.<br>
3 2019-Jan-05 20:21:42.672544 - [INFO] Program options have been successfully parsed.<br>
4 2019-Jan-05 20:21:42.672641 - [INFO] Check program options for logical errors.<br>
5 2019-Jan-05 20:21:42.672731 - [INFO] Set-up IR database.<br>
6 2019-Jan-05 20:21:42.679108 - [INFO] Constructed the analysis controller.<br>
7 2019-Jan-05 20:21:42.679217 - [INFO] Found the following IR files for this project: <br>
8 2019-Jan-05 20:21:42.679277 - [INFO] 	main.ll<br>
9 2019-Jan-05 20:21:42.679336 - [INFO] Check for chosen entry points.<br>
10 2019-Jan-05 20:21:42.679397 - [INFO] link all llvm modules into a single module for WPA ...<br>
<br>
11 2019-Jan-05 20:21:42.679455 - [INFO] link all llvm modules into a single module for WPA ended<br>
<br>
12 2019-Jan-05 20:21:42.679515 - [INFO] Preprocess module: main.ll<br>
13 2019-Jan-05 20:21:42.679859 - [INFO] Running GeneralStatisticsPass<br>
14 2019-Jan-05 20:21:42.680012 - [INFO] Running ValueAnnotationPass<br>
15 2019-Jan-05 20:21:42.680478 - [INFO] GeneralStatisticsPass summary for module: 'main.ll'<br>
<br>
16 2019-Jan-05 20:21:42.680541 - [INFO] Allocated Types    : 1<br>
17 2019-Jan-05 20:21:42.680605 - [INFO] Allocation Sites   : 7<br>
18 2019-Jan-05 20:21:42.680662 - [INFO] Basic Blocks       : 9<br>
19 2019-Jan-05 20:21:42.680719 - [INFO] Calls Sites        : 7<br>
20 2019-Jan-05 20:21:42.680777 - [INFO] Functions          : 3<br>
21 2019-Jan-05 20:21:42.680834 - [INFO] Globals            : 1<br>
22 2019-Jan-05 20:21:42.680891 - [INFO] Global Pointer     : 1<br>
23 2019-Jan-05 20:21:42.680948 - [INFO] Instructions       : 35<br>
24 2019-Jan-05 20:21:42.681005 - [INFO] Memory Intrinsics  : 0<br>
25 2019-Jan-05 20:21:42.681062 - [INFO] Store Instructions : 8<br>
26 2019-Jan-05 20:21:42.681119 - [INFO]  <br>
27 2019-Jan-05 20:21:42.681198 - [INFO]   i32<br>
28 2019-Jan-05 20:21:42.681932 - [DEBUG] Analyzing function: main<br>
29 2019-Jan-05 20:21:42.682360 - [INFO] Reconstruct the class hierarchy.<br>
30 2019-Jan-05 20:21:42.682424 - [INFO] Construct type hierarchy<br>
31 2019-Jan-05 20:21:42.682484 - [DEBUG] Analyse types in module: main.ll<br>
32 2019-Jan-05 20:21:42.682683 - [DEBUG] Reconstruct virtual function table for module: main.ll<br>
33 2019-Jan-05 20:21:42.682751 - [INFO] Reconstruction of class hierarchy completed.<br>
34 2019-Jan-05 20:21:42.682813 - [INFO] Starting CallGraphAnalysisType: OTF<br>
35 2019-Jan-05 20:21:42.682929 - [DEBUG] Walking in function: main<br>
36 2019-Jan-05 20:21:42.683014 - [DEBUG] Found static call-site: call void @llvm.dbg.declare(metadata i32* %rc, metadata !20, metadata !21), !dbg !22, !phasar.instruction.id !23, ID: 9<br>
37 2019-Jan-05 20:21:42.683415 - [DEBUG] Found 1 possible target(s)<br>
38 2019-Jan-05 20:21:42.683475 - [DEBUG] Target name: llvm.dbg.declare<br>
39 2019-Jan-05 20:21:42.683562 - [DEBUG] Walking in function: llvm.dbg.declare<br>
40 2019-Jan-05 20:21:42.683625 - [DEBUG] Function already visited or only declaration: llvm.dbg.declare<br>
41 2019-Jan-05 20:21:42.683688 - [DEBUG] Found static call-site: call void @llvm.dbg.declare(metadata i32* %taint, metadata !24, metadata !21), !dbg !25, !phasar.instruction.id !26, ID: 10<br>
42 2019-Jan-05 20:21:42.684022 - [DEBUG] Found 1 possible target(s)<br>
43 2019-Jan-05 20:21:42.684081 - [DEBUG] Target name: llvm.dbg.declare<br>
44 2019-Jan-05 20:21:42.684155 - [DEBUG] Walking in function: llvm.dbg.declare<br>
45 2019-Jan-05 20:21:42.684217 - [DEBUG] Function already visited or only declaration: llvm.dbg.declare<br>
46 2019-Jan-05 20:21:42.684281 - [DEBUG] Found static call-site: %call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !27, !phasar.instruction.id !28, ID: 11<br>
47 2019-Jan-05 20:21:42.684653 - [DEBUG] Found 1 possible target(s)<br>
48 2019-Jan-05 20:21:42.684711 - [DEBUG] Target name: getenv<br>
49 2019-Jan-05 20:21:42.684791 - [DEBUG] Walking in function: getenv<br>
50 2019-Jan-05 20:21:42.684853 - [DEBUG] Function already visited or only declaration: getenv<br>
51 2019-Jan-05 20:21:42.684918 - [DEBUG] Found static call-site: call void @llvm.dbg.declare(metadata i32* %a, metadata !48, metadata !21), !dbg !49, !phasar.instruction.id !50, ID: 21<br>
52 2019-Jan-05 20:21:42.685288 - [DEBUG] Found 1 possible target(s)<br>
53 2019-Jan-05 20:21:42.685347 - [DEBUG] Target name: llvm.dbg.declare<br>
54 2019-Jan-05 20:21:42.685421 - [DEBUG] Walking in function: llvm.dbg.declare<br>
55 2019-Jan-05 20:21:42.685483 - [DEBUG] Function already visited or only declaration: llvm.dbg.declare<br>
56 2019-Jan-05 20:21:42.685547 - [DEBUG] Found static call-site: call void @llvm.dbg.declare(metadata i32* %a3, metadata !54, metadata !21), !dbg !55, !phasar.instruction.id !56, ID: 24<br>
57 2019-Jan-05 20:21:42.685879 - [DEBUG] Found 1 possible target(s)<br>
58 2019-Jan-05 20:21:42.685937 - [DEBUG] Target name: llvm.dbg.declare<br>
59 2019-Jan-05 20:21:42.686011 - [DEBUG] Walking in function: llvm.dbg.declare<br>
60 2019-Jan-05 20:21:42.686074 - [DEBUG] Function already visited or only declaration: llvm.dbg.declare<br>
61 2019-Jan-05 20:21:42.686137 - [DEBUG] Found static call-site: call void @llvm.dbg.declare(metadata i32* %a5, metadata !60, metadata !21), !dbg !61, !phasar.instruction.id !62, ID: 27<br>
62 2019-Jan-05 20:21:42.686467 - [DEBUG] Found 1 possible target(s)<br>
63 2019-Jan-05 20:21:42.686526 - [DEBUG] Target name: llvm.dbg.declare<br>
64 2019-Jan-05 20:21:42.686600 - [DEBUG] Walking in function: llvm.dbg.declare<br>
65 2019-Jan-05 20:21:42.686673 - [DEBUG] Function already visited or only declaration: llvm.dbg.declare<br>
66 2019-Jan-05 20:21:42.686737 - [DEBUG] Found static call-site: call void @llvm.dbg.declare(metadata i32* %a7, metadata !68, metadata !21), !dbg !70, !phasar.instruction.id !71, ID: 31<br>
67 2019-Jan-05 20:21:42.687070 - [DEBUG] Found 1 possible target(s)<br>
68 2019-Jan-05 20:21:42.687129 - [DEBUG] Target name: llvm.dbg.declare<br>
69 2019-Jan-05 20:21:42.687203 - [DEBUG] Walking in function: llvm.dbg.declare<br>
70 2019-Jan-05 20:21:42.687266 - [DEBUG] Function already visited or only declaration: llvm.dbg.declare<br>
71 2019-Jan-05 20:21:42.687327 - [INFO] Call graph has been constructed<br>
72 2019-Jan-05 20:21:42.687388 - [INFO] Performing analysis: plugin<br>
73 2019-Jan-05 20:21:42.687455 - [DEBUG] Loading shared object library: '/home/sebastian/.qt-creator-workspace/build-Phasar-Desktop-Debug/EnvironmentVariableTainting/libEnvironmentVariableTainting.so'<br>
74 2019-Jan-05 20:21:42.687958 - [INFO] Solving plugin: mono<br>
PhASAR v1218<br>
A LLVM-based static analysis framework<br>
<br>
--- Configuration ---<br>
Project ID: myphasarproject<br>
Graph ID: 123456<br>
Module(s): main.ll <br>
Data-flow analysis: plugin <br>
WPA: 1<br>
Mem2reg: 0<br>
Print edge recorder: 0<br>
Analysis plugin(s): <br>
/home/sebastian/.qt-creator-workspace/build-Phasar-Desktop-Debug/EnvironmentVariableTainting/libEnvironmentVariableTainting.so<br>
Output: results.json<br>
All modules loaded<br>
PTG construction ...<br>
PTG construction ended<br>
DONE<br>
init - MonoIntraEnvironmentVariableTracing<br>
<br>
  %retval = alloca i32, align 4, !phasar.instruction.id !12<br>
Got operands checking instruction (alloca)<br>
Dumping facts<br>
=============<br>
=============<br>
<br>
<br>
  %rc = alloca i32, align 4, !phasar.instruction.id !13<br>
Got operands checking instruction (alloca)<br>
Dumping facts<br>
=============<br>
=============<br>
<br>
<br>
  %taint = alloca i32, align 4, !phasar.instruction.id !14<br>
Got operands checking instruction (alloca)<br>
Dumping facts<br>
=============<br>
=============<br>
<br>
<br>
  %a = alloca i32, align 4, !phasar.instruction.id !15<br>
Got operands checking instruction (alloca)<br>
Dumping facts<br>
=============<br>
=============<br>
<br>
<br>
  %a3 = alloca i32, align 4, !phasar.instruction.id !16<br>
Got operands checking instruction (alloca)<br>
Dumping facts<br>
=============<br>
=============<br>
<br>
<br>
  %a5 = alloca i32, align 4, !phasar.instruction.id !17<br>
Got operands checking instruction (alloca)<br>
Dumping facts<br>
=============<br>
=============<br>
<br>
<br>
  %a7 = alloca i32, align 4, !phasar.instruction.id !18<br>
Got operands checking instruction (alloca)<br>
Dumping facts<br>
=============<br>
=============<br>
<br>
<br>
  store i32 0, i32* %retval, align 4, !phasar.instruction.id !19<br>
Got store instruction<br>
Removed 0 memory locations from facts<br>
Dumping facts<br>
=============<br>
=============<br>
<br>
<br>
  call void @llvm.dbg.declare(metadata i32* %rc, metadata !20, metadata !21), !dbg !22, !phasar.instruction.id !23<br>
Got call instruction<br>
Dumping facts<br>
=============<br>
=============<br>
<br>
<br>
  call void @llvm.dbg.declare(metadata i32* %taint, metadata !24, metadata !21), !dbg !25, !phasar.instruction.id !26<br>
Got call instruction<br>
Dumping facts<br>
=============<br>
=============<br>
<br>
<br>
  %call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !27, !phasar.instruction.id !28<br>
Got call instruction<br>
Adding call instruction fact<br>
Dumping facts<br>
=============<br>
  %call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !27, !phasar.instruction.id !28<br>
=============<br>
<br>
Added line number: 9<br>
<br>
  store i32 %call, i32* %taint, align 4, !dbg !25, !phasar.instruction.id !29<br>
Got store instruction<br>
Removed 0 memory locations from facts<br>
Adding memory location (store)<br>
Dumping facts<br>
=============<br>
  store i32 %call, i32* %taint, align 4, !dbg !25, !phasar.instruction.id !29<br>
  %call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !27, !phasar.instruction.id !28<br>
=============<br>
<br>
Added line number: 9<br>
Added line number: 9<br>
<br>
  %0 = load i32, i32* %taint, align 4, !dbg !30, !phasar.instruction.id !31<br>
Got load instruction<br>
Adding load instruction fact<br>
Dumping facts<br>
=============<br>
  store i32 %call, i32* %taint, align 4, !dbg !25, !phasar.instruction.id !29<br>
  %call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !27, !phasar.instruction.id !28<br>
  %0 = load i32, i32* %taint, align 4, !dbg !30, !phasar.instruction.id !31<br>
=============<br>
<br>
Added line number: 9<br>
Added line number: 9<br>
Added line number: 10<br>
<br>
  switch i32 %0, label %sw.default [<br>
    i32 0, label %sw.bb<br>
  ], !dbg !32, !phasar.instruction.id !33<br>
Got switch instruction<br>
Adding switch instruction fact<br>
Dumping facts<br>
=============<br>
  store i32 %call, i32* %taint, align 4, !dbg !25, !phasar.instruction.id !29<br>
  %call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !27, !phasar.instruction.id !28<br>
  %0 = load i32, i32* %taint, align 4, !dbg !30, !phasar.instruction.id !31<br>
  switch i32 %0, label %sw.default [<br>
    i32 0, label %sw.bb<br>
  ], !dbg !32, !phasar.instruction.id !33<br>
=============<br>
<br>
Added line number: 9<br>
Added line number: 9<br>
Added line number: 10<br>
Added line number: 10<br>
<br>
  switch i32 %0, label %sw.default [<br>
    i32 0, label %sw.bb<br>
  ], !dbg !32, !phasar.instruction.id !33<br>
Got switch instruction<br>
Adding switch instruction fact<br>
Dumping facts<br>
=============<br>
  store i32 %call, i32* %taint, align 4, !dbg !25, !phasar.instruction.id !29<br>
  %call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !27, !phasar.instruction.id !28<br>
  %0 = load i32, i32* %taint, align 4, !dbg !30, !phasar.instruction.id !31<br>
  switch i32 %0, label %sw.default [<br>
    i32 0, label %sw.bb<br>
  ], !dbg !32, !phasar.instruction.id !33<br>
=============<br>
<br>
Added line number: 9<br>
Added line number: 9<br>
Added line number: 10<br>
Added line number: 10<br>
<br>
  store i32 1, i32* %rc, align 4, !dbg !34, !phasar.instruction.id !36<br>
Dumping facts<br>
=============<br>
  store i32 1, i32* %rc, align 4, !dbg !34, !phasar.instruction.id !36<br>
  store i32 %call, i32* %taint, align 4, !dbg !25, !phasar.instruction.id !29<br>
  %call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !27, !phasar.instruction.id !28<br>
  %0 = load i32, i32* %taint, align 4, !dbg !30, !phasar.instruction.id !31<br>
  switch i32 %0, label %sw.default [<br>
    i32 0, label %sw.bb<br>
  ], !dbg !32, !phasar.instruction.id !33<br>
=============<br>
<br>
Added line number: 13<br>
Added line number: 9<br>
Added line number: 9<br>
Added line number: 10<br>
Added line number: 10<br>
<br>
  br label %sw.bb, !dbg !37, !phasar.instruction.id !38<br>
Dumping facts<br>
=============<br>
  store i32 1, i32* %rc, align 4, !dbg !34, !phasar.instruction.id !36<br>
  store i32 %call, i32* %taint, align 4, !dbg !25, !phasar.instruction.id !29<br>
  %call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !27, !phasar.instruction.id !28<br>
  %0 = load i32, i32* %taint, align 4, !dbg !30, !phasar.instruction.id !31<br>
  switch i32 %0, label %sw.default [<br>
    i32 0, label %sw.bb<br>
  ], !dbg !32, !phasar.instruction.id !33<br>
=============<br>
<br>
Added line number: 13<br>
Added line number: 9<br>
Added line number: 9<br>
Added line number: 10<br>
Added line number: 10<br>
<br>
  %1 = load i32, i32* %rc, align 4, !dbg !39, !phasar.instruction.id !40<br>
Dumping facts<br>
=============<br>
  store i32 1, i32* %rc, align 4, !dbg !34, !phasar.instruction.id !36<br>
  store i32 %call, i32* %taint, align 4, !dbg !25, !phasar.instruction.id !29<br>
  %call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !27, !phasar.instruction.id !28<br>
  %0 = load i32, i32* %taint, align 4, !dbg !30, !phasar.instruction.id !31<br>
  %1 = load i32, i32* %rc, align 4, !dbg !39, !phasar.instruction.id !40<br>
  switch i32 %0, label %sw.default [<br>
    i32 0, label %sw.bb<br>
  ], !dbg !32, !phasar.instruction.id !33<br>
=============<br>
<br>
Added line number: 13<br>
Added line number: 9<br>
Added line number: 9<br>
Added line number: 10<br>
Added line number: 15<br>
Added line number: 10<br>
<br>
  switch i32 %1, label %sw.default1 [<br>
    i32 0, label %sw.bb2<br>
  ], !dbg !41, !phasar.instruction.id !42<br>
Dumping facts<br>
=============<br>
  store i32 1, i32* %rc, align 4, !dbg !34, !phasar.instruction.id !36<br>
  store i32 %call, i32* %taint, align 4, !dbg !25, !phasar.instruction.id !29<br>
  %call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !27, !phasar.instruction.id !28<br>
  %0 = load i32, i32* %taint, align 4, !dbg !30, !phasar.instruction.id !31<br>
  %1 = load i32, i32* %rc, align 4, !dbg !39, !phasar.instruction.id !40<br>
  switch i32 %0, label %sw.default [<br>
    i32 0, label %sw.bb<br>
  ], !dbg !32, !phasar.instruction.id !33<br>
=============<br>
<br>
Added line number: 13<br>
Added line number: 9<br>
Added line number: 9<br>
Added line number: 10<br>
Added line number: 15<br>
Added line number: 10<br>
<br>
  switch i32 %1, label %sw.default1 [<br>
    i32 0, label %sw.bb2<br>
  ], !dbg !41, !phasar.instruction.id !42<br>
Dumping facts<br>
=============<br>
  store i32 1, i32* %rc, align 4, !dbg !34, !phasar.instruction.id !36<br>
  store i32 %call, i32* %taint, align 4, !dbg !25, !phasar.instruction.id !29<br>
  %call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !27, !phasar.instruction.id !28<br>
  %0 = load i32, i32* %taint, align 4, !dbg !30, !phasar.instruction.id !31<br>
  %1 = load i32, i32* %rc, align 4, !dbg !39, !phasar.instruction.id !40<br>
  switch i32 %0, label %sw.default [<br>
    i32 0, label %sw.bb<br>
  ], !dbg !32, !phasar.instruction.id !33<br>
=============<br>
<br>
Added line number: 13<br>
Added line number: 9<br>
Added line number: 9<br>
Added line number: 10<br>
Added line number: 15<br>
Added line number: 10<br>
<br>
  store i32 1, i32* %rc, align 4, !dbg !43, !phasar.instruction.id !45<br>
Dumping facts<br>
=============<br>
  store i32 1, i32* %rc, align 4, !dbg !43, !phasar.instruction.id !45<br>
  store i32 1, i32* %rc, align 4, !dbg !34, !phasar.instruction.id !36<br>
  store i32 %call, i32* %taint, align 4, !dbg !25, !phasar.instruction.id !29<br>
  %call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !27, !phasar.instruction.id !28<br>
  %0 = load i32, i32* %taint, align 4, !dbg !30, !phasar.instruction.id !31<br>
  %1 = load i32, i32* %rc, align 4, !dbg !39, !phasar.instruction.id !40<br>
  switch i32 %0, label %sw.default [<br>
    i32 0, label %sw.bb<br>
  ], !dbg !32, !phasar.instruction.id !33<br>
=============<br>
<br>
Added line number: 18<br>
Added line number: 13<br>
Added line number: 9<br>
Added line number: 9<br>
Added line number: 10<br>
Added line number: 15<br>
Added line number: 10<br>
<br>
  br label %sw.bb2, !dbg !46, !phasar.instruction.id !47<br>
Dumping facts<br>
=============<br>
  store i32 1, i32* %rc, align 4, !dbg !43, !phasar.instruction.id !45<br>
  store i32 1, i32* %rc, align 4, !dbg !34, !phasar.instruction.id !36<br>
  store i32 %call, i32* %taint, align 4, !dbg !25, !phasar.instruction.id !29<br>
  %call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !27, !phasar.instruction.id !28<br>
  %0 = load i32, i32* %taint, align 4, !dbg !30, !phasar.instruction.id !31<br>
  %1 = load i32, i32* %rc, align 4, !dbg !39, !phasar.instruction.id !40<br>
  switch i32 %0, label %sw.default [<br>
    i32 0, label %sw.bb<br>
  ], !dbg !32, !phasar.instruction.id !33<br>
=============<br>
<br>
Added line number: 18<br>
Added line number: 13<br>
Added line number: 9<br>
Added line number: 9<br>
Added line number: 10<br>
Added line number: 15<br>
Added line number: 10<br>
<br>
  call void @llvm.dbg.declare(metadata i32* %a, metadata !48, metadata !21), !dbg !49, !phasar.instruction.id !50<br>
Dumping facts<br>
=============<br>
  store i32 1, i32* %rc, align 4, !dbg !43, !phasar.instruction.id !45<br>
  store i32 1, i32* %rc, align 4, !dbg !34, !phasar.instruction.id !36<br>
  store i32 %call, i32* %taint, align 4, !dbg !25, !phasar.instruction.id !29<br>
  %call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !27, !phasar.instruction.id !28<br>
  %0 = load i32, i32* %taint, align 4, !dbg !30, !phasar.instruction.id !31<br>
  call void @llvm.dbg.declare(metadata i32* %a, metadata !48, metadata !21), !dbg !49, !phasar.instruction.id !50<br>
  %1 = load i32, i32* %rc, align 4, !dbg !39, !phasar.instruction.id !40<br>
  switch i32 %0, label %sw.default [<br>
    i32 0, label %sw.bb<br>
  ], !dbg !32, !phasar.instruction.id !33<br>
=============<br>
<br>
Added line number: 18<br>
Added line number: 13<br>
Added line number: 9<br>
Added line number: 9<br>
Added line number: 10<br>
Added line number: 21<br>
Added line number: 15<br>
Added line number: 10<br>
<br>
  store i32 1, i32* %a, align 4, !dbg !49, !phasar.instruction.id !51<br>
Dumping facts<br>
=============<br>
  store i32 1, i32* %rc, align 4, !dbg !43, !phasar.instruction.id !45<br>
  store i32 1, i32* %rc, align 4, !dbg !34, !phasar.instruction.id !36<br>
  store i32 %call, i32* %taint, align 4, !dbg !25, !phasar.instruction.id !29<br>
  %call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !27, !phasar.instruction.id !28<br>
  %0 = load i32, i32* %taint, align 4, !dbg !30, !phasar.instruction.id !31<br>
  call void @llvm.dbg.declare(metadata i32* %a, metadata !48, metadata !21), !dbg !49, !phasar.instruction.id !50<br>
  %1 = load i32, i32* %rc, align 4, !dbg !39, !phasar.instruction.id !40<br>
  switch i32 %0, label %sw.default [<br>
    i32 0, label %sw.bb<br>
  ], !dbg !32, !phasar.instruction.id !33<br>
  store i32 1, i32* %a, align 4, !dbg !49, !phasar.instruction.id !51<br>
=============<br>
<br>
Added line number: 18<br>
Added line number: 13<br>
Added line number: 9<br>
Added line number: 9<br>
Added line number: 10<br>
Added line number: 21<br>
Added line number: 15<br>
Added line number: 10<br>
Added line number: 21<br>
<br>
  br label %sw.epilog, !dbg !52, !phasar.instruction.id !53<br>
Dumping facts<br>
=============<br>
  store i32 1, i32* %rc, align 4, !dbg !43, !phasar.instruction.id !45<br>
  store i32 1, i32* %rc, align 4, !dbg !34, !phasar.instruction.id !36<br>
  store i32 %call, i32* %taint, align 4, !dbg !25, !phasar.instruction.id !29<br>
  %call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !27, !phasar.instruction.id !28<br>
  %0 = load i32, i32* %taint, align 4, !dbg !30, !phasar.instruction.id !31<br>
  call void @llvm.dbg.declare(metadata i32* %a, metadata !48, metadata !21), !dbg !49, !phasar.instruction.id !50<br>
  %1 = load i32, i32* %rc, align 4, !dbg !39, !phasar.instruction.id !40<br>
  switch i32 %0, label %sw.default [<br>
    i32 0, label %sw.bb<br>
  ], !dbg !32, !phasar.instruction.id !33<br>
  store i32 1, i32* %a, align 4, !dbg !49, !phasar.instruction.id !51<br>
=============<br>
<br>
Added line number: 18<br>
Added line number: 13<br>
Added line number: 9<br>
Added line number: 9<br>
Added line number: 10<br>
Added line number: 21<br>
Added line number: 15<br>
Added line number: 10<br>
Added line number: 21<br>
<br>
  call void @llvm.dbg.declare(metadata i32* %a3, metadata !54, metadata !21), !dbg !55, !phasar.instruction.id !56<br>
Dumping facts<br>
=============<br>
  store i32 1, i32* %rc, align 4, !dbg !43, !phasar.instruction.id !45<br>
  store i32 1, i32* %rc, align 4, !dbg !34, !phasar.instruction.id !36<br>
  store i32 %call, i32* %taint, align 4, !dbg !25, !phasar.instruction.id !29<br>
  %call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !27, !phasar.instruction.id !28<br>
  %0 = load i32, i32* %taint, align 4, !dbg !30, !phasar.instruction.id !31<br>
  call void @llvm.dbg.declare(metadata i32* %a, metadata !48, metadata !21), !dbg !49, !phasar.instruction.id !50<br>
  %1 = load i32, i32* %rc, align 4, !dbg !39, !phasar.instruction.id !40<br>
  switch i32 %0, label %sw.default [<br>
    i32 0, label %sw.bb<br>
  ], !dbg !32, !phasar.instruction.id !33<br>
  store i32 1, i32* %a, align 4, !dbg !49, !phasar.instruction.id !51<br>
  call void @llvm.dbg.declare(metadata i32* %a3, metadata !54, metadata !21), !dbg !55, !phasar.instruction.id !56<br>
=============<br>
<br>
Added line number: 18<br>
Added line number: 13<br>
Added line number: 9<br>
Added line number: 9<br>
Added line number: 10<br>
Added line number: 21<br>
Added line number: 15<br>
Added line number: 10<br>
Added line number: 21<br>
Added line number: 24<br>
<br>
  store i32 1, i32* %a3, align 4, !dbg !55, !phasar.instruction.id !57<br>
Dumping facts<br>
=============<br>
  store i32 1, i32* %rc, align 4, !dbg !43, !phasar.instruction.id !45<br>
  store i32 1, i32* %rc, align 4, !dbg !34, !phasar.instruction.id !36<br>
  store i32 %call, i32* %taint, align 4, !dbg !25, !phasar.instruction.id !29<br>
  %call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !27, !phasar.instruction.id !28<br>
  %0 = load i32, i32* %taint, align 4, !dbg !30, !phasar.instruction.id !31<br>
  call void @llvm.dbg.declare(metadata i32* %a, metadata !48, metadata !21), !dbg !49, !phasar.instruction.id !50<br>
  %1 = load i32, i32* %rc, align 4, !dbg !39, !phasar.instruction.id !40<br>
  switch i32 %0, label %sw.default [<br>
    i32 0, label %sw.bb<br>
  ], !dbg !32, !phasar.instruction.id !33<br>
  store i32 1, i32* %a, align 4, !dbg !49, !phasar.instruction.id !51<br>
  call void @llvm.dbg.declare(metadata i32* %a3, metadata !54, metadata !21), !dbg !55, !phasar.instruction.id !56<br>
  store i32 1, i32* %a3, align 4, !dbg !55, !phasar.instruction.id !57<br>
=============<br>
<br>
Added line number: 18<br>
Added line number: 13<br>
Added line number: 9<br>
Added line number: 9<br>
Added line number: 10<br>
Added line number: 21<br>
Added line number: 15<br>
Added line number: 10<br>
Added line number: 21<br>
Added line number: 24<br>
Added line number: 24<br>
<br>
  br label %sw.epilog4, !dbg !58, !phasar.instruction.id !59<br>
Dumping facts<br>
=============<br>
  store i32 1, i32* %rc, align 4, !dbg !43, !phasar.instruction.id !45<br>
  store i32 1, i32* %rc, align 4, !dbg !34, !phasar.instruction.id !36<br>
  store i32 %call, i32* %taint, align 4, !dbg !25, !phasar.instruction.id !29<br>
  %call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !27, !phasar.instruction.id !28<br>
  %0 = load i32, i32* %taint, align 4, !dbg !30, !phasar.instruction.id !31<br>
  call void @llvm.dbg.declare(metadata i32* %a, metadata !48, metadata !21), !dbg !49, !phasar.instruction.id !50<br>
  %1 = load i32, i32* %rc, align 4, !dbg !39, !phasar.instruction.id !40<br>
  switch i32 %0, label %sw.default [<br>
    i32 0, label %sw.bb<br>
  ], !dbg !32, !phasar.instruction.id !33<br>
  store i32 1, i32* %a, align 4, !dbg !49, !phasar.instruction.id !51<br>
  call void @llvm.dbg.declare(metadata i32* %a3, metadata !54, metadata !21), !dbg !55, !phasar.instruction.id !56<br>
  store i32 1, i32* %a3, align 4, !dbg !55, !phasar.instruction.id !57<br>
=============<br>
<br>
Added line number: 18<br>
Added line number: 13<br>
Added line number: 9<br>
Added line number: 9<br>
Added line number: 10<br>
Added line number: 21<br>
Added line number: 15<br>
Added line number: 10<br>
Added line number: 21<br>
Added line number: 24<br>
Added line number: 24<br>
<br>
  call void @llvm.dbg.declare(metadata i32* %a5, metadata !60, metadata !21), !dbg !61, !phasar.instruction.id !62<br>
Got call instruction<br>
Dumping facts<br>
=============<br>
  store i32 1, i32* %rc, align 4, !dbg !43, !phasar.instruction.id !45<br>
  store i32 1, i32* %rc, align 4, !dbg !34, !phasar.instruction.id !36<br>
  store i32 %call, i32* %taint, align 4, !dbg !25, !phasar.instruction.id !29<br>
  %call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !27, !phasar.instruction.id !28<br>
  %0 = load i32, i32* %taint, align 4, !dbg !30, !phasar.instruction.id !31<br>
  call void @llvm.dbg.declare(metadata i32* %a, metadata !48, metadata !21), !dbg !49, !phasar.instruction.id !50<br>
  %1 = load i32, i32* %rc, align 4, !dbg !39, !phasar.instruction.id !40<br>
  store i32 1, i32* %a, align 4, !dbg !49, !phasar.instruction.id !51<br>
  call void @llvm.dbg.declare(metadata i32* %a3, metadata !54, metadata !21), !dbg !55, !phasar.instruction.id !56<br>
  store i32 1, i32* %a3, align 4, !dbg !55, !phasar.instruction.id !57<br>
=============<br>
<br>
Added line number: 18<br>
Added line number: 13<br>
Added line number: 9<br>
Added line number: 9<br>
Added line number: 10<br>
Added line number: 21<br>
Added line number: 15<br>
Added line number: 21<br>
Added line number: 24<br>
Added line number: 24<br>
<br>
  store i32 0, i32* %a5, align 4, !dbg !61, !phasar.instruction.id !63<br>
Got store instruction<br>
Removed 0 memory locations from facts<br>
Dumping facts<br>
=============<br>
  store i32 1, i32* %rc, align 4, !dbg !43, !phasar.instruction.id !45<br>
  store i32 1, i32* %rc, align 4, !dbg !34, !phasar.instruction.id !36<br>
  store i32 %call, i32* %taint, align 4, !dbg !25, !phasar.instruction.id !29<br>
  %call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !27, !phasar.instruction.id !28<br>
  %0 = load i32, i32* %taint, align 4, !dbg !30, !phasar.instruction.id !31<br>
  call void @llvm.dbg.declare(metadata i32* %a, metadata !48, metadata !21), !dbg !49, !phasar.instruction.id !50<br>
  %1 = load i32, i32* %rc, align 4, !dbg !39, !phasar.instruction.id !40<br>
  store i32 1, i32* %a, align 4, !dbg !49, !phasar.instruction.id !51<br>
  call void @llvm.dbg.declare(metadata i32* %a3, metadata !54, metadata !21), !dbg !55, !phasar.instruction.id !56<br>
  store i32 1, i32* %a3, align 4, !dbg !55, !phasar.instruction.id !57<br>
=============<br>
<br>
Added line number: 18<br>
Added line number: 13<br>
Added line number: 9<br>
Added line number: 9<br>
Added line number: 10<br>
Added line number: 21<br>
Added line number: 15<br>
Added line number: 21<br>
Added line number: 24<br>
Added line number: 24<br>
<br>
  %2 = load i32, i32* %taint, align 4, !dbg !64, !phasar.instruction.id !65<br>
Got load instruction<br>
Adding load instruction fact<br>
Dumping facts<br>
=============<br>
  store i32 1, i32* %rc, align 4, !dbg !43, !phasar.instruction.id !45<br>
  store i32 1, i32* %rc, align 4, !dbg !34, !phasar.instruction.id !36<br>
  store i32 %call, i32* %taint, align 4, !dbg !25, !phasar.instruction.id !29<br>
  %call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !27, !phasar.instruction.id !28<br>
  %0 = load i32, i32* %taint, align 4, !dbg !30, !phasar.instruction.id !31<br>
  call void @llvm.dbg.declare(metadata i32* %a, metadata !48, metadata !21), !dbg !49, !phasar.instruction.id !50<br>
  %1 = load i32, i32* %rc, align 4, !dbg !39, !phasar.instruction.id !40<br>
  %2 = load i32, i32* %taint, align 4, !dbg !64, !phasar.instruction.id !65<br>
  store i32 1, i32* %a, align 4, !dbg !49, !phasar.instruction.id !51<br>
  call void @llvm.dbg.declare(metadata i32* %a3, metadata !54, metadata !21), !dbg !55, !phasar.instruction.id !56<br>
  store i32 1, i32* %a3, align 4, !dbg !55, !phasar.instruction.id !57<br>
=============<br>
<br>
Added line number: 18<br>
Added line number: 13<br>
Added line number: 9<br>
Added line number: 9<br>
Added line number: 10<br>
Added line number: 21<br>
Added line number: 15<br>
Added line number: 29<br>
Added line number: 21<br>
Added line number: 24<br>
Added line number: 24<br>
<br>
  switch i32 %2, label %sw.epilog8 [<br>
    i32 0, label %sw.bb6<br>
  ], !dbg !66, !phasar.instruction.id !67<br>
Got switch instruction<br>
Adding switch instruction fact<br>
Dumping facts<br>
=============<br>
  store i32 1, i32* %rc, align 4, !dbg !43, !phasar.instruction.id !45<br>
  store i32 1, i32* %rc, align 4, !dbg !34, !phasar.instruction.id !36<br>
  store i32 %call, i32* %taint, align 4, !dbg !25, !phasar.instruction.id !29<br>
  %call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !27, !phasar.instruction.id !28<br>
  %0 = load i32, i32* %taint, align 4, !dbg !30, !phasar.instruction.id !31<br>
  call void @llvm.dbg.declare(metadata i32* %a, metadata !48, metadata !21), !dbg !49, !phasar.instruction.id !50<br>
  %1 = load i32, i32* %rc, align 4, !dbg !39, !phasar.instruction.id !40<br>
  %2 = load i32, i32* %taint, align 4, !dbg !64, !phasar.instruction.id !65<br>
  store i32 1, i32* %a, align 4, !dbg !49, !phasar.instruction.id !51<br>
  call void @llvm.dbg.declare(metadata i32* %a3, metadata !54, metadata !21), !dbg !55, !phasar.instruction.id !56<br>
  store i32 1, i32* %a3, align 4, !dbg !55, !phasar.instruction.id !57<br>
  switch i32 %2, label %sw.epilog8 [<br>
    i32 0, label %sw.bb6<br>
  ], !dbg !66, !phasar.instruction.id !67<br>
=============<br>
<br>
Added line number: 18<br>
Added line number: 13<br>
Added line number: 9<br>
Added line number: 9<br>
Added line number: 10<br>
Added line number: 21<br>
Added line number: 15<br>
Added line number: 29<br>
Added line number: 21<br>
Added line number: 24<br>
Added line number: 24<br>
Added line number: 29<br>
<br>
  switch i32 %2, label %sw.epilog8 [<br>
    i32 0, label %sw.bb6<br>
  ], !dbg !66, !phasar.instruction.id !67<br>
Got switch instruction<br>
Adding switch instruction fact<br>
Dumping facts<br>
=============<br>
  store i32 1, i32* %rc, align 4, !dbg !43, !phasar.instruction.id !45<br>
  store i32 1, i32* %rc, align 4, !dbg !34, !phasar.instruction.id !36<br>
  store i32 %call, i32* %taint, align 4, !dbg !25, !phasar.instruction.id !29<br>
  %call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !27, !phasar.instruction.id !28<br>
  %0 = load i32, i32* %taint, align 4, !dbg !30, !phasar.instruction.id !31<br>
  call void @llvm.dbg.declare(metadata i32* %a, metadata !48, metadata !21), !dbg !49, !phasar.instruction.id !50<br>
  %1 = load i32, i32* %rc, align 4, !dbg !39, !phasar.instruction.id !40<br>
  %2 = load i32, i32* %taint, align 4, !dbg !64, !phasar.instruction.id !65<br>
  store i32 1, i32* %a, align 4, !dbg !49, !phasar.instruction.id !51<br>
  call void @llvm.dbg.declare(metadata i32* %a3, metadata !54, metadata !21), !dbg !55, !phasar.instruction.id !56<br>
  store i32 1, i32* %a3, align 4, !dbg !55, !phasar.instruction.id !57<br>
  switch i32 %2, label %sw.epilog8 [<br>
    i32 0, label %sw.bb6<br>
  ], !dbg !66, !phasar.instruction.id !67<br>
=============<br>
<br>
Added line number: 18<br>
Added line number: 13<br>
Added line number: 9<br>
Added line number: 9<br>
Added line number: 10<br>
Added line number: 21<br>
Added line number: 15<br>
Added line number: 29<br>
Added line number: 21<br>
Added line number: 24<br>
Added line number: 24<br>
Added line number: 29<br>
<br>
  call void @llvm.dbg.declare(metadata i32* %a7, metadata !68, metadata !21), !dbg !70, !phasar.instruction.id !71<br>
Dumping facts<br>
=============<br>
  store i32 1, i32* %rc, align 4, !dbg !43, !phasar.instruction.id !45<br>
  store i32 1, i32* %rc, align 4, !dbg !34, !phasar.instruction.id !36<br>
  store i32 %call, i32* %taint, align 4, !dbg !25, !phasar.instruction.id !29<br>
  %call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !27, !phasar.instruction.id !28<br>
  %0 = load i32, i32* %taint, align 4, !dbg !30, !phasar.instruction.id !31<br>
  call void @llvm.dbg.declare(metadata i32* %a, metadata !48, metadata !21), !dbg !49, !phasar.instruction.id !50<br>
  %1 = load i32, i32* %rc, align 4, !dbg !39, !phasar.instruction.id !40<br>
  %2 = load i32, i32* %taint, align 4, !dbg !64, !phasar.instruction.id !65<br>
  store i32 1, i32* %a, align 4, !dbg !49, !phasar.instruction.id !51<br>
  call void @llvm.dbg.declare(metadata i32* %a3, metadata !54, metadata !21), !dbg !55, !phasar.instruction.id !56<br>
  store i32 1, i32* %a3, align 4, !dbg !55, !phasar.instruction.id !57<br>
  switch i32 %2, label %sw.epilog8 [<br>
    i32 0, label %sw.bb6<br>
  ], !dbg !66, !phasar.instruction.id !67<br>
  call void @llvm.dbg.declare(metadata i32* %a7, metadata !68, metadata !21), !dbg !70, !phasar.instruction.id !71<br>
=============<br>
<br>
Added line number: 18<br>
Added line number: 13<br>
Added line number: 9<br>
Added line number: 9<br>
Added line number: 10<br>
Added line number: 21<br>
Added line number: 15<br>
Added line number: 29<br>
Added line number: 21<br>
Added line number: 24<br>
Added line number: 24<br>
Added line number: 29<br>
Added line number: 32<br>
<br>
  store i32 0, i32* %a7, align 4, !dbg !70, !phasar.instruction.id !72<br>
Dumping facts<br>
=============<br>
  store i32 1, i32* %rc, align 4, !dbg !43, !phasar.instruction.id !45<br>
  store i32 1, i32* %rc, align 4, !dbg !34, !phasar.instruction.id !36<br>
  store i32 %call, i32* %taint, align 4, !dbg !25, !phasar.instruction.id !29<br>
  %call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !27, !phasar.instruction.id !28<br>
  %0 = load i32, i32* %taint, align 4, !dbg !30, !phasar.instruction.id !31<br>
  call void @llvm.dbg.declare(metadata i32* %a, metadata !48, metadata !21), !dbg !49, !phasar.instruction.id !50<br>
  %1 = load i32, i32* %rc, align 4, !dbg !39, !phasar.instruction.id !40<br>
  %2 = load i32, i32* %taint, align 4, !dbg !64, !phasar.instruction.id !65<br>
  store i32 1, i32* %a, align 4, !dbg !49, !phasar.instruction.id !51<br>
  call void @llvm.dbg.declare(metadata i32* %a3, metadata !54, metadata !21), !dbg !55, !phasar.instruction.id !56<br>
  store i32 1, i32* %a3, align 4, !dbg !55, !phasar.instruction.id !57<br>
  switch i32 %2, label %sw.epilog8 [<br>
    i32 0, label %sw.bb6<br>
  ], !dbg !66, !phasar.instruction.id !67<br>
  call void @llvm.dbg.declare(metadata i32* %a7, metadata !68, metadata !21), !dbg !70, !phasar.instruction.id !71<br>
  store i32 0, i32* %a7, align 4, !dbg !70, !phasar.instruction.id !72<br>
=============<br>
<br>
Added line number: 18<br>
Added line number: 13<br>
Added line number: 9<br>
Added line number: 9<br>
Added line number: 10<br>
Added line number: 21<br>
Added line number: 15<br>
Added line number: 29<br>
Added line number: 21<br>
Added line number: 24<br>
Added line number: 24<br>
Added line number: 29<br>
Added line number: 32<br>
Added line number: 32<br>
<br>
  br label %sw.epilog8, !dbg !73, !phasar.instruction.id !74<br>
Dumping facts<br>
=============<br>
  store i32 1, i32* %rc, align 4, !dbg !43, !phasar.instruction.id !45<br>
  store i32 1, i32* %rc, align 4, !dbg !34, !phasar.instruction.id !36<br>
  store i32 %call, i32* %taint, align 4, !dbg !25, !phasar.instruction.id !29<br>
  %call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !27, !phasar.instruction.id !28<br>
  %0 = load i32, i32* %taint, align 4, !dbg !30, !phasar.instruction.id !31<br>
  call void @llvm.dbg.declare(metadata i32* %a, metadata !48, metadata !21), !dbg !49, !phasar.instruction.id !50<br>
  %1 = load i32, i32* %rc, align 4, !dbg !39, !phasar.instruction.id !40<br>
  %2 = load i32, i32* %taint, align 4, !dbg !64, !phasar.instruction.id !65<br>
  store i32 1, i32* %a, align 4, !dbg !49, !phasar.instruction.id !51<br>
  call void @llvm.dbg.declare(metadata i32* %a3, metadata !54, metadata !21), !dbg !55, !phasar.instruction.id !56<br>
  store i32 1, i32* %a3, align 4, !dbg !55, !phasar.instruction.id !57<br>
  switch i32 %2, label %sw.epilog8 [<br>
    i32 0, label %sw.bb6<br>
  ], !dbg !66, !phasar.instruction.id !67<br>
  call void @llvm.dbg.declare(metadata i32* %a7, metadata !68, metadata !21), !dbg !70, !phasar.instruction.id !71<br>
  store i32 0, i32* %a7, align 4, !dbg !70, !phasar.instruction.id !72<br>
=============<br>
<br>
Added line number: 18<br>
Added line number: 13<br>
Added line number: 9<br>
Added line number: 9<br>
Added line number: 10<br>
Added line number: 21<br>
Added line number: 15<br>
Added line number: 29<br>
Added line number: 21<br>
Added line number: 24<br>
Added line number: 24<br>
Added line number: 29<br>
Added line number: 32<br>
Added line number: 32<br>
<br>
  %3 = load i32, i32* %rc, align 4, !dbg !75, !phasar.instruction.id !76<br>
Got load instruction<br>
Adding load instruction fact<br>
Dumping facts<br>
=============<br>
  store i32 1, i32* %rc, align 4, !dbg !43, !phasar.instruction.id !45<br>
  store i32 1, i32* %rc, align 4, !dbg !34, !phasar.instruction.id !36<br>
  store i32 %call, i32* %taint, align 4, !dbg !25, !phasar.instruction.id !29<br>
  %call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !27, !phasar.instruction.id !28<br>
  %0 = load i32, i32* %taint, align 4, !dbg !30, !phasar.instruction.id !31<br>
  call void @llvm.dbg.declare(metadata i32* %a, metadata !48, metadata !21), !dbg !49, !phasar.instruction.id !50<br>
  %1 = load i32, i32* %rc, align 4, !dbg !39, !phasar.instruction.id !40<br>
  %2 = load i32, i32* %taint, align 4, !dbg !64, !phasar.instruction.id !65<br>
  store i32 1, i32* %a, align 4, !dbg !49, !phasar.instruction.id !51<br>
  call void @llvm.dbg.declare(metadata i32* %a3, metadata !54, metadata !21), !dbg !55, !phasar.instruction.id !56<br>
  store i32 1, i32* %a3, align 4, !dbg !55, !phasar.instruction.id !57<br>
  %3 = load i32, i32* %rc, align 4, !dbg !75, !phasar.instruction.id !76<br>
  call void @llvm.dbg.declare(metadata i32* %a7, metadata !68, metadata !21), !dbg !70, !phasar.instruction.id !71<br>
  store i32 0, i32* %a7, align 4, !dbg !70, !phasar.instruction.id !72<br>
=============<br>
<br>
Added line number: 18<br>
Added line number: 13<br>
Added line number: 9<br>
Added line number: 9<br>
Added line number: 10<br>
Added line number: 21<br>
Added line number: 15<br>
Added line number: 29<br>
Added line number: 21<br>
Added line number: 24<br>
Added line number: 24<br>
Added line number: 36<br>
Added line number: 32<br>
Added line number: 32<br>
<br>
  store i32 %call, i32* %taint, align 4, !dbg !25, !phasar.instruction.id !29<br>
Got store instruction<br>
Removed 0 memory locations from facts<br>
Adding memory location (store)<br>
Dumping facts<br>
=============<br>
  store i32 %call, i32* %taint, align 4, !dbg !25, !phasar.instruction.id !29<br>
  %call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !27, !phasar.instruction.id !28<br>
=============<br>
<br>
<br>
  %0 = load i32, i32* %taint, align 4, !dbg !30, !phasar.instruction.id !31<br>
Got load instruction<br>
Adding load instruction fact<br>
Dumping facts<br>
=============<br>
  store i32 %call, i32* %taint, align 4, !dbg !25, !phasar.instruction.id !29<br>
  %call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !27, !phasar.instruction.id !28<br>
  %0 = load i32, i32* %taint, align 4, !dbg !30, !phasar.instruction.id !31<br>
=============<br>
<br>
<br>
  switch i32 %0, label %sw.default [<br>
    i32 0, label %sw.bb<br>
  ], !dbg !32, !phasar.instruction.id !33<br>
Got switch instruction<br>
Adding switch instruction fact<br>
Dumping facts<br>
=============<br>
  store i32 %call, i32* %taint, align 4, !dbg !25, !phasar.instruction.id !29<br>
  %call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !27, !phasar.instruction.id !28<br>
  %0 = load i32, i32* %taint, align 4, !dbg !30, !phasar.instruction.id !31<br>
  switch i32 %0, label %sw.default [<br>
    i32 0, label %sw.bb<br>
  ], !dbg !32, !phasar.instruction.id !33<br>
=============<br>
<br>
<br>
  switch i32 %0, label %sw.default [<br>
    i32 0, label %sw.bb<br>
  ], !dbg !32, !phasar.instruction.id !33<br>
Got switch instruction<br>
Adding switch instruction fact<br>
Dumping facts<br>
=============<br>
  store i32 %call, i32* %taint, align 4, !dbg !25, !phasar.instruction.id !29<br>
  %call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !27, !phasar.instruction.id !28<br>
  %0 = load i32, i32* %taint, align 4, !dbg !30, !phasar.instruction.id !31<br>
  switch i32 %0, label %sw.default [<br>
    i32 0, label %sw.bb<br>
  ], !dbg !32, !phasar.instruction.id !33<br>
=============<br>
<br>
<br>
  store i32 1, i32* %rc, align 4, !dbg !34, !phasar.instruction.id !36<br>
Dumping facts<br>
=============<br>
  store i32 1, i32* %rc, align 4, !dbg !34, !phasar.instruction.id !36<br>
  store i32 %call, i32* %taint, align 4, !dbg !25, !phasar.instruction.id !29<br>
  %call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !27, !phasar.instruction.id !28<br>
  %0 = load i32, i32* %taint, align 4, !dbg !30, !phasar.instruction.id !31<br>
  switch i32 %0, label %sw.default [<br>
    i32 0, label %sw.bb<br>
  ], !dbg !32, !phasar.instruction.id !33<br>
=============<br>
<br>
<br>
  %1 = load i32, i32* %rc, align 4, !dbg !39, !phasar.instruction.id !40<br>
Dumping facts<br>
=============<br>
  store i32 1, i32* %rc, align 4, !dbg !34, !phasar.instruction.id !36<br>
  store i32 %call, i32* %taint, align 4, !dbg !25, !phasar.instruction.id !29<br>
  %call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !27, !phasar.instruction.id !28<br>
  %0 = load i32, i32* %taint, align 4, !dbg !30, !phasar.instruction.id !31<br>
  %1 = load i32, i32* %rc, align 4, !dbg !39, !phasar.instruction.id !40<br>
  switch i32 %0, label %sw.default [<br>
    i32 0, label %sw.bb<br>
  ], !dbg !32, !phasar.instruction.id !33<br>
=============<br>
<br>
<br>
  br label %sw.bb, !dbg !37, !phasar.instruction.id !38<br>
Dumping facts<br>
=============<br>
  store i32 1, i32* %rc, align 4, !dbg !34, !phasar.instruction.id !36<br>
  store i32 %call, i32* %taint, align 4, !dbg !25, !phasar.instruction.id !29<br>
  %call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !27, !phasar.instruction.id !28<br>
  %0 = load i32, i32* %taint, align 4, !dbg !30, !phasar.instruction.id !31<br>
  switch i32 %0, label %sw.default [<br>
    i32 0, label %sw.bb<br>
  ], !dbg !32, !phasar.instruction.id !33<br>
=============<br>
<br>
<br>
  %1 = load i32, i32* %rc, align 4, !dbg !39, !phasar.instruction.id !40<br>
Dumping facts<br>
=============<br>
  store i32 1, i32* %rc, align 4, !dbg !34, !phasar.instruction.id !36<br>
  store i32 %call, i32* %taint, align 4, !dbg !25, !phasar.instruction.id !29<br>
  %call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !27, !phasar.instruction.id !28<br>
  %0 = load i32, i32* %taint, align 4, !dbg !30, !phasar.instruction.id !31<br>
  %1 = load i32, i32* %rc, align 4, !dbg !39, !phasar.instruction.id !40<br>
  switch i32 %0, label %sw.default [<br>
    i32 0, label %sw.bb<br>
  ], !dbg !32, !phasar.instruction.id !33<br>
=============<br>
<br>
<br>
  switch i32 %1, label %sw.default1 [<br>
    i32 0, label %sw.bb2<br>
  ], !dbg !41, !phasar.instruction.id !42<br>
Dumping facts<br>
=============<br>
  store i32 1, i32* %rc, align 4, !dbg !34, !phasar.instruction.id !36<br>
  store i32 %call, i32* %taint, align 4, !dbg !25, !phasar.instruction.id !29<br>
  %call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !27, !phasar.instruction.id !28<br>
  %0 = load i32, i32* %taint, align 4, !dbg !30, !phasar.instruction.id !31<br>
  %1 = load i32, i32* %rc, align 4, !dbg !39, !phasar.instruction.id !40<br>
  switch i32 %0, label %sw.default [<br>
    i32 0, label %sw.bb<br>
  ], !dbg !32, !phasar.instruction.id !33<br>
=============<br>
<br>
<br>
  switch i32 %1, label %sw.default1 [<br>
    i32 0, label %sw.bb2<br>
  ], !dbg !41, !phasar.instruction.id !42<br>
Dumping facts<br>
=============<br>
  store i32 1, i32* %rc, align 4, !dbg !34, !phasar.instruction.id !36<br>
  store i32 %call, i32* %taint, align 4, !dbg !25, !phasar.instruction.id !29<br>
  %call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !27, !phasar.instruction.id !28<br>
  %0 = load i32, i32* %taint, align 4, !dbg !30, !phasar.instruction.id !31<br>
  %1 = load i32, i32* %rc, align 4, !dbg !39, !phasar.instruction.id !40<br>
  switch i32 %0, label %sw.default [<br>
    i32 0, label %sw.bb<br>
  ], !dbg !32, !phasar.instruction.id !33<br>
=============<br>
<br>
<br>
  store i32 1, i32* %rc, align 4, !dbg !43, !phasar.instruction.id !45<br>
Dumping facts<br>
=============<br>
  store i32 1, i32* %rc, align 4, !dbg !43, !phasar.instruction.id !45<br>
  store i32 1, i32* %rc, align 4, !dbg !34, !phasar.instruction.id !36<br>
  store i32 %call, i32* %taint, align 4, !dbg !25, !phasar.instruction.id !29<br>
  %call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !27, !phasar.instruction.id !28<br>
  %0 = load i32, i32* %taint, align 4, !dbg !30, !phasar.instruction.id !31<br>
  %1 = load i32, i32* %rc, align 4, !dbg !39, !phasar.instruction.id !40<br>
  switch i32 %0, label %sw.default [<br>
    i32 0, label %sw.bb<br>
  ], !dbg !32, !phasar.instruction.id !33<br>
=============<br>
<br>
<br>
  call void @llvm.dbg.declare(metadata i32* %a, metadata !48, metadata !21), !dbg !49, !phasar.instruction.id !50<br>
Dumping facts<br>
=============<br>
  store i32 1, i32* %rc, align 4, !dbg !43, !phasar.instruction.id !45<br>
  store i32 1, i32* %rc, align 4, !dbg !34, !phasar.instruction.id !36<br>
  store i32 %call, i32* %taint, align 4, !dbg !25, !phasar.instruction.id !29<br>
  %call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !27, !phasar.instruction.id !28<br>
  %0 = load i32, i32* %taint, align 4, !dbg !30, !phasar.instruction.id !31<br>
  call void @llvm.dbg.declare(metadata i32* %a, metadata !48, metadata !21), !dbg !49, !phasar.instruction.id !50<br>
  %1 = load i32, i32* %rc, align 4, !dbg !39, !phasar.instruction.id !40<br>
  switch i32 %0, label %sw.default [<br>
    i32 0, label %sw.bb<br>
  ], !dbg !32, !phasar.instruction.id !33<br>
=============<br>
<br>
<br>
  br label %sw.bb2, !dbg !46, !phasar.instruction.id !47<br>
Dumping facts<br>
=============<br>
  store i32 1, i32* %rc, align 4, !dbg !43, !phasar.instruction.id !45<br>
  store i32 1, i32* %rc, align 4, !dbg !34, !phasar.instruction.id !36<br>
  store i32 %call, i32* %taint, align 4, !dbg !25, !phasar.instruction.id !29<br>
  %call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !27, !phasar.instruction.id !28<br>
  %0 = load i32, i32* %taint, align 4, !dbg !30, !phasar.instruction.id !31<br>
  %1 = load i32, i32* %rc, align 4, !dbg !39, !phasar.instruction.id !40<br>
  switch i32 %0, label %sw.default [<br>
    i32 0, label %sw.bb<br>
  ], !dbg !32, !phasar.instruction.id !33<br>
=============<br>
<br>
<br>
  call void @llvm.dbg.declare(metadata i32* %a, metadata !48, metadata !21), !dbg !49, !phasar.instruction.id !50<br>
Dumping facts<br>
=============<br>
  store i32 1, i32* %rc, align 4, !dbg !43, !phasar.instruction.id !45<br>
  store i32 1, i32* %rc, align 4, !dbg !34, !phasar.instruction.id !36<br>
  store i32 %call, i32* %taint, align 4, !dbg !25, !phasar.instruction.id !29<br>
  %call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !27, !phasar.instruction.id !28<br>
  %0 = load i32, i32* %taint, align 4, !dbg !30, !phasar.instruction.id !31<br>
  call void @llvm.dbg.declare(metadata i32* %a, metadata !48, metadata !21), !dbg !49, !phasar.instruction.id !50<br>
  %1 = load i32, i32* %rc, align 4, !dbg !39, !phasar.instruction.id !40<br>
  switch i32 %0, label %sw.default [<br>
    i32 0, label %sw.bb<br>
  ], !dbg !32, !phasar.instruction.id !33<br>
=============<br>
<br>
<br>
  store i32 1, i32* %a, align 4, !dbg !49, !phasar.instruction.id !51<br>
Dumping facts<br>
=============<br>
  store i32 1, i32* %rc, align 4, !dbg !43, !phasar.instruction.id !45<br>
  store i32 1, i32* %rc, align 4, !dbg !34, !phasar.instruction.id !36<br>
  store i32 %call, i32* %taint, align 4, !dbg !25, !phasar.instruction.id !29<br>
  %call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !27, !phasar.instruction.id !28<br>
  %0 = load i32, i32* %taint, align 4, !dbg !30, !phasar.instruction.id !31<br>
  call void @llvm.dbg.declare(metadata i32* %a, metadata !48, metadata !21), !dbg !49, !phasar.instruction.id !50<br>
  %1 = load i32, i32* %rc, align 4, !dbg !39, !phasar.instruction.id !40<br>
  switch i32 %0, label %sw.default [<br>
    i32 0, label %sw.bb<br>
  ], !dbg !32, !phasar.instruction.id !33<br>
  store i32 1, i32* %a, align 4, !dbg !49, !phasar.instruction.id !51<br>
=============<br>
<br>
<br>
  br label %sw.epilog, !dbg !52, !phasar.instruction.id !53<br>
Dumping facts<br>
=============<br>
  store i32 1, i32* %rc, align 4, !dbg !43, !phasar.instruction.id !45<br>
  store i32 1, i32* %rc, align 4, !dbg !34, !phasar.instruction.id !36<br>
  store i32 %call, i32* %taint, align 4, !dbg !25, !phasar.instruction.id !29<br>
  %call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !27, !phasar.instruction.id !28<br>
  %0 = load i32, i32* %taint, align 4, !dbg !30, !phasar.instruction.id !31<br>
  call void @llvm.dbg.declare(metadata i32* %a, metadata !48, metadata !21), !dbg !49, !phasar.instruction.id !50<br>
  %1 = load i32, i32* %rc, align 4, !dbg !39, !phasar.instruction.id !40<br>
  switch i32 %0, label %sw.default [<br>
    i32 0, label %sw.bb<br>
  ], !dbg !32, !phasar.instruction.id !33<br>
  store i32 1, i32* %a, align 4, !dbg !49, !phasar.instruction.id !51<br>
=============<br>
<br>
<br>
  call void @llvm.dbg.declare(metadata i32* %a3, metadata !54, metadata !21), !dbg !55, !phasar.instruction.id !56<br>
Dumping facts<br>
=============<br>
  store i32 1, i32* %rc, align 4, !dbg !43, !phasar.instruction.id !45<br>
  store i32 1, i32* %rc, align 4, !dbg !34, !phasar.instruction.id !36<br>
  store i32 %call, i32* %taint, align 4, !dbg !25, !phasar.instruction.id !29<br>
  %call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !27, !phasar.instruction.id !28<br>
  %0 = load i32, i32* %taint, align 4, !dbg !30, !phasar.instruction.id !31<br>
  call void @llvm.dbg.declare(metadata i32* %a, metadata !48, metadata !21), !dbg !49, !phasar.instruction.id !50<br>
  %1 = load i32, i32* %rc, align 4, !dbg !39, !phasar.instruction.id !40<br>
  switch i32 %0, label %sw.default [<br>
    i32 0, label %sw.bb<br>
  ], !dbg !32, !phasar.instruction.id !33<br>
  store i32 1, i32* %a, align 4, !dbg !49, !phasar.instruction.id !51<br>
  call void @llvm.dbg.declare(metadata i32* %a3, metadata !54, metadata !21), !dbg !55, !phasar.instruction.id !56<br>
=============<br>
<br>
<br>
  store i32 1, i32* %a3, align 4, !dbg !55, !phasar.instruction.id !57<br>
Dumping facts<br>
=============<br>
  store i32 1, i32* %rc, align 4, !dbg !43, !phasar.instruction.id !45<br>
  store i32 1, i32* %rc, align 4, !dbg !34, !phasar.instruction.id !36<br>
  store i32 %call, i32* %taint, align 4, !dbg !25, !phasar.instruction.id !29<br>
  %call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !27, !phasar.instruction.id !28<br>
  %0 = load i32, i32* %taint, align 4, !dbg !30, !phasar.instruction.id !31<br>
  call void @llvm.dbg.declare(metadata i32* %a, metadata !48, metadata !21), !dbg !49, !phasar.instruction.id !50<br>
  %1 = load i32, i32* %rc, align 4, !dbg !39, !phasar.instruction.id !40<br>
  switch i32 %0, label %sw.default [<br>
    i32 0, label %sw.bb<br>
  ], !dbg !32, !phasar.instruction.id !33<br>
  store i32 1, i32* %a, align 4, !dbg !49, !phasar.instruction.id !51<br>
  call void @llvm.dbg.declare(metadata i32* %a3, metadata !54, metadata !21), !dbg !55, !phasar.instruction.id !56<br>
  store i32 1, i32* %a3, align 4, !dbg !55, !phasar.instruction.id !57<br>
=============<br>
<br>
<br>
  br label %sw.epilog4, !dbg !58, !phasar.instruction.id !59<br>
Dumping facts<br>
=============<br>
  store i32 1, i32* %rc, align 4, !dbg !43, !phasar.instruction.id !45<br>
  store i32 1, i32* %rc, align 4, !dbg !34, !phasar.instruction.id !36<br>
  store i32 %call, i32* %taint, align 4, !dbg !25, !phasar.instruction.id !29<br>
  %call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !27, !phasar.instruction.id !28<br>
  %0 = load i32, i32* %taint, align 4, !dbg !30, !phasar.instruction.id !31<br>
  call void @llvm.dbg.declare(metadata i32* %a, metadata !48, metadata !21), !dbg !49, !phasar.instruction.id !50<br>
  %1 = load i32, i32* %rc, align 4, !dbg !39, !phasar.instruction.id !40<br>
  switch i32 %0, label %sw.default [<br>
    i32 0, label %sw.bb<br>
  ], !dbg !32, !phasar.instruction.id !33<br>
  store i32 1, i32* %a, align 4, !dbg !49, !phasar.instruction.id !51<br>
  call void @llvm.dbg.declare(metadata i32* %a3, metadata !54, metadata !21), !dbg !55, !phasar.instruction.id !56<br>
  store i32 1, i32* %a3, align 4, !dbg !55, !phasar.instruction.id !57<br>
=============<br>
<br>
<br>
  call void @llvm.dbg.declare(metadata i32* %a5, metadata !60, metadata !21), !dbg !61, !phasar.instruction.id !62<br>
Got call instruction<br>
Dumping facts<br>
=============<br>
  store i32 1, i32* %rc, align 4, !dbg !43, !phasar.instruction.id !45<br>
  store i32 1, i32* %rc, align 4, !dbg !34, !phasar.instruction.id !36<br>
  store i32 %call, i32* %taint, align 4, !dbg !25, !phasar.instruction.id !29<br>
  %call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !27, !phasar.instruction.id !28<br>
  %0 = load i32, i32* %taint, align 4, !dbg !30, !phasar.instruction.id !31<br>
  call void @llvm.dbg.declare(metadata i32* %a, metadata !48, metadata !21), !dbg !49, !phasar.instruction.id !50<br>
  %1 = load i32, i32* %rc, align 4, !dbg !39, !phasar.instruction.id !40<br>
  store i32 1, i32* %a, align 4, !dbg !49, !phasar.instruction.id !51<br>
  call void @llvm.dbg.declare(metadata i32* %a3, metadata !54, metadata !21), !dbg !55, !phasar.instruction.id !56<br>
  store i32 1, i32* %a3, align 4, !dbg !55, !phasar.instruction.id !57<br>
=============<br>
<br>
<br>
  store i32 0, i32* %a5, align 4, !dbg !61, !phasar.instruction.id !63<br>
Got store instruction<br>
Removed 0 memory locations from facts<br>
Dumping facts<br>
=============<br>
  store i32 1, i32* %rc, align 4, !dbg !43, !phasar.instruction.id !45<br>
  store i32 1, i32* %rc, align 4, !dbg !34, !phasar.instruction.id !36<br>
  store i32 %call, i32* %taint, align 4, !dbg !25, !phasar.instruction.id !29<br>
  %call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !27, !phasar.instruction.id !28<br>
  %0 = load i32, i32* %taint, align 4, !dbg !30, !phasar.instruction.id !31<br>
  call void @llvm.dbg.declare(metadata i32* %a, metadata !48, metadata !21), !dbg !49, !phasar.instruction.id !50<br>
  %1 = load i32, i32* %rc, align 4, !dbg !39, !phasar.instruction.id !40<br>
  store i32 1, i32* %a, align 4, !dbg !49, !phasar.instruction.id !51<br>
  call void @llvm.dbg.declare(metadata i32* %a3, metadata !54, metadata !21), !dbg !55, !phasar.instruction.id !56<br>
  store i32 1, i32* %a3, align 4, !dbg !55, !phasar.instruction.id !57<br>
=============<br>
<br>
<br>
  %2 = load i32, i32* %taint, align 4, !dbg !64, !phasar.instruction.id !65<br>
Got load instruction<br>
Adding load instruction fact<br>
Dumping facts<br>
=============<br>
  store i32 1, i32* %rc, align 4, !dbg !43, !phasar.instruction.id !45<br>
  store i32 1, i32* %rc, align 4, !dbg !34, !phasar.instruction.id !36<br>
  store i32 %call, i32* %taint, align 4, !dbg !25, !phasar.instruction.id !29<br>
  %call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !27, !phasar.instruction.id !28<br>
  %0 = load i32, i32* %taint, align 4, !dbg !30, !phasar.instruction.id !31<br>
  call void @llvm.dbg.declare(metadata i32* %a, metadata !48, metadata !21), !dbg !49, !phasar.instruction.id !50<br>
  %1 = load i32, i32* %rc, align 4, !dbg !39, !phasar.instruction.id !40<br>
  %2 = load i32, i32* %taint, align 4, !dbg !64, !phasar.instruction.id !65<br>
  store i32 1, i32* %a, align 4, !dbg !49, !phasar.instruction.id !51<br>
  call void @llvm.dbg.declare(metadata i32* %a3, metadata !54, metadata !21), !dbg !55, !phasar.instruction.id !56<br>
  store i32 1, i32* %a3, align 4, !dbg !55, !phasar.instruction.id !57<br>
=============<br>
<br>
<br>
  switch i32 %2, label %sw.epilog8 [<br>
    i32 0, label %sw.bb6<br>
  ], !dbg !66, !phasar.instruction.id !67<br>
Got switch instruction<br>
Adding switch instruction fact<br>
Dumping facts<br>
=============<br>
  store i32 1, i32* %rc, align 4, !dbg !43, !phasar.instruction.id !45<br>
  store i32 1, i32* %rc, align 4, !dbg !34, !phasar.instruction.id !36<br>
  store i32 %call, i32* %taint, align 4, !dbg !25, !phasar.instruction.id !29<br>
  %call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !27, !phasar.instruction.id !28<br>
  %0 = load i32, i32* %taint, align 4, !dbg !30, !phasar.instruction.id !31<br>
  call void @llvm.dbg.declare(metadata i32* %a, metadata !48, metadata !21), !dbg !49, !phasar.instruction.id !50<br>
  %1 = load i32, i32* %rc, align 4, !dbg !39, !phasar.instruction.id !40<br>
  %2 = load i32, i32* %taint, align 4, !dbg !64, !phasar.instruction.id !65<br>
  store i32 1, i32* %a, align 4, !dbg !49, !phasar.instruction.id !51<br>
  call void @llvm.dbg.declare(metadata i32* %a3, metadata !54, metadata !21), !dbg !55, !phasar.instruction.id !56<br>
  store i32 1, i32* %a3, align 4, !dbg !55, !phasar.instruction.id !57<br>
  switch i32 %2, label %sw.epilog8 [<br>
    i32 0, label %sw.bb6<br>
  ], !dbg !66, !phasar.instruction.id !67<br>
=============<br>
<br>
<br>
  switch i32 %2, label %sw.epilog8 [<br>
    i32 0, label %sw.bb6<br>
  ], !dbg !66, !phasar.instruction.id !67<br>
Got switch instruction<br>
Adding switch instruction fact<br>
Dumping facts<br>
=============<br>
  store i32 1, i32* %rc, align 4, !dbg !43, !phasar.instruction.id !45<br>
  store i32 1, i32* %rc, align 4, !dbg !34, !phasar.instruction.id !36<br>
  store i32 %call, i32* %taint, align 4, !dbg !25, !phasar.instruction.id !29<br>
  %call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !27, !phasar.instruction.id !28<br>
  %0 = load i32, i32* %taint, align 4, !dbg !30, !phasar.instruction.id !31<br>
  call void @llvm.dbg.declare(metadata i32* %a, metadata !48, metadata !21), !dbg !49, !phasar.instruction.id !50<br>
  %1 = load i32, i32* %rc, align 4, !dbg !39, !phasar.instruction.id !40<br>
  %2 = load i32, i32* %taint, align 4, !dbg !64, !phasar.instruction.id !65<br>
  store i32 1, i32* %a, align 4, !dbg !49, !phasar.instruction.id !51<br>
  call void @llvm.dbg.declare(metadata i32* %a3, metadata !54, metadata !21), !dbg !55, !phasar.instruction.id !56<br>
  store i32 1, i32* %a3, align 4, !dbg !55, !phasar.instruction.id !57<br>
  switch i32 %2, label %sw.epilog8 [<br>
    i32 0, label %sw.bb6<br>
  ], !dbg !66, !phasar.instruction.id !67<br>
=============<br>
<br>
<br>
  %3 = load i32, i32* %rc, align 4, !dbg !75, !phasar.instruction.id !76<br>
Got load instruction<br>
Adding load instruction fact<br>
Dumping facts<br>
=============<br>
  store i32 1, i32* %rc, align 4, !dbg !43, !phasar.instruction.id !45<br>
  store i32 1, i32* %rc, align 4, !dbg !34, !phasar.instruction.id !36<br>
  store i32 %call, i32* %taint, align 4, !dbg !25, !phasar.instruction.id !29<br>
  %call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !27, !phasar.instruction.id !28<br>
  %0 = load i32, i32* %taint, align 4, !dbg !30, !phasar.instruction.id !31<br>
  call void @llvm.dbg.declare(metadata i32* %a, metadata !48, metadata !21), !dbg !49, !phasar.instruction.id !50<br>
  %1 = load i32, i32* %rc, align 4, !dbg !39, !phasar.instruction.id !40<br>
  %2 = load i32, i32* %taint, align 4, !dbg !64, !phasar.instruction.id !65<br>
  store i32 1, i32* %a, align 4, !dbg !49, !phasar.instruction.id !51<br>
  call void @llvm.dbg.declare(metadata i32* %a3, metadata !54, metadata !21), !dbg !55, !phasar.instruction.id !56<br>
  store i32 1, i32* %a3, align 4, !dbg !55, !phasar.instruction.id !57<br>
  %3 = load i32, i32* %rc, align 4, !dbg !75, !phasar.instruction.id !76<br>
  call void @llvm.dbg.declare(metadata i32* %a7, metadata !68, metadata !21), !dbg !70, !phasar.instruction.id !71<br>
  store i32 0, i32* %a7, align 4, !dbg !70, !phasar.instruction.id !72<br>
=============<br>
<br>
<br>
  call void @llvm.dbg.declare(metadata i32* %a7, metadata !68, metadata !21), !dbg !70, !phasar.instruction.id !71<br>
Dumping facts<br>
=============<br>
  store i32 1, i32* %rc, align 4, !dbg !43, !phasar.instruction.id !45<br>
  store i32 1, i32* %rc, align 4, !dbg !34, !phasar.instruction.id !36<br>
  store i32 %call, i32* %taint, align 4, !dbg !25, !phasar.instruction.id !29<br>
  %call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !27, !phasar.instruction.id !28<br>
  %0 = load i32, i32* %taint, align 4, !dbg !30, !phasar.instruction.id !31<br>
  call void @llvm.dbg.declare(metadata i32* %a, metadata !48, metadata !21), !dbg !49, !phasar.instruction.id !50<br>
  %1 = load i32, i32* %rc, align 4, !dbg !39, !phasar.instruction.id !40<br>
  %2 = load i32, i32* %taint, align 4, !dbg !64, !phasar.instruction.id !65<br>
  store i32 1, i32* %a, align 4, !dbg !49, !phasar.instruction.id !51<br>
  call void @llvm.dbg.declare(metadata i32* %a3, metadata !54, metadata !21), !dbg !55, !phasar.instruction.id !56<br>
  store i32 1, i32* %a3, align 4, !dbg !55, !phasar.instruction.id !57<br>
  switch i32 %2, label %sw.epilog8 [<br>
    i32 0, label %sw.bb6<br>
  ], !dbg !66, !phasar.instruction.id !67<br>
  call void @llvm.dbg.declare(metadata i32* %a7, metadata !68, metadata !21), !dbg !70, !phasar.instruction.id !71<br>
=============<br>
<br>
<br>
  store i32 0, i32* %a7, align 4, !dbg !70, !phasar.instruction.id !72<br>
Dumping facts<br>
=============<br>
  store i32 1, i32* %rc, align 4, !dbg !43, !phasar.instruction.id !45<br>
  store i32 1, i32* %rc, align 4, !dbg !34, !phasar.instruction.id !36<br>
  store i32 %call, i32* %taint, align 4, !dbg !25, !phasar.instruction.id !29<br>
  %call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !27, !phasar.instruction.id !28<br>
  %0 = load i32, i32* %taint, align 4, !dbg !30, !phasar.instruction.id !31<br>
  call void @llvm.dbg.declare(metadata i32* %a, metadata !48, metadata !21), !dbg !49, !phasar.instruction.id !50<br>
  %1 = load i32, i32* %rc, align 4, !dbg !39, !phasar.instruction.id !40<br>
  %2 = load i32, i32* %taint, align 4, !dbg !64, !phasar.instruction.id !65<br>
  store i32 1, i32* %a, align 4, !dbg !49, !phasar.instruction.id !51<br>
  call void @llvm.dbg.declare(metadata i32* %a3, metadata !54, metadata !21), !dbg !55, !phasar.instruction.id !56<br>
  store i32 1, i32* %a3, align 4, !dbg !55, !phasar.instruction.id !57<br>
  switch i32 %2, label %sw.epilog8 [<br>
    i32 0, label %sw.bb6<br>
  ], !dbg !66, !phasar.instruction.id !67<br>
  call void @llvm.dbg.declare(metadata i32* %a7, metadata !68, metadata !21), !dbg !70, !phasar.instruction.id !71<br>
  store i32 0, i32* %a7, align 4, !dbg !70, !phasar.instruction.id !72<br>
=============<br>
<br>
<br>
  br label %sw.epilog8, !dbg !73, !phasar.instruction.id !74<br>
Dumping facts<br>
=============<br>
  store i32 1, i32* %rc, align 4, !dbg !43, !phasar.instruction.id !45<br>
  store i32 1, i32* %rc, align 4, !dbg !34, !phasar.instruction.id !36<br>
  store i32 %call, i32* %taint, align 4, !dbg !25, !phasar.instruction.id !29<br>
  %call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !27, !phasar.instruction.id !28<br>
  %0 = load i32, i32* %taint, align 4, !dbg !30, !phasar.instruction.id !31<br>
  call void @llvm.dbg.declare(metadata i32* %a, metadata !48, metadata !21), !dbg !49, !phasar.instruction.id !50<br>
  %1 = load i32, i32* %rc, align 4, !dbg !39, !phasar.instruction.id !40<br>
  %2 = load i32, i32* %taint, align 4, !dbg !64, !phasar.instruction.id !65<br>
  store i32 1, i32* %a, align 4, !dbg !49, !phasar.instruction.id !51<br>
  call void @llvm.dbg.declare(metadata i32* %a3, metadata !54, metadata !21), !dbg !55, !phasar.instruction.id !56<br>
  store i32 1, i32* %a3, align 4, !dbg !55, !phasar.instruction.id !57<br>
  switch i32 %2, label %sw.epilog8 [<br>
    i32 0, label %sw.bb6<br>
  ], !dbg !66, !phasar.instruction.id !67<br>
  call void @llvm.dbg.declare(metadata i32* %a7, metadata !68, metadata !21), !dbg !70, !phasar.instruction.id !71<br>
  store i32 0, i32* %a7, align 4, !dbg !70, !phasar.instruction.id !72<br>
=============<br>
<br>
<br>
  %3 = load i32, i32* %rc, align 4, !dbg !75, !phasar.instruction.id !76<br>
Got load instruction<br>
Adding load instruction fact<br>
Dumping facts<br>
=============<br>
  store i32 1, i32* %rc, align 4, !dbg !43, !phasar.instruction.id !45<br>
  store i32 1, i32* %rc, align 4, !dbg !34, !phasar.instruction.id !36<br>
  store i32 %call, i32* %taint, align 4, !dbg !25, !phasar.instruction.id !29<br>
  %call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !27, !phasar.instruction.id !28<br>
  %0 = load i32, i32* %taint, align 4, !dbg !30, !phasar.instruction.id !31<br>
  call void @llvm.dbg.declare(metadata i32* %a, metadata !48, metadata !21), !dbg !49, !phasar.instruction.id !50<br>
  %1 = load i32, i32* %rc, align 4, !dbg !39, !phasar.instruction.id !40<br>
  %2 = load i32, i32* %taint, align 4, !dbg !64, !phasar.instruction.id !65<br>
  store i32 1, i32* %a, align 4, !dbg !49, !phasar.instruction.id !51<br>
  call void @llvm.dbg.declare(metadata i32* %a3, metadata !54, metadata !21), !dbg !55, !phasar.instruction.id !56<br>
  store i32 1, i32* %a3, align 4, !dbg !55, !phasar.instruction.id !57<br>
  %3 = load i32, i32* %rc, align 4, !dbg !75, !phasar.instruction.id !76<br>
  call void @llvm.dbg.declare(metadata i32* %a7, metadata !68, metadata !21), !dbg !70, !phasar.instruction.id !71<br>
  store i32 0, i32* %a7, align 4, !dbg !70, !phasar.instruction.id !72<br>
=============<br>
<br>
<br>
  call void @llvm.dbg.declare(metadata i32* %rc, metadata !20, metadata !21), !dbg !22, !phasar.instruction.id !23<br>
Got call instruction<br>
<br>
  %rc = alloca i32, align 4, !phasar.instruction.id !13<br>
Got operands checking instruction (alloca)<br>
<br>
  %taint = alloca i32, align 4, !phasar.instruction.id !14<br>
Got operands checking instruction (alloca)<br>
<br>
  %retval = alloca i32, align 4, !phasar.instruction.id !12<br>
Got operands checking instruction (alloca)<br>
<br>
  store i32 1, i32* %rc, align 4, !dbg !43, !phasar.instruction.id !45<br>
<br>
  store i32 1, i32* %rc, align 4, !dbg !34, !phasar.instruction.id !36<br>
<br>
  store i32 %call, i32* %taint, align 4, !dbg !25, !phasar.instruction.id !29<br>
Got store instruction<br>
Removed 0 memory locations from facts<br>
Adding memory location (store)<br>
<br>
  %call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !27, !phasar.instruction.id !28<br>
Got call instruction<br>
Adding call instruction fact<br>
<br>
  store i32 0, i32* %retval, align 4, !phasar.instruction.id !19<br>
Got store instruction<br>
Removed 0 memory locations from facts<br>
<br>
  %a7 = alloca i32, align 4, !phasar.instruction.id !18<br>
Got operands checking instruction (alloca)<br>
<br>
  %a3 = alloca i32, align 4, !phasar.instruction.id !16<br>
Got operands checking instruction (alloca)<br>
<br>
  %a5 = alloca i32, align 4, !phasar.instruction.id !17<br>
Got operands checking instruction (alloca)<br>
<br>
  %0 = load i32, i32* %taint, align 4, !dbg !30, !phasar.instruction.id !31<br>
Got load instruction<br>
Adding load instruction fact<br>
<br>
  call void @llvm.dbg.declare(metadata i32* %taint, metadata !24, metadata !21), !dbg !25, !phasar.instruction.id !26<br>
Got call instruction<br>
<br>
  call void @llvm.dbg.declare(metadata i32* %a, metadata !48, metadata !21), !dbg !49, !phasar.instruction.id !50<br>
<br>
  %a = alloca i32, align 4, !phasar.instruction.id !15<br>
Got operands checking instruction (alloca)<br>
<br>
  br label %sw.bb, !dbg !37, !phasar.instruction.id !38<br>
<br>
  %1 = load i32, i32* %rc, align 4, !dbg !39, !phasar.instruction.id !40<br>
<br>
  switch i32 %0, label %sw.default [<br>
    i32 0, label %sw.bb<br>
  ], !dbg !32, !phasar.instruction.id !33<br>
Got switch instruction<br>
Adding switch instruction fact<br>
<br>
  br label %sw.bb2, !dbg !46, !phasar.instruction.id !47<br>
<br>
  %2 = load i32, i32* %taint, align 4, !dbg !64, !phasar.instruction.id !65<br>
Got load instruction<br>
Adding load instruction fact<br>
<br>
  switch i32 %1, label %sw.default1 [<br>
    i32 0, label %sw.bb2<br>
  ], !dbg !41, !phasar.instruction.id !42<br>
<br>
  store i32 1, i32* %a, align 4, !dbg !49, !phasar.instruction.id !51<br>
<br>
  br label %sw.epilog, !dbg !52, !phasar.instruction.id !53<br>
<br>
  call void @llvm.dbg.declare(metadata i32* %a3, metadata !54, metadata !21), !dbg !55, !phasar.instruction.id !56<br>
<br>
  store i32 1, i32* %a3, align 4, !dbg !55, !phasar.instruction.id !57<br>
<br>
  br label %sw.epilog4, !dbg !58, !phasar.instruction.id !59<br>
<br>
  call void @llvm.dbg.declare(metadata i32* %a5, metadata !60, metadata !21), !dbg !61, !phasar.instruction.id !62<br>
Got call instruction<br>
<br>
  store i32 0, i32* %a5, align 4, !dbg !61, !phasar.instruction.id !63<br>
Got store instruction<br>
Removed 0 memory locations from facts<br>
<br>
  %3 = load i32, i32* %rc, align 4, !dbg !75, !phasar.instruction.id !76<br>
Got load instruction<br>
Adding load instruction fact<br>
<br>
  br label %sw.epilog8, !dbg !73, !phasar.instruction.id !74<br>
<br>
  switch i32 %2, label %sw.epilog8 [<br>
    i32 0, label %sw.bb6<br>
  ], !dbg !66, !phasar.instruction.id !67<br>
Got switch instruction<br>
Adding switch instruction fact<br>
<br>
  call void @llvm.dbg.declare(metadata i32* %a7, metadata !68, metadata !21), !dbg !70, !phasar.instruction.id !71<br>
<br>
  store i32 0, i32* %a7, align 4, !dbg !70, !phasar.instruction.id !72<br>
<br>
  ret i32 %3, !dbg !77, !phasar.instruction.id !78worklist size: 37<br>
worklist size: 36<br>
worklist size: 35<br>
worklist size: 34<br>
worklist size: 33<br>
worklist size: 32<br>
worklist size: 31<br>
worklist size: 30<br>
worklist size: 29<br>
worklist size: 28<br>
worklist size: 27<br>
worklist size: 27<br>
worklist size: 27<br>
worklist size: 28<br>
worklist size: 28<br>
worklist size: 28<br>
worklist size: 28<br>
worklist size: 28<br>
worklist size: 29<br>
worklist size: 29<br>
worklist size: 29<br>
worklist size: 29<br>
worklist size: 29<br>
worklist size: 29<br>
worklist size: 29<br>
worklist size: 29<br>
worklist size: 29<br>
worklist size: 29<br>
worklist size: 29<br>
worklist size: 29<br>
worklist size: 29<br>
worklist size: 30<br>
worklist size: 30<br>
worklist size: 30<br>
worklist size: 30<br>
worklist size: 30<br>
worklist size: 30<br>
worklist size: 29<br>
worklist size: 28<br>
worklist size: 27<br>
worklist size: 26<br>
worklist size: 25<br>
worklist size: 24<br>
worklist size: 23<br>
worklist size: 22<br>
worklist size: 21<br>
worklist size: 20<br>
worklist size: 19<br>
worklist size: 18<br>
worklist size: 17<br>
worklist size: 16<br>
worklist size: 15<br>
worklist size: 14<br>
worklist size: 13<br>
worklist size: 12<br>
worklist size: 11<br>
worklist size: 10<br>
worklist size: 9<br>
worklist size: 8<br>
worklist size: 7<br>
worklist size: 6<br>
worklist size: 5<br>
worklist size: 4<br>
worklist size: 3<br>
worklist size: 2<br>
worklist size: 1<br>
LLVM-Intra-Monotone solver results:<br>
-----------------------------------<br>
Instruction:<br>
call void @llvm.dbg.declare(metadata i32* %rc, metadata !20, metadata !21), !dbg !22, !phasar.instruction.id !23, ID: 9<br>
Facts:<br>
	EMPTY<br>
<br>
<br>
Instruction:<br>
%rc = alloca i32, align 4, !phasar.instruction.id !13, ID: 2<br>
Facts:<br>
	EMPTY<br>
<br>
<br>
Instruction:<br>
%taint = alloca i32, align 4, !phasar.instruction.id !14, ID: 3<br>
Facts:<br>
	EMPTY<br>
<br>
<br>
Instruction:<br>
%retval = alloca i32, align 4, !phasar.instruction.id !12, ID: 1<br>
Facts:<br>
	EMPTY<br>
<br>
<br>
Instruction:<br>
store i32 1, i32* %rc, align 4, !dbg !43, !phasar.instruction.id !45, ID: 19<br>
Facts:<br>
store i32 1, i32* %rc, align 4, !dbg !34, !phasar.instruction.id !36, ID: 15<br>
store i32 %call, i32* %taint, align 4, !dbg !25, !phasar.instruction.id !29, ID: 12<br>
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !27, !phasar.instruction.id !28, ID: 11<br>
%0 = load i32, i32* %taint, align 4, !dbg !30, !phasar.instruction.id !31, ID: 13<br>
%1 = load i32, i32* %rc, align 4, !dbg !39, !phasar.instruction.id !40, ID: 17<br>
switch i32 %0, label %sw.default [<br>
    i32 0, label %sw.bb<br>
  ], !dbg !32, !phasar.instruction.id !33, ID: 14<br>
<br>
<br>
Instruction:<br>
store i32 1, i32* %rc, align 4, !dbg !34, !phasar.instruction.id !36, ID: 15<br>
Facts:<br>
store i32 %call, i32* %taint, align 4, !dbg !25, !phasar.instruction.id !29, ID: 12<br>
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !27, !phasar.instruction.id !28, ID: 11<br>
%0 = load i32, i32* %taint, align 4, !dbg !30, !phasar.instruction.id !31, ID: 13<br>
switch i32 %0, label %sw.default [<br>
    i32 0, label %sw.bb<br>
  ], !dbg !32, !phasar.instruction.id !33, ID: 14<br>
<br>
<br>
Instruction:<br>
store i32 %call, i32* %taint, align 4, !dbg !25, !phasar.instruction.id !29, ID: 12<br>
Facts:<br>
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !27, !phasar.instruction.id !28, ID: 11<br>
<br>
<br>
Instruction:<br>
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !27, !phasar.instruction.id !28, ID: 11<br>
Facts:<br>
	EMPTY<br>
<br>
<br>
Instruction:<br>
store i32 0, i32* %retval, align 4, !phasar.instruction.id !19, ID: 8<br>
Facts:<br>
	EMPTY<br>
<br>
<br>
Instruction:<br>
%a7 = alloca i32, align 4, !phasar.instruction.id !18, ID: 7<br>
Facts:<br>
	EMPTY<br>
<br>
<br>
Instruction:<br>
%a3 = alloca i32, align 4, !phasar.instruction.id !16, ID: 5<br>
Facts:<br>
	EMPTY<br>
<br>
<br>
Instruction:<br>
%a5 = alloca i32, align 4, !phasar.instruction.id !17, ID: 6<br>
Facts:<br>
	EMPTY<br>
<br>
<br>
Instruction:<br>
%0 = load i32, i32* %taint, align 4, !dbg !30, !phasar.instruction.id !31, ID: 13<br>
Facts:<br>
store i32 %call, i32* %taint, align 4, !dbg !25, !phasar.instruction.id !29, ID: 12<br>
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !27, !phasar.instruction.id !28, ID: 11<br>
<br>
<br>
Instruction:<br>
call void @llvm.dbg.declare(metadata i32* %taint, metadata !24, metadata !21), !dbg !25, !phasar.instruction.id !26, ID: 10<br>
Facts:<br>
	EMPTY<br>
<br>
<br>
Instruction:<br>
call void @llvm.dbg.declare(metadata i32* %a, metadata !48, metadata !21), !dbg !49, !phasar.instruction.id !50, ID: 21<br>
Facts:<br>
store i32 1, i32* %rc, align 4, !dbg !43, !phasar.instruction.id !45, ID: 19<br>
store i32 1, i32* %rc, align 4, !dbg !34, !phasar.instruction.id !36, ID: 15<br>
store i32 %call, i32* %taint, align 4, !dbg !25, !phasar.instruction.id !29, ID: 12<br>
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !27, !phasar.instruction.id !28, ID: 11<br>
%0 = load i32, i32* %taint, align 4, !dbg !30, !phasar.instruction.id !31, ID: 13<br>
%1 = load i32, i32* %rc, align 4, !dbg !39, !phasar.instruction.id !40, ID: 17<br>
switch i32 %0, label %sw.default [<br>
    i32 0, label %sw.bb<br>
  ], !dbg !32, !phasar.instruction.id !33, ID: 14<br>
<br>
<br>
Instruction:<br>
%a = alloca i32, align 4, !phasar.instruction.id !15, ID: 4<br>
Facts:<br>
	EMPTY<br>
<br>
<br>
Instruction:<br>
br label %sw.bb, !dbg !37, !phasar.instruction.id !38, ID: 16<br>
Facts:<br>
store i32 1, i32* %rc, align 4, !dbg !34, !phasar.instruction.id !36, ID: 15<br>
store i32 %call, i32* %taint, align 4, !dbg !25, !phasar.instruction.id !29, ID: 12<br>
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !27, !phasar.instruction.id !28, ID: 11<br>
%0 = load i32, i32* %taint, align 4, !dbg !30, !phasar.instruction.id !31, ID: 13<br>
switch i32 %0, label %sw.default [<br>
    i32 0, label %sw.bb<br>
  ], !dbg !32, !phasar.instruction.id !33, ID: 14<br>
<br>
<br>
Instruction:<br>
%1 = load i32, i32* %rc, align 4, !dbg !39, !phasar.instruction.id !40, ID: 17<br>
Facts:<br>
store i32 1, i32* %rc, align 4, !dbg !34, !phasar.instruction.id !36, ID: 15<br>
store i32 %call, i32* %taint, align 4, !dbg !25, !phasar.instruction.id !29, ID: 12<br>
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !27, !phasar.instruction.id !28, ID: 11<br>
%0 = load i32, i32* %taint, align 4, !dbg !30, !phasar.instruction.id !31, ID: 13<br>
switch i32 %0, label %sw.default [<br>
    i32 0, label %sw.bb<br>
  ], !dbg !32, !phasar.instruction.id !33, ID: 14<br>
<br>
<br>
Instruction:<br>
switch i32 %0, label %sw.default [<br>
    i32 0, label %sw.bb<br>
  ], !dbg !32, !phasar.instruction.id !33, ID: 14<br>
Facts:<br>
store i32 %call, i32* %taint, align 4, !dbg !25, !phasar.instruction.id !29, ID: 12<br>
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !27, !phasar.instruction.id !28, ID: 11<br>
%0 = load i32, i32* %taint, align 4, !dbg !30, !phasar.instruction.id !31, ID: 13<br>
<br>
<br>
Instruction:<br>
br label %sw.bb2, !dbg !46, !phasar.instruction.id !47, ID: 20<br>
Facts:<br>
store i32 1, i32* %rc, align 4, !dbg !43, !phasar.instruction.id !45, ID: 19<br>
store i32 1, i32* %rc, align 4, !dbg !34, !phasar.instruction.id !36, ID: 15<br>
store i32 %call, i32* %taint, align 4, !dbg !25, !phasar.instruction.id !29, ID: 12<br>
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !27, !phasar.instruction.id !28, ID: 11<br>
%0 = load i32, i32* %taint, align 4, !dbg !30, !phasar.instruction.id !31, ID: 13<br>
%1 = load i32, i32* %rc, align 4, !dbg !39, !phasar.instruction.id !40, ID: 17<br>
switch i32 %0, label %sw.default [<br>
    i32 0, label %sw.bb<br>
  ], !dbg !32, !phasar.instruction.id !33, ID: 14<br>
<br>
<br>
Instruction:<br>
%2 = load i32, i32* %taint, align 4, !dbg !64, !phasar.instruction.id !65, ID: 29<br>
Facts:<br>
store i32 1, i32* %rc, align 4, !dbg !43, !phasar.instruction.id !45, ID: 19<br>
store i32 1, i32* %rc, align 4, !dbg !34, !phasar.instruction.id !36, ID: 15<br>
store i32 %call, i32* %taint, align 4, !dbg !25, !phasar.instruction.id !29, ID: 12<br>
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !27, !phasar.instruction.id !28, ID: 11<br>
%0 = load i32, i32* %taint, align 4, !dbg !30, !phasar.instruction.id !31, ID: 13<br>
call void @llvm.dbg.declare(metadata i32* %a, metadata !48, metadata !21), !dbg !49, !phasar.instruction.id !50, ID: 21<br>
%1 = load i32, i32* %rc, align 4, !dbg !39, !phasar.instruction.id !40, ID: 17<br>
store i32 1, i32* %a, align 4, !dbg !49, !phasar.instruction.id !51, ID: 22<br>
call void @llvm.dbg.declare(metadata i32* %a3, metadata !54, metadata !21), !dbg !55, !phasar.instruction.id !56, ID: 24<br>
store i32 1, i32* %a3, align 4, !dbg !55, !phasar.instruction.id !57, ID: 25<br>
<br>
<br>
Instruction:<br>
switch i32 %1, label %sw.default1 [<br>
    i32 0, label %sw.bb2<br>
  ], !dbg !41, !phasar.instruction.id !42, ID: 18<br>
Facts:<br>
store i32 1, i32* %rc, align 4, !dbg !34, !phasar.instruction.id !36, ID: 15<br>
store i32 %call, i32* %taint, align 4, !dbg !25, !phasar.instruction.id !29, ID: 12<br>
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !27, !phasar.instruction.id !28, ID: 11<br>
%0 = load i32, i32* %taint, align 4, !dbg !30, !phasar.instruction.id !31, ID: 13<br>
%1 = load i32, i32* %rc, align 4, !dbg !39, !phasar.instruction.id !40, ID: 17<br>
switch i32 %0, label %sw.default [<br>
    i32 0, label %sw.bb<br>
  ], !dbg !32, !phasar.instruction.id !33, ID: 14<br>
<br>
<br>
Instruction:<br>
store i32 1, i32* %a, align 4, !dbg !49, !phasar.instruction.id !51, ID: 22<br>
Facts:<br>
store i32 1, i32* %rc, align 4, !dbg !43, !phasar.instruction.id !45, ID: 19<br>
store i32 1, i32* %rc, align 4, !dbg !34, !phasar.instruction.id !36, ID: 15<br>
store i32 %call, i32* %taint, align 4, !dbg !25, !phasar.instruction.id !29, ID: 12<br>
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !27, !phasar.instruction.id !28, ID: 11<br>
%0 = load i32, i32* %taint, align 4, !dbg !30, !phasar.instruction.id !31, ID: 13<br>
call void @llvm.dbg.declare(metadata i32* %a, metadata !48, metadata !21), !dbg !49, !phasar.instruction.id !50, ID: 21<br>
%1 = load i32, i32* %rc, align 4, !dbg !39, !phasar.instruction.id !40, ID: 17<br>
switch i32 %0, label %sw.default [<br>
    i32 0, label %sw.bb<br>
  ], !dbg !32, !phasar.instruction.id !33, ID: 14<br>
<br>
<br>
Instruction:<br>
br label %sw.epilog, !dbg !52, !phasar.instruction.id !53, ID: 23<br>
Facts:<br>
store i32 1, i32* %rc, align 4, !dbg !43, !phasar.instruction.id !45, ID: 19<br>
store i32 1, i32* %rc, align 4, !dbg !34, !phasar.instruction.id !36, ID: 15<br>
store i32 %call, i32* %taint, align 4, !dbg !25, !phasar.instruction.id !29, ID: 12<br>
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !27, !phasar.instruction.id !28, ID: 11<br>
%0 = load i32, i32* %taint, align 4, !dbg !30, !phasar.instruction.id !31, ID: 13<br>
call void @llvm.dbg.declare(metadata i32* %a, metadata !48, metadata !21), !dbg !49, !phasar.instruction.id !50, ID: 21<br>
%1 = load i32, i32* %rc, align 4, !dbg !39, !phasar.instruction.id !40, ID: 17<br>
switch i32 %0, label %sw.default [<br>
    i32 0, label %sw.bb<br>
  ], !dbg !32, !phasar.instruction.id !33, ID: 14<br>
store i32 1, i32* %a, align 4, !dbg !49, !phasar.instruction.id !51, ID: 22<br>
<br>
<br>
Instruction:<br>
call void @llvm.dbg.declare(metadata i32* %a3, metadata !54, metadata !21), !dbg !55, !phasar.instruction.id !56, ID: 24<br>
Facts:<br>
store i32 1, i32* %rc, align 4, !dbg !43, !phasar.instruction.id !45, ID: 19<br>
store i32 1, i32* %rc, align 4, !dbg !34, !phasar.instruction.id !36, ID: 15<br>
store i32 %call, i32* %taint, align 4, !dbg !25, !phasar.instruction.id !29, ID: 12<br>
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !27, !phasar.instruction.id !28, ID: 11<br>
%0 = load i32, i32* %taint, align 4, !dbg !30, !phasar.instruction.id !31, ID: 13<br>
call void @llvm.dbg.declare(metadata i32* %a, metadata !48, metadata !21), !dbg !49, !phasar.instruction.id !50, ID: 21<br>
%1 = load i32, i32* %rc, align 4, !dbg !39, !phasar.instruction.id !40, ID: 17<br>
switch i32 %0, label %sw.default [<br>
    i32 0, label %sw.bb<br>
  ], !dbg !32, !phasar.instruction.id !33, ID: 14<br>
store i32 1, i32* %a, align 4, !dbg !49, !phasar.instruction.id !51, ID: 22<br>
<br>
<br>
Instruction:<br>
store i32 1, i32* %a3, align 4, !dbg !55, !phasar.instruction.id !57, ID: 25<br>
Facts:<br>
store i32 1, i32* %rc, align 4, !dbg !43, !phasar.instruction.id !45, ID: 19<br>
store i32 1, i32* %rc, align 4, !dbg !34, !phasar.instruction.id !36, ID: 15<br>
store i32 %call, i32* %taint, align 4, !dbg !25, !phasar.instruction.id !29, ID: 12<br>
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !27, !phasar.instruction.id !28, ID: 11<br>
%0 = load i32, i32* %taint, align 4, !dbg !30, !phasar.instruction.id !31, ID: 13<br>
call void @llvm.dbg.declare(metadata i32* %a, metadata !48, metadata !21), !dbg !49, !phasar.instruction.id !50, ID: 21<br>
%1 = load i32, i32* %rc, align 4, !dbg !39, !phasar.instruction.id !40, ID: 17<br>
switch i32 %0, label %sw.default [<br>
    i32 0, label %sw.bb<br>
  ], !dbg !32, !phasar.instruction.id !33, ID: 14<br>
store i32 1, i32* %a, align 4, !dbg !49, !phasar.instruction.id !51, ID: 22<br>
call void @llvm.dbg.declare(metadata i32* %a3, metadata !54, metadata !21), !dbg !55, !phasar.instruction.id !56, ID: 24<br>
<br>
<br>
Instruction:<br>
br label %sw.epilog4, !dbg !58, !phasar.instruction.id !59, ID: 26<br>
Facts:<br>
store i32 1, i32* %rc, align 4, !dbg !43, !phasar.instruction.id !45, ID: 19<br>
store i32 1, i32* %rc, align 4, !dbg !34, !phasar.instruction.id !36, ID: 15<br>
store i32 %call, i32* %taint, align 4, !dbg !25, !phasar.instruction.id !29, ID: 12<br>
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !27, !phasar.instruction.id !28, ID: 11<br>
%0 = load i32, i32* %taint, align 4, !dbg !30, !phasar.instruction.id !31, ID: 13<br>
call void @llvm.dbg.declare(metadata i32* %a, metadata !48, metadata !21), !dbg !49, !phasar.instruction.id !50, ID: 21<br>
%1 = load i32, i32* %rc, align 4, !dbg !39, !phasar.instruction.id !40, ID: 17<br>
switch i32 %0, label %sw.default [<br>
    i32 0, label %sw.bb<br>
  ], !dbg !32, !phasar.instruction.id !33, ID: 14<br>
store i32 1, i32* %a, align 4, !dbg !49, !phasar.instruction.id !51, ID: 22<br>
call void @llvm.dbg.declare(metadata i32* %a3, metadata !54, metadata !21), !dbg !55, !phasar.instruction.id !56, ID: 24<br>
store i32 1, i32* %a3, align 4, !dbg !55, !phasar.instruction.id !57, ID: 25<br>
<br>
<br>
Instruction:<br>
call void @llvm.dbg.declare(metadata i32* %a5, metadata !60, metadata !21), !dbg !61, !phasar.instruction.id !62, ID: 27<br>
Facts:<br>
store i32 1, i32* %rc, align 4, !dbg !43, !phasar.instruction.id !45, ID: 19<br>
store i32 1, i32* %rc, align 4, !dbg !34, !phasar.instruction.id !36, ID: 15<br>
store i32 %call, i32* %taint, align 4, !dbg !25, !phasar.instruction.id !29, ID: 12<br>
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !27, !phasar.instruction.id !28, ID: 11<br>
%0 = load i32, i32* %taint, align 4, !dbg !30, !phasar.instruction.id !31, ID: 13<br>
call void @llvm.dbg.declare(metadata i32* %a, metadata !48, metadata !21), !dbg !49, !phasar.instruction.id !50, ID: 21<br>
%1 = load i32, i32* %rc, align 4, !dbg !39, !phasar.instruction.id !40, ID: 17<br>
switch i32 %0, label %sw.default [<br>
    i32 0, label %sw.bb<br>
  ], !dbg !32, !phasar.instruction.id !33, ID: 14<br>
store i32 1, i32* %a, align 4, !dbg !49, !phasar.instruction.id !51, ID: 22<br>
call void @llvm.dbg.declare(metadata i32* %a3, metadata !54, metadata !21), !dbg !55, !phasar.instruction.id !56, ID: 24<br>
store i32 1, i32* %a3, align 4, !dbg !55, !phasar.instruction.id !57, ID: 25<br>
<br>
<br>
Instruction:<br>
store i32 0, i32* %a5, align 4, !dbg !61, !phasar.instruction.id !63, ID: 28<br>
Facts:<br>
store i32 1, i32* %rc, align 4, !dbg !43, !phasar.instruction.id !45, ID: 19<br>
store i32 1, i32* %rc, align 4, !dbg !34, !phasar.instruction.id !36, ID: 15<br>
store i32 %call, i32* %taint, align 4, !dbg !25, !phasar.instruction.id !29, ID: 12<br>
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !27, !phasar.instruction.id !28, ID: 11<br>
%0 = load i32, i32* %taint, align 4, !dbg !30, !phasar.instruction.id !31, ID: 13<br>
call void @llvm.dbg.declare(metadata i32* %a, metadata !48, metadata !21), !dbg !49, !phasar.instruction.id !50, ID: 21<br>
%1 = load i32, i32* %rc, align 4, !dbg !39, !phasar.instruction.id !40, ID: 17<br>
store i32 1, i32* %a, align 4, !dbg !49, !phasar.instruction.id !51, ID: 22<br>
call void @llvm.dbg.declare(metadata i32* %a3, metadata !54, metadata !21), !dbg !55, !phasar.instruction.id !56, ID: 24<br>
store i32 1, i32* %a3, align 4, !dbg !55, !phasar.instruction.id !57, ID: 25<br>
<br>
<br>
Instruction:<br>
%3 = load i32, i32* %rc, align 4, !dbg !75, !phasar.instruction.id !76, ID: 34<br>
Facts:<br>
store i32 1, i32* %rc, align 4, !dbg !43, !phasar.instruction.id !45, ID: 19<br>
store i32 1, i32* %rc, align 4, !dbg !34, !phasar.instruction.id !36, ID: 15<br>
store i32 %call, i32* %taint, align 4, !dbg !25, !phasar.instruction.id !29, ID: 12<br>
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !27, !phasar.instruction.id !28, ID: 11<br>
%0 = load i32, i32* %taint, align 4, !dbg !30, !phasar.instruction.id !31, ID: 13<br>
call void @llvm.dbg.declare(metadata i32* %a, metadata !48, metadata !21), !dbg !49, !phasar.instruction.id !50, ID: 21<br>
%1 = load i32, i32* %rc, align 4, !dbg !39, !phasar.instruction.id !40, ID: 17<br>
%2 = load i32, i32* %taint, align 4, !dbg !64, !phasar.instruction.id !65, ID: 29<br>
store i32 1, i32* %a, align 4, !dbg !49, !phasar.instruction.id !51, ID: 22<br>
call void @llvm.dbg.declare(metadata i32* %a3, metadata !54, metadata !21), !dbg !55, !phasar.instruction.id !56, ID: 24<br>
store i32 1, i32* %a3, align 4, !dbg !55, !phasar.instruction.id !57, ID: 25<br>
switch i32 %2, label %sw.epilog8 [<br>
    i32 0, label %sw.bb6<br>
  ], !dbg !66, !phasar.instruction.id !67, ID: 30<br>
call void @llvm.dbg.declare(metadata i32* %a7, metadata !68, metadata !21), !dbg !70, !phasar.instruction.id !71, ID: 31<br>
store i32 0, i32* %a7, align 4, !dbg !70, !phasar.instruction.id !72, ID: 32<br>
<br>
<br>
Instruction:<br>
br label %sw.epilog8, !dbg !73, !phasar.instruction.id !74, ID: 33<br>
Facts:<br>
store i32 1, i32* %rc, align 4, !dbg !43, !phasar.instruction.id !45, ID: 19<br>
store i32 1, i32* %rc, align 4, !dbg !34, !phasar.instruction.id !36, ID: 15<br>
store i32 %call, i32* %taint, align 4, !dbg !25, !phasar.instruction.id !29, ID: 12<br>
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !27, !phasar.instruction.id !28, ID: 11<br>
%0 = load i32, i32* %taint, align 4, !dbg !30, !phasar.instruction.id !31, ID: 13<br>
call void @llvm.dbg.declare(metadata i32* %a, metadata !48, metadata !21), !dbg !49, !phasar.instruction.id !50, ID: 21<br>
%1 = load i32, i32* %rc, align 4, !dbg !39, !phasar.instruction.id !40, ID: 17<br>
%2 = load i32, i32* %taint, align 4, !dbg !64, !phasar.instruction.id !65, ID: 29<br>
store i32 1, i32* %a, align 4, !dbg !49, !phasar.instruction.id !51, ID: 22<br>
call void @llvm.dbg.declare(metadata i32* %a3, metadata !54, metadata !21), !dbg !55, !phasar.instruction.id !56, ID: 24<br>
store i32 1, i32* %a3, align 4, !dbg !55, !phasar.instruction.id !57, ID: 25<br>
switch i32 %2, label %sw.epilog8 [<br>
    i32 0, label %sw.bb6<br>
  ], !dbg !66, !phasar.instruction.id !67, ID: 30<br>
call void @llvm.dbg.declare(metadata i32* %a7, metadata !68, metadata !21), !dbg !70, !phasar.instruction.id !71, ID: 31<br>
store i32 0, i32* %a7, align 4, !dbg !70, !phasar.instruction.id !72, ID: 32<br>
<br>
<br>
Instruction:<br>
switch i32 %2, label %sw.epilog8 [<br>
    i32 0, label %sw.bb6<br>
  ], !dbg !66, !phasar.instruction.id !67, ID: 30<br>
Facts:<br>
store i32 1, i32* %rc, align 4, !dbg !43, !phasar.instruction.id !45, ID: 19<br>
store i32 1, i32* %rc, align 4, !dbg !34, !phasar.instruction.id !36, ID: 15<br>
store i32 %call, i32* %taint, align 4, !dbg !25, !phasar.instruction.id !29, ID: 12<br>
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !27, !phasar.instruction.id !28, ID: 11<br>
%0 = load i32, i32* %taint, align 4, !dbg !30, !phasar.instruction.id !31, ID: 13<br>
call void @llvm.dbg.declare(metadata i32* %a, metadata !48, metadata !21), !dbg !49, !phasar.instruction.id !50, ID: 21<br>
%1 = load i32, i32* %rc, align 4, !dbg !39, !phasar.instruction.id !40, ID: 17<br>
%2 = load i32, i32* %taint, align 4, !dbg !64, !phasar.instruction.id !65, ID: 29<br>
store i32 1, i32* %a, align 4, !dbg !49, !phasar.instruction.id !51, ID: 22<br>
call void @llvm.dbg.declare(metadata i32* %a3, metadata !54, metadata !21), !dbg !55, !phasar.instruction.id !56, ID: 24<br>
store i32 1, i32* %a3, align 4, !dbg !55, !phasar.instruction.id !57, ID: 25<br>
<br>
<br>
Instruction:<br>
call void @llvm.dbg.declare(metadata i32* %a7, metadata !68, metadata !21), !dbg !70, !phasar.instruction.id !71, ID: 31<br>
Facts:<br>
store i32 1, i32* %rc, align 4, !dbg !43, !phasar.in75 2019-Jan-05 20:21:42.909163 - [INFO] Write results to file<br>
76 2019-Jan-05 20:21:42.909357 - [INFO] Shutdown llvm and the analysis framework.<br>
<br>
struction.id !45, ID: 19<br>
store i32 1, i32* %rc, align 4, !dbg !34, !phasar.instruction.id !36, ID: 15<br>
store i32 %call, i32* %taint, align 4, !dbg !25, !phasar.instruction.id !29, ID: 12<br>
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !27, !phasar.instruction.id !28, ID: 11<br>
%0 = load i32, i32* %taint, align 4, !dbg !30, !phasar.instruction.id !31, ID: 13<br>
call void @llvm.dbg.declare(metadata i32* %a, metadata !48, metadata !21), !dbg !49, !phasar.instruction.id !50, ID: 21<br>
%1 = load i32, i32* %rc, align 4, !dbg !39, !phasar.instruction.id !40, ID: 17<br>
%2 = load i32, i32* %taint, align 4, !dbg !64, !phasar.instruction.id !65, ID: 29<br>
store i32 1, i32* %a, align 4, !dbg !49, !phasar.instruction.id !51, ID: 22<br>
call void @llvm.dbg.declare(metadata i32* %a3, metadata !54, metadata !21), !dbg !55, !phasar.instruction.id !56, ID: 24<br>
store i32 1, i32* %a3, align 4, !dbg !55, !phasar.instruction.id !57, ID: 25<br>
switch i32 %2, label %sw.epilog8 [<br>
    i32 0, label %sw.bb6<br>
  ], !dbg !66, !phasar.instruction.id !67, ID: 30<br>
<br>
<br>
Instruction:<br>
store i32 0, i32* %a7, align 4, !dbg !70, !phasar.instruction.id !72, ID: 32<br>
Facts:<br>
store i32 1, i32* %rc, align 4, !dbg !43, !phasar.instruction.id !45, ID: 19<br>
store i32 1, i32* %rc, align 4, !dbg !34, !phasar.instruction.id !36, ID: 15<br>
store i32 %call, i32* %taint, align 4, !dbg !25, !phasar.instruction.id !29, ID: 12<br>
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !27, !phasar.instruction.id !28, ID: 11<br>
%0 = load i32, i32* %taint, align 4, !dbg !30, !phasar.instruction.id !31, ID: 13<br>
call void @llvm.dbg.declare(metadata i32* %a, metadata !48, metadata !21), !dbg !49, !phasar.instruction.id !50, ID: 21<br>
%1 = load i32, i32* %rc, align 4, !dbg !39, !phasar.instruction.id !40, ID: 17<br>
%2 = load i32, i32* %taint, align 4, !dbg !64, !phasar.instruction.id !65, ID: 29<br>
store i32 1, i32* %a, align 4, !dbg !49, !phasar.instruction.id !51, ID: 22<br>
call void @llvm.dbg.declare(metadata i32* %a3, metadata !54, metadata !21), !dbg !55, !phasar.instruction.id !56, ID: 24<br>
store i32 1, i32* %a3, align 4, !dbg !55, !phasar.instruction.id !57, ID: 25<br>
switch i32 %2, label %sw.epilog8 [<br>
    i32 0, label %sw.bb6<br>
  ], !dbg !66, !phasar.instruction.id !67, ID: 30<br>
call void @llvm.dbg.declare(metadata i32* %a7, metadata !68, metadata !21), !dbg !70, !phasar.instruction.id !71, ID: 31<br>
<br>
<br>
Instruction:<br>
ret i32 %3, !dbg !77, !phasar.instruction.id !78, ID: 35<br>
Facts:<br>
store i32 1, i32* %rc, align 4, !dbg !43, !phasar.instruction.id !45, ID: 19<br>
store i32 1, i32* %rc, align 4, !dbg !34, !phasar.instruction.id !36, ID: 15<br>
store i32 %call, i32* %taint, align 4, !dbg !25, !phasar.instruction.id !29, ID: 12<br>
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !27, !phasar.instruction.id !28, ID: 11<br>
%0 = load i32, i32* %taint, align 4, !dbg !30, !phasar.instruction.id !31, ID: 13<br>
call void @llvm.dbg.declare(metadata i32* %a, metadata !48, metadata !21), !dbg !49, !phasar.instruction.id !50, ID: 21<br>
%1 = load i32, i32* %rc, align 4, !dbg !39, !phasar.instruction.id !40, ID: 17<br>
%2 = load i32, i32* %taint, align 4, !dbg !64, !phasar.instruction.id !65, ID: 29<br>
store i32 1, i32* %a, align 4, !dbg !49, !phasar.instruction.id !51, ID: 22<br>
call void @llvm.dbg.declare(metadata i32* %a3, metadata !54, metadata !21), !dbg !55, !phasar.instruction.id !56, ID: 24<br>
store i32 1, i32* %a3, align 4, !dbg !55, !phasar.instruction.id !57, ID: 25<br>
%3 = load i32, i32* %rc, align 4, !dbg !75, !phasar.instruction.id !76, ID: 34<br>
call void @llvm.dbg.declare(metadata i32* %a7, metadata !68, metadata !21), !dbg !70, !phasar.instruction.id !71, ID: 31<br>
store i32 0, i32* %a7, align 4, !dbg !70, !phasar.instruction.id !72, ID: 32<br>
<br>
<br>
</div>
</body>
</html>
