
led.elf:     file format elf32-littleriscv


Disassembly of section .vectors:

00000000 <_stack_start-0x10000>:
  // external interrupts are handled by the same callback
  // until compiler supports IRQ routines
  .org 0x00
  .rept 31
  nop
  .endr
   0:	00000013          	nop
   4:	00000013          	nop
   8:	00000013          	nop
   c:	00000013          	nop
  10:	00000013          	nop
  14:	00000013          	nop
  18:	00000013          	nop
  1c:	00000013          	nop
  20:	00000013          	nop
  24:	00000013          	nop
  28:	00000013          	nop
  2c:	00000013          	nop
  30:	00000013          	nop
  34:	00000013          	nop
  38:	00000013          	nop
  3c:	00000013          	nop
  40:	00000013          	nop
  44:	00000013          	nop
  48:	00000013          	nop
  4c:	00000013          	nop
  50:	00000013          	nop
  54:	00000013          	nop
  58:	00000013          	nop
  5c:	00000013          	nop
  60:	00000013          	nop
  64:	00000013          	nop
  68:	00000013          	nop
  6c:	00000013          	nop
  70:	00000013          	nop
  74:	00000013          	nop
  78:	00000013          	nop
  jal x0, default_exc_handler
  7c:	0100006f          	j	8c <_stext>

  // reset vector
  .org 0x80
  jal x0, reset_handler
  80:	0100006f          	j	90 <reset_handler>

  // illegal instruction exception
  .org 0x84
  jal x0, default_exc_handler
  84:	0080006f          	j	8c <_stext>

  // ecall handler
  .org 0x88
  jal x0, default_exc_handler
  88:	0040006f          	j	8c <_stext>

Disassembly of section .text:

0000008c <_stext>:
  jal x0, default_exc_handler
  8c:	0000006f          	j	8c <_stext>

00000090 <reset_handler>:
  mv  x1, x0
  90:	00000093          	li	ra,0
  mv  x2, x1
  94:	8106                	mv	sp,ra
  mv  x3, x1
  96:	8186                	mv	gp,ra
  mv  x4, x1
  98:	8206                	mv	tp,ra
  mv  x5, x1
  9a:	8286                	mv	t0,ra
  mv  x6, x1
  9c:	8306                	mv	t1,ra
  mv  x7, x1
  9e:	8386                	mv	t2,ra
  mv  x8, x1
  a0:	8406                	mv	s0,ra
  mv  x9, x1
  a2:	8486                	mv	s1,ra
  mv x10, x1
  a4:	8506                	mv	a0,ra
  mv x11, x1
  a6:	8586                	mv	a1,ra
  mv x12, x1
  a8:	8606                	mv	a2,ra
  mv x13, x1
  aa:	8686                	mv	a3,ra
  mv x14, x1
  ac:	8706                	mv	a4,ra
  mv x15, x1
  ae:	8786                	mv	a5,ra
  mv x16, x1
  b0:	8806                	mv	a6,ra
  mv x17, x1
  b2:	8886                	mv	a7,ra
  mv x18, x1
  b4:	8906                	mv	s2,ra
  mv x19, x1
  b6:	8986                	mv	s3,ra
  mv x20, x1
  b8:	8a06                	mv	s4,ra
  mv x21, x1
  ba:	8a86                	mv	s5,ra
  mv x22, x1
  bc:	8b06                	mv	s6,ra
  mv x23, x1
  be:	8b86                	mv	s7,ra
  mv x24, x1
  c0:	8c06                	mv	s8,ra
  mv x25, x1
  c2:	8c86                	mv	s9,ra
  mv x26, x1
  c4:	8d06                	mv	s10,ra
  mv x27, x1
  c6:	8d86                	mv	s11,ra
  mv x28, x1
  c8:	8e06                	mv	t3,ra
  mv x29, x1
  ca:	8e86                	mv	t4,ra
  mv x30, x1
  cc:	8f06                	mv	t5,ra
  mv x31, x1
  ce:	8f86                	mv	t6,ra
  la   x2, _stack_start
  d0:	00010117          	auipc	sp,0x10
  d4:	f3010113          	addi	sp,sp,-208 # 10000 <_stack_start>

000000d8 <_start>:
  la x26, _bss_start
  d8:	13000d13          	li	s10,304
  la x27, _bss_end
  dc:	13000d93          	li	s11,304
  bge x26, x27, zero_loop_end
  e0:	01bd5763          	bge	s10,s11,ee <main_entry>

000000e4 <zero_loop>:
  sw x0, 0(x26)
  e4:	000d2023          	sw	zero,0(s10)
  addi x26, x26, 4
  e8:	0d11                	addi	s10,s10,4
  ble x26, x27, zero_loop
  ea:	ffaddde3          	bge	s11,s10,e4 <zero_loop>

000000ee <main_entry>:
  addi x10, x0, 0
  ee:	00000513          	li	a0,0
  addi x11, x0, 0
  f2:	00000593          	li	a1,0
  jal x1, main
  f6:	004000ef          	jal	ra,fa <main>

000000fa <main>:
  return usleep_ibex(usec);
}

int main(int argc, char **argv) {
  volatile uint32_t *var = (volatile uint32_t *) 0x10000000;
  *var = 0;
  fa:	100007b7          	lui	a5,0x10000
  fe:	0007a023          	sw	zero,0(a5) # 10000000 <_stack_start+0xfff0000>
  asm volatile(
 102:	03e00693          	li	a3,62

  while (1) {
    usleep(10 * 1);
    *var = *var + 1;
 106:	10000737          	lui	a4,0x10000
  asm volatile(
 10a:	87b6                	mv	a5,a3
 10c:	0001                	nop
 10e:	0001                	nop
 110:	0001                	nop
 112:	0001                	nop
 114:	17fd                	addi	a5,a5,-1
 116:	fbfd                	bnez	a5,10c <main+0x12>
    *var = *var + 1;
 118:	431c                	lw	a5,0(a4)
 11a:	0785                	addi	a5,a5,1
 11c:	c31c                	sw	a5,0(a4)
  while (1) {
 11e:	b7f5                	j	10a <main+0x10>

00000120 <__CTOR_LIST__>:
	...

00000128 <__CTOR_END__>:
	...

Disassembly of section .stack:

0000c000 <_stack-0x2000>:
	...

Disassembly of section .debug_info:

00000000 <.debug_info>:
  .endr
   0:	000001b7          	lui	gp,0x0
   4:	0004                	0x4
   6:	0000                	unimp
   8:	0000                	unimp
   a:	0104                	addi	s1,sp,128
   c:	0012                	c.slli	zero,0x4
   e:	0000                	unimp
  10:	810c                	0x810c
  12:	0000                	unimp
  14:	ec00                	fsw	fs0,24(s0)
  16:	0000                	unimp
  18:	1800                	addi	s0,sp,48
	...
  22:	0000                	unimp
  24:	0200                	addi	s0,sp,256
  26:	0601                	addi	a2,a2,0
  28:	0062                	c.slli	zero,0x18
  2a:	0000                	unimp
  2c:	0102                	c.slli64	sp
  2e:	6008                	flw	fa0,0(s0)
  30:	0000                	unimp
  32:	0200                	addi	s0,sp,256
  34:	0502                	c.slli64	a0
  36:	00dd                	addi	ra,ra,23
  38:	0000                	unimp
  3a:	0202                	c.slli64	tp
  3c:	00006e07          	0x6e07
  40:	0200                	addi	s0,sp,256
  42:	0504                	addi	s1,sp,640
  44:	00d4                	addi	a3,sp,68
  46:	0000                	unimp
  48:	00008703          	lb	a4,0(ra)
  4c:	0200                	addi	s0,sp,256
  4e:	0054194f          	fnmadd.s	fs2,fs0,ft5,ft0,rtz
  52:	0000                	unimp
  54:	0402                	c.slli64	s0
  56:	0000a807          	flw	fa6,0(ra)
  5a:	0200                	addi	s0,sp,256
  5c:	0508                	addi	a0,sp,640
  5e:	000000cf          	fnmadd.s	ft1,ft0,ft0,ft0,rne
  62:	0802                	c.slli64	a6
  64:	0000a307          	flw	ft6,0(ra)
  68:	0400                	addi	s0,sp,512
  6a:	0504                	addi	s1,sp,640
  6c:	6e69                	lui	t3,0x1a
  6e:	0074                	addi	a3,sp,12
  70:	0402                	c.slli64	s0
  72:	0000ad07          	flw	fs10,0(ra)
  76:	0300                	addi	s0,sp,384
  78:	0089                	addi	ra,ra,2
  7a:	0000                	unimp
  jal x0, default_exc_handler
  7c:	48143003          	0x48143003
  jal x0, reset_handler
  80:	0000                	unimp
  82:	0500                	addi	s0,sp,640
  jal x0, default_exc_handler
  84:	00000077          	0x77
  jal x0, default_exc_handler
  88:	9206                	add	tp,tp,ra
  8a:	0000                	unimp
  jal x0, default_exc_handler
  8c:	0100                	addi	s0,sp,128
  8e:	0525                	addi	a0,a0,9
  mv  x1, x0
  90:	0069                	c.nop	26
  92:	0000                	unimp
  mv  x2, x1
  94:	00fa                	slli	ra,ra,0x1e
  mv  x3, x1
  96:	0000                	unimp
  mv  x4, x1
  98:	0026                	c.slli	zero,0x9
  mv  x5, x1
  9a:	0000                	unimp
  mv  x6, x1
  9c:	9c01                	0x9c01
  mv  x7, x1
  9e:	00000137          	lui	sp,0x0
  mv  x9, x1
  a2:	0000ba07          	fld	fs4,0(ra)
  mv x11, x1
  a6:	0100                	addi	s0,sp,128
  mv x12, x1
  a8:	0e25                	addi	t3,t3,9
  mv x13, x1
  aa:	0069                	c.nop	26
  mv x14, x1
  ac:	0000                	unimp
  mv x15, x1
  ae:	5a01                	li	s4,-32
  mv x16, x1
  b0:	0000e707          	0xe707
  mv x18, x1
  b4:	0100                	addi	s0,sp,128
  mv x19, x1
  b6:	1b25                	addi	s6,s6,-23
  mv x20, x1
  b8:	00000137          	lui	sp,0x0
  mv x22, x1
  bc:	5b01                	li	s6,-32
  mv x23, x1
  be:	7608                	flw	fa0,40(a2)
  mv x24, x1
  c0:	7261                	lui	tp,0xffff8
  mv x25, x1
  c2:	0100                	addi	s0,sp,128
  mv x26, x1
  c4:	1626                	slli	a2,a2,0x29
  mv x27, x1
  c6:	014a                	slli	sp,sp,0x12
  mv x28, x1
  c8:	0000                	unimp
  mv x29, x1
  ca:	0000                	unimp
  mv x30, x1
  cc:	1000                	addi	s0,sp,32
  mv x31, x1
  ce:	5009                	c.li	zero,-30
  la   x2, _stack_start
  d0:	0001                	nop
  d2:	0200                	addi	s0,sp,256
  d4:	0001                	nop
  d6:	0000                	unimp
  la x26, _bss_start
  d8:	0000                	unimp
  da:	0100                	addi	s0,sp,128
  la x27, _bss_end
  dc:	052a                	slli	a0,a0,0xa
  de:	610a                	flw	ft2,128(sp)
  bge x26, x27, zero_loop_end
  e0:	0001                	nop
  e2:	0000                	unimp
  sw x0, 0(x26)
  e4:	0000                	unimp
  e6:	0900                	addi	s0,sp,144
  addi x26, x26, 4
  e8:	016e                	slli	sp,sp,0x1b
  ble x26, x27, zero_loop
  ea:	0000                	unimp
  ec:	0102                	c.slli64	sp
  addi x10, x0, 0
  ee:	0000                	unimp
  f0:	0000                	unimp
  addi x11, x0, 0
  f2:	0000                	unimp
  f4:	2201                	jal	1f4 <__DTOR_END__+0xc4>
  jal x1, main
  f6:	0a0a                	slli	s4,s4,0x2
  f8:	017f                	0x17f
  *var = 0;
  fa:	0000                	unimp
  fc:	0000                	unimp
  fe:	0000                	unimp
 100:	0000000b          	0xb
  asm volatile(
 104:	0c00                	addi	s0,sp,528
    *var = *var + 1;
 106:	0000018b          	0x18b
  asm volatile(
 10a:	0014                	0x14
 10c:	0000                	unimp
 10e:	9809                	andi	s0,s0,-30
 110:	0001                	nop
 112:	0200                	addi	s0,sp,256
 114:	0001                	nop
 116:	0000                	unimp
    *var = *var + 1;
 118:	0000                	unimp
 11a:	0100                	addi	s0,sp,128
 11c:	031d                	addi	t1,t1,7
  while (1) {
 11e:	a10a                	fsd	ft2,128(sp)
 120:	0001                	nop
 122:	1400                	addi	s0,sp,544
 124:	0000                	unimp
 126:	0b00                	addi	s0,sp,400
 128:	0000                	unimp
 12a:	0000                	unimp
 12c:	ad0d                	j	75e <__DTOR_END__+0x62e>
 12e:	0001                	nop
 130:	0000                	unimp
 132:	0000                	unimp
 134:	0000                	unimp
 136:	0e00                	addi	s0,sp,784
 138:	3d04                	fld	fs1,56(a0)
 13a:	0001                	nop
 13c:	0e00                	addi	s0,sp,784
 13e:	4304                	lw	s1,0(a4)
 140:	0001                	nop
 142:	0200                	addi	s0,sp,256
 144:	0801                	addi	a6,a6,0
 146:	0069                	c.nop	26
 148:	0000                	unimp
 14a:	040e                	slli	s0,s0,0x3
 14c:	00000083          	lb	ra,0(zero) # 0 <__DYNAMIC>
 150:	0000050f          	0x50f
 154:	0100                	addi	s0,sp,128
 156:	0c21                	addi	s8,s8,8
 158:	0069                	c.nop	26
 15a:	0000                	unimp
 15c:	6e01                	0x6e01
 15e:	0001                	nop
 160:	1000                	addi	s0,sp,32
 162:	0000                	unimp
 164:	0000                	unimp
 166:	2101                	jal	566 <__DTOR_END__+0x436>
 168:	5421                	li	s0,-24
 16a:	0000                	unimp
 16c:	0000                	unimp
 16e:	0001110f          	0x1110f
 172:	0100                	addi	s0,sp,128
 174:	0c19                	addi	s8,s8,6
 176:	0069                	c.nop	26
 178:	0000                	unimp
 17a:	9801                	andi	s0,s0,-32
 17c:	0001                	nop
 17e:	1000                	addi	s0,sp,32
 180:	0000                	unimp
 182:	0000                	unimp
 184:	1901                	addi	s2,s2,-32
 186:	5426                	lw	s0,104(sp)
 188:	0000                	unimp
 18a:	1100                	addi	s0,sp,160
 18c:	00000097          	auipc	ra,0x0
 190:	1a01                	addi	s4,s4,-32
 192:	5411                	li	s0,-28
 194:	0000                	unimp
 196:	0000                	unimp
 198:	bf12                	fsd	ft4,440(sp)
 19a:	0000                	unimp
 19c:	0100                	addi	s0,sp,128
 19e:	10010d0b          	0x10010d0b
 1a2:	000c                	0xc
 1a4:	0000                	unimp
 1a6:	0b01                	addi	s6,s6,0
 1a8:	0000542b          	0x542b
 1ac:	1300                	addi	s0,sp,416
 1ae:	0074756f          	jal	a0,479b4 <_stack_start+0x379b4>
 1b2:	0c01                	addi	s8,s8,0
 1b4:	00006907          	0x6907
 1b8:	0000                	unimp
 1ba:	1e00                	addi	s0,sp,816
 1bc:	0000                	unimp
 1be:	0200                	addi	s0,sp,256
 1c0:	0d00                	addi	s0,sp,656
 1c2:	0001                	nop
 1c4:	0400                	addi	s0,sp,512
 1c6:	9101                	srli	a0,a0,0x20
 1c8:	0001                	nop
 1ca:	2800                	fld	fs0,16(s0)
 1cc:	0000                	unimp
 1ce:	1d00                	addi	s0,sp,688
 1d0:	0001                	nop
 1d2:	ec00                	fsw	fs0,24(s0)
 1d4:	0000                	unimp
 1d6:	2400                	fld	fs0,8(s0)
 1d8:	0001                	nop
 1da:	0100                	addi	s0,sp,128
 1dc:	80              	Address 0x00000000000001dc is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
  .endr
   0:	1101                	addi	sp,sp,-32
   2:	2501                	jal	602 <__DTOR_END__+0x4d2>
   4:	130e                	slli	t1,t1,0x23
   6:	1b0e030b          	0x1b0e030b
   a:	550e                	lw	a0,224(sp)
   c:	10011117          	auipc	sp,0x10011
  10:	02000017          	auipc	zero,0x2000
  14:	0024                	addi	s1,sp,8
  16:	0b3e0b0b          	0xb3e0b0b
  1a:	00000e03          	lb	t3,0(zero) # 0 <__DYNAMIC>
  1e:	03001603          	lh	a2,48(zero) # 30 <__DYNAMIC+0x30>
  22:	3a0e                	fld	fs4,224(sp)
  24:	390b3b0b          	0x390b3b0b
  28:	0013490b          	0x13490b
  2c:	0400                	addi	s0,sp,512
  2e:	0024                	addi	s1,sp,8
  30:	0b3e0b0b          	0xb3e0b0b
  34:	00000803          	lb	a6,0(zero) # 0 <__DYNAMIC>
  38:	3505                	jal	fffffe58 <_stack_start+0xfffefe58>
  3a:	4900                	lw	s0,16(a0)
  3c:	06000013          	li	zero,96
  40:	012e                	slli	sp,sp,0xb
  42:	0e03193f 0b3b0b3a 	0xb3b0b3a0e03193f
  4a:	0b39                	addi	s6,s6,14
  4c:	13491927          	0x13491927
  50:	0111                	addi	sp,sp,4
  52:	0612                	slli	a2,a2,0x4
  54:	1840                	addi	s0,sp,52
  56:	01194297          	auipc	t0,0x1194
  5a:	07000013          	li	zero,112
  5e:	0005                	c.nop	1
  60:	0b3a0e03          	lb	t3,179(s4)
  64:	0b390b3b          	0xb390b3b
  68:	1349                	addi	t1,t1,-14
  6a:	1802                	slli	a6,a6,0x20
  6c:	0000                	unimp
  6e:	3408                	fld	fa0,40(s0)
  70:	0300                	addi	s0,sp,384
  72:	3a08                	fld	fa0,48(a2)
  74:	390b3b0b          	0x390b3b0b
  78:	1c13490b          	0x1c13490b
  jal x0, default_exc_handler
  7c:	0006                	c.slli	zero,0x1
  7e:	0900                	addi	s0,sp,144
  jal x0, reset_handler
  80:	011d                	addi	sp,sp,7
  82:	1331                	addi	t1,t1,-20
  jal x0, default_exc_handler
  84:	0152                	slli	sp,sp,0x14
  86:	1755                	addi	a4,a4,-11
  jal x0, default_exc_handler
  88:	0b58                	addi	a4,sp,404
  8a:	0b59                	addi	s6,s6,22
  jal x0, default_exc_handler
  8c:	00000b57          	0xb57
  mv  x1, x0
  90:	050a                	slli	a0,a0,0x2
  92:	3100                	fld	fs0,32(a0)
  mv  x2, x1
  94:	00170213          	addi	tp,a4,1 # 10000001 <_stack_start+0xfff0001>
  mv  x4, x1
  98:	0b00                	addi	s0,sp,400
  mv  x5, x1
  9a:	1755010b          	0x1755010b
  mv  x7, x1
  9e:	0000                	unimp
  mv  x8, x1
  a0:	340c                	fld	fa1,40(s0)
  mv  x9, x1
  a2:	3100                	fld	fs0,32(a0)
  mv x10, x1
  a4:	00170213          	addi	tp,a4,1
  mv x12, x1
  a8:	0d00                	addi	s0,sp,656
  mv x13, x1
  aa:	0034                	addi	a3,sp,8
  mv x14, x1
  ac:	1331                	addi	t1,t1,-20
  mv x15, x1
  ae:	0000                	unimp
  mv x16, x1
  b0:	0f0e                	slli	t5,t5,0x3
  mv x17, x1
  b2:	0b00                	addi	s0,sp,400
  mv x18, x1
  b4:	0013490b          	0x13490b
  mv x20, x1
  b8:	0f00                	addi	s0,sp,912
  mv x21, x1
  ba:	012e                	slli	sp,sp,0xb
  mv x22, x1
  bc:	0b3a0e03          	lb	t3,179(s4)
  mv x24, x1
  c0:	0b390b3b          	0xb390b3b
  mv x26, x1
  c4:	13491927          	0x13491927
  mv x28, x1
  c8:	0b20                	addi	s0,sp,408
  mv x29, x1
  ca:	1301                	addi	t1,t1,-32
  mv x30, x1
  cc:	0000                	unimp
  mv x31, x1
  ce:	0510                	addi	a2,sp,640
  la   x2, _stack_start
  d0:	0300                	addi	s0,sp,384
  d2:	3a0e                	fld	fs4,224(sp)
  d4:	390b3b0b          	0x390b3b0b
  la x26, _bss_start
  d8:	0013490b          	0x13490b
  la x27, _bss_end
  dc:	1100                	addi	s0,sp,160
  de:	0034                	addi	a3,sp,8
  bge x26, x27, zero_loop_end
  e0:	0b3a0e03          	lb	t3,179(s4)
  sw x0, 0(x26)
  e4:	0b390b3b          	0xb390b3b
  addi x26, x26, 4
  e8:	1349                	addi	t1,t1,-14
  ble x26, x27, zero_loop
  ea:	0000                	unimp
  ec:	2e12                	fld	ft8,256(sp)
  addi x10, x0, 0
  ee:	0301                	addi	t1,t1,0
  f0:	3a0e                	fld	fs4,224(sp)
  addi x11, x0, 0
  f2:	390b3b0b          	0x390b3b0b
  jal x1, main
  f6:	2019270b          	0x2019270b
  *var = 0;
  fa:	1300000b          	0x1300000b
  fe:	0034                	addi	a3,sp,8
 100:	0b3a0803          	lb	a6,179(s4)
  asm volatile(
 104:	0b390b3b          	0xb390b3b
    *var = *var + 1;
 108:	1349                	addi	t1,t1,-14
  asm volatile(
 10a:	0000                	unimp
 10c:	0100                	addi	s0,sp,128
 10e:	0011                	c.nop	4
 110:	0610                	addi	a2,sp,768
 112:	0655                	addi	a2,a2,21
 114:	0e1b0e03          	lb	t3,225(s6)
    *var = *var + 1;
 118:	0e25                	addi	t3,t3,9
 11a:	00000513          	li	a0,0
	...

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
  .endr
   0:	010a                	slli	sp,sp,0x2
   2:	0000                	unimp
   4:	0118                	addi	a4,sp,128
   6:	0000                	unimp
   8:	0002                	c.slli64	zero
   a:	9f3a                	add	t5,t5,a4
	...
  14:	010a                	slli	sp,sp,0x2
  16:	0000                	unimp
  18:	0118                	addi	a4,sp,128
  1a:	0000                	unimp
  1c:	3e080003          	lb	zero,992(a6)
  20:	009f 0000 0000      	0x9f
  26:	0000                	unimp
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	001c                	0x1c
   2:	0000                	unimp
   4:	0002                	c.slli64	zero
   6:	0000                	unimp
   8:	0000                	unimp
   a:	0004                	0x4
   c:	0000                	unimp
   e:	0000                	unimp
  10:	00fa                	slli	ra,ra,0x1e
  12:	0000                	unimp
  14:	0026                	c.slli	zero,0x9
	...
  1e:	0000                	unimp
  20:	0024                	addi	s1,sp,8
  22:	0000                	unimp
  24:	0002                	c.slli64	zero
  26:	000001bb          	0x1bb
  2a:	0004                	0x4
  2c:	0000                	unimp
  2e:	0000                	unimp
  30:	008c                	addi	a1,sp,64
  32:	0000                	unimp
  34:	006e                	c.slli	zero,0x1b
  36:	0000                	unimp
  38:	0000                	unimp
  3a:	0000                	unimp
  3c:	008c                	addi	a1,sp,64
	...

Disassembly of section .debug_ranges:

00000000 <.debug_ranges>:
   0:	0102                	c.slli64	sp
   2:	0000                	unimp
   4:	0106                	slli	sp,sp,0x1
   6:	0000                	unimp
   8:	010a                	slli	sp,sp,0x2
   a:	0000                	unimp
   c:	0118                	addi	a4,sp,128
	...
  16:	0000                	unimp
  18:	00fa                	slli	ra,ra,0x1e
  1a:	0000                	unimp
  1c:	0120                	addi	s0,sp,136
	...
  26:	0000                	unimp
  28:	ffff                	0xffff
  2a:	ffff                	0xffff
  2c:	0000                	unimp
  2e:	0000                	unimp
  30:	008c                	addi	a1,sp,64
  32:	0000                	unimp
  34:	00fa                	slli	ra,ra,0x1e
  36:	0000                	unimp
  38:	0000                	unimp
  3a:	0000                	unimp
  3c:	008c                	addi	a1,sp,64
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	018d                	addi	gp,gp,3
   2:	0000                	unimp
   4:	00af0003          	lb	zero,10(t5)
   8:	0000                	unimp
   a:	0101                	addi	sp,sp,0
   c:	000d0efb          	0xd0efb
  10:	0101                	addi	sp,sp,0
  12:	0101                	addi	sp,sp,0
  14:	0000                	unimp
  16:	0100                	addi	s0,sp,128
  18:	0000                	unimp
  1a:	2f01                	jal	72a <__DTOR_END__+0x5fa>
  1c:	6f68                	flw	fa0,92(a4)
  1e:	656d                	lui	a0,0x1b
  20:	7769732f          	0x7769732f
  24:	2f79                	jal	7c2 <__DTOR_END__+0x692>
  26:	6f74                	flw	fa3,92(a4)
  28:	2f736c6f          	jal	s8,36b1e <_stack_start+0x26b1e>
  2c:	6972                	flw	fs2,28(sp)
  2e:	2f766373          	csrrsi	t1,0x2f7,12
  32:	6972                	flw	fs2,28(sp)
  34:	33766373          	csrrsi	t1,mhpmevent23,12
  38:	2d32                	fld	fs10,264(sp)
  3a:	6e75                	lui	t3,0x1d
  3c:	776f6e6b          	0x776f6e6b
  40:	2d6e                	fld	fs10,216(sp)
  42:	6c65                	lui	s8,0x19
  44:	2f66                	fld	ft10,88(sp)
  46:	6e69                	lui	t3,0x1a
  48:	64756c63          	bltu	a0,t2,6a0 <__DTOR_END__+0x570>
  4c:	2f65                	jal	804 <__DTOR_END__+0x6d4>
  4e:	616d                	addi	sp,sp,240
  50:	6e696863          	bltu	s2,t1,740 <__DTOR_END__+0x610>
  54:	0065                	c.nop	25
  56:	6d6f682f          	0x6d6f682f
  5a:	2f65                	jal	812 <__DTOR_END__+0x6e2>
  5c:	79776973          	csrrsi	s2,0x797,14
  60:	6f6f742f          	0x6f6f742f
  64:	736c                	flw	fa1,100(a4)
  66:	7369722f          	0x7369722f
  6a:	722f7663          	bgeu	t5,sp,796 <__DTOR_END__+0x666>
  6e:	7369                	lui	t1,0xffffa
  70:	32337663          	bgeu	t1,gp,39c <__DTOR_END__+0x26c>
  74:	752d                	lui	a0,0xfffeb
  76:	6b6e                	flw	fs6,216(sp)
  78:	6f6e                	flw	ft10,216(sp)
  7a:	652d6e77          	0x652d6e77
  jal x0, default_exc_handler
  7e:	666c                	flw	fa1,76(a2)
  jal x0, reset_handler
  80:	636e692f          	0x636e692f
  jal x0, default_exc_handler
  84:	756c                	flw	fa1,108(a0)
  86:	6564                	flw	fs1,76(a0)
  jal x0, default_exc_handler
  88:	7379732f          	0x7379732f
  jal x0, default_exc_handler
  8c:	0000                	unimp
  8e:	656c                	flw	fa1,76(a0)
  mv  x1, x0
  90:	2e64                	fld	fs1,216(a2)
  92:	00000063          	beqz	zero,92 <reset_handler+0x2>
  mv  x3, x1
  96:	5f00                	lw	s0,56(a4)
  mv  x4, x1
  98:	6564                	flw	fs1,76(a0)
  mv  x5, x1
  9a:	6166                	flw	ft2,88(sp)
  mv  x6, x1
  9c:	6c75                	lui	s8,0x1d
  mv  x7, x1
  9e:	5f74                	lw	a3,124(a4)
  mv  x8, x1
  a0:	7974                	flw	fa3,116(a0)
  mv  x9, x1
  a2:	6570                	flw	fa2,76(a0)
  mv x10, x1
  a4:	00682e73          	csrrs	t3,0x6,a6
  mv x12, x1
  a8:	0001                	nop
  mv x13, x1
  aa:	5f00                	lw	s0,56(a4)
  mv x14, x1
  ac:	69647473          	csrrci	s0,0x696,8
  mv x16, x1
  b0:	746e                	flw	fs0,248(sp)
  mv x17, x1
  b2:	682e                	flw	fa6,200(sp)
  mv x18, x1
  b4:	0200                	addi	s0,sp,256
  mv x19, x1
  b6:	0000                	unimp
  mv x20, x1
  b8:	0500                	addi	s0,sp,640
  mv x21, x1
  ba:	0021                	c.nop	8
  mv x22, x1
  bc:	0205                	addi	tp,tp,1
  mv x23, x1
  be:	00fa                	slli	ra,ra,0x1e
  mv x24, x1
  c0:	0000                	unimp
  mv x25, x1
  c2:	05012403          	lw	s0,80(sp) # 1001105c <_stack_start+0x1000105c>
  mv x27, x1
  c6:	09010303          	lb	t1,144(sp)
  mv x29, x1
  ca:	0000                	unimp
  mv x30, x1
  cc:	0301                	addi	t1,t1,0
  mv x31, x1
  ce:	0901                	addi	s2,s2,0
  la   x2, _stack_start
  d0:	0000                	unimp
  d2:	0501                	addi	a0,a0,0
  d4:	0608                	addi	a0,sp,768
  d6:	00090003          	lb	zero,0(s2)
  la x26, _bss_start
  da:	0100                	addi	s0,sp,128
  la x27, _bss_end
  dc:	0305                	addi	t1,t1,1
  de:	08096603          	0x8096603
  bge x26, x27, zero_loop_end
  e2:	0100                	addi	s0,sp,128
  sw x0, 0(x26)
  e4:	0c05                	addi	s8,s8,1
  e6:	04091e03          	lh	t3,64(s2)
  ble x26, x27, zero_loop
  ea:	0100                	addi	s0,sp,128
  ec:	0305                	addi	t1,t1,1
  addi x10, x0, 0
  ee:	0200                	addi	s0,sp,256
  f0:	0104                	addi	s1,sp,128
  addi x11, x0, 0
  f2:	0306                	slli	t1,t1,0x1
  f4:	097e                	slli	s2,s2,0x1f
  jal x1, main
  f6:	0004                	0x4
  f8:	0501                	addi	a0,a0,0
  *var = 0;
  fa:	0005                	c.nop	1
  fc:	0402                	c.slli64	s0
  fe:	0301                	addi	t1,t1,0
 100:	0901                	addi	s2,s2,0
  asm volatile(
 102:	0000                	unimp
 104:	0501                	addi	a0,a0,0
    *var = *var + 1;
 106:	04020003          	lb	zero,64(tp) # ffff8040 <_stack_start+0xfffe8040>
  asm volatile(
 10a:	0301                	addi	t1,t1,0
 10c:	0978                	addi	a4,sp,156
 10e:	0000                	unimp
 110:	0001                	nop
 112:	0402                	c.slli64	s0
 114:	0301                	addi	t1,t1,0
 116:	0978                	addi	a4,sp,156
    *var = *var + 1;
 118:	0000                	unimp
 11a:	0001                	nop
 11c:	0402                	c.slli64	s0
  while (1) {
 11e:	0301                	addi	t1,t1,0
 120:	0901                	addi	s2,s2,0
 122:	0000                	unimp
 124:	0001                	nop
 126:	0402                	c.slli64	s0
 128:	0301                	addi	t1,t1,0
 12a:	0902                	c.slli64	s2
 12c:	0000                	unimp
 12e:	0001                	nop
 130:	0402                	c.slli64	s0
 132:	0301                	addi	t1,t1,0
 134:	0000096f          	jal	s2,134 <__DTOR_END__+0x4>
 138:	0001                	nop
 13a:	0402                	c.slli64	s0
 13c:	0301                	addi	t1,t1,0
 13e:	0901                	addi	s2,s2,0
 140:	0000                	unimp
 142:	0001                	nop
 144:	0402                	c.slli64	s0
 146:	0301                	addi	t1,t1,0
 148:	0911                	addi	s2,s2,4
 14a:	000e                	c.slli	zero,0x3
 14c:	0501                	addi	a0,a0,0
 14e:	0005                	c.nop	1
 150:	0402                	c.slli64	s0
 152:	0301                	addi	t1,t1,0
 154:	090d                	addi	s2,s2,3
 156:	0000                	unimp
 158:	0501                	addi	a0,a0,0
 15a:	000c                	0xc
 15c:	0402                	c.slli64	s0
 15e:	0601                	addi	a2,a2,0
 160:	00090003          	lb	zero,0(s2)
 164:	0100                	addi	s0,sp,128
 166:	1105                	addi	sp,sp,-31
 168:	0200                	addi	s0,sp,256
 16a:	0104                	addi	s1,sp,128
 16c:	02090003          	lb	zero,32(s2)
 170:	0100                	addi	s0,sp,128
 172:	0a05                	addi	s4,s4,1
 174:	0200                	addi	s0,sp,256
 176:	0104                	addi	s1,sp,128
 178:	02090003          	lb	zero,32(s2)
 17c:	0100                	addi	s0,sp,128
 17e:	0905                	addi	s2,s2,1
 180:	0200                	addi	s0,sp,256
 182:	0104                	addi	s1,sp,128
 184:	0306                	slli	t1,t1,0x1
 186:	097e                	slli	s2,s2,0x1f
 188:	0002                	c.slli64	zero
 18a:	0901                	addi	s2,s2,0
 18c:	0002                	c.slli64	zero
 18e:	0100                	addi	s0,sp,128
 190:	5001                	c.li	zero,-32
 192:	0001                	nop
 194:	0300                	addi	s0,sp,384
 196:	1d00                	addi	s0,sp,688
 198:	0000                	unimp
 19a:	0100                	addi	s0,sp,128
 19c:	fb01                	bnez	a4,ac <reset_handler+0x1c>
 19e:	0d0e                	slli	s10,s10,0x3
 1a0:	0100                	addi	s0,sp,128
 1a2:	0101                	addi	sp,sp,0
 1a4:	0001                	nop
 1a6:	0000                	unimp
 1a8:	0001                	nop
 1aa:	0100                	addi	s0,sp,128
 1ac:	6300                	flw	fs0,0(a4)
 1ae:	7472                	flw	fs0,60(sp)
 1b0:	2e30                	fld	fa2,88(a2)
 1b2:	00000053          	fadd.s	ft0,ft0,ft0,rne
 1b6:	0000                	unimp
 1b8:	0500                	addi	s0,sp,640
 1ba:	8c02                	jr	s8
 1bc:	0000                	unimp
 1be:	1500                	addi	s0,sp,672
 1c0:	04090403          	lb	s0,64(s2)
 1c4:	0100                	addi	s0,sp,128
 1c6:	04090103          	lb	sp,64(s2)
 1ca:	0100                	addi	s0,sp,128
 1cc:	02090103          	lb	sp,32(s2)
 1d0:	0100                	addi	s0,sp,128
 1d2:	02090103          	lb	sp,32(s2)
 1d6:	0100                	addi	s0,sp,128
 1d8:	02090103          	lb	sp,32(s2)
 1dc:	0100                	addi	s0,sp,128
 1de:	02090103          	lb	sp,32(s2)
 1e2:	0100                	addi	s0,sp,128
 1e4:	02090103          	lb	sp,32(s2)
 1e8:	0100                	addi	s0,sp,128
 1ea:	02090103          	lb	sp,32(s2)
 1ee:	0100                	addi	s0,sp,128
 1f0:	02090103          	lb	sp,32(s2)
 1f4:	0100                	addi	s0,sp,128
 1f6:	02090103          	lb	sp,32(s2)
 1fa:	0100                	addi	s0,sp,128
 1fc:	02090103          	lb	sp,32(s2)
 200:	0100                	addi	s0,sp,128
 202:	02090103          	lb	sp,32(s2)
 206:	0100                	addi	s0,sp,128
 208:	02090103          	lb	sp,32(s2)
 20c:	0100                	addi	s0,sp,128
 20e:	02090103          	lb	sp,32(s2)
 212:	0100                	addi	s0,sp,128
 214:	02090103          	lb	sp,32(s2)
 218:	0100                	addi	s0,sp,128
 21a:	02090103          	lb	sp,32(s2)
 21e:	0100                	addi	s0,sp,128
 220:	02090103          	lb	sp,32(s2)
 224:	0100                	addi	s0,sp,128
 226:	02090103          	lb	sp,32(s2)
 22a:	0100                	addi	s0,sp,128
 22c:	02090103          	lb	sp,32(s2)
 230:	0100                	addi	s0,sp,128
 232:	02090103          	lb	sp,32(s2)
 236:	0100                	addi	s0,sp,128
 238:	02090103          	lb	sp,32(s2)
 23c:	0100                	addi	s0,sp,128
 23e:	02090103          	lb	sp,32(s2)
 242:	0100                	addi	s0,sp,128
 244:	02090103          	lb	sp,32(s2)
 248:	0100                	addi	s0,sp,128
 24a:	02090103          	lb	sp,32(s2)
 24e:	0100                	addi	s0,sp,128
 250:	02090103          	lb	sp,32(s2)
 254:	0100                	addi	s0,sp,128
 256:	02090103          	lb	sp,32(s2)
 25a:	0100                	addi	s0,sp,128
 25c:	02090103          	lb	sp,32(s2)
 260:	0100                	addi	s0,sp,128
 262:	02090103          	lb	sp,32(s2)
 266:	0100                	addi	s0,sp,128
 268:	02090103          	lb	sp,32(s2)
 26c:	0100                	addi	s0,sp,128
 26e:	02090103          	lb	sp,32(s2)
 272:	0100                	addi	s0,sp,128
 274:	02090103          	lb	sp,32(s2)
 278:	0100                	addi	s0,sp,128
 27a:	02090303          	lb	t1,32(s2)
 27e:	0100                	addi	s0,sp,128
 280:	08090603          	lb	a2,128(s2)
 284:	0100                	addi	s0,sp,128
 286:	04090103          	lb	sp,64(s2)
 28a:	0100                	addi	s0,sp,128
 28c:	04090203          	lb	tp,64(s2)
 290:	0100                	addi	s0,sp,128
 292:	04090303          	lb	t1,64(s2)
 296:	0100                	addi	s0,sp,128
 298:	04090103          	lb	sp,64(s2)
 29c:	0100                	addi	s0,sp,128
 29e:	02090103          	lb	sp,32(s2)
 2a2:	0100                	addi	s0,sp,128
 2a4:	04090603          	lb	a2,64(s2)
 2a8:	0100                	addi	s0,sp,128
 2aa:	04090103          	lb	sp,64(s2)
 2ae:	0100                	addi	s0,sp,128
 2b0:	04090103          	lb	sp,64(s2)
 2b4:	0100                	addi	s0,sp,128
 2b6:	0409                	addi	s0,s0,2
 2b8:	0000                	unimp
 2ba:	0101                	addi	sp,sp,0
 2bc:	0500                	addi	s0,sp,640
 2be:	0002                	c.slli64	zero
 2c0:	0000                	unimp
 2c2:	0300                	addi	s0,sp,384
 2c4:	030100cb          	fnmsub.d	ft1,ft2,fa6,ft0,rne
 2c8:	0901                	addi	s2,s2,0
 2ca:	007c                	addi	a5,sp,12
 2cc:	0301                	addi	t1,t1,0
 2ce:	0904                	addi	s1,sp,144
 2d0:	0004                	0x4
 2d2:	0301                	addi	t1,t1,0
 2d4:	0904                	addi	s1,sp,144
 2d6:	0004                	0x4
 2d8:	0301                	addi	t1,t1,0
 2da:	0904                	addi	s1,sp,144
 2dc:	0004                	0x4
 2de:	0901                	addi	s2,s2,0
 2e0:	0004                	0x4
 2e2:	0100                	addi	s0,sp,128
 2e4:	01              	Address 0x00000000000002e4 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
  .endr
   0:	7375                	lui	t1,0xffffd
   2:	6365                	lui	t1,0x19
   4:	7500                	flw	fs0,40(a0)
   6:	65656c73          	csrrsi	s8,0x656,10
   a:	0070                	addi	a2,sp,12
   c:	6f6c                	flw	fa1,92(a4)
   e:	0073706f          	j	37814 <_stack_start+0x27814>
  12:	20554e47          	fmsub.s	ft8,fa0,ft5,ft4,rmm
  16:	20373143          	fmadd.s	ft2,fa4,ft3,ft4,rup
  1a:	2e39                	jal	338 <__DTOR_END__+0x208>
  1c:	2e32                	fld	ft8,264(sp)
  1e:	2030                	fld	fa2,64(s0)
  20:	6d2d                	lui	s10,0xb
  22:	7261                	lui	tp,0xffff8
  24:	723d6863          	bltu	s10,gp,754 <__DTOR_END__+0x624>
  28:	3376                	fld	ft6,376(sp)
  2a:	6932                	flw	fs2,12(sp)
  2c:	636d                	lui	t1,0x1b
  2e:	2d20                	fld	fs0,88(a0)
  30:	616d                	addi	sp,sp,240
  32:	6962                	flw	fs2,24(sp)
  34:	693d                	lui	s2,0xf
  36:	706c                	flw	fa1,100(s0)
  38:	2d203233          	0x2d203233
  3c:	636d                	lui	t1,0x1b
  3e:	6f6d                	lui	t5,0x1b
  40:	6564                	flw	fs1,76(a0)
  42:	3d6c                	fld	fa1,248(a0)
  44:	656d                	lui	a0,0x1b
  46:	6164                	flw	fs1,68(a0)
  48:	796e                	flw	fs2,248(sp)
  4a:	2d20                	fld	fs0,88(a0)
  4c:	746d                	lui	s0,0xffffb
  4e:	6e75                	lui	t3,0x1d
  50:	3d65                	jal	ffffff08 <_stack_start+0xfffeff08>
  52:	6f72                	flw	ft10,28(sp)
  54:	74656b63          	bltu	a0,t1,7aa <__DTOR_END__+0x67a>
  58:	2d20                	fld	fs0,88(a0)
  5a:	4f2d2067          	0x4f2d2067
  5e:	6e750073          	0x6e750073
  62:	6e676973          	csrrsi	s2,0x6e6,14
  66:	6465                	lui	s0,0x19
  68:	6320                	flw	fs0,64(a4)
  6a:	6168                	flw	fa0,68(a0)
  6c:	0072                	c.slli	zero,0x1c
  6e:	726f6873          	csrrsi	a6,0x726,30
  72:	2074                	fld	fa3,192(s0)
  74:	6e75                	lui	t3,0x1d
  76:	6e676973          	csrrsi	s2,0x6e6,14
  7a:	6465                	lui	s0,0x19
  jal x0, default_exc_handler
  7c:	6920                	flw	fs0,80(a0)
  7e:	746e                	flw	fs0,248(sp)
  jal x0, reset_handler
  80:	6c00                	flw	fs0,24(s0)
  82:	6465                	lui	s0,0x19
  jal x0, default_exc_handler
  84:	632e                	flw	ft6,200(sp)
  86:	5f00                	lw	s0,56(a4)
  jal x0, default_exc_handler
  88:	755f 6e69 3374      	0x33746e69755f
  jal x0, default_exc_handler
  8e:	5f32                	lw	t5,44(sp)
  mv  x1, x0
  90:	0074                	addi	a3,sp,12
  92:	616d                	addi	sp,sp,240
  mv  x2, x1
  94:	6e69                	lui	t3,0x1a
  mv  x3, x1
  96:	7500                	flw	fs0,40(a0)
  mv  x4, x1
  98:	5f636573          	csrrsi	a0,0x5f6,6
  mv  x6, x1
  9c:	6c637963          	bgeu	t1,t1,76e <__DTOR_END__+0x63e>
  mv  x8, x1
  a0:	7365                	lui	t1,0xffff9
  mv  x9, x1
  a2:	6c00                	flw	fs0,24(s0)
  mv x10, x1
  a4:	20676e6f          	jal	t3,762aa <_stack_start+0x662aa>
  mv x12, x1
  a8:	6f6c                	flw	fa1,92(a4)
  mv x13, x1
  aa:	676e                	flw	fa4,216(sp)
  mv x14, x1
  ac:	7520                	flw	fs0,104(a0)
  mv x15, x1
  ae:	736e                	flw	ft6,248(sp)
  mv x16, x1
  b0:	6769                	lui	a4,0x1a
  mv x17, x1
  b2:	656e                	flw	fa0,216(sp)
  mv x18, x1
  b4:	2064                	fld	fs1,192(s0)
  mv x19, x1
  b6:	6e69                	lui	t3,0x1a
  mv x20, x1
  b8:	0074                	addi	a3,sp,12
  mv x21, x1
  ba:	7261                	lui	tp,0xffff8
  mv x22, x1
  bc:	64006367          	0x64006367
  mv x24, x1
  c0:	6c65                	lui	s8,0x19
  mv x25, x1
  c2:	7961                	lui	s2,0xffff8
  mv x26, x1
  c4:	6c5f 6f6f 5f70      	0x5f706f6f6c5f
  mv x29, x1
  ca:	6269                	lui	tp,0x1a
  mv x30, x1
  cc:	7865                	lui	a6,0xffff9
  mv x31, x1
  ce:	6c00                	flw	fs0,24(s0)
  la   x2, _stack_start
  d0:	20676e6f          	jal	t3,762d6 <_stack_start+0x662d6>
  d4:	6f6c                	flw	fa1,92(a4)
  d6:	676e                	flw	fa4,216(sp)
  la x26, _bss_start
  d8:	6920                	flw	fs0,80(a0)
  da:	746e                	flw	fs0,248(sp)
  la x27, _bss_end
  dc:	7300                	flw	fs0,32(a4)
  de:	6f68                	flw	fa0,92(a4)
  bge x26, x27, zero_loop_end
  e0:	7472                	flw	fs0,60(sp)
  e2:	6920                	flw	fs0,80(a0)
  sw x0, 0(x26)
  e4:	746e                	flw	fs0,248(sp)
  e6:	6100                	flw	fs0,0(a0)
  addi x26, x26, 4
  e8:	6772                	flw	fa4,28(sp)
  ble x26, x27, zero_loop
  ea:	0076                	c.slli	zero,0x1d
  ec:	6d6f682f          	0x6d6f682f
  addi x10, x0, 0
  f0:	2f65                	jal	8a8 <__DTOR_END__+0x778>
  addi x11, x0, 0
  f2:	79776973          	csrrsi	s2,0x797,14
  jal x1, main
  f6:	72676d2f          	0x72676d2f
  *var = 0;
  fa:	6d69732f          	0x6d69732f
  fe:	6c75                	lui	s8,0x1d
 100:	7461                	lui	s0,0xffff8
  asm volatile(
 102:	6f69                	lui	t5,0x1a
 104:	5f6e                	lw	t5,248(sp)
    *var = *var + 1;
 106:	7672                	flw	fa2,60(sp)
 108:	2f72                	fld	ft10,280(sp)
  asm volatile(
 10a:	6c2f7773          	csrrci	a4,0x6c2,30
 10e:	6465                	lui	s0,0x19
 110:	7500                	flw	fs0,40(a0)
 112:	65656c73          	csrrsi	s8,0x656,10
 116:	5f70                	lw	a2,124(a4)
    *var = *var + 1;
 118:	6269                	lui	tp,0x1a
 11a:	7865                	lui	a6,0xffff9
 11c:	6300                	flw	fs0,0(a4)
  while (1) {
 11e:	7472                	flw	fs0,60(sp)
 120:	2e30                	fld	fa2,88(a2)
 122:	4e470053          	0x4e470053
 126:	2055                	jal	1ca <__DTOR_END__+0x9a>
 128:	5341                	li	t1,-16
 12a:	3220                	fld	fs0,96(a2)
 12c:	332e                	fld	ft6,232(sp)
 12e:	0034                	addi	a3,sp,8

Disassembly of section .comment:

00000000 <.comment>:
  .endr
   0:	3a434347          	fmsub.d	ft6,ft6,ft4,ft7,rmm
   4:	2820                	fld	fs0,80(s0)
   6:	29554e47          	fmsub.s	ft8,fa0,fs5,ft5,rmm
   a:	3920                	fld	fs0,112(a0)
   c:	322e                	fld	ft4,232(sp)
   e:	302e                	fld	ft0,232(sp)
	...

Disassembly of section .riscv.attributes:

00000000 <.riscv.attributes>:
   0:	2541                	jal	680 <__DTOR_END__+0x550>
   2:	0000                	unimp
   4:	7200                	flw	fs0,32(a2)
   6:	7369                	lui	t1,0xffffa
   8:	01007663          	bgeu	zero,a6,14 <__DYNAMIC+0x14>
   c:	0000001b          	0x1b
  10:	1004                	addi	s1,sp,32
  12:	7205                	lui	tp,0xfffe1
  14:	3376                	fld	ft6,376(sp)
  16:	6932                	flw	fs2,12(sp)
  18:	7032                	flw	ft0,44(sp)
  1a:	5f30                	lw	a2,120(a4)
  1c:	326d                	jal	fffff9c6 <_stack_start+0xfffef9c6>
  1e:	3070                	fld	fa2,224(s0)
  20:	635f 7032 0030      	0x307032635f

Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	000c                	0xc
   2:	0000                	unimp
   4:	ffff                	0xffff
   6:	ffff                	0xffff
   8:	7c010003          	lb	zero,1984(sp)
   c:	0d01                	addi	s10,s10,0
   e:	0002                	c.slli64	zero
  10:	000c                	0xc
  12:	0000                	unimp
  14:	0000                	unimp
  16:	0000                	unimp
  18:	00fa                	slli	ra,ra,0x1e
  1a:	0000                	unimp
  1c:	0026                	c.slli	zero,0x9
	...
