

================================================================
== Vitis HLS Report for 'fir'
================================================================
* Date:           Fri Oct 22 20:48:32 2021

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        fir_top_baseline
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      165|      165|  1.650 us|  1.650 us|  166|  166|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------+-------+---------+---------+----------+----------+-----+-----+---------+
        |                  |       |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |     Instance     | Module|   min   |   max   |    min   |    max   | min | max |   Type  |
        +------------------+-------+---------+---------+----------+----------+-----+-----+---------+
        |grp_firI1_fu_308  |firI1  |      160|      160|  1.600 us|  1.600 us|    2|    2|      yes|
        |grp_firI2_fu_376  |firI2  |      160|      160|  1.600 us|  1.600 us|    2|    2|      yes|
        |grp_firQ1_fu_444  |firQ1  |      159|      159|  1.590 us|  1.590 us|    2|    2|      yes|
        |grp_firQ2_fu_511  |firQ2  |      159|      159|  1.590 us|  1.590 us|    2|    2|      yes|
        +------------------+-------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       -|      -|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|  128|   35466|  32952|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    979|    -|
|Register         |        -|    -|     296|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|  128|   35762|  33931|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   58|      33|     63|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------+------------------------------------+---------+----+------+------+-----+
    |                Instance                |               Module               | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +----------------------------------------+------------------------------------+---------+----+------+------+-----+
    |fadd_32ns_32ns_32_5_full_dsp_1_U70      |fadd_32ns_32ns_32_5_full_dsp_1      |        0|   2|   205|   390|    0|
    |faddfsub_32ns_32ns_32_5_full_dsp_1_U71  |faddfsub_32ns_32ns_32_5_full_dsp_1  |        0|   2|   205|   390|    0|
    |grp_firI1_fu_308                        |firI1                               |        0|  28|  8457|  7463|    0|
    |grp_firI2_fu_376                        |firI2                               |        0|  32|  8867|  8243|    0|
    |grp_firQ1_fu_444                        |firQ1                               |        0|  32|  8866|  8233|    0|
    |grp_firQ2_fu_511                        |firQ2                               |        0|  32|  8866|  8233|    0|
    +----------------------------------------+------------------------------------+---------+----+------+------+-----+
    |Total                                   |                                    |        0| 128| 35466| 32952|    0|
    +----------------------------------------+------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +-------------------+-----+-----------+-----+-----------+
    |        Name       | LUT | Input Size| Bits| Total Bits|
    +-------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm          |  891|        167|    1|        167|
    |grp_fu_578_ce      |    9|          2|    1|          2|
    |grp_fu_578_p0      |   14|          3|   32|         96|
    |grp_fu_578_p1      |   14|          3|   32|         96|
    |grp_fu_582_ce      |    9|          2|    1|          2|
    |grp_fu_582_opcode  |   14|          3|    2|          6|
    |grp_fu_582_p0      |   14|          3|   32|         96|
    |grp_fu_582_p1      |   14|          3|   32|         96|
    +-------------------+-----+-----------+-----+-----------+
    |Total              |  979|        186|  133|        561|
    +-------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+-----+----+-----+-----------+
    |              Name             |  FF | LUT| Bits| Const Bits|
    +-------------------------------+-----+----+-----+-----------+
    |Iin_Ifir_reg_608               |   32|   0|   32|          0|
    |Iin_Qfir_reg_623               |   32|   0|   32|          0|
    |Qin_Ifir_reg_618               |   32|   0|   32|          0|
    |Qin_Qfir_reg_613               |   32|   0|   32|          0|
    |ap_CS_fsm                      |  166|   0|  166|          0|
    |grp_firQ1_fu_444_ap_start_reg  |    1|   0|    1|          0|
    |grp_firQ2_fu_511_ap_start_reg  |    1|   0|    1|          0|
    +-------------------------------+-----+----+-----+-----------+
    |Total                          |  296|   0|  296|          0|
    +-------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------+-----+-----+------------+--------------+--------------+
| RTL Ports| Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------+-----+-----+------------+--------------+--------------+
|ap_clk    |   in|    1|  ap_ctrl_hs|           fir|  return value|
|ap_rst    |   in|    1|  ap_ctrl_hs|           fir|  return value|
|ap_start  |   in|    1|  ap_ctrl_hs|           fir|  return value|
|ap_done   |  out|    1|  ap_ctrl_hs|           fir|  return value|
|ap_idle   |  out|    1|  ap_ctrl_hs|           fir|  return value|
|ap_ready  |  out|    1|  ap_ctrl_hs|           fir|  return value|
|I         |   in|   32|     ap_none|             I|        scalar|
|Q         |   in|   32|     ap_none|             Q|        scalar|
|X         |  out|   32|      ap_vld|             X|       pointer|
|X_ap_vld  |  out|    1|      ap_vld|             X|       pointer|
|Y         |  out|   32|      ap_vld|             Y|       pointer|
|Y_ap_vld  |  out|    1|      ap_vld|             Y|       pointer|
+----------+-----+-----+------------+--------------+--------------+

