
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.002882                       # Number of seconds simulated
sim_ticks                                  2881713000                       # Number of ticks simulated
final_tick                                 2881713000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 142027                       # Simulator instruction rate (inst/s)
host_op_rate                                   285243                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               31576233                       # Simulator tick rate (ticks/s)
host_mem_usage                                 448664                       # Number of bytes of host memory used
host_seconds                                    91.26                       # Real time elapsed on the host
sim_insts                                    12961650                       # Number of instructions simulated
sim_ops                                      26031891                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   2881713000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          95360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         432384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             527744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        95360                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         95360                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       137856                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          137856                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            1490                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            6756                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                8246                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         2154                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               2154                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          33091429                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         150044088                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             183135517                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     33091429                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         33091429                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       47838213                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             47838213                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       47838213                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         33091429                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        150044088                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            230973730                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      3071.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1456.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      6644.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002090658500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          184                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          184                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               19136                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               2879                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        8247                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       3131                       # Number of write requests accepted
system.mem_ctrls.readBursts                      8247                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     3131                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 518400                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    9408                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  194624                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  527808                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               200384                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    147                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    60                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               477                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               908                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               691                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               501                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               454                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               665                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               658                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               818                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               376                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               424                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              411                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              368                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              215                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              383                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              368                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              383                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               212                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               476                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               296                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               145                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               146                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               303                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               297                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               376                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                86                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               123                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              131                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               41                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               35                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               99                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              136                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              139                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    2881711000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  8247                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 3131                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    5551                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1722                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     572                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     223                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      28                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1855                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    383.033962                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   241.517729                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   338.856963                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          464     25.01%     25.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          436     23.50%     48.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          204     11.00%     59.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          134      7.22%     66.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          142      7.65%     74.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          124      6.68%     81.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           65      3.50%     84.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           36      1.94%     86.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          250     13.48%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1855                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          184                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      43.940217                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     27.510090                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     77.230630                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31            133     72.28%     72.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            25     13.59%     85.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            15      8.15%     94.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127            2      1.09%     95.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            1      0.54%     95.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            1      0.54%     96.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            1      0.54%     96.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            2      1.09%     97.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351            1      0.54%     98.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383            1      0.54%     98.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            1      0.54%     99.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::608-639            1      0.54%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           184                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          184                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.527174                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.495830                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.060632                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              142     77.17%     77.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                4      2.17%     79.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               28     15.22%     94.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                4      2.17%     96.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                5      2.72%     99.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.54%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           184                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst        93184                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       425216                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       194624                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 32336322.180591888726                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 147556678.961437165737                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 67537606.971964240074                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1491                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         6756                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         3131                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     56936500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    274994750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  68869563750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     38186.79                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     40703.78                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  21996028.03                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                    180056250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               331931250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   40500000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     22229.17                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                40979.17                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       179.89                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        67.54                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    183.16                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     69.54                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.93                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.41                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.53                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.53                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     6797                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    2474                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 83.91                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                80.56                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     253270.43                       # Average gap between requests
system.mem_ctrls.pageHitRate                    82.99                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  9224880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  4876575                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                36928080                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy               11750220                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         140137920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            127806540                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              5733120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       526996920                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       129461280                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy        276839640                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             1269909945                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            440.678841                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime           2585938000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      8528500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      59280000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   1093324750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    337111000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     227817000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   1155651750                       # Time in different power states
system.mem_ctrls_1.actEnergy                  4126920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  2163150                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                20898780                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                4123800                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         88508160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             71731080                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              6839520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       243726300                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy       165343680                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy        440608440                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             1048069830                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            363.696812                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime           2706590000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE     13954250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      37440000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   1741528000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN    430584250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     123728750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    534477750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   2881713000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  584824                       # Number of BP lookups
system.cpu.branchPred.condPredicted            584824                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             17715                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               354517                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   91430                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                340                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          354517                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             323305                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            31212                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         1729                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   2881713000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     5195120                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      498778                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           671                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           156                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   2881713000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   2881713000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     1227824                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           360                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    28                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      2881713000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          5763427                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            1278394                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       13329353                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      584824                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             414735                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       4384694                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   35894                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  164                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          1644                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles          239                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles          119                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                   1227574                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  2869                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            5683201                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              4.716786                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.597870                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1801629     31.70%     31.70% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    24858      0.44%     32.14% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   238185      4.19%     36.33% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   203827      3.59%     39.92% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    59074      1.04%     40.96% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   369754      6.51%     47.46% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    42627      0.75%     48.21% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   193070      3.40%     51.61% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  2750177     48.39%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              5683201                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.101472                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        2.312748                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  1242073                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                585064                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   3815289                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 22828                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  17947                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               26655969                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                  17947                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  1264978                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  170481                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           6404                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   3813432                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                409959                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               26542451                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  3047                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  21373                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 183332                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 206707                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            29273347                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              55663397                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         19245337                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups          27222401                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              28681691                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   591656                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                161                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            120                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    118625                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              5130974                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              503243                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads            166026                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            59180                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   26407395                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 259                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  26305901                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             21749                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          375762                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       712345                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            195                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       5683201                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         4.628712                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.570216                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              638051     11.23%     11.23% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              184972      3.25%     14.48% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              476636      8.39%     22.87% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              463033      8.15%     31.02% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              840757     14.79%     45.81% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              741581     13.05%     58.86% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              689232     12.13%     70.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              619279     10.90%     81.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             1029660     18.12%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         5683201                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   41992      3.61%      3.61% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      3.61% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      3.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                   820      0.07%      3.68% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      3.68% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      3.68% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      3.68% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      3.68% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      3.68% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      3.68% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      3.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      3.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      3.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     13      0.00%      3.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      3.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      7      0.00%      3.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                  1339      0.12%      3.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      3.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      3.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    4      0.00%      3.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      3.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      3.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd            597412     51.36%     55.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     55.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     55.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     55.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     55.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     55.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult           487966     41.95%     97.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     97.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     97.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     97.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     97.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     97.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     97.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     97.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     97.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     97.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     97.11% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    874      0.08%     97.19% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   767      0.07%     97.25% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             31932      2.75%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               39      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             15264      0.06%      0.06% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               8888211     33.79%     33.85% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                40079      0.15%     34.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1895      0.01%     34.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             4282401     16.28%     50.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     50.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  64      0.00%     50.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     50.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     50.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     50.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     50.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     50.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  609      0.00%     50.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     50.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                81345      0.31%     50.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     50.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 1527      0.01%     50.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc             2960876     11.26%     61.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     61.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     61.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                675      0.00%     61.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     61.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     61.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd         2310004      8.78%     70.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     70.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     70.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt           30007      0.11%     70.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     70.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     70.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult        2080000      7.91%     78.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     78.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     78.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     78.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     78.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     78.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     78.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     78.66% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               849595      3.23%     81.89% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              348972      1.33%     83.22% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         4263740     16.21%     99.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         150637      0.57%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               26305901                       # Type of FU issued
system.cpu.iq.rate                           4.564281                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     1163165                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.044217                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           18356623                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           6678860                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      6296824                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads            41123294                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes           20104652                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses     19890012                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                6332717                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                21121085                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           428637                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       137856                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           51                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          100                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         8669                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads        10010                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          1012                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  17947                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  105369                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 13944                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            26407654                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              1715                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               5130974                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               503243                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                158                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    825                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 12316                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            100                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          12682                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         6845                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                19527                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              26249990                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               5070033                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             55911                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      5568802                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   546300                       # Number of branches executed
system.cpu.iew.exec_stores                     498769                       # Number of stores executed
system.cpu.iew.exec_rate                     4.554580                       # Inst execution rate
system.cpu.iew.wb_sent                       26190781                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      26186836                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  16439182                       # num instructions producing a value
system.cpu.iew.wb_consumers                  25018221                       # num instructions consuming a value
system.cpu.iew.wb_rate                       4.543622                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.657088                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          375803                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              64                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             17868                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      5621072                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     4.631126                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.871040                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       745868     13.27%     13.27% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       376189      6.69%     19.96% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       554557      9.87%     29.83% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       148974      2.65%     32.48% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       863848     15.37%     47.85% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       431982      7.69%     55.53% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       524798      9.34%     64.87% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       463272      8.24%     73.11% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      1511584     26.89%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      5621072                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             12961650                       # Number of instructions committed
system.cpu.commit.committedOps               26031891                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        5487692                       # Number of memory references committed
system.cpu.commit.loads                       4993118                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     535147                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                   19885362                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  10456289                       # Number of committed integer instructions.
system.cpu.commit.function_calls                90884                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass        12441      0.05%      0.05% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          8746725     33.60%     33.65% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           40055      0.15%     33.80% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1463      0.01%     33.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd        4280154     16.44%     50.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     50.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             64      0.00%     50.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     50.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     50.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     50.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     50.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     50.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             470      0.00%     50.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     50.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           80745      0.31%     50.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     50.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            1064      0.00%     50.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc        2960724     11.37%     61.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     61.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     61.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           294      0.00%     61.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     61.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     61.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd      2310000      8.87%     70.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     70.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     70.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt        30000      0.12%     70.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     70.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     70.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult      2080000      7.99%     78.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     78.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     78.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     78.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     78.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     78.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     78.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     78.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     78.92% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          821880      3.16%     82.08% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         344092      1.32%     83.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead      4171238     16.02%     99.42% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite       150482      0.58%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          26031891                       # Class of committed instruction
system.cpu.commit.bw_lim_events               1511584                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     30517182                       # The number of ROB reads
system.cpu.rob.rob_writes                    52878003                       # The number of ROB writes
system.cpu.timesIdled                             785                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           80226                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    12961650                       # Number of Instructions Simulated
system.cpu.committedOps                      26031891                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.444652                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.444652                       # CPI: Total CPI of All Threads
system.cpu.ipc                               2.248948                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         2.248948                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 18819417                       # number of integer regfile reads
system.cpu.int_regfile_writes                 5435953                       # number of integer regfile writes
system.cpu.fp_regfile_reads                  27112467                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 19739120                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   2283633                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  3687547                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 6646234                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     36                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   2881713000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1944.139919                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1752275                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              4708                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            372.190952                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            150000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1944.139919                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.949287                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.949287                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           88                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           83                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3         1869                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          10505770                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         10505770                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   2881713000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data      4734733                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         4734733                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       492110                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         492110                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data      5226843                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          5226843                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      5226843                       # number of overall hits
system.cpu.dcache.overall_hits::total         5226843                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        20196                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         20196                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         2468                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2468                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data        22664                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          22664                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        22664                       # number of overall misses
system.cpu.dcache.overall_misses::total         22664                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1367943000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1367943000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    169626497                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    169626497                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data   1537569497                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1537569497                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1537569497                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1537569497                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      4754929                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4754929                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       494578                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       494578                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data      5249507                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      5249507                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      5249507                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      5249507                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004247                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004247                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004990                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004990                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004317                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004317                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004317                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004317                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67733.363042                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67733.363042                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 68730.347245                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 68730.347245                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 67841.929801                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 67841.929801                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 67841.929801                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 67841.929801                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        17284                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         1059                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               246                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               8                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    70.260163                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   132.375000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         2154                       # number of writebacks
system.cpu.dcache.writebacks::total              2154                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        15904                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        15904                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            4                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            4                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        15908                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        15908                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        15908                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        15908                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         4292                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         4292                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2464                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2464                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data         6756                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         6756                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         6756                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         6756                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    320510000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    320510000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    166970497                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    166970497                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    487480497                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    487480497                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    487480497                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    487480497                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000903                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000903                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.004982                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004982                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001287                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001287                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001287                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001287                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 74676.141659                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 74676.141659                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 67764.000406                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 67764.000406                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 72155.194938                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 72155.194938                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 72155.194938                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 72155.194938                       # average overall mshr miss latency
system.cpu.dcache.replacements                   4708                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   2881713000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           507.218394                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              470656                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               978                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            481.243354                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   507.218394                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.990661                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.990661                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          110                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          398                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2456636                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2456636                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   2881713000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst      1225515                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1225515                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst      1225515                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1225515                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1225515                       # number of overall hits
system.cpu.icache.overall_hits::total         1225515                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2058                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2058                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         2058                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2058                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2058                       # number of overall misses
system.cpu.icache.overall_misses::total          2058                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    134368499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    134368499                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    134368499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    134368499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    134368499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    134368499                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1227573                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1227573                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst      1227573                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1227573                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1227573                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1227573                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001676                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001676                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001676                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001676                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001676                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001676                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 65290.815841                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 65290.815841                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 65290.815841                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 65290.815841                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 65290.815841                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 65290.815841                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         2381                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                27                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    88.185185                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          978                       # number of writebacks
system.cpu.icache.writebacks::total               978                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          567                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          567                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          567                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          567                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          567                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          567                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1491                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1491                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         1491                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1491                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1491                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1491                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    104874499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    104874499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    104874499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    104874499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    104874499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    104874499                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001215                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001215                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001215                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001215                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001215                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001215                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 70338.362844                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 70338.362844                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 70338.362844                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 70338.362844                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 70338.362844                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 70338.362844                       # average overall mshr miss latency
system.cpu.icache.replacements                    978                       # number of replacements
system.membus.snoop_filter.tot_requests         13933                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests         5686                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            7                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   2881713000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               5782                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         2154                       # Transaction distribution
system.membus.trans_dist::WritebackClean          978                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2554                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2464                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2464                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           1491                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4292                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         3959                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         3959                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        18220                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        18220                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  22179                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port       157952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       157952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       570240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       570240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  728192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              8247                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000849                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.029123                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    8240     99.92%     99.92% # Request fanout histogram
system.membus.snoop_fanout::1                       7      0.08%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                8247                       # Request fanout histogram
system.membus.reqLayer2.occupancy            27801500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            7896748                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.membus.respLayer2.occupancy           35539750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              1.2                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
