Nitin Agrawal , William J. Bolosky , John R. Douceur , Jacob R. Lorch, A five-year study of file-system metadata, ACM Transactions on Storage (TOS), v.3 n.3, p.9-es, October 2007[doi>10.1145/1288783.1288788]
Nitin Agrawal , Vijayan Prabhakaran , Ted Wobber , John D. Davis , Mark Manasse , Rina Panigrahy, Design tradeoffs for SSD performance, USENIX 2008 Annual Technical Conference on Annual Technical Conference, p.57-70, June 22-27, 2008, Boston, Massachusetts
Mahesh Balakrishnan , Asim Kadav , Vijayan Prabhakaran , Dahlia Malkhi, Differential RAID: Rethinking RAID for SSD reliability, ACM Transactions on Storage (TOS), v.6 n.2, p.1-22, July 2010[doi>10.1145/1807060.1807061]
Li-Pin Chang, A Hybrid Approach to NAND-Flash-Based Solid-State Disks, IEEE Transactions on Computers, v.59 n.10, p.1337-1349, October 2010[doi>10.1109/TC.2010.14]
Li-Pin Chang , Chun-Da Du, Design and implementation of an efficient wear-leveling algorithm for solid-state-disk microcontrollers, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.15 n.1, p.1-36, December 2009[doi>10.1145/1640457.1640463]
Li-Pin Chang , Li-Chun Huang, A low-cost wear-leveling algorithm for block-mapping solid-state disks, Proceedings of the 2011 SIGPLAN/SIGBED conference on Languages, compilers and tools for embedded systems, April 11-14, 2011, Chicago, IL, USA[doi>10.1145/1967677.1967683]
Li-Pin Chang , Tei-Wei Kuo, An Adaptive Striping Architecture for Flash Memory Storage Systems of Embedded Systems, Proceedings of the Eighth IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS'02), p.187, September 25-27, 2002
Yuan-Hao Chang , Jen-Wei Hsieh , Tei-Wei Kuo, Improving Flash Wear-Leveling by Proactively Moving Static Data, IEEE Transactions on Computers, v.59 n.1, p.53-65, January 2010[doi>10.1109/TC.2009.134]
Cagdas Dirik , Bruce Jacob, The performance of PC solid-state disks (SSDs) as a function of bandwidth, concurrency, device architecture, and system organization, Proceedings of the 36th annual international symposium on Computer architecture, June 20-24, 2009, Austin, TX, USA[doi>10.1145/1555754.1555790]
Global Unichip Corp. 2009. GP5086 Datasheet. http://www.globalunichip.com/4-10.php.
Aayush Gupta , Youngjae Kim , Bhuvan Urgaonkar, DFTL: a flash translation layer employing demand-based selective caching of page-level address mappings, Proceedings of the 14th international conference on Architectural support for programming languages and operating systems, March 07-11, 2009, Washington, DC, USA[doi>10.1145/1508244.1508271]
Dawoon Jung , Yoon-Hee Chae , Heeseung Jo , Jin-Soo Kim , Joonwon Lee, A group-based wear-leveling algorithm for large-capacity flash memory storage systems, Proceedings of the 2007 international conference on Compilers, architecture, and synthesis for embedded systems, September 30-October 03, 2007, Salzburg, Austria[doi>10.1145/1289881.1289911]
Jeong-Uk Kang , Jin-Soo Kim , Chanik Park , Hyoungjun Park , Joonwon Lee, A multi-channel architecture for high-performance NAND flash-based storage system, Journal of Systems Architecture: the EUROMICRO Journal, v.53 n.9, p.644-658, September, 2007[doi>10.1016/j.sysarc.2007.01.010]
Katcher, J. 1997. Postmark: A new file system benchmark. Tech. rep., TR3022, Network Appliance.
Sang-Won Lee , Dong-Joo Park , Tae-Sun Chung , Dong-Ho Lee , Sangwon Park , Ha-Joo Song, A log buffer-based flash translation layer using fully-associative sector translation, ACM Transactions on Embedded Computing Systems (TECS), v.6 n.3, p.18-es, July 2007[doi>10.1145/1275986.1275990]
Micron®. 2008. Wear-Leveling Techniques in NAND Flash Devices. Micron Application Note (TN-29-42).
Open Source Development Lab. 2003. Iometer. http://http://www.iometer.org/.
Chanik Park , Wonmoon Cheon , Jeonguk Kang , Kangho Roh , Wonhee Cho , Jin-Soo Kim, A reconfigurable FTL (flash translation layer) architecture for NAND flash-based applications, ACM Transactions on Embedded Computing Systems (TECS), v.7 n.4, p.1-23, July 2008[doi>10.1145/1376804.1376806]
Seung-Ho Park , Jung-Wook Park , Shin-Dug Kim , Charles C. Weems, A Pattern Adaptive NAND Flash Memory Storage Structure, IEEE Transactions on Computers, v.61 n.1, p.134-138, January 2012[doi>10.1109/TC.2010.212]
Rosen, K. 2003. Discrete Mathematics and Its Applications. McGraw-Hill, New York.
Samsung Electronics. 2006. K9F8G08B0M 1Gb &ast; 8 Bit SLC NAND Flash Memory. Data sheet.
Samsung Electronics. 2008. K9MDG08U5M 4G &ast; 8 Bit MLC NAND Flash Memory. Data sheet.
Yoon Jae Seong , Eyee Hyun Nam , Jin Hyuk Yoon , Hongseok Kim , Jin-yong Choi , Sookwan Lee , Young Hyun Bae , Jaejin Lee , Yookun Cho , Sang Lyul Min, Hydra: A Block-Mapped Parallel Flash Memory Solid-State Disk Architecture, IEEE Transactions on Computers, v.59 n.7, p.905-921, July 2010[doi>10.1109/TC.2010.63]
Pengiu Shang , Jun Wang , Huijun Zhu , Peng Gu, A New Placement-Ideal Layout for Multiway Replication Storage System, IEEE Transactions on Computers, v.60 n.8, p.1142-1156, August 2011[doi>10.1109/TC.2010.175]
Spansion®. 2008. Wear Leveling. Spansion Application Note (AN01).
