#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Apr 17 23:58:22 2025
# Process ID: 57352
# Current directory: C:/Users/26041/Desktop/Math Logic/Projects/project_4
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent55524 C:\Users\26041\Desktop\Math Logic\Projects\project_4\project_4.xpr
# Log file: C:/Users/26041/Desktop/Math Logic/Projects/project_4/vivado.log
# Journal file: C:/Users/26041/Desktop/Math Logic/Projects/project_4\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/26041/Desktop/Math Logic/Projects/project_4/project_4.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.3/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/26041/Desktop/Math Logic/Projects/project_4/project_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_plus_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/26041/Desktop/Math Logic/Projects/project_4/project_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_plus_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/26041/Desktop/Math Logic/Projects/project_4/project_4.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 82617ca958074711aa2b1ddb5dafc22e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_plus_tb_behav xil_defaultlib.top_plus_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3180] cannot find port 'cout' on this module [C:/Users/26041/Desktop/Math Logic/Projects/project_4/project_4.srcs/sim_1/new/top_plus_tb.v:27]
ERROR: [VRFC 10-3180] cannot find port 'b' on this module [C:/Users/26041/Desktop/Math Logic/Projects/project_4/project_4.srcs/sim_1/new/top_plus_tb.v:21]
ERROR: [VRFC 10-3180] cannot find port 'a' on this module [C:/Users/26041/Desktop/Math Logic/Projects/project_4/project_4.srcs/sim_1/new/top_plus_tb.v:20]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/26041/Desktop/Math Logic/Projects/project_4/project_4.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/26041/Desktop/Math Logic/Projects/project_4/project_4.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_runs impl_1 -jobs 20
[Thu Apr 17 23:58:47 2025] Launched impl_1...
Run output will be captured here: C:/Users/26041/Desktop/Math Logic/Projects/project_4/project_4.runs/impl_1/runme.log
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/26041/Desktop/Math Logic/Projects/project_4/project_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_plus_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/26041/Desktop/Math Logic/Projects/project_4/project_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_plus_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/26041/Desktop/Math Logic/Projects/project_4/project_4.srcs/sources_1/new/adder8_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder8_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/26041/Desktop/Math Logic/Projects/project_4/project_4.srcs/sources_1/imports/new/binary2bcd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binary2bcd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/26041/Desktop/Math Logic/Projects/project_4/project_4.srcs/sources_1/imports/new/dpy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpy
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/26041/Desktop/Math Logic/Projects/project_4/project_4.srcs/sources_1/new/sync_adder4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_adder4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/26041/Desktop/Math Logic/Projects/project_4/project_4.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/26041/Desktop/Math Logic/Projects/project_4/project_4.srcs/sim_1/new/top_plus_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_plus_tb
INFO: [VRFC 10-2458] undeclared symbol a, assumed default net type wire [C:/Users/26041/Desktop/Math Logic/Projects/project_4/project_4.srcs/sim_1/new/top_plus_tb.v:20]
ERROR: [VRFC 10-1280] procedural assignment to a non-register a is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/26041/Desktop/Math Logic/Projects/project_4/project_4.srcs/sim_1/new/top_plus_tb.v:44]
ERROR: [VRFC 10-1280] procedural assignment to a non-register a is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/26041/Desktop/Math Logic/Projects/project_4/project_4.srcs/sim_1/new/top_plus_tb.v:51]
ERROR: [VRFC 10-1280] procedural assignment to a non-register a is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/26041/Desktop/Math Logic/Projects/project_4/project_4.srcs/sim_1/new/top_plus_tb.v:58]
ERROR: [VRFC 10-1280] procedural assignment to a non-register a is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/26041/Desktop/Math Logic/Projects/project_4/project_4.srcs/sim_1/new/top_plus_tb.v:65]
ERROR: [VRFC 10-2865] module 'top_plus_tb' ignored due to previous errors [C:/Users/26041/Desktop/Math Logic/Projects/project_4/project_4.srcs/sim_1/new/top_plus_tb.v:3]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/26041/Desktop/Math Logic/Projects/project_4/project_4.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/26041/Desktop/Math Logic/Projects/project_4/project_4.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/26041/Desktop/Math Logic/Projects/project_4/project_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_plus_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/26041/Desktop/Math Logic/Projects/project_4/project_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_plus_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/26041/Desktop/Math Logic/Projects/project_4/project_4.srcs/sources_1/new/adder8_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder8_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/26041/Desktop/Math Logic/Projects/project_4/project_4.srcs/sources_1/imports/new/binary2bcd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binary2bcd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/26041/Desktop/Math Logic/Projects/project_4/project_4.srcs/sources_1/imports/new/dpy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpy
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/26041/Desktop/Math Logic/Projects/project_4/project_4.srcs/sources_1/new/sync_adder4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_adder4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/26041/Desktop/Math Logic/Projects/project_4/project_4.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/26041/Desktop/Math Logic/Projects/project_4/project_4.srcs/sim_1/new/top_plus_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_plus_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/26041/Desktop/Math Logic/Projects/project_4/project_4.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 82617ca958074711aa2b1ddb5dafc22e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_plus_tb_behav xil_defaultlib.top_plus_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3180] cannot find port 'cout' on this module [C:/Users/26041/Desktop/Math Logic/Projects/project_4/project_4.srcs/sim_1/new/top_plus_tb.v:27]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/26041/Desktop/Math Logic/Projects/project_4/project_4.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/26041/Desktop/Math Logic/Projects/project_4/project_4.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/26041/Desktop/Math Logic/Projects/project_4/project_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_plus_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/26041/Desktop/Math Logic/Projects/project_4/project_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_plus_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/26041/Desktop/Math Logic/Projects/project_4/project_4.srcs/sources_1/new/adder8_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder8_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/26041/Desktop/Math Logic/Projects/project_4/project_4.srcs/sources_1/imports/new/binary2bcd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binary2bcd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/26041/Desktop/Math Logic/Projects/project_4/project_4.srcs/sources_1/imports/new/dpy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpy
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/26041/Desktop/Math Logic/Projects/project_4/project_4.srcs/sources_1/new/sync_adder4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_adder4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/26041/Desktop/Math Logic/Projects/project_4/project_4.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/26041/Desktop/Math Logic/Projects/project_4/project_4.srcs/sim_1/new/top_plus_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_plus_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/26041/Desktop/Math Logic/Projects/project_4/project_4.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 82617ca958074711aa2b1ddb5dafc22e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_plus_tb_behav xil_defaultlib.top_plus_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/26041/Desktop/Math Logic/Projects/project_4/project_4.srcs/sources_1/new/top.v" Line 1. Module top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/26041/Desktop/Math Logic/Projects/project_4/project_4.srcs/sources_1/new/adder8_sync.v" Line 1. Module adder8_sync doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/26041/Desktop/Math Logic/Projects/project_4/project_4.srcs/sources_1/new/sync_adder4.v" Line 1. Module sync_adder4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/26041/Desktop/Math Logic/Projects/project_4/project_4.srcs/sources_1/new/sync_adder4.v" Line 1. Module sync_adder4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/26041/Desktop/Math Logic/Projects/project_4/project_4.srcs/sources_1/imports/new/binary2bcd.v" Line 1. Module binary2bcd doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/26041/Desktop/Math Logic/Projects/project_4/project_4.srcs/sources_1/imports/new/dpy.v" Line 1. Module dpy doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/26041/Desktop/Math Logic/Projects/project_4/project_4.srcs/sources_1/imports/new/dpy.v" Line 1. Module dpy doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/26041/Desktop/Math Logic/Projects/project_4/project_4.srcs/sources_1/imports/new/binary2bcd.v" Line 1. Module binary2bcd doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sync_adder4
Compiling module xil_defaultlib.adder8_sync
Compiling module xil_defaultlib.binary2bcd
Compiling module xil_defaultlib.dpy
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_plus_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_plus_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/26041/Desktop/Math Logic/Projects/project_4/project_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_plus_tb_behav -key {Behavioral:sim_1:Functional:top_plus_tb} -tclbatch {top_plus_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source top_plus_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time	A	B	OP	Result (seg)	COUT
               10000	 20	 35	ADD	1011011 1011011	0
               20000	100	 45	SUB	1011011 1011011	1
               30000	 40	100	SUB	1110011 1011111	0
               40000	200	100	ADD	0110011 0110011	1
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_plus_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 913.547 ; gain = 104.594
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Apr 18 00:13:50 2025...
