<!DOCTYPE html>
<html lang="en">
  <head>
    <meta charset="UTF-8">
    <title>program@execute@builtin@builtin-ushort-rotate-1.0.generated - Details</title>
    <link rel="stylesheet" href="../result.css">
  </head>
  <body>
    <h1>Results for program@execute@builtin@builtin-ushort-rotate-1.0.generated</h1>
    <h2>Overview</h2>
    <div>
      <p><b>Result:</b> crash</p>
    </div>
    <p><a href="../index.html">Back to summary</a></p>
    <h2>Details</h2>
    <table>
      <tr>
        <th>Detail</th>
        <th>Value</th>
      </tr>
      <tr>
        <td>Returncode</td>
        <td>-6</td>
      </tr>
      <tr>
        <td>Time</td>
        <td>0:00:02.369245</td>
      </tr>
      <tr>
        <td>Stdout</td>
        <td>
          <pre></pre>
        </td>
      </tr>
      <tr>
        <td>Stderr</td>
        <td>
          <pre>LLVM ERROR: Cannot select: 0x2163b80: i16 = rotl 0x2160928, 0x2160b30
  0x2160928: i16,ch = load&lt;(load 2 from %ir.arrayidx, !tbaa !15, addrspace 1)&gt; 0x1cc37b8, 0x21639e0, undef:i64
    0x21639e0: i64 = add 0x2160e70, 0x2163978
      0x2160e70: i64 = bitcast 0x2160c68
        0x2160c68: v2i32 = BUILD_VECTOR 0x2160a60, 0x2160c00
          0x2160a60: i32 = extract_vector_elt 0x2163cb8, Constant:i32&lt;2&gt;
            0x2163cb8: v4i32,ch = load&lt;(dereferenceable invariant load 16 from %ir.0, addrspace 4)&gt; 0x1cc37b8, 0x2160e08, undef:i64
              0x2160e08: i64 = AssertAlign 0x21611b0
                0x21611b0: i64,ch = CopyFromReg 0x1cc37b8, Register:i64 %3
                  0x2163498: i64 = Register %3
              0x2160858: i64 = undef
            0x2161078: i32 = Constant&lt;2&gt;
          0x2160c00: i32 = extract_vector_elt 0x2163cb8, Constant:i32&lt;3&gt;
            0x2163cb8: v4i32,ch = load&lt;(dereferenceable invariant load 16 from %ir.0, addrspace 4)&gt; 0x1cc37b8, 0x2160e08, undef:i64
              0x2160e08: i64 = AssertAlign 0x21611b0
                0x21611b0: i64,ch = CopyFromReg 0x1cc37b8, Register:i64 %3
                  0x2163498: i64 = Register %3
              0x2160858: i64 = undef
            0x2160b98: i32 = Constant&lt;3&gt;
      0x2163978: i64 = shl 0x21607f0, Constant:i32&lt;1&gt;
        0x21607f0: i64,i1 = MAD_U64_U32 0x21614f0, 0x2160cd0, 0x2163840
          0x21614f0: i32 = and 0x2161420, Constant:i32&lt;65535&gt;
            0x2161420: i32,ch = load&lt;(dereferenceable load 4 from %ir.7, !tbaa !10, addrspace 4)&gt; 0x1cc37b8, 0x21613b8, undef:i64
              0x21613b8: i64 = add nuw 0x21612e8, Constant:i64&lt;4&gt;
                0x21612e8: i64 = AssertAlign 0x2163e58
                  0x2163e58: i64,ch = CopyFromReg 0x1cc37b8, Register:i64 %2

                0x2161350: i64 = Constant&lt;4&gt;
              0x2160858: i64 = undef
            0x2161488: i32 = Constant&lt;65535&gt;
          0x2160cd0: i32,ch = CopyFromReg 0x1cc37b8, Register:i32 %4
            0x21635d0: i32 = Register %4
          0x2163840: i64 = add nuw nsw 0x21609f8, 0x21637d8
            0x21609f8: i64 = zero_extend 0x2163b18
              0x2163b18: i32,ch = load&lt;(load 4 from %ir.12, !tbaa !10, addrspace 4)&gt; 0x1cc37b8, 0x2161628, undef:i64
                0x2161628: i64 = add 0x2163360, Constant:i64&lt;28&gt;
                  0x2163360: i64 = AssertAlign 0x21611b0

                  0x2163df0: i64 = Constant&lt;28&gt;
                0x2160858: i64 = undef
            0x21637d8: i64 = zero_extend 0x2163568
              0x2163568: i32 = AssertZext 0x2161148, ValueType:ch:i10
                0x2161148: i32,ch = CopyFromReg 0x1cc37b8, Register:i32 %0
                  0x21636a0: i32 = Register %0
        0x2160fa8: i32 = Constant&lt;1&gt;
    0x2160858: i64 = undef
  0x2160b30: i16,ch = load&lt;(load 2 from %ir.arrayidx2, !tbaa !15, addrspace 1)&gt; 0x1cc37b8, 0x2163ab0, undef:i64
    0x2163ab0: i64 = add 0x2160990, 0x2163978
      0x2160990: i64 = bitcast 0x21610e0
        0x21610e0: v2i32 = BUILD_VECTOR 0x21633c8, 0x2161010
          0x21633c8: i32 = extract_vector_elt 0x21608c0, Constant:i32&lt;0&gt;
            0x21608c0: v4i32,ch = load&lt;(dereferenceable invariant load 16 from %ir.0 + 16, addrspace 4)&gt; 0x1cc37b8, 0x2160788, undef:i64
              0x2160788: i64 = add nuw 0x2160e08, Constant:i64&lt;16&gt;
                0x2160e08: i64 = AssertAlign 0x21611b0
                  0x21611b0: i64,ch = CopyFromReg 0x1cc37b8, Register:i64 %3

                0x2160720: i64 = Constant&lt;16&gt;
              0x2160858: i64 = undef
            0x2160ed8: i32 = Constant&lt;0&gt;
          0x2161010: i32 = extract_vector_elt 0x21608c0, Constant:i32&lt;1&gt;
            0x21608c0: v4i32,ch = load&lt;(dereferenceable invariant load 16 from %ir.0 + 16, addrspace 4)&gt; 0x1cc37b8, 0x2160788, undef:i64
              0x2160788: i64 = add nuw 0x2160e08, Constant:i64&lt;16&gt;
                0x2160e08: i64 = AssertAlign 0x21611b0
                  0x21611b0: i64,ch = CopyFromReg 0x1cc37b8, Register:i64 %3

                0x2160720: i64 = Constant&lt;16&gt;
              0x2160858: i64 = undef
            0x2160fa8: i32 = Constant&lt;1&gt;
      0x2163978: i64 = shl 0x21607f0, Constant:i32&lt;1&gt;
        0x21607f0: i64,i1 = MAD_U64_U32 0x21614f0, 0x2160cd0, 0x2163840
          0x21614f0: i32 = and 0x2161420, Constant:i32&lt;65535&gt;
            0x2161420: i32,ch = load&lt;(dereferenceable load 4 from %ir.7, !tbaa !10, addrspace 4)&gt; 0x1cc37b8, 0x21613b8, undef:i64
              0x21613b8: i64 = add nuw 0x21612e8, Constant:i64&lt;4&gt;
                0x21612e8: i64 = AssertAlign 0x2163e58
                  0x2163e58: i64,ch = CopyFromReg 0x1cc37b8, Register:i64 %2

                0x2161350: i64 = Constant&lt;4&gt;
              0x2160858: i64 = undef
            0x2161488: i32 = Constant&lt;65535&gt;
          0x2160cd0: i32,ch = CopyFromReg 0x1cc37b8, Register:i32 %4
            0x21635d0: i32 = Register %4
          0x2163840: i64 = add nuw nsw 0x21609f8, 0x21637d8
            0x21609f8: i64 = zero_extend 0x2163b18
              0x2163b18: i32,ch = load&lt;(load 4 from %ir.12, !tbaa !10, addrspace 4)&gt; 0x1cc37b8, 0x2161628, undef:i64
                0x2161628: i64 = add 0x2163360, Constant:i64&lt;28&gt;
                  0x2163360: i64 = AssertAlign 0x21611b0

                  0x2163df0: i64 = Constant&lt;28&gt;
                0x2160858: i64 = undef
            0x21637d8: i64 = zero_extend 0x2163568
              0x2163568: i32 = AssertZext 0x2161148, ValueType:ch:i10
                0x2161148: i32,ch = CopyFromReg 0x1cc37b8, Register:i32 %0
                  0x21636a0: i32 = Register %0
        0x2160fa8: i32 = Constant&lt;1&gt;
    0x2160858: i64 = undef
In function: test_1_rotate_ushort
</pre>
        </td>
      </tr>
      <tr>
        <td>Environment</td>
        <td>
          <pre>PIGLIT_SOURCE_DIR=&#34;/home/jvesely/piglit&#34; PIGLIT_PLATFORM=&#34;mixed_glx_egl&#34;</pre>
        </td>
      </tr>
      <tr>
        <td>Command</td>
        <td>
          <pre>/home/jvesely/piglit/bin/cl-program-tester /home/jvesely/piglit/generated_tests/cl/builtin/int/builtin-ushort-rotate-1.0.generated.cl</pre>
        </td>
      </tr>
      <tr>
        <td>dmesg</td>
        <td>
          <pre></pre>
        </td>
      </tr>
    </table>
    <p><a href="../index.html">Back to summary</a></p>
  </body>
</html>
