<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.5"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: include/llvm/CodeGen/TargetSubtargetInfo.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">LLVM<span id="projectnumber">&#160;9.0.1</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.5 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_d44c64559bbebec7f509842c48db8b23.html">include</a></li><li class="navelem"><a class="el" href="dir_dcde91663b8816e1e2311938ccd8f690.html">llvm</a></li><li class="navelem"><a class="el" href="dir_19e251b771363806b5435ead42278477.html">CodeGen</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle"><div class="title">TargetSubtargetInfo.h</div></div>
</div><!--header-->
<div class="contents">
<a href="TargetSubtargetInfo_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">//===- llvm/CodeGen/TargetSubtargetInfo.h - Target Information --*- C++ -*-===//</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment">//</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment">//</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span><span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span><span class="comment">//</span></div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="comment">// This file describes the subtarget options of a Target machine.</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="comment">//</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span><span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span> </div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span><span class="preprocessor">#ifndef LLVM_CODEGEN_TARGETSUBTARGETINFO_H</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span><span class="preprocessor">#define LLVM_CODEGEN_TARGETSUBTARGETINFO_H</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span> </div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span><span class="preprocessor">#include &quot;<a class="code" href="APInt_8h.html">llvm/ADT/APInt.h</a>&quot;</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span><span class="preprocessor">#include &quot;<a class="code" href="ArrayRef_8h.html">llvm/ADT/ArrayRef.h</a>&quot;</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span><span class="preprocessor">#include &quot;<a class="code" href="SmallVector_8h.html">llvm/ADT/SmallVector.h</a>&quot;</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span><span class="preprocessor">#include &quot;<a class="code" href="StringRef_8h.html">llvm/ADT/StringRef.h</a>&quot;</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span><span class="preprocessor">#include &quot;<a class="code" href="PBQPRAConstraint_8h.html">llvm/CodeGen/PBQPRAConstraint.h</a>&quot;</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span><span class="preprocessor">#include &quot;<a class="code" href="ScheduleDAGMutation_8h.html">llvm/CodeGen/ScheduleDAGMutation.h</a>&quot;</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span><span class="preprocessor">#include &quot;<a class="code" href="SchedulerRegistry_8h.html">llvm/CodeGen/SchedulerRegistry.h</a>&quot;</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="preprocessor">#include &quot;<a class="code" href="MCSubtargetInfo_8h.html">llvm/MC/MCSubtargetInfo.h</a>&quot;</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span><span class="preprocessor">#include &quot;<a class="code" href="CodeGen_8h.html">llvm/Support/CodeGen.h</a>&quot;</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span><span class="preprocessor">#include &lt;memory&gt;</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span><span class="preprocessor">#include &lt;vector&gt;</span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span> </div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span> </div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span><span class="keyword">namespace </span><a class="code hl_namespace" href="namespacellvm.html">llvm</a> {</div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span> </div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span><span class="keyword">class </span>CallLowering;</div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span><span class="keyword">class </span>InstrItineraryData;</div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span><span class="keyword">struct </span>InstrStage;</div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span><span class="keyword">class </span>InstructionSelector;</div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span><span class="keyword">class </span>LegalizerInfo;</div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span><span class="keyword">class </span>MachineInstr;</div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span><span class="keyword">struct </span>MachineSchedPolicy;</div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span><span class="keyword">struct </span>MCReadAdvanceEntry;</div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span><span class="keyword">struct </span>MCWriteLatencyEntry;</div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span><span class="keyword">struct </span>MCWriteProcResEntry;</div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span><span class="keyword">class </span>RegisterBankInfo;</div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span><span class="keyword">class </span>SDep;</div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span><span class="keyword">class </span>SelectionDAGTargetInfo;</div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span><span class="keyword">struct </span>SubtargetFeatureKV;</div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno">   45</span><span class="keyword">struct </span>SubtargetSubTypeKV;</div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span><span class="keyword">struct </span>SubtargetInfoKV;</div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span><span class="keyword">class </span>SUnit;</div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span><span class="keyword">class </span>TargetFrameLowering;</div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span><span class="keyword">class </span>TargetInstrInfo;</div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span><span class="keyword">class </span>TargetLowering;</div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span><span class="keyword">class </span>TargetRegisterClass;</div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span><span class="keyword">class </span>TargetRegisterInfo;</div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span><span class="keyword">class </span>TargetSchedModel;</div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span><span class="keyword">class </span>Triple;</div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span> </div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span><span class="comment">//===----------------------------------------------------------------------===//</span><span class="comment"></span></div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span><span class="comment">///</span></div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span><span class="comment">/// TargetSubtargetInfo - Generic base class for all target subtargets.  All</span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span><span class="comment">/// Target-specific options that control code generation and printing should</span></div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span><span class="comment">/// be exposed through a TargetSubtargetInfo-derived class.</span></div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span><span class="comment">///</span></div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetSubtargetInfo.html">   62</a></span><span class="comment"></span><span class="keyword">class </span><a class="code hl_class" href="classllvm_1_1TargetSubtargetInfo.html">TargetSubtargetInfo</a> : <span class="keyword">public</span> <a class="code hl_class" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> {</div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span><span class="keyword">protected</span>: <span class="comment">// Can only create subclasses...</span></div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span>  <a class="code hl_function" href="classllvm_1_1TargetSubtargetInfo.html#aec9ab6801759237bf7686788919afdd4">TargetSubtargetInfo</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1Triple.html">Triple</a> &amp;<a class="code hl_enumvalue" href="Thumb2ITBlockPass_8cpp.html#a0cb94419f9563c02b7d20483774d960aae4c45857ce1df52bec22a27a9a71e644">TT</a>, <a class="code hl_class" href="classllvm_1_1StringRef.html">StringRef</a> CPU, <a class="code hl_class" href="classllvm_1_1StringRef.html">StringRef</a> FS,</div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span>                      <a class="code hl_class" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;SubtargetFeatureKV&gt;</a> PF,</div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span>                      <a class="code hl_class" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;SubtargetSubTypeKV&gt;</a> PD,</div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span>                      <span class="keyword">const</span> <a class="code hl_struct" href="structllvm_1_1MCWriteProcResEntry.html">MCWriteProcResEntry</a> *WPR,</div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span>                      <span class="keyword">const</span> <a class="code hl_struct" href="structllvm_1_1MCWriteLatencyEntry.html">MCWriteLatencyEntry</a> *WL,</div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span>                      <span class="keyword">const</span> <a class="code hl_struct" href="structllvm_1_1MCReadAdvanceEntry.html">MCReadAdvanceEntry</a> *<a class="code hl_variable" href="SIOptimizeExecMaskingPreRA_8cpp.html#a3e47bdb3e296b00df96eff7896fa57bf">RA</a>, <span class="keyword">const</span> <a class="code hl_struct" href="structllvm_1_1InstrStage.html">InstrStage</a> *IS,</div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span>                      <span class="keyword">const</span> <span class="keywordtype">unsigned</span> *OC, <span class="keyword">const</span> <span class="keywordtype">unsigned</span> *FP);</div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span> </div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span><span class="keyword">public</span>:</div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span>  <span class="comment">// AntiDepBreakMode - Type of anti-dependence breaking that should</span></div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span>  <span class="comment">// be performed before post-RA scheduling.</span></div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetSubtargetInfo.html#a20310fa71bf28c3b31d0eb7ec699d21b">   75</a></span>  <span class="keyword">using </span><a class="code hl_typedef" href="classllvm_1_1TargetSubtargetInfo.html#a20310fa71bf28c3b31d0eb7ec699d21b">AntiDepBreakMode</a> = <span class="keyword">enum</span> { ANTIDEP_NONE, ANTIDEP_CRITICAL, ANTIDEP_ALL };</div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetSubtargetInfo.html#a24e0be4e8e0875ea7cf4dd3d20c11662">   76</a></span>  <span class="keyword">using </span><a class="code hl_class" href="classllvm_1_1SmallVectorImpl.html">RegClassVector</a> = <a class="code hl_class" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;const TargetRegisterClass *&gt;</a>;</div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span> </div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetSubtargetInfo.html#aec9ab6801759237bf7686788919afdd4">   78</a></span>  <a class="code hl_function" href="classllvm_1_1TargetSubtargetInfo.html#aec9ab6801759237bf7686788919afdd4">TargetSubtargetInfo</a>() = <span class="keyword">delete</span>;</div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetSubtargetInfo.html#a9dcc67e69eb59bda015cba5764f1091a">   79</a></span>  <a class="code hl_function" href="classllvm_1_1TargetSubtargetInfo.html#a9dcc67e69eb59bda015cba5764f1091a">TargetSubtargetInfo</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetSubtargetInfo.html">TargetSubtargetInfo</a> &amp;) = <span class="keyword">delete</span>;</div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetSubtargetInfo.html#aefedf8107aca8dd85688d3d658b4833a">   80</a></span>  <a class="code hl_class" href="classllvm_1_1TargetSubtargetInfo.html">TargetSubtargetInfo</a> &amp;<a class="code hl_function" href="classllvm_1_1TargetSubtargetInfo.html#aefedf8107aca8dd85688d3d658b4833a">operator=</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetSubtargetInfo.html">TargetSubtargetInfo</a> &amp;) = <span class="keyword">delete</span>;</div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetSubtargetInfo.html#a16f5fc5b50a25526ccc86154ee2274a9">   81</a></span>  <a class="code hl_function" href="classllvm_1_1TargetSubtargetInfo.html#a16f5fc5b50a25526ccc86154ee2274a9">~TargetSubtargetInfo</a>() <span class="keyword">override</span>;</div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span> </div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetSubtargetInfo.html#a9546854031006fe46295d6430e170861">   83</a></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1TargetSubtargetInfo.html#a9546854031006fe46295d6430e170861">isXRaySupported</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <span class="keyword">false</span>; }</div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span> </div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span>  <span class="comment">// Interfaces to the major aspects of target machine information:</span></div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span>  <span class="comment">//</span></div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span>  <span class="comment">// -- Instruction opcode and operand information</span></div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span>  <span class="comment">// -- Pipelines and scheduling information</span></div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span>  <span class="comment">// -- Stack frame information</span></div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span>  <span class="comment">// -- Selection DAG lowering information</span></div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span>  <span class="comment">// -- Call lowering information</span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span>  <span class="comment">//</span></div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span>  <span class="comment">// N.B. These objects may change during compilation. It&#39;s not safe to cache</span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span>  <span class="comment">// them between functions.</span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetSubtargetInfo.html#acd858ed72f11db9444617740c3622608">   95</a></span>  <span class="keyword">virtual</span> <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *<a class="code hl_function" href="classllvm_1_1TargetSubtargetInfo.html#acd858ed72f11db9444617740c3622608">getInstrInfo</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <span class="keyword">nullptr</span>; }</div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetSubtargetInfo.html#ac83b44e69c9f9f4f9d60be2d72f4a5df">   96</a></span>  <span class="keyword">virtual</span> <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetFrameLowering.html">TargetFrameLowering</a> *<a class="code hl_function" href="classllvm_1_1TargetSubtargetInfo.html#ac83b44e69c9f9f4f9d60be2d72f4a5df">getFrameLowering</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span>    <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span>  }</div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetSubtargetInfo.html#ade3f0d8b35d67c43df9425bb730a9a7c">   99</a></span>  <span class="keyword">virtual</span> <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetLowering.html">TargetLowering</a> *<a class="code hl_function" href="classllvm_1_1TargetSubtargetInfo.html#ade3f0d8b35d67c43df9425bb730a9a7c">getTargetLowering</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <span class="keyword">nullptr</span>; }</div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetSubtargetInfo.html#a3182b054aa29b9217d2a8cb49da7d0ce">  100</a></span>  <span class="keyword">virtual</span> <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SelectionDAGTargetInfo.html">SelectionDAGTargetInfo</a> *<a class="code hl_function" href="classllvm_1_1TargetSubtargetInfo.html#a3182b054aa29b9217d2a8cb49da7d0ce">getSelectionDAGInfo</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span>    <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span>  }</div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetSubtargetInfo.html#a9263ace85b7b15b4c903861b1f95e070">  103</a></span>  <span class="keyword">virtual</span> <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1CallLowering.html">CallLowering</a> *<a class="code hl_function" href="classllvm_1_1TargetSubtargetInfo.html#a9263ace85b7b15b4c903861b1f95e070">getCallLowering</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <span class="keyword">nullptr</span>; }</div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span> </div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span>  <span class="comment">// FIXME: This lets targets specialize the selector by subtarget (which lets</span></div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span>  <span class="comment">// us do things like a dedicated avx512 selector).  However, we might want</span></div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span>  <span class="comment">// to also specialize selectors by MachineFunction, which would let us be</span></div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span>  <span class="comment">// aware of optsize/optnone and such.</span></div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetSubtargetInfo.html#a252050dd904f0a98ab339cbc6c4d6a08">  109</a></span>  <span class="keyword">virtual</span> <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1InstructionSelector.html">InstructionSelector</a> *<a class="code hl_function" href="classllvm_1_1TargetSubtargetInfo.html#a252050dd904f0a98ab339cbc6c4d6a08">getInstructionSelector</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span>    <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span>  }</div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span> </div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetSubtargetInfo.html#a2a85b5090dc5d72e84fe08feff3c271b">  113</a></span>  <span class="keyword">virtual</span> <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1TargetSubtargetInfo.html#a2a85b5090dc5d72e84fe08feff3c271b">getHwMode</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> 0; }</div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span><span class="comment"></span> </div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span><span class="comment">  /// Target can subclass this hook to select a different DAG scheduler.</span></div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span><span class="comment"></span>  <span class="keyword">virtual</span> <a class="code hl_typedef" href="classllvm_1_1RegisterScheduler.html#a9838c18792eca0bead6ca83c21b6231c">RegisterScheduler::FunctionPassCtor</a></div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetSubtargetInfo.html#a4e852ca8fe636c10037c8ffe179e78b6">  117</a></span>      <a class="code hl_function" href="classllvm_1_1TargetSubtargetInfo.html#a4e852ca8fe636c10037c8ffe179e78b6">getDAGScheduler</a>(<a class="code hl_enumeration" href="namespacellvm_1_1CodeGenOpt.html#a411055ea15209051c2370bbf655ec8d4">CodeGenOpt::Level</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span>    <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span>  }</div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span> </div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetSubtargetInfo.html#abc4d15552b6f7e8b121a84146a69aa59">  121</a></span>  <span class="keyword">virtual</span> <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1LegalizerInfo.html">LegalizerInfo</a> *<a class="code hl_function" href="classllvm_1_1TargetSubtargetInfo.html#abc4d15552b6f7e8b121a84146a69aa59">getLegalizerInfo</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <span class="keyword">nullptr</span>; }</div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span><span class="comment"></span> </div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span><span class="comment">  /// getRegisterInfo - If register information is available, return it.  If</span></div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span><span class="comment">  /// not, return null.</span></div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetSubtargetInfo.html#a43c530c830206ecf5ad3359364634c75">  125</a></span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code hl_function" href="classllvm_1_1TargetSubtargetInfo.html#a43c530c830206ecf5ad3359364634c75">getRegisterInfo</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <span class="keyword">nullptr</span>; }</div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span><span class="comment"></span> </div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span><span class="comment">  /// If the information for the register banks is available, return it.</span></div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span><span class="comment">  /// Otherwise return nullptr.</span></div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetSubtargetInfo.html#a9768b8e3c00648b38189b95d6603729b">  129</a></span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBankInfo.html">RegisterBankInfo</a> *<a class="code hl_function" href="classllvm_1_1TargetSubtargetInfo.html#a9768b8e3c00648b38189b95d6603729b">getRegBankInfo</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <span class="keyword">nullptr</span>; }</div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span><span class="comment"></span> </div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span><span class="comment">  /// getInstrItineraryData - Returns instruction itinerary data for the target</span></div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span><span class="comment">  /// or specific subtarget.</span></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetSubtargetInfo.html#ae1f9b65239ddc3a0662b679817e477d3">  133</a></span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *<a class="code hl_function" href="classllvm_1_1TargetSubtargetInfo.html#ae1f9b65239ddc3a0662b679817e477d3">getInstrItineraryData</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span>    <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span>  }</div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span><span class="comment"></span> </div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span><span class="comment">  /// Resolve a SchedClass at runtime, where SchedClass identifies an</span></div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span><span class="comment">  /// MCSchedClassDesc with the isVariant property. This may return the ID of</span></div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span><span class="comment">  /// another variant SchedClass, but repeated invocation must quickly terminate</span></div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span><span class="comment">  /// in a nonvariant SchedClass.</span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetSubtargetInfo.html#ae7cda8924c60f445e822e54c32c42314">  141</a></span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1TargetSubtargetInfo.html#ae7cda8924c60f445e822e54c32c42314">resolveSchedClass</a>(<span class="keywordtype">unsigned</span> SchedClass,</div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span>                                     <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span>                                     <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetSchedModel.html">TargetSchedModel</a> *SchedModel)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span>    <span class="keywordflow">return</span> 0;</div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span>  }</div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span><span class="comment"></span> </div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span><span class="comment">  /// Returns true if MI is a dependency breaking zero-idiom instruction for the</span></div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span><span class="comment">  /// subtarget.</span></div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span><span class="comment">  /// This function also sets bits in Mask related to input operands that</span></div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span><span class="comment">  /// are not in a data dependency relationship.  There is one bit for each</span></div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span><span class="comment">  /// machine operand; implicit operands follow explicit operands in the bit</span></div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span><span class="comment">  /// representation used for Mask.  An empty (i.e. a mask with all bits</span></div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span><span class="comment">  /// cleared) means: data dependencies are &quot;broken&quot; for all the explicit input</span></div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span><span class="comment">  /// machine operands of MI.</span></div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetSubtargetInfo.html#acfcd25a347c1a8e63210e7b2c6ee8910">  156</a></span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1TargetSubtargetInfo.html#acfcd25a347c1a8e63210e7b2c6ee8910">isZeroIdiom</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_class" href="classllvm_1_1APInt.html">APInt</a> &amp;Mask)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span>  }</div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span><span class="comment"></span> </div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span><span class="comment">  /// Returns true if MI is a dependency breaking instruction for the subtarget.</span></div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span><span class="comment">  /// Similar in behavior to `isZeroIdiom`. However, it knows how to identify</span></div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span><span class="comment">  /// all dependency breaking instructions (i.e. not just zero-idioms).</span></div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span><span class="comment">  /// </span></div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span><span class="comment">  /// As for `isZeroIdiom`, this method returns a mask of &quot;broken&quot; dependencies.</span></div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span><span class="comment">  /// (See method `isZeroIdiom` for a detailed description of Mask).</span></div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetSubtargetInfo.html#a86428c2c5b7e83ae2ca900eee58b3cb7">  167</a></span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1TargetSubtargetInfo.html#a86428c2c5b7e83ae2ca900eee58b3cb7">isDependencyBreaking</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_class" href="classllvm_1_1APInt.html">APInt</a> &amp;Mask)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1TargetSubtargetInfo.html#acfcd25a347c1a8e63210e7b2c6ee8910">isZeroIdiom</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, Mask);</div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span>  }</div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span><span class="comment"></span> </div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span><span class="comment">  /// Returns true if MI is a candidate for move elimination.</span></div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span><span class="comment">  /// A candidate for move elimination may be optimized out at register renaming</span></div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span><span class="comment">  /// stage. Subtargets can specify the set of optimizable moves by</span></div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span><span class="comment">  /// instantiating tablegen class `IsOptimizableRegisterMove` (see</span></div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span><span class="comment">  /// llvm/Target/TargetInstrPredicate.td).</span></div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span><span class="comment">  /// SubtargetEmitter is responsible for processing all the definitions of class</span></div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span><span class="comment">  /// IsOptimizableRegisterMove, and auto-generate an override for this method.</span></div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetSubtargetInfo.html#acd3542c354313777c3eaf1af365604d2">  180</a></span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1TargetSubtargetInfo.html#acd3542c354313777c3eaf1af365604d2">isOptimizableRegisterMove</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span>  }</div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span><span class="comment"></span> </div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span><span class="comment">  /// True if the subtarget should run MachineScheduler after aggressive</span></div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span><span class="comment">  /// coalescing.</span></div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span><span class="comment">  /// This currently replaces the SelectionDAG scheduler with the &quot;source&quot; order</span></div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span><span class="comment">  /// scheduler (though see below for an option to turn this off and use the</span></div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span><span class="comment">  /// TargetLowering preference). It does not yet disable the postRA scheduler.</span></div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1TargetSubtargetInfo.html#a73d86eabd25d4e6a05310e1b0d445d0a">enableMachineScheduler</a>() <span class="keyword">const</span>;</div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span><span class="comment"></span> </div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span><span class="comment">  /// True if the machine scheduler should disable the TLI preference</span></div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span><span class="comment">  /// for preRA scheduling with the source level scheduler.</span></div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetSubtargetInfo.html#ad2b45ae427a9b2704c82e120d1a94e09">  194</a></span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1TargetSubtargetInfo.html#ad2b45ae427a9b2704c82e120d1a94e09">enableMachineSchedDefaultSched</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <span class="keyword">true</span>; }</div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span><span class="comment"></span> </div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span><span class="comment">  /// True if the subtarget should run MachinePipeliner</span></div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetSubtargetInfo.html#ab66dcbfe4b57f7aca196b4c438265f33">  197</a></span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1TargetSubtargetInfo.html#ab66dcbfe4b57f7aca196b4c438265f33">enableMachinePipeliner</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <span class="keyword">true</span>; };</div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span><span class="comment"></span> </div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno">  199</span><span class="comment">  /// True if the subtarget should enable joining global copies.</span></div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span><span class="comment">  /// By default this is enabled if the machine scheduler is enabled, but</span></div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span><span class="comment">  /// can be overridden.</span></div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1TargetSubtargetInfo.html#a1322687bebc99c66aa3e9ed55b4e384d">enableJoinGlobalCopies</a>() <span class="keyword">const</span>;</div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span><span class="comment"></span> </div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span><span class="comment">  /// True if the subtarget should run a scheduler after register allocation.</span></div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span><span class="comment">  /// By default this queries the PostRAScheduling bit in the scheduling model</span></div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span><span class="comment">  /// which is the preferred way to influence this.</span></div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1TargetSubtargetInfo.html#ad8d442c18b35ab8bc3468c1e9de23791">enablePostRAScheduler</a>() <span class="keyword">const</span>;</div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span><span class="comment"></span> </div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span><span class="comment">  /// True if the subtarget should run the atomic expansion pass.</span></div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno">  212</span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1TargetSubtargetInfo.html#ab5533c55bedcb5ac86e6820a33fb1c54">enableAtomicExpand</a>() <span class="keyword">const</span>;</div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span><span class="comment"></span> </div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span><span class="comment">  /// True if the subtarget should run the indirectbr expansion pass.</span></div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1TargetSubtargetInfo.html#a1a2a680f3fb5e79a36b487875c32b28e">enableIndirectBrExpand</a>() <span class="keyword">const</span>;</div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span><span class="comment"></span> </div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span><span class="comment">  /// Override generic scheduling policy within a region.</span></div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno">  219</span><span class="comment">  /// This is a convenient way for targets that don&#39;t provide any custom</span></div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno">  220</span><span class="comment">  /// scheduling heuristics (no custom MachineSchedStrategy) to make</span></div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno">  221</span><span class="comment">  /// changes to the generic scheduling policy.</span></div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetSubtargetInfo.html#a9cd7c54e0bb13cc01c4e2a4133a40ee4">  222</a></span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1TargetSubtargetInfo.html#a9cd7c54e0bb13cc01c4e2a4133a40ee4">overrideSchedPolicy</a>(<a class="code hl_struct" href="structllvm_1_1MachineSchedPolicy.html">MachineSchedPolicy</a> &amp;Policy,</div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span>                                   <span class="keywordtype">unsigned</span> NumRegionInstrs)<span class="keyword"> const </span>{}</div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span> </div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno">  225</span>  <span class="comment">// Perform target specific adjustments to the latency of a schedule</span></div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno">  226</span>  <span class="comment">// dependency.</span></div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetSubtargetInfo.html#a828c19734901ecc63d08d95a9c9d9f6e">  227</a></span>  <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1TargetSubtargetInfo.html#a828c19734901ecc63d08d95a9c9d9f6e">adjustSchedDependency</a>(<a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> *def, <a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> *<a class="code hl_variable" href="Localizer_8cpp.html#a428090a453f41a199ef67fc3f2179fbc">use</a>, <a class="code hl_class" href="classllvm_1_1SDep.html">SDep</a> &amp;dep)<span class="keyword"> const </span>{}</div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno">  228</span> </div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno">  229</span>  <span class="comment">// For use with PostRAScheduling: get the anti-dependence breaking that should</span></div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno">  230</span>  <span class="comment">// be performed before post-RA scheduling.</span></div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetSubtargetInfo.html#aa227d641b2159afa4daf982ce65bc2e3">  231</a></span>  <span class="keyword">virtual</span> <a class="code hl_typedef" href="classllvm_1_1TargetSubtargetInfo.html#a20310fa71bf28c3b31d0eb7ec699d21b">AntiDepBreakMode</a> <a class="code hl_function" href="classllvm_1_1TargetSubtargetInfo.html#aa227d641b2159afa4daf982ce65bc2e3">getAntiDepBreakMode</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> ANTIDEP_NONE; }</div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno">  232</span> </div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno">  233</span>  <span class="comment">// For use with PostRAScheduling: in CriticalPathRCs, return any register</span></div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno">  234</span>  <span class="comment">// classes that should only be considered for anti-dependence breaking if they</span></div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno">  235</span>  <span class="comment">// are on the critical path.</span></div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetSubtargetInfo.html#a72693146cc01946f26dd28429813dd60">  236</a></span>  <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1TargetSubtargetInfo.html#a72693146cc01946f26dd28429813dd60">getCriticalPathRCs</a>(<a class="code hl_class" href="classllvm_1_1SmallVectorImpl.html">RegClassVector</a> &amp;CriticalPathRCs)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno">  237</span>    <span class="keywordflow">return</span> CriticalPathRCs.<a class="code hl_function" href="classllvm_1_1SmallVectorImpl.html#aac0ea55010b7b1a301e65a0baea057aa">clear</a>();</div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span>  }</div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno">  239</span> </div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno">  240</span>  <span class="comment">// Provide an ordered list of schedule DAG mutations for the post-RA</span></div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno">  241</span>  <span class="comment">// scheduler.</span></div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetSubtargetInfo.html#aa483766fca31e32c897fe8f80f74dc99">  242</a></span>  <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1TargetSubtargetInfo.html#aa483766fca31e32c897fe8f80f74dc99">getPostRAMutations</a>(</div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno">  243</span>      std::vector&lt;std::unique_ptr&lt;ScheduleDAGMutation&gt;&gt; &amp;Mutations)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno">  244</span>  }</div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno">  245</span> </div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno">  246</span>  <span class="comment">// Provide an ordered list of schedule DAG mutations for the machine</span></div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno">  247</span>  <span class="comment">// pipeliner.</span></div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetSubtargetInfo.html#aa8880b0b91cfcde86e7a0bc1eb6f76c3">  248</a></span>  <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1TargetSubtargetInfo.html#aa8880b0b91cfcde86e7a0bc1eb6f76c3">getSMSMutations</a>(</div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno">  249</span>      std::vector&lt;std::unique_ptr&lt;ScheduleDAGMutation&gt;&gt; &amp;Mutations)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno">  250</span>  }</div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno">  251</span><span class="comment"></span> </div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno">  252</span><span class="comment">  /// Default to DFA for resource management, return false when target will use</span></div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno">  253</span><span class="comment">  /// ProcResource in InstrSchedModel instead.</span></div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetSubtargetInfo.html#abdc20e43d0f27d58b009b63f13e77d13">  254</a></span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1TargetSubtargetInfo.html#abdc20e43d0f27d58b009b63f13e77d13">useDFAforSMS</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <span class="keyword">true</span>; }</div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span> </div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno">  256</span>  <span class="comment">// For use with PostRAScheduling: get the minimum optimization level needed</span></div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno">  257</span>  <span class="comment">// to enable post-RA scheduling.</span></div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetSubtargetInfo.html#ac2d0aeea41259fe1b74dce5c8dbb0de3">  258</a></span>  <span class="keyword">virtual</span> <a class="code hl_enumeration" href="namespacellvm_1_1CodeGenOpt.html#a411055ea15209051c2370bbf655ec8d4">CodeGenOpt::Level</a> <a class="code hl_function" href="classllvm_1_1TargetSubtargetInfo.html#ac2d0aeea41259fe1b74dce5c8dbb0de3">getOptLevelToEnablePostRAScheduler</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno">  259</span>    <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="namespacellvm_1_1CodeGenOpt.html#a411055ea15209051c2370bbf655ec8d4a3393aeca011bfa5bdd6a8e64edd7f565">CodeGenOpt::Default</a>;</div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno">  260</span>  }</div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno">  261</span><span class="comment"></span> </div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno">  262</span><span class="comment">  /// True if the subtarget should run the local reassignment</span></div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno">  263</span><span class="comment">  /// heuristic of the register allocator.</span></div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno">  264</span><span class="comment">  /// This heuristic may be compile time intensive, \p OptLevel provides</span></div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno">  265</span><span class="comment">  /// a finer grain to tune the register allocator.</span></div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno">  266</span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1TargetSubtargetInfo.html#a6f4128768ac4b61cb0cfc5e8cd8b9cc9">enableRALocalReassignment</a>(<a class="code hl_enumeration" href="namespacellvm_1_1CodeGenOpt.html#a411055ea15209051c2370bbf655ec8d4">CodeGenOpt::Level</a> OptLevel) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno">  267</span><span class="comment"></span> </div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno">  268</span><span class="comment">  /// True if the subtarget should consider the cost of local intervals</span></div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno">  269</span><span class="comment">  /// created by a split candidate when choosing the best split candidate. This</span></div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno">  270</span><span class="comment">  /// heuristic may be compile time intensive.</span></div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno">  271</span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1TargetSubtargetInfo.html#aa4733ba4920d9b8a0a8d8545183f335e">enableAdvancedRASplitCost</a>() <span class="keyword">const</span>;</div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno">  272</span><span class="comment"></span> </div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno">  273</span><span class="comment">  /// Enable use of alias analysis during code generation (during MI</span></div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno">  274</span><span class="comment">  /// scheduling, DAGCombine, etc.).</span></div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno">  275</span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1TargetSubtargetInfo.html#a97ec020f20d345ae76e9b1ff450b4ffa">useAA</a>() <span class="keyword">const</span>;</div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno">  276</span><span class="comment"></span> </div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno">  277</span><span class="comment">  /// Enable the use of the early if conversion pass.</span></div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetSubtargetInfo.html#afe6b98d9295d887d7fcb20f3de92517b">  278</a></span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1TargetSubtargetInfo.html#afe6b98d9295d887d7fcb20f3de92517b">enableEarlyIfConversion</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <span class="keyword">false</span>; }</div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno">  279</span><span class="comment"></span> </div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno">  280</span><span class="comment">  /// Return PBQPConstraint(s) for the target.</span></div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno">  281</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno">  282</span><span class="comment">  /// Override to provide custom PBQP constraints.</span></div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetSubtargetInfo.html#a5ff3040546aa8fcdf80dea4034a60d96">  283</a></span><span class="comment"></span>  <span class="keyword">virtual</span> std::unique_ptr&lt;PBQPRAConstraint&gt; <a class="code hl_function" href="classllvm_1_1TargetSubtargetInfo.html#a5ff3040546aa8fcdf80dea4034a60d96">getCustomPBQPConstraints</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno">  284</span>    <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno">  285</span>  }</div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno">  286</span><span class="comment"></span> </div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno">  287</span><span class="comment">  /// Enable tracking of subregister liveness in register allocator.</span></div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno">  288</span><span class="comment">  /// Please use MachineRegisterInfo::subRegLivenessEnabled() instead where</span></div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno">  289</span><span class="comment">  /// possible.</span></div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetSubtargetInfo.html#ada8a311babe7128c11eaf0ad96547ae6">  290</a></span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1TargetSubtargetInfo.html#ada8a311babe7128c11eaf0ad96547ae6">enableSubRegLiveness</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <span class="keyword">false</span>; }</div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno">  291</span><span class="comment"></span> </div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno">  292</span><span class="comment">  /// This is called after a .mir file was loaded.</span></div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno">  293</span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1TargetSubtargetInfo.html#a9e6de090b178b663c02bc8aa8fe70226">mirFileLoaded</a>(<a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno">  294</span><span class="comment"></span> </div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno">  295</span><span class="comment">  /// True if the register allocator should use the allocation orders exactly as</span></div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno">  296</span><span class="comment">  /// written in the tablegen descriptions, false if it should allocate</span></div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno">  297</span><span class="comment">  /// the specified physical register later if is it callee-saved.</span></div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetSubtargetInfo.html#a858321b3c61bbf6ead2072902d01dd6c">  298</a></span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1TargetSubtargetInfo.html#a858321b3c61bbf6ead2072902d01dd6c">ignoreCSRForAllocationOrder</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno">  299</span>                                           <span class="keywordtype">unsigned</span> PhysReg)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno">  300</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno">  301</span>  }</div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno">  302</span>};</div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno">  303</span> </div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno">  304</span>} <span class="comment">// end namespace llvm</span></div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno">  305</span> </div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno">  306</span><span class="preprocessor">#endif </span><span class="comment">// LLVM_CODEGEN_TARGETSUBTARGETINFO_H</span></div>
<div class="ttc" id="aAPInt_8h_html"><div class="ttname"><a href="APInt_8h.html">APInt.h</a></div><div class="ttdoc">This file implements a class to represent arbitrary precision integral constant values and operations...</div></div>
<div class="ttc" id="aArrayRef_8h_html"><div class="ttname"><a href="ArrayRef_8h.html">ArrayRef.h</a></div></div>
<div class="ttc" id="aCodeGen_8h_html"><div class="ttname"><a href="CodeGen_8h.html">CodeGen.h</a></div></div>
<div class="ttc" id="aIRTranslator_8cpp_html_abe44dfdea65b4f7e11e0a608ab708b76"><div class="ttname"><a href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a></div><div class="ttdeci">IRTranslator LLVM IR MI</div><div class="ttdef"><b>Definition:</b> <a href="IRTranslator_8cpp_source.html#l00091">IRTranslator.cpp:91</a></div></div>
<div class="ttc" id="aLocalizer_8cpp_html_a428090a453f41a199ef67fc3f2179fbc"><div class="ttname"><a href="Localizer_8cpp.html#a428090a453f41a199ef67fc3f2179fbc">use</a></div><div class="ttdeci">Move duplicate certain instructions close to their use</div><div class="ttdef"><b>Definition:</b> <a href="Localizer_8cpp_source.html#l00028">Localizer.cpp:28</a></div></div>
<div class="ttc" id="aMCSubtargetInfo_8h_html"><div class="ttname"><a href="MCSubtargetInfo_8h.html">MCSubtargetInfo.h</a></div></div>
<div class="ttc" id="aPBQPRAConstraint_8h_html"><div class="ttname"><a href="PBQPRAConstraint_8h.html">PBQPRAConstraint.h</a></div></div>
<div class="ttc" id="aSIOptimizeExecMaskingPreRA_8cpp_html_a3e47bdb3e296b00df96eff7896fa57bf"><div class="ttname"><a href="SIOptimizeExecMaskingPreRA_8cpp.html#a3e47bdb3e296b00df96eff7896fa57bf">RA</a></div><div class="ttdeci">SI optimize exec mask operations pre RA</div><div class="ttdef"><b>Definition:</b> <a href="SIOptimizeExecMaskingPreRA_8cpp_source.html#l00075">SIOptimizeExecMaskingPreRA.cpp:75</a></div></div>
<div class="ttc" id="aScheduleDAGMutation_8h_html"><div class="ttname"><a href="ScheduleDAGMutation_8h.html">ScheduleDAGMutation.h</a></div></div>
<div class="ttc" id="aSchedulerRegistry_8h_html"><div class="ttname"><a href="SchedulerRegistry_8h.html">SchedulerRegistry.h</a></div></div>
<div class="ttc" id="aSmallVector_8h_html"><div class="ttname"><a href="SmallVector_8h.html">SmallVector.h</a></div></div>
<div class="ttc" id="aStringRef_8h_html"><div class="ttname"><a href="StringRef_8h.html">StringRef.h</a></div></div>
<div class="ttc" id="aThumb2ITBlockPass_8cpp_html_a0cb94419f9563c02b7d20483774d960aae4c45857ce1df52bec22a27a9a71e644"><div class="ttname"><a href="Thumb2ITBlockPass_8cpp.html#a0cb94419f9563c02b7d20483774d960aae4c45857ce1df52bec22a27a9a71e644">TT</a></div><div class="ttdeci">@ TT</div><div class="ttdef"><b>Definition:</b> <a href="Thumb2ITBlockPass_8cpp_source.html#l00347">Thumb2ITBlockPass.cpp:347</a></div></div>
<div class="ttc" id="aclassllvm_1_1APInt_html"><div class="ttname"><a href="classllvm_1_1APInt.html">llvm::APInt</a></div><div class="ttdoc">Class for arbitrary precision integers.</div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l00069">APInt.h:69</a></div></div>
<div class="ttc" id="aclassllvm_1_1ArrayRef_html"><div class="ttname"><a href="classllvm_1_1ArrayRef.html">llvm::ArrayRef</a></div><div class="ttdoc">ArrayRef - Represent a constant reference to an array (0 or more elements consecutively in memory),...</div><div class="ttdef"><b>Definition:</b> <a href="ArrayRef_8h_source.html#l00041">ArrayRef.h:41</a></div></div>
<div class="ttc" id="aclassllvm_1_1CallLowering_html"><div class="ttname"><a href="classllvm_1_1CallLowering.html">llvm::CallLowering</a></div><div class="ttdef"><b>Definition:</b> <a href="CallLowering_8h_source.html#l00041">CallLowering.h:41</a></div></div>
<div class="ttc" id="aclassllvm_1_1InstrItineraryData_html"><div class="ttname"><a href="classllvm_1_1InstrItineraryData.html">llvm::InstrItineraryData</a></div><div class="ttdoc">Itinerary data supplied by a subtarget to be used by a target.</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrItineraries_8h_source.html#l00106">MCInstrItineraries.h:106</a></div></div>
<div class="ttc" id="aclassllvm_1_1InstructionSelector_html"><div class="ttname"><a href="classllvm_1_1InstructionSelector.html">llvm::InstructionSelector</a></div><div class="ttdoc">Provides the logic to select generic machine instructions.</div><div class="ttdef"><b>Definition:</b> <a href="InstructionSelector_8h_source.html#l00354">InstructionSelector.h:354</a></div></div>
<div class="ttc" id="aclassllvm_1_1LegalizerInfo_html"><div class="ttname"><a href="classllvm_1_1LegalizerInfo.html">llvm::LegalizerInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="LegalizerInfo_8h_source.html#l00890">LegalizerInfo.h:890</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCSubtargetInfo_html"><div class="ttname"><a href="classllvm_1_1MCSubtargetInfo.html">llvm::MCSubtargetInfo</a></div><div class="ttdoc">Generic base class for all target subtargets.</div><div class="ttdef"><b>Definition:</b> <a href="MCSubtargetInfo_8h_source.html#l00074">MCSubtargetInfo.h:74</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html"><div class="ttname"><a href="classllvm_1_1MachineFunction.html">llvm::MachineFunction</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00222">MachineFunction.h:222</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html"><div class="ttname"><a href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdoc">Representation of each machine instruction.</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00064">MachineInstr.h:66</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegisterBankInfo_html"><div class="ttname"><a href="classllvm_1_1RegisterBankInfo.html">llvm::RegisterBankInfo</a></div><div class="ttdoc">Holds all the information related to register banks.</div><div class="ttdef"><b>Definition:</b> <a href="RegisterBankInfo_8h_source.html#l00038">RegisterBankInfo.h:38</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegisterScheduler_html_a9838c18792eca0bead6ca83c21b6231c"><div class="ttname"><a href="classllvm_1_1RegisterScheduler.html#a9838c18792eca0bead6ca83c21b6231c">llvm::RegisterScheduler::FunctionPassCtor</a></div><div class="ttdeci">ScheduleDAGSDNodes *(*)(SelectionDAGISel *, CodeGenOpt::Level) FunctionPassCtor</div><div class="ttdef"><b>Definition:</b> <a href="SchedulerRegistry_8h_source.html#l00035">SchedulerRegistry.h:36</a></div></div>
<div class="ttc" id="aclassllvm_1_1SDep_html"><div class="ttname"><a href="classllvm_1_1SDep.html">llvm::SDep</a></div><div class="ttdoc">Scheduling dependency.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00049">ScheduleDAG.h:49</a></div></div>
<div class="ttc" id="aclassllvm_1_1SUnit_html"><div class="ttname"><a href="classllvm_1_1SUnit.html">llvm::SUnit</a></div><div class="ttdoc">Scheduling unit. This is a node in the scheduling DAG.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00242">ScheduleDAG.h:242</a></div></div>
<div class="ttc" id="aclassllvm_1_1SelectionDAGTargetInfo_html"><div class="ttname"><a href="classllvm_1_1SelectionDAGTargetInfo.html">llvm::SelectionDAGTargetInfo</a></div><div class="ttdoc">Targets can subclass this to parameterize the SelectionDAG lowering and instruction selection process...</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGTargetInfo_8h_source.html#l00031">SelectionDAGTargetInfo.h:31</a></div></div>
<div class="ttc" id="aclassllvm_1_1SmallVectorImpl_html"><div class="ttname"><a href="classllvm_1_1SmallVectorImpl.html">llvm::SmallVectorImpl</a></div><div class="ttdoc">This class consists of common code factored out of the SmallVector class to reduce code duplication b...</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00315">SmallVector.h:315</a></div></div>
<div class="ttc" id="aclassllvm_1_1SmallVectorImpl_html_aac0ea55010b7b1a301e65a0baea057aa"><div class="ttname"><a href="classllvm_1_1SmallVectorImpl.html#aac0ea55010b7b1a301e65a0baea057aa">llvm::SmallVectorImpl::clear</a></div><div class="ttdeci">void clear()</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00339">SmallVector.h:339</a></div></div>
<div class="ttc" id="aclassllvm_1_1StringRef_html"><div class="ttname"><a href="classllvm_1_1StringRef.html">llvm::StringRef</a></div><div class="ttdoc">StringRef - Represent a constant reference to a string, i.e.</div><div class="ttdef"><b>Definition:</b> <a href="StringRef_8h_source.html#l00048">StringRef.h:48</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetFrameLowering_html"><div class="ttname"><a href="classllvm_1_1TargetFrameLowering.html">llvm::TargetFrameLowering</a></div><div class="ttdoc">Information about stack frame layout on the target.</div><div class="ttdef"><b>Definition:</b> <a href="TargetFrameLowering_8h_source.html#l00042">TargetFrameLowering.h:42</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html">llvm::TargetInstrInfo</a></div><div class="ttdoc">TargetInstrInfo - Interface to description of machine instruction set.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00067">TargetInstrInfo.h:67</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetLowering_html"><div class="ttname"><a href="classllvm_1_1TargetLowering.html">llvm::TargetLowering</a></div><div class="ttdoc">This class defines information used to lower LLVM code to legal SelectionDAG operators that the targe...</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l02885">TargetLowering.h:2885</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></div><div class="ttdoc">TargetRegisterInfo base class - We assume that the target defines a static array of TargetRegisterDes...</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00219">TargetRegisterInfo.h:219</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetSchedModel_html"><div class="ttname"><a href="classllvm_1_1TargetSchedModel.html">llvm::TargetSchedModel</a></div><div class="ttdoc">Provide an instruction scheduling machine model to CodeGen passes.</div><div class="ttdef"><b>Definition:</b> <a href="TargetSchedule_8h_source.html#l00031">TargetSchedule.h:31</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetSubtargetInfo_html"><div class="ttname"><a href="classllvm_1_1TargetSubtargetInfo.html">llvm::TargetSubtargetInfo</a></div><div class="ttdoc">TargetSubtargetInfo - Generic base class for all target subtargets.</div><div class="ttdef"><b>Definition:</b> <a href="TargetSubtargetInfo_8h_source.html#l00062">TargetSubtargetInfo.h:62</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetSubtargetInfo_html_a1322687bebc99c66aa3e9ed55b4e384d"><div class="ttname"><a href="classllvm_1_1TargetSubtargetInfo.html#a1322687bebc99c66aa3e9ed55b4e384d">llvm::TargetSubtargetInfo::enableJoinGlobalCopies</a></div><div class="ttdeci">virtual bool enableJoinGlobalCopies() const</div><div class="ttdoc">True if the subtarget should enable joining global copies.</div><div class="ttdef"><b>Definition:</b> <a href="TargetSubtargetInfo_8cpp_source.html#l00040">TargetSubtargetInfo.cpp:40</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetSubtargetInfo_html_a16f5fc5b50a25526ccc86154ee2274a9"><div class="ttname"><a href="classllvm_1_1TargetSubtargetInfo.html#a16f5fc5b50a25526ccc86154ee2274a9">llvm::TargetSubtargetInfo::~TargetSubtargetInfo</a></div><div class="ttdeci">~TargetSubtargetInfo() override</div></div>
<div class="ttc" id="aclassllvm_1_1TargetSubtargetInfo_html_a1a2a680f3fb5e79a36b487875c32b28e"><div class="ttname"><a href="classllvm_1_1TargetSubtargetInfo.html#a1a2a680f3fb5e79a36b487875c32b28e">llvm::TargetSubtargetInfo::enableIndirectBrExpand</a></div><div class="ttdeci">virtual bool enableIndirectBrExpand() const</div><div class="ttdoc">True if the subtarget should run the indirectbr expansion pass.</div><div class="ttdef"><b>Definition:</b> <a href="TargetSubtargetInfo_8cpp_source.html#l00032">TargetSubtargetInfo.cpp:32</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetSubtargetInfo_html_a20310fa71bf28c3b31d0eb7ec699d21b"><div class="ttname"><a href="classllvm_1_1TargetSubtargetInfo.html#a20310fa71bf28c3b31d0eb7ec699d21b">llvm::TargetSubtargetInfo::AntiDepBreakMode</a></div><div class="ttdeci">enum { ANTIDEP_NONE, ANTIDEP_CRITICAL, ANTIDEP_ALL } AntiDepBreakMode</div><div class="ttdef"><b>Definition:</b> <a href="TargetSubtargetInfo_8h_source.html#l00075">TargetSubtargetInfo.h:75</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetSubtargetInfo_html_a252050dd904f0a98ab339cbc6c4d6a08"><div class="ttname"><a href="classllvm_1_1TargetSubtargetInfo.html#a252050dd904f0a98ab339cbc6c4d6a08">llvm::TargetSubtargetInfo::getInstructionSelector</a></div><div class="ttdeci">virtual const InstructionSelector * getInstructionSelector() const</div><div class="ttdef"><b>Definition:</b> <a href="TargetSubtargetInfo_8h_source.html#l00109">TargetSubtargetInfo.h:109</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetSubtargetInfo_html_a2a85b5090dc5d72e84fe08feff3c271b"><div class="ttname"><a href="classllvm_1_1TargetSubtargetInfo.html#a2a85b5090dc5d72e84fe08feff3c271b">llvm::TargetSubtargetInfo::getHwMode</a></div><div class="ttdeci">virtual unsigned getHwMode() const</div><div class="ttdef"><b>Definition:</b> <a href="TargetSubtargetInfo_8h_source.html#l00113">TargetSubtargetInfo.h:113</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetSubtargetInfo_html_a3182b054aa29b9217d2a8cb49da7d0ce"><div class="ttname"><a href="classllvm_1_1TargetSubtargetInfo.html#a3182b054aa29b9217d2a8cb49da7d0ce">llvm::TargetSubtargetInfo::getSelectionDAGInfo</a></div><div class="ttdeci">virtual const SelectionDAGTargetInfo * getSelectionDAGInfo() const</div><div class="ttdef"><b>Definition:</b> <a href="TargetSubtargetInfo_8h_source.html#l00100">TargetSubtargetInfo.h:100</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetSubtargetInfo_html_a43c530c830206ecf5ad3359364634c75"><div class="ttname"><a href="classllvm_1_1TargetSubtargetInfo.html#a43c530c830206ecf5ad3359364634c75">llvm::TargetSubtargetInfo::getRegisterInfo</a></div><div class="ttdeci">virtual const TargetRegisterInfo * getRegisterInfo() const</div><div class="ttdoc">getRegisterInfo - If register information is available, return it.</div><div class="ttdef"><b>Definition:</b> <a href="TargetSubtargetInfo_8h_source.html#l00125">TargetSubtargetInfo.h:125</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetSubtargetInfo_html_a4e852ca8fe636c10037c8ffe179e78b6"><div class="ttname"><a href="classllvm_1_1TargetSubtargetInfo.html#a4e852ca8fe636c10037c8ffe179e78b6">llvm::TargetSubtargetInfo::getDAGScheduler</a></div><div class="ttdeci">virtual RegisterScheduler::FunctionPassCtor getDAGScheduler(CodeGenOpt::Level) const</div><div class="ttdoc">Target can subclass this hook to select a different DAG scheduler.</div><div class="ttdef"><b>Definition:</b> <a href="TargetSubtargetInfo_8h_source.html#l00117">TargetSubtargetInfo.h:117</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetSubtargetInfo_html_a5ff3040546aa8fcdf80dea4034a60d96"><div class="ttname"><a href="classllvm_1_1TargetSubtargetInfo.html#a5ff3040546aa8fcdf80dea4034a60d96">llvm::TargetSubtargetInfo::getCustomPBQPConstraints</a></div><div class="ttdeci">virtual std::unique_ptr&lt; PBQPRAConstraint &gt; getCustomPBQPConstraints() const</div><div class="ttdoc">Return PBQPConstraint(s) for the target.</div><div class="ttdef"><b>Definition:</b> <a href="TargetSubtargetInfo_8h_source.html#l00283">TargetSubtargetInfo.h:283</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetSubtargetInfo_html_a6f4128768ac4b61cb0cfc5e8cd8b9cc9"><div class="ttname"><a href="classllvm_1_1TargetSubtargetInfo.html#a6f4128768ac4b61cb0cfc5e8cd8b9cc9">llvm::TargetSubtargetInfo::enableRALocalReassignment</a></div><div class="ttdeci">virtual bool enableRALocalReassignment(CodeGenOpt::Level OptLevel) const</div><div class="ttdoc">True if the subtarget should run the local reassignment heuristic of the register allocator.</div><div class="ttdef"><b>Definition:</b> <a href="TargetSubtargetInfo_8cpp_source.html#l00044">TargetSubtargetInfo.cpp:44</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetSubtargetInfo_html_a72693146cc01946f26dd28429813dd60"><div class="ttname"><a href="classllvm_1_1TargetSubtargetInfo.html#a72693146cc01946f26dd28429813dd60">llvm::TargetSubtargetInfo::getCriticalPathRCs</a></div><div class="ttdeci">virtual void getCriticalPathRCs(RegClassVector &amp;CriticalPathRCs) const</div><div class="ttdef"><b>Definition:</b> <a href="TargetSubtargetInfo_8h_source.html#l00236">TargetSubtargetInfo.h:236</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetSubtargetInfo_html_a73d86eabd25d4e6a05310e1b0d445d0a"><div class="ttname"><a href="classllvm_1_1TargetSubtargetInfo.html#a73d86eabd25d4e6a05310e1b0d445d0a">llvm::TargetSubtargetInfo::enableMachineScheduler</a></div><div class="ttdeci">virtual bool enableMachineScheduler() const</div><div class="ttdoc">True if the subtarget should run MachineScheduler after aggressive coalescing.</div><div class="ttdef"><b>Definition:</b> <a href="TargetSubtargetInfo_8cpp_source.html#l00036">TargetSubtargetInfo.cpp:36</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetSubtargetInfo_html_a828c19734901ecc63d08d95a9c9d9f6e"><div class="ttname"><a href="classllvm_1_1TargetSubtargetInfo.html#a828c19734901ecc63d08d95a9c9d9f6e">llvm::TargetSubtargetInfo::adjustSchedDependency</a></div><div class="ttdeci">virtual void adjustSchedDependency(SUnit *def, SUnit *use, SDep &amp;dep) const</div><div class="ttdef"><b>Definition:</b> <a href="TargetSubtargetInfo_8h_source.html#l00227">TargetSubtargetInfo.h:227</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetSubtargetInfo_html_a858321b3c61bbf6ead2072902d01dd6c"><div class="ttname"><a href="classllvm_1_1TargetSubtargetInfo.html#a858321b3c61bbf6ead2072902d01dd6c">llvm::TargetSubtargetInfo::ignoreCSRForAllocationOrder</a></div><div class="ttdeci">virtual bool ignoreCSRForAllocationOrder(const MachineFunction &amp;MF, unsigned PhysReg) const</div><div class="ttdoc">True if the register allocator should use the allocation orders exactly as written in the tablegen de...</div><div class="ttdef"><b>Definition:</b> <a href="TargetSubtargetInfo_8h_source.html#l00298">TargetSubtargetInfo.h:298</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetSubtargetInfo_html_a86428c2c5b7e83ae2ca900eee58b3cb7"><div class="ttname"><a href="classllvm_1_1TargetSubtargetInfo.html#a86428c2c5b7e83ae2ca900eee58b3cb7">llvm::TargetSubtargetInfo::isDependencyBreaking</a></div><div class="ttdeci">virtual bool isDependencyBreaking(const MachineInstr *MI, APInt &amp;Mask) const</div><div class="ttdoc">Returns true if MI is a dependency breaking instruction for the subtarget.</div><div class="ttdef"><b>Definition:</b> <a href="TargetSubtargetInfo_8h_source.html#l00167">TargetSubtargetInfo.h:167</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetSubtargetInfo_html_a9263ace85b7b15b4c903861b1f95e070"><div class="ttname"><a href="classllvm_1_1TargetSubtargetInfo.html#a9263ace85b7b15b4c903861b1f95e070">llvm::TargetSubtargetInfo::getCallLowering</a></div><div class="ttdeci">virtual const CallLowering * getCallLowering() const</div><div class="ttdef"><b>Definition:</b> <a href="TargetSubtargetInfo_8h_source.html#l00103">TargetSubtargetInfo.h:103</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetSubtargetInfo_html_a9546854031006fe46295d6430e170861"><div class="ttname"><a href="classllvm_1_1TargetSubtargetInfo.html#a9546854031006fe46295d6430e170861">llvm::TargetSubtargetInfo::isXRaySupported</a></div><div class="ttdeci">virtual bool isXRaySupported() const</div><div class="ttdef"><b>Definition:</b> <a href="TargetSubtargetInfo_8h_source.html#l00083">TargetSubtargetInfo.h:83</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetSubtargetInfo_html_a9768b8e3c00648b38189b95d6603729b"><div class="ttname"><a href="classllvm_1_1TargetSubtargetInfo.html#a9768b8e3c00648b38189b95d6603729b">llvm::TargetSubtargetInfo::getRegBankInfo</a></div><div class="ttdeci">virtual const RegisterBankInfo * getRegBankInfo() const</div><div class="ttdoc">If the information for the register banks is available, return it.</div><div class="ttdef"><b>Definition:</b> <a href="TargetSubtargetInfo_8h_source.html#l00129">TargetSubtargetInfo.h:129</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetSubtargetInfo_html_a97ec020f20d345ae76e9b1ff450b4ffa"><div class="ttname"><a href="classllvm_1_1TargetSubtargetInfo.html#a97ec020f20d345ae76e9b1ff450b4ffa">llvm::TargetSubtargetInfo::useAA</a></div><div class="ttdeci">virtual bool useAA() const</div><div class="ttdoc">Enable use of alias analysis during code generation (during MI scheduling, DAGCombine,...</div><div class="ttdef"><b>Definition:</b> <a href="TargetSubtargetInfo_8cpp_source.html#l00057">TargetSubtargetInfo.cpp:57</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetSubtargetInfo_html_a9cd7c54e0bb13cc01c4e2a4133a40ee4"><div class="ttname"><a href="classllvm_1_1TargetSubtargetInfo.html#a9cd7c54e0bb13cc01c4e2a4133a40ee4">llvm::TargetSubtargetInfo::overrideSchedPolicy</a></div><div class="ttdeci">virtual void overrideSchedPolicy(MachineSchedPolicy &amp;Policy, unsigned NumRegionInstrs) const</div><div class="ttdoc">Override generic scheduling policy within a region.</div><div class="ttdef"><b>Definition:</b> <a href="TargetSubtargetInfo_8h_source.html#l00222">TargetSubtargetInfo.h:222</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetSubtargetInfo_html_a9dcc67e69eb59bda015cba5764f1091a"><div class="ttname"><a href="classllvm_1_1TargetSubtargetInfo.html#a9dcc67e69eb59bda015cba5764f1091a">llvm::TargetSubtargetInfo::TargetSubtargetInfo</a></div><div class="ttdeci">TargetSubtargetInfo(const TargetSubtargetInfo &amp;)=delete</div></div>
<div class="ttc" id="aclassllvm_1_1TargetSubtargetInfo_html_a9e6de090b178b663c02bc8aa8fe70226"><div class="ttname"><a href="classllvm_1_1TargetSubtargetInfo.html#a9e6de090b178b663c02bc8aa8fe70226">llvm::TargetSubtargetInfo::mirFileLoaded</a></div><div class="ttdeci">virtual void mirFileLoaded(MachineFunction &amp;MF) const</div><div class="ttdoc">This is called after a .mir file was loaded.</div><div class="ttdef"><b>Definition:</b> <a href="TargetSubtargetInfo_8cpp_source.html#l00061">TargetSubtargetInfo.cpp:61</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetSubtargetInfo_html_aa227d641b2159afa4daf982ce65bc2e3"><div class="ttname"><a href="classllvm_1_1TargetSubtargetInfo.html#aa227d641b2159afa4daf982ce65bc2e3">llvm::TargetSubtargetInfo::getAntiDepBreakMode</a></div><div class="ttdeci">virtual AntiDepBreakMode getAntiDepBreakMode() const</div><div class="ttdef"><b>Definition:</b> <a href="TargetSubtargetInfo_8h_source.html#l00231">TargetSubtargetInfo.h:231</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetSubtargetInfo_html_aa4733ba4920d9b8a0a8d8545183f335e"><div class="ttname"><a href="classllvm_1_1TargetSubtargetInfo.html#aa4733ba4920d9b8a0a8d8545183f335e">llvm::TargetSubtargetInfo::enableAdvancedRASplitCost</a></div><div class="ttdeci">virtual bool enableAdvancedRASplitCost() const</div><div class="ttdoc">True if the subtarget should consider the cost of local intervals created by a split candidate when c...</div><div class="ttdef"><b>Definition:</b> <a href="TargetSubtargetInfo_8cpp_source.html#l00049">TargetSubtargetInfo.cpp:49</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetSubtargetInfo_html_aa483766fca31e32c897fe8f80f74dc99"><div class="ttname"><a href="classllvm_1_1TargetSubtargetInfo.html#aa483766fca31e32c897fe8f80f74dc99">llvm::TargetSubtargetInfo::getPostRAMutations</a></div><div class="ttdeci">virtual void getPostRAMutations(std::vector&lt; std::unique_ptr&lt; ScheduleDAGMutation &gt; &gt; &amp;Mutations) const</div><div class="ttdef"><b>Definition:</b> <a href="TargetSubtargetInfo_8h_source.html#l00242">TargetSubtargetInfo.h:242</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetSubtargetInfo_html_aa8880b0b91cfcde86e7a0bc1eb6f76c3"><div class="ttname"><a href="classllvm_1_1TargetSubtargetInfo.html#aa8880b0b91cfcde86e7a0bc1eb6f76c3">llvm::TargetSubtargetInfo::getSMSMutations</a></div><div class="ttdeci">virtual void getSMSMutations(std::vector&lt; std::unique_ptr&lt; ScheduleDAGMutation &gt; &gt; &amp;Mutations) const</div><div class="ttdef"><b>Definition:</b> <a href="TargetSubtargetInfo_8h_source.html#l00248">TargetSubtargetInfo.h:248</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetSubtargetInfo_html_ab5533c55bedcb5ac86e6820a33fb1c54"><div class="ttname"><a href="classllvm_1_1TargetSubtargetInfo.html#ab5533c55bedcb5ac86e6820a33fb1c54">llvm::TargetSubtargetInfo::enableAtomicExpand</a></div><div class="ttdeci">virtual bool enableAtomicExpand() const</div><div class="ttdoc">True if the subtarget should run the atomic expansion pass.</div><div class="ttdef"><b>Definition:</b> <a href="TargetSubtargetInfo_8cpp_source.html#l00028">TargetSubtargetInfo.cpp:28</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetSubtargetInfo_html_ab66dcbfe4b57f7aca196b4c438265f33"><div class="ttname"><a href="classllvm_1_1TargetSubtargetInfo.html#ab66dcbfe4b57f7aca196b4c438265f33">llvm::TargetSubtargetInfo::enableMachinePipeliner</a></div><div class="ttdeci">virtual bool enableMachinePipeliner() const</div><div class="ttdoc">True if the subtarget should run MachinePipeliner.</div><div class="ttdef"><b>Definition:</b> <a href="TargetSubtargetInfo_8h_source.html#l00197">TargetSubtargetInfo.h:197</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetSubtargetInfo_html_abc4d15552b6f7e8b121a84146a69aa59"><div class="ttname"><a href="classllvm_1_1TargetSubtargetInfo.html#abc4d15552b6f7e8b121a84146a69aa59">llvm::TargetSubtargetInfo::getLegalizerInfo</a></div><div class="ttdeci">virtual const LegalizerInfo * getLegalizerInfo() const</div><div class="ttdef"><b>Definition:</b> <a href="TargetSubtargetInfo_8h_source.html#l00121">TargetSubtargetInfo.h:121</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetSubtargetInfo_html_abdc20e43d0f27d58b009b63f13e77d13"><div class="ttname"><a href="classllvm_1_1TargetSubtargetInfo.html#abdc20e43d0f27d58b009b63f13e77d13">llvm::TargetSubtargetInfo::useDFAforSMS</a></div><div class="ttdeci">virtual bool useDFAforSMS() const</div><div class="ttdoc">Default to DFA for resource management, return false when target will use ProcResource in InstrSchedM...</div><div class="ttdef"><b>Definition:</b> <a href="TargetSubtargetInfo_8h_source.html#l00254">TargetSubtargetInfo.h:254</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetSubtargetInfo_html_ac2d0aeea41259fe1b74dce5c8dbb0de3"><div class="ttname"><a href="classllvm_1_1TargetSubtargetInfo.html#ac2d0aeea41259fe1b74dce5c8dbb0de3">llvm::TargetSubtargetInfo::getOptLevelToEnablePostRAScheduler</a></div><div class="ttdeci">virtual CodeGenOpt::Level getOptLevelToEnablePostRAScheduler() const</div><div class="ttdef"><b>Definition:</b> <a href="TargetSubtargetInfo_8h_source.html#l00258">TargetSubtargetInfo.h:258</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetSubtargetInfo_html_ac83b44e69c9f9f4f9d60be2d72f4a5df"><div class="ttname"><a href="classllvm_1_1TargetSubtargetInfo.html#ac83b44e69c9f9f4f9d60be2d72f4a5df">llvm::TargetSubtargetInfo::getFrameLowering</a></div><div class="ttdeci">virtual const TargetFrameLowering * getFrameLowering() const</div><div class="ttdef"><b>Definition:</b> <a href="TargetSubtargetInfo_8h_source.html#l00096">TargetSubtargetInfo.h:96</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetSubtargetInfo_html_acd3542c354313777c3eaf1af365604d2"><div class="ttname"><a href="classllvm_1_1TargetSubtargetInfo.html#acd3542c354313777c3eaf1af365604d2">llvm::TargetSubtargetInfo::isOptimizableRegisterMove</a></div><div class="ttdeci">virtual bool isOptimizableRegisterMove(const MachineInstr *MI) const</div><div class="ttdoc">Returns true if MI is a candidate for move elimination.</div><div class="ttdef"><b>Definition:</b> <a href="TargetSubtargetInfo_8h_source.html#l00180">TargetSubtargetInfo.h:180</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetSubtargetInfo_html_acd858ed72f11db9444617740c3622608"><div class="ttname"><a href="classllvm_1_1TargetSubtargetInfo.html#acd858ed72f11db9444617740c3622608">llvm::TargetSubtargetInfo::getInstrInfo</a></div><div class="ttdeci">virtual const TargetInstrInfo * getInstrInfo() const</div><div class="ttdef"><b>Definition:</b> <a href="TargetSubtargetInfo_8h_source.html#l00095">TargetSubtargetInfo.h:95</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetSubtargetInfo_html_acfcd25a347c1a8e63210e7b2c6ee8910"><div class="ttname"><a href="classllvm_1_1TargetSubtargetInfo.html#acfcd25a347c1a8e63210e7b2c6ee8910">llvm::TargetSubtargetInfo::isZeroIdiom</a></div><div class="ttdeci">virtual bool isZeroIdiom(const MachineInstr *MI, APInt &amp;Mask) const</div><div class="ttdoc">Returns true if MI is a dependency breaking zero-idiom instruction for the subtarget.</div><div class="ttdef"><b>Definition:</b> <a href="TargetSubtargetInfo_8h_source.html#l00156">TargetSubtargetInfo.h:156</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetSubtargetInfo_html_ad2b45ae427a9b2704c82e120d1a94e09"><div class="ttname"><a href="classllvm_1_1TargetSubtargetInfo.html#ad2b45ae427a9b2704c82e120d1a94e09">llvm::TargetSubtargetInfo::enableMachineSchedDefaultSched</a></div><div class="ttdeci">virtual bool enableMachineSchedDefaultSched() const</div><div class="ttdoc">True if the machine scheduler should disable the TLI preference for preRA scheduling with the source ...</div><div class="ttdef"><b>Definition:</b> <a href="TargetSubtargetInfo_8h_source.html#l00194">TargetSubtargetInfo.h:194</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetSubtargetInfo_html_ad8d442c18b35ab8bc3468c1e9de23791"><div class="ttname"><a href="classllvm_1_1TargetSubtargetInfo.html#ad8d442c18b35ab8bc3468c1e9de23791">llvm::TargetSubtargetInfo::enablePostRAScheduler</a></div><div class="ttdeci">virtual bool enablePostRAScheduler() const</div><div class="ttdoc">True if the subtarget should run a scheduler after register allocation.</div><div class="ttdef"><b>Definition:</b> <a href="TargetSubtargetInfo_8cpp_source.html#l00053">TargetSubtargetInfo.cpp:53</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetSubtargetInfo_html_ada8a311babe7128c11eaf0ad96547ae6"><div class="ttname"><a href="classllvm_1_1TargetSubtargetInfo.html#ada8a311babe7128c11eaf0ad96547ae6">llvm::TargetSubtargetInfo::enableSubRegLiveness</a></div><div class="ttdeci">virtual bool enableSubRegLiveness() const</div><div class="ttdoc">Enable tracking of subregister liveness in register allocator.</div><div class="ttdef"><b>Definition:</b> <a href="TargetSubtargetInfo_8h_source.html#l00290">TargetSubtargetInfo.h:290</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetSubtargetInfo_html_ade3f0d8b35d67c43df9425bb730a9a7c"><div class="ttname"><a href="classllvm_1_1TargetSubtargetInfo.html#ade3f0d8b35d67c43df9425bb730a9a7c">llvm::TargetSubtargetInfo::getTargetLowering</a></div><div class="ttdeci">virtual const TargetLowering * getTargetLowering() const</div><div class="ttdef"><b>Definition:</b> <a href="TargetSubtargetInfo_8h_source.html#l00099">TargetSubtargetInfo.h:99</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetSubtargetInfo_html_ae1f9b65239ddc3a0662b679817e477d3"><div class="ttname"><a href="classllvm_1_1TargetSubtargetInfo.html#ae1f9b65239ddc3a0662b679817e477d3">llvm::TargetSubtargetInfo::getInstrItineraryData</a></div><div class="ttdeci">virtual const InstrItineraryData * getInstrItineraryData() const</div><div class="ttdoc">getInstrItineraryData - Returns instruction itinerary data for the target or specific subtarget.</div><div class="ttdef"><b>Definition:</b> <a href="TargetSubtargetInfo_8h_source.html#l00133">TargetSubtargetInfo.h:133</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetSubtargetInfo_html_ae7cda8924c60f445e822e54c32c42314"><div class="ttname"><a href="classllvm_1_1TargetSubtargetInfo.html#ae7cda8924c60f445e822e54c32c42314">llvm::TargetSubtargetInfo::resolveSchedClass</a></div><div class="ttdeci">virtual unsigned resolveSchedClass(unsigned SchedClass, const MachineInstr *MI, const TargetSchedModel *SchedModel) const</div><div class="ttdoc">Resolve a SchedClass at runtime, where SchedClass identifies an MCSchedClassDesc with the isVariant p...</div><div class="ttdef"><b>Definition:</b> <a href="TargetSubtargetInfo_8h_source.html#l00141">TargetSubtargetInfo.h:141</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetSubtargetInfo_html_aec9ab6801759237bf7686788919afdd4"><div class="ttname"><a href="classllvm_1_1TargetSubtargetInfo.html#aec9ab6801759237bf7686788919afdd4">llvm::TargetSubtargetInfo::TargetSubtargetInfo</a></div><div class="ttdeci">TargetSubtargetInfo()=delete</div></div>
<div class="ttc" id="aclassllvm_1_1TargetSubtargetInfo_html_aefedf8107aca8dd85688d3d658b4833a"><div class="ttname"><a href="classllvm_1_1TargetSubtargetInfo.html#aefedf8107aca8dd85688d3d658b4833a">llvm::TargetSubtargetInfo::operator=</a></div><div class="ttdeci">TargetSubtargetInfo &amp; operator=(const TargetSubtargetInfo &amp;)=delete</div></div>
<div class="ttc" id="aclassllvm_1_1TargetSubtargetInfo_html_afe6b98d9295d887d7fcb20f3de92517b"><div class="ttname"><a href="classllvm_1_1TargetSubtargetInfo.html#afe6b98d9295d887d7fcb20f3de92517b">llvm::TargetSubtargetInfo::enableEarlyIfConversion</a></div><div class="ttdeci">virtual bool enableEarlyIfConversion() const</div><div class="ttdoc">Enable the use of the early if conversion pass.</div><div class="ttdef"><b>Definition:</b> <a href="TargetSubtargetInfo_8h_source.html#l00278">TargetSubtargetInfo.h:278</a></div></div>
<div class="ttc" id="aclassllvm_1_1Triple_html"><div class="ttname"><a href="classllvm_1_1Triple.html">llvm::Triple</a></div><div class="ttdoc">Triple - Helper class for working with autoconf configuration names.</div><div class="ttdef"><b>Definition:</b> <a href="Triple_8h_source.html#l00043">Triple.h:43</a></div></div>
<div class="ttc" id="anamespacellvm_1_1CodeGenOpt_html_a411055ea15209051c2370bbf655ec8d4"><div class="ttname"><a href="namespacellvm_1_1CodeGenOpt.html#a411055ea15209051c2370bbf655ec8d4">llvm::CodeGenOpt::Level</a></div><div class="ttdeci">Level</div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_8h_source.html#l00052">CodeGen.h:52</a></div></div>
<div class="ttc" id="anamespacellvm_1_1CodeGenOpt_html_a411055ea15209051c2370bbf655ec8d4a3393aeca011bfa5bdd6a8e64edd7f565"><div class="ttname"><a href="namespacellvm_1_1CodeGenOpt.html#a411055ea15209051c2370bbf655ec8d4a3393aeca011bfa5bdd6a8e64edd7f565">llvm::CodeGenOpt::Default</a></div><div class="ttdeci">@ Default</div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_8h_source.html#l00055">CodeGen.h:55</a></div></div>
<div class="ttc" id="anamespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This class represents lattice values for constants.</div><div class="ttdef"><b>Definition:</b> <a href="AllocatorList_8h_source.html#l00023">AllocatorList.h:23</a></div></div>
<div class="ttc" id="astructllvm_1_1InstrStage_html"><div class="ttname"><a href="structllvm_1_1InstrStage.html">llvm::InstrStage</a></div><div class="ttdoc">These values represent a non-pipelined step in the execution of an instruction.</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrItineraries_8h_source.html#l00058">MCInstrItineraries.h:58</a></div></div>
<div class="ttc" id="astructllvm_1_1MCReadAdvanceEntry_html"><div class="ttname"><a href="structllvm_1_1MCReadAdvanceEntry.html">llvm::MCReadAdvanceEntry</a></div><div class="ttdoc">Specify the number of cycles allowed after instruction issue before a particular use operand reads it...</div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00095">MCSchedule.h:95</a></div></div>
<div class="ttc" id="astructllvm_1_1MCWriteLatencyEntry_html"><div class="ttname"><a href="structllvm_1_1MCWriteLatencyEntry.html">llvm::MCWriteLatencyEntry</a></div><div class="ttdoc">Specify the latency in cpu cycles for a particular scheduling class and def index.</div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00078">MCSchedule.h:78</a></div></div>
<div class="ttc" id="astructllvm_1_1MCWriteProcResEntry_html"><div class="ttname"><a href="structllvm_1_1MCWriteProcResEntry.html">llvm::MCWriteProcResEntry</a></div><div class="ttdoc">Identify one of the processor resource kinds consumed by a particular scheduling class for the specif...</div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00064">MCSchedule.h:64</a></div></div>
<div class="ttc" id="astructllvm_1_1MachineSchedPolicy_html"><div class="ttname"><a href="structllvm_1_1MachineSchedPolicy.html">llvm::MachineSchedPolicy</a></div><div class="ttdoc">Define a generic scheduling policy for targets that don't provide their own MachineSchedStrategy.</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00172">MachineScheduler.h:172</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Wed Jul 13 2022 11:21:05 for LLVM by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.5
</small></address>
</body>
</html>
