<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.7"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>XeTLA: include/subgroup/tile/impl/payload_xe.hpp Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
  $(document).ready(function() { init_search(); });
/* @license-end */
</script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.5/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">XeTLA<span id="projectnumber">&#160;v0.3.6</span>
   </div>
   <div id="projectbrief">IntelÂ® Xe Templates for Linear Algebra - API Definition Document</div>
  </td>
    <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <span id="MSearchSelect"                onmouseover="return searchBox.OnSearchSelectShow()"                onmouseout="return searchBox.OnSearchSelectHide()">&#160;</span>
          <input type="text" id="MSearchField" value="" placeholder="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.svg" alt=""/></a>
          </span>
        </div>
</td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.7 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('payload__xe_8hpp_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="headertitle"><div class="title">payload_xe.hpp</div></div>
</div><!--header-->
<div class="contents">
<a href="payload__xe_8hpp.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">/*******************************************************************************</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment">* Copyright (c) 2022-2023 Intel Corporation</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment">*</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment">* Licensed under the Apache License, Version 2.0 (the &quot;License&quot;);</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment">* you may not use this file except in compliance with the License.</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment">* You may obtain a copy of the License at</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span><span class="comment">*</span></div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span><span class="comment">*     http://www.apache.org/licenses/LICENSE-2.0</span></div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="comment">*</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="comment">* Unless required by applicable law or agreed to in writing, software</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span><span class="comment">* distributed under the License is distributed on an &quot;AS IS&quot; BASIS,</span></div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="comment">* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.</span></div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span><span class="comment">* See the License for the specific language governing permissions and</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span><span class="comment">* limitations under the License.</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span><span class="comment">*******************************************************************************/</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span> </div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span> </div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span><span class="preprocessor">#pragma once</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span> </div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span><span class="preprocessor">#include &quot;<a class="code" href="subgroup_2tile_2api_8hpp.html">subgroup/tile/api.hpp</a>&quot;</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="preprocessor">#include &quot;<a class="code" href="op__function_8hpp.html">subgroup/tile/impl/op_function.hpp</a>&quot;</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span> </div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span><span class="keyword">namespace </span><a class="code hl_namespace" href="namespacegpu_1_1xetla_1_1subgroup.html">gpu::xetla::subgroup</a> {</div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span> </div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span><span class="keyword">template</span> &lt;<span class="keyword">typename</span> dtype_, <span class="keyword">typename</span> tile_desc_, <a class="code hl_enumeration" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">mem_layout</a> mem_layout_,</div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span>        <a class="code hl_enumeration" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag_, uint32_t alignment_&gt;</div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_555b769d6bcab0991048d115551ad3d6.html">   38</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">mem_payload_t</a>&lt;</div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span>        <a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_555b769d6bcab0991048d115551ad3d6.html#a3e26f7176b60fca9e65195258df7c6eb">mem_desc_t</a>&lt;dtype_, mem_layout_, <a class="code hl_enumeration" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59d">mem_space</a>::<a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59da9c70933aff6b2a6d08c687a6cbb6b765">global</a>, alignment_&gt;,</div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span>        tile_desc_, <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7af359df7632214793e086fdf1885d5db6">msg_type::block_2d</a>, arch_tag_,</div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span>        std::enable_if_t&lt;(arch_tag_ == gpu_arch::Xe)&gt;&gt; {</div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_555b769d6bcab0991048d115551ad3d6.html#a375b4f76ee26303763d6fba0d4029ba2">   42</a></span>    <span class="keyword">using </span><a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_555b769d6bcab0991048d115551ad3d6.html#a375b4f76ee26303763d6fba0d4029ba2">tile_desc</a> = tile_desc_;</div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_555b769d6bcab0991048d115551ad3d6.html#a3e26f7176b60fca9e65195258df7c6eb">   43</a></span>    <span class="keyword">using </span><a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_555b769d6bcab0991048d115551ad3d6.html#a3e26f7176b60fca9e65195258df7c6eb">mem_desc_t</a></div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span>            = <a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_555b769d6bcab0991048d115551ad3d6.html#a3e26f7176b60fca9e65195258df7c6eb">mem_desc_t&lt;dtype_, mem_layout_, mem_space::global, alignment_&gt;</a>;</div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_555b769d6bcab0991048d115551ad3d6.html#aa7c820758b3c4bc294666be61b4a25b2">   45</a></span>    <span class="keyword">using </span><a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_555b769d6bcab0991048d115551ad3d6.html#aa7c820758b3c4bc294666be61b4a25b2">dtype</a> = dtype_;</div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_555b769d6bcab0991048d115551ad3d6.html#ad0f562cbda96f002b178e620b93d0c9c">   46</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> <a class="code hl_enumeration" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7">msg_type</a> message_type = <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7af359df7632214793e086fdf1885d5db6">msg_type::block_2d</a>;</div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_555b769d6bcab0991048d115551ad3d6.html#aab638a2bf02fe5b45091d8dc81c1411b">   47</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> <a class="code hl_enumeration" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59d">mem_space</a> memory_space = <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59da9c70933aff6b2a6d08c687a6cbb6b765">mem_space::global</a>;</div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_555b769d6bcab0991048d115551ad3d6.html#acf714a8c27ec8e67dae2d3051b673047">   48</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> <a class="code hl_enumeration" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">mem_layout</a> memory_layout = mem_layout_;</div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_555b769d6bcab0991048d115551ad3d6.html#a1543fa41d214c950470bad882ffcdc9a">   49</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> <a class="code hl_enumeration" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag = arch_tag_;</div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span> </div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span><span class="keyword">private</span>:</div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t block_size_x = tile_desc::block_size_x;</div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t block_size_y = tile_desc::block_size_y;</div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t num_block_x = tile_desc::num_block_x;</div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t num_block_y = tile_desc::num_block_y;</div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t num_block = tile_desc::num_block;</div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t remained_size_y = tile_desc::remained_size_y;</div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span>    <span class="keyword">using </span><a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">this_payload_t</a> = <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">mem_payload_t</a>&lt;<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_555b769d6bcab0991048d115551ad3d6.html#a3e26f7176b60fca9e65195258df7c6eb">mem_desc_t</a>, <a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_555b769d6bcab0991048d115551ad3d6.html#a375b4f76ee26303763d6fba0d4029ba2">tile_desc</a>,</div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span>            <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7af359df7632214793e086fdf1885d5db6">msg_type::block_2d</a>, arch_tag&gt;;</div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span> </div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span><span class="keyword">public</span>:</div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_555b769d6bcab0991048d115551ad3d6.html#ae4c92acbccd1d21ea559e987bed349a8">   62</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> <span class="keywordtype">bool</span> mem_transpose</div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span>            = memory_layout == <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a55e5bef9f48cf4e944a16a034eac0704">mem_layout::col_major</a>;</div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span> </div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_555b769d6bcab0991048d115551ad3d6.html#a975306ec76e6e318c758fa2ded9419c4">   65</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> <a class="code hl_enumeration" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aa">reg_layout</a> register_layout = tile_desc::register_layout;</div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_555b769d6bcab0991048d115551ad3d6.html#ae3c2d65e1ed9c7810af45d4e0c813d2c">   66</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> <span class="keywordtype">bool</span> reg_transpose</div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span>            = register_layout == <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa790a2d945934924db5b508c7f46846b6">reg_layout::transpose_tiled</a>;</div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_555b769d6bcab0991048d115551ad3d6.html#a2979e58a0af3be1608711a7ea204273f">   68</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> <span class="keywordtype">bool</span> trans = mem_transpose ^ reg_transpose;</div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span> </div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_555b769d6bcab0991048d115551ad3d6.html#a0bee324a48c342ff6ed1c31adbdd63cd">   70</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> <span class="keywordtype">bool</span> mem_transform = (<span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_555b769d6bcab0991048d115551ad3d6.html#aa7c820758b3c4bc294666be61b4a25b2">dtype</a>) &lt; 4) &amp;&amp; !mem_transpose</div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span>            &amp;&amp; (register_layout == <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa9c072496656f07aeb105a1bc09a218b5">reg_layout::vnni_tiled</a></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span>                    || register_layout == <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa6eb72c4242a34cbbdbe6ba17f3555556">reg_layout::vnni_tiled_col_major</a>);</div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_555b769d6bcab0991048d115551ad3d6.html#ad690b1405dc13e25721ecfc1d0bcc2bc">   73</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> <span class="keywordtype">bool</span> mem_dword_transpose = (<span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_555b769d6bcab0991048d115551ad3d6.html#aa7c820758b3c4bc294666be61b4a25b2">dtype</a>) &lt; 4) &amp;&amp; trans;</div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span> </div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_555b769d6bcab0991048d115551ad3d6.html#a3ce3cb64faafaabd0d03ba1bb754ac4b">   75</a></span>    <span class="keyword">using </span><a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_555b769d6bcab0991048d115551ad3d6.html#a3ce3cb64faafaabd0d03ba1bb754ac4b">mem_dtype</a> = <span class="keyword">typename</span> std::conditional&lt;mem_dword_transpose, uint32_t,</div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span>            <a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_555b769d6bcab0991048d115551ad3d6.html#aa7c820758b3c4bc294666be61b4a25b2">dtype</a>&gt;::type;</div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_555b769d6bcab0991048d115551ad3d6.html#ace49a5f1c22947ee44c3ae934719d41b">   77</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t scale_factor = <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_555b769d6bcab0991048d115551ad3d6.html#a3ce3cb64faafaabd0d03ba1bb754ac4b">mem_dtype</a>) / <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_555b769d6bcab0991048d115551ad3d6.html#aa7c820758b3c4bc294666be61b4a25b2">dtype</a>);</div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span> </div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_555b769d6bcab0991048d115551ad3d6.html#a2fbeffc14ce81db48f0ce99ce6f05697">   79</a></span>    <a class="code hl_typedef" href="group__xetla__core__base__types.html#ga8cf5d016d24c8870706e20c376287e04">xetla_vector&lt;uint32_t, 16 * num_block&gt;</a> <a class="code hl_variable" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_555b769d6bcab0991048d115551ad3d6.html#a2fbeffc14ce81db48f0ce99ce6f05697">payloads</a>;</div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span> </div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_555b769d6bcab0991048d115551ad3d6.html#a9c6dc504f6f7559fae4a2ab812e9bc97">   81</a></span>    <span class="keyword">inline</span> <a class="code hl_function" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_555b769d6bcab0991048d115551ad3d6.html#a9c6dc504f6f7559fae4a2ab812e9bc97">mem_payload_t</a>(<span class="keyword">const</span> <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">this_payload_t</a> &amp;rhs) {</div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span>        this-&gt;payload = rhs.payload;</div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span>    }</div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span> </div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_555b769d6bcab0991048d115551ad3d6.html#a84b88f0f1047297aee14a8827580e12a">   85</a></span>    <span class="keyword">inline</span> <a class="code hl_function" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_555b769d6bcab0991048d115551ad3d6.html#a84b88f0f1047297aee14a8827580e12a">mem_payload_t</a>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_555b769d6bcab0991048d115551ad3d6.html#a3e26f7176b60fca9e65195258df7c6eb">mem_desc_t</a> &amp;mem_desc) {</div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span>        <a class="code hl_typedef" href="group__xetla__core__base__types.html#ga42f510141eb50c17c2b0d1aa1edaf40d">xetla_tdescriptor</a> base_tdesc = mem_desc.get_tdesc();</div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span>        int32_t offset</div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span>                = <a class="code hl_function" href="namespacegpu_1_1xetla_1_1detail.html#ae10789f0835a93431e94fdb90b7f7361">gpu::xetla::detail::xetla_get_tensor_offset_x</a>(base_tdesc)</div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span>                / int32_t(scale_factor);</div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span>        <a class="code hl_function" href="namespacegpu_1_1xetla_1_1detail.html#a98263cf7cbdd56ccce5f4e3784866658">gpu::xetla::detail::xetla_set_tensor_offset_x</a>(</div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span>                base_tdesc.xetla_format&lt;uint32_t&gt;(), offset);</div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span>        prepare_tdesc(base_tdesc);</div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span>    }</div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span> </div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_555b769d6bcab0991048d115551ad3d6.html#a5946cc58a889d85f3fa0afb72e38f50d">   95</a></span>    <span class="keyword">inline</span> <a class="code hl_function" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_555b769d6bcab0991048d115551ad3d6.html#a5946cc58a889d85f3fa0afb72e38f50d">mem_payload_t</a>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_555b769d6bcab0991048d115551ad3d6.html#aa7c820758b3c4bc294666be61b4a25b2">dtype</a> *p, uint32_t surface_width,</div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span>            uint32_t surface_height, uint32_t surface_pitch,</div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span>            int32_t surface_offset_x = 0, int32_t surface_offset_y = 0) {</div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span>        <a class="code hl_typedef" href="group__xetla__core__base__types.html#ga42f510141eb50c17c2b0d1aa1edaf40d">xetla_tdescriptor</a> base_tdesc;</div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span>        <a class="code hl_function" href="group__xetla__util__tensor__load__store.html#ga96e502b42c8b786db3bf0fc31c6d96ae">xetla_fill_tdesc</a>(base_tdesc.xetla_format&lt;uint32_t&gt;(), p, surface_width,</div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span>                surface_height, surface_pitch,</div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span>                surface_offset_x / int32_t(scale_factor), surface_offset_y);</div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span>        prepare_tdesc(base_tdesc);</div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span>    }</div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span> </div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_555b769d6bcab0991048d115551ad3d6.html#adcaea8f398980b04b86ddd0b1104e6a4">  105</a></span>    <a class="code hl_define" href="common_2core_2common_8hpp.html#a9ed53999886ec13b86a4fe2e0fc16765">__XETLA_API</a> <span class="keywordtype">void</span> <a class="code hl_function" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_555b769d6bcab0991048d115551ad3d6.html#adcaea8f398980b04b86ddd0b1104e6a4">init</a>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_555b769d6bcab0991048d115551ad3d6.html#a3e26f7176b60fca9e65195258df7c6eb">mem_desc_t</a> &amp;mem_desc) {</div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span>        <a class="code hl_typedef" href="group__xetla__core__base__types.html#ga42f510141eb50c17c2b0d1aa1edaf40d">xetla_tdescriptor</a> base_tdesc = mem_desc.get_tdesc();</div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span>        int32_t offset</div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span>                = <a class="code hl_function" href="namespacegpu_1_1xetla_1_1detail.html#ae10789f0835a93431e94fdb90b7f7361">gpu::xetla::detail::xetla_get_tensor_offset_x</a>(base_tdesc)</div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span>                / int32_t(scale_factor);</div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span>        <a class="code hl_function" href="namespacegpu_1_1xetla_1_1detail.html#a98263cf7cbdd56ccce5f4e3784866658">gpu::xetla::detail::xetla_set_tensor_offset_x</a>(</div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span>                base_tdesc.xetla_format&lt;uint32_t&gt;(), offset);</div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span>        prepare_tdesc(base_tdesc);</div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span>    }</div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span> </div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_555b769d6bcab0991048d115551ad3d6.html#abd0f804bb28cd4dff44928c07c7be5bf">  115</a></span>    <a class="code hl_define" href="common_2core_2common_8hpp.html#a9ed53999886ec13b86a4fe2e0fc16765">__XETLA_API</a> <span class="keywordtype">void</span> <a class="code hl_function" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_555b769d6bcab0991048d115551ad3d6.html#abd0f804bb28cd4dff44928c07c7be5bf">init</a>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_555b769d6bcab0991048d115551ad3d6.html#aa7c820758b3c4bc294666be61b4a25b2">dtype</a> *p, uint32_t surface_width,</div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span>            uint32_t surface_height, uint32_t surface_pitch,</div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span>            int32_t surface_offset_x = 0, int32_t surface_offset_y = 0) {</div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span>        <a class="code hl_typedef" href="group__xetla__core__base__types.html#ga42f510141eb50c17c2b0d1aa1edaf40d">xetla_tdescriptor</a> base_tdesc;</div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span>        <a class="code hl_function" href="group__xetla__util__tensor__load__store.html#ga96e502b42c8b786db3bf0fc31c6d96ae">xetla_fill_tdesc</a>(base_tdesc.xetla_format&lt;uint32_t&gt;(), p, surface_width,</div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span>                surface_height, surface_pitch,</div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span>                surface_offset_x / int32_t(scale_factor), surface_offset_y);</div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span>        prepare_tdesc(base_tdesc);</div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span>    }</div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span> </div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_555b769d6bcab0991048d115551ad3d6.html#a18495d2cc677f95ce509fb632cfe844d">  125</a></span>    <span class="keyword">inline</span> <a class="code hl_function" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_555b769d6bcab0991048d115551ad3d6.html#a18495d2cc677f95ce509fb632cfe844d">mem_payload_t</a>() = <span class="keywordflow">default</span>;</div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span>    <span class="comment">// Be aware of the risks: Rule of three (copy constructor, copy assignment, destructor)</span></div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span>    <span class="comment">// Please check if you need to add self-define destructor</span></div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span>    <span class="comment">// ~mem_payload_t(){}</span></div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span> </div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_555b769d6bcab0991048d115551ad3d6.html#ac2a2dec8e9bd602768ed0ad93613703f">  130</a></span>    <span class="keyword">inline</span> <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">this_payload_t</a> &amp;<a class="code hl_function" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_555b769d6bcab0991048d115551ad3d6.html#ac2a2dec8e9bd602768ed0ad93613703f">operator=</a>(<span class="keyword">const</span> <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">this_payload_t</a> &amp;rhs) {</div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span>        this-&gt;payload = rhs.payload;</div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span>        <span class="keywordflow">return</span> *<span class="keyword">this</span>;</div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span>    }</div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span> </div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span>    <span class="keyword">template</span> &lt;tdesc_update_dir update_dir = tdesc_update_dir::x_dir&gt;</div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_555b769d6bcab0991048d115551ad3d6.html#a76daec687c27d2c83a5da37d85af4369">  136</a></span>    <a class="code hl_define" href="common_2core_2common_8hpp.html#a9ed53999886ec13b86a4fe2e0fc16765">__XETLA_API</a> <span class="keywordtype">void</span> <a class="code hl_function" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_555b769d6bcab0991048d115551ad3d6.html#a76daec687c27d2c83a5da37d85af4369">update_tdesc</a>(<span class="keywordtype">int</span> offset) {</div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span>        <span class="keyword">auto</span> payloads_2d = payloads.xetla_format&lt;uint32_t, num_block, 16&gt;();</div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span>        <span class="keywordflow">if</span> <span class="keyword">constexpr</span> (update_dir == <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#acd7865b31b59cd433a5ff11bd6729628a69d8003dc168eaaa90874ead1a8f74b9">tdesc_update_dir::x_dir</a>) {</div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span><span class="preprocessor">#pragma unroll</span></div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span>            <span class="keywordflow">for</span> (uint32_t i = 0; i &lt; num_block; i++) {</div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span>                <a class="code hl_function" href="group__xetla__util__tensor__load__store.html#ga1445cb09808922b757f9097b6ff427e6">xetla_update_tdesc_offsetx</a>(</div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span>                        payloads_2d.row(i), offset / int32_t(scale_factor));</div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span>            }</div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span>        } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span><span class="preprocessor">#pragma unroll</span></div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span>            <span class="keywordflow">for</span> (uint32_t i = 0; i &lt; num_block; i++) {</div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span>                <a class="code hl_function" href="group__xetla__util__tensor__load__store.html#ga6c47e2b8dab84271645c220993e42232">xetla_update_tdesc_offsety</a>(payloads_2d.row(i), offset);</div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span>            }</div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span>        }</div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span>    }</div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span> </div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span><span class="keyword">private</span>:</div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span>    <a class="code hl_define" href="common_2core_2common_8hpp.html#a9ed53999886ec13b86a4fe2e0fc16765">__XETLA_API</a> <span class="keywordtype">void</span> prepare_tdesc(<a class="code hl_typedef" href="group__xetla__core__base__types.html#ga42f510141eb50c17c2b0d1aa1edaf40d">xetla_tdescriptor</a> base_tdesc) {</div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span>        <span class="keyword">auto</span> payloads_2d = payloads.xetla_format&lt;uint32_t, num_block, 16&gt;();</div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span>        uint32_t base_offset_y = 0;</div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span><span class="preprocessor">#pragma unroll</span></div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span>        <span class="keywordflow">for</span> (uint32_t i = 0; i &lt; num_block_y; i++) {</div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span>            <span class="keyword">auto</span> tdesc_row_2d = payloads_2d.xetla_select&lt;num_block_x, 1, 16, 1&gt;(</div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span>                    i * num_block_x, 0);</div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span>            prepare_tile_desc_core&lt;num_block_x, block_size_x, block_size_y, 1,</div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span>                    mem_transpose&gt;(tdesc_row_2d, base_tdesc, base_offset_y);</div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span>            base_offset_y += block_size_y;</div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span>        }</div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span>        <span class="comment">// process the tail</span></div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span>        <span class="keywordflow">if</span> <span class="keyword">constexpr</span> (remained_size_y &gt; 0) {</div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span>            <span class="keyword">auto</span> tdesc_row_2d = payloads_2d.xetla_select&lt;num_block_x, 1, 16, 1&gt;(</div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span>                    num_block_y * num_block_x, 0);</div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span>            prepare_tile_desc_core&lt;num_block_x, block_size_x, remained_size_y,</div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span>                    1, mem_transpose&gt;(tdesc_row_2d, base_tdesc, base_offset_y);</div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span>        }</div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span>    }</div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span> </div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span>    <span class="keyword">template</span> &lt;uint32_t num_tdesc, uint32_t size_x, uint32_t size_y,</div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span>            uint8_t arr_len, <span class="keywordtype">bool</span> trans&gt;</div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span>    <a class="code hl_define" href="common_2core_2common_8hpp.html#a9ed53999886ec13b86a4fe2e0fc16765">__XETLA_API</a> <span class="keyword">static</span> <span class="keywordtype">void</span> prepare_tile_desc_core(</div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span>            xetla_matrix_ref&lt;uint32_t, num_tdesc, 16&gt; <a class="code hl_define" href="group__xetla__core__base__types.html#ga126a6fcae520c421efd2419512e9bf70">__REF__</a> payloads_row_2d,</div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span>            <a class="code hl_typedef" href="group__xetla__core__base__types.html#ga42f510141eb50c17c2b0d1aa1edaf40d">xetla_tdescriptor</a> base_tdesc, uint32_t base_offset_y) {</div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span>        uint32_t base_offset_x = 0;</div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span><span class="preprocessor">#pragma unroll</span></div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span>        <span class="keywordflow">for</span> (uint32_t j = 0; j &lt; num_tdesc; j++) {</div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span>            payloads_row_2d.row(j) = base_tdesc;</div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span>            <span class="comment">// To mimic dw transpose for word/byte data type with transpose and pack</span></div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span>            <span class="keyword">constexpr</span> uint8_t block_width</div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span>                    = trans ? (size_y / scale_factor) : (size_x / scale_factor);</div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span>            <span class="keyword">constexpr</span> uint8_t block_height = trans ? size_x : size_y;</div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span>            <span class="keyword">constexpr</span> uint32_t block_widthx_widthy_arrlen = (block_width - 1)</div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span>                    | ((block_height - 1) &lt;&lt; 8) | ((arr_len - 1) &lt;&lt; 16);</div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span>            <a class="code hl_function" href="namespacegpu_1_1xetla_1_1detail.html#add77d49c390aa793f0830bfbba09c40b">gpu::xetla::detail::xetla_set_block_widthx_widthy_arrlen</a>(</div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span>                    payloads_row_2d.row(j), block_widthx_widthy_arrlen);</div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span> </div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span>            <span class="comment">// To mimic dw transpose for word/byte data type with transpose and pack</span></div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span>            uint32_t offset_width = trans</div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span>                    ? (base_offset_y / int32_t(scale_factor))</div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span>                    : (base_offset_x / int32_t(scale_factor));</div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span>            uint32_t offset_height = trans ? base_offset_x : base_offset_y;</div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span> </div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno">  197</span>            <a class="code hl_function" href="group__xetla__util__tensor__load__store.html#ga1445cb09808922b757f9097b6ff427e6">xetla_update_tdesc_offsetx</a>(payloads_row_2d.row(j), offset_width);</div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span>            <a class="code hl_function" href="group__xetla__util__tensor__load__store.html#ga6c47e2b8dab84271645c220993e42232">xetla_update_tdesc_offsety</a>(payloads_row_2d.row(j), offset_height);</div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno">  199</span>            base_offset_x += size_x * arr_len;</div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span>        }</div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span>    }</div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span>};</div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span> </div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno">  212</span><span class="keyword">template</span> &lt;<span class="keyword">typename</span> dtype_, <span class="keyword">typename</span> tile_desc_, <a class="code hl_enumeration" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag_,</div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span>        uint32_t alignment_&gt;</div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_8e5509e1083bf7bb5ce458cf895db689.html">  214</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">mem_payload_t</a>&lt;<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_8e5509e1083bf7bb5ce458cf895db689.html#a8fd86667aa120e5dc9ee9bcb6a1ec176">mem_desc_t</a>&lt;dtype_, <a class="code hl_enumeration" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">mem_layout</a>::<a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a641fabb8e5e7d1d0333e2c9c384f959c">row_major</a>,</div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span>                             <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59da9c70933aff6b2a6d08c687a6cbb6b765">mem_space::global</a>, alignment_&gt;,</div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span>        tile_desc_, <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a5baf9a1aba8e4b6fa44c20aafacc4233">msg_type::block_1d</a>, arch_tag_,</div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span>        std::enable_if_t&lt;(arch_tag_ == gpu_arch::Xe)&gt;&gt; {</div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_8e5509e1083bf7bb5ce458cf895db689.html#a8fd86667aa120e5dc9ee9bcb6a1ec176">  218</a></span>    <span class="keyword">using </span><a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_8e5509e1083bf7bb5ce458cf895db689.html#a8fd86667aa120e5dc9ee9bcb6a1ec176">mem_desc_t</a> = <a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_8e5509e1083bf7bb5ce458cf895db689.html#a8fd86667aa120e5dc9ee9bcb6a1ec176">mem_desc_t</a>&lt;dtype_, <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a641fabb8e5e7d1d0333e2c9c384f959c">mem_layout::row_major</a>,</div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno">  219</span>            <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59da9c70933aff6b2a6d08c687a6cbb6b765">mem_space::global</a>, alignment_&gt;;</div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_8e5509e1083bf7bb5ce458cf895db689.html#a3454abeff1aa0bbfca62b9a53fd297c6">  220</a></span>    <span class="keyword">using </span><a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_8e5509e1083bf7bb5ce458cf895db689.html#a3454abeff1aa0bbfca62b9a53fd297c6">dtype</a> = dtype_;</div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_8e5509e1083bf7bb5ce458cf895db689.html#a2b25a13b1e06cae022c0546b9deaa9e7">  221</a></span>    <span class="keyword">using </span><a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_8e5509e1083bf7bb5ce458cf895db689.html#a2b25a13b1e06cae022c0546b9deaa9e7">tile_desc</a> = tile_desc_;</div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_8e5509e1083bf7bb5ce458cf895db689.html#acdfed92bf5dd5c2d97b28e490eaf9256">  222</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> <a class="code hl_enumeration" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59d">mem_space</a> memory_space = <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59da9c70933aff6b2a6d08c687a6cbb6b765">mem_space::global</a>;</div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_8e5509e1083bf7bb5ce458cf895db689.html#a9b5ea052f52e46fd80ae549f68337f5b">  223</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> <a class="code hl_enumeration" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">mem_layout</a> memory_layout = <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a641fabb8e5e7d1d0333e2c9c384f959c">mem_layout::row_major</a>;</div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_8e5509e1083bf7bb5ce458cf895db689.html#a8ac499c85dd520cc47ea34fd49cbed68">  224</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> <a class="code hl_enumeration" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7">msg_type</a> message_type = <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a5baf9a1aba8e4b6fa44c20aafacc4233">msg_type::block_1d</a>;</div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_8e5509e1083bf7bb5ce458cf895db689.html#a9e84c82eabe6a32ccbf8be54efcb4eda">  225</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t alignment_in_bytes</div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno">  226</span>            = mem_desc_t::alignment_in_bytes;</div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_8e5509e1083bf7bb5ce458cf895db689.html#a69b8d210d209cd0fdeef891fac47ba86">  227</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> <a class="code hl_enumeration" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag = arch_tag_;</div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno">  228</span>    <span class="keyword">static_assert</span>((alignment_in_bytes % <span class="keyword">sizeof</span>(uint32_t)) == 0,</div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno">  229</span>            <span class="stringliteral">&quot;alignment should at least DW aligned&quot;</span>);</div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno">  230</span> </div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno">  231</span><span class="keyword">private</span>:</div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno">  232</span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t tile_size_x = tile_desc::tile_size_x;</div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno">  233</span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t tile_size_y = tile_desc::tile_size_y;</div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno">  234</span>    <span class="keyword">static_assert</span>(tile_size_y == 1,</div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno">  235</span>            <span class="stringliteral">&quot;For tile_size_y &gt; 1 case, please use 2d block message! &quot;</span>);</div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno">  236</span>    <span class="keyword">using </span><a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">this_payload_t</a> = <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">mem_payload_t</a>&lt;<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_8e5509e1083bf7bb5ce458cf895db689.html#a8fd86667aa120e5dc9ee9bcb6a1ec176">mem_desc_t</a>, <a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_8e5509e1083bf7bb5ce458cf895db689.html#a2b25a13b1e06cae022c0546b9deaa9e7">tile_desc</a>,</div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno">  237</span>            <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a5baf9a1aba8e4b6fa44c20aafacc4233">msg_type::block_1d</a>, arch_tag&gt;;</div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span> </div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno">  239</span><span class="keyword">public</span>:</div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_8e5509e1083bf7bb5ce458cf895db689.html#acdf42a75c668f7273b5fb3767633f9d8">  240</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t bytes_per_row = tile_size_x * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_8e5509e1083bf7bb5ce458cf895db689.html#a3454abeff1aa0bbfca62b9a53fd297c6">dtype</a>);</div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_8e5509e1083bf7bb5ce458cf895db689.html#a58d04003527a4fd8713965b4f5458327">  241</a></span>    <span class="keyword">using </span><a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_8e5509e1083bf7bb5ce458cf895db689.html#a58d04003527a4fd8713965b4f5458327">mem_dtype</a> = <span class="keyword">typename</span> std::conditional&lt;</div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno">  242</span>            (bytes_per_row % <span class="keyword">sizeof</span>(uint64_t) == 0)</div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno">  243</span>                    &amp;&amp; (alignment_in_bytes % <span class="keyword">sizeof</span>(uint64_t) == 0),</div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno">  244</span>            uint64_t,</div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno">  245</span>            <span class="keyword">typename</span> std::conditional&lt;(bytes_per_row % <span class="keyword">sizeof</span>(uint32_t) == 0),</div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno">  246</span>                    uint32_t, <a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_8e5509e1083bf7bb5ce458cf895db689.html#a3454abeff1aa0bbfca62b9a53fd297c6">dtype</a>&gt;::type&gt;::type;</div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_8e5509e1083bf7bb5ce458cf895db689.html#a9cb29de43fbf26bc7de4f24dee072b73">  247</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t scale_factor = <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_8e5509e1083bf7bb5ce458cf895db689.html#a58d04003527a4fd8713965b4f5458327">mem_dtype</a>) / <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_8e5509e1083bf7bb5ce458cf895db689.html#a3454abeff1aa0bbfca62b9a53fd297c6">dtype</a>);</div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno">  248</span> </div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_8e5509e1083bf7bb5ce458cf895db689.html#ae7c92de64195689cc811a7a300f8e0a7">  249</a></span>    uint64_t <a class="code hl_variable" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_8e5509e1083bf7bb5ce458cf895db689.html#ae7c92de64195689cc811a7a300f8e0a7">base_offset</a>;</div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_8e5509e1083bf7bb5ce458cf895db689.html#abb30b241dadc78a78690cee71102f6c3">  250</a></span>    <a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_8e5509e1083bf7bb5ce458cf895db689.html#a58d04003527a4fd8713965b4f5458327">mem_dtype</a> *<a class="code hl_variable" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_8e5509e1083bf7bb5ce458cf895db689.html#abb30b241dadc78a78690cee71102f6c3">base_ptr</a>;</div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_8e5509e1083bf7bb5ce458cf895db689.html#af8a2a670e3959685545a320b41cf4b7d">  251</a></span>    uint32_t <a class="code hl_variable" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_8e5509e1083bf7bb5ce458cf895db689.html#af8a2a670e3959685545a320b41cf4b7d">pitch_in_bytes</a>;</div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno">  252</span> </div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_8e5509e1083bf7bb5ce458cf895db689.html#ad77a78730ef88418c9950f0bbfdeefca">  253</a></span>    <span class="keyword">inline</span> <a class="code hl_function" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_8e5509e1083bf7bb5ce458cf895db689.html#ad77a78730ef88418c9950f0bbfdeefca">mem_payload_t</a>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_8e5509e1083bf7bb5ce458cf895db689.html#a8fd86667aa120e5dc9ee9bcb6a1ec176">mem_desc_t</a> &amp;mem_tdesc) {</div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno">  254</span>        pitch_in_bytes = mem_tdesc.shape.stride * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_8e5509e1083bf7bb5ce458cf895db689.html#a3454abeff1aa0bbfca62b9a53fd297c6">dtype</a>);</div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span>        uint32_t offset_x = mem_tdesc.coord.x;</div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno">  256</span>        uint32_t offset_y = mem_tdesc.coord.y;</div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno">  257</span>        base_offset = offset_y * pitch_in_bytes + offset_x * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_8e5509e1083bf7bb5ce458cf895db689.html#a3454abeff1aa0bbfca62b9a53fd297c6">dtype</a>);</div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno">  258</span>        base_ptr = (<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_8e5509e1083bf7bb5ce458cf895db689.html#a58d04003527a4fd8713965b4f5458327">mem_dtype</a> *)mem_tdesc.base.base;</div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno">  259</span>    }</div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno">  260</span> </div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_8e5509e1083bf7bb5ce458cf895db689.html#a2132fa8a9fb286288bff2aefa9a82df4">  261</a></span>    <span class="keyword">inline</span> <a class="code hl_function" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_8e5509e1083bf7bb5ce458cf895db689.html#a2132fa8a9fb286288bff2aefa9a82df4">mem_payload_t</a>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_8e5509e1083bf7bb5ce458cf895db689.html#a3454abeff1aa0bbfca62b9a53fd297c6">dtype</a> *p, [[maybe_unused]] <span class="keywordtype">int</span> surface_width,</div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno">  262</span>            [[maybe_unused]] <span class="keywordtype">int</span> surface_height, <span class="keywordtype">int</span> surface_pitch,</div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno">  263</span>            <span class="keywordtype">int</span> surface_offset_x, <span class="keywordtype">int</span> surface_offset_y) {</div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno">  264</span>        pitch_in_bytes = surface_pitch * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_8e5509e1083bf7bb5ce458cf895db689.html#a3454abeff1aa0bbfca62b9a53fd297c6">dtype</a>);</div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno">  265</span>        uint32_t offset_x = surface_offset_x;</div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno">  266</span>        uint32_t offset_y = surface_offset_y;</div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno">  267</span>        base_offset = offset_y * pitch_in_bytes + offset_x * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_8e5509e1083bf7bb5ce458cf895db689.html#a3454abeff1aa0bbfca62b9a53fd297c6">dtype</a>);</div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno">  268</span>        base_ptr = (<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_8e5509e1083bf7bb5ce458cf895db689.html#a58d04003527a4fd8713965b4f5458327">mem_dtype</a> *)p;</div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno">  269</span>    }</div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno">  270</span> </div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_8e5509e1083bf7bb5ce458cf895db689.html#a03100925eec9575a3476eae38c0def43">  271</a></span>    <a class="code hl_define" href="common_2core_2common_8hpp.html#a9ed53999886ec13b86a4fe2e0fc16765">__XETLA_API</a> <span class="keywordtype">void</span> <a class="code hl_function" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_8e5509e1083bf7bb5ce458cf895db689.html#a03100925eec9575a3476eae38c0def43">init</a>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_8e5509e1083bf7bb5ce458cf895db689.html#a8fd86667aa120e5dc9ee9bcb6a1ec176">mem_desc_t</a> &amp;mem_tdesc) {</div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno">  272</span>        pitch_in_bytes = mem_tdesc.shape.stride * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_8e5509e1083bf7bb5ce458cf895db689.html#a3454abeff1aa0bbfca62b9a53fd297c6">dtype</a>);</div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno">  273</span>        uint32_t offset_x = mem_tdesc.coord.x;</div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno">  274</span>        uint32_t offset_y = mem_tdesc.coord.y;</div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno">  275</span>        base_offset = offset_y * pitch_in_bytes + offset_x * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_8e5509e1083bf7bb5ce458cf895db689.html#a3454abeff1aa0bbfca62b9a53fd297c6">dtype</a>);</div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno">  276</span>        base_ptr = (<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_8e5509e1083bf7bb5ce458cf895db689.html#a58d04003527a4fd8713965b4f5458327">mem_dtype</a> *)mem_tdesc.base.base;</div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno">  277</span>    }</div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno">  278</span> </div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_8e5509e1083bf7bb5ce458cf895db689.html#a186a32f3266d097997f975bc0061cb93">  279</a></span>    <a class="code hl_define" href="common_2core_2common_8hpp.html#a9ed53999886ec13b86a4fe2e0fc16765">__XETLA_API</a> <span class="keywordtype">void</span> <a class="code hl_function" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_8e5509e1083bf7bb5ce458cf895db689.html#a186a32f3266d097997f975bc0061cb93">init</a>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_8e5509e1083bf7bb5ce458cf895db689.html#a3454abeff1aa0bbfca62b9a53fd297c6">dtype</a> *p, [[maybe_unused]] <span class="keywordtype">int</span> surface_width,</div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno">  280</span>            [[maybe_unused]] <span class="keywordtype">int</span> surface_height, <span class="keywordtype">int</span> surface_pitch,</div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno">  281</span>            <span class="keywordtype">int</span> surface_offset_x, <span class="keywordtype">int</span> surface_offset_y) {</div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno">  282</span>        pitch_in_bytes = surface_pitch * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_8e5509e1083bf7bb5ce458cf895db689.html#a3454abeff1aa0bbfca62b9a53fd297c6">dtype</a>);</div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno">  283</span>        uint32_t offset_x = surface_offset_x;</div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno">  284</span>        uint32_t offset_y = surface_offset_y;</div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno">  285</span>        base_offset = offset_y * pitch_in_bytes + offset_x * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_8e5509e1083bf7bb5ce458cf895db689.html#a3454abeff1aa0bbfca62b9a53fd297c6">dtype</a>);</div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno">  286</span>        base_ptr = (<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_8e5509e1083bf7bb5ce458cf895db689.html#a58d04003527a4fd8713965b4f5458327">mem_dtype</a> *)p;</div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno">  287</span>    }</div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno">  288</span> </div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_8e5509e1083bf7bb5ce458cf895db689.html#a7feeade8f41648c3cacbb646cd2932d6">  289</a></span>    <span class="keyword">inline</span> <a class="code hl_function" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_8e5509e1083bf7bb5ce458cf895db689.html#a7feeade8f41648c3cacbb646cd2932d6">mem_payload_t</a>(<span class="keyword">const</span> <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">this_payload_t</a> &amp;rhs) {</div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno">  290</span>        this-&gt;base_offset = rhs.base_offset;</div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno">  291</span>        this-&gt;base_ptr = rhs.base_ptr;</div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno">  292</span>        this-&gt;pitch_in_bytes = rhs.pitch_in_bytes;</div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno">  293</span>    }</div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno">  294</span> </div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_8e5509e1083bf7bb5ce458cf895db689.html#a052a38b426f48e0019086f1c56630734">  295</a></span>    <span class="keyword">inline</span> <a class="code hl_function" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_8e5509e1083bf7bb5ce458cf895db689.html#a052a38b426f48e0019086f1c56630734">mem_payload_t</a>() = <span class="keywordflow">default</span>;</div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_8e5509e1083bf7bb5ce458cf895db689.html#ac0618158c4a3809a559949520d884774">  296</a></span>    <span class="keyword">inline</span> <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">this_payload_t</a> &amp;<a class="code hl_function" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_8e5509e1083bf7bb5ce458cf895db689.html#ac0618158c4a3809a559949520d884774">operator=</a>(<span class="keyword">const</span> <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">this_payload_t</a> &amp;rhs) {</div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno">  297</span>        this-&gt;base_offset = rhs.base_offset;</div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno">  298</span>        this-&gt;base_ptr = rhs.base_ptr;</div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno">  299</span>        this-&gt;pitch_in_bytes = rhs.pitch_in_bytes;</div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno">  300</span>        <span class="keywordflow">return</span> *<span class="keyword">this</span>;</div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno">  301</span>    }</div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno">  302</span> </div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno">  303</span>    <span class="keyword">template</span> &lt;tdesc_update_dir update_dir = tdesc_update_dir::x_dir&gt;</div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_8e5509e1083bf7bb5ce458cf895db689.html#a9f4e57249ac0a345bdb703c078d5c028">  304</a></span>    <a class="code hl_define" href="common_2core_2common_8hpp.html#a9ed53999886ec13b86a4fe2e0fc16765">__XETLA_API</a> <span class="keywordtype">void</span> <a class="code hl_function" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_8e5509e1083bf7bb5ce458cf895db689.html#a9f4e57249ac0a345bdb703c078d5c028">update_tdesc</a>(<span class="keywordtype">int</span> offset) {</div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno">  305</span>        <span class="keywordflow">if</span> <span class="keyword">constexpr</span> (update_dir == <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#acd7865b31b59cd433a5ff11bd6729628a69d8003dc168eaaa90874ead1a8f74b9">tdesc_update_dir::x_dir</a>) {</div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno">  306</span>            base_offset += int64_t(offset) * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_8e5509e1083bf7bb5ce458cf895db689.html#a3454abeff1aa0bbfca62b9a53fd297c6">dtype</a>);</div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno">  307</span>        } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno">  308</span>            base_offset += int64_t(offset) * pitch_in_bytes;</div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno">  309</span>        }</div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno">  310</span>    }</div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno">  311</span>};</div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno">  312</span> </div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno">  319</span><span class="keyword">template</span> &lt;<span class="keyword">typename</span> dtype_, <span class="keyword">typename</span> tile_desc_, <a class="code hl_enumeration" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag_,</div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno">  320</span>        uint32_t alignment_&gt;</div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5.html">  321</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">mem_payload_t</a>&lt;<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5.html#aad49255d942f92896e015d772c059cce">mem_desc_t</a>&lt;dtype_, <a class="code hl_enumeration" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">mem_layout</a>::<a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a641fabb8e5e7d1d0333e2c9c384f959c">row_major</a>,</div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno">  322</span>                             <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59da9c70933aff6b2a6d08c687a6cbb6b765">mem_space::global</a>, alignment_&gt;,</div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno">  323</span>        tile_desc_, <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a482b36a4abeb767ddd4d552020cf2174">msg_type::atomic_add</a>, arch_tag_,</div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno">  324</span>        std::enable_if_t&lt;(arch_tag_ == gpu_arch::Xe)&gt;&gt; {</div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5.html#aad49255d942f92896e015d772c059cce">  325</a></span>    <span class="keyword">using </span><a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5.html#aad49255d942f92896e015d772c059cce">mem_desc_t</a> = <a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5.html#aad49255d942f92896e015d772c059cce">mem_desc_t</a>&lt;dtype_, <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a641fabb8e5e7d1d0333e2c9c384f959c">mem_layout::row_major</a>,</div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno">  326</span>            <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59da9c70933aff6b2a6d08c687a6cbb6b765">mem_space::global</a>, alignment_&gt;;</div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5.html#a2c805de615db5c48b9a25d0a47c0fefe">  327</a></span>    <span class="keyword">using </span><a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5.html#a2c805de615db5c48b9a25d0a47c0fefe">dtype</a> = dtype_;</div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5.html#a77317226ca90b8591ea2dd895f007d06">  328</a></span>    <span class="keyword">using </span><a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5.html#a77317226ca90b8591ea2dd895f007d06">tile_desc</a> = tile_desc_;</div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5.html#ab337f3868157c395b97f0081f5960da4">  329</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> <a class="code hl_enumeration" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59d">mem_space</a> memory_space = <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59da9c70933aff6b2a6d08c687a6cbb6b765">mem_space::global</a>;</div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5.html#a3814ef2af7d7415f7d2c1141376e4a0e">  330</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> <a class="code hl_enumeration" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">mem_layout</a> memory_layout = <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a641fabb8e5e7d1d0333e2c9c384f959c">mem_layout::row_major</a>;</div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5.html#ad5d35cf3c214c9a43327e011a2102a47">  331</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> <a class="code hl_enumeration" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7">msg_type</a> message_type = <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a482b36a4abeb767ddd4d552020cf2174">msg_type::atomic_add</a>;</div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5.html#a83cd9cfab7d23c31068de32310e474a3">  332</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t alignment_in_bytes</div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno">  333</span>            = mem_desc_t::alignment_in_bytes;</div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5.html#a751da81b7f878d372329a62c617ca65f">  334</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> <a class="code hl_enumeration" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag = arch_tag_;</div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno">  335</span>    <span class="keyword">static_assert</span>(</div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno">  336</span>            <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5.html#a2c805de615db5c48b9a25d0a47c0fefe">dtype</a>) &gt;= 4, <span class="stringliteral">&quot;for atomic add, we only support DW or QW&quot;</span>);</div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno">  337</span> </div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno">  338</span><span class="keyword">private</span>:</div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno">  339</span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t tile_size_x = tile_desc::tile_size_x;</div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno">  340</span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t tile_size_y = tile_desc::tile_size_y;</div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno">  341</span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t block_size_x = tile_desc::block_size_x;</div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno">  342</span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t block_size_y = tile_desc::block_size_y;</div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno">  343</span>    <span class="keyword">using </span><a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">this_payload_t</a> = <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">mem_payload_t</a>&lt;<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5.html#aad49255d942f92896e015d772c059cce">mem_desc_t</a>, <a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5.html#a77317226ca90b8591ea2dd895f007d06">tile_desc</a>,</div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno">  344</span>            <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a482b36a4abeb767ddd4d552020cf2174">msg_type::atomic_add</a>, arch_tag&gt;;</div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno">  345</span> </div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno">  346</span><span class="keyword">public</span>:</div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5.html#aa57914621f18e6587f1d1ea20eb180df">  347</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t tile_bytes</div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno">  348</span>            = tile_size_x * tile_size_y * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5.html#a2c805de615db5c48b9a25d0a47c0fefe">dtype</a>);</div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5.html#ae1b2a38fc189e2e4de3eb4dc1b716a80">  349</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t block_bytes</div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno">  350</span>            = block_size_x * block_size_y * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5.html#a2c805de615db5c48b9a25d0a47c0fefe">dtype</a>);</div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno">  351</span> </div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno">  352</span>    <span class="comment">// for pvc, we can use simd16 or simd32</span></div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5.html#a48c4ed3275dba3f782d86d0f182f0e15">  353</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t min_store_bytes = 16 * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5.html#a2c805de615db5c48b9a25d0a47c0fefe">dtype</a>);</div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5.html#acba83588b6606de1f564c1021f8b3c6c">  354</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t max_store_bytes = 32 * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5.html#a2c805de615db5c48b9a25d0a47c0fefe">dtype</a>);</div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5.html#a8db4603517642b5fb8c9f2120f889668">  355</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t num_channel</div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno">  356</span>            = ((tile_bytes % max_store_bytes) == 0</div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno">  357</span>                      &amp;&amp; (block_bytes % max_store_bytes) == 0)</div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno">  358</span>            ? 32</div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno">  359</span>            : 16;</div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno">  360</span> </div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5.html#a2c2dea87b73b55e15997d1d1efd62a82">  361</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t num_channel_x = block_size_x;</div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5.html#aabac1dea2f81bb297320e74155f9a564">  362</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t num_channel_y = num_channel / num_channel_x;</div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5.html#a5efc0e06e04515ea0e0b87d1e6950d7a">  363</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t store_elems = num_channel_y * block_size_x;</div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno">  364</span> </div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5.html#a7ab0a3812435269ee236043b106a52e5">  365</a></span>    <a class="code hl_typedef" href="group__xetla__core__base__types.html#ga8cf5d016d24c8870706e20c376287e04">xetla_vector&lt;uint32_t, num_channel&gt;</a> <a class="code hl_variable" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5.html#a7ab0a3812435269ee236043b106a52e5">channel_offset</a>;</div>
<div class="line"><a id="l00366" name="l00366"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5.html#aa96e3a7c292ba65b6932e1fb74bb5451">  366</a></span>    <a class="code hl_typedef" href="group__xetla__core__base__types.html#ga8cf5d016d24c8870706e20c376287e04">xetla_vector&lt;uint32_t, num_channel&gt;</a> <a class="code hl_variable" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5.html#aa96e3a7c292ba65b6932e1fb74bb5451">step_x</a>;</div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5.html#a02ecff33cafcdb08803f49219f237192">  367</a></span>    <a class="code hl_typedef" href="group__xetla__core__base__types.html#ga8cf5d016d24c8870706e20c376287e04">xetla_vector&lt;uint32_t, num_channel&gt;</a> <a class="code hl_variable" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5.html#a02ecff33cafcdb08803f49219f237192">step_y</a>;</div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5.html#a55d492581ee8c3626da5d8a1c884ee0c">  368</a></span>    uint32_t <a class="code hl_variable" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5.html#a55d492581ee8c3626da5d8a1c884ee0c">pitch_in_bytes</a>;</div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5.html#ac9c6f820b67250260db8e2d0a0087844">  369</a></span>    uint32_t <a class="code hl_variable" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5.html#ac9c6f820b67250260db8e2d0a0087844">width_in_elems</a>;</div>
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5.html#aa1827af77402c23634c2989acbf97326">  370</a></span>    uint32_t <a class="code hl_variable" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5.html#aa1827af77402c23634c2989acbf97326">height_in_elems</a>;</div>
<div class="line"><a id="l00371" name="l00371"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5.html#a62b37fc04e13de66091706675d45b7c7">  371</a></span>    uint32_t <a class="code hl_variable" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5.html#a62b37fc04e13de66091706675d45b7c7">base_x</a>;</div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5.html#a00550867412a9e01f9c6dbf92486581c">  372</a></span>    uint32_t <a class="code hl_variable" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5.html#a00550867412a9e01f9c6dbf92486581c">base_y</a>;</div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5.html#ab8d4edfd453e401d305449bbb77b6f39">  373</a></span>    uint64_t <a class="code hl_variable" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5.html#ab8d4edfd453e401d305449bbb77b6f39">base_pointer</a>;</div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno">  374</span> </div>
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5.html#aebc841c54be8babb1dab45e8a90ffe61">  375</a></span>    <span class="keyword">inline</span> <a class="code hl_function" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5.html#aebc841c54be8babb1dab45e8a90ffe61">mem_payload_t</a>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5.html#aad49255d942f92896e015d772c059cce">mem_desc_t</a> &amp;mem_tdesc) {</div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno">  376</span>        pitch_in_bytes = mem_tdesc.shape.stride * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5.html#a2c805de615db5c48b9a25d0a47c0fefe">dtype</a>);</div>
<div class="line"><a id="l00377" name="l00377"></a><span class="lineno">  377</span>        base_x = mem_tdesc.coord.x;</div>
<div class="line"><a id="l00378" name="l00378"></a><span class="lineno">  378</span>        base_y = mem_tdesc.coord.y;</div>
<div class="line"><a id="l00379" name="l00379"></a><span class="lineno">  379</span>        width_in_elems = mem_tdesc.shape.x;</div>
<div class="line"><a id="l00380" name="l00380"></a><span class="lineno">  380</span>        height_in_elems = mem_tdesc.shape.y;</div>
<div class="line"><a id="l00381" name="l00381"></a><span class="lineno">  381</span>        base_pointer = (uint64_t)mem_tdesc.base.base;</div>
<div class="line"><a id="l00382" name="l00382"></a><span class="lineno">  382</span>        base_pointer += base_y * pitch_in_bytes + base_x * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5.html#a2c805de615db5c48b9a25d0a47c0fefe">dtype</a>);</div>
<div class="line"><a id="l00383" name="l00383"></a><span class="lineno">  383</span>        <a class="code hl_typedef" href="group__xetla__core__base__types.html#ga8cf5d016d24c8870706e20c376287e04">xetla_vector&lt;uint32_t, num_channel&gt;</a> channel_index</div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno">  384</span>                = xetla_vector_gen&lt;uint32_t, num_channel&gt;(0, 1);</div>
<div class="line"><a id="l00385" name="l00385"></a><span class="lineno">  385</span>        step_x = channel_index % num_channel_x;</div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno">  386</span>        step_y = channel_index / num_channel_x;</div>
<div class="line"><a id="l00387" name="l00387"></a><span class="lineno">  387</span>        channel_offset = step_x * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5.html#a2c805de615db5c48b9a25d0a47c0fefe">dtype</a>) + step_y * pitch_in_bytes;</div>
<div class="line"><a id="l00388" name="l00388"></a><span class="lineno">  388</span>    }</div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno">  389</span> </div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5.html#a4668cb27eed028719d855ec3e6529ada">  390</a></span>    <span class="keyword">inline</span> <a class="code hl_function" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5.html#a4668cb27eed028719d855ec3e6529ada">mem_payload_t</a>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5.html#a2c805de615db5c48b9a25d0a47c0fefe">dtype</a> *p, <span class="keywordtype">int</span> surface_width, <span class="keywordtype">int</span> surface_height,</div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno">  391</span>            <span class="keywordtype">int</span> surface_pitch, <span class="keywordtype">int</span> surface_offset_x, <span class="keywordtype">int</span> surface_offset_y) {</div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno">  392</span>        pitch_in_bytes = surface_pitch * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5.html#a2c805de615db5c48b9a25d0a47c0fefe">dtype</a>);</div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno">  393</span>        base_x = surface_offset_x;</div>
<div class="line"><a id="l00394" name="l00394"></a><span class="lineno">  394</span>        base_y = surface_offset_y;</div>
<div class="line"><a id="l00395" name="l00395"></a><span class="lineno">  395</span>        width_in_elems = surface_width;</div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno">  396</span>        height_in_elems = surface_height;</div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno">  397</span>        base_pointer = (uint64_t)p;</div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno">  398</span>        base_pointer += base_y * pitch_in_bytes + base_x * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5.html#a2c805de615db5c48b9a25d0a47c0fefe">dtype</a>);</div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno">  399</span>        <a class="code hl_typedef" href="group__xetla__core__base__types.html#ga8cf5d016d24c8870706e20c376287e04">xetla_vector&lt;uint32_t, num_channel&gt;</a> channel_index</div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno">  400</span>                = xetla_vector_gen&lt;uint32_t, num_channel&gt;(0, 1);</div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno">  401</span>        step_x = channel_index % num_channel_x;</div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno">  402</span>        step_y = channel_index / num_channel_x;</div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno">  403</span>        channel_offset = step_x * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5.html#a2c805de615db5c48b9a25d0a47c0fefe">dtype</a>) + step_y * pitch_in_bytes;</div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno">  404</span>    }</div>
<div class="line"><a id="l00405" name="l00405"></a><span class="lineno">  405</span> </div>
<div class="line"><a id="l00406" name="l00406"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5.html#ac5245e2ceb861be1dfbb77450f81230a">  406</a></span>    <a class="code hl_define" href="common_2core_2common_8hpp.html#a9ed53999886ec13b86a4fe2e0fc16765">__XETLA_API</a> <span class="keywordtype">void</span> <a class="code hl_function" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5.html#ac5245e2ceb861be1dfbb77450f81230a">init</a>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5.html#a2c805de615db5c48b9a25d0a47c0fefe">dtype</a> *p, <span class="keywordtype">int</span> surface_width, <span class="keywordtype">int</span> surface_height,</div>
<div class="line"><a id="l00407" name="l00407"></a><span class="lineno">  407</span>            <span class="keywordtype">int</span> surface_pitch, <span class="keywordtype">int</span> surface_offset_x, <span class="keywordtype">int</span> surface_offset_y) {</div>
<div class="line"><a id="l00408" name="l00408"></a><span class="lineno">  408</span>        pitch_in_bytes = surface_pitch * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5.html#a2c805de615db5c48b9a25d0a47c0fefe">dtype</a>);</div>
<div class="line"><a id="l00409" name="l00409"></a><span class="lineno">  409</span>        base_x = surface_offset_x;</div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno">  410</span>        base_y = surface_offset_y;</div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno">  411</span>        width_in_elems = surface_width;</div>
<div class="line"><a id="l00412" name="l00412"></a><span class="lineno">  412</span>        height_in_elems = surface_height;</div>
<div class="line"><a id="l00413" name="l00413"></a><span class="lineno">  413</span>        base_pointer = (uint64_t)p;</div>
<div class="line"><a id="l00414" name="l00414"></a><span class="lineno">  414</span>        base_pointer += base_y * pitch_in_bytes + base_x * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5.html#a2c805de615db5c48b9a25d0a47c0fefe">dtype</a>);</div>
<div class="line"><a id="l00415" name="l00415"></a><span class="lineno">  415</span>        <a class="code hl_typedef" href="group__xetla__core__base__types.html#ga8cf5d016d24c8870706e20c376287e04">xetla_vector&lt;uint32_t, num_channel&gt;</a> channel_index</div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno">  416</span>                = xetla_vector_gen&lt;uint32_t, num_channel&gt;(0, 1);</div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno">  417</span>        step_x = channel_index % num_channel_x;</div>
<div class="line"><a id="l00418" name="l00418"></a><span class="lineno">  418</span>        step_y = channel_index / num_channel_x;</div>
<div class="line"><a id="l00419" name="l00419"></a><span class="lineno">  419</span>        channel_offset = step_x * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5.html#a2c805de615db5c48b9a25d0a47c0fefe">dtype</a>) + step_y * pitch_in_bytes;</div>
<div class="line"><a id="l00420" name="l00420"></a><span class="lineno">  420</span>    }</div>
<div class="line"><a id="l00421" name="l00421"></a><span class="lineno">  421</span> </div>
<div class="line"><a id="l00422" name="l00422"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5.html#a3663940ef09c95ccb3c95762c4f58c82">  422</a></span>    <a class="code hl_define" href="common_2core_2common_8hpp.html#a9ed53999886ec13b86a4fe2e0fc16765">__XETLA_API</a> <span class="keywordtype">void</span> <a class="code hl_function" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5.html#a3663940ef09c95ccb3c95762c4f58c82">init</a>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5.html#aad49255d942f92896e015d772c059cce">mem_desc_t</a> &amp;mem_tdesc) {</div>
<div class="line"><a id="l00423" name="l00423"></a><span class="lineno">  423</span>        pitch_in_bytes = mem_tdesc.shape.stride * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5.html#a2c805de615db5c48b9a25d0a47c0fefe">dtype</a>);</div>
<div class="line"><a id="l00424" name="l00424"></a><span class="lineno">  424</span>        base_x = mem_tdesc.coord.x;</div>
<div class="line"><a id="l00425" name="l00425"></a><span class="lineno">  425</span>        base_y = mem_tdesc.coord.y;</div>
<div class="line"><a id="l00426" name="l00426"></a><span class="lineno">  426</span>        width_in_elems = mem_tdesc.shape.x;</div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno">  427</span>        height_in_elems = mem_tdesc.shape.y;</div>
<div class="line"><a id="l00428" name="l00428"></a><span class="lineno">  428</span>        base_pointer = (uint64_t)mem_tdesc.base.base;</div>
<div class="line"><a id="l00429" name="l00429"></a><span class="lineno">  429</span>        base_pointer += base_y * pitch_in_bytes + base_x * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5.html#a2c805de615db5c48b9a25d0a47c0fefe">dtype</a>);</div>
<div class="line"><a id="l00430" name="l00430"></a><span class="lineno">  430</span>        <a class="code hl_typedef" href="group__xetla__core__base__types.html#ga8cf5d016d24c8870706e20c376287e04">xetla_vector&lt;uint32_t, num_channel&gt;</a> channel_index</div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno">  431</span>                = xetla_vector_gen&lt;uint32_t, num_channel&gt;(0, 1);</div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno">  432</span>        step_x = channel_index % num_channel_x;</div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno">  433</span>        step_y = channel_index / num_channel_x;</div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno">  434</span>        channel_offset = step_x * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5.html#a2c805de615db5c48b9a25d0a47c0fefe">dtype</a>) + step_y * pitch_in_bytes;</div>
<div class="line"><a id="l00435" name="l00435"></a><span class="lineno">  435</span>    }</div>
<div class="line"><a id="l00436" name="l00436"></a><span class="lineno">  436</span> </div>
<div class="line"><a id="l00437" name="l00437"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5.html#ae74495b96a32e55c0b453938c0fd67a9">  437</a></span>    <span class="keyword">inline</span> <a class="code hl_function" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5.html#ae74495b96a32e55c0b453938c0fd67a9">mem_payload_t</a>(<span class="keyword">const</span> <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">this_payload_t</a> &amp;rhs) {</div>
<div class="line"><a id="l00438" name="l00438"></a><span class="lineno">  438</span>        this-&gt;pitch_in_bytes = rhs.pitch_in_bytes;</div>
<div class="line"><a id="l00439" name="l00439"></a><span class="lineno">  439</span>        this-&gt;width_in_elems = rhs.width_in_elems;</div>
<div class="line"><a id="l00440" name="l00440"></a><span class="lineno">  440</span>        this-&gt;height_in_elems = rhs.height_in_elems;</div>
<div class="line"><a id="l00441" name="l00441"></a><span class="lineno">  441</span>        this-&gt;base_x = rhs.base_x;</div>
<div class="line"><a id="l00442" name="l00442"></a><span class="lineno">  442</span>        this-&gt;base_y = rhs.base_y;</div>
<div class="line"><a id="l00443" name="l00443"></a><span class="lineno">  443</span>        this-&gt;base_pointer = rhs.base_pointer;</div>
<div class="line"><a id="l00444" name="l00444"></a><span class="lineno">  444</span>        this-&gt;channel_offset = rhs.channel_offset;</div>
<div class="line"><a id="l00445" name="l00445"></a><span class="lineno">  445</span>        this-&gt;step_x = rhs.step_x;</div>
<div class="line"><a id="l00446" name="l00446"></a><span class="lineno">  446</span>        this-&gt;step_y = rhs.step_y;</div>
<div class="line"><a id="l00447" name="l00447"></a><span class="lineno">  447</span>    }</div>
<div class="line"><a id="l00448" name="l00448"></a><span class="lineno">  448</span> </div>
<div class="line"><a id="l00449" name="l00449"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5.html#a7282509106724a99082a91e64fb37fd7">  449</a></span>    <span class="keyword">inline</span> <a class="code hl_function" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5.html#a7282509106724a99082a91e64fb37fd7">mem_payload_t</a>() = <span class="keywordflow">default</span>;</div>
<div class="line"><a id="l00450" name="l00450"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5.html#a0afbd39f243bacdf1fa67f806488b0cf">  450</a></span>    <span class="keyword">inline</span> <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">this_payload_t</a> &amp;<a class="code hl_function" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5.html#a0afbd39f243bacdf1fa67f806488b0cf">operator=</a>(<span class="keyword">const</span> <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">this_payload_t</a> &amp;rhs) {</div>
<div class="line"><a id="l00451" name="l00451"></a><span class="lineno">  451</span>        this-&gt;pitch_in_bytes = rhs.pitch_in_bytes;</div>
<div class="line"><a id="l00452" name="l00452"></a><span class="lineno">  452</span>        this-&gt;width_in_elems = rhs.width_in_elems;</div>
<div class="line"><a id="l00453" name="l00453"></a><span class="lineno">  453</span>        this-&gt;height_in_elems = rhs.height_in_elems;</div>
<div class="line"><a id="l00454" name="l00454"></a><span class="lineno">  454</span>        this-&gt;base_x = rhs.base_x;</div>
<div class="line"><a id="l00455" name="l00455"></a><span class="lineno">  455</span>        this-&gt;base_y = rhs.base_y;</div>
<div class="line"><a id="l00456" name="l00456"></a><span class="lineno">  456</span>        this-&gt;base_pointer = rhs.base_pointer;</div>
<div class="line"><a id="l00457" name="l00457"></a><span class="lineno">  457</span>        this-&gt;channel_offset = rhs.channel_offset;</div>
<div class="line"><a id="l00458" name="l00458"></a><span class="lineno">  458</span>        this-&gt;step_x = rhs.step_x;</div>
<div class="line"><a id="l00459" name="l00459"></a><span class="lineno">  459</span>        this-&gt;step_y = rhs.step_y;</div>
<div class="line"><a id="l00460" name="l00460"></a><span class="lineno">  460</span>        <span class="keywordflow">return</span> *<span class="keyword">this</span>;</div>
<div class="line"><a id="l00461" name="l00461"></a><span class="lineno">  461</span>    }</div>
<div class="line"><a id="l00462" name="l00462"></a><span class="lineno">  462</span> </div>
<div class="line"><a id="l00463" name="l00463"></a><span class="lineno">  463</span>    <span class="keyword">template</span> &lt;tdesc_update_dir update_dir = tdesc_update_dir::x_dir&gt;</div>
<div class="line"><a id="l00464" name="l00464"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5.html#aae91e9d05f8063f114bb779b768fc7b4">  464</a></span>    <a class="code hl_define" href="common_2core_2common_8hpp.html#a9ed53999886ec13b86a4fe2e0fc16765">__XETLA_API</a> <span class="keywordtype">void</span> <a class="code hl_function" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5.html#aae91e9d05f8063f114bb779b768fc7b4">update_tdesc</a>(<span class="keywordtype">int</span> offset) {</div>
<div class="line"><a id="l00465" name="l00465"></a><span class="lineno">  465</span>        <span class="keywordflow">if</span> <span class="keyword">constexpr</span> (update_dir == <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#acd7865b31b59cd433a5ff11bd6729628a69d8003dc168eaaa90874ead1a8f74b9">tdesc_update_dir::x_dir</a>) {</div>
<div class="line"><a id="l00466" name="l00466"></a><span class="lineno">  466</span>            base_pointer += int64_t(offset) * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5.html#a2c805de615db5c48b9a25d0a47c0fefe">dtype</a>);</div>
<div class="line"><a id="l00467" name="l00467"></a><span class="lineno">  467</span>            base_x += offset;</div>
<div class="line"><a id="l00468" name="l00468"></a><span class="lineno">  468</span>        } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l00469" name="l00469"></a><span class="lineno">  469</span>            base_pointer += int64_t(offset) * pitch_in_bytes;</div>
<div class="line"><a id="l00470" name="l00470"></a><span class="lineno">  470</span>            base_y += offset;</div>
<div class="line"><a id="l00471" name="l00471"></a><span class="lineno">  471</span>        }</div>
<div class="line"><a id="l00472" name="l00472"></a><span class="lineno">  472</span>    }</div>
<div class="line"><a id="l00473" name="l00473"></a><span class="lineno">  473</span>};</div>
<div class="line"><a id="l00474" name="l00474"></a><span class="lineno">  474</span> </div>
<div class="line"><a id="l00480" name="l00480"></a><span class="lineno">  480</span><span class="keyword">template</span> &lt;<span class="keyword">typename</span> dtype_, <span class="keyword">typename</span> tile_desc_, <a class="code hl_enumeration" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag_,</div>
<div class="line"><a id="l00481" name="l00481"></a><span class="lineno">  481</span>        uint32_t alignment_&gt;</div>
<div class="line"><a id="l00482" name="l00482"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_f13f14abd83ef2944d3ec6e74777e30b.html">  482</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">mem_payload_t</a>&lt;</div>
<div class="line"><a id="l00483" name="l00483"></a><span class="lineno">  483</span>        <a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_f13f14abd83ef2944d3ec6e74777e30b.html#a133df08ea9615192775b86f6df4c3f7e">mem_desc_t</a>&lt;dtype_, <a class="code hl_enumeration" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">mem_layout</a>::<a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a641fabb8e5e7d1d0333e2c9c384f959c">row_major</a>, <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59daf5ddaf0ca7929578b408c909429f68f2">mem_space::local</a>, alignment_&gt;,</div>
<div class="line"><a id="l00484" name="l00484"></a><span class="lineno">  484</span>        tile_desc_, <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a5baf9a1aba8e4b6fa44c20aafacc4233">msg_type::block_1d</a>, arch_tag_,</div>
<div class="line"><a id="l00485" name="l00485"></a><span class="lineno">  485</span>        std::enable_if_t&lt;(arch_tag_ == gpu_arch::Xe)&gt;&gt; {</div>
<div class="line"><a id="l00486" name="l00486"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_f13f14abd83ef2944d3ec6e74777e30b.html#a133df08ea9615192775b86f6df4c3f7e">  486</a></span>    <span class="keyword">using </span><a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_f13f14abd83ef2944d3ec6e74777e30b.html#a133df08ea9615192775b86f6df4c3f7e">mem_desc_t</a> = <a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_f13f14abd83ef2944d3ec6e74777e30b.html#a133df08ea9615192775b86f6df4c3f7e">mem_desc_t</a>&lt;dtype_, <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a641fabb8e5e7d1d0333e2c9c384f959c">mem_layout::row_major</a>,</div>
<div class="line"><a id="l00487" name="l00487"></a><span class="lineno">  487</span>            <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59daf5ddaf0ca7929578b408c909429f68f2">mem_space::local</a>, alignment_&gt;;</div>
<div class="line"><a id="l00488" name="l00488"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_f13f14abd83ef2944d3ec6e74777e30b.html#a469b506e27dfc701469b18391c479b73">  488</a></span>    <span class="keyword">using </span><a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_f13f14abd83ef2944d3ec6e74777e30b.html#a469b506e27dfc701469b18391c479b73">dtype</a> = dtype_;</div>
<div class="line"><a id="l00489" name="l00489"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_f13f14abd83ef2944d3ec6e74777e30b.html#afedb96630dd4d0e3e2bb595a079f3634">  489</a></span>    <span class="keyword">using </span><a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_f13f14abd83ef2944d3ec6e74777e30b.html#afedb96630dd4d0e3e2bb595a079f3634">tile_desc</a> = tile_desc_;</div>
<div class="line"><a id="l00490" name="l00490"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_f13f14abd83ef2944d3ec6e74777e30b.html#a773f3dd50409eb52e2fb1a2de41773ad">  490</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> <a class="code hl_enumeration" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59d">mem_space</a> memory_space = <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59daf5ddaf0ca7929578b408c909429f68f2">mem_space::local</a>;</div>
<div class="line"><a id="l00491" name="l00491"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_f13f14abd83ef2944d3ec6e74777e30b.html#a188d578db00b4f5021ce6c9610da3f81">  491</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> <a class="code hl_enumeration" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">mem_layout</a> memory_layout = <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a641fabb8e5e7d1d0333e2c9c384f959c">mem_layout::row_major</a>;</div>
<div class="line"><a id="l00492" name="l00492"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_f13f14abd83ef2944d3ec6e74777e30b.html#abf7ddc9dbe6df1eb331ee051efcd09fc">  492</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> <a class="code hl_enumeration" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7">msg_type</a> message_type = <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a5baf9a1aba8e4b6fa44c20aafacc4233">msg_type::block_1d</a>;</div>
<div class="line"><a id="l00493" name="l00493"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_f13f14abd83ef2944d3ec6e74777e30b.html#aea19eba61289cab8bab759f009bdd321">  493</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t alignment_in_bytes</div>
<div class="line"><a id="l00494" name="l00494"></a><span class="lineno">  494</span>            = mem_desc_t::alignment_in_bytes;</div>
<div class="line"><a id="l00495" name="l00495"></a><span class="lineno">  495</span>    <span class="keyword">static_assert</span>((alignment_in_bytes % <span class="keyword">sizeof</span>(uint32_t)) == 0,</div>
<div class="line"><a id="l00496" name="l00496"></a><span class="lineno">  496</span>            <span class="stringliteral">&quot;alignment should at least DW aligned&quot;</span>);</div>
<div class="line"><a id="l00497" name="l00497"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_f13f14abd83ef2944d3ec6e74777e30b.html#a3675ca1ae7b09ac69b558837cc387731">  497</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> <a class="code hl_enumeration" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag = arch_tag_;</div>
<div class="line"><a id="l00498" name="l00498"></a><span class="lineno">  498</span> </div>
<div class="line"><a id="l00499" name="l00499"></a><span class="lineno">  499</span><span class="keyword">private</span>:</div>
<div class="line"><a id="l00500" name="l00500"></a><span class="lineno">  500</span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t tile_size_x = tile_desc::tile_size_x;</div>
<div class="line"><a id="l00501" name="l00501"></a><span class="lineno">  501</span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t tile_size_y = tile_desc::tile_size_y;</div>
<div class="line"><a id="l00502" name="l00502"></a><span class="lineno">  502</span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t block_size_x = tile_desc::block_size_x;</div>
<div class="line"><a id="l00503" name="l00503"></a><span class="lineno">  503</span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t block_size_y = tile_desc::block_size_y;</div>
<div class="line"><a id="l00504" name="l00504"></a><span class="lineno">  504</span>    <span class="keyword">using </span><a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">this_payload_t</a> = <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">mem_payload_t</a>&lt;<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_f13f14abd83ef2944d3ec6e74777e30b.html#a133df08ea9615192775b86f6df4c3f7e">mem_desc_t</a>, <a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_f13f14abd83ef2944d3ec6e74777e30b.html#afedb96630dd4d0e3e2bb595a079f3634">tile_desc</a>,</div>
<div class="line"><a id="l00505" name="l00505"></a><span class="lineno">  505</span>            <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a5baf9a1aba8e4b6fa44c20aafacc4233">msg_type::block_1d</a>, arch_tag&gt;;</div>
<div class="line"><a id="l00506" name="l00506"></a><span class="lineno">  506</span> </div>
<div class="line"><a id="l00507" name="l00507"></a><span class="lineno">  507</span><span class="keyword">public</span>:</div>
<div class="line"><a id="l00508" name="l00508"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_f13f14abd83ef2944d3ec6e74777e30b.html#aea0caf290715d203609c87b7c9cf4e7f">  508</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t tile_bytes</div>
<div class="line"><a id="l00509" name="l00509"></a><span class="lineno">  509</span>            = tile_size_x * tile_size_y * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_f13f14abd83ef2944d3ec6e74777e30b.html#a469b506e27dfc701469b18391c479b73">dtype</a>);</div>
<div class="line"><a id="l00510" name="l00510"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_f13f14abd83ef2944d3ec6e74777e30b.html#a8ee08ffba84cecc7dc78cff6474794a6">  510</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t block_bytes</div>
<div class="line"><a id="l00511" name="l00511"></a><span class="lineno">  511</span>            = block_size_x * block_size_y * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_f13f14abd83ef2944d3ec6e74777e30b.html#a469b506e27dfc701469b18391c479b73">dtype</a>);</div>
<div class="line"><a id="l00512" name="l00512"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_f13f14abd83ef2944d3ec6e74777e30b.html#a8949d533a9c7b46dde852400a212afc1">  512</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t bytes_per_row = block_size_x * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_f13f14abd83ef2944d3ec6e74777e30b.html#a469b506e27dfc701469b18391c479b73">dtype</a>);</div>
<div class="line"><a id="l00513" name="l00513"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_f13f14abd83ef2944d3ec6e74777e30b.html#a5e6b4d78814d07c86474df93d5a3ea23">  513</a></span>    <span class="keyword">using </span><a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_f13f14abd83ef2944d3ec6e74777e30b.html#a5e6b4d78814d07c86474df93d5a3ea23">mem_dtype</a> = <span class="keyword">typename</span> std::conditional&lt;</div>
<div class="line"><a id="l00514" name="l00514"></a><span class="lineno">  514</span>            (bytes_per_row % <span class="keyword">sizeof</span>(uint64_t) == 0)</div>
<div class="line"><a id="l00515" name="l00515"></a><span class="lineno">  515</span>                    &amp;&amp; (alignment_in_bytes % <span class="keyword">sizeof</span>(uint64_t) == 0),</div>
<div class="line"><a id="l00516" name="l00516"></a><span class="lineno">  516</span>            uint64_t,</div>
<div class="line"><a id="l00517" name="l00517"></a><span class="lineno">  517</span>            <span class="keyword">typename</span> std::conditional&lt;(bytes_per_row % <span class="keyword">sizeof</span>(uint32_t) == 0),</div>
<div class="line"><a id="l00518" name="l00518"></a><span class="lineno">  518</span>                    uint32_t, <a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_f13f14abd83ef2944d3ec6e74777e30b.html#a469b506e27dfc701469b18391c479b73">dtype</a>&gt;::type&gt;::type;</div>
<div class="line"><a id="l00519" name="l00519"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_f13f14abd83ef2944d3ec6e74777e30b.html#a73cbeb5c2028df136f64be55821555ea">  519</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t scale_factor = <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_f13f14abd83ef2944d3ec6e74777e30b.html#a5e6b4d78814d07c86474df93d5a3ea23">mem_dtype</a>) / <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_f13f14abd83ef2944d3ec6e74777e30b.html#a469b506e27dfc701469b18391c479b73">dtype</a>);</div>
<div class="line"><a id="l00520" name="l00520"></a><span class="lineno">  520</span> </div>
<div class="line"><a id="l00521" name="l00521"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_f13f14abd83ef2944d3ec6e74777e30b.html#aa1a0bb0882bb640fe32fbb97e8cf690a">  521</a></span>    uint32_t <a class="code hl_variable" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_f13f14abd83ef2944d3ec6e74777e30b.html#aa1a0bb0882bb640fe32fbb97e8cf690a">address</a>;</div>
<div class="line"><a id="l00522" name="l00522"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_f13f14abd83ef2944d3ec6e74777e30b.html#a546ccc1d6c205a12ed0d5da58afd1d24">  522</a></span>    uint32_t <a class="code hl_variable" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_f13f14abd83ef2944d3ec6e74777e30b.html#a546ccc1d6c205a12ed0d5da58afd1d24">pitch_in_bytes</a>;</div>
<div class="line"><a id="l00523" name="l00523"></a><span class="lineno">  523</span> </div>
<div class="line"><a id="l00524" name="l00524"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_f13f14abd83ef2944d3ec6e74777e30b.html#a4afa30af23527a5d66f7623f6316e229">  524</a></span>    <span class="keyword">inline</span> <a class="code hl_function" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_f13f14abd83ef2944d3ec6e74777e30b.html#a4afa30af23527a5d66f7623f6316e229">mem_payload_t</a>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_f13f14abd83ef2944d3ec6e74777e30b.html#a133df08ea9615192775b86f6df4c3f7e">mem_desc_t</a> &amp;mem_tdesc) {</div>
<div class="line"><a id="l00525" name="l00525"></a><span class="lineno">  525</span>        pitch_in_bytes = mem_tdesc.shape.stride * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_f13f14abd83ef2944d3ec6e74777e30b.html#a469b506e27dfc701469b18391c479b73">dtype</a>);</div>
<div class="line"><a id="l00526" name="l00526"></a><span class="lineno">  526</span>        uint32_t offset_x = mem_tdesc.coord.x;</div>
<div class="line"><a id="l00527" name="l00527"></a><span class="lineno">  527</span>        uint32_t offset_y = mem_tdesc.coord.y;</div>
<div class="line"><a id="l00528" name="l00528"></a><span class="lineno">  528</span>        address = mem_tdesc.base.base + offset_y * pitch_in_bytes</div>
<div class="line"><a id="l00529" name="l00529"></a><span class="lineno">  529</span>                + offset_x * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_f13f14abd83ef2944d3ec6e74777e30b.html#a469b506e27dfc701469b18391c479b73">dtype</a>);</div>
<div class="line"><a id="l00530" name="l00530"></a><span class="lineno">  530</span>    }</div>
<div class="line"><a id="l00531" name="l00531"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_f13f14abd83ef2944d3ec6e74777e30b.html#aa5b6b38325cba0f30c470c5e7f374ab0">  531</a></span>    <span class="keyword">inline</span> <a class="code hl_function" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_f13f14abd83ef2944d3ec6e74777e30b.html#aa5b6b38325cba0f30c470c5e7f374ab0">mem_payload_t</a>(uint32_t base, [[maybe_unused]] <span class="keywordtype">int</span> surface_width,</div>
<div class="line"><a id="l00532" name="l00532"></a><span class="lineno">  532</span>            [[maybe_unused]] <span class="keywordtype">int</span> surface_height, <span class="keywordtype">int</span> surface_pitch,</div>
<div class="line"><a id="l00533" name="l00533"></a><span class="lineno">  533</span>            <span class="keywordtype">int</span> surface_offset_x, <span class="keywordtype">int</span> surface_offset_y) {</div>
<div class="line"><a id="l00534" name="l00534"></a><span class="lineno">  534</span>        uint32_t offset_x = surface_offset_x;</div>
<div class="line"><a id="l00535" name="l00535"></a><span class="lineno">  535</span>        uint32_t offset_y = surface_offset_y;</div>
<div class="line"><a id="l00536" name="l00536"></a><span class="lineno">  536</span>        pitch_in_bytes = surface_pitch * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_f13f14abd83ef2944d3ec6e74777e30b.html#a469b506e27dfc701469b18391c479b73">dtype</a>);</div>
<div class="line"><a id="l00537" name="l00537"></a><span class="lineno">  537</span>        address = base + offset_y * pitch_in_bytes + offset_x * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_f13f14abd83ef2944d3ec6e74777e30b.html#a469b506e27dfc701469b18391c479b73">dtype</a>);</div>
<div class="line"><a id="l00538" name="l00538"></a><span class="lineno">  538</span>    }</div>
<div class="line"><a id="l00539" name="l00539"></a><span class="lineno">  539</span> </div>
<div class="line"><a id="l00540" name="l00540"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_f13f14abd83ef2944d3ec6e74777e30b.html#a901f19b8bf12c5f22a349ad6b3a96ea6">  540</a></span>    <a class="code hl_define" href="common_2core_2common_8hpp.html#a9ed53999886ec13b86a4fe2e0fc16765">__XETLA_API</a> <span class="keywordtype">void</span> <a class="code hl_function" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_f13f14abd83ef2944d3ec6e74777e30b.html#a901f19b8bf12c5f22a349ad6b3a96ea6">init</a>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_f13f14abd83ef2944d3ec6e74777e30b.html#a133df08ea9615192775b86f6df4c3f7e">mem_desc_t</a> &amp;mem_tdesc) {</div>
<div class="line"><a id="l00541" name="l00541"></a><span class="lineno">  541</span>        pitch_in_bytes = mem_tdesc.shape.stride * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_f13f14abd83ef2944d3ec6e74777e30b.html#a469b506e27dfc701469b18391c479b73">dtype</a>);</div>
<div class="line"><a id="l00542" name="l00542"></a><span class="lineno">  542</span>        uint32_t offset_x = mem_tdesc.coord.x;</div>
<div class="line"><a id="l00543" name="l00543"></a><span class="lineno">  543</span>        uint32_t offset_y = mem_tdesc.coord.y;</div>
<div class="line"><a id="l00544" name="l00544"></a><span class="lineno">  544</span>        address = mem_tdesc.base.base + offset_y * pitch_in_bytes</div>
<div class="line"><a id="l00545" name="l00545"></a><span class="lineno">  545</span>                + offset_x * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_f13f14abd83ef2944d3ec6e74777e30b.html#a469b506e27dfc701469b18391c479b73">dtype</a>);</div>
<div class="line"><a id="l00546" name="l00546"></a><span class="lineno">  546</span>    }</div>
<div class="line"><a id="l00547" name="l00547"></a><span class="lineno">  547</span> </div>
<div class="line"><a id="l00548" name="l00548"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_f13f14abd83ef2944d3ec6e74777e30b.html#a9b203f5e2f4827712e6dd7af74c2375f">  548</a></span>    <a class="code hl_define" href="common_2core_2common_8hpp.html#a9ed53999886ec13b86a4fe2e0fc16765">__XETLA_API</a> <span class="keywordtype">void</span> <a class="code hl_function" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_f13f14abd83ef2944d3ec6e74777e30b.html#a9b203f5e2f4827712e6dd7af74c2375f">init</a>(uint32_t base, [[maybe_unused]] <span class="keywordtype">int</span> surface_width,</div>
<div class="line"><a id="l00549" name="l00549"></a><span class="lineno">  549</span>            [[maybe_unused]] <span class="keywordtype">int</span> surface_height, <span class="keywordtype">int</span> surface_pitch,</div>
<div class="line"><a id="l00550" name="l00550"></a><span class="lineno">  550</span>            <span class="keywordtype">int</span> surface_offset_x, <span class="keywordtype">int</span> surface_offset_y) {</div>
<div class="line"><a id="l00551" name="l00551"></a><span class="lineno">  551</span>        uint32_t offset_x = surface_offset_x;</div>
<div class="line"><a id="l00552" name="l00552"></a><span class="lineno">  552</span>        uint32_t offset_y = surface_offset_y;</div>
<div class="line"><a id="l00553" name="l00553"></a><span class="lineno">  553</span>        pitch_in_bytes = surface_pitch * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_f13f14abd83ef2944d3ec6e74777e30b.html#a469b506e27dfc701469b18391c479b73">dtype</a>);</div>
<div class="line"><a id="l00554" name="l00554"></a><span class="lineno">  554</span>        address = base + offset_y * pitch_in_bytes + offset_x * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_f13f14abd83ef2944d3ec6e74777e30b.html#a469b506e27dfc701469b18391c479b73">dtype</a>);</div>
<div class="line"><a id="l00555" name="l00555"></a><span class="lineno">  555</span>    }</div>
<div class="line"><a id="l00556" name="l00556"></a><span class="lineno">  556</span> </div>
<div class="line"><a id="l00557" name="l00557"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_f13f14abd83ef2944d3ec6e74777e30b.html#abca0e663e91d6c9193ae02134f9279e6">  557</a></span>    <span class="keyword">inline</span> <a class="code hl_function" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_f13f14abd83ef2944d3ec6e74777e30b.html#abca0e663e91d6c9193ae02134f9279e6">mem_payload_t</a>(<span class="keyword">const</span> <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">this_payload_t</a> &amp;rhs) {</div>
<div class="line"><a id="l00558" name="l00558"></a><span class="lineno">  558</span>        this-&gt;address = rhs.address;</div>
<div class="line"><a id="l00559" name="l00559"></a><span class="lineno">  559</span>        this-&gt;pitch_in_bytes = rhs.pitch_in_bytes;</div>
<div class="line"><a id="l00560" name="l00560"></a><span class="lineno">  560</span>    }</div>
<div class="line"><a id="l00561" name="l00561"></a><span class="lineno">  561</span> </div>
<div class="line"><a id="l00562" name="l00562"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_f13f14abd83ef2944d3ec6e74777e30b.html#a9067b7b80aa804c68dc97e4deaf131ec">  562</a></span>    <span class="keyword">inline</span> <a class="code hl_function" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_f13f14abd83ef2944d3ec6e74777e30b.html#a9067b7b80aa804c68dc97e4deaf131ec">mem_payload_t</a>() = <span class="keywordflow">default</span>;</div>
<div class="line"><a id="l00563" name="l00563"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_f13f14abd83ef2944d3ec6e74777e30b.html#a8608f76849a676fa2601028279835590">  563</a></span>    <span class="keyword">inline</span> <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">this_payload_t</a> &amp;<a class="code hl_function" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_f13f14abd83ef2944d3ec6e74777e30b.html#a8608f76849a676fa2601028279835590">operator=</a>(<span class="keyword">const</span> <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">this_payload_t</a> &amp;rhs) {</div>
<div class="line"><a id="l00564" name="l00564"></a><span class="lineno">  564</span>        this-&gt;address = rhs.address;</div>
<div class="line"><a id="l00565" name="l00565"></a><span class="lineno">  565</span>        this-&gt;pitch_in_bytes = rhs.pitch_in_bytes;</div>
<div class="line"><a id="l00566" name="l00566"></a><span class="lineno">  566</span>        <span class="keywordflow">return</span> *<span class="keyword">this</span>;</div>
<div class="line"><a id="l00567" name="l00567"></a><span class="lineno">  567</span>    }</div>
<div class="line"><a id="l00568" name="l00568"></a><span class="lineno">  568</span> </div>
<div class="line"><a id="l00569" name="l00569"></a><span class="lineno">  569</span>    <span class="keyword">template</span> &lt;tdesc_update_dir update_dir = tdesc_update_dir::x_dir&gt;</div>
<div class="line"><a id="l00570" name="l00570"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_f13f14abd83ef2944d3ec6e74777e30b.html#a28a6d49780ec2f63390f88474b528dee">  570</a></span>    <a class="code hl_define" href="common_2core_2common_8hpp.html#a9ed53999886ec13b86a4fe2e0fc16765">__XETLA_API</a> <span class="keywordtype">void</span> <a class="code hl_function" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_f13f14abd83ef2944d3ec6e74777e30b.html#a28a6d49780ec2f63390f88474b528dee">update_tdesc</a>(<span class="keywordtype">int</span> offset) {</div>
<div class="line"><a id="l00571" name="l00571"></a><span class="lineno">  571</span>        <span class="keywordflow">if</span> <span class="keyword">constexpr</span> (update_dir == <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#acd7865b31b59cd433a5ff11bd6729628a69d8003dc168eaaa90874ead1a8f74b9">tdesc_update_dir::x_dir</a>) {</div>
<div class="line"><a id="l00572" name="l00572"></a><span class="lineno">  572</span>            address += offset * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_f13f14abd83ef2944d3ec6e74777e30b.html#a469b506e27dfc701469b18391c479b73">dtype</a>);</div>
<div class="line"><a id="l00573" name="l00573"></a><span class="lineno">  573</span>        } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l00574" name="l00574"></a><span class="lineno">  574</span>            address += offset * pitch_in_bytes;</div>
<div class="line"><a id="l00575" name="l00575"></a><span class="lineno">  575</span>        }</div>
<div class="line"><a id="l00576" name="l00576"></a><span class="lineno">  576</span>    }</div>
<div class="line"><a id="l00577" name="l00577"></a><span class="lineno">  577</span>};</div>
<div class="line"><a id="l00578" name="l00578"></a><span class="lineno">  578</span> </div>
<div class="line"><a id="l00588" name="l00588"></a><span class="lineno">  588</span><span class="keyword">template</span> &lt;<span class="keyword">typename</span> dtype_, <span class="keyword">typename</span> tile_desc_, <a class="code hl_enumeration" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">mem_layout</a> mem_layout_,</div>
<div class="line"><a id="l00589" name="l00589"></a><span class="lineno">  589</span>        uint32_t alignment_, <a class="code hl_enumeration" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag_&gt;</div>
<div class="line"><a id="l00590" name="l00590"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html">  590</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">mem_payload_t</a>&lt;</div>
<div class="line"><a id="l00591" name="l00591"></a><span class="lineno">  591</span>        <a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#af01b486f8e4131463153917e59cb2f68">mem_desc_t</a>&lt;dtype_, mem_layout_, <a class="code hl_enumeration" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59d">mem_space</a>::<a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59da9c70933aff6b2a6d08c687a6cbb6b765">global</a>, alignment_&gt;,</div>
<div class="line"><a id="l00592" name="l00592"></a><span class="lineno">  592</span>        tile_desc_, <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a1fcd9767078d24d0fa3e5cec3234026b">msg_type::unaligned_2d</a>, arch_tag_,</div>
<div class="line"><a id="l00593" name="l00593"></a><span class="lineno">  593</span>        std::enable_if_t&lt;(arch_tag_ == gpu_arch::Xe)&gt;&gt; {</div>
<div class="line"><a id="l00594" name="l00594"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#a91fa805001a85b263e45700aa5ea09e3">  594</a></span>    <span class="keyword">using </span><a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#a91fa805001a85b263e45700aa5ea09e3">dtype</a> = dtype_;</div>
<div class="line"><a id="l00595" name="l00595"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#af01b486f8e4131463153917e59cb2f68">  595</a></span>    <span class="keyword">using </span><a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#af01b486f8e4131463153917e59cb2f68">mem_desc_t</a></div>
<div class="line"><a id="l00596" name="l00596"></a><span class="lineno">  596</span>            = <a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#af01b486f8e4131463153917e59cb2f68">mem_desc_t&lt;dtype_, mem_layout_, mem_space::global, alignment_&gt;</a>;</div>
<div class="line"><a id="l00597" name="l00597"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#afe98869b8445c9d479bcc0622170677d">  597</a></span>    <span class="keyword">using </span><a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#afe98869b8445c9d479bcc0622170677d">tile_desc</a> = tile_desc_;</div>
<div class="line"><a id="l00598" name="l00598"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#a8e6ece6306f2c2c4915947b7bc60db44">  598</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> <a class="code hl_enumeration" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59d">mem_space</a> memory_space = <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59da9c70933aff6b2a6d08c687a6cbb6b765">mem_space::global</a>;</div>
<div class="line"><a id="l00599" name="l00599"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#a95f9aa63f410d43a2cb846454b12c25d">  599</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> <a class="code hl_enumeration" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">mem_layout</a> memory_layout = mem_layout_;</div>
<div class="line"><a id="l00600" name="l00600"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#aeb1e50f16cbf8780429b36d83db3dba2">  600</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> <a class="code hl_enumeration" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7">msg_type</a> message_type = <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a1fcd9767078d24d0fa3e5cec3234026b">msg_type::unaligned_2d</a>;</div>
<div class="line"><a id="l00601" name="l00601"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#abe63bbb1aa63bba27e71d8f814fdfd4f">  601</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t alignment_in_bytes</div>
<div class="line"><a id="l00602" name="l00602"></a><span class="lineno">  602</span>            = mem_desc_t::alignment_in_bytes;</div>
<div class="line"><a id="l00603" name="l00603"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#a5ee64a82bfa0c686ed0f1d9211980159">  603</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> <a class="code hl_enumeration" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag = <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>;</div>
<div class="line"><a id="l00604" name="l00604"></a><span class="lineno">  604</span> </div>
<div class="line"><a id="l00605" name="l00605"></a><span class="lineno">  605</span><span class="keyword">private</span>:</div>
<div class="line"><a id="l00606" name="l00606"></a><span class="lineno">  606</span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t tile_size_x = tile_desc::tile_size_x;</div>
<div class="line"><a id="l00607" name="l00607"></a><span class="lineno">  607</span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t tile_size_y = tile_desc::tile_size_y;</div>
<div class="line"><a id="l00608" name="l00608"></a><span class="lineno">  608</span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t block_size_x = tile_desc::block_size_x;</div>
<div class="line"><a id="l00609" name="l00609"></a><span class="lineno">  609</span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t block_size_y = tile_desc::block_size_y;</div>
<div class="line"><a id="l00610" name="l00610"></a><span class="lineno">  610</span> </div>
<div class="line"><a id="l00611" name="l00611"></a><span class="lineno">  611</span>    <span class="keyword">using </span><a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">this_payload_t</a> = <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">mem_payload_t</a>&lt;<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#af01b486f8e4131463153917e59cb2f68">mem_desc_t</a>, <a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#afe98869b8445c9d479bcc0622170677d">tile_desc</a>,</div>
<div class="line"><a id="l00612" name="l00612"></a><span class="lineno">  612</span>            <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a1fcd9767078d24d0fa3e5cec3234026b">msg_type::unaligned_2d</a>, <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>&gt;;</div>
<div class="line"><a id="l00613" name="l00613"></a><span class="lineno">  613</span> </div>
<div class="line"><a id="l00614" name="l00614"></a><span class="lineno">  614</span><span class="keyword">public</span>:</div>
<div class="line"><a id="l00615" name="l00615"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#a757c2473503a32629e121025e82ce635">  615</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> <span class="keywordtype">bool</span> mem_transpose</div>
<div class="line"><a id="l00616" name="l00616"></a><span class="lineno">  616</span>            = memory_layout == <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a55e5bef9f48cf4e944a16a034eac0704">mem_layout::col_major</a>;</div>
<div class="line"><a id="l00617" name="l00617"></a><span class="lineno">  617</span> </div>
<div class="line"><a id="l00618" name="l00618"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#a8e5de4a99e66b22fbd15bec42ada0a06">  618</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> <a class="code hl_enumeration" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aa">reg_layout</a> register_layout = tile_desc::register_layout;</div>
<div class="line"><a id="l00619" name="l00619"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#a6fb304ab2ddb7958fd92d4dc181dcbfd">  619</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> <span class="keywordtype">bool</span> reg_transpose</div>
<div class="line"><a id="l00620" name="l00620"></a><span class="lineno">  620</span>            = register_layout == <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa790a2d945934924db5b508c7f46846b6">reg_layout::transpose_tiled</a>;</div>
<div class="line"><a id="l00621" name="l00621"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#abdf3f85ea80e0ffdaca722aeb95328b4">  621</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> <span class="keywordtype">bool</span> trans = mem_transpose ^ reg_transpose;</div>
<div class="line"><a id="l00622" name="l00622"></a><span class="lineno">  622</span> </div>
<div class="line"><a id="l00623" name="l00623"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#a58be22cde78dc14d0f7b709e500234c0">  623</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> <span class="keywordtype">bool</span> mem_transform = (<span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#a91fa805001a85b263e45700aa5ea09e3">dtype</a>) &lt; 4)</div>
<div class="line"><a id="l00624" name="l00624"></a><span class="lineno">  624</span>            &amp;&amp; (register_layout == <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa9c072496656f07aeb105a1bc09a218b5">reg_layout::vnni_tiled</a></div>
<div class="line"><a id="l00625" name="l00625"></a><span class="lineno">  625</span>                    || register_layout == <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa6eb72c4242a34cbbdbe6ba17f3555556">reg_layout::vnni_tiled_col_major</a>);</div>
<div class="line"><a id="l00626" name="l00626"></a><span class="lineno">  626</span> </div>
<div class="line"><a id="l00627" name="l00627"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#a414c37f6b4acb68fe30eec7f9ef6d202">  627</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t tile_bytes</div>
<div class="line"><a id="l00628" name="l00628"></a><span class="lineno">  628</span>            = tile_size_x * tile_size_y * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#a91fa805001a85b263e45700aa5ea09e3">dtype</a>);</div>
<div class="line"><a id="l00629" name="l00629"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#a70b84e7a7d2f119023538d2f0fc73c5f">  629</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t block_bytes</div>
<div class="line"><a id="l00630" name="l00630"></a><span class="lineno">  630</span>            = block_size_x * block_size_y * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#a91fa805001a85b263e45700aa5ea09e3">dtype</a>);</div>
<div class="line"><a id="l00631" name="l00631"></a><span class="lineno">  631</span> </div>
<div class="line"><a id="l00632" name="l00632"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#adf4b72892bbe31e324c19301aa03d84f">  632</a></span>    <span class="keyword">using </span><a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#adf4b72892bbe31e324c19301aa03d84f">mem_dtype</a> = <span class="keyword">typename</span> std::conditional&lt;</div>
<div class="line"><a id="l00633" name="l00633"></a><span class="lineno">  633</span>            (alignment_in_bytes % <span class="keyword">sizeof</span>(uint64_t) == 0), uint64_t,</div>
<div class="line"><a id="l00634" name="l00634"></a><span class="lineno">  634</span>            <span class="keyword">typename</span> std::conditional&lt;(alignment_in_bytes % <span class="keyword">sizeof</span>(uint32_t)</div>
<div class="line"><a id="l00635" name="l00635"></a><span class="lineno">  635</span>                                              == 0),</div>
<div class="line"><a id="l00636" name="l00636"></a><span class="lineno">  636</span>                    uint32_t, <a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#a91fa805001a85b263e45700aa5ea09e3">dtype</a>&gt;::type&gt;::type;</div>
<div class="line"><a id="l00637" name="l00637"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#a02ffedde9d98a218e7b6f056ab0e15ef">  637</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t scale_factor = <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#adf4b72892bbe31e324c19301aa03d84f">mem_dtype</a>) / <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#a91fa805001a85b263e45700aa5ea09e3">dtype</a>);</div>
<div class="line"><a id="l00638" name="l00638"></a><span class="lineno">  638</span> </div>
<div class="line"><a id="l00639" name="l00639"></a><span class="lineno">  639</span>    <span class="comment">// for pvc, we can use simd16 or simd32</span></div>
<div class="line"><a id="l00640" name="l00640"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#a542f6b77a93cb86e4037f5cd020b1bbc">  640</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t min_store_bytes = 16 * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#a91fa805001a85b263e45700aa5ea09e3">dtype</a>);</div>
<div class="line"><a id="l00641" name="l00641"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#a75cfb1f82e2c450a52bffaff4922f526">  641</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t max_store_bytes = 32 * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#a91fa805001a85b263e45700aa5ea09e3">dtype</a>);</div>
<div class="line"><a id="l00642" name="l00642"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#a7b5ff563389e8fe0584a2bd731c83de2">  642</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t num_channel</div>
<div class="line"><a id="l00643" name="l00643"></a><span class="lineno">  643</span>            = ((tile_bytes % max_store_bytes) == 0</div>
<div class="line"><a id="l00644" name="l00644"></a><span class="lineno">  644</span>                      &amp;&amp; (block_bytes % max_store_bytes) == 0)</div>
<div class="line"><a id="l00645" name="l00645"></a><span class="lineno">  645</span>            ? 32</div>
<div class="line"><a id="l00646" name="l00646"></a><span class="lineno">  646</span>            : 16;</div>
<div class="line"><a id="l00647" name="l00647"></a><span class="lineno">  647</span> </div>
<div class="line"><a id="l00648" name="l00648"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#ac67db29d61e0fd4a3552050f3bc02a92">  648</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t num_channel_x</div>
<div class="line"><a id="l00649" name="l00649"></a><span class="lineno">  649</span>            = block_size_x * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#a91fa805001a85b263e45700aa5ea09e3">dtype</a>) / <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#adf4b72892bbe31e324c19301aa03d84f">mem_dtype</a>);</div>
<div class="line"><a id="l00650" name="l00650"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#a657cf0e5ea9638bebabfb0fba5d0a574">  650</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t num_channel_y = num_channel / num_channel_x;</div>
<div class="line"><a id="l00651" name="l00651"></a><span class="lineno">  651</span> </div>
<div class="line"><a id="l00652" name="l00652"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#abc2b75116158c450ac37af4b7c5e1128">  652</a></span>    <a class="code hl_typedef" href="group__xetla__core__base__types.html#ga8cf5d016d24c8870706e20c376287e04">xetla_vector&lt;uint32_t, num_channel&gt;</a> <a class="code hl_variable" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#abc2b75116158c450ac37af4b7c5e1128">channel_offset</a>;</div>
<div class="line"><a id="l00653" name="l00653"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#ac609a942059ef50f98f3780ac5deb614">  653</a></span>    <a class="code hl_typedef" href="group__xetla__core__base__types.html#ga8cf5d016d24c8870706e20c376287e04">xetla_vector&lt;uint32_t, num_channel&gt;</a> <a class="code hl_variable" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#ac609a942059ef50f98f3780ac5deb614">step_x</a>;</div>
<div class="line"><a id="l00654" name="l00654"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#a2e273ae8599710c1faed369dbfa76d10">  654</a></span>    <a class="code hl_typedef" href="group__xetla__core__base__types.html#ga8cf5d016d24c8870706e20c376287e04">xetla_vector&lt;uint32_t, num_channel&gt;</a> <a class="code hl_variable" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#a2e273ae8599710c1faed369dbfa76d10">step_y</a>;</div>
<div class="line"><a id="l00655" name="l00655"></a><span class="lineno">  655</span> </div>
<div class="line"><a id="l00656" name="l00656"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#a7f5dcad32af87a46aca8da4c3602f1d8">  656</a></span>    uint64_t <a class="code hl_variable" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#a7f5dcad32af87a46aca8da4c3602f1d8">base_offset</a>;</div>
<div class="line"><a id="l00657" name="l00657"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#a2c3d1e339e5e12cb4d2b18165742b222">  657</a></span>    uint32_t <a class="code hl_variable" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#a2c3d1e339e5e12cb4d2b18165742b222">base_x</a>;</div>
<div class="line"><a id="l00658" name="l00658"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#a2a7d1ed444418a695fed597476ceb1ee">  658</a></span>    uint32_t <a class="code hl_variable" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#a2a7d1ed444418a695fed597476ceb1ee">base_y</a>;</div>
<div class="line"><a id="l00659" name="l00659"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#a4866dc307420d7f57bbde2305fabf511">  659</a></span>    uint32_t <a class="code hl_variable" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#a4866dc307420d7f57bbde2305fabf511">width_in_elems</a>;</div>
<div class="line"><a id="l00660" name="l00660"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#abc307b26303d59e47d0d5767b0e5745b">  660</a></span>    uint32_t <a class="code hl_variable" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#abc307b26303d59e47d0d5767b0e5745b">height_in_elems</a>;</div>
<div class="line"><a id="l00661" name="l00661"></a><span class="lineno">  661</span> </div>
<div class="line"><a id="l00662" name="l00662"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#ab75033e7f839ce30de0e11236df41aae">  662</a></span>    <a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#adf4b72892bbe31e324c19301aa03d84f">mem_dtype</a> *<a class="code hl_variable" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#ab75033e7f839ce30de0e11236df41aae">base_ptr</a>;</div>
<div class="line"><a id="l00663" name="l00663"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#a1f06a30c40a6065cc0586b7adc2592bf">  663</a></span>    uint32_t <a class="code hl_variable" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#a1f06a30c40a6065cc0586b7adc2592bf">pitch_in_bytes</a>;</div>
<div class="line"><a id="l00664" name="l00664"></a><span class="lineno">  664</span> </div>
<div class="line"><a id="l00665" name="l00665"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#ab587a4198b6737ef3784ef191e13a496">  665</a></span>    <span class="keyword">inline</span> <a class="code hl_function" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#ab587a4198b6737ef3784ef191e13a496">mem_payload_t</a>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#af01b486f8e4131463153917e59cb2f68">mem_desc_t</a> &amp;mem_tdesc) {</div>
<div class="line"><a id="l00666" name="l00666"></a><span class="lineno">  666</span>        pitch_in_bytes = mem_tdesc.shape.stride * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#a91fa805001a85b263e45700aa5ea09e3">dtype</a>);</div>
<div class="line"><a id="l00667" name="l00667"></a><span class="lineno">  667</span>        base_x = mem_tdesc.coord.x;</div>
<div class="line"><a id="l00668" name="l00668"></a><span class="lineno">  668</span>        base_y = mem_tdesc.coord.y;</div>
<div class="line"><a id="l00669" name="l00669"></a><span class="lineno">  669</span>        width_in_elems = mem_tdesc.shape.x;</div>
<div class="line"><a id="l00670" name="l00670"></a><span class="lineno">  670</span>        height_in_elems = mem_tdesc.shape.y;</div>
<div class="line"><a id="l00671" name="l00671"></a><span class="lineno">  671</span>        base_offset = trans ? base_x * pitch_in_bytes + base_y * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#a91fa805001a85b263e45700aa5ea09e3">dtype</a>)</div>
<div class="line"><a id="l00672" name="l00672"></a><span class="lineno">  672</span>                            : base_y * pitch_in_bytes + base_x * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#a91fa805001a85b263e45700aa5ea09e3">dtype</a>);</div>
<div class="line"><a id="l00673" name="l00673"></a><span class="lineno">  673</span>        base_ptr = (<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#adf4b72892bbe31e324c19301aa03d84f">mem_dtype</a> *)mem_tdesc.base.base;</div>
<div class="line"><a id="l00674" name="l00674"></a><span class="lineno">  674</span> </div>
<div class="line"><a id="l00675" name="l00675"></a><span class="lineno">  675</span>        <a class="code hl_typedef" href="group__xetla__core__base__types.html#ga8cf5d016d24c8870706e20c376287e04">xetla_vector&lt;uint32_t, num_channel&gt;</a> channel_index</div>
<div class="line"><a id="l00676" name="l00676"></a><span class="lineno">  676</span>                = xetla_vector_gen&lt;uint32_t, num_channel&gt;(0, 1);</div>
<div class="line"><a id="l00677" name="l00677"></a><span class="lineno">  677</span>        step_x = channel_index % num_channel_x;</div>
<div class="line"><a id="l00678" name="l00678"></a><span class="lineno">  678</span>        step_y = channel_index / num_channel_x;</div>
<div class="line"><a id="l00679" name="l00679"></a><span class="lineno">  679</span>        channel_offset = trans</div>
<div class="line"><a id="l00680" name="l00680"></a><span class="lineno">  680</span>                ? step_y * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#adf4b72892bbe31e324c19301aa03d84f">mem_dtype</a>) + step_x * pitch_in_bytes</div>
<div class="line"><a id="l00681" name="l00681"></a><span class="lineno">  681</span>                : step_x * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#adf4b72892bbe31e324c19301aa03d84f">mem_dtype</a>) + step_y * pitch_in_bytes;</div>
<div class="line"><a id="l00682" name="l00682"></a><span class="lineno">  682</span>    }</div>
<div class="line"><a id="l00683" name="l00683"></a><span class="lineno">  683</span> </div>
<div class="line"><a id="l00684" name="l00684"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#a205b022e2db310543c9d1f410645dc43">  684</a></span>    <span class="keyword">inline</span> <a class="code hl_function" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#a205b022e2db310543c9d1f410645dc43">mem_payload_t</a>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#a91fa805001a85b263e45700aa5ea09e3">dtype</a> *p, <span class="keywordtype">int</span> surface_width, <span class="keywordtype">int</span> surface_height,</div>
<div class="line"><a id="l00685" name="l00685"></a><span class="lineno">  685</span>            <span class="keywordtype">int</span> surface_pitch, <span class="keywordtype">int</span> surface_offset_x, <span class="keywordtype">int</span> surface_offset_y) {</div>
<div class="line"><a id="l00686" name="l00686"></a><span class="lineno">  686</span>        pitch_in_bytes = surface_pitch * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#a91fa805001a85b263e45700aa5ea09e3">dtype</a>);</div>
<div class="line"><a id="l00687" name="l00687"></a><span class="lineno">  687</span>        base_x = surface_offset_x;</div>
<div class="line"><a id="l00688" name="l00688"></a><span class="lineno">  688</span>        base_y = surface_offset_y;</div>
<div class="line"><a id="l00689" name="l00689"></a><span class="lineno">  689</span>        width_in_elems = surface_width;</div>
<div class="line"><a id="l00690" name="l00690"></a><span class="lineno">  690</span>        height_in_elems = surface_height;</div>
<div class="line"><a id="l00691" name="l00691"></a><span class="lineno">  691</span>        base_offset = trans ? base_x * pitch_in_bytes + base_y * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#a91fa805001a85b263e45700aa5ea09e3">dtype</a>)</div>
<div class="line"><a id="l00692" name="l00692"></a><span class="lineno">  692</span>                            : base_y * pitch_in_bytes + base_x * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#a91fa805001a85b263e45700aa5ea09e3">dtype</a>);</div>
<div class="line"><a id="l00693" name="l00693"></a><span class="lineno">  693</span>        base_ptr = (<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#adf4b72892bbe31e324c19301aa03d84f">mem_dtype</a> *)p;</div>
<div class="line"><a id="l00694" name="l00694"></a><span class="lineno">  694</span> </div>
<div class="line"><a id="l00695" name="l00695"></a><span class="lineno">  695</span>        <a class="code hl_typedef" href="group__xetla__core__base__types.html#ga8cf5d016d24c8870706e20c376287e04">xetla_vector&lt;uint32_t, num_channel&gt;</a> channel_index</div>
<div class="line"><a id="l00696" name="l00696"></a><span class="lineno">  696</span>                = xetla_vector_gen&lt;uint32_t, num_channel&gt;(0, 1);</div>
<div class="line"><a id="l00697" name="l00697"></a><span class="lineno">  697</span>        step_x = channel_index % num_channel_x;</div>
<div class="line"><a id="l00698" name="l00698"></a><span class="lineno">  698</span>        step_y = channel_index / num_channel_x;</div>
<div class="line"><a id="l00699" name="l00699"></a><span class="lineno">  699</span>        channel_offset = trans</div>
<div class="line"><a id="l00700" name="l00700"></a><span class="lineno">  700</span>                ? step_y * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#adf4b72892bbe31e324c19301aa03d84f">mem_dtype</a>) + step_x * pitch_in_bytes</div>
<div class="line"><a id="l00701" name="l00701"></a><span class="lineno">  701</span>                : step_x * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#adf4b72892bbe31e324c19301aa03d84f">mem_dtype</a>) + step_y * pitch_in_bytes;</div>
<div class="line"><a id="l00702" name="l00702"></a><span class="lineno">  702</span>    }</div>
<div class="line"><a id="l00703" name="l00703"></a><span class="lineno">  703</span> </div>
<div class="line"><a id="l00704" name="l00704"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#a91ccbdd28ae364d320afebce85ae7f1c">  704</a></span>    <a class="code hl_define" href="common_2core_2common_8hpp.html#a9ed53999886ec13b86a4fe2e0fc16765">__XETLA_API</a> <span class="keywordtype">void</span> <a class="code hl_function" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#a91ccbdd28ae364d320afebce85ae7f1c">init</a>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#af01b486f8e4131463153917e59cb2f68">mem_desc_t</a> &amp;mem_tdesc) {</div>
<div class="line"><a id="l00705" name="l00705"></a><span class="lineno">  705</span>        pitch_in_bytes = mem_tdesc.shape.stride * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#a91fa805001a85b263e45700aa5ea09e3">dtype</a>);</div>
<div class="line"><a id="l00706" name="l00706"></a><span class="lineno">  706</span>        base_x = mem_tdesc.coord.x;</div>
<div class="line"><a id="l00707" name="l00707"></a><span class="lineno">  707</span>        base_y = mem_tdesc.coord.y;</div>
<div class="line"><a id="l00708" name="l00708"></a><span class="lineno">  708</span>        width_in_elems = mem_tdesc.shape.x;</div>
<div class="line"><a id="l00709" name="l00709"></a><span class="lineno">  709</span>        height_in_elems = mem_tdesc.shape.y;</div>
<div class="line"><a id="l00710" name="l00710"></a><span class="lineno">  710</span>        base_offset = trans ? base_x * pitch_in_bytes + base_y * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#a91fa805001a85b263e45700aa5ea09e3">dtype</a>)</div>
<div class="line"><a id="l00711" name="l00711"></a><span class="lineno">  711</span>                            : base_y * pitch_in_bytes + base_x * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#a91fa805001a85b263e45700aa5ea09e3">dtype</a>);</div>
<div class="line"><a id="l00712" name="l00712"></a><span class="lineno">  712</span>        base_ptr = (<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#adf4b72892bbe31e324c19301aa03d84f">mem_dtype</a> *)mem_tdesc.base.base;</div>
<div class="line"><a id="l00713" name="l00713"></a><span class="lineno">  713</span> </div>
<div class="line"><a id="l00714" name="l00714"></a><span class="lineno">  714</span>        <a class="code hl_typedef" href="group__xetla__core__base__types.html#ga8cf5d016d24c8870706e20c376287e04">xetla_vector&lt;uint32_t, num_channel&gt;</a> channel_index</div>
<div class="line"><a id="l00715" name="l00715"></a><span class="lineno">  715</span>                = xetla_vector_gen&lt;uint32_t, num_channel&gt;(0, 1);</div>
<div class="line"><a id="l00716" name="l00716"></a><span class="lineno">  716</span>        step_x = channel_index % num_channel_x;</div>
<div class="line"><a id="l00717" name="l00717"></a><span class="lineno">  717</span>        step_y = channel_index / num_channel_x;</div>
<div class="line"><a id="l00718" name="l00718"></a><span class="lineno">  718</span>        channel_offset = trans</div>
<div class="line"><a id="l00719" name="l00719"></a><span class="lineno">  719</span>                ? step_y * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#adf4b72892bbe31e324c19301aa03d84f">mem_dtype</a>) + step_x * pitch_in_bytes</div>
<div class="line"><a id="l00720" name="l00720"></a><span class="lineno">  720</span>                : step_x * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#adf4b72892bbe31e324c19301aa03d84f">mem_dtype</a>) + step_y * pitch_in_bytes;</div>
<div class="line"><a id="l00721" name="l00721"></a><span class="lineno">  721</span>    }</div>
<div class="line"><a id="l00722" name="l00722"></a><span class="lineno">  722</span> </div>
<div class="line"><a id="l00723" name="l00723"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#af4e0a5c3ed151b0c336fde66259ad5dc">  723</a></span>    <a class="code hl_define" href="common_2core_2common_8hpp.html#a9ed53999886ec13b86a4fe2e0fc16765">__XETLA_API</a> <span class="keywordtype">void</span> <a class="code hl_function" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#af4e0a5c3ed151b0c336fde66259ad5dc">init</a>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#a91fa805001a85b263e45700aa5ea09e3">dtype</a> *p, <span class="keywordtype">int</span> surface_width, <span class="keywordtype">int</span> surface_height,</div>
<div class="line"><a id="l00724" name="l00724"></a><span class="lineno">  724</span>            <span class="keywordtype">int</span> surface_pitch, <span class="keywordtype">int</span> surface_offset_x, <span class="keywordtype">int</span> surface_offset_y) {</div>
<div class="line"><a id="l00725" name="l00725"></a><span class="lineno">  725</span>        pitch_in_bytes = surface_pitch * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#a91fa805001a85b263e45700aa5ea09e3">dtype</a>);</div>
<div class="line"><a id="l00726" name="l00726"></a><span class="lineno">  726</span>        base_x = surface_offset_x;</div>
<div class="line"><a id="l00727" name="l00727"></a><span class="lineno">  727</span>        base_y = surface_offset_y;</div>
<div class="line"><a id="l00728" name="l00728"></a><span class="lineno">  728</span>        width_in_elems = surface_width;</div>
<div class="line"><a id="l00729" name="l00729"></a><span class="lineno">  729</span>        height_in_elems = surface_height;</div>
<div class="line"><a id="l00730" name="l00730"></a><span class="lineno">  730</span>        base_offset = trans ? base_x * pitch_in_bytes + base_y * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#a91fa805001a85b263e45700aa5ea09e3">dtype</a>)</div>
<div class="line"><a id="l00731" name="l00731"></a><span class="lineno">  731</span>                            : base_y * pitch_in_bytes + base_x * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#a91fa805001a85b263e45700aa5ea09e3">dtype</a>);</div>
<div class="line"><a id="l00732" name="l00732"></a><span class="lineno">  732</span>        base_ptr = (<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#adf4b72892bbe31e324c19301aa03d84f">mem_dtype</a> *)p;</div>
<div class="line"><a id="l00733" name="l00733"></a><span class="lineno">  733</span> </div>
<div class="line"><a id="l00734" name="l00734"></a><span class="lineno">  734</span>        <a class="code hl_typedef" href="group__xetla__core__base__types.html#ga8cf5d016d24c8870706e20c376287e04">xetla_vector&lt;uint32_t, num_channel&gt;</a> channel_index</div>
<div class="line"><a id="l00735" name="l00735"></a><span class="lineno">  735</span>                = xetla_vector_gen&lt;uint32_t, num_channel&gt;(0, 1);</div>
<div class="line"><a id="l00736" name="l00736"></a><span class="lineno">  736</span>        step_x = channel_index % num_channel_x;</div>
<div class="line"><a id="l00737" name="l00737"></a><span class="lineno">  737</span>        step_y = channel_index / num_channel_x;</div>
<div class="line"><a id="l00738" name="l00738"></a><span class="lineno">  738</span>        channel_offset = trans</div>
<div class="line"><a id="l00739" name="l00739"></a><span class="lineno">  739</span>                ? step_y * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#adf4b72892bbe31e324c19301aa03d84f">mem_dtype</a>) + step_x * pitch_in_bytes</div>
<div class="line"><a id="l00740" name="l00740"></a><span class="lineno">  740</span>                : step_x * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#adf4b72892bbe31e324c19301aa03d84f">mem_dtype</a>) + step_y * pitch_in_bytes;</div>
<div class="line"><a id="l00741" name="l00741"></a><span class="lineno">  741</span>    }</div>
<div class="line"><a id="l00742" name="l00742"></a><span class="lineno">  742</span> </div>
<div class="line"><a id="l00743" name="l00743"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#a5f4425f18b3157b1937f838c2dcab855">  743</a></span>    <span class="keyword">inline</span> <a class="code hl_function" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#a5f4425f18b3157b1937f838c2dcab855">mem_payload_t</a>(<span class="keyword">const</span> <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">this_payload_t</a> &amp;rhs) {</div>
<div class="line"><a id="l00744" name="l00744"></a><span class="lineno">  744</span>        this-&gt;base_offset = rhs.base_offset;</div>
<div class="line"><a id="l00745" name="l00745"></a><span class="lineno">  745</span>        this-&gt;base_ptr = rhs.base_ptr;</div>
<div class="line"><a id="l00746" name="l00746"></a><span class="lineno">  746</span>        this-&gt;pitch_in_bytes = rhs.pitch_in_bytes;</div>
<div class="line"><a id="l00747" name="l00747"></a><span class="lineno">  747</span>        this-&gt;base_x = rhs.base_x;</div>
<div class="line"><a id="l00748" name="l00748"></a><span class="lineno">  748</span>        this-&gt;base_y = rhs.base_y;</div>
<div class="line"><a id="l00749" name="l00749"></a><span class="lineno">  749</span>        this-&gt;width_in_elems = rhs.width_in_elems;</div>
<div class="line"><a id="l00750" name="l00750"></a><span class="lineno">  750</span>        this-&gt;height_in_elems = rhs.height_in_elems;</div>
<div class="line"><a id="l00751" name="l00751"></a><span class="lineno">  751</span> </div>
<div class="line"><a id="l00752" name="l00752"></a><span class="lineno">  752</span>        this-&gt;step_x = rhs.step_x;</div>
<div class="line"><a id="l00753" name="l00753"></a><span class="lineno">  753</span>        this-&gt;step_y = rhs.step_y;</div>
<div class="line"><a id="l00754" name="l00754"></a><span class="lineno">  754</span> </div>
<div class="line"><a id="l00755" name="l00755"></a><span class="lineno">  755</span>        this-&gt;channel_offset = rhs.channel_offset;</div>
<div class="line"><a id="l00756" name="l00756"></a><span class="lineno">  756</span>    }</div>
<div class="line"><a id="l00757" name="l00757"></a><span class="lineno">  757</span> </div>
<div class="line"><a id="l00758" name="l00758"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#a4b7f86c391a643b75a88bb8c432395ac">  758</a></span>    <span class="keyword">inline</span> <a class="code hl_function" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#a4b7f86c391a643b75a88bb8c432395ac">mem_payload_t</a>() = <span class="keywordflow">default</span>;</div>
<div class="line"><a id="l00759" name="l00759"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#a729438c45503b5e0ba90b6c2583d66ae">  759</a></span>    <span class="keyword">inline</span> <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">this_payload_t</a> &amp;<a class="code hl_function" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#a729438c45503b5e0ba90b6c2583d66ae">operator=</a>(<span class="keyword">const</span> <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">this_payload_t</a> &amp;rhs) {</div>
<div class="line"><a id="l00760" name="l00760"></a><span class="lineno">  760</span>        this-&gt;base_offset = rhs.base_offset;</div>
<div class="line"><a id="l00761" name="l00761"></a><span class="lineno">  761</span>        this-&gt;base_ptr = rhs.base_ptr;</div>
<div class="line"><a id="l00762" name="l00762"></a><span class="lineno">  762</span>        this-&gt;pitch_in_bytes = rhs.pitch_in_bytes;</div>
<div class="line"><a id="l00763" name="l00763"></a><span class="lineno">  763</span>        this-&gt;base_x = rhs.base_x;</div>
<div class="line"><a id="l00764" name="l00764"></a><span class="lineno">  764</span>        this-&gt;base_y = rhs.base_y;</div>
<div class="line"><a id="l00765" name="l00765"></a><span class="lineno">  765</span>        this-&gt;width_in_elems = rhs.width_in_elems;</div>
<div class="line"><a id="l00766" name="l00766"></a><span class="lineno">  766</span>        this-&gt;height_in_elems = rhs.height_in_elems;</div>
<div class="line"><a id="l00767" name="l00767"></a><span class="lineno">  767</span> </div>
<div class="line"><a id="l00768" name="l00768"></a><span class="lineno">  768</span>        this-&gt;step_x = rhs.step_x;</div>
<div class="line"><a id="l00769" name="l00769"></a><span class="lineno">  769</span>        this-&gt;step_y = rhs.step_y;</div>
<div class="line"><a id="l00770" name="l00770"></a><span class="lineno">  770</span>        this-&gt;channel_offset = rhs.channel_offset;</div>
<div class="line"><a id="l00771" name="l00771"></a><span class="lineno">  771</span> </div>
<div class="line"><a id="l00772" name="l00772"></a><span class="lineno">  772</span>        <span class="keywordflow">return</span> *<span class="keyword">this</span>;</div>
<div class="line"><a id="l00773" name="l00773"></a><span class="lineno">  773</span>    }</div>
<div class="line"><a id="l00774" name="l00774"></a><span class="lineno">  774</span> </div>
<div class="line"><a id="l00775" name="l00775"></a><span class="lineno">  775</span>    <span class="keyword">template</span> &lt;tdesc_update_dir update_dir = tdesc_update_dir::x_dir&gt;</div>
<div class="line"><a id="l00776" name="l00776"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#a8adf8039cf5481f452e64b43d760a2ea">  776</a></span>    <a class="code hl_define" href="common_2core_2common_8hpp.html#a9ed53999886ec13b86a4fe2e0fc16765">__XETLA_API</a> <span class="keywordtype">void</span> <a class="code hl_function" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#a8adf8039cf5481f452e64b43d760a2ea">update_tdesc</a>(<span class="keywordtype">int</span> offset) {</div>
<div class="line"><a id="l00777" name="l00777"></a><span class="lineno">  777</span>        <span class="keywordflow">if</span> <span class="keyword">constexpr</span> (update_dir == <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#acd7865b31b59cd433a5ff11bd6729628a69d8003dc168eaaa90874ead1a8f74b9">tdesc_update_dir::x_dir</a>) {</div>
<div class="line"><a id="l00778" name="l00778"></a><span class="lineno">  778</span>            base_offset += int64_t(offset) * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#a91fa805001a85b263e45700aa5ea09e3">dtype</a>);</div>
<div class="line"><a id="l00779" name="l00779"></a><span class="lineno">  779</span>            trans ? base_y += offset : base_x += offset;</div>
<div class="line"><a id="l00780" name="l00780"></a><span class="lineno">  780</span>        } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l00781" name="l00781"></a><span class="lineno">  781</span>            base_offset += int64_t(offset) * pitch_in_bytes;</div>
<div class="line"><a id="l00782" name="l00782"></a><span class="lineno">  782</span>            trans ? base_x += offset : base_y += offset;</div>
<div class="line"><a id="l00783" name="l00783"></a><span class="lineno">  783</span>        }</div>
<div class="line"><a id="l00784" name="l00784"></a><span class="lineno">  784</span>    }</div>
<div class="line"><a id="l00785" name="l00785"></a><span class="lineno">  785</span>};</div>
<div class="line"><a id="l00786" name="l00786"></a><span class="lineno">  786</span> </div>
<div class="line"><a id="l00792" name="l00792"></a><span class="lineno">  792</span><span class="keyword">template</span> &lt;<span class="keyword">typename</span> dtype_, <span class="keyword">typename</span> tile_desc_, <a class="code hl_enumeration" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag_,</div>
<div class="line"><a id="l00793" name="l00793"></a><span class="lineno">  793</span>        uint32_t alignment_&gt;</div>
<div class="line"><a id="l00794" name="l00794"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_ef5d8952346d1744727490c95707cd35.html">  794</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">mem_payload_t</a>&lt;</div>
<div class="line"><a id="l00795" name="l00795"></a><span class="lineno">  795</span>        <a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_ef5d8952346d1744727490c95707cd35.html#ab965d0443e976a4e409574b000414743">mem_desc_t</a>&lt;dtype_, <a class="code hl_enumeration" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">mem_layout</a>::<a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a641fabb8e5e7d1d0333e2c9c384f959c">row_major</a>, <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59daf5ddaf0ca7929578b408c909429f68f2">mem_space::local</a>, alignment_&gt;,</div>
<div class="line"><a id="l00796" name="l00796"></a><span class="lineno">  796</span>        tile_desc_, <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a50894a237d9bcde0a18769af9a768baf">msg_type::scatter</a>, arch_tag_,</div>
<div class="line"><a id="l00797" name="l00797"></a><span class="lineno">  797</span>        std::enable_if_t&lt;(arch_tag_ == gpu_arch::Xe)&gt;&gt; {</div>
<div class="line"><a id="l00798" name="l00798"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_ef5d8952346d1744727490c95707cd35.html#ab965d0443e976a4e409574b000414743">  798</a></span>    <span class="keyword">using </span><a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_ef5d8952346d1744727490c95707cd35.html#ab965d0443e976a4e409574b000414743">mem_desc_t</a> = <a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_ef5d8952346d1744727490c95707cd35.html#ab965d0443e976a4e409574b000414743">mem_desc_t</a>&lt;dtype_, <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a641fabb8e5e7d1d0333e2c9c384f959c">mem_layout::row_major</a>,</div>
<div class="line"><a id="l00799" name="l00799"></a><span class="lineno">  799</span>            <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59daf5ddaf0ca7929578b408c909429f68f2">mem_space::local</a>, alignment_&gt;;</div>
<div class="line"><a id="l00800" name="l00800"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_ef5d8952346d1744727490c95707cd35.html#adbdbd91160b2c91e4caf6afec24623ce">  800</a></span>    <span class="keyword">using </span><a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_ef5d8952346d1744727490c95707cd35.html#adbdbd91160b2c91e4caf6afec24623ce">dtype</a> = dtype_;</div>
<div class="line"><a id="l00801" name="l00801"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_ef5d8952346d1744727490c95707cd35.html#acc32d06bd99e2abe4c9de1993bf87f64">  801</a></span>    <span class="keyword">using </span><a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_ef5d8952346d1744727490c95707cd35.html#acc32d06bd99e2abe4c9de1993bf87f64">tile_desc</a> = tile_desc_;</div>
<div class="line"><a id="l00802" name="l00802"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_ef5d8952346d1744727490c95707cd35.html#af906e2d4383e3e9a09df63df2e8deedb">  802</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> <a class="code hl_enumeration" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59d">mem_space</a> memory_space = <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59daf5ddaf0ca7929578b408c909429f68f2">mem_space::local</a>;</div>
<div class="line"><a id="l00803" name="l00803"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_ef5d8952346d1744727490c95707cd35.html#af23c4e7c925c683313ec460cd01fb90c">  803</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> <a class="code hl_enumeration" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">mem_layout</a> memory_layout = <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a641fabb8e5e7d1d0333e2c9c384f959c">mem_layout::row_major</a>;</div>
<div class="line"><a id="l00804" name="l00804"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_ef5d8952346d1744727490c95707cd35.html#aea9b4aaf25ef30a4db3657ce76328333">  804</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> <a class="code hl_enumeration" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7">msg_type</a> message_type = <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a50894a237d9bcde0a18769af9a768baf">msg_type::scatter</a>;</div>
<div class="line"><a id="l00805" name="l00805"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_ef5d8952346d1744727490c95707cd35.html#a8ba509becf15c0b2297a356425a08b2d">  805</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t alignment_in_bytes</div>
<div class="line"><a id="l00806" name="l00806"></a><span class="lineno">  806</span>            = mem_desc_t::alignment_in_bytes;</div>
<div class="line"><a id="l00807" name="l00807"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_ef5d8952346d1744727490c95707cd35.html#a4dd6c745f31697640e0149c3d796ffab">  807</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> <a class="code hl_enumeration" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag = arch_tag_;</div>
<div class="line"><a id="l00808" name="l00808"></a><span class="lineno">  808</span> </div>
<div class="line"><a id="l00809" name="l00809"></a><span class="lineno">  809</span><span class="keyword">private</span>:</div>
<div class="line"><a id="l00810" name="l00810"></a><span class="lineno">  810</span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t tile_size_x = tile_desc::tile_size_x;</div>
<div class="line"><a id="l00811" name="l00811"></a><span class="lineno">  811</span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t tile_size_y = tile_desc::tile_size_y;</div>
<div class="line"><a id="l00812" name="l00812"></a><span class="lineno">  812</span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t block_size_x = tile_desc::block_size_x;</div>
<div class="line"><a id="l00813" name="l00813"></a><span class="lineno">  813</span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t block_size_y = tile_desc::block_size_y;</div>
<div class="line"><a id="l00814" name="l00814"></a><span class="lineno">  814</span>    <span class="keyword">using </span><a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">this_payload_t</a></div>
<div class="line"><a id="l00815" name="l00815"></a><span class="lineno">  815</span>            = <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">mem_payload_t&lt;mem_desc_t, tile_desc, msg_type::scatter, arch_tag&gt;</a>;</div>
<div class="line"><a id="l00816" name="l00816"></a><span class="lineno">  816</span> </div>
<div class="line"><a id="l00817" name="l00817"></a><span class="lineno">  817</span><span class="keyword">public</span>:</div>
<div class="line"><a id="l00818" name="l00818"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_ef5d8952346d1744727490c95707cd35.html#ad8cba8cb8c24f2ed5813ae06ebef4e4e">  818</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> <a class="code hl_enumeration" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aa">reg_layout</a> register_layout = tile_desc::register_layout;</div>
<div class="line"><a id="l00819" name="l00819"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_ef5d8952346d1744727490c95707cd35.html#a15818e374ba1ee0a5cf41523a9ed95cf">  819</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> <span class="keywordtype">bool</span> mem_transform</div>
<div class="line"><a id="l00820" name="l00820"></a><span class="lineno">  820</span>            = (<span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_ef5d8952346d1744727490c95707cd35.html#adbdbd91160b2c91e4caf6afec24623ce">dtype</a>) &lt; 4) &amp;&amp; register_layout == <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa9c072496656f07aeb105a1bc09a218b5">reg_layout::vnni_tiled</a>;</div>
<div class="line"><a id="l00821" name="l00821"></a><span class="lineno">  821</span> </div>
<div class="line"><a id="l00822" name="l00822"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_ef5d8952346d1744727490c95707cd35.html#a9a9107f4f45d8a6731a8b9326ad5a833">  822</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t tile_bytes</div>
<div class="line"><a id="l00823" name="l00823"></a><span class="lineno">  823</span>            = tile_size_x * tile_size_y * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_ef5d8952346d1744727490c95707cd35.html#adbdbd91160b2c91e4caf6afec24623ce">dtype</a>);</div>
<div class="line"><a id="l00824" name="l00824"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_ef5d8952346d1744727490c95707cd35.html#a17871462ea5fb4c4793ba7225fa5d50c">  824</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t block_bytes</div>
<div class="line"><a id="l00825" name="l00825"></a><span class="lineno">  825</span>            = block_size_x * block_size_y * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_ef5d8952346d1744727490c95707cd35.html#adbdbd91160b2c91e4caf6afec24623ce">dtype</a>);</div>
<div class="line"><a id="l00826" name="l00826"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_ef5d8952346d1744727490c95707cd35.html#a28c5e5a06a242df081928ce7163de63b">  826</a></span>    <span class="keyword">using </span><a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_ef5d8952346d1744727490c95707cd35.html#a28c5e5a06a242df081928ce7163de63b">mem_dtype</a> = <span class="keyword">typename</span> std::conditional&lt;</div>
<div class="line"><a id="l00827" name="l00827"></a><span class="lineno">  827</span>            (block_bytes % (16 * <span class="keyword">sizeof</span>(uint64_t)) == 0), uint64_t,</div>
<div class="line"><a id="l00828" name="l00828"></a><span class="lineno">  828</span>            <span class="keyword">typename</span> std::conditional&lt;(block_bytes % (16 * <span class="keyword">sizeof</span>(uint32_t))</div>
<div class="line"><a id="l00829" name="l00829"></a><span class="lineno">  829</span>                                              == 0),</div>
<div class="line"><a id="l00830" name="l00830"></a><span class="lineno">  830</span>                    uint32_t, <a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_ef5d8952346d1744727490c95707cd35.html#adbdbd91160b2c91e4caf6afec24623ce">dtype</a>&gt;::type&gt;::type;</div>
<div class="line"><a id="l00831" name="l00831"></a><span class="lineno">  831</span>    <span class="comment">// we can use simd16 or simd32</span></div>
<div class="line"><a id="l00832" name="l00832"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_ef5d8952346d1744727490c95707cd35.html#ac7ebed5d7c7eb9b977c0dd1ed5a4552a">  832</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t min_bytes = 16 * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_ef5d8952346d1744727490c95707cd35.html#a28c5e5a06a242df081928ce7163de63b">mem_dtype</a>);</div>
<div class="line"><a id="l00833" name="l00833"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_ef5d8952346d1744727490c95707cd35.html#ac912c65e7e968454b83f5054b8d16fb8">  833</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t max_bytes = 32 * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_ef5d8952346d1744727490c95707cd35.html#a28c5e5a06a242df081928ce7163de63b">mem_dtype</a>);</div>
<div class="line"><a id="l00834" name="l00834"></a><span class="lineno">  834</span> </div>
<div class="line"><a id="l00835" name="l00835"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_ef5d8952346d1744727490c95707cd35.html#ade9be9fdc9d4cf94f15ffd685ec307f9">  835</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t num_channel</div>
<div class="line"><a id="l00836" name="l00836"></a><span class="lineno">  836</span>            = ((tile_bytes % max_bytes) == 0 &amp;&amp; (block_bytes % max_bytes) == 0)</div>
<div class="line"><a id="l00837" name="l00837"></a><span class="lineno">  837</span>            ? 32</div>
<div class="line"><a id="l00838" name="l00838"></a><span class="lineno">  838</span>            : 16;</div>
<div class="line"><a id="l00839" name="l00839"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_ef5d8952346d1744727490c95707cd35.html#a855c333709d413fca2f357222f8d09f0">  839</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t num_channel_x</div>
<div class="line"><a id="l00840" name="l00840"></a><span class="lineno">  840</span>            = block_size_x * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_ef5d8952346d1744727490c95707cd35.html#adbdbd91160b2c91e4caf6afec24623ce">dtype</a>) / <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_ef5d8952346d1744727490c95707cd35.html#a28c5e5a06a242df081928ce7163de63b">mem_dtype</a>);</div>
<div class="line"><a id="l00841" name="l00841"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_ef5d8952346d1744727490c95707cd35.html#a27254701ae6f469f99a20f2eefb89a1d">  841</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t num_channel_y = num_channel / num_channel_x;</div>
<div class="line"><a id="l00842" name="l00842"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_ef5d8952346d1744727490c95707cd35.html#aa737f6e5e1ad22e352f309b62169a024">  842</a></span>    <a class="code hl_typedef" href="group__xetla__core__base__types.html#ga8cf5d016d24c8870706e20c376287e04">xetla_vector&lt;uint32_t, num_channel&gt;</a> <a class="code hl_variable" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_ef5d8952346d1744727490c95707cd35.html#aa737f6e5e1ad22e352f309b62169a024">address</a>;</div>
<div class="line"><a id="l00843" name="l00843"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_ef5d8952346d1744727490c95707cd35.html#a66fe2d991f01277e7548dbcf22dc3a81">  843</a></span>    uint32_t <a class="code hl_variable" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_ef5d8952346d1744727490c95707cd35.html#a66fe2d991f01277e7548dbcf22dc3a81">pitch_in_bytes</a>;</div>
<div class="line"><a id="l00844" name="l00844"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_ef5d8952346d1744727490c95707cd35.html#a8ec3b5a2ed58d68b3601fac3842e1da7">  844</a></span>    uint32_t <a class="code hl_variable" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_ef5d8952346d1744727490c95707cd35.html#a8ec3b5a2ed58d68b3601fac3842e1da7">wg_width_in_bytes</a>;</div>
<div class="line"><a id="l00845" name="l00845"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_ef5d8952346d1744727490c95707cd35.html#ae384185632d000206ad457d5b584f3f1">  845</a></span>    uint32_t <a class="code hl_variable" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_ef5d8952346d1744727490c95707cd35.html#ae384185632d000206ad457d5b584f3f1">wg_height_in_elems</a>;</div>
<div class="line"><a id="l00846" name="l00846"></a><span class="lineno">  846</span> </div>
<div class="line"><a id="l00847" name="l00847"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_ef5d8952346d1744727490c95707cd35.html#a70222510563bb5989cd076d1eda53a42">  847</a></span>    <span class="keyword">inline</span> <a class="code hl_function" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_ef5d8952346d1744727490c95707cd35.html#a70222510563bb5989cd076d1eda53a42">mem_payload_t</a>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_ef5d8952346d1744727490c95707cd35.html#ab965d0443e976a4e409574b000414743">mem_desc_t</a> &amp;mem_tdesc) {</div>
<div class="line"><a id="l00848" name="l00848"></a><span class="lineno">  848</span>        <a class="code hl_typedef" href="group__xetla__core__base__types.html#ga42f510141eb50c17c2b0d1aa1edaf40d">xetla_tdescriptor</a> base_tdesc = mem_tdesc.get_tdesc();</div>
<div class="line"><a id="l00849" name="l00849"></a><span class="lineno">  849</span>        pitch_in_bytes = base_tdesc[4];</div>
<div class="line"><a id="l00850" name="l00850"></a><span class="lineno">  850</span>        wg_width_in_bytes = base_tdesc[2];</div>
<div class="line"><a id="l00851" name="l00851"></a><span class="lineno">  851</span>        wg_height_in_elems = base_tdesc[3];</div>
<div class="line"><a id="l00852" name="l00852"></a><span class="lineno">  852</span>        uint32_t offset_x = base_tdesc[5];</div>
<div class="line"><a id="l00853" name="l00853"></a><span class="lineno">  853</span>        uint32_t offset_y = base_tdesc[6];</div>
<div class="line"><a id="l00854" name="l00854"></a><span class="lineno">  854</span>        uint32_t start_address = base_tdesc[0];</div>
<div class="line"><a id="l00855" name="l00855"></a><span class="lineno">  855</span>        start_address += offset_y * pitch_in_bytes + offset_x * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_ef5d8952346d1744727490c95707cd35.html#adbdbd91160b2c91e4caf6afec24623ce">dtype</a>);</div>
<div class="line"><a id="l00856" name="l00856"></a><span class="lineno">  856</span>        <a class="code hl_typedef" href="group__xetla__core__base__types.html#ga8cf5d016d24c8870706e20c376287e04">xetla_vector&lt;uint32_t, num_channel&gt;</a> channel_index</div>
<div class="line"><a id="l00857" name="l00857"></a><span class="lineno">  857</span>                = xetla_vector_gen&lt;uint32_t, num_channel&gt;(0, 1);</div>
<div class="line"><a id="l00858" name="l00858"></a><span class="lineno">  858</span>        address = start_address</div>
<div class="line"><a id="l00859" name="l00859"></a><span class="lineno">  859</span>                + (channel_index % num_channel_x) * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_ef5d8952346d1744727490c95707cd35.html#a28c5e5a06a242df081928ce7163de63b">mem_dtype</a>)</div>
<div class="line"><a id="l00860" name="l00860"></a><span class="lineno">  860</span>                + (channel_index / num_channel_x) * pitch_in_bytes;</div>
<div class="line"><a id="l00861" name="l00861"></a><span class="lineno">  861</span>    }</div>
<div class="line"><a id="l00862" name="l00862"></a><span class="lineno">  862</span> </div>
<div class="line"><a id="l00863" name="l00863"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_ef5d8952346d1744727490c95707cd35.html#a1eb18f518ac75f3d3d12e04b22f8754b">  863</a></span>    <span class="keyword">inline</span> <a class="code hl_function" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_ef5d8952346d1744727490c95707cd35.html#a1eb18f518ac75f3d3d12e04b22f8754b">mem_payload_t</a>(uint32_t base, <span class="keywordtype">int</span> surface_width, <span class="keywordtype">int</span> surface_height,</div>
<div class="line"><a id="l00864" name="l00864"></a><span class="lineno">  864</span>            <span class="keywordtype">int</span> surface_pitch, <span class="keywordtype">int</span> surface_offset_x, <span class="keywordtype">int</span> surface_offset_y) {</div>
<div class="line"><a id="l00865" name="l00865"></a><span class="lineno">  865</span>        pitch_in_bytes = surface_pitch * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_ef5d8952346d1744727490c95707cd35.html#adbdbd91160b2c91e4caf6afec24623ce">dtype</a>);</div>
<div class="line"><a id="l00866" name="l00866"></a><span class="lineno">  866</span>        wg_width_in_bytes = surface_width * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_ef5d8952346d1744727490c95707cd35.html#adbdbd91160b2c91e4caf6afec24623ce">dtype</a>);</div>
<div class="line"><a id="l00867" name="l00867"></a><span class="lineno">  867</span>        wg_height_in_elems = surface_height;</div>
<div class="line"><a id="l00868" name="l00868"></a><span class="lineno">  868</span>        uint32_t offset_x = surface_offset_x;</div>
<div class="line"><a id="l00869" name="l00869"></a><span class="lineno">  869</span>        uint32_t offset_y = surface_offset_y;</div>
<div class="line"><a id="l00870" name="l00870"></a><span class="lineno">  870</span>        uint32_t start_address = base;</div>
<div class="line"><a id="l00871" name="l00871"></a><span class="lineno">  871</span>        start_address += offset_y * pitch_in_bytes + offset_x * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_ef5d8952346d1744727490c95707cd35.html#adbdbd91160b2c91e4caf6afec24623ce">dtype</a>);</div>
<div class="line"><a id="l00872" name="l00872"></a><span class="lineno">  872</span>        <a class="code hl_typedef" href="group__xetla__core__base__types.html#ga8cf5d016d24c8870706e20c376287e04">xetla_vector&lt;uint32_t, num_channel&gt;</a> channel_index</div>
<div class="line"><a id="l00873" name="l00873"></a><span class="lineno">  873</span>                = xetla_vector_gen&lt;uint32_t, num_channel&gt;(0, 1);</div>
<div class="line"><a id="l00874" name="l00874"></a><span class="lineno">  874</span>        address = start_address</div>
<div class="line"><a id="l00875" name="l00875"></a><span class="lineno">  875</span>                + (channel_index % num_channel_x) * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_ef5d8952346d1744727490c95707cd35.html#a28c5e5a06a242df081928ce7163de63b">mem_dtype</a>)</div>
<div class="line"><a id="l00876" name="l00876"></a><span class="lineno">  876</span>                + (channel_index / num_channel_x) * pitch_in_bytes;</div>
<div class="line"><a id="l00877" name="l00877"></a><span class="lineno">  877</span>    }</div>
<div class="line"><a id="l00878" name="l00878"></a><span class="lineno">  878</span> </div>
<div class="line"><a id="l00879" name="l00879"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_ef5d8952346d1744727490c95707cd35.html#a3c4ca213b65a9373adb70a60e052925c">  879</a></span>    <a class="code hl_define" href="common_2core_2common_8hpp.html#a9ed53999886ec13b86a4fe2e0fc16765">__XETLA_API</a> <span class="keywordtype">void</span> <a class="code hl_function" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_ef5d8952346d1744727490c95707cd35.html#a3c4ca213b65a9373adb70a60e052925c">init</a>(uint32_t base, <span class="keywordtype">int</span> surface_width, <span class="keywordtype">int</span> surface_height,</div>
<div class="line"><a id="l00880" name="l00880"></a><span class="lineno">  880</span>            <span class="keywordtype">int</span> surface_pitch, <span class="keywordtype">int</span> surface_offset_x, <span class="keywordtype">int</span> surface_offset_y) {</div>
<div class="line"><a id="l00881" name="l00881"></a><span class="lineno">  881</span>        pitch_in_bytes = surface_pitch * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_ef5d8952346d1744727490c95707cd35.html#adbdbd91160b2c91e4caf6afec24623ce">dtype</a>);</div>
<div class="line"><a id="l00882" name="l00882"></a><span class="lineno">  882</span>        wg_width_in_bytes = surface_width * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_ef5d8952346d1744727490c95707cd35.html#adbdbd91160b2c91e4caf6afec24623ce">dtype</a>);</div>
<div class="line"><a id="l00883" name="l00883"></a><span class="lineno">  883</span>        wg_height_in_elems = surface_height;</div>
<div class="line"><a id="l00884" name="l00884"></a><span class="lineno">  884</span>        uint32_t offset_x = surface_offset_x;</div>
<div class="line"><a id="l00885" name="l00885"></a><span class="lineno">  885</span>        uint32_t offset_y = surface_offset_y;</div>
<div class="line"><a id="l00886" name="l00886"></a><span class="lineno">  886</span>        uint32_t start_address = base;</div>
<div class="line"><a id="l00887" name="l00887"></a><span class="lineno">  887</span>        start_address += offset_y * pitch_in_bytes + offset_x * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_ef5d8952346d1744727490c95707cd35.html#adbdbd91160b2c91e4caf6afec24623ce">dtype</a>);</div>
<div class="line"><a id="l00888" name="l00888"></a><span class="lineno">  888</span>        <a class="code hl_typedef" href="group__xetla__core__base__types.html#ga8cf5d016d24c8870706e20c376287e04">xetla_vector&lt;uint32_t, num_channel&gt;</a> channel_index</div>
<div class="line"><a id="l00889" name="l00889"></a><span class="lineno">  889</span>                = xetla_vector_gen&lt;uint32_t, num_channel&gt;(0, 1);</div>
<div class="line"><a id="l00890" name="l00890"></a><span class="lineno">  890</span>        address = start_address</div>
<div class="line"><a id="l00891" name="l00891"></a><span class="lineno">  891</span>                + (channel_index % num_channel_x) * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_ef5d8952346d1744727490c95707cd35.html#a28c5e5a06a242df081928ce7163de63b">mem_dtype</a>)</div>
<div class="line"><a id="l00892" name="l00892"></a><span class="lineno">  892</span>                + (channel_index / num_channel_x) * pitch_in_bytes;</div>
<div class="line"><a id="l00893" name="l00893"></a><span class="lineno">  893</span>    }</div>
<div class="line"><a id="l00894" name="l00894"></a><span class="lineno">  894</span> </div>
<div class="line"><a id="l00895" name="l00895"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_ef5d8952346d1744727490c95707cd35.html#a3c383942b1594ec73f22076bbf49db56">  895</a></span>    <a class="code hl_define" href="common_2core_2common_8hpp.html#a9ed53999886ec13b86a4fe2e0fc16765">__XETLA_API</a> <span class="keywordtype">void</span> <a class="code hl_function" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_ef5d8952346d1744727490c95707cd35.html#a3c383942b1594ec73f22076bbf49db56">init</a>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_ef5d8952346d1744727490c95707cd35.html#ab965d0443e976a4e409574b000414743">mem_desc_t</a> &amp;mem_tdesc) {</div>
<div class="line"><a id="l00896" name="l00896"></a><span class="lineno">  896</span>        <a class="code hl_typedef" href="group__xetla__core__base__types.html#ga42f510141eb50c17c2b0d1aa1edaf40d">xetla_tdescriptor</a> base_tdesc = mem_tdesc.get_tdesc();</div>
<div class="line"><a id="l00897" name="l00897"></a><span class="lineno">  897</span>        pitch_in_bytes = base_tdesc[4];</div>
<div class="line"><a id="l00898" name="l00898"></a><span class="lineno">  898</span>        wg_width_in_bytes = base_tdesc[2];</div>
<div class="line"><a id="l00899" name="l00899"></a><span class="lineno">  899</span>        wg_height_in_elems = base_tdesc[3];</div>
<div class="line"><a id="l00900" name="l00900"></a><span class="lineno">  900</span>        uint32_t offset_x = base_tdesc[5];</div>
<div class="line"><a id="l00901" name="l00901"></a><span class="lineno">  901</span>        uint32_t offset_y = base_tdesc[6];</div>
<div class="line"><a id="l00902" name="l00902"></a><span class="lineno">  902</span>        uint32_t start_address = base_tdesc[0];</div>
<div class="line"><a id="l00903" name="l00903"></a><span class="lineno">  903</span>        start_address += offset_y * pitch_in_bytes + offset_x * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_ef5d8952346d1744727490c95707cd35.html#adbdbd91160b2c91e4caf6afec24623ce">dtype</a>);</div>
<div class="line"><a id="l00904" name="l00904"></a><span class="lineno">  904</span>        <a class="code hl_typedef" href="group__xetla__core__base__types.html#ga8cf5d016d24c8870706e20c376287e04">xetla_vector&lt;uint32_t, num_channel&gt;</a> channel_index</div>
<div class="line"><a id="l00905" name="l00905"></a><span class="lineno">  905</span>                = xetla_vector_gen&lt;uint32_t, num_channel&gt;(0, 1);</div>
<div class="line"><a id="l00906" name="l00906"></a><span class="lineno">  906</span>        address = start_address</div>
<div class="line"><a id="l00907" name="l00907"></a><span class="lineno">  907</span>                + (channel_index % num_channel_x) * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_ef5d8952346d1744727490c95707cd35.html#a28c5e5a06a242df081928ce7163de63b">mem_dtype</a>)</div>
<div class="line"><a id="l00908" name="l00908"></a><span class="lineno">  908</span>                + (channel_index / num_channel_x) * pitch_in_bytes;</div>
<div class="line"><a id="l00909" name="l00909"></a><span class="lineno">  909</span>    }</div>
<div class="line"><a id="l00910" name="l00910"></a><span class="lineno">  910</span> </div>
<div class="line"><a id="l00911" name="l00911"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_ef5d8952346d1744727490c95707cd35.html#a7cb93b8824560601bfa83ce37c4e8157">  911</a></span>    <span class="keyword">inline</span> <a class="code hl_function" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_ef5d8952346d1744727490c95707cd35.html#a7cb93b8824560601bfa83ce37c4e8157">mem_payload_t</a>(<span class="keyword">const</span> <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">this_payload_t</a> &amp;rhs) {</div>
<div class="line"><a id="l00912" name="l00912"></a><span class="lineno">  912</span>        this-&gt;address = rhs.address;</div>
<div class="line"><a id="l00913" name="l00913"></a><span class="lineno">  913</span>        this-&gt;pitch_in_bytes = rhs.pitch_in_bytes;</div>
<div class="line"><a id="l00914" name="l00914"></a><span class="lineno">  914</span>        this-&gt;wg_width_in_bytes = rhs.wg_width_in_bytes;</div>
<div class="line"><a id="l00915" name="l00915"></a><span class="lineno">  915</span>        this-&gt;wg_height_in_elems = rhs.wg_height_in_elems;</div>
<div class="line"><a id="l00916" name="l00916"></a><span class="lineno">  916</span>    }</div>
<div class="line"><a id="l00917" name="l00917"></a><span class="lineno">  917</span> </div>
<div class="line"><a id="l00918" name="l00918"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_ef5d8952346d1744727490c95707cd35.html#abb16214c661cf0a34c394bd1579160a4">  918</a></span>    <span class="keyword">inline</span> <a class="code hl_function" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_ef5d8952346d1744727490c95707cd35.html#abb16214c661cf0a34c394bd1579160a4">mem_payload_t</a>() = <span class="keywordflow">default</span>;</div>
<div class="line"><a id="l00919" name="l00919"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_ef5d8952346d1744727490c95707cd35.html#a9e3ab0fb85ed82047fe5d7e2d716ad5c">  919</a></span>    <span class="keyword">inline</span> <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">this_payload_t</a> &amp;<a class="code hl_function" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_ef5d8952346d1744727490c95707cd35.html#a9e3ab0fb85ed82047fe5d7e2d716ad5c">operator=</a>(<span class="keyword">const</span> <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">this_payload_t</a> &amp;rhs) {</div>
<div class="line"><a id="l00920" name="l00920"></a><span class="lineno">  920</span>        this-&gt;address = rhs.address;</div>
<div class="line"><a id="l00921" name="l00921"></a><span class="lineno">  921</span>        this-&gt;pitch_in_bytes = rhs.pitch_in_bytes;</div>
<div class="line"><a id="l00922" name="l00922"></a><span class="lineno">  922</span>        this-&gt;wg_width_in_bytes = rhs.wg_width_in_bytes;</div>
<div class="line"><a id="l00923" name="l00923"></a><span class="lineno">  923</span>        this-&gt;wg_height_in_elems = rhs.wg_height_in_elems;</div>
<div class="line"><a id="l00924" name="l00924"></a><span class="lineno">  924</span>        <span class="keywordflow">return</span> *<span class="keyword">this</span>;</div>
<div class="line"><a id="l00925" name="l00925"></a><span class="lineno">  925</span>    }</div>
<div class="line"><a id="l00926" name="l00926"></a><span class="lineno">  926</span> </div>
<div class="line"><a id="l00927" name="l00927"></a><span class="lineno">  927</span>    <span class="keyword">template</span> &lt;tdesc_update_dir update_dir = tdesc_update_dir::x_dir&gt;</div>
<div class="line"><a id="l00928" name="l00928"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_ef5d8952346d1744727490c95707cd35.html#a8b3f84a37d037651233b92cdb6c55101">  928</a></span>    <a class="code hl_define" href="common_2core_2common_8hpp.html#a9ed53999886ec13b86a4fe2e0fc16765">__XETLA_API</a> <span class="keywordtype">void</span> <a class="code hl_function" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_ef5d8952346d1744727490c95707cd35.html#a8b3f84a37d037651233b92cdb6c55101">update_tdesc</a>(<span class="keywordtype">int</span> offset) {</div>
<div class="line"><a id="l00929" name="l00929"></a><span class="lineno">  929</span>        <span class="keywordflow">if</span> <span class="keyword">constexpr</span> (update_dir == <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#acd7865b31b59cd433a5ff11bd6729628a69d8003dc168eaaa90874ead1a8f74b9">tdesc_update_dir::x_dir</a>) {</div>
<div class="line"><a id="l00930" name="l00930"></a><span class="lineno">  930</span>            address += offset * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_ef5d8952346d1744727490c95707cd35.html#adbdbd91160b2c91e4caf6afec24623ce">dtype</a>);</div>
<div class="line"><a id="l00931" name="l00931"></a><span class="lineno">  931</span>        } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l00932" name="l00932"></a><span class="lineno">  932</span>            address += offset * pitch_in_bytes;</div>
<div class="line"><a id="l00933" name="l00933"></a><span class="lineno">  933</span>        }</div>
<div class="line"><a id="l00934" name="l00934"></a><span class="lineno">  934</span>    }</div>
<div class="line"><a id="l00935" name="l00935"></a><span class="lineno">  935</span>};</div>
<div class="line"><a id="l00936" name="l00936"></a><span class="lineno">  936</span> </div>
<div class="line"><a id="l00943" name="l00943"></a><span class="lineno">  943</span><span class="keyword">template</span> &lt;<span class="keyword">typename</span> dtype_, uint32_t tile_size_x_, uint32_t tile_size_y_,</div>
<div class="line"><a id="l00944" name="l00944"></a><span class="lineno">  944</span>        uint32_t block_size_x_, uint32_t block_size_y_, <a class="code hl_enumeration" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag_,</div>
<div class="line"><a id="l00945" name="l00945"></a><span class="lineno">  945</span>        uint32_t alignment_&gt;</div>
<div class="line"><a id="l00946" name="l00946"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1.html">  946</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">mem_payload_t</a>&lt;</div>
<div class="line"><a id="l00947" name="l00947"></a><span class="lineno">  947</span>        <a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1.html#ab8d352dec6c4447a44becaa46f208ce0">mem_desc_t</a>&lt;dtype_, <a class="code hl_enumeration" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">mem_layout</a>::<a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a641fabb8e5e7d1d0333e2c9c384f959c">row_major</a>, <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59daf5ddaf0ca7929578b408c909429f68f2">mem_space::local</a>, alignment_&gt;,</div>
<div class="line"><a id="l00948" name="l00948"></a><span class="lineno">  948</span>        <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">tile_desc_t</a>&lt;tile_size_x_, tile_size_y_, block_size_x_, block_size_y_,</div>
<div class="line"><a id="l00949" name="l00949"></a><span class="lineno">  949</span>                reg_layout::vnni_tiled_col_major&gt;,</div>
<div class="line"><a id="l00950" name="l00950"></a><span class="lineno">  950</span>        <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a50894a237d9bcde0a18769af9a768baf">msg_type::scatter</a>, arch_tag_,</div>
<div class="line"><a id="l00951" name="l00951"></a><span class="lineno">  951</span>        std::enable_if_t&lt;(arch_tag_ == gpu_arch::Xe)&gt;&gt; {</div>
<div class="line"><a id="l00952" name="l00952"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1.html#ab8d352dec6c4447a44becaa46f208ce0">  952</a></span>    <span class="keyword">using </span><a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1.html#ab8d352dec6c4447a44becaa46f208ce0">mem_desc_t</a> = <a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1.html#ab8d352dec6c4447a44becaa46f208ce0">mem_desc_t</a>&lt;dtype_, <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a641fabb8e5e7d1d0333e2c9c384f959c">mem_layout::row_major</a>,</div>
<div class="line"><a id="l00953" name="l00953"></a><span class="lineno">  953</span>            <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59daf5ddaf0ca7929578b408c909429f68f2">mem_space::local</a>, alignment_&gt;;</div>
<div class="line"><a id="l00954" name="l00954"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1.html#ad90faf3685f59784fb7968e4407f53e4">  954</a></span>    <span class="keyword">using </span><a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1.html#ad90faf3685f59784fb7968e4407f53e4">dtype</a> = dtype_;</div>
<div class="line"><a id="l00955" name="l00955"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1.html#a3dfaa9e6f9a8b74fff22f8a028b9c9d6">  955</a></span>    <span class="keyword">using </span><a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">tile_desc</a> = <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">tile_desc_t</a>&lt;tile_size_x_, tile_size_y_, block_size_x_,</div>
<div class="line"><a id="l00956" name="l00956"></a><span class="lineno">  956</span>            block_size_y_, <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa6eb72c4242a34cbbdbe6ba17f3555556">reg_layout::vnni_tiled_col_major</a>&gt;;</div>
<div class="line"><a id="l00957" name="l00957"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1.html#aa2bbde4f8c948c1322fd33cb8f9f6db0">  957</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> <a class="code hl_enumeration" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59d">mem_space</a> memory_space = <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59daf5ddaf0ca7929578b408c909429f68f2">mem_space::local</a>;</div>
<div class="line"><a id="l00958" name="l00958"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1.html#aa11c7b62d4ee9ffbcc13a8a2e7a0c821">  958</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> <a class="code hl_enumeration" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">mem_layout</a> memory_layout = <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a641fabb8e5e7d1d0333e2c9c384f959c">mem_layout::row_major</a>;</div>
<div class="line"><a id="l00959" name="l00959"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1.html#aa642f8352abaf8ebaa246c42f184b193">  959</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> <a class="code hl_enumeration" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7">msg_type</a> message_type = <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a50894a237d9bcde0a18769af9a768baf">msg_type::scatter</a>;</div>
<div class="line"><a id="l00960" name="l00960"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1.html#acb9c726ead11e0121a3fb85aaede465d">  960</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t alignment_in_bytes</div>
<div class="line"><a id="l00961" name="l00961"></a><span class="lineno">  961</span>            = mem_desc_t::alignment_in_bytes;</div>
<div class="line"><a id="l00962" name="l00962"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1.html#aff352ae84b2cbe9fec004ee4a5c3be99">  962</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> <a class="code hl_enumeration" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag = arch_tag_;</div>
<div class="line"><a id="l00963" name="l00963"></a><span class="lineno">  963</span> </div>
<div class="line"><a id="l00964" name="l00964"></a><span class="lineno">  964</span><span class="keyword">private</span>:</div>
<div class="line"><a id="l00965" name="l00965"></a><span class="lineno">  965</span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t tile_size_x = tile_desc::tile_size_x;</div>
<div class="line"><a id="l00966" name="l00966"></a><span class="lineno">  966</span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t tile_size_y = tile_desc::tile_size_y;</div>
<div class="line"><a id="l00967" name="l00967"></a><span class="lineno">  967</span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t block_size_x = tile_desc::block_size_x;</div>
<div class="line"><a id="l00968" name="l00968"></a><span class="lineno">  968</span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t block_size_y = tile_desc::block_size_y;</div>
<div class="line"><a id="l00969" name="l00969"></a><span class="lineno">  969</span>    <span class="keyword">using </span><a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">this_payload_t</a></div>
<div class="line"><a id="l00970" name="l00970"></a><span class="lineno">  970</span>            = <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">mem_payload_t&lt;mem_desc_t, tile_desc, msg_type::scatter, arch_tag&gt;</a>;</div>
<div class="line"><a id="l00971" name="l00971"></a><span class="lineno">  971</span> </div>
<div class="line"><a id="l00972" name="l00972"></a><span class="lineno">  972</span><span class="keyword">public</span>:</div>
<div class="line"><a id="l00973" name="l00973"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1.html#a396c0b18362ea4e07b8bcf80926d9b29">  973</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t tile_bytes</div>
<div class="line"><a id="l00974" name="l00974"></a><span class="lineno">  974</span>            = tile_size_x * tile_size_y * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1.html#ad90faf3685f59784fb7968e4407f53e4">dtype</a>);</div>
<div class="line"><a id="l00975" name="l00975"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1.html#ac00fa9ae52252500adc2feb369f173d2">  975</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t block_bytes</div>
<div class="line"><a id="l00976" name="l00976"></a><span class="lineno">  976</span>            = block_size_x * block_size_y * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1.html#ad90faf3685f59784fb7968e4407f53e4">dtype</a>);</div>
<div class="line"><a id="l00977" name="l00977"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1.html#a1f1da5beda841df8a1d4ba3c6b96aedb">  977</a></span>    <span class="keyword">using </span><a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1.html#a1f1da5beda841df8a1d4ba3c6b96aedb">store_dtype</a> = uint32_t;</div>
<div class="line"><a id="l00978" name="l00978"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1.html#a218b2b1c2443d832d98f6598b2b8ab2b">  978</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t vnni_scale_factor</div>
<div class="line"><a id="l00979" name="l00979"></a><span class="lineno">  979</span>            = <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1.html#a1f1da5beda841df8a1d4ba3c6b96aedb">store_dtype</a>) / <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1.html#ad90faf3685f59784fb7968e4407f53e4">dtype</a>);</div>
<div class="line"><a id="l00980" name="l00980"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1.html#ae0bc702dc713286dccf090fdac2222e9">  980</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t is_simd16_vec</div>
<div class="line"><a id="l00981" name="l00981"></a><span class="lineno">  981</span>            = (block_size_x == 16) &amp;&amp; ((tile_size_y &amp; (tile_size_y - 1)) == 0);</div>
<div class="line"><a id="l00982" name="l00982"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1.html#ae345649ba918a73e09bf5300fa84a47d">  982</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t num_vector_size = is_simd16_vec</div>
<div class="line"><a id="l00983" name="l00983"></a><span class="lineno">  983</span>            ? <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1detail_1_1gcd.html">detail::gcd</a>&lt;tile_size_y / vnni_scale_factor, 8&gt;::value</div>
<div class="line"><a id="l00984" name="l00984"></a><span class="lineno">  984</span>            : 1;</div>
<div class="line"><a id="l00985" name="l00985"></a><span class="lineno">  985</span> </div>
<div class="line"><a id="l00986" name="l00986"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1.html#a55fc1a23a0b1bef8f4dc3c507767a931">  986</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t min_store_bytes = 16 * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1.html#a1f1da5beda841df8a1d4ba3c6b96aedb">store_dtype</a>);</div>
<div class="line"><a id="l00987" name="l00987"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1.html#a7375e412d23e211f1336b06374f82c8c">  987</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t max_store_bytes = 32 * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1.html#a1f1da5beda841df8a1d4ba3c6b96aedb">store_dtype</a>);</div>
<div class="line"><a id="l00988" name="l00988"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1.html#aa43805f75527575bedd01e0ee60de605">  988</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t num_channel = is_simd16_vec</div>
<div class="line"><a id="l00989" name="l00989"></a><span class="lineno">  989</span>            ? 16</div>
<div class="line"><a id="l00990" name="l00990"></a><span class="lineno">  990</span>            : (((tile_bytes % max_store_bytes) == 0</div>
<div class="line"><a id="l00991" name="l00991"></a><span class="lineno">  991</span>                       &amp;&amp; (block_bytes % max_store_bytes) == 0)</div>
<div class="line"><a id="l00992" name="l00992"></a><span class="lineno">  992</span>                            ? 32</div>
<div class="line"><a id="l00993" name="l00993"></a><span class="lineno">  993</span>                            : 16);</div>
<div class="line"><a id="l00994" name="l00994"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1.html#aa91f2fd415e61f9064e0beed9784ffe6">  994</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t num_channel_x = block_size_x;</div>
<div class="line"><a id="l00995" name="l00995"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1.html#a77322e282ff12147d44e0cc9f84000ff">  995</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t num_channel_y</div>
<div class="line"><a id="l00996" name="l00996"></a><span class="lineno">  996</span>            = is_simd16_vec ? 1 : num_channel / num_channel_x;</div>
<div class="line"><a id="l00997" name="l00997"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1.html#a365fe23bf736044454e0895d581e65e2">  997</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t store_elems = num_channel_y * num_vector_size</div>
<div class="line"><a id="l00998" name="l00998"></a><span class="lineno">  998</span>            * vnni_scale_factor * block_size_x;</div>
<div class="line"><a id="l00999" name="l00999"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1.html#a921a5e353712b114c11bde3e2c4b11b7">  999</a></span>    <a class="code hl_typedef" href="group__xetla__core__base__types.html#ga8cf5d016d24c8870706e20c376287e04">xetla_vector&lt;uint32_t, num_channel&gt;</a> <a class="code hl_variable" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1.html#a921a5e353712b114c11bde3e2c4b11b7">address</a>;</div>
<div class="line"><a id="l01000" name="l01000"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1.html#a5be34023e54cca1a779f545335f66d09"> 1000</a></span>    uint32_t <a class="code hl_variable" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1.html#a5be34023e54cca1a779f545335f66d09">pitch_in_bytes</a>;</div>
<div class="line"><a id="l01001" name="l01001"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1.html#ab04fe7060352d260e27d7f0a260c5a83"> 1001</a></span>    uint32_t <a class="code hl_variable" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1.html#ab04fe7060352d260e27d7f0a260c5a83">cyclic_count</a>;</div>
<div class="line"><a id="l01002" name="l01002"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1.html#a8734b5d0c64b87994293a6fefd30c8e0"> 1002</a></span>    uint32_t <a class="code hl_variable" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1.html#a8734b5d0c64b87994293a6fefd30c8e0">wg_width_in_bytes</a>;</div>
<div class="line"><a id="l01003" name="l01003"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1.html#ad96a98d422ae1547d3a80552d41b577a"> 1003</a></span>    uint32_t <a class="code hl_variable" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1.html#ad96a98d422ae1547d3a80552d41b577a">wg_height_in_elems</a>;</div>
<div class="line"><a id="l01004" name="l01004"></a><span class="lineno"> 1004</span> </div>
<div class="line"><a id="l01005" name="l01005"></a><span class="lineno"> 1005</span>    <span class="comment">// Be aware of the risks: Rule of three (copy constructor, copy assignment, destructor)</span></div>
<div class="line"><a id="l01006" name="l01006"></a><span class="lineno"> 1006</span>    <span class="comment">// Please check if you need to add self-define destructor</span></div>
<div class="line"><a id="l01007" name="l01007"></a><span class="lineno"> 1007</span>    <span class="comment">// ~mem_payload_t(){}</span></div>
<div class="line"><a id="l01008" name="l01008"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1.html#af6837aabb0a2bc6606398cd0278433f7"> 1008</a></span>    <span class="keyword">inline</span> <a class="code hl_function" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1.html#af6837aabb0a2bc6606398cd0278433f7">mem_payload_t</a>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1.html#ab8d352dec6c4447a44becaa46f208ce0">mem_desc_t</a> mem_tdesc) {</div>
<div class="line"><a id="l01009" name="l01009"></a><span class="lineno"> 1009</span>        <a class="code hl_typedef" href="group__xetla__core__base__types.html#ga42f510141eb50c17c2b0d1aa1edaf40d">xetla_tdescriptor</a> base_tdesc = mem_tdesc.get_tdesc();</div>
<div class="line"><a id="l01010" name="l01010"></a><span class="lineno"> 1010</span>        cyclic_count = 0;</div>
<div class="line"><a id="l01011" name="l01011"></a><span class="lineno"> 1011</span>        pitch_in_bytes = base_tdesc[4];</div>
<div class="line"><a id="l01012" name="l01012"></a><span class="lineno"> 1012</span>        wg_width_in_bytes = base_tdesc[2];</div>
<div class="line"><a id="l01013" name="l01013"></a><span class="lineno"> 1013</span>        wg_height_in_elems = base_tdesc[3];</div>
<div class="line"><a id="l01014" name="l01014"></a><span class="lineno"> 1014</span>        uint32_t offset_x = base_tdesc[5];</div>
<div class="line"><a id="l01015" name="l01015"></a><span class="lineno"> 1015</span>        uint32_t offset_y = base_tdesc[6];</div>
<div class="line"><a id="l01016" name="l01016"></a><span class="lineno"> 1016</span>        uint32_t start_address = base_tdesc[0];</div>
<div class="line"><a id="l01017" name="l01017"></a><span class="lineno"> 1017</span>        start_address += offset_y * pitch_in_bytes + offset_x * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1.html#ad90faf3685f59784fb7968e4407f53e4">dtype</a>);</div>
<div class="line"><a id="l01018" name="l01018"></a><span class="lineno"> 1018</span>        <a class="code hl_typedef" href="group__xetla__core__base__types.html#ga8cf5d016d24c8870706e20c376287e04">xetla_vector&lt;uint32_t, num_channel&gt;</a> channel_index</div>
<div class="line"><a id="l01019" name="l01019"></a><span class="lineno"> 1019</span>                = xetla_vector_gen&lt;uint32_t, num_channel&gt;(0, 1);</div>
<div class="line"><a id="l01020" name="l01020"></a><span class="lineno"> 1020</span>        address = start_address</div>
<div class="line"><a id="l01021" name="l01021"></a><span class="lineno"> 1021</span>                + (channel_index % num_channel_x) * pitch_in_bytes</div>
<div class="line"><a id="l01022" name="l01022"></a><span class="lineno"> 1022</span>                + (channel_index / num_channel_x) * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1.html#a1f1da5beda841df8a1d4ba3c6b96aedb">store_dtype</a>);</div>
<div class="line"><a id="l01023" name="l01023"></a><span class="lineno"> 1023</span>    }</div>
<div class="line"><a id="l01024" name="l01024"></a><span class="lineno"> 1024</span> </div>
<div class="line"><a id="l01025" name="l01025"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1.html#a85f1a3ba6355e12bbb77b75b46c16332"> 1025</a></span>    <span class="keyword">inline</span> <a class="code hl_function" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1.html#a85f1a3ba6355e12bbb77b75b46c16332">mem_payload_t</a>(uint32_t base, <span class="keywordtype">int</span> surface_width, <span class="keywordtype">int</span> surface_height,</div>
<div class="line"><a id="l01026" name="l01026"></a><span class="lineno"> 1026</span>            <span class="keywordtype">int</span> surface_pitch, <span class="keywordtype">int</span> surface_offset_x, <span class="keywordtype">int</span> surface_offset_y) {</div>
<div class="line"><a id="l01027" name="l01027"></a><span class="lineno"> 1027</span>        pitch_in_bytes = surface_pitch * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1.html#ad90faf3685f59784fb7968e4407f53e4">dtype</a>);</div>
<div class="line"><a id="l01028" name="l01028"></a><span class="lineno"> 1028</span>        wg_width_in_bytes = surface_width * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1.html#ad90faf3685f59784fb7968e4407f53e4">dtype</a>);</div>
<div class="line"><a id="l01029" name="l01029"></a><span class="lineno"> 1029</span>        wg_height_in_elems = surface_height;</div>
<div class="line"><a id="l01030" name="l01030"></a><span class="lineno"> 1030</span>        uint32_t offset_x = surface_offset_x;</div>
<div class="line"><a id="l01031" name="l01031"></a><span class="lineno"> 1031</span>        uint32_t offset_y = surface_offset_y;</div>
<div class="line"><a id="l01032" name="l01032"></a><span class="lineno"> 1032</span>        uint32_t start_address = base;</div>
<div class="line"><a id="l01033" name="l01033"></a><span class="lineno"> 1033</span>        start_address += offset_y * pitch_in_bytes + offset_x * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1.html#ad90faf3685f59784fb7968e4407f53e4">dtype</a>);</div>
<div class="line"><a id="l01034" name="l01034"></a><span class="lineno"> 1034</span>        <a class="code hl_typedef" href="group__xetla__core__base__types.html#ga8cf5d016d24c8870706e20c376287e04">xetla_vector&lt;uint32_t, num_channel&gt;</a> channel_index</div>
<div class="line"><a id="l01035" name="l01035"></a><span class="lineno"> 1035</span>                = xetla_vector_gen&lt;uint32_t, num_channel&gt;(0, 1);</div>
<div class="line"><a id="l01036" name="l01036"></a><span class="lineno"> 1036</span>        address = start_address</div>
<div class="line"><a id="l01037" name="l01037"></a><span class="lineno"> 1037</span>                + ((channel_index % num_channel_x) * pitch_in_bytes</div>
<div class="line"><a id="l01038" name="l01038"></a><span class="lineno"> 1038</span>                        + (channel_index / num_channel_x)</div>
<div class="line"><a id="l01039" name="l01039"></a><span class="lineno"> 1039</span>                                * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1.html#a1f1da5beda841df8a1d4ba3c6b96aedb">store_dtype</a>));</div>
<div class="line"><a id="l01040" name="l01040"></a><span class="lineno"> 1040</span>        cyclic_count = 0;</div>
<div class="line"><a id="l01041" name="l01041"></a><span class="lineno"> 1041</span>    }</div>
<div class="line"><a id="l01042" name="l01042"></a><span class="lineno"> 1042</span> </div>
<div class="line"><a id="l01043" name="l01043"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1.html#a4c58857d654d1d6d2b7a06b2245f6f86"> 1043</a></span>    <a class="code hl_define" href="common_2core_2common_8hpp.html#a9ed53999886ec13b86a4fe2e0fc16765">__XETLA_API</a> <span class="keywordtype">void</span> <a class="code hl_function" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1.html#a4c58857d654d1d6d2b7a06b2245f6f86">init</a>(uint32_t base, <span class="keywordtype">int</span> surface_width, <span class="keywordtype">int</span> surface_height,</div>
<div class="line"><a id="l01044" name="l01044"></a><span class="lineno"> 1044</span>            <span class="keywordtype">int</span> surface_pitch, <span class="keywordtype">int</span> surface_offset_x, <span class="keywordtype">int</span> surface_offset_y) {</div>
<div class="line"><a id="l01045" name="l01045"></a><span class="lineno"> 1045</span>        pitch_in_bytes = surface_pitch * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1.html#ad90faf3685f59784fb7968e4407f53e4">dtype</a>);</div>
<div class="line"><a id="l01046" name="l01046"></a><span class="lineno"> 1046</span>        wg_width_in_bytes = surface_width * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1.html#ad90faf3685f59784fb7968e4407f53e4">dtype</a>);</div>
<div class="line"><a id="l01047" name="l01047"></a><span class="lineno"> 1047</span>        wg_height_in_elems = surface_height;</div>
<div class="line"><a id="l01048" name="l01048"></a><span class="lineno"> 1048</span>        uint32_t offset_x = surface_offset_x;</div>
<div class="line"><a id="l01049" name="l01049"></a><span class="lineno"> 1049</span>        uint32_t offset_y = surface_offset_y;</div>
<div class="line"><a id="l01050" name="l01050"></a><span class="lineno"> 1050</span>        uint32_t start_address = base;</div>
<div class="line"><a id="l01051" name="l01051"></a><span class="lineno"> 1051</span>        start_address += offset_y * pitch_in_bytes + offset_x * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1.html#ad90faf3685f59784fb7968e4407f53e4">dtype</a>);</div>
<div class="line"><a id="l01052" name="l01052"></a><span class="lineno"> 1052</span>        <a class="code hl_typedef" href="group__xetla__core__base__types.html#ga8cf5d016d24c8870706e20c376287e04">xetla_vector&lt;uint32_t, num_channel&gt;</a> channel_index</div>
<div class="line"><a id="l01053" name="l01053"></a><span class="lineno"> 1053</span>                = xetla_vector_gen&lt;uint32_t, num_channel&gt;(0, 1);</div>
<div class="line"><a id="l01054" name="l01054"></a><span class="lineno"> 1054</span>        address = start_address</div>
<div class="line"><a id="l01055" name="l01055"></a><span class="lineno"> 1055</span>                + ((channel_index % num_channel_x) * pitch_in_bytes</div>
<div class="line"><a id="l01056" name="l01056"></a><span class="lineno"> 1056</span>                        + (channel_index / num_channel_x)</div>
<div class="line"><a id="l01057" name="l01057"></a><span class="lineno"> 1057</span>                                * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1.html#a1f1da5beda841df8a1d4ba3c6b96aedb">store_dtype</a>));</div>
<div class="line"><a id="l01058" name="l01058"></a><span class="lineno"> 1058</span>        cyclic_count = 0;</div>
<div class="line"><a id="l01059" name="l01059"></a><span class="lineno"> 1059</span>    }</div>
<div class="line"><a id="l01060" name="l01060"></a><span class="lineno"> 1060</span> </div>
<div class="line"><a id="l01061" name="l01061"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1.html#a2c7750c0f46775b08826c39031b5e7f8"> 1061</a></span>    <a class="code hl_define" href="common_2core_2common_8hpp.html#a9ed53999886ec13b86a4fe2e0fc16765">__XETLA_API</a> <span class="keywordtype">void</span> <a class="code hl_function" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1.html#a2c7750c0f46775b08826c39031b5e7f8">init</a>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1.html#ab8d352dec6c4447a44becaa46f208ce0">mem_desc_t</a> mem_tdesc) {</div>
<div class="line"><a id="l01062" name="l01062"></a><span class="lineno"> 1062</span>        <a class="code hl_typedef" href="group__xetla__core__base__types.html#ga42f510141eb50c17c2b0d1aa1edaf40d">xetla_tdescriptor</a> base_tdesc = mem_tdesc.get_tdesc();</div>
<div class="line"><a id="l01063" name="l01063"></a><span class="lineno"> 1063</span>        cyclic_count = 0;</div>
<div class="line"><a id="l01064" name="l01064"></a><span class="lineno"> 1064</span>        pitch_in_bytes = base_tdesc[4];</div>
<div class="line"><a id="l01065" name="l01065"></a><span class="lineno"> 1065</span>        wg_width_in_bytes = base_tdesc[2];</div>
<div class="line"><a id="l01066" name="l01066"></a><span class="lineno"> 1066</span>        wg_height_in_elems = base_tdesc[3];</div>
<div class="line"><a id="l01067" name="l01067"></a><span class="lineno"> 1067</span>        uint32_t offset_x = base_tdesc[5];</div>
<div class="line"><a id="l01068" name="l01068"></a><span class="lineno"> 1068</span>        uint32_t offset_y = base_tdesc[6];</div>
<div class="line"><a id="l01069" name="l01069"></a><span class="lineno"> 1069</span>        uint32_t start_address = base_tdesc[0];</div>
<div class="line"><a id="l01070" name="l01070"></a><span class="lineno"> 1070</span>        start_address += offset_y * pitch_in_bytes + offset_x * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1.html#ad90faf3685f59784fb7968e4407f53e4">dtype</a>);</div>
<div class="line"><a id="l01071" name="l01071"></a><span class="lineno"> 1071</span>        <a class="code hl_typedef" href="group__xetla__core__base__types.html#ga8cf5d016d24c8870706e20c376287e04">xetla_vector&lt;uint32_t, num_channel&gt;</a> channel_index</div>
<div class="line"><a id="l01072" name="l01072"></a><span class="lineno"> 1072</span>                = xetla_vector_gen&lt;uint32_t, num_channel&gt;(0, 1);</div>
<div class="line"><a id="l01073" name="l01073"></a><span class="lineno"> 1073</span>        address = start_address</div>
<div class="line"><a id="l01074" name="l01074"></a><span class="lineno"> 1074</span>                + (channel_index % num_channel_x) * pitch_in_bytes</div>
<div class="line"><a id="l01075" name="l01075"></a><span class="lineno"> 1075</span>                + (channel_index / num_channel_x) * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1.html#a1f1da5beda841df8a1d4ba3c6b96aedb">store_dtype</a>);</div>
<div class="line"><a id="l01076" name="l01076"></a><span class="lineno"> 1076</span>    }</div>
<div class="line"><a id="l01077" name="l01077"></a><span class="lineno"> 1077</span> </div>
<div class="line"><a id="l01078" name="l01078"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1.html#aa5fb9bb5355c5b7ae063edf2c8e38292"> 1078</a></span>    <span class="keyword">inline</span> <a class="code hl_function" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1.html#aa5fb9bb5355c5b7ae063edf2c8e38292">mem_payload_t</a>(<span class="keyword">const</span> <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">this_payload_t</a> &amp;rhs) {</div>
<div class="line"><a id="l01079" name="l01079"></a><span class="lineno"> 1079</span>        this-&gt;address = rhs.address;</div>
<div class="line"><a id="l01080" name="l01080"></a><span class="lineno"> 1080</span>        this-&gt;pitch_in_bytes = rhs.pitch_in_bytes;</div>
<div class="line"><a id="l01081" name="l01081"></a><span class="lineno"> 1081</span>        this-&gt;cyclic_count = 0;</div>
<div class="line"><a id="l01082" name="l01082"></a><span class="lineno"> 1082</span>        this-&gt;wg_width_in_bytes = rhs.wg_width_in_bytes;</div>
<div class="line"><a id="l01083" name="l01083"></a><span class="lineno"> 1083</span>        this-&gt;wg_height_in_elems = rhs.wg_height_in_elems;</div>
<div class="line"><a id="l01084" name="l01084"></a><span class="lineno"> 1084</span>    }</div>
<div class="line"><a id="l01085" name="l01085"></a><span class="lineno"> 1085</span> </div>
<div class="line"><a id="l01086" name="l01086"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1.html#afb6c11c7952a839031a23ba8ebb27614"> 1086</a></span>    <span class="keyword">inline</span> <a class="code hl_function" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1.html#afb6c11c7952a839031a23ba8ebb27614">mem_payload_t</a>() = <span class="keywordflow">default</span>;</div>
<div class="line"><a id="l01087" name="l01087"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1.html#a88fa3203ad38dabab68565db42e63f4c"> 1087</a></span>    <span class="keyword">inline</span> <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">this_payload_t</a> &amp;<a class="code hl_function" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1.html#a88fa3203ad38dabab68565db42e63f4c">operator=</a>(<span class="keyword">const</span> <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">this_payload_t</a> &amp;rhs) {</div>
<div class="line"><a id="l01088" name="l01088"></a><span class="lineno"> 1088</span>        this-&gt;address = rhs.address;</div>
<div class="line"><a id="l01089" name="l01089"></a><span class="lineno"> 1089</span>        this-&gt;pitch_in_bytes = rhs.pitch_in_bytes;</div>
<div class="line"><a id="l01090" name="l01090"></a><span class="lineno"> 1090</span>        this-&gt;cyclic_count = 0;</div>
<div class="line"><a id="l01091" name="l01091"></a><span class="lineno"> 1091</span>        this-&gt;wg_width_in_bytes = rhs.wg_width_in_bytes;</div>
<div class="line"><a id="l01092" name="l01092"></a><span class="lineno"> 1092</span>        this-&gt;wg_height_in_elems = rhs.wg_height_in_elems;</div>
<div class="line"><a id="l01093" name="l01093"></a><span class="lineno"> 1093</span>        <span class="keywordflow">return</span> *<span class="keyword">this</span>;</div>
<div class="line"><a id="l01094" name="l01094"></a><span class="lineno"> 1094</span>    }</div>
<div class="line"><a id="l01095" name="l01095"></a><span class="lineno"> 1095</span> </div>
<div class="line"><a id="l01096" name="l01096"></a><span class="lineno"> 1096</span>    <span class="keyword">template</span> &lt;tdesc_update_dir update_dir = tdesc_update_dir::x_dir&gt;</div>
<div class="line"><a id="l01097" name="l01097"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1.html#aa302c762f1d0d7e897ce9155156988fb"> 1097</a></span>    <a class="code hl_define" href="common_2core_2common_8hpp.html#a9ed53999886ec13b86a4fe2e0fc16765">__XETLA_API</a> <span class="keywordtype">void</span> <a class="code hl_function" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1.html#aa302c762f1d0d7e897ce9155156988fb">update_tdesc</a>(<span class="keywordtype">int</span> offset) {</div>
<div class="line"><a id="l01098" name="l01098"></a><span class="lineno"> 1098</span>        <span class="keywordflow">if</span> <span class="keyword">constexpr</span> (update_dir == <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#acd7865b31b59cd433a5ff11bd6729628a69d8003dc168eaaa90874ead1a8f74b9">tdesc_update_dir::x_dir</a>) {</div>
<div class="line"><a id="l01099" name="l01099"></a><span class="lineno"> 1099</span>            address += offset * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1.html#ad90faf3685f59784fb7968e4407f53e4">dtype</a>);</div>
<div class="line"><a id="l01100" name="l01100"></a><span class="lineno"> 1100</span>        } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l01101" name="l01101"></a><span class="lineno"> 1101</span>            address += offset * pitch_in_bytes;</div>
<div class="line"><a id="l01102" name="l01102"></a><span class="lineno"> 1102</span>        }</div>
<div class="line"><a id="l01103" name="l01103"></a><span class="lineno"> 1103</span>    }</div>
<div class="line"><a id="l01104" name="l01104"></a><span class="lineno"> 1104</span>};</div>
<div class="line"><a id="l01105" name="l01105"></a><span class="lineno"> 1105</span> </div>
<div class="line"><a id="l01112" name="l01112"></a><span class="lineno"> 1112</span><span class="keyword">template</span> &lt;<span class="keyword">typename</span> dtype_, uint32_t tile_size_x_, uint32_t tile_size_y_,</div>
<div class="line"><a id="l01113" name="l01113"></a><span class="lineno"> 1113</span>        uint32_t block_size_x_, uint32_t block_size_y_, <a class="code hl_enumeration" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">mem_layout</a> mem_layout_,</div>
<div class="line"><a id="l01114" name="l01114"></a><span class="lineno"> 1114</span>        uint32_t alignment_, uint32_t num_coop_sg_, <a class="code hl_enumeration" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aa">reg_layout</a> reg_layout_,</div>
<div class="line"><a id="l01115" name="l01115"></a><span class="lineno"> 1115</span>        <a class="code hl_enumeration" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag_&gt;</div>
<div class="line"><a id="l01116" name="l01116"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__ladf4107a7b7db75a587faeb03466c2a6d.html"> 1116</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t.html">prefetch_payload_t</a>&lt;</div>
<div class="line"><a id="l01117" name="l01117"></a><span class="lineno"> 1117</span>        <a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__ladf4107a7b7db75a587faeb03466c2a6d.html#ad765e57fdc2980bec9c34931daa45473">mem_desc_t</a>&lt;dtype_, mem_layout_, <a class="code hl_enumeration" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59d">mem_space</a>::<a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59da9c70933aff6b2a6d08c687a6cbb6b765">global</a>, alignment_&gt;,</div>
<div class="line"><a id="l01118" name="l01118"></a><span class="lineno"> 1118</span>        <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">tile_desc_t</a>&lt;tile_size_x_, tile_size_y_, block_size_x_, block_size_y_,</div>
<div class="line"><a id="l01119" name="l01119"></a><span class="lineno"> 1119</span>                reg_layout_&gt;,</div>
<div class="line"><a id="l01120" name="l01120"></a><span class="lineno"> 1120</span>        num_coop_sg_, arch_tag_,</div>
<div class="line"><a id="l01121" name="l01121"></a><span class="lineno"> 1121</span>        std::enable_if_t&lt;(arch_tag_ == gpu_arch::Xe)&gt;&gt; {</div>
<div class="line"><a id="l01122" name="l01122"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__ladf4107a7b7db75a587faeb03466c2a6d.html#a9ab08bd3d3bccd96870f99c07eb5536f"> 1122</a></span>    <span class="keyword">using </span><a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__ladf4107a7b7db75a587faeb03466c2a6d.html#a9ab08bd3d3bccd96870f99c07eb5536f">dtype</a> = dtype_;</div>
<div class="line"><a id="l01123" name="l01123"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__ladf4107a7b7db75a587faeb03466c2a6d.html#ad765e57fdc2980bec9c34931daa45473"> 1123</a></span>    <span class="keyword">using </span><a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__ladf4107a7b7db75a587faeb03466c2a6d.html#ad765e57fdc2980bec9c34931daa45473">mem_desc_t</a></div>
<div class="line"><a id="l01124" name="l01124"></a><span class="lineno"> 1124</span>            = <a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__ladf4107a7b7db75a587faeb03466c2a6d.html#ad765e57fdc2980bec9c34931daa45473">mem_desc_t&lt;dtype_, mem_layout_, mem_space::global, alignment_&gt;</a>;</div>
<div class="line"><a id="l01125" name="l01125"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__ladf4107a7b7db75a587faeb03466c2a6d.html#a92757713d2d822aeddbc8628e83363d5"> 1125</a></span>    <span class="keyword">using </span><a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">tile_desc</a> = <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">tile_desc_t</a>&lt;tile_size_x_, tile_size_y_, block_size_x_,</div>
<div class="line"><a id="l01126" name="l01126"></a><span class="lineno"> 1126</span>            block_size_y_, reg_layout_&gt;;</div>
<div class="line"><a id="l01127" name="l01127"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__ladf4107a7b7db75a587faeb03466c2a6d.html#a324ed7105218308113391ac77ab72c6b"> 1127</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> <a class="code hl_enumeration" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59d">mem_space</a> memory_space = <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59da9c70933aff6b2a6d08c687a6cbb6b765">mem_space::global</a>;</div>
<div class="line"><a id="l01128" name="l01128"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__ladf4107a7b7db75a587faeb03466c2a6d.html#ac318c3e148619405386a059a553c2291"> 1128</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> <a class="code hl_enumeration" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">mem_layout</a> memory_layout = mem_layout_;</div>
<div class="line"><a id="l01129" name="l01129"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__ladf4107a7b7db75a587faeb03466c2a6d.html#aed02a4d6d1bc8c93b49d028a615f9963"> 1129</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> <a class="code hl_enumeration" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag = arch_tag_;</div>
<div class="line"><a id="l01130" name="l01130"></a><span class="lineno"> 1130</span> </div>
<div class="line"><a id="l01131" name="l01131"></a><span class="lineno"> 1131</span><span class="keyword">private</span>:</div>
<div class="line"><a id="l01132" name="l01132"></a><span class="lineno"> 1132</span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t tile_size_x = tile_desc::tile_size_x;</div>
<div class="line"><a id="l01133" name="l01133"></a><span class="lineno"> 1133</span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t tile_size_y = tile_desc::tile_size_y;</div>
<div class="line"><a id="l01134" name="l01134"></a><span class="lineno"> 1134</span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> <span class="keywordtype">bool</span> is_col_major = mem_layout_ == <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a55e5bef9f48cf4e944a16a034eac0704">mem_layout::col_major</a>;</div>
<div class="line"><a id="l01135" name="l01135"></a><span class="lineno"> 1135</span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t mem_tile_size_w</div>
<div class="line"><a id="l01136" name="l01136"></a><span class="lineno"> 1136</span>            = is_col_major ? tile_size_y : tile_size_x;</div>
<div class="line"><a id="l01137" name="l01137"></a><span class="lineno"> 1137</span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t mem_tile_size_h</div>
<div class="line"><a id="l01138" name="l01138"></a><span class="lineno"> 1138</span>            = is_col_major ? tile_size_x : tile_size_y;</div>
<div class="line"><a id="l01139" name="l01139"></a><span class="lineno"> 1139</span>    <span class="keyword">using </span>load_store_attr = <span class="keyword">typename</span> <a class="code hl_struct" href="structgpu_1_1xetla_1_1arch__attr__t.html">arch_attr_t</a>&lt;</div>
<div class="line"><a id="l01140" name="l01140"></a><span class="lineno"> 1140</span>            arch_tag&gt;::template load_store_attr&lt;msg_type::block_2d&gt;;</div>
<div class="line"><a id="l01141" name="l01141"></a><span class="lineno"> 1141</span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t special_prefetch_width</div>
<div class="line"><a id="l01142" name="l01142"></a><span class="lineno"> 1142</span>            = load_store_attr::special_prefetch_width_in_bytes / <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__ladf4107a7b7db75a587faeb03466c2a6d.html#a9ab08bd3d3bccd96870f99c07eb5536f">dtype</a>);</div>
<div class="line"><a id="l01143" name="l01143"></a><span class="lineno"> 1143</span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t normal_prefetch_width</div>
<div class="line"><a id="l01144" name="l01144"></a><span class="lineno"> 1144</span>            = load_store_attr::max_load_width_in_bytes / <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__ladf4107a7b7db75a587faeb03466c2a6d.html#a9ab08bd3d3bccd96870f99c07eb5536f">dtype</a>);</div>
<div class="line"><a id="l01145" name="l01145"></a><span class="lineno"> 1145</span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> <span class="keywordtype">bool</span> is_special_prefetch</div>
<div class="line"><a id="l01146" name="l01146"></a><span class="lineno"> 1146</span>            = (mem_tile_size_w % special_prefetch_width) == 0;</div>
<div class="line"><a id="l01147" name="l01147"></a><span class="lineno"> 1147</span> </div>
<div class="line"><a id="l01148" name="l01148"></a><span class="lineno"> 1148</span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t block_size_w = is_special_prefetch</div>
<div class="line"><a id="l01149" name="l01149"></a><span class="lineno"> 1149</span>            ? special_prefetch_width</div>
<div class="line"><a id="l01150" name="l01150"></a><span class="lineno"> 1150</span>            : (normal_prefetch_width &gt; mem_tile_size_w ? mem_tile_size_w</div>
<div class="line"><a id="l01151" name="l01151"></a><span class="lineno"> 1151</span>                                                       : normal_prefetch_width);</div>
<div class="line"><a id="l01152" name="l01152"></a><span class="lineno"> 1152</span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t block_size_h</div>
<div class="line"><a id="l01153" name="l01153"></a><span class="lineno"> 1153</span>            = load_store_attr::max_load_height_in_elem;</div>
<div class="line"><a id="l01154" name="l01154"></a><span class="lineno"> 1154</span>    <span class="comment">//could have over-prefetch, but that&#39;s should be fine</span></div>
<div class="line"><a id="l01155" name="l01155"></a><span class="lineno"> 1155</span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t max_num_block_w</div>
<div class="line"><a id="l01156" name="l01156"></a><span class="lineno"> 1156</span>            = (mem_tile_size_w + block_size_w - 1) / block_size_w;</div>
<div class="line"><a id="l01157" name="l01157"></a><span class="lineno"> 1157</span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t num_coop_sg = num_coop_sg_;</div>
<div class="line"><a id="l01158" name="l01158"></a><span class="lineno"> 1158</span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t num_coop_sg_w</div>
<div class="line"><a id="l01159" name="l01159"></a><span class="lineno"> 1159</span>            = <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1detail_1_1gcd.html">detail::gcd&lt;num_coop_sg, max_num_block_w&gt;::value</a>;</div>
<div class="line"><a id="l01160" name="l01160"></a><span class="lineno"> 1160</span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t num_coop_sg_h = num_coop_sg / num_coop_sg_w;</div>
<div class="line"><a id="l01161" name="l01161"></a><span class="lineno"> 1161</span> </div>
<div class="line"><a id="l01162" name="l01162"></a><span class="lineno"> 1162</span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t num_block_w = max_num_block_w / num_coop_sg_w;</div>
<div class="line"><a id="l01163" name="l01163"></a><span class="lineno"> 1163</span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t tile_size_w = block_size_w * num_block_w;</div>
<div class="line"><a id="l01164" name="l01164"></a><span class="lineno"> 1164</span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t tile_size_h</div>
<div class="line"><a id="l01165" name="l01165"></a><span class="lineno"> 1165</span>            = (mem_tile_size_h + num_coop_sg_h - 1) / num_coop_sg_h;</div>
<div class="line"><a id="l01166" name="l01166"></a><span class="lineno"> 1166</span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t num_block_h</div>
<div class="line"><a id="l01167" name="l01167"></a><span class="lineno"> 1167</span>            = (tile_size_h + block_size_h - 1) / block_size_h;</div>
<div class="line"><a id="l01168" name="l01168"></a><span class="lineno"> 1168</span>    <span class="keyword">using </span><a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t.html">this_payload_t</a></div>
<div class="line"><a id="l01169" name="l01169"></a><span class="lineno"> 1169</span>            = <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t.html">prefetch_payload_t&lt;mem_desc_t, tile_desc, num_coop_sg_, arch_tag&gt;</a>;</div>
<div class="line"><a id="l01170" name="l01170"></a><span class="lineno"> 1170</span> </div>
<div class="line"><a id="l01171" name="l01171"></a><span class="lineno"> 1171</span><span class="keyword">public</span>:</div>
<div class="line"><a id="l01172" name="l01172"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__ladf4107a7b7db75a587faeb03466c2a6d.html#a7dbfdfc2350a3f38817c33ffbf830432"> 1172</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t num_tdesc = num_block_w * num_block_h;</div>
<div class="line"><a id="l01173" name="l01173"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__ladf4107a7b7db75a587faeb03466c2a6d.html#a3d3720ff51a5e89eb9b6dd60c4b97d02"> 1173</a></span>    <a class="code hl_typedef" href="group__xetla__core__base__types.html#ga8cf5d016d24c8870706e20c376287e04">xetla_vector&lt;uint32_t, num_tdesc * 16&gt;</a> <a class="code hl_variable" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__ladf4107a7b7db75a587faeb03466c2a6d.html#a3d3720ff51a5e89eb9b6dd60c4b97d02">tdesc_prefetch</a>;</div>
<div class="line"><a id="l01174" name="l01174"></a><span class="lineno"> 1174</span> </div>
<div class="line"><a id="l01175" name="l01175"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__ladf4107a7b7db75a587faeb03466c2a6d.html#af54cc0539883e7bd5cd2f8b29f60c0ca"> 1175</a></span>    <span class="keyword">inline</span> <a class="code hl_function" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__ladf4107a7b7db75a587faeb03466c2a6d.html#af54cc0539883e7bd5cd2f8b29f60c0ca">prefetch_payload_t</a>(<span class="keyword">const</span> <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t.html">this_payload_t</a> &amp;rhs) {</div>
<div class="line"><a id="l01176" name="l01176"></a><span class="lineno"> 1176</span>        this-&gt;tdesc_prefetch = rhs.tdesc_prefetch;</div>
<div class="line"><a id="l01177" name="l01177"></a><span class="lineno"> 1177</span>    }</div>
<div class="line"><a id="l01178" name="l01178"></a><span class="lineno"> 1178</span> </div>
<div class="line"><a id="l01179" name="l01179"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__ladf4107a7b7db75a587faeb03466c2a6d.html#a4a0e30b6e98323204689766382f17de9"> 1179</a></span>    <span class="keyword">inline</span> <a class="code hl_function" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__ladf4107a7b7db75a587faeb03466c2a6d.html#a4a0e30b6e98323204689766382f17de9">prefetch_payload_t</a>() = <span class="keywordflow">default</span>;</div>
<div class="line"><a id="l01180" name="l01180"></a><span class="lineno"> 1180</span> </div>
<div class="line"><a id="l01181" name="l01181"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__ladf4107a7b7db75a587faeb03466c2a6d.html#adccc2ea0144fba9d05b4011966cff633"> 1181</a></span>    <span class="keyword">inline</span> <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t.html">this_payload_t</a> &amp;<a class="code hl_function" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__ladf4107a7b7db75a587faeb03466c2a6d.html#adccc2ea0144fba9d05b4011966cff633">operator=</a>(<span class="keyword">const</span> <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t.html">this_payload_t</a> &amp;rhs) {</div>
<div class="line"><a id="l01182" name="l01182"></a><span class="lineno"> 1182</span>        this-&gt;tdesc_prefetch = rhs.tdesc_prefetch;</div>
<div class="line"><a id="l01183" name="l01183"></a><span class="lineno"> 1183</span>        <span class="keywordflow">return</span> *<span class="keyword">this</span>;</div>
<div class="line"><a id="l01184" name="l01184"></a><span class="lineno"> 1184</span>    }</div>
<div class="line"><a id="l01185" name="l01185"></a><span class="lineno"> 1185</span> </div>
<div class="line"><a id="l01186" name="l01186"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__ladf4107a7b7db75a587faeb03466c2a6d.html#ab5aaa9688cefe72f033bdf4f56b0df96"> 1186</a></span>    <span class="keyword">inline</span> <a class="code hl_function" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__ladf4107a7b7db75a587faeb03466c2a6d.html#ab5aaa9688cefe72f033bdf4f56b0df96">prefetch_payload_t</a>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__ladf4107a7b7db75a587faeb03466c2a6d.html#ad765e57fdc2980bec9c34931daa45473">mem_desc_t</a> &amp;mem_desc, uint32_t coop_id = 0) {</div>
<div class="line"><a id="l01187" name="l01187"></a><span class="lineno"> 1187</span>        <a class="code hl_typedef" href="group__xetla__core__base__types.html#ga42f510141eb50c17c2b0d1aa1edaf40d">xetla_tdescriptor</a> base_tdesc = mem_desc.get_tdesc();</div>
<div class="line"><a id="l01188" name="l01188"></a><span class="lineno"> 1188</span>        uint32_t coop_id_x = coop_id % num_coop_sg_w;</div>
<div class="line"><a id="l01189" name="l01189"></a><span class="lineno"> 1189</span>        uint32_t coop_id_y = coop_id / num_coop_sg_w;</div>
<div class="line"><a id="l01190" name="l01190"></a><span class="lineno"> 1190</span>        <a class="code hl_function" href="group__xetla__util__tensor__load__store.html#ga1445cb09808922b757f9097b6ff427e6">xetla_update_tdesc_offsetx</a>(</div>
<div class="line"><a id="l01191" name="l01191"></a><span class="lineno"> 1191</span>                base_tdesc.xetla_format&lt;uint32_t&gt;(), coop_id_x * tile_size_w);</div>
<div class="line"><a id="l01192" name="l01192"></a><span class="lineno"> 1192</span>        <a class="code hl_function" href="group__xetla__util__tensor__load__store.html#ga6c47e2b8dab84271645c220993e42232">xetla_update_tdesc_offsety</a>(</div>
<div class="line"><a id="l01193" name="l01193"></a><span class="lineno"> 1193</span>                base_tdesc.xetla_format&lt;uint32_t&gt;(), coop_id_y * tile_size_h);</div>
<div class="line"><a id="l01194" name="l01194"></a><span class="lineno"> 1194</span>        prepare_tdesc(base_tdesc);</div>
<div class="line"><a id="l01195" name="l01195"></a><span class="lineno"> 1195</span>    }</div>
<div class="line"><a id="l01196" name="l01196"></a><span class="lineno"> 1196</span> </div>
<div class="line"><a id="l01197" name="l01197"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__ladf4107a7b7db75a587faeb03466c2a6d.html#af9b7383abf050cf6a8863ac1c3d48d26"> 1197</a></span>    <span class="keyword">inline</span> <a class="code hl_function" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__ladf4107a7b7db75a587faeb03466c2a6d.html#af9b7383abf050cf6a8863ac1c3d48d26">prefetch_payload_t</a>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__ladf4107a7b7db75a587faeb03466c2a6d.html#a9ab08bd3d3bccd96870f99c07eb5536f">dtype</a> *p, <span class="keywordtype">int</span> surface_width, <span class="keywordtype">int</span> surface_height,</div>
<div class="line"><a id="l01198" name="l01198"></a><span class="lineno"> 1198</span>            <span class="keywordtype">int</span> surface_pitch, <span class="keywordtype">int</span> surface_offset_x, <span class="keywordtype">int</span> surface_offset_y,</div>
<div class="line"><a id="l01199" name="l01199"></a><span class="lineno"> 1199</span>            uint32_t coop_id = 0) {</div>
<div class="line"><a id="l01200" name="l01200"></a><span class="lineno"> 1200</span>        uint32_t coop_id_x = coop_id % num_coop_sg_w;</div>
<div class="line"><a id="l01201" name="l01201"></a><span class="lineno"> 1201</span>        uint32_t coop_id_y = coop_id / num_coop_sg_w;</div>
<div class="line"><a id="l01202" name="l01202"></a><span class="lineno"> 1202</span>        <a class="code hl_typedef" href="group__xetla__core__base__types.html#ga42f510141eb50c17c2b0d1aa1edaf40d">xetla_tdescriptor</a> base_tdesc;</div>
<div class="line"><a id="l01203" name="l01203"></a><span class="lineno"> 1203</span>        <a class="code hl_function" href="group__xetla__util__tensor__load__store.html#ga96e502b42c8b786db3bf0fc31c6d96ae">xetla_fill_tdesc</a>(base_tdesc.xetla_format&lt;uint32_t&gt;(), p, surface_width,</div>
<div class="line"><a id="l01204" name="l01204"></a><span class="lineno"> 1204</span>                surface_height, surface_pitch,</div>
<div class="line"><a id="l01205" name="l01205"></a><span class="lineno"> 1205</span>                surface_offset_x + coop_id_x * tile_size_w,</div>
<div class="line"><a id="l01206" name="l01206"></a><span class="lineno"> 1206</span>                surface_offset_y + coop_id_y * tile_size_h);</div>
<div class="line"><a id="l01207" name="l01207"></a><span class="lineno"> 1207</span>        prepare_tdesc(base_tdesc);</div>
<div class="line"><a id="l01208" name="l01208"></a><span class="lineno"> 1208</span>    }</div>
<div class="line"><a id="l01209" name="l01209"></a><span class="lineno"> 1209</span>    <span class="comment">// Be aware of the risks: Rule of three (copy constructor, copy assignment, destructor)</span></div>
<div class="line"><a id="l01210" name="l01210"></a><span class="lineno"> 1210</span>    <span class="comment">// Please check if you need to add self-define destructor</span></div>
<div class="line"><a id="l01211" name="l01211"></a><span class="lineno"> 1211</span>    <span class="comment">// ~prefetch_payload_t(){}</span></div>
<div class="line"><a id="l01212" name="l01212"></a><span class="lineno"> 1212</span> </div>
<div class="line"><a id="l01213" name="l01213"></a><span class="lineno"> 1213</span>    <span class="keyword">template</span> &lt;tdesc_update_dir update_dir = tdesc_update_dir::x_dir&gt;</div>
<div class="line"><a id="l01214" name="l01214"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__ladf4107a7b7db75a587faeb03466c2a6d.html#a33d2af8a78d7ba3bb06f172ce8be859e"> 1214</a></span>    <a class="code hl_define" href="common_2core_2common_8hpp.html#a9ed53999886ec13b86a4fe2e0fc16765">__XETLA_API</a> <span class="keywordtype">void</span> <a class="code hl_function" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__ladf4107a7b7db75a587faeb03466c2a6d.html#a33d2af8a78d7ba3bb06f172ce8be859e">update_tdesc</a>(<span class="keywordtype">int</span> offset) {</div>
<div class="line"><a id="l01215" name="l01215"></a><span class="lineno"> 1215</span>        <span class="keyword">auto</span> tdesc_2d = tdesc_prefetch.xetla_format&lt;uint32_t, num_tdesc, 16&gt;();</div>
<div class="line"><a id="l01216" name="l01216"></a><span class="lineno"> 1216</span>        <span class="keywordflow">if</span> <span class="keyword">constexpr</span> (update_dir == <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#acd7865b31b59cd433a5ff11bd6729628a69d8003dc168eaaa90874ead1a8f74b9">tdesc_update_dir::x_dir</a>) {</div>
<div class="line"><a id="l01217" name="l01217"></a><span class="lineno"> 1217</span><span class="preprocessor">#pragma unroll</span></div>
<div class="line"><a id="l01218" name="l01218"></a><span class="lineno"> 1218</span>            <span class="keywordflow">for</span> (uint32_t i = 0; i &lt; num_tdesc; i++) {</div>
<div class="line"><a id="l01219" name="l01219"></a><span class="lineno"> 1219</span>                <a class="code hl_function" href="group__xetla__util__tensor__load__store.html#ga1445cb09808922b757f9097b6ff427e6">xetla_update_tdesc_offsetx</a>(tdesc_2d.row(i), offset);</div>
<div class="line"><a id="l01220" name="l01220"></a><span class="lineno"> 1220</span>            }</div>
<div class="line"><a id="l01221" name="l01221"></a><span class="lineno"> 1221</span>        } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l01222" name="l01222"></a><span class="lineno"> 1222</span><span class="preprocessor">#pragma unroll</span></div>
<div class="line"><a id="l01223" name="l01223"></a><span class="lineno"> 1223</span>            <span class="keywordflow">for</span> (uint32_t i = 0; i &lt; num_tdesc; i++) {</div>
<div class="line"><a id="l01224" name="l01224"></a><span class="lineno"> 1224</span>                <a class="code hl_function" href="group__xetla__util__tensor__load__store.html#ga6c47e2b8dab84271645c220993e42232">xetla_update_tdesc_offsety</a>(tdesc_2d.row(i), offset);</div>
<div class="line"><a id="l01225" name="l01225"></a><span class="lineno"> 1225</span>            }</div>
<div class="line"><a id="l01226" name="l01226"></a><span class="lineno"> 1226</span>        }</div>
<div class="line"><a id="l01227" name="l01227"></a><span class="lineno"> 1227</span>    }</div>
<div class="line"><a id="l01228" name="l01228"></a><span class="lineno"> 1228</span> </div>
<div class="line"><a id="l01229" name="l01229"></a><span class="lineno"> 1229</span><span class="keyword">private</span>:</div>
<div class="line"><a id="l01230" name="l01230"></a><span class="lineno"> 1230</span>    <a class="code hl_define" href="common_2core_2common_8hpp.html#a9ed53999886ec13b86a4fe2e0fc16765">__XETLA_API</a> <span class="keywordtype">void</span> prepare_tdesc(<a class="code hl_typedef" href="group__xetla__core__base__types.html#ga42f510141eb50c17c2b0d1aa1edaf40d">xetla_tdescriptor</a> base_tdesc) {</div>
<div class="line"><a id="l01231" name="l01231"></a><span class="lineno"> 1231</span>        <span class="keyword">auto</span> tdesc_2d = tdesc_prefetch.xetla_format&lt;uint32_t, num_tdesc, 16&gt;();</div>
<div class="line"><a id="l01232" name="l01232"></a><span class="lineno"> 1232</span>        uint32_t base_offset_y = 0;</div>
<div class="line"><a id="l01233" name="l01233"></a><span class="lineno"> 1233</span><span class="preprocessor">#pragma unroll</span></div>
<div class="line"><a id="l01234" name="l01234"></a><span class="lineno"> 1234</span>        <span class="keywordflow">for</span> (uint32_t i = 0; i &lt; tile_size_h / block_size_h; i++) {</div>
<div class="line"><a id="l01235" name="l01235"></a><span class="lineno"> 1235</span>            <span class="keyword">auto</span> tdesc_row_2d = tdesc_2d.xetla_select&lt;num_block_w, 1, 16, 1&gt;(</div>
<div class="line"><a id="l01236" name="l01236"></a><span class="lineno"> 1236</span>                    i * num_block_w, 0);</div>
<div class="line"><a id="l01237" name="l01237"></a><span class="lineno"> 1237</span>            prepare_tile_desc_core&lt;num_block_w, block_size_w, block_size_h&gt;(</div>
<div class="line"><a id="l01238" name="l01238"></a><span class="lineno"> 1238</span>                    tdesc_row_2d, base_tdesc, base_offset_y);</div>
<div class="line"><a id="l01239" name="l01239"></a><span class="lineno"> 1239</span>            base_offset_y += block_size_h;</div>
<div class="line"><a id="l01240" name="l01240"></a><span class="lineno"> 1240</span>        }</div>
<div class="line"><a id="l01241" name="l01241"></a><span class="lineno"> 1241</span>        <span class="keywordflow">if</span> <span class="keyword">constexpr</span> ((tile_size_h % block_size_h) != 0) {</div>
<div class="line"><a id="l01242" name="l01242"></a><span class="lineno"> 1242</span>            <span class="keyword">constexpr</span> <span class="keywordtype">int</span> i = tile_size_h / block_size_h;</div>
<div class="line"><a id="l01243" name="l01243"></a><span class="lineno"> 1243</span>            <span class="keyword">auto</span> tdesc_row_2d = tdesc_2d.xetla_select&lt;num_block_w, 1, 16, 1&gt;(</div>
<div class="line"><a id="l01244" name="l01244"></a><span class="lineno"> 1244</span>                    i * num_block_w, 0);</div>
<div class="line"><a id="l01245" name="l01245"></a><span class="lineno"> 1245</span>            <span class="keyword">constexpr</span> uint32_t remain_size_y = tile_size_h % block_size_h;</div>
<div class="line"><a id="l01246" name="l01246"></a><span class="lineno"> 1246</span>            prepare_tile_desc_core&lt;num_block_w, block_size_w, remain_size_y&gt;(</div>
<div class="line"><a id="l01247" name="l01247"></a><span class="lineno"> 1247</span>                    tdesc_row_2d, base_tdesc, base_offset_y);</div>
<div class="line"><a id="l01248" name="l01248"></a><span class="lineno"> 1248</span>        }</div>
<div class="line"><a id="l01249" name="l01249"></a><span class="lineno"> 1249</span>    }</div>
<div class="line"><a id="l01250" name="l01250"></a><span class="lineno"> 1250</span> </div>
<div class="line"><a id="l01251" name="l01251"></a><span class="lineno"> 1251</span>    <span class="keyword">template</span> &lt;<span class="keywordtype">int</span>32_t num_tdesc, u<span class="keywordtype">int</span>32_t size_x, u<span class="keywordtype">int</span>32_t size_y&gt;</div>
<div class="line"><a id="l01252" name="l01252"></a><span class="lineno"> 1252</span>    <a class="code hl_define" href="common_2core_2common_8hpp.html#a9ed53999886ec13b86a4fe2e0fc16765">__XETLA_API</a> <span class="keyword">static</span> <span class="keywordtype">void</span> prepare_tile_desc_core(</div>
<div class="line"><a id="l01253" name="l01253"></a><span class="lineno"> 1253</span>            xetla_matrix_ref&lt;uint32_t, num_tdesc, 16&gt; <a class="code hl_define" href="group__xetla__core__base__types.html#ga126a6fcae520c421efd2419512e9bf70">__REF__</a> tdesc_2d,</div>
<div class="line"><a id="l01254" name="l01254"></a><span class="lineno"> 1254</span>            <a class="code hl_typedef" href="group__xetla__core__base__types.html#ga42f510141eb50c17c2b0d1aa1edaf40d">xetla_tdescriptor</a> base_tdesc, uint32_t base_offset_y) {</div>
<div class="line"><a id="l01255" name="l01255"></a><span class="lineno"> 1255</span>        uint32_t base_offset_x = 0;</div>
<div class="line"><a id="l01256" name="l01256"></a><span class="lineno"> 1256</span><span class="preprocessor">#pragma unroll</span></div>
<div class="line"><a id="l01257" name="l01257"></a><span class="lineno"> 1257</span>        <span class="keywordflow">for</span> (<span class="keywordtype">int</span> j = 0; j &lt; num_tdesc; j++) {</div>
<div class="line"><a id="l01258" name="l01258"></a><span class="lineno"> 1258</span>            tdesc_2d.row(j) = base_tdesc;</div>
<div class="line"><a id="l01259" name="l01259"></a><span class="lineno"> 1259</span> </div>
<div class="line"><a id="l01260" name="l01260"></a><span class="lineno"> 1260</span>            <span class="keyword">constexpr</span> uint32_t block_widthx_widthy_arrlen</div>
<div class="line"><a id="l01261" name="l01261"></a><span class="lineno"> 1261</span>                    = (size_x - 1) | ((size_y - 1) &lt;&lt; 8);</div>
<div class="line"><a id="l01262" name="l01262"></a><span class="lineno"> 1262</span>            <a class="code hl_function" href="namespacegpu_1_1xetla_1_1detail.html#add77d49c390aa793f0830bfbba09c40b">gpu::xetla::detail::xetla_set_block_widthx_widthy_arrlen</a>(</div>
<div class="line"><a id="l01263" name="l01263"></a><span class="lineno"> 1263</span>                    tdesc_2d.row(j), block_widthx_widthy_arrlen);</div>
<div class="line"><a id="l01264" name="l01264"></a><span class="lineno"> 1264</span> </div>
<div class="line"><a id="l01265" name="l01265"></a><span class="lineno"> 1265</span>            <a class="code hl_function" href="group__xetla__util__tensor__load__store.html#ga1445cb09808922b757f9097b6ff427e6">xetla_update_tdesc_offsetx</a>(tdesc_2d.row(j), base_offset_x);</div>
<div class="line"><a id="l01266" name="l01266"></a><span class="lineno"> 1266</span>            <a class="code hl_function" href="group__xetla__util__tensor__load__store.html#ga6c47e2b8dab84271645c220993e42232">xetla_update_tdesc_offsety</a>(tdesc_2d.row(j), base_offset_y);</div>
<div class="line"><a id="l01267" name="l01267"></a><span class="lineno"> 1267</span>            base_offset_x += size_x;</div>
<div class="line"><a id="l01268" name="l01268"></a><span class="lineno"> 1268</span>        }</div>
<div class="line"><a id="l01269" name="l01269"></a><span class="lineno"> 1269</span>    }</div>
<div class="line"><a id="l01270" name="l01270"></a><span class="lineno"> 1270</span>};</div>
<div class="line"><a id="l01271" name="l01271"></a><span class="lineno"> 1271</span> </div>
<div class="line"><a id="l01278" name="l01278"></a><span class="lineno"> 1278</span><span class="keyword">template</span> &lt;<span class="keyword">typename</span> dtype_, uint32_t tile_size_x_, uint32_t block_size_x_,</div>
<div class="line"><a id="l01279" name="l01279"></a><span class="lineno"> 1279</span>        <a class="code hl_enumeration" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">mem_layout</a> mem_layout_, uint32_t alignment_, uint32_t num_coop_sg_,</div>
<div class="line"><a id="l01280" name="l01280"></a><span class="lineno"> 1280</span>        <a class="code hl_enumeration" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aa">reg_layout</a> reg_layout_, <a class="code hl_enumeration" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag_&gt;</div>
<div class="line"><a id="l01281" name="l01281"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__lae337799c34b99642f15ea06fc0803abc.html"> 1281</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t.html">prefetch_payload_t</a>&lt;</div>
<div class="line"><a id="l01282" name="l01282"></a><span class="lineno"> 1282</span>        <a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__lae337799c34b99642f15ea06fc0803abc.html#a5cde9e7d13f3ce8bf49f4b789c12431d">mem_desc_t</a>&lt;dtype_, mem_layout_, <a class="code hl_enumeration" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59d">mem_space</a>::<a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59da9c70933aff6b2a6d08c687a6cbb6b765">global</a>, alignment_&gt;,</div>
<div class="line"><a id="l01283" name="l01283"></a><span class="lineno"> 1283</span>        <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">tile_desc_t</a>&lt;tile_size_x_, 1, block_size_x_, 1, reg_layout_&gt;,</div>
<div class="line"><a id="l01284" name="l01284"></a><span class="lineno"> 1284</span>        num_coop_sg_, arch_tag_,</div>
<div class="line"><a id="l01285" name="l01285"></a><span class="lineno"> 1285</span>        std::enable_if_t&lt;(arch_tag_ == gpu_arch::Xe)&gt;&gt; {</div>
<div class="line"><a id="l01286" name="l01286"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__lae337799c34b99642f15ea06fc0803abc.html#a6e28ce002ffaa11584114404cbbca7c3"> 1286</a></span>    <span class="keyword">using </span><a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__lae337799c34b99642f15ea06fc0803abc.html#a6e28ce002ffaa11584114404cbbca7c3">dtype</a> = dtype_;</div>
<div class="line"><a id="l01287" name="l01287"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__lae337799c34b99642f15ea06fc0803abc.html#a5cde9e7d13f3ce8bf49f4b789c12431d"> 1287</a></span>    <span class="keyword">using </span><a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__lae337799c34b99642f15ea06fc0803abc.html#a5cde9e7d13f3ce8bf49f4b789c12431d">mem_desc_t</a></div>
<div class="line"><a id="l01288" name="l01288"></a><span class="lineno"> 1288</span>            = <a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__lae337799c34b99642f15ea06fc0803abc.html#a5cde9e7d13f3ce8bf49f4b789c12431d">mem_desc_t&lt;dtype_, mem_layout_, mem_space::global, alignment_&gt;</a>;</div>
<div class="line"><a id="l01289" name="l01289"></a><span class="lineno"> 1289</span>    <span class="comment">// CL aligned, so we can use uint64_t</span></div>
<div class="line"><a id="l01290" name="l01290"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__lae337799c34b99642f15ea06fc0803abc.html#a80a1555a0b5dafb56e1feae97fa04683"> 1290</a></span>    <span class="keyword">using </span><a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__lae337799c34b99642f15ea06fc0803abc.html#a80a1555a0b5dafb56e1feae97fa04683">prefetch_dtype</a> = uint64_t;</div>
<div class="line"><a id="l01291" name="l01291"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__lae337799c34b99642f15ea06fc0803abc.html#abdfa2fcb71cf16a29e6a42d1c88fb9a9"> 1291</a></span>    <span class="keyword">using </span><a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">tile_desc</a></div>
<div class="line"><a id="l01292" name="l01292"></a><span class="lineno"> 1292</span>            = <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">tile_desc_t&lt;tile_size_x_, 1, block_size_x_, 1, reg_layout_&gt;</a>;</div>
<div class="line"><a id="l01293" name="l01293"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__lae337799c34b99642f15ea06fc0803abc.html#a311807b23e51fe1c61a22d813d087dec"> 1293</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> <a class="code hl_enumeration" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59d">mem_space</a> memory_space = <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59da9c70933aff6b2a6d08c687a6cbb6b765">mem_space::global</a>;</div>
<div class="line"><a id="l01294" name="l01294"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__lae337799c34b99642f15ea06fc0803abc.html#ab850f50f854bb447c34f30fade224c04"> 1294</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> <a class="code hl_enumeration" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">mem_layout</a> memory_layout = mem_layout_;</div>
<div class="line"><a id="l01295" name="l01295"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__lae337799c34b99642f15ea06fc0803abc.html#ac941f8bcb9c4b6b7a54ece8d84bb1eee"> 1295</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> <a class="code hl_enumeration" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag = arch_tag_;</div>
<div class="line"><a id="l01296" name="l01296"></a><span class="lineno"> 1296</span> </div>
<div class="line"><a id="l01297" name="l01297"></a><span class="lineno"> 1297</span><span class="keyword">private</span>:</div>
<div class="line"><a id="l01298" name="l01298"></a><span class="lineno"> 1298</span>    <span class="comment">// Fetches the entire CL.</span></div>
<div class="line"><a id="l01299" name="l01299"></a><span class="lineno"> 1299</span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t cacheline_elems = 64 / <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__lae337799c34b99642f15ea06fc0803abc.html#a6e28ce002ffaa11584114404cbbca7c3">dtype</a>);</div>
<div class="line"><a id="l01300" name="l01300"></a><span class="lineno"> 1300</span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t mem_block_nums</div>
<div class="line"><a id="l01301" name="l01301"></a><span class="lineno"> 1301</span>            = (tile_desc::tile_size_x + cacheline_elems - 1) / cacheline_elems;</div>
<div class="line"><a id="l01302" name="l01302"></a><span class="lineno"> 1302</span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t num_coop_sg = num_coop_sg_;</div>
<div class="line"><a id="l01303" name="l01303"></a><span class="lineno"> 1303</span> </div>
<div class="line"><a id="l01304" name="l01304"></a><span class="lineno"> 1304</span>    <span class="comment">// For mem_tile_nums &lt; num_coop_sg cases, mem_tile_size_x will be CL length</span></div>
<div class="line"><a id="l01305" name="l01305"></a><span class="lineno"> 1305</span>    <span class="comment">// which might lead to illegal read.</span></div>
<div class="line"><a id="l01306" name="l01306"></a><span class="lineno"> 1306</span>    <span class="comment">// there are num_coop_sg threads to prefetch mem_block_nums</span></div>
<div class="line"><a id="l01307" name="l01307"></a><span class="lineno"> 1307</span>    <span class="comment">// each thread will prefetch mem_tile_size_x elements</span></div>
<div class="line"><a id="l01308" name="l01308"></a><span class="lineno"> 1308</span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t mem_tile_size_x = mem_block_nums &gt; num_coop_sg</div>
<div class="line"><a id="l01309" name="l01309"></a><span class="lineno"> 1309</span>            ? (mem_block_nums + num_coop_sg - 1) / num_coop_sg *cacheline_elems</div>
<div class="line"><a id="l01310" name="l01310"></a><span class="lineno"> 1310</span>            : 0;</div>
<div class="line"><a id="l01311" name="l01311"></a><span class="lineno"> 1311</span>    <span class="keyword">using </span><a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t.html">this_payload_t</a></div>
<div class="line"><a id="l01312" name="l01312"></a><span class="lineno"> 1312</span>            = <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t.html">prefetch_payload_t&lt;mem_desc_t, tile_desc, num_coop_sg_, arch_tag&gt;</a>;</div>
<div class="line"><a id="l01313" name="l01313"></a><span class="lineno"> 1313</span> </div>
<div class="line"><a id="l01314" name="l01314"></a><span class="lineno"> 1314</span>    <span class="comment">// Fixed prefetch_dtype, close this assertion</span></div>
<div class="line"><a id="l01315" name="l01315"></a><span class="lineno"> 1315</span>    <span class="comment">// static_assert(sizeof(prefetch_dtype) &gt;= 4,</span></div>
<div class="line"><a id="l01316" name="l01316"></a><span class="lineno"> 1316</span>    <span class="comment">//         &quot;prefetch dtype size should at least DW aligned&quot;);</span></div>
<div class="line"><a id="l01317" name="l01317"></a><span class="lineno"> 1317</span> </div>
<div class="line"><a id="l01318" name="l01318"></a><span class="lineno"> 1318</span><span class="keyword">public</span>:</div>
<div class="line"><a id="l01319" name="l01319"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__lae337799c34b99642f15ea06fc0803abc.html#aad1f2b9c43fa9aff8c0355e16c943a79"> 1319</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t scale_factor</div>
<div class="line"><a id="l01320" name="l01320"></a><span class="lineno"> 1320</span>            = <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__lae337799c34b99642f15ea06fc0803abc.html#a80a1555a0b5dafb56e1feae97fa04683">prefetch_dtype</a>) / <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__lae337799c34b99642f15ea06fc0803abc.html#a6e28ce002ffaa11584114404cbbca7c3">dtype</a>);</div>
<div class="line"><a id="l01321" name="l01321"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__lae337799c34b99642f15ea06fc0803abc.html#a3f8d5aae84d836d6e3ef47a4f1687553"> 1321</a></span>    uint32_t <a class="code hl_variable" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__lae337799c34b99642f15ea06fc0803abc.html#a3f8d5aae84d836d6e3ef47a4f1687553">base_offset</a>;</div>
<div class="line"><a id="l01322" name="l01322"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__lae337799c34b99642f15ea06fc0803abc.html#ae371f167792ab126f1efc431363caab8"> 1322</a></span>    <a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__lae337799c34b99642f15ea06fc0803abc.html#a80a1555a0b5dafb56e1feae97fa04683">prefetch_dtype</a> *<a class="code hl_variable" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__lae337799c34b99642f15ea06fc0803abc.html#ae371f167792ab126f1efc431363caab8">base_ptr</a>;</div>
<div class="line"><a id="l01323" name="l01323"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__lae337799c34b99642f15ea06fc0803abc.html#a27a116f4631fcc5688a3531ebb5cabdc"> 1323</a></span>    uint32_t <a class="code hl_variable" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__lae337799c34b99642f15ea06fc0803abc.html#a27a116f4631fcc5688a3531ebb5cabdc">pitch_in_bytes</a>;</div>
<div class="line"><a id="l01324" name="l01324"></a><span class="lineno"> 1324</span> </div>
<div class="line"><a id="l01325" name="l01325"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__lae337799c34b99642f15ea06fc0803abc.html#a9f8f614f707f3d977975febe43d3705c"> 1325</a></span>    <span class="keyword">inline</span> <a class="code hl_function" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__lae337799c34b99642f15ea06fc0803abc.html#a9f8f614f707f3d977975febe43d3705c">prefetch_payload_t</a>(<span class="keyword">const</span> <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t.html">this_payload_t</a> &amp;rhs) {</div>
<div class="line"><a id="l01326" name="l01326"></a><span class="lineno"> 1326</span>        this-&gt;base_offset = rhs.base_offset;</div>
<div class="line"><a id="l01327" name="l01327"></a><span class="lineno"> 1327</span>        this-&gt;base_ptr = rhs.base_ptr;</div>
<div class="line"><a id="l01328" name="l01328"></a><span class="lineno"> 1328</span>        this-&gt;pitch_in_bytes = rhs.pitch_in_bytes;</div>
<div class="line"><a id="l01329" name="l01329"></a><span class="lineno"> 1329</span>    }</div>
<div class="line"><a id="l01330" name="l01330"></a><span class="lineno"> 1330</span> </div>
<div class="line"><a id="l01331" name="l01331"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__lae337799c34b99642f15ea06fc0803abc.html#ab5566c6e04101f018421d5fa0faa009e"> 1331</a></span>    <span class="keyword">inline</span> <a class="code hl_function" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__lae337799c34b99642f15ea06fc0803abc.html#ab5566c6e04101f018421d5fa0faa009e">prefetch_payload_t</a>() = <span class="keywordflow">default</span>;</div>
<div class="line"><a id="l01332" name="l01332"></a><span class="lineno"> 1332</span> </div>
<div class="line"><a id="l01333" name="l01333"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__lae337799c34b99642f15ea06fc0803abc.html#ad2e603cb88380521024d0238424dd7a7"> 1333</a></span>    <span class="keyword">inline</span> <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t.html">this_payload_t</a> &amp;<a class="code hl_function" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__lae337799c34b99642f15ea06fc0803abc.html#ad2e603cb88380521024d0238424dd7a7">operator=</a>(<span class="keyword">const</span> <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t.html">this_payload_t</a> &amp;rhs) {</div>
<div class="line"><a id="l01334" name="l01334"></a><span class="lineno"> 1334</span>        this-&gt;base_offset = rhs.base_offset;</div>
<div class="line"><a id="l01335" name="l01335"></a><span class="lineno"> 1335</span>        this-&gt;base_ptr = rhs.base_ptr;</div>
<div class="line"><a id="l01336" name="l01336"></a><span class="lineno"> 1336</span>        this-&gt;pitch_in_bytes = rhs.pitch_in_bytes;</div>
<div class="line"><a id="l01337" name="l01337"></a><span class="lineno"> 1337</span>        <span class="keywordflow">return</span> *<span class="keyword">this</span>;</div>
<div class="line"><a id="l01338" name="l01338"></a><span class="lineno"> 1338</span>    }</div>
<div class="line"><a id="l01339" name="l01339"></a><span class="lineno"> 1339</span> </div>
<div class="line"><a id="l01340" name="l01340"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__lae337799c34b99642f15ea06fc0803abc.html#adf6ad95d9d7eac84eeb2cafe8f0d7091"> 1340</a></span>    <span class="keyword">inline</span> <a class="code hl_function" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__lae337799c34b99642f15ea06fc0803abc.html#adf6ad95d9d7eac84eeb2cafe8f0d7091">prefetch_payload_t</a>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__lae337799c34b99642f15ea06fc0803abc.html#a5cde9e7d13f3ce8bf49f4b789c12431d">mem_desc_t</a> &amp;mem_desc, uint32_t coop_id = 0) {</div>
<div class="line"><a id="l01341" name="l01341"></a><span class="lineno"> 1341</span>        pitch_in_bytes = mem_desc.shape.stride * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__lae337799c34b99642f15ea06fc0803abc.html#a6e28ce002ffaa11584114404cbbca7c3">dtype</a>);</div>
<div class="line"><a id="l01342" name="l01342"></a><span class="lineno"> 1342</span>        uint32_t offset_x = mem_desc.coord.x;</div>
<div class="line"><a id="l01343" name="l01343"></a><span class="lineno"> 1343</span>        uint32_t offset_y = mem_desc.coord.y;</div>
<div class="line"><a id="l01344" name="l01344"></a><span class="lineno"> 1344</span>        base_offset = offset_y * pitch_in_bytes + offset_x * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__lae337799c34b99642f15ea06fc0803abc.html#a6e28ce002ffaa11584114404cbbca7c3">dtype</a>);</div>
<div class="line"><a id="l01345" name="l01345"></a><span class="lineno"> 1345</span>        uint64_t ptr_temp = (uint64_t)mem_desc.base.base;</div>
<div class="line"><a id="l01346" name="l01346"></a><span class="lineno"> 1346</span>        base_ptr = (<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__lae337799c34b99642f15ea06fc0803abc.html#a80a1555a0b5dafb56e1feae97fa04683">prefetch_dtype</a> *)ptr_temp</div>
<div class="line"><a id="l01347" name="l01347"></a><span class="lineno"> 1347</span>                + (coop_id % num_coop_sg) * mem_tile_size_x;</div>
<div class="line"><a id="l01348" name="l01348"></a><span class="lineno"> 1348</span>    }</div>
<div class="line"><a id="l01349" name="l01349"></a><span class="lineno"> 1349</span> </div>
<div class="line"><a id="l01350" name="l01350"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__lae337799c34b99642f15ea06fc0803abc.html#ab1df6b5faf25bc0d71d6ad58f1caa8c7"> 1350</a></span>    <span class="keyword">inline</span> <a class="code hl_function" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__lae337799c34b99642f15ea06fc0803abc.html#ab1df6b5faf25bc0d71d6ad58f1caa8c7">prefetch_payload_t</a>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__lae337799c34b99642f15ea06fc0803abc.html#a6e28ce002ffaa11584114404cbbca7c3">dtype</a> *p, [[maybe_unused]] <span class="keywordtype">int</span> surface_width,</div>
<div class="line"><a id="l01351" name="l01351"></a><span class="lineno"> 1351</span>            [[maybe_unused]] <span class="keywordtype">int</span> surface_height, <span class="keywordtype">int</span> surface_pitch,</div>
<div class="line"><a id="l01352" name="l01352"></a><span class="lineno"> 1352</span>            <span class="keywordtype">int</span> surface_offset_x, <span class="keywordtype">int</span> surface_offset_y, uint32_t coop_id = 0) {</div>
<div class="line"><a id="l01353" name="l01353"></a><span class="lineno"> 1353</span>        pitch_in_bytes = surface_pitch * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__lae337799c34b99642f15ea06fc0803abc.html#a6e28ce002ffaa11584114404cbbca7c3">dtype</a>);</div>
<div class="line"><a id="l01354" name="l01354"></a><span class="lineno"> 1354</span>        uint32_t offset_x = surface_offset_x;</div>
<div class="line"><a id="l01355" name="l01355"></a><span class="lineno"> 1355</span>        uint32_t offset_y = surface_offset_y;</div>
<div class="line"><a id="l01356" name="l01356"></a><span class="lineno"> 1356</span>        base_offset = offset_y * pitch_in_bytes + offset_x * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__lae337799c34b99642f15ea06fc0803abc.html#a6e28ce002ffaa11584114404cbbca7c3">dtype</a>);</div>
<div class="line"><a id="l01357" name="l01357"></a><span class="lineno"> 1357</span>        base_ptr = (<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__lae337799c34b99642f15ea06fc0803abc.html#a80a1555a0b5dafb56e1feae97fa04683">prefetch_dtype</a> *)p</div>
<div class="line"><a id="l01358" name="l01358"></a><span class="lineno"> 1358</span>                + (coop_id % num_coop_sg) * mem_tile_size_x;</div>
<div class="line"><a id="l01359" name="l01359"></a><span class="lineno"> 1359</span>    }</div>
<div class="line"><a id="l01360" name="l01360"></a><span class="lineno"> 1360</span> </div>
<div class="line"><a id="l01361" name="l01361"></a><span class="lineno"> 1361</span>    <span class="keyword">template</span> &lt;tdesc_update_dir update_dir = tdesc_update_dir::x_dir&gt;</div>
<div class="line"><a id="l01362" name="l01362"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__lae337799c34b99642f15ea06fc0803abc.html#a70c8570eaa7ea2c63acaa87b7eb90492"> 1362</a></span>    <a class="code hl_define" href="common_2core_2common_8hpp.html#a9ed53999886ec13b86a4fe2e0fc16765">__XETLA_API</a> <span class="keywordtype">void</span> <a class="code hl_function" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__lae337799c34b99642f15ea06fc0803abc.html#a70c8570eaa7ea2c63acaa87b7eb90492">update_tdesc</a>(<span class="keywordtype">int</span> offset) {</div>
<div class="line"><a id="l01363" name="l01363"></a><span class="lineno"> 1363</span>        <span class="keywordflow">if</span> <span class="keyword">constexpr</span> (update_dir == <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#acd7865b31b59cd433a5ff11bd6729628a69d8003dc168eaaa90874ead1a8f74b9">tdesc_update_dir::x_dir</a>) {</div>
<div class="line"><a id="l01364" name="l01364"></a><span class="lineno"> 1364</span>            base_offset += offset * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__lae337799c34b99642f15ea06fc0803abc.html#a6e28ce002ffaa11584114404cbbca7c3">dtype</a>);</div>
<div class="line"><a id="l01365" name="l01365"></a><span class="lineno"> 1365</span>        } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l01366" name="l01366"></a><span class="lineno"> 1366</span>            base_offset += offset * pitch_in_bytes;</div>
<div class="line"><a id="l01367" name="l01367"></a><span class="lineno"> 1367</span>        }</div>
<div class="line"><a id="l01368" name="l01368"></a><span class="lineno"> 1368</span>    }</div>
<div class="line"><a id="l01369" name="l01369"></a><span class="lineno"> 1369</span>};</div>
<div class="line"><a id="l01370" name="l01370"></a><span class="lineno"> 1370</span> </div>
<div class="line"><a id="l01377" name="l01377"></a><span class="lineno"> 1377</span><span class="keyword">template</span> &lt;<span class="keyword">typename</span> dtype_, <span class="keyword">typename</span> tile_desc_, <a class="code hl_enumeration" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">mem_layout</a> mem_layout_,</div>
<div class="line"><a id="l01378" name="l01378"></a><span class="lineno"> 1378</span>        uint32_t alignment_, uint32_t num_coop_sg_, <a class="code hl_enumeration" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag_&gt;</div>
<div class="line"><a id="l01379" name="l01379"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__la11cfab76b92b05855cdde1d776b7e79a.html"> 1379</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t.html">prefetch_payload_t</a>&lt;</div>
<div class="line"><a id="l01380" name="l01380"></a><span class="lineno"> 1380</span>        <a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__la11cfab76b92b05855cdde1d776b7e79a.html#a9934f0198df440d435c0ee6f6776ee8a">mem_desc_t</a>&lt;dtype_, mem_layout_, <a class="code hl_enumeration" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59d">mem_space</a>::<a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59daf5ddaf0ca7929578b408c909429f68f2">local</a>, alignment_&gt;,</div>
<div class="line"><a id="l01381" name="l01381"></a><span class="lineno"> 1381</span>        tile_desc_, num_coop_sg_, arch_tag_,</div>
<div class="line"><a id="l01382" name="l01382"></a><span class="lineno"> 1382</span>        std::enable_if_t&lt;(arch_tag_ == gpu_arch::Xe)&gt;&gt; {</div>
<div class="line"><a id="l01383" name="l01383"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__la11cfab76b92b05855cdde1d776b7e79a.html#a7842556efb0e6558384eaea3c169d734"> 1383</a></span>    <span class="keyword">using </span><a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__la11cfab76b92b05855cdde1d776b7e79a.html#a7842556efb0e6558384eaea3c169d734">dtype</a> = dtype_;</div>
<div class="line"><a id="l01384" name="l01384"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__la11cfab76b92b05855cdde1d776b7e79a.html#a9934f0198df440d435c0ee6f6776ee8a"> 1384</a></span>    <span class="keyword">using </span><a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__la11cfab76b92b05855cdde1d776b7e79a.html#a9934f0198df440d435c0ee6f6776ee8a">mem_desc_t</a></div>
<div class="line"><a id="l01385" name="l01385"></a><span class="lineno"> 1385</span>            = <a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__la11cfab76b92b05855cdde1d776b7e79a.html#a9934f0198df440d435c0ee6f6776ee8a">mem_desc_t&lt;dtype_, mem_layout_, mem_space::local, alignment_&gt;</a>;</div>
<div class="line"><a id="l01386" name="l01386"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__la11cfab76b92b05855cdde1d776b7e79a.html#a4147d604c696679b407900f5d9d6aa33"> 1386</a></span>    <span class="keyword">using </span><a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__la11cfab76b92b05855cdde1d776b7e79a.html#a4147d604c696679b407900f5d9d6aa33">tile_desc</a> = tile_desc_;</div>
<div class="line"><a id="l01387" name="l01387"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__la11cfab76b92b05855cdde1d776b7e79a.html#ac524397a63886b6c9168189a7357875a"> 1387</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> <a class="code hl_enumeration" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59d">mem_space</a> memory_space = <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59daf5ddaf0ca7929578b408c909429f68f2">mem_space::local</a>;</div>
<div class="line"><a id="l01388" name="l01388"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__la11cfab76b92b05855cdde1d776b7e79a.html#a7ef5441760669718a4b89cff7acfb57b"> 1388</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> <a class="code hl_enumeration" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">mem_layout</a> memory_layout = mem_layout_;</div>
<div class="line"><a id="l01389" name="l01389"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__la11cfab76b92b05855cdde1d776b7e79a.html#a0dd6b16852a06c844f49c73bbb09a0ff"> 1389</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> <a class="code hl_enumeration" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag = arch_tag_;</div>
<div class="line"><a id="l01390" name="l01390"></a><span class="lineno"> 1390</span> </div>
<div class="line"><a id="l01391" name="l01391"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__la11cfab76b92b05855cdde1d776b7e79a.html#aeff0a645a86920acdbfb1ad5c27e154d"> 1391</a></span>    <span class="keyword">inline</span> <a class="code hl_function" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__la11cfab76b92b05855cdde1d776b7e79a.html#aeff0a645a86920acdbfb1ad5c27e154d">prefetch_payload_t</a>([[maybe_unused]] <a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__la11cfab76b92b05855cdde1d776b7e79a.html#a9934f0198df440d435c0ee6f6776ee8a">mem_desc_t</a> &amp;mem_desc,</div>
<div class="line"><a id="l01392" name="l01392"></a><span class="lineno"> 1392</span>            [[maybe_unused]] uint32_t coop_id = 0) {}</div>
<div class="line"><a id="l01393" name="l01393"></a><span class="lineno"> 1393</span> </div>
<div class="line"><a id="l01394" name="l01394"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__la11cfab76b92b05855cdde1d776b7e79a.html#a403c6452432c5d7298cabdf70c038b6b"> 1394</a></span>    <span class="keyword">inline</span> <a class="code hl_function" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__la11cfab76b92b05855cdde1d776b7e79a.html#a403c6452432c5d7298cabdf70c038b6b">prefetch_payload_t</a>([[maybe_unused]] <a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__la11cfab76b92b05855cdde1d776b7e79a.html#a7842556efb0e6558384eaea3c169d734">dtype</a> *p,</div>
<div class="line"><a id="l01395" name="l01395"></a><span class="lineno"> 1395</span>            [[maybe_unused]] <span class="keywordtype">int</span> surface_width,</div>
<div class="line"><a id="l01396" name="l01396"></a><span class="lineno"> 1396</span>            [[maybe_unused]] <span class="keywordtype">int</span> surface_height,</div>
<div class="line"><a id="l01397" name="l01397"></a><span class="lineno"> 1397</span>            [[maybe_unused]] <span class="keywordtype">int</span> surface_pitch,</div>
<div class="line"><a id="l01398" name="l01398"></a><span class="lineno"> 1398</span>            [[maybe_unused]] <span class="keywordtype">int</span> surface_offset_x,</div>
<div class="line"><a id="l01399" name="l01399"></a><span class="lineno"> 1399</span>            [[maybe_unused]] <span class="keywordtype">int</span> surface_offset_y,</div>
<div class="line"><a id="l01400" name="l01400"></a><span class="lineno"> 1400</span>            [[maybe_unused]] uint32_t coop_id = 0) {}</div>
<div class="line"><a id="l01401" name="l01401"></a><span class="lineno"> 1401</span> </div>
<div class="line"><a id="l01402" name="l01402"></a><span class="lineno"> 1402</span>    <span class="keyword">template</span> &lt;tdesc_update_dir update_dir = tdesc_update_dir::x_dir&gt;</div>
<div class="line"><a id="l01403" name="l01403"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__la11cfab76b92b05855cdde1d776b7e79a.html#af3499bdaf54d165e456e9ae97f2f2045"> 1403</a></span>    <a class="code hl_define" href="common_2core_2common_8hpp.html#a9ed53999886ec13b86a4fe2e0fc16765">__XETLA_API</a> <span class="keywordtype">void</span> <a class="code hl_function" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__la11cfab76b92b05855cdde1d776b7e79a.html#af3499bdaf54d165e456e9ae97f2f2045">update_tdesc</a>([[maybe_unused]] <span class="keywordtype">int</span> offset) {}</div>
<div class="line"><a id="l01404" name="l01404"></a><span class="lineno"> 1404</span>};</div>
<div class="line"><a id="l01405" name="l01405"></a><span class="lineno"> 1405</span> </div>
<div class="line"><a id="l01406" name="l01406"></a><span class="lineno"> 1406</span>} <span class="comment">// namespace gpu::xetla::subgroup</span></div>
<div class="ttc" id="acommon_2core_2common_8hpp_html_a9ed53999886ec13b86a4fe2e0fc16765"><div class="ttname"><a href="common_2core_2common_8hpp.html#a9ed53999886ec13b86a4fe2e0fc16765">__XETLA_API</a></div><div class="ttdeci">#define __XETLA_API</div><div class="ttdef"><b>Definition</b> common.hpp:43</div></div>
<div class="ttc" id="agroup__xetla__core__base__types_html_ga126a6fcae520c421efd2419512e9bf70"><div class="ttname"><a href="group__xetla__core__base__types.html#ga126a6fcae520c421efd2419512e9bf70">__REF__</a></div><div class="ttdeci">#define __REF__</div><div class="ttdoc">Workaround for ESIMD reference usage.</div><div class="ttdef"><b>Definition</b> base_types.hpp:177</div></div>
<div class="ttc" id="agroup__xetla__core__base__types_html_ga42f510141eb50c17c2b0d1aa1edaf40d"><div class="ttname"><a href="group__xetla__core__base__types.html#ga42f510141eb50c17c2b0d1aa1edaf40d">gpu::xetla::xetla_tdescriptor</a></div><div class="ttdeci">xetla_vector&lt; uint32_t, 16 &gt; xetla_tdescriptor</div><div class="ttdoc">Description of nd tensor descriptor for load and store.</div><div class="ttdef"><b>Definition</b> base_types.hpp:155</div></div>
<div class="ttc" id="agroup__xetla__core__base__types_html_ga8cf5d016d24c8870706e20c376287e04"><div class="ttname"><a href="group__xetla__core__base__types.html#ga8cf5d016d24c8870706e20c376287e04">gpu::xetla::xetla_vector</a></div><div class="ttdeci">__ESIMD_NS::simd&lt; native_type_t&lt; Ty &gt;, N &gt; xetla_vector</div><div class="ttdoc">wrapper for xetla_vector.</div><div class="ttdef"><b>Definition</b> base_types.hpp:149</div></div>
<div class="ttc" id="agroup__xetla__util__tensor__load__store_html_ga1445cb09808922b757f9097b6ff427e6"><div class="ttname"><a href="group__xetla__util__tensor__load__store.html#ga1445cb09808922b757f9097b6ff427e6">gpu::xetla::xetla_update_tdesc_offsetx</a></div><div class="ttdeci">__XETLA_API void xetla_update_tdesc_offsetx(xetla_tdescriptor_ref tdesc, int32_t doffset_x)</div><div class="ttdoc">Update the x coordinate in the given tensor descriptor.</div><div class="ttdef"><b>Definition</b> raw_send_load_store.hpp:152</div></div>
<div class="ttc" id="agroup__xetla__util__tensor__load__store_html_ga6c47e2b8dab84271645c220993e42232"><div class="ttname"><a href="group__xetla__util__tensor__load__store.html#ga6c47e2b8dab84271645c220993e42232">gpu::xetla::xetla_update_tdesc_offsety</a></div><div class="ttdeci">__XETLA_API void xetla_update_tdesc_offsety(xetla_tdescriptor_ref tdesc, int32_t doffset_y)</div><div class="ttdoc">Update the y coordinate in the given tensor descriptor.</div><div class="ttdef"><b>Definition</b> raw_send_load_store.hpp:161</div></div>
<div class="ttc" id="agroup__xetla__util__tensor__load__store_html_ga96e502b42c8b786db3bf0fc31c6d96ae"><div class="ttname"><a href="group__xetla__util__tensor__load__store.html#ga96e502b42c8b786db3bf0fc31c6d96ae">gpu::xetla::xetla_fill_tdesc</a></div><div class="ttdeci">__XETLA_API void xetla_fill_tdesc(xetla_tdescriptor_ref tdesc, Ty *p, int tensor_width, int tensor_height, int tensor_pitch, int offset_x, int offset_y)</div><div class="ttdoc">Tensor descriptor construction(global memory version).</div><div class="ttdef"><b>Definition</b> raw_send_load_store.hpp:52</div></div>
<div class="ttc" id="anamespacegpu_1_1xetla_1_1detail_html_a98263cf7cbdd56ccce5f4e3784866658"><div class="ttname"><a href="namespacegpu_1_1xetla_1_1detail.html#a98263cf7cbdd56ccce5f4e3784866658">gpu::xetla::detail::xetla_set_tensor_offset_x</a></div><div class="ttdeci">__XETLA_API void xetla_set_tensor_offset_x(xetla_tdescriptor_ref desc, int32_t offset_x)</div><div class="ttdef"><b>Definition</b> tensor_descriptor.hpp:63</div></div>
<div class="ttc" id="anamespacegpu_1_1xetla_1_1detail_html_add77d49c390aa793f0830bfbba09c40b"><div class="ttname"><a href="namespacegpu_1_1xetla_1_1detail.html#add77d49c390aa793f0830bfbba09c40b">gpu::xetla::detail::xetla_set_block_widthx_widthy_arrlen</a></div><div class="ttdeci">__XETLA_API void xetla_set_block_widthx_widthy_arrlen(xetla_tdescriptor_ref desc, uint32_t block_widthx_widthy_arrlen)</div><div class="ttdef"><b>Definition</b> tensor_descriptor.hpp:79</div></div>
<div class="ttc" id="anamespacegpu_1_1xetla_1_1detail_html_ae10789f0835a93431e94fdb90b7f7361"><div class="ttname"><a href="namespacegpu_1_1xetla_1_1detail.html#ae10789f0835a93431e94fdb90b7f7361">gpu::xetla::detail::xetla_get_tensor_offset_x</a></div><div class="ttdeci">__XETLA_API int32_t xetla_get_tensor_offset_x(xetla_tdescriptor desc)</div><div class="ttdef"><b>Definition</b> tensor_descriptor.hpp:67</div></div>
<div class="ttc" id="anamespacegpu_1_1xetla_1_1subgroup_html"><div class="ttname"><a href="namespacegpu_1_1xetla_1_1subgroup.html">gpu::xetla::subgroup</a></div><div class="ttdef"><b>Definition</b> limitation.hpp:457</div></div>
<div class="ttc" id="anamespacegpu_1_1xetla_html_a51137fd81d0d9d2156525a1e279432aa"><div class="ttname"><a href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aa">gpu::xetla::reg_layout</a></div><div class="ttdeci">reg_layout</div><div class="ttdoc">tile layout in register linear: linear layout with one tile tiled: 2d block stacked in raster order v...</div><div class="ttdef"><b>Definition</b> common.hpp:209</div></div>
<div class="ttc" id="anamespacegpu_1_1xetla_html_a51137fd81d0d9d2156525a1e279432aaa6eb72c4242a34cbbdbe6ba17f3555556"><div class="ttname"><a href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa6eb72c4242a34cbbdbe6ba17f3555556">gpu::xetla::reg_layout::vnni_tiled_col_major</a></div><div class="ttdeci">@ vnni_tiled_col_major</div><div class="ttdoc">this is vnni tiled format, but for each block, they are stored in col major order</div></div>
<div class="ttc" id="anamespacegpu_1_1xetla_html_a51137fd81d0d9d2156525a1e279432aaa790a2d945934924db5b508c7f46846b6"><div class="ttname"><a href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa790a2d945934924db5b508c7f46846b6">gpu::xetla::reg_layout::transpose_tiled</a></div><div class="ttdeci">@ transpose_tiled</div></div>
<div class="ttc" id="anamespacegpu_1_1xetla_html_a51137fd81d0d9d2156525a1e279432aaa9c072496656f07aeb105a1bc09a218b5"><div class="ttname"><a href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa9c072496656f07aeb105a1bc09a218b5">gpu::xetla::reg_layout::vnni_tiled</a></div><div class="ttdeci">@ vnni_tiled</div></div>
<div class="ttc" id="anamespacegpu_1_1xetla_html_a7f225ed816e841c1d31414d872dae59d"><div class="ttname"><a href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59d">gpu::xetla::mem_space</a></div><div class="ttdeci">mem_space</div><div class="ttdef"><b>Definition</b> common.hpp:77</div></div>
<div class="ttc" id="anamespacegpu_1_1xetla_html_a7f225ed816e841c1d31414d872dae59da9c70933aff6b2a6d08c687a6cbb6b765"><div class="ttname"><a href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59da9c70933aff6b2a6d08c687a6cbb6b765">gpu::xetla::mem_space::global</a></div><div class="ttdeci">@ global</div></div>
<div class="ttc" id="anamespacegpu_1_1xetla_html_a7f225ed816e841c1d31414d872dae59daf5ddaf0ca7929578b408c909429f68f2"><div class="ttname"><a href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59daf5ddaf0ca7929578b408c909429f68f2">gpu::xetla::mem_space::local</a></div><div class="ttdeci">@ local</div></div>
<div class="ttc" id="anamespacegpu_1_1xetla_html_aa5a2713edb27d6fed88a3c61673556f1"><div class="ttname"><a href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1">gpu::xetla::gpu_arch</a></div><div class="ttdeci">gpu_arch</div><div class="ttdef"><b>Definition</b> common.hpp:73</div></div>
<div class="ttc" id="anamespacegpu_1_1xetla_html_aa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130"><div class="ttname"><a href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu::xetla::gpu_arch::Xe</a></div><div class="ttdeci">@ Xe</div></div>
<div class="ttc" id="anamespacegpu_1_1xetla_html_aa8afe1d12e7777419fb6ea09534a0aa7"><div class="ttname"><a href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7">gpu::xetla::msg_type</a></div><div class="ttdeci">msg_type</div><div class="ttdef"><b>Definition</b> common.hpp:78</div></div>
<div class="ttc" id="anamespacegpu_1_1xetla_html_aa8afe1d12e7777419fb6ea09534a0aa7a1fcd9767078d24d0fa3e5cec3234026b"><div class="ttname"><a href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a1fcd9767078d24d0fa3e5cec3234026b">gpu::xetla::msg_type::unaligned_2d</a></div><div class="ttdeci">@ unaligned_2d</div></div>
<div class="ttc" id="anamespacegpu_1_1xetla_html_aa8afe1d12e7777419fb6ea09534a0aa7a482b36a4abeb767ddd4d552020cf2174"><div class="ttname"><a href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a482b36a4abeb767ddd4d552020cf2174">gpu::xetla::msg_type::atomic_add</a></div><div class="ttdeci">@ atomic_add</div></div>
<div class="ttc" id="anamespacegpu_1_1xetla_html_aa8afe1d12e7777419fb6ea09534a0aa7a50894a237d9bcde0a18769af9a768baf"><div class="ttname"><a href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a50894a237d9bcde0a18769af9a768baf">gpu::xetla::msg_type::scatter</a></div><div class="ttdeci">@ scatter</div></div>
<div class="ttc" id="anamespacegpu_1_1xetla_html_aa8afe1d12e7777419fb6ea09534a0aa7a5baf9a1aba8e4b6fa44c20aafacc4233"><div class="ttname"><a href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a5baf9a1aba8e4b6fa44c20aafacc4233">gpu::xetla::msg_type::block_1d</a></div><div class="ttdeci">@ block_1d</div></div>
<div class="ttc" id="anamespacegpu_1_1xetla_html_aa8afe1d12e7777419fb6ea09534a0aa7af359df7632214793e086fdf1885d5db6"><div class="ttname"><a href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7af359df7632214793e086fdf1885d5db6">gpu::xetla::msg_type::block_2d</a></div><div class="ttdeci">@ block_2d</div></div>
<div class="ttc" id="anamespacegpu_1_1xetla_html_acd7865b31b59cd433a5ff11bd6729628a69d8003dc168eaaa90874ead1a8f74b9"><div class="ttname"><a href="namespacegpu_1_1xetla.html#acd7865b31b59cd433a5ff11bd6729628a69d8003dc168eaaa90874ead1a8f74b9">gpu::xetla::tdesc_update_dir::x_dir</a></div><div class="ttdeci">@ x_dir</div></div>
<div class="ttc" id="anamespacegpu_1_1xetla_html_af4a355a1806510c5515fad16f5910561"><div class="ttname"><a href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">gpu::xetla::mem_layout</a></div><div class="ttdeci">mem_layout</div><div class="ttdef"><b>Definition</b> common.hpp:76</div></div>
<div class="ttc" id="anamespacegpu_1_1xetla_html_af4a355a1806510c5515fad16f5910561a55e5bef9f48cf4e944a16a034eac0704"><div class="ttname"><a href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a55e5bef9f48cf4e944a16a034eac0704">gpu::xetla::mem_layout::col_major</a></div><div class="ttdeci">@ col_major</div></div>
<div class="ttc" id="anamespacegpu_1_1xetla_html_af4a355a1806510c5515fad16f5910561a641fabb8e5e7d1d0333e2c9c384f959c"><div class="ttname"><a href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a641fabb8e5e7d1d0333e2c9c384f959c">gpu::xetla::mem_layout::row_major</a></div><div class="ttdeci">@ row_major</div></div>
<div class="ttc" id="aop__function_8hpp_html"><div class="ttname"><a href="op__function_8hpp.html">op_function.hpp</a></div><div class="ttdoc">C++ API.</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1arch__attr__t_html"><div class="ttname"><a href="structgpu_1_1xetla_1_1arch__attr__t.html">gpu::xetla::arch_attr_t</a></div><div class="ttdef"><b>Definition</b> arch_config.hpp:72</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1detail_1_1gcd_html"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1detail_1_1gcd.html">gpu::xetla::subgroup::detail::gcd</a></div><div class="ttdef"><b>Definition</b> common.hpp:80</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5_html_a00550867412a9e01f9c6dbf92486581c"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5.html#a00550867412a9e01f9c6dbf92486581c">gpu::xetla::subgroup::mem_payload_t&lt; mem_desc_t&lt; dtype_, mem_layout::row_major, mem_space::global, alignment_ &gt;, tile_desc_, msg_type::atomic_add, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::base_y</a></div><div class="ttdeci">uint32_t base_y</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:372</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5_html_a02ecff33cafcdb08803f49219f237192"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5.html#a02ecff33cafcdb08803f49219f237192">gpu::xetla::subgroup::mem_payload_t&lt; mem_desc_t&lt; dtype_, mem_layout::row_major, mem_space::global, alignment_ &gt;, tile_desc_, msg_type::atomic_add, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::step_y</a></div><div class="ttdeci">xetla_vector&lt; uint32_t, num_channel &gt; step_y</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:367</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5_html_a0afbd39f243bacdf1fa67f806488b0cf"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5.html#a0afbd39f243bacdf1fa67f806488b0cf">gpu::xetla::subgroup::mem_payload_t&lt; mem_desc_t&lt; dtype_, mem_layout::row_major, mem_space::global, alignment_ &gt;, tile_desc_, msg_type::atomic_add, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::operator=</a></div><div class="ttdeci">this_payload_t &amp; operator=(const this_payload_t &amp;rhs)</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:450</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5_html_a2c805de615db5c48b9a25d0a47c0fefe"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5.html#a2c805de615db5c48b9a25d0a47c0fefe">gpu::xetla::subgroup::mem_payload_t&lt; mem_desc_t&lt; dtype_, mem_layout::row_major, mem_space::global, alignment_ &gt;, tile_desc_, msg_type::atomic_add, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::dtype</a></div><div class="ttdeci">dtype_ dtype</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:327</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5_html_a3663940ef09c95ccb3c95762c4f58c82"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5.html#a3663940ef09c95ccb3c95762c4f58c82">gpu::xetla::subgroup::mem_payload_t&lt; mem_desc_t&lt; dtype_, mem_layout::row_major, mem_space::global, alignment_ &gt;, tile_desc_, msg_type::atomic_add, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::init</a></div><div class="ttdeci">__XETLA_API void init(mem_desc_t &amp;mem_tdesc)</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:422</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5_html_a4668cb27eed028719d855ec3e6529ada"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5.html#a4668cb27eed028719d855ec3e6529ada">gpu::xetla::subgroup::mem_payload_t&lt; mem_desc_t&lt; dtype_, mem_layout::row_major, mem_space::global, alignment_ &gt;, tile_desc_, msg_type::atomic_add, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::mem_payload_t</a></div><div class="ttdeci">mem_payload_t(dtype *p, int surface_width, int surface_height, int surface_pitch, int surface_offset_x, int surface_offset_y)</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:390</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5_html_a55d492581ee8c3626da5d8a1c884ee0c"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5.html#a55d492581ee8c3626da5d8a1c884ee0c">gpu::xetla::subgroup::mem_payload_t&lt; mem_desc_t&lt; dtype_, mem_layout::row_major, mem_space::global, alignment_ &gt;, tile_desc_, msg_type::atomic_add, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::pitch_in_bytes</a></div><div class="ttdeci">uint32_t pitch_in_bytes</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:368</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5_html_a62b37fc04e13de66091706675d45b7c7"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5.html#a62b37fc04e13de66091706675d45b7c7">gpu::xetla::subgroup::mem_payload_t&lt; mem_desc_t&lt; dtype_, mem_layout::row_major, mem_space::global, alignment_ &gt;, tile_desc_, msg_type::atomic_add, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::base_x</a></div><div class="ttdeci">uint32_t base_x</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:371</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5_html_a7282509106724a99082a91e64fb37fd7"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5.html#a7282509106724a99082a91e64fb37fd7">gpu::xetla::subgroup::mem_payload_t&lt; mem_desc_t&lt; dtype_, mem_layout::row_major, mem_space::global, alignment_ &gt;, tile_desc_, msg_type::atomic_add, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::mem_payload_t</a></div><div class="ttdeci">mem_payload_t()=default</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5_html_a77317226ca90b8591ea2dd895f007d06"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5.html#a77317226ca90b8591ea2dd895f007d06">gpu::xetla::subgroup::mem_payload_t&lt; mem_desc_t&lt; dtype_, mem_layout::row_major, mem_space::global, alignment_ &gt;, tile_desc_, msg_type::atomic_add, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::tile_desc</a></div><div class="ttdeci">tile_desc_ tile_desc</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:328</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5_html_a7ab0a3812435269ee236043b106a52e5"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5.html#a7ab0a3812435269ee236043b106a52e5">gpu::xetla::subgroup::mem_payload_t&lt; mem_desc_t&lt; dtype_, mem_layout::row_major, mem_space::global, alignment_ &gt;, tile_desc_, msg_type::atomic_add, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::channel_offset</a></div><div class="ttdeci">xetla_vector&lt; uint32_t, num_channel &gt; channel_offset</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:365</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5_html_aa1827af77402c23634c2989acbf97326"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5.html#aa1827af77402c23634c2989acbf97326">gpu::xetla::subgroup::mem_payload_t&lt; mem_desc_t&lt; dtype_, mem_layout::row_major, mem_space::global, alignment_ &gt;, tile_desc_, msg_type::atomic_add, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::height_in_elems</a></div><div class="ttdeci">uint32_t height_in_elems</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:370</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5_html_aa96e3a7c292ba65b6932e1fb74bb5451"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5.html#aa96e3a7c292ba65b6932e1fb74bb5451">gpu::xetla::subgroup::mem_payload_t&lt; mem_desc_t&lt; dtype_, mem_layout::row_major, mem_space::global, alignment_ &gt;, tile_desc_, msg_type::atomic_add, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::step_x</a></div><div class="ttdeci">xetla_vector&lt; uint32_t, num_channel &gt; step_x</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:366</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5_html_aad49255d942f92896e015d772c059cce"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5.html#aad49255d942f92896e015d772c059cce">gpu::xetla::subgroup::mem_payload_t&lt; mem_desc_t&lt; dtype_, mem_layout::row_major, mem_space::global, alignment_ &gt;, tile_desc_, msg_type::atomic_add, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::mem_desc_t</a></div><div class="ttdeci">mem_desc_t&lt; dtype_, mem_layout::row_major, mem_space::global, alignment_ &gt; mem_desc_t</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:326</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5_html_aae91e9d05f8063f114bb779b768fc7b4"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5.html#aae91e9d05f8063f114bb779b768fc7b4">gpu::xetla::subgroup::mem_payload_t&lt; mem_desc_t&lt; dtype_, mem_layout::row_major, mem_space::global, alignment_ &gt;, tile_desc_, msg_type::atomic_add, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::update_tdesc</a></div><div class="ttdeci">__XETLA_API void update_tdesc(int offset)</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:464</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5_html_ab8d4edfd453e401d305449bbb77b6f39"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5.html#ab8d4edfd453e401d305449bbb77b6f39">gpu::xetla::subgroup::mem_payload_t&lt; mem_desc_t&lt; dtype_, mem_layout::row_major, mem_space::global, alignment_ &gt;, tile_desc_, msg_type::atomic_add, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::base_pointer</a></div><div class="ttdeci">uint64_t base_pointer</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:373</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5_html_ac5245e2ceb861be1dfbb77450f81230a"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5.html#ac5245e2ceb861be1dfbb77450f81230a">gpu::xetla::subgroup::mem_payload_t&lt; mem_desc_t&lt; dtype_, mem_layout::row_major, mem_space::global, alignment_ &gt;, tile_desc_, msg_type::atomic_add, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::init</a></div><div class="ttdeci">__XETLA_API void init(dtype *p, int surface_width, int surface_height, int surface_pitch, int surface_offset_x, int surface_offset_y)</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:406</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5_html_ac9c6f820b67250260db8e2d0a0087844"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5.html#ac9c6f820b67250260db8e2d0a0087844">gpu::xetla::subgroup::mem_payload_t&lt; mem_desc_t&lt; dtype_, mem_layout::row_major, mem_space::global, alignment_ &gt;, tile_desc_, msg_type::atomic_add, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::width_in_elems</a></div><div class="ttdeci">uint32_t width_in_elems</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:369</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5_html_ae74495b96a32e55c0b453938c0fd67a9"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5.html#ae74495b96a32e55c0b453938c0fd67a9">gpu::xetla::subgroup::mem_payload_t&lt; mem_desc_t&lt; dtype_, mem_layout::row_major, mem_space::global, alignment_ &gt;, tile_desc_, msg_type::atomic_add, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::mem_payload_t</a></div><div class="ttdeci">mem_payload_t(const this_payload_t &amp;rhs)</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:437</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5_html_aebc841c54be8babb1dab45e8a90ffe61"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5.html#aebc841c54be8babb1dab45e8a90ffe61">gpu::xetla::subgroup::mem_payload_t&lt; mem_desc_t&lt; dtype_, mem_layout::row_major, mem_space::global, alignment_ &gt;, tile_desc_, msg_type::atomic_add, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::mem_payload_t</a></div><div class="ttdeci">mem_payload_t(mem_desc_t &amp;mem_tdesc)</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:375</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca_html_a1f06a30c40a6065cc0586b7adc2592bf"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#a1f06a30c40a6065cc0586b7adc2592bf">gpu::xetla::subgroup::mem_payload_t&lt; mem_desc_t&lt; dtype_, mem_layout_, mem_space::global, alignment_ &gt;, tile_desc_, msg_type::unaligned_2d, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::pitch_in_bytes</a></div><div class="ttdeci">uint32_t pitch_in_bytes</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:663</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca_html_a205b022e2db310543c9d1f410645dc43"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#a205b022e2db310543c9d1f410645dc43">gpu::xetla::subgroup::mem_payload_t&lt; mem_desc_t&lt; dtype_, mem_layout_, mem_space::global, alignment_ &gt;, tile_desc_, msg_type::unaligned_2d, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::mem_payload_t</a></div><div class="ttdeci">mem_payload_t(dtype *p, int surface_width, int surface_height, int surface_pitch, int surface_offset_x, int surface_offset_y)</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:684</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca_html_a2a7d1ed444418a695fed597476ceb1ee"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#a2a7d1ed444418a695fed597476ceb1ee">gpu::xetla::subgroup::mem_payload_t&lt; mem_desc_t&lt; dtype_, mem_layout_, mem_space::global, alignment_ &gt;, tile_desc_, msg_type::unaligned_2d, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::base_y</a></div><div class="ttdeci">uint32_t base_y</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:658</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca_html_a2c3d1e339e5e12cb4d2b18165742b222"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#a2c3d1e339e5e12cb4d2b18165742b222">gpu::xetla::subgroup::mem_payload_t&lt; mem_desc_t&lt; dtype_, mem_layout_, mem_space::global, alignment_ &gt;, tile_desc_, msg_type::unaligned_2d, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::base_x</a></div><div class="ttdeci">uint32_t base_x</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:657</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca_html_a2e273ae8599710c1faed369dbfa76d10"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#a2e273ae8599710c1faed369dbfa76d10">gpu::xetla::subgroup::mem_payload_t&lt; mem_desc_t&lt; dtype_, mem_layout_, mem_space::global, alignment_ &gt;, tile_desc_, msg_type::unaligned_2d, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::step_y</a></div><div class="ttdeci">xetla_vector&lt; uint32_t, num_channel &gt; step_y</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:654</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca_html_a4866dc307420d7f57bbde2305fabf511"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#a4866dc307420d7f57bbde2305fabf511">gpu::xetla::subgroup::mem_payload_t&lt; mem_desc_t&lt; dtype_, mem_layout_, mem_space::global, alignment_ &gt;, tile_desc_, msg_type::unaligned_2d, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::width_in_elems</a></div><div class="ttdeci">uint32_t width_in_elems</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:659</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca_html_a4b7f86c391a643b75a88bb8c432395ac"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#a4b7f86c391a643b75a88bb8c432395ac">gpu::xetla::subgroup::mem_payload_t&lt; mem_desc_t&lt; dtype_, mem_layout_, mem_space::global, alignment_ &gt;, tile_desc_, msg_type::unaligned_2d, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::mem_payload_t</a></div><div class="ttdeci">mem_payload_t()=default</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca_html_a5f4425f18b3157b1937f838c2dcab855"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#a5f4425f18b3157b1937f838c2dcab855">gpu::xetla::subgroup::mem_payload_t&lt; mem_desc_t&lt; dtype_, mem_layout_, mem_space::global, alignment_ &gt;, tile_desc_, msg_type::unaligned_2d, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::mem_payload_t</a></div><div class="ttdeci">mem_payload_t(const this_payload_t &amp;rhs)</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:743</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca_html_a729438c45503b5e0ba90b6c2583d66ae"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#a729438c45503b5e0ba90b6c2583d66ae">gpu::xetla::subgroup::mem_payload_t&lt; mem_desc_t&lt; dtype_, mem_layout_, mem_space::global, alignment_ &gt;, tile_desc_, msg_type::unaligned_2d, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::operator=</a></div><div class="ttdeci">this_payload_t &amp; operator=(const this_payload_t &amp;rhs)</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:759</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca_html_a7f5dcad32af87a46aca8da4c3602f1d8"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#a7f5dcad32af87a46aca8da4c3602f1d8">gpu::xetla::subgroup::mem_payload_t&lt; mem_desc_t&lt; dtype_, mem_layout_, mem_space::global, alignment_ &gt;, tile_desc_, msg_type::unaligned_2d, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::base_offset</a></div><div class="ttdeci">uint64_t base_offset</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:656</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca_html_a8adf8039cf5481f452e64b43d760a2ea"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#a8adf8039cf5481f452e64b43d760a2ea">gpu::xetla::subgroup::mem_payload_t&lt; mem_desc_t&lt; dtype_, mem_layout_, mem_space::global, alignment_ &gt;, tile_desc_, msg_type::unaligned_2d, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::update_tdesc</a></div><div class="ttdeci">__XETLA_API void update_tdesc(int offset)</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:776</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca_html_a91ccbdd28ae364d320afebce85ae7f1c"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#a91ccbdd28ae364d320afebce85ae7f1c">gpu::xetla::subgroup::mem_payload_t&lt; mem_desc_t&lt; dtype_, mem_layout_, mem_space::global, alignment_ &gt;, tile_desc_, msg_type::unaligned_2d, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::init</a></div><div class="ttdeci">__XETLA_API void init(mem_desc_t &amp;mem_tdesc)</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:704</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca_html_a91fa805001a85b263e45700aa5ea09e3"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#a91fa805001a85b263e45700aa5ea09e3">gpu::xetla::subgroup::mem_payload_t&lt; mem_desc_t&lt; dtype_, mem_layout_, mem_space::global, alignment_ &gt;, tile_desc_, msg_type::unaligned_2d, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::dtype</a></div><div class="ttdeci">dtype_ dtype</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:594</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca_html_ab587a4198b6737ef3784ef191e13a496"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#ab587a4198b6737ef3784ef191e13a496">gpu::xetla::subgroup::mem_payload_t&lt; mem_desc_t&lt; dtype_, mem_layout_, mem_space::global, alignment_ &gt;, tile_desc_, msg_type::unaligned_2d, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::mem_payload_t</a></div><div class="ttdeci">mem_payload_t(mem_desc_t &amp;mem_tdesc)</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:665</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca_html_ab75033e7f839ce30de0e11236df41aae"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#ab75033e7f839ce30de0e11236df41aae">gpu::xetla::subgroup::mem_payload_t&lt; mem_desc_t&lt; dtype_, mem_layout_, mem_space::global, alignment_ &gt;, tile_desc_, msg_type::unaligned_2d, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::base_ptr</a></div><div class="ttdeci">mem_dtype * base_ptr</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:662</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca_html_abc2b75116158c450ac37af4b7c5e1128"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#abc2b75116158c450ac37af4b7c5e1128">gpu::xetla::subgroup::mem_payload_t&lt; mem_desc_t&lt; dtype_, mem_layout_, mem_space::global, alignment_ &gt;, tile_desc_, msg_type::unaligned_2d, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::channel_offset</a></div><div class="ttdeci">xetla_vector&lt; uint32_t, num_channel &gt; channel_offset</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:652</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca_html_abc307b26303d59e47d0d5767b0e5745b"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#abc307b26303d59e47d0d5767b0e5745b">gpu::xetla::subgroup::mem_payload_t&lt; mem_desc_t&lt; dtype_, mem_layout_, mem_space::global, alignment_ &gt;, tile_desc_, msg_type::unaligned_2d, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::height_in_elems</a></div><div class="ttdeci">uint32_t height_in_elems</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:660</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca_html_ac609a942059ef50f98f3780ac5deb614"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#ac609a942059ef50f98f3780ac5deb614">gpu::xetla::subgroup::mem_payload_t&lt; mem_desc_t&lt; dtype_, mem_layout_, mem_space::global, alignment_ &gt;, tile_desc_, msg_type::unaligned_2d, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::step_x</a></div><div class="ttdeci">xetla_vector&lt; uint32_t, num_channel &gt; step_x</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:653</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca_html_adf4b72892bbe31e324c19301aa03d84f"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#adf4b72892bbe31e324c19301aa03d84f">gpu::xetla::subgroup::mem_payload_t&lt; mem_desc_t&lt; dtype_, mem_layout_, mem_space::global, alignment_ &gt;, tile_desc_, msg_type::unaligned_2d, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::mem_dtype</a></div><div class="ttdeci">typename std::conditional&lt;(alignment_in_bytes % sizeof(uint64_t)==0), uint64_t, typename std::conditional&lt;(alignment_in_bytes % sizeof(uint32_t)==0), uint32_t, dtype &gt;::type &gt;::type mem_dtype</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:636</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca_html_af01b486f8e4131463153917e59cb2f68"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#af01b486f8e4131463153917e59cb2f68">gpu::xetla::subgroup::mem_payload_t&lt; mem_desc_t&lt; dtype_, mem_layout_, mem_space::global, alignment_ &gt;, tile_desc_, msg_type::unaligned_2d, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::mem_desc_t</a></div><div class="ttdeci">mem_desc_t&lt; dtype_, mem_layout_, mem_space::global, alignment_ &gt; mem_desc_t</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:596</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca_html_af4e0a5c3ed151b0c336fde66259ad5dc"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#af4e0a5c3ed151b0c336fde66259ad5dc">gpu::xetla::subgroup::mem_payload_t&lt; mem_desc_t&lt; dtype_, mem_layout_, mem_space::global, alignment_ &gt;, tile_desc_, msg_type::unaligned_2d, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::init</a></div><div class="ttdeci">__XETLA_API void init(dtype *p, int surface_width, int surface_height, int surface_pitch, int surface_offset_x, int surface_offset_y)</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:723</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca_html_afe98869b8445c9d479bcc0622170677d"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#afe98869b8445c9d479bcc0622170677d">gpu::xetla::subgroup::mem_payload_t&lt; mem_desc_t&lt; dtype_, mem_layout_, mem_space::global, alignment_ &gt;, tile_desc_, msg_type::unaligned_2d, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::tile_desc</a></div><div class="ttdeci">tile_desc_ tile_desc</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:597</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_555b769d6bcab0991048d115551ad3d6_html_a18495d2cc677f95ce509fb632cfe844d"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_555b769d6bcab0991048d115551ad3d6.html#a18495d2cc677f95ce509fb632cfe844d">gpu::xetla::subgroup::mem_payload_t&lt; mem_desc_t&lt; dtype_, mem_layout_, mem_space::global, alignment_ &gt;, tile_desc_, msg_type::block_2d, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::mem_payload_t</a></div><div class="ttdeci">mem_payload_t()=default</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_555b769d6bcab0991048d115551ad3d6_html_a2fbeffc14ce81db48f0ce99ce6f05697"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_555b769d6bcab0991048d115551ad3d6.html#a2fbeffc14ce81db48f0ce99ce6f05697">gpu::xetla::subgroup::mem_payload_t&lt; mem_desc_t&lt; dtype_, mem_layout_, mem_space::global, alignment_ &gt;, tile_desc_, msg_type::block_2d, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::payloads</a></div><div class="ttdeci">xetla_vector&lt; uint32_t, 16 *num_block &gt; payloads</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:79</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_555b769d6bcab0991048d115551ad3d6_html_a375b4f76ee26303763d6fba0d4029ba2"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_555b769d6bcab0991048d115551ad3d6.html#a375b4f76ee26303763d6fba0d4029ba2">gpu::xetla::subgroup::mem_payload_t&lt; mem_desc_t&lt; dtype_, mem_layout_, mem_space::global, alignment_ &gt;, tile_desc_, msg_type::block_2d, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::tile_desc</a></div><div class="ttdeci">tile_desc_ tile_desc</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:42</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_555b769d6bcab0991048d115551ad3d6_html_a3ce3cb64faafaabd0d03ba1bb754ac4b"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_555b769d6bcab0991048d115551ad3d6.html#a3ce3cb64faafaabd0d03ba1bb754ac4b">gpu::xetla::subgroup::mem_payload_t&lt; mem_desc_t&lt; dtype_, mem_layout_, mem_space::global, alignment_ &gt;, tile_desc_, msg_type::block_2d, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::mem_dtype</a></div><div class="ttdeci">typename std::conditional&lt; mem_dword_transpose, uint32_t, dtype &gt;::type mem_dtype</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:76</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_555b769d6bcab0991048d115551ad3d6_html_a3e26f7176b60fca9e65195258df7c6eb"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_555b769d6bcab0991048d115551ad3d6.html#a3e26f7176b60fca9e65195258df7c6eb">gpu::xetla::subgroup::mem_payload_t&lt; mem_desc_t&lt; dtype_, mem_layout_, mem_space::global, alignment_ &gt;, tile_desc_, msg_type::block_2d, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::mem_desc_t</a></div><div class="ttdeci">mem_desc_t&lt; dtype_, mem_layout_, mem_space::global, alignment_ &gt; mem_desc_t</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:44</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_555b769d6bcab0991048d115551ad3d6_html_a5946cc58a889d85f3fa0afb72e38f50d"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_555b769d6bcab0991048d115551ad3d6.html#a5946cc58a889d85f3fa0afb72e38f50d">gpu::xetla::subgroup::mem_payload_t&lt; mem_desc_t&lt; dtype_, mem_layout_, mem_space::global, alignment_ &gt;, tile_desc_, msg_type::block_2d, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::mem_payload_t</a></div><div class="ttdeci">mem_payload_t(dtype *p, uint32_t surface_width, uint32_t surface_height, uint32_t surface_pitch, int32_t surface_offset_x=0, int32_t surface_offset_y=0)</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:95</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_555b769d6bcab0991048d115551ad3d6_html_a76daec687c27d2c83a5da37d85af4369"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_555b769d6bcab0991048d115551ad3d6.html#a76daec687c27d2c83a5da37d85af4369">gpu::xetla::subgroup::mem_payload_t&lt; mem_desc_t&lt; dtype_, mem_layout_, mem_space::global, alignment_ &gt;, tile_desc_, msg_type::block_2d, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::update_tdesc</a></div><div class="ttdeci">__XETLA_API void update_tdesc(int offset)</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:136</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_555b769d6bcab0991048d115551ad3d6_html_a84b88f0f1047297aee14a8827580e12a"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_555b769d6bcab0991048d115551ad3d6.html#a84b88f0f1047297aee14a8827580e12a">gpu::xetla::subgroup::mem_payload_t&lt; mem_desc_t&lt; dtype_, mem_layout_, mem_space::global, alignment_ &gt;, tile_desc_, msg_type::block_2d, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::mem_payload_t</a></div><div class="ttdeci">mem_payload_t(mem_desc_t &amp;mem_desc)</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:85</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_555b769d6bcab0991048d115551ad3d6_html_a9c6dc504f6f7559fae4a2ab812e9bc97"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_555b769d6bcab0991048d115551ad3d6.html#a9c6dc504f6f7559fae4a2ab812e9bc97">gpu::xetla::subgroup::mem_payload_t&lt; mem_desc_t&lt; dtype_, mem_layout_, mem_space::global, alignment_ &gt;, tile_desc_, msg_type::block_2d, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::mem_payload_t</a></div><div class="ttdeci">mem_payload_t(const this_payload_t &amp;rhs)</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:81</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_555b769d6bcab0991048d115551ad3d6_html_aa7c820758b3c4bc294666be61b4a25b2"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_555b769d6bcab0991048d115551ad3d6.html#aa7c820758b3c4bc294666be61b4a25b2">gpu::xetla::subgroup::mem_payload_t&lt; mem_desc_t&lt; dtype_, mem_layout_, mem_space::global, alignment_ &gt;, tile_desc_, msg_type::block_2d, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::dtype</a></div><div class="ttdeci">dtype_ dtype</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:45</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_555b769d6bcab0991048d115551ad3d6_html_abd0f804bb28cd4dff44928c07c7be5bf"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_555b769d6bcab0991048d115551ad3d6.html#abd0f804bb28cd4dff44928c07c7be5bf">gpu::xetla::subgroup::mem_payload_t&lt; mem_desc_t&lt; dtype_, mem_layout_, mem_space::global, alignment_ &gt;, tile_desc_, msg_type::block_2d, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::init</a></div><div class="ttdeci">__XETLA_API void init(dtype *p, uint32_t surface_width, uint32_t surface_height, uint32_t surface_pitch, int32_t surface_offset_x=0, int32_t surface_offset_y=0)</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:115</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_555b769d6bcab0991048d115551ad3d6_html_ac2a2dec8e9bd602768ed0ad93613703f"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_555b769d6bcab0991048d115551ad3d6.html#ac2a2dec8e9bd602768ed0ad93613703f">gpu::xetla::subgroup::mem_payload_t&lt; mem_desc_t&lt; dtype_, mem_layout_, mem_space::global, alignment_ &gt;, tile_desc_, msg_type::block_2d, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::operator=</a></div><div class="ttdeci">this_payload_t &amp; operator=(const this_payload_t &amp;rhs)</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:130</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_555b769d6bcab0991048d115551ad3d6_html_adcaea8f398980b04b86ddd0b1104e6a4"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_555b769d6bcab0991048d115551ad3d6.html#adcaea8f398980b04b86ddd0b1104e6a4">gpu::xetla::subgroup::mem_payload_t&lt; mem_desc_t&lt; dtype_, mem_layout_, mem_space::global, alignment_ &gt;, tile_desc_, msg_type::block_2d, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::init</a></div><div class="ttdeci">__XETLA_API void init(mem_desc_t &amp;mem_desc)</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:105</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_8e5509e1083bf7bb5ce458cf895db689_html_a03100925eec9575a3476eae38c0def43"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_8e5509e1083bf7bb5ce458cf895db689.html#a03100925eec9575a3476eae38c0def43">gpu::xetla::subgroup::mem_payload_t&lt; mem_desc_t&lt; dtype_, mem_layout::row_major, mem_space::global, alignment_ &gt;, tile_desc_, msg_type::block_1d, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::init</a></div><div class="ttdeci">__XETLA_API void init(mem_desc_t &amp;mem_tdesc)</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:271</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_8e5509e1083bf7bb5ce458cf895db689_html_a052a38b426f48e0019086f1c56630734"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_8e5509e1083bf7bb5ce458cf895db689.html#a052a38b426f48e0019086f1c56630734">gpu::xetla::subgroup::mem_payload_t&lt; mem_desc_t&lt; dtype_, mem_layout::row_major, mem_space::global, alignment_ &gt;, tile_desc_, msg_type::block_1d, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::mem_payload_t</a></div><div class="ttdeci">mem_payload_t()=default</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_8e5509e1083bf7bb5ce458cf895db689_html_a186a32f3266d097997f975bc0061cb93"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_8e5509e1083bf7bb5ce458cf895db689.html#a186a32f3266d097997f975bc0061cb93">gpu::xetla::subgroup::mem_payload_t&lt; mem_desc_t&lt; dtype_, mem_layout::row_major, mem_space::global, alignment_ &gt;, tile_desc_, msg_type::block_1d, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::init</a></div><div class="ttdeci">__XETLA_API void init(dtype *p, int surface_width, int surface_height, int surface_pitch, int surface_offset_x, int surface_offset_y)</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:279</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_8e5509e1083bf7bb5ce458cf895db689_html_a2132fa8a9fb286288bff2aefa9a82df4"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_8e5509e1083bf7bb5ce458cf895db689.html#a2132fa8a9fb286288bff2aefa9a82df4">gpu::xetla::subgroup::mem_payload_t&lt; mem_desc_t&lt; dtype_, mem_layout::row_major, mem_space::global, alignment_ &gt;, tile_desc_, msg_type::block_1d, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::mem_payload_t</a></div><div class="ttdeci">mem_payload_t(dtype *p, int surface_width, int surface_height, int surface_pitch, int surface_offset_x, int surface_offset_y)</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:261</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_8e5509e1083bf7bb5ce458cf895db689_html_a2b25a13b1e06cae022c0546b9deaa9e7"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_8e5509e1083bf7bb5ce458cf895db689.html#a2b25a13b1e06cae022c0546b9deaa9e7">gpu::xetla::subgroup::mem_payload_t&lt; mem_desc_t&lt; dtype_, mem_layout::row_major, mem_space::global, alignment_ &gt;, tile_desc_, msg_type::block_1d, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::tile_desc</a></div><div class="ttdeci">tile_desc_ tile_desc</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:221</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_8e5509e1083bf7bb5ce458cf895db689_html_a3454abeff1aa0bbfca62b9a53fd297c6"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_8e5509e1083bf7bb5ce458cf895db689.html#a3454abeff1aa0bbfca62b9a53fd297c6">gpu::xetla::subgroup::mem_payload_t&lt; mem_desc_t&lt; dtype_, mem_layout::row_major, mem_space::global, alignment_ &gt;, tile_desc_, msg_type::block_1d, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::dtype</a></div><div class="ttdeci">dtype_ dtype</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:220</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_8e5509e1083bf7bb5ce458cf895db689_html_a58d04003527a4fd8713965b4f5458327"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_8e5509e1083bf7bb5ce458cf895db689.html#a58d04003527a4fd8713965b4f5458327">gpu::xetla::subgroup::mem_payload_t&lt; mem_desc_t&lt; dtype_, mem_layout::row_major, mem_space::global, alignment_ &gt;, tile_desc_, msg_type::block_1d, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::mem_dtype</a></div><div class="ttdeci">typename std::conditional&lt;(bytes_per_row % sizeof(uint64_t)==0) &amp;&amp;(alignment_in_bytes % sizeof(uint64_t)==0), uint64_t, typename std::conditional&lt;(bytes_per_row % sizeof(uint32_t)==0), uint32_t, dtype &gt;::type &gt;::type mem_dtype</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:246</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_8e5509e1083bf7bb5ce458cf895db689_html_a7feeade8f41648c3cacbb646cd2932d6"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_8e5509e1083bf7bb5ce458cf895db689.html#a7feeade8f41648c3cacbb646cd2932d6">gpu::xetla::subgroup::mem_payload_t&lt; mem_desc_t&lt; dtype_, mem_layout::row_major, mem_space::global, alignment_ &gt;, tile_desc_, msg_type::block_1d, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::mem_payload_t</a></div><div class="ttdeci">mem_payload_t(const this_payload_t &amp;rhs)</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:289</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_8e5509e1083bf7bb5ce458cf895db689_html_a8fd86667aa120e5dc9ee9bcb6a1ec176"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_8e5509e1083bf7bb5ce458cf895db689.html#a8fd86667aa120e5dc9ee9bcb6a1ec176">gpu::xetla::subgroup::mem_payload_t&lt; mem_desc_t&lt; dtype_, mem_layout::row_major, mem_space::global, alignment_ &gt;, tile_desc_, msg_type::block_1d, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::mem_desc_t</a></div><div class="ttdeci">mem_desc_t&lt; dtype_, mem_layout::row_major, mem_space::global, alignment_ &gt; mem_desc_t</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:219</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_8e5509e1083bf7bb5ce458cf895db689_html_a9f4e57249ac0a345bdb703c078d5c028"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_8e5509e1083bf7bb5ce458cf895db689.html#a9f4e57249ac0a345bdb703c078d5c028">gpu::xetla::subgroup::mem_payload_t&lt; mem_desc_t&lt; dtype_, mem_layout::row_major, mem_space::global, alignment_ &gt;, tile_desc_, msg_type::block_1d, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::update_tdesc</a></div><div class="ttdeci">__XETLA_API void update_tdesc(int offset)</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:304</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_8e5509e1083bf7bb5ce458cf895db689_html_abb30b241dadc78a78690cee71102f6c3"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_8e5509e1083bf7bb5ce458cf895db689.html#abb30b241dadc78a78690cee71102f6c3">gpu::xetla::subgroup::mem_payload_t&lt; mem_desc_t&lt; dtype_, mem_layout::row_major, mem_space::global, alignment_ &gt;, tile_desc_, msg_type::block_1d, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::base_ptr</a></div><div class="ttdeci">mem_dtype * base_ptr</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:250</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_8e5509e1083bf7bb5ce458cf895db689_html_ac0618158c4a3809a559949520d884774"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_8e5509e1083bf7bb5ce458cf895db689.html#ac0618158c4a3809a559949520d884774">gpu::xetla::subgroup::mem_payload_t&lt; mem_desc_t&lt; dtype_, mem_layout::row_major, mem_space::global, alignment_ &gt;, tile_desc_, msg_type::block_1d, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::operator=</a></div><div class="ttdeci">this_payload_t &amp; operator=(const this_payload_t &amp;rhs)</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:296</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_8e5509e1083bf7bb5ce458cf895db689_html_ad77a78730ef88418c9950f0bbfdeefca"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_8e5509e1083bf7bb5ce458cf895db689.html#ad77a78730ef88418c9950f0bbfdeefca">gpu::xetla::subgroup::mem_payload_t&lt; mem_desc_t&lt; dtype_, mem_layout::row_major, mem_space::global, alignment_ &gt;, tile_desc_, msg_type::block_1d, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::mem_payload_t</a></div><div class="ttdeci">mem_payload_t(mem_desc_t &amp;mem_tdesc)</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:253</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_8e5509e1083bf7bb5ce458cf895db689_html_ae7c92de64195689cc811a7a300f8e0a7"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_8e5509e1083bf7bb5ce458cf895db689.html#ae7c92de64195689cc811a7a300f8e0a7">gpu::xetla::subgroup::mem_payload_t&lt; mem_desc_t&lt; dtype_, mem_layout::row_major, mem_space::global, alignment_ &gt;, tile_desc_, msg_type::block_1d, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::base_offset</a></div><div class="ttdeci">uint64_t base_offset</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:249</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_8e5509e1083bf7bb5ce458cf895db689_html_af8a2a670e3959685545a320b41cf4b7d"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_8e5509e1083bf7bb5ce458cf895db689.html#af8a2a670e3959685545a320b41cf4b7d">gpu::xetla::subgroup::mem_payload_t&lt; mem_desc_t&lt; dtype_, mem_layout::row_major, mem_space::global, alignment_ &gt;, tile_desc_, msg_type::block_1d, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::pitch_in_bytes</a></div><div class="ttdeci">uint32_t pitch_in_bytes</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:251</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1_html_a1f1da5beda841df8a1d4ba3c6b96aedb"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1.html#a1f1da5beda841df8a1d4ba3c6b96aedb">gpu::xetla::subgroup::mem_payload_t&lt; mem_desc_t&lt; dtype_, mem_layout::row_major, mem_space::local, alignment_ &gt;, tile_desc_t&lt; tile_size_x_, tile_size_y_, block_size_x_, block_size_y_, reg_layout::vnni_tiled_col_major &gt;, msg_type::scatter, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::store_dtype</a></div><div class="ttdeci">uint32_t store_dtype</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:977</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1_html_a2c7750c0f46775b08826c39031b5e7f8"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1.html#a2c7750c0f46775b08826c39031b5e7f8">gpu::xetla::subgroup::mem_payload_t&lt; mem_desc_t&lt; dtype_, mem_layout::row_major, mem_space::local, alignment_ &gt;, tile_desc_t&lt; tile_size_x_, tile_size_y_, block_size_x_, block_size_y_, reg_layout::vnni_tiled_col_major &gt;, msg_type::scatter, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::init</a></div><div class="ttdeci">__XETLA_API void init(mem_desc_t mem_tdesc)</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:1061</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1_html_a4c58857d654d1d6d2b7a06b2245f6f86"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1.html#a4c58857d654d1d6d2b7a06b2245f6f86">gpu::xetla::subgroup::mem_payload_t&lt; mem_desc_t&lt; dtype_, mem_layout::row_major, mem_space::local, alignment_ &gt;, tile_desc_t&lt; tile_size_x_, tile_size_y_, block_size_x_, block_size_y_, reg_layout::vnni_tiled_col_major &gt;, msg_type::scatter, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::init</a></div><div class="ttdeci">__XETLA_API void init(uint32_t base, int surface_width, int surface_height, int surface_pitch, int surface_offset_x, int surface_offset_y)</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:1043</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1_html_a5be34023e54cca1a779f545335f66d09"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1.html#a5be34023e54cca1a779f545335f66d09">gpu::xetla::subgroup::mem_payload_t&lt; mem_desc_t&lt; dtype_, mem_layout::row_major, mem_space::local, alignment_ &gt;, tile_desc_t&lt; tile_size_x_, tile_size_y_, block_size_x_, block_size_y_, reg_layout::vnni_tiled_col_major &gt;, msg_type::scatter, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::pitch_in_bytes</a></div><div class="ttdeci">uint32_t pitch_in_bytes</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:1000</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1_html_a85f1a3ba6355e12bbb77b75b46c16332"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1.html#a85f1a3ba6355e12bbb77b75b46c16332">gpu::xetla::subgroup::mem_payload_t&lt; mem_desc_t&lt; dtype_, mem_layout::row_major, mem_space::local, alignment_ &gt;, tile_desc_t&lt; tile_size_x_, tile_size_y_, block_size_x_, block_size_y_, reg_layout::vnni_tiled_col_major &gt;, msg_type::scatter, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::mem_payload_t</a></div><div class="ttdeci">mem_payload_t(uint32_t base, int surface_width, int surface_height, int surface_pitch, int surface_offset_x, int surface_offset_y)</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:1025</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1_html_a8734b5d0c64b87994293a6fefd30c8e0"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1.html#a8734b5d0c64b87994293a6fefd30c8e0">gpu::xetla::subgroup::mem_payload_t&lt; mem_desc_t&lt; dtype_, mem_layout::row_major, mem_space::local, alignment_ &gt;, tile_desc_t&lt; tile_size_x_, tile_size_y_, block_size_x_, block_size_y_, reg_layout::vnni_tiled_col_major &gt;, msg_type::scatter, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::wg_width_in_bytes</a></div><div class="ttdeci">uint32_t wg_width_in_bytes</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:1002</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1_html_a88fa3203ad38dabab68565db42e63f4c"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1.html#a88fa3203ad38dabab68565db42e63f4c">gpu::xetla::subgroup::mem_payload_t&lt; mem_desc_t&lt; dtype_, mem_layout::row_major, mem_space::local, alignment_ &gt;, tile_desc_t&lt; tile_size_x_, tile_size_y_, block_size_x_, block_size_y_, reg_layout::vnni_tiled_col_major &gt;, msg_type::scatter, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::operator=</a></div><div class="ttdeci">this_payload_t &amp; operator=(const this_payload_t &amp;rhs)</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:1087</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1_html_a921a5e353712b114c11bde3e2c4b11b7"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1.html#a921a5e353712b114c11bde3e2c4b11b7">gpu::xetla::subgroup::mem_payload_t&lt; mem_desc_t&lt; dtype_, mem_layout::row_major, mem_space::local, alignment_ &gt;, tile_desc_t&lt; tile_size_x_, tile_size_y_, block_size_x_, block_size_y_, reg_layout::vnni_tiled_col_major &gt;, msg_type::scatter, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::address</a></div><div class="ttdeci">xetla_vector&lt; uint32_t, num_channel &gt; address</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:999</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1_html_aa302c762f1d0d7e897ce9155156988fb"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1.html#aa302c762f1d0d7e897ce9155156988fb">gpu::xetla::subgroup::mem_payload_t&lt; mem_desc_t&lt; dtype_, mem_layout::row_major, mem_space::local, alignment_ &gt;, tile_desc_t&lt; tile_size_x_, tile_size_y_, block_size_x_, block_size_y_, reg_layout::vnni_tiled_col_major &gt;, msg_type::scatter, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::update_tdesc</a></div><div class="ttdeci">__XETLA_API void update_tdesc(int offset)</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:1097</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1_html_aa5fb9bb5355c5b7ae063edf2c8e38292"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1.html#aa5fb9bb5355c5b7ae063edf2c8e38292">gpu::xetla::subgroup::mem_payload_t&lt; mem_desc_t&lt; dtype_, mem_layout::row_major, mem_space::local, alignment_ &gt;, tile_desc_t&lt; tile_size_x_, tile_size_y_, block_size_x_, block_size_y_, reg_layout::vnni_tiled_col_major &gt;, msg_type::scatter, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::mem_payload_t</a></div><div class="ttdeci">mem_payload_t(const this_payload_t &amp;rhs)</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:1078</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1_html_ab04fe7060352d260e27d7f0a260c5a83"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1.html#ab04fe7060352d260e27d7f0a260c5a83">gpu::xetla::subgroup::mem_payload_t&lt; mem_desc_t&lt; dtype_, mem_layout::row_major, mem_space::local, alignment_ &gt;, tile_desc_t&lt; tile_size_x_, tile_size_y_, block_size_x_, block_size_y_, reg_layout::vnni_tiled_col_major &gt;, msg_type::scatter, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::cyclic_count</a></div><div class="ttdeci">uint32_t cyclic_count</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:1001</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1_html_ab8d352dec6c4447a44becaa46f208ce0"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1.html#ab8d352dec6c4447a44becaa46f208ce0">gpu::xetla::subgroup::mem_payload_t&lt; mem_desc_t&lt; dtype_, mem_layout::row_major, mem_space::local, alignment_ &gt;, tile_desc_t&lt; tile_size_x_, tile_size_y_, block_size_x_, block_size_y_, reg_layout::vnni_tiled_col_major &gt;, msg_type::scatter, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::mem_desc_t</a></div><div class="ttdeci">mem_desc_t&lt; dtype_, mem_layout::row_major, mem_space::local, alignment_ &gt; mem_desc_t</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:953</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1_html_ad90faf3685f59784fb7968e4407f53e4"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1.html#ad90faf3685f59784fb7968e4407f53e4">gpu::xetla::subgroup::mem_payload_t&lt; mem_desc_t&lt; dtype_, mem_layout::row_major, mem_space::local, alignment_ &gt;, tile_desc_t&lt; tile_size_x_, tile_size_y_, block_size_x_, block_size_y_, reg_layout::vnni_tiled_col_major &gt;, msg_type::scatter, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::dtype</a></div><div class="ttdeci">dtype_ dtype</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:954</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1_html_ad96a98d422ae1547d3a80552d41b577a"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1.html#ad96a98d422ae1547d3a80552d41b577a">gpu::xetla::subgroup::mem_payload_t&lt; mem_desc_t&lt; dtype_, mem_layout::row_major, mem_space::local, alignment_ &gt;, tile_desc_t&lt; tile_size_x_, tile_size_y_, block_size_x_, block_size_y_, reg_layout::vnni_tiled_col_major &gt;, msg_type::scatter, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::wg_height_in_elems</a></div><div class="ttdeci">uint32_t wg_height_in_elems</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:1003</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1_html_af6837aabb0a2bc6606398cd0278433f7"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1.html#af6837aabb0a2bc6606398cd0278433f7">gpu::xetla::subgroup::mem_payload_t&lt; mem_desc_t&lt; dtype_, mem_layout::row_major, mem_space::local, alignment_ &gt;, tile_desc_t&lt; tile_size_x_, tile_size_y_, block_size_x_, block_size_y_, reg_layout::vnni_tiled_col_major &gt;, msg_type::scatter, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::mem_payload_t</a></div><div class="ttdeci">mem_payload_t(mem_desc_t mem_tdesc)</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:1008</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1_html_afb6c11c7952a839031a23ba8ebb27614"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1.html#afb6c11c7952a839031a23ba8ebb27614">gpu::xetla::subgroup::mem_payload_t&lt; mem_desc_t&lt; dtype_, mem_layout::row_major, mem_space::local, alignment_ &gt;, tile_desc_t&lt; tile_size_x_, tile_size_y_, block_size_x_, block_size_y_, reg_layout::vnni_tiled_col_major &gt;, msg_type::scatter, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::mem_payload_t</a></div><div class="ttdeci">mem_payload_t()=default</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_ef5d8952346d1744727490c95707cd35_html_a1eb18f518ac75f3d3d12e04b22f8754b"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_ef5d8952346d1744727490c95707cd35.html#a1eb18f518ac75f3d3d12e04b22f8754b">gpu::xetla::subgroup::mem_payload_t&lt; mem_desc_t&lt; dtype_, mem_layout::row_major, mem_space::local, alignment_ &gt;, tile_desc_, msg_type::scatter, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::mem_payload_t</a></div><div class="ttdeci">mem_payload_t(uint32_t base, int surface_width, int surface_height, int surface_pitch, int surface_offset_x, int surface_offset_y)</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:863</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_ef5d8952346d1744727490c95707cd35_html_a28c5e5a06a242df081928ce7163de63b"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_ef5d8952346d1744727490c95707cd35.html#a28c5e5a06a242df081928ce7163de63b">gpu::xetla::subgroup::mem_payload_t&lt; mem_desc_t&lt; dtype_, mem_layout::row_major, mem_space::local, alignment_ &gt;, tile_desc_, msg_type::scatter, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::mem_dtype</a></div><div class="ttdeci">typename std::conditional&lt;(block_bytes %(16 *sizeof(uint64_t))==0), uint64_t, typename std::conditional&lt;(block_bytes %(16 *sizeof(uint32_t))==0), uint32_t, dtype &gt;::type &gt;::type mem_dtype</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:830</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_ef5d8952346d1744727490c95707cd35_html_a3c383942b1594ec73f22076bbf49db56"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_ef5d8952346d1744727490c95707cd35.html#a3c383942b1594ec73f22076bbf49db56">gpu::xetla::subgroup::mem_payload_t&lt; mem_desc_t&lt; dtype_, mem_layout::row_major, mem_space::local, alignment_ &gt;, tile_desc_, msg_type::scatter, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::init</a></div><div class="ttdeci">__XETLA_API void init(mem_desc_t &amp;mem_tdesc)</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:895</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_ef5d8952346d1744727490c95707cd35_html_a3c4ca213b65a9373adb70a60e052925c"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_ef5d8952346d1744727490c95707cd35.html#a3c4ca213b65a9373adb70a60e052925c">gpu::xetla::subgroup::mem_payload_t&lt; mem_desc_t&lt; dtype_, mem_layout::row_major, mem_space::local, alignment_ &gt;, tile_desc_, msg_type::scatter, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::init</a></div><div class="ttdeci">__XETLA_API void init(uint32_t base, int surface_width, int surface_height, int surface_pitch, int surface_offset_x, int surface_offset_y)</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:879</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_ef5d8952346d1744727490c95707cd35_html_a66fe2d991f01277e7548dbcf22dc3a81"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_ef5d8952346d1744727490c95707cd35.html#a66fe2d991f01277e7548dbcf22dc3a81">gpu::xetla::subgroup::mem_payload_t&lt; mem_desc_t&lt; dtype_, mem_layout::row_major, mem_space::local, alignment_ &gt;, tile_desc_, msg_type::scatter, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::pitch_in_bytes</a></div><div class="ttdeci">uint32_t pitch_in_bytes</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:843</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_ef5d8952346d1744727490c95707cd35_html_a70222510563bb5989cd076d1eda53a42"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_ef5d8952346d1744727490c95707cd35.html#a70222510563bb5989cd076d1eda53a42">gpu::xetla::subgroup::mem_payload_t&lt; mem_desc_t&lt; dtype_, mem_layout::row_major, mem_space::local, alignment_ &gt;, tile_desc_, msg_type::scatter, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::mem_payload_t</a></div><div class="ttdeci">mem_payload_t(mem_desc_t &amp;mem_tdesc)</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:847</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_ef5d8952346d1744727490c95707cd35_html_a7cb93b8824560601bfa83ce37c4e8157"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_ef5d8952346d1744727490c95707cd35.html#a7cb93b8824560601bfa83ce37c4e8157">gpu::xetla::subgroup::mem_payload_t&lt; mem_desc_t&lt; dtype_, mem_layout::row_major, mem_space::local, alignment_ &gt;, tile_desc_, msg_type::scatter, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::mem_payload_t</a></div><div class="ttdeci">mem_payload_t(const this_payload_t &amp;rhs)</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:911</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_ef5d8952346d1744727490c95707cd35_html_a8b3f84a37d037651233b92cdb6c55101"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_ef5d8952346d1744727490c95707cd35.html#a8b3f84a37d037651233b92cdb6c55101">gpu::xetla::subgroup::mem_payload_t&lt; mem_desc_t&lt; dtype_, mem_layout::row_major, mem_space::local, alignment_ &gt;, tile_desc_, msg_type::scatter, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::update_tdesc</a></div><div class="ttdeci">__XETLA_API void update_tdesc(int offset)</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:928</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_ef5d8952346d1744727490c95707cd35_html_a8ec3b5a2ed58d68b3601fac3842e1da7"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_ef5d8952346d1744727490c95707cd35.html#a8ec3b5a2ed58d68b3601fac3842e1da7">gpu::xetla::subgroup::mem_payload_t&lt; mem_desc_t&lt; dtype_, mem_layout::row_major, mem_space::local, alignment_ &gt;, tile_desc_, msg_type::scatter, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::wg_width_in_bytes</a></div><div class="ttdeci">uint32_t wg_width_in_bytes</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:844</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_ef5d8952346d1744727490c95707cd35_html_a9e3ab0fb85ed82047fe5d7e2d716ad5c"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_ef5d8952346d1744727490c95707cd35.html#a9e3ab0fb85ed82047fe5d7e2d716ad5c">gpu::xetla::subgroup::mem_payload_t&lt; mem_desc_t&lt; dtype_, mem_layout::row_major, mem_space::local, alignment_ &gt;, tile_desc_, msg_type::scatter, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::operator=</a></div><div class="ttdeci">this_payload_t &amp; operator=(const this_payload_t &amp;rhs)</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:919</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_ef5d8952346d1744727490c95707cd35_html_aa737f6e5e1ad22e352f309b62169a024"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_ef5d8952346d1744727490c95707cd35.html#aa737f6e5e1ad22e352f309b62169a024">gpu::xetla::subgroup::mem_payload_t&lt; mem_desc_t&lt; dtype_, mem_layout::row_major, mem_space::local, alignment_ &gt;, tile_desc_, msg_type::scatter, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::address</a></div><div class="ttdeci">xetla_vector&lt; uint32_t, num_channel &gt; address</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:842</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_ef5d8952346d1744727490c95707cd35_html_ab965d0443e976a4e409574b000414743"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_ef5d8952346d1744727490c95707cd35.html#ab965d0443e976a4e409574b000414743">gpu::xetla::subgroup::mem_payload_t&lt; mem_desc_t&lt; dtype_, mem_layout::row_major, mem_space::local, alignment_ &gt;, tile_desc_, msg_type::scatter, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::mem_desc_t</a></div><div class="ttdeci">mem_desc_t&lt; dtype_, mem_layout::row_major, mem_space::local, alignment_ &gt; mem_desc_t</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:799</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_ef5d8952346d1744727490c95707cd35_html_abb16214c661cf0a34c394bd1579160a4"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_ef5d8952346d1744727490c95707cd35.html#abb16214c661cf0a34c394bd1579160a4">gpu::xetla::subgroup::mem_payload_t&lt; mem_desc_t&lt; dtype_, mem_layout::row_major, mem_space::local, alignment_ &gt;, tile_desc_, msg_type::scatter, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::mem_payload_t</a></div><div class="ttdeci">mem_payload_t()=default</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_ef5d8952346d1744727490c95707cd35_html_acc32d06bd99e2abe4c9de1993bf87f64"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_ef5d8952346d1744727490c95707cd35.html#acc32d06bd99e2abe4c9de1993bf87f64">gpu::xetla::subgroup::mem_payload_t&lt; mem_desc_t&lt; dtype_, mem_layout::row_major, mem_space::local, alignment_ &gt;, tile_desc_, msg_type::scatter, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::tile_desc</a></div><div class="ttdeci">tile_desc_ tile_desc</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:801</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_ef5d8952346d1744727490c95707cd35_html_adbdbd91160b2c91e4caf6afec24623ce"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_ef5d8952346d1744727490c95707cd35.html#adbdbd91160b2c91e4caf6afec24623ce">gpu::xetla::subgroup::mem_payload_t&lt; mem_desc_t&lt; dtype_, mem_layout::row_major, mem_space::local, alignment_ &gt;, tile_desc_, msg_type::scatter, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::dtype</a></div><div class="ttdeci">dtype_ dtype</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:800</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_ef5d8952346d1744727490c95707cd35_html_ae384185632d000206ad457d5b584f3f1"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_ef5d8952346d1744727490c95707cd35.html#ae384185632d000206ad457d5b584f3f1">gpu::xetla::subgroup::mem_payload_t&lt; mem_desc_t&lt; dtype_, mem_layout::row_major, mem_space::local, alignment_ &gt;, tile_desc_, msg_type::scatter, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::wg_height_in_elems</a></div><div class="ttdeci">uint32_t wg_height_in_elems</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:845</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_f13f14abd83ef2944d3ec6e74777e30b_html_a133df08ea9615192775b86f6df4c3f7e"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_f13f14abd83ef2944d3ec6e74777e30b.html#a133df08ea9615192775b86f6df4c3f7e">gpu::xetla::subgroup::mem_payload_t&lt; mem_desc_t&lt; dtype_, mem_layout::row_major, mem_space::local, alignment_ &gt;, tile_desc_, msg_type::block_1d, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::mem_desc_t</a></div><div class="ttdeci">mem_desc_t&lt; dtype_, mem_layout::row_major, mem_space::local, alignment_ &gt; mem_desc_t</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:487</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_f13f14abd83ef2944d3ec6e74777e30b_html_a28a6d49780ec2f63390f88474b528dee"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_f13f14abd83ef2944d3ec6e74777e30b.html#a28a6d49780ec2f63390f88474b528dee">gpu::xetla::subgroup::mem_payload_t&lt; mem_desc_t&lt; dtype_, mem_layout::row_major, mem_space::local, alignment_ &gt;, tile_desc_, msg_type::block_1d, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::update_tdesc</a></div><div class="ttdeci">__XETLA_API void update_tdesc(int offset)</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:570</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_f13f14abd83ef2944d3ec6e74777e30b_html_a469b506e27dfc701469b18391c479b73"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_f13f14abd83ef2944d3ec6e74777e30b.html#a469b506e27dfc701469b18391c479b73">gpu::xetla::subgroup::mem_payload_t&lt; mem_desc_t&lt; dtype_, mem_layout::row_major, mem_space::local, alignment_ &gt;, tile_desc_, msg_type::block_1d, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::dtype</a></div><div class="ttdeci">dtype_ dtype</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:488</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_f13f14abd83ef2944d3ec6e74777e30b_html_a4afa30af23527a5d66f7623f6316e229"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_f13f14abd83ef2944d3ec6e74777e30b.html#a4afa30af23527a5d66f7623f6316e229">gpu::xetla::subgroup::mem_payload_t&lt; mem_desc_t&lt; dtype_, mem_layout::row_major, mem_space::local, alignment_ &gt;, tile_desc_, msg_type::block_1d, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::mem_payload_t</a></div><div class="ttdeci">mem_payload_t(mem_desc_t &amp;mem_tdesc)</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:524</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_f13f14abd83ef2944d3ec6e74777e30b_html_a546ccc1d6c205a12ed0d5da58afd1d24"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_f13f14abd83ef2944d3ec6e74777e30b.html#a546ccc1d6c205a12ed0d5da58afd1d24">gpu::xetla::subgroup::mem_payload_t&lt; mem_desc_t&lt; dtype_, mem_layout::row_major, mem_space::local, alignment_ &gt;, tile_desc_, msg_type::block_1d, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::pitch_in_bytes</a></div><div class="ttdeci">uint32_t pitch_in_bytes</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:522</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_f13f14abd83ef2944d3ec6e74777e30b_html_a5e6b4d78814d07c86474df93d5a3ea23"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_f13f14abd83ef2944d3ec6e74777e30b.html#a5e6b4d78814d07c86474df93d5a3ea23">gpu::xetla::subgroup::mem_payload_t&lt; mem_desc_t&lt; dtype_, mem_layout::row_major, mem_space::local, alignment_ &gt;, tile_desc_, msg_type::block_1d, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::mem_dtype</a></div><div class="ttdeci">typename std::conditional&lt;(bytes_per_row % sizeof(uint64_t)==0) &amp;&amp;(alignment_in_bytes % sizeof(uint64_t)==0), uint64_t, typename std::conditional&lt;(bytes_per_row % sizeof(uint32_t)==0), uint32_t, dtype &gt;::type &gt;::type mem_dtype</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:518</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_f13f14abd83ef2944d3ec6e74777e30b_html_a8608f76849a676fa2601028279835590"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_f13f14abd83ef2944d3ec6e74777e30b.html#a8608f76849a676fa2601028279835590">gpu::xetla::subgroup::mem_payload_t&lt; mem_desc_t&lt; dtype_, mem_layout::row_major, mem_space::local, alignment_ &gt;, tile_desc_, msg_type::block_1d, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::operator=</a></div><div class="ttdeci">this_payload_t &amp; operator=(const this_payload_t &amp;rhs)</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:563</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_f13f14abd83ef2944d3ec6e74777e30b_html_a901f19b8bf12c5f22a349ad6b3a96ea6"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_f13f14abd83ef2944d3ec6e74777e30b.html#a901f19b8bf12c5f22a349ad6b3a96ea6">gpu::xetla::subgroup::mem_payload_t&lt; mem_desc_t&lt; dtype_, mem_layout::row_major, mem_space::local, alignment_ &gt;, tile_desc_, msg_type::block_1d, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::init</a></div><div class="ttdeci">__XETLA_API void init(mem_desc_t &amp;mem_tdesc)</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:540</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_f13f14abd83ef2944d3ec6e74777e30b_html_a9067b7b80aa804c68dc97e4deaf131ec"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_f13f14abd83ef2944d3ec6e74777e30b.html#a9067b7b80aa804c68dc97e4deaf131ec">gpu::xetla::subgroup::mem_payload_t&lt; mem_desc_t&lt; dtype_, mem_layout::row_major, mem_space::local, alignment_ &gt;, tile_desc_, msg_type::block_1d, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::mem_payload_t</a></div><div class="ttdeci">mem_payload_t()=default</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_f13f14abd83ef2944d3ec6e74777e30b_html_a9b203f5e2f4827712e6dd7af74c2375f"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_f13f14abd83ef2944d3ec6e74777e30b.html#a9b203f5e2f4827712e6dd7af74c2375f">gpu::xetla::subgroup::mem_payload_t&lt; mem_desc_t&lt; dtype_, mem_layout::row_major, mem_space::local, alignment_ &gt;, tile_desc_, msg_type::block_1d, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::init</a></div><div class="ttdeci">__XETLA_API void init(uint32_t base, int surface_width, int surface_height, int surface_pitch, int surface_offset_x, int surface_offset_y)</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:548</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_f13f14abd83ef2944d3ec6e74777e30b_html_aa1a0bb0882bb640fe32fbb97e8cf690a"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_f13f14abd83ef2944d3ec6e74777e30b.html#aa1a0bb0882bb640fe32fbb97e8cf690a">gpu::xetla::subgroup::mem_payload_t&lt; mem_desc_t&lt; dtype_, mem_layout::row_major, mem_space::local, alignment_ &gt;, tile_desc_, msg_type::block_1d, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::address</a></div><div class="ttdeci">uint32_t address</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:521</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_f13f14abd83ef2944d3ec6e74777e30b_html_aa5b6b38325cba0f30c470c5e7f374ab0"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_f13f14abd83ef2944d3ec6e74777e30b.html#aa5b6b38325cba0f30c470c5e7f374ab0">gpu::xetla::subgroup::mem_payload_t&lt; mem_desc_t&lt; dtype_, mem_layout::row_major, mem_space::local, alignment_ &gt;, tile_desc_, msg_type::block_1d, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::mem_payload_t</a></div><div class="ttdeci">mem_payload_t(uint32_t base, int surface_width, int surface_height, int surface_pitch, int surface_offset_x, int surface_offset_y)</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:531</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_f13f14abd83ef2944d3ec6e74777e30b_html_abca0e663e91d6c9193ae02134f9279e6"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_f13f14abd83ef2944d3ec6e74777e30b.html#abca0e663e91d6c9193ae02134f9279e6">gpu::xetla::subgroup::mem_payload_t&lt; mem_desc_t&lt; dtype_, mem_layout::row_major, mem_space::local, alignment_ &gt;, tile_desc_, msg_type::block_1d, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::mem_payload_t</a></div><div class="ttdeci">mem_payload_t(const this_payload_t &amp;rhs)</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:557</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_f13f14abd83ef2944d3ec6e74777e30b_html_afedb96630dd4d0e3e2bb595a079f3634"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_f13f14abd83ef2944d3ec6e74777e30b.html#afedb96630dd4d0e3e2bb595a079f3634">gpu::xetla::subgroup::mem_payload_t&lt; mem_desc_t&lt; dtype_, mem_layout::row_major, mem_space::local, alignment_ &gt;, tile_desc_, msg_type::block_1d, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::tile_desc</a></div><div class="ttdeci">tile_desc_ tile_desc</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:489</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_html"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">gpu::xetla::subgroup::mem_payload_t</a></div><div class="ttdoc">Is to illustrate the memory information.</div><div class="ttdef"><b>Definition</b> api.hpp:44</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__la11cfab76b92b05855cdde1d776b7e79a_html_a403c6452432c5d7298cabdf70c038b6b"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__la11cfab76b92b05855cdde1d776b7e79a.html#a403c6452432c5d7298cabdf70c038b6b">gpu::xetla::subgroup::prefetch_payload_t&lt; mem_desc_t&lt; dtype_, mem_layout_, mem_space::local, alignment_ &gt;, tile_desc_, num_coop_sg_, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::prefetch_payload_t</a></div><div class="ttdeci">prefetch_payload_t(dtype *p, int surface_width, int surface_height, int surface_pitch, int surface_offset_x, int surface_offset_y, uint32_t coop_id=0)</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:1394</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__la11cfab76b92b05855cdde1d776b7e79a_html_a4147d604c696679b407900f5d9d6aa33"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__la11cfab76b92b05855cdde1d776b7e79a.html#a4147d604c696679b407900f5d9d6aa33">gpu::xetla::subgroup::prefetch_payload_t&lt; mem_desc_t&lt; dtype_, mem_layout_, mem_space::local, alignment_ &gt;, tile_desc_, num_coop_sg_, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::tile_desc</a></div><div class="ttdeci">tile_desc_ tile_desc</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:1386</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__la11cfab76b92b05855cdde1d776b7e79a_html_a7842556efb0e6558384eaea3c169d734"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__la11cfab76b92b05855cdde1d776b7e79a.html#a7842556efb0e6558384eaea3c169d734">gpu::xetla::subgroup::prefetch_payload_t&lt; mem_desc_t&lt; dtype_, mem_layout_, mem_space::local, alignment_ &gt;, tile_desc_, num_coop_sg_, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::dtype</a></div><div class="ttdeci">dtype_ dtype</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:1383</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__la11cfab76b92b05855cdde1d776b7e79a_html_a9934f0198df440d435c0ee6f6776ee8a"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__la11cfab76b92b05855cdde1d776b7e79a.html#a9934f0198df440d435c0ee6f6776ee8a">gpu::xetla::subgroup::prefetch_payload_t&lt; mem_desc_t&lt; dtype_, mem_layout_, mem_space::local, alignment_ &gt;, tile_desc_, num_coop_sg_, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::mem_desc_t</a></div><div class="ttdeci">mem_desc_t&lt; dtype_, mem_layout_, mem_space::local, alignment_ &gt; mem_desc_t</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:1385</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__la11cfab76b92b05855cdde1d776b7e79a_html_aeff0a645a86920acdbfb1ad5c27e154d"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__la11cfab76b92b05855cdde1d776b7e79a.html#aeff0a645a86920acdbfb1ad5c27e154d">gpu::xetla::subgroup::prefetch_payload_t&lt; mem_desc_t&lt; dtype_, mem_layout_, mem_space::local, alignment_ &gt;, tile_desc_, num_coop_sg_, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::prefetch_payload_t</a></div><div class="ttdeci">prefetch_payload_t(mem_desc_t &amp;mem_desc, uint32_t coop_id=0)</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:1391</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__la11cfab76b92b05855cdde1d776b7e79a_html_af3499bdaf54d165e456e9ae97f2f2045"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__la11cfab76b92b05855cdde1d776b7e79a.html#af3499bdaf54d165e456e9ae97f2f2045">gpu::xetla::subgroup::prefetch_payload_t&lt; mem_desc_t&lt; dtype_, mem_layout_, mem_space::local, alignment_ &gt;, tile_desc_, num_coop_sg_, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::update_tdesc</a></div><div class="ttdeci">__XETLA_API void update_tdesc(int offset)</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:1403</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__ladf4107a7b7db75a587faeb03466c2a6d_html_a33d2af8a78d7ba3bb06f172ce8be859e"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__ladf4107a7b7db75a587faeb03466c2a6d.html#a33d2af8a78d7ba3bb06f172ce8be859e">gpu::xetla::subgroup::prefetch_payload_t&lt; mem_desc_t&lt; dtype_, mem_layout_, mem_space::global, alignment_ &gt;, tile_desc_t&lt; tile_size_x_, tile_size_y_, block_size_x_, block_size_y_, reg_layout_ &gt;, num_coop_sg_, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::update_tdesc</a></div><div class="ttdeci">__XETLA_API void update_tdesc(int offset)</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:1214</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__ladf4107a7b7db75a587faeb03466c2a6d_html_a3d3720ff51a5e89eb9b6dd60c4b97d02"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__ladf4107a7b7db75a587faeb03466c2a6d.html#a3d3720ff51a5e89eb9b6dd60c4b97d02">gpu::xetla::subgroup::prefetch_payload_t&lt; mem_desc_t&lt; dtype_, mem_layout_, mem_space::global, alignment_ &gt;, tile_desc_t&lt; tile_size_x_, tile_size_y_, block_size_x_, block_size_y_, reg_layout_ &gt;, num_coop_sg_, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::tdesc_prefetch</a></div><div class="ttdeci">xetla_vector&lt; uint32_t, num_tdesc *16 &gt; tdesc_prefetch</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:1173</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__ladf4107a7b7db75a587faeb03466c2a6d_html_a4a0e30b6e98323204689766382f17de9"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__ladf4107a7b7db75a587faeb03466c2a6d.html#a4a0e30b6e98323204689766382f17de9">gpu::xetla::subgroup::prefetch_payload_t&lt; mem_desc_t&lt; dtype_, mem_layout_, mem_space::global, alignment_ &gt;, tile_desc_t&lt; tile_size_x_, tile_size_y_, block_size_x_, block_size_y_, reg_layout_ &gt;, num_coop_sg_, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::prefetch_payload_t</a></div><div class="ttdeci">prefetch_payload_t()=default</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__ladf4107a7b7db75a587faeb03466c2a6d_html_a9ab08bd3d3bccd96870f99c07eb5536f"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__ladf4107a7b7db75a587faeb03466c2a6d.html#a9ab08bd3d3bccd96870f99c07eb5536f">gpu::xetla::subgroup::prefetch_payload_t&lt; mem_desc_t&lt; dtype_, mem_layout_, mem_space::global, alignment_ &gt;, tile_desc_t&lt; tile_size_x_, tile_size_y_, block_size_x_, block_size_y_, reg_layout_ &gt;, num_coop_sg_, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::dtype</a></div><div class="ttdeci">dtype_ dtype</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:1122</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__ladf4107a7b7db75a587faeb03466c2a6d_html_ab5aaa9688cefe72f033bdf4f56b0df96"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__ladf4107a7b7db75a587faeb03466c2a6d.html#ab5aaa9688cefe72f033bdf4f56b0df96">gpu::xetla::subgroup::prefetch_payload_t&lt; mem_desc_t&lt; dtype_, mem_layout_, mem_space::global, alignment_ &gt;, tile_desc_t&lt; tile_size_x_, tile_size_y_, block_size_x_, block_size_y_, reg_layout_ &gt;, num_coop_sg_, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::prefetch_payload_t</a></div><div class="ttdeci">prefetch_payload_t(mem_desc_t &amp;mem_desc, uint32_t coop_id=0)</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:1186</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__ladf4107a7b7db75a587faeb03466c2a6d_html_ad765e57fdc2980bec9c34931daa45473"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__ladf4107a7b7db75a587faeb03466c2a6d.html#ad765e57fdc2980bec9c34931daa45473">gpu::xetla::subgroup::prefetch_payload_t&lt; mem_desc_t&lt; dtype_, mem_layout_, mem_space::global, alignment_ &gt;, tile_desc_t&lt; tile_size_x_, tile_size_y_, block_size_x_, block_size_y_, reg_layout_ &gt;, num_coop_sg_, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::mem_desc_t</a></div><div class="ttdeci">mem_desc_t&lt; dtype_, mem_layout_, mem_space::global, alignment_ &gt; mem_desc_t</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:1124</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__ladf4107a7b7db75a587faeb03466c2a6d_html_adccc2ea0144fba9d05b4011966cff633"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__ladf4107a7b7db75a587faeb03466c2a6d.html#adccc2ea0144fba9d05b4011966cff633">gpu::xetla::subgroup::prefetch_payload_t&lt; mem_desc_t&lt; dtype_, mem_layout_, mem_space::global, alignment_ &gt;, tile_desc_t&lt; tile_size_x_, tile_size_y_, block_size_x_, block_size_y_, reg_layout_ &gt;, num_coop_sg_, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::operator=</a></div><div class="ttdeci">this_payload_t &amp; operator=(const this_payload_t &amp;rhs)</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:1181</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__ladf4107a7b7db75a587faeb03466c2a6d_html_af54cc0539883e7bd5cd2f8b29f60c0ca"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__ladf4107a7b7db75a587faeb03466c2a6d.html#af54cc0539883e7bd5cd2f8b29f60c0ca">gpu::xetla::subgroup::prefetch_payload_t&lt; mem_desc_t&lt; dtype_, mem_layout_, mem_space::global, alignment_ &gt;, tile_desc_t&lt; tile_size_x_, tile_size_y_, block_size_x_, block_size_y_, reg_layout_ &gt;, num_coop_sg_, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::prefetch_payload_t</a></div><div class="ttdeci">prefetch_payload_t(const this_payload_t &amp;rhs)</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:1175</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__ladf4107a7b7db75a587faeb03466c2a6d_html_af9b7383abf050cf6a8863ac1c3d48d26"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__ladf4107a7b7db75a587faeb03466c2a6d.html#af9b7383abf050cf6a8863ac1c3d48d26">gpu::xetla::subgroup::prefetch_payload_t&lt; mem_desc_t&lt; dtype_, mem_layout_, mem_space::global, alignment_ &gt;, tile_desc_t&lt; tile_size_x_, tile_size_y_, block_size_x_, block_size_y_, reg_layout_ &gt;, num_coop_sg_, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::prefetch_payload_t</a></div><div class="ttdeci">prefetch_payload_t(dtype *p, int surface_width, int surface_height, int surface_pitch, int surface_offset_x, int surface_offset_y, uint32_t coop_id=0)</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:1197</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__lae337799c34b99642f15ea06fc0803abc_html_a27a116f4631fcc5688a3531ebb5cabdc"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__lae337799c34b99642f15ea06fc0803abc.html#a27a116f4631fcc5688a3531ebb5cabdc">gpu::xetla::subgroup::prefetch_payload_t&lt; mem_desc_t&lt; dtype_, mem_layout_, mem_space::global, alignment_ &gt;, tile_desc_t&lt; tile_size_x_, 1, block_size_x_, 1, reg_layout_ &gt;, num_coop_sg_, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::pitch_in_bytes</a></div><div class="ttdeci">uint32_t pitch_in_bytes</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:1323</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__lae337799c34b99642f15ea06fc0803abc_html_a3f8d5aae84d836d6e3ef47a4f1687553"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__lae337799c34b99642f15ea06fc0803abc.html#a3f8d5aae84d836d6e3ef47a4f1687553">gpu::xetla::subgroup::prefetch_payload_t&lt; mem_desc_t&lt; dtype_, mem_layout_, mem_space::global, alignment_ &gt;, tile_desc_t&lt; tile_size_x_, 1, block_size_x_, 1, reg_layout_ &gt;, num_coop_sg_, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::base_offset</a></div><div class="ttdeci">uint32_t base_offset</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:1321</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__lae337799c34b99642f15ea06fc0803abc_html_a5cde9e7d13f3ce8bf49f4b789c12431d"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__lae337799c34b99642f15ea06fc0803abc.html#a5cde9e7d13f3ce8bf49f4b789c12431d">gpu::xetla::subgroup::prefetch_payload_t&lt; mem_desc_t&lt; dtype_, mem_layout_, mem_space::global, alignment_ &gt;, tile_desc_t&lt; tile_size_x_, 1, block_size_x_, 1, reg_layout_ &gt;, num_coop_sg_, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::mem_desc_t</a></div><div class="ttdeci">mem_desc_t&lt; dtype_, mem_layout_, mem_space::global, alignment_ &gt; mem_desc_t</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:1288</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__lae337799c34b99642f15ea06fc0803abc_html_a6e28ce002ffaa11584114404cbbca7c3"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__lae337799c34b99642f15ea06fc0803abc.html#a6e28ce002ffaa11584114404cbbca7c3">gpu::xetla::subgroup::prefetch_payload_t&lt; mem_desc_t&lt; dtype_, mem_layout_, mem_space::global, alignment_ &gt;, tile_desc_t&lt; tile_size_x_, 1, block_size_x_, 1, reg_layout_ &gt;, num_coop_sg_, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::dtype</a></div><div class="ttdeci">dtype_ dtype</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:1286</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__lae337799c34b99642f15ea06fc0803abc_html_a70c8570eaa7ea2c63acaa87b7eb90492"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__lae337799c34b99642f15ea06fc0803abc.html#a70c8570eaa7ea2c63acaa87b7eb90492">gpu::xetla::subgroup::prefetch_payload_t&lt; mem_desc_t&lt; dtype_, mem_layout_, mem_space::global, alignment_ &gt;, tile_desc_t&lt; tile_size_x_, 1, block_size_x_, 1, reg_layout_ &gt;, num_coop_sg_, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::update_tdesc</a></div><div class="ttdeci">__XETLA_API void update_tdesc(int offset)</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:1362</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__lae337799c34b99642f15ea06fc0803abc_html_a80a1555a0b5dafb56e1feae97fa04683"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__lae337799c34b99642f15ea06fc0803abc.html#a80a1555a0b5dafb56e1feae97fa04683">gpu::xetla::subgroup::prefetch_payload_t&lt; mem_desc_t&lt; dtype_, mem_layout_, mem_space::global, alignment_ &gt;, tile_desc_t&lt; tile_size_x_, 1, block_size_x_, 1, reg_layout_ &gt;, num_coop_sg_, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::prefetch_dtype</a></div><div class="ttdeci">uint64_t prefetch_dtype</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:1290</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__lae337799c34b99642f15ea06fc0803abc_html_a9f8f614f707f3d977975febe43d3705c"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__lae337799c34b99642f15ea06fc0803abc.html#a9f8f614f707f3d977975febe43d3705c">gpu::xetla::subgroup::prefetch_payload_t&lt; mem_desc_t&lt; dtype_, mem_layout_, mem_space::global, alignment_ &gt;, tile_desc_t&lt; tile_size_x_, 1, block_size_x_, 1, reg_layout_ &gt;, num_coop_sg_, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::prefetch_payload_t</a></div><div class="ttdeci">prefetch_payload_t(const this_payload_t &amp;rhs)</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:1325</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__lae337799c34b99642f15ea06fc0803abc_html_ab1df6b5faf25bc0d71d6ad58f1caa8c7"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__lae337799c34b99642f15ea06fc0803abc.html#ab1df6b5faf25bc0d71d6ad58f1caa8c7">gpu::xetla::subgroup::prefetch_payload_t&lt; mem_desc_t&lt; dtype_, mem_layout_, mem_space::global, alignment_ &gt;, tile_desc_t&lt; tile_size_x_, 1, block_size_x_, 1, reg_layout_ &gt;, num_coop_sg_, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::prefetch_payload_t</a></div><div class="ttdeci">prefetch_payload_t(dtype *p, int surface_width, int surface_height, int surface_pitch, int surface_offset_x, int surface_offset_y, uint32_t coop_id=0)</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:1350</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__lae337799c34b99642f15ea06fc0803abc_html_ab5566c6e04101f018421d5fa0faa009e"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__lae337799c34b99642f15ea06fc0803abc.html#ab5566c6e04101f018421d5fa0faa009e">gpu::xetla::subgroup::prefetch_payload_t&lt; mem_desc_t&lt; dtype_, mem_layout_, mem_space::global, alignment_ &gt;, tile_desc_t&lt; tile_size_x_, 1, block_size_x_, 1, reg_layout_ &gt;, num_coop_sg_, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::prefetch_payload_t</a></div><div class="ttdeci">prefetch_payload_t()=default</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__lae337799c34b99642f15ea06fc0803abc_html_ad2e603cb88380521024d0238424dd7a7"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__lae337799c34b99642f15ea06fc0803abc.html#ad2e603cb88380521024d0238424dd7a7">gpu::xetla::subgroup::prefetch_payload_t&lt; mem_desc_t&lt; dtype_, mem_layout_, mem_space::global, alignment_ &gt;, tile_desc_t&lt; tile_size_x_, 1, block_size_x_, 1, reg_layout_ &gt;, num_coop_sg_, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::operator=</a></div><div class="ttdeci">this_payload_t &amp; operator=(const this_payload_t &amp;rhs)</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:1333</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__lae337799c34b99642f15ea06fc0803abc_html_adf6ad95d9d7eac84eeb2cafe8f0d7091"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__lae337799c34b99642f15ea06fc0803abc.html#adf6ad95d9d7eac84eeb2cafe8f0d7091">gpu::xetla::subgroup::prefetch_payload_t&lt; mem_desc_t&lt; dtype_, mem_layout_, mem_space::global, alignment_ &gt;, tile_desc_t&lt; tile_size_x_, 1, block_size_x_, 1, reg_layout_ &gt;, num_coop_sg_, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::prefetch_payload_t</a></div><div class="ttdeci">prefetch_payload_t(mem_desc_t &amp;mem_desc, uint32_t coop_id=0)</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:1340</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__lae337799c34b99642f15ea06fc0803abc_html_ae371f167792ab126f1efc431363caab8"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__lae337799c34b99642f15ea06fc0803abc.html#ae371f167792ab126f1efc431363caab8">gpu::xetla::subgroup::prefetch_payload_t&lt; mem_desc_t&lt; dtype_, mem_layout_, mem_space::global, alignment_ &gt;, tile_desc_t&lt; tile_size_x_, 1, block_size_x_, 1, reg_layout_ &gt;, num_coop_sg_, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::base_ptr</a></div><div class="ttdeci">prefetch_dtype * base_ptr</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:1322</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_html"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t.html">gpu::xetla::subgroup::prefetch_payload_t</a></div><div class="ttdoc">Is to illustrate the memory information to prefetch data to cache.</div><div class="ttdef"><b>Definition</b> api.hpp:53</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1tile__desc__t_html"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">gpu::xetla::subgroup::tile_desc_t</a></div><div class="ttdoc">Is to illustrate the tile information about a sub matrix.</div><div class="ttdef"><b>Definition</b> api.hpp:64</div></div>
<div class="ttc" id="asubgroup_2tile_2api_8hpp_html"><div class="ttname"><a href="subgroup_2tile_2api_8hpp.html">api.hpp</a></div><div class="ttdoc">C++ API.</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_d44c64559bbebec7f509842c48db8b23.html">include</a></li><li class="navelem"><a class="el" href="dir_4491ffced1a1e2c00bbd5b97a6d251d5.html">subgroup</a></li><li class="navelem"><a class="el" href="dir_e816c50244db08630be3ec9c90add874.html">tile</a></li><li class="navelem"><a class="el" href="dir_e99b40808c72de906d8df043ed3227fb.html">impl</a></li><li class="navelem"><a class="el" href="payload__xe_8hpp.html">payload_xe.hpp</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.7 </li>
  </ul>
</div>
</body>
</html>
