// Seed: 3476548241
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  id_8(
      .id_0(1'h0), .id_1(id_6)
  );
endmodule
module module_1 (
    input supply0 id_0,
    output tri id_1,
    output supply1 id_2
);
  id_4(
      .id_0(id_2 | id_2), .id_1(id_5), .id_2(1)
  );
  assign id_5 = 1;
  wire id_6;
  wire id_7;
  module_0(
      id_5, id_6, id_7, id_5, id_6, id_6, id_6
  );
endmodule
