###############################################################
#  Generated by:      Cadence Innovus 19.11-s128_1
#  OS:                Linux x86_64(Host ID engnx06a.utdallas.edu)
#  Generated on:      Wed May  7 15:28:15 2025
#  Design:            MSDAP
#  Command:           report_timing -early -max_paths 3 > reports/hold.rpt
###############################################################
Path 1: VIOLATED (-21.632 ps) Hold Check with Pin PISOR/OutReady_reg/CLK->D
               View: PVT_0P77V_0C.hold_view
              Group: Sclk
         Startpoint: (R) Frame
              Clock:
           Endpoint: (F) PISOR/OutReady_reg/D
              Clock: (R) Sclk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -84.168        0.000
        Net Latency:+   79.900 (P)    0.000 (I)
            Arrival:=   -4.268        0.000

               Hold:+    8.399
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=  104.132
       Launch Clock:=    0.000
          Data Path:+   82.500
              Slack:=  -21.632
     +-----------------------------------------------------------------------------------------------------------+ 
     |     Timing Point     | Flags |  Arc  | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                      |       |       |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------+-------+-------+------+------------------------+--------+--------+--------+---------| 
     | Frame                |       | Frame |  R   | (arrival)              |     43 |  4.100 |  1.600 |   1.600 | 
     | FE_PHC108_Frame/Y    |       | A->Y  |  R   | HB4xp67_ASAP7_75t_SRAM |      6 |  8.900 | 60.800 |  62.400 | 
     | PISOR/g3617__6417/Y  |       | C->Y  |  F   | NAND3xp33_ASAP7_75t_SL |      2 | 62.600 |  8.100 |  70.500 | 
     | PISOR/g3610/Y        |       | A->Y  |  R   | INVx1_ASAP7_75t_SL     |      2 | 17.700 |  5.800 |  76.300 | 
     | PISOR/g3471__5115/Y  |       | B1->Y |  F   | AOI22xp33_ASAP7_75t_SL |      1 |  9.000 |  6.200 |  82.500 | 
     | PISOR/OutReady_reg/D |       | D     |  F   | DFFHQNx1_ASAP7_75t_SL  |      1 | 11.100 |  0.000 |  82.500 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 2: VIOLATED (-8.376 ps) Hold Check with Pin R_mem_L/mem_0_0/CE1->A1[3]
               View: PVT_0P77V_0C.hold_view
              Group: Sclk
         Startpoint: (R) main_ctrl/Rj_Read_Enable_reg/CLK
              Clock: (R) Sclk
           Endpoint: (F) R_mem_L/mem_0_0/A1[3]
              Clock: (R) Sclk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -84.168      -84.168
        Net Latency:+   94.100 (P)   82.100 (P)
            Arrival:=    9.932       -2.068

               Hold:+   10.276
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=  120.208
       Launch Clock:=   -2.068
          Data Path:+  113.900
              Slack:=   -8.376
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |           Timing Point           | Flags |   Arc   | Edge |         Cell          | Fanout |  Trans  |  Delay | Arrival | 
     |                                  |       |         |      |                       |        |  (ps)   |  (ps)  |  (ps)   | 
     |----------------------------------+-------+---------+------+-----------------------+--------+---------+--------+---------| 
     | main_ctrl/Rj_Read_Enable_reg/CLK |       | CLK     |  R   | (arrival)             |     59 |  25.700 |        |  -2.068 | 
     | main_ctrl/Rj_Read_Enable_reg/QN  |       | CLK->QN |  F   | DFFHQNx1_ASAP7_75t_SL |      6 |  25.700 | 34.600 |  32.532 | 
     | R_mem_L/FE_PHC773_rj_enable/Y    |       | A->Y    |  F   | BUFx4f_ASAP7_75t_SL   |      3 |  26.100 | 12.600 |  45.132 | 
     | R_mem_L/g128__5477/Y             |       | B2->Y   |  F   | AO22x2_ASAP7_75t_SL   |      2 |   5.900 | 66.700 | 111.832 | 
     | R_mem_L/mem_0_0/A1[3]            |       | A1[3]   |  F   | SRAM2RW16x8           |      2 | 113.000 |  0.000 | 111.832 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 3: VIOLATED (-7.651 ps) Hold Check with Pin R_mem_L/mem_0_0/CE1->A1[1]
               View: PVT_0P77V_0C.hold_view
              Group: Sclk
         Startpoint: (R) main_ctrl/Rj_Read_Enable_reg/CLK
              Clock: (R) Sclk
           Endpoint: (F) R_mem_L/mem_0_0/A1[1]
              Clock: (R) Sclk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -84.168      -84.168
        Net Latency:+   94.100 (P)   82.100 (P)
            Arrival:=    9.932       -2.068

               Hold:+   10.251
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=  120.184
       Launch Clock:=   -2.068
          Data Path:+  114.600
              Slack:=   -7.651
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |           Timing Point           | Flags |   Arc   | Edge |         Cell          | Fanout |  Trans  |  Delay | Arrival | 
     |                                  |       |         |      |                       |        |  (ps)   |  (ps)  |  (ps)   | 
     |----------------------------------+-------+---------+------+-----------------------+--------+---------+--------+---------| 
     | main_ctrl/Rj_Read_Enable_reg/CLK |       | CLK     |  R   | (arrival)             |     59 |  25.700 |        |  -2.068 | 
     | main_ctrl/Rj_Read_Enable_reg/QN  |       | CLK->QN |  F   | DFFHQNx1_ASAP7_75t_SL |      6 |  25.700 | 34.600 |  32.532 | 
     | R_mem_L/FE_PHC773_rj_enable/Y    |       | A->Y    |  F   | BUFx4f_ASAP7_75t_SL   |      3 |  26.100 | 12.500 |  45.032 | 
     | R_mem_L/g126__7410/Y             |       | B2->Y   |  F   | AO22x2_ASAP7_75t_SL   |      2 |   5.900 | 67.500 | 112.532 | 
     | R_mem_L/mem_0_0/A1[1]            |       | A1[1]   |  F   | SRAM2RW16x8           |      2 | 114.700 |  0.000 | 112.532 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 

