// Seed: 2701021376
module module_0 (
    input  tri   id_0,
    input  wand  id_1,
    input  wire  id_2,
    input  uwire id_3,
    output wor   id_4,
    input  wor   id_5,
    input  uwire id_6,
    input  uwire id_7,
    input  uwire id_8,
    input  wor   id_9
);
  wire id_11;
endmodule
module module_1 (
    input wor id_0,
    input tri id_1,
    output supply1 id_2,
    input supply0 id_3,
    output supply1 id_4
);
  wand id_6 = 1;
  logic [7:0] id_7;
  module_0(
      id_3, id_1, id_0, id_0, id_2, id_0, id_1, id_1, id_0, id_1
  );
  wire id_8;
  assign id_2 = 1'b0 | id_7[1] << id_1;
  assign id_6 = 1;
  wire id_9;
endmodule
