

================================================================
== Report Version
================================================================
* Tool:          Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
* Version:       2012.3
* Build date:    Fri Oct 12 10:57:10 AM 2012
* Copyright (C): 2012 Xilinx Inc. All rights reserved.


================================================================
== General Information
================================================================
* Project:  fifo.prj
* Solution: sol
* Date:     Sat Dec  6 15:41:05 2014



================================================================
== User Assignments
================================================================
* Product Family:           zynq zynq_fpv6 
* Part:                     xc7z020clg484-1
* Top Model name:           dut
* Target clock period (ns): 10.00
* Clock uncertainty (ns):   1.25


================================================================
== Performance Estimates
================================================================
+ Summary of timing analysis: 
    * Estimated clock period (ns): 4.35
+ Summary of overall latency (clock cycles): 
    * Best-case latency:    0
    * Average-case latency: 0
    * Worst-case latency:   0


================================================================
== Area Estimates
================================================================
* Summary: 
(Target device: xc7z020clg484-1)
+---+-----------------+---------+-------+--------+-------+-------+
| ID|             Name| BRAM_18K| DSP48E|      FF|    LUT|  SLICE|
+---+-----------------+---------+-------+--------+-------+-------+
|  0|        Component|        -|      -|       -|      -|      -|
|  1|       Expression|        -|      -|       0|     34|      -|
|  2|             FIFO|        -|      -|       -|      -|      -|
|  3|           Memory|        -|      -|       -|      -|      -|
|  4|      Multiplexer|        -|      -|       -|      -|      -|
|  5|         Register|        -|      -|      33|      -|      -|
|  6|      ShiftMemory|        -|      -|       -|      -|      -|
+---+-----------------+---------+-------+--------+-------+-------+
|  -|            Total|        0|      0|      33|     34|      0|
+---+-----------------+---------+-------+--------+-------+-------+
|  -|        Available|      280|    220|  106400|  53200|  13300|
+---+-----------------+---------+-------+--------+-------+-------+
|  -|  Utilization (%)|        0|      0|      ~0|     ~0|      0|
+---+-----------------+---------+-------+--------+-------+-------+

+ Details: 
    * Component: 
    N/A

    * Expression: 
    +---+-----------------------+----+---+---+----+
    | ID|                   Name|  P0| P1| FF| LUT|
    +---+-----------------------+----+---+---+----+
    |  0|  ap_sig_bdd_24 ( or ) |   1|  1|  0|   2|
    |  1|  out_fifo_V_din ( + ) |  32|  2|  0|  32|
    +---+-----------------------+----+---+---+----+
    |  -|                  Total|  33|  3|  0|  34|
    +---+-----------------------+----+---+---+----+

    * FIFO: 
    N/A

    * Memory: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    +---+-----------+-----+-------+----+
    | ID|       Name| Bits| Consts|  FF|
    +---+-----------+-----+-------+----+
    |  0|  ap_CS_fsm|    1|      0|   1|
    |  1|        cnt|   32|      0|  32|
    +---+-----------+-----+-------+----+
    |  -|      Total|   33|      0|  33|
    +---+-----------+-----+-------+----+

    * ShiftMemory: 
    N/A

* Hierarchical Multiplexer Count: 
+---+--------------+-----+-----+------+
| ID|          Name| Size| Bits| Count|
+---+--------------+-----+-----+------+
|  0|  (This level)|    0|    0|     0|
+---+--------------+-----+-----+------+
|  -|         Total|    0|    0|     0|
+---+--------------+-----+-----+------+



================================================================
== Power Estimate
================================================================
* Summary: 
+---+-------------+------+
| ID|         Name| Power|
+---+-------------+------+
|  0|    Component|     -|
|  1|   Expression|     3|
|  2|         FIFO|     -|
|  3|       Memory|     -|
|  4|  Multiplexer|     -|
|  5|     Register|     3|
|  6|  ShiftMemory|     -|
+---+-------------+------+
|  -|        Total|     6|
+---+-------------+------+

* Hierarchical Register Count: 
+---+--------------+------+
| ID|          Name| Count|
+---+--------------+------+
|  0|  (This level)|    33|
+---+--------------+------+
|  -|         Total|    33|
+---+--------------+------+



================================================================
== Interface Summary
================================================================
* Interfaces: 
+---+-------------------+------------+--------------+------+--------------+----------+-----+-----+
| ID|          RTL Ports|      Object|          Type| Scope|   IO Protocol| IO Config|  Dir| Bits|
+---+-------------------+------------+--------------+------+--------------+----------+-----+-----+
|  0|             ap_clk|         dut|  return value|     -|  ap_ctrl_none|         -|   in|    1|
|  1|             ap_rst|           -|             -|     -|             -|         -|   in|    1|
|  2|     in_fifo_V_dout|   in_fifo_V|       pointer|     -|       ap_fifo|         -|   in|   32|
|  3|  in_fifo_V_empty_n|           -|             -|     -|             -|         -|   in|    1|
|  4|     in_fifo_V_read|           -|             -|     -|             -|         -|  out|    1|
|  5|     out_fifo_V_din|  out_fifo_V|       pointer|     -|       ap_fifo|         -|  out|   32|
|  6|  out_fifo_V_full_n|           -|             -|     -|             -|         -|   in|    1|
|  7|   out_fifo_V_write|           -|             -|     -|             -|         -|  out|    1|
+---+-------------------+------------+--------------+------+--------------+----------+-----+-----+

