I 000039 55 2267 1402512464639 tdc_pkg
(_unit VHDL (tdc_pkg 0 24 (tdc_pkg 0 56 ))
	(_version va7)
	(_time 1402512464642 2014.06.11 14:47:44)
	(_source (\./../../../tdc/source/tdc_pkg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code 898c8e8784dede9cdad899d38a8f8e8e8d8f8d8f8a)
	(_entity
		(_time 1402512464639)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_constant (_internal TDC_NUM_CHAN ~extSTD.STANDARD.INTEGER 0 29 (_entity ((i 10)))))
		(_constant (_internal TDC_TWIDTH ~extSTD.STANDARD.INTEGER 0 30 (_entity ((i 9)))))
		(_constant (_internal TDC_CWIDTH ~extSTD.STANDARD.INTEGER 0 31 (_entity ((i 4)))))
		(_constant (_internal TDC_FWIDTH ~extSTD.STANDARD.INTEGER 0 32 (_entity ((i 13)))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~15 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_constant (_internal TDC_INIT_VAL ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~15 0 33 (_entity ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~15 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_type (_internal tb_vec_type 0 40 (_array ~STD_LOGIC_VECTOR{5~downto~1}~15 ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 0))))))
		(_type (_internal tdc_dout_type 0 41 (_array ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 ((_to (i 1)(i 10))))))
		(_subprogram
			(_internal TDC_INIT_FUN 0 0 47 (_entity (_function )))
			(_internal BIN_TO_ONEHOT 1 0 48 (_entity (_function )))
			(_internal SWAP_BITS 2 0 49 (_entity (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . tdc_pkg 3 -1
	)
)
I 000051 55 5906          1402512464859 fwft_arch0
(_unit VHDL (tdc_fifo 0 26 (fwft_arch0 0 48 ))
	(_version va7)
	(_time 1402512464860 2014.06.11 14:47:44)
	(_source (\./../../../tdc/source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 63666363643434763c6075393b6565653564676567)
	(_entity
		(_time 1402512464856)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 38 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 50 (_architecture (_code 14))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_type (_internal ram_type 0 52 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 16 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 54 (_architecture (_uni (_code 17)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 55 (_architecture (_uni (_code 19)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 56 (_architecture (_uni (_code 20)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 57 (_architecture (_uni (_code 21)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 58 (_architecture (_uni (_code 22)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 23 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 59 (_architecture (_uni (_code 24)))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ))))
		(_signal (_internal empty_i ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ))))
		(_process
			(line__80(_architecture 0 0 80 (_assignment (_simple)(_alias((empty)(dout_valid)))(_simpleassign "not")(_target(5))(_sensitivity(14)))))
			(line__85(_architecture 1 0 85 (_assignment (_simple)(_target(16))(_sensitivity(18)(3)))))
			(line__88(_architecture 2 0 88 (_assignment (_simple)(_target(15))(_sensitivity(14)(20)(2)))))
			(line__91(_architecture 3 0 91 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(17))(_sensitivity(15)(16)))))
			(line__92(_architecture 4 0 92 (_assignment (_simple)(_target(20))(_sensitivity(12)))))
			(line__93(_architecture 5 0 93 (_assignment (_simple)(_target(21))(_sensitivity(12)))))
			(line__94(_architecture 6 0 94 (_assignment (_simple)(_target(18))(_sensitivity(12)))))
			(line__95(_architecture 7 0 95 (_assignment (_simple)(_target(19))(_sensitivity(12)))))
			(line__98(_architecture 8 0 98 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 9 0 104 (_process (_simple)(_target(11)(14)(22)(7))(_sensitivity(0))(_read(10)(13)(15)(2)))))
			(wr_pcs(_architecture 10 0 132 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(19)(3)(4)))))
			(ptr_pcs(_architecture 11 0 145 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(15)(16)(17)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch0 25 -1
	)
)
I 000051 55 6590          1402512464866 fwft_arch1
(_unit VHDL (tdc_fifo 0 26 (fwft_arch1 0 185 ))
	(_version va7)
	(_time 1402512464867 2014.06.11 14:47:44)
	(_source (\./../../../tdc/source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 6366636364343476676275393b6565653564676567)
	(_entity
		(_time 1402512464856)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 38 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 187 (_architecture (_code 15))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 189 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_type (_internal ram_type 0 189 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 17 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 191 (_architecture (_uni (_code 18)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 192 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 19 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 192 (_architecture (_uni (_code 20)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 193 (_architecture (_uni (_code 21)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 194 (_architecture (_uni (_code 22)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 195 (_architecture (_uni (_code 23)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 196 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 24 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 196 (_architecture (_uni (_code 25)))))
		(_signal (_internal ram_dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 197 (_architecture (_uni (_code 26)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 198 (_architecture (_uni (_code 27)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 199 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 200 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 201 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 202 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 203 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 204 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 205 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 206 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 206 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 207 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 208 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 209 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 210 (_architecture (_uni ))))
		(_process
			(line__228(_architecture 0 0 228 (_assignment (_simple)(_target(16))(_sensitivity(17)(18)(19)))))
			(line__230(_architecture 1 0 230 (_assignment (_simple)(_target(17))(_sensitivity(18)(19)(20)(2)))))
			(line__232(_architecture 2 0 232 (_assignment (_simple)(_target(22))(_sensitivity(24)(3)))))
			(line__235(_architecture 3 0 235 (_assignment (_simple)(_target(21))(_sensitivity(18)(19)(20)(26)))))
			(line__239(_architecture 4 0 239 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(23))(_sensitivity(21)(22)))))
			(line__240(_architecture 5 0 240 (_assignment (_simple)(_target(26))(_sensitivity(12)))))
			(line__241(_architecture 6 0 241 (_assignment (_simple)(_target(27))(_sensitivity(12)))))
			(line__242(_architecture 7 0 242 (_assignment (_simple)(_target(24))(_sensitivity(12)))))
			(line__243(_architecture 8 0 243 (_assignment (_simple)(_target(25))(_sensitivity(12)))))
			(line__247(_architecture 9 0 247 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 10 0 253 (_process (_simple)(_target(11)(14)(15)(18)(19)(20)(5)(7))(_sensitivity(0))(_read(10)(13)(14)(15)(16)(17)(19)(21)(2)))))
			(wr_pcs(_architecture 11 0 303 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(25)(3)(4)))))
			(ptr_pcs(_architecture 12 0 316 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(21)(22)(23)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch1 28 -1
	)
)
I 000051 55 5150          1402512464871 fwft_arch2
(_unit VHDL (tdc_fifo 0 26 (fwft_arch2 0 357 ))
	(_version va7)
	(_time 1402512464872 2014.06.11 14:47:44)
	(_source (\./../../../tdc/source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 6366636364343476323075393b6565653564676567)
	(_entity
		(_time 1402512464855)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 38 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 359 (_architecture (_code 10))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 361 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_type (_internal ram_type 0 361 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 12 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 363 (_architecture (_uni (_code 13)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 364 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 364 (_architecture (_uni (_code 15)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 365 (_architecture (_uni (_code 16)))))
		(_signal (_internal new_wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 366 (_architecture (_uni (_code 17)))))
		(_signal (_internal new_rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 367 (_architecture (_uni (_code 18)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 368 (_architecture (_uni (_code 19)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 369 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 20 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 369 (_architecture (_uni (_code 21)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 370 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 371 (_architecture (_uni ))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 372 (_architecture (_uni ((i 2))))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 373 (_architecture (_uni ((i 2))))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 374 (_architecture (_uni ((i 3))))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 375 (_architecture (_uni ((i 3))))))
		(_process
			(line__388(_architecture 0 0 388 (_assignment (_simple)(_alias((full)(full_d)))(_simpleassign BUF)(_target(6))(_sensitivity(17)))))
			(line__392(_architecture 1 0 392 (_assignment (_simple)(_target(16))(_sensitivity(17)(3)))))
			(line__393(_architecture 2 0 393 (_assignment (_simple)(_target(11))(_sensitivity(9)(16)))))
			(line__394(_architecture 3 0 394 (_assignment (_simple)(_target(12))(_sensitivity(10)(19)(2)))))
			(line__400(_architecture 4 0 400 (_assignment (_simple)(_target(14))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 5 0 406 (_process (_simple)(_target(13)(5)(7))(_sensitivity(0))(_read(10)(14)(19)))))
			(wr_pcs(_architecture 6 0 421 (_process (_simple)(_target(8))(_sensitivity(0))(_read(9)(16)(4)))))
			(ptr_pcs(_architecture 7 0 433 (_process (_simple)(_target(9)(10)(17)(19))(_sensitivity(0))(_read(11)(12)(16)(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_model . fwft_arch2 22 -1
	)
)
I 000049 55 5463          1402512464876 std_arch
(_unit VHDL (tdc_fifo 0 26 (std_arch 0 471 ))
	(_version va7)
	(_time 1402512464877 2014.06.11 14:47:44)
	(_source (\./../../../tdc/source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 73767372742424662d7765292b7575752574777577)
	(_entity
		(_time 1402512464855)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 38 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 473 (_architecture (_code 13))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 475 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_type (_internal ram_type 0 475 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 15 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 477 (_architecture (_uni (_code 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 478 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 478 (_architecture (_uni (_code 18)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 479 (_architecture (_uni (_code 19)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 480 (_architecture (_uni (_code 20)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 481 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 21 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 481 (_architecture (_uni (_code 22)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 482 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 483 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 484 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 484 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 485 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 486 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 487 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 488 (_architecture (_uni ))))
		(_process
			(line__504(_architecture 0 0 504 (_assignment (_simple)(_target(14))(_sensitivity(16)(3)))))
			(line__505(_architecture 1 0 505 (_assignment (_simple)(_target(13))(_sensitivity(18)(2)))))
			(line__508(_architecture 2 0 508 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(15))(_sensitivity(13)(14)))))
			(line__509(_architecture 3 0 509 (_assignment (_simple)(_target(18))(_sensitivity(11)))))
			(line__510(_architecture 4 0 510 (_assignment (_simple)(_target(19))(_sensitivity(11)))))
			(line__511(_architecture 5 0 511 (_assignment (_simple)(_target(16))(_sensitivity(11)))))
			(line__512(_architecture 6 0 512 (_assignment (_simple)(_target(17))(_sensitivity(11)))))
			(line__515(_architecture 7 0 515 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 8 0 520 (_process (_simple)(_target(5)(7))(_sensitivity(0))(_read(12)(19)(2)))))
			(wr_pcs(_architecture 9 0 536 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(17)(3)(4)))))
			(ptr_pcs(_architecture 10 0 549 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(13)(14)(15)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . std_arch 23 -1
	)
)
I 000047 55 10455         1402512465204 behave
(_unit VHDL (tdc_channel 0 33 (behave 0 50 ))
	(_version va7)
	(_time 1402512465205 2014.06.11 14:47:45)
	(_source (\./../../../tdc/source/tdc_channel.vhd\(\C:/Aldec/Active-HDL 9.2/vlib/unisim/src/unisim_vcomp.vhd\)))
	(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(unisim(VCOMPONENTS)))
	(_parameters dbg)
	(_code babfbbeeefededafecbdbbeaa2e0eabcefbcefbcbfbce9)
	(_entity
		(_time 1402512465198)
		(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(unisim(VCOMPONENTS)))
	)
	(_component
		(tdc_fifo
			(_object
				(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 54 (_entity -1 )))
				(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 55 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 61 (_entity (_in ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 64 (_entity (_out ))))
			)
		)
		(.unisim.VCOMPONENTS.FDCE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 2305 (_entity -1 ((i 0)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 2308 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 2309 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 2310 (_entity (_in ))))
				(_port (_internal CLR ~extieee.std_logic_1164.STD_ULOGIC 1 2311 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 2312 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.FDSE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 2800 (_entity -1 ((i 1)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 2803 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 2804 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 2805 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 2806 (_entity (_in ))))
				(_port (_internal S ~extieee.std_logic_1164.STD_ULOGIC 1 2807 (_entity (_in ))))
			)
		)
	)
	(_instantiation fifo_ins 0 98 (_component tdc_fifo )
		(_generic
			((DEPTH)((i 4)))
			((DWIDTH)((i 13)))
		)
		(_port
			((clk)(tdc_clk))
			((clr)(tdc_rst_q0))
			((rd)(fifo_re))
			((wr)(fifo_we_q0))
			((din)(fifo_din))
			((empty)(fifo_ept))
			((full)(fifo_full))
			((dout)(tdc_dout))
		)
		(_use (_entity . tdc_fifo fwft_arch0)
			(_generic
				((DEPTH)((i 4)))
				((DWIDTH)((i 13)))
			)
			(_port
				((clk)(clk))
				((clr)(clr))
				((rd)(rd))
				((wr)(wr))
				((din)(din))
				((empty)(empty))
				((full)(full))
				((dout)(dout))
			)
		)
	)
	(_generate CC_FFS_GEN 0 130 (_for ~INTEGER~range~5~downto~1~13 )
		(_instantiation FDCE0_inst 0 132 (_component .unisim.VCOMPONENTS.FDCE )
			(_generic
				((INIT)((i 0)))
			)
			(_port
				((Q)(tb_q0(_object 1)))
				((C)(tb(_object 1)))
				((CE)((i 3)))
				((CLR)(tb_q2(_object 1)))
				((D)((i 3)))
			)
			(_use (_entity unisim FDCE)
				(_generic
					((INIT)((i 0)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((CLR)(CLR))
					((D)(D))
				)
			)
		)
		(_instantiation FDSE1_inst 0 144 (_component .unisim.VCOMPONENTS.FDSE )
			(_generic
				((INIT)((i 1)))
			)
			(_port
				((Q)(tb_q1(_object 1)))
				((C)(tdc_clk))
				((CE)((i 3)))
				((D)(tb_q0(_object 1)))
				((S)((i 2)))
			)
			(_use (_entity unisim FDSE)
				(_generic
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((D)(D))
					((S)(S))
				)
			)
		)
		(_instantiation FDSE2_inst 0 155 (_component .unisim.VCOMPONENTS.FDSE )
			(_generic
				((INIT)((i 1)))
			)
			(_port
				((Q)(tb_q2(_object 1)))
				((C)(tdc_clk))
				((CE)((i 3)))
				((D)(tb_q1(_object 1)))
				((S)((i 2)))
			)
			(_use (_entity unisim FDSE)
				(_generic
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((D)(D))
					((S)(S))
				)
			)
		)
		(_instantiation FDSE3_inst 0 168 (_component .unisim.VCOMPONENTS.FDSE )
			(_generic
				((INIT)((i 1)))
			)
			(_port
				((Q)(tb_q3(_object 1)))
				((C)(tdc_clk))
				((CE)((i 3)))
				((D)(tb_q2(_object 1)))
				((S)((i 2)))
			)
			(_use (_entity unisim FDSE)
				(_generic
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((D)(D))
					((S)(S))
				)
			)
		)
		(_object
			(_constant (_internal I ~INTEGER~range~5~downto~1~13 0 130 (_architecture )))
			(_subprogram
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_generic (_internal INIT_VAL ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~12 0 35 (_entity )))
		(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
		(_port (_internal tdc_clr ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~12 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_port (_internal tb ~STD_LOGIC_VECTOR{5~downto~1}~12 0 41 (_entity (_in ))))
		(_port (_internal tb16 ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
		(_port (_internal fifo_re ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
		(_port (_internal fifo_ept ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~12 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 0))))))
		(_port (_internal tdc_dout ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~12 0 46 (_entity (_out ))))
		(_signal (_internal tdc_rst_q0 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~13 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_signal (_internal tb_q0 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 69 (_architecture (_uni ))))
		(_signal (_internal tb_q1 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 70 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal tb_q2 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 71 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal tb_q3 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 72 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal tb_q4 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 73 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal counter ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 75 (_architecture (_uni (_code 6)))))
		(_signal (_internal counter_q0 ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 76 (_architecture (_uni (_code 7)))))
		(_signal (_internal counter_q1 ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 77 (_architecture (_uni (_code 8)))))
		(_signal (_internal fifo_full ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~13 0 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 0))))))
		(_signal (_internal fifo_din ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~13 0 80 (_architecture (_uni ))))
		(_signal (_internal fifo_we_q0 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_architecture (_uni ((i 2))))))
		(_signal (_internal trig_q0 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_CWIDTH-1~downto~0}~13 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal chan_q0 ~STD_LOGIC_VECTOR{TDC_CWIDTH-1~downto~0}~13 0 84 (_architecture (_uni (_string \"0000"\)))))
		(_signal (_internal chan_q1 ~STD_LOGIC_VECTOR{TDC_CWIDTH-1~downto~0}~13 0 85 (_architecture (_uni (_string \"0000"\)))))
		(_type (_internal ~INTEGER~range~5~downto~1~13 0 130 (_scalar (_downto (i 5)(i 1)))))
		(_process
			(line__117(_architecture 0 0 117 (_assignment (_simple)(_alias((fifo_din)(chan_q1)(counter_q1)))(_target(18))(_sensitivity(16)(22)))))
			(tdc_regs_pcs(_architecture 1 0 183 (_process (_simple)(_target(8)(13)(15)(16)(19)(22))(_sensitivity(0))(_read(11)(12)(14)(15)(17)(20)(21)(1)))))
			(count_pcs(_architecture 2 0 201 (_process (_simple)(_target(14))(_sensitivity(0))(_read(14)(2)))))
			(tb_dcdc_pcs(_architecture 3 0 215 (_process (_simple)(_target(20)(21))(_sensitivity(0))(_read(13)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external time_order_lib.tdc_pkg.TDC_TWIDTH (. tdc_pkg TDC_TWIDTH)))
		(_variable (_external time_order_lib.tdc_pkg.TDC_CWIDTH (. tdc_pkg TDC_CWIDTH)))
		(_variable (_external time_order_lib.tdc_pkg.TDC_FWIDTH (. tdc_pkg TDC_FWIDTH)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_static
		(33686018 )
		(50463234 )
		(33751554 )
		(50528770 )
		(33686274 )
		(50463490 )
		(33751810 )
		(50529026 )
		(33686019 )
		(50463235 )
		(33751555 )
		(50528771 )
		(33686275 )
		(50463491 )
		(33751811 )
		(50529027 )
		(16843009 )
	)
	(_model . behave 9 -1
	)
)
I 000047 55 8186          1402512465461 behave
(_unit VHDL (tdc 0 30 (behave 0 46 ))
	(_version va7)
	(_time 1402512465462 2014.06.11 14:47:45)
	(_source (\./../../../tdc/source/tdc.vhd\(\C:/Aldec/Active-HDL 9.2/vlib/unisim/src/unisim_vcomp.vhd\)))
	(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(unisim(VCOMPONENTS)))
	(_parameters dbg)
	(_code b4b1b6e0b4e3e3a3b9b2a0eee6b3b0b2b0b2b7b3b0)
	(_entity
		(_time 1402512465459)
		(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(unisim(VCOMPONENTS)))
	)
	(_component
		(tdc_channel
			(_object
				(_generic (_internal INIT_VAL ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 50 (_entity -1 )))
				(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal tdc_clr ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal tb ~STD_LOGIC_VECTOR{5~downto~1}~13 0 56 (_entity (_in ))))
				(_port (_internal tb16 ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal fifo_re ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal fifo_ept ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_out ))))
				(_port (_internal tdc_dout ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~13 0 61 (_entity (_out ))))
			)
		)
		(.unisim.VCOMPONENTS.FDSE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 2800 (_entity -1 ((i 1)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 2803 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 2804 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 2805 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 2806 (_entity (_in ))))
				(_port (_internal S ~extieee.std_logic_1164.STD_ULOGIC 1 2807 (_entity (_in ))))
			)
		)
	)
	(_generate TDC_CH_GEN 0 78 (_for ~INTEGER~range~1~to~TDC_NUM_CHAN~13 )
		(_instantiation tdc_ch_ins 0 80 (_component tdc_channel )
			(_generic
				((INIT_VAL)(_code 4))
			)
			(_port
				((tdc_clk)(tdc_clk))
				((reset)(reset))
				((tdc_clr)(tdc_clr_dlyln(_object 0)))
				((tb)(tb(_object 0)))
				((tb16)(tb16(_object 0)))
				((fifo_re)(fifo_re(_object 0)))
				((fifo_ept)(fifo_ept_q0(_object 0)))
				((tdc_dout)(tdc_dout_q0(_object 0)))
			)
			(_use (_entity . tdc_channel)
				(_generic
					((INIT_VAL)(_code 5))
				)
			)
		)
		(_object
			(_constant (_internal I ~INTEGER~range~1~to~TDC_NUM_CHAN~13 0 79 (_architecture )))
			(_subprogram
			)
		)
	)
	(_generate FDSE_GEN 0 99 (_for ~INTEGER~range~0~to~2~13 )
		(_instantiation FDSE_ins 0 101 (_component .unisim.VCOMPONENTS.FDSE )
			(_generic
				((INIT)((i 1)))
			)
			(_port
				((Q)(tdc_clr_qn(_index 6)))
				((C)(tdc_clk))
				((CE)((i 3)))
				((D)(tdc_clr_qn(_object 1)))
				((S)((i 2)))
			)
			(_use (_entity unisim FDSE)
				(_generic
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((D)(D))
					((S)(S))
				)
			)
		)
		(_object
			(_constant (_internal I ~INTEGER~range~0~to~2~13 0 100 (_architecture )))
			(_subprogram
			)
		)
	)
	(_object
		(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_port (_internal ce ~STD_LOGIC_VECTOR{1~to~4}~12 0 34 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal tdc_clr ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal tb ~exttime_order_lib.tdc_pkg.tb_vec_type 0 37 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~12 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_port (_internal tb16 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~12 0 38 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~122 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_port (_internal fifo_re ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~122 0 39 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~124 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_port (_internal fifo_ept ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~124 0 41 (_entity (_out ))))
		(_port (_internal tdc_dout ~exttime_order_lib.tdc_pkg.tdc_dout_type 0 42 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal tdc_clr_qn ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64 (_architecture (_uni ((_others(i 3)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_signal (_internal tdc_clr_dlyln ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 65 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal fifo_ept_q0 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 67 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal fifo_ept_q1 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 68 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal tdc_dout_q0 ~exttime_order_lib.tdc_pkg.tdc_dout_type 0 69 (_architecture (_uni ((_others(_others(i 2))))))))
		(_signal (_internal tdc_dout_q1 ~exttime_order_lib.tdc_pkg.tdc_dout_type 0 70 (_architecture (_uni ((_others(_others(i 2))))))))
		(_type (_internal ~INTEGER~range~1~to~TDC_NUM_CHAN~13 0 79 (_scalar (_to (i 1)(i 10)))))
		(_type (_internal ~INTEGER~range~0~to~2~13 0 100 (_scalar (_to (i 0)(i 2)))))
		(_process
			(line__119(_architecture 0 0 119 (_assignment (_simple)(_alias((fifo_ept)(fifo_ept_q1)))(_target(7))(_sensitivity(12)))))
			(line__120(_architecture 1 0 120 (_assignment (_simple)(_alias((tdc_dout)(tdc_dout_q1)))(_target(8))(_sensitivity(14)))))
			(line__123(_architecture 2 0 123 (_assignment (_simple)(_alias((tdc_clr_qn(0))(tdc_clr)))(_target(9(0)))(_sensitivity(3)))))
			(tdc_regs_pcs(_architecture 3 0 132 (_process (_simple)(_target(10)(12)(14))(_sensitivity(0))(_read(9(3))(10(t_2_10))(11)(13)(1(4))(1(3))(1(2))(1(1))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external TDC_INIT_FUN (. tdc_pkg 0))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~exttime_order_lib.tdc_pkg.~STD_LOGIC_VECTOR{5~downto~1}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{5~downto~1}~15)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external time_order_lib.tdc_pkg.TDC_NUM_CHAN (. tdc_pkg TDC_NUM_CHAN)))
		(_type (_external ~exttime_order_lib.tdc_pkg.tb_vec_type (. tdc_pkg tb_vec_type)))
		(_variable (_external time_order_lib.tdc_pkg.TDC_CWIDTH (. tdc_pkg TDC_CWIDTH)))
		(_variable (_external time_order_lib.tdc_pkg.TDC_TWIDTH (. tdc_pkg TDC_TWIDTH)))
		(_variable (_external time_order_lib.tdc_pkg.TDC_FWIDTH (. tdc_pkg TDC_FWIDTH)))
		(_type (_external ~exttime_order_lib.tdc_pkg.~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15)))
		(_type (_external ~exttime_order_lib.tdc_pkg.tdc_dout_type (. tdc_pkg tdc_dout_type)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_split (12)(14)
	)
	(_model . behave 7 -1
	)
)
I 000046 55 5681 1402512465580 time_order_pkg
(_unit VHDL (time_order_pkg 0 23 (time_order_pkg 0 76 ))
	(_version va7)
	(_time 1402512465583 2014.06.11 14:47:45)
	(_source (\./../../source/time_order_pkg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 31343234396631273167776b363633373537343633)
	(_entity
		(_time 1402512465580)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_constant (_internal TO_MAX_CHAN ~extSTD.STANDARD.INTEGER 0 28 (_entity ((i 150)))))
		(_constant (_internal TO_DWIDTH ~extSTD.STANDARD.INTEGER 0 29 (_entity ((i 9)))))
		(_constant (_internal TO_CWIDTH ~extSTD.STANDARD.INTEGER 0 30 (_entity ((i 8)))))
		(_constant (_internal TO_WIDTH ~extSTD.STANDARD.INTEGER 0 31 (_entity ((i 17)))))
		(_constant (_internal TO_WRAP_BIT ~extSTD.STANDARD.INTEGER 0 32 (_entity ((i 8)))))
		(_constant (_internal TO_NUM_LANES ~extSTD.STANDARD.INTEGER 0 35 (_entity ((i 10)))))
		(_constant (_internal TO_LANE_BITS ~extSTD.STANDARD.INTEGER 0 36 (_entity (_code 2))))
		(_type (_internal to_mape_type 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~15 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal to_mapc_type 0 42 (_array ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~15 ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~15 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal to_mapd_type 0 43 (_array ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~15 ((_uto (i 0)(i 2147483647))))))
		(_type (_internal to_2e_type 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal to_2c_type 0 46 (_array ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153 ((_to (i 1)(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal to_2d_type 0 47 (_array ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156 ((_to (i 1)(i 2))))))
		(_type (_internal to_3e_type 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~159 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal to_3c_type 0 49 (_array ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~159 ((_to (i 1)(i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1512 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal to_3d_type 0 50 (_array ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1512 ((_to (i 1)(i 3))))))
		(_type (_internal to_4e_type 0 51 (_array to_2e_type ((_to (i 1)(i 2))))))
		(_type (_internal to_4c_type 0 52 (_array to_2c_type ((_to (i 1)(i 2))))))
		(_type (_internal to_4d_type 0 53 (_array to_2d_type ((_to (i 1)(i 2))))))
		(_type (_internal to_7e_type 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 7))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1518 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal to_7c_type 0 55 (_array ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1518 ((_to (i 1)(i 7))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1521 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal to_7d_type 0 56 (_array ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1521 ((_to (i 1)(i 7))))))
		(_type (_internal to_10e_type 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1524 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal to_10c_type 0 58 (_array ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1524 ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1527 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal to_10d_type 0 59 (_array ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1527 ((_to (i 1)(i 10))))))
		(_type (_internal to_13e_type 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 13))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1530 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal to_13c_type 0 61 (_array ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1530 ((_to (i 1)(i 13))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1533 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal to_13d_type 0 62 (_array ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1533 ((_to (i 1)(i 13))))))
		(_subprogram
			(_internal TO_CH_FUN 0 0 68 (_entity (_function )))
			(_internal TO_CH2ONEHOT 1 0 69 (_entity (_function )))
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . time_order_pkg 3 -1
	)
)
I 000047 55 3294          1402512465797 behave
(_unit VHDL (tom_2_to_1 0 26 (behave 0 37 ))
	(_version va7)
	(_time 1402512465798 2014.06.11 14:47:45)
	(_source (\./../../source/tom_2_to_1.vhd\))
	(_use (.(time_order_pkg))(std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 0b0e070d0f5c0b1e550a19520c0c0f0d5d0e5d080a)
	(_entity
		(_time 1402512465795)
		(_use (.(time_order_pkg))(std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal ein ~exttime_order_lib.time_order_pkg.to_2e_type 0 28 (_entity (_in ))))
		(_port (_internal cin ~exttime_order_lib.time_order_pkg.to_2c_type 0 29 (_entity (_in ))))
		(_port (_internal din ~exttime_order_lib.time_order_pkg.to_2d_type 0 30 (_entity (_in ))))
		(_port (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~12 0 32 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_port (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~12 0 33 (_entity (_out ))))
		(_signal (_internal comp_d ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal wrap_d ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal out_addr_d ~STD_LOGIC_VECTOR{3~downto~0}~13 0 41 (_architecture (_uni ))))
		(_process
			(line__60(_architecture 0 0 60 (_assignment (_simple)(_target(6))(_sensitivity(2(2_d_7_0))(2(1_d_7_0))))))
			(line__61(_architecture 1 0 61 (_assignment (_simple)(_target(7))(_sensitivity(2(2_8))(2(1_8))))))
			(line__62(_architecture 2 0 62 (_assignment (_simple)(_alias((out_addr_d)(ein(1))(ein(2))(wrap_d)(comp_d)))(_target(8))(_sensitivity(6)(7)(0(2))(0(1))))))
			(output_pcs(_architecture 3 0 71 (_process (_simple)(_target(3)(4)(5))(_sensitivity(8)(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~exttime_order_lib.time_order_pkg.to_2e_type (. time_order_pkg to_2e_type)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external time_order_lib.time_order_pkg.TO_CWIDTH (. time_order_pkg TO_CWIDTH)))
		(_type (_external ~exttime_order_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153)))
		(_type (_external ~exttime_order_lib.time_order_pkg.to_2c_type (. time_order_pkg to_2c_type)))
		(_variable (_external time_order_lib.time_order_pkg.TO_DWIDTH (. time_order_pkg TO_DWIDTH)))
		(_type (_external ~exttime_order_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156)))
		(_type (_external ~exttime_order_lib.time_order_pkg.to_2d_type (. time_order_pkg to_2d_type)))
	)
	(_static
		(16843009 16843009 )
		(16843009 16843009 1 )
	)
	(_model . behave 4 -1
	)
)
I 000047 55 7132          1402512466012 behave
(_unit VHDL (tom_3_to_1 0 27 (behave 0 40 ))
	(_version va7)
	(_time 1402512466013 2014.06.11 14:47:46)
	(_source (\./../../source/tom_3_to_1.vhd\))
	(_use (.(time_order_pkg))(std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code d6d3da848681d6c38687c58fd1d1d2d080d380d5d7)
	(_entity
		(_time 1402512466010)
		(_use (.(time_order_pkg))(std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(tom_2_to_1
			(_object
				(_port (_internal ein ~exttime_order_lib.time_order_pkg.to_2e_type 0 44 (_entity (_in ))))
				(_port (_internal cin ~exttime_order_lib.time_order_pkg.to_2c_type 0 45 (_entity (_in ))))
				(_port (_internal din ~exttime_order_lib.time_order_pkg.to_2d_type 0 46 (_entity (_in ))))
				(_port (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
				(_port (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~13 0 48 (_entity (_out ))))
				(_port (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~13 0 49 (_entity (_out ))))
			)
		)
	)
	(_instantiation tom_4_11 0 68 (_component tom_2_to_1 )
		(_port
			((ein)(ein1_t))
			((cin)(cin1_t))
			((din)(din1_t))
			((emin)(emin1))
			((cmin)(cmin1))
			((dmin)(dmin1))
		)
		(_use (_entity . tom_2_to_1)
		)
	)
	(_instantiation tom_4_21 0 79 (_component tom_2_to_1 )
		(_port
			((ein)(ein2_t))
			((cin)(cin2_t))
			((din)(din2_t))
			((emin)(emin2))
			((cmin)(cmin2))
			((dmin)(dmin2))
		)
		(_use (_entity . tom_2_to_1)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in )(_event))))
		(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal ein ~exttime_order_lib.time_order_pkg.to_3e_type 0 31 (_entity (_in ))))
		(_port (_internal cin ~exttime_order_lib.time_order_pkg.to_3c_type 0 32 (_entity (_in ))))
		(_port (_internal din ~exttime_order_lib.time_order_pkg.to_3d_type 0 33 (_entity (_in ))))
		(_port (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~12 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_port (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~12 0 36 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal ein1_t ~exttime_order_lib.time_order_pkg.to_2e_type 0 52 (_architecture (_uni ))))
		(_signal (_internal cin1_t ~exttime_order_lib.time_order_pkg.to_2c_type 0 53 (_architecture (_uni ))))
		(_signal (_internal din1_t ~exttime_order_lib.time_order_pkg.to_2d_type 0 54 (_architecture (_uni ))))
		(_signal (_internal ein2_t ~exttime_order_lib.time_order_pkg.to_2e_type 0 55 (_architecture (_uni ))))
		(_signal (_internal cin2_t ~exttime_order_lib.time_order_pkg.to_2c_type 0 56 (_architecture (_uni ))))
		(_signal (_internal din2_t ~exttime_order_lib.time_order_pkg.to_2d_type 0 57 (_architecture (_uni ))))
		(_signal (_internal emin1 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~132 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal cmin1 ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~132 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~134 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal dmin1 ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~134 0 60 (_architecture (_uni ))))
		(_signal (_internal emin2 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal cmin2 ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~132 0 62 (_architecture (_uni ))))
		(_signal (_internal dmin2 ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~134 0 63 (_architecture (_uni ))))
		(_process
			(line__98(_architecture 0 0 98 (_assignment (_simple)(_alias((ein1_t)(ein(1))(ein(2))))(_target(8))(_sensitivity(2(2))(2(1))))))
			(line__99(_architecture 1 0 99 (_assignment (_simple)(_alias((cin1_t)(cin(1))(cin(2))))(_target(9))(_sensitivity(3(2))(3(1))))))
			(line__100(_architecture 2 0 100 (_assignment (_simple)(_alias((din1_t)(din(1))(din(2))))(_target(10))(_sensitivity(4(2))(4(1))))))
			(line__101(_architecture 3 0 101 (_assignment (_simple)(_alias((ein2_t)(emin1)(ein(3))))(_target(11))(_sensitivity(14)(2(3))))))
			(line__102(_architecture 4 0 102 (_assignment (_simple)(_alias((cin2_t)(cmin1)(cin(3))))(_target(12))(_sensitivity(15)(3(3))))))
			(line__103(_architecture 5 0 103 (_assignment (_simple)(_alias((din2_t)(dmin1)(din(3))))(_target(13))(_sensitivity(16)(4(3))))))
			(oreg_pcs(_architecture 6 0 118 (_process (_simple)(_target(5)(6)(7))(_sensitivity(0))(_read(17)(18)(19)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~exttime_order_lib.time_order_pkg.to_3e_type (. time_order_pkg to_3e_type)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external time_order_lib.time_order_pkg.TO_CWIDTH (. time_order_pkg TO_CWIDTH)))
		(_type (_external ~exttime_order_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~159 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~159)))
		(_type (_external ~exttime_order_lib.time_order_pkg.to_3c_type (. time_order_pkg to_3c_type)))
		(_variable (_external time_order_lib.time_order_pkg.TO_DWIDTH (. time_order_pkg TO_DWIDTH)))
		(_type (_external ~exttime_order_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1512 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1512)))
		(_type (_external ~exttime_order_lib.time_order_pkg.to_3d_type (. time_order_pkg to_3d_type)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~exttime_order_lib.time_order_pkg.to_2e_type (. time_order_pkg to_2e_type)))
		(_type (_external ~exttime_order_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153)))
		(_type (_external ~exttime_order_lib.time_order_pkg.to_2c_type (. time_order_pkg to_2c_type)))
		(_type (_external ~exttime_order_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156)))
		(_type (_external ~exttime_order_lib.time_order_pkg.to_2d_type (. time_order_pkg to_2d_type)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behave 7 -1
	)
)
I 000047 55 6401          1402512466221 behave
(_unit VHDL (tom_4_to_1 0 27 (behave 0 40 ))
	(_version va7)
	(_time 1402512466222 2014.06.11 14:47:46)
	(_source (\./../../source/tom_4_to_1.vhd\))
	(_use (.(time_order_pkg))(std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code b0b5bde4e6e7b0a5e1b2a4e9b7b7b4b6e6b5e6b3b1)
	(_entity
		(_time 1402512466219)
		(_use (.(time_order_pkg))(std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(tom_2_to_1
			(_object
				(_port (_internal ein ~exttime_order_lib.time_order_pkg.to_2e_type 0 44 (_entity (_in ))))
				(_port (_internal cin ~exttime_order_lib.time_order_pkg.to_2c_type 0 45 (_entity (_in ))))
				(_port (_internal din ~exttime_order_lib.time_order_pkg.to_2d_type 0 46 (_entity (_in ))))
				(_port (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
				(_port (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~13 0 48 (_entity (_out ))))
				(_port (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~13 0 49 (_entity (_out ))))
			)
		)
	)
	(_instantiation tom_4_11 0 65 (_component tom_2_to_1 )
		(_port
			((ein)(ein(1)))
			((cin)(cin(1)))
			((din)(din(1)))
			((emin)(emin1_t(1)))
			((cmin)(cmin1_t(1)))
			((dmin)(dmin1_t(1)))
		)
		(_use (_entity . tom_2_to_1)
		)
	)
	(_instantiation tom_4_12 0 75 (_component tom_2_to_1 )
		(_port
			((ein)(ein(2)))
			((cin)(cin(2)))
			((din)(din(2)))
			((emin)(emin1_t(2)))
			((cmin)(cmin1_t(2)))
			((dmin)(dmin1_t(2)))
		)
		(_use (_entity . tom_2_to_1)
		)
	)
	(_instantiation tom_4_21 0 86 (_component tom_2_to_1 )
		(_port
			((ein)(ein2_t))
			((cin)(cin2_t))
			((din)(din2_t))
			((emin)(emin2))
			((cmin)(cmin2))
			((dmin)(dmin2))
		)
		(_use (_entity . tom_2_to_1)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in )(_event))))
		(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal ein ~exttime_order_lib.time_order_pkg.to_4e_type 0 31 (_entity (_in ))))
		(_port (_internal cin ~exttime_order_lib.time_order_pkg.to_4c_type 0 32 (_entity (_in ))))
		(_port (_internal din ~exttime_order_lib.time_order_pkg.to_4d_type 0 33 (_entity (_in ))))
		(_port (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~12 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_port (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~12 0 36 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal ein2_t ~exttime_order_lib.time_order_pkg.to_2e_type 0 52 (_architecture (_uni ))))
		(_signal (_internal cin2_t ~exttime_order_lib.time_order_pkg.to_2c_type 0 53 (_architecture (_uni ))))
		(_signal (_internal din2_t ~exttime_order_lib.time_order_pkg.to_2d_type 0 54 (_architecture (_uni ))))
		(_signal (_internal emin1_t ~exttime_order_lib.time_order_pkg.to_2e_type 0 55 (_architecture (_uni ))))
		(_signal (_internal cmin1_t ~exttime_order_lib.time_order_pkg.to_2c_type 0 56 (_architecture (_uni ))))
		(_signal (_internal dmin1_t ~exttime_order_lib.time_order_pkg.to_2d_type 0 57 (_architecture (_uni ))))
		(_signal (_internal emin2 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~132 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal cmin2 ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~132 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~134 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal dmin2 ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~134 0 60 (_architecture (_uni ))))
		(_process
			(line__105(_architecture 0 0 105 (_assignment (_simple)(_alias((ein2_t)(emin1_t(1))(emin1_t(2))))(_target(8))(_sensitivity(11(2))(11(1))))))
			(line__106(_architecture 1 0 106 (_assignment (_simple)(_alias((cin2_t)(cmin1_t(1))(cmin1_t(2))))(_target(9))(_sensitivity(12(2))(12(1))))))
			(line__107(_architecture 2 0 107 (_assignment (_simple)(_alias((din2_t)(dmin1_t(1))(dmin1_t(2))))(_target(10))(_sensitivity(13(2))(13(1))))))
			(oreg_pcs(_architecture 3 0 124 (_process (_simple)(_target(5)(6)(7))(_sensitivity(0))(_read(14)(15)(16)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~exttime_order_lib.time_order_pkg.to_2e_type (. time_order_pkg to_2e_type)))
		(_type (_external ~exttime_order_lib.time_order_pkg.to_4e_type (. time_order_pkg to_4e_type)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external time_order_lib.time_order_pkg.TO_CWIDTH (. time_order_pkg TO_CWIDTH)))
		(_type (_external ~exttime_order_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153)))
		(_type (_external ~exttime_order_lib.time_order_pkg.to_2c_type (. time_order_pkg to_2c_type)))
		(_type (_external ~exttime_order_lib.time_order_pkg.to_4c_type (. time_order_pkg to_4c_type)))
		(_variable (_external time_order_lib.time_order_pkg.TO_DWIDTH (. time_order_pkg TO_DWIDTH)))
		(_type (_external ~exttime_order_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156)))
		(_type (_external ~exttime_order_lib.time_order_pkg.to_2d_type (. time_order_pkg to_2d_type)))
		(_type (_external ~exttime_order_lib.time_order_pkg.to_4d_type (. time_order_pkg to_4d_type)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behave 4 -1
	)
)
I 000047 55 10877         1402512466431 behave
(_unit VHDL (tom_10_to_1 0 25 (behave 0 37 ))
	(_version va7)
	(_time 1402512466432 2014.06.11 14:47:46)
	(_source (\./../../source/tom_10_to_1.vhd\))
	(_use (.(time_order_pkg))(std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 7b7e2e7a7f2c7b6e242b6a242a7e2d7c7f7d2d7e2d)
	(_entity
		(_time 1402512466429)
		(_use (.(time_order_pkg))(std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(tom_3_to_1
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal ein ~exttime_order_lib.time_order_pkg.to_3e_type 0 56 (_entity (_in ))))
				(_port (_internal cin ~exttime_order_lib.time_order_pkg.to_3c_type 0 57 (_entity (_in ))))
				(_port (_internal din ~exttime_order_lib.time_order_pkg.to_3d_type 0 58 (_entity (_in ))))
				(_port (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_out ))))
				(_port (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~132 0 60 (_entity (_out ))))
				(_port (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~134 0 61 (_entity (_out ))))
			)
		)
		(tom_4_to_1
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal ein ~exttime_order_lib.time_order_pkg.to_4e_type 0 43 (_entity (_in ))))
				(_port (_internal cin ~exttime_order_lib.time_order_pkg.to_4c_type 0 44 (_entity (_in ))))
				(_port (_internal din ~exttime_order_lib.time_order_pkg.to_4d_type 0 45 (_entity (_in ))))
				(_port (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
				(_port (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~13 0 47 (_entity (_out ))))
				(_port (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~13 0 48 (_entity (_out ))))
			)
		)
	)
	(_instantiation tom_3_to_1_11 0 85 (_component tom_3_to_1 )
		(_port
			((clk)(clk))
			((ce)(ce))
			((ein)(ein11_t))
			((cin)(cin11_t))
			((din)(din11_t))
			((emin)(emin1_t(1)))
			((cmin)(cmin1_t(1)))
			((dmin)(dmin1_t(1)))
		)
		(_use (_entity . tom_3_to_1)
		)
	)
	(_instantiation tom_3_to_1_12 0 97 (_component tom_3_to_1 )
		(_port
			((clk)(clk))
			((ce)(ce))
			((ein)(ein12_t))
			((cin)(cin12_t))
			((din)(din12_t))
			((emin)(emin1_t(2)))
			((cmin)(cmin1_t(2)))
			((dmin)(dmin1_t(2)))
		)
		(_use (_entity . tom_3_to_1)
		)
	)
	(_instantiation tom_4_to_1_13 0 109 (_component tom_4_to_1 )
		(_port
			((clk)(clk))
			((ce)(ce))
			((ein)(ein13_t))
			((cin)(cin13_t))
			((din)(din13_t))
			((emin)(emin1_t(3)))
			((cmin)(cmin1_t(3)))
			((dmin)(dmin1_t(3)))
		)
		(_use (_entity . tom_4_to_1)
		)
	)
	(_instantiation tom_3_to_1_21 0 123 (_component tom_3_to_1 )
		(_port
			((clk)(clk))
			((ce)(ce))
			((ein)(ein2_t))
			((cin)(cin2_t))
			((din)(din2_t))
			((emin)(emin))
			((cmin)(cmin))
			((dmin)(dmin))
		)
		(_use (_entity . tom_3_to_1)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
		(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal ein ~exttime_order_lib.time_order_pkg.to_10e_type 0 29 (_entity (_in ))))
		(_port (_internal cin ~exttime_order_lib.time_order_pkg.to_10c_type 0 30 (_entity (_in ))))
		(_port (_internal din ~exttime_order_lib.time_order_pkg.to_10d_type 0 31 (_entity (_in ))))
		(_port (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~12 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_port (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~12 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~132 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~134 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal ein11_t ~exttime_order_lib.time_order_pkg.to_3e_type 0 64 (_architecture (_uni ))))
		(_signal (_internal cin11_t ~exttime_order_lib.time_order_pkg.to_3c_type 0 65 (_architecture (_uni ))))
		(_signal (_internal din11_t ~exttime_order_lib.time_order_pkg.to_3d_type 0 66 (_architecture (_uni ))))
		(_signal (_internal ein12_t ~exttime_order_lib.time_order_pkg.to_3e_type 0 67 (_architecture (_uni ))))
		(_signal (_internal cin12_t ~exttime_order_lib.time_order_pkg.to_3c_type 0 68 (_architecture (_uni ))))
		(_signal (_internal din12_t ~exttime_order_lib.time_order_pkg.to_3d_type 0 69 (_architecture (_uni ))))
		(_signal (_internal ein13_t ~exttime_order_lib.time_order_pkg.to_4e_type 0 70 (_architecture (_uni ))))
		(_signal (_internal cin13_t ~exttime_order_lib.time_order_pkg.to_4c_type 0 71 (_architecture (_uni ))))
		(_signal (_internal din13_t ~exttime_order_lib.time_order_pkg.to_4d_type 0 72 (_architecture (_uni ))))
		(_signal (_internal emin1_t ~exttime_order_lib.time_order_pkg.to_3e_type 0 74 (_architecture (_uni ))))
		(_signal (_internal cmin1_t ~exttime_order_lib.time_order_pkg.to_3c_type 0 75 (_architecture (_uni ))))
		(_signal (_internal dmin1_t ~exttime_order_lib.time_order_pkg.to_3d_type 0 76 (_architecture (_uni ))))
		(_signal (_internal ein2_t ~exttime_order_lib.time_order_pkg.to_3e_type 0 78 (_architecture (_uni ))))
		(_signal (_internal cin2_t ~exttime_order_lib.time_order_pkg.to_3c_type 0 79 (_architecture (_uni ))))
		(_signal (_internal din2_t ~exttime_order_lib.time_order_pkg.to_3d_type 0 80 (_architecture (_uni ))))
		(_process
			(line__146(_architecture 0 0 146 (_assignment (_simple)(_alias((ein11_t)(ein(1))(ein(2))(ein(3))))(_target(8))(_sensitivity(2(3))(2(2))(2(1))))))
			(line__147(_architecture 1 0 147 (_assignment (_simple)(_alias((cin11_t)(cin(1))(cin(2))(cin(3))))(_target(9))(_sensitivity(3(3))(3(2))(3(1))))))
			(line__148(_architecture 2 0 148 (_assignment (_simple)(_alias((din11_t)(din(1))(din(2))(din(3))))(_target(10))(_sensitivity(4(3))(4(2))(4(1))))))
			(line__150(_architecture 3 0 150 (_assignment (_simple)(_alias((ein12_t)(ein(4))(ein(5))(ein(6))))(_target(11))(_sensitivity(2(6))(2(5))(2(4))))))
			(line__151(_architecture 4 0 151 (_assignment (_simple)(_alias((cin12_t)(cin(4))(cin(5))(cin(6))))(_target(12))(_sensitivity(3(6))(3(5))(3(4))))))
			(line__152(_architecture 5 0 152 (_assignment (_simple)(_alias((din12_t)(din(4))(din(5))(din(6))))(_target(13))(_sensitivity(4(6))(4(5))(4(4))))))
			(line__154(_architecture 6 0 154 (_assignment (_simple)(_alias((ein13_t)(ein(7))(ein(8))(ein(9))(ein(10))))(_target(14))(_sensitivity(2(10))(2(9))(2(8))(2(7))))))
			(line__155(_architecture 7 0 155 (_assignment (_simple)(_alias((cin13_t)(cin(7))(cin(8))(cin(9))(cin(10))))(_target(15))(_sensitivity(3(10))(3(9))(3(8))(3(7))))))
			(line__156(_architecture 8 0 156 (_assignment (_simple)(_alias((din13_t)(din(7))(din(8))(din(9))(din(10))))(_target(16))(_sensitivity(4(10))(4(9))(4(8))(4(7))))))
			(line__158(_architecture 9 0 158 (_assignment (_simple)(_alias((ein2_t)(emin1_t)))(_target(20))(_sensitivity(17)))))
			(line__159(_architecture 10 0 159 (_assignment (_simple)(_alias((cin2_t)(cmin1_t)))(_target(21))(_sensitivity(18)))))
			(line__160(_architecture 11 0 160 (_assignment (_simple)(_alias((din2_t)(dmin1_t)))(_target(22))(_sensitivity(19)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~exttime_order_lib.time_order_pkg.to_10e_type (. time_order_pkg to_10e_type)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external time_order_lib.time_order_pkg.TO_CWIDTH (. time_order_pkg TO_CWIDTH)))
		(_type (_external ~exttime_order_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1524 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1524)))
		(_type (_external ~exttime_order_lib.time_order_pkg.to_10c_type (. time_order_pkg to_10c_type)))
		(_variable (_external time_order_lib.time_order_pkg.TO_DWIDTH (. time_order_pkg TO_DWIDTH)))
		(_type (_external ~exttime_order_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1527 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1527)))
		(_type (_external ~exttime_order_lib.time_order_pkg.to_10d_type (. time_order_pkg to_10d_type)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~exttime_order_lib.time_order_pkg.to_2e_type (. time_order_pkg to_2e_type)))
		(_type (_external ~exttime_order_lib.time_order_pkg.to_4e_type (. time_order_pkg to_4e_type)))
		(_type (_external ~exttime_order_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153)))
		(_type (_external ~exttime_order_lib.time_order_pkg.to_2c_type (. time_order_pkg to_2c_type)))
		(_type (_external ~exttime_order_lib.time_order_pkg.to_4c_type (. time_order_pkg to_4c_type)))
		(_type (_external ~exttime_order_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156)))
		(_type (_external ~exttime_order_lib.time_order_pkg.to_2d_type (. time_order_pkg to_2d_type)))
		(_type (_external ~exttime_order_lib.time_order_pkg.to_4d_type (. time_order_pkg to_4d_type)))
		(_type (_external ~exttime_order_lib.time_order_pkg.to_3e_type (. time_order_pkg to_3e_type)))
		(_type (_external ~exttime_order_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~159 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~159)))
		(_type (_external ~exttime_order_lib.time_order_pkg.to_3c_type (. time_order_pkg to_3c_type)))
		(_type (_external ~exttime_order_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1512 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1512)))
		(_type (_external ~exttime_order_lib.time_order_pkg.to_3d_type (. time_order_pkg to_3d_type)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behave 12 -1
	)
)
I 000047 55 10845         1402512466649 behave
(_unit VHDL (time_order 0 37 (behave 0 53 ))
	(_version va7)
	(_time 1402512466650 2014.06.11 14:47:46)
	(_source (\./../../source/time_order.vhd\))
	(_use (.(time_order_pkg))(.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 55500356590255435954130f525257535153505257)
	(_entity
		(_time 1402512466647)
		(_use (.(time_order_pkg))(.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(MATH_REAL)))
	)
	(_component
		(tom_10_to_1
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal ein ~exttime_order_lib.time_order_pkg.to_10e_type 0 59 (_entity (_in ))))
				(_port (_internal cin ~exttime_order_lib.time_order_pkg.to_10c_type 0 60 (_entity (_in ))))
				(_port (_internal din ~exttime_order_lib.time_order_pkg.to_10d_type 0 61 (_entity (_in ))))
				(_port (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_out ))))
				(_port (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~13 0 63 (_entity (_out ))))
				(_port (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~13 0 64 (_entity (_out ))))
			)
		)
	)
	(_instantiation rpc_tom_ins 0 100 (_component tom_10_to_1 )
		(_port
			((clk)(clk))
			((ce)(ce))
			((ein)(ein_t))
			((cin)(cin_t))
			((din)(din_t))
			((emin)(emin))
			((cmin)(cmin))
			((dmin)(dmin))
		)
		(_use (_entity . tom_10_to_1)
		)
	)
	(_generate INPUT_GEN 0 121 (_for ~INTEGER~range~1~to~NUM_LANES~13 )
		(_object
			(_constant (_internal N ~INTEGER~range~1~to~NUM_LANES~13 0 122 (_architecture )))
			(_process
				(line__123(_architecture 0 0 123 (_assignment (_simple)(_target(9(_object 2)))(_sensitivity(4(_object 2)))(_read(4(_object 2))))))
				(line__124(_architecture 1 0 124 (_assignment (_simple)(_target(10(_object 2)))(_sensitivity(5(_object 2(_range 15))))(_read(5(_object 2(_range 16)))))))
				(line__125(_architecture 2 0 125 (_assignment (_simple)(_target(11(_object 2)))(_sensitivity(5(_object 2(_range 17))))(_read(5(_object 2(_range 18)))))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal NUM_LANES ~extSTD.STANDARD.INTEGER 0 39 (_entity )))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in )(_event))))
		(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
		(_port (_internal dst_full ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~NUM_LANES}~12 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(c 19))))))
		(_port (_internal src_epty ~STD_LOGIC_VECTOR{1~to~NUM_LANES}~12 0 45 (_entity (_in ))))
		(_port (_internal din ~exttime_order_lib.tdc_pkg.tdc_dout_type 0 46 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~NUM_LANES}~122 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(c 20))))))
		(_port (_internal src_re ~STD_LOGIC_VECTOR{1~to~NUM_LANES}~122 0 47 (_entity (_out ))))
		(_port (_internal dst_we ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_WIDTH-1~downto~0}~12 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{TO_WIDTH-1~downto~0}~12 0 49 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_constant (_internal LANE_BITS ~extSTD.STANDARD.INTEGER 0 67 (_architecture (_code 21))))
		(_type (_internal ~to_mape_type{1~to~NUM_LANES}~13 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(c 22))))))
		(_signal (_internal ein_t ~to_mape_type{1~to~NUM_LANES}~13 0 69 (_architecture (_uni ))))
		(_type (_internal ~to_mapc_type{1~to~NUM_LANES}~13 0 70 (_array ~exttime_order_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~15 ((_to (i 1)(c 23))))))
		(_signal (_internal cin_t ~to_mapc_type{1~to~NUM_LANES}~13 0 70 (_architecture (_uni ))))
		(_type (_internal ~to_mapd_type{1~to~NUM_LANES}~13 0 71 (_array ~exttime_order_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~15 ((_to (i 1)(c 24))))))
		(_signal (_internal din_t ~to_mapd_type{1~to~NUM_LANES}~13 0 71 (_architecture (_uni ))))
		(_signal (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 73 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~134 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~134 0 74 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~136 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~136 0 75 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~NUM_LANES}~13 0 77 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(c 25))))))
		(_signal (_internal one_hot_ch_t ~STD_LOGIC_VECTOR{1~to~NUM_LANES}~13 0 77 (_architecture (_uni ))))
		(_signal (_internal src_re_d0 ~STD_LOGIC_VECTOR{1~to~NUM_LANES}~13 0 78 (_architecture (_uni ))))
		(_signal (_internal src_re_q0 ~STD_LOGIC_VECTOR{1~to~NUM_LANES}~13 0 79 (_architecture (_uni (_code 26)))))
		(_signal (_internal out_cmp_d0 ~extieee.std_logic_1164.STD_LOGIC 0 80 (_architecture (_uni ))))
		(_signal (_internal out_cmp_q0 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_architecture (_uni ((i 2))))))
		(_signal (_internal out_cmp_d1 ~extieee.std_logic_1164.STD_LOGIC 0 82 (_architecture (_uni ))))
		(_signal (_internal out_cmp_q1 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_architecture (_uni ((i 2))))))
		(_signal (_internal out_cmp_q2 ~extieee.std_logic_1164.STD_LOGIC 0 84 (_architecture (_uni ((i 2))))))
		(_signal (_internal out_cmp_vec ~STD_LOGIC_VECTOR{1~to~NUM_LANES}~13 0 85 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_WIDTH-1~downto~0}~13 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_signal (_internal dout_q0 ~STD_LOGIC_VECTOR{TO_WIDTH-1~downto~0}~13 0 86 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal dout_q1 ~STD_LOGIC_VECTOR{TO_WIDTH-1~downto~0}~13 0 87 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 89 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 89 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~1~to~NUM_LANES~13 0 122 (_scalar (_to (i 1)(c 27)))))
		(_process
			(line__128(_architecture 3 0 128 (_assignment (_simple)(_target(6))(_sensitivity(17)))))
			(line__130(_architecture 4 0 130 (_assignment (_simple)(_alias((dst_we)(out_cmp_q2)))(_simpleassign BUF)(_target(7))(_sensitivity(22)))))
			(line__132(_architecture 5 0 132 (_assignment (_simple)(_alias((dout)(dout_q1)))(_target(8))(_sensitivity(25)))))
			(line__135(_architecture 6 0 135 (_assignment (_simple)(_alias((dout_q0)(cmin)(dmin)))(_target(24))(_sensitivity(13)(14)))))
			(line__138(_architecture 7 0 138 (_assignment (_simple)(_target(15))(_sensitivity(13(_range 28)))(_read(13(_range 29))))))
			(line__141(_architecture 8 0 141 (_assignment (_simple)(_target(18))(_sensitivity(24)(25)))))
			(line__142(_architecture 9 0 142 (_assignment (_simple)(_target(20))(_sensitivity(12)(19)))))
			(line__143(_architecture 10 0 143 (_assignment (_simple)(_target(23))(_sensitivity(19)))))
			(line__145(_architecture 11 0 145 (_assignment (_simple)(_target(16))(_sensitivity(15)(23)(4)))))
			(line__148(_architecture 12 0 148 (_assignment (_simple)(_alias((temp)(cmin(d_7_4))))(_target(26))(_sensitivity(13(d_7_4))))))
			(io_regs_pcs(_architecture 13 0 158 (_process (_simple)(_sensitivity(0)))))
			(valid_pcs(_architecture 14 0 167 (_process (_simple)(_target(17)(19)(21)(22)(25))(_sensitivity(0))(_read(16)(18)(20)(21)(24)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external TO_CH_FUN (. time_order_pkg 0))
			(_external TO_CH2ONEHOT (. time_order_pkg 1))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_variable (_external time_order_lib.tdc_pkg.TDC_CWIDTH (. tdc_pkg TDC_CWIDTH)))
		(_variable (_external time_order_lib.tdc_pkg.TDC_TWIDTH (. tdc_pkg TDC_TWIDTH)))
		(_variable (_external time_order_lib.tdc_pkg.TDC_FWIDTH (. tdc_pkg TDC_FWIDTH)))
		(_type (_external ~exttime_order_lib.tdc_pkg.~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15)))
		(_variable (_external time_order_lib.tdc_pkg.TDC_NUM_CHAN (. tdc_pkg TDC_NUM_CHAN)))
		(_type (_external ~exttime_order_lib.tdc_pkg.tdc_dout_type (. tdc_pkg tdc_dout_type)))
		(_variable (_external time_order_lib.time_order_pkg.TO_CWIDTH (. time_order_pkg TO_CWIDTH)))
		(_variable (_external time_order_lib.time_order_pkg.TO_DWIDTH (. time_order_pkg TO_DWIDTH)))
		(_variable (_external time_order_lib.time_order_pkg.TO_WIDTH (. time_order_pkg TO_WIDTH)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~exttime_order_lib.time_order_pkg.to_10e_type (. time_order_pkg to_10e_type)))
		(_type (_external ~exttime_order_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1524 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1524)))
		(_type (_external ~exttime_order_lib.time_order_pkg.to_10c_type (. time_order_pkg to_10c_type)))
		(_type (_external ~exttime_order_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1527 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1527)))
		(_type (_external ~exttime_order_lib.time_order_pkg.to_10d_type (. time_order_pkg to_10d_type)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~exttime_order_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~15 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~15)))
		(_type (_external ~exttime_order_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~15 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~15)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behave 30 -1
	)
)
I 000047 55 3123          1402512466857 behave
(_unit VHDL (tdc_stim 0 23 (behave 0 35 ))
	(_version va7)
	(_time 1402512466858 2014.06.11 14:47:46)
	(_source (\./../source/tdc_stim.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(MATH_REAL)))
	(_parameters dbg usedpackagebody)
	(_code 30356735346767256561236b653639366437343634)
	(_entity
		(_time 1402512466855)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal USE_PRNG ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity )))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in )(_event))))
		(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal run_reset ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_port (_internal tb ~STD_LOGIC_VECTOR{5~downto~1}~12 0 31 (_entity (_out ))))
		(_port (_internal tb16 ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal tb_ctr ~STD_LOGIC_VECTOR{6~downto~0}~13 0 38 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal tb_prng ~STD_LOGIC_VECTOR{6~downto~0}~13 0 39 (_architecture (_uni ((_others(i 2)))))))
		(_variable (_internal seed1 ~extSTD.STANDARD.POSITIVE 0 66 (_process 3 )))
		(_variable (_internal seed2 ~extSTD.STANDARD.POSITIVE 0 66 (_process 3 )))
		(_variable (_internal rand ~extSTD.STANDARD.REAL 0 67 (_process 3 )))
		(_variable (_internal int_rand ~extSTD.STANDARD.INTEGER 0 68 (_process 3 )))
		(_process
			(line__43(_architecture 0 0 43 (_assignment (_simple)(_target(4))(_sensitivity(6(d_5_1))(7(d_5_1))))))
			(line__44(_architecture 1 0 44 (_assignment (_simple)(_target(5))(_sensitivity(6(6))(7(6))))))
			(tb_ctr_pcs(_architecture 2 0 49 (_process (_simple)(_target(6))(_sensitivity(0)(2))(_read(6)(3)))))
			(tb_prng_pcs(_architecture 3 0 65 (_process (_simple)(_target(7))(_sensitivity(0))(_monitor)(_read(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external UNIFORM (ieee MATH_REAL 8))
			(_external TRUNC (ieee MATH_REAL 4))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 131586 )
	)
	(_model . behave 4 -1
	)
)
I 000039 55 2267 1402512464638 tdc_pkg
(_unit VHDL (tdc_pkg 0 24 (tdc_pkg 0 56 ))
	(_version va7)
	(_time 1402512491769 2014.06.11 14:48:11)
	(_source (\./../../../tdc/source/tdc_pkg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code 818ed18f84d6d694d2d091db828786868587858782)
	(_entity
		(_time 1402512464638)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_constant (_internal TDC_NUM_CHAN ~extSTD.STANDARD.INTEGER 0 29 (_entity ((i 10)))))
		(_constant (_internal TDC_TWIDTH ~extSTD.STANDARD.INTEGER 0 30 (_entity ((i 9)))))
		(_constant (_internal TDC_CWIDTH ~extSTD.STANDARD.INTEGER 0 31 (_entity ((i 4)))))
		(_constant (_internal TDC_FWIDTH ~extSTD.STANDARD.INTEGER 0 32 (_entity ((i 13)))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~15 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_constant (_internal TDC_INIT_VAL ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~15 0 33 (_entity ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~15 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_type (_internal tb_vec_type 0 40 (_array ~STD_LOGIC_VECTOR{5~downto~1}~15 ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 0))))))
		(_type (_internal tdc_dout_type 0 41 (_array ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 ((_to (i 1)(i 10))))))
		(_subprogram
			(_internal TDC_INIT_FUN 0 0 47 (_entity (_function )))
			(_internal BIN_TO_ONEHOT 1 0 48 (_entity (_function )))
			(_internal SWAP_BITS 2 0 49 (_entity (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . tdc_pkg 3 -1
	)
)
I 000051 55 5906          1402512491979 fwft_arch0
(_unit VHDL (tdc_fifo 0 26 (fwft_arch0 0 48 ))
	(_version va7)
	(_time 1402512491980 2014.06.11 14:48:11)
	(_source (\./../../../tdc/source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 4c431d4e1b1b1b59134f5a16144a4a4a1a4b484a48)
	(_entity
		(_time 1402512464855)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 38 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 50 (_architecture (_code 14))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_type (_internal ram_type 0 52 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 16 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 54 (_architecture (_uni (_code 17)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 55 (_architecture (_uni (_code 19)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 56 (_architecture (_uni (_code 20)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 57 (_architecture (_uni (_code 21)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 58 (_architecture (_uni (_code 22)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 23 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 59 (_architecture (_uni (_code 24)))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ))))
		(_signal (_internal empty_i ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ))))
		(_process
			(line__80(_architecture 0 0 80 (_assignment (_simple)(_alias((empty)(dout_valid)))(_simpleassign "not")(_target(5))(_sensitivity(14)))))
			(line__85(_architecture 1 0 85 (_assignment (_simple)(_target(16))(_sensitivity(18)(3)))))
			(line__88(_architecture 2 0 88 (_assignment (_simple)(_target(15))(_sensitivity(14)(20)(2)))))
			(line__91(_architecture 3 0 91 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(17))(_sensitivity(15)(16)))))
			(line__92(_architecture 4 0 92 (_assignment (_simple)(_target(20))(_sensitivity(12)))))
			(line__93(_architecture 5 0 93 (_assignment (_simple)(_target(21))(_sensitivity(12)))))
			(line__94(_architecture 6 0 94 (_assignment (_simple)(_target(18))(_sensitivity(12)))))
			(line__95(_architecture 7 0 95 (_assignment (_simple)(_target(19))(_sensitivity(12)))))
			(line__98(_architecture 8 0 98 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 9 0 104 (_process (_simple)(_target(11)(14)(22)(7))(_sensitivity(0))(_read(10)(13)(15)(2)))))
			(wr_pcs(_architecture 10 0 132 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(19)(3)(4)))))
			(ptr_pcs(_architecture 11 0 145 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(15)(16)(17)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch0 25 -1
	)
)
I 000051 55 6590          1402512491986 fwft_arch1
(_unit VHDL (tdc_fifo 0 26 (fwft_arch1 0 185 ))
	(_version va7)
	(_time 1402512491987 2014.06.11 14:48:11)
	(_source (\./../../../tdc/source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 4c431d4e1b1b1b59484d5a16144a4a4a1a4b484a48)
	(_entity
		(_time 1402512464855)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 38 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 187 (_architecture (_code 15))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 189 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_type (_internal ram_type 0 189 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 17 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 191 (_architecture (_uni (_code 18)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 192 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 19 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 192 (_architecture (_uni (_code 20)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 193 (_architecture (_uni (_code 21)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 194 (_architecture (_uni (_code 22)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 195 (_architecture (_uni (_code 23)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 196 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 24 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 196 (_architecture (_uni (_code 25)))))
		(_signal (_internal ram_dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 197 (_architecture (_uni (_code 26)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 198 (_architecture (_uni (_code 27)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 199 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 200 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 201 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 202 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 203 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 204 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 205 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 206 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 206 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 207 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 208 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 209 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 210 (_architecture (_uni ))))
		(_process
			(line__228(_architecture 0 0 228 (_assignment (_simple)(_target(16))(_sensitivity(17)(18)(19)))))
			(line__230(_architecture 1 0 230 (_assignment (_simple)(_target(17))(_sensitivity(18)(19)(20)(2)))))
			(line__232(_architecture 2 0 232 (_assignment (_simple)(_target(22))(_sensitivity(24)(3)))))
			(line__235(_architecture 3 0 235 (_assignment (_simple)(_target(21))(_sensitivity(18)(19)(20)(26)))))
			(line__239(_architecture 4 0 239 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(23))(_sensitivity(21)(22)))))
			(line__240(_architecture 5 0 240 (_assignment (_simple)(_target(26))(_sensitivity(12)))))
			(line__241(_architecture 6 0 241 (_assignment (_simple)(_target(27))(_sensitivity(12)))))
			(line__242(_architecture 7 0 242 (_assignment (_simple)(_target(24))(_sensitivity(12)))))
			(line__243(_architecture 8 0 243 (_assignment (_simple)(_target(25))(_sensitivity(12)))))
			(line__247(_architecture 9 0 247 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 10 0 253 (_process (_simple)(_target(11)(14)(15)(18)(19)(20)(5)(7))(_sensitivity(0))(_read(10)(13)(14)(15)(16)(17)(19)(21)(2)))))
			(wr_pcs(_architecture 11 0 303 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(25)(3)(4)))))
			(ptr_pcs(_architecture 12 0 316 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(21)(22)(23)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch1 28 -1
	)
)
I 000051 55 5150          1402512491993 fwft_arch2
(_unit VHDL (tdc_fifo 0 26 (fwft_arch2 0 357 ))
	(_version va7)
	(_time 1402512491994 2014.06.11 14:48:11)
	(_source (\./../../../tdc/source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 5c530d5f0b0b0b490d0f4a06045a5a5a0a5b585a58)
	(_entity
		(_time 1402512464855)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 38 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 359 (_architecture (_code 10))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 361 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_type (_internal ram_type 0 361 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 12 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 363 (_architecture (_uni (_code 13)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 364 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 364 (_architecture (_uni (_code 15)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 365 (_architecture (_uni (_code 16)))))
		(_signal (_internal new_wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 366 (_architecture (_uni (_code 17)))))
		(_signal (_internal new_rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 367 (_architecture (_uni (_code 18)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 368 (_architecture (_uni (_code 19)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 369 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 20 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 369 (_architecture (_uni (_code 21)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 370 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 371 (_architecture (_uni ))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 372 (_architecture (_uni ((i 2))))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 373 (_architecture (_uni ((i 2))))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 374 (_architecture (_uni ((i 3))))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 375 (_architecture (_uni ((i 3))))))
		(_process
			(line__388(_architecture 0 0 388 (_assignment (_simple)(_alias((full)(full_d)))(_simpleassign BUF)(_target(6))(_sensitivity(17)))))
			(line__392(_architecture 1 0 392 (_assignment (_simple)(_target(16))(_sensitivity(17)(3)))))
			(line__393(_architecture 2 0 393 (_assignment (_simple)(_target(11))(_sensitivity(9)(16)))))
			(line__394(_architecture 3 0 394 (_assignment (_simple)(_target(12))(_sensitivity(10)(19)(2)))))
			(line__400(_architecture 4 0 400 (_assignment (_simple)(_target(14))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 5 0 406 (_process (_simple)(_target(13)(5)(7))(_sensitivity(0))(_read(10)(14)(19)))))
			(wr_pcs(_architecture 6 0 421 (_process (_simple)(_target(8))(_sensitivity(0))(_read(9)(16)(4)))))
			(ptr_pcs(_architecture 7 0 433 (_process (_simple)(_target(9)(10)(17)(19))(_sensitivity(0))(_read(11)(12)(16)(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_model . fwft_arch2 22 -1
	)
)
I 000049 55 5463          1402512491998 std_arch
(_unit VHDL (tdc_fifo 0 26 (std_arch 0 471 ))
	(_version va7)
	(_time 1402512491999 2014.06.11 14:48:11)
	(_source (\./../../../tdc/source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 5c530d5f0b0b0b4902584a06045a5a5a0a5b585a58)
	(_entity
		(_time 1402512464855)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 38 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 473 (_architecture (_code 13))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 475 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_type (_internal ram_type 0 475 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 15 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 477 (_architecture (_uni (_code 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 478 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 478 (_architecture (_uni (_code 18)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 479 (_architecture (_uni (_code 19)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 480 (_architecture (_uni (_code 20)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 481 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 21 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 481 (_architecture (_uni (_code 22)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 482 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 483 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 484 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 484 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 485 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 486 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 487 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 488 (_architecture (_uni ))))
		(_process
			(line__504(_architecture 0 0 504 (_assignment (_simple)(_target(14))(_sensitivity(16)(3)))))
			(line__505(_architecture 1 0 505 (_assignment (_simple)(_target(13))(_sensitivity(18)(2)))))
			(line__508(_architecture 2 0 508 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(15))(_sensitivity(13)(14)))))
			(line__509(_architecture 3 0 509 (_assignment (_simple)(_target(18))(_sensitivity(11)))))
			(line__510(_architecture 4 0 510 (_assignment (_simple)(_target(19))(_sensitivity(11)))))
			(line__511(_architecture 5 0 511 (_assignment (_simple)(_target(16))(_sensitivity(11)))))
			(line__512(_architecture 6 0 512 (_assignment (_simple)(_target(17))(_sensitivity(11)))))
			(line__515(_architecture 7 0 515 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 8 0 520 (_process (_simple)(_target(5)(7))(_sensitivity(0))(_read(12)(19)(2)))))
			(wr_pcs(_architecture 9 0 536 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(17)(3)(4)))))
			(ptr_pcs(_architecture 10 0 549 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(13)(14)(15)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . std_arch 23 -1
	)
)
I 000047 55 10455         1402512492320 behave
(_unit VHDL (tdc_channel 0 33 (behave 0 50 ))
	(_version va7)
	(_time 1402512492321 2014.06.11 14:48:12)
	(_source (\./../../../tdc/source/tdc_channel.vhd\(\C:/Aldec/Active-HDL 9.2/vlib/unisim/src/unisim_vcomp.vhd\)))
	(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(unisim(VCOMPONENTS)))
	(_parameters dbg)
	(_code a3acf1f4a4f4f4b6f5a4a2f3bbf9f3a5f6a5f6a5a6a5f0)
	(_entity
		(_time 1402512465197)
		(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(unisim(VCOMPONENTS)))
	)
	(_component
		(tdc_fifo
			(_object
				(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 54 (_entity -1 )))
				(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 55 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 61 (_entity (_in ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 64 (_entity (_out ))))
			)
		)
		(.unisim.VCOMPONENTS.FDCE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 2305 (_entity -1 ((i 0)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 2308 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 2309 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 2310 (_entity (_in ))))
				(_port (_internal CLR ~extieee.std_logic_1164.STD_ULOGIC 1 2311 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 2312 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.FDSE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 2800 (_entity -1 ((i 1)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 2803 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 2804 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 2805 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 2806 (_entity (_in ))))
				(_port (_internal S ~extieee.std_logic_1164.STD_ULOGIC 1 2807 (_entity (_in ))))
			)
		)
	)
	(_instantiation fifo_ins 0 98 (_component tdc_fifo )
		(_generic
			((DEPTH)((i 4)))
			((DWIDTH)((i 13)))
		)
		(_port
			((clk)(tdc_clk))
			((clr)(tdc_rst_q0))
			((rd)(fifo_re))
			((wr)(fifo_we_q0))
			((din)(fifo_din))
			((empty)(fifo_ept))
			((full)(fifo_full))
			((dout)(tdc_dout))
		)
		(_use (_entity . tdc_fifo fwft_arch0)
			(_generic
				((DEPTH)((i 4)))
				((DWIDTH)((i 13)))
			)
			(_port
				((clk)(clk))
				((clr)(clr))
				((rd)(rd))
				((wr)(wr))
				((din)(din))
				((empty)(empty))
				((full)(full))
				((dout)(dout))
			)
		)
	)
	(_generate CC_FFS_GEN 0 130 (_for ~INTEGER~range~5~downto~1~13 )
		(_instantiation FDCE0_inst 0 132 (_component .unisim.VCOMPONENTS.FDCE )
			(_generic
				((INIT)((i 0)))
			)
			(_port
				((Q)(tb_q0(_object 1)))
				((C)(tb(_object 1)))
				((CE)((i 3)))
				((CLR)(tb_q2(_object 1)))
				((D)((i 3)))
			)
			(_use (_entity unisim FDCE)
				(_generic
					((INIT)((i 0)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((CLR)(CLR))
					((D)(D))
				)
			)
		)
		(_instantiation FDSE1_inst 0 144 (_component .unisim.VCOMPONENTS.FDSE )
			(_generic
				((INIT)((i 1)))
			)
			(_port
				((Q)(tb_q1(_object 1)))
				((C)(tdc_clk))
				((CE)((i 3)))
				((D)(tb_q0(_object 1)))
				((S)((i 2)))
			)
			(_use (_entity unisim FDSE)
				(_generic
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((D)(D))
					((S)(S))
				)
			)
		)
		(_instantiation FDSE2_inst 0 155 (_component .unisim.VCOMPONENTS.FDSE )
			(_generic
				((INIT)((i 1)))
			)
			(_port
				((Q)(tb_q2(_object 1)))
				((C)(tdc_clk))
				((CE)((i 3)))
				((D)(tb_q1(_object 1)))
				((S)((i 2)))
			)
			(_use (_entity unisim FDSE)
				(_generic
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((D)(D))
					((S)(S))
				)
			)
		)
		(_instantiation FDSE3_inst 0 168 (_component .unisim.VCOMPONENTS.FDSE )
			(_generic
				((INIT)((i 1)))
			)
			(_port
				((Q)(tb_q3(_object 1)))
				((C)(tdc_clk))
				((CE)((i 3)))
				((D)(tb_q2(_object 1)))
				((S)((i 2)))
			)
			(_use (_entity unisim FDSE)
				(_generic
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((D)(D))
					((S)(S))
				)
			)
		)
		(_object
			(_constant (_internal I ~INTEGER~range~5~downto~1~13 0 130 (_architecture )))
			(_subprogram
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_generic (_internal INIT_VAL ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~12 0 35 (_entity )))
		(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
		(_port (_internal tdc_clr ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~12 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_port (_internal tb ~STD_LOGIC_VECTOR{5~downto~1}~12 0 41 (_entity (_in ))))
		(_port (_internal tb16 ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
		(_port (_internal fifo_re ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
		(_port (_internal fifo_ept ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~12 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 0))))))
		(_port (_internal tdc_dout ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~12 0 46 (_entity (_out ))))
		(_signal (_internal tdc_rst_q0 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~13 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_signal (_internal tb_q0 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 69 (_architecture (_uni ))))
		(_signal (_internal tb_q1 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 70 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal tb_q2 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 71 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal tb_q3 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 72 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal tb_q4 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 73 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal counter ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 75 (_architecture (_uni (_code 6)))))
		(_signal (_internal counter_q0 ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 76 (_architecture (_uni (_code 7)))))
		(_signal (_internal counter_q1 ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 77 (_architecture (_uni (_code 8)))))
		(_signal (_internal fifo_full ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~13 0 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 0))))))
		(_signal (_internal fifo_din ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~13 0 80 (_architecture (_uni ))))
		(_signal (_internal fifo_we_q0 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_architecture (_uni ((i 2))))))
		(_signal (_internal trig_q0 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_CWIDTH-1~downto~0}~13 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal chan_q0 ~STD_LOGIC_VECTOR{TDC_CWIDTH-1~downto~0}~13 0 84 (_architecture (_uni (_string \"0000"\)))))
		(_signal (_internal chan_q1 ~STD_LOGIC_VECTOR{TDC_CWIDTH-1~downto~0}~13 0 85 (_architecture (_uni (_string \"0000"\)))))
		(_type (_internal ~INTEGER~range~5~downto~1~13 0 130 (_scalar (_downto (i 5)(i 1)))))
		(_process
			(line__117(_architecture 0 0 117 (_assignment (_simple)(_alias((fifo_din)(chan_q1)(counter_q1)))(_target(18))(_sensitivity(16)(22)))))
			(tdc_regs_pcs(_architecture 1 0 183 (_process (_simple)(_target(8)(13)(15)(16)(19)(22))(_sensitivity(0))(_read(11)(12)(14)(15)(17)(20)(21)(1)))))
			(count_pcs(_architecture 2 0 201 (_process (_simple)(_target(14))(_sensitivity(0))(_read(14)(2)))))
			(tb_dcdc_pcs(_architecture 3 0 215 (_process (_simple)(_target(20)(21))(_sensitivity(0))(_read(13)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external time_order_lib.tdc_pkg.TDC_TWIDTH (. tdc_pkg TDC_TWIDTH)))
		(_variable (_external time_order_lib.tdc_pkg.TDC_CWIDTH (. tdc_pkg TDC_CWIDTH)))
		(_variable (_external time_order_lib.tdc_pkg.TDC_FWIDTH (. tdc_pkg TDC_FWIDTH)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_static
		(33686018 )
		(50463234 )
		(33751554 )
		(50528770 )
		(33686274 )
		(50463490 )
		(33751810 )
		(50529026 )
		(33686019 )
		(50463235 )
		(33751555 )
		(50528771 )
		(33686275 )
		(50463491 )
		(33751811 )
		(50529027 )
		(16843009 )
	)
	(_model . behave 9 -1
	)
)
I 000047 55 8186          1402512492574 behave
(_unit VHDL (tdc 0 30 (behave 0 46 ))
	(_version va7)
	(_time 1402512492575 2014.06.11 14:48:12)
	(_source (\./../../../tdc/source/tdc.vhd\(\C:/Aldec/Active-HDL 9.2/vlib/unisim/src/unisim_vcomp.vhd\)))
	(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(unisim(VCOMPONENTS)))
	(_parameters dbg)
	(_code 9d939992cdcaca8a909b89c7cf9a999b999b9e9a99)
	(_entity
		(_time 1402512465458)
		(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(unisim(VCOMPONENTS)))
	)
	(_component
		(tdc_channel
			(_object
				(_generic (_internal INIT_VAL ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 50 (_entity -1 )))
				(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal tdc_clr ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal tb ~STD_LOGIC_VECTOR{5~downto~1}~13 0 56 (_entity (_in ))))
				(_port (_internal tb16 ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal fifo_re ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal fifo_ept ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_out ))))
				(_port (_internal tdc_dout ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~13 0 61 (_entity (_out ))))
			)
		)
		(.unisim.VCOMPONENTS.FDSE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 2800 (_entity -1 ((i 1)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 2803 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 2804 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 2805 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 2806 (_entity (_in ))))
				(_port (_internal S ~extieee.std_logic_1164.STD_ULOGIC 1 2807 (_entity (_in ))))
			)
		)
	)
	(_generate TDC_CH_GEN 0 78 (_for ~INTEGER~range~1~to~TDC_NUM_CHAN~13 )
		(_instantiation tdc_ch_ins 0 80 (_component tdc_channel )
			(_generic
				((INIT_VAL)(_code 4))
			)
			(_port
				((tdc_clk)(tdc_clk))
				((reset)(reset))
				((tdc_clr)(tdc_clr_dlyln(_object 0)))
				((tb)(tb(_object 0)))
				((tb16)(tb16(_object 0)))
				((fifo_re)(fifo_re(_object 0)))
				((fifo_ept)(fifo_ept_q0(_object 0)))
				((tdc_dout)(tdc_dout_q0(_object 0)))
			)
			(_use (_entity . tdc_channel)
				(_generic
					((INIT_VAL)(_code 5))
				)
			)
		)
		(_object
			(_constant (_internal I ~INTEGER~range~1~to~TDC_NUM_CHAN~13 0 79 (_architecture )))
			(_subprogram
			)
		)
	)
	(_generate FDSE_GEN 0 99 (_for ~INTEGER~range~0~to~2~13 )
		(_instantiation FDSE_ins 0 101 (_component .unisim.VCOMPONENTS.FDSE )
			(_generic
				((INIT)((i 1)))
			)
			(_port
				((Q)(tdc_clr_qn(_index 6)))
				((C)(tdc_clk))
				((CE)((i 3)))
				((D)(tdc_clr_qn(_object 1)))
				((S)((i 2)))
			)
			(_use (_entity unisim FDSE)
				(_generic
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((D)(D))
					((S)(S))
				)
			)
		)
		(_object
			(_constant (_internal I ~INTEGER~range~0~to~2~13 0 100 (_architecture )))
			(_subprogram
			)
		)
	)
	(_object
		(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_port (_internal ce ~STD_LOGIC_VECTOR{1~to~4}~12 0 34 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal tdc_clr ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal tb ~exttime_order_lib.tdc_pkg.tb_vec_type 0 37 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~12 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_port (_internal tb16 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~12 0 38 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~122 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_port (_internal fifo_re ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~122 0 39 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~124 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_port (_internal fifo_ept ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~124 0 41 (_entity (_out ))))
		(_port (_internal tdc_dout ~exttime_order_lib.tdc_pkg.tdc_dout_type 0 42 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal tdc_clr_qn ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64 (_architecture (_uni ((_others(i 3)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_signal (_internal tdc_clr_dlyln ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 65 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal fifo_ept_q0 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 67 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal fifo_ept_q1 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 68 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal tdc_dout_q0 ~exttime_order_lib.tdc_pkg.tdc_dout_type 0 69 (_architecture (_uni ((_others(_others(i 2))))))))
		(_signal (_internal tdc_dout_q1 ~exttime_order_lib.tdc_pkg.tdc_dout_type 0 70 (_architecture (_uni ((_others(_others(i 2))))))))
		(_type (_internal ~INTEGER~range~1~to~TDC_NUM_CHAN~13 0 79 (_scalar (_to (i 1)(i 10)))))
		(_type (_internal ~INTEGER~range~0~to~2~13 0 100 (_scalar (_to (i 0)(i 2)))))
		(_process
			(line__119(_architecture 0 0 119 (_assignment (_simple)(_alias((fifo_ept)(fifo_ept_q1)))(_target(7))(_sensitivity(12)))))
			(line__120(_architecture 1 0 120 (_assignment (_simple)(_alias((tdc_dout)(tdc_dout_q1)))(_target(8))(_sensitivity(14)))))
			(line__123(_architecture 2 0 123 (_assignment (_simple)(_alias((tdc_clr_qn(0))(tdc_clr)))(_target(9(0)))(_sensitivity(3)))))
			(tdc_regs_pcs(_architecture 3 0 132 (_process (_simple)(_target(10)(12)(14))(_sensitivity(0))(_read(9(3))(10(t_2_10))(11)(13)(1(4))(1(3))(1(2))(1(1))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external TDC_INIT_FUN (. tdc_pkg 0))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~exttime_order_lib.tdc_pkg.~STD_LOGIC_VECTOR{5~downto~1}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{5~downto~1}~15)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external time_order_lib.tdc_pkg.TDC_NUM_CHAN (. tdc_pkg TDC_NUM_CHAN)))
		(_type (_external ~exttime_order_lib.tdc_pkg.tb_vec_type (. tdc_pkg tb_vec_type)))
		(_variable (_external time_order_lib.tdc_pkg.TDC_CWIDTH (. tdc_pkg TDC_CWIDTH)))
		(_variable (_external time_order_lib.tdc_pkg.TDC_TWIDTH (. tdc_pkg TDC_TWIDTH)))
		(_variable (_external time_order_lib.tdc_pkg.TDC_FWIDTH (. tdc_pkg TDC_FWIDTH)))
		(_type (_external ~exttime_order_lib.tdc_pkg.~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15)))
		(_type (_external ~exttime_order_lib.tdc_pkg.tdc_dout_type (. tdc_pkg tdc_dout_type)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_split (12)(14)
	)
	(_model . behave 7 -1
	)
)
I 000046 55 5681 1402512465579 time_order_pkg
(_unit VHDL (time_order_pkg 0 23 (time_order_pkg 0 76 ))
	(_version va7)
	(_time 1402512492694 2014.06.11 14:48:12)
	(_source (\./../../source/time_order_pkg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 1a141f1d424d1a0c1a4c5c401d1d181c1e1c1f1d18)
	(_entity
		(_time 1402512465579)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_constant (_internal TO_MAX_CHAN ~extSTD.STANDARD.INTEGER 0 28 (_entity ((i 150)))))
		(_constant (_internal TO_DWIDTH ~extSTD.STANDARD.INTEGER 0 29 (_entity ((i 9)))))
		(_constant (_internal TO_CWIDTH ~extSTD.STANDARD.INTEGER 0 30 (_entity ((i 8)))))
		(_constant (_internal TO_WIDTH ~extSTD.STANDARD.INTEGER 0 31 (_entity ((i 17)))))
		(_constant (_internal TO_WRAP_BIT ~extSTD.STANDARD.INTEGER 0 32 (_entity ((i 8)))))
		(_constant (_internal TO_NUM_LANES ~extSTD.STANDARD.INTEGER 0 35 (_entity ((i 10)))))
		(_constant (_internal TO_LANE_BITS ~extSTD.STANDARD.INTEGER 0 36 (_entity (_code 2))))
		(_type (_internal to_mape_type 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~15 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal to_mapc_type 0 42 (_array ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~15 ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~15 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal to_mapd_type 0 43 (_array ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~15 ((_uto (i 0)(i 2147483647))))))
		(_type (_internal to_2e_type 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal to_2c_type 0 46 (_array ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153 ((_to (i 1)(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal to_2d_type 0 47 (_array ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156 ((_to (i 1)(i 2))))))
		(_type (_internal to_3e_type 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~159 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal to_3c_type 0 49 (_array ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~159 ((_to (i 1)(i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1512 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal to_3d_type 0 50 (_array ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1512 ((_to (i 1)(i 3))))))
		(_type (_internal to_4e_type 0 51 (_array to_2e_type ((_to (i 1)(i 2))))))
		(_type (_internal to_4c_type 0 52 (_array to_2c_type ((_to (i 1)(i 2))))))
		(_type (_internal to_4d_type 0 53 (_array to_2d_type ((_to (i 1)(i 2))))))
		(_type (_internal to_7e_type 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 7))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1518 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal to_7c_type 0 55 (_array ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1518 ((_to (i 1)(i 7))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1521 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal to_7d_type 0 56 (_array ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1521 ((_to (i 1)(i 7))))))
		(_type (_internal to_10e_type 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1524 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal to_10c_type 0 58 (_array ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1524 ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1527 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal to_10d_type 0 59 (_array ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1527 ((_to (i 1)(i 10))))))
		(_type (_internal to_13e_type 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 13))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1530 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal to_13c_type 0 61 (_array ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1530 ((_to (i 1)(i 13))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1533 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal to_13d_type 0 62 (_array ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1533 ((_to (i 1)(i 13))))))
		(_subprogram
			(_internal TO_CH_FUN 0 0 68 (_entity (_function )))
			(_internal TO_CH2ONEHOT 1 0 69 (_entity (_function )))
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . time_order_pkg 3 -1
	)
)
I 000047 55 3294          1402512492909 behave
(_unit VHDL (tom_2_to_1 0 26 (behave 0 37 ))
	(_version va7)
	(_time 1402512492910 2014.06.11 14:48:12)
	(_source (\./../../source/tom_2_to_1.vhd\))
	(_use (.(time_order_pkg))(std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code f4faf1a4a6a3f4e1aaf5e6adf3f3f0f2a2f1a2f7f5)
	(_entity
		(_time 1402512465794)
		(_use (.(time_order_pkg))(std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal ein ~exttime_order_lib.time_order_pkg.to_2e_type 0 28 (_entity (_in ))))
		(_port (_internal cin ~exttime_order_lib.time_order_pkg.to_2c_type 0 29 (_entity (_in ))))
		(_port (_internal din ~exttime_order_lib.time_order_pkg.to_2d_type 0 30 (_entity (_in ))))
		(_port (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~12 0 32 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_port (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~12 0 33 (_entity (_out ))))
		(_signal (_internal comp_d ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal wrap_d ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal out_addr_d ~STD_LOGIC_VECTOR{3~downto~0}~13 0 41 (_architecture (_uni ))))
		(_process
			(line__60(_architecture 0 0 60 (_assignment (_simple)(_target(6))(_sensitivity(2(2_d_7_0))(2(1_d_7_0))))))
			(line__61(_architecture 1 0 61 (_assignment (_simple)(_target(7))(_sensitivity(2(2_8))(2(1_8))))))
			(line__62(_architecture 2 0 62 (_assignment (_simple)(_alias((out_addr_d)(ein(1))(ein(2))(wrap_d)(comp_d)))(_target(8))(_sensitivity(6)(7)(0(2))(0(1))))))
			(output_pcs(_architecture 3 0 71 (_process (_simple)(_target(3)(4)(5))(_sensitivity(8)(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~exttime_order_lib.time_order_pkg.to_2e_type (. time_order_pkg to_2e_type)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external time_order_lib.time_order_pkg.TO_CWIDTH (. time_order_pkg TO_CWIDTH)))
		(_type (_external ~exttime_order_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153)))
		(_type (_external ~exttime_order_lib.time_order_pkg.to_2c_type (. time_order_pkg to_2c_type)))
		(_variable (_external time_order_lib.time_order_pkg.TO_DWIDTH (. time_order_pkg TO_DWIDTH)))
		(_type (_external ~exttime_order_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156)))
		(_type (_external ~exttime_order_lib.time_order_pkg.to_2d_type (. time_order_pkg to_2d_type)))
	)
	(_static
		(16843009 16843009 )
		(16843009 16843009 1 )
	)
	(_model . behave 4 -1
	)
)
I 000047 55 7132          1402512493119 behave
(_unit VHDL (tom_3_to_1 0 27 (behave 0 40 ))
	(_version va7)
	(_time 1402512493120 2014.06.11 14:48:13)
	(_source (\./../../source/tom_3_to_1.vhd\))
	(_use (.(time_order_pkg))(std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code bfb1b9ebbfe8bfaaefeeace6b8b8bbb9e9bae9bcbe)
	(_entity
		(_time 1402512466009)
		(_use (.(time_order_pkg))(std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(tom_2_to_1
			(_object
				(_port (_internal ein ~exttime_order_lib.time_order_pkg.to_2e_type 0 44 (_entity (_in ))))
				(_port (_internal cin ~exttime_order_lib.time_order_pkg.to_2c_type 0 45 (_entity (_in ))))
				(_port (_internal din ~exttime_order_lib.time_order_pkg.to_2d_type 0 46 (_entity (_in ))))
				(_port (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
				(_port (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~13 0 48 (_entity (_out ))))
				(_port (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~13 0 49 (_entity (_out ))))
			)
		)
	)
	(_instantiation tom_4_11 0 68 (_component tom_2_to_1 )
		(_port
			((ein)(ein1_t))
			((cin)(cin1_t))
			((din)(din1_t))
			((emin)(emin1))
			((cmin)(cmin1))
			((dmin)(dmin1))
		)
		(_use (_entity . tom_2_to_1)
		)
	)
	(_instantiation tom_4_21 0 79 (_component tom_2_to_1 )
		(_port
			((ein)(ein2_t))
			((cin)(cin2_t))
			((din)(din2_t))
			((emin)(emin2))
			((cmin)(cmin2))
			((dmin)(dmin2))
		)
		(_use (_entity . tom_2_to_1)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in )(_event))))
		(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal ein ~exttime_order_lib.time_order_pkg.to_3e_type 0 31 (_entity (_in ))))
		(_port (_internal cin ~exttime_order_lib.time_order_pkg.to_3c_type 0 32 (_entity (_in ))))
		(_port (_internal din ~exttime_order_lib.time_order_pkg.to_3d_type 0 33 (_entity (_in ))))
		(_port (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~12 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_port (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~12 0 36 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal ein1_t ~exttime_order_lib.time_order_pkg.to_2e_type 0 52 (_architecture (_uni ))))
		(_signal (_internal cin1_t ~exttime_order_lib.time_order_pkg.to_2c_type 0 53 (_architecture (_uni ))))
		(_signal (_internal din1_t ~exttime_order_lib.time_order_pkg.to_2d_type 0 54 (_architecture (_uni ))))
		(_signal (_internal ein2_t ~exttime_order_lib.time_order_pkg.to_2e_type 0 55 (_architecture (_uni ))))
		(_signal (_internal cin2_t ~exttime_order_lib.time_order_pkg.to_2c_type 0 56 (_architecture (_uni ))))
		(_signal (_internal din2_t ~exttime_order_lib.time_order_pkg.to_2d_type 0 57 (_architecture (_uni ))))
		(_signal (_internal emin1 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~132 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal cmin1 ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~132 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~134 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal dmin1 ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~134 0 60 (_architecture (_uni ))))
		(_signal (_internal emin2 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal cmin2 ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~132 0 62 (_architecture (_uni ))))
		(_signal (_internal dmin2 ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~134 0 63 (_architecture (_uni ))))
		(_process
			(line__98(_architecture 0 0 98 (_assignment (_simple)(_alias((ein1_t)(ein(1))(ein(2))))(_target(8))(_sensitivity(2(2))(2(1))))))
			(line__99(_architecture 1 0 99 (_assignment (_simple)(_alias((cin1_t)(cin(1))(cin(2))))(_target(9))(_sensitivity(3(2))(3(1))))))
			(line__100(_architecture 2 0 100 (_assignment (_simple)(_alias((din1_t)(din(1))(din(2))))(_target(10))(_sensitivity(4(2))(4(1))))))
			(line__101(_architecture 3 0 101 (_assignment (_simple)(_alias((ein2_t)(emin1)(ein(3))))(_target(11))(_sensitivity(14)(2(3))))))
			(line__102(_architecture 4 0 102 (_assignment (_simple)(_alias((cin2_t)(cmin1)(cin(3))))(_target(12))(_sensitivity(15)(3(3))))))
			(line__103(_architecture 5 0 103 (_assignment (_simple)(_alias((din2_t)(dmin1)(din(3))))(_target(13))(_sensitivity(16)(4(3))))))
			(oreg_pcs(_architecture 6 0 118 (_process (_simple)(_target(5)(6)(7))(_sensitivity(0))(_read(17)(18)(19)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~exttime_order_lib.time_order_pkg.to_3e_type (. time_order_pkg to_3e_type)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external time_order_lib.time_order_pkg.TO_CWIDTH (. time_order_pkg TO_CWIDTH)))
		(_type (_external ~exttime_order_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~159 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~159)))
		(_type (_external ~exttime_order_lib.time_order_pkg.to_3c_type (. time_order_pkg to_3c_type)))
		(_variable (_external time_order_lib.time_order_pkg.TO_DWIDTH (. time_order_pkg TO_DWIDTH)))
		(_type (_external ~exttime_order_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1512 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1512)))
		(_type (_external ~exttime_order_lib.time_order_pkg.to_3d_type (. time_order_pkg to_3d_type)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~exttime_order_lib.time_order_pkg.to_2e_type (. time_order_pkg to_2e_type)))
		(_type (_external ~exttime_order_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153)))
		(_type (_external ~exttime_order_lib.time_order_pkg.to_2c_type (. time_order_pkg to_2c_type)))
		(_type (_external ~exttime_order_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156)))
		(_type (_external ~exttime_order_lib.time_order_pkg.to_2d_type (. time_order_pkg to_2d_type)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behave 7 -1
	)
)
I 000047 55 6401          1402512493331 behave
(_unit VHDL (tom_4_to_1 0 27 (behave 0 40 ))
	(_version va7)
	(_time 1402512493332 2014.06.11 14:48:13)
	(_source (\./../../source/tom_4_to_1.vhd\))
	(_use (.(time_order_pkg))(std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 99979e96c6ce998cc89b8dc09e9e9d9fcf9ccf9a98)
	(_entity
		(_time 1402512466218)
		(_use (.(time_order_pkg))(std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(tom_2_to_1
			(_object
				(_port (_internal ein ~exttime_order_lib.time_order_pkg.to_2e_type 0 44 (_entity (_in ))))
				(_port (_internal cin ~exttime_order_lib.time_order_pkg.to_2c_type 0 45 (_entity (_in ))))
				(_port (_internal din ~exttime_order_lib.time_order_pkg.to_2d_type 0 46 (_entity (_in ))))
				(_port (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
				(_port (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~13 0 48 (_entity (_out ))))
				(_port (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~13 0 49 (_entity (_out ))))
			)
		)
	)
	(_instantiation tom_4_11 0 65 (_component tom_2_to_1 )
		(_port
			((ein)(ein(1)))
			((cin)(cin(1)))
			((din)(din(1)))
			((emin)(emin1_t(1)))
			((cmin)(cmin1_t(1)))
			((dmin)(dmin1_t(1)))
		)
		(_use (_entity . tom_2_to_1)
		)
	)
	(_instantiation tom_4_12 0 75 (_component tom_2_to_1 )
		(_port
			((ein)(ein(2)))
			((cin)(cin(2)))
			((din)(din(2)))
			((emin)(emin1_t(2)))
			((cmin)(cmin1_t(2)))
			((dmin)(dmin1_t(2)))
		)
		(_use (_entity . tom_2_to_1)
		)
	)
	(_instantiation tom_4_21 0 86 (_component tom_2_to_1 )
		(_port
			((ein)(ein2_t))
			((cin)(cin2_t))
			((din)(din2_t))
			((emin)(emin2))
			((cmin)(cmin2))
			((dmin)(dmin2))
		)
		(_use (_entity . tom_2_to_1)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in )(_event))))
		(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal ein ~exttime_order_lib.time_order_pkg.to_4e_type 0 31 (_entity (_in ))))
		(_port (_internal cin ~exttime_order_lib.time_order_pkg.to_4c_type 0 32 (_entity (_in ))))
		(_port (_internal din ~exttime_order_lib.time_order_pkg.to_4d_type 0 33 (_entity (_in ))))
		(_port (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~12 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_port (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~12 0 36 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal ein2_t ~exttime_order_lib.time_order_pkg.to_2e_type 0 52 (_architecture (_uni ))))
		(_signal (_internal cin2_t ~exttime_order_lib.time_order_pkg.to_2c_type 0 53 (_architecture (_uni ))))
		(_signal (_internal din2_t ~exttime_order_lib.time_order_pkg.to_2d_type 0 54 (_architecture (_uni ))))
		(_signal (_internal emin1_t ~exttime_order_lib.time_order_pkg.to_2e_type 0 55 (_architecture (_uni ))))
		(_signal (_internal cmin1_t ~exttime_order_lib.time_order_pkg.to_2c_type 0 56 (_architecture (_uni ))))
		(_signal (_internal dmin1_t ~exttime_order_lib.time_order_pkg.to_2d_type 0 57 (_architecture (_uni ))))
		(_signal (_internal emin2 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~132 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal cmin2 ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~132 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~134 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal dmin2 ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~134 0 60 (_architecture (_uni ))))
		(_process
			(line__105(_architecture 0 0 105 (_assignment (_simple)(_alias((ein2_t)(emin1_t(1))(emin1_t(2))))(_target(8))(_sensitivity(11(2))(11(1))))))
			(line__106(_architecture 1 0 106 (_assignment (_simple)(_alias((cin2_t)(cmin1_t(1))(cmin1_t(2))))(_target(9))(_sensitivity(12(2))(12(1))))))
			(line__107(_architecture 2 0 107 (_assignment (_simple)(_alias((din2_t)(dmin1_t(1))(dmin1_t(2))))(_target(10))(_sensitivity(13(2))(13(1))))))
			(oreg_pcs(_architecture 3 0 124 (_process (_simple)(_target(5)(6)(7))(_sensitivity(0))(_read(14)(15)(16)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~exttime_order_lib.time_order_pkg.to_2e_type (. time_order_pkg to_2e_type)))
		(_type (_external ~exttime_order_lib.time_order_pkg.to_4e_type (. time_order_pkg to_4e_type)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external time_order_lib.time_order_pkg.TO_CWIDTH (. time_order_pkg TO_CWIDTH)))
		(_type (_external ~exttime_order_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153)))
		(_type (_external ~exttime_order_lib.time_order_pkg.to_2c_type (. time_order_pkg to_2c_type)))
		(_type (_external ~exttime_order_lib.time_order_pkg.to_4c_type (. time_order_pkg to_4c_type)))
		(_variable (_external time_order_lib.time_order_pkg.TO_DWIDTH (. time_order_pkg TO_DWIDTH)))
		(_type (_external ~exttime_order_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156)))
		(_type (_external ~exttime_order_lib.time_order_pkg.to_2d_type (. time_order_pkg to_2d_type)))
		(_type (_external ~exttime_order_lib.time_order_pkg.to_4d_type (. time_order_pkg to_4d_type)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behave 4 -1
	)
)
I 000047 55 10877         1402512493540 behave
(_unit VHDL (tom_10_to_1 0 25 (behave 0 37 ))
	(_version va7)
	(_time 1402512493541 2014.06.11 14:48:13)
	(_source (\./../../source/tom_10_to_1.vhd\))
	(_use (.(time_order_pkg))(std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 646a6464363364713b34753b356132636062326132)
	(_entity
		(_time 1402512466428)
		(_use (.(time_order_pkg))(std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(tom_3_to_1
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal ein ~exttime_order_lib.time_order_pkg.to_3e_type 0 56 (_entity (_in ))))
				(_port (_internal cin ~exttime_order_lib.time_order_pkg.to_3c_type 0 57 (_entity (_in ))))
				(_port (_internal din ~exttime_order_lib.time_order_pkg.to_3d_type 0 58 (_entity (_in ))))
				(_port (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_out ))))
				(_port (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~132 0 60 (_entity (_out ))))
				(_port (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~134 0 61 (_entity (_out ))))
			)
		)
		(tom_4_to_1
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal ein ~exttime_order_lib.time_order_pkg.to_4e_type 0 43 (_entity (_in ))))
				(_port (_internal cin ~exttime_order_lib.time_order_pkg.to_4c_type 0 44 (_entity (_in ))))
				(_port (_internal din ~exttime_order_lib.time_order_pkg.to_4d_type 0 45 (_entity (_in ))))
				(_port (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
				(_port (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~13 0 47 (_entity (_out ))))
				(_port (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~13 0 48 (_entity (_out ))))
			)
		)
	)
	(_instantiation tom_3_to_1_11 0 85 (_component tom_3_to_1 )
		(_port
			((clk)(clk))
			((ce)(ce))
			((ein)(ein11_t))
			((cin)(cin11_t))
			((din)(din11_t))
			((emin)(emin1_t(1)))
			((cmin)(cmin1_t(1)))
			((dmin)(dmin1_t(1)))
		)
		(_use (_entity . tom_3_to_1)
		)
	)
	(_instantiation tom_3_to_1_12 0 97 (_component tom_3_to_1 )
		(_port
			((clk)(clk))
			((ce)(ce))
			((ein)(ein12_t))
			((cin)(cin12_t))
			((din)(din12_t))
			((emin)(emin1_t(2)))
			((cmin)(cmin1_t(2)))
			((dmin)(dmin1_t(2)))
		)
		(_use (_entity . tom_3_to_1)
		)
	)
	(_instantiation tom_4_to_1_13 0 109 (_component tom_4_to_1 )
		(_port
			((clk)(clk))
			((ce)(ce))
			((ein)(ein13_t))
			((cin)(cin13_t))
			((din)(din13_t))
			((emin)(emin1_t(3)))
			((cmin)(cmin1_t(3)))
			((dmin)(dmin1_t(3)))
		)
		(_use (_entity . tom_4_to_1)
		)
	)
	(_instantiation tom_3_to_1_21 0 123 (_component tom_3_to_1 )
		(_port
			((clk)(clk))
			((ce)(ce))
			((ein)(ein2_t))
			((cin)(cin2_t))
			((din)(din2_t))
			((emin)(emin))
			((cmin)(cmin))
			((dmin)(dmin))
		)
		(_use (_entity . tom_3_to_1)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
		(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal ein ~exttime_order_lib.time_order_pkg.to_10e_type 0 29 (_entity (_in ))))
		(_port (_internal cin ~exttime_order_lib.time_order_pkg.to_10c_type 0 30 (_entity (_in ))))
		(_port (_internal din ~exttime_order_lib.time_order_pkg.to_10d_type 0 31 (_entity (_in ))))
		(_port (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~12 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_port (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~12 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~132 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~134 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal ein11_t ~exttime_order_lib.time_order_pkg.to_3e_type 0 64 (_architecture (_uni ))))
		(_signal (_internal cin11_t ~exttime_order_lib.time_order_pkg.to_3c_type 0 65 (_architecture (_uni ))))
		(_signal (_internal din11_t ~exttime_order_lib.time_order_pkg.to_3d_type 0 66 (_architecture (_uni ))))
		(_signal (_internal ein12_t ~exttime_order_lib.time_order_pkg.to_3e_type 0 67 (_architecture (_uni ))))
		(_signal (_internal cin12_t ~exttime_order_lib.time_order_pkg.to_3c_type 0 68 (_architecture (_uni ))))
		(_signal (_internal din12_t ~exttime_order_lib.time_order_pkg.to_3d_type 0 69 (_architecture (_uni ))))
		(_signal (_internal ein13_t ~exttime_order_lib.time_order_pkg.to_4e_type 0 70 (_architecture (_uni ))))
		(_signal (_internal cin13_t ~exttime_order_lib.time_order_pkg.to_4c_type 0 71 (_architecture (_uni ))))
		(_signal (_internal din13_t ~exttime_order_lib.time_order_pkg.to_4d_type 0 72 (_architecture (_uni ))))
		(_signal (_internal emin1_t ~exttime_order_lib.time_order_pkg.to_3e_type 0 74 (_architecture (_uni ))))
		(_signal (_internal cmin1_t ~exttime_order_lib.time_order_pkg.to_3c_type 0 75 (_architecture (_uni ))))
		(_signal (_internal dmin1_t ~exttime_order_lib.time_order_pkg.to_3d_type 0 76 (_architecture (_uni ))))
		(_signal (_internal ein2_t ~exttime_order_lib.time_order_pkg.to_3e_type 0 78 (_architecture (_uni ))))
		(_signal (_internal cin2_t ~exttime_order_lib.time_order_pkg.to_3c_type 0 79 (_architecture (_uni ))))
		(_signal (_internal din2_t ~exttime_order_lib.time_order_pkg.to_3d_type 0 80 (_architecture (_uni ))))
		(_process
			(line__146(_architecture 0 0 146 (_assignment (_simple)(_alias((ein11_t)(ein(1))(ein(2))(ein(3))))(_target(8))(_sensitivity(2(3))(2(2))(2(1))))))
			(line__147(_architecture 1 0 147 (_assignment (_simple)(_alias((cin11_t)(cin(1))(cin(2))(cin(3))))(_target(9))(_sensitivity(3(3))(3(2))(3(1))))))
			(line__148(_architecture 2 0 148 (_assignment (_simple)(_alias((din11_t)(din(1))(din(2))(din(3))))(_target(10))(_sensitivity(4(3))(4(2))(4(1))))))
			(line__150(_architecture 3 0 150 (_assignment (_simple)(_alias((ein12_t)(ein(4))(ein(5))(ein(6))))(_target(11))(_sensitivity(2(6))(2(5))(2(4))))))
			(line__151(_architecture 4 0 151 (_assignment (_simple)(_alias((cin12_t)(cin(4))(cin(5))(cin(6))))(_target(12))(_sensitivity(3(6))(3(5))(3(4))))))
			(line__152(_architecture 5 0 152 (_assignment (_simple)(_alias((din12_t)(din(4))(din(5))(din(6))))(_target(13))(_sensitivity(4(6))(4(5))(4(4))))))
			(line__154(_architecture 6 0 154 (_assignment (_simple)(_alias((ein13_t)(ein(7))(ein(8))(ein(9))(ein(10))))(_target(14))(_sensitivity(2(10))(2(9))(2(8))(2(7))))))
			(line__155(_architecture 7 0 155 (_assignment (_simple)(_alias((cin13_t)(cin(7))(cin(8))(cin(9))(cin(10))))(_target(15))(_sensitivity(3(10))(3(9))(3(8))(3(7))))))
			(line__156(_architecture 8 0 156 (_assignment (_simple)(_alias((din13_t)(din(7))(din(8))(din(9))(din(10))))(_target(16))(_sensitivity(4(10))(4(9))(4(8))(4(7))))))
			(line__158(_architecture 9 0 158 (_assignment (_simple)(_alias((ein2_t)(emin1_t)))(_target(20))(_sensitivity(17)))))
			(line__159(_architecture 10 0 159 (_assignment (_simple)(_alias((cin2_t)(cmin1_t)))(_target(21))(_sensitivity(18)))))
			(line__160(_architecture 11 0 160 (_assignment (_simple)(_alias((din2_t)(dmin1_t)))(_target(22))(_sensitivity(19)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~exttime_order_lib.time_order_pkg.to_10e_type (. time_order_pkg to_10e_type)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external time_order_lib.time_order_pkg.TO_CWIDTH (. time_order_pkg TO_CWIDTH)))
		(_type (_external ~exttime_order_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1524 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1524)))
		(_type (_external ~exttime_order_lib.time_order_pkg.to_10c_type (. time_order_pkg to_10c_type)))
		(_variable (_external time_order_lib.time_order_pkg.TO_DWIDTH (. time_order_pkg TO_DWIDTH)))
		(_type (_external ~exttime_order_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1527 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1527)))
		(_type (_external ~exttime_order_lib.time_order_pkg.to_10d_type (. time_order_pkg to_10d_type)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~exttime_order_lib.time_order_pkg.to_2e_type (. time_order_pkg to_2e_type)))
		(_type (_external ~exttime_order_lib.time_order_pkg.to_4e_type (. time_order_pkg to_4e_type)))
		(_type (_external ~exttime_order_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153)))
		(_type (_external ~exttime_order_lib.time_order_pkg.to_2c_type (. time_order_pkg to_2c_type)))
		(_type (_external ~exttime_order_lib.time_order_pkg.to_4c_type (. time_order_pkg to_4c_type)))
		(_type (_external ~exttime_order_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156)))
		(_type (_external ~exttime_order_lib.time_order_pkg.to_2d_type (. time_order_pkg to_2d_type)))
		(_type (_external ~exttime_order_lib.time_order_pkg.to_4d_type (. time_order_pkg to_4d_type)))
		(_type (_external ~exttime_order_lib.time_order_pkg.to_3e_type (. time_order_pkg to_3e_type)))
		(_type (_external ~exttime_order_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~159 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~159)))
		(_type (_external ~exttime_order_lib.time_order_pkg.to_3c_type (. time_order_pkg to_3c_type)))
		(_type (_external ~exttime_order_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1512 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1512)))
		(_type (_external ~exttime_order_lib.time_order_pkg.to_3d_type (. time_order_pkg to_3d_type)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behave 12 -1
	)
)
I 000047 55 10845         1402512493754 behave
(_unit VHDL (time_order 0 37 (behave 0 53 ))
	(_version va7)
	(_time 1402512493755 2014.06.11 14:48:13)
	(_source (\./../../source/time_order.vhd\))
	(_use (.(time_order_pkg))(.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 3e303f3b62693e28323f786439393c383a383b393c)
	(_entity
		(_time 1402512466646)
		(_use (.(time_order_pkg))(.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(MATH_REAL)))
	)
	(_component
		(tom_10_to_1
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal ein ~exttime_order_lib.time_order_pkg.to_10e_type 0 59 (_entity (_in ))))
				(_port (_internal cin ~exttime_order_lib.time_order_pkg.to_10c_type 0 60 (_entity (_in ))))
				(_port (_internal din ~exttime_order_lib.time_order_pkg.to_10d_type 0 61 (_entity (_in ))))
				(_port (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_out ))))
				(_port (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~13 0 63 (_entity (_out ))))
				(_port (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~13 0 64 (_entity (_out ))))
			)
		)
	)
	(_instantiation rpc_tom_ins 0 100 (_component tom_10_to_1 )
		(_port
			((clk)(clk))
			((ce)(ce))
			((ein)(ein_t))
			((cin)(cin_t))
			((din)(din_t))
			((emin)(emin))
			((cmin)(cmin))
			((dmin)(dmin))
		)
		(_use (_entity . tom_10_to_1)
		)
	)
	(_generate INPUT_GEN 0 121 (_for ~INTEGER~range~1~to~NUM_LANES~13 )
		(_object
			(_constant (_internal N ~INTEGER~range~1~to~NUM_LANES~13 0 122 (_architecture )))
			(_process
				(line__123(_architecture 0 0 123 (_assignment (_simple)(_target(9(_object 2)))(_sensitivity(4(_object 2)))(_read(4(_object 2))))))
				(line__124(_architecture 1 0 124 (_assignment (_simple)(_target(10(_object 2)))(_sensitivity(5(_object 2(_range 15))))(_read(5(_object 2(_range 16)))))))
				(line__125(_architecture 2 0 125 (_assignment (_simple)(_target(11(_object 2)))(_sensitivity(5(_object 2(_range 17))))(_read(5(_object 2(_range 18)))))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal NUM_LANES ~extSTD.STANDARD.INTEGER 0 39 (_entity )))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in )(_event))))
		(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
		(_port (_internal dst_full ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~NUM_LANES}~12 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(c 19))))))
		(_port (_internal src_epty ~STD_LOGIC_VECTOR{1~to~NUM_LANES}~12 0 45 (_entity (_in ))))
		(_port (_internal din ~exttime_order_lib.tdc_pkg.tdc_dout_type 0 46 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~NUM_LANES}~122 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(c 20))))))
		(_port (_internal src_re ~STD_LOGIC_VECTOR{1~to~NUM_LANES}~122 0 47 (_entity (_out ))))
		(_port (_internal dst_we ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_WIDTH-1~downto~0}~12 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{TO_WIDTH-1~downto~0}~12 0 49 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_constant (_internal LANE_BITS ~extSTD.STANDARD.INTEGER 0 67 (_architecture (_code 21))))
		(_type (_internal ~to_mape_type{1~to~NUM_LANES}~13 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(c 22))))))
		(_signal (_internal ein_t ~to_mape_type{1~to~NUM_LANES}~13 0 69 (_architecture (_uni ))))
		(_type (_internal ~to_mapc_type{1~to~NUM_LANES}~13 0 70 (_array ~exttime_order_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~15 ((_to (i 1)(c 23))))))
		(_signal (_internal cin_t ~to_mapc_type{1~to~NUM_LANES}~13 0 70 (_architecture (_uni ))))
		(_type (_internal ~to_mapd_type{1~to~NUM_LANES}~13 0 71 (_array ~exttime_order_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~15 ((_to (i 1)(c 24))))))
		(_signal (_internal din_t ~to_mapd_type{1~to~NUM_LANES}~13 0 71 (_architecture (_uni ))))
		(_signal (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 73 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~134 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~134 0 74 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~136 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~136 0 75 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~NUM_LANES}~13 0 77 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(c 25))))))
		(_signal (_internal one_hot_ch_t ~STD_LOGIC_VECTOR{1~to~NUM_LANES}~13 0 77 (_architecture (_uni ))))
		(_signal (_internal src_re_d0 ~STD_LOGIC_VECTOR{1~to~NUM_LANES}~13 0 78 (_architecture (_uni ))))
		(_signal (_internal src_re_q0 ~STD_LOGIC_VECTOR{1~to~NUM_LANES}~13 0 79 (_architecture (_uni (_code 26)))))
		(_signal (_internal out_cmp_d0 ~extieee.std_logic_1164.STD_LOGIC 0 80 (_architecture (_uni ))))
		(_signal (_internal out_cmp_q0 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_architecture (_uni ((i 2))))))
		(_signal (_internal out_cmp_d1 ~extieee.std_logic_1164.STD_LOGIC 0 82 (_architecture (_uni ))))
		(_signal (_internal out_cmp_q1 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_architecture (_uni ((i 2))))))
		(_signal (_internal out_cmp_q2 ~extieee.std_logic_1164.STD_LOGIC 0 84 (_architecture (_uni ((i 2))))))
		(_signal (_internal out_cmp_vec ~STD_LOGIC_VECTOR{1~to~NUM_LANES}~13 0 85 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_WIDTH-1~downto~0}~13 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_signal (_internal dout_q0 ~STD_LOGIC_VECTOR{TO_WIDTH-1~downto~0}~13 0 86 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal dout_q1 ~STD_LOGIC_VECTOR{TO_WIDTH-1~downto~0}~13 0 87 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 89 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 89 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~1~to~NUM_LANES~13 0 122 (_scalar (_to (i 1)(c 27)))))
		(_process
			(line__128(_architecture 3 0 128 (_assignment (_simple)(_target(6))(_sensitivity(17)))))
			(line__130(_architecture 4 0 130 (_assignment (_simple)(_alias((dst_we)(out_cmp_q2)))(_simpleassign BUF)(_target(7))(_sensitivity(22)))))
			(line__132(_architecture 5 0 132 (_assignment (_simple)(_alias((dout)(dout_q1)))(_target(8))(_sensitivity(25)))))
			(line__135(_architecture 6 0 135 (_assignment (_simple)(_alias((dout_q0)(cmin)(dmin)))(_target(24))(_sensitivity(13)(14)))))
			(line__138(_architecture 7 0 138 (_assignment (_simple)(_target(15))(_sensitivity(13(_range 28)))(_read(13(_range 29))))))
			(line__141(_architecture 8 0 141 (_assignment (_simple)(_target(18))(_sensitivity(24)(25)))))
			(line__142(_architecture 9 0 142 (_assignment (_simple)(_target(20))(_sensitivity(12)(19)))))
			(line__143(_architecture 10 0 143 (_assignment (_simple)(_target(23))(_sensitivity(19)))))
			(line__145(_architecture 11 0 145 (_assignment (_simple)(_target(16))(_sensitivity(15)(23)(4)))))
			(line__148(_architecture 12 0 148 (_assignment (_simple)(_alias((temp)(cmin(d_7_4))))(_target(26))(_sensitivity(13(d_7_4))))))
			(io_regs_pcs(_architecture 13 0 158 (_process (_simple)(_sensitivity(0)))))
			(valid_pcs(_architecture 14 0 167 (_process (_simple)(_target(17)(19)(21)(22)(25))(_sensitivity(0))(_read(16)(18)(20)(21)(24)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external TO_CH_FUN (. time_order_pkg 0))
			(_external TO_CH2ONEHOT (. time_order_pkg 1))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_variable (_external time_order_lib.tdc_pkg.TDC_CWIDTH (. tdc_pkg TDC_CWIDTH)))
		(_variable (_external time_order_lib.tdc_pkg.TDC_TWIDTH (. tdc_pkg TDC_TWIDTH)))
		(_variable (_external time_order_lib.tdc_pkg.TDC_FWIDTH (. tdc_pkg TDC_FWIDTH)))
		(_type (_external ~exttime_order_lib.tdc_pkg.~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15)))
		(_variable (_external time_order_lib.tdc_pkg.TDC_NUM_CHAN (. tdc_pkg TDC_NUM_CHAN)))
		(_type (_external ~exttime_order_lib.tdc_pkg.tdc_dout_type (. tdc_pkg tdc_dout_type)))
		(_variable (_external time_order_lib.time_order_pkg.TO_CWIDTH (. time_order_pkg TO_CWIDTH)))
		(_variable (_external time_order_lib.time_order_pkg.TO_DWIDTH (. time_order_pkg TO_DWIDTH)))
		(_variable (_external time_order_lib.time_order_pkg.TO_WIDTH (. time_order_pkg TO_WIDTH)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~exttime_order_lib.time_order_pkg.to_10e_type (. time_order_pkg to_10e_type)))
		(_type (_external ~exttime_order_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1524 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1524)))
		(_type (_external ~exttime_order_lib.time_order_pkg.to_10c_type (. time_order_pkg to_10c_type)))
		(_type (_external ~exttime_order_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1527 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1527)))
		(_type (_external ~exttime_order_lib.time_order_pkg.to_10d_type (. time_order_pkg to_10d_type)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~exttime_order_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~15 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~15)))
		(_type (_external ~exttime_order_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~15 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~15)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behave 30 -1
	)
)
I 000047 55 3123          1402512493965 behave
(_unit VHDL (tdc_stim 0 23 (behave 0 35 ))
	(_version va7)
	(_time 1402512493966 2014.06.11 14:48:13)
	(_source (\./../source/tdc_stim.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(MATH_REAL)))
	(_parameters dbg usedpackagebody)
	(_code 09070b0f045e5e1c5c581a525c0f000f5d0e0d0f0d)
	(_entity
		(_time 1402512466854)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal USE_PRNG ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity )))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in )(_event))))
		(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal run_reset ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_port (_internal tb ~STD_LOGIC_VECTOR{5~downto~1}~12 0 31 (_entity (_out ))))
		(_port (_internal tb16 ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal tb_ctr ~STD_LOGIC_VECTOR{6~downto~0}~13 0 38 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal tb_prng ~STD_LOGIC_VECTOR{6~downto~0}~13 0 39 (_architecture (_uni ((_others(i 2)))))))
		(_variable (_internal seed1 ~extSTD.STANDARD.POSITIVE 0 66 (_process 3 )))
		(_variable (_internal seed2 ~extSTD.STANDARD.POSITIVE 0 66 (_process 3 )))
		(_variable (_internal rand ~extSTD.STANDARD.REAL 0 67 (_process 3 )))
		(_variable (_internal int_rand ~extSTD.STANDARD.INTEGER 0 68 (_process 3 )))
		(_process
			(line__43(_architecture 0 0 43 (_assignment (_simple)(_target(4))(_sensitivity(6(d_5_1))(7(d_5_1))))))
			(line__44(_architecture 1 0 44 (_assignment (_simple)(_target(5))(_sensitivity(6(6))(7(6))))))
			(tb_ctr_pcs(_architecture 2 0 49 (_process (_simple)(_target(6))(_sensitivity(0)(2))(_read(6)(3)))))
			(tb_prng_pcs(_architecture 3 0 65 (_process (_simple)(_target(7))(_sensitivity(0))(_monitor)(_read(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external UNIFORM (ieee MATH_REAL 8))
			(_external TRUNC (ieee MATH_REAL 4))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 131586 )
	)
	(_model . behave 4 -1
	)
)
I 000047 55 12257         1402512494310 behave
(_unit VHDL (time_order_tb 0 31 (behave 0 34 ))
	(_version va7)
	(_time 1402512494311 2014.06.11 14:48:14)
	(_source (\./../source/time_order_tb.vhd\))
	(_use (.(time_order_pkg))(.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(STD_LOGIC_TEXTIO)))
	(_parameters dbg)
	(_code 606e6360693760763730263a676762666466656762)
	(_entity
		(_time 1402512494178)
		(_use (.(time_order_pkg))(.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(STD_LOGIC_TEXTIO)))
	)
	(_component
		(tdc_stim
			(_object
				(_generic (_internal USE_PRNG ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal run_reset ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal tb ~STD_LOGIC_VECTOR{5~downto~1}~13 0 74 (_entity (_out ))))
				(_port (_internal tb16 ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_out ))))
			)
		)
		(tdc
			(_object
				(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
				(_port (_internal ce ~STD_LOGIC_VECTOR{1~to~4}~13 0 40 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal tdc_clr ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal tb ~exttime_order_lib.tdc_pkg.tb_vec_type 0 43 (_entity (_in ))))
				(_port (_internal tb16 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 44 (_entity (_in ))))
				(_port (_internal fifo_re ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~132 0 45 (_entity (_in ))))
				(_port (_internal fifo_ept ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~134 0 47 (_entity (_out ))))
				(_port (_internal tdc_dout ~exttime_order_lib.tdc_pkg.tdc_dout_type 0 48 (_entity (_out ))))
			)
		)
		(time_order
			(_object
				(_generic (_internal NUM_LANES ~extSTD.STANDARD.INTEGER 0 53 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal dst_full ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{1~to~NUM_LANES}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(c 11))))))
				(_port (_internal src_epty ~STD_LOGIC_VECTOR{1~to~NUM_LANES}~13 0 59 (_entity (_in ))))
				(_port (_internal din ~exttime_order_lib.tdc_pkg.tdc_dout_type 0 60 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{1~to~NUM_LANES}~136 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(c 12))))))
				(_port (_internal src_re ~STD_LOGIC_VECTOR{1~to~NUM_LANES}~136 0 61 (_entity (_out ))))
				(_port (_internal dst_we ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_out ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{TO_WIDTH-1~downto~0}~13 0 63 (_entity (_out ))))
			)
		)
	)
	(_generate STIM_GEN 0 108 (_for ~INTEGER~range~1~to~TO_NUM_LANES~13 )
		(_instantiation stim_ins 0 110 (_component tdc_stim )
			(_generic
				((USE_PRNG)((i 2)))
			)
			(_port
				((clk)(clk))
				((ce)(ce(6)))
				((stim_enable)(stim_enable))
				((run_reset)(run_reset))
				((tb)(tb(_object 3)))
				((tb16)(tb16(_object 3)))
			)
			(_use (_entity . tdc_stim)
				(_generic
					((USE_PRNG)((i 2)))
				)
				(_port
					((clk)(clk))
					((ce)(ce))
					((run_reset)(run_reset))
					((stim_enable)(stim_enable))
					((tb)(tb))
					((tb16)(tb16))
				)
			)
		)
		(_object
			(_constant (_internal I ~INTEGER~range~1~to~TO_NUM_LANES~13 0 109 (_architecture )))
			(_subprogram
			)
		)
	)
	(_instantiation tdc_ins 0 126 (_component tdc )
		(_port
			((tdc_clk)(clk))
			((ce)(ce(t_1_4)))
			((reset)(run_reset))
			((tdc_clr)(run_reset))
			((tb)(tb))
			((tb16)(tb16))
			((fifo_re)(fifo_re))
			((fifo_ept)(fifo_ept))
			((tdc_dout)(tdc_dout))
		)
		(_use (_entity . tdc)
		)
	)
	(_instantiation UUT 0 144 (_component time_order )
		(_generic
			((NUM_LANES)((i 10)))
		)
		(_port
			((clk)(clk))
			((ce)(ce(5)))
			((reset)(run_reset))
			((dst_full)(dst_full))
			((src_epty)(fifo_ept))
			((din)(tdc_dout))
			((src_re)(fifo_re))
			((dst_we)(dst_we))
			((dout)(ordered))
		)
		(_use (_entity . time_order)
			(_generic
				((NUM_LANES)((i 10)))
			)
			(_port
				((clk)(clk))
				((ce)(ce))
				((reset)(reset))
				((dst_full)(dst_full))
				((src_epty)(src_epty))
				((din)(din))
				((src_re)(src_re))
				((dst_we)(dst_we))
				((dout)(dout))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~13 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~132 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~134 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_WIDTH-1~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~13 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_constant (_internal USE_PRNG ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture ((i 2)))))
		(_constant (_internal CLKPER ~extSTD.STANDARD.TIME 0 79 (_architecture ((ns 4616189618054758400)))))
		(_constant (_internal CLKHLFPER ~extSTD.STANDARD.TIME 0 80 (_architecture (_code 13))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 82 (_architecture (_uni ((i 3)))(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~6}~13 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 6))))))
		(_signal (_internal ce ~STD_LOGIC_VECTOR{1~to~6}~13 0 83 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal run_reset ~extieee.std_logic_1164.STD_LOGIC 0 84 (_architecture (_uni ((i 3))))))
		(_signal (_internal tb ~exttime_order_lib.tdc_pkg.tb_vec_type 0 85 (_architecture (_uni ((_others((i 2))((i 2))((i 2))((i 2))((i 2))))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~138 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_signal (_internal tb16 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~138 0 86 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal fifo_re ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~138 0 87 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal fifo_ept ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~138 0 88 (_architecture (_uni ))))
		(_signal (_internal tdc_dout ~exttime_order_lib.tdc_pkg.tdc_dout_type 0 89 (_architecture (_uni ))))
		(_signal (_internal dst_we ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni ))))
		(_signal (_internal dst_full ~extieee.std_logic_1164.STD_LOGIC 0 91 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_WIDTH-1~downto~0}~1310 0 92 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_signal (_internal ordered ~STD_LOGIC_VECTOR{TO_WIDTH-1~downto~0}~1310 0 92 (_architecture (_uni ))))
		(_signal (_internal ce_bit ~extieee.std_logic_1164.STD_LOGIC 0 94 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal ce_cnt ~STD_LOGIC_VECTOR{2~downto~0}~13 0 95 (_architecture (_uni ((_others(i 3))))(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 96 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal full_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 96 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 97 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal lordered ~STD_LOGIC_VECTOR{3~downto~0}~13 0 97 (_architecture (_uni ))))
		(_signal (_internal cordered ~STD_LOGIC_VECTOR{3~downto~0}~13 0 98 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~13 0 99 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal dordered ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~13 0 99 (_architecture (_uni ))))
		(_signal (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 100 (_architecture (_uni ((i 2))))))
		(_signal (_internal test ~extieee.std_logic_1164.STD_LOGIC 0 101 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~1~to~TO_NUM_LANES~13 0 109 (_scalar (_to (i 1)(i 10)))))
		(_signal (_delayed run_reset'DELAYED~13 ~extieee.std_logic_1164.STD_LOGIC 0 163 (_process 2 (2)(ns 4631952216750555136))))
		(_process
			(line__160(_architecture 0 0 160 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__162(_architecture 1 0 162 (_assignment (_simple)(_target(2)))))
			(line__163(_architecture 2 0 163 (_assignment (_simple)(_alias((stim_enable)(run_reset'DELAYED~13)))(_simpleassign "not")(_target(17))(_sensitivity(19)))))
			(line__164(_architecture 3 0 164 (_assignment (_simple)(_target(1))(_sensitivity(11)))))
			(line__166(_architecture 4 0 166 (_assignment (_simple)(_alias((dst_full)(full_reg(5))))(_simpleassign BUF)(_target(9))(_sensitivity(13(5))))))
			(line__168(_architecture 5 0 168 (_assignment (_simple)(_alias((lordered)(ordered(d_16_13))))(_target(14))(_sensitivity(10(d_16_13))))))
			(line__169(_architecture 6 0 169 (_assignment (_simple)(_alias((cordered)(ordered(d_12_9))))(_target(15))(_sensitivity(10(d_12_9))))))
			(line__170(_architecture 7 0 170 (_assignment (_simple)(_alias((dordered)(ordered(d_8_0))))(_target(16))(_sensitivity(10(d_8_0))))))
			(full_pcs(_architecture 8 0 177 (_process (_simple)(_target(13))(_sensitivity(0)(2))(_read(13(12))(13(15))(13(d_14_0))))))
			(ce_cnt_pcs(_architecture 9 0 191 (_process (_simple)(_target(12))(_sensitivity(0)(2))(_read(12)))))
			(ce2x_pcs(_architecture 10 0 202 (_process (_wait_for)(_target(11))(_sensitivity(12(0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~exttime_order_lib.tdc_pkg.~STD_LOGIC_VECTOR{5~downto~1}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{5~downto~1}~15)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external time_order_lib.tdc_pkg.TDC_NUM_CHAN (. tdc_pkg TDC_NUM_CHAN)))
		(_type (_external ~exttime_order_lib.tdc_pkg.tb_vec_type (. tdc_pkg tb_vec_type)))
		(_variable (_external time_order_lib.tdc_pkg.TDC_CWIDTH (. tdc_pkg TDC_CWIDTH)))
		(_variable (_external time_order_lib.tdc_pkg.TDC_TWIDTH (. tdc_pkg TDC_TWIDTH)))
		(_variable (_external time_order_lib.tdc_pkg.TDC_FWIDTH (. tdc_pkg TDC_FWIDTH)))
		(_type (_external ~exttime_order_lib.tdc_pkg.~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15)))
		(_type (_external ~exttime_order_lib.tdc_pkg.tdc_dout_type (. tdc_pkg tdc_dout_type)))
		(_variable (_external time_order_lib.time_order_pkg.TO_CWIDTH (. time_order_pkg TO_CWIDTH)))
		(_variable (_external time_order_lib.time_order_pkg.TO_DWIDTH (. time_order_pkg TO_DWIDTH)))
		(_variable (_external time_order_lib.time_order_pkg.TO_WIDTH (. time_order_pkg TO_WIDTH)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_variable (_external time_order_lib.time_order_pkg.TO_NUM_LANES (. time_order_pkg TO_NUM_LANES)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (12(0))
	)
	(_static
		(33751810 33686275 33751555 50463235 )
		(131586 )
	)
	(_model . behave 14 -1
	)
)
I 000039 55 2267 1402512464638 tdc_pkg
(_unit VHDL (tdc_pkg 0 24 (tdc_pkg 0 56 ))
	(_version va7)
	(_time 1402513339184 2014.06.11 15:02:19)
	(_source (\./../../../tdc/source/tdc_pkg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code 8787d18984d0d092d4d697dd848180808381838184)
	(_entity
		(_time 1402512464638)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_constant (_internal TDC_NUM_CHAN ~extSTD.STANDARD.INTEGER 0 29 (_entity ((i 10)))))
		(_constant (_internal TDC_TWIDTH ~extSTD.STANDARD.INTEGER 0 30 (_entity ((i 9)))))
		(_constant (_internal TDC_CWIDTH ~extSTD.STANDARD.INTEGER 0 31 (_entity ((i 4)))))
		(_constant (_internal TDC_FWIDTH ~extSTD.STANDARD.INTEGER 0 32 (_entity ((i 13)))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~15 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_constant (_internal TDC_INIT_VAL ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~15 0 33 (_entity ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~15 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_type (_internal tb_vec_type 0 40 (_array ~STD_LOGIC_VECTOR{5~downto~1}~15 ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 0))))))
		(_type (_internal tdc_dout_type 0 41 (_array ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 ((_to (i 1)(i 10))))))
		(_subprogram
			(_internal TDC_INIT_FUN 0 0 47 (_entity (_function )))
			(_internal BIN_TO_ONEHOT 1 0 48 (_entity (_function )))
			(_internal SWAP_BITS 2 0 49 (_entity (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . tdc_pkg 3 -1
	)
)
I 000051 55 5906          1402513339343 fwft_arch0
(_unit VHDL (tdc_fifo 0 26 (fwft_arch0 0 48 ))
	(_version va7)
	(_time 1402513339344 2014.06.11 15:02:19)
	(_source (\./../../../tdc/source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 33336436346464266c3025696b3535356534373537)
	(_entity
		(_time 1402512464855)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 38 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 50 (_architecture (_code 14))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_type (_internal ram_type 0 52 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 16 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 54 (_architecture (_uni (_code 17)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 55 (_architecture (_uni (_code 19)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 56 (_architecture (_uni (_code 20)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 57 (_architecture (_uni (_code 21)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 58 (_architecture (_uni (_code 22)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 23 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 59 (_architecture (_uni (_code 24)))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ))))
		(_signal (_internal empty_i ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ))))
		(_process
			(line__80(_architecture 0 0 80 (_assignment (_simple)(_alias((empty)(dout_valid)))(_simpleassign "not")(_target(5))(_sensitivity(14)))))
			(line__85(_architecture 1 0 85 (_assignment (_simple)(_target(16))(_sensitivity(18)(3)))))
			(line__88(_architecture 2 0 88 (_assignment (_simple)(_target(15))(_sensitivity(14)(20)(2)))))
			(line__91(_architecture 3 0 91 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(17))(_sensitivity(15)(16)))))
			(line__92(_architecture 4 0 92 (_assignment (_simple)(_target(20))(_sensitivity(12)))))
			(line__93(_architecture 5 0 93 (_assignment (_simple)(_target(21))(_sensitivity(12)))))
			(line__94(_architecture 6 0 94 (_assignment (_simple)(_target(18))(_sensitivity(12)))))
			(line__95(_architecture 7 0 95 (_assignment (_simple)(_target(19))(_sensitivity(12)))))
			(line__98(_architecture 8 0 98 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 9 0 104 (_process (_simple)(_target(11)(14)(22)(7))(_sensitivity(0))(_read(10)(13)(15)(2)))))
			(wr_pcs(_architecture 10 0 132 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(19)(3)(4)))))
			(ptr_pcs(_architecture 11 0 145 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(15)(16)(17)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch0 25 -1
	)
)
I 000051 55 6590          1402513339348 fwft_arch1
(_unit VHDL (tdc_fifo 0 26 (fwft_arch1 0 185 ))
	(_version va7)
	(_time 1402513339349 2014.06.11 15:02:19)
	(_source (\./../../../tdc/source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 3333643634646426373225696b3535356534373537)
	(_entity
		(_time 1402512464855)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 38 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 187 (_architecture (_code 15))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 189 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_type (_internal ram_type 0 189 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 17 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 191 (_architecture (_uni (_code 18)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 192 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 19 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 192 (_architecture (_uni (_code 20)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 193 (_architecture (_uni (_code 21)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 194 (_architecture (_uni (_code 22)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 195 (_architecture (_uni (_code 23)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 196 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 24 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 196 (_architecture (_uni (_code 25)))))
		(_signal (_internal ram_dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 197 (_architecture (_uni (_code 26)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 198 (_architecture (_uni (_code 27)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 199 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 200 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 201 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 202 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 203 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 204 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 205 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 206 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 206 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 207 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 208 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 209 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 210 (_architecture (_uni ))))
		(_process
			(line__228(_architecture 0 0 228 (_assignment (_simple)(_target(16))(_sensitivity(17)(18)(19)))))
			(line__230(_architecture 1 0 230 (_assignment (_simple)(_target(17))(_sensitivity(18)(19)(20)(2)))))
			(line__232(_architecture 2 0 232 (_assignment (_simple)(_target(22))(_sensitivity(24)(3)))))
			(line__235(_architecture 3 0 235 (_assignment (_simple)(_target(21))(_sensitivity(18)(19)(20)(26)))))
			(line__239(_architecture 4 0 239 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(23))(_sensitivity(21)(22)))))
			(line__240(_architecture 5 0 240 (_assignment (_simple)(_target(26))(_sensitivity(12)))))
			(line__241(_architecture 6 0 241 (_assignment (_simple)(_target(27))(_sensitivity(12)))))
			(line__242(_architecture 7 0 242 (_assignment (_simple)(_target(24))(_sensitivity(12)))))
			(line__243(_architecture 8 0 243 (_assignment (_simple)(_target(25))(_sensitivity(12)))))
			(line__247(_architecture 9 0 247 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 10 0 253 (_process (_simple)(_target(11)(14)(15)(18)(19)(20)(5)(7))(_sensitivity(0))(_read(10)(13)(14)(15)(16)(17)(19)(21)(2)))))
			(wr_pcs(_architecture 11 0 303 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(25)(3)(4)))))
			(ptr_pcs(_architecture 12 0 316 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(21)(22)(23)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch1 28 -1
	)
)
I 000051 55 5150          1402513339353 fwft_arch2
(_unit VHDL (tdc_fifo 0 26 (fwft_arch2 0 357 ))
	(_version va7)
	(_time 1402513339354 2014.06.11 15:02:19)
	(_source (\./../../../tdc/source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 3333643634646426626025696b3535356534373537)
	(_entity
		(_time 1402512464855)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 38 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 359 (_architecture (_code 10))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 361 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_type (_internal ram_type 0 361 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 12 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 363 (_architecture (_uni (_code 13)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 364 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 364 (_architecture (_uni (_code 15)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 365 (_architecture (_uni (_code 16)))))
		(_signal (_internal new_wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 366 (_architecture (_uni (_code 17)))))
		(_signal (_internal new_rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 367 (_architecture (_uni (_code 18)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 368 (_architecture (_uni (_code 19)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 369 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 20 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 369 (_architecture (_uni (_code 21)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 370 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 371 (_architecture (_uni ))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 372 (_architecture (_uni ((i 2))))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 373 (_architecture (_uni ((i 2))))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 374 (_architecture (_uni ((i 3))))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 375 (_architecture (_uni ((i 3))))))
		(_process
			(line__388(_architecture 0 0 388 (_assignment (_simple)(_alias((full)(full_d)))(_simpleassign BUF)(_target(6))(_sensitivity(17)))))
			(line__392(_architecture 1 0 392 (_assignment (_simple)(_target(16))(_sensitivity(17)(3)))))
			(line__393(_architecture 2 0 393 (_assignment (_simple)(_target(11))(_sensitivity(9)(16)))))
			(line__394(_architecture 3 0 394 (_assignment (_simple)(_target(12))(_sensitivity(10)(19)(2)))))
			(line__400(_architecture 4 0 400 (_assignment (_simple)(_target(14))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 5 0 406 (_process (_simple)(_target(13)(5)(7))(_sensitivity(0))(_read(10)(14)(19)))))
			(wr_pcs(_architecture 6 0 421 (_process (_simple)(_target(8))(_sensitivity(0))(_read(9)(16)(4)))))
			(ptr_pcs(_architecture 7 0 433 (_process (_simple)(_target(9)(10)(17)(19))(_sensitivity(0))(_read(11)(12)(16)(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_model . fwft_arch2 22 -1
	)
)
I 000049 55 5463          1402513339358 std_arch
(_unit VHDL (tdc_fifo 0 26 (std_arch 0 471 ))
	(_version va7)
	(_time 1402513339359 2014.06.11 15:02:19)
	(_source (\./../../../tdc/source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 43431441441414561d4755191b4545451544474547)
	(_entity
		(_time 1402512464855)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 38 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 473 (_architecture (_code 13))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 475 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_type (_internal ram_type 0 475 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 15 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 477 (_architecture (_uni (_code 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 478 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 478 (_architecture (_uni (_code 18)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 479 (_architecture (_uni (_code 19)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 480 (_architecture (_uni (_code 20)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 481 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 21 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 481 (_architecture (_uni (_code 22)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 482 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 483 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 484 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 484 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 485 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 486 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 487 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 488 (_architecture (_uni ))))
		(_process
			(line__504(_architecture 0 0 504 (_assignment (_simple)(_target(14))(_sensitivity(16)(3)))))
			(line__505(_architecture 1 0 505 (_assignment (_simple)(_target(13))(_sensitivity(18)(2)))))
			(line__508(_architecture 2 0 508 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(15))(_sensitivity(13)(14)))))
			(line__509(_architecture 3 0 509 (_assignment (_simple)(_target(18))(_sensitivity(11)))))
			(line__510(_architecture 4 0 510 (_assignment (_simple)(_target(19))(_sensitivity(11)))))
			(line__511(_architecture 5 0 511 (_assignment (_simple)(_target(16))(_sensitivity(11)))))
			(line__512(_architecture 6 0 512 (_assignment (_simple)(_target(17))(_sensitivity(11)))))
			(line__515(_architecture 7 0 515 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 8 0 520 (_process (_simple)(_target(5)(7))(_sensitivity(0))(_read(12)(19)(2)))))
			(wr_pcs(_architecture 9 0 536 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(17)(3)(4)))))
			(ptr_pcs(_architecture 10 0 549 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(13)(14)(15)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . std_arch 23 -1
	)
)
I 000047 55 10455         1402513339692 behave
(_unit VHDL (tdc_channel 0 33 (behave 0 50 ))
	(_version va7)
	(_time 1402513339693 2014.06.11 15:02:19)
	(_source (\./../../../tdc/source/tdc_channel.vhd\(\C:/Aldec/Active-HDL 9.2/vlib/unisim/src/unisim_vcomp.vhd\)))
	(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(unisim(VCOMPONENTS)))
	(_parameters dbg)
	(_code 8a8ada84dfdddd9fdc8d8bda92d0da8cdf8cdf8c8f8cd9)
	(_entity
		(_time 1402512465197)
		(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(unisim(VCOMPONENTS)))
	)
	(_component
		(tdc_fifo
			(_object
				(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 54 (_entity -1 )))
				(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 55 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 61 (_entity (_in ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 64 (_entity (_out ))))
			)
		)
		(.unisim.VCOMPONENTS.FDCE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 2305 (_entity -1 ((i 0)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 2308 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 2309 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 2310 (_entity (_in ))))
				(_port (_internal CLR ~extieee.std_logic_1164.STD_ULOGIC 1 2311 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 2312 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.FDSE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 2800 (_entity -1 ((i 1)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 2803 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 2804 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 2805 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 2806 (_entity (_in ))))
				(_port (_internal S ~extieee.std_logic_1164.STD_ULOGIC 1 2807 (_entity (_in ))))
			)
		)
	)
	(_instantiation fifo_ins 0 98 (_component tdc_fifo )
		(_generic
			((DEPTH)((i 4)))
			((DWIDTH)((i 13)))
		)
		(_port
			((clk)(tdc_clk))
			((clr)(tdc_rst_q0))
			((rd)(fifo_re))
			((wr)(fifo_we_q0))
			((din)(fifo_din))
			((empty)(fifo_ept))
			((full)(fifo_full))
			((dout)(tdc_dout))
		)
		(_use (_entity . tdc_fifo fwft_arch0)
			(_generic
				((DEPTH)((i 4)))
				((DWIDTH)((i 13)))
			)
			(_port
				((clk)(clk))
				((clr)(clr))
				((rd)(rd))
				((wr)(wr))
				((din)(din))
				((empty)(empty))
				((full)(full))
				((dout)(dout))
			)
		)
	)
	(_generate CC_FFS_GEN 0 130 (_for ~INTEGER~range~5~downto~1~13 )
		(_instantiation FDCE0_inst 0 132 (_component .unisim.VCOMPONENTS.FDCE )
			(_generic
				((INIT)((i 0)))
			)
			(_port
				((Q)(tb_q0(_object 1)))
				((C)(tb(_object 1)))
				((CE)((i 3)))
				((CLR)(tb_q2(_object 1)))
				((D)((i 3)))
			)
			(_use (_entity unisim FDCE)
				(_generic
					((INIT)((i 0)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((CLR)(CLR))
					((D)(D))
				)
			)
		)
		(_instantiation FDSE1_inst 0 144 (_component .unisim.VCOMPONENTS.FDSE )
			(_generic
				((INIT)((i 1)))
			)
			(_port
				((Q)(tb_q1(_object 1)))
				((C)(tdc_clk))
				((CE)((i 3)))
				((D)(tb_q0(_object 1)))
				((S)((i 2)))
			)
			(_use (_entity unisim FDSE)
				(_generic
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((D)(D))
					((S)(S))
				)
			)
		)
		(_instantiation FDSE2_inst 0 155 (_component .unisim.VCOMPONENTS.FDSE )
			(_generic
				((INIT)((i 1)))
			)
			(_port
				((Q)(tb_q2(_object 1)))
				((C)(tdc_clk))
				((CE)((i 3)))
				((D)(tb_q1(_object 1)))
				((S)((i 2)))
			)
			(_use (_entity unisim FDSE)
				(_generic
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((D)(D))
					((S)(S))
				)
			)
		)
		(_instantiation FDSE3_inst 0 168 (_component .unisim.VCOMPONENTS.FDSE )
			(_generic
				((INIT)((i 1)))
			)
			(_port
				((Q)(tb_q3(_object 1)))
				((C)(tdc_clk))
				((CE)((i 3)))
				((D)(tb_q2(_object 1)))
				((S)((i 2)))
			)
			(_use (_entity unisim FDSE)
				(_generic
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((D)(D))
					((S)(S))
				)
			)
		)
		(_object
			(_constant (_internal I ~INTEGER~range~5~downto~1~13 0 130 (_architecture )))
			(_subprogram
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_generic (_internal INIT_VAL ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~12 0 35 (_entity )))
		(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
		(_port (_internal tdc_clr ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~12 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_port (_internal tb ~STD_LOGIC_VECTOR{5~downto~1}~12 0 41 (_entity (_in ))))
		(_port (_internal tb16 ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
		(_port (_internal fifo_re ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
		(_port (_internal fifo_ept ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~12 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 0))))))
		(_port (_internal tdc_dout ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~12 0 46 (_entity (_out ))))
		(_signal (_internal tdc_rst_q0 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~13 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_signal (_internal tb_q0 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 69 (_architecture (_uni ))))
		(_signal (_internal tb_q1 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 70 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal tb_q2 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 71 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal tb_q3 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 72 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal tb_q4 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 73 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal counter ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 75 (_architecture (_uni (_code 6)))))
		(_signal (_internal counter_q0 ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 76 (_architecture (_uni (_code 7)))))
		(_signal (_internal counter_q1 ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 77 (_architecture (_uni (_code 8)))))
		(_signal (_internal fifo_full ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~13 0 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 0))))))
		(_signal (_internal fifo_din ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~13 0 80 (_architecture (_uni ))))
		(_signal (_internal fifo_we_q0 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_architecture (_uni ((i 2))))))
		(_signal (_internal trig_q0 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_CWIDTH-1~downto~0}~13 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal chan_q0 ~STD_LOGIC_VECTOR{TDC_CWIDTH-1~downto~0}~13 0 84 (_architecture (_uni (_string \"0000"\)))))
		(_signal (_internal chan_q1 ~STD_LOGIC_VECTOR{TDC_CWIDTH-1~downto~0}~13 0 85 (_architecture (_uni (_string \"0000"\)))))
		(_type (_internal ~INTEGER~range~5~downto~1~13 0 130 (_scalar (_downto (i 5)(i 1)))))
		(_process
			(line__117(_architecture 0 0 117 (_assignment (_simple)(_alias((fifo_din)(chan_q1)(counter_q1)))(_target(18))(_sensitivity(16)(22)))))
			(tdc_regs_pcs(_architecture 1 0 183 (_process (_simple)(_target(8)(13)(15)(16)(19)(22))(_sensitivity(0))(_read(11)(12)(14)(15)(17)(20)(21)(1)))))
			(count_pcs(_architecture 2 0 201 (_process (_simple)(_target(14))(_sensitivity(0))(_read(14)(2)))))
			(tb_dcdc_pcs(_architecture 3 0 215 (_process (_simple)(_target(20)(21))(_sensitivity(0))(_read(13)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external time_order_lib.tdc_pkg.TDC_TWIDTH (. tdc_pkg TDC_TWIDTH)))
		(_variable (_external time_order_lib.tdc_pkg.TDC_CWIDTH (. tdc_pkg TDC_CWIDTH)))
		(_variable (_external time_order_lib.tdc_pkg.TDC_FWIDTH (. tdc_pkg TDC_FWIDTH)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_static
		(33686018 )
		(50463234 )
		(33751554 )
		(50528770 )
		(33686274 )
		(50463490 )
		(33751810 )
		(50529026 )
		(33686019 )
		(50463235 )
		(33751555 )
		(50528771 )
		(33686275 )
		(50463491 )
		(33751811 )
		(50529027 )
		(16843009 )
	)
	(_model . behave 9 -1
	)
)
I 000047 55 8186          1402513339947 behave
(_unit VHDL (tdc 0 30 (behave 0 46 ))
	(_version va7)
	(_time 1402513339948 2014.06.11 15:02:19)
	(_source (\./../../../tdc/source/tdc.vhd\(\C:/Aldec/Active-HDL 9.2/vlib/unisim/src/unisim_vcomp.vhd\)))
	(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(unisim(VCOMPONENTS)))
	(_parameters dbg)
	(_code 8484d58a84d3d393898290ded68380828082878380)
	(_entity
		(_time 1402512465458)
		(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(unisim(VCOMPONENTS)))
	)
	(_component
		(tdc_channel
			(_object
				(_generic (_internal INIT_VAL ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 50 (_entity -1 )))
				(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal tdc_clr ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal tb ~STD_LOGIC_VECTOR{5~downto~1}~13 0 56 (_entity (_in ))))
				(_port (_internal tb16 ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal fifo_re ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal fifo_ept ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_out ))))
				(_port (_internal tdc_dout ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~13 0 61 (_entity (_out ))))
			)
		)
		(.unisim.VCOMPONENTS.FDSE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 2800 (_entity -1 ((i 1)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 2803 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 2804 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 2805 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 2806 (_entity (_in ))))
				(_port (_internal S ~extieee.std_logic_1164.STD_ULOGIC 1 2807 (_entity (_in ))))
			)
		)
	)
	(_generate TDC_CH_GEN 0 78 (_for ~INTEGER~range~1~to~TDC_NUM_CHAN~13 )
		(_instantiation tdc_ch_ins 0 80 (_component tdc_channel )
			(_generic
				((INIT_VAL)(_code 4))
			)
			(_port
				((tdc_clk)(tdc_clk))
				((reset)(reset))
				((tdc_clr)(tdc_clr_dlyln(_object 0)))
				((tb)(tb(_object 0)))
				((tb16)(tb16(_object 0)))
				((fifo_re)(fifo_re(_object 0)))
				((fifo_ept)(fifo_ept_q0(_object 0)))
				((tdc_dout)(tdc_dout_q0(_object 0)))
			)
			(_use (_entity . tdc_channel)
				(_generic
					((INIT_VAL)(_code 5))
				)
			)
		)
		(_object
			(_constant (_internal I ~INTEGER~range~1~to~TDC_NUM_CHAN~13 0 79 (_architecture )))
			(_subprogram
			)
		)
	)
	(_generate FDSE_GEN 0 99 (_for ~INTEGER~range~0~to~2~13 )
		(_instantiation FDSE_ins 0 101 (_component .unisim.VCOMPONENTS.FDSE )
			(_generic
				((INIT)((i 1)))
			)
			(_port
				((Q)(tdc_clr_qn(_index 6)))
				((C)(tdc_clk))
				((CE)((i 3)))
				((D)(tdc_clr_qn(_object 1)))
				((S)((i 2)))
			)
			(_use (_entity unisim FDSE)
				(_generic
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((D)(D))
					((S)(S))
				)
			)
		)
		(_object
			(_constant (_internal I ~INTEGER~range~0~to~2~13 0 100 (_architecture )))
			(_subprogram
			)
		)
	)
	(_object
		(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_port (_internal ce ~STD_LOGIC_VECTOR{1~to~4}~12 0 34 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal tdc_clr ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal tb ~exttime_order_lib.tdc_pkg.tb_vec_type 0 37 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~12 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_port (_internal tb16 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~12 0 38 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~122 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_port (_internal fifo_re ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~122 0 39 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~124 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_port (_internal fifo_ept ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~124 0 41 (_entity (_out ))))
		(_port (_internal tdc_dout ~exttime_order_lib.tdc_pkg.tdc_dout_type 0 42 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal tdc_clr_qn ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64 (_architecture (_uni ((_others(i 3)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_signal (_internal tdc_clr_dlyln ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 65 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal fifo_ept_q0 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 67 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal fifo_ept_q1 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 68 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal tdc_dout_q0 ~exttime_order_lib.tdc_pkg.tdc_dout_type 0 69 (_architecture (_uni ((_others(_others(i 2))))))))
		(_signal (_internal tdc_dout_q1 ~exttime_order_lib.tdc_pkg.tdc_dout_type 0 70 (_architecture (_uni ((_others(_others(i 2))))))))
		(_type (_internal ~INTEGER~range~1~to~TDC_NUM_CHAN~13 0 79 (_scalar (_to (i 1)(i 10)))))
		(_type (_internal ~INTEGER~range~0~to~2~13 0 100 (_scalar (_to (i 0)(i 2)))))
		(_process
			(line__119(_architecture 0 0 119 (_assignment (_simple)(_alias((fifo_ept)(fifo_ept_q1)))(_target(7))(_sensitivity(12)))))
			(line__120(_architecture 1 0 120 (_assignment (_simple)(_alias((tdc_dout)(tdc_dout_q1)))(_target(8))(_sensitivity(14)))))
			(line__123(_architecture 2 0 123 (_assignment (_simple)(_alias((tdc_clr_qn(0))(tdc_clr)))(_target(9(0)))(_sensitivity(3)))))
			(tdc_regs_pcs(_architecture 3 0 132 (_process (_simple)(_target(10)(12)(14))(_sensitivity(0))(_read(9(3))(10(t_2_10))(11)(13)(1(4))(1(3))(1(2))(1(1))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external TDC_INIT_FUN (. tdc_pkg 0))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~exttime_order_lib.tdc_pkg.~STD_LOGIC_VECTOR{5~downto~1}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{5~downto~1}~15)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external time_order_lib.tdc_pkg.TDC_NUM_CHAN (. tdc_pkg TDC_NUM_CHAN)))
		(_type (_external ~exttime_order_lib.tdc_pkg.tb_vec_type (. tdc_pkg tb_vec_type)))
		(_variable (_external time_order_lib.tdc_pkg.TDC_CWIDTH (. tdc_pkg TDC_CWIDTH)))
		(_variable (_external time_order_lib.tdc_pkg.TDC_TWIDTH (. tdc_pkg TDC_TWIDTH)))
		(_variable (_external time_order_lib.tdc_pkg.TDC_FWIDTH (. tdc_pkg TDC_FWIDTH)))
		(_type (_external ~exttime_order_lib.tdc_pkg.~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15)))
		(_type (_external ~exttime_order_lib.tdc_pkg.tdc_dout_type (. tdc_pkg tdc_dout_type)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_split (12)(14)
	)
	(_model . behave 7 -1
	)
)
I 000046 55 5681 1402512465579 time_order_pkg
(_unit VHDL (time_order_pkg 0 23 (time_order_pkg 0 76 ))
	(_version va7)
	(_time 1402513340070 2014.06.11 15:02:20)
	(_source (\./../../source/time_order_pkg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 01015307095601170157475b060603070507040603)
	(_entity
		(_time 1402512465579)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_constant (_internal TO_MAX_CHAN ~extSTD.STANDARD.INTEGER 0 28 (_entity ((i 150)))))
		(_constant (_internal TO_DWIDTH ~extSTD.STANDARD.INTEGER 0 29 (_entity ((i 9)))))
		(_constant (_internal TO_CWIDTH ~extSTD.STANDARD.INTEGER 0 30 (_entity ((i 8)))))
		(_constant (_internal TO_WIDTH ~extSTD.STANDARD.INTEGER 0 31 (_entity ((i 17)))))
		(_constant (_internal TO_WRAP_BIT ~extSTD.STANDARD.INTEGER 0 32 (_entity ((i 8)))))
		(_constant (_internal TO_NUM_LANES ~extSTD.STANDARD.INTEGER 0 35 (_entity ((i 10)))))
		(_constant (_internal TO_LANE_BITS ~extSTD.STANDARD.INTEGER 0 36 (_entity (_code 2))))
		(_type (_internal to_mape_type 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~15 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal to_mapc_type 0 42 (_array ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~15 ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~15 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal to_mapd_type 0 43 (_array ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~15 ((_uto (i 0)(i 2147483647))))))
		(_type (_internal to_2e_type 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal to_2c_type 0 46 (_array ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153 ((_to (i 1)(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal to_2d_type 0 47 (_array ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156 ((_to (i 1)(i 2))))))
		(_type (_internal to_3e_type 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~159 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal to_3c_type 0 49 (_array ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~159 ((_to (i 1)(i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1512 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal to_3d_type 0 50 (_array ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1512 ((_to (i 1)(i 3))))))
		(_type (_internal to_4e_type 0 51 (_array to_2e_type ((_to (i 1)(i 2))))))
		(_type (_internal to_4c_type 0 52 (_array to_2c_type ((_to (i 1)(i 2))))))
		(_type (_internal to_4d_type 0 53 (_array to_2d_type ((_to (i 1)(i 2))))))
		(_type (_internal to_7e_type 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 7))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1518 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal to_7c_type 0 55 (_array ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1518 ((_to (i 1)(i 7))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1521 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal to_7d_type 0 56 (_array ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1521 ((_to (i 1)(i 7))))))
		(_type (_internal to_10e_type 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1524 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal to_10c_type 0 58 (_array ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1524 ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1527 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal to_10d_type 0 59 (_array ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1527 ((_to (i 1)(i 10))))))
		(_type (_internal to_13e_type 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 13))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1530 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal to_13c_type 0 61 (_array ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1530 ((_to (i 1)(i 13))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1533 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal to_13d_type 0 62 (_array ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1533 ((_to (i 1)(i 13))))))
		(_subprogram
			(_internal TO_CH_FUN 0 0 68 (_entity (_function )))
			(_internal TO_CH2ONEHOT 1 0 69 (_entity (_function )))
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . time_order_pkg 3 -1
	)
)
I 000047 55 3294          1402513340278 behave
(_unit VHDL (tom_2_to_1 0 26 (behave 0 37 ))
	(_version va7)
	(_time 1402513340279 2014.06.11 15:02:20)
	(_source (\./../../source/tom_2_to_1.vhd\))
	(_use (.(time_order_pkg))(std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code cbcb999ecf9ccbde95cad992cccccfcd9dce9dc8ca)
	(_entity
		(_time 1402512465794)
		(_use (.(time_order_pkg))(std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal ein ~exttime_order_lib.time_order_pkg.to_2e_type 0 28 (_entity (_in ))))
		(_port (_internal cin ~exttime_order_lib.time_order_pkg.to_2c_type 0 29 (_entity (_in ))))
		(_port (_internal din ~exttime_order_lib.time_order_pkg.to_2d_type 0 30 (_entity (_in ))))
		(_port (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~12 0 32 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_port (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~12 0 33 (_entity (_out ))))
		(_signal (_internal comp_d ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal wrap_d ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal out_addr_d ~STD_LOGIC_VECTOR{3~downto~0}~13 0 41 (_architecture (_uni ))))
		(_process
			(line__60(_architecture 0 0 60 (_assignment (_simple)(_target(6))(_sensitivity(2(2_d_7_0))(2(1_d_7_0))))))
			(line__61(_architecture 1 0 61 (_assignment (_simple)(_target(7))(_sensitivity(2(2_8))(2(1_8))))))
			(line__62(_architecture 2 0 62 (_assignment (_simple)(_alias((out_addr_d)(ein(1))(ein(2))(wrap_d)(comp_d)))(_target(8))(_sensitivity(6)(7)(0(2))(0(1))))))
			(output_pcs(_architecture 3 0 71 (_process (_simple)(_target(3)(4)(5))(_sensitivity(8)(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~exttime_order_lib.time_order_pkg.to_2e_type (. time_order_pkg to_2e_type)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external time_order_lib.time_order_pkg.TO_CWIDTH (. time_order_pkg TO_CWIDTH)))
		(_type (_external ~exttime_order_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153)))
		(_type (_external ~exttime_order_lib.time_order_pkg.to_2c_type (. time_order_pkg to_2c_type)))
		(_variable (_external time_order_lib.time_order_pkg.TO_DWIDTH (. time_order_pkg TO_DWIDTH)))
		(_type (_external ~exttime_order_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156)))
		(_type (_external ~exttime_order_lib.time_order_pkg.to_2d_type (. time_order_pkg to_2d_type)))
	)
	(_static
		(16843009 16843009 )
		(16843009 16843009 1 )
	)
	(_model . behave 4 -1
	)
)
I 000047 55 7132          1402513340491 behave
(_unit VHDL (tom_3_to_1 0 27 (behave 0 40 ))
	(_version va7)
	(_time 1402513340492 2014.06.11 15:02:20)
	(_source (\./../../source/tom_3_to_1.vhd\))
	(_use (.(time_order_pkg))(std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code a6a9a2f1f6f1a6b3f6f7b5ffa1a1a2a0f0a3f0a5a7)
	(_entity
		(_time 1402512466009)
		(_use (.(time_order_pkg))(std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(tom_2_to_1
			(_object
				(_port (_internal ein ~exttime_order_lib.time_order_pkg.to_2e_type 0 44 (_entity (_in ))))
				(_port (_internal cin ~exttime_order_lib.time_order_pkg.to_2c_type 0 45 (_entity (_in ))))
				(_port (_internal din ~exttime_order_lib.time_order_pkg.to_2d_type 0 46 (_entity (_in ))))
				(_port (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
				(_port (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~13 0 48 (_entity (_out ))))
				(_port (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~13 0 49 (_entity (_out ))))
			)
		)
	)
	(_instantiation tom_4_11 0 68 (_component tom_2_to_1 )
		(_port
			((ein)(ein1_t))
			((cin)(cin1_t))
			((din)(din1_t))
			((emin)(emin1))
			((cmin)(cmin1))
			((dmin)(dmin1))
		)
		(_use (_entity . tom_2_to_1)
		)
	)
	(_instantiation tom_4_21 0 79 (_component tom_2_to_1 )
		(_port
			((ein)(ein2_t))
			((cin)(cin2_t))
			((din)(din2_t))
			((emin)(emin2))
			((cmin)(cmin2))
			((dmin)(dmin2))
		)
		(_use (_entity . tom_2_to_1)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in )(_event))))
		(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal ein ~exttime_order_lib.time_order_pkg.to_3e_type 0 31 (_entity (_in ))))
		(_port (_internal cin ~exttime_order_lib.time_order_pkg.to_3c_type 0 32 (_entity (_in ))))
		(_port (_internal din ~exttime_order_lib.time_order_pkg.to_3d_type 0 33 (_entity (_in ))))
		(_port (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~12 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_port (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~12 0 36 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal ein1_t ~exttime_order_lib.time_order_pkg.to_2e_type 0 52 (_architecture (_uni ))))
		(_signal (_internal cin1_t ~exttime_order_lib.time_order_pkg.to_2c_type 0 53 (_architecture (_uni ))))
		(_signal (_internal din1_t ~exttime_order_lib.time_order_pkg.to_2d_type 0 54 (_architecture (_uni ))))
		(_signal (_internal ein2_t ~exttime_order_lib.time_order_pkg.to_2e_type 0 55 (_architecture (_uni ))))
		(_signal (_internal cin2_t ~exttime_order_lib.time_order_pkg.to_2c_type 0 56 (_architecture (_uni ))))
		(_signal (_internal din2_t ~exttime_order_lib.time_order_pkg.to_2d_type 0 57 (_architecture (_uni ))))
		(_signal (_internal emin1 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~132 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal cmin1 ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~132 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~134 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal dmin1 ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~134 0 60 (_architecture (_uni ))))
		(_signal (_internal emin2 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal cmin2 ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~132 0 62 (_architecture (_uni ))))
		(_signal (_internal dmin2 ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~134 0 63 (_architecture (_uni ))))
		(_process
			(line__98(_architecture 0 0 98 (_assignment (_simple)(_alias((ein1_t)(ein(1))(ein(2))))(_target(8))(_sensitivity(2(2))(2(1))))))
			(line__99(_architecture 1 0 99 (_assignment (_simple)(_alias((cin1_t)(cin(1))(cin(2))))(_target(9))(_sensitivity(3(2))(3(1))))))
			(line__100(_architecture 2 0 100 (_assignment (_simple)(_alias((din1_t)(din(1))(din(2))))(_target(10))(_sensitivity(4(2))(4(1))))))
			(line__101(_architecture 3 0 101 (_assignment (_simple)(_alias((ein2_t)(emin1)(ein(3))))(_target(11))(_sensitivity(14)(2(3))))))
			(line__102(_architecture 4 0 102 (_assignment (_simple)(_alias((cin2_t)(cmin1)(cin(3))))(_target(12))(_sensitivity(15)(3(3))))))
			(line__103(_architecture 5 0 103 (_assignment (_simple)(_alias((din2_t)(dmin1)(din(3))))(_target(13))(_sensitivity(16)(4(3))))))
			(oreg_pcs(_architecture 6 0 118 (_process (_simple)(_target(5)(6)(7))(_sensitivity(0))(_read(17)(18)(19)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~exttime_order_lib.time_order_pkg.to_3e_type (. time_order_pkg to_3e_type)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external time_order_lib.time_order_pkg.TO_CWIDTH (. time_order_pkg TO_CWIDTH)))
		(_type (_external ~exttime_order_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~159 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~159)))
		(_type (_external ~exttime_order_lib.time_order_pkg.to_3c_type (. time_order_pkg to_3c_type)))
		(_variable (_external time_order_lib.time_order_pkg.TO_DWIDTH (. time_order_pkg TO_DWIDTH)))
		(_type (_external ~exttime_order_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1512 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1512)))
		(_type (_external ~exttime_order_lib.time_order_pkg.to_3d_type (. time_order_pkg to_3d_type)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~exttime_order_lib.time_order_pkg.to_2e_type (. time_order_pkg to_2e_type)))
		(_type (_external ~exttime_order_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153)))
		(_type (_external ~exttime_order_lib.time_order_pkg.to_2c_type (. time_order_pkg to_2c_type)))
		(_type (_external ~exttime_order_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156)))
		(_type (_external ~exttime_order_lib.time_order_pkg.to_2d_type (. time_order_pkg to_2d_type)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behave 7 -1
	)
)
I 000047 55 6401          1402513340705 behave
(_unit VHDL (tom_4_to_1 0 27 (behave 0 40 ))
	(_version va7)
	(_time 1402513340706 2014.06.11 15:02:20)
	(_source (\./../../source/tom_4_to_1.vhd\))
	(_use (.(time_order_pkg))(std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 808f858ed6d78095d18294d987878486d685d68381)
	(_entity
		(_time 1402512466218)
		(_use (.(time_order_pkg))(std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(tom_2_to_1
			(_object
				(_port (_internal ein ~exttime_order_lib.time_order_pkg.to_2e_type 0 44 (_entity (_in ))))
				(_port (_internal cin ~exttime_order_lib.time_order_pkg.to_2c_type 0 45 (_entity (_in ))))
				(_port (_internal din ~exttime_order_lib.time_order_pkg.to_2d_type 0 46 (_entity (_in ))))
				(_port (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
				(_port (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~13 0 48 (_entity (_out ))))
				(_port (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~13 0 49 (_entity (_out ))))
			)
		)
	)
	(_instantiation tom_4_11 0 65 (_component tom_2_to_1 )
		(_port
			((ein)(ein(1)))
			((cin)(cin(1)))
			((din)(din(1)))
			((emin)(emin1_t(1)))
			((cmin)(cmin1_t(1)))
			((dmin)(dmin1_t(1)))
		)
		(_use (_entity . tom_2_to_1)
		)
	)
	(_instantiation tom_4_12 0 75 (_component tom_2_to_1 )
		(_port
			((ein)(ein(2)))
			((cin)(cin(2)))
			((din)(din(2)))
			((emin)(emin1_t(2)))
			((cmin)(cmin1_t(2)))
			((dmin)(dmin1_t(2)))
		)
		(_use (_entity . tom_2_to_1)
		)
	)
	(_instantiation tom_4_21 0 86 (_component tom_2_to_1 )
		(_port
			((ein)(ein2_t))
			((cin)(cin2_t))
			((din)(din2_t))
			((emin)(emin2))
			((cmin)(cmin2))
			((dmin)(dmin2))
		)
		(_use (_entity . tom_2_to_1)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in )(_event))))
		(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal ein ~exttime_order_lib.time_order_pkg.to_4e_type 0 31 (_entity (_in ))))
		(_port (_internal cin ~exttime_order_lib.time_order_pkg.to_4c_type 0 32 (_entity (_in ))))
		(_port (_internal din ~exttime_order_lib.time_order_pkg.to_4d_type 0 33 (_entity (_in ))))
		(_port (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~12 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_port (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~12 0 36 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal ein2_t ~exttime_order_lib.time_order_pkg.to_2e_type 0 52 (_architecture (_uni ))))
		(_signal (_internal cin2_t ~exttime_order_lib.time_order_pkg.to_2c_type 0 53 (_architecture (_uni ))))
		(_signal (_internal din2_t ~exttime_order_lib.time_order_pkg.to_2d_type 0 54 (_architecture (_uni ))))
		(_signal (_internal emin1_t ~exttime_order_lib.time_order_pkg.to_2e_type 0 55 (_architecture (_uni ))))
		(_signal (_internal cmin1_t ~exttime_order_lib.time_order_pkg.to_2c_type 0 56 (_architecture (_uni ))))
		(_signal (_internal dmin1_t ~exttime_order_lib.time_order_pkg.to_2d_type 0 57 (_architecture (_uni ))))
		(_signal (_internal emin2 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~132 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal cmin2 ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~132 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~134 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal dmin2 ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~134 0 60 (_architecture (_uni ))))
		(_process
			(line__105(_architecture 0 0 105 (_assignment (_simple)(_alias((ein2_t)(emin1_t(1))(emin1_t(2))))(_target(8))(_sensitivity(11(2))(11(1))))))
			(line__106(_architecture 1 0 106 (_assignment (_simple)(_alias((cin2_t)(cmin1_t(1))(cmin1_t(2))))(_target(9))(_sensitivity(12(2))(12(1))))))
			(line__107(_architecture 2 0 107 (_assignment (_simple)(_alias((din2_t)(dmin1_t(1))(dmin1_t(2))))(_target(10))(_sensitivity(13(2))(13(1))))))
			(oreg_pcs(_architecture 3 0 124 (_process (_simple)(_target(5)(6)(7))(_sensitivity(0))(_read(14)(15)(16)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~exttime_order_lib.time_order_pkg.to_2e_type (. time_order_pkg to_2e_type)))
		(_type (_external ~exttime_order_lib.time_order_pkg.to_4e_type (. time_order_pkg to_4e_type)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external time_order_lib.time_order_pkg.TO_CWIDTH (. time_order_pkg TO_CWIDTH)))
		(_type (_external ~exttime_order_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153)))
		(_type (_external ~exttime_order_lib.time_order_pkg.to_2c_type (. time_order_pkg to_2c_type)))
		(_type (_external ~exttime_order_lib.time_order_pkg.to_4c_type (. time_order_pkg to_4c_type)))
		(_variable (_external time_order_lib.time_order_pkg.TO_DWIDTH (. time_order_pkg TO_DWIDTH)))
		(_type (_external ~exttime_order_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156)))
		(_type (_external ~exttime_order_lib.time_order_pkg.to_2d_type (. time_order_pkg to_2d_type)))
		(_type (_external ~exttime_order_lib.time_order_pkg.to_4d_type (. time_order_pkg to_4d_type)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behave 4 -1
	)
)
I 000047 55 10877         1402513340912 behave
(_unit VHDL (tom_10_to_1 0 25 (behave 0 37 ))
	(_version va7)
	(_time 1402513340913 2014.06.11 15:02:20)
	(_source (\./../../source/tom_10_to_1.vhd\))
	(_use (.(time_order_pkg))(std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 4b444d494f1c4b5e141b5a141a4e1d4c4f4d1d4e1d)
	(_entity
		(_time 1402512466428)
		(_use (.(time_order_pkg))(std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(tom_3_to_1
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal ein ~exttime_order_lib.time_order_pkg.to_3e_type 0 56 (_entity (_in ))))
				(_port (_internal cin ~exttime_order_lib.time_order_pkg.to_3c_type 0 57 (_entity (_in ))))
				(_port (_internal din ~exttime_order_lib.time_order_pkg.to_3d_type 0 58 (_entity (_in ))))
				(_port (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_out ))))
				(_port (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~132 0 60 (_entity (_out ))))
				(_port (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~134 0 61 (_entity (_out ))))
			)
		)
		(tom_4_to_1
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal ein ~exttime_order_lib.time_order_pkg.to_4e_type 0 43 (_entity (_in ))))
				(_port (_internal cin ~exttime_order_lib.time_order_pkg.to_4c_type 0 44 (_entity (_in ))))
				(_port (_internal din ~exttime_order_lib.time_order_pkg.to_4d_type 0 45 (_entity (_in ))))
				(_port (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
				(_port (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~13 0 47 (_entity (_out ))))
				(_port (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~13 0 48 (_entity (_out ))))
			)
		)
	)
	(_instantiation tom_3_to_1_11 0 85 (_component tom_3_to_1 )
		(_port
			((clk)(clk))
			((ce)(ce))
			((ein)(ein11_t))
			((cin)(cin11_t))
			((din)(din11_t))
			((emin)(emin1_t(1)))
			((cmin)(cmin1_t(1)))
			((dmin)(dmin1_t(1)))
		)
		(_use (_entity . tom_3_to_1)
		)
	)
	(_instantiation tom_3_to_1_12 0 97 (_component tom_3_to_1 )
		(_port
			((clk)(clk))
			((ce)(ce))
			((ein)(ein12_t))
			((cin)(cin12_t))
			((din)(din12_t))
			((emin)(emin1_t(2)))
			((cmin)(cmin1_t(2)))
			((dmin)(dmin1_t(2)))
		)
		(_use (_entity . tom_3_to_1)
		)
	)
	(_instantiation tom_4_to_1_13 0 109 (_component tom_4_to_1 )
		(_port
			((clk)(clk))
			((ce)(ce))
			((ein)(ein13_t))
			((cin)(cin13_t))
			((din)(din13_t))
			((emin)(emin1_t(3)))
			((cmin)(cmin1_t(3)))
			((dmin)(dmin1_t(3)))
		)
		(_use (_entity . tom_4_to_1)
		)
	)
	(_instantiation tom_3_to_1_21 0 123 (_component tom_3_to_1 )
		(_port
			((clk)(clk))
			((ce)(ce))
			((ein)(ein2_t))
			((cin)(cin2_t))
			((din)(din2_t))
			((emin)(emin))
			((cmin)(cmin))
			((dmin)(dmin))
		)
		(_use (_entity . tom_3_to_1)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
		(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal ein ~exttime_order_lib.time_order_pkg.to_10e_type 0 29 (_entity (_in ))))
		(_port (_internal cin ~exttime_order_lib.time_order_pkg.to_10c_type 0 30 (_entity (_in ))))
		(_port (_internal din ~exttime_order_lib.time_order_pkg.to_10d_type 0 31 (_entity (_in ))))
		(_port (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~12 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_port (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~12 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~132 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~134 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal ein11_t ~exttime_order_lib.time_order_pkg.to_3e_type 0 64 (_architecture (_uni ))))
		(_signal (_internal cin11_t ~exttime_order_lib.time_order_pkg.to_3c_type 0 65 (_architecture (_uni ))))
		(_signal (_internal din11_t ~exttime_order_lib.time_order_pkg.to_3d_type 0 66 (_architecture (_uni ))))
		(_signal (_internal ein12_t ~exttime_order_lib.time_order_pkg.to_3e_type 0 67 (_architecture (_uni ))))
		(_signal (_internal cin12_t ~exttime_order_lib.time_order_pkg.to_3c_type 0 68 (_architecture (_uni ))))
		(_signal (_internal din12_t ~exttime_order_lib.time_order_pkg.to_3d_type 0 69 (_architecture (_uni ))))
		(_signal (_internal ein13_t ~exttime_order_lib.time_order_pkg.to_4e_type 0 70 (_architecture (_uni ))))
		(_signal (_internal cin13_t ~exttime_order_lib.time_order_pkg.to_4c_type 0 71 (_architecture (_uni ))))
		(_signal (_internal din13_t ~exttime_order_lib.time_order_pkg.to_4d_type 0 72 (_architecture (_uni ))))
		(_signal (_internal emin1_t ~exttime_order_lib.time_order_pkg.to_3e_type 0 74 (_architecture (_uni ))))
		(_signal (_internal cmin1_t ~exttime_order_lib.time_order_pkg.to_3c_type 0 75 (_architecture (_uni ))))
		(_signal (_internal dmin1_t ~exttime_order_lib.time_order_pkg.to_3d_type 0 76 (_architecture (_uni ))))
		(_signal (_internal ein2_t ~exttime_order_lib.time_order_pkg.to_3e_type 0 78 (_architecture (_uni ))))
		(_signal (_internal cin2_t ~exttime_order_lib.time_order_pkg.to_3c_type 0 79 (_architecture (_uni ))))
		(_signal (_internal din2_t ~exttime_order_lib.time_order_pkg.to_3d_type 0 80 (_architecture (_uni ))))
		(_process
			(line__146(_architecture 0 0 146 (_assignment (_simple)(_alias((ein11_t)(ein(1))(ein(2))(ein(3))))(_target(8))(_sensitivity(2(3))(2(2))(2(1))))))
			(line__147(_architecture 1 0 147 (_assignment (_simple)(_alias((cin11_t)(cin(1))(cin(2))(cin(3))))(_target(9))(_sensitivity(3(3))(3(2))(3(1))))))
			(line__148(_architecture 2 0 148 (_assignment (_simple)(_alias((din11_t)(din(1))(din(2))(din(3))))(_target(10))(_sensitivity(4(3))(4(2))(4(1))))))
			(line__150(_architecture 3 0 150 (_assignment (_simple)(_alias((ein12_t)(ein(4))(ein(5))(ein(6))))(_target(11))(_sensitivity(2(6))(2(5))(2(4))))))
			(line__151(_architecture 4 0 151 (_assignment (_simple)(_alias((cin12_t)(cin(4))(cin(5))(cin(6))))(_target(12))(_sensitivity(3(6))(3(5))(3(4))))))
			(line__152(_architecture 5 0 152 (_assignment (_simple)(_alias((din12_t)(din(4))(din(5))(din(6))))(_target(13))(_sensitivity(4(6))(4(5))(4(4))))))
			(line__154(_architecture 6 0 154 (_assignment (_simple)(_alias((ein13_t)(ein(7))(ein(8))(ein(9))(ein(10))))(_target(14))(_sensitivity(2(10))(2(9))(2(8))(2(7))))))
			(line__155(_architecture 7 0 155 (_assignment (_simple)(_alias((cin13_t)(cin(7))(cin(8))(cin(9))(cin(10))))(_target(15))(_sensitivity(3(10))(3(9))(3(8))(3(7))))))
			(line__156(_architecture 8 0 156 (_assignment (_simple)(_alias((din13_t)(din(7))(din(8))(din(9))(din(10))))(_target(16))(_sensitivity(4(10))(4(9))(4(8))(4(7))))))
			(line__158(_architecture 9 0 158 (_assignment (_simple)(_alias((ein2_t)(emin1_t)))(_target(20))(_sensitivity(17)))))
			(line__159(_architecture 10 0 159 (_assignment (_simple)(_alias((cin2_t)(cmin1_t)))(_target(21))(_sensitivity(18)))))
			(line__160(_architecture 11 0 160 (_assignment (_simple)(_alias((din2_t)(dmin1_t)))(_target(22))(_sensitivity(19)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~exttime_order_lib.time_order_pkg.to_10e_type (. time_order_pkg to_10e_type)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external time_order_lib.time_order_pkg.TO_CWIDTH (. time_order_pkg TO_CWIDTH)))
		(_type (_external ~exttime_order_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1524 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1524)))
		(_type (_external ~exttime_order_lib.time_order_pkg.to_10c_type (. time_order_pkg to_10c_type)))
		(_variable (_external time_order_lib.time_order_pkg.TO_DWIDTH (. time_order_pkg TO_DWIDTH)))
		(_type (_external ~exttime_order_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1527 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1527)))
		(_type (_external ~exttime_order_lib.time_order_pkg.to_10d_type (. time_order_pkg to_10d_type)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~exttime_order_lib.time_order_pkg.to_2e_type (. time_order_pkg to_2e_type)))
		(_type (_external ~exttime_order_lib.time_order_pkg.to_4e_type (. time_order_pkg to_4e_type)))
		(_type (_external ~exttime_order_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153)))
		(_type (_external ~exttime_order_lib.time_order_pkg.to_2c_type (. time_order_pkg to_2c_type)))
		(_type (_external ~exttime_order_lib.time_order_pkg.to_4c_type (. time_order_pkg to_4c_type)))
		(_type (_external ~exttime_order_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156)))
		(_type (_external ~exttime_order_lib.time_order_pkg.to_2d_type (. time_order_pkg to_2d_type)))
		(_type (_external ~exttime_order_lib.time_order_pkg.to_4d_type (. time_order_pkg to_4d_type)))
		(_type (_external ~exttime_order_lib.time_order_pkg.to_3e_type (. time_order_pkg to_3e_type)))
		(_type (_external ~exttime_order_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~159 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~159)))
		(_type (_external ~exttime_order_lib.time_order_pkg.to_3c_type (. time_order_pkg to_3c_type)))
		(_type (_external ~exttime_order_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1512 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1512)))
		(_type (_external ~exttime_order_lib.time_order_pkg.to_3d_type (. time_order_pkg to_3d_type)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behave 12 -1
	)
)
I 000047 55 10845         1402513341128 behave
(_unit VHDL (time_order 0 37 (behave 0 53 ))
	(_version va7)
	(_time 1402513341129 2014.06.11 15:02:21)
	(_source (\./../../source/time_order.vhd\))
	(_use (.(time_order_pkg))(.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 252a2221297225332924637f222227232123202227)
	(_entity
		(_time 1402512466646)
		(_use (.(time_order_pkg))(.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(MATH_REAL)))
	)
	(_component
		(tom_10_to_1
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal ein ~exttime_order_lib.time_order_pkg.to_10e_type 0 59 (_entity (_in ))))
				(_port (_internal cin ~exttime_order_lib.time_order_pkg.to_10c_type 0 60 (_entity (_in ))))
				(_port (_internal din ~exttime_order_lib.time_order_pkg.to_10d_type 0 61 (_entity (_in ))))
				(_port (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_out ))))
				(_port (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~13 0 63 (_entity (_out ))))
				(_port (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~13 0 64 (_entity (_out ))))
			)
		)
	)
	(_instantiation rpc_tom_ins 0 100 (_component tom_10_to_1 )
		(_port
			((clk)(clk))
			((ce)(ce))
			((ein)(ein_t))
			((cin)(cin_t))
			((din)(din_t))
			((emin)(emin))
			((cmin)(cmin))
			((dmin)(dmin))
		)
		(_use (_entity . tom_10_to_1)
		)
	)
	(_generate INPUT_GEN 0 121 (_for ~INTEGER~range~1~to~NUM_LANES~13 )
		(_object
			(_constant (_internal N ~INTEGER~range~1~to~NUM_LANES~13 0 122 (_architecture )))
			(_process
				(line__123(_architecture 0 0 123 (_assignment (_simple)(_target(9(_object 2)))(_sensitivity(4(_object 2)))(_read(4(_object 2))))))
				(line__124(_architecture 1 0 124 (_assignment (_simple)(_target(10(_object 2)))(_sensitivity(5(_object 2(_range 15))))(_read(5(_object 2(_range 16)))))))
				(line__125(_architecture 2 0 125 (_assignment (_simple)(_target(11(_object 2)))(_sensitivity(5(_object 2(_range 17))))(_read(5(_object 2(_range 18)))))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal NUM_LANES ~extSTD.STANDARD.INTEGER 0 39 (_entity )))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in )(_event))))
		(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
		(_port (_internal dst_full ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~NUM_LANES}~12 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(c 19))))))
		(_port (_internal src_epty ~STD_LOGIC_VECTOR{1~to~NUM_LANES}~12 0 45 (_entity (_in ))))
		(_port (_internal din ~exttime_order_lib.tdc_pkg.tdc_dout_type 0 46 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~NUM_LANES}~122 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(c 20))))))
		(_port (_internal src_re ~STD_LOGIC_VECTOR{1~to~NUM_LANES}~122 0 47 (_entity (_out ))))
		(_port (_internal dst_we ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_WIDTH-1~downto~0}~12 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{TO_WIDTH-1~downto~0}~12 0 49 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_constant (_internal LANE_BITS ~extSTD.STANDARD.INTEGER 0 67 (_architecture (_code 21))))
		(_type (_internal ~to_mape_type{1~to~NUM_LANES}~13 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(c 22))))))
		(_signal (_internal ein_t ~to_mape_type{1~to~NUM_LANES}~13 0 69 (_architecture (_uni ))))
		(_type (_internal ~to_mapc_type{1~to~NUM_LANES}~13 0 70 (_array ~exttime_order_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~15 ((_to (i 1)(c 23))))))
		(_signal (_internal cin_t ~to_mapc_type{1~to~NUM_LANES}~13 0 70 (_architecture (_uni ))))
		(_type (_internal ~to_mapd_type{1~to~NUM_LANES}~13 0 71 (_array ~exttime_order_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~15 ((_to (i 1)(c 24))))))
		(_signal (_internal din_t ~to_mapd_type{1~to~NUM_LANES}~13 0 71 (_architecture (_uni ))))
		(_signal (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 73 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~134 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~134 0 74 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~136 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~136 0 75 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~NUM_LANES}~13 0 77 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(c 25))))))
		(_signal (_internal one_hot_ch_t ~STD_LOGIC_VECTOR{1~to~NUM_LANES}~13 0 77 (_architecture (_uni ))))
		(_signal (_internal src_re_d0 ~STD_LOGIC_VECTOR{1~to~NUM_LANES}~13 0 78 (_architecture (_uni ))))
		(_signal (_internal src_re_q0 ~STD_LOGIC_VECTOR{1~to~NUM_LANES}~13 0 79 (_architecture (_uni (_code 26)))))
		(_signal (_internal out_cmp_d0 ~extieee.std_logic_1164.STD_LOGIC 0 80 (_architecture (_uni ))))
		(_signal (_internal out_cmp_q0 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_architecture (_uni ((i 2))))))
		(_signal (_internal out_cmp_d1 ~extieee.std_logic_1164.STD_LOGIC 0 82 (_architecture (_uni ))))
		(_signal (_internal out_cmp_q1 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_architecture (_uni ((i 2))))))
		(_signal (_internal out_cmp_q2 ~extieee.std_logic_1164.STD_LOGIC 0 84 (_architecture (_uni ((i 2))))))
		(_signal (_internal out_cmp_vec ~STD_LOGIC_VECTOR{1~to~NUM_LANES}~13 0 85 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_WIDTH-1~downto~0}~13 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_signal (_internal dout_q0 ~STD_LOGIC_VECTOR{TO_WIDTH-1~downto~0}~13 0 86 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal dout_q1 ~STD_LOGIC_VECTOR{TO_WIDTH-1~downto~0}~13 0 87 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 89 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 89 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~1~to~NUM_LANES~13 0 122 (_scalar (_to (i 1)(c 27)))))
		(_process
			(line__128(_architecture 3 0 128 (_assignment (_simple)(_target(6))(_sensitivity(17)))))
			(line__130(_architecture 4 0 130 (_assignment (_simple)(_alias((dst_we)(out_cmp_q2)))(_simpleassign BUF)(_target(7))(_sensitivity(22)))))
			(line__132(_architecture 5 0 132 (_assignment (_simple)(_alias((dout)(dout_q1)))(_target(8))(_sensitivity(25)))))
			(line__135(_architecture 6 0 135 (_assignment (_simple)(_alias((dout_q0)(cmin)(dmin)))(_target(24))(_sensitivity(13)(14)))))
			(line__138(_architecture 7 0 138 (_assignment (_simple)(_target(15))(_sensitivity(13(_range 28)))(_read(13(_range 29))))))
			(line__141(_architecture 8 0 141 (_assignment (_simple)(_target(18))(_sensitivity(24)(25)))))
			(line__142(_architecture 9 0 142 (_assignment (_simple)(_target(20))(_sensitivity(12)(19)))))
			(line__143(_architecture 10 0 143 (_assignment (_simple)(_target(23))(_sensitivity(19)))))
			(line__145(_architecture 11 0 145 (_assignment (_simple)(_target(16))(_sensitivity(15)(23)(4)))))
			(line__148(_architecture 12 0 148 (_assignment (_simple)(_alias((temp)(cmin(d_7_4))))(_target(26))(_sensitivity(13(d_7_4))))))
			(io_regs_pcs(_architecture 13 0 158 (_process (_simple)(_sensitivity(0)))))
			(valid_pcs(_architecture 14 0 167 (_process (_simple)(_target(17)(19)(21)(22)(25))(_sensitivity(0))(_read(16)(18)(20)(21)(24)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external TO_CH_FUN (. time_order_pkg 0))
			(_external TO_CH2ONEHOT (. time_order_pkg 1))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_variable (_external time_order_lib.tdc_pkg.TDC_CWIDTH (. tdc_pkg TDC_CWIDTH)))
		(_variable (_external time_order_lib.tdc_pkg.TDC_TWIDTH (. tdc_pkg TDC_TWIDTH)))
		(_variable (_external time_order_lib.tdc_pkg.TDC_FWIDTH (. tdc_pkg TDC_FWIDTH)))
		(_type (_external ~exttime_order_lib.tdc_pkg.~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15)))
		(_variable (_external time_order_lib.tdc_pkg.TDC_NUM_CHAN (. tdc_pkg TDC_NUM_CHAN)))
		(_type (_external ~exttime_order_lib.tdc_pkg.tdc_dout_type (. tdc_pkg tdc_dout_type)))
		(_variable (_external time_order_lib.time_order_pkg.TO_CWIDTH (. time_order_pkg TO_CWIDTH)))
		(_variable (_external time_order_lib.time_order_pkg.TO_DWIDTH (. time_order_pkg TO_DWIDTH)))
		(_variable (_external time_order_lib.time_order_pkg.TO_WIDTH (. time_order_pkg TO_WIDTH)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~exttime_order_lib.time_order_pkg.to_10e_type (. time_order_pkg to_10e_type)))
		(_type (_external ~exttime_order_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1524 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1524)))
		(_type (_external ~exttime_order_lib.time_order_pkg.to_10c_type (. time_order_pkg to_10c_type)))
		(_type (_external ~exttime_order_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1527 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1527)))
		(_type (_external ~exttime_order_lib.time_order_pkg.to_10d_type (. time_order_pkg to_10d_type)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~exttime_order_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~15 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~15)))
		(_type (_external ~exttime_order_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~15 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~15)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behave 30 -1
	)
)
I 000047 55 3123          1402513341336 behave
(_unit VHDL (tdc_stim 0 23 (behave 0 35 ))
	(_version va7)
	(_time 1402513341337 2014.06.11 15:02:21)
	(_source (\./../source/tdc_stim.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(MATH_REAL)))
	(_parameters dbg usedpackagebody)
	(_code f0fff7a0f4a7a7e5a5a1e3aba5f6f9f6a4f7f4f6f4)
	(_entity
		(_time 1402512466854)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal USE_PRNG ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity )))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in )(_event))))
		(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal run_reset ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_port (_internal tb ~STD_LOGIC_VECTOR{5~downto~1}~12 0 31 (_entity (_out ))))
		(_port (_internal tb16 ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal tb_ctr ~STD_LOGIC_VECTOR{6~downto~0}~13 0 38 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal tb_prng ~STD_LOGIC_VECTOR{6~downto~0}~13 0 39 (_architecture (_uni ((_others(i 2)))))))
		(_variable (_internal seed1 ~extSTD.STANDARD.POSITIVE 0 66 (_process 3 )))
		(_variable (_internal seed2 ~extSTD.STANDARD.POSITIVE 0 66 (_process 3 )))
		(_variable (_internal rand ~extSTD.STANDARD.REAL 0 67 (_process 3 )))
		(_variable (_internal int_rand ~extSTD.STANDARD.INTEGER 0 68 (_process 3 )))
		(_process
			(line__43(_architecture 0 0 43 (_assignment (_simple)(_target(4))(_sensitivity(6(d_5_1))(7(d_5_1))))))
			(line__44(_architecture 1 0 44 (_assignment (_simple)(_target(5))(_sensitivity(6(6))(7(6))))))
			(tb_ctr_pcs(_architecture 2 0 49 (_process (_simple)(_target(6))(_sensitivity(0)(2))(_read(6)(3)))))
			(tb_prng_pcs(_architecture 3 0 65 (_process (_simple)(_target(7))(_sensitivity(0))(_monitor)(_read(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external UNIFORM (ieee MATH_REAL 8))
			(_external TRUNC (ieee MATH_REAL 4))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 131586 )
	)
	(_model . behave 4 -1
	)
)
I 000047 55 12257         1402513341678 behave
(_unit VHDL (time_order_tb 0 31 (behave 0 34 ))
	(_version va7)
	(_time 1402513341679 2014.06.11 15:02:21)
	(_source (\./../source/time_order_tb.vhd\))
	(_use (.(time_order_pkg))(.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(STD_LOGIC_TEXTIO)))
	(_parameters dbg)
	(_code 47484645491047511017011d404045414341424045)
	(_entity
		(_time 1402512494177)
		(_use (.(time_order_pkg))(.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(STD_LOGIC_TEXTIO)))
	)
	(_component
		(tdc_stim
			(_object
				(_generic (_internal USE_PRNG ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal run_reset ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal tb ~STD_LOGIC_VECTOR{5~downto~1}~13 0 74 (_entity (_out ))))
				(_port (_internal tb16 ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_out ))))
			)
		)
		(tdc
			(_object
				(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
				(_port (_internal ce ~STD_LOGIC_VECTOR{1~to~4}~13 0 40 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal tdc_clr ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal tb ~exttime_order_lib.tdc_pkg.tb_vec_type 0 43 (_entity (_in ))))
				(_port (_internal tb16 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 44 (_entity (_in ))))
				(_port (_internal fifo_re ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~132 0 45 (_entity (_in ))))
				(_port (_internal fifo_ept ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~134 0 47 (_entity (_out ))))
				(_port (_internal tdc_dout ~exttime_order_lib.tdc_pkg.tdc_dout_type 0 48 (_entity (_out ))))
			)
		)
		(time_order
			(_object
				(_generic (_internal NUM_LANES ~extSTD.STANDARD.INTEGER 0 53 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal dst_full ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{1~to~NUM_LANES}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(c 11))))))
				(_port (_internal src_epty ~STD_LOGIC_VECTOR{1~to~NUM_LANES}~13 0 59 (_entity (_in ))))
				(_port (_internal din ~exttime_order_lib.tdc_pkg.tdc_dout_type 0 60 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{1~to~NUM_LANES}~136 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(c 12))))))
				(_port (_internal src_re ~STD_LOGIC_VECTOR{1~to~NUM_LANES}~136 0 61 (_entity (_out ))))
				(_port (_internal dst_we ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_out ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{TO_WIDTH-1~downto~0}~13 0 63 (_entity (_out ))))
			)
		)
	)
	(_generate STIM_GEN 0 108 (_for ~INTEGER~range~1~to~TO_NUM_LANES~13 )
		(_instantiation stim_ins 0 110 (_component tdc_stim )
			(_generic
				((USE_PRNG)((i 2)))
			)
			(_port
				((clk)(clk))
				((ce)(ce(6)))
				((stim_enable)(stim_enable))
				((run_reset)(run_reset))
				((tb)(tb(_object 3)))
				((tb16)(tb16(_object 3)))
			)
			(_use (_entity . tdc_stim)
				(_generic
					((USE_PRNG)((i 2)))
				)
				(_port
					((clk)(clk))
					((ce)(ce))
					((run_reset)(run_reset))
					((stim_enable)(stim_enable))
					((tb)(tb))
					((tb16)(tb16))
				)
			)
		)
		(_object
			(_constant (_internal I ~INTEGER~range~1~to~TO_NUM_LANES~13 0 109 (_architecture )))
			(_subprogram
			)
		)
	)
	(_instantiation tdc_ins 0 126 (_component tdc )
		(_port
			((tdc_clk)(clk))
			((ce)(ce(t_1_4)))
			((reset)(run_reset))
			((tdc_clr)(run_reset))
			((tb)(tb))
			((tb16)(tb16))
			((fifo_re)(fifo_re))
			((fifo_ept)(fifo_ept))
			((tdc_dout)(tdc_dout))
		)
		(_use (_entity . tdc)
		)
	)
	(_instantiation UUT 0 144 (_component time_order )
		(_generic
			((NUM_LANES)((i 10)))
		)
		(_port
			((clk)(clk))
			((ce)(ce(5)))
			((reset)(run_reset))
			((dst_full)(dst_full))
			((src_epty)(fifo_ept))
			((din)(tdc_dout))
			((src_re)(fifo_re))
			((dst_we)(dst_we))
			((dout)(ordered))
		)
		(_use (_entity . time_order)
			(_generic
				((NUM_LANES)((i 10)))
			)
			(_port
				((clk)(clk))
				((ce)(ce))
				((reset)(reset))
				((dst_full)(dst_full))
				((src_epty)(src_epty))
				((din)(din))
				((src_re)(src_re))
				((dst_we)(dst_we))
				((dout)(dout))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~13 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~132 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~134 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_WIDTH-1~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~13 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_constant (_internal USE_PRNG ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture ((i 2)))))
		(_constant (_internal CLKPER ~extSTD.STANDARD.TIME 0 79 (_architecture ((ns 4616189618054758400)))))
		(_constant (_internal CLKHLFPER ~extSTD.STANDARD.TIME 0 80 (_architecture (_code 13))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 82 (_architecture (_uni ((i 3)))(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~6}~13 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 6))))))
		(_signal (_internal ce ~STD_LOGIC_VECTOR{1~to~6}~13 0 83 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal run_reset ~extieee.std_logic_1164.STD_LOGIC 0 84 (_architecture (_uni ((i 3))))))
		(_signal (_internal tb ~exttime_order_lib.tdc_pkg.tb_vec_type 0 85 (_architecture (_uni ((_others((i 2))((i 2))((i 2))((i 2))((i 2))))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~138 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_signal (_internal tb16 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~138 0 86 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal fifo_re ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~138 0 87 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal fifo_ept ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~138 0 88 (_architecture (_uni ))))
		(_signal (_internal tdc_dout ~exttime_order_lib.tdc_pkg.tdc_dout_type 0 89 (_architecture (_uni ))))
		(_signal (_internal dst_we ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni ))))
		(_signal (_internal dst_full ~extieee.std_logic_1164.STD_LOGIC 0 91 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_WIDTH-1~downto~0}~1310 0 92 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_signal (_internal ordered ~STD_LOGIC_VECTOR{TO_WIDTH-1~downto~0}~1310 0 92 (_architecture (_uni ))))
		(_signal (_internal ce_bit ~extieee.std_logic_1164.STD_LOGIC 0 94 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal ce_cnt ~STD_LOGIC_VECTOR{2~downto~0}~13 0 95 (_architecture (_uni ((_others(i 3))))(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 96 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal full_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 96 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 97 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal lordered ~STD_LOGIC_VECTOR{3~downto~0}~13 0 97 (_architecture (_uni ))))
		(_signal (_internal cordered ~STD_LOGIC_VECTOR{3~downto~0}~13 0 98 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~13 0 99 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal dordered ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~13 0 99 (_architecture (_uni ))))
		(_signal (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 100 (_architecture (_uni ((i 2))))))
		(_signal (_internal test ~extieee.std_logic_1164.STD_LOGIC 0 101 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~1~to~TO_NUM_LANES~13 0 109 (_scalar (_to (i 1)(i 10)))))
		(_signal (_delayed run_reset'DELAYED~13 ~extieee.std_logic_1164.STD_LOGIC 0 163 (_process 2 (2)(ns 4631952216750555136))))
		(_process
			(line__160(_architecture 0 0 160 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__162(_architecture 1 0 162 (_assignment (_simple)(_target(2)))))
			(line__163(_architecture 2 0 163 (_assignment (_simple)(_alias((stim_enable)(run_reset'DELAYED~13)))(_simpleassign "not")(_target(17))(_sensitivity(19)))))
			(line__164(_architecture 3 0 164 (_assignment (_simple)(_target(1))(_sensitivity(11)))))
			(line__166(_architecture 4 0 166 (_assignment (_simple)(_alias((dst_full)(full_reg(5))))(_simpleassign BUF)(_target(9))(_sensitivity(13(5))))))
			(line__168(_architecture 5 0 168 (_assignment (_simple)(_alias((lordered)(ordered(d_16_13))))(_target(14))(_sensitivity(10(d_16_13))))))
			(line__169(_architecture 6 0 169 (_assignment (_simple)(_alias((cordered)(ordered(d_12_9))))(_target(15))(_sensitivity(10(d_12_9))))))
			(line__170(_architecture 7 0 170 (_assignment (_simple)(_alias((dordered)(ordered(d_8_0))))(_target(16))(_sensitivity(10(d_8_0))))))
			(full_pcs(_architecture 8 0 177 (_process (_simple)(_target(13))(_sensitivity(0)(2))(_read(13(12))(13(15))(13(d_14_0))))))
			(ce_cnt_pcs(_architecture 9 0 191 (_process (_simple)(_target(12))(_sensitivity(0)(2))(_read(12)))))
			(ce2x_pcs(_architecture 10 0 202 (_process (_wait_for)(_target(11))(_sensitivity(12(0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~exttime_order_lib.tdc_pkg.~STD_LOGIC_VECTOR{5~downto~1}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{5~downto~1}~15)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external time_order_lib.tdc_pkg.TDC_NUM_CHAN (. tdc_pkg TDC_NUM_CHAN)))
		(_type (_external ~exttime_order_lib.tdc_pkg.tb_vec_type (. tdc_pkg tb_vec_type)))
		(_variable (_external time_order_lib.tdc_pkg.TDC_CWIDTH (. tdc_pkg TDC_CWIDTH)))
		(_variable (_external time_order_lib.tdc_pkg.TDC_TWIDTH (. tdc_pkg TDC_TWIDTH)))
		(_variable (_external time_order_lib.tdc_pkg.TDC_FWIDTH (. tdc_pkg TDC_FWIDTH)))
		(_type (_external ~exttime_order_lib.tdc_pkg.~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15)))
		(_type (_external ~exttime_order_lib.tdc_pkg.tdc_dout_type (. tdc_pkg tdc_dout_type)))
		(_variable (_external time_order_lib.time_order_pkg.TO_CWIDTH (. time_order_pkg TO_CWIDTH)))
		(_variable (_external time_order_lib.time_order_pkg.TO_DWIDTH (. time_order_pkg TO_DWIDTH)))
		(_variable (_external time_order_lib.time_order_pkg.TO_WIDTH (. time_order_pkg TO_WIDTH)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_variable (_external time_order_lib.time_order_pkg.TO_NUM_LANES (. time_order_pkg TO_NUM_LANES)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (12(0))
	)
	(_static
		(33751810 33686275 33751555 50463235 )
		(131586 )
	)
	(_model . behave 14 -1
	)
)
I 000039 55 2267 1402512464638 tdc_pkg
(_unit VHDL (tdc_pkg 0 24 (tdc_pkg 0 56 ))
	(_version va7)
	(_time 1405358259560 2014.07.14 13:17:39)
	(_source (\./../../../tdc/source/tdc_pkg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code 2d782d297d7a7a387e7c3d772e2b2a2a292b292b2e)
	(_entity
		(_time 1402512464638)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_constant (_internal TDC_NUM_CHAN ~extSTD.STANDARD.INTEGER 0 29 (_entity ((i 10)))))
		(_constant (_internal TDC_TWIDTH ~extSTD.STANDARD.INTEGER 0 30 (_entity ((i 9)))))
		(_constant (_internal TDC_CWIDTH ~extSTD.STANDARD.INTEGER 0 31 (_entity ((i 4)))))
		(_constant (_internal TDC_FWIDTH ~extSTD.STANDARD.INTEGER 0 32 (_entity ((i 13)))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~15 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_constant (_internal TDC_INIT_VAL ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~15 0 33 (_entity ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~15 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_type (_internal tb_vec_type 0 40 (_array ~STD_LOGIC_VECTOR{5~downto~1}~15 ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 0))))))
		(_type (_internal tdc_dout_type 0 41 (_array ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 ((_to (i 1)(i 10))))))
		(_subprogram
			(_internal TDC_INIT_FUN 0 0 47 (_entity (_function )))
			(_internal BIN_TO_ONEHOT 1 0 48 (_entity (_function )))
			(_internal SWAP_BITS 2 0 49 (_entity (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . tdc_pkg 3 -1
	)
)
I 000051 55 5906          1405358259855 fwft_arch0
(_unit VHDL (tdc_fifo 0 26 (fwft_arch0 0 48 ))
	(_version va7)
	(_time 1405358259856 2014.07.14 13:17:39)
	(_source (\./../../../tdc/source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 56035755540101430955400c0e5050500051525052)
	(_entity
		(_time 1402512464855)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 38 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 50 (_architecture (_code 14))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_type (_internal ram_type 0 52 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 16 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 54 (_architecture (_uni (_code 17)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 55 (_architecture (_uni (_code 19)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 56 (_architecture (_uni (_code 20)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 57 (_architecture (_uni (_code 21)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 58 (_architecture (_uni (_code 22)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 23 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 59 (_architecture (_uni (_code 24)))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ))))
		(_signal (_internal empty_i ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ))))
		(_process
			(line__80(_architecture 0 0 80 (_assignment (_simple)(_alias((empty)(dout_valid)))(_simpleassign "not")(_target(5))(_sensitivity(14)))))
			(line__85(_architecture 1 0 85 (_assignment (_simple)(_target(16))(_sensitivity(18)(3)))))
			(line__88(_architecture 2 0 88 (_assignment (_simple)(_target(15))(_sensitivity(14)(20)(2)))))
			(line__91(_architecture 3 0 91 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(17))(_sensitivity(15)(16)))))
			(line__92(_architecture 4 0 92 (_assignment (_simple)(_target(20))(_sensitivity(12)))))
			(line__93(_architecture 5 0 93 (_assignment (_simple)(_target(21))(_sensitivity(12)))))
			(line__94(_architecture 6 0 94 (_assignment (_simple)(_target(18))(_sensitivity(12)))))
			(line__95(_architecture 7 0 95 (_assignment (_simple)(_target(19))(_sensitivity(12)))))
			(line__98(_architecture 8 0 98 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 9 0 104 (_process (_simple)(_target(11)(14)(22)(7))(_sensitivity(0))(_read(10)(13)(15)(2)))))
			(wr_pcs(_architecture 10 0 132 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(19)(3)(4)))))
			(ptr_pcs(_architecture 11 0 145 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(15)(16)(17)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch0 25 -1
	)
)
I 000051 55 6590          1405358259863 fwft_arch1
(_unit VHDL (tdc_fifo 0 26 (fwft_arch1 0 185 ))
	(_version va7)
	(_time 1405358259864 2014.07.14 13:17:39)
	(_source (\./../../../tdc/source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 56035755540101435257400c0e5050500051525052)
	(_entity
		(_time 1402512464855)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 38 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 187 (_architecture (_code 15))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 189 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_type (_internal ram_type 0 189 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 17 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 191 (_architecture (_uni (_code 18)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 192 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 19 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 192 (_architecture (_uni (_code 20)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 193 (_architecture (_uni (_code 21)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 194 (_architecture (_uni (_code 22)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 195 (_architecture (_uni (_code 23)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 196 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 24 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 196 (_architecture (_uni (_code 25)))))
		(_signal (_internal ram_dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 197 (_architecture (_uni (_code 26)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 198 (_architecture (_uni (_code 27)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 199 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 200 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 201 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 202 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 203 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 204 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 205 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 206 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 206 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 207 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 208 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 209 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 210 (_architecture (_uni ))))
		(_process
			(line__228(_architecture 0 0 228 (_assignment (_simple)(_target(16))(_sensitivity(17)(18)(19)))))
			(line__230(_architecture 1 0 230 (_assignment (_simple)(_target(17))(_sensitivity(18)(19)(20)(2)))))
			(line__232(_architecture 2 0 232 (_assignment (_simple)(_target(22))(_sensitivity(24)(3)))))
			(line__235(_architecture 3 0 235 (_assignment (_simple)(_target(21))(_sensitivity(18)(19)(20)(26)))))
			(line__239(_architecture 4 0 239 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(23))(_sensitivity(21)(22)))))
			(line__240(_architecture 5 0 240 (_assignment (_simple)(_target(26))(_sensitivity(12)))))
			(line__241(_architecture 6 0 241 (_assignment (_simple)(_target(27))(_sensitivity(12)))))
			(line__242(_architecture 7 0 242 (_assignment (_simple)(_target(24))(_sensitivity(12)))))
			(line__243(_architecture 8 0 243 (_assignment (_simple)(_target(25))(_sensitivity(12)))))
			(line__247(_architecture 9 0 247 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 10 0 253 (_process (_simple)(_target(11)(14)(15)(18)(19)(20)(5)(7))(_sensitivity(0))(_read(10)(13)(14)(15)(16)(17)(19)(21)(2)))))
			(wr_pcs(_architecture 11 0 303 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(25)(3)(4)))))
			(ptr_pcs(_architecture 12 0 316 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(21)(22)(23)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch1 28 -1
	)
)
I 000051 55 5150          1405358259868 fwft_arch2
(_unit VHDL (tdc_fifo 0 26 (fwft_arch2 0 357 ))
	(_version va7)
	(_time 1405358259869 2014.07.14 13:17:39)
	(_source (\./../../../tdc/source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 65306465643232703436733f3d6363633362616361)
	(_entity
		(_time 1402512464855)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 38 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 359 (_architecture (_code 10))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 361 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_type (_internal ram_type 0 361 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 12 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 363 (_architecture (_uni (_code 13)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 364 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 364 (_architecture (_uni (_code 15)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 365 (_architecture (_uni (_code 16)))))
		(_signal (_internal new_wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 366 (_architecture (_uni (_code 17)))))
		(_signal (_internal new_rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 367 (_architecture (_uni (_code 18)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 368 (_architecture (_uni (_code 19)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 369 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 20 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 369 (_architecture (_uni (_code 21)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 370 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 371 (_architecture (_uni ))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 372 (_architecture (_uni ((i 2))))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 373 (_architecture (_uni ((i 2))))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 374 (_architecture (_uni ((i 3))))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 375 (_architecture (_uni ((i 3))))))
		(_process
			(line__388(_architecture 0 0 388 (_assignment (_simple)(_alias((full)(full_d)))(_simpleassign BUF)(_target(6))(_sensitivity(17)))))
			(line__392(_architecture 1 0 392 (_assignment (_simple)(_target(16))(_sensitivity(17)(3)))))
			(line__393(_architecture 2 0 393 (_assignment (_simple)(_target(11))(_sensitivity(9)(16)))))
			(line__394(_architecture 3 0 394 (_assignment (_simple)(_target(12))(_sensitivity(10)(19)(2)))))
			(line__400(_architecture 4 0 400 (_assignment (_simple)(_target(14))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 5 0 406 (_process (_simple)(_target(13)(5)(7))(_sensitivity(0))(_read(10)(14)(19)))))
			(wr_pcs(_architecture 6 0 421 (_process (_simple)(_target(8))(_sensitivity(0))(_read(9)(16)(4)))))
			(ptr_pcs(_architecture 7 0 433 (_process (_simple)(_target(9)(10)(17)(19))(_sensitivity(0))(_read(11)(12)(16)(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_model . fwft_arch2 22 -1
	)
)
I 000049 55 5463          1405358259873 std_arch
(_unit VHDL (tdc_fifo 0 26 (std_arch 0 471 ))
	(_version va7)
	(_time 1405358259874 2014.07.14 13:17:39)
	(_source (\./../../../tdc/source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 65306465643232703b61733f3d6363633362616361)
	(_entity
		(_time 1402512464855)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 38 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 473 (_architecture (_code 13))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 475 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_type (_internal ram_type 0 475 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 15 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 477 (_architecture (_uni (_code 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 478 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 478 (_architecture (_uni (_code 18)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 479 (_architecture (_uni (_code 19)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 480 (_architecture (_uni (_code 20)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 481 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 21 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 481 (_architecture (_uni (_code 22)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 482 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 483 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 484 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 484 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 485 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 486 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 487 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 488 (_architecture (_uni ))))
		(_process
			(line__504(_architecture 0 0 504 (_assignment (_simple)(_target(14))(_sensitivity(16)(3)))))
			(line__505(_architecture 1 0 505 (_assignment (_simple)(_target(13))(_sensitivity(18)(2)))))
			(line__508(_architecture 2 0 508 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(15))(_sensitivity(13)(14)))))
			(line__509(_architecture 3 0 509 (_assignment (_simple)(_target(18))(_sensitivity(11)))))
			(line__510(_architecture 4 0 510 (_assignment (_simple)(_target(19))(_sensitivity(11)))))
			(line__511(_architecture 5 0 511 (_assignment (_simple)(_target(16))(_sensitivity(11)))))
			(line__512(_architecture 6 0 512 (_assignment (_simple)(_target(17))(_sensitivity(11)))))
			(line__515(_architecture 7 0 515 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 8 0 520 (_process (_simple)(_target(5)(7))(_sensitivity(0))(_read(12)(19)(2)))))
			(wr_pcs(_architecture 9 0 536 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(17)(3)(4)))))
			(ptr_pcs(_architecture 10 0 549 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(13)(14)(15)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . std_arch 23 -1
	)
)
I 000047 55 10455         1405358260193 behave
(_unit VHDL (tdc_channel 0 33 (behave 0 50 ))
	(_version va7)
	(_time 1405358260194 2014.07.14 13:17:40)
	(_source (\./../../../tdc/source/tdc_channel.vhd\(\C:/Aldec/Active-HDL 9.2/vlib/unisim/src/unisim_vcomp.vhd\)))
	(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(unisim(VCOMPONENTS)))
	(_parameters dbg)
	(_code 9dc89f92cdcaca88cb9a9ccd85c7cd9bc89bc89b989bce)
	(_entity
		(_time 1402512465197)
		(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(unisim(VCOMPONENTS)))
	)
	(_component
		(tdc_fifo
			(_object
				(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 54 (_entity -1 )))
				(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 55 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 61 (_entity (_in ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 64 (_entity (_out ))))
			)
		)
		(.unisim.VCOMPONENTS.FDCE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 2305 (_entity -1 ((i 0)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 2308 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 2309 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 2310 (_entity (_in ))))
				(_port (_internal CLR ~extieee.std_logic_1164.STD_ULOGIC 1 2311 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 2312 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.FDSE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 2800 (_entity -1 ((i 1)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 2803 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 2804 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 2805 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 2806 (_entity (_in ))))
				(_port (_internal S ~extieee.std_logic_1164.STD_ULOGIC 1 2807 (_entity (_in ))))
			)
		)
	)
	(_instantiation fifo_ins 0 98 (_component tdc_fifo )
		(_generic
			((DEPTH)((i 4)))
			((DWIDTH)((i 13)))
		)
		(_port
			((clk)(tdc_clk))
			((clr)(tdc_rst_q0))
			((rd)(fifo_re))
			((wr)(fifo_we_q0))
			((din)(fifo_din))
			((empty)(fifo_ept))
			((full)(fifo_full))
			((dout)(tdc_dout))
		)
		(_use (_entity . tdc_fifo fwft_arch0)
			(_generic
				((DEPTH)((i 4)))
				((DWIDTH)((i 13)))
			)
			(_port
				((clk)(clk))
				((clr)(clr))
				((rd)(rd))
				((wr)(wr))
				((din)(din))
				((empty)(empty))
				((full)(full))
				((dout)(dout))
			)
		)
	)
	(_generate CC_FFS_GEN 0 130 (_for ~INTEGER~range~5~downto~1~13 )
		(_instantiation FDCE0_inst 0 132 (_component .unisim.VCOMPONENTS.FDCE )
			(_generic
				((INIT)((i 0)))
			)
			(_port
				((Q)(tb_q0(_object 1)))
				((C)(tb(_object 1)))
				((CE)((i 3)))
				((CLR)(tb_q2(_object 1)))
				((D)((i 3)))
			)
			(_use (_entity unisim FDCE)
				(_generic
					((INIT)((i 0)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((CLR)(CLR))
					((D)(D))
				)
			)
		)
		(_instantiation FDSE1_inst 0 144 (_component .unisim.VCOMPONENTS.FDSE )
			(_generic
				((INIT)((i 1)))
			)
			(_port
				((Q)(tb_q1(_object 1)))
				((C)(tdc_clk))
				((CE)((i 3)))
				((D)(tb_q0(_object 1)))
				((S)((i 2)))
			)
			(_use (_entity unisim FDSE)
				(_generic
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((D)(D))
					((S)(S))
				)
			)
		)
		(_instantiation FDSE2_inst 0 155 (_component .unisim.VCOMPONENTS.FDSE )
			(_generic
				((INIT)((i 1)))
			)
			(_port
				((Q)(tb_q2(_object 1)))
				((C)(tdc_clk))
				((CE)((i 3)))
				((D)(tb_q1(_object 1)))
				((S)((i 2)))
			)
			(_use (_entity unisim FDSE)
				(_generic
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((D)(D))
					((S)(S))
				)
			)
		)
		(_instantiation FDSE3_inst 0 168 (_component .unisim.VCOMPONENTS.FDSE )
			(_generic
				((INIT)((i 1)))
			)
			(_port
				((Q)(tb_q3(_object 1)))
				((C)(tdc_clk))
				((CE)((i 3)))
				((D)(tb_q2(_object 1)))
				((S)((i 2)))
			)
			(_use (_entity unisim FDSE)
				(_generic
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((D)(D))
					((S)(S))
				)
			)
		)
		(_object
			(_constant (_internal I ~INTEGER~range~5~downto~1~13 0 130 (_architecture )))
			(_subprogram
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_generic (_internal INIT_VAL ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~12 0 35 (_entity )))
		(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
		(_port (_internal tdc_clr ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~12 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_port (_internal tb ~STD_LOGIC_VECTOR{5~downto~1}~12 0 41 (_entity (_in ))))
		(_port (_internal tb16 ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
		(_port (_internal fifo_re ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
		(_port (_internal fifo_ept ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~12 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 0))))))
		(_port (_internal tdc_dout ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~12 0 46 (_entity (_out ))))
		(_signal (_internal tdc_rst_q0 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~13 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_signal (_internal tb_q0 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 69 (_architecture (_uni ))))
		(_signal (_internal tb_q1 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 70 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal tb_q2 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 71 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal tb_q3 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 72 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal tb_q4 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 73 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal counter ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 75 (_architecture (_uni (_code 6)))))
		(_signal (_internal counter_q0 ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 76 (_architecture (_uni (_code 7)))))
		(_signal (_internal counter_q1 ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 77 (_architecture (_uni (_code 8)))))
		(_signal (_internal fifo_full ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~13 0 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 0))))))
		(_signal (_internal fifo_din ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~13 0 80 (_architecture (_uni ))))
		(_signal (_internal fifo_we_q0 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_architecture (_uni ((i 2))))))
		(_signal (_internal trig_q0 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_CWIDTH-1~downto~0}~13 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal chan_q0 ~STD_LOGIC_VECTOR{TDC_CWIDTH-1~downto~0}~13 0 84 (_architecture (_uni (_string \"0000"\)))))
		(_signal (_internal chan_q1 ~STD_LOGIC_VECTOR{TDC_CWIDTH-1~downto~0}~13 0 85 (_architecture (_uni (_string \"0000"\)))))
		(_type (_internal ~INTEGER~range~5~downto~1~13 0 130 (_scalar (_downto (i 5)(i 1)))))
		(_process
			(line__117(_architecture 0 0 117 (_assignment (_simple)(_alias((fifo_din)(chan_q1)(counter_q1)))(_target(18))(_sensitivity(16)(22)))))
			(tdc_regs_pcs(_architecture 1 0 183 (_process (_simple)(_target(8)(13)(15)(16)(19)(22))(_sensitivity(0))(_read(11)(12)(14)(15)(17)(20)(21)(1)))))
			(count_pcs(_architecture 2 0 201 (_process (_simple)(_target(14))(_sensitivity(0))(_read(14)(2)))))
			(tb_dcdc_pcs(_architecture 3 0 215 (_process (_simple)(_target(20)(21))(_sensitivity(0))(_read(13)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external time_order_lib.tdc_pkg.TDC_TWIDTH (. tdc_pkg TDC_TWIDTH)))
		(_variable (_external time_order_lib.tdc_pkg.TDC_CWIDTH (. tdc_pkg TDC_CWIDTH)))
		(_variable (_external time_order_lib.tdc_pkg.TDC_FWIDTH (. tdc_pkg TDC_FWIDTH)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_static
		(33686018 )
		(50463234 )
		(33751554 )
		(50528770 )
		(33686274 )
		(50463490 )
		(33751810 )
		(50529026 )
		(33686019 )
		(50463235 )
		(33751555 )
		(50528771 )
		(33686275 )
		(50463491 )
		(33751811 )
		(50529027 )
		(16843009 )
	)
	(_model . behave 9 -1
	)
)
I 000047 55 8186          1405358260448 behave
(_unit VHDL (tdc 0 30 (behave 0 46 ))
	(_version va7)
	(_time 1405358260449 2014.07.14 13:17:40)
	(_source (\./../../../tdc/source/tdc.vhd\(\C:/Aldec/Active-HDL 9.2/vlib/unisim/src/unisim_vcomp.vhd\)))
	(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(unisim(VCOMPONENTS)))
	(_parameters dbg)
	(_code a7f2a4f0a4f0f0b0aaa1b3fdf5a0a3a1a3a1a4a0a3)
	(_entity
		(_time 1402512465458)
		(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(unisim(VCOMPONENTS)))
	)
	(_component
		(tdc_channel
			(_object
				(_generic (_internal INIT_VAL ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 50 (_entity -1 )))
				(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal tdc_clr ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal tb ~STD_LOGIC_VECTOR{5~downto~1}~13 0 56 (_entity (_in ))))
				(_port (_internal tb16 ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal fifo_re ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal fifo_ept ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_out ))))
				(_port (_internal tdc_dout ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~13 0 61 (_entity (_out ))))
			)
		)
		(.unisim.VCOMPONENTS.FDSE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 2800 (_entity -1 ((i 1)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 2803 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 2804 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 2805 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 2806 (_entity (_in ))))
				(_port (_internal S ~extieee.std_logic_1164.STD_ULOGIC 1 2807 (_entity (_in ))))
			)
		)
	)
	(_generate TDC_CH_GEN 0 78 (_for ~INTEGER~range~1~to~TDC_NUM_CHAN~13 )
		(_instantiation tdc_ch_ins 0 80 (_component tdc_channel )
			(_generic
				((INIT_VAL)(_code 4))
			)
			(_port
				((tdc_clk)(tdc_clk))
				((reset)(reset))
				((tdc_clr)(tdc_clr_dlyln(_object 0)))
				((tb)(tb(_object 0)))
				((tb16)(tb16(_object 0)))
				((fifo_re)(fifo_re(_object 0)))
				((fifo_ept)(fifo_ept_q0(_object 0)))
				((tdc_dout)(tdc_dout_q0(_object 0)))
			)
			(_use (_entity . tdc_channel)
				(_generic
					((INIT_VAL)(_code 5))
				)
			)
		)
		(_object
			(_constant (_internal I ~INTEGER~range~1~to~TDC_NUM_CHAN~13 0 79 (_architecture )))
			(_subprogram
			)
		)
	)
	(_generate FDSE_GEN 0 99 (_for ~INTEGER~range~0~to~2~13 )
		(_instantiation FDSE_ins 0 101 (_component .unisim.VCOMPONENTS.FDSE )
			(_generic
				((INIT)((i 1)))
			)
			(_port
				((Q)(tdc_clr_qn(_index 6)))
				((C)(tdc_clk))
				((CE)((i 3)))
				((D)(tdc_clr_qn(_object 1)))
				((S)((i 2)))
			)
			(_use (_entity unisim FDSE)
				(_generic
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((D)(D))
					((S)(S))
				)
			)
		)
		(_object
			(_constant (_internal I ~INTEGER~range~0~to~2~13 0 100 (_architecture )))
			(_subprogram
			)
		)
	)
	(_object
		(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_port (_internal ce ~STD_LOGIC_VECTOR{1~to~4}~12 0 34 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal tdc_clr ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal tb ~exttime_order_lib.tdc_pkg.tb_vec_type 0 37 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~12 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_port (_internal tb16 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~12 0 38 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~122 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_port (_internal fifo_re ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~122 0 39 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~124 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_port (_internal fifo_ept ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~124 0 41 (_entity (_out ))))
		(_port (_internal tdc_dout ~exttime_order_lib.tdc_pkg.tdc_dout_type 0 42 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal tdc_clr_qn ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64 (_architecture (_uni ((_others(i 3)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_signal (_internal tdc_clr_dlyln ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 65 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal fifo_ept_q0 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 67 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal fifo_ept_q1 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 68 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal tdc_dout_q0 ~exttime_order_lib.tdc_pkg.tdc_dout_type 0 69 (_architecture (_uni ((_others(_others(i 2))))))))
		(_signal (_internal tdc_dout_q1 ~exttime_order_lib.tdc_pkg.tdc_dout_type 0 70 (_architecture (_uni ((_others(_others(i 2))))))))
		(_type (_internal ~INTEGER~range~1~to~TDC_NUM_CHAN~13 0 79 (_scalar (_to (i 1)(i 10)))))
		(_type (_internal ~INTEGER~range~0~to~2~13 0 100 (_scalar (_to (i 0)(i 2)))))
		(_process
			(line__119(_architecture 0 0 119 (_assignment (_simple)(_alias((fifo_ept)(fifo_ept_q1)))(_target(7))(_sensitivity(12)))))
			(line__120(_architecture 1 0 120 (_assignment (_simple)(_alias((tdc_dout)(tdc_dout_q1)))(_target(8))(_sensitivity(14)))))
			(line__123(_architecture 2 0 123 (_assignment (_simple)(_alias((tdc_clr_qn(0))(tdc_clr)))(_target(9(0)))(_sensitivity(3)))))
			(tdc_regs_pcs(_architecture 3 0 132 (_process (_simple)(_target(10)(12)(14))(_sensitivity(0))(_read(9(3))(10(t_2_10))(11)(13)(1(4))(1(3))(1(2))(1(1))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external TDC_INIT_FUN (. tdc_pkg 0))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~exttime_order_lib.tdc_pkg.~STD_LOGIC_VECTOR{5~downto~1}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{5~downto~1}~15)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external time_order_lib.tdc_pkg.TDC_NUM_CHAN (. tdc_pkg TDC_NUM_CHAN)))
		(_type (_external ~exttime_order_lib.tdc_pkg.tb_vec_type (. tdc_pkg tb_vec_type)))
		(_variable (_external time_order_lib.tdc_pkg.TDC_CWIDTH (. tdc_pkg TDC_CWIDTH)))
		(_variable (_external time_order_lib.tdc_pkg.TDC_TWIDTH (. tdc_pkg TDC_TWIDTH)))
		(_variable (_external time_order_lib.tdc_pkg.TDC_FWIDTH (. tdc_pkg TDC_FWIDTH)))
		(_type (_external ~exttime_order_lib.tdc_pkg.~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15)))
		(_type (_external ~exttime_order_lib.tdc_pkg.tdc_dout_type (. tdc_pkg tdc_dout_type)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_split (12)(14)
	)
	(_model . behave 7 -1
	)
)
I 000046 55 5681 1402512465579 time_order_pkg
(_unit VHDL (time_order_pkg 0 23 (time_order_pkg 0 76 ))
	(_version va7)
	(_time 1405358260571 2014.07.14 13:17:40)
	(_source (\./../../source/time_order_pkg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 23762f272974233523756579242421252725262421)
	(_entity
		(_time 1402512465579)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_constant (_internal TO_MAX_CHAN ~extSTD.STANDARD.INTEGER 0 28 (_entity ((i 150)))))
		(_constant (_internal TO_DWIDTH ~extSTD.STANDARD.INTEGER 0 29 (_entity ((i 9)))))
		(_constant (_internal TO_CWIDTH ~extSTD.STANDARD.INTEGER 0 30 (_entity ((i 8)))))
		(_constant (_internal TO_WIDTH ~extSTD.STANDARD.INTEGER 0 31 (_entity ((i 17)))))
		(_constant (_internal TO_WRAP_BIT ~extSTD.STANDARD.INTEGER 0 32 (_entity ((i 8)))))
		(_constant (_internal TO_NUM_LANES ~extSTD.STANDARD.INTEGER 0 35 (_entity ((i 10)))))
		(_constant (_internal TO_LANE_BITS ~extSTD.STANDARD.INTEGER 0 36 (_entity (_code 2))))
		(_type (_internal to_mape_type 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~15 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal to_mapc_type 0 42 (_array ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~15 ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~15 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal to_mapd_type 0 43 (_array ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~15 ((_uto (i 0)(i 2147483647))))))
		(_type (_internal to_2e_type 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal to_2c_type 0 46 (_array ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153 ((_to (i 1)(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal to_2d_type 0 47 (_array ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156 ((_to (i 1)(i 2))))))
		(_type (_internal to_3e_type 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~159 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal to_3c_type 0 49 (_array ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~159 ((_to (i 1)(i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1512 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal to_3d_type 0 50 (_array ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1512 ((_to (i 1)(i 3))))))
		(_type (_internal to_4e_type 0 51 (_array to_2e_type ((_to (i 1)(i 2))))))
		(_type (_internal to_4c_type 0 52 (_array to_2c_type ((_to (i 1)(i 2))))))
		(_type (_internal to_4d_type 0 53 (_array to_2d_type ((_to (i 1)(i 2))))))
		(_type (_internal to_7e_type 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 7))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1518 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal to_7c_type 0 55 (_array ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1518 ((_to (i 1)(i 7))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1521 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal to_7d_type 0 56 (_array ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1521 ((_to (i 1)(i 7))))))
		(_type (_internal to_10e_type 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1524 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal to_10c_type 0 58 (_array ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1524 ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1527 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal to_10d_type 0 59 (_array ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1527 ((_to (i 1)(i 10))))))
		(_type (_internal to_13e_type 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 13))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1530 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal to_13c_type 0 61 (_array ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1530 ((_to (i 1)(i 13))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1533 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal to_13d_type 0 62 (_array ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1533 ((_to (i 1)(i 13))))))
		(_subprogram
			(_internal TO_CH_FUN 0 0 68 (_entity (_function )))
			(_internal TO_CH2ONEHOT 1 0 69 (_entity (_function )))
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . time_order_pkg 3 -1
	)
)
I 000047 55 3294          1405358260779 behave
(_unit VHDL (tom_2_to_1 0 26 (behave 0 37 ))
	(_version va7)
	(_time 1405358260780 2014.07.14 13:17:40)
	(_source (\./../../source/tom_2_to_1.vhd\))
	(_use (.(time_order_pkg))(std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code eebbe2bdedb9eefbb0effcb7e9e9eae8b8ebb8edef)
	(_entity
		(_time 1402512465794)
		(_use (.(time_order_pkg))(std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal ein ~exttime_order_lib.time_order_pkg.to_2e_type 0 28 (_entity (_in ))))
		(_port (_internal cin ~exttime_order_lib.time_order_pkg.to_2c_type 0 29 (_entity (_in ))))
		(_port (_internal din ~exttime_order_lib.time_order_pkg.to_2d_type 0 30 (_entity (_in ))))
		(_port (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~12 0 32 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_port (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~12 0 33 (_entity (_out ))))
		(_signal (_internal comp_d ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal wrap_d ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal out_addr_d ~STD_LOGIC_VECTOR{3~downto~0}~13 0 41 (_architecture (_uni ))))
		(_process
			(line__60(_architecture 0 0 60 (_assignment (_simple)(_target(6))(_sensitivity(2(2_d_7_0))(2(1_d_7_0))))))
			(line__61(_architecture 1 0 61 (_assignment (_simple)(_target(7))(_sensitivity(2(2_8))(2(1_8))))))
			(line__62(_architecture 2 0 62 (_assignment (_simple)(_alias((out_addr_d)(ein(1))(ein(2))(wrap_d)(comp_d)))(_target(8))(_sensitivity(6)(7)(0(2))(0(1))))))
			(output_pcs(_architecture 3 0 71 (_process (_simple)(_target(3)(4)(5))(_sensitivity(8)(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~exttime_order_lib.time_order_pkg.to_2e_type (. time_order_pkg to_2e_type)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external time_order_lib.time_order_pkg.TO_CWIDTH (. time_order_pkg TO_CWIDTH)))
		(_type (_external ~exttime_order_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153)))
		(_type (_external ~exttime_order_lib.time_order_pkg.to_2c_type (. time_order_pkg to_2c_type)))
		(_variable (_external time_order_lib.time_order_pkg.TO_DWIDTH (. time_order_pkg TO_DWIDTH)))
		(_type (_external ~exttime_order_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156)))
		(_type (_external ~exttime_order_lib.time_order_pkg.to_2d_type (. time_order_pkg to_2d_type)))
	)
	(_static
		(16843009 16843009 )
		(16843009 16843009 1 )
	)
	(_model . behave 4 -1
	)
)
I 000047 55 7132          1405358260991 behave
(_unit VHDL (tom_3_to_1 0 27 (behave 0 40 ))
	(_version va7)
	(_time 1405358260992 2014.07.14 13:17:40)
	(_source (\./../../source/tom_3_to_1.vhd\))
	(_use (.(time_order_pkg))(std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code c99cc49c969ec9dc9998da90cececdcf9fcc9fcac8)
	(_entity
		(_time 1402512466009)
		(_use (.(time_order_pkg))(std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(tom_2_to_1
			(_object
				(_port (_internal ein ~exttime_order_lib.time_order_pkg.to_2e_type 0 44 (_entity (_in ))))
				(_port (_internal cin ~exttime_order_lib.time_order_pkg.to_2c_type 0 45 (_entity (_in ))))
				(_port (_internal din ~exttime_order_lib.time_order_pkg.to_2d_type 0 46 (_entity (_in ))))
				(_port (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
				(_port (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~13 0 48 (_entity (_out ))))
				(_port (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~13 0 49 (_entity (_out ))))
			)
		)
	)
	(_instantiation tom_4_11 0 68 (_component tom_2_to_1 )
		(_port
			((ein)(ein1_t))
			((cin)(cin1_t))
			((din)(din1_t))
			((emin)(emin1))
			((cmin)(cmin1))
			((dmin)(dmin1))
		)
		(_use (_entity . tom_2_to_1)
		)
	)
	(_instantiation tom_4_21 0 79 (_component tom_2_to_1 )
		(_port
			((ein)(ein2_t))
			((cin)(cin2_t))
			((din)(din2_t))
			((emin)(emin2))
			((cmin)(cmin2))
			((dmin)(dmin2))
		)
		(_use (_entity . tom_2_to_1)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in )(_event))))
		(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal ein ~exttime_order_lib.time_order_pkg.to_3e_type 0 31 (_entity (_in ))))
		(_port (_internal cin ~exttime_order_lib.time_order_pkg.to_3c_type 0 32 (_entity (_in ))))
		(_port (_internal din ~exttime_order_lib.time_order_pkg.to_3d_type 0 33 (_entity (_in ))))
		(_port (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~12 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_port (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~12 0 36 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal ein1_t ~exttime_order_lib.time_order_pkg.to_2e_type 0 52 (_architecture (_uni ))))
		(_signal (_internal cin1_t ~exttime_order_lib.time_order_pkg.to_2c_type 0 53 (_architecture (_uni ))))
		(_signal (_internal din1_t ~exttime_order_lib.time_order_pkg.to_2d_type 0 54 (_architecture (_uni ))))
		(_signal (_internal ein2_t ~exttime_order_lib.time_order_pkg.to_2e_type 0 55 (_architecture (_uni ))))
		(_signal (_internal cin2_t ~exttime_order_lib.time_order_pkg.to_2c_type 0 56 (_architecture (_uni ))))
		(_signal (_internal din2_t ~exttime_order_lib.time_order_pkg.to_2d_type 0 57 (_architecture (_uni ))))
		(_signal (_internal emin1 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~132 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal cmin1 ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~132 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~134 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal dmin1 ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~134 0 60 (_architecture (_uni ))))
		(_signal (_internal emin2 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal cmin2 ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~132 0 62 (_architecture (_uni ))))
		(_signal (_internal dmin2 ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~134 0 63 (_architecture (_uni ))))
		(_process
			(line__98(_architecture 0 0 98 (_assignment (_simple)(_alias((ein1_t)(ein(1))(ein(2))))(_target(8))(_sensitivity(2(2))(2(1))))))
			(line__99(_architecture 1 0 99 (_assignment (_simple)(_alias((cin1_t)(cin(1))(cin(2))))(_target(9))(_sensitivity(3(2))(3(1))))))
			(line__100(_architecture 2 0 100 (_assignment (_simple)(_alias((din1_t)(din(1))(din(2))))(_target(10))(_sensitivity(4(2))(4(1))))))
			(line__101(_architecture 3 0 101 (_assignment (_simple)(_alias((ein2_t)(emin1)(ein(3))))(_target(11))(_sensitivity(14)(2(3))))))
			(line__102(_architecture 4 0 102 (_assignment (_simple)(_alias((cin2_t)(cmin1)(cin(3))))(_target(12))(_sensitivity(15)(3(3))))))
			(line__103(_architecture 5 0 103 (_assignment (_simple)(_alias((din2_t)(dmin1)(din(3))))(_target(13))(_sensitivity(16)(4(3))))))
			(oreg_pcs(_architecture 6 0 118 (_process (_simple)(_target(5)(6)(7))(_sensitivity(0))(_read(17)(18)(19)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~exttime_order_lib.time_order_pkg.to_3e_type (. time_order_pkg to_3e_type)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external time_order_lib.time_order_pkg.TO_CWIDTH (. time_order_pkg TO_CWIDTH)))
		(_type (_external ~exttime_order_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~159 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~159)))
		(_type (_external ~exttime_order_lib.time_order_pkg.to_3c_type (. time_order_pkg to_3c_type)))
		(_variable (_external time_order_lib.time_order_pkg.TO_DWIDTH (. time_order_pkg TO_DWIDTH)))
		(_type (_external ~exttime_order_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1512 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1512)))
		(_type (_external ~exttime_order_lib.time_order_pkg.to_3d_type (. time_order_pkg to_3d_type)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~exttime_order_lib.time_order_pkg.to_2e_type (. time_order_pkg to_2e_type)))
		(_type (_external ~exttime_order_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153)))
		(_type (_external ~exttime_order_lib.time_order_pkg.to_2c_type (. time_order_pkg to_2c_type)))
		(_type (_external ~exttime_order_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156)))
		(_type (_external ~exttime_order_lib.time_order_pkg.to_2d_type (. time_order_pkg to_2d_type)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behave 7 -1
	)
)
I 000047 55 6401          1405358261199 behave
(_unit VHDL (tom_4_to_1 0 27 (behave 0 40 ))
	(_version va7)
	(_time 1405358261200 2014.07.14 13:17:41)
	(_source (\./../../source/tom_4_to_1.vhd\))
	(_use (.(time_order_pkg))(std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 93c6c69cc6c49386c29187ca94949795c596c59092)
	(_entity
		(_time 1402512466218)
		(_use (.(time_order_pkg))(std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(tom_2_to_1
			(_object
				(_port (_internal ein ~exttime_order_lib.time_order_pkg.to_2e_type 0 44 (_entity (_in ))))
				(_port (_internal cin ~exttime_order_lib.time_order_pkg.to_2c_type 0 45 (_entity (_in ))))
				(_port (_internal din ~exttime_order_lib.time_order_pkg.to_2d_type 0 46 (_entity (_in ))))
				(_port (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
				(_port (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~13 0 48 (_entity (_out ))))
				(_port (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~13 0 49 (_entity (_out ))))
			)
		)
	)
	(_instantiation tom_4_11 0 65 (_component tom_2_to_1 )
		(_port
			((ein)(ein(1)))
			((cin)(cin(1)))
			((din)(din(1)))
			((emin)(emin1_t(1)))
			((cmin)(cmin1_t(1)))
			((dmin)(dmin1_t(1)))
		)
		(_use (_entity . tom_2_to_1)
		)
	)
	(_instantiation tom_4_12 0 75 (_component tom_2_to_1 )
		(_port
			((ein)(ein(2)))
			((cin)(cin(2)))
			((din)(din(2)))
			((emin)(emin1_t(2)))
			((cmin)(cmin1_t(2)))
			((dmin)(dmin1_t(2)))
		)
		(_use (_entity . tom_2_to_1)
		)
	)
	(_instantiation tom_4_21 0 86 (_component tom_2_to_1 )
		(_port
			((ein)(ein2_t))
			((cin)(cin2_t))
			((din)(din2_t))
			((emin)(emin2))
			((cmin)(cmin2))
			((dmin)(dmin2))
		)
		(_use (_entity . tom_2_to_1)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in )(_event))))
		(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal ein ~exttime_order_lib.time_order_pkg.to_4e_type 0 31 (_entity (_in ))))
		(_port (_internal cin ~exttime_order_lib.time_order_pkg.to_4c_type 0 32 (_entity (_in ))))
		(_port (_internal din ~exttime_order_lib.time_order_pkg.to_4d_type 0 33 (_entity (_in ))))
		(_port (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~12 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_port (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~12 0 36 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal ein2_t ~exttime_order_lib.time_order_pkg.to_2e_type 0 52 (_architecture (_uni ))))
		(_signal (_internal cin2_t ~exttime_order_lib.time_order_pkg.to_2c_type 0 53 (_architecture (_uni ))))
		(_signal (_internal din2_t ~exttime_order_lib.time_order_pkg.to_2d_type 0 54 (_architecture (_uni ))))
		(_signal (_internal emin1_t ~exttime_order_lib.time_order_pkg.to_2e_type 0 55 (_architecture (_uni ))))
		(_signal (_internal cmin1_t ~exttime_order_lib.time_order_pkg.to_2c_type 0 56 (_architecture (_uni ))))
		(_signal (_internal dmin1_t ~exttime_order_lib.time_order_pkg.to_2d_type 0 57 (_architecture (_uni ))))
		(_signal (_internal emin2 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~132 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal cmin2 ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~132 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~134 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal dmin2 ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~134 0 60 (_architecture (_uni ))))
		(_process
			(line__105(_architecture 0 0 105 (_assignment (_simple)(_alias((ein2_t)(emin1_t(1))(emin1_t(2))))(_target(8))(_sensitivity(11(2))(11(1))))))
			(line__106(_architecture 1 0 106 (_assignment (_simple)(_alias((cin2_t)(cmin1_t(1))(cmin1_t(2))))(_target(9))(_sensitivity(12(2))(12(1))))))
			(line__107(_architecture 2 0 107 (_assignment (_simple)(_alias((din2_t)(dmin1_t(1))(dmin1_t(2))))(_target(10))(_sensitivity(13(2))(13(1))))))
			(oreg_pcs(_architecture 3 0 124 (_process (_simple)(_target(5)(6)(7))(_sensitivity(0))(_read(14)(15)(16)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~exttime_order_lib.time_order_pkg.to_2e_type (. time_order_pkg to_2e_type)))
		(_type (_external ~exttime_order_lib.time_order_pkg.to_4e_type (. time_order_pkg to_4e_type)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external time_order_lib.time_order_pkg.TO_CWIDTH (. time_order_pkg TO_CWIDTH)))
		(_type (_external ~exttime_order_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153)))
		(_type (_external ~exttime_order_lib.time_order_pkg.to_2c_type (. time_order_pkg to_2c_type)))
		(_type (_external ~exttime_order_lib.time_order_pkg.to_4c_type (. time_order_pkg to_4c_type)))
		(_variable (_external time_order_lib.time_order_pkg.TO_DWIDTH (. time_order_pkg TO_DWIDTH)))
		(_type (_external ~exttime_order_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156)))
		(_type (_external ~exttime_order_lib.time_order_pkg.to_2d_type (. time_order_pkg to_2d_type)))
		(_type (_external ~exttime_order_lib.time_order_pkg.to_4d_type (. time_order_pkg to_4d_type)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behave 4 -1
	)
)
I 000047 55 10877         1405358261411 behave
(_unit VHDL (tom_10_to_1 0 25 (behave 0 37 ))
	(_version va7)
	(_time 1405358261412 2014.07.14 13:17:41)
	(_source (\./../../source/tom_10_to_1.vhd\))
	(_use (.(time_order_pkg))(std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 6e3b386e6d396e7b313e7f313f6b38696a68386b38)
	(_entity
		(_time 1402512466428)
		(_use (.(time_order_pkg))(std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(tom_3_to_1
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal ein ~exttime_order_lib.time_order_pkg.to_3e_type 0 56 (_entity (_in ))))
				(_port (_internal cin ~exttime_order_lib.time_order_pkg.to_3c_type 0 57 (_entity (_in ))))
				(_port (_internal din ~exttime_order_lib.time_order_pkg.to_3d_type 0 58 (_entity (_in ))))
				(_port (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_out ))))
				(_port (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~132 0 60 (_entity (_out ))))
				(_port (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~134 0 61 (_entity (_out ))))
			)
		)
		(tom_4_to_1
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal ein ~exttime_order_lib.time_order_pkg.to_4e_type 0 43 (_entity (_in ))))
				(_port (_internal cin ~exttime_order_lib.time_order_pkg.to_4c_type 0 44 (_entity (_in ))))
				(_port (_internal din ~exttime_order_lib.time_order_pkg.to_4d_type 0 45 (_entity (_in ))))
				(_port (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
				(_port (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~13 0 47 (_entity (_out ))))
				(_port (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~13 0 48 (_entity (_out ))))
			)
		)
	)
	(_instantiation tom_3_to_1_11 0 85 (_component tom_3_to_1 )
		(_port
			((clk)(clk))
			((ce)(ce))
			((ein)(ein11_t))
			((cin)(cin11_t))
			((din)(din11_t))
			((emin)(emin1_t(1)))
			((cmin)(cmin1_t(1)))
			((dmin)(dmin1_t(1)))
		)
		(_use (_entity . tom_3_to_1)
		)
	)
	(_instantiation tom_3_to_1_12 0 97 (_component tom_3_to_1 )
		(_port
			((clk)(clk))
			((ce)(ce))
			((ein)(ein12_t))
			((cin)(cin12_t))
			((din)(din12_t))
			((emin)(emin1_t(2)))
			((cmin)(cmin1_t(2)))
			((dmin)(dmin1_t(2)))
		)
		(_use (_entity . tom_3_to_1)
		)
	)
	(_instantiation tom_4_to_1_13 0 109 (_component tom_4_to_1 )
		(_port
			((clk)(clk))
			((ce)(ce))
			((ein)(ein13_t))
			((cin)(cin13_t))
			((din)(din13_t))
			((emin)(emin1_t(3)))
			((cmin)(cmin1_t(3)))
			((dmin)(dmin1_t(3)))
		)
		(_use (_entity . tom_4_to_1)
		)
	)
	(_instantiation tom_3_to_1_21 0 123 (_component tom_3_to_1 )
		(_port
			((clk)(clk))
			((ce)(ce))
			((ein)(ein2_t))
			((cin)(cin2_t))
			((din)(din2_t))
			((emin)(emin))
			((cmin)(cmin))
			((dmin)(dmin))
		)
		(_use (_entity . tom_3_to_1)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
		(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal ein ~exttime_order_lib.time_order_pkg.to_10e_type 0 29 (_entity (_in ))))
		(_port (_internal cin ~exttime_order_lib.time_order_pkg.to_10c_type 0 30 (_entity (_in ))))
		(_port (_internal din ~exttime_order_lib.time_order_pkg.to_10d_type 0 31 (_entity (_in ))))
		(_port (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~12 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_port (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~12 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~132 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~134 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal ein11_t ~exttime_order_lib.time_order_pkg.to_3e_type 0 64 (_architecture (_uni ))))
		(_signal (_internal cin11_t ~exttime_order_lib.time_order_pkg.to_3c_type 0 65 (_architecture (_uni ))))
		(_signal (_internal din11_t ~exttime_order_lib.time_order_pkg.to_3d_type 0 66 (_architecture (_uni ))))
		(_signal (_internal ein12_t ~exttime_order_lib.time_order_pkg.to_3e_type 0 67 (_architecture (_uni ))))
		(_signal (_internal cin12_t ~exttime_order_lib.time_order_pkg.to_3c_type 0 68 (_architecture (_uni ))))
		(_signal (_internal din12_t ~exttime_order_lib.time_order_pkg.to_3d_type 0 69 (_architecture (_uni ))))
		(_signal (_internal ein13_t ~exttime_order_lib.time_order_pkg.to_4e_type 0 70 (_architecture (_uni ))))
		(_signal (_internal cin13_t ~exttime_order_lib.time_order_pkg.to_4c_type 0 71 (_architecture (_uni ))))
		(_signal (_internal din13_t ~exttime_order_lib.time_order_pkg.to_4d_type 0 72 (_architecture (_uni ))))
		(_signal (_internal emin1_t ~exttime_order_lib.time_order_pkg.to_3e_type 0 74 (_architecture (_uni ))))
		(_signal (_internal cmin1_t ~exttime_order_lib.time_order_pkg.to_3c_type 0 75 (_architecture (_uni ))))
		(_signal (_internal dmin1_t ~exttime_order_lib.time_order_pkg.to_3d_type 0 76 (_architecture (_uni ))))
		(_signal (_internal ein2_t ~exttime_order_lib.time_order_pkg.to_3e_type 0 78 (_architecture (_uni ))))
		(_signal (_internal cin2_t ~exttime_order_lib.time_order_pkg.to_3c_type 0 79 (_architecture (_uni ))))
		(_signal (_internal din2_t ~exttime_order_lib.time_order_pkg.to_3d_type 0 80 (_architecture (_uni ))))
		(_process
			(line__146(_architecture 0 0 146 (_assignment (_simple)(_alias((ein11_t)(ein(1))(ein(2))(ein(3))))(_target(8))(_sensitivity(2(3))(2(2))(2(1))))))
			(line__147(_architecture 1 0 147 (_assignment (_simple)(_alias((cin11_t)(cin(1))(cin(2))(cin(3))))(_target(9))(_sensitivity(3(3))(3(2))(3(1))))))
			(line__148(_architecture 2 0 148 (_assignment (_simple)(_alias((din11_t)(din(1))(din(2))(din(3))))(_target(10))(_sensitivity(4(3))(4(2))(4(1))))))
			(line__150(_architecture 3 0 150 (_assignment (_simple)(_alias((ein12_t)(ein(4))(ein(5))(ein(6))))(_target(11))(_sensitivity(2(6))(2(5))(2(4))))))
			(line__151(_architecture 4 0 151 (_assignment (_simple)(_alias((cin12_t)(cin(4))(cin(5))(cin(6))))(_target(12))(_sensitivity(3(6))(3(5))(3(4))))))
			(line__152(_architecture 5 0 152 (_assignment (_simple)(_alias((din12_t)(din(4))(din(5))(din(6))))(_target(13))(_sensitivity(4(6))(4(5))(4(4))))))
			(line__154(_architecture 6 0 154 (_assignment (_simple)(_alias((ein13_t)(ein(7))(ein(8))(ein(9))(ein(10))))(_target(14))(_sensitivity(2(10))(2(9))(2(8))(2(7))))))
			(line__155(_architecture 7 0 155 (_assignment (_simple)(_alias((cin13_t)(cin(7))(cin(8))(cin(9))(cin(10))))(_target(15))(_sensitivity(3(10))(3(9))(3(8))(3(7))))))
			(line__156(_architecture 8 0 156 (_assignment (_simple)(_alias((din13_t)(din(7))(din(8))(din(9))(din(10))))(_target(16))(_sensitivity(4(10))(4(9))(4(8))(4(7))))))
			(line__158(_architecture 9 0 158 (_assignment (_simple)(_alias((ein2_t)(emin1_t)))(_target(20))(_sensitivity(17)))))
			(line__159(_architecture 10 0 159 (_assignment (_simple)(_alias((cin2_t)(cmin1_t)))(_target(21))(_sensitivity(18)))))
			(line__160(_architecture 11 0 160 (_assignment (_simple)(_alias((din2_t)(dmin1_t)))(_target(22))(_sensitivity(19)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~exttime_order_lib.time_order_pkg.to_10e_type (. time_order_pkg to_10e_type)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external time_order_lib.time_order_pkg.TO_CWIDTH (. time_order_pkg TO_CWIDTH)))
		(_type (_external ~exttime_order_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1524 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1524)))
		(_type (_external ~exttime_order_lib.time_order_pkg.to_10c_type (. time_order_pkg to_10c_type)))
		(_variable (_external time_order_lib.time_order_pkg.TO_DWIDTH (. time_order_pkg TO_DWIDTH)))
		(_type (_external ~exttime_order_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1527 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1527)))
		(_type (_external ~exttime_order_lib.time_order_pkg.to_10d_type (. time_order_pkg to_10d_type)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~exttime_order_lib.time_order_pkg.to_2e_type (. time_order_pkg to_2e_type)))
		(_type (_external ~exttime_order_lib.time_order_pkg.to_4e_type (. time_order_pkg to_4e_type)))
		(_type (_external ~exttime_order_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153)))
		(_type (_external ~exttime_order_lib.time_order_pkg.to_2c_type (. time_order_pkg to_2c_type)))
		(_type (_external ~exttime_order_lib.time_order_pkg.to_4c_type (. time_order_pkg to_4c_type)))
		(_type (_external ~exttime_order_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156)))
		(_type (_external ~exttime_order_lib.time_order_pkg.to_2d_type (. time_order_pkg to_2d_type)))
		(_type (_external ~exttime_order_lib.time_order_pkg.to_4d_type (. time_order_pkg to_4d_type)))
		(_type (_external ~exttime_order_lib.time_order_pkg.to_3e_type (. time_order_pkg to_3e_type)))
		(_type (_external ~exttime_order_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~159 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~159)))
		(_type (_external ~exttime_order_lib.time_order_pkg.to_3c_type (. time_order_pkg to_3c_type)))
		(_type (_external ~exttime_order_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1512 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1512)))
		(_type (_external ~exttime_order_lib.time_order_pkg.to_3d_type (. time_order_pkg to_3d_type)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behave 12 -1
	)
)
I 000047 55 10845         1405358261622 behave
(_unit VHDL (time_order 0 37 (behave 0 53 ))
	(_version va7)
	(_time 1405358261623 2014.07.14 13:17:41)
	(_source (\./../../source/time_order.vhd\))
	(_use (.(time_order_pkg))(.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 396c6e3c396e392f35387f633e3e3b3f3d3f3c3e3b)
	(_entity
		(_time 1402512466646)
		(_use (.(time_order_pkg))(.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(MATH_REAL)))
	)
	(_component
		(tom_10_to_1
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal ein ~exttime_order_lib.time_order_pkg.to_10e_type 0 59 (_entity (_in ))))
				(_port (_internal cin ~exttime_order_lib.time_order_pkg.to_10c_type 0 60 (_entity (_in ))))
				(_port (_internal din ~exttime_order_lib.time_order_pkg.to_10d_type 0 61 (_entity (_in ))))
				(_port (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_out ))))
				(_port (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~13 0 63 (_entity (_out ))))
				(_port (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~13 0 64 (_entity (_out ))))
			)
		)
	)
	(_instantiation rpc_tom_ins 0 100 (_component tom_10_to_1 )
		(_port
			((clk)(clk))
			((ce)(ce))
			((ein)(ein_t))
			((cin)(cin_t))
			((din)(din_t))
			((emin)(emin))
			((cmin)(cmin))
			((dmin)(dmin))
		)
		(_use (_entity . tom_10_to_1)
		)
	)
	(_generate INPUT_GEN 0 121 (_for ~INTEGER~range~1~to~NUM_LANES~13 )
		(_object
			(_constant (_internal N ~INTEGER~range~1~to~NUM_LANES~13 0 122 (_architecture )))
			(_process
				(line__123(_architecture 0 0 123 (_assignment (_simple)(_target(9(_object 2)))(_sensitivity(4(_object 2)))(_read(4(_object 2))))))
				(line__124(_architecture 1 0 124 (_assignment (_simple)(_target(10(_object 2)))(_sensitivity(5(_object 2(_range 15))))(_read(5(_object 2(_range 16)))))))
				(line__125(_architecture 2 0 125 (_assignment (_simple)(_target(11(_object 2)))(_sensitivity(5(_object 2(_range 17))))(_read(5(_object 2(_range 18)))))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal NUM_LANES ~extSTD.STANDARD.INTEGER 0 39 (_entity )))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in )(_event))))
		(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
		(_port (_internal dst_full ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~NUM_LANES}~12 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(c 19))))))
		(_port (_internal src_epty ~STD_LOGIC_VECTOR{1~to~NUM_LANES}~12 0 45 (_entity (_in ))))
		(_port (_internal din ~exttime_order_lib.tdc_pkg.tdc_dout_type 0 46 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~NUM_LANES}~122 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(c 20))))))
		(_port (_internal src_re ~STD_LOGIC_VECTOR{1~to~NUM_LANES}~122 0 47 (_entity (_out ))))
		(_port (_internal dst_we ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_WIDTH-1~downto~0}~12 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{TO_WIDTH-1~downto~0}~12 0 49 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_constant (_internal LANE_BITS ~extSTD.STANDARD.INTEGER 0 67 (_architecture (_code 21))))
		(_type (_internal ~to_mape_type{1~to~NUM_LANES}~13 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(c 22))))))
		(_signal (_internal ein_t ~to_mape_type{1~to~NUM_LANES}~13 0 69 (_architecture (_uni ))))
		(_type (_internal ~to_mapc_type{1~to~NUM_LANES}~13 0 70 (_array ~exttime_order_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~15 ((_to (i 1)(c 23))))))
		(_signal (_internal cin_t ~to_mapc_type{1~to~NUM_LANES}~13 0 70 (_architecture (_uni ))))
		(_type (_internal ~to_mapd_type{1~to~NUM_LANES}~13 0 71 (_array ~exttime_order_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~15 ((_to (i 1)(c 24))))))
		(_signal (_internal din_t ~to_mapd_type{1~to~NUM_LANES}~13 0 71 (_architecture (_uni ))))
		(_signal (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 73 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~134 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~134 0 74 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~136 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~136 0 75 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~NUM_LANES}~13 0 77 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(c 25))))))
		(_signal (_internal one_hot_ch_t ~STD_LOGIC_VECTOR{1~to~NUM_LANES}~13 0 77 (_architecture (_uni ))))
		(_signal (_internal src_re_d0 ~STD_LOGIC_VECTOR{1~to~NUM_LANES}~13 0 78 (_architecture (_uni ))))
		(_signal (_internal src_re_q0 ~STD_LOGIC_VECTOR{1~to~NUM_LANES}~13 0 79 (_architecture (_uni (_code 26)))))
		(_signal (_internal out_cmp_d0 ~extieee.std_logic_1164.STD_LOGIC 0 80 (_architecture (_uni ))))
		(_signal (_internal out_cmp_q0 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_architecture (_uni ((i 2))))))
		(_signal (_internal out_cmp_d1 ~extieee.std_logic_1164.STD_LOGIC 0 82 (_architecture (_uni ))))
		(_signal (_internal out_cmp_q1 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_architecture (_uni ((i 2))))))
		(_signal (_internal out_cmp_q2 ~extieee.std_logic_1164.STD_LOGIC 0 84 (_architecture (_uni ((i 2))))))
		(_signal (_internal out_cmp_vec ~STD_LOGIC_VECTOR{1~to~NUM_LANES}~13 0 85 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_WIDTH-1~downto~0}~13 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_signal (_internal dout_q0 ~STD_LOGIC_VECTOR{TO_WIDTH-1~downto~0}~13 0 86 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal dout_q1 ~STD_LOGIC_VECTOR{TO_WIDTH-1~downto~0}~13 0 87 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 89 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 89 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~1~to~NUM_LANES~13 0 122 (_scalar (_to (i 1)(c 27)))))
		(_process
			(line__128(_architecture 3 0 128 (_assignment (_simple)(_target(6))(_sensitivity(17)))))
			(line__130(_architecture 4 0 130 (_assignment (_simple)(_alias((dst_we)(out_cmp_q2)))(_simpleassign BUF)(_target(7))(_sensitivity(22)))))
			(line__132(_architecture 5 0 132 (_assignment (_simple)(_alias((dout)(dout_q1)))(_target(8))(_sensitivity(25)))))
			(line__135(_architecture 6 0 135 (_assignment (_simple)(_alias((dout_q0)(cmin)(dmin)))(_target(24))(_sensitivity(13)(14)))))
			(line__138(_architecture 7 0 138 (_assignment (_simple)(_target(15))(_sensitivity(13(_range 28)))(_read(13(_range 29))))))
			(line__141(_architecture 8 0 141 (_assignment (_simple)(_target(18))(_sensitivity(24)(25)))))
			(line__142(_architecture 9 0 142 (_assignment (_simple)(_target(20))(_sensitivity(12)(19)))))
			(line__143(_architecture 10 0 143 (_assignment (_simple)(_target(23))(_sensitivity(19)))))
			(line__145(_architecture 11 0 145 (_assignment (_simple)(_target(16))(_sensitivity(15)(23)(4)))))
			(line__148(_architecture 12 0 148 (_assignment (_simple)(_alias((temp)(cmin(d_7_4))))(_target(26))(_sensitivity(13(d_7_4))))))
			(io_regs_pcs(_architecture 13 0 158 (_process (_simple)(_sensitivity(0)))))
			(valid_pcs(_architecture 14 0 167 (_process (_simple)(_target(17)(19)(21)(22)(25))(_sensitivity(0))(_read(16)(18)(20)(21)(24)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external TO_CH_FUN (. time_order_pkg 0))
			(_external TO_CH2ONEHOT (. time_order_pkg 1))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_variable (_external time_order_lib.tdc_pkg.TDC_CWIDTH (. tdc_pkg TDC_CWIDTH)))
		(_variable (_external time_order_lib.tdc_pkg.TDC_TWIDTH (. tdc_pkg TDC_TWIDTH)))
		(_variable (_external time_order_lib.tdc_pkg.TDC_FWIDTH (. tdc_pkg TDC_FWIDTH)))
		(_type (_external ~exttime_order_lib.tdc_pkg.~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15)))
		(_variable (_external time_order_lib.tdc_pkg.TDC_NUM_CHAN (. tdc_pkg TDC_NUM_CHAN)))
		(_type (_external ~exttime_order_lib.tdc_pkg.tdc_dout_type (. tdc_pkg tdc_dout_type)))
		(_variable (_external time_order_lib.time_order_pkg.TO_CWIDTH (. time_order_pkg TO_CWIDTH)))
		(_variable (_external time_order_lib.time_order_pkg.TO_DWIDTH (. time_order_pkg TO_DWIDTH)))
		(_variable (_external time_order_lib.time_order_pkg.TO_WIDTH (. time_order_pkg TO_WIDTH)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~exttime_order_lib.time_order_pkg.to_10e_type (. time_order_pkg to_10e_type)))
		(_type (_external ~exttime_order_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1524 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1524)))
		(_type (_external ~exttime_order_lib.time_order_pkg.to_10c_type (. time_order_pkg to_10c_type)))
		(_type (_external ~exttime_order_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1527 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1527)))
		(_type (_external ~exttime_order_lib.time_order_pkg.to_10d_type (. time_order_pkg to_10d_type)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~exttime_order_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~15 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~15)))
		(_type (_external ~exttime_order_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~15 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~15)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behave 30 -1
	)
)
I 000047 55 3123          1405358261854 behave
(_unit VHDL (tdc_stim 0 23 (behave 0 35 ))
	(_version va7)
	(_time 1405358261855 2014.07.14 13:17:41)
	(_source (\./../source/tdc_stim.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(MATH_REAL)))
	(_parameters dbg usedpackagebody)
	(_code 23767327247474367672307876252a257724272527)
	(_entity
		(_time 1402512466854)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal USE_PRNG ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity )))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in )(_event))))
		(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal run_reset ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_port (_internal tb ~STD_LOGIC_VECTOR{5~downto~1}~12 0 31 (_entity (_out ))))
		(_port (_internal tb16 ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal tb_ctr ~STD_LOGIC_VECTOR{6~downto~0}~13 0 38 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal tb_prng ~STD_LOGIC_VECTOR{6~downto~0}~13 0 39 (_architecture (_uni ((_others(i 2)))))))
		(_variable (_internal seed1 ~extSTD.STANDARD.POSITIVE 0 66 (_process 3 )))
		(_variable (_internal seed2 ~extSTD.STANDARD.POSITIVE 0 66 (_process 3 )))
		(_variable (_internal rand ~extSTD.STANDARD.REAL 0 67 (_process 3 )))
		(_variable (_internal int_rand ~extSTD.STANDARD.INTEGER 0 68 (_process 3 )))
		(_process
			(line__43(_architecture 0 0 43 (_assignment (_simple)(_target(4))(_sensitivity(6(d_5_1))(7(d_5_1))))))
			(line__44(_architecture 1 0 44 (_assignment (_simple)(_target(5))(_sensitivity(6(6))(7(6))))))
			(tb_ctr_pcs(_architecture 2 0 49 (_process (_simple)(_target(6))(_sensitivity(0)(2))(_read(6)(3)))))
			(tb_prng_pcs(_architecture 3 0 65 (_process (_simple)(_target(7))(_sensitivity(0))(_monitor)(_read(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external UNIFORM (ieee MATH_REAL 8))
			(_external TRUNC (ieee MATH_REAL 4))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 131586 )
	)
	(_model . behave 4 -1
	)
)
I 000047 55 12257         1405358262206 behave
(_unit VHDL (time_order_tb 0 31 (behave 0 34 ))
	(_version va7)
	(_time 1405358262207 2014.07.14 13:17:42)
	(_source (\./../source/time_order_tb.vhd\))
	(_use (.(time_order_pkg))(.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(STD_LOGIC_TEXTIO)))
	(_parameters dbg)
	(_code 89dcd88789de899fded9cfd38e8e8b8f8d8f8c8e8b)
	(_entity
		(_time 1402512494177)
		(_use (.(time_order_pkg))(.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(STD_LOGIC_TEXTIO)))
	)
	(_component
		(tdc_stim
			(_object
				(_generic (_internal USE_PRNG ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal run_reset ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal tb ~STD_LOGIC_VECTOR{5~downto~1}~13 0 74 (_entity (_out ))))
				(_port (_internal tb16 ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_out ))))
			)
		)
		(tdc
			(_object
				(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
				(_port (_internal ce ~STD_LOGIC_VECTOR{1~to~4}~13 0 40 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal tdc_clr ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal tb ~exttime_order_lib.tdc_pkg.tb_vec_type 0 43 (_entity (_in ))))
				(_port (_internal tb16 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 44 (_entity (_in ))))
				(_port (_internal fifo_re ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~132 0 45 (_entity (_in ))))
				(_port (_internal fifo_ept ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~134 0 47 (_entity (_out ))))
				(_port (_internal tdc_dout ~exttime_order_lib.tdc_pkg.tdc_dout_type 0 48 (_entity (_out ))))
			)
		)
		(time_order
			(_object
				(_generic (_internal NUM_LANES ~extSTD.STANDARD.INTEGER 0 53 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal dst_full ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{1~to~NUM_LANES}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(c 11))))))
				(_port (_internal src_epty ~STD_LOGIC_VECTOR{1~to~NUM_LANES}~13 0 59 (_entity (_in ))))
				(_port (_internal din ~exttime_order_lib.tdc_pkg.tdc_dout_type 0 60 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{1~to~NUM_LANES}~136 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(c 12))))))
				(_port (_internal src_re ~STD_LOGIC_VECTOR{1~to~NUM_LANES}~136 0 61 (_entity (_out ))))
				(_port (_internal dst_we ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_out ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{TO_WIDTH-1~downto~0}~13 0 63 (_entity (_out ))))
			)
		)
	)
	(_generate STIM_GEN 0 108 (_for ~INTEGER~range~1~to~TO_NUM_LANES~13 )
		(_instantiation stim_ins 0 110 (_component tdc_stim )
			(_generic
				((USE_PRNG)((i 2)))
			)
			(_port
				((clk)(clk))
				((ce)(ce(6)))
				((stim_enable)(stim_enable))
				((run_reset)(run_reset))
				((tb)(tb(_object 3)))
				((tb16)(tb16(_object 3)))
			)
			(_use (_entity . tdc_stim)
				(_generic
					((USE_PRNG)((i 2)))
				)
				(_port
					((clk)(clk))
					((ce)(ce))
					((run_reset)(run_reset))
					((stim_enable)(stim_enable))
					((tb)(tb))
					((tb16)(tb16))
				)
			)
		)
		(_object
			(_constant (_internal I ~INTEGER~range~1~to~TO_NUM_LANES~13 0 109 (_architecture )))
			(_subprogram
			)
		)
	)
	(_instantiation tdc_ins 0 126 (_component tdc )
		(_port
			((tdc_clk)(clk))
			((ce)(ce(t_1_4)))
			((reset)(run_reset))
			((tdc_clr)(run_reset))
			((tb)(tb))
			((tb16)(tb16))
			((fifo_re)(fifo_re))
			((fifo_ept)(fifo_ept))
			((tdc_dout)(tdc_dout))
		)
		(_use (_entity . tdc)
		)
	)
	(_instantiation UUT 0 144 (_component time_order )
		(_generic
			((NUM_LANES)((i 10)))
		)
		(_port
			((clk)(clk))
			((ce)(ce(5)))
			((reset)(run_reset))
			((dst_full)(dst_full))
			((src_epty)(fifo_ept))
			((din)(tdc_dout))
			((src_re)(fifo_re))
			((dst_we)(dst_we))
			((dout)(ordered))
		)
		(_use (_entity . time_order)
			(_generic
				((NUM_LANES)((i 10)))
			)
			(_port
				((clk)(clk))
				((ce)(ce))
				((reset)(reset))
				((dst_full)(dst_full))
				((src_epty)(src_epty))
				((din)(din))
				((src_re)(src_re))
				((dst_we)(dst_we))
				((dout)(dout))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~13 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~132 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~134 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_WIDTH-1~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~13 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_constant (_internal USE_PRNG ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture ((i 2)))))
		(_constant (_internal CLKPER ~extSTD.STANDARD.TIME 0 79 (_architecture ((ns 4616189618054758400)))))
		(_constant (_internal CLKHLFPER ~extSTD.STANDARD.TIME 0 80 (_architecture (_code 13))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 82 (_architecture (_uni ((i 3)))(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~6}~13 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 6))))))
		(_signal (_internal ce ~STD_LOGIC_VECTOR{1~to~6}~13 0 83 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal run_reset ~extieee.std_logic_1164.STD_LOGIC 0 84 (_architecture (_uni ((i 3))))))
		(_signal (_internal tb ~exttime_order_lib.tdc_pkg.tb_vec_type 0 85 (_architecture (_uni ((_others((i 2))((i 2))((i 2))((i 2))((i 2))))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~138 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_signal (_internal tb16 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~138 0 86 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal fifo_re ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~138 0 87 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal fifo_ept ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~138 0 88 (_architecture (_uni ))))
		(_signal (_internal tdc_dout ~exttime_order_lib.tdc_pkg.tdc_dout_type 0 89 (_architecture (_uni ))))
		(_signal (_internal dst_we ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni ))))
		(_signal (_internal dst_full ~extieee.std_logic_1164.STD_LOGIC 0 91 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_WIDTH-1~downto~0}~1310 0 92 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_signal (_internal ordered ~STD_LOGIC_VECTOR{TO_WIDTH-1~downto~0}~1310 0 92 (_architecture (_uni ))))
		(_signal (_internal ce_bit ~extieee.std_logic_1164.STD_LOGIC 0 94 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal ce_cnt ~STD_LOGIC_VECTOR{2~downto~0}~13 0 95 (_architecture (_uni ((_others(i 3))))(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 96 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal full_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 96 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 97 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal lordered ~STD_LOGIC_VECTOR{3~downto~0}~13 0 97 (_architecture (_uni ))))
		(_signal (_internal cordered ~STD_LOGIC_VECTOR{3~downto~0}~13 0 98 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~13 0 99 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal dordered ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~13 0 99 (_architecture (_uni ))))
		(_signal (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 100 (_architecture (_uni ((i 2))))))
		(_signal (_internal test ~extieee.std_logic_1164.STD_LOGIC 0 101 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~1~to~TO_NUM_LANES~13 0 109 (_scalar (_to (i 1)(i 10)))))
		(_signal (_delayed run_reset'DELAYED~13 ~extieee.std_logic_1164.STD_LOGIC 0 163 (_process 2 (2)(ns 4631952216750555136))))
		(_process
			(line__160(_architecture 0 0 160 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__162(_architecture 1 0 162 (_assignment (_simple)(_target(2)))))
			(line__163(_architecture 2 0 163 (_assignment (_simple)(_alias((stim_enable)(run_reset'DELAYED~13)))(_simpleassign "not")(_target(17))(_sensitivity(19)))))
			(line__164(_architecture 3 0 164 (_assignment (_simple)(_target(1))(_sensitivity(11)))))
			(line__166(_architecture 4 0 166 (_assignment (_simple)(_alias((dst_full)(full_reg(5))))(_simpleassign BUF)(_target(9))(_sensitivity(13(5))))))
			(line__168(_architecture 5 0 168 (_assignment (_simple)(_alias((lordered)(ordered(d_16_13))))(_target(14))(_sensitivity(10(d_16_13))))))
			(line__169(_architecture 6 0 169 (_assignment (_simple)(_alias((cordered)(ordered(d_12_9))))(_target(15))(_sensitivity(10(d_12_9))))))
			(line__170(_architecture 7 0 170 (_assignment (_simple)(_alias((dordered)(ordered(d_8_0))))(_target(16))(_sensitivity(10(d_8_0))))))
			(full_pcs(_architecture 8 0 177 (_process (_simple)(_target(13))(_sensitivity(0)(2))(_read(13(12))(13(15))(13(d_14_0))))))
			(ce_cnt_pcs(_architecture 9 0 191 (_process (_simple)(_target(12))(_sensitivity(0)(2))(_read(12)))))
			(ce2x_pcs(_architecture 10 0 202 (_process (_wait_for)(_target(11))(_sensitivity(12(0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~exttime_order_lib.tdc_pkg.~STD_LOGIC_VECTOR{5~downto~1}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{5~downto~1}~15)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external time_order_lib.tdc_pkg.TDC_NUM_CHAN (. tdc_pkg TDC_NUM_CHAN)))
		(_type (_external ~exttime_order_lib.tdc_pkg.tb_vec_type (. tdc_pkg tb_vec_type)))
		(_variable (_external time_order_lib.tdc_pkg.TDC_CWIDTH (. tdc_pkg TDC_CWIDTH)))
		(_variable (_external time_order_lib.tdc_pkg.TDC_TWIDTH (. tdc_pkg TDC_TWIDTH)))
		(_variable (_external time_order_lib.tdc_pkg.TDC_FWIDTH (. tdc_pkg TDC_FWIDTH)))
		(_type (_external ~exttime_order_lib.tdc_pkg.~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15)))
		(_type (_external ~exttime_order_lib.tdc_pkg.tdc_dout_type (. tdc_pkg tdc_dout_type)))
		(_variable (_external time_order_lib.time_order_pkg.TO_CWIDTH (. time_order_pkg TO_CWIDTH)))
		(_variable (_external time_order_lib.time_order_pkg.TO_DWIDTH (. time_order_pkg TO_DWIDTH)))
		(_variable (_external time_order_lib.time_order_pkg.TO_WIDTH (. time_order_pkg TO_WIDTH)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_variable (_external time_order_lib.time_order_pkg.TO_NUM_LANES (. time_order_pkg TO_NUM_LANES)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (12(0))
	)
	(_static
		(33751810 33686275 33751555 50463235 )
		(131586 )
	)
	(_model . behave 14 -1
	)
)
I 000039 55 2267 1402512464638 tdc_pkg
(_unit VHDL (tdc_pkg 0 24 (tdc_pkg 0 56 ))
	(_version va7)
	(_time 1405374349170 2014.07.14 17:45:49)
	(_source (\./../../../tdc/source/tdc_pkg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code c1c5c594c49696d49290d19bc2c7c6c6c5c7c5c7c2)
	(_entity
		(_time 1402512464638)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_constant (_internal TDC_NUM_CHAN ~extSTD.STANDARD.INTEGER 0 29 (_entity ((i 10)))))
		(_constant (_internal TDC_TWIDTH ~extSTD.STANDARD.INTEGER 0 30 (_entity ((i 9)))))
		(_constant (_internal TDC_CWIDTH ~extSTD.STANDARD.INTEGER 0 31 (_entity ((i 4)))))
		(_constant (_internal TDC_FWIDTH ~extSTD.STANDARD.INTEGER 0 32 (_entity ((i 13)))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~15 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_constant (_internal TDC_INIT_VAL ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~15 0 33 (_entity ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~15 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_type (_internal tb_vec_type 0 40 (_array ~STD_LOGIC_VECTOR{5~downto~1}~15 ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 0))))))
		(_type (_internal tdc_dout_type 0 41 (_array ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 ((_to (i 1)(i 10))))))
		(_subprogram
			(_internal TDC_INIT_FUN 0 0 47 (_entity (_function )))
			(_internal BIN_TO_ONEHOT 1 0 48 (_entity (_function )))
			(_internal SWAP_BITS 2 0 49 (_entity (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . tdc_pkg 3 -1
	)
)
I 000051 55 5906          1405374349333 fwft_arch0
(_unit VHDL (tdc_fifo 0 26 (fwft_arch0 0 48 ))
	(_version va7)
	(_time 1405374349334 2014.07.14 17:45:49)
	(_source (\./../../../tdc/source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 6d69686d3d3a3a78326e7b37356b6b6b3b6a696b69)
	(_entity
		(_time 1402512464855)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 38 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 50 (_architecture (_code 14))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_type (_internal ram_type 0 52 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 16 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 54 (_architecture (_uni (_code 17)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 55 (_architecture (_uni (_code 19)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 56 (_architecture (_uni (_code 20)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 57 (_architecture (_uni (_code 21)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 58 (_architecture (_uni (_code 22)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 23 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 59 (_architecture (_uni (_code 24)))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ))))
		(_signal (_internal empty_i ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ))))
		(_process
			(line__80(_architecture 0 0 80 (_assignment (_simple)(_alias((empty)(dout_valid)))(_simpleassign "not")(_target(5))(_sensitivity(14)))))
			(line__85(_architecture 1 0 85 (_assignment (_simple)(_target(16))(_sensitivity(18)(3)))))
			(line__88(_architecture 2 0 88 (_assignment (_simple)(_target(15))(_sensitivity(14)(20)(2)))))
			(line__91(_architecture 3 0 91 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(17))(_sensitivity(15)(16)))))
			(line__92(_architecture 4 0 92 (_assignment (_simple)(_target(20))(_sensitivity(12)))))
			(line__93(_architecture 5 0 93 (_assignment (_simple)(_target(21))(_sensitivity(12)))))
			(line__94(_architecture 6 0 94 (_assignment (_simple)(_target(18))(_sensitivity(12)))))
			(line__95(_architecture 7 0 95 (_assignment (_simple)(_target(19))(_sensitivity(12)))))
			(line__98(_architecture 8 0 98 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 9 0 104 (_process (_simple)(_target(11)(14)(22)(7))(_sensitivity(0))(_read(10)(13)(15)(2)))))
			(wr_pcs(_architecture 10 0 132 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(19)(3)(4)))))
			(ptr_pcs(_architecture 11 0 145 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(15)(16)(17)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch0 25 -1
	)
)
I 000051 55 6590          1405374349339 fwft_arch1
(_unit VHDL (tdc_fifo 0 26 (fwft_arch1 0 185 ))
	(_version va7)
	(_time 1405374349340 2014.07.14 17:45:49)
	(_source (\./../../../tdc/source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 6d69686d3d3a3a78696c7b37356b6b6b3b6a696b69)
	(_entity
		(_time 1402512464855)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 38 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 187 (_architecture (_code 15))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 189 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_type (_internal ram_type 0 189 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 17 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 191 (_architecture (_uni (_code 18)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 192 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 19 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 192 (_architecture (_uni (_code 20)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 193 (_architecture (_uni (_code 21)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 194 (_architecture (_uni (_code 22)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 195 (_architecture (_uni (_code 23)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 196 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 24 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 196 (_architecture (_uni (_code 25)))))
		(_signal (_internal ram_dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 197 (_architecture (_uni (_code 26)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 198 (_architecture (_uni (_code 27)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 199 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 200 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 201 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 202 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 203 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 204 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 205 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 206 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 206 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 207 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 208 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 209 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 210 (_architecture (_uni ))))
		(_process
			(line__228(_architecture 0 0 228 (_assignment (_simple)(_target(16))(_sensitivity(17)(18)(19)))))
			(line__230(_architecture 1 0 230 (_assignment (_simple)(_target(17))(_sensitivity(18)(19)(20)(2)))))
			(line__232(_architecture 2 0 232 (_assignment (_simple)(_target(22))(_sensitivity(24)(3)))))
			(line__235(_architecture 3 0 235 (_assignment (_simple)(_target(21))(_sensitivity(18)(19)(20)(26)))))
			(line__239(_architecture 4 0 239 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(23))(_sensitivity(21)(22)))))
			(line__240(_architecture 5 0 240 (_assignment (_simple)(_target(26))(_sensitivity(12)))))
			(line__241(_architecture 6 0 241 (_assignment (_simple)(_target(27))(_sensitivity(12)))))
			(line__242(_architecture 7 0 242 (_assignment (_simple)(_target(24))(_sensitivity(12)))))
			(line__243(_architecture 8 0 243 (_assignment (_simple)(_target(25))(_sensitivity(12)))))
			(line__247(_architecture 9 0 247 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 10 0 253 (_process (_simple)(_target(11)(14)(15)(18)(19)(20)(5)(7))(_sensitivity(0))(_read(10)(13)(14)(15)(16)(17)(19)(21)(2)))))
			(wr_pcs(_architecture 11 0 303 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(25)(3)(4)))))
			(ptr_pcs(_architecture 12 0 316 (_process (_simple)(_target(9)(10)(12))(_sensitivity(0))(_read(9)(10)(12)(21)(22)(23)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch1 28 -1
	)
)
I 000051 55 5150          1405374349344 fwft_arch2
(_unit VHDL (tdc_fifo 0 26 (fwft_arch2 0 357 ))
	(_version va7)
	(_time 1405374349345 2014.07.14 17:45:49)
	(_source (\./../../../tdc/source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 6d69686d3d3a3a783c3e7b37356b6b6b3b6a696b69)
	(_entity
		(_time 1402512464855)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 38 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 359 (_architecture (_code 10))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 361 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_type (_internal ram_type 0 361 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 12 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 363 (_architecture (_uni (_code 13)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 364 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 364 (_architecture (_uni (_code 15)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 365 (_architecture (_uni (_code 16)))))
		(_signal (_internal new_wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 366 (_architecture (_uni (_code 17)))))
		(_signal (_internal new_rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 367 (_architecture (_uni (_code 18)))))
		(_signal (_internal outaddr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 368 (_architecture (_uni (_code 19)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 369 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 20 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 369 (_architecture (_uni (_code 21)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 370 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 371 (_architecture (_uni ))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 372 (_architecture (_uni ((i 2))))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 373 (_architecture (_uni ((i 2))))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 374 (_architecture (_uni ((i 3))))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 375 (_architecture (_uni ((i 3))))))
		(_process
			(line__388(_architecture 0 0 388 (_assignment (_simple)(_alias((full)(full_d)))(_simpleassign BUF)(_target(6))(_sensitivity(17)))))
			(line__392(_architecture 1 0 392 (_assignment (_simple)(_target(16))(_sensitivity(17)(3)))))
			(line__393(_architecture 2 0 393 (_assignment (_simple)(_target(11))(_sensitivity(9)(16)))))
			(line__394(_architecture 3 0 394 (_assignment (_simple)(_target(12))(_sensitivity(10)(19)(2)))))
			(line__400(_architecture 4 0 400 (_assignment (_simple)(_target(14))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 5 0 406 (_process (_simple)(_target(13)(5)(7))(_sensitivity(0))(_read(10)(14)(19)))))
			(wr_pcs(_architecture 6 0 421 (_process (_simple)(_target(8))(_sensitivity(0))(_read(9)(16)(4)))))
			(ptr_pcs(_architecture 7 0 433 (_process (_simple)(_target(9)(10)(17)(19))(_sensitivity(0))(_read(11)(12)(16)(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_model . fwft_arch2 22 -1
	)
)
I 000049 55 5463          1405374349349 std_arch
(_unit VHDL (tdc_fifo 0 26 (std_arch 0 471 ))
	(_version va7)
	(_time 1405374349350 2014.07.14 17:45:49)
	(_source (\./../../../tdc/source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 7c78797d2b2b2b6922786a26247a7a7a2a7b787a78)
	(_entity
		(_time 1402512464855)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 38 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 473 (_architecture (_code 13))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 475 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_type (_internal ram_type 0 475 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 15 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 477 (_architecture (_uni (_code 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 478 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 478 (_architecture (_uni (_code 18)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 479 (_architecture (_uni (_code 19)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 480 (_architecture (_uni (_code 20)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 481 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 21 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 481 (_architecture (_uni (_code 22)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 482 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 483 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 484 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 484 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 485 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 486 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 487 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 488 (_architecture (_uni ))))
		(_process
			(line__504(_architecture 0 0 504 (_assignment (_simple)(_target(14))(_sensitivity(16)(3)))))
			(line__505(_architecture 1 0 505 (_assignment (_simple)(_target(13))(_sensitivity(18)(2)))))
			(line__508(_architecture 2 0 508 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(15))(_sensitivity(13)(14)))))
			(line__509(_architecture 3 0 509 (_assignment (_simple)(_target(18))(_sensitivity(11)))))
			(line__510(_architecture 4 0 510 (_assignment (_simple)(_target(19))(_sensitivity(11)))))
			(line__511(_architecture 5 0 511 (_assignment (_simple)(_target(16))(_sensitivity(11)))))
			(line__512(_architecture 6 0 512 (_assignment (_simple)(_target(17))(_sensitivity(11)))))
			(line__515(_architecture 7 0 515 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 8 0 520 (_process (_simple)(_target(5)(7))(_sensitivity(0))(_read(12)(19)(2)))))
			(wr_pcs(_architecture 9 0 536 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(17)(3)(4)))))
			(ptr_pcs(_architecture 10 0 549 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(13)(14)(15)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . std_arch 23 -1
	)
)
I 000047 55 10455         1405374349682 behave
(_unit VHDL (tdc_channel 0 33 (behave 0 50 ))
	(_version va7)
	(_time 1405374349683 2014.07.14 17:45:49)
	(_source (\./../../../tdc/source/tdc_channel.vhd\(\C:/Aldec/Active-HDL 9.2/vlib/unisim/src/unisim_vcomp.vhd\)))
	(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(unisim(VCOMPONENTS)))
	(_parameters dbg)
	(_code c4c0c291c49393d192c3c594dc9e94c291c291c2c1c297)
	(_entity
		(_time 1402512465197)
		(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(unisim(VCOMPONENTS)))
	)
	(_component
		(tdc_fifo
			(_object
				(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 54 (_entity -1 )))
				(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 55 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 61 (_entity (_in ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 64 (_entity (_out ))))
			)
		)
		(.unisim.VCOMPONENTS.FDCE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 2305 (_entity -1 ((i 0)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 2308 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 2309 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 2310 (_entity (_in ))))
				(_port (_internal CLR ~extieee.std_logic_1164.STD_ULOGIC 1 2311 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 2312 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.FDSE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 2800 (_entity -1 ((i 1)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 2803 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 2804 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 2805 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 2806 (_entity (_in ))))
				(_port (_internal S ~extieee.std_logic_1164.STD_ULOGIC 1 2807 (_entity (_in ))))
			)
		)
	)
	(_instantiation fifo_ins 0 98 (_component tdc_fifo )
		(_generic
			((DEPTH)((i 4)))
			((DWIDTH)((i 13)))
		)
		(_port
			((clk)(tdc_clk))
			((clr)(tdc_rst_q0))
			((rd)(fifo_re))
			((wr)(fifo_we_q0))
			((din)(fifo_din))
			((empty)(fifo_ept))
			((full)(fifo_full))
			((dout)(tdc_dout))
		)
		(_use (_entity . tdc_fifo fwft_arch0)
			(_generic
				((DEPTH)((i 4)))
				((DWIDTH)((i 13)))
			)
			(_port
				((clk)(clk))
				((clr)(clr))
				((rd)(rd))
				((wr)(wr))
				((din)(din))
				((empty)(empty))
				((full)(full))
				((dout)(dout))
			)
		)
	)
	(_generate CC_FFS_GEN 0 130 (_for ~INTEGER~range~5~downto~1~13 )
		(_instantiation FDCE0_inst 0 132 (_component .unisim.VCOMPONENTS.FDCE )
			(_generic
				((INIT)((i 0)))
			)
			(_port
				((Q)(tb_q0(_object 1)))
				((C)(tb(_object 1)))
				((CE)((i 3)))
				((CLR)(tb_q2(_object 1)))
				((D)((i 3)))
			)
			(_use (_entity unisim FDCE)
				(_generic
					((INIT)((i 0)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((CLR)(CLR))
					((D)(D))
				)
			)
		)
		(_instantiation FDSE1_inst 0 144 (_component .unisim.VCOMPONENTS.FDSE )
			(_generic
				((INIT)((i 1)))
			)
			(_port
				((Q)(tb_q1(_object 1)))
				((C)(tdc_clk))
				((CE)((i 3)))
				((D)(tb_q0(_object 1)))
				((S)((i 2)))
			)
			(_use (_entity unisim FDSE)
				(_generic
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((D)(D))
					((S)(S))
				)
			)
		)
		(_instantiation FDSE2_inst 0 155 (_component .unisim.VCOMPONENTS.FDSE )
			(_generic
				((INIT)((i 1)))
			)
			(_port
				((Q)(tb_q2(_object 1)))
				((C)(tdc_clk))
				((CE)((i 3)))
				((D)(tb_q1(_object 1)))
				((S)((i 2)))
			)
			(_use (_entity unisim FDSE)
				(_generic
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((D)(D))
					((S)(S))
				)
			)
		)
		(_instantiation FDSE3_inst 0 168 (_component .unisim.VCOMPONENTS.FDSE )
			(_generic
				((INIT)((i 1)))
			)
			(_port
				((Q)(tb_q3(_object 1)))
				((C)(tdc_clk))
				((CE)((i 3)))
				((D)(tb_q2(_object 1)))
				((S)((i 2)))
			)
			(_use (_entity unisim FDSE)
				(_generic
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((D)(D))
					((S)(S))
				)
			)
		)
		(_object
			(_constant (_internal I ~INTEGER~range~5~downto~1~13 0 130 (_architecture )))
			(_subprogram
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_generic (_internal INIT_VAL ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~12 0 35 (_entity )))
		(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
		(_port (_internal tdc_clr ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~12 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_port (_internal tb ~STD_LOGIC_VECTOR{5~downto~1}~12 0 41 (_entity (_in ))))
		(_port (_internal tb16 ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
		(_port (_internal fifo_re ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
		(_port (_internal fifo_ept ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~12 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 0))))))
		(_port (_internal tdc_dout ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~12 0 46 (_entity (_out ))))
		(_signal (_internal tdc_rst_q0 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~13 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_signal (_internal tb_q0 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 69 (_architecture (_uni ))))
		(_signal (_internal tb_q1 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 70 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal tb_q2 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 71 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal tb_q3 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 72 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal tb_q4 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 73 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal counter ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 75 (_architecture (_uni (_code 6)))))
		(_signal (_internal counter_q0 ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 76 (_architecture (_uni (_code 7)))))
		(_signal (_internal counter_q1 ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 77 (_architecture (_uni (_code 8)))))
		(_signal (_internal fifo_full ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~13 0 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 0))))))
		(_signal (_internal fifo_din ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~13 0 80 (_architecture (_uni ))))
		(_signal (_internal fifo_we_q0 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_architecture (_uni ((i 2))))))
		(_signal (_internal trig_q0 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_CWIDTH-1~downto~0}~13 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal chan_q0 ~STD_LOGIC_VECTOR{TDC_CWIDTH-1~downto~0}~13 0 84 (_architecture (_uni (_string \"0000"\)))))
		(_signal (_internal chan_q1 ~STD_LOGIC_VECTOR{TDC_CWIDTH-1~downto~0}~13 0 85 (_architecture (_uni (_string \"0000"\)))))
		(_type (_internal ~INTEGER~range~5~downto~1~13 0 130 (_scalar (_downto (i 5)(i 1)))))
		(_process
			(line__117(_architecture 0 0 117 (_assignment (_simple)(_alias((fifo_din)(chan_q1)(counter_q1)))(_target(18))(_sensitivity(16)(22)))))
			(tdc_regs_pcs(_architecture 1 0 183 (_process (_simple)(_target(8)(13)(15)(16)(19)(22))(_sensitivity(0))(_read(11)(12)(14)(15)(17)(20)(21)(1)))))
			(count_pcs(_architecture 2 0 201 (_process (_simple)(_target(14))(_sensitivity(0))(_read(14)(2)))))
			(tb_dcdc_pcs(_architecture 3 0 215 (_process (_simple)(_target(20)(21))(_sensitivity(0))(_read(13)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external time_order_lib.tdc_pkg.TDC_TWIDTH (. tdc_pkg TDC_TWIDTH)))
		(_variable (_external time_order_lib.tdc_pkg.TDC_CWIDTH (. tdc_pkg TDC_CWIDTH)))
		(_variable (_external time_order_lib.tdc_pkg.TDC_FWIDTH (. tdc_pkg TDC_FWIDTH)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_static
		(33686018 )
		(50463234 )
		(33751554 )
		(50528770 )
		(33686274 )
		(50463490 )
		(33751810 )
		(50529026 )
		(33686019 )
		(50463235 )
		(33751555 )
		(50528771 )
		(33686275 )
		(50463491 )
		(33751811 )
		(50529027 )
		(16843009 )
	)
	(_model . behave 9 -1
	)
)
I 000047 55 8186          1405374349937 behave
(_unit VHDL (tdc 0 30 (behave 0 46 ))
	(_version va7)
	(_time 1405374349938 2014.07.14 17:45:49)
	(_source (\./../../../tdc/source/tdc.vhd\(\C:/Aldec/Active-HDL 9.2/vlib/unisim/src/unisim_vcomp.vhd\)))
	(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(unisim(VCOMPONENTS)))
	(_parameters dbg)
	(_code bdb9bae9edeaeaaab0bba9e7efbab9bbb9bbbebab9)
	(_entity
		(_time 1402512465458)
		(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(unisim(VCOMPONENTS)))
	)
	(_component
		(tdc_channel
			(_object
				(_generic (_internal INIT_VAL ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 50 (_entity -1 )))
				(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal tdc_clr ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal tb ~STD_LOGIC_VECTOR{5~downto~1}~13 0 56 (_entity (_in ))))
				(_port (_internal tb16 ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal fifo_re ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal fifo_ept ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_out ))))
				(_port (_internal tdc_dout ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~13 0 61 (_entity (_out ))))
			)
		)
		(.unisim.VCOMPONENTS.FDSE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 2800 (_entity -1 ((i 1)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 2803 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 2804 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 2805 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 2806 (_entity (_in ))))
				(_port (_internal S ~extieee.std_logic_1164.STD_ULOGIC 1 2807 (_entity (_in ))))
			)
		)
	)
	(_generate TDC_CH_GEN 0 78 (_for ~INTEGER~range~1~to~TDC_NUM_CHAN~13 )
		(_instantiation tdc_ch_ins 0 80 (_component tdc_channel )
			(_generic
				((INIT_VAL)(_code 4))
			)
			(_port
				((tdc_clk)(tdc_clk))
				((reset)(reset))
				((tdc_clr)(tdc_clr_dlyln(_object 0)))
				((tb)(tb(_object 0)))
				((tb16)(tb16(_object 0)))
				((fifo_re)(fifo_re(_object 0)))
				((fifo_ept)(fifo_ept_q0(_object 0)))
				((tdc_dout)(tdc_dout_q0(_object 0)))
			)
			(_use (_entity . tdc_channel)
				(_generic
					((INIT_VAL)(_code 5))
				)
			)
		)
		(_object
			(_constant (_internal I ~INTEGER~range~1~to~TDC_NUM_CHAN~13 0 79 (_architecture )))
			(_subprogram
			)
		)
	)
	(_generate FDSE_GEN 0 99 (_for ~INTEGER~range~0~to~2~13 )
		(_instantiation FDSE_ins 0 101 (_component .unisim.VCOMPONENTS.FDSE )
			(_generic
				((INIT)((i 1)))
			)
			(_port
				((Q)(tdc_clr_qn(_index 6)))
				((C)(tdc_clk))
				((CE)((i 3)))
				((D)(tdc_clr_qn(_object 1)))
				((S)((i 2)))
			)
			(_use (_entity unisim FDSE)
				(_generic
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((D)(D))
					((S)(S))
				)
			)
		)
		(_object
			(_constant (_internal I ~INTEGER~range~0~to~2~13 0 100 (_architecture )))
			(_subprogram
			)
		)
	)
	(_object
		(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_port (_internal ce ~STD_LOGIC_VECTOR{1~to~4}~12 0 34 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal tdc_clr ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal tb ~exttime_order_lib.tdc_pkg.tb_vec_type 0 37 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~12 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_port (_internal tb16 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~12 0 38 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~122 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_port (_internal fifo_re ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~122 0 39 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~124 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_port (_internal fifo_ept ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~124 0 41 (_entity (_out ))))
		(_port (_internal tdc_dout ~exttime_order_lib.tdc_pkg.tdc_dout_type 0 42 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal tdc_clr_qn ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64 (_architecture (_uni ((_others(i 3)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_signal (_internal tdc_clr_dlyln ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 65 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal fifo_ept_q0 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 67 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal fifo_ept_q1 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 68 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal tdc_dout_q0 ~exttime_order_lib.tdc_pkg.tdc_dout_type 0 69 (_architecture (_uni ((_others(_others(i 2))))))))
		(_signal (_internal tdc_dout_q1 ~exttime_order_lib.tdc_pkg.tdc_dout_type 0 70 (_architecture (_uni ((_others(_others(i 2))))))))
		(_type (_internal ~INTEGER~range~1~to~TDC_NUM_CHAN~13 0 79 (_scalar (_to (i 1)(i 10)))))
		(_type (_internal ~INTEGER~range~0~to~2~13 0 100 (_scalar (_to (i 0)(i 2)))))
		(_process
			(line__119(_architecture 0 0 119 (_assignment (_simple)(_alias((fifo_ept)(fifo_ept_q1)))(_target(7))(_sensitivity(12)))))
			(line__120(_architecture 1 0 120 (_assignment (_simple)(_alias((tdc_dout)(tdc_dout_q1)))(_target(8))(_sensitivity(14)))))
			(line__123(_architecture 2 0 123 (_assignment (_simple)(_alias((tdc_clr_qn(0))(tdc_clr)))(_target(9(0)))(_sensitivity(3)))))
			(tdc_regs_pcs(_architecture 3 0 132 (_process (_simple)(_target(10)(12)(14))(_sensitivity(0))(_read(9(3))(10(t_2_10))(11)(13)(1(4))(1(3))(1(2))(1(1))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external TDC_INIT_FUN (. tdc_pkg 0))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~exttime_order_lib.tdc_pkg.~STD_LOGIC_VECTOR{5~downto~1}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{5~downto~1}~15)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external time_order_lib.tdc_pkg.TDC_NUM_CHAN (. tdc_pkg TDC_NUM_CHAN)))
		(_type (_external ~exttime_order_lib.tdc_pkg.tb_vec_type (. tdc_pkg tb_vec_type)))
		(_variable (_external time_order_lib.tdc_pkg.TDC_CWIDTH (. tdc_pkg TDC_CWIDTH)))
		(_variable (_external time_order_lib.tdc_pkg.TDC_TWIDTH (. tdc_pkg TDC_TWIDTH)))
		(_variable (_external time_order_lib.tdc_pkg.TDC_FWIDTH (. tdc_pkg TDC_FWIDTH)))
		(_type (_external ~exttime_order_lib.tdc_pkg.~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15)))
		(_type (_external ~exttime_order_lib.tdc_pkg.tdc_dout_type (. tdc_pkg tdc_dout_type)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_split (12)(14)
	)
	(_model . behave 7 -1
	)
)
I 000046 55 5681 1402512465579 time_order_pkg
(_unit VHDL (time_order_pkg 0 23 (time_order_pkg 0 76 ))
	(_version va7)
	(_time 1405374350061 2014.07.14 17:45:50)
	(_source (\./../../source/time_order_pkg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 3a3e3a3f626d3a2c3a6c7c603d3d383c3e3c3f3d38)
	(_entity
		(_time 1402512465579)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_constant (_internal TO_MAX_CHAN ~extSTD.STANDARD.INTEGER 0 28 (_entity ((i 150)))))
		(_constant (_internal TO_DWIDTH ~extSTD.STANDARD.INTEGER 0 29 (_entity ((i 9)))))
		(_constant (_internal TO_CWIDTH ~extSTD.STANDARD.INTEGER 0 30 (_entity ((i 8)))))
		(_constant (_internal TO_WIDTH ~extSTD.STANDARD.INTEGER 0 31 (_entity ((i 17)))))
		(_constant (_internal TO_WRAP_BIT ~extSTD.STANDARD.INTEGER 0 32 (_entity ((i 8)))))
		(_constant (_internal TO_NUM_LANES ~extSTD.STANDARD.INTEGER 0 35 (_entity ((i 10)))))
		(_constant (_internal TO_LANE_BITS ~extSTD.STANDARD.INTEGER 0 36 (_entity (_code 2))))
		(_type (_internal to_mape_type 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~15 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal to_mapc_type 0 42 (_array ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~15 ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~15 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal to_mapd_type 0 43 (_array ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~15 ((_uto (i 0)(i 2147483647))))))
		(_type (_internal to_2e_type 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal to_2c_type 0 46 (_array ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153 ((_to (i 1)(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal to_2d_type 0 47 (_array ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156 ((_to (i 1)(i 2))))))
		(_type (_internal to_3e_type 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~159 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal to_3c_type 0 49 (_array ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~159 ((_to (i 1)(i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1512 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal to_3d_type 0 50 (_array ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1512 ((_to (i 1)(i 3))))))
		(_type (_internal to_4e_type 0 51 (_array to_2e_type ((_to (i 1)(i 2))))))
		(_type (_internal to_4c_type 0 52 (_array to_2c_type ((_to (i 1)(i 2))))))
		(_type (_internal to_4d_type 0 53 (_array to_2d_type ((_to (i 1)(i 2))))))
		(_type (_internal to_7e_type 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 7))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1518 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal to_7c_type 0 55 (_array ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1518 ((_to (i 1)(i 7))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1521 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal to_7d_type 0 56 (_array ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1521 ((_to (i 1)(i 7))))))
		(_type (_internal to_10e_type 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1524 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal to_10c_type 0 58 (_array ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1524 ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1527 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal to_10d_type 0 59 (_array ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1527 ((_to (i 1)(i 10))))))
		(_type (_internal to_13e_type 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 13))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1530 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal to_13c_type 0 61 (_array ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1530 ((_to (i 1)(i 13))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1533 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal to_13d_type 0 62 (_array ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1533 ((_to (i 1)(i 13))))))
		(_subprogram
			(_internal TO_CH_FUN 0 0 68 (_entity (_function )))
			(_internal TO_CH2ONEHOT 1 0 69 (_entity (_function )))
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . time_order_pkg 3 -1
	)
)
I 000047 55 3294          1405374350273 behave
(_unit VHDL (tom_2_to_1 0 26 (behave 0 37 ))
	(_version va7)
	(_time 1405374350274 2014.07.14 17:45:50)
	(_source (\./../../source/tom_2_to_1.vhd\))
	(_use (.(time_order_pkg))(std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 15111412464215004b14074c121211134310431614)
	(_entity
		(_time 1402512465794)
		(_use (.(time_order_pkg))(std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal ein ~exttime_order_lib.time_order_pkg.to_2e_type 0 28 (_entity (_in ))))
		(_port (_internal cin ~exttime_order_lib.time_order_pkg.to_2c_type 0 29 (_entity (_in ))))
		(_port (_internal din ~exttime_order_lib.time_order_pkg.to_2d_type 0 30 (_entity (_in ))))
		(_port (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~12 0 32 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_port (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~12 0 33 (_entity (_out ))))
		(_signal (_internal comp_d ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal wrap_d ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal out_addr_d ~STD_LOGIC_VECTOR{3~downto~0}~13 0 41 (_architecture (_uni ))))
		(_process
			(line__60(_architecture 0 0 60 (_assignment (_simple)(_target(6))(_sensitivity(2(2_d_7_0))(2(1_d_7_0))))))
			(line__61(_architecture 1 0 61 (_assignment (_simple)(_target(7))(_sensitivity(2(2_8))(2(1_8))))))
			(line__62(_architecture 2 0 62 (_assignment (_simple)(_alias((out_addr_d)(ein(1))(ein(2))(wrap_d)(comp_d)))(_target(8))(_sensitivity(6)(7)(0(2))(0(1))))))
			(output_pcs(_architecture 3 0 71 (_process (_simple)(_target(3)(4)(5))(_sensitivity(8)(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~exttime_order_lib.time_order_pkg.to_2e_type (. time_order_pkg to_2e_type)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external time_order_lib.time_order_pkg.TO_CWIDTH (. time_order_pkg TO_CWIDTH)))
		(_type (_external ~exttime_order_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153)))
		(_type (_external ~exttime_order_lib.time_order_pkg.to_2c_type (. time_order_pkg to_2c_type)))
		(_variable (_external time_order_lib.time_order_pkg.TO_DWIDTH (. time_order_pkg TO_DWIDTH)))
		(_type (_external ~exttime_order_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156)))
		(_type (_external ~exttime_order_lib.time_order_pkg.to_2d_type (. time_order_pkg to_2d_type)))
	)
	(_static
		(16843009 16843009 )
		(16843009 16843009 1 )
	)
	(_model . behave 4 -1
	)
)
I 000047 55 7132          1405374350482 behave
(_unit VHDL (tom_3_to_1 0 27 (behave 0 40 ))
	(_version va7)
	(_time 1405374350483 2014.07.14 17:45:50)
	(_source (\./../../source/tom_3_to_1.vhd\))
	(_use (.(time_order_pkg))(std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code dfdbde8ddf88dfca8f8ecc86d8d8dbd989da89dcde)
	(_entity
		(_time 1402512466009)
		(_use (.(time_order_pkg))(std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(tom_2_to_1
			(_object
				(_port (_internal ein ~exttime_order_lib.time_order_pkg.to_2e_type 0 44 (_entity (_in ))))
				(_port (_internal cin ~exttime_order_lib.time_order_pkg.to_2c_type 0 45 (_entity (_in ))))
				(_port (_internal din ~exttime_order_lib.time_order_pkg.to_2d_type 0 46 (_entity (_in ))))
				(_port (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
				(_port (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~13 0 48 (_entity (_out ))))
				(_port (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~13 0 49 (_entity (_out ))))
			)
		)
	)
	(_instantiation tom_4_11 0 68 (_component tom_2_to_1 )
		(_port
			((ein)(ein1_t))
			((cin)(cin1_t))
			((din)(din1_t))
			((emin)(emin1))
			((cmin)(cmin1))
			((dmin)(dmin1))
		)
		(_use (_entity . tom_2_to_1)
		)
	)
	(_instantiation tom_4_21 0 79 (_component tom_2_to_1 )
		(_port
			((ein)(ein2_t))
			((cin)(cin2_t))
			((din)(din2_t))
			((emin)(emin2))
			((cmin)(cmin2))
			((dmin)(dmin2))
		)
		(_use (_entity . tom_2_to_1)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in )(_event))))
		(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal ein ~exttime_order_lib.time_order_pkg.to_3e_type 0 31 (_entity (_in ))))
		(_port (_internal cin ~exttime_order_lib.time_order_pkg.to_3c_type 0 32 (_entity (_in ))))
		(_port (_internal din ~exttime_order_lib.time_order_pkg.to_3d_type 0 33 (_entity (_in ))))
		(_port (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~12 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_port (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~12 0 36 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal ein1_t ~exttime_order_lib.time_order_pkg.to_2e_type 0 52 (_architecture (_uni ))))
		(_signal (_internal cin1_t ~exttime_order_lib.time_order_pkg.to_2c_type 0 53 (_architecture (_uni ))))
		(_signal (_internal din1_t ~exttime_order_lib.time_order_pkg.to_2d_type 0 54 (_architecture (_uni ))))
		(_signal (_internal ein2_t ~exttime_order_lib.time_order_pkg.to_2e_type 0 55 (_architecture (_uni ))))
		(_signal (_internal cin2_t ~exttime_order_lib.time_order_pkg.to_2c_type 0 56 (_architecture (_uni ))))
		(_signal (_internal din2_t ~exttime_order_lib.time_order_pkg.to_2d_type 0 57 (_architecture (_uni ))))
		(_signal (_internal emin1 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~132 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal cmin1 ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~132 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~134 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal dmin1 ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~134 0 60 (_architecture (_uni ))))
		(_signal (_internal emin2 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal cmin2 ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~132 0 62 (_architecture (_uni ))))
		(_signal (_internal dmin2 ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~134 0 63 (_architecture (_uni ))))
		(_process
			(line__98(_architecture 0 0 98 (_assignment (_simple)(_alias((ein1_t)(ein(1))(ein(2))))(_target(8))(_sensitivity(2(2))(2(1))))))
			(line__99(_architecture 1 0 99 (_assignment (_simple)(_alias((cin1_t)(cin(1))(cin(2))))(_target(9))(_sensitivity(3(2))(3(1))))))
			(line__100(_architecture 2 0 100 (_assignment (_simple)(_alias((din1_t)(din(1))(din(2))))(_target(10))(_sensitivity(4(2))(4(1))))))
			(line__101(_architecture 3 0 101 (_assignment (_simple)(_alias((ein2_t)(emin1)(ein(3))))(_target(11))(_sensitivity(14)(2(3))))))
			(line__102(_architecture 4 0 102 (_assignment (_simple)(_alias((cin2_t)(cmin1)(cin(3))))(_target(12))(_sensitivity(15)(3(3))))))
			(line__103(_architecture 5 0 103 (_assignment (_simple)(_alias((din2_t)(dmin1)(din(3))))(_target(13))(_sensitivity(16)(4(3))))))
			(oreg_pcs(_architecture 6 0 118 (_process (_simple)(_target(5)(6)(7))(_sensitivity(0))(_read(17)(18)(19)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~exttime_order_lib.time_order_pkg.to_3e_type (. time_order_pkg to_3e_type)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external time_order_lib.time_order_pkg.TO_CWIDTH (. time_order_pkg TO_CWIDTH)))
		(_type (_external ~exttime_order_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~159 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~159)))
		(_type (_external ~exttime_order_lib.time_order_pkg.to_3c_type (. time_order_pkg to_3c_type)))
		(_variable (_external time_order_lib.time_order_pkg.TO_DWIDTH (. time_order_pkg TO_DWIDTH)))
		(_type (_external ~exttime_order_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1512 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1512)))
		(_type (_external ~exttime_order_lib.time_order_pkg.to_3d_type (. time_order_pkg to_3d_type)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~exttime_order_lib.time_order_pkg.to_2e_type (. time_order_pkg to_2e_type)))
		(_type (_external ~exttime_order_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153)))
		(_type (_external ~exttime_order_lib.time_order_pkg.to_2c_type (. time_order_pkg to_2c_type)))
		(_type (_external ~exttime_order_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156)))
		(_type (_external ~exttime_order_lib.time_order_pkg.to_2d_type (. time_order_pkg to_2d_type)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behave 7 -1
	)
)
I 000047 55 6401          1405374350695 behave
(_unit VHDL (tom_4_to_1 0 27 (behave 0 40 ))
	(_version va7)
	(_time 1405374350696 2014.07.14 17:45:50)
	(_source (\./../../source/tom_4_to_1.vhd\))
	(_use (.(time_order_pkg))(std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code babeb8eebdedbaafebb8aee3bdbdbebcecbfecb9bb)
	(_entity
		(_time 1402512466218)
		(_use (.(time_order_pkg))(std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(tom_2_to_1
			(_object
				(_port (_internal ein ~exttime_order_lib.time_order_pkg.to_2e_type 0 44 (_entity (_in ))))
				(_port (_internal cin ~exttime_order_lib.time_order_pkg.to_2c_type 0 45 (_entity (_in ))))
				(_port (_internal din ~exttime_order_lib.time_order_pkg.to_2d_type 0 46 (_entity (_in ))))
				(_port (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
				(_port (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~13 0 48 (_entity (_out ))))
				(_port (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~13 0 49 (_entity (_out ))))
			)
		)
	)
	(_instantiation tom_4_11 0 65 (_component tom_2_to_1 )
		(_port
			((ein)(ein(1)))
			((cin)(cin(1)))
			((din)(din(1)))
			((emin)(emin1_t(1)))
			((cmin)(cmin1_t(1)))
			((dmin)(dmin1_t(1)))
		)
		(_use (_entity . tom_2_to_1)
		)
	)
	(_instantiation tom_4_12 0 75 (_component tom_2_to_1 )
		(_port
			((ein)(ein(2)))
			((cin)(cin(2)))
			((din)(din(2)))
			((emin)(emin1_t(2)))
			((cmin)(cmin1_t(2)))
			((dmin)(dmin1_t(2)))
		)
		(_use (_entity . tom_2_to_1)
		)
	)
	(_instantiation tom_4_21 0 86 (_component tom_2_to_1 )
		(_port
			((ein)(ein2_t))
			((cin)(cin2_t))
			((din)(din2_t))
			((emin)(emin2))
			((cmin)(cmin2))
			((dmin)(dmin2))
		)
		(_use (_entity . tom_2_to_1)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in )(_event))))
		(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal ein ~exttime_order_lib.time_order_pkg.to_4e_type 0 31 (_entity (_in ))))
		(_port (_internal cin ~exttime_order_lib.time_order_pkg.to_4c_type 0 32 (_entity (_in ))))
		(_port (_internal din ~exttime_order_lib.time_order_pkg.to_4d_type 0 33 (_entity (_in ))))
		(_port (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~12 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_port (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~12 0 36 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal ein2_t ~exttime_order_lib.time_order_pkg.to_2e_type 0 52 (_architecture (_uni ))))
		(_signal (_internal cin2_t ~exttime_order_lib.time_order_pkg.to_2c_type 0 53 (_architecture (_uni ))))
		(_signal (_internal din2_t ~exttime_order_lib.time_order_pkg.to_2d_type 0 54 (_architecture (_uni ))))
		(_signal (_internal emin1_t ~exttime_order_lib.time_order_pkg.to_2e_type 0 55 (_architecture (_uni ))))
		(_signal (_internal cmin1_t ~exttime_order_lib.time_order_pkg.to_2c_type 0 56 (_architecture (_uni ))))
		(_signal (_internal dmin1_t ~exttime_order_lib.time_order_pkg.to_2d_type 0 57 (_architecture (_uni ))))
		(_signal (_internal emin2 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~132 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal cmin2 ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~132 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~134 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal dmin2 ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~134 0 60 (_architecture (_uni ))))
		(_process
			(line__105(_architecture 0 0 105 (_assignment (_simple)(_alias((ein2_t)(emin1_t(1))(emin1_t(2))))(_target(8))(_sensitivity(11(2))(11(1))))))
			(line__106(_architecture 1 0 106 (_assignment (_simple)(_alias((cin2_t)(cmin1_t(1))(cmin1_t(2))))(_target(9))(_sensitivity(12(2))(12(1))))))
			(line__107(_architecture 2 0 107 (_assignment (_simple)(_alias((din2_t)(dmin1_t(1))(dmin1_t(2))))(_target(10))(_sensitivity(13(2))(13(1))))))
			(oreg_pcs(_architecture 3 0 124 (_process (_simple)(_target(5)(6)(7))(_sensitivity(0))(_read(14)(15)(16)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~exttime_order_lib.time_order_pkg.to_2e_type (. time_order_pkg to_2e_type)))
		(_type (_external ~exttime_order_lib.time_order_pkg.to_4e_type (. time_order_pkg to_4e_type)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external time_order_lib.time_order_pkg.TO_CWIDTH (. time_order_pkg TO_CWIDTH)))
		(_type (_external ~exttime_order_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153)))
		(_type (_external ~exttime_order_lib.time_order_pkg.to_2c_type (. time_order_pkg to_2c_type)))
		(_type (_external ~exttime_order_lib.time_order_pkg.to_4c_type (. time_order_pkg to_4c_type)))
		(_variable (_external time_order_lib.time_order_pkg.TO_DWIDTH (. time_order_pkg TO_DWIDTH)))
		(_type (_external ~exttime_order_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156)))
		(_type (_external ~exttime_order_lib.time_order_pkg.to_2d_type (. time_order_pkg to_2d_type)))
		(_type (_external ~exttime_order_lib.time_order_pkg.to_4d_type (. time_order_pkg to_4d_type)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behave 4 -1
	)
)
I 000047 55 10877         1405374350905 behave
(_unit VHDL (tom_10_to_1 0 25 (behave 0 37 ))
	(_version va7)
	(_time 1405374350906 2014.07.14 17:45:50)
	(_source (\./../../source/tom_10_to_1.vhd\))
	(_use (.(time_order_pkg))(std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 8581868bd6d28590dad594dad480d3828183d380d3)
	(_entity
		(_time 1402512466428)
		(_use (.(time_order_pkg))(std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(tom_3_to_1
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal ein ~exttime_order_lib.time_order_pkg.to_3e_type 0 56 (_entity (_in ))))
				(_port (_internal cin ~exttime_order_lib.time_order_pkg.to_3c_type 0 57 (_entity (_in ))))
				(_port (_internal din ~exttime_order_lib.time_order_pkg.to_3d_type 0 58 (_entity (_in ))))
				(_port (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_out ))))
				(_port (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~132 0 60 (_entity (_out ))))
				(_port (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~134 0 61 (_entity (_out ))))
			)
		)
		(tom_4_to_1
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal ein ~exttime_order_lib.time_order_pkg.to_4e_type 0 43 (_entity (_in ))))
				(_port (_internal cin ~exttime_order_lib.time_order_pkg.to_4c_type 0 44 (_entity (_in ))))
				(_port (_internal din ~exttime_order_lib.time_order_pkg.to_4d_type 0 45 (_entity (_in ))))
				(_port (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
				(_port (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~13 0 47 (_entity (_out ))))
				(_port (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~13 0 48 (_entity (_out ))))
			)
		)
	)
	(_instantiation tom_3_to_1_11 0 85 (_component tom_3_to_1 )
		(_port
			((clk)(clk))
			((ce)(ce))
			((ein)(ein11_t))
			((cin)(cin11_t))
			((din)(din11_t))
			((emin)(emin1_t(1)))
			((cmin)(cmin1_t(1)))
			((dmin)(dmin1_t(1)))
		)
		(_use (_entity . tom_3_to_1)
		)
	)
	(_instantiation tom_3_to_1_12 0 97 (_component tom_3_to_1 )
		(_port
			((clk)(clk))
			((ce)(ce))
			((ein)(ein12_t))
			((cin)(cin12_t))
			((din)(din12_t))
			((emin)(emin1_t(2)))
			((cmin)(cmin1_t(2)))
			((dmin)(dmin1_t(2)))
		)
		(_use (_entity . tom_3_to_1)
		)
	)
	(_instantiation tom_4_to_1_13 0 109 (_component tom_4_to_1 )
		(_port
			((clk)(clk))
			((ce)(ce))
			((ein)(ein13_t))
			((cin)(cin13_t))
			((din)(din13_t))
			((emin)(emin1_t(3)))
			((cmin)(cmin1_t(3)))
			((dmin)(dmin1_t(3)))
		)
		(_use (_entity . tom_4_to_1)
		)
	)
	(_instantiation tom_3_to_1_21 0 123 (_component tom_3_to_1 )
		(_port
			((clk)(clk))
			((ce)(ce))
			((ein)(ein2_t))
			((cin)(cin2_t))
			((din)(din2_t))
			((emin)(emin))
			((cmin)(cmin))
			((dmin)(dmin))
		)
		(_use (_entity . tom_3_to_1)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
		(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal ein ~exttime_order_lib.time_order_pkg.to_10e_type 0 29 (_entity (_in ))))
		(_port (_internal cin ~exttime_order_lib.time_order_pkg.to_10c_type 0 30 (_entity (_in ))))
		(_port (_internal din ~exttime_order_lib.time_order_pkg.to_10d_type 0 31 (_entity (_in ))))
		(_port (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~12 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_port (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~12 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~132 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~134 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal ein11_t ~exttime_order_lib.time_order_pkg.to_3e_type 0 64 (_architecture (_uni ))))
		(_signal (_internal cin11_t ~exttime_order_lib.time_order_pkg.to_3c_type 0 65 (_architecture (_uni ))))
		(_signal (_internal din11_t ~exttime_order_lib.time_order_pkg.to_3d_type 0 66 (_architecture (_uni ))))
		(_signal (_internal ein12_t ~exttime_order_lib.time_order_pkg.to_3e_type 0 67 (_architecture (_uni ))))
		(_signal (_internal cin12_t ~exttime_order_lib.time_order_pkg.to_3c_type 0 68 (_architecture (_uni ))))
		(_signal (_internal din12_t ~exttime_order_lib.time_order_pkg.to_3d_type 0 69 (_architecture (_uni ))))
		(_signal (_internal ein13_t ~exttime_order_lib.time_order_pkg.to_4e_type 0 70 (_architecture (_uni ))))
		(_signal (_internal cin13_t ~exttime_order_lib.time_order_pkg.to_4c_type 0 71 (_architecture (_uni ))))
		(_signal (_internal din13_t ~exttime_order_lib.time_order_pkg.to_4d_type 0 72 (_architecture (_uni ))))
		(_signal (_internal emin1_t ~exttime_order_lib.time_order_pkg.to_3e_type 0 74 (_architecture (_uni ))))
		(_signal (_internal cmin1_t ~exttime_order_lib.time_order_pkg.to_3c_type 0 75 (_architecture (_uni ))))
		(_signal (_internal dmin1_t ~exttime_order_lib.time_order_pkg.to_3d_type 0 76 (_architecture (_uni ))))
		(_signal (_internal ein2_t ~exttime_order_lib.time_order_pkg.to_3e_type 0 78 (_architecture (_uni ))))
		(_signal (_internal cin2_t ~exttime_order_lib.time_order_pkg.to_3c_type 0 79 (_architecture (_uni ))))
		(_signal (_internal din2_t ~exttime_order_lib.time_order_pkg.to_3d_type 0 80 (_architecture (_uni ))))
		(_process
			(line__146(_architecture 0 0 146 (_assignment (_simple)(_alias((ein11_t)(ein(1))(ein(2))(ein(3))))(_target(8))(_sensitivity(2(3))(2(2))(2(1))))))
			(line__147(_architecture 1 0 147 (_assignment (_simple)(_alias((cin11_t)(cin(1))(cin(2))(cin(3))))(_target(9))(_sensitivity(3(3))(3(2))(3(1))))))
			(line__148(_architecture 2 0 148 (_assignment (_simple)(_alias((din11_t)(din(1))(din(2))(din(3))))(_target(10))(_sensitivity(4(3))(4(2))(4(1))))))
			(line__150(_architecture 3 0 150 (_assignment (_simple)(_alias((ein12_t)(ein(4))(ein(5))(ein(6))))(_target(11))(_sensitivity(2(6))(2(5))(2(4))))))
			(line__151(_architecture 4 0 151 (_assignment (_simple)(_alias((cin12_t)(cin(4))(cin(5))(cin(6))))(_target(12))(_sensitivity(3(6))(3(5))(3(4))))))
			(line__152(_architecture 5 0 152 (_assignment (_simple)(_alias((din12_t)(din(4))(din(5))(din(6))))(_target(13))(_sensitivity(4(6))(4(5))(4(4))))))
			(line__154(_architecture 6 0 154 (_assignment (_simple)(_alias((ein13_t)(ein(7))(ein(8))(ein(9))(ein(10))))(_target(14))(_sensitivity(2(10))(2(9))(2(8))(2(7))))))
			(line__155(_architecture 7 0 155 (_assignment (_simple)(_alias((cin13_t)(cin(7))(cin(8))(cin(9))(cin(10))))(_target(15))(_sensitivity(3(10))(3(9))(3(8))(3(7))))))
			(line__156(_architecture 8 0 156 (_assignment (_simple)(_alias((din13_t)(din(7))(din(8))(din(9))(din(10))))(_target(16))(_sensitivity(4(10))(4(9))(4(8))(4(7))))))
			(line__158(_architecture 9 0 158 (_assignment (_simple)(_alias((ein2_t)(emin1_t)))(_target(20))(_sensitivity(17)))))
			(line__159(_architecture 10 0 159 (_assignment (_simple)(_alias((cin2_t)(cmin1_t)))(_target(21))(_sensitivity(18)))))
			(line__160(_architecture 11 0 160 (_assignment (_simple)(_alias((din2_t)(dmin1_t)))(_target(22))(_sensitivity(19)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~exttime_order_lib.time_order_pkg.to_10e_type (. time_order_pkg to_10e_type)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external time_order_lib.time_order_pkg.TO_CWIDTH (. time_order_pkg TO_CWIDTH)))
		(_type (_external ~exttime_order_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1524 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1524)))
		(_type (_external ~exttime_order_lib.time_order_pkg.to_10c_type (. time_order_pkg to_10c_type)))
		(_variable (_external time_order_lib.time_order_pkg.TO_DWIDTH (. time_order_pkg TO_DWIDTH)))
		(_type (_external ~exttime_order_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1527 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1527)))
		(_type (_external ~exttime_order_lib.time_order_pkg.to_10d_type (. time_order_pkg to_10d_type)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~exttime_order_lib.time_order_pkg.to_2e_type (. time_order_pkg to_2e_type)))
		(_type (_external ~exttime_order_lib.time_order_pkg.to_4e_type (. time_order_pkg to_4e_type)))
		(_type (_external ~exttime_order_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153)))
		(_type (_external ~exttime_order_lib.time_order_pkg.to_2c_type (. time_order_pkg to_2c_type)))
		(_type (_external ~exttime_order_lib.time_order_pkg.to_4c_type (. time_order_pkg to_4c_type)))
		(_type (_external ~exttime_order_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156)))
		(_type (_external ~exttime_order_lib.time_order_pkg.to_2d_type (. time_order_pkg to_2d_type)))
		(_type (_external ~exttime_order_lib.time_order_pkg.to_4d_type (. time_order_pkg to_4d_type)))
		(_type (_external ~exttime_order_lib.time_order_pkg.to_3e_type (. time_order_pkg to_3e_type)))
		(_type (_external ~exttime_order_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~159 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~159)))
		(_type (_external ~exttime_order_lib.time_order_pkg.to_3c_type (. time_order_pkg to_3c_type)))
		(_type (_external ~exttime_order_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1512 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1512)))
		(_type (_external ~exttime_order_lib.time_order_pkg.to_3d_type (. time_order_pkg to_3d_type)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behave 12 -1
	)
)
I 000047 55 10845         1405374351124 behave
(_unit VHDL (time_order 0 37 (behave 0 53 ))
	(_version va7)
	(_time 1405374351125 2014.07.14 17:45:51)
	(_source (\./../../source/time_order.vhd\))
	(_use (.(time_order_pkg))(.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 5f5b535c00085f49535e190558585d595b595a585d)
	(_entity
		(_time 1402512466646)
		(_use (.(time_order_pkg))(.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(MATH_REAL)))
	)
	(_component
		(tom_10_to_1
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal ein ~exttime_order_lib.time_order_pkg.to_10e_type 0 59 (_entity (_in ))))
				(_port (_internal cin ~exttime_order_lib.time_order_pkg.to_10c_type 0 60 (_entity (_in ))))
				(_port (_internal din ~exttime_order_lib.time_order_pkg.to_10d_type 0 61 (_entity (_in ))))
				(_port (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_out ))))
				(_port (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~13 0 63 (_entity (_out ))))
				(_port (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~13 0 64 (_entity (_out ))))
			)
		)
	)
	(_instantiation rpc_tom_ins 0 100 (_component tom_10_to_1 )
		(_port
			((clk)(clk))
			((ce)(ce))
			((ein)(ein_t))
			((cin)(cin_t))
			((din)(din_t))
			((emin)(emin))
			((cmin)(cmin))
			((dmin)(dmin))
		)
		(_use (_entity . tom_10_to_1)
		)
	)
	(_generate INPUT_GEN 0 121 (_for ~INTEGER~range~1~to~NUM_LANES~13 )
		(_object
			(_constant (_internal N ~INTEGER~range~1~to~NUM_LANES~13 0 122 (_architecture )))
			(_process
				(line__123(_architecture 0 0 123 (_assignment (_simple)(_target(9(_object 2)))(_sensitivity(4(_object 2)))(_read(4(_object 2))))))
				(line__124(_architecture 1 0 124 (_assignment (_simple)(_target(10(_object 2)))(_sensitivity(5(_object 2(_range 15))))(_read(5(_object 2(_range 16)))))))
				(line__125(_architecture 2 0 125 (_assignment (_simple)(_target(11(_object 2)))(_sensitivity(5(_object 2(_range 17))))(_read(5(_object 2(_range 18)))))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal NUM_LANES ~extSTD.STANDARD.INTEGER 0 39 (_entity )))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in )(_event))))
		(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
		(_port (_internal dst_full ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~NUM_LANES}~12 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(c 19))))))
		(_port (_internal src_epty ~STD_LOGIC_VECTOR{1~to~NUM_LANES}~12 0 45 (_entity (_in ))))
		(_port (_internal din ~exttime_order_lib.tdc_pkg.tdc_dout_type 0 46 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~NUM_LANES}~122 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(c 20))))))
		(_port (_internal src_re ~STD_LOGIC_VECTOR{1~to~NUM_LANES}~122 0 47 (_entity (_out ))))
		(_port (_internal dst_we ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_WIDTH-1~downto~0}~12 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{TO_WIDTH-1~downto~0}~12 0 49 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_constant (_internal LANE_BITS ~extSTD.STANDARD.INTEGER 0 67 (_architecture (_code 21))))
		(_type (_internal ~to_mape_type{1~to~NUM_LANES}~13 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(c 22))))))
		(_signal (_internal ein_t ~to_mape_type{1~to~NUM_LANES}~13 0 69 (_architecture (_uni ))))
		(_type (_internal ~to_mapc_type{1~to~NUM_LANES}~13 0 70 (_array ~exttime_order_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~15 ((_to (i 1)(c 23))))))
		(_signal (_internal cin_t ~to_mapc_type{1~to~NUM_LANES}~13 0 70 (_architecture (_uni ))))
		(_type (_internal ~to_mapd_type{1~to~NUM_LANES}~13 0 71 (_array ~exttime_order_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~15 ((_to (i 1)(c 24))))))
		(_signal (_internal din_t ~to_mapd_type{1~to~NUM_LANES}~13 0 71 (_architecture (_uni ))))
		(_signal (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 73 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~134 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~134 0 74 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~136 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~136 0 75 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~NUM_LANES}~13 0 77 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(c 25))))))
		(_signal (_internal one_hot_ch_t ~STD_LOGIC_VECTOR{1~to~NUM_LANES}~13 0 77 (_architecture (_uni ))))
		(_signal (_internal src_re_d0 ~STD_LOGIC_VECTOR{1~to~NUM_LANES}~13 0 78 (_architecture (_uni ))))
		(_signal (_internal src_re_q0 ~STD_LOGIC_VECTOR{1~to~NUM_LANES}~13 0 79 (_architecture (_uni (_code 26)))))
		(_signal (_internal out_cmp_d0 ~extieee.std_logic_1164.STD_LOGIC 0 80 (_architecture (_uni ))))
		(_signal (_internal out_cmp_q0 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_architecture (_uni ((i 2))))))
		(_signal (_internal out_cmp_d1 ~extieee.std_logic_1164.STD_LOGIC 0 82 (_architecture (_uni ))))
		(_signal (_internal out_cmp_q1 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_architecture (_uni ((i 2))))))
		(_signal (_internal out_cmp_q2 ~extieee.std_logic_1164.STD_LOGIC 0 84 (_architecture (_uni ((i 2))))))
		(_signal (_internal out_cmp_vec ~STD_LOGIC_VECTOR{1~to~NUM_LANES}~13 0 85 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_WIDTH-1~downto~0}~13 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_signal (_internal dout_q0 ~STD_LOGIC_VECTOR{TO_WIDTH-1~downto~0}~13 0 86 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal dout_q1 ~STD_LOGIC_VECTOR{TO_WIDTH-1~downto~0}~13 0 87 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 89 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 89 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~1~to~NUM_LANES~13 0 122 (_scalar (_to (i 1)(c 27)))))
		(_process
			(line__128(_architecture 3 0 128 (_assignment (_simple)(_target(6))(_sensitivity(17)))))
			(line__130(_architecture 4 0 130 (_assignment (_simple)(_alias((dst_we)(out_cmp_q2)))(_simpleassign BUF)(_target(7))(_sensitivity(22)))))
			(line__132(_architecture 5 0 132 (_assignment (_simple)(_alias((dout)(dout_q1)))(_target(8))(_sensitivity(25)))))
			(line__135(_architecture 6 0 135 (_assignment (_simple)(_alias((dout_q0)(cmin)(dmin)))(_target(24))(_sensitivity(13)(14)))))
			(line__138(_architecture 7 0 138 (_assignment (_simple)(_target(15))(_sensitivity(13(_range 28)))(_read(13(_range 29))))))
			(line__141(_architecture 8 0 141 (_assignment (_simple)(_target(18))(_sensitivity(24)(25)))))
			(line__142(_architecture 9 0 142 (_assignment (_simple)(_target(20))(_sensitivity(12)(19)))))
			(line__143(_architecture 10 0 143 (_assignment (_simple)(_target(23))(_sensitivity(19)))))
			(line__145(_architecture 11 0 145 (_assignment (_simple)(_target(16))(_sensitivity(15)(23)(4)))))
			(line__148(_architecture 12 0 148 (_assignment (_simple)(_alias((temp)(cmin(d_7_4))))(_target(26))(_sensitivity(13(d_7_4))))))
			(io_regs_pcs(_architecture 13 0 158 (_process (_simple)(_sensitivity(0)))))
			(valid_pcs(_architecture 14 0 167 (_process (_simple)(_target(17)(19)(21)(22)(25))(_sensitivity(0))(_read(16)(18)(20)(21)(24)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external TO_CH_FUN (. time_order_pkg 0))
			(_external TO_CH2ONEHOT (. time_order_pkg 1))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_variable (_external time_order_lib.tdc_pkg.TDC_CWIDTH (. tdc_pkg TDC_CWIDTH)))
		(_variable (_external time_order_lib.tdc_pkg.TDC_TWIDTH (. tdc_pkg TDC_TWIDTH)))
		(_variable (_external time_order_lib.tdc_pkg.TDC_FWIDTH (. tdc_pkg TDC_FWIDTH)))
		(_type (_external ~exttime_order_lib.tdc_pkg.~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15)))
		(_variable (_external time_order_lib.tdc_pkg.TDC_NUM_CHAN (. tdc_pkg TDC_NUM_CHAN)))
		(_type (_external ~exttime_order_lib.tdc_pkg.tdc_dout_type (. tdc_pkg tdc_dout_type)))
		(_variable (_external time_order_lib.time_order_pkg.TO_CWIDTH (. time_order_pkg TO_CWIDTH)))
		(_variable (_external time_order_lib.time_order_pkg.TO_DWIDTH (. time_order_pkg TO_DWIDTH)))
		(_variable (_external time_order_lib.time_order_pkg.TO_WIDTH (. time_order_pkg TO_WIDTH)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~exttime_order_lib.time_order_pkg.to_10e_type (. time_order_pkg to_10e_type)))
		(_type (_external ~exttime_order_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1524 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1524)))
		(_type (_external ~exttime_order_lib.time_order_pkg.to_10c_type (. time_order_pkg to_10c_type)))
		(_type (_external ~exttime_order_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1527 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1527)))
		(_type (_external ~exttime_order_lib.time_order_pkg.to_10d_type (. time_order_pkg to_10d_type)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~exttime_order_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~15 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~15)))
		(_type (_external ~exttime_order_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~15 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~15)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behave 30 -1
	)
)
I 000047 55 3123          1405374351332 behave
(_unit VHDL (tdc_stim 0 23 (behave 0 35 ))
	(_version va7)
	(_time 1405374351333 2014.07.14 17:45:51)
	(_source (\./../source/tdc_stim.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(MATH_REAL)))
	(_parameters dbg usedpackagebody)
	(_code 393d343c346e6e2c6c682a626c3f303f6d3e3d3f3d)
	(_entity
		(_time 1402512466854)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal USE_PRNG ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity )))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in )(_event))))
		(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal run_reset ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_port (_internal tb ~STD_LOGIC_VECTOR{5~downto~1}~12 0 31 (_entity (_out ))))
		(_port (_internal tb16 ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal tb_ctr ~STD_LOGIC_VECTOR{6~downto~0}~13 0 38 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal tb_prng ~STD_LOGIC_VECTOR{6~downto~0}~13 0 39 (_architecture (_uni ((_others(i 2)))))))
		(_variable (_internal seed1 ~extSTD.STANDARD.POSITIVE 0 66 (_process 3 )))
		(_variable (_internal seed2 ~extSTD.STANDARD.POSITIVE 0 66 (_process 3 )))
		(_variable (_internal rand ~extSTD.STANDARD.REAL 0 67 (_process 3 )))
		(_variable (_internal int_rand ~extSTD.STANDARD.INTEGER 0 68 (_process 3 )))
		(_process
			(line__43(_architecture 0 0 43 (_assignment (_simple)(_target(4))(_sensitivity(6(d_5_1))(7(d_5_1))))))
			(line__44(_architecture 1 0 44 (_assignment (_simple)(_target(5))(_sensitivity(6(6))(7(6))))))
			(tb_ctr_pcs(_architecture 2 0 49 (_process (_simple)(_target(6))(_sensitivity(0)(2))(_read(6)(3)))))
			(tb_prng_pcs(_architecture 3 0 65 (_process (_simple)(_target(7))(_sensitivity(0))(_monitor)(_read(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external UNIFORM (ieee MATH_REAL 8))
			(_external TRUNC (ieee MATH_REAL 4))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 131586 )
	)
	(_model . behave 4 -1
	)
)
I 000047 55 12257         1405374351674 behave
(_unit VHDL (time_order_tb 0 31 (behave 0 34 ))
	(_version va7)
	(_time 1405374351675 2014.07.14 17:45:51)
	(_source (\./../source/time_order_tb.vhd\))
	(_use (.(time_order_pkg))(.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(STD_LOGIC_TEXTIO)))
	(_parameters dbg)
	(_code 9195c49e99c69187c6c1d7cb969693979597949693)
	(_entity
		(_time 1402512494177)
		(_use (.(time_order_pkg))(.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(STD_LOGIC_TEXTIO)))
	)
	(_component
		(tdc_stim
			(_object
				(_generic (_internal USE_PRNG ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal run_reset ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal tb ~STD_LOGIC_VECTOR{5~downto~1}~13 0 74 (_entity (_out ))))
				(_port (_internal tb16 ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_out ))))
			)
		)
		(tdc
			(_object
				(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
				(_port (_internal ce ~STD_LOGIC_VECTOR{1~to~4}~13 0 40 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal tdc_clr ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal tb ~exttime_order_lib.tdc_pkg.tb_vec_type 0 43 (_entity (_in ))))
				(_port (_internal tb16 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 44 (_entity (_in ))))
				(_port (_internal fifo_re ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~132 0 45 (_entity (_in ))))
				(_port (_internal fifo_ept ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~134 0 47 (_entity (_out ))))
				(_port (_internal tdc_dout ~exttime_order_lib.tdc_pkg.tdc_dout_type 0 48 (_entity (_out ))))
			)
		)
		(time_order
			(_object
				(_generic (_internal NUM_LANES ~extSTD.STANDARD.INTEGER 0 53 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal dst_full ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{1~to~NUM_LANES}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(c 11))))))
				(_port (_internal src_epty ~STD_LOGIC_VECTOR{1~to~NUM_LANES}~13 0 59 (_entity (_in ))))
				(_port (_internal din ~exttime_order_lib.tdc_pkg.tdc_dout_type 0 60 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{1~to~NUM_LANES}~136 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(c 12))))))
				(_port (_internal src_re ~STD_LOGIC_VECTOR{1~to~NUM_LANES}~136 0 61 (_entity (_out ))))
				(_port (_internal dst_we ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_out ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{TO_WIDTH-1~downto~0}~13 0 63 (_entity (_out ))))
			)
		)
	)
	(_generate STIM_GEN 0 108 (_for ~INTEGER~range~1~to~TO_NUM_LANES~13 )
		(_instantiation stim_ins 0 110 (_component tdc_stim )
			(_generic
				((USE_PRNG)((i 2)))
			)
			(_port
				((clk)(clk))
				((ce)(ce(6)))
				((stim_enable)(stim_enable))
				((run_reset)(run_reset))
				((tb)(tb(_object 3)))
				((tb16)(tb16(_object 3)))
			)
			(_use (_entity . tdc_stim)
				(_generic
					((USE_PRNG)((i 2)))
				)
				(_port
					((clk)(clk))
					((ce)(ce))
					((run_reset)(run_reset))
					((stim_enable)(stim_enable))
					((tb)(tb))
					((tb16)(tb16))
				)
			)
		)
		(_object
			(_constant (_internal I ~INTEGER~range~1~to~TO_NUM_LANES~13 0 109 (_architecture )))
			(_subprogram
			)
		)
	)
	(_instantiation tdc_ins 0 126 (_component tdc )
		(_port
			((tdc_clk)(clk))
			((ce)(ce(t_1_4)))
			((reset)(run_reset))
			((tdc_clr)(run_reset))
			((tb)(tb))
			((tb16)(tb16))
			((fifo_re)(fifo_re))
			((fifo_ept)(fifo_ept))
			((tdc_dout)(tdc_dout))
		)
		(_use (_entity . tdc)
		)
	)
	(_instantiation UUT 0 144 (_component time_order )
		(_generic
			((NUM_LANES)((i 10)))
		)
		(_port
			((clk)(clk))
			((ce)(ce(5)))
			((reset)(run_reset))
			((dst_full)(dst_full))
			((src_epty)(fifo_ept))
			((din)(tdc_dout))
			((src_re)(fifo_re))
			((dst_we)(dst_we))
			((dout)(ordered))
		)
		(_use (_entity . time_order)
			(_generic
				((NUM_LANES)((i 10)))
			)
			(_port
				((clk)(clk))
				((ce)(ce))
				((reset)(reset))
				((dst_full)(dst_full))
				((src_epty)(src_epty))
				((din)(din))
				((src_re)(src_re))
				((dst_we)(dst_we))
				((dout)(dout))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~13 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~132 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~134 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_WIDTH-1~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~13 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_constant (_internal USE_PRNG ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture ((i 2)))))
		(_constant (_internal CLKPER ~extSTD.STANDARD.TIME 0 79 (_architecture ((ns 4616189618054758400)))))
		(_constant (_internal CLKHLFPER ~extSTD.STANDARD.TIME 0 80 (_architecture (_code 13))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 82 (_architecture (_uni ((i 3)))(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~6}~13 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 6))))))
		(_signal (_internal ce ~STD_LOGIC_VECTOR{1~to~6}~13 0 83 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal run_reset ~extieee.std_logic_1164.STD_LOGIC 0 84 (_architecture (_uni ((i 3))))))
		(_signal (_internal tb ~exttime_order_lib.tdc_pkg.tb_vec_type 0 85 (_architecture (_uni ((_others((i 2))((i 2))((i 2))((i 2))((i 2))))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~138 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_signal (_internal tb16 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~138 0 86 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal fifo_re ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~138 0 87 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal fifo_ept ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~138 0 88 (_architecture (_uni ))))
		(_signal (_internal tdc_dout ~exttime_order_lib.tdc_pkg.tdc_dout_type 0 89 (_architecture (_uni ))))
		(_signal (_internal dst_we ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni ))))
		(_signal (_internal dst_full ~extieee.std_logic_1164.STD_LOGIC 0 91 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_WIDTH-1~downto~0}~1310 0 92 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_signal (_internal ordered ~STD_LOGIC_VECTOR{TO_WIDTH-1~downto~0}~1310 0 92 (_architecture (_uni ))))
		(_signal (_internal ce_bit ~extieee.std_logic_1164.STD_LOGIC 0 94 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal ce_cnt ~STD_LOGIC_VECTOR{2~downto~0}~13 0 95 (_architecture (_uni ((_others(i 3))))(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 96 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal full_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 96 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 97 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal lordered ~STD_LOGIC_VECTOR{3~downto~0}~13 0 97 (_architecture (_uni ))))
		(_signal (_internal cordered ~STD_LOGIC_VECTOR{3~downto~0}~13 0 98 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~13 0 99 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal dordered ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~13 0 99 (_architecture (_uni ))))
		(_signal (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 100 (_architecture (_uni ((i 2))))))
		(_signal (_internal test ~extieee.std_logic_1164.STD_LOGIC 0 101 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~1~to~TO_NUM_LANES~13 0 109 (_scalar (_to (i 1)(i 10)))))
		(_signal (_delayed run_reset'DELAYED~13 ~extieee.std_logic_1164.STD_LOGIC 0 163 (_process 2 (2)(ns 4631952216750555136))))
		(_process
			(line__160(_architecture 0 0 160 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__162(_architecture 1 0 162 (_assignment (_simple)(_target(2)))))
			(line__163(_architecture 2 0 163 (_assignment (_simple)(_alias((stim_enable)(run_reset'DELAYED~13)))(_simpleassign "not")(_target(17))(_sensitivity(19)))))
			(line__164(_architecture 3 0 164 (_assignment (_simple)(_target(1))(_sensitivity(11)))))
			(line__166(_architecture 4 0 166 (_assignment (_simple)(_alias((dst_full)(full_reg(5))))(_simpleassign BUF)(_target(9))(_sensitivity(13(5))))))
			(line__168(_architecture 5 0 168 (_assignment (_simple)(_alias((lordered)(ordered(d_16_13))))(_target(14))(_sensitivity(10(d_16_13))))))
			(line__169(_architecture 6 0 169 (_assignment (_simple)(_alias((cordered)(ordered(d_12_9))))(_target(15))(_sensitivity(10(d_12_9))))))
			(line__170(_architecture 7 0 170 (_assignment (_simple)(_alias((dordered)(ordered(d_8_0))))(_target(16))(_sensitivity(10(d_8_0))))))
			(full_pcs(_architecture 8 0 177 (_process (_simple)(_target(13))(_sensitivity(0)(2))(_read(13(12))(13(15))(13(d_14_0))))))
			(ce_cnt_pcs(_architecture 9 0 191 (_process (_simple)(_target(12))(_sensitivity(0)(2))(_read(12)))))
			(ce2x_pcs(_architecture 10 0 202 (_process (_wait_for)(_target(11))(_sensitivity(12(0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~exttime_order_lib.tdc_pkg.~STD_LOGIC_VECTOR{5~downto~1}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{5~downto~1}~15)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external time_order_lib.tdc_pkg.TDC_NUM_CHAN (. tdc_pkg TDC_NUM_CHAN)))
		(_type (_external ~exttime_order_lib.tdc_pkg.tb_vec_type (. tdc_pkg tb_vec_type)))
		(_variable (_external time_order_lib.tdc_pkg.TDC_CWIDTH (. tdc_pkg TDC_CWIDTH)))
		(_variable (_external time_order_lib.tdc_pkg.TDC_TWIDTH (. tdc_pkg TDC_TWIDTH)))
		(_variable (_external time_order_lib.tdc_pkg.TDC_FWIDTH (. tdc_pkg TDC_FWIDTH)))
		(_type (_external ~exttime_order_lib.tdc_pkg.~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15)))
		(_type (_external ~exttime_order_lib.tdc_pkg.tdc_dout_type (. tdc_pkg tdc_dout_type)))
		(_variable (_external time_order_lib.time_order_pkg.TO_CWIDTH (. time_order_pkg TO_CWIDTH)))
		(_variable (_external time_order_lib.time_order_pkg.TO_DWIDTH (. time_order_pkg TO_DWIDTH)))
		(_variable (_external time_order_lib.time_order_pkg.TO_WIDTH (. time_order_pkg TO_WIDTH)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_variable (_external time_order_lib.time_order_pkg.TO_NUM_LANES (. time_order_pkg TO_NUM_LANES)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (12(0))
	)
	(_static
		(33751810 33686275 33751555 50463235 )
		(131586 )
	)
	(_model . behave 14 -1
	)
)
V 000039 55 2267 1402512464638 tdc_pkg
(_unit VHDL (tdc_pkg 0 24 (tdc_pkg 0 56 ))
	(_version va7)
	(_time 1405537510083 2014.07.16 15:05:10)
	(_source (\./../../../tdc/source/tdc_pkg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code 04020902045353115755145e070203030002000207)
	(_entity
		(_time 1402512464638)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_constant (_internal TDC_NUM_CHAN ~extSTD.STANDARD.INTEGER 0 29 (_entity ((i 10)))))
		(_constant (_internal TDC_TWIDTH ~extSTD.STANDARD.INTEGER 0 30 (_entity ((i 9)))))
		(_constant (_internal TDC_CWIDTH ~extSTD.STANDARD.INTEGER 0 31 (_entity ((i 4)))))
		(_constant (_internal TDC_FWIDTH ~extSTD.STANDARD.INTEGER 0 32 (_entity ((i 13)))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~15 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_constant (_internal TDC_INIT_VAL ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~15 0 33 (_entity ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~15 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_type (_internal tb_vec_type 0 40 (_array ~STD_LOGIC_VECTOR{5~downto~1}~15 ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 0))))))
		(_type (_internal tdc_dout_type 0 41 (_array ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 ((_to (i 1)(i 10))))))
		(_subprogram
			(_internal TDC_INIT_FUN 0 0 47 (_entity (_function )))
			(_internal BIN_TO_ONEHOT 1 0 48 (_entity (_function )))
			(_internal SWAP_BITS 2 0 49 (_entity (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . tdc_pkg 3 -1
	)
)
V 000051 55 5495          1405537510222 fwft_arch0
(_unit VHDL (tdc_fifo 0 26 (fwft_arch0 0 48 ))
	(_version va7)
	(_time 1405537510223 2014.07.16 15:05:10)
	(_source (\./../../../tdc/source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 91979c9e94c6c684ce9487cbc9979797c796959795)
	(_entity
		(_time 1402512464855)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 38 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 50 (_architecture (_code 13))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_type (_internal ram_type 0 52 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 15 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 54 (_architecture (_uni (_code 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 55 (_architecture (_uni (_code 18)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 56 (_architecture (_uni (_code 19)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 58 (_architecture (_uni (_code 20)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 21 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 59 (_architecture (_uni (_code 22)))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_process
			(line__79(_architecture 0 0 79 (_assignment (_simple)(_alias((empty)(dout_valid)))(_simpleassign "not")(_target(5))(_sensitivity(13)))))
			(line__84(_architecture 1 0 84 (_assignment (_simple)(_target(15))(_sensitivity(17)(3)))))
			(line__87(_architecture 2 0 87 (_assignment (_simple)(_target(14))(_sensitivity(13)(19)(2)))))
			(line__90(_architecture 3 0 90 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(16))(_sensitivity(14)(15)))))
			(line__91(_architecture 4 0 91 (_assignment (_simple)(_target(19))(_sensitivity(11)))))
			(line__92(_architecture 5 0 92 (_assignment (_simple)(_target(17))(_sensitivity(11)))))
			(line__93(_architecture 6 0 93 (_assignment (_simple)(_target(18))(_sensitivity(11)))))
			(line__96(_architecture 7 0 96 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 8 0 102 (_process (_simple)(_target(13)(7))(_sensitivity(0))(_read(12)(14)(2)))))
			(wr_pcs(_architecture 9 0 130 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(18)(3)(4)))))
			(ptr_pcs(_architecture 10 0 143 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(14)(15)(16)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch0 23 -1
	)
)
V 000051 55 6468          1405537510229 fwft_arch1
(_unit VHDL (tdc_fifo 0 26 (fwft_arch1 0 183 ))
	(_version va7)
	(_time 1405537510230 2014.07.16 15:05:10)
	(_source (\./../../../tdc/source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code a0a6adf7a4f7f7b5a4a1b6faf8a6a6a6f6a7a4a6a4)
	(_entity
		(_time 1402512464855)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 38 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 185 (_architecture (_code 15))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 187 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_type (_internal ram_type 0 187 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 17 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 189 (_architecture (_uni (_code 18)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 190 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 19 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 190 (_architecture (_uni (_code 20)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 191 (_architecture (_uni (_code 21)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 193 (_architecture (_uni (_code 22)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 194 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 23 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 194 (_architecture (_uni (_code 24)))))
		(_signal (_internal ram_dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 195 (_architecture (_uni (_code 25)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 196 (_architecture (_uni (_code 26)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 197 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 198 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 199 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 200 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 201 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 202 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 203 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 204 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 204 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 205 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 206 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 207 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 208 (_architecture (_uni ))))
		(_process
			(line__226(_architecture 0 0 226 (_assignment (_simple)(_target(15))(_sensitivity(16)(17)(18)))))
			(line__228(_architecture 1 0 228 (_assignment (_simple)(_target(16))(_sensitivity(17)(18)(19)(2)))))
			(line__230(_architecture 2 0 230 (_assignment (_simple)(_target(21))(_sensitivity(23)(3)))))
			(line__233(_architecture 3 0 233 (_assignment (_simple)(_target(20))(_sensitivity(17)(18)(19)(25)))))
			(line__237(_architecture 4 0 237 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(22))(_sensitivity(20)(21)))))
			(line__238(_architecture 5 0 238 (_assignment (_simple)(_target(25))(_sensitivity(11)))))
			(line__239(_architecture 6 0 239 (_assignment (_simple)(_target(26))(_sensitivity(11)))))
			(line__240(_architecture 7 0 240 (_assignment (_simple)(_target(23))(_sensitivity(11)))))
			(line__241(_architecture 8 0 241 (_assignment (_simple)(_target(24))(_sensitivity(11)))))
			(line__245(_architecture 9 0 245 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 10 0 251 (_process (_simple)(_target(13)(14)(17)(18)(19)(5)(7))(_sensitivity(0))(_read(12)(13)(14)(15)(16)(18)(20)(2)))))
			(wr_pcs(_architecture 11 0 301 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(24)(3)(4)))))
			(ptr_pcs(_architecture 12 0 314 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(20)(21)(22)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch1 27 -1
	)
)
V 000051 55 5028          1405537510235 fwft_arch2
(_unit VHDL (tdc_fifo 0 26 (fwft_arch2 0 355 ))
	(_version va7)
	(_time 1405537510236 2014.07.16 15:05:10)
	(_source (\./../../../tdc/source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code a0a6adf7a4f7f7b5f1f3b6faf8a6a6a6f6a7a4a6a4)
	(_entity
		(_time 1402512464855)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 38 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 357 (_architecture (_code 10))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 359 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_type (_internal ram_type 0 359 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 12 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 361 (_architecture (_uni (_code 13)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 362 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 362 (_architecture (_uni (_code 15)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 363 (_architecture (_uni (_code 16)))))
		(_signal (_internal new_wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 364 (_architecture (_uni (_code 17)))))
		(_signal (_internal new_rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 365 (_architecture (_uni (_code 18)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 367 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 19 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 367 (_architecture (_uni (_code 20)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 368 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 369 (_architecture (_uni ))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 370 (_architecture (_uni ((i 2))))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 371 (_architecture (_uni ((i 2))))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 372 (_architecture (_uni ((i 3))))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 373 (_architecture (_uni ((i 3))))))
		(_process
			(line__386(_architecture 0 0 386 (_assignment (_simple)(_alias((full)(full_d)))(_simpleassign BUF)(_target(6))(_sensitivity(16)))))
			(line__390(_architecture 1 0 390 (_assignment (_simple)(_target(15))(_sensitivity(16)(3)))))
			(line__391(_architecture 2 0 391 (_assignment (_simple)(_target(11))(_sensitivity(9)(15)))))
			(line__392(_architecture 3 0 392 (_assignment (_simple)(_target(12))(_sensitivity(10)(18)(2)))))
			(line__398(_architecture 4 0 398 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 5 0 404 (_process (_simple)(_target(5)(7))(_sensitivity(0))(_read(13)(18)))))
			(wr_pcs(_architecture 6 0 419 (_process (_simple)(_target(8))(_sensitivity(0))(_read(9)(15)(4)))))
			(ptr_pcs(_architecture 7 0 431 (_process (_simple)(_target(9)(10)(16)(18))(_sensitivity(0))(_read(11)(12)(15)(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_model . fwft_arch2 21 -1
	)
)
V 000049 55 5463          1405537510239 std_arch
(_unit VHDL (tdc_fifo 0 26 (std_arch 0 469 ))
	(_version va7)
	(_time 1405537510240 2014.07.16 15:05:10)
	(_source (\./../../../tdc/source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code a0a6adf7a4f7f7b5fea4b6faf8a6a6a6f6a7a4a6a4)
	(_entity
		(_time 1402512464855)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 38 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 471 (_architecture (_code 13))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 473 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_type (_internal ram_type 0 473 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 15 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 475 (_architecture (_uni (_code 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 476 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 476 (_architecture (_uni (_code 18)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 477 (_architecture (_uni (_code 19)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 478 (_architecture (_uni (_code 20)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 479 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 21 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 479 (_architecture (_uni (_code 22)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 480 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 481 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 482 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 482 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 483 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 484 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 485 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 486 (_architecture (_uni ))))
		(_process
			(line__502(_architecture 0 0 502 (_assignment (_simple)(_target(14))(_sensitivity(16)(3)))))
			(line__503(_architecture 1 0 503 (_assignment (_simple)(_target(13))(_sensitivity(18)(2)))))
			(line__506(_architecture 2 0 506 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(15))(_sensitivity(13)(14)))))
			(line__507(_architecture 3 0 507 (_assignment (_simple)(_target(18))(_sensitivity(11)))))
			(line__508(_architecture 4 0 508 (_assignment (_simple)(_target(19))(_sensitivity(11)))))
			(line__509(_architecture 5 0 509 (_assignment (_simple)(_target(16))(_sensitivity(11)))))
			(line__510(_architecture 6 0 510 (_assignment (_simple)(_target(17))(_sensitivity(11)))))
			(line__513(_architecture 7 0 513 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 8 0 518 (_process (_simple)(_target(5)(7))(_sensitivity(0))(_read(12)(19)(2)))))
			(wr_pcs(_architecture 9 0 534 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(17)(3)(4)))))
			(ptr_pcs(_architecture 10 0 547 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(13)(14)(15)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . std_arch 23 -1
	)
)
V 000047 55 10455         1405537510575 behave
(_unit VHDL (tdc_channel 0 33 (behave 0 50 ))
	(_version va7)
	(_time 1405537510576 2014.07.16 15:05:10)
	(_source (\./../../../tdc/source/tdc_channel.vhd\(\C:/Aldec/Active-HDL 9.2/vlib/unisim/src/unisim_vcomp.vhd\)))
	(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(unisim(VCOMPONENTS)))
	(_parameters dbg)
	(_code f7f1a2a7f4a0a0e2a1f0f6a7efada7f1a2f1a2f1f2f1a4)
	(_entity
		(_time 1402512465197)
		(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(unisim(VCOMPONENTS)))
	)
	(_component
		(tdc_fifo
			(_object
				(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 54 (_entity -1 )))
				(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 55 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 61 (_entity (_in ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 64 (_entity (_out ))))
			)
		)
		(.unisim.VCOMPONENTS.FDCE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 2305 (_entity -1 ((i 0)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 2308 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 2309 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 2310 (_entity (_in ))))
				(_port (_internal CLR ~extieee.std_logic_1164.STD_ULOGIC 1 2311 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 2312 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.FDSE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 2800 (_entity -1 ((i 1)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 2803 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 2804 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 2805 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 2806 (_entity (_in ))))
				(_port (_internal S ~extieee.std_logic_1164.STD_ULOGIC 1 2807 (_entity (_in ))))
			)
		)
	)
	(_instantiation fifo_ins 0 98 (_component tdc_fifo )
		(_generic
			((DEPTH)((i 4)))
			((DWIDTH)((i 13)))
		)
		(_port
			((clk)(tdc_clk))
			((clr)(tdc_rst_q0))
			((rd)(fifo_re))
			((wr)(fifo_we_q0))
			((din)(fifo_din))
			((empty)(fifo_ept))
			((full)(fifo_full))
			((dout)(tdc_dout))
		)
		(_use (_entity . tdc_fifo fwft_arch0)
			(_generic
				((DEPTH)((i 4)))
				((DWIDTH)((i 13)))
			)
			(_port
				((clk)(clk))
				((clr)(clr))
				((rd)(rd))
				((wr)(wr))
				((din)(din))
				((empty)(empty))
				((full)(full))
				((dout)(dout))
			)
		)
	)
	(_generate CC_FFS_GEN 0 130 (_for ~INTEGER~range~5~downto~1~13 )
		(_instantiation FDCE0_inst 0 132 (_component .unisim.VCOMPONENTS.FDCE )
			(_generic
				((INIT)((i 0)))
			)
			(_port
				((Q)(tb_q0(_object 1)))
				((C)(tb(_object 1)))
				((CE)((i 3)))
				((CLR)(tb_q2(_object 1)))
				((D)((i 3)))
			)
			(_use (_entity unisim FDCE)
				(_generic
					((INIT)((i 0)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((CLR)(CLR))
					((D)(D))
				)
			)
		)
		(_instantiation FDSE1_inst 0 144 (_component .unisim.VCOMPONENTS.FDSE )
			(_generic
				((INIT)((i 1)))
			)
			(_port
				((Q)(tb_q1(_object 1)))
				((C)(tdc_clk))
				((CE)((i 3)))
				((D)(tb_q0(_object 1)))
				((S)((i 2)))
			)
			(_use (_entity unisim FDSE)
				(_generic
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((D)(D))
					((S)(S))
				)
			)
		)
		(_instantiation FDSE2_inst 0 155 (_component .unisim.VCOMPONENTS.FDSE )
			(_generic
				((INIT)((i 1)))
			)
			(_port
				((Q)(tb_q2(_object 1)))
				((C)(tdc_clk))
				((CE)((i 3)))
				((D)(tb_q1(_object 1)))
				((S)((i 2)))
			)
			(_use (_entity unisim FDSE)
				(_generic
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((D)(D))
					((S)(S))
				)
			)
		)
		(_instantiation FDSE3_inst 0 168 (_component .unisim.VCOMPONENTS.FDSE )
			(_generic
				((INIT)((i 1)))
			)
			(_port
				((Q)(tb_q3(_object 1)))
				((C)(tdc_clk))
				((CE)((i 3)))
				((D)(tb_q2(_object 1)))
				((S)((i 2)))
			)
			(_use (_entity unisim FDSE)
				(_generic
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((D)(D))
					((S)(S))
				)
			)
		)
		(_object
			(_constant (_internal I ~INTEGER~range~5~downto~1~13 0 130 (_architecture )))
			(_subprogram
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_generic (_internal INIT_VAL ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~12 0 35 (_entity )))
		(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
		(_port (_internal tdc_clr ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~12 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_port (_internal tb ~STD_LOGIC_VECTOR{5~downto~1}~12 0 41 (_entity (_in ))))
		(_port (_internal tb16 ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
		(_port (_internal fifo_re ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
		(_port (_internal fifo_ept ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~12 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 0))))))
		(_port (_internal tdc_dout ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~12 0 46 (_entity (_out ))))
		(_signal (_internal tdc_rst_q0 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~13 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_signal (_internal tb_q0 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 69 (_architecture (_uni ))))
		(_signal (_internal tb_q1 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 70 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal tb_q2 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 71 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal tb_q3 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 72 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal tb_q4 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 73 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal counter ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 75 (_architecture (_uni (_code 6)))))
		(_signal (_internal counter_q0 ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 76 (_architecture (_uni (_code 7)))))
		(_signal (_internal counter_q1 ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 77 (_architecture (_uni (_code 8)))))
		(_signal (_internal fifo_full ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~13 0 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 0))))))
		(_signal (_internal fifo_din ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~13 0 80 (_architecture (_uni ))))
		(_signal (_internal fifo_we_q0 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_architecture (_uni ((i 2))))))
		(_signal (_internal trig_q0 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_CWIDTH-1~downto~0}~13 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal chan_q0 ~STD_LOGIC_VECTOR{TDC_CWIDTH-1~downto~0}~13 0 84 (_architecture (_uni (_string \"0000"\)))))
		(_signal (_internal chan_q1 ~STD_LOGIC_VECTOR{TDC_CWIDTH-1~downto~0}~13 0 85 (_architecture (_uni (_string \"0000"\)))))
		(_type (_internal ~INTEGER~range~5~downto~1~13 0 130 (_scalar (_downto (i 5)(i 1)))))
		(_process
			(line__117(_architecture 0 0 117 (_assignment (_simple)(_alias((fifo_din)(chan_q1)(counter_q1)))(_target(18))(_sensitivity(16)(22)))))
			(tdc_regs_pcs(_architecture 1 0 183 (_process (_simple)(_target(8)(13)(15)(16)(19)(22))(_sensitivity(0))(_read(11)(12)(14)(15)(17)(20)(21)(1)))))
			(count_pcs(_architecture 2 0 201 (_process (_simple)(_target(14))(_sensitivity(0))(_read(14)(2)))))
			(tb_dcdc_pcs(_architecture 3 0 215 (_process (_simple)(_target(20)(21))(_sensitivity(0))(_read(13)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external time_order_lib.tdc_pkg.TDC_TWIDTH (. tdc_pkg TDC_TWIDTH)))
		(_variable (_external time_order_lib.tdc_pkg.TDC_CWIDTH (. tdc_pkg TDC_CWIDTH)))
		(_variable (_external time_order_lib.tdc_pkg.TDC_FWIDTH (. tdc_pkg TDC_FWIDTH)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_static
		(33686018 )
		(50463234 )
		(33751554 )
		(50528770 )
		(33686274 )
		(50463490 )
		(33751810 )
		(50529026 )
		(33686019 )
		(50463235 )
		(33751555 )
		(50528771 )
		(33686275 )
		(50463491 )
		(33751811 )
		(50529027 )
		(16843009 )
	)
	(_model . behave 9 -1
	)
)
V 000047 55 8186          1405537510842 behave
(_unit VHDL (tdc 0 30 (behave 0 46 ))
	(_version va7)
	(_time 1405537510843 2014.07.16 15:05:10)
	(_source (\./../../../tdc/source/tdc.vhd\(\C:/Aldec/Active-HDL 9.2/vlib/unisim/src/unisim_vcomp.vhd\)))
	(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(unisim(VCOMPONENTS)))
	(_parameters dbg)
	(_code 01075607045656160c07155b530605070507020605)
	(_entity
		(_time 1402512465458)
		(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(unisim(VCOMPONENTS)))
	)
	(_component
		(tdc_channel
			(_object
				(_generic (_internal INIT_VAL ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 50 (_entity -1 )))
				(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal tdc_clr ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal tb ~STD_LOGIC_VECTOR{5~downto~1}~13 0 56 (_entity (_in ))))
				(_port (_internal tb16 ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal fifo_re ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal fifo_ept ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_out ))))
				(_port (_internal tdc_dout ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~13 0 61 (_entity (_out ))))
			)
		)
		(.unisim.VCOMPONENTS.FDSE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 2800 (_entity -1 ((i 1)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 2803 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 2804 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 2805 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 2806 (_entity (_in ))))
				(_port (_internal S ~extieee.std_logic_1164.STD_ULOGIC 1 2807 (_entity (_in ))))
			)
		)
	)
	(_generate TDC_CH_GEN 0 78 (_for ~INTEGER~range~1~to~TDC_NUM_CHAN~13 )
		(_instantiation tdc_ch_ins 0 80 (_component tdc_channel )
			(_generic
				((INIT_VAL)(_code 4))
			)
			(_port
				((tdc_clk)(tdc_clk))
				((reset)(reset))
				((tdc_clr)(tdc_clr_dlyln(_object 0)))
				((tb)(tb(_object 0)))
				((tb16)(tb16(_object 0)))
				((fifo_re)(fifo_re(_object 0)))
				((fifo_ept)(fifo_ept_q0(_object 0)))
				((tdc_dout)(tdc_dout_q0(_object 0)))
			)
			(_use (_entity . tdc_channel)
				(_generic
					((INIT_VAL)(_code 5))
				)
			)
		)
		(_object
			(_constant (_internal I ~INTEGER~range~1~to~TDC_NUM_CHAN~13 0 79 (_architecture )))
			(_subprogram
			)
		)
	)
	(_generate FDSE_GEN 0 99 (_for ~INTEGER~range~0~to~2~13 )
		(_instantiation FDSE_ins 0 101 (_component .unisim.VCOMPONENTS.FDSE )
			(_generic
				((INIT)((i 1)))
			)
			(_port
				((Q)(tdc_clr_qn(_index 6)))
				((C)(tdc_clk))
				((CE)((i 3)))
				((D)(tdc_clr_qn(_object 1)))
				((S)((i 2)))
			)
			(_use (_entity unisim FDSE)
				(_generic
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((D)(D))
					((S)(S))
				)
			)
		)
		(_object
			(_constant (_internal I ~INTEGER~range~0~to~2~13 0 100 (_architecture )))
			(_subprogram
			)
		)
	)
	(_object
		(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_port (_internal ce ~STD_LOGIC_VECTOR{1~to~4}~12 0 34 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal tdc_clr ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal tb ~exttime_order_lib.tdc_pkg.tb_vec_type 0 37 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~12 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_port (_internal tb16 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~12 0 38 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~122 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_port (_internal fifo_re ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~122 0 39 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~124 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_port (_internal fifo_ept ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~124 0 41 (_entity (_out ))))
		(_port (_internal tdc_dout ~exttime_order_lib.tdc_pkg.tdc_dout_type 0 42 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal tdc_clr_qn ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64 (_architecture (_uni ((_others(i 3)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_signal (_internal tdc_clr_dlyln ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 65 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal fifo_ept_q0 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 67 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal fifo_ept_q1 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 68 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal tdc_dout_q0 ~exttime_order_lib.tdc_pkg.tdc_dout_type 0 69 (_architecture (_uni ((_others(_others(i 2))))))))
		(_signal (_internal tdc_dout_q1 ~exttime_order_lib.tdc_pkg.tdc_dout_type 0 70 (_architecture (_uni ((_others(_others(i 2))))))))
		(_type (_internal ~INTEGER~range~1~to~TDC_NUM_CHAN~13 0 79 (_scalar (_to (i 1)(i 10)))))
		(_type (_internal ~INTEGER~range~0~to~2~13 0 100 (_scalar (_to (i 0)(i 2)))))
		(_process
			(line__119(_architecture 0 0 119 (_assignment (_simple)(_alias((fifo_ept)(fifo_ept_q1)))(_target(7))(_sensitivity(12)))))
			(line__120(_architecture 1 0 120 (_assignment (_simple)(_alias((tdc_dout)(tdc_dout_q1)))(_target(8))(_sensitivity(14)))))
			(line__123(_architecture 2 0 123 (_assignment (_simple)(_alias((tdc_clr_qn(0))(tdc_clr)))(_target(9(0)))(_sensitivity(3)))))
			(tdc_regs_pcs(_architecture 3 0 132 (_process (_simple)(_target(10)(12)(14))(_sensitivity(0))(_read(9(3))(10(t_2_10))(11)(13)(1(4))(1(3))(1(2))(1(1))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external TDC_INIT_FUN (. tdc_pkg 0))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~exttime_order_lib.tdc_pkg.~STD_LOGIC_VECTOR{5~downto~1}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{5~downto~1}~15)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external time_order_lib.tdc_pkg.TDC_NUM_CHAN (. tdc_pkg TDC_NUM_CHAN)))
		(_type (_external ~exttime_order_lib.tdc_pkg.tb_vec_type (. tdc_pkg tb_vec_type)))
		(_variable (_external time_order_lib.tdc_pkg.TDC_CWIDTH (. tdc_pkg TDC_CWIDTH)))
		(_variable (_external time_order_lib.tdc_pkg.TDC_TWIDTH (. tdc_pkg TDC_TWIDTH)))
		(_variable (_external time_order_lib.tdc_pkg.TDC_FWIDTH (. tdc_pkg TDC_FWIDTH)))
		(_type (_external ~exttime_order_lib.tdc_pkg.~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15)))
		(_type (_external ~exttime_order_lib.tdc_pkg.tdc_dout_type (. tdc_pkg tdc_dout_type)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_split (12)(14)
	)
	(_model . behave 7 -1
	)
)
V 000046 55 5681 1402512465579 time_order_pkg
(_unit VHDL (time_order_pkg 0 23 (time_order_pkg 0 74 ))
	(_version va7)
	(_time 1405537510967 2014.07.16 15:05:10)
	(_source (\./../../source/time_order_pkg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 7d7b2a7c202a7d6b7d2b3b277a7a7f7b797b787a7f)
	(_entity
		(_time 1402512465579)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_constant (_internal TO_MAX_CHAN ~extSTD.STANDARD.INTEGER 0 28 (_entity ((i 150)))))
		(_constant (_internal TO_DWIDTH ~extSTD.STANDARD.INTEGER 0 29 (_entity ((i 9)))))
		(_constant (_internal TO_CWIDTH ~extSTD.STANDARD.INTEGER 0 30 (_entity ((i 8)))))
		(_constant (_internal TO_WIDTH ~extSTD.STANDARD.INTEGER 0 31 (_entity ((i 17)))))
		(_constant (_internal TO_WRAP_BIT ~extSTD.STANDARD.INTEGER 0 32 (_entity ((i 8)))))
		(_constant (_internal TO_NUM_LANES ~extSTD.STANDARD.INTEGER 0 35 (_entity ((i 10)))))
		(_constant (_internal TO_LANE_BITS ~extSTD.STANDARD.INTEGER 0 36 (_entity (_code 2))))
		(_type (_internal to_mape_type 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~15 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal to_mapc_type 0 42 (_array ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~15 ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~15 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal to_mapd_type 0 43 (_array ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~15 ((_uto (i 0)(i 2147483647))))))
		(_type (_internal to_2e_type 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal to_2c_type 0 46 (_array ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153 ((_to (i 1)(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal to_2d_type 0 47 (_array ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156 ((_to (i 1)(i 2))))))
		(_type (_internal to_3e_type 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~159 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal to_3c_type 0 49 (_array ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~159 ((_to (i 1)(i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1512 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal to_3d_type 0 50 (_array ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1512 ((_to (i 1)(i 3))))))
		(_type (_internal to_4e_type 0 51 (_array to_2e_type ((_to (i 1)(i 2))))))
		(_type (_internal to_4c_type 0 52 (_array to_2c_type ((_to (i 1)(i 2))))))
		(_type (_internal to_4d_type 0 53 (_array to_2d_type ((_to (i 1)(i 2))))))
		(_type (_internal to_7e_type 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 7))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1518 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal to_7c_type 0 55 (_array ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1518 ((_to (i 1)(i 7))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1521 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal to_7d_type 0 56 (_array ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1521 ((_to (i 1)(i 7))))))
		(_type (_internal to_10e_type 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1524 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal to_10c_type 0 58 (_array ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1524 ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1527 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal to_10d_type 0 59 (_array ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1527 ((_to (i 1)(i 10))))))
		(_type (_internal to_13e_type 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 13))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1530 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal to_13c_type 0 61 (_array ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1530 ((_to (i 1)(i 13))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1533 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal to_13d_type 0 62 (_array ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1533 ((_to (i 1)(i 13))))))
		(_subprogram
			(_internal TO_CH_FUN 0 0 68 (_entity (_function )))
			(_internal TO_CH2ONEHOT 1 0 69 (_entity (_function )))
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . time_order_pkg 3 -1
	)
)
V 000047 55 3294          1405537511178 behave
(_unit VHDL (tom_2_to_1 0 26 (behave 0 37 ))
	(_version va7)
	(_time 1405537511179 2014.07.16 15:05:11)
	(_source (\./../../source/tom_2_to_1.vhd\))
	(_use (.(time_order_pkg))(std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 585e085b060f584d06594a015f5f5c5e0e5d0e5b59)
	(_entity
		(_time 1402512465794)
		(_use (.(time_order_pkg))(std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal ein ~exttime_order_lib.time_order_pkg.to_2e_type 0 28 (_entity (_in ))))
		(_port (_internal cin ~exttime_order_lib.time_order_pkg.to_2c_type 0 29 (_entity (_in ))))
		(_port (_internal din ~exttime_order_lib.time_order_pkg.to_2d_type 0 30 (_entity (_in ))))
		(_port (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~12 0 32 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_port (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~12 0 33 (_entity (_out ))))
		(_signal (_internal comp_d ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal wrap_d ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal out_addr_d ~STD_LOGIC_VECTOR{3~downto~0}~13 0 41 (_architecture (_uni ))))
		(_process
			(line__60(_architecture 0 0 60 (_assignment (_simple)(_target(6))(_sensitivity(2(2_d_7_0))(2(1_d_7_0))))))
			(line__61(_architecture 1 0 61 (_assignment (_simple)(_target(7))(_sensitivity(2(2_8))(2(1_8))))))
			(line__62(_architecture 2 0 62 (_assignment (_simple)(_alias((out_addr_d)(ein(1))(ein(2))(wrap_d)(comp_d)))(_target(8))(_sensitivity(6)(7)(0(2))(0(1))))))
			(output_pcs(_architecture 3 0 71 (_process (_simple)(_target(3)(4)(5))(_sensitivity(8)(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~exttime_order_lib.time_order_pkg.to_2e_type (. time_order_pkg to_2e_type)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external time_order_lib.time_order_pkg.TO_CWIDTH (. time_order_pkg TO_CWIDTH)))
		(_type (_external ~exttime_order_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153)))
		(_type (_external ~exttime_order_lib.time_order_pkg.to_2c_type (. time_order_pkg to_2c_type)))
		(_variable (_external time_order_lib.time_order_pkg.TO_DWIDTH (. time_order_pkg TO_DWIDTH)))
		(_type (_external ~exttime_order_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156)))
		(_type (_external ~exttime_order_lib.time_order_pkg.to_2d_type (. time_order_pkg to_2d_type)))
	)
	(_static
		(16843009 16843009 )
		(16843009 16843009 1 )
	)
	(_model . behave 4 -1
	)
)
V 000047 55 7132          1405537511392 behave
(_unit VHDL (tom_3_to_1 0 27 (behave 0 40 ))
	(_version va7)
	(_time 1405537511393 2014.07.16 15:05:11)
	(_source (\./../../source/tom_3_to_1.vhd\))
	(_use (.(time_order_pkg))(std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 23257227767423367372307a242427257526752022)
	(_entity
		(_time 1402512466009)
		(_use (.(time_order_pkg))(std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(tom_2_to_1
			(_object
				(_port (_internal ein ~exttime_order_lib.time_order_pkg.to_2e_type 0 44 (_entity (_in ))))
				(_port (_internal cin ~exttime_order_lib.time_order_pkg.to_2c_type 0 45 (_entity (_in ))))
				(_port (_internal din ~exttime_order_lib.time_order_pkg.to_2d_type 0 46 (_entity (_in ))))
				(_port (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
				(_port (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~13 0 48 (_entity (_out ))))
				(_port (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~13 0 49 (_entity (_out ))))
			)
		)
	)
	(_instantiation tom_4_11 0 68 (_component tom_2_to_1 )
		(_port
			((ein)(ein1_t))
			((cin)(cin1_t))
			((din)(din1_t))
			((emin)(emin1))
			((cmin)(cmin1))
			((dmin)(dmin1))
		)
		(_use (_entity . tom_2_to_1)
		)
	)
	(_instantiation tom_4_21 0 79 (_component tom_2_to_1 )
		(_port
			((ein)(ein2_t))
			((cin)(cin2_t))
			((din)(din2_t))
			((emin)(emin2))
			((cmin)(cmin2))
			((dmin)(dmin2))
		)
		(_use (_entity . tom_2_to_1)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in )(_event))))
		(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal ein ~exttime_order_lib.time_order_pkg.to_3e_type 0 31 (_entity (_in ))))
		(_port (_internal cin ~exttime_order_lib.time_order_pkg.to_3c_type 0 32 (_entity (_in ))))
		(_port (_internal din ~exttime_order_lib.time_order_pkg.to_3d_type 0 33 (_entity (_in ))))
		(_port (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~12 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_port (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~12 0 36 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal ein1_t ~exttime_order_lib.time_order_pkg.to_2e_type 0 52 (_architecture (_uni ))))
		(_signal (_internal cin1_t ~exttime_order_lib.time_order_pkg.to_2c_type 0 53 (_architecture (_uni ))))
		(_signal (_internal din1_t ~exttime_order_lib.time_order_pkg.to_2d_type 0 54 (_architecture (_uni ))))
		(_signal (_internal ein2_t ~exttime_order_lib.time_order_pkg.to_2e_type 0 55 (_architecture (_uni ))))
		(_signal (_internal cin2_t ~exttime_order_lib.time_order_pkg.to_2c_type 0 56 (_architecture (_uni ))))
		(_signal (_internal din2_t ~exttime_order_lib.time_order_pkg.to_2d_type 0 57 (_architecture (_uni ))))
		(_signal (_internal emin1 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~132 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal cmin1 ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~132 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~134 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal dmin1 ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~134 0 60 (_architecture (_uni ))))
		(_signal (_internal emin2 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal cmin2 ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~132 0 62 (_architecture (_uni ))))
		(_signal (_internal dmin2 ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~134 0 63 (_architecture (_uni ))))
		(_process
			(line__98(_architecture 0 0 98 (_assignment (_simple)(_alias((ein1_t)(ein(1))(ein(2))))(_target(8))(_sensitivity(2(2))(2(1))))))
			(line__99(_architecture 1 0 99 (_assignment (_simple)(_alias((cin1_t)(cin(1))(cin(2))))(_target(9))(_sensitivity(3(2))(3(1))))))
			(line__100(_architecture 2 0 100 (_assignment (_simple)(_alias((din1_t)(din(1))(din(2))))(_target(10))(_sensitivity(4(2))(4(1))))))
			(line__101(_architecture 3 0 101 (_assignment (_simple)(_alias((ein2_t)(emin1)(ein(3))))(_target(11))(_sensitivity(14)(2(3))))))
			(line__102(_architecture 4 0 102 (_assignment (_simple)(_alias((cin2_t)(cmin1)(cin(3))))(_target(12))(_sensitivity(15)(3(3))))))
			(line__103(_architecture 5 0 103 (_assignment (_simple)(_alias((din2_t)(dmin1)(din(3))))(_target(13))(_sensitivity(16)(4(3))))))
			(oreg_pcs(_architecture 6 0 118 (_process (_simple)(_target(5)(6)(7))(_sensitivity(0))(_read(17)(18)(19)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~exttime_order_lib.time_order_pkg.to_3e_type (. time_order_pkg to_3e_type)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external time_order_lib.time_order_pkg.TO_CWIDTH (. time_order_pkg TO_CWIDTH)))
		(_type (_external ~exttime_order_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~159 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~159)))
		(_type (_external ~exttime_order_lib.time_order_pkg.to_3c_type (. time_order_pkg to_3c_type)))
		(_variable (_external time_order_lib.time_order_pkg.TO_DWIDTH (. time_order_pkg TO_DWIDTH)))
		(_type (_external ~exttime_order_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1512 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1512)))
		(_type (_external ~exttime_order_lib.time_order_pkg.to_3d_type (. time_order_pkg to_3d_type)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~exttime_order_lib.time_order_pkg.to_2e_type (. time_order_pkg to_2e_type)))
		(_type (_external ~exttime_order_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153)))
		(_type (_external ~exttime_order_lib.time_order_pkg.to_2c_type (. time_order_pkg to_2c_type)))
		(_type (_external ~exttime_order_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156)))
		(_type (_external ~exttime_order_lib.time_order_pkg.to_2d_type (. time_order_pkg to_2d_type)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behave 7 -1
	)
)
V 000047 55 6401          1405537511603 behave
(_unit VHDL (tom_4_to_1 0 27 (behave 0 40 ))
	(_version va7)
	(_time 1405537511604 2014.07.16 15:05:11)
	(_source (\./../../source/tom_4_to_1.vhd\))
	(_use (.(time_order_pkg))(std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code fdfbacadffaafde8acffe9a4fafaf9fbabf8abfefc)
	(_entity
		(_time 1402512466218)
		(_use (.(time_order_pkg))(std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(tom_2_to_1
			(_object
				(_port (_internal ein ~exttime_order_lib.time_order_pkg.to_2e_type 0 44 (_entity (_in ))))
				(_port (_internal cin ~exttime_order_lib.time_order_pkg.to_2c_type 0 45 (_entity (_in ))))
				(_port (_internal din ~exttime_order_lib.time_order_pkg.to_2d_type 0 46 (_entity (_in ))))
				(_port (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
				(_port (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~13 0 48 (_entity (_out ))))
				(_port (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~13 0 49 (_entity (_out ))))
			)
		)
	)
	(_instantiation tom_4_11 0 65 (_component tom_2_to_1 )
		(_port
			((ein)(ein(1)))
			((cin)(cin(1)))
			((din)(din(1)))
			((emin)(emin1_t(1)))
			((cmin)(cmin1_t(1)))
			((dmin)(dmin1_t(1)))
		)
		(_use (_entity . tom_2_to_1)
		)
	)
	(_instantiation tom_4_12 0 75 (_component tom_2_to_1 )
		(_port
			((ein)(ein(2)))
			((cin)(cin(2)))
			((din)(din(2)))
			((emin)(emin1_t(2)))
			((cmin)(cmin1_t(2)))
			((dmin)(dmin1_t(2)))
		)
		(_use (_entity . tom_2_to_1)
		)
	)
	(_instantiation tom_4_21 0 86 (_component tom_2_to_1 )
		(_port
			((ein)(ein2_t))
			((cin)(cin2_t))
			((din)(din2_t))
			((emin)(emin2))
			((cmin)(cmin2))
			((dmin)(dmin2))
		)
		(_use (_entity . tom_2_to_1)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in )(_event))))
		(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal ein ~exttime_order_lib.time_order_pkg.to_4e_type 0 31 (_entity (_in ))))
		(_port (_internal cin ~exttime_order_lib.time_order_pkg.to_4c_type 0 32 (_entity (_in ))))
		(_port (_internal din ~exttime_order_lib.time_order_pkg.to_4d_type 0 33 (_entity (_in ))))
		(_port (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~12 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_port (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~12 0 36 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal ein2_t ~exttime_order_lib.time_order_pkg.to_2e_type 0 52 (_architecture (_uni ))))
		(_signal (_internal cin2_t ~exttime_order_lib.time_order_pkg.to_2c_type 0 53 (_architecture (_uni ))))
		(_signal (_internal din2_t ~exttime_order_lib.time_order_pkg.to_2d_type 0 54 (_architecture (_uni ))))
		(_signal (_internal emin1_t ~exttime_order_lib.time_order_pkg.to_2e_type 0 55 (_architecture (_uni ))))
		(_signal (_internal cmin1_t ~exttime_order_lib.time_order_pkg.to_2c_type 0 56 (_architecture (_uni ))))
		(_signal (_internal dmin1_t ~exttime_order_lib.time_order_pkg.to_2d_type 0 57 (_architecture (_uni ))))
		(_signal (_internal emin2 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~132 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal cmin2 ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~132 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~134 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal dmin2 ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~134 0 60 (_architecture (_uni ))))
		(_process
			(line__105(_architecture 0 0 105 (_assignment (_simple)(_alias((ein2_t)(emin1_t(1))(emin1_t(2))))(_target(8))(_sensitivity(11(2))(11(1))))))
			(line__106(_architecture 1 0 106 (_assignment (_simple)(_alias((cin2_t)(cmin1_t(1))(cmin1_t(2))))(_target(9))(_sensitivity(12(2))(12(1))))))
			(line__107(_architecture 2 0 107 (_assignment (_simple)(_alias((din2_t)(dmin1_t(1))(dmin1_t(2))))(_target(10))(_sensitivity(13(2))(13(1))))))
			(oreg_pcs(_architecture 3 0 124 (_process (_simple)(_target(5)(6)(7))(_sensitivity(0))(_read(14)(15)(16)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~exttime_order_lib.time_order_pkg.to_2e_type (. time_order_pkg to_2e_type)))
		(_type (_external ~exttime_order_lib.time_order_pkg.to_4e_type (. time_order_pkg to_4e_type)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external time_order_lib.time_order_pkg.TO_CWIDTH (. time_order_pkg TO_CWIDTH)))
		(_type (_external ~exttime_order_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153)))
		(_type (_external ~exttime_order_lib.time_order_pkg.to_2c_type (. time_order_pkg to_2c_type)))
		(_type (_external ~exttime_order_lib.time_order_pkg.to_4c_type (. time_order_pkg to_4c_type)))
		(_variable (_external time_order_lib.time_order_pkg.TO_DWIDTH (. time_order_pkg TO_DWIDTH)))
		(_type (_external ~exttime_order_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156)))
		(_type (_external ~exttime_order_lib.time_order_pkg.to_2d_type (. time_order_pkg to_2d_type)))
		(_type (_external ~exttime_order_lib.time_order_pkg.to_4d_type (. time_order_pkg to_4d_type)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behave 4 -1
	)
)
V 000047 55 10877         1405537511813 behave
(_unit VHDL (tom_10_to_1 0 25 (behave 0 37 ))
	(_version va7)
	(_time 1405537511814 2014.07.16 15:05:11)
	(_source (\./../../source/tom_10_to_1.vhd\))
	(_use (.(time_order_pkg))(std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code c8ce9a9d969fc8dd9798d99799cd9ecfccce9ecd9e)
	(_entity
		(_time 1402512466428)
		(_use (.(time_order_pkg))(std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(tom_3_to_1
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal ein ~exttime_order_lib.time_order_pkg.to_3e_type 0 56 (_entity (_in ))))
				(_port (_internal cin ~exttime_order_lib.time_order_pkg.to_3c_type 0 57 (_entity (_in ))))
				(_port (_internal din ~exttime_order_lib.time_order_pkg.to_3d_type 0 58 (_entity (_in ))))
				(_port (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_out ))))
				(_port (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~132 0 60 (_entity (_out ))))
				(_port (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~134 0 61 (_entity (_out ))))
			)
		)
		(tom_4_to_1
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal ein ~exttime_order_lib.time_order_pkg.to_4e_type 0 43 (_entity (_in ))))
				(_port (_internal cin ~exttime_order_lib.time_order_pkg.to_4c_type 0 44 (_entity (_in ))))
				(_port (_internal din ~exttime_order_lib.time_order_pkg.to_4d_type 0 45 (_entity (_in ))))
				(_port (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
				(_port (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~13 0 47 (_entity (_out ))))
				(_port (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~13 0 48 (_entity (_out ))))
			)
		)
	)
	(_instantiation tom_3_to_1_11 0 85 (_component tom_3_to_1 )
		(_port
			((clk)(clk))
			((ce)(ce))
			((ein)(ein11_t))
			((cin)(cin11_t))
			((din)(din11_t))
			((emin)(emin1_t(1)))
			((cmin)(cmin1_t(1)))
			((dmin)(dmin1_t(1)))
		)
		(_use (_entity . tom_3_to_1)
		)
	)
	(_instantiation tom_3_to_1_12 0 97 (_component tom_3_to_1 )
		(_port
			((clk)(clk))
			((ce)(ce))
			((ein)(ein12_t))
			((cin)(cin12_t))
			((din)(din12_t))
			((emin)(emin1_t(2)))
			((cmin)(cmin1_t(2)))
			((dmin)(dmin1_t(2)))
		)
		(_use (_entity . tom_3_to_1)
		)
	)
	(_instantiation tom_4_to_1_13 0 109 (_component tom_4_to_1 )
		(_port
			((clk)(clk))
			((ce)(ce))
			((ein)(ein13_t))
			((cin)(cin13_t))
			((din)(din13_t))
			((emin)(emin1_t(3)))
			((cmin)(cmin1_t(3)))
			((dmin)(dmin1_t(3)))
		)
		(_use (_entity . tom_4_to_1)
		)
	)
	(_instantiation tom_3_to_1_21 0 123 (_component tom_3_to_1 )
		(_port
			((clk)(clk))
			((ce)(ce))
			((ein)(ein2_t))
			((cin)(cin2_t))
			((din)(din2_t))
			((emin)(emin))
			((cmin)(cmin))
			((dmin)(dmin))
		)
		(_use (_entity . tom_3_to_1)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
		(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal ein ~exttime_order_lib.time_order_pkg.to_10e_type 0 29 (_entity (_in ))))
		(_port (_internal cin ~exttime_order_lib.time_order_pkg.to_10c_type 0 30 (_entity (_in ))))
		(_port (_internal din ~exttime_order_lib.time_order_pkg.to_10d_type 0 31 (_entity (_in ))))
		(_port (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~12 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_port (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~12 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~132 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~134 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal ein11_t ~exttime_order_lib.time_order_pkg.to_3e_type 0 64 (_architecture (_uni ))))
		(_signal (_internal cin11_t ~exttime_order_lib.time_order_pkg.to_3c_type 0 65 (_architecture (_uni ))))
		(_signal (_internal din11_t ~exttime_order_lib.time_order_pkg.to_3d_type 0 66 (_architecture (_uni ))))
		(_signal (_internal ein12_t ~exttime_order_lib.time_order_pkg.to_3e_type 0 67 (_architecture (_uni ))))
		(_signal (_internal cin12_t ~exttime_order_lib.time_order_pkg.to_3c_type 0 68 (_architecture (_uni ))))
		(_signal (_internal din12_t ~exttime_order_lib.time_order_pkg.to_3d_type 0 69 (_architecture (_uni ))))
		(_signal (_internal ein13_t ~exttime_order_lib.time_order_pkg.to_4e_type 0 70 (_architecture (_uni ))))
		(_signal (_internal cin13_t ~exttime_order_lib.time_order_pkg.to_4c_type 0 71 (_architecture (_uni ))))
		(_signal (_internal din13_t ~exttime_order_lib.time_order_pkg.to_4d_type 0 72 (_architecture (_uni ))))
		(_signal (_internal emin1_t ~exttime_order_lib.time_order_pkg.to_3e_type 0 74 (_architecture (_uni ))))
		(_signal (_internal cmin1_t ~exttime_order_lib.time_order_pkg.to_3c_type 0 75 (_architecture (_uni ))))
		(_signal (_internal dmin1_t ~exttime_order_lib.time_order_pkg.to_3d_type 0 76 (_architecture (_uni ))))
		(_signal (_internal ein2_t ~exttime_order_lib.time_order_pkg.to_3e_type 0 78 (_architecture (_uni ))))
		(_signal (_internal cin2_t ~exttime_order_lib.time_order_pkg.to_3c_type 0 79 (_architecture (_uni ))))
		(_signal (_internal din2_t ~exttime_order_lib.time_order_pkg.to_3d_type 0 80 (_architecture (_uni ))))
		(_process
			(line__146(_architecture 0 0 146 (_assignment (_simple)(_alias((ein11_t)(ein(1))(ein(2))(ein(3))))(_target(8))(_sensitivity(2(3))(2(2))(2(1))))))
			(line__147(_architecture 1 0 147 (_assignment (_simple)(_alias((cin11_t)(cin(1))(cin(2))(cin(3))))(_target(9))(_sensitivity(3(3))(3(2))(3(1))))))
			(line__148(_architecture 2 0 148 (_assignment (_simple)(_alias((din11_t)(din(1))(din(2))(din(3))))(_target(10))(_sensitivity(4(3))(4(2))(4(1))))))
			(line__150(_architecture 3 0 150 (_assignment (_simple)(_alias((ein12_t)(ein(4))(ein(5))(ein(6))))(_target(11))(_sensitivity(2(6))(2(5))(2(4))))))
			(line__151(_architecture 4 0 151 (_assignment (_simple)(_alias((cin12_t)(cin(4))(cin(5))(cin(6))))(_target(12))(_sensitivity(3(6))(3(5))(3(4))))))
			(line__152(_architecture 5 0 152 (_assignment (_simple)(_alias((din12_t)(din(4))(din(5))(din(6))))(_target(13))(_sensitivity(4(6))(4(5))(4(4))))))
			(line__154(_architecture 6 0 154 (_assignment (_simple)(_alias((ein13_t)(ein(7))(ein(8))(ein(9))(ein(10))))(_target(14))(_sensitivity(2(10))(2(9))(2(8))(2(7))))))
			(line__155(_architecture 7 0 155 (_assignment (_simple)(_alias((cin13_t)(cin(7))(cin(8))(cin(9))(cin(10))))(_target(15))(_sensitivity(3(10))(3(9))(3(8))(3(7))))))
			(line__156(_architecture 8 0 156 (_assignment (_simple)(_alias((din13_t)(din(7))(din(8))(din(9))(din(10))))(_target(16))(_sensitivity(4(10))(4(9))(4(8))(4(7))))))
			(line__158(_architecture 9 0 158 (_assignment (_simple)(_alias((ein2_t)(emin1_t)))(_target(20))(_sensitivity(17)))))
			(line__159(_architecture 10 0 159 (_assignment (_simple)(_alias((cin2_t)(cmin1_t)))(_target(21))(_sensitivity(18)))))
			(line__160(_architecture 11 0 160 (_assignment (_simple)(_alias((din2_t)(dmin1_t)))(_target(22))(_sensitivity(19)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~exttime_order_lib.time_order_pkg.to_10e_type (. time_order_pkg to_10e_type)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external time_order_lib.time_order_pkg.TO_CWIDTH (. time_order_pkg TO_CWIDTH)))
		(_type (_external ~exttime_order_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1524 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1524)))
		(_type (_external ~exttime_order_lib.time_order_pkg.to_10c_type (. time_order_pkg to_10c_type)))
		(_variable (_external time_order_lib.time_order_pkg.TO_DWIDTH (. time_order_pkg TO_DWIDTH)))
		(_type (_external ~exttime_order_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1527 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1527)))
		(_type (_external ~exttime_order_lib.time_order_pkg.to_10d_type (. time_order_pkg to_10d_type)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~exttime_order_lib.time_order_pkg.to_2e_type (. time_order_pkg to_2e_type)))
		(_type (_external ~exttime_order_lib.time_order_pkg.to_4e_type (. time_order_pkg to_4e_type)))
		(_type (_external ~exttime_order_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153)))
		(_type (_external ~exttime_order_lib.time_order_pkg.to_2c_type (. time_order_pkg to_2c_type)))
		(_type (_external ~exttime_order_lib.time_order_pkg.to_4c_type (. time_order_pkg to_4c_type)))
		(_type (_external ~exttime_order_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156)))
		(_type (_external ~exttime_order_lib.time_order_pkg.to_2d_type (. time_order_pkg to_2d_type)))
		(_type (_external ~exttime_order_lib.time_order_pkg.to_4d_type (. time_order_pkg to_4d_type)))
		(_type (_external ~exttime_order_lib.time_order_pkg.to_3e_type (. time_order_pkg to_3e_type)))
		(_type (_external ~exttime_order_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~159 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~159)))
		(_type (_external ~exttime_order_lib.time_order_pkg.to_3c_type (. time_order_pkg to_3c_type)))
		(_type (_external ~exttime_order_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1512 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1512)))
		(_type (_external ~exttime_order_lib.time_order_pkg.to_3d_type (. time_order_pkg to_3d_type)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behave 12 -1
	)
)
V 000047 55 10876         1405537512028 behave
(_unit VHDL (time_order 0 37 (behave 0 51 ))
	(_version va7)
	(_time 1405537512029 2014.07.16 15:05:12)
	(_source (\./../../source/time_order.vhd\))
	(_use (.(time_order_pkg))(.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code a2a7a6f5a9f5a2b4aea7e4f8a5a5a0a4a6a4a7a5a0)
	(_entity
		(_time 1405537512026)
		(_use (.(time_order_pkg))(.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(MATH_REAL)))
	)
	(_component
		(tom_10_to_1
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ))))
				(_port (_internal ein ~exttime_order_lib.time_order_pkg.to_10e_type 0 57 (_entity (_in ))))
				(_port (_internal cin ~exttime_order_lib.time_order_pkg.to_10c_type 0 58 (_entity (_in ))))
				(_port (_internal din ~exttime_order_lib.time_order_pkg.to_10d_type 0 59 (_entity (_in ))))
				(_port (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_out ))))
				(_port (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~13 0 61 (_entity (_out ))))
				(_port (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~13 0 62 (_entity (_out ))))
			)
		)
	)
	(_instantiation rpc_tom_ins 0 98 (_component tom_10_to_1 )
		(_port
			((clk)(clk))
			((ce)(ce))
			((ein)(ein_t))
			((cin)(cin_t))
			((din)(din_t))
			((emin)(emin))
			((cmin)(cmin))
			((dmin)(dmin))
		)
		(_use (_entity . tom_10_to_1)
		)
	)
	(_generate INPUT_GEN 0 119 (_for ~INTEGER~range~1~to~TO_NUM_LANES~13 )
		(_object
			(_constant (_internal N ~INTEGER~range~1~to~TO_NUM_LANES~13 0 120 (_architecture )))
			(_process
				(line__121(_architecture 0 0 121 (_assignment (_simple)(_target(9(_object 1)))(_sensitivity(4(_object 1)))(_read(4(_object 1))))))
				(line__122(_architecture 1 0 122 (_assignment (_simple)(_target(10(_object 1)))(_sensitivity(5(_object 1(_range 14))))(_read(5(_object 1(_range 15)))))))
				(line__123(_architecture 2 0 123 (_assignment (_simple)(_target(11(_object 1)))(_sensitivity(5(_object 1(_range 16))))(_read(5(_object 1(_range 17)))))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in )(_event))))
		(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
		(_port (_internal dst_full ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~12 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_port (_internal src_epty ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~12 0 43 (_entity (_in ))))
		(_port (_internal din ~exttime_order_lib.tdc_pkg.tdc_dout_type 0 44 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~122 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_port (_internal src_re ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~122 0 45 (_entity (_out ))))
		(_port (_internal dst_we ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_WIDTH-1~downto~0}~12 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{TO_WIDTH-1~downto~0}~12 0 47 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~13 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_constant (_internal LANE_BITS ~extSTD.STANDARD.INTEGER 0 65 (_architecture (_code 18))))
		(_type (_internal ~to_mape_type{1~to~TO_NUM_LANES}~13 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_signal (_internal ein_t ~to_mape_type{1~to~TO_NUM_LANES}~13 0 67 (_architecture (_uni ))))
		(_type (_internal ~to_mapc_type{1~to~TO_NUM_LANES}~13 0 68 (_array ~exttime_order_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~15 ((_to (i 1)(i 10))))))
		(_signal (_internal cin_t ~to_mapc_type{1~to~TO_NUM_LANES}~13 0 68 (_architecture (_uni ))))
		(_type (_internal ~to_mapd_type{1~to~TO_NUM_LANES}~13 0 69 (_array ~exttime_order_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~15 ((_to (i 1)(i 10))))))
		(_signal (_internal din_t ~to_mapd_type{1~to~TO_NUM_LANES}~13 0 69 (_architecture (_uni ))))
		(_signal (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~134 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~134 0 72 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~136 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~136 0 73 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~13 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_signal (_internal one_hot_ch_t ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~13 0 75 (_architecture (_uni ))))
		(_signal (_internal src_re_d0 ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~13 0 76 (_architecture (_uni ))))
		(_signal (_internal src_re_q0 ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~13 0 77 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal out_cmp_d0 ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ))))
		(_signal (_internal out_cmp_q0 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ((i 2))))))
		(_signal (_internal out_cmp_d1 ~extieee.std_logic_1164.STD_LOGIC 0 80 (_architecture (_uni ))))
		(_signal (_internal out_cmp_q1 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_architecture (_uni ((i 2))))))
		(_signal (_internal out_cmp_q2 ~extieee.std_logic_1164.STD_LOGIC 0 82 (_architecture (_uni ((i 2))))))
		(_signal (_internal out_cmp_vec ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~13 0 83 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_WIDTH-1~downto~0}~13 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_signal (_internal dout_q0 ~STD_LOGIC_VECTOR{TO_WIDTH-1~downto~0}~13 0 84 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal dout_q1 ~STD_LOGIC_VECTOR{TO_WIDTH-1~downto~0}~13 0 85 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{cmin'length-1~downto~cmin'length-4}~13 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias lane ~STD_LOGIC_VECTOR{cmin'length-1~downto~cmin'length-4}~13 0 87 (_architecture (13(d_7_4)))))
		(_type (_internal ~INTEGER~range~1~to~TO_NUM_LANES~13 0 120 (_scalar (_to (i 1)(i 10)))))
		(_process
			(line__126(_architecture 3 0 126 (_assignment (_simple)(_alias((src_re)(src_re_q0)))(_target(6))(_sensitivity(17)))))
			(line__128(_architecture 4 0 128 (_assignment (_simple)(_alias((dst_we)(out_cmp_q2)))(_simpleassign BUF)(_target(7))(_sensitivity(22)))))
			(line__130(_architecture 5 0 130 (_assignment (_simple)(_alias((dout)(dout_q1)))(_target(8))(_sensitivity(25)))))
			(line__133(_architecture 6 0 133 (_assignment (_simple)(_alias((dout_q0)(cmin)(dmin)))(_target(24))(_sensitivity(13)(14)))))
			(line__136(_architecture 7 0 136 (_assignment (_simple)(_target(15))(_sensitivity(13(_range 19)))(_read(13(_range 20))))))
			(line__139(_architecture 8 0 139 (_assignment (_simple)(_target(18))(_sensitivity(24)(25)))))
			(line__140(_architecture 9 0 140 (_assignment (_simple)(_target(20))(_sensitivity(12)(19)))))
			(line__141(_architecture 10 0 141 (_assignment (_simple)(_target(23))(_sensitivity(19)))))
			(line__143(_architecture 11 0 143 (_assignment (_simple)(_target(16))(_sensitivity(15)(23)(4)))))
			(io_regs_pcs(_architecture 12 0 154 (_process (_simple)(_sensitivity(0)))))
			(valid_pcs(_architecture 13 0 163 (_process (_simple)(_target(17)(19)(21)(22)(25))(_sensitivity(0))(_read(16)(18)(20)(21)(24)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external TO_CH_FUN (. time_order_pkg 0))
			(_external TO_CH2ONEHOT (. time_order_pkg 1))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external time_order_lib.time_order_pkg.TO_NUM_LANES (. time_order_pkg TO_NUM_LANES)))
		(_variable (_external time_order_lib.tdc_pkg.TDC_CWIDTH (. tdc_pkg TDC_CWIDTH)))
		(_variable (_external time_order_lib.tdc_pkg.TDC_TWIDTH (. tdc_pkg TDC_TWIDTH)))
		(_variable (_external time_order_lib.tdc_pkg.TDC_FWIDTH (. tdc_pkg TDC_FWIDTH)))
		(_type (_external ~exttime_order_lib.tdc_pkg.~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15)))
		(_variable (_external time_order_lib.tdc_pkg.TDC_NUM_CHAN (. tdc_pkg TDC_NUM_CHAN)))
		(_type (_external ~exttime_order_lib.tdc_pkg.tdc_dout_type (. tdc_pkg tdc_dout_type)))
		(_variable (_external time_order_lib.time_order_pkg.TO_CWIDTH (. time_order_pkg TO_CWIDTH)))
		(_variable (_external time_order_lib.time_order_pkg.TO_DWIDTH (. time_order_pkg TO_DWIDTH)))
		(_variable (_external time_order_lib.time_order_pkg.TO_WIDTH (. time_order_pkg TO_WIDTH)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~exttime_order_lib.time_order_pkg.to_10e_type (. time_order_pkg to_10e_type)))
		(_type (_external ~exttime_order_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1524 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1524)))
		(_type (_external ~exttime_order_lib.time_order_pkg.to_10c_type (. time_order_pkg to_10c_type)))
		(_type (_external ~exttime_order_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1527 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1527)))
		(_type (_external ~exttime_order_lib.time_order_pkg.to_10d_type (. time_order_pkg to_10d_type)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~exttime_order_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~15 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~15)))
		(_type (_external ~exttime_order_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~15 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~15)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behave 21 -1
	)
)
V 000047 55 3123          1405537512239 behave
(_unit VHDL (tdc_stim 0 23 (behave 0 35 ))
	(_version va7)
	(_time 1405537512240 2014.07.16 15:05:12)
	(_source (\./../source/tdc_stim.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(MATH_REAL)))
	(_parameters dbg usedpackagebody)
	(_code 7d78787c2d2a2a68282c6e26287b747b297a797b79)
	(_entity
		(_time 1402512466854)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal USE_PRNG ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity )))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in )(_event))))
		(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal run_reset ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_port (_internal tb ~STD_LOGIC_VECTOR{5~downto~1}~12 0 31 (_entity (_out ))))
		(_port (_internal tb16 ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal tb_ctr ~STD_LOGIC_VECTOR{6~downto~0}~13 0 38 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal tb_prng ~STD_LOGIC_VECTOR{6~downto~0}~13 0 39 (_architecture (_uni ((_others(i 2)))))))
		(_variable (_internal seed1 ~extSTD.STANDARD.POSITIVE 0 66 (_process 3 )))
		(_variable (_internal seed2 ~extSTD.STANDARD.POSITIVE 0 66 (_process 3 )))
		(_variable (_internal rand ~extSTD.STANDARD.REAL 0 67 (_process 3 )))
		(_variable (_internal int_rand ~extSTD.STANDARD.INTEGER 0 68 (_process 3 )))
		(_process
			(line__43(_architecture 0 0 43 (_assignment (_simple)(_target(4))(_sensitivity(6(d_5_1))(7(d_5_1))))))
			(line__44(_architecture 1 0 44 (_assignment (_simple)(_target(5))(_sensitivity(6(6))(7(6))))))
			(tb_ctr_pcs(_architecture 2 0 49 (_process (_simple)(_target(6))(_sensitivity(0)(2))(_read(6)(3)))))
			(tb_prng_pcs(_architecture 3 0 65 (_process (_simple)(_target(7))(_sensitivity(0))(_monitor)(_read(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external UNIFORM (ieee MATH_REAL 8))
			(_external TRUNC (ieee MATH_REAL 4))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 131586 )
	)
	(_model . behave 4 -1
	)
)
V 000047 55 11875         1405537512595 behave
(_unit VHDL (time_order_tb 0 31 (behave 0 34 ))
	(_version va7)
	(_time 1405537512596 2014.07.16 15:05:12)
	(_source (\./../source/time_order_tb.vhd\))
	(_use (.(time_order_pkg))(.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(STD_LOGIC_TEXTIO)))
	(_parameters dbg)
	(_code d4d1d286d983d4c28380928ed3d3d6d2d0d2d1d3d6)
	(_entity
		(_time 1402512494177)
		(_use (.(time_order_pkg))(.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(STD_LOGIC_TEXTIO)))
	)
	(_component
		(tdc_stim
			(_object
				(_generic (_internal USE_PRNG ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ))))
				(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal run_reset ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal tb ~STD_LOGIC_VECTOR{5~downto~1}~13 0 72 (_entity (_out ))))
				(_port (_internal tb16 ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_out ))))
			)
		)
		(tdc
			(_object
				(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
				(_port (_internal ce ~STD_LOGIC_VECTOR{1~to~4}~13 0 40 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal tdc_clr ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal tb ~exttime_order_lib.tdc_pkg.tb_vec_type 0 43 (_entity (_in ))))
				(_port (_internal tb16 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 44 (_entity (_in ))))
				(_port (_internal fifo_re ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~132 0 45 (_entity (_in ))))
				(_port (_internal fifo_ept ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~134 0 47 (_entity (_out ))))
				(_port (_internal tdc_dout ~exttime_order_lib.tdc_pkg.tdc_dout_type 0 48 (_entity (_out ))))
			)
		)
		(time_order
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal dst_full ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ))))
				(_port (_internal src_epty ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~13 0 57 (_entity (_in ))))
				(_port (_internal din ~exttime_order_lib.tdc_pkg.tdc_dout_type 0 58 (_entity (_in ))))
				(_port (_internal src_re ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~136 0 59 (_entity (_out ))))
				(_port (_internal dst_we ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_out ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{TO_WIDTH-1~downto~0}~13 0 61 (_entity (_out ))))
			)
		)
	)
	(_generate STIM_GEN 0 106 (_for ~INTEGER~range~1~to~TO_NUM_LANES~13 )
		(_instantiation stim_ins 0 108 (_component tdc_stim )
			(_generic
				((USE_PRNG)((i 2)))
			)
			(_port
				((clk)(clk))
				((ce)(ce(6)))
				((stim_enable)(stim_enable))
				((run_reset)(run_reset))
				((tb)(tb(_object 3)))
				((tb16)(tb16(_object 3)))
			)
			(_use (_entity . tdc_stim)
				(_generic
					((USE_PRNG)((i 2)))
				)
				(_port
					((clk)(clk))
					((ce)(ce))
					((run_reset)(run_reset))
					((stim_enable)(stim_enable))
					((tb)(tb))
					((tb16)(tb16))
				)
			)
		)
		(_object
			(_constant (_internal I ~INTEGER~range~1~to~TO_NUM_LANES~13 0 107 (_architecture )))
			(_subprogram
			)
		)
	)
	(_instantiation tdc_ins 0 124 (_component tdc )
		(_port
			((tdc_clk)(clk))
			((ce)(ce(t_1_4)))
			((reset)(run_reset))
			((tdc_clr)(run_reset))
			((tb)(tb))
			((tb16)(tb16))
			((fifo_re)(fifo_re))
			((fifo_ept)(fifo_ept))
			((tdc_dout)(tdc_dout))
		)
		(_use (_entity . tdc)
		)
	)
	(_instantiation UUT 0 142 (_component time_order )
		(_port
			((clk)(clk))
			((ce)(ce(5)))
			((reset)(run_reset))
			((dst_full)(dst_full))
			((src_epty)(fifo_ept))
			((din)(tdc_dout))
			((src_re)(fifo_re))
			((dst_we)(dst_we))
			((dout)(ordered))
		)
		(_use (_entity . time_order)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~13 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~132 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~134 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~13 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~136 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_WIDTH-1~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~13 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_constant (_internal USE_PRNG ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture ((i 2)))))
		(_constant (_internal CLKPER ~extSTD.STANDARD.TIME 0 77 (_architecture ((ns 4616189618054758400)))))
		(_constant (_internal CLKHLFPER ~extSTD.STANDARD.TIME 0 78 (_architecture (_code 11))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 80 (_architecture (_uni ((i 3)))(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~6}~13 0 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 6))))))
		(_signal (_internal ce ~STD_LOGIC_VECTOR{1~to~6}~13 0 81 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal run_reset ~extieee.std_logic_1164.STD_LOGIC 0 82 (_architecture (_uni ((i 3))))))
		(_signal (_internal tb ~exttime_order_lib.tdc_pkg.tb_vec_type 0 83 (_architecture (_uni ((_others((i 2))((i 2))((i 2))((i 2))((i 2))))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~138 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_signal (_internal tb16 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~138 0 84 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal fifo_re ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~138 0 85 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal fifo_ept ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~138 0 86 (_architecture (_uni ))))
		(_signal (_internal tdc_dout ~exttime_order_lib.tdc_pkg.tdc_dout_type 0 87 (_architecture (_uni ))))
		(_signal (_internal dst_we ~extieee.std_logic_1164.STD_LOGIC 0 88 (_architecture (_uni ))))
		(_signal (_internal dst_full ~extieee.std_logic_1164.STD_LOGIC 0 89 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_WIDTH-1~downto~0}~1310 0 90 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_signal (_internal ordered ~STD_LOGIC_VECTOR{TO_WIDTH-1~downto~0}~1310 0 90 (_architecture (_uni ))))
		(_signal (_internal ce_bit ~extieee.std_logic_1164.STD_LOGIC 0 92 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 93 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal ce_cnt ~STD_LOGIC_VECTOR{2~downto~0}~13 0 93 (_architecture (_uni ((_others(i 3))))(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 94 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal full_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 94 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal lordered ~STD_LOGIC_VECTOR{3~downto~0}~13 0 95 (_architecture (_uni ))))
		(_signal (_internal cordered ~STD_LOGIC_VECTOR{3~downto~0}~13 0 96 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~13 0 97 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal dordered ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~13 0 97 (_architecture (_uni ))))
		(_signal (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 98 (_architecture (_uni ((i 2))))))
		(_signal (_internal test ~extieee.std_logic_1164.STD_LOGIC 0 99 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~1~to~TO_NUM_LANES~13 0 107 (_scalar (_to (i 1)(i 10)))))
		(_signal (_delayed run_reset'DELAYED~13 ~extieee.std_logic_1164.STD_LOGIC 0 159 (_process 2 (2)(ns 4631952216750555136))))
		(_process
			(line__156(_architecture 0 0 156 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__158(_architecture 1 0 158 (_assignment (_simple)(_target(2)))))
			(line__159(_architecture 2 0 159 (_assignment (_simple)(_alias((stim_enable)(run_reset'DELAYED~13)))(_simpleassign "not")(_target(17))(_sensitivity(19)))))
			(line__160(_architecture 3 0 160 (_assignment (_simple)(_target(1))(_sensitivity(11)))))
			(line__162(_architecture 4 0 162 (_assignment (_simple)(_alias((dst_full)(full_reg(5))))(_simpleassign BUF)(_target(9))(_sensitivity(13(5))))))
			(line__164(_architecture 5 0 164 (_assignment (_simple)(_alias((lordered)(ordered(d_16_13))))(_target(14))(_sensitivity(10(d_16_13))))))
			(line__165(_architecture 6 0 165 (_assignment (_simple)(_alias((cordered)(ordered(d_12_9))))(_target(15))(_sensitivity(10(d_12_9))))))
			(line__166(_architecture 7 0 166 (_assignment (_simple)(_alias((dordered)(ordered(d_8_0))))(_target(16))(_sensitivity(10(d_8_0))))))
			(full_pcs(_architecture 8 0 173 (_process (_simple)(_target(13))(_sensitivity(0)(2))(_read(13(12))(13(15))(13(d_14_0))))))
			(ce_cnt_pcs(_architecture 9 0 187 (_process (_simple)(_target(12))(_sensitivity(0)(2))(_read(12)))))
			(ce2x_pcs(_architecture 10 0 198 (_process (_wait_for)(_target(11))(_sensitivity(12(0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~exttime_order_lib.tdc_pkg.~STD_LOGIC_VECTOR{5~downto~1}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{5~downto~1}~15)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external time_order_lib.tdc_pkg.TDC_NUM_CHAN (. tdc_pkg TDC_NUM_CHAN)))
		(_type (_external ~exttime_order_lib.tdc_pkg.tb_vec_type (. tdc_pkg tb_vec_type)))
		(_variable (_external time_order_lib.tdc_pkg.TDC_CWIDTH (. tdc_pkg TDC_CWIDTH)))
		(_variable (_external time_order_lib.tdc_pkg.TDC_TWIDTH (. tdc_pkg TDC_TWIDTH)))
		(_variable (_external time_order_lib.tdc_pkg.TDC_FWIDTH (. tdc_pkg TDC_FWIDTH)))
		(_type (_external ~exttime_order_lib.tdc_pkg.~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15)))
		(_type (_external ~exttime_order_lib.tdc_pkg.tdc_dout_type (. tdc_pkg tdc_dout_type)))
		(_variable (_external time_order_lib.time_order_pkg.TO_NUM_LANES (. time_order_pkg TO_NUM_LANES)))
		(_variable (_external time_order_lib.time_order_pkg.TO_CWIDTH (. time_order_pkg TO_CWIDTH)))
		(_variable (_external time_order_lib.time_order_pkg.TO_DWIDTH (. time_order_pkg TO_DWIDTH)))
		(_variable (_external time_order_lib.time_order_pkg.TO_WIDTH (. time_order_pkg TO_WIDTH)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (12(0))
	)
	(_static
		(33751810 33686275 33751555 50463235 )
		(131586 )
	)
	(_model . behave 12 -1
	)
)
