#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_0000021a007bcc30 .scope module, "PipeLine_sim" "PipeLine_sim" 2 45;
 .timescale 0 0;
v0000021a00854a80_0 .net "PC", 31 0, L_0000021a008e4b30;  1 drivers
v0000021a00856060_0 .net "cycles_consumed", 31 0, v0000021a00854c60_0;  1 drivers
v0000021a008553e0_0 .var "input_clk", 0 0;
v0000021a00855020_0 .var "rst", 0 0;
S_0000021a005d9f50 .scope module, "cpu" "PL_CPU" 2 51, 3 2 0, S_0000021a007bcc30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 1 "input_clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
L_0000021a00792470 .functor NOR 1, v0000021a008553e0_0, v0000021a0083f9d0_0, C4<0>, C4<0>;
L_0000021a007917c0 .functor AND 1, v0000021a00825690_0, v0000021a008252d0_0, C4<1>, C4<1>;
L_0000021a00790e20 .functor AND 1, L_0000021a007917c0, L_0000021a00855700, C4<1>, C4<1>;
L_0000021a00791fa0 .functor AND 1, v0000021a00812d90_0, v0000021a00813650_0, C4<1>, C4<1>;
L_0000021a00791280 .functor AND 1, L_0000021a00791fa0, L_0000021a00855a20, C4<1>, C4<1>;
L_0000021a00792010 .functor AND 1, v0000021a0083d810_0, v0000021a0083de50_0, C4<1>, C4<1>;
L_0000021a00791b40 .functor AND 1, L_0000021a00792010, L_0000021a00856100, C4<1>, C4<1>;
L_0000021a00791980 .functor AND 1, v0000021a00825690_0, v0000021a008252d0_0, C4<1>, C4<1>;
L_0000021a007909c0 .functor AND 1, L_0000021a00791980, L_0000021a00855340, C4<1>, C4<1>;
L_0000021a00792160 .functor AND 1, v0000021a00812d90_0, v0000021a00813650_0, C4<1>, C4<1>;
L_0000021a00790db0 .functor AND 1, L_0000021a00792160, L_0000021a00853ea0, C4<1>, C4<1>;
L_0000021a00791600 .functor AND 1, v0000021a0083d810_0, v0000021a0083de50_0, C4<1>, C4<1>;
L_0000021a007918a0 .functor AND 1, L_0000021a00791600, L_0000021a00853fe0, C4<1>, C4<1>;
L_0000021a0085a750 .functor NOT 1, L_0000021a00792470, C4<0>, C4<0>, C4<0>;
L_0000021a0085a7c0 .functor NOT 1, L_0000021a00792470, C4<0>, C4<0>, C4<0>;
L_0000021a008648f0 .functor NOT 1, L_0000021a00792470, C4<0>, C4<0>, C4<0>;
L_0000021a00864e30 .functor NOT 1, L_0000021a00792470, C4<0>, C4<0>, C4<0>;
L_0000021a00864c00 .functor NOT 1, L_0000021a00792470, C4<0>, C4<0>, C4<0>;
L_0000021a008e4b30 .functor BUFZ 32, v0000021a0083b0b0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000021a0083f390_0 .net "EX1_ALU_OPER1", 31 0, L_0000021a0085b2b0;  1 drivers
v0000021a0083fbb0_0 .net "EX1_ALU_OPER2", 31 0, L_0000021a00863620;  1 drivers
v0000021a0083e170_0 .net "EX1_PC", 31 0, v0000021a00822350_0;  1 drivers
v0000021a0083fc50_0 .net "EX1_PFC", 31 0, v0000021a00822210_0;  1 drivers
v0000021a0083fcf0_0 .net "EX1_PFC_to_IF", 31 0, L_0000021a008516a0;  1 drivers
v0000021a0083e210_0 .net "EX1_forward_to_B", 31 0, v0000021a008222b0_0;  1 drivers
v0000021a0083d6d0_0 .net "EX1_is_beq", 0 0, v0000021a00824330_0;  1 drivers
v0000021a0083e670_0 .net "EX1_is_bne", 0 0, v0000021a00822990_0;  1 drivers
v0000021a00842450_0 .net "EX1_is_jal", 0 0, v0000021a00822d50_0;  1 drivers
v0000021a008401f0_0 .net "EX1_is_jr", 0 0, v0000021a00823bb0_0;  1 drivers
v0000021a008417d0_0 .net "EX1_is_oper2_immed", 0 0, v0000021a00822e90_0;  1 drivers
v0000021a008423b0_0 .net "EX1_memread", 0 0, v0000021a008234d0_0;  1 drivers
v0000021a00840bf0_0 .net "EX1_memwrite", 0 0, v0000021a00823070_0;  1 drivers
v0000021a0083fe30_0 .net "EX1_opcode", 11 0, v0000021a008237f0_0;  1 drivers
v0000021a00840830_0 .net "EX1_predicted", 0 0, v0000021a00823c50_0;  1 drivers
v0000021a0083ff70_0 .net "EX1_rd_ind", 4 0, v0000021a00823930_0;  1 drivers
v0000021a00840ab0_0 .net "EX1_rd_indzero", 0 0, v0000021a00823ed0_0;  1 drivers
v0000021a008415f0_0 .net "EX1_regwrite", 0 0, v0000021a00821d10_0;  1 drivers
v0000021a00840dd0_0 .net "EX1_rs1", 31 0, v0000021a008231b0_0;  1 drivers
v0000021a008412d0_0 .net "EX1_rs1_ind", 4 0, v0000021a008220d0_0;  1 drivers
v0000021a008424f0_0 .net "EX1_rs2", 31 0, v0000021a00824010_0;  1 drivers
v0000021a00841ff0_0 .net "EX1_rs2_ind", 4 0, v0000021a00821db0_0;  1 drivers
v0000021a008414b0_0 .net "EX1_rs2_out", 31 0, L_0000021a00863230;  1 drivers
v0000021a00842310_0 .net "EX2_ALU_OPER1", 31 0, v0000021a00824830_0;  1 drivers
v0000021a00841870_0 .net "EX2_ALU_OPER2", 31 0, v0000021a00825190_0;  1 drivers
v0000021a00840a10_0 .net "EX2_ALU_OUT", 31 0, L_0000021a00852500;  1 drivers
v0000021a00840330_0 .net "EX2_PC", 31 0, v0000021a008248d0_0;  1 drivers
v0000021a00841af0_0 .net "EX2_PFC_to_IF", 31 0, v0000021a00825050_0;  1 drivers
v0000021a00842270_0 .net "EX2_forward_to_B", 31 0, v0000021a00825730_0;  1 drivers
v0000021a00840790_0 .net "EX2_is_beq", 0 0, v0000021a00824970_0;  1 drivers
v0000021a008400b0_0 .net "EX2_is_bne", 0 0, v0000021a00824a10_0;  1 drivers
v0000021a00840c90_0 .net "EX2_is_jal", 0 0, v0000021a00824ab0_0;  1 drivers
v0000021a008405b0_0 .net "EX2_is_jr", 0 0, v0000021a00824bf0_0;  1 drivers
v0000021a008403d0_0 .net "EX2_is_oper2_immed", 0 0, v0000021a00824470_0;  1 drivers
v0000021a00841050_0 .net "EX2_memread", 0 0, v0000021a00824d30_0;  1 drivers
v0000021a00840510_0 .net "EX2_memwrite", 0 0, v0000021a008250f0_0;  1 drivers
v0000021a00840290_0 .net "EX2_opcode", 11 0, v0000021a008259b0_0;  1 drivers
v0000021a00840470_0 .net "EX2_predicted", 0 0, v0000021a00824510_0;  1 drivers
v0000021a00840650_0 .net "EX2_rd_ind", 4 0, v0000021a00825410_0;  1 drivers
v0000021a0083fd90_0 .net "EX2_rd_indzero", 0 0, v0000021a008252d0_0;  1 drivers
v0000021a00841c30_0 .net "EX2_regwrite", 0 0, v0000021a00825690_0;  1 drivers
v0000021a008408d0_0 .net "EX2_rs1", 31 0, v0000021a008254b0_0;  1 drivers
v0000021a00840150_0 .net "EX2_rs1_ind", 4 0, v0000021a008257d0_0;  1 drivers
v0000021a00841910_0 .net "EX2_rs2_ind", 4 0, v0000021a00825870_0;  1 drivers
v0000021a00841b90_0 .net "EX2_rs2_out", 31 0, v0000021a008245b0_0;  1 drivers
v0000021a00842130_0 .net "ID_INST", 31 0, v0000021a00826820_0;  1 drivers
v0000021a008406f0_0 .net "ID_PC", 31 0, v0000021a00826960_0;  1 drivers
v0000021a00840e70_0 .net "ID_PFC_to_EX", 31 0, L_0000021a00857f00;  1 drivers
v0000021a00840970_0 .net "ID_PFC_to_IF", 31 0, L_0000021a00856a60;  1 drivers
v0000021a0083fed0_0 .net "ID_forward_to_B", 31 0, L_0000021a00858680;  1 drivers
v0000021a00841690_0 .net "ID_is_beq", 0 0, L_0000021a00857500;  1 drivers
v0000021a00840010_0 .net "ID_is_bne", 0 0, L_0000021a00857780;  1 drivers
v0000021a00840b50_0 .net "ID_is_j", 0 0, L_0000021a00858fe0;  1 drivers
v0000021a00841190_0 .net "ID_is_jal", 0 0, L_0000021a00858f40;  1 drivers
v0000021a00841550_0 .net "ID_is_jr", 0 0, L_0000021a00857aa0;  1 drivers
v0000021a00840d30_0 .net "ID_is_oper2_immed", 0 0, L_0000021a0085a210;  1 drivers
v0000021a00840f10_0 .net "ID_memread", 0 0, L_0000021a00859120;  1 drivers
v0000021a00840fb0_0 .net "ID_memwrite", 0 0, L_0000021a00859260;  1 drivers
v0000021a00841230_0 .net "ID_opcode", 11 0, v0000021a00842590_0;  1 drivers
v0000021a00841370_0 .net "ID_predicted", 0 0, v0000021a0082ab00_0;  1 drivers
v0000021a008410f0_0 .net "ID_rd_ind", 4 0, v0000021a008429f0_0;  1 drivers
v0000021a00841410_0 .net "ID_regwrite", 0 0, L_0000021a00859080;  1 drivers
v0000021a00841730_0 .net "ID_rs1", 31 0, v0000021a0082df80_0;  1 drivers
v0000021a008419b0_0 .net "ID_rs1_ind", 4 0, v0000021a00842810_0;  1 drivers
v0000021a00841a50_0 .net "ID_rs2", 31 0, v0000021a0082e160_0;  1 drivers
v0000021a00841cd0_0 .net "ID_rs2_ind", 4 0, v0000021a00842630_0;  1 drivers
v0000021a00841d70_0 .net "IF_INST", 31 0, L_0000021a0085a280;  1 drivers
v0000021a00841e10_0 .net "IF_pc", 31 0, v0000021a0083b0b0_0;  1 drivers
v0000021a00841eb0_0 .net "MEM_ALU_OUT", 31 0, v0000021a00812570_0;  1 drivers
v0000021a00841f50_0 .net "MEM_Data_mem_out", 31 0, v0000021a0083f6b0_0;  1 drivers
v0000021a00842090_0 .net "MEM_memread", 0 0, v0000021a008140f0_0;  1 drivers
v0000021a008421d0_0 .net "MEM_memwrite", 0 0, v0000021a008133d0_0;  1 drivers
v0000021a00855d40_0 .net "MEM_opcode", 11 0, v0000021a00814370_0;  1 drivers
v0000021a00854300_0 .net "MEM_rd_ind", 4 0, v0000021a00813fb0_0;  1 drivers
v0000021a00856420_0 .net "MEM_rd_indzero", 0 0, v0000021a00813650_0;  1 drivers
v0000021a008558e0_0 .net "MEM_regwrite", 0 0, v0000021a00812d90_0;  1 drivers
v0000021a00855f20_0 .net "MEM_rs2", 31 0, v0000021a00813a10_0;  1 drivers
v0000021a00854440_0 .net "PC", 31 0, L_0000021a008e4b30;  alias, 1 drivers
v0000021a00853d60_0 .net "STALL_ID1_FLUSH", 0 0, v0000021a0082b280_0;  1 drivers
v0000021a00854b20_0 .net "STALL_ID2_FLUSH", 0 0, v0000021a0082b320_0;  1 drivers
v0000021a00855c00_0 .net "STALL_IF_FLUSH", 0 0, v0000021a0082d300_0;  1 drivers
v0000021a00855480_0 .net "WB_ALU_OUT", 31 0, v0000021a0083ddb0_0;  1 drivers
v0000021a008548a0_0 .net "WB_Data_mem_out", 31 0, v0000021a0083f4d0_0;  1 drivers
v0000021a00855160_0 .net "WB_memread", 0 0, v0000021a0083e490_0;  1 drivers
v0000021a00854d00_0 .net "WB_rd_ind", 4 0, v0000021a0083f7f0_0;  1 drivers
v0000021a008564c0_0 .net "WB_rd_indzero", 0 0, v0000021a0083de50_0;  1 drivers
v0000021a008541c0_0 .net "WB_regwrite", 0 0, v0000021a0083d810_0;  1 drivers
v0000021a00854260_0 .net "Wrong_prediction", 0 0, L_0000021a00864ce0;  1 drivers
v0000021a008557a0_0 .net *"_ivl_1", 0 0, L_0000021a007917c0;  1 drivers
v0000021a00854120_0 .net *"_ivl_13", 0 0, L_0000021a00792010;  1 drivers
v0000021a00854f80_0 .net *"_ivl_14", 0 0, L_0000021a00856100;  1 drivers
v0000021a008543a0_0 .net *"_ivl_19", 0 0, L_0000021a00791980;  1 drivers
v0000021a00854800_0 .net *"_ivl_2", 0 0, L_0000021a00855700;  1 drivers
v0000021a00853f40_0 .net *"_ivl_20", 0 0, L_0000021a00855340;  1 drivers
v0000021a00855200_0 .net *"_ivl_25", 0 0, L_0000021a00792160;  1 drivers
v0000021a00854080_0 .net *"_ivl_26", 0 0, L_0000021a00853ea0;  1 drivers
v0000021a008555c0_0 .net *"_ivl_31", 0 0, L_0000021a00791600;  1 drivers
v0000021a00854da0_0 .net *"_ivl_32", 0 0, L_0000021a00853fe0;  1 drivers
v0000021a008544e0_0 .net *"_ivl_40", 31 0, L_0000021a00859300;  1 drivers
L_0000021a00870c58 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021a00854580_0 .net *"_ivl_43", 26 0, L_0000021a00870c58;  1 drivers
L_0000021a00870ca0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021a00855fc0_0 .net/2u *"_ivl_44", 31 0, L_0000021a00870ca0;  1 drivers
v0000021a00855520_0 .net *"_ivl_52", 31 0, L_0000021a008cb7b0;  1 drivers
L_0000021a00870d30 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021a00855b60_0 .net *"_ivl_55", 26 0, L_0000021a00870d30;  1 drivers
L_0000021a00870d78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021a008549e0_0 .net/2u *"_ivl_56", 31 0, L_0000021a00870d78;  1 drivers
v0000021a00854bc0_0 .net *"_ivl_7", 0 0, L_0000021a00791fa0;  1 drivers
v0000021a00855ac0_0 .net *"_ivl_8", 0 0, L_0000021a00855a20;  1 drivers
v0000021a00856240_0 .net "alu_selA", 1 0, L_0000021a008552a0;  1 drivers
v0000021a00854620_0 .net "alu_selB", 1 0, L_0000021a00856920;  1 drivers
v0000021a008546c0_0 .net "clk", 0 0, L_0000021a00792470;  1 drivers
v0000021a00854c60_0 .var "cycles_consumed", 31 0;
v0000021a00854760_0 .net "exhaz", 0 0, L_0000021a00791280;  1 drivers
v0000021a008550c0_0 .net "exhaz2", 0 0, L_0000021a00790db0;  1 drivers
v0000021a00854940_0 .net "hlt", 0 0, v0000021a0083f9d0_0;  1 drivers
v0000021a00855e80_0 .net "idhaz", 0 0, L_0000021a00790e20;  1 drivers
v0000021a00855ca0_0 .net "idhaz2", 0 0, L_0000021a007909c0;  1 drivers
v0000021a008561a0_0 .net "if_id_write", 0 0, v0000021a0082d8a0_0;  1 drivers
v0000021a00855840_0 .net "input_clk", 0 0, v0000021a008553e0_0;  1 drivers
v0000021a00855980_0 .net "is_branch_and_taken", 0 0, L_0000021a00859db0;  1 drivers
v0000021a00856380_0 .net "memhaz", 0 0, L_0000021a00791b40;  1 drivers
v0000021a00853e00_0 .net "memhaz2", 0 0, L_0000021a007918a0;  1 drivers
v0000021a00854e40_0 .net "pc_src", 2 0, L_0000021a00856ba0;  1 drivers
v0000021a00854ee0_0 .net "pc_write", 0 0, v0000021a0082ce00_0;  1 drivers
v0000021a00855de0_0 .net "rst", 0 0, v0000021a00855020_0;  1 drivers
v0000021a008562e0_0 .net "store_rs2_forward", 1 0, L_0000021a00857e60;  1 drivers
v0000021a00855660_0 .net "wdata_to_reg_file", 31 0, L_0000021a00864f10;  1 drivers
E_0000021a0079d6c0/0 .event negedge, v0000021a00829840_0;
E_0000021a0079d6c0/1 .event posedge, v0000021a00813510_0;
E_0000021a0079d6c0 .event/or E_0000021a0079d6c0/0, E_0000021a0079d6c0/1;
L_0000021a00855700 .cmp/eq 5, v0000021a00825410_0, v0000021a008220d0_0;
L_0000021a00855a20 .cmp/eq 5, v0000021a00813fb0_0, v0000021a008220d0_0;
L_0000021a00856100 .cmp/eq 5, v0000021a0083f7f0_0, v0000021a008220d0_0;
L_0000021a00855340 .cmp/eq 5, v0000021a00825410_0, v0000021a00821db0_0;
L_0000021a00853ea0 .cmp/eq 5, v0000021a00813fb0_0, v0000021a00821db0_0;
L_0000021a00853fe0 .cmp/eq 5, v0000021a0083f7f0_0, v0000021a00821db0_0;
L_0000021a00859300 .concat [ 5 27 0 0], v0000021a008429f0_0, L_0000021a00870c58;
L_0000021a00858d60 .cmp/ne 32, L_0000021a00859300, L_0000021a00870ca0;
L_0000021a008cb7b0 .concat [ 5 27 0 0], v0000021a00825410_0, L_0000021a00870d30;
L_0000021a008cbcb0 .cmp/ne 32, L_0000021a008cb7b0, L_0000021a00870d78;
S_0000021a0066d800 .scope module, "FA" "forwardA" 3 69, 4 1 0, S_0000021a005d9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selA";
L_0000021a00790950 .functor NOT 1, L_0000021a00791280, C4<0>, C4<0>, C4<0>;
L_0000021a007912f0 .functor AND 1, L_0000021a00791b40, L_0000021a00790950, C4<1>, C4<1>;
L_0000021a007920f0 .functor OR 1, L_0000021a00790e20, L_0000021a007912f0, C4<0>, C4<0>;
L_0000021a00790a30 .functor OR 1, L_0000021a00790e20, L_0000021a00791280, C4<0>, C4<0>;
v0000021a007bb9f0_0 .net *"_ivl_12", 0 0, L_0000021a00790a30;  1 drivers
v0000021a007bbf90_0 .net *"_ivl_2", 0 0, L_0000021a00790950;  1 drivers
v0000021a007bc670_0 .net *"_ivl_5", 0 0, L_0000021a007912f0;  1 drivers
v0000021a007bb090_0 .net *"_ivl_7", 0 0, L_0000021a007920f0;  1 drivers
v0000021a007ba9b0_0 .net "alu_selA", 1 0, L_0000021a008552a0;  alias, 1 drivers
v0000021a007bab90_0 .net "exhaz", 0 0, L_0000021a00791280;  alias, 1 drivers
v0000021a007bc2b0_0 .net "idhaz", 0 0, L_0000021a00790e20;  alias, 1 drivers
v0000021a007bb310_0 .net "memhaz", 0 0, L_0000021a00791b40;  alias, 1 drivers
L_0000021a008552a0 .concat8 [ 1 1 0 0], L_0000021a007920f0, L_0000021a00790a30;
S_0000021a0066d990 .scope module, "FB" "forwardB" 3 79, 5 1 0, S_0000021a005d9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selB";
    .port_info 4 /INPUT 1 "EX1_is_oper2_immed";
L_0000021a00791a60 .functor NOT 1, L_0000021a00790db0, C4<0>, C4<0>, C4<0>;
L_0000021a00791910 .functor AND 1, L_0000021a007918a0, L_0000021a00791a60, C4<1>, C4<1>;
L_0000021a00790aa0 .functor OR 1, L_0000021a007909c0, L_0000021a00791910, C4<0>, C4<0>;
L_0000021a00791c90 .functor NOT 1, v0000021a00822e90_0, C4<0>, C4<0>, C4<0>;
L_0000021a00791360 .functor AND 1, L_0000021a00790aa0, L_0000021a00791c90, C4<1>, C4<1>;
L_0000021a00790f00 .functor OR 1, L_0000021a007909c0, L_0000021a00790db0, C4<0>, C4<0>;
L_0000021a00790f70 .functor NOT 1, v0000021a00822e90_0, C4<0>, C4<0>, C4<0>;
L_0000021a00790b10 .functor AND 1, L_0000021a00790f00, L_0000021a00790f70, C4<1>, C4<1>;
v0000021a007bb8b0_0 .net "EX1_is_oper2_immed", 0 0, v0000021a00822e90_0;  alias, 1 drivers
v0000021a007bb450_0 .net *"_ivl_11", 0 0, L_0000021a00791360;  1 drivers
v0000021a007bac30_0 .net *"_ivl_16", 0 0, L_0000021a00790f00;  1 drivers
v0000021a007bba90_0 .net *"_ivl_17", 0 0, L_0000021a00790f70;  1 drivers
v0000021a007baa50_0 .net *"_ivl_2", 0 0, L_0000021a00791a60;  1 drivers
v0000021a007bb1d0_0 .net *"_ivl_20", 0 0, L_0000021a00790b10;  1 drivers
v0000021a007bbd10_0 .net *"_ivl_5", 0 0, L_0000021a00791910;  1 drivers
v0000021a007bbdb0_0 .net *"_ivl_7", 0 0, L_0000021a00790aa0;  1 drivers
v0000021a007bb270_0 .net *"_ivl_8", 0 0, L_0000021a00791c90;  1 drivers
v0000021a007bbe50_0 .net "alu_selB", 1 0, L_0000021a00856920;  alias, 1 drivers
v0000021a007bad70_0 .net "exhaz", 0 0, L_0000021a00790db0;  alias, 1 drivers
v0000021a007bc0d0_0 .net "idhaz", 0 0, L_0000021a007909c0;  alias, 1 drivers
v0000021a007bc170_0 .net "memhaz", 0 0, L_0000021a007918a0;  alias, 1 drivers
L_0000021a00856920 .concat8 [ 1 1 0 0], L_0000021a00791360, L_0000021a00790b10;
S_0000021a006669c0 .scope module, "FC" "forwardC" 3 85, 6 1 0, S_0000021a005d9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "store_rs2_forward";
L_0000021a00791590 .functor NOT 1, L_0000021a00790db0, C4<0>, C4<0>, C4<0>;
L_0000021a00790fe0 .functor AND 1, L_0000021a007918a0, L_0000021a00791590, C4<1>, C4<1>;
L_0000021a007911a0 .functor OR 1, L_0000021a007909c0, L_0000021a00790fe0, C4<0>, C4<0>;
L_0000021a007913d0 .functor OR 1, L_0000021a007909c0, L_0000021a00790db0, C4<0>, C4<0>;
v0000021a007baaf0_0 .net *"_ivl_12", 0 0, L_0000021a007913d0;  1 drivers
v0000021a007bc350_0 .net *"_ivl_2", 0 0, L_0000021a00791590;  1 drivers
v0000021a007bc3f0_0 .net *"_ivl_5", 0 0, L_0000021a00790fe0;  1 drivers
v0000021a007bc490_0 .net *"_ivl_7", 0 0, L_0000021a007911a0;  1 drivers
v0000021a007bc5d0_0 .net "exhaz", 0 0, L_0000021a00790db0;  alias, 1 drivers
v0000021a007bacd0_0 .net "idhaz", 0 0, L_0000021a007909c0;  alias, 1 drivers
v0000021a007370e0_0 .net "memhaz", 0 0, L_0000021a007918a0;  alias, 1 drivers
v0000021a00736a00_0 .net "store_rs2_forward", 1 0, L_0000021a00857e60;  alias, 1 drivers
L_0000021a00857e60 .concat8 [ 1 1 0 0], L_0000021a007911a0, L_0000021a007913d0;
S_0000021a00666b50 .scope module, "ex_mem_buffer" "EX_MEM_buffer" 3 157, 7 2 0, S_0000021a005d9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "EX_ALU_OUT";
    .port_info 3 /INPUT 32 "EX_rs2_out";
    .port_info 4 /INPUT 1 "EX_rd_indzero";
    .port_info 5 /INPUT 5 "EX_rd_ind";
    .port_info 6 /INPUT 12 "EX_opcode";
    .port_info 7 /INPUT 1 "EX_regwrite";
    .port_info 8 /INPUT 1 "EX_memread";
    .port_info 9 /INPUT 1 "EX_memwrite";
    .port_info 10 /OUTPUT 32 "MEM_ALU_OUT";
    .port_info 11 /OUTPUT 32 "MEM_rs2";
    .port_info 12 /OUTPUT 1 "MEM_rd_indzero";
    .port_info 13 /OUTPUT 5 "MEM_rd_ind";
    .port_info 14 /OUTPUT 12 "MEM_opcode";
    .port_info 15 /OUTPUT 1 "MEM_regwrite";
    .port_info 16 /OUTPUT 1 "MEM_memread";
    .port_info 17 /OUTPUT 1 "MEM_memwrite";
v0000021a00737180_0 .net "EX_ALU_OUT", 31 0, L_0000021a00852500;  alias, 1 drivers
v0000021a00737360_0 .net "EX_memread", 0 0, v0000021a00824d30_0;  alias, 1 drivers
v0000021a0071ffe0_0 .net "EX_memwrite", 0 0, v0000021a008250f0_0;  alias, 1 drivers
v0000021a007209e0_0 .net "EX_opcode", 11 0, v0000021a008259b0_0;  alias, 1 drivers
v0000021a00812890_0 .net "EX_rd_ind", 4 0, v0000021a00825410_0;  alias, 1 drivers
v0000021a00811e90_0 .net "EX_rd_indzero", 0 0, L_0000021a008cbcb0;  1 drivers
v0000021a00811df0_0 .net "EX_regwrite", 0 0, v0000021a00825690_0;  alias, 1 drivers
v0000021a008126b0_0 .net "EX_rs2_out", 31 0, v0000021a008245b0_0;  alias, 1 drivers
v0000021a00812570_0 .var "MEM_ALU_OUT", 31 0;
v0000021a008140f0_0 .var "MEM_memread", 0 0;
v0000021a008133d0_0 .var "MEM_memwrite", 0 0;
v0000021a00814370_0 .var "MEM_opcode", 11 0;
v0000021a00813fb0_0 .var "MEM_rd_ind", 4 0;
v0000021a00813650_0 .var "MEM_rd_indzero", 0 0;
v0000021a00812d90_0 .var "MEM_regwrite", 0 0;
v0000021a00813a10_0 .var "MEM_rs2", 31 0;
v0000021a00813830_0 .net "clk", 0 0, L_0000021a00864e30;  1 drivers
v0000021a00813510_0 .net "rst", 0 0, v0000021a00855020_0;  alias, 1 drivers
E_0000021a0079cd40 .event posedge, v0000021a00813510_0, v0000021a00813830_0;
S_0000021a005c9aa0 .scope module, "ex_stage" "EX_stage" 3 150, 8 1 0, S_0000021a005d9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "oper1";
    .port_info 2 /INPUT 32 "oper2";
    .port_info 3 /INPUT 12 "EX_opcode";
    .port_info 4 /OUTPUT 32 "alu_out";
    .port_info 5 /INPUT 1 "predicted";
    .port_info 6 /OUTPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "is_beq";
    .port_info 9 /INPUT 1 "is_bne";
    .port_info 10 /INPUT 1 "is_jal";
P_0000021a005b1490 .param/l "add" 0 9 6, C4<000000100000>;
P_0000021a005b14c8 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000021a005b1500 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000021a005b1538 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000021a005b1570 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000021a005b15a8 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000021a005b15e0 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000021a005b1618 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000021a005b1650 .param/l "j" 0 9 19, C4<000010000000>;
P_0000021a005b1688 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000021a005b16c0 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000021a005b16f8 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000021a005b1730 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000021a005b1768 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000021a005b17a0 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000021a005b17d8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000021a005b1810 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000021a005b1848 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000021a005b1880 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000021a005b18b8 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000021a005b18f0 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000021a005b1928 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000021a005b1960 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000021a005b1998 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000021a005b19d0 .param/l "xori" 0 9 12, C4<001110000000>;
L_0000021a00864110 .functor XOR 1, L_0000021a00863fc0, v0000021a00824510_0, C4<0>, C4<0>;
L_0000021a00864ab0 .functor NOT 1, L_0000021a00864110, C4<0>, C4<0>, C4<0>;
L_0000021a00864c70 .functor OR 1, v0000021a00855020_0, L_0000021a00864ab0, C4<0>, C4<0>;
L_0000021a00864ce0 .functor NOT 1, L_0000021a00864c70, C4<0>, C4<0>, C4<0>;
v0000021a008169e0_0 .net "ALU_OP", 3 0, v0000021a00817160_0;  1 drivers
v0000021a008172a0_0 .net "BranchDecision", 0 0, L_0000021a00863fc0;  1 drivers
v0000021a00817340_0 .net "CF", 0 0, v0000021a00815ea0_0;  1 drivers
v0000021a00816b20_0 .net "EX_opcode", 11 0, v0000021a008259b0_0;  alias, 1 drivers
v0000021a00816760_0 .net "Wrong_prediction", 0 0, L_0000021a00864ce0;  alias, 1 drivers
v0000021a00816580_0 .net "ZF", 0 0, L_0000021a008637e0;  1 drivers
L_0000021a00870ce8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000021a00815fe0_0 .net/2u *"_ivl_0", 31 0, L_0000021a00870ce8;  1 drivers
v0000021a00816a80_0 .net *"_ivl_11", 0 0, L_0000021a00864c70;  1 drivers
v0000021a00816f80_0 .net *"_ivl_2", 31 0, L_0000021a00852460;  1 drivers
v0000021a00817fc0_0 .net *"_ivl_6", 0 0, L_0000021a00864110;  1 drivers
v0000021a00817660_0 .net *"_ivl_8", 0 0, L_0000021a00864ab0;  1 drivers
v0000021a00817ac0_0 .net "alu_out", 31 0, L_0000021a00852500;  alias, 1 drivers
v0000021a00816620_0 .net "alu_outw", 31 0, v0000021a008166c0_0;  1 drivers
v0000021a00818560_0 .net "is_beq", 0 0, v0000021a00824970_0;  alias, 1 drivers
v0000021a00817980_0 .net "is_bne", 0 0, v0000021a00824a10_0;  alias, 1 drivers
v0000021a00816300_0 .net "is_jal", 0 0, v0000021a00824ab0_0;  alias, 1 drivers
v0000021a00817a20_0 .net "oper1", 31 0, v0000021a00824830_0;  alias, 1 drivers
v0000021a00815f40_0 .net "oper2", 31 0, v0000021a00825190_0;  alias, 1 drivers
v0000021a00817b60_0 .net "pc", 31 0, v0000021a008248d0_0;  alias, 1 drivers
v0000021a00817d40_0 .net "predicted", 0 0, v0000021a00824510_0;  alias, 1 drivers
v0000021a008161c0_0 .net "rst", 0 0, v0000021a00855020_0;  alias, 1 drivers
L_0000021a00852460 .arith/sum 32, v0000021a008248d0_0, L_0000021a00870ce8;
L_0000021a00852500 .functor MUXZ 32, v0000021a008166c0_0, L_0000021a00852460, v0000021a00824ab0_0, C4<>;
S_0000021a005c9c30 .scope module, "BDU" "BranchDecision" 8 22, 10 1 0, S_0000021a005c9aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "oper1";
    .port_info 1 /INPUT 32 "oper2";
    .port_info 2 /OUTPUT 1 "BranchDecision";
    .port_info 3 /INPUT 1 "is_beq";
    .port_info 4 /INPUT 1 "is_bne";
L_0000021a00863f50 .functor AND 1, v0000021a00824970_0, L_0000021a00864880, C4<1>, C4<1>;
L_0000021a00864420 .functor NOT 1, L_0000021a00864880, C4<0>, C4<0>, C4<0>;
L_0000021a008649d0 .functor AND 1, v0000021a00824a10_0, L_0000021a00864420, C4<1>, C4<1>;
L_0000021a00863fc0 .functor OR 1, L_0000021a00863f50, L_0000021a008649d0, C4<0>, C4<0>;
v0000021a00816440_0 .net "BranchDecision", 0 0, L_0000021a00863fc0;  alias, 1 drivers
v0000021a008181a0_0 .net *"_ivl_2", 0 0, L_0000021a00864420;  1 drivers
v0000021a00816c60_0 .net "is_beq", 0 0, v0000021a00824970_0;  alias, 1 drivers
v0000021a008164e0_0 .net "is_beq_taken", 0 0, L_0000021a00863f50;  1 drivers
v0000021a00816d00_0 .net "is_bne", 0 0, v0000021a00824a10_0;  alias, 1 drivers
v0000021a00817020_0 .net "is_bne_taken", 0 0, L_0000021a008649d0;  1 drivers
v0000021a00816e40_0 .net "is_eq", 0 0, L_0000021a00864880;  1 drivers
v0000021a008170c0_0 .net "oper1", 31 0, v0000021a00824830_0;  alias, 1 drivers
v0000021a008182e0_0 .net "oper2", 31 0, v0000021a00825190_0;  alias, 1 drivers
S_0000021a00610140 .scope module, "cmp1" "compare_equal" 10 15, 11 2 0, S_0000021a005c9c30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
L_0000021a008630e0 .functor XOR 1, L_0000021a008526e0, L_0000021a00852780, C4<0>, C4<0>;
L_0000021a008631c0 .functor XOR 1, L_0000021a00851740, L_0000021a008528c0, C4<0>, C4<0>;
L_0000021a008633f0 .functor XOR 1, L_0000021a00852a00, L_0000021a00852c80, C4<0>, C4<0>;
L_0000021a008635b0 .functor XOR 1, L_0000021a00852aa0, L_0000021a00852b40, C4<0>, C4<0>;
L_0000021a00864960 .functor XOR 1, L_0000021a00852be0, L_0000021a00852d20, C4<0>, C4<0>;
L_0000021a00864260 .functor XOR 1, L_0000021a00852dc0, L_0000021a00852e60, C4<0>, C4<0>;
L_0000021a00863700 .functor XOR 1, L_0000021a008d19d0, L_0000021a008d12f0, C4<0>, C4<0>;
L_0000021a00864570 .functor XOR 1, L_0000021a008d05d0, L_0000021a008cfb30, C4<0>, C4<0>;
L_0000021a00864490 .functor XOR 1, L_0000021a008cf8b0, L_0000021a008cfdb0, C4<0>, C4<0>;
L_0000021a00863d90 .functor XOR 1, L_0000021a008d00d0, L_0000021a008d1430, C4<0>, C4<0>;
L_0000021a008642d0 .functor XOR 1, L_0000021a008d0ad0, L_0000021a008d1890, C4<0>, C4<0>;
L_0000021a00863af0 .functor XOR 1, L_0000021a008cfef0, L_0000021a008d11b0, C4<0>, C4<0>;
L_0000021a00864340 .functor XOR 1, L_0000021a008cf770, L_0000021a008d0cb0, C4<0>, C4<0>;
L_0000021a00863770 .functor XOR 1, L_0000021a008d0850, L_0000021a008d1930, C4<0>, C4<0>;
L_0000021a008632a0 .functor XOR 1, L_0000021a008d1070, L_0000021a008d17f0, C4<0>, C4<0>;
L_0000021a00864650 .functor XOR 1, L_0000021a008cf810, L_0000021a008cf950, C4<0>, C4<0>;
L_0000021a00863b60 .functor XOR 1, L_0000021a008cfc70, L_0000021a008d1a70, C4<0>, C4<0>;
L_0000021a00864030 .functor XOR 1, L_0000021a008d08f0, L_0000021a008d1110, C4<0>, C4<0>;
L_0000021a00863460 .functor XOR 1, L_0000021a008d0fd0, L_0000021a008d1c50, C4<0>, C4<0>;
L_0000021a008643b0 .functor XOR 1, L_0000021a008d1b10, L_0000021a008d0350, C4<0>, C4<0>;
L_0000021a008640a0 .functor XOR 1, L_0000021a008d0990, L_0000021a008d0530, C4<0>, C4<0>;
L_0000021a00864b90 .functor XOR 1, L_0000021a008d1bb0, L_0000021a008d1250, C4<0>, C4<0>;
L_0000021a00863ee0 .functor XOR 1, L_0000021a008cf9f0, L_0000021a008d0a30, C4<0>, C4<0>;
L_0000021a008634d0 .functor XOR 1, L_0000021a008cf6d0, L_0000021a008d1cf0, C4<0>, C4<0>;
L_0000021a00863540 .functor XOR 1, L_0000021a008d1390, L_0000021a008d14d0, C4<0>, C4<0>;
L_0000021a008645e0 .functor XOR 1, L_0000021a008cfbd0, L_0000021a008d0210, C4<0>, C4<0>;
L_0000021a00863d20 .functor XOR 1, L_0000021a008cfa90, L_0000021a008cfe50, C4<0>, C4<0>;
L_0000021a00864730 .functor XOR 1, L_0000021a008d0170, L_0000021a008cfd10, C4<0>, C4<0>;
L_0000021a008638c0 .functor XOR 1, L_0000021a008cf590, L_0000021a008d03f0, C4<0>, C4<0>;
L_0000021a00863a10 .functor XOR 1, L_0000021a008d0b70, L_0000021a008d0df0, C4<0>, C4<0>;
L_0000021a00863930 .functor XOR 1, L_0000021a008d1570, L_0000021a008d1610, C4<0>, C4<0>;
L_0000021a00863c40 .functor XOR 1, L_0000021a008d0d50, L_0000021a008cff90, C4<0>, C4<0>;
L_0000021a00864880/0/0 .functor OR 1, L_0000021a008d16b0, L_0000021a008d1750, L_0000021a008d0030, L_0000021a008d02b0;
L_0000021a00864880/0/4 .functor OR 1, L_0000021a008d0670, L_0000021a008cf630, L_0000021a008d0490, L_0000021a008d0710;
L_0000021a00864880/0/8 .functor OR 1, L_0000021a008d07b0, L_0000021a008d0e90, L_0000021a008d0f30, L_0000021a008d1e30;
L_0000021a00864880/0/12 .functor OR 1, L_0000021a008d2150, L_0000021a008d1d90, L_0000021a008d1f70, L_0000021a008d21f0;
L_0000021a00864880/0/16 .functor OR 1, L_0000021a008d2010, L_0000021a008d2330, L_0000021a008d20b0, L_0000021a008d1ed0;
L_0000021a00864880/0/20 .functor OR 1, L_0000021a008d2290, L_0000021a008d23d0, L_0000021a008d2470, L_0000021a008ca810;
L_0000021a00864880/0/24 .functor OR 1, L_0000021a008cb490, L_0000021a008ca630, L_0000021a008cbe90, L_0000021a008ccc50;
L_0000021a00864880/0/28 .functor OR 1, L_0000021a008cc250, L_0000021a008cbad0, L_0000021a008cb710, L_0000021a008cb8f0;
L_0000021a00864880/1/0 .functor OR 1, L_0000021a00864880/0/0, L_0000021a00864880/0/4, L_0000021a00864880/0/8, L_0000021a00864880/0/12;
L_0000021a00864880/1/4 .functor OR 1, L_0000021a00864880/0/16, L_0000021a00864880/0/20, L_0000021a00864880/0/24, L_0000021a00864880/0/28;
L_0000021a00864880 .functor NOR 1, L_0000021a00864880/1/0, L_0000021a00864880/1/4, C4<0>, C4<0>;
v0000021a00813ab0_0 .net *"_ivl_0", 0 0, L_0000021a008630e0;  1 drivers
v0000021a00813d30_0 .net *"_ivl_101", 0 0, L_0000021a008d1a70;  1 drivers
v0000021a00813150_0 .net *"_ivl_102", 0 0, L_0000021a00864030;  1 drivers
v0000021a00812a70_0 .net *"_ivl_105", 0 0, L_0000021a008d08f0;  1 drivers
v0000021a00813bf0_0 .net *"_ivl_107", 0 0, L_0000021a008d1110;  1 drivers
v0000021a008130b0_0 .net *"_ivl_108", 0 0, L_0000021a00863460;  1 drivers
v0000021a00813c90_0 .net *"_ivl_11", 0 0, L_0000021a008528c0;  1 drivers
v0000021a00812250_0 .net *"_ivl_111", 0 0, L_0000021a008d0fd0;  1 drivers
v0000021a00811fd0_0 .net *"_ivl_113", 0 0, L_0000021a008d1c50;  1 drivers
v0000021a00814230_0 .net *"_ivl_114", 0 0, L_0000021a008643b0;  1 drivers
v0000021a008136f0_0 .net *"_ivl_117", 0 0, L_0000021a008d1b10;  1 drivers
v0000021a008122f0_0 .net *"_ivl_119", 0 0, L_0000021a008d0350;  1 drivers
v0000021a00814550_0 .net *"_ivl_12", 0 0, L_0000021a008633f0;  1 drivers
v0000021a00813470_0 .net *"_ivl_120", 0 0, L_0000021a008640a0;  1 drivers
v0000021a00814190_0 .net *"_ivl_123", 0 0, L_0000021a008d0990;  1 drivers
v0000021a00813dd0_0 .net *"_ivl_125", 0 0, L_0000021a008d0530;  1 drivers
v0000021a008135b0_0 .net *"_ivl_126", 0 0, L_0000021a00864b90;  1 drivers
v0000021a00812430_0 .net *"_ivl_129", 0 0, L_0000021a008d1bb0;  1 drivers
v0000021a00813e70_0 .net *"_ivl_131", 0 0, L_0000021a008d1250;  1 drivers
v0000021a00813970_0 .net *"_ivl_132", 0 0, L_0000021a00863ee0;  1 drivers
v0000021a00812b10_0 .net *"_ivl_135", 0 0, L_0000021a008cf9f0;  1 drivers
v0000021a00813f10_0 .net *"_ivl_137", 0 0, L_0000021a008d0a30;  1 drivers
v0000021a00814050_0 .net *"_ivl_138", 0 0, L_0000021a008634d0;  1 drivers
v0000021a008142d0_0 .net *"_ivl_141", 0 0, L_0000021a008cf6d0;  1 drivers
v0000021a00814410_0 .net *"_ivl_143", 0 0, L_0000021a008d1cf0;  1 drivers
v0000021a00812e30_0 .net *"_ivl_144", 0 0, L_0000021a00863540;  1 drivers
v0000021a008144b0_0 .net *"_ivl_147", 0 0, L_0000021a008d1390;  1 drivers
v0000021a008138d0_0 .net *"_ivl_149", 0 0, L_0000021a008d14d0;  1 drivers
v0000021a00812c50_0 .net *"_ivl_15", 0 0, L_0000021a00852a00;  1 drivers
v0000021a00812390_0 .net *"_ivl_150", 0 0, L_0000021a008645e0;  1 drivers
v0000021a00812ed0_0 .net *"_ivl_153", 0 0, L_0000021a008cfbd0;  1 drivers
v0000021a008131f0_0 .net *"_ivl_155", 0 0, L_0000021a008d0210;  1 drivers
v0000021a008127f0_0 .net *"_ivl_156", 0 0, L_0000021a00863d20;  1 drivers
v0000021a00812f70_0 .net *"_ivl_159", 0 0, L_0000021a008cfa90;  1 drivers
v0000021a00813330_0 .net *"_ivl_161", 0 0, L_0000021a008cfe50;  1 drivers
v0000021a00811f30_0 .net *"_ivl_162", 0 0, L_0000021a00864730;  1 drivers
v0000021a00812070_0 .net *"_ivl_165", 0 0, L_0000021a008d0170;  1 drivers
v0000021a00812110_0 .net *"_ivl_167", 0 0, L_0000021a008cfd10;  1 drivers
v0000021a008121b0_0 .net *"_ivl_168", 0 0, L_0000021a008638c0;  1 drivers
v0000021a008124d0_0 .net *"_ivl_17", 0 0, L_0000021a00852c80;  1 drivers
v0000021a00812bb0_0 .net *"_ivl_171", 0 0, L_0000021a008cf590;  1 drivers
v0000021a00812610_0 .net *"_ivl_173", 0 0, L_0000021a008d03f0;  1 drivers
v0000021a00812cf0_0 .net *"_ivl_174", 0 0, L_0000021a00863a10;  1 drivers
v0000021a00812750_0 .net *"_ivl_177", 0 0, L_0000021a008d0b70;  1 drivers
v0000021a00812930_0 .net *"_ivl_179", 0 0, L_0000021a008d0df0;  1 drivers
v0000021a008129d0_0 .net *"_ivl_18", 0 0, L_0000021a008635b0;  1 drivers
v0000021a00813010_0 .net *"_ivl_180", 0 0, L_0000021a00863930;  1 drivers
v0000021a00813790_0 .net *"_ivl_183", 0 0, L_0000021a008d1570;  1 drivers
v0000021a00813290_0 .net *"_ivl_185", 0 0, L_0000021a008d1610;  1 drivers
v0000021a00815bd0_0 .net *"_ivl_186", 0 0, L_0000021a00863c40;  1 drivers
v0000021a00814e10_0 .net *"_ivl_190", 0 0, L_0000021a008d0d50;  1 drivers
v0000021a00814ff0_0 .net *"_ivl_192", 0 0, L_0000021a008cff90;  1 drivers
v0000021a00814b90_0 .net *"_ivl_194", 0 0, L_0000021a008d16b0;  1 drivers
v0000021a00814c30_0 .net *"_ivl_196", 0 0, L_0000021a008d1750;  1 drivers
v0000021a00815310_0 .net *"_ivl_198", 0 0, L_0000021a008d0030;  1 drivers
v0000021a00814d70_0 .net *"_ivl_200", 0 0, L_0000021a008d02b0;  1 drivers
v0000021a00815630_0 .net *"_ivl_202", 0 0, L_0000021a008d0670;  1 drivers
v0000021a00815130_0 .net *"_ivl_204", 0 0, L_0000021a008cf630;  1 drivers
v0000021a008145f0_0 .net *"_ivl_206", 0 0, L_0000021a008d0490;  1 drivers
v0000021a00814eb0_0 .net *"_ivl_208", 0 0, L_0000021a008d0710;  1 drivers
v0000021a00815090_0 .net *"_ivl_21", 0 0, L_0000021a00852aa0;  1 drivers
v0000021a00815a90_0 .net *"_ivl_210", 0 0, L_0000021a008d07b0;  1 drivers
v0000021a00814730_0 .net *"_ivl_212", 0 0, L_0000021a008d0e90;  1 drivers
v0000021a00814cd0_0 .net *"_ivl_214", 0 0, L_0000021a008d0f30;  1 drivers
v0000021a00815270_0 .net *"_ivl_216", 0 0, L_0000021a008d1e30;  1 drivers
v0000021a00815b30_0 .net *"_ivl_218", 0 0, L_0000021a008d2150;  1 drivers
v0000021a008154f0_0 .net *"_ivl_220", 0 0, L_0000021a008d1d90;  1 drivers
v0000021a00814910_0 .net *"_ivl_222", 0 0, L_0000021a008d1f70;  1 drivers
v0000021a00814690_0 .net *"_ivl_224", 0 0, L_0000021a008d21f0;  1 drivers
v0000021a008159f0_0 .net *"_ivl_226", 0 0, L_0000021a008d2010;  1 drivers
v0000021a00814af0_0 .net *"_ivl_228", 0 0, L_0000021a008d2330;  1 drivers
v0000021a00814870_0 .net *"_ivl_23", 0 0, L_0000021a00852b40;  1 drivers
v0000021a00815590_0 .net *"_ivl_230", 0 0, L_0000021a008d20b0;  1 drivers
v0000021a008151d0_0 .net *"_ivl_232", 0 0, L_0000021a008d1ed0;  1 drivers
v0000021a008153b0_0 .net *"_ivl_234", 0 0, L_0000021a008d2290;  1 drivers
v0000021a00814f50_0 .net *"_ivl_236", 0 0, L_0000021a008d23d0;  1 drivers
v0000021a008156d0_0 .net *"_ivl_238", 0 0, L_0000021a008d2470;  1 drivers
v0000021a008147d0_0 .net *"_ivl_24", 0 0, L_0000021a00864960;  1 drivers
v0000021a00815450_0 .net *"_ivl_240", 0 0, L_0000021a008ca810;  1 drivers
v0000021a00815770_0 .net *"_ivl_242", 0 0, L_0000021a008cb490;  1 drivers
v0000021a00815810_0 .net *"_ivl_244", 0 0, L_0000021a008ca630;  1 drivers
v0000021a008158b0_0 .net *"_ivl_246", 0 0, L_0000021a008cbe90;  1 drivers
v0000021a00815950_0 .net *"_ivl_248", 0 0, L_0000021a008ccc50;  1 drivers
v0000021a00815c70_0 .net *"_ivl_250", 0 0, L_0000021a008cc250;  1 drivers
v0000021a008149b0_0 .net *"_ivl_252", 0 0, L_0000021a008cbad0;  1 drivers
v0000021a00814a50_0 .net *"_ivl_254", 0 0, L_0000021a008cb710;  1 drivers
v0000021a00738080_0 .net *"_ivl_256", 0 0, L_0000021a008cb8f0;  1 drivers
v0000021a00818880_0 .net *"_ivl_27", 0 0, L_0000021a00852be0;  1 drivers
v0000021a00819a00_0 .net *"_ivl_29", 0 0, L_0000021a00852d20;  1 drivers
v0000021a008190a0_0 .net *"_ivl_3", 0 0, L_0000021a008526e0;  1 drivers
v0000021a008193c0_0 .net *"_ivl_30", 0 0, L_0000021a00864260;  1 drivers
v0000021a00819140_0 .net *"_ivl_33", 0 0, L_0000021a00852dc0;  1 drivers
v0000021a00818ba0_0 .net *"_ivl_35", 0 0, L_0000021a00852e60;  1 drivers
v0000021a00818920_0 .net *"_ivl_36", 0 0, L_0000021a00863700;  1 drivers
v0000021a00818600_0 .net *"_ivl_39", 0 0, L_0000021a008d19d0;  1 drivers
v0000021a00819500_0 .net *"_ivl_41", 0 0, L_0000021a008d12f0;  1 drivers
v0000021a008191e0_0 .net *"_ivl_42", 0 0, L_0000021a00864570;  1 drivers
v0000021a00819aa0_0 .net *"_ivl_45", 0 0, L_0000021a008d05d0;  1 drivers
v0000021a008189c0_0 .net *"_ivl_47", 0 0, L_0000021a008cfb30;  1 drivers
v0000021a00819780_0 .net *"_ivl_48", 0 0, L_0000021a00864490;  1 drivers
v0000021a00819320_0 .net *"_ivl_5", 0 0, L_0000021a00852780;  1 drivers
v0000021a00819640_0 .net *"_ivl_51", 0 0, L_0000021a008cf8b0;  1 drivers
v0000021a00818c40_0 .net *"_ivl_53", 0 0, L_0000021a008cfdb0;  1 drivers
v0000021a00819280_0 .net *"_ivl_54", 0 0, L_0000021a00863d90;  1 drivers
v0000021a00818b00_0 .net *"_ivl_57", 0 0, L_0000021a008d00d0;  1 drivers
v0000021a00818a60_0 .net *"_ivl_59", 0 0, L_0000021a008d1430;  1 drivers
v0000021a00818ce0_0 .net *"_ivl_6", 0 0, L_0000021a008631c0;  1 drivers
v0000021a00819460_0 .net *"_ivl_60", 0 0, L_0000021a008642d0;  1 drivers
v0000021a008186a0_0 .net *"_ivl_63", 0 0, L_0000021a008d0ad0;  1 drivers
v0000021a008195a0_0 .net *"_ivl_65", 0 0, L_0000021a008d1890;  1 drivers
v0000021a00819b40_0 .net *"_ivl_66", 0 0, L_0000021a00863af0;  1 drivers
v0000021a008196e0_0 .net *"_ivl_69", 0 0, L_0000021a008cfef0;  1 drivers
v0000021a00819820_0 .net *"_ivl_71", 0 0, L_0000021a008d11b0;  1 drivers
v0000021a008198c0_0 .net *"_ivl_72", 0 0, L_0000021a00864340;  1 drivers
v0000021a00819960_0 .net *"_ivl_75", 0 0, L_0000021a008cf770;  1 drivers
v0000021a00819be0_0 .net *"_ivl_77", 0 0, L_0000021a008d0cb0;  1 drivers
v0000021a00819c80_0 .net *"_ivl_78", 0 0, L_0000021a00863770;  1 drivers
v0000021a00818e20_0 .net *"_ivl_81", 0 0, L_0000021a008d0850;  1 drivers
v0000021a00818740_0 .net *"_ivl_83", 0 0, L_0000021a008d1930;  1 drivers
v0000021a008187e0_0 .net *"_ivl_84", 0 0, L_0000021a008632a0;  1 drivers
v0000021a00818d80_0 .net *"_ivl_87", 0 0, L_0000021a008d1070;  1 drivers
v0000021a00818ec0_0 .net *"_ivl_89", 0 0, L_0000021a008d17f0;  1 drivers
v0000021a00818f60_0 .net *"_ivl_9", 0 0, L_0000021a00851740;  1 drivers
v0000021a00819000_0 .net *"_ivl_90", 0 0, L_0000021a00864650;  1 drivers
v0000021a00816da0_0 .net *"_ivl_93", 0 0, L_0000021a008cf810;  1 drivers
v0000021a00816ee0_0 .net *"_ivl_95", 0 0, L_0000021a008cf950;  1 drivers
v0000021a00816bc0_0 .net *"_ivl_96", 0 0, L_0000021a00863b60;  1 drivers
v0000021a008184c0_0 .net *"_ivl_99", 0 0, L_0000021a008cfc70;  1 drivers
v0000021a008163a0_0 .net "a", 31 0, v0000021a00824830_0;  alias, 1 drivers
v0000021a00817f20_0 .net "b", 31 0, v0000021a00825190_0;  alias, 1 drivers
v0000021a00818100_0 .net "out", 0 0, L_0000021a00864880;  alias, 1 drivers
v0000021a00817520_0 .net "temp", 31 0, L_0000021a008d0c10;  1 drivers
L_0000021a008526e0 .part v0000021a00824830_0, 0, 1;
L_0000021a00852780 .part v0000021a00825190_0, 0, 1;
L_0000021a00851740 .part v0000021a00824830_0, 1, 1;
L_0000021a008528c0 .part v0000021a00825190_0, 1, 1;
L_0000021a00852a00 .part v0000021a00824830_0, 2, 1;
L_0000021a00852c80 .part v0000021a00825190_0, 2, 1;
L_0000021a00852aa0 .part v0000021a00824830_0, 3, 1;
L_0000021a00852b40 .part v0000021a00825190_0, 3, 1;
L_0000021a00852be0 .part v0000021a00824830_0, 4, 1;
L_0000021a00852d20 .part v0000021a00825190_0, 4, 1;
L_0000021a00852dc0 .part v0000021a00824830_0, 5, 1;
L_0000021a00852e60 .part v0000021a00825190_0, 5, 1;
L_0000021a008d19d0 .part v0000021a00824830_0, 6, 1;
L_0000021a008d12f0 .part v0000021a00825190_0, 6, 1;
L_0000021a008d05d0 .part v0000021a00824830_0, 7, 1;
L_0000021a008cfb30 .part v0000021a00825190_0, 7, 1;
L_0000021a008cf8b0 .part v0000021a00824830_0, 8, 1;
L_0000021a008cfdb0 .part v0000021a00825190_0, 8, 1;
L_0000021a008d00d0 .part v0000021a00824830_0, 9, 1;
L_0000021a008d1430 .part v0000021a00825190_0, 9, 1;
L_0000021a008d0ad0 .part v0000021a00824830_0, 10, 1;
L_0000021a008d1890 .part v0000021a00825190_0, 10, 1;
L_0000021a008cfef0 .part v0000021a00824830_0, 11, 1;
L_0000021a008d11b0 .part v0000021a00825190_0, 11, 1;
L_0000021a008cf770 .part v0000021a00824830_0, 12, 1;
L_0000021a008d0cb0 .part v0000021a00825190_0, 12, 1;
L_0000021a008d0850 .part v0000021a00824830_0, 13, 1;
L_0000021a008d1930 .part v0000021a00825190_0, 13, 1;
L_0000021a008d1070 .part v0000021a00824830_0, 14, 1;
L_0000021a008d17f0 .part v0000021a00825190_0, 14, 1;
L_0000021a008cf810 .part v0000021a00824830_0, 15, 1;
L_0000021a008cf950 .part v0000021a00825190_0, 15, 1;
L_0000021a008cfc70 .part v0000021a00824830_0, 16, 1;
L_0000021a008d1a70 .part v0000021a00825190_0, 16, 1;
L_0000021a008d08f0 .part v0000021a00824830_0, 17, 1;
L_0000021a008d1110 .part v0000021a00825190_0, 17, 1;
L_0000021a008d0fd0 .part v0000021a00824830_0, 18, 1;
L_0000021a008d1c50 .part v0000021a00825190_0, 18, 1;
L_0000021a008d1b10 .part v0000021a00824830_0, 19, 1;
L_0000021a008d0350 .part v0000021a00825190_0, 19, 1;
L_0000021a008d0990 .part v0000021a00824830_0, 20, 1;
L_0000021a008d0530 .part v0000021a00825190_0, 20, 1;
L_0000021a008d1bb0 .part v0000021a00824830_0, 21, 1;
L_0000021a008d1250 .part v0000021a00825190_0, 21, 1;
L_0000021a008cf9f0 .part v0000021a00824830_0, 22, 1;
L_0000021a008d0a30 .part v0000021a00825190_0, 22, 1;
L_0000021a008cf6d0 .part v0000021a00824830_0, 23, 1;
L_0000021a008d1cf0 .part v0000021a00825190_0, 23, 1;
L_0000021a008d1390 .part v0000021a00824830_0, 24, 1;
L_0000021a008d14d0 .part v0000021a00825190_0, 24, 1;
L_0000021a008cfbd0 .part v0000021a00824830_0, 25, 1;
L_0000021a008d0210 .part v0000021a00825190_0, 25, 1;
L_0000021a008cfa90 .part v0000021a00824830_0, 26, 1;
L_0000021a008cfe50 .part v0000021a00825190_0, 26, 1;
L_0000021a008d0170 .part v0000021a00824830_0, 27, 1;
L_0000021a008cfd10 .part v0000021a00825190_0, 27, 1;
L_0000021a008cf590 .part v0000021a00824830_0, 28, 1;
L_0000021a008d03f0 .part v0000021a00825190_0, 28, 1;
L_0000021a008d0b70 .part v0000021a00824830_0, 29, 1;
L_0000021a008d0df0 .part v0000021a00825190_0, 29, 1;
L_0000021a008d1570 .part v0000021a00824830_0, 30, 1;
L_0000021a008d1610 .part v0000021a00825190_0, 30, 1;
LS_0000021a008d0c10_0_0 .concat8 [ 1 1 1 1], L_0000021a008630e0, L_0000021a008631c0, L_0000021a008633f0, L_0000021a008635b0;
LS_0000021a008d0c10_0_4 .concat8 [ 1 1 1 1], L_0000021a00864960, L_0000021a00864260, L_0000021a00863700, L_0000021a00864570;
LS_0000021a008d0c10_0_8 .concat8 [ 1 1 1 1], L_0000021a00864490, L_0000021a00863d90, L_0000021a008642d0, L_0000021a00863af0;
LS_0000021a008d0c10_0_12 .concat8 [ 1 1 1 1], L_0000021a00864340, L_0000021a00863770, L_0000021a008632a0, L_0000021a00864650;
LS_0000021a008d0c10_0_16 .concat8 [ 1 1 1 1], L_0000021a00863b60, L_0000021a00864030, L_0000021a00863460, L_0000021a008643b0;
LS_0000021a008d0c10_0_20 .concat8 [ 1 1 1 1], L_0000021a008640a0, L_0000021a00864b90, L_0000021a00863ee0, L_0000021a008634d0;
LS_0000021a008d0c10_0_24 .concat8 [ 1 1 1 1], L_0000021a00863540, L_0000021a008645e0, L_0000021a00863d20, L_0000021a00864730;
LS_0000021a008d0c10_0_28 .concat8 [ 1 1 1 1], L_0000021a008638c0, L_0000021a00863a10, L_0000021a00863930, L_0000021a00863c40;
LS_0000021a008d0c10_1_0 .concat8 [ 4 4 4 4], LS_0000021a008d0c10_0_0, LS_0000021a008d0c10_0_4, LS_0000021a008d0c10_0_8, LS_0000021a008d0c10_0_12;
LS_0000021a008d0c10_1_4 .concat8 [ 4 4 4 4], LS_0000021a008d0c10_0_16, LS_0000021a008d0c10_0_20, LS_0000021a008d0c10_0_24, LS_0000021a008d0c10_0_28;
L_0000021a008d0c10 .concat8 [ 16 16 0 0], LS_0000021a008d0c10_1_0, LS_0000021a008d0c10_1_4;
L_0000021a008d0d50 .part v0000021a00824830_0, 31, 1;
L_0000021a008cff90 .part v0000021a00825190_0, 31, 1;
L_0000021a008d16b0 .part L_0000021a008d0c10, 0, 1;
L_0000021a008d1750 .part L_0000021a008d0c10, 1, 1;
L_0000021a008d0030 .part L_0000021a008d0c10, 2, 1;
L_0000021a008d02b0 .part L_0000021a008d0c10, 3, 1;
L_0000021a008d0670 .part L_0000021a008d0c10, 4, 1;
L_0000021a008cf630 .part L_0000021a008d0c10, 5, 1;
L_0000021a008d0490 .part L_0000021a008d0c10, 6, 1;
L_0000021a008d0710 .part L_0000021a008d0c10, 7, 1;
L_0000021a008d07b0 .part L_0000021a008d0c10, 8, 1;
L_0000021a008d0e90 .part L_0000021a008d0c10, 9, 1;
L_0000021a008d0f30 .part L_0000021a008d0c10, 10, 1;
L_0000021a008d1e30 .part L_0000021a008d0c10, 11, 1;
L_0000021a008d2150 .part L_0000021a008d0c10, 12, 1;
L_0000021a008d1d90 .part L_0000021a008d0c10, 13, 1;
L_0000021a008d1f70 .part L_0000021a008d0c10, 14, 1;
L_0000021a008d21f0 .part L_0000021a008d0c10, 15, 1;
L_0000021a008d2010 .part L_0000021a008d0c10, 16, 1;
L_0000021a008d2330 .part L_0000021a008d0c10, 17, 1;
L_0000021a008d20b0 .part L_0000021a008d0c10, 18, 1;
L_0000021a008d1ed0 .part L_0000021a008d0c10, 19, 1;
L_0000021a008d2290 .part L_0000021a008d0c10, 20, 1;
L_0000021a008d23d0 .part L_0000021a008d0c10, 21, 1;
L_0000021a008d2470 .part L_0000021a008d0c10, 22, 1;
L_0000021a008ca810 .part L_0000021a008d0c10, 23, 1;
L_0000021a008cb490 .part L_0000021a008d0c10, 24, 1;
L_0000021a008ca630 .part L_0000021a008d0c10, 25, 1;
L_0000021a008cbe90 .part L_0000021a008d0c10, 26, 1;
L_0000021a008ccc50 .part L_0000021a008d0c10, 27, 1;
L_0000021a008cc250 .part L_0000021a008d0c10, 28, 1;
L_0000021a008cbad0 .part L_0000021a008d0c10, 29, 1;
L_0000021a008cb710 .part L_0000021a008d0c10, 30, 1;
L_0000021a008cb8f0 .part L_0000021a008d0c10, 31, 1;
S_0000021a006102d0 .scope module, "alu" "ALU" 8 18, 12 1 0, S_0000021a005c9aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "res";
    .port_info 3 /OUTPUT 1 "ZF";
    .port_info 4 /OUTPUT 1 "CF";
    .port_info 5 /INPUT 4 "ALUOP";
P_0000021a0079cdc0 .param/l "bit_width" 0 12 3, +C4<00000000000000000000000000100000>;
L_0000021a008637e0 .functor NOT 1, L_0000021a008525a0, C4<0>, C4<0>, C4<0>;
v0000021a00818380_0 .net "A", 31 0, v0000021a00824830_0;  alias, 1 drivers
v0000021a00817840_0 .net "ALUOP", 3 0, v0000021a00817160_0;  alias, 1 drivers
v0000021a00817200_0 .net "B", 31 0, v0000021a00825190_0;  alias, 1 drivers
v0000021a00815ea0_0 .var "CF", 0 0;
v0000021a00816260_0 .net "ZF", 0 0, L_0000021a008637e0;  alias, 1 drivers
v0000021a00815e00_0 .net *"_ivl_1", 0 0, L_0000021a008525a0;  1 drivers
v0000021a008166c0_0 .var "res", 31 0;
E_0000021a0079ce00 .event anyedge, v0000021a00817840_0, v0000021a008163a0_0, v0000021a00817f20_0, v0000021a00815ea0_0;
L_0000021a008525a0 .reduce/or v0000021a008166c0_0;
S_0000021a0060d8a0 .scope module, "alu_oper" "ALU_OPER" 8 16, 13 15 0, S_0000021a005c9aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "opcode";
    .port_info 1 /OUTPUT 4 "ALU_OP";
P_0000021a0081a5c0 .param/l "add" 0 9 6, C4<000000100000>;
P_0000021a0081a5f8 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000021a0081a630 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000021a0081a668 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000021a0081a6a0 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000021a0081a6d8 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000021a0081a710 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000021a0081a748 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000021a0081a780 .param/l "j" 0 9 19, C4<000010000000>;
P_0000021a0081a7b8 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000021a0081a7f0 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000021a0081a828 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000021a0081a860 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000021a0081a898 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000021a0081a8d0 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000021a0081a908 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000021a0081a940 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000021a0081a978 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000021a0081a9b0 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000021a0081a9e8 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000021a0081aa20 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000021a0081aa58 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000021a0081aa90 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000021a0081aac8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000021a0081ab00 .param/l "xori" 0 9 12, C4<001110000000>;
v0000021a00817160_0 .var "ALU_OP", 3 0;
v0000021a00818060_0 .net "opcode", 11 0, v0000021a008259b0_0;  alias, 1 drivers
E_0000021a0079ce80 .event anyedge, v0000021a007209e0_0;
S_0000021a0060da30 .scope module, "forwarding_stage" "FORWARDING_stage" 3 132, 14 1 0, S_0000021a005d9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "rs1";
    .port_info 1 /INPUT 32 "id_haz";
    .port_info 2 /INPUT 32 "ex_haz";
    .port_info 3 /INPUT 32 "mem_haz";
    .port_info 4 /INPUT 32 "pc";
    .port_info 5 /INPUT 2 "alu_selA";
    .port_info 6 /OUTPUT 32 "oper1";
    .port_info 7 /INPUT 32 "EX1_forward_to_B";
    .port_info 8 /INPUT 2 "alu_selB";
    .port_info 9 /OUTPUT 32 "oper2";
    .port_info 10 /INPUT 32 "rs2_in";
    .port_info 11 /INPUT 2 "store_rs2_forward";
    .port_info 12 /OUTPUT 32 "rs2_out";
    .port_info 13 /INPUT 1 "is_jr";
    .port_info 14 /INPUT 32 "EX_PFC";
    .port_info 15 /OUTPUT 32 "EX_PFC_to_IF";
v0000021a00822b70_0 .net "EX1_forward_to_B", 31 0, v0000021a008222b0_0;  alias, 1 drivers
v0000021a00822170_0 .net "EX_PFC", 31 0, v0000021a00822210_0;  alias, 1 drivers
v0000021a008232f0_0 .net "EX_PFC_to_IF", 31 0, L_0000021a008516a0;  alias, 1 drivers
v0000021a00822850_0 .net "alu_selA", 1 0, L_0000021a008552a0;  alias, 1 drivers
v0000021a00823b10_0 .net "alu_selB", 1 0, L_0000021a00856920;  alias, 1 drivers
v0000021a00823390_0 .net "ex_haz", 31 0, v0000021a00812570_0;  alias, 1 drivers
v0000021a00822710_0 .net "id_haz", 31 0, L_0000021a00852500;  alias, 1 drivers
v0000021a00823f70_0 .net "is_jr", 0 0, v0000021a00823bb0_0;  alias, 1 drivers
v0000021a00821bd0_0 .net "mem_haz", 31 0, L_0000021a00864f10;  alias, 1 drivers
v0000021a00824290_0 .net "oper1", 31 0, L_0000021a0085b2b0;  alias, 1 drivers
v0000021a00822030_0 .net "oper2", 31 0, L_0000021a00863620;  alias, 1 drivers
v0000021a00821f90_0 .net "pc", 31 0, v0000021a00822350_0;  alias, 1 drivers
v0000021a00821c70_0 .net "rs1", 31 0, v0000021a008231b0_0;  alias, 1 drivers
v0000021a008227b0_0 .net "rs2_in", 31 0, v0000021a00824010_0;  alias, 1 drivers
v0000021a00822fd0_0 .net "rs2_out", 31 0, L_0000021a00863230;  alias, 1 drivers
v0000021a00821ef0_0 .net "store_rs2_forward", 1 0, L_0000021a00857e60;  alias, 1 drivers
L_0000021a008516a0 .functor MUXZ 32, v0000021a00822210_0, L_0000021a0085b2b0, v0000021a00823bb0_0, C4<>;
S_0000021a005c8200 .scope module, "alu_oper1" "MUX_4x1" 14 21, 15 11 0, S_0000021a0060da30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_0000021a0079d0c0 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_0000021a0085a3d0 .functor NOT 1, L_0000021a00851d80, C4<0>, C4<0>, C4<0>;
L_0000021a0085a440 .functor NOT 1, L_0000021a00851a60, C4<0>, C4<0>, C4<0>;
L_0000021a0085a4b0 .functor NOT 1, L_0000021a00851600, C4<0>, C4<0>, C4<0>;
L_0000021a0085ac20 .functor NOT 1, L_0000021a00851560, C4<0>, C4<0>, C4<0>;
L_0000021a0085ad00 .functor AND 32, L_0000021a0085a8a0, v0000021a008231b0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000021a0085ade0 .functor AND 32, L_0000021a0085aad0, L_0000021a00864f10, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000021a0085ae50 .functor OR 32, L_0000021a0085ad00, L_0000021a0085ade0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000021a0085aec0 .functor AND 32, L_0000021a0085a520, v0000021a00812570_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000021a0085af30 .functor OR 32, L_0000021a0085ae50, L_0000021a0085aec0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000021a0085b1d0 .functor AND 32, L_0000021a0085ad70, L_0000021a00852500, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000021a0085b2b0 .functor OR 32, L_0000021a0085af30, L_0000021a0085b1d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000021a008178e0_0 .net *"_ivl_1", 0 0, L_0000021a00851d80;  1 drivers
v0000021a00817ca0_0 .net *"_ivl_13", 0 0, L_0000021a00851600;  1 drivers
v0000021a00817e80_0 .net *"_ivl_14", 0 0, L_0000021a0085a4b0;  1 drivers
v0000021a00818240_0 .net *"_ivl_19", 0 0, L_0000021a00852000;  1 drivers
v0000021a00818420_0 .net *"_ivl_2", 0 0, L_0000021a0085a3d0;  1 drivers
v0000021a0081f990_0 .net *"_ivl_23", 0 0, L_0000021a00853360;  1 drivers
v0000021a0081f0d0_0 .net *"_ivl_27", 0 0, L_0000021a00851560;  1 drivers
v0000021a0081f210_0 .net *"_ivl_28", 0 0, L_0000021a0085ac20;  1 drivers
v0000021a0081eef0_0 .net *"_ivl_33", 0 0, L_0000021a00851ba0;  1 drivers
v0000021a0081e6d0_0 .net *"_ivl_37", 0 0, L_0000021a00851880;  1 drivers
v0000021a0081e450_0 .net *"_ivl_40", 31 0, L_0000021a0085ad00;  1 drivers
v0000021a0081f170_0 .net *"_ivl_42", 31 0, L_0000021a0085ade0;  1 drivers
v0000021a0081ebd0_0 .net *"_ivl_44", 31 0, L_0000021a0085ae50;  1 drivers
v0000021a0081ee50_0 .net *"_ivl_46", 31 0, L_0000021a0085aec0;  1 drivers
v0000021a0081e8b0_0 .net *"_ivl_48", 31 0, L_0000021a0085af30;  1 drivers
v0000021a0081f2b0_0 .net *"_ivl_50", 31 0, L_0000021a0085b1d0;  1 drivers
v0000021a0081e3b0_0 .net *"_ivl_7", 0 0, L_0000021a00851a60;  1 drivers
v0000021a0081ed10_0 .net *"_ivl_8", 0 0, L_0000021a0085a440;  1 drivers
v0000021a0081ef90_0 .net "ina", 31 0, v0000021a008231b0_0;  alias, 1 drivers
v0000021a0081f530_0 .net "inb", 31 0, L_0000021a00864f10;  alias, 1 drivers
v0000021a0081f030_0 .net "inc", 31 0, v0000021a00812570_0;  alias, 1 drivers
v0000021a0081f350_0 .net "ind", 31 0, L_0000021a00852500;  alias, 1 drivers
v0000021a0081fa30_0 .net "out", 31 0, L_0000021a0085b2b0;  alias, 1 drivers
v0000021a0081f7b0_0 .net "s0", 31 0, L_0000021a0085a8a0;  1 drivers
v0000021a0081f5d0_0 .net "s1", 31 0, L_0000021a0085aad0;  1 drivers
v0000021a0081e810_0 .net "s2", 31 0, L_0000021a0085a520;  1 drivers
v0000021a0081e4f0_0 .net "s3", 31 0, L_0000021a0085ad70;  1 drivers
v0000021a0081f670_0 .net "sel", 1 0, L_0000021a008552a0;  alias, 1 drivers
L_0000021a00851d80 .part L_0000021a008552a0, 1, 1;
LS_0000021a00853720_0_0 .concat [ 1 1 1 1], L_0000021a0085a3d0, L_0000021a0085a3d0, L_0000021a0085a3d0, L_0000021a0085a3d0;
LS_0000021a00853720_0_4 .concat [ 1 1 1 1], L_0000021a0085a3d0, L_0000021a0085a3d0, L_0000021a0085a3d0, L_0000021a0085a3d0;
LS_0000021a00853720_0_8 .concat [ 1 1 1 1], L_0000021a0085a3d0, L_0000021a0085a3d0, L_0000021a0085a3d0, L_0000021a0085a3d0;
LS_0000021a00853720_0_12 .concat [ 1 1 1 1], L_0000021a0085a3d0, L_0000021a0085a3d0, L_0000021a0085a3d0, L_0000021a0085a3d0;
LS_0000021a00853720_0_16 .concat [ 1 1 1 1], L_0000021a0085a3d0, L_0000021a0085a3d0, L_0000021a0085a3d0, L_0000021a0085a3d0;
LS_0000021a00853720_0_20 .concat [ 1 1 1 1], L_0000021a0085a3d0, L_0000021a0085a3d0, L_0000021a0085a3d0, L_0000021a0085a3d0;
LS_0000021a00853720_0_24 .concat [ 1 1 1 1], L_0000021a0085a3d0, L_0000021a0085a3d0, L_0000021a0085a3d0, L_0000021a0085a3d0;
LS_0000021a00853720_0_28 .concat [ 1 1 1 1], L_0000021a0085a3d0, L_0000021a0085a3d0, L_0000021a0085a3d0, L_0000021a0085a3d0;
LS_0000021a00853720_1_0 .concat [ 4 4 4 4], LS_0000021a00853720_0_0, LS_0000021a00853720_0_4, LS_0000021a00853720_0_8, LS_0000021a00853720_0_12;
LS_0000021a00853720_1_4 .concat [ 4 4 4 4], LS_0000021a00853720_0_16, LS_0000021a00853720_0_20, LS_0000021a00853720_0_24, LS_0000021a00853720_0_28;
L_0000021a00853720 .concat [ 16 16 0 0], LS_0000021a00853720_1_0, LS_0000021a00853720_1_4;
L_0000021a00851a60 .part L_0000021a008552a0, 0, 1;
LS_0000021a00851e20_0_0 .concat [ 1 1 1 1], L_0000021a0085a440, L_0000021a0085a440, L_0000021a0085a440, L_0000021a0085a440;
LS_0000021a00851e20_0_4 .concat [ 1 1 1 1], L_0000021a0085a440, L_0000021a0085a440, L_0000021a0085a440, L_0000021a0085a440;
LS_0000021a00851e20_0_8 .concat [ 1 1 1 1], L_0000021a0085a440, L_0000021a0085a440, L_0000021a0085a440, L_0000021a0085a440;
LS_0000021a00851e20_0_12 .concat [ 1 1 1 1], L_0000021a0085a440, L_0000021a0085a440, L_0000021a0085a440, L_0000021a0085a440;
LS_0000021a00851e20_0_16 .concat [ 1 1 1 1], L_0000021a0085a440, L_0000021a0085a440, L_0000021a0085a440, L_0000021a0085a440;
LS_0000021a00851e20_0_20 .concat [ 1 1 1 1], L_0000021a0085a440, L_0000021a0085a440, L_0000021a0085a440, L_0000021a0085a440;
LS_0000021a00851e20_0_24 .concat [ 1 1 1 1], L_0000021a0085a440, L_0000021a0085a440, L_0000021a0085a440, L_0000021a0085a440;
LS_0000021a00851e20_0_28 .concat [ 1 1 1 1], L_0000021a0085a440, L_0000021a0085a440, L_0000021a0085a440, L_0000021a0085a440;
LS_0000021a00851e20_1_0 .concat [ 4 4 4 4], LS_0000021a00851e20_0_0, LS_0000021a00851e20_0_4, LS_0000021a00851e20_0_8, LS_0000021a00851e20_0_12;
LS_0000021a00851e20_1_4 .concat [ 4 4 4 4], LS_0000021a00851e20_0_16, LS_0000021a00851e20_0_20, LS_0000021a00851e20_0_24, LS_0000021a00851e20_0_28;
L_0000021a00851e20 .concat [ 16 16 0 0], LS_0000021a00851e20_1_0, LS_0000021a00851e20_1_4;
L_0000021a00851600 .part L_0000021a008552a0, 1, 1;
LS_0000021a00852f00_0_0 .concat [ 1 1 1 1], L_0000021a0085a4b0, L_0000021a0085a4b0, L_0000021a0085a4b0, L_0000021a0085a4b0;
LS_0000021a00852f00_0_4 .concat [ 1 1 1 1], L_0000021a0085a4b0, L_0000021a0085a4b0, L_0000021a0085a4b0, L_0000021a0085a4b0;
LS_0000021a00852f00_0_8 .concat [ 1 1 1 1], L_0000021a0085a4b0, L_0000021a0085a4b0, L_0000021a0085a4b0, L_0000021a0085a4b0;
LS_0000021a00852f00_0_12 .concat [ 1 1 1 1], L_0000021a0085a4b0, L_0000021a0085a4b0, L_0000021a0085a4b0, L_0000021a0085a4b0;
LS_0000021a00852f00_0_16 .concat [ 1 1 1 1], L_0000021a0085a4b0, L_0000021a0085a4b0, L_0000021a0085a4b0, L_0000021a0085a4b0;
LS_0000021a00852f00_0_20 .concat [ 1 1 1 1], L_0000021a0085a4b0, L_0000021a0085a4b0, L_0000021a0085a4b0, L_0000021a0085a4b0;
LS_0000021a00852f00_0_24 .concat [ 1 1 1 1], L_0000021a0085a4b0, L_0000021a0085a4b0, L_0000021a0085a4b0, L_0000021a0085a4b0;
LS_0000021a00852f00_0_28 .concat [ 1 1 1 1], L_0000021a0085a4b0, L_0000021a0085a4b0, L_0000021a0085a4b0, L_0000021a0085a4b0;
LS_0000021a00852f00_1_0 .concat [ 4 4 4 4], LS_0000021a00852f00_0_0, LS_0000021a00852f00_0_4, LS_0000021a00852f00_0_8, LS_0000021a00852f00_0_12;
LS_0000021a00852f00_1_4 .concat [ 4 4 4 4], LS_0000021a00852f00_0_16, LS_0000021a00852f00_0_20, LS_0000021a00852f00_0_24, LS_0000021a00852f00_0_28;
L_0000021a00852f00 .concat [ 16 16 0 0], LS_0000021a00852f00_1_0, LS_0000021a00852f00_1_4;
L_0000021a00852000 .part L_0000021a008552a0, 0, 1;
LS_0000021a00851b00_0_0 .concat [ 1 1 1 1], L_0000021a00852000, L_0000021a00852000, L_0000021a00852000, L_0000021a00852000;
LS_0000021a00851b00_0_4 .concat [ 1 1 1 1], L_0000021a00852000, L_0000021a00852000, L_0000021a00852000, L_0000021a00852000;
LS_0000021a00851b00_0_8 .concat [ 1 1 1 1], L_0000021a00852000, L_0000021a00852000, L_0000021a00852000, L_0000021a00852000;
LS_0000021a00851b00_0_12 .concat [ 1 1 1 1], L_0000021a00852000, L_0000021a00852000, L_0000021a00852000, L_0000021a00852000;
LS_0000021a00851b00_0_16 .concat [ 1 1 1 1], L_0000021a00852000, L_0000021a00852000, L_0000021a00852000, L_0000021a00852000;
LS_0000021a00851b00_0_20 .concat [ 1 1 1 1], L_0000021a00852000, L_0000021a00852000, L_0000021a00852000, L_0000021a00852000;
LS_0000021a00851b00_0_24 .concat [ 1 1 1 1], L_0000021a00852000, L_0000021a00852000, L_0000021a00852000, L_0000021a00852000;
LS_0000021a00851b00_0_28 .concat [ 1 1 1 1], L_0000021a00852000, L_0000021a00852000, L_0000021a00852000, L_0000021a00852000;
LS_0000021a00851b00_1_0 .concat [ 4 4 4 4], LS_0000021a00851b00_0_0, LS_0000021a00851b00_0_4, LS_0000021a00851b00_0_8, LS_0000021a00851b00_0_12;
LS_0000021a00851b00_1_4 .concat [ 4 4 4 4], LS_0000021a00851b00_0_16, LS_0000021a00851b00_0_20, LS_0000021a00851b00_0_24, LS_0000021a00851b00_0_28;
L_0000021a00851b00 .concat [ 16 16 0 0], LS_0000021a00851b00_1_0, LS_0000021a00851b00_1_4;
L_0000021a00853360 .part L_0000021a008552a0, 1, 1;
LS_0000021a008530e0_0_0 .concat [ 1 1 1 1], L_0000021a00853360, L_0000021a00853360, L_0000021a00853360, L_0000021a00853360;
LS_0000021a008530e0_0_4 .concat [ 1 1 1 1], L_0000021a00853360, L_0000021a00853360, L_0000021a00853360, L_0000021a00853360;
LS_0000021a008530e0_0_8 .concat [ 1 1 1 1], L_0000021a00853360, L_0000021a00853360, L_0000021a00853360, L_0000021a00853360;
LS_0000021a008530e0_0_12 .concat [ 1 1 1 1], L_0000021a00853360, L_0000021a00853360, L_0000021a00853360, L_0000021a00853360;
LS_0000021a008530e0_0_16 .concat [ 1 1 1 1], L_0000021a00853360, L_0000021a00853360, L_0000021a00853360, L_0000021a00853360;
LS_0000021a008530e0_0_20 .concat [ 1 1 1 1], L_0000021a00853360, L_0000021a00853360, L_0000021a00853360, L_0000021a00853360;
LS_0000021a008530e0_0_24 .concat [ 1 1 1 1], L_0000021a00853360, L_0000021a00853360, L_0000021a00853360, L_0000021a00853360;
LS_0000021a008530e0_0_28 .concat [ 1 1 1 1], L_0000021a00853360, L_0000021a00853360, L_0000021a00853360, L_0000021a00853360;
LS_0000021a008530e0_1_0 .concat [ 4 4 4 4], LS_0000021a008530e0_0_0, LS_0000021a008530e0_0_4, LS_0000021a008530e0_0_8, LS_0000021a008530e0_0_12;
LS_0000021a008530e0_1_4 .concat [ 4 4 4 4], LS_0000021a008530e0_0_16, LS_0000021a008530e0_0_20, LS_0000021a008530e0_0_24, LS_0000021a008530e0_0_28;
L_0000021a008530e0 .concat [ 16 16 0 0], LS_0000021a008530e0_1_0, LS_0000021a008530e0_1_4;
L_0000021a00851560 .part L_0000021a008552a0, 0, 1;
LS_0000021a00853900_0_0 .concat [ 1 1 1 1], L_0000021a0085ac20, L_0000021a0085ac20, L_0000021a0085ac20, L_0000021a0085ac20;
LS_0000021a00853900_0_4 .concat [ 1 1 1 1], L_0000021a0085ac20, L_0000021a0085ac20, L_0000021a0085ac20, L_0000021a0085ac20;
LS_0000021a00853900_0_8 .concat [ 1 1 1 1], L_0000021a0085ac20, L_0000021a0085ac20, L_0000021a0085ac20, L_0000021a0085ac20;
LS_0000021a00853900_0_12 .concat [ 1 1 1 1], L_0000021a0085ac20, L_0000021a0085ac20, L_0000021a0085ac20, L_0000021a0085ac20;
LS_0000021a00853900_0_16 .concat [ 1 1 1 1], L_0000021a0085ac20, L_0000021a0085ac20, L_0000021a0085ac20, L_0000021a0085ac20;
LS_0000021a00853900_0_20 .concat [ 1 1 1 1], L_0000021a0085ac20, L_0000021a0085ac20, L_0000021a0085ac20, L_0000021a0085ac20;
LS_0000021a00853900_0_24 .concat [ 1 1 1 1], L_0000021a0085ac20, L_0000021a0085ac20, L_0000021a0085ac20, L_0000021a0085ac20;
LS_0000021a00853900_0_28 .concat [ 1 1 1 1], L_0000021a0085ac20, L_0000021a0085ac20, L_0000021a0085ac20, L_0000021a0085ac20;
LS_0000021a00853900_1_0 .concat [ 4 4 4 4], LS_0000021a00853900_0_0, LS_0000021a00853900_0_4, LS_0000021a00853900_0_8, LS_0000021a00853900_0_12;
LS_0000021a00853900_1_4 .concat [ 4 4 4 4], LS_0000021a00853900_0_16, LS_0000021a00853900_0_20, LS_0000021a00853900_0_24, LS_0000021a00853900_0_28;
L_0000021a00853900 .concat [ 16 16 0 0], LS_0000021a00853900_1_0, LS_0000021a00853900_1_4;
L_0000021a00851ba0 .part L_0000021a008552a0, 1, 1;
LS_0000021a008532c0_0_0 .concat [ 1 1 1 1], L_0000021a00851ba0, L_0000021a00851ba0, L_0000021a00851ba0, L_0000021a00851ba0;
LS_0000021a008532c0_0_4 .concat [ 1 1 1 1], L_0000021a00851ba0, L_0000021a00851ba0, L_0000021a00851ba0, L_0000021a00851ba0;
LS_0000021a008532c0_0_8 .concat [ 1 1 1 1], L_0000021a00851ba0, L_0000021a00851ba0, L_0000021a00851ba0, L_0000021a00851ba0;
LS_0000021a008532c0_0_12 .concat [ 1 1 1 1], L_0000021a00851ba0, L_0000021a00851ba0, L_0000021a00851ba0, L_0000021a00851ba0;
LS_0000021a008532c0_0_16 .concat [ 1 1 1 1], L_0000021a00851ba0, L_0000021a00851ba0, L_0000021a00851ba0, L_0000021a00851ba0;
LS_0000021a008532c0_0_20 .concat [ 1 1 1 1], L_0000021a00851ba0, L_0000021a00851ba0, L_0000021a00851ba0, L_0000021a00851ba0;
LS_0000021a008532c0_0_24 .concat [ 1 1 1 1], L_0000021a00851ba0, L_0000021a00851ba0, L_0000021a00851ba0, L_0000021a00851ba0;
LS_0000021a008532c0_0_28 .concat [ 1 1 1 1], L_0000021a00851ba0, L_0000021a00851ba0, L_0000021a00851ba0, L_0000021a00851ba0;
LS_0000021a008532c0_1_0 .concat [ 4 4 4 4], LS_0000021a008532c0_0_0, LS_0000021a008532c0_0_4, LS_0000021a008532c0_0_8, LS_0000021a008532c0_0_12;
LS_0000021a008532c0_1_4 .concat [ 4 4 4 4], LS_0000021a008532c0_0_16, LS_0000021a008532c0_0_20, LS_0000021a008532c0_0_24, LS_0000021a008532c0_0_28;
L_0000021a008532c0 .concat [ 16 16 0 0], LS_0000021a008532c0_1_0, LS_0000021a008532c0_1_4;
L_0000021a00851880 .part L_0000021a008552a0, 0, 1;
LS_0000021a008517e0_0_0 .concat [ 1 1 1 1], L_0000021a00851880, L_0000021a00851880, L_0000021a00851880, L_0000021a00851880;
LS_0000021a008517e0_0_4 .concat [ 1 1 1 1], L_0000021a00851880, L_0000021a00851880, L_0000021a00851880, L_0000021a00851880;
LS_0000021a008517e0_0_8 .concat [ 1 1 1 1], L_0000021a00851880, L_0000021a00851880, L_0000021a00851880, L_0000021a00851880;
LS_0000021a008517e0_0_12 .concat [ 1 1 1 1], L_0000021a00851880, L_0000021a00851880, L_0000021a00851880, L_0000021a00851880;
LS_0000021a008517e0_0_16 .concat [ 1 1 1 1], L_0000021a00851880, L_0000021a00851880, L_0000021a00851880, L_0000021a00851880;
LS_0000021a008517e0_0_20 .concat [ 1 1 1 1], L_0000021a00851880, L_0000021a00851880, L_0000021a00851880, L_0000021a00851880;
LS_0000021a008517e0_0_24 .concat [ 1 1 1 1], L_0000021a00851880, L_0000021a00851880, L_0000021a00851880, L_0000021a00851880;
LS_0000021a008517e0_0_28 .concat [ 1 1 1 1], L_0000021a00851880, L_0000021a00851880, L_0000021a00851880, L_0000021a00851880;
LS_0000021a008517e0_1_0 .concat [ 4 4 4 4], LS_0000021a008517e0_0_0, LS_0000021a008517e0_0_4, LS_0000021a008517e0_0_8, LS_0000021a008517e0_0_12;
LS_0000021a008517e0_1_4 .concat [ 4 4 4 4], LS_0000021a008517e0_0_16, LS_0000021a008517e0_0_20, LS_0000021a008517e0_0_24, LS_0000021a008517e0_0_28;
L_0000021a008517e0 .concat [ 16 16 0 0], LS_0000021a008517e0_1_0, LS_0000021a008517e0_1_4;
S_0000021a005c8390 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_0000021a005c8200;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000021a0085a8a0 .functor AND 32, L_0000021a00853720, L_0000021a00851e20, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000021a00816800_0 .net "in1", 31 0, L_0000021a00853720;  1 drivers
v0000021a008168a0_0 .net "in2", 31 0, L_0000021a00851e20;  1 drivers
v0000021a00817de0_0 .net "out", 31 0, L_0000021a0085a8a0;  alias, 1 drivers
S_0000021a00600940 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_0000021a005c8200;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000021a0085aad0 .functor AND 32, L_0000021a00852f00, L_0000021a00851b00, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000021a008173e0_0 .net "in1", 31 0, L_0000021a00852f00;  1 drivers
v0000021a00817480_0 .net "in2", 31 0, L_0000021a00851b00;  1 drivers
v0000021a008175c0_0 .net "out", 31 0, L_0000021a0085aad0;  alias, 1 drivers
S_0000021a00600ad0 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_0000021a005c8200;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000021a0085a520 .functor AND 32, L_0000021a008530e0, L_0000021a00853900, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000021a00816940_0 .net "in1", 31 0, L_0000021a008530e0;  1 drivers
v0000021a00817700_0 .net "in2", 31 0, L_0000021a00853900;  1 drivers
v0000021a00816080_0 .net "out", 31 0, L_0000021a0085a520;  alias, 1 drivers
S_0000021a0081b1d0 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_0000021a005c8200;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000021a0085ad70 .functor AND 32, L_0000021a008532c0, L_0000021a008517e0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000021a00816120_0 .net "in1", 31 0, L_0000021a008532c0;  1 drivers
v0000021a008177a0_0 .net "in2", 31 0, L_0000021a008517e0;  1 drivers
v0000021a00817c00_0 .net "out", 31 0, L_0000021a0085ad70;  alias, 1 drivers
S_0000021a0081b4f0 .scope module, "alu_oper2" "MUX_4x1" 14 23, 15 11 0, S_0000021a0060da30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_0000021a0079cf40 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_0000021a0085b470 .functor NOT 1, L_0000021a008534a0, C4<0>, C4<0>, C4<0>;
L_0000021a0085b240 .functor NOT 1, L_0000021a00851920, C4<0>, C4<0>, C4<0>;
L_0000021a0085b320 .functor NOT 1, L_0000021a00852820, C4<0>, C4<0>, C4<0>;
L_0000021a00791130 .functor NOT 1, L_0000021a008535e0, C4<0>, C4<0>, C4<0>;
L_0000021a008641f0 .functor AND 32, L_0000021a0085b160, v0000021a008222b0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000021a008646c0 .functor AND 32, L_0000021a0085b390, L_0000021a00864f10, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000021a008647a0 .functor OR 32, L_0000021a008641f0, L_0000021a008646c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000021a00864810 .functor AND 32, L_0000021a0085b400, v0000021a00812570_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000021a00863150 .functor OR 32, L_0000021a008647a0, L_0000021a00864810, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000021a00863bd0 .functor AND 32, L_0000021a00864180, L_0000021a00852500, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000021a00863620 .functor OR 32, L_0000021a00863150, L_0000021a00863bd0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000021a0081eb30_0 .net *"_ivl_1", 0 0, L_0000021a008534a0;  1 drivers
v0000021a0081ec70_0 .net *"_ivl_13", 0 0, L_0000021a00852820;  1 drivers
v0000021a0081d870_0 .net *"_ivl_14", 0 0, L_0000021a0085b320;  1 drivers
v0000021a0081deb0_0 .net *"_ivl_19", 0 0, L_0000021a00851ec0;  1 drivers
v0000021a0081c830_0 .net *"_ivl_2", 0 0, L_0000021a0085b470;  1 drivers
v0000021a0081bed0_0 .net *"_ivl_23", 0 0, L_0000021a00852640;  1 drivers
v0000021a0081ce70_0 .net *"_ivl_27", 0 0, L_0000021a008535e0;  1 drivers
v0000021a0081d9b0_0 .net *"_ivl_28", 0 0, L_0000021a00791130;  1 drivers
v0000021a0081c010_0 .net *"_ivl_33", 0 0, L_0000021a00853a40;  1 drivers
v0000021a0081d050_0 .net *"_ivl_37", 0 0, L_0000021a00851f60;  1 drivers
v0000021a0081c650_0 .net *"_ivl_40", 31 0, L_0000021a008641f0;  1 drivers
v0000021a0081d5f0_0 .net *"_ivl_42", 31 0, L_0000021a008646c0;  1 drivers
v0000021a0081d7d0_0 .net *"_ivl_44", 31 0, L_0000021a008647a0;  1 drivers
v0000021a0081e310_0 .net *"_ivl_46", 31 0, L_0000021a00864810;  1 drivers
v0000021a0081daf0_0 .net *"_ivl_48", 31 0, L_0000021a00863150;  1 drivers
v0000021a0081c1f0_0 .net *"_ivl_50", 31 0, L_0000021a00863bd0;  1 drivers
v0000021a0081bd90_0 .net *"_ivl_7", 0 0, L_0000021a00851920;  1 drivers
v0000021a0081cfb0_0 .net *"_ivl_8", 0 0, L_0000021a0085b240;  1 drivers
v0000021a0081d550_0 .net "ina", 31 0, v0000021a008222b0_0;  alias, 1 drivers
v0000021a0081c150_0 .net "inb", 31 0, L_0000021a00864f10;  alias, 1 drivers
v0000021a0081df50_0 .net "inc", 31 0, v0000021a00812570_0;  alias, 1 drivers
v0000021a0081bf70_0 .net "ind", 31 0, L_0000021a00852500;  alias, 1 drivers
v0000021a0081bbb0_0 .net "out", 31 0, L_0000021a00863620;  alias, 1 drivers
v0000021a0081c6f0_0 .net "s0", 31 0, L_0000021a0085b160;  1 drivers
v0000021a0081c0b0_0 .net "s1", 31 0, L_0000021a0085b390;  1 drivers
v0000021a0081cab0_0 .net "s2", 31 0, L_0000021a0085b400;  1 drivers
v0000021a0081c290_0 .net "s3", 31 0, L_0000021a00864180;  1 drivers
v0000021a0081cdd0_0 .net "sel", 1 0, L_0000021a00856920;  alias, 1 drivers
L_0000021a008534a0 .part L_0000021a00856920, 1, 1;
LS_0000021a00853860_0_0 .concat [ 1 1 1 1], L_0000021a0085b470, L_0000021a0085b470, L_0000021a0085b470, L_0000021a0085b470;
LS_0000021a00853860_0_4 .concat [ 1 1 1 1], L_0000021a0085b470, L_0000021a0085b470, L_0000021a0085b470, L_0000021a0085b470;
LS_0000021a00853860_0_8 .concat [ 1 1 1 1], L_0000021a0085b470, L_0000021a0085b470, L_0000021a0085b470, L_0000021a0085b470;
LS_0000021a00853860_0_12 .concat [ 1 1 1 1], L_0000021a0085b470, L_0000021a0085b470, L_0000021a0085b470, L_0000021a0085b470;
LS_0000021a00853860_0_16 .concat [ 1 1 1 1], L_0000021a0085b470, L_0000021a0085b470, L_0000021a0085b470, L_0000021a0085b470;
LS_0000021a00853860_0_20 .concat [ 1 1 1 1], L_0000021a0085b470, L_0000021a0085b470, L_0000021a0085b470, L_0000021a0085b470;
LS_0000021a00853860_0_24 .concat [ 1 1 1 1], L_0000021a0085b470, L_0000021a0085b470, L_0000021a0085b470, L_0000021a0085b470;
LS_0000021a00853860_0_28 .concat [ 1 1 1 1], L_0000021a0085b470, L_0000021a0085b470, L_0000021a0085b470, L_0000021a0085b470;
LS_0000021a00853860_1_0 .concat [ 4 4 4 4], LS_0000021a00853860_0_0, LS_0000021a00853860_0_4, LS_0000021a00853860_0_8, LS_0000021a00853860_0_12;
LS_0000021a00853860_1_4 .concat [ 4 4 4 4], LS_0000021a00853860_0_16, LS_0000021a00853860_0_20, LS_0000021a00853860_0_24, LS_0000021a00853860_0_28;
L_0000021a00853860 .concat [ 16 16 0 0], LS_0000021a00853860_1_0, LS_0000021a00853860_1_4;
L_0000021a00851920 .part L_0000021a00856920, 0, 1;
LS_0000021a00853400_0_0 .concat [ 1 1 1 1], L_0000021a0085b240, L_0000021a0085b240, L_0000021a0085b240, L_0000021a0085b240;
LS_0000021a00853400_0_4 .concat [ 1 1 1 1], L_0000021a0085b240, L_0000021a0085b240, L_0000021a0085b240, L_0000021a0085b240;
LS_0000021a00853400_0_8 .concat [ 1 1 1 1], L_0000021a0085b240, L_0000021a0085b240, L_0000021a0085b240, L_0000021a0085b240;
LS_0000021a00853400_0_12 .concat [ 1 1 1 1], L_0000021a0085b240, L_0000021a0085b240, L_0000021a0085b240, L_0000021a0085b240;
LS_0000021a00853400_0_16 .concat [ 1 1 1 1], L_0000021a0085b240, L_0000021a0085b240, L_0000021a0085b240, L_0000021a0085b240;
LS_0000021a00853400_0_20 .concat [ 1 1 1 1], L_0000021a0085b240, L_0000021a0085b240, L_0000021a0085b240, L_0000021a0085b240;
LS_0000021a00853400_0_24 .concat [ 1 1 1 1], L_0000021a0085b240, L_0000021a0085b240, L_0000021a0085b240, L_0000021a0085b240;
LS_0000021a00853400_0_28 .concat [ 1 1 1 1], L_0000021a0085b240, L_0000021a0085b240, L_0000021a0085b240, L_0000021a0085b240;
LS_0000021a00853400_1_0 .concat [ 4 4 4 4], LS_0000021a00853400_0_0, LS_0000021a00853400_0_4, LS_0000021a00853400_0_8, LS_0000021a00853400_0_12;
LS_0000021a00853400_1_4 .concat [ 4 4 4 4], LS_0000021a00853400_0_16, LS_0000021a00853400_0_20, LS_0000021a00853400_0_24, LS_0000021a00853400_0_28;
L_0000021a00853400 .concat [ 16 16 0 0], LS_0000021a00853400_1_0, LS_0000021a00853400_1_4;
L_0000021a00852820 .part L_0000021a00856920, 1, 1;
LS_0000021a00851c40_0_0 .concat [ 1 1 1 1], L_0000021a0085b320, L_0000021a0085b320, L_0000021a0085b320, L_0000021a0085b320;
LS_0000021a00851c40_0_4 .concat [ 1 1 1 1], L_0000021a0085b320, L_0000021a0085b320, L_0000021a0085b320, L_0000021a0085b320;
LS_0000021a00851c40_0_8 .concat [ 1 1 1 1], L_0000021a0085b320, L_0000021a0085b320, L_0000021a0085b320, L_0000021a0085b320;
LS_0000021a00851c40_0_12 .concat [ 1 1 1 1], L_0000021a0085b320, L_0000021a0085b320, L_0000021a0085b320, L_0000021a0085b320;
LS_0000021a00851c40_0_16 .concat [ 1 1 1 1], L_0000021a0085b320, L_0000021a0085b320, L_0000021a0085b320, L_0000021a0085b320;
LS_0000021a00851c40_0_20 .concat [ 1 1 1 1], L_0000021a0085b320, L_0000021a0085b320, L_0000021a0085b320, L_0000021a0085b320;
LS_0000021a00851c40_0_24 .concat [ 1 1 1 1], L_0000021a0085b320, L_0000021a0085b320, L_0000021a0085b320, L_0000021a0085b320;
LS_0000021a00851c40_0_28 .concat [ 1 1 1 1], L_0000021a0085b320, L_0000021a0085b320, L_0000021a0085b320, L_0000021a0085b320;
LS_0000021a00851c40_1_0 .concat [ 4 4 4 4], LS_0000021a00851c40_0_0, LS_0000021a00851c40_0_4, LS_0000021a00851c40_0_8, LS_0000021a00851c40_0_12;
LS_0000021a00851c40_1_4 .concat [ 4 4 4 4], LS_0000021a00851c40_0_16, LS_0000021a00851c40_0_20, LS_0000021a00851c40_0_24, LS_0000021a00851c40_0_28;
L_0000021a00851c40 .concat [ 16 16 0 0], LS_0000021a00851c40_1_0, LS_0000021a00851c40_1_4;
L_0000021a00851ec0 .part L_0000021a00856920, 0, 1;
LS_0000021a00853180_0_0 .concat [ 1 1 1 1], L_0000021a00851ec0, L_0000021a00851ec0, L_0000021a00851ec0, L_0000021a00851ec0;
LS_0000021a00853180_0_4 .concat [ 1 1 1 1], L_0000021a00851ec0, L_0000021a00851ec0, L_0000021a00851ec0, L_0000021a00851ec0;
LS_0000021a00853180_0_8 .concat [ 1 1 1 1], L_0000021a00851ec0, L_0000021a00851ec0, L_0000021a00851ec0, L_0000021a00851ec0;
LS_0000021a00853180_0_12 .concat [ 1 1 1 1], L_0000021a00851ec0, L_0000021a00851ec0, L_0000021a00851ec0, L_0000021a00851ec0;
LS_0000021a00853180_0_16 .concat [ 1 1 1 1], L_0000021a00851ec0, L_0000021a00851ec0, L_0000021a00851ec0, L_0000021a00851ec0;
LS_0000021a00853180_0_20 .concat [ 1 1 1 1], L_0000021a00851ec0, L_0000021a00851ec0, L_0000021a00851ec0, L_0000021a00851ec0;
LS_0000021a00853180_0_24 .concat [ 1 1 1 1], L_0000021a00851ec0, L_0000021a00851ec0, L_0000021a00851ec0, L_0000021a00851ec0;
LS_0000021a00853180_0_28 .concat [ 1 1 1 1], L_0000021a00851ec0, L_0000021a00851ec0, L_0000021a00851ec0, L_0000021a00851ec0;
LS_0000021a00853180_1_0 .concat [ 4 4 4 4], LS_0000021a00853180_0_0, LS_0000021a00853180_0_4, LS_0000021a00853180_0_8, LS_0000021a00853180_0_12;
LS_0000021a00853180_1_4 .concat [ 4 4 4 4], LS_0000021a00853180_0_16, LS_0000021a00853180_0_20, LS_0000021a00853180_0_24, LS_0000021a00853180_0_28;
L_0000021a00853180 .concat [ 16 16 0 0], LS_0000021a00853180_1_0, LS_0000021a00853180_1_4;
L_0000021a00852640 .part L_0000021a00856920, 1, 1;
LS_0000021a008539a0_0_0 .concat [ 1 1 1 1], L_0000021a00852640, L_0000021a00852640, L_0000021a00852640, L_0000021a00852640;
LS_0000021a008539a0_0_4 .concat [ 1 1 1 1], L_0000021a00852640, L_0000021a00852640, L_0000021a00852640, L_0000021a00852640;
LS_0000021a008539a0_0_8 .concat [ 1 1 1 1], L_0000021a00852640, L_0000021a00852640, L_0000021a00852640, L_0000021a00852640;
LS_0000021a008539a0_0_12 .concat [ 1 1 1 1], L_0000021a00852640, L_0000021a00852640, L_0000021a00852640, L_0000021a00852640;
LS_0000021a008539a0_0_16 .concat [ 1 1 1 1], L_0000021a00852640, L_0000021a00852640, L_0000021a00852640, L_0000021a00852640;
LS_0000021a008539a0_0_20 .concat [ 1 1 1 1], L_0000021a00852640, L_0000021a00852640, L_0000021a00852640, L_0000021a00852640;
LS_0000021a008539a0_0_24 .concat [ 1 1 1 1], L_0000021a00852640, L_0000021a00852640, L_0000021a00852640, L_0000021a00852640;
LS_0000021a008539a0_0_28 .concat [ 1 1 1 1], L_0000021a00852640, L_0000021a00852640, L_0000021a00852640, L_0000021a00852640;
LS_0000021a008539a0_1_0 .concat [ 4 4 4 4], LS_0000021a008539a0_0_0, LS_0000021a008539a0_0_4, LS_0000021a008539a0_0_8, LS_0000021a008539a0_0_12;
LS_0000021a008539a0_1_4 .concat [ 4 4 4 4], LS_0000021a008539a0_0_16, LS_0000021a008539a0_0_20, LS_0000021a008539a0_0_24, LS_0000021a008539a0_0_28;
L_0000021a008539a0 .concat [ 16 16 0 0], LS_0000021a008539a0_1_0, LS_0000021a008539a0_1_4;
L_0000021a008535e0 .part L_0000021a00856920, 0, 1;
LS_0000021a00853040_0_0 .concat [ 1 1 1 1], L_0000021a00791130, L_0000021a00791130, L_0000021a00791130, L_0000021a00791130;
LS_0000021a00853040_0_4 .concat [ 1 1 1 1], L_0000021a00791130, L_0000021a00791130, L_0000021a00791130, L_0000021a00791130;
LS_0000021a00853040_0_8 .concat [ 1 1 1 1], L_0000021a00791130, L_0000021a00791130, L_0000021a00791130, L_0000021a00791130;
LS_0000021a00853040_0_12 .concat [ 1 1 1 1], L_0000021a00791130, L_0000021a00791130, L_0000021a00791130, L_0000021a00791130;
LS_0000021a00853040_0_16 .concat [ 1 1 1 1], L_0000021a00791130, L_0000021a00791130, L_0000021a00791130, L_0000021a00791130;
LS_0000021a00853040_0_20 .concat [ 1 1 1 1], L_0000021a00791130, L_0000021a00791130, L_0000021a00791130, L_0000021a00791130;
LS_0000021a00853040_0_24 .concat [ 1 1 1 1], L_0000021a00791130, L_0000021a00791130, L_0000021a00791130, L_0000021a00791130;
LS_0000021a00853040_0_28 .concat [ 1 1 1 1], L_0000021a00791130, L_0000021a00791130, L_0000021a00791130, L_0000021a00791130;
LS_0000021a00853040_1_0 .concat [ 4 4 4 4], LS_0000021a00853040_0_0, LS_0000021a00853040_0_4, LS_0000021a00853040_0_8, LS_0000021a00853040_0_12;
LS_0000021a00853040_1_4 .concat [ 4 4 4 4], LS_0000021a00853040_0_16, LS_0000021a00853040_0_20, LS_0000021a00853040_0_24, LS_0000021a00853040_0_28;
L_0000021a00853040 .concat [ 16 16 0 0], LS_0000021a00853040_1_0, LS_0000021a00853040_1_4;
L_0000021a00853a40 .part L_0000021a00856920, 1, 1;
LS_0000021a00852960_0_0 .concat [ 1 1 1 1], L_0000021a00853a40, L_0000021a00853a40, L_0000021a00853a40, L_0000021a00853a40;
LS_0000021a00852960_0_4 .concat [ 1 1 1 1], L_0000021a00853a40, L_0000021a00853a40, L_0000021a00853a40, L_0000021a00853a40;
LS_0000021a00852960_0_8 .concat [ 1 1 1 1], L_0000021a00853a40, L_0000021a00853a40, L_0000021a00853a40, L_0000021a00853a40;
LS_0000021a00852960_0_12 .concat [ 1 1 1 1], L_0000021a00853a40, L_0000021a00853a40, L_0000021a00853a40, L_0000021a00853a40;
LS_0000021a00852960_0_16 .concat [ 1 1 1 1], L_0000021a00853a40, L_0000021a00853a40, L_0000021a00853a40, L_0000021a00853a40;
LS_0000021a00852960_0_20 .concat [ 1 1 1 1], L_0000021a00853a40, L_0000021a00853a40, L_0000021a00853a40, L_0000021a00853a40;
LS_0000021a00852960_0_24 .concat [ 1 1 1 1], L_0000021a00853a40, L_0000021a00853a40, L_0000021a00853a40, L_0000021a00853a40;
LS_0000021a00852960_0_28 .concat [ 1 1 1 1], L_0000021a00853a40, L_0000021a00853a40, L_0000021a00853a40, L_0000021a00853a40;
LS_0000021a00852960_1_0 .concat [ 4 4 4 4], LS_0000021a00852960_0_0, LS_0000021a00852960_0_4, LS_0000021a00852960_0_8, LS_0000021a00852960_0_12;
LS_0000021a00852960_1_4 .concat [ 4 4 4 4], LS_0000021a00852960_0_16, LS_0000021a00852960_0_20, LS_0000021a00852960_0_24, LS_0000021a00852960_0_28;
L_0000021a00852960 .concat [ 16 16 0 0], LS_0000021a00852960_1_0, LS_0000021a00852960_1_4;
L_0000021a00851f60 .part L_0000021a00856920, 0, 1;
LS_0000021a00852fa0_0_0 .concat [ 1 1 1 1], L_0000021a00851f60, L_0000021a00851f60, L_0000021a00851f60, L_0000021a00851f60;
LS_0000021a00852fa0_0_4 .concat [ 1 1 1 1], L_0000021a00851f60, L_0000021a00851f60, L_0000021a00851f60, L_0000021a00851f60;
LS_0000021a00852fa0_0_8 .concat [ 1 1 1 1], L_0000021a00851f60, L_0000021a00851f60, L_0000021a00851f60, L_0000021a00851f60;
LS_0000021a00852fa0_0_12 .concat [ 1 1 1 1], L_0000021a00851f60, L_0000021a00851f60, L_0000021a00851f60, L_0000021a00851f60;
LS_0000021a00852fa0_0_16 .concat [ 1 1 1 1], L_0000021a00851f60, L_0000021a00851f60, L_0000021a00851f60, L_0000021a00851f60;
LS_0000021a00852fa0_0_20 .concat [ 1 1 1 1], L_0000021a00851f60, L_0000021a00851f60, L_0000021a00851f60, L_0000021a00851f60;
LS_0000021a00852fa0_0_24 .concat [ 1 1 1 1], L_0000021a00851f60, L_0000021a00851f60, L_0000021a00851f60, L_0000021a00851f60;
LS_0000021a00852fa0_0_28 .concat [ 1 1 1 1], L_0000021a00851f60, L_0000021a00851f60, L_0000021a00851f60, L_0000021a00851f60;
LS_0000021a00852fa0_1_0 .concat [ 4 4 4 4], LS_0000021a00852fa0_0_0, LS_0000021a00852fa0_0_4, LS_0000021a00852fa0_0_8, LS_0000021a00852fa0_0_12;
LS_0000021a00852fa0_1_4 .concat [ 4 4 4 4], LS_0000021a00852fa0_0_16, LS_0000021a00852fa0_0_20, LS_0000021a00852fa0_0_24, LS_0000021a00852fa0_0_28;
L_0000021a00852fa0 .concat [ 16 16 0 0], LS_0000021a00852fa0_1_0, LS_0000021a00852fa0_1_4;
S_0000021a0081b9a0 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_0000021a0081b4f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000021a0085b160 .functor AND 32, L_0000021a00853860, L_0000021a00853400, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000021a0081e590_0 .net "in1", 31 0, L_0000021a00853860;  1 drivers
v0000021a0081e630_0 .net "in2", 31 0, L_0000021a00853400;  1 drivers
v0000021a0081f3f0_0 .net "out", 31 0, L_0000021a0085b160;  alias, 1 drivers
S_0000021a0081ab90 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_0000021a0081b4f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000021a0085b390 .functor AND 32, L_0000021a00851c40, L_0000021a00853180, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000021a0081f490_0 .net "in1", 31 0, L_0000021a00851c40;  1 drivers
v0000021a0081e770_0 .net "in2", 31 0, L_0000021a00853180;  1 drivers
v0000021a0081e950_0 .net "out", 31 0, L_0000021a0085b390;  alias, 1 drivers
S_0000021a0081b360 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_0000021a0081b4f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000021a0085b400 .functor AND 32, L_0000021a008539a0, L_0000021a00853040, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000021a0081f710_0 .net "in1", 31 0, L_0000021a008539a0;  1 drivers
v0000021a0081f850_0 .net "in2", 31 0, L_0000021a00853040;  1 drivers
v0000021a0081edb0_0 .net "out", 31 0, L_0000021a0085b400;  alias, 1 drivers
S_0000021a0081aeb0 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_0000021a0081b4f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000021a00864180 .functor AND 32, L_0000021a00852960, L_0000021a00852fa0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000021a0081f8f0_0 .net "in1", 31 0, L_0000021a00852960;  1 drivers
v0000021a0081e9f0_0 .net "in2", 31 0, L_0000021a00852fa0;  1 drivers
v0000021a0081ea90_0 .net "out", 31 0, L_0000021a00864180;  alias, 1 drivers
S_0000021a0081b810 .scope module, "store_rs2_mux" "MUX_4x1" 14 25, 15 11 0, S_0000021a0060da30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_0000021a0079d100 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_0000021a00863310 .functor NOT 1, L_0000021a008520a0, C4<0>, C4<0>, C4<0>;
L_0000021a00863850 .functor NOT 1, L_0000021a00853540, C4<0>, C4<0>, C4<0>;
L_0000021a00863000 .functor NOT 1, L_0000021a00851ce0, C4<0>, C4<0>, C4<0>;
L_0000021a00864500 .functor NOT 1, L_0000021a00853ae0, C4<0>, C4<0>, C4<0>;
L_0000021a008639a0 .functor AND 32, L_0000021a00863e00, v0000021a00824010_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000021a00863e70 .functor AND 32, L_0000021a00864b20, L_0000021a00864f10, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000021a00863690 .functor OR 32, L_0000021a008639a0, L_0000021a00863e70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000021a00863070 .functor AND 32, L_0000021a00863380, v0000021a00812570_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000021a00863a80 .functor OR 32, L_0000021a00863690, L_0000021a00863070, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000021a00864a40 .functor AND 32, L_0000021a00863cb0, L_0000021a00852500, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000021a00863230 .functor OR 32, L_0000021a00863a80, L_0000021a00864a40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000021a0081db90_0 .net *"_ivl_1", 0 0, L_0000021a008520a0;  1 drivers
v0000021a0081dcd0_0 .net *"_ivl_13", 0 0, L_0000021a00851ce0;  1 drivers
v0000021a0081c330_0 .net *"_ivl_14", 0 0, L_0000021a00863000;  1 drivers
v0000021a0081ca10_0 .net *"_ivl_19", 0 0, L_0000021a00853c20;  1 drivers
v0000021a0081d230_0 .net *"_ivl_2", 0 0, L_0000021a00863310;  1 drivers
v0000021a0081dff0_0 .net *"_ivl_23", 0 0, L_0000021a008519c0;  1 drivers
v0000021a0081c3d0_0 .net *"_ivl_27", 0 0, L_0000021a00853ae0;  1 drivers
v0000021a0081c510_0 .net *"_ivl_28", 0 0, L_0000021a00864500;  1 drivers
v0000021a0081cbf0_0 .net *"_ivl_33", 0 0, L_0000021a008523c0;  1 drivers
v0000021a0081c470_0 .net *"_ivl_37", 0 0, L_0000021a00852320;  1 drivers
v0000021a0081d2d0_0 .net *"_ivl_40", 31 0, L_0000021a008639a0;  1 drivers
v0000021a0081e090_0 .net *"_ivl_42", 31 0, L_0000021a00863e70;  1 drivers
v0000021a0081c5b0_0 .net *"_ivl_44", 31 0, L_0000021a00863690;  1 drivers
v0000021a0081e130_0 .net *"_ivl_46", 31 0, L_0000021a00863070;  1 drivers
v0000021a0081be30_0 .net *"_ivl_48", 31 0, L_0000021a00863a80;  1 drivers
v0000021a0081c8d0_0 .net *"_ivl_50", 31 0, L_0000021a00864a40;  1 drivers
v0000021a0081d370_0 .net *"_ivl_7", 0 0, L_0000021a00853540;  1 drivers
v0000021a0081e1d0_0 .net *"_ivl_8", 0 0, L_0000021a00863850;  1 drivers
v0000021a0081da50_0 .net "ina", 31 0, v0000021a00824010_0;  alias, 1 drivers
v0000021a0081de10_0 .net "inb", 31 0, L_0000021a00864f10;  alias, 1 drivers
v0000021a0081c970_0 .net "inc", 31 0, v0000021a00812570_0;  alias, 1 drivers
v0000021a0081cc90_0 .net "ind", 31 0, L_0000021a00852500;  alias, 1 drivers
v0000021a0081cd30_0 .net "out", 31 0, L_0000021a00863230;  alias, 1 drivers
v0000021a0081d410_0 .net "s0", 31 0, L_0000021a00863e00;  1 drivers
v0000021a0081d4b0_0 .net "s1", 31 0, L_0000021a00864b20;  1 drivers
v0000021a0081e270_0 .net "s2", 31 0, L_0000021a00863380;  1 drivers
v0000021a00823610_0 .net "s3", 31 0, L_0000021a00863cb0;  1 drivers
v0000021a00822670_0 .net "sel", 1 0, L_0000021a00857e60;  alias, 1 drivers
L_0000021a008520a0 .part L_0000021a00857e60, 1, 1;
LS_0000021a00852140_0_0 .concat [ 1 1 1 1], L_0000021a00863310, L_0000021a00863310, L_0000021a00863310, L_0000021a00863310;
LS_0000021a00852140_0_4 .concat [ 1 1 1 1], L_0000021a00863310, L_0000021a00863310, L_0000021a00863310, L_0000021a00863310;
LS_0000021a00852140_0_8 .concat [ 1 1 1 1], L_0000021a00863310, L_0000021a00863310, L_0000021a00863310, L_0000021a00863310;
LS_0000021a00852140_0_12 .concat [ 1 1 1 1], L_0000021a00863310, L_0000021a00863310, L_0000021a00863310, L_0000021a00863310;
LS_0000021a00852140_0_16 .concat [ 1 1 1 1], L_0000021a00863310, L_0000021a00863310, L_0000021a00863310, L_0000021a00863310;
LS_0000021a00852140_0_20 .concat [ 1 1 1 1], L_0000021a00863310, L_0000021a00863310, L_0000021a00863310, L_0000021a00863310;
LS_0000021a00852140_0_24 .concat [ 1 1 1 1], L_0000021a00863310, L_0000021a00863310, L_0000021a00863310, L_0000021a00863310;
LS_0000021a00852140_0_28 .concat [ 1 1 1 1], L_0000021a00863310, L_0000021a00863310, L_0000021a00863310, L_0000021a00863310;
LS_0000021a00852140_1_0 .concat [ 4 4 4 4], LS_0000021a00852140_0_0, LS_0000021a00852140_0_4, LS_0000021a00852140_0_8, LS_0000021a00852140_0_12;
LS_0000021a00852140_1_4 .concat [ 4 4 4 4], LS_0000021a00852140_0_16, LS_0000021a00852140_0_20, LS_0000021a00852140_0_24, LS_0000021a00852140_0_28;
L_0000021a00852140 .concat [ 16 16 0 0], LS_0000021a00852140_1_0, LS_0000021a00852140_1_4;
L_0000021a00853540 .part L_0000021a00857e60, 0, 1;
LS_0000021a00853220_0_0 .concat [ 1 1 1 1], L_0000021a00863850, L_0000021a00863850, L_0000021a00863850, L_0000021a00863850;
LS_0000021a00853220_0_4 .concat [ 1 1 1 1], L_0000021a00863850, L_0000021a00863850, L_0000021a00863850, L_0000021a00863850;
LS_0000021a00853220_0_8 .concat [ 1 1 1 1], L_0000021a00863850, L_0000021a00863850, L_0000021a00863850, L_0000021a00863850;
LS_0000021a00853220_0_12 .concat [ 1 1 1 1], L_0000021a00863850, L_0000021a00863850, L_0000021a00863850, L_0000021a00863850;
LS_0000021a00853220_0_16 .concat [ 1 1 1 1], L_0000021a00863850, L_0000021a00863850, L_0000021a00863850, L_0000021a00863850;
LS_0000021a00853220_0_20 .concat [ 1 1 1 1], L_0000021a00863850, L_0000021a00863850, L_0000021a00863850, L_0000021a00863850;
LS_0000021a00853220_0_24 .concat [ 1 1 1 1], L_0000021a00863850, L_0000021a00863850, L_0000021a00863850, L_0000021a00863850;
LS_0000021a00853220_0_28 .concat [ 1 1 1 1], L_0000021a00863850, L_0000021a00863850, L_0000021a00863850, L_0000021a00863850;
LS_0000021a00853220_1_0 .concat [ 4 4 4 4], LS_0000021a00853220_0_0, LS_0000021a00853220_0_4, LS_0000021a00853220_0_8, LS_0000021a00853220_0_12;
LS_0000021a00853220_1_4 .concat [ 4 4 4 4], LS_0000021a00853220_0_16, LS_0000021a00853220_0_20, LS_0000021a00853220_0_24, LS_0000021a00853220_0_28;
L_0000021a00853220 .concat [ 16 16 0 0], LS_0000021a00853220_1_0, LS_0000021a00853220_1_4;
L_0000021a00851ce0 .part L_0000021a00857e60, 1, 1;
LS_0000021a00853680_0_0 .concat [ 1 1 1 1], L_0000021a00863000, L_0000021a00863000, L_0000021a00863000, L_0000021a00863000;
LS_0000021a00853680_0_4 .concat [ 1 1 1 1], L_0000021a00863000, L_0000021a00863000, L_0000021a00863000, L_0000021a00863000;
LS_0000021a00853680_0_8 .concat [ 1 1 1 1], L_0000021a00863000, L_0000021a00863000, L_0000021a00863000, L_0000021a00863000;
LS_0000021a00853680_0_12 .concat [ 1 1 1 1], L_0000021a00863000, L_0000021a00863000, L_0000021a00863000, L_0000021a00863000;
LS_0000021a00853680_0_16 .concat [ 1 1 1 1], L_0000021a00863000, L_0000021a00863000, L_0000021a00863000, L_0000021a00863000;
LS_0000021a00853680_0_20 .concat [ 1 1 1 1], L_0000021a00863000, L_0000021a00863000, L_0000021a00863000, L_0000021a00863000;
LS_0000021a00853680_0_24 .concat [ 1 1 1 1], L_0000021a00863000, L_0000021a00863000, L_0000021a00863000, L_0000021a00863000;
LS_0000021a00853680_0_28 .concat [ 1 1 1 1], L_0000021a00863000, L_0000021a00863000, L_0000021a00863000, L_0000021a00863000;
LS_0000021a00853680_1_0 .concat [ 4 4 4 4], LS_0000021a00853680_0_0, LS_0000021a00853680_0_4, LS_0000021a00853680_0_8, LS_0000021a00853680_0_12;
LS_0000021a00853680_1_4 .concat [ 4 4 4 4], LS_0000021a00853680_0_16, LS_0000021a00853680_0_20, LS_0000021a00853680_0_24, LS_0000021a00853680_0_28;
L_0000021a00853680 .concat [ 16 16 0 0], LS_0000021a00853680_1_0, LS_0000021a00853680_1_4;
L_0000021a00853c20 .part L_0000021a00857e60, 0, 1;
LS_0000021a008537c0_0_0 .concat [ 1 1 1 1], L_0000021a00853c20, L_0000021a00853c20, L_0000021a00853c20, L_0000021a00853c20;
LS_0000021a008537c0_0_4 .concat [ 1 1 1 1], L_0000021a00853c20, L_0000021a00853c20, L_0000021a00853c20, L_0000021a00853c20;
LS_0000021a008537c0_0_8 .concat [ 1 1 1 1], L_0000021a00853c20, L_0000021a00853c20, L_0000021a00853c20, L_0000021a00853c20;
LS_0000021a008537c0_0_12 .concat [ 1 1 1 1], L_0000021a00853c20, L_0000021a00853c20, L_0000021a00853c20, L_0000021a00853c20;
LS_0000021a008537c0_0_16 .concat [ 1 1 1 1], L_0000021a00853c20, L_0000021a00853c20, L_0000021a00853c20, L_0000021a00853c20;
LS_0000021a008537c0_0_20 .concat [ 1 1 1 1], L_0000021a00853c20, L_0000021a00853c20, L_0000021a00853c20, L_0000021a00853c20;
LS_0000021a008537c0_0_24 .concat [ 1 1 1 1], L_0000021a00853c20, L_0000021a00853c20, L_0000021a00853c20, L_0000021a00853c20;
LS_0000021a008537c0_0_28 .concat [ 1 1 1 1], L_0000021a00853c20, L_0000021a00853c20, L_0000021a00853c20, L_0000021a00853c20;
LS_0000021a008537c0_1_0 .concat [ 4 4 4 4], LS_0000021a008537c0_0_0, LS_0000021a008537c0_0_4, LS_0000021a008537c0_0_8, LS_0000021a008537c0_0_12;
LS_0000021a008537c0_1_4 .concat [ 4 4 4 4], LS_0000021a008537c0_0_16, LS_0000021a008537c0_0_20, LS_0000021a008537c0_0_24, LS_0000021a008537c0_0_28;
L_0000021a008537c0 .concat [ 16 16 0 0], LS_0000021a008537c0_1_0, LS_0000021a008537c0_1_4;
L_0000021a008519c0 .part L_0000021a00857e60, 1, 1;
LS_0000021a008521e0_0_0 .concat [ 1 1 1 1], L_0000021a008519c0, L_0000021a008519c0, L_0000021a008519c0, L_0000021a008519c0;
LS_0000021a008521e0_0_4 .concat [ 1 1 1 1], L_0000021a008519c0, L_0000021a008519c0, L_0000021a008519c0, L_0000021a008519c0;
LS_0000021a008521e0_0_8 .concat [ 1 1 1 1], L_0000021a008519c0, L_0000021a008519c0, L_0000021a008519c0, L_0000021a008519c0;
LS_0000021a008521e0_0_12 .concat [ 1 1 1 1], L_0000021a008519c0, L_0000021a008519c0, L_0000021a008519c0, L_0000021a008519c0;
LS_0000021a008521e0_0_16 .concat [ 1 1 1 1], L_0000021a008519c0, L_0000021a008519c0, L_0000021a008519c0, L_0000021a008519c0;
LS_0000021a008521e0_0_20 .concat [ 1 1 1 1], L_0000021a008519c0, L_0000021a008519c0, L_0000021a008519c0, L_0000021a008519c0;
LS_0000021a008521e0_0_24 .concat [ 1 1 1 1], L_0000021a008519c0, L_0000021a008519c0, L_0000021a008519c0, L_0000021a008519c0;
LS_0000021a008521e0_0_28 .concat [ 1 1 1 1], L_0000021a008519c0, L_0000021a008519c0, L_0000021a008519c0, L_0000021a008519c0;
LS_0000021a008521e0_1_0 .concat [ 4 4 4 4], LS_0000021a008521e0_0_0, LS_0000021a008521e0_0_4, LS_0000021a008521e0_0_8, LS_0000021a008521e0_0_12;
LS_0000021a008521e0_1_4 .concat [ 4 4 4 4], LS_0000021a008521e0_0_16, LS_0000021a008521e0_0_20, LS_0000021a008521e0_0_24, LS_0000021a008521e0_0_28;
L_0000021a008521e0 .concat [ 16 16 0 0], LS_0000021a008521e0_1_0, LS_0000021a008521e0_1_4;
L_0000021a00853ae0 .part L_0000021a00857e60, 0, 1;
LS_0000021a00853b80_0_0 .concat [ 1 1 1 1], L_0000021a00864500, L_0000021a00864500, L_0000021a00864500, L_0000021a00864500;
LS_0000021a00853b80_0_4 .concat [ 1 1 1 1], L_0000021a00864500, L_0000021a00864500, L_0000021a00864500, L_0000021a00864500;
LS_0000021a00853b80_0_8 .concat [ 1 1 1 1], L_0000021a00864500, L_0000021a00864500, L_0000021a00864500, L_0000021a00864500;
LS_0000021a00853b80_0_12 .concat [ 1 1 1 1], L_0000021a00864500, L_0000021a00864500, L_0000021a00864500, L_0000021a00864500;
LS_0000021a00853b80_0_16 .concat [ 1 1 1 1], L_0000021a00864500, L_0000021a00864500, L_0000021a00864500, L_0000021a00864500;
LS_0000021a00853b80_0_20 .concat [ 1 1 1 1], L_0000021a00864500, L_0000021a00864500, L_0000021a00864500, L_0000021a00864500;
LS_0000021a00853b80_0_24 .concat [ 1 1 1 1], L_0000021a00864500, L_0000021a00864500, L_0000021a00864500, L_0000021a00864500;
LS_0000021a00853b80_0_28 .concat [ 1 1 1 1], L_0000021a00864500, L_0000021a00864500, L_0000021a00864500, L_0000021a00864500;
LS_0000021a00853b80_1_0 .concat [ 4 4 4 4], LS_0000021a00853b80_0_0, LS_0000021a00853b80_0_4, LS_0000021a00853b80_0_8, LS_0000021a00853b80_0_12;
LS_0000021a00853b80_1_4 .concat [ 4 4 4 4], LS_0000021a00853b80_0_16, LS_0000021a00853b80_0_20, LS_0000021a00853b80_0_24, LS_0000021a00853b80_0_28;
L_0000021a00853b80 .concat [ 16 16 0 0], LS_0000021a00853b80_1_0, LS_0000021a00853b80_1_4;
L_0000021a008523c0 .part L_0000021a00857e60, 1, 1;
LS_0000021a00852280_0_0 .concat [ 1 1 1 1], L_0000021a008523c0, L_0000021a008523c0, L_0000021a008523c0, L_0000021a008523c0;
LS_0000021a00852280_0_4 .concat [ 1 1 1 1], L_0000021a008523c0, L_0000021a008523c0, L_0000021a008523c0, L_0000021a008523c0;
LS_0000021a00852280_0_8 .concat [ 1 1 1 1], L_0000021a008523c0, L_0000021a008523c0, L_0000021a008523c0, L_0000021a008523c0;
LS_0000021a00852280_0_12 .concat [ 1 1 1 1], L_0000021a008523c0, L_0000021a008523c0, L_0000021a008523c0, L_0000021a008523c0;
LS_0000021a00852280_0_16 .concat [ 1 1 1 1], L_0000021a008523c0, L_0000021a008523c0, L_0000021a008523c0, L_0000021a008523c0;
LS_0000021a00852280_0_20 .concat [ 1 1 1 1], L_0000021a008523c0, L_0000021a008523c0, L_0000021a008523c0, L_0000021a008523c0;
LS_0000021a00852280_0_24 .concat [ 1 1 1 1], L_0000021a008523c0, L_0000021a008523c0, L_0000021a008523c0, L_0000021a008523c0;
LS_0000021a00852280_0_28 .concat [ 1 1 1 1], L_0000021a008523c0, L_0000021a008523c0, L_0000021a008523c0, L_0000021a008523c0;
LS_0000021a00852280_1_0 .concat [ 4 4 4 4], LS_0000021a00852280_0_0, LS_0000021a00852280_0_4, LS_0000021a00852280_0_8, LS_0000021a00852280_0_12;
LS_0000021a00852280_1_4 .concat [ 4 4 4 4], LS_0000021a00852280_0_16, LS_0000021a00852280_0_20, LS_0000021a00852280_0_24, LS_0000021a00852280_0_28;
L_0000021a00852280 .concat [ 16 16 0 0], LS_0000021a00852280_1_0, LS_0000021a00852280_1_4;
L_0000021a00852320 .part L_0000021a00857e60, 0, 1;
LS_0000021a00853cc0_0_0 .concat [ 1 1 1 1], L_0000021a00852320, L_0000021a00852320, L_0000021a00852320, L_0000021a00852320;
LS_0000021a00853cc0_0_4 .concat [ 1 1 1 1], L_0000021a00852320, L_0000021a00852320, L_0000021a00852320, L_0000021a00852320;
LS_0000021a00853cc0_0_8 .concat [ 1 1 1 1], L_0000021a00852320, L_0000021a00852320, L_0000021a00852320, L_0000021a00852320;
LS_0000021a00853cc0_0_12 .concat [ 1 1 1 1], L_0000021a00852320, L_0000021a00852320, L_0000021a00852320, L_0000021a00852320;
LS_0000021a00853cc0_0_16 .concat [ 1 1 1 1], L_0000021a00852320, L_0000021a00852320, L_0000021a00852320, L_0000021a00852320;
LS_0000021a00853cc0_0_20 .concat [ 1 1 1 1], L_0000021a00852320, L_0000021a00852320, L_0000021a00852320, L_0000021a00852320;
LS_0000021a00853cc0_0_24 .concat [ 1 1 1 1], L_0000021a00852320, L_0000021a00852320, L_0000021a00852320, L_0000021a00852320;
LS_0000021a00853cc0_0_28 .concat [ 1 1 1 1], L_0000021a00852320, L_0000021a00852320, L_0000021a00852320, L_0000021a00852320;
LS_0000021a00853cc0_1_0 .concat [ 4 4 4 4], LS_0000021a00853cc0_0_0, LS_0000021a00853cc0_0_4, LS_0000021a00853cc0_0_8, LS_0000021a00853cc0_0_12;
LS_0000021a00853cc0_1_4 .concat [ 4 4 4 4], LS_0000021a00853cc0_0_16, LS_0000021a00853cc0_0_20, LS_0000021a00853cc0_0_24, LS_0000021a00853cc0_0_28;
L_0000021a00853cc0 .concat [ 16 16 0 0], LS_0000021a00853cc0_1_0, LS_0000021a00853cc0_1_4;
S_0000021a0081ad20 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_0000021a0081b810;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000021a00863e00 .functor AND 32, L_0000021a00852140, L_0000021a00853220, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000021a0081d690_0 .net "in1", 31 0, L_0000021a00852140;  1 drivers
v0000021a0081d0f0_0 .net "in2", 31 0, L_0000021a00853220;  1 drivers
v0000021a0081bc50_0 .net "out", 31 0, L_0000021a00863e00;  alias, 1 drivers
S_0000021a0081b040 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_0000021a0081b810;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000021a00864b20 .functor AND 32, L_0000021a00853680, L_0000021a008537c0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000021a0081cf10_0 .net "in1", 31 0, L_0000021a00853680;  1 drivers
v0000021a0081cb50_0 .net "in2", 31 0, L_0000021a008537c0;  1 drivers
v0000021a0081dd70_0 .net "out", 31 0, L_0000021a00864b20;  alias, 1 drivers
S_0000021a0081b680 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_0000021a0081b810;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000021a00863380 .functor AND 32, L_0000021a008521e0, L_0000021a00853b80, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000021a0081d190_0 .net "in1", 31 0, L_0000021a008521e0;  1 drivers
v0000021a0081bcf0_0 .net "in2", 31 0, L_0000021a00853b80;  1 drivers
v0000021a0081d910_0 .net "out", 31 0, L_0000021a00863380;  alias, 1 drivers
S_0000021a00820e70 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_0000021a0081b810;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000021a00863cb0 .functor AND 32, L_0000021a00852280, L_0000021a00853cc0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000021a0081dc30_0 .net "in1", 31 0, L_0000021a00852280;  1 drivers
v0000021a0081c790_0 .net "in2", 31 0, L_0000021a00853cc0;  1 drivers
v0000021a0081d730_0 .net "out", 31 0, L_0000021a00863cb0;  alias, 1 drivers
S_0000021a00820830 .scope module, "id_ex_buffer1" "ID_EX_buffer1" 3 124, 16 1 0, S_0000021a005d9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 12 "ID_opcode";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "ID_rd_indzero";
    .port_info 7 /INPUT 5 "ID_rd_ind";
    .port_info 8 /INPUT 32 "ID_PC";
    .port_info 9 /INPUT 32 "ID_rs1";
    .port_info 10 /INPUT 32 "ID_rs2";
    .port_info 11 /INPUT 1 "ID_regwrite";
    .port_info 12 /INPUT 1 "ID_memread";
    .port_info 13 /INPUT 1 "ID_memwrite";
    .port_info 14 /INPUT 32 "ID_PFC_to_EX";
    .port_info 15 /INPUT 1 "ID_predicted";
    .port_info 16 /INPUT 1 "ID_is_oper2_immed";
    .port_info 17 /INPUT 1 "ID_is_beq";
    .port_info 18 /INPUT 1 "ID_is_bne";
    .port_info 19 /INPUT 1 "ID_is_jr";
    .port_info 20 /INPUT 1 "ID_is_jal";
    .port_info 21 /INPUT 32 "ID_forward_to_B";
    .port_info 22 /OUTPUT 12 "EX1_opcode";
    .port_info 23 /OUTPUT 5 "EX1_rs1_ind";
    .port_info 24 /OUTPUT 5 "EX1_rs2_ind";
    .port_info 25 /OUTPUT 1 "EX1_rd_indzero";
    .port_info 26 /OUTPUT 5 "EX1_rd_ind";
    .port_info 27 /OUTPUT 32 "EX1_PC";
    .port_info 28 /OUTPUT 32 "EX1_rs1";
    .port_info 29 /OUTPUT 32 "EX1_rs2";
    .port_info 30 /OUTPUT 1 "EX1_regwrite";
    .port_info 31 /OUTPUT 1 "EX1_memread";
    .port_info 32 /OUTPUT 1 "EX1_memwrite";
    .port_info 33 /OUTPUT 32 "EX1_PFC";
    .port_info 34 /OUTPUT 1 "EX1_predicted";
    .port_info 35 /OUTPUT 1 "EX1_is_oper2_immed";
    .port_info 36 /OUTPUT 1 "EX1_is_beq";
    .port_info 37 /OUTPUT 1 "EX1_is_bne";
    .port_info 38 /OUTPUT 1 "EX1_is_jr";
    .port_info 39 /OUTPUT 1 "EX1_is_jal";
    .port_info 40 /OUTPUT 32 "EX1_forward_to_B";
P_0000021a00825b80 .param/l "add" 0 9 6, C4<000000100000>;
P_0000021a00825bb8 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000021a00825bf0 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000021a00825c28 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000021a00825c60 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000021a00825c98 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000021a00825cd0 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000021a00825d08 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000021a00825d40 .param/l "j" 0 9 19, C4<000010000000>;
P_0000021a00825d78 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000021a00825db0 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000021a00825de8 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000021a00825e20 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000021a00825e58 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000021a00825e90 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000021a00825ec8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000021a00825f00 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000021a00825f38 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000021a00825f70 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000021a00825fa8 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000021a00825fe0 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000021a00826018 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000021a00826050 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000021a00826088 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000021a008260c0 .param/l "xori" 0 9 12, C4<001110000000>;
v0000021a00822350_0 .var "EX1_PC", 31 0;
v0000021a00822210_0 .var "EX1_PFC", 31 0;
v0000021a008222b0_0 .var "EX1_forward_to_B", 31 0;
v0000021a00824330_0 .var "EX1_is_beq", 0 0;
v0000021a00822990_0 .var "EX1_is_bne", 0 0;
v0000021a00822d50_0 .var "EX1_is_jal", 0 0;
v0000021a00823bb0_0 .var "EX1_is_jr", 0 0;
v0000021a00822e90_0 .var "EX1_is_oper2_immed", 0 0;
v0000021a008234d0_0 .var "EX1_memread", 0 0;
v0000021a00823070_0 .var "EX1_memwrite", 0 0;
v0000021a008237f0_0 .var "EX1_opcode", 11 0;
v0000021a00823c50_0 .var "EX1_predicted", 0 0;
v0000021a00823930_0 .var "EX1_rd_ind", 4 0;
v0000021a00823ed0_0 .var "EX1_rd_indzero", 0 0;
v0000021a00821d10_0 .var "EX1_regwrite", 0 0;
v0000021a008231b0_0 .var "EX1_rs1", 31 0;
v0000021a008220d0_0 .var "EX1_rs1_ind", 4 0;
v0000021a00824010_0 .var "EX1_rs2", 31 0;
v0000021a00821db0_0 .var "EX1_rs2_ind", 4 0;
v0000021a008223f0_0 .net "FLUSH", 0 0, v0000021a0082b280_0;  alias, 1 drivers
v0000021a00823cf0_0 .net "ID_PC", 31 0, v0000021a00826960_0;  alias, 1 drivers
v0000021a00823e30_0 .net "ID_PFC_to_EX", 31 0, L_0000021a00857f00;  alias, 1 drivers
v0000021a008241f0_0 .net "ID_forward_to_B", 31 0, L_0000021a00858680;  alias, 1 drivers
v0000021a00823430_0 .net "ID_is_beq", 0 0, L_0000021a00857500;  alias, 1 drivers
v0000021a00821e50_0 .net "ID_is_bne", 0 0, L_0000021a00857780;  alias, 1 drivers
v0000021a00822490_0 .net "ID_is_jal", 0 0, L_0000021a00858f40;  alias, 1 drivers
v0000021a00823110_0 .net "ID_is_jr", 0 0, L_0000021a00857aa0;  alias, 1 drivers
v0000021a00822530_0 .net "ID_is_oper2_immed", 0 0, L_0000021a0085a210;  alias, 1 drivers
v0000021a008225d0_0 .net "ID_memread", 0 0, L_0000021a00859120;  alias, 1 drivers
v0000021a008228f0_0 .net "ID_memwrite", 0 0, L_0000021a00859260;  alias, 1 drivers
v0000021a008240b0_0 .net "ID_opcode", 11 0, v0000021a00842590_0;  alias, 1 drivers
v0000021a00823250_0 .net "ID_predicted", 0 0, v0000021a0082ab00_0;  alias, 1 drivers
v0000021a00822a30_0 .net "ID_rd_ind", 4 0, v0000021a008429f0_0;  alias, 1 drivers
v0000021a00822f30_0 .net "ID_rd_indzero", 0 0, L_0000021a00858d60;  1 drivers
v0000021a00823570_0 .net "ID_regwrite", 0 0, L_0000021a00859080;  alias, 1 drivers
v0000021a00824150_0 .net "ID_rs1", 31 0, v0000021a0082df80_0;  alias, 1 drivers
v0000021a00822ad0_0 .net "ID_rs1_ind", 4 0, v0000021a00842810_0;  alias, 1 drivers
v0000021a00822c10_0 .net "ID_rs2", 31 0, v0000021a0082e160_0;  alias, 1 drivers
v0000021a00822cb0_0 .net "ID_rs2_ind", 4 0, v0000021a00842630_0;  alias, 1 drivers
v0000021a00822df0_0 .net "clk", 0 0, L_0000021a0085a7c0;  1 drivers
v0000021a008236b0_0 .net "rst", 0 0, v0000021a00855020_0;  alias, 1 drivers
E_0000021a0079d1c0 .event posedge, v0000021a00813510_0, v0000021a00822df0_0;
S_0000021a0081fbb0 .scope module, "id_ex_buffer2" "ID_EX_buffer2" 3 142, 16 104 0, S_0000021a005d9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "EX1_ALU_OPER1";
    .port_info 4 /INPUT 32 "EX1_ALU_OPER2";
    .port_info 5 /INPUT 12 "EX1_opcode";
    .port_info 6 /INPUT 5 "EX1_rs1_ind";
    .port_info 7 /INPUT 5 "EX1_rs2_ind";
    .port_info 8 /INPUT 1 "EX1_rd_indzero";
    .port_info 9 /INPUT 5 "EX1_rd_ind";
    .port_info 10 /INPUT 32 "EX1_PC";
    .port_info 11 /INPUT 32 "EX1_rs1";
    .port_info 12 /INPUT 32 "EX1_rs2_out";
    .port_info 13 /INPUT 1 "EX1_regwrite";
    .port_info 14 /INPUT 1 "EX1_memread";
    .port_info 15 /INPUT 1 "EX1_memwrite";
    .port_info 16 /INPUT 1 "EX1_predicted";
    .port_info 17 /INPUT 1 "EX1_is_oper2_immed";
    .port_info 18 /INPUT 1 "EX1_is_beq";
    .port_info 19 /INPUT 1 "EX1_is_bne";
    .port_info 20 /INPUT 1 "EX1_is_jr";
    .port_info 21 /INPUT 1 "EX1_is_jal";
    .port_info 22 /INPUT 32 "EX1_forward_to_B";
    .port_info 23 /INPUT 32 "EX1_PFC_to_IF";
    .port_info 24 /OUTPUT 32 "EX2_ALU_OPER1";
    .port_info 25 /OUTPUT 32 "EX2_ALU_OPER2";
    .port_info 26 /OUTPUT 12 "EX2_opcode";
    .port_info 27 /OUTPUT 5 "EX2_rs1_ind";
    .port_info 28 /OUTPUT 5 "EX2_rs2_ind";
    .port_info 29 /OUTPUT 1 "EX2_rd_indzero";
    .port_info 30 /OUTPUT 5 "EX2_rd_ind";
    .port_info 31 /OUTPUT 32 "EX2_PC";
    .port_info 32 /OUTPUT 32 "EX2_rs1";
    .port_info 33 /OUTPUT 32 "EX2_rs2_out";
    .port_info 34 /OUTPUT 1 "EX2_regwrite";
    .port_info 35 /OUTPUT 1 "EX2_memread";
    .port_info 36 /OUTPUT 1 "EX2_memwrite";
    .port_info 37 /OUTPUT 1 "EX2_predicted";
    .port_info 38 /OUTPUT 1 "EX2_is_oper2_immed";
    .port_info 39 /OUTPUT 1 "EX2_is_beq";
    .port_info 40 /OUTPUT 1 "EX2_is_bne";
    .port_info 41 /OUTPUT 1 "EX2_is_jr";
    .port_info 42 /OUTPUT 1 "EX2_is_jal";
    .port_info 43 /OUTPUT 32 "EX2_forward_to_B";
    .port_info 44 /OUTPUT 32 "EX2_PFC_to_IF";
P_0000021a00826100 .param/l "add" 0 9 6, C4<000000100000>;
P_0000021a00826138 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000021a00826170 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000021a008261a8 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000021a008261e0 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000021a00826218 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000021a00826250 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000021a00826288 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000021a008262c0 .param/l "j" 0 9 19, C4<000010000000>;
P_0000021a008262f8 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000021a00826330 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000021a00826368 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000021a008263a0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000021a008263d8 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000021a00826410 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000021a00826448 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000021a00826480 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000021a008264b8 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000021a008264f0 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000021a00826528 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000021a00826560 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000021a00826598 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000021a008265d0 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000021a00826608 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000021a00826640 .param/l "xori" 0 9 12, C4<001110000000>;
v0000021a00823750_0 .net "EX1_ALU_OPER1", 31 0, L_0000021a0085b2b0;  alias, 1 drivers
v0000021a00823890_0 .net "EX1_ALU_OPER2", 31 0, L_0000021a00863620;  alias, 1 drivers
v0000021a008239d0_0 .net "EX1_PC", 31 0, v0000021a00822350_0;  alias, 1 drivers
v0000021a00823a70_0 .net "EX1_PFC_to_IF", 31 0, L_0000021a008516a0;  alias, 1 drivers
v0000021a00823d90_0 .net "EX1_forward_to_B", 31 0, v0000021a008222b0_0;  alias, 1 drivers
v0000021a008243d0_0 .net "EX1_is_beq", 0 0, v0000021a00824330_0;  alias, 1 drivers
v0000021a00825a50_0 .net "EX1_is_bne", 0 0, v0000021a00822990_0;  alias, 1 drivers
v0000021a00824dd0_0 .net "EX1_is_jal", 0 0, v0000021a00822d50_0;  alias, 1 drivers
v0000021a00824fb0_0 .net "EX1_is_jr", 0 0, v0000021a00823bb0_0;  alias, 1 drivers
v0000021a00824650_0 .net "EX1_is_oper2_immed", 0 0, v0000021a00822e90_0;  alias, 1 drivers
v0000021a00825230_0 .net "EX1_memread", 0 0, v0000021a008234d0_0;  alias, 1 drivers
v0000021a00824e70_0 .net "EX1_memwrite", 0 0, v0000021a00823070_0;  alias, 1 drivers
v0000021a00824790_0 .net "EX1_opcode", 11 0, v0000021a008237f0_0;  alias, 1 drivers
v0000021a008246f0_0 .net "EX1_predicted", 0 0, v0000021a00823c50_0;  alias, 1 drivers
v0000021a00825910_0 .net "EX1_rd_ind", 4 0, v0000021a00823930_0;  alias, 1 drivers
v0000021a00825550_0 .net "EX1_rd_indzero", 0 0, v0000021a00823ed0_0;  alias, 1 drivers
v0000021a008255f0_0 .net "EX1_regwrite", 0 0, v0000021a00821d10_0;  alias, 1 drivers
v0000021a00825370_0 .net "EX1_rs1", 31 0, v0000021a008231b0_0;  alias, 1 drivers
v0000021a00824b50_0 .net "EX1_rs1_ind", 4 0, v0000021a008220d0_0;  alias, 1 drivers
v0000021a00824c90_0 .net "EX1_rs2_ind", 4 0, v0000021a00821db0_0;  alias, 1 drivers
v0000021a00824f10_0 .net "EX1_rs2_out", 31 0, L_0000021a00863230;  alias, 1 drivers
v0000021a00824830_0 .var "EX2_ALU_OPER1", 31 0;
v0000021a00825190_0 .var "EX2_ALU_OPER2", 31 0;
v0000021a008248d0_0 .var "EX2_PC", 31 0;
v0000021a00825050_0 .var "EX2_PFC_to_IF", 31 0;
v0000021a00825730_0 .var "EX2_forward_to_B", 31 0;
v0000021a00824970_0 .var "EX2_is_beq", 0 0;
v0000021a00824a10_0 .var "EX2_is_bne", 0 0;
v0000021a00824ab0_0 .var "EX2_is_jal", 0 0;
v0000021a00824bf0_0 .var "EX2_is_jr", 0 0;
v0000021a00824470_0 .var "EX2_is_oper2_immed", 0 0;
v0000021a00824d30_0 .var "EX2_memread", 0 0;
v0000021a008250f0_0 .var "EX2_memwrite", 0 0;
v0000021a008259b0_0 .var "EX2_opcode", 11 0;
v0000021a00824510_0 .var "EX2_predicted", 0 0;
v0000021a00825410_0 .var "EX2_rd_ind", 4 0;
v0000021a008252d0_0 .var "EX2_rd_indzero", 0 0;
v0000021a00825690_0 .var "EX2_regwrite", 0 0;
v0000021a008254b0_0 .var "EX2_rs1", 31 0;
v0000021a008257d0_0 .var "EX2_rs1_ind", 4 0;
v0000021a00825870_0 .var "EX2_rs2_ind", 4 0;
v0000021a008245b0_0 .var "EX2_rs2_out", 31 0;
v0000021a00829520_0 .net "FLUSH", 0 0, v0000021a0082b320_0;  alias, 1 drivers
v0000021a00829fc0_0 .net "clk", 0 0, L_0000021a008648f0;  1 drivers
v0000021a0082a1a0_0 .net "rst", 0 0, v0000021a00855020_0;  alias, 1 drivers
E_0000021a0079ca80 .event posedge, v0000021a00813510_0, v0000021a00829fc0_0;
S_0000021a00821190 .scope module, "id_stage" "ID_stage" 3 102, 17 2 0, S_0000021a005d9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "inst";
    .port_info 2 /INPUT 12 "ID_opcode";
    .port_info 3 /INPUT 12 "EX1_opcode";
    .port_info 4 /INPUT 12 "EX2_opcode";
    .port_info 5 /INPUT 1 "EX1_memread";
    .port_info 6 /INPUT 1 "EX2_memread";
    .port_info 7 /INPUT 32 "wr_reg_data";
    .port_info 8 /INPUT 5 "ID_rs1_ind";
    .port_info 9 /INPUT 5 "ID_rs2_ind";
    .port_info 10 /INPUT 1 "EX1_rd_indzero";
    .port_info 11 /INPUT 5 "EX1_rd_ind";
    .port_info 12 /INPUT 1 "EX2_rd_indzero";
    .port_info 13 /INPUT 5 "EX2_rd_ind";
    .port_info 14 /INPUT 5 "WB_rd_ind";
    .port_info 15 /OUTPUT 1 "ID_EX1_flush";
    .port_info 16 /OUTPUT 1 "ID_EX2_flush";
    .port_info 17 /INPUT 1 "Wrong_prediction";
    .port_info 18 /INPUT 1 "clk";
    .port_info 19 /OUTPUT 32 "PFC_to_IF";
    .port_info 20 /OUTPUT 32 "PFC_to_EX";
    .port_info 21 /INOUT 1 "predicted_to_EX";
    .port_info 22 /OUTPUT 32 "rs1";
    .port_info 23 /OUTPUT 32 "rs2";
    .port_info 24 /OUTPUT 3 "PC_src";
    .port_info 25 /OUTPUT 1 "pc_write";
    .port_info 26 /OUTPUT 1 "IF_ID_write";
    .port_info 27 /OUTPUT 1 "IF_ID_flush";
    .port_info 28 /INPUT 1 "reg_write_from_wb";
    .port_info 29 /OUTPUT 1 "reg_write";
    .port_info 30 /OUTPUT 1 "mem_read";
    .port_info 31 /OUTPUT 1 "mem_write";
    .port_info 32 /INPUT 1 "rst";
    .port_info 33 /OUTPUT 1 "is_oper2_immed";
    .port_info 34 /OUTPUT 1 "ID_is_beq";
    .port_info 35 /OUTPUT 1 "ID_is_bne";
    .port_info 36 /OUTPUT 1 "ID_is_jr";
    .port_info 37 /OUTPUT 1 "ID_is_jal";
    .port_info 38 /OUTPUT 1 "ID_is_j";
    .port_info 39 /OUTPUT 1 "is_branch_and_taken";
    .port_info 40 /OUTPUT 32 "forward_to_B";
P_0000021a0082e690 .param/l "add" 0 9 6, C4<000000100000>;
P_0000021a0082e6c8 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000021a0082e700 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000021a0082e738 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000021a0082e770 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000021a0082e7a8 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000021a0082e7e0 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000021a0082e818 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000021a0082e850 .param/l "j" 0 9 19, C4<000010000000>;
P_0000021a0082e888 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000021a0082e8c0 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000021a0082e8f8 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000021a0082e930 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000021a0082e968 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000021a0082e9a0 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000021a0082e9d8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000021a0082ea10 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000021a0082ea48 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000021a0082ea80 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000021a0082eab8 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000021a0082eaf0 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000021a0082eb28 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000021a0082eb60 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000021a0082eb98 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000021a0082ebd0 .param/l "xori" 0 9 12, C4<001110000000>;
L_0000021a0085b010 .functor OR 1, L_0000021a00857500, L_0000021a00857780, C4<0>, C4<0>;
L_0000021a00859db0 .functor AND 1, L_0000021a0085b010, L_0000021a0085a1a0, C4<1>, C4<1>;
L_0000021a00859640 .functor OR 1, L_0000021a00857500, L_0000021a00857780, C4<0>, C4<0>;
L_0000021a00859a30 .functor AND 1, L_0000021a00859640, L_0000021a0085a1a0, C4<1>, C4<1>;
L_0000021a00859b80 .functor OR 1, L_0000021a00857500, L_0000021a00857780, C4<0>, C4<0>;
L_0000021a008599c0 .functor AND 1, L_0000021a00859b80, v0000021a0082ab00_0, C4<1>, C4<1>;
v0000021a00828440_0 .net "EX1_memread", 0 0, v0000021a008234d0_0;  alias, 1 drivers
v0000021a00826d20_0 .net "EX1_opcode", 11 0, v0000021a008237f0_0;  alias, 1 drivers
v0000021a00827ea0_0 .net "EX1_rd_ind", 4 0, v0000021a00823930_0;  alias, 1 drivers
v0000021a00826c80_0 .net "EX1_rd_indzero", 0 0, v0000021a00823ed0_0;  alias, 1 drivers
v0000021a00826dc0_0 .net "EX2_memread", 0 0, v0000021a00824d30_0;  alias, 1 drivers
v0000021a008279a0_0 .net "EX2_opcode", 11 0, v0000021a008259b0_0;  alias, 1 drivers
v0000021a00826e60_0 .net "EX2_rd_ind", 4 0, v0000021a00825410_0;  alias, 1 drivers
v0000021a00826b40_0 .net "EX2_rd_indzero", 0 0, v0000021a008252d0_0;  alias, 1 drivers
v0000021a00826f00_0 .net "ID_EX1_flush", 0 0, v0000021a0082b280_0;  alias, 1 drivers
v0000021a00826fa0_0 .net "ID_EX2_flush", 0 0, v0000021a0082b320_0;  alias, 1 drivers
v0000021a00827c20_0 .net "ID_is_beq", 0 0, L_0000021a00857500;  alias, 1 drivers
v0000021a00828da0_0 .net "ID_is_bne", 0 0, L_0000021a00857780;  alias, 1 drivers
v0000021a008283a0_0 .net "ID_is_j", 0 0, L_0000021a00858fe0;  alias, 1 drivers
v0000021a00827cc0_0 .net "ID_is_jal", 0 0, L_0000021a00858f40;  alias, 1 drivers
v0000021a00827860_0 .net "ID_is_jr", 0 0, L_0000021a00857aa0;  alias, 1 drivers
v0000021a008286c0_0 .net "ID_opcode", 11 0, v0000021a00842590_0;  alias, 1 drivers
v0000021a00827a40_0 .net "ID_rs1_ind", 4 0, v0000021a00842810_0;  alias, 1 drivers
v0000021a00827ae0_0 .net "ID_rs2_ind", 4 0, v0000021a00842630_0;  alias, 1 drivers
v0000021a00827b80_0 .net "IF_ID_flush", 0 0, v0000021a0082d300_0;  alias, 1 drivers
v0000021a00828300_0 .net "IF_ID_write", 0 0, v0000021a0082d8a0_0;  alias, 1 drivers
v0000021a00828260_0 .net "PC_src", 2 0, L_0000021a00856ba0;  alias, 1 drivers
v0000021a008284e0_0 .net "PFC_to_EX", 31 0, L_0000021a00857f00;  alias, 1 drivers
v0000021a008268c0_0 .net "PFC_to_IF", 31 0, L_0000021a00856a60;  alias, 1 drivers
v0000021a00826be0_0 .net "WB_rd_ind", 4 0, v0000021a0083f7f0_0;  alias, 1 drivers
v0000021a00827040_0 .net "Wrong_prediction", 0 0, L_0000021a00864ce0;  alias, 1 drivers
v0000021a008277c0_0 .net *"_ivl_11", 0 0, L_0000021a00859a30;  1 drivers
v0000021a00827d60_0 .net *"_ivl_13", 9 0, L_0000021a00857320;  1 drivers
v0000021a00828580_0 .net *"_ivl_15", 9 0, L_0000021a00857820;  1 drivers
v0000021a008270e0_0 .net *"_ivl_16", 9 0, L_0000021a00858a40;  1 drivers
v0000021a00828760_0 .net *"_ivl_19", 9 0, L_0000021a00856ec0;  1 drivers
v0000021a00828940_0 .net *"_ivl_20", 9 0, L_0000021a00857460;  1 drivers
v0000021a00828d00_0 .net *"_ivl_25", 0 0, L_0000021a00859b80;  1 drivers
v0000021a008281c0_0 .net *"_ivl_27", 0 0, L_0000021a008599c0;  1 drivers
v0000021a00828620_0 .net *"_ivl_29", 9 0, L_0000021a00858c20;  1 drivers
v0000021a00828e40_0 .net *"_ivl_3", 0 0, L_0000021a0085b010;  1 drivers
L_0000021a008701f0 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0000021a00827e00_0 .net/2u *"_ivl_30", 9 0, L_0000021a008701f0;  1 drivers
v0000021a008289e0_0 .net *"_ivl_32", 9 0, L_0000021a00858cc0;  1 drivers
v0000021a00827180_0 .net *"_ivl_35", 9 0, L_0000021a008566a0;  1 drivers
v0000021a00826a00_0 .net *"_ivl_37", 9 0, L_0000021a00856740;  1 drivers
v0000021a00827400_0 .net *"_ivl_38", 9 0, L_0000021a00857dc0;  1 drivers
v0000021a00828800_0 .net *"_ivl_40", 9 0, L_0000021a00856f60;  1 drivers
L_0000021a00870238 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021a00827f40_0 .net/2s *"_ivl_45", 21 0, L_0000021a00870238;  1 drivers
L_0000021a00870280 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021a00827fe0_0 .net/2s *"_ivl_50", 21 0, L_0000021a00870280;  1 drivers
v0000021a008274a0_0 .net *"_ivl_9", 0 0, L_0000021a00859640;  1 drivers
v0000021a00827220_0 .net "clk", 0 0, L_0000021a00792470;  alias, 1 drivers
v0000021a008272c0_0 .net "forward_to_B", 31 0, L_0000021a00858680;  alias, 1 drivers
v0000021a00828a80_0 .net "imm", 31 0, v0000021a0082c400_0;  1 drivers
v0000021a00827360_0 .net "inst", 31 0, v0000021a00826820_0;  alias, 1 drivers
v0000021a00827900_0 .net "is_branch_and_taken", 0 0, L_0000021a00859db0;  alias, 1 drivers
v0000021a008288a0_0 .net "is_oper2_immed", 0 0, L_0000021a0085a210;  alias, 1 drivers
v0000021a00826aa0_0 .net "mem_read", 0 0, L_0000021a00859120;  alias, 1 drivers
v0000021a00828b20_0 .net "mem_write", 0 0, L_0000021a00859260;  alias, 1 drivers
v0000021a00828bc0_0 .net "pc", 31 0, v0000021a00826960_0;  alias, 1 drivers
v0000021a00828c60_0 .net "pc_write", 0 0, v0000021a0082ce00_0;  alias, 1 drivers
v0000021a008266e0_0 .net "predicted", 0 0, L_0000021a0085a1a0;  1 drivers
v0000021a00827540_0 .net "predicted_to_EX", 0 0, v0000021a0082ab00_0;  alias, 1 drivers
v0000021a008275e0_0 .net "reg_write", 0 0, L_0000021a00859080;  alias, 1 drivers
v0000021a00828080_0 .net "reg_write_from_wb", 0 0, v0000021a0083d810_0;  alias, 1 drivers
v0000021a00827680_0 .net "rs1", 31 0, v0000021a0082df80_0;  alias, 1 drivers
v0000021a00827720_0 .net "rs2", 31 0, v0000021a0082e160_0;  alias, 1 drivers
v0000021a00828120_0 .net "rst", 0 0, v0000021a00855020_0;  alias, 1 drivers
v0000021a00826780_0 .net "wr_reg_data", 31 0, L_0000021a00864f10;  alias, 1 drivers
L_0000021a00858680 .functor MUXZ 32, v0000021a0082e160_0, v0000021a0082c400_0, L_0000021a0085a210, C4<>;
L_0000021a00857320 .part v0000021a00826960_0, 0, 10;
L_0000021a00857820 .part v0000021a00826820_0, 0, 10;
L_0000021a00858a40 .arith/sum 10, L_0000021a00857320, L_0000021a00857820;
L_0000021a00856ec0 .part v0000021a00826820_0, 0, 10;
L_0000021a00857460 .functor MUXZ 10, L_0000021a00856ec0, L_0000021a00858a40, L_0000021a00859a30, C4<>;
L_0000021a00858c20 .part v0000021a00826960_0, 0, 10;
L_0000021a00858cc0 .arith/sum 10, L_0000021a00858c20, L_0000021a008701f0;
L_0000021a008566a0 .part v0000021a00826960_0, 0, 10;
L_0000021a00856740 .part v0000021a00826820_0, 0, 10;
L_0000021a00857dc0 .arith/sum 10, L_0000021a008566a0, L_0000021a00856740;
L_0000021a00856f60 .functor MUXZ 10, L_0000021a00857dc0, L_0000021a00858cc0, L_0000021a008599c0, C4<>;
L_0000021a00856a60 .concat8 [ 10 22 0 0], L_0000021a00857460, L_0000021a00870238;
L_0000021a00857f00 .concat8 [ 10 22 0 0], L_0000021a00856f60, L_0000021a00870280;
S_0000021a00821320 .scope module, "BR" "BranchResolver" 17 42, 18 2 0, S_0000021a00821190;
 .timescale 0 0;
    .port_info 0 /OUTPUT 3 "PC_src";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 12 "EX1_opcode";
    .port_info 3 /INPUT 12 "EX2_opcode";
    .port_info 4 /OUTPUT 1 "predicted";
    .port_info 5 /OUTPUT 1 "predicted_to_EX";
    .port_info 6 /INPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "clk";
P_0000021a0082ec10 .param/l "add" 0 9 6, C4<000000100000>;
P_0000021a0082ec48 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000021a0082ec80 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000021a0082ecb8 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000021a0082ecf0 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000021a0082ed28 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000021a0082ed60 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000021a0082ed98 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000021a0082edd0 .param/l "j" 0 9 19, C4<000010000000>;
P_0000021a0082ee08 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000021a0082ee40 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000021a0082ee78 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000021a0082eeb0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000021a0082eee8 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000021a0082ef20 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000021a0082ef58 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000021a0082ef90 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000021a0082efc8 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000021a0082f000 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000021a0082f038 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000021a0082f070 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000021a0082f0a8 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000021a0082f0e0 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000021a0082f118 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000021a0082f150 .param/l "xori" 0 9 12, C4<001110000000>;
L_0000021a00859e20 .functor OR 1, L_0000021a0085a1a0, L_0000021a008567e0, C4<0>, C4<0>;
L_0000021a00859e90 .functor OR 1, L_0000021a00859e20, L_0000021a008578c0, C4<0>, C4<0>;
v0000021a00829b60_0 .net "EX1_opcode", 11 0, v0000021a008237f0_0;  alias, 1 drivers
v0000021a00829020_0 .net "EX2_opcode", 11 0, v0000021a008259b0_0;  alias, 1 drivers
v0000021a0082a600_0 .net "ID_opcode", 11 0, v0000021a00842590_0;  alias, 1 drivers
v0000021a008292a0_0 .net "PC_src", 2 0, L_0000021a00856ba0;  alias, 1 drivers
v0000021a00829160_0 .net "Wrong_prediction", 0 0, L_0000021a00864ce0;  alias, 1 drivers
L_0000021a008703e8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0000021a0082b5a0_0 .net/2u *"_ivl_0", 2 0, L_0000021a008703e8;  1 drivers
v0000021a00829340_0 .net *"_ivl_10", 0 0, L_0000021a008573c0;  1 drivers
L_0000021a00870508 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0000021a0082b500_0 .net/2u *"_ivl_12", 2 0, L_0000021a00870508;  1 drivers
L_0000021a00870550 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v0000021a0082a240_0 .net/2u *"_ivl_14", 11 0, L_0000021a00870550;  1 drivers
v0000021a00829ac0_0 .net *"_ivl_16", 0 0, L_0000021a008567e0;  1 drivers
v0000021a00829200_0 .net *"_ivl_19", 0 0, L_0000021a00859e20;  1 drivers
L_0000021a00870430 .functor BUFT 1, C4<111111000000>, C4<0>, C4<0>, C4<0>;
v0000021a0082a4c0_0 .net/2u *"_ivl_2", 11 0, L_0000021a00870430;  1 drivers
L_0000021a00870598 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v0000021a008298e0_0 .net/2u *"_ivl_20", 11 0, L_0000021a00870598;  1 drivers
v0000021a00829f20_0 .net *"_ivl_22", 0 0, L_0000021a008578c0;  1 drivers
v0000021a00829480_0 .net *"_ivl_25", 0 0, L_0000021a00859e90;  1 drivers
L_0000021a008705e0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0000021a008293e0_0 .net/2u *"_ivl_26", 2 0, L_0000021a008705e0;  1 drivers
L_0000021a00870628 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0000021a0082a560_0 .net/2u *"_ivl_28", 2 0, L_0000021a00870628;  1 drivers
v0000021a0082aba0_0 .net *"_ivl_30", 2 0, L_0000021a008587c0;  1 drivers
v0000021a00829ca0_0 .net *"_ivl_32", 2 0, L_0000021a00858220;  1 drivers
v0000021a0082aec0_0 .net *"_ivl_34", 2 0, L_0000021a00856b00;  1 drivers
v0000021a0082a7e0_0 .net *"_ivl_4", 0 0, L_0000021a00858180;  1 drivers
L_0000021a00870478 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0000021a0082a9c0_0 .net/2u *"_ivl_6", 2 0, L_0000021a00870478;  1 drivers
L_0000021a008704c0 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v0000021a0082ac40_0 .net/2u *"_ivl_8", 11 0, L_0000021a008704c0;  1 drivers
v0000021a0082aa60_0 .net "clk", 0 0, L_0000021a00792470;  alias, 1 drivers
v0000021a0082ace0_0 .net "predicted", 0 0, L_0000021a0085a1a0;  alias, 1 drivers
v0000021a0082ae20_0 .net "predicted_to_EX", 0 0, v0000021a0082ab00_0;  alias, 1 drivers
v0000021a008295c0_0 .net "rst", 0 0, v0000021a00855020_0;  alias, 1 drivers
v0000021a0082af60_0 .net "state", 1 0, v0000021a00829e80_0;  1 drivers
L_0000021a00858180 .cmp/eq 12, v0000021a00842590_0, L_0000021a00870430;
L_0000021a008573c0 .cmp/eq 12, v0000021a008237f0_0, L_0000021a008704c0;
L_0000021a008567e0 .cmp/eq 12, v0000021a00842590_0, L_0000021a00870550;
L_0000021a008578c0 .cmp/eq 12, v0000021a00842590_0, L_0000021a00870598;
L_0000021a008587c0 .functor MUXZ 3, L_0000021a00870628, L_0000021a008705e0, L_0000021a00859e90, C4<>;
L_0000021a00858220 .functor MUXZ 3, L_0000021a008587c0, L_0000021a00870508, L_0000021a008573c0, C4<>;
L_0000021a00856b00 .functor MUXZ 3, L_0000021a00858220, L_0000021a00870478, L_0000021a00858180, C4<>;
L_0000021a00856ba0 .functor MUXZ 3, L_0000021a00856b00, L_0000021a008703e8, L_0000021a00864ce0, C4<>;
S_0000021a008214b0 .scope module, "BPU" "BranchPredictor" 18 24, 19 1 0, S_0000021a00821320;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /INPUT 12 "EX_opcode";
    .port_info 2 /OUTPUT 1 "predicted";
    .port_info 3 /OUTPUT 1 "predicted_to_EX";
    .port_info 4 /INPUT 1 "Wrong_prediction";
    .port_info 5 /INPUT 1 "rst";
    .port_info 6 /OUTPUT 2 "state";
    .port_info 7 /INPUT 1 "clk";
P_0000021a0082f190 .param/l "add" 0 9 6, C4<000000100000>;
P_0000021a0082f1c8 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000021a0082f200 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000021a0082f238 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000021a0082f270 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000021a0082f2a8 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000021a0082f2e0 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000021a0082f318 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000021a0082f350 .param/l "j" 0 9 19, C4<000010000000>;
P_0000021a0082f388 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000021a0082f3c0 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000021a0082f3f8 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000021a0082f430 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000021a0082f468 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000021a0082f4a0 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000021a0082f4d8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000021a0082f510 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000021a0082f548 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000021a0082f580 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000021a0082f5b8 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000021a0082f5f0 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000021a0082f628 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000021a0082f660 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000021a0082f698 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000021a0082f6d0 .param/l "xori" 0 9 12, C4<001110000000>;
L_0000021a0085a590 .functor OR 1, L_0000021a00857000, L_0000021a00858040, C4<0>, C4<0>;
L_0000021a00859aa0 .functor OR 1, L_0000021a008584a0, L_0000021a00856880, C4<0>, C4<0>;
L_0000021a0085ac90 .functor AND 1, L_0000021a0085a590, L_0000021a00859aa0, C4<1>, C4<1>;
L_0000021a00859720 .functor NOT 1, L_0000021a0085ac90, C4<0>, C4<0>, C4<0>;
L_0000021a00859cd0 .functor OR 1, v0000021a00855020_0, L_0000021a00859720, C4<0>, C4<0>;
L_0000021a0085a1a0 .functor NOT 1, L_0000021a00859cd0, C4<0>, C4<0>, C4<0>;
v0000021a0082b0a0_0 .net "EX_opcode", 11 0, v0000021a008259b0_0;  alias, 1 drivers
v0000021a008290c0_0 .net "ID_opcode", 11 0, v0000021a00842590_0;  alias, 1 drivers
v0000021a00829a20_0 .net "Wrong_prediction", 0 0, L_0000021a00864ce0;  alias, 1 drivers
L_0000021a008702c8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v0000021a0082a100_0 .net/2u *"_ivl_0", 11 0, L_0000021a008702c8;  1 drivers
L_0000021a00870358 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0000021a008297a0_0 .net/2u *"_ivl_10", 1 0, L_0000021a00870358;  1 drivers
v0000021a0082a060_0 .net *"_ivl_12", 0 0, L_0000021a008584a0;  1 drivers
L_0000021a008703a0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0000021a0082a6a0_0 .net/2u *"_ivl_14", 1 0, L_0000021a008703a0;  1 drivers
v0000021a0082a2e0_0 .net *"_ivl_16", 0 0, L_0000021a00856880;  1 drivers
v0000021a0082a380_0 .net *"_ivl_19", 0 0, L_0000021a00859aa0;  1 drivers
v0000021a0082a420_0 .net *"_ivl_2", 0 0, L_0000021a00857000;  1 drivers
v0000021a00828f80_0 .net *"_ivl_21", 0 0, L_0000021a0085ac90;  1 drivers
v0000021a00828ee0_0 .net *"_ivl_22", 0 0, L_0000021a00859720;  1 drivers
v0000021a0082a880_0 .net *"_ivl_25", 0 0, L_0000021a00859cd0;  1 drivers
L_0000021a00870310 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v0000021a00829660_0 .net/2u *"_ivl_4", 11 0, L_0000021a00870310;  1 drivers
v0000021a0082a920_0 .net *"_ivl_6", 0 0, L_0000021a00858040;  1 drivers
v0000021a00829980_0 .net *"_ivl_9", 0 0, L_0000021a0085a590;  1 drivers
v0000021a00829840_0 .net "clk", 0 0, L_0000021a00792470;  alias, 1 drivers
v0000021a0082ad80_0 .net "predicted", 0 0, L_0000021a0085a1a0;  alias, 1 drivers
v0000021a0082ab00_0 .var "predicted_to_EX", 0 0;
v0000021a0082a740_0 .net "rst", 0 0, v0000021a00855020_0;  alias, 1 drivers
v0000021a00829e80_0 .var "state", 1 0;
E_0000021a0079cb00 .event posedge, v0000021a00829840_0, v0000021a00813510_0;
L_0000021a00857000 .cmp/eq 12, v0000021a00842590_0, L_0000021a008702c8;
L_0000021a00858040 .cmp/eq 12, v0000021a00842590_0, L_0000021a00870310;
L_0000021a008584a0 .cmp/eq 2, v0000021a00829e80_0, L_0000021a00870358;
L_0000021a00856880 .cmp/eq 2, v0000021a00829e80_0, L_0000021a008703a0;
S_0000021a0081fd40 .scope module, "SDU" "StallDetectionUnit" 17 46, 20 1 0, S_0000021a00821190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Wrong_prediction";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 1 "EX1_memread";
    .port_info 3 /INPUT 1 "EX2_memread";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "EX1_rd_indzero";
    .port_info 7 /INPUT 5 "EX1_rd_ind";
    .port_info 8 /INPUT 1 "EX2_rd_indzero";
    .port_info 9 /INPUT 5 "EX2_rd_ind";
    .port_info 10 /OUTPUT 1 "PC_Write";
    .port_info 11 /OUTPUT 1 "IF_ID_Write";
    .port_info 12 /OUTPUT 1 "IF_ID_flush";
    .port_info 13 /OUTPUT 1 "ID_EX1_flush";
    .port_info 14 /OUTPUT 1 "ID_EX2_flush";
P_0000021a00839730 .param/l "add" 0 9 6, C4<000000100000>;
P_0000021a00839768 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000021a008397a0 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000021a008397d8 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000021a00839810 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000021a00839848 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000021a00839880 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000021a008398b8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000021a008398f0 .param/l "j" 0 9 19, C4<000010000000>;
P_0000021a00839928 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000021a00839960 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000021a00839998 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000021a008399d0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000021a00839a08 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000021a00839a40 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000021a00839a78 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000021a00839ab0 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000021a00839ae8 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000021a00839b20 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000021a00839b58 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000021a00839b90 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000021a00839bc8 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000021a00839c00 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000021a00839c38 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000021a00839c70 .param/l "xori" 0 9 12, C4<001110000000>;
v0000021a0082b000_0 .net "EX1_memread", 0 0, v0000021a008234d0_0;  alias, 1 drivers
v0000021a0082b140_0 .net "EX1_rd_ind", 4 0, v0000021a00823930_0;  alias, 1 drivers
v0000021a00829d40_0 .net "EX1_rd_indzero", 0 0, v0000021a00823ed0_0;  alias, 1 drivers
v0000021a00829700_0 .net "EX2_memread", 0 0, v0000021a00824d30_0;  alias, 1 drivers
v0000021a00829de0_0 .net "EX2_rd_ind", 4 0, v0000021a00825410_0;  alias, 1 drivers
v0000021a0082b1e0_0 .net "EX2_rd_indzero", 0 0, v0000021a008252d0_0;  alias, 1 drivers
v0000021a0082b280_0 .var "ID_EX1_flush", 0 0;
v0000021a0082b320_0 .var "ID_EX2_flush", 0 0;
v0000021a0082b3c0_0 .net "ID_opcode", 11 0, v0000021a00842590_0;  alias, 1 drivers
v0000021a0082b460_0 .net "ID_rs1_ind", 4 0, v0000021a00842810_0;  alias, 1 drivers
v0000021a0082b640_0 .net "ID_rs2_ind", 4 0, v0000021a00842630_0;  alias, 1 drivers
v0000021a0082d8a0_0 .var "IF_ID_Write", 0 0;
v0000021a0082d300_0 .var "IF_ID_flush", 0 0;
v0000021a0082ce00_0 .var "PC_Write", 0 0;
v0000021a0082d3a0_0 .net "Wrong_prediction", 0 0, L_0000021a00864ce0;  alias, 1 drivers
E_0000021a0079d880/0 .event anyedge, v0000021a00816760_0, v0000021a008234d0_0, v0000021a00823ed0_0, v0000021a00822ad0_0;
E_0000021a0079d880/1 .event anyedge, v0000021a00823930_0, v0000021a00822cb0_0, v0000021a00737360_0, v0000021a008252d0_0;
E_0000021a0079d880/2 .event anyedge, v0000021a00812890_0, v0000021a008240b0_0;
E_0000021a0079d880 .event/or E_0000021a0079d880/0, E_0000021a0079d880/1, E_0000021a0079d880/2;
S_0000021a00821640 .scope module, "cu" "control_unit" 17 44, 21 2 0, S_0000021a00821190;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /OUTPUT 1 "regwrite";
    .port_info 2 /OUTPUT 1 "memread";
    .port_info 3 /OUTPUT 1 "memwrite";
    .port_info 4 /OUTPUT 1 "is_oper2_immed";
    .port_info 5 /OUTPUT 1 "is_beq";
    .port_info 6 /OUTPUT 1 "is_bne";
    .port_info 7 /OUTPUT 1 "is_jr";
    .port_info 8 /OUTPUT 1 "is_jal";
    .port_info 9 /OUTPUT 1 "is_j";
P_0000021a00839cb0 .param/l "add" 0 9 6, C4<000000100000>;
P_0000021a00839ce8 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000021a00839d20 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000021a00839d58 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000021a00839d90 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000021a00839dc8 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000021a00839e00 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000021a00839e38 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000021a00839e70 .param/l "j" 0 9 19, C4<000010000000>;
P_0000021a00839ea8 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000021a00839ee0 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000021a00839f18 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000021a00839f50 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000021a00839f88 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000021a00839fc0 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000021a00839ff8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000021a0083a030 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000021a0083a068 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000021a0083a0a0 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000021a0083a0d8 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000021a0083a110 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000021a0083a148 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000021a0083a180 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000021a0083a1b8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000021a0083a1f0 .param/l "xori" 0 9 12, C4<001110000000>;
L_0000021a00859f00 .functor OR 1, L_0000021a00858540, L_0000021a00856c40, C4<0>, C4<0>;
L_0000021a0085afa0 .functor OR 1, L_0000021a00859f00, L_0000021a00858720, C4<0>, C4<0>;
L_0000021a0085a9f0 .functor OR 1, L_0000021a0085afa0, L_0000021a00858860, C4<0>, C4<0>;
L_0000021a00859fe0 .functor OR 1, L_0000021a0085a9f0, L_0000021a00857640, C4<0>, C4<0>;
L_0000021a0085a050 .functor OR 1, L_0000021a00859fe0, L_0000021a00856e20, C4<0>, C4<0>;
L_0000021a0085a130 .functor OR 1, L_0000021a0085a050, L_0000021a008570a0, C4<0>, C4<0>;
L_0000021a0085a600 .functor OR 1, L_0000021a0085a130, L_0000021a00857140, C4<0>, C4<0>;
L_0000021a0085a210 .functor OR 1, L_0000021a0085a600, L_0000021a008571e0, C4<0>, C4<0>;
L_0000021a0085aa60 .functor OR 1, L_0000021a00858e00, L_0000021a008591c0, C4<0>, C4<0>;
L_0000021a0085a2f0 .functor OR 1, L_0000021a0085aa60, L_0000021a00858ea0, C4<0>, C4<0>;
L_0000021a0085a670 .functor OR 1, L_0000021a0085a2f0, L_0000021a008593a0, C4<0>, C4<0>;
L_0000021a0085a910 .functor OR 1, L_0000021a0085a670, L_0000021a00859440, C4<0>, C4<0>;
v0000021a0082baa0_0 .net "ID_opcode", 11 0, v0000021a00842590_0;  alias, 1 drivers
L_0000021a00870670 .functor BUFT 1, C4<001000000000>, C4<0>, C4<0>, C4<0>;
v0000021a0082bbe0_0 .net/2u *"_ivl_0", 11 0, L_0000021a00870670;  1 drivers
L_0000021a00870700 .functor BUFT 1, C4<001101000000>, C4<0>, C4<0>, C4<0>;
v0000021a0082b8c0_0 .net/2u *"_ivl_10", 11 0, L_0000021a00870700;  1 drivers
L_0000021a00870bc8 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v0000021a0082ba00_0 .net/2u *"_ivl_102", 11 0, L_0000021a00870bc8;  1 drivers
L_0000021a00870c10 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v0000021a0082b960_0 .net/2u *"_ivl_106", 11 0, L_0000021a00870c10;  1 drivers
v0000021a0082cc20_0 .net *"_ivl_12", 0 0, L_0000021a00858720;  1 drivers
v0000021a0082bb40_0 .net *"_ivl_15", 0 0, L_0000021a0085afa0;  1 drivers
L_0000021a00870748 .functor BUFT 1, C4<001110000000>, C4<0>, C4<0>, C4<0>;
v0000021a0082da80_0 .net/2u *"_ivl_16", 11 0, L_0000021a00870748;  1 drivers
v0000021a0082d4e0_0 .net *"_ivl_18", 0 0, L_0000021a00858860;  1 drivers
v0000021a0082dc60_0 .net *"_ivl_2", 0 0, L_0000021a00858540;  1 drivers
v0000021a0082d1c0_0 .net *"_ivl_21", 0 0, L_0000021a0085a9f0;  1 drivers
L_0000021a00870790 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v0000021a0082c360_0 .net/2u *"_ivl_22", 11 0, L_0000021a00870790;  1 drivers
v0000021a0082c540_0 .net *"_ivl_24", 0 0, L_0000021a00857640;  1 drivers
v0000021a0082d440_0 .net *"_ivl_27", 0 0, L_0000021a00859fe0;  1 drivers
L_0000021a008707d8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v0000021a0082d580_0 .net/2u *"_ivl_28", 11 0, L_0000021a008707d8;  1 drivers
v0000021a0082c5e0_0 .net *"_ivl_30", 0 0, L_0000021a00856e20;  1 drivers
v0000021a0082cea0_0 .net *"_ivl_33", 0 0, L_0000021a0085a050;  1 drivers
L_0000021a00870820 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0000021a0082bc80_0 .net/2u *"_ivl_34", 11 0, L_0000021a00870820;  1 drivers
v0000021a0082c9a0_0 .net *"_ivl_36", 0 0, L_0000021a008570a0;  1 drivers
v0000021a0082be60_0 .net *"_ivl_39", 0 0, L_0000021a0085a130;  1 drivers
L_0000021a008706b8 .functor BUFT 1, C4<001100000000>, C4<0>, C4<0>, C4<0>;
v0000021a0082bd20_0 .net/2u *"_ivl_4", 11 0, L_0000021a008706b8;  1 drivers
L_0000021a00870868 .functor BUFT 1, C4<000000000010>, C4<0>, C4<0>, C4<0>;
v0000021a0082ccc0_0 .net/2u *"_ivl_40", 11 0, L_0000021a00870868;  1 drivers
v0000021a0082bdc0_0 .net *"_ivl_42", 0 0, L_0000021a00857140;  1 drivers
v0000021a0082bfa0_0 .net *"_ivl_45", 0 0, L_0000021a0085a600;  1 drivers
L_0000021a008708b0 .functor BUFT 1, C4<001010000000>, C4<0>, C4<0>, C4<0>;
v0000021a0082dda0_0 .net/2u *"_ivl_46", 11 0, L_0000021a008708b0;  1 drivers
v0000021a0082cd60_0 .net *"_ivl_48", 0 0, L_0000021a008571e0;  1 drivers
L_0000021a008708f8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v0000021a0082c860_0 .net/2u *"_ivl_52", 11 0, L_0000021a008708f8;  1 drivers
L_0000021a00870940 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v0000021a0082dd00_0 .net/2u *"_ivl_56", 11 0, L_0000021a00870940;  1 drivers
v0000021a0082cfe0_0 .net *"_ivl_6", 0 0, L_0000021a00856c40;  1 drivers
L_0000021a00870988 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v0000021a0082bf00_0 .net/2u *"_ivl_60", 11 0, L_0000021a00870988;  1 drivers
L_0000021a008709d0 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v0000021a0082d620_0 .net/2u *"_ivl_64", 11 0, L_0000021a008709d0;  1 drivers
L_0000021a00870a18 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v0000021a0082d6c0_0 .net/2u *"_ivl_68", 11 0, L_0000021a00870a18;  1 drivers
L_0000021a00870a60 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v0000021a0082cb80_0 .net/2u *"_ivl_72", 11 0, L_0000021a00870a60;  1 drivers
v0000021a0082cf40_0 .net *"_ivl_74", 0 0, L_0000021a00858e00;  1 drivers
L_0000021a00870aa8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v0000021a0082c040_0 .net/2u *"_ivl_76", 11 0, L_0000021a00870aa8;  1 drivers
v0000021a0082c0e0_0 .net *"_ivl_78", 0 0, L_0000021a008591c0;  1 drivers
v0000021a0082c7c0_0 .net *"_ivl_81", 0 0, L_0000021a0085aa60;  1 drivers
L_0000021a00870af0 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v0000021a0082ca40_0 .net/2u *"_ivl_82", 11 0, L_0000021a00870af0;  1 drivers
v0000021a0082d760_0 .net *"_ivl_84", 0 0, L_0000021a00858ea0;  1 drivers
v0000021a0082d080_0 .net *"_ivl_87", 0 0, L_0000021a0085a2f0;  1 drivers
L_0000021a00870b38 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v0000021a0082c180_0 .net/2u *"_ivl_88", 11 0, L_0000021a00870b38;  1 drivers
v0000021a0082d260_0 .net *"_ivl_9", 0 0, L_0000021a00859f00;  1 drivers
v0000021a0082d940_0 .net *"_ivl_90", 0 0, L_0000021a008593a0;  1 drivers
v0000021a0082d800_0 .net *"_ivl_93", 0 0, L_0000021a0085a670;  1 drivers
L_0000021a00870b80 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v0000021a0082d120_0 .net/2u *"_ivl_94", 11 0, L_0000021a00870b80;  1 drivers
v0000021a0082d9e0_0 .net *"_ivl_96", 0 0, L_0000021a00859440;  1 drivers
v0000021a0082db20_0 .net *"_ivl_99", 0 0, L_0000021a0085a910;  1 drivers
v0000021a0082de40_0 .net "is_beq", 0 0, L_0000021a00857500;  alias, 1 drivers
v0000021a0082dbc0_0 .net "is_bne", 0 0, L_0000021a00857780;  alias, 1 drivers
v0000021a0082b6e0_0 .net "is_j", 0 0, L_0000021a00858fe0;  alias, 1 drivers
v0000021a0082b780_0 .net "is_jal", 0 0, L_0000021a00858f40;  alias, 1 drivers
v0000021a0082c220_0 .net "is_jr", 0 0, L_0000021a00857aa0;  alias, 1 drivers
v0000021a0082c2c0_0 .net "is_oper2_immed", 0 0, L_0000021a0085a210;  alias, 1 drivers
v0000021a0082cae0_0 .net "memread", 0 0, L_0000021a00859120;  alias, 1 drivers
v0000021a0082c680_0 .net "memwrite", 0 0, L_0000021a00859260;  alias, 1 drivers
v0000021a0082b820_0 .net "regwrite", 0 0, L_0000021a00859080;  alias, 1 drivers
L_0000021a00858540 .cmp/eq 12, v0000021a00842590_0, L_0000021a00870670;
L_0000021a00856c40 .cmp/eq 12, v0000021a00842590_0, L_0000021a008706b8;
L_0000021a00858720 .cmp/eq 12, v0000021a00842590_0, L_0000021a00870700;
L_0000021a00858860 .cmp/eq 12, v0000021a00842590_0, L_0000021a00870748;
L_0000021a00857640 .cmp/eq 12, v0000021a00842590_0, L_0000021a00870790;
L_0000021a00856e20 .cmp/eq 12, v0000021a00842590_0, L_0000021a008707d8;
L_0000021a008570a0 .cmp/eq 12, v0000021a00842590_0, L_0000021a00870820;
L_0000021a00857140 .cmp/eq 12, v0000021a00842590_0, L_0000021a00870868;
L_0000021a008571e0 .cmp/eq 12, v0000021a00842590_0, L_0000021a008708b0;
L_0000021a00857500 .cmp/eq 12, v0000021a00842590_0, L_0000021a008708f8;
L_0000021a00857780 .cmp/eq 12, v0000021a00842590_0, L_0000021a00870940;
L_0000021a00857aa0 .cmp/eq 12, v0000021a00842590_0, L_0000021a00870988;
L_0000021a00858f40 .cmp/eq 12, v0000021a00842590_0, L_0000021a008709d0;
L_0000021a00858fe0 .cmp/eq 12, v0000021a00842590_0, L_0000021a00870a18;
L_0000021a00858e00 .cmp/eq 12, v0000021a00842590_0, L_0000021a00870a60;
L_0000021a008591c0 .cmp/eq 12, v0000021a00842590_0, L_0000021a00870aa8;
L_0000021a00858ea0 .cmp/eq 12, v0000021a00842590_0, L_0000021a00870af0;
L_0000021a008593a0 .cmp/eq 12, v0000021a00842590_0, L_0000021a00870b38;
L_0000021a00859440 .cmp/eq 12, v0000021a00842590_0, L_0000021a00870b80;
L_0000021a00859080 .reduce/nor L_0000021a0085a910;
L_0000021a00859120 .cmp/eq 12, v0000021a00842590_0, L_0000021a00870bc8;
L_0000021a00859260 .cmp/eq 12, v0000021a00842590_0, L_0000021a00870c10;
S_0000021a008206a0 .scope module, "immed_gen" "Immed_Gen_unit" 17 30, 22 2 0, S_0000021a00821190;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Inst";
    .port_info 1 /INPUT 12 "opcode";
    .port_info 2 /OUTPUT 32 "Immed";
P_0000021a0083a230 .param/l "add" 0 9 6, C4<000000100000>;
P_0000021a0083a268 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000021a0083a2a0 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000021a0083a2d8 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000021a0083a310 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000021a0083a348 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000021a0083a380 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000021a0083a3b8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000021a0083a3f0 .param/l "j" 0 9 19, C4<000010000000>;
P_0000021a0083a428 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000021a0083a460 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000021a0083a498 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000021a0083a4d0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000021a0083a508 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000021a0083a540 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000021a0083a578 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000021a0083a5b0 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000021a0083a5e8 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000021a0083a620 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000021a0083a658 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000021a0083a690 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000021a0083a6c8 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000021a0083a700 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000021a0083a738 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000021a0083a770 .param/l "xori" 0 9 12, C4<001110000000>;
v0000021a0082c400_0 .var "Immed", 31 0;
v0000021a0082c4a0_0 .net "Inst", 31 0, v0000021a00826820_0;  alias, 1 drivers
v0000021a0082c720_0 .net "opcode", 11 0, v0000021a00842590_0;  alias, 1 drivers
E_0000021a0079ca00 .event anyedge, v0000021a008240b0_0, v0000021a0082c4a0_0;
S_0000021a008209c0 .scope module, "reg_file" "REG_FILE" 17 28, 23 2 0, S_0000021a00821190;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "Read_reg1";
    .port_info 1 /INPUT 5 "Read_reg2";
    .port_info 2 /INPUT 5 "Write_reg";
    .port_info 3 /INPUT 32 "Write_data";
    .port_info 4 /OUTPUT 32 "Read_data1";
    .port_info 5 /OUTPUT 32 "Read_data2";
    .port_info 6 /INPUT 1 "Write_en";
    .port_info 7 /INPUT 1 "clk";
    .port_info 8 /INPUT 1 "rst";
v0000021a0082df80_0 .var "Read_data1", 31 0;
v0000021a0082e160_0 .var "Read_data2", 31 0;
v0000021a0082e5c0_0 .net "Read_reg1", 4 0, v0000021a00842810_0;  alias, 1 drivers
v0000021a0082e2a0_0 .net "Read_reg2", 4 0, v0000021a00842630_0;  alias, 1 drivers
v0000021a0082e020_0 .net "Write_data", 31 0, L_0000021a00864f10;  alias, 1 drivers
v0000021a0082e200_0 .net "Write_en", 0 0, v0000021a0083d810_0;  alias, 1 drivers
v0000021a0082e0c0_0 .net "Write_reg", 4 0, v0000021a0083f7f0_0;  alias, 1 drivers
v0000021a0082e340_0 .net "clk", 0 0, L_0000021a00792470;  alias, 1 drivers
v0000021a0082e520_0 .var/i "i", 31 0;
v0000021a0082e480 .array "reg_file", 0 31, 31 0;
v0000021a0082dee0_0 .net "rst", 0 0, v0000021a00855020_0;  alias, 1 drivers
E_0000021a0079cb40 .event posedge, v0000021a00829840_0;
S_0000021a00821000 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 23 58, 23 58 0, S_0000021a008209c0;
 .timescale 0 0;
v0000021a0082e3e0_0 .var/i "i", 31 0;
S_0000021a008217d0 .scope module, "if_id_buffer" "IF_ID_buffer" 3 98, 24 1 0, S_0000021a005d9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "IF_PC";
    .port_info 1 /INPUT 32 "IF_INST";
    .port_info 2 /INPUT 1 "IF_FLUSH";
    .port_info 3 /INPUT 1 "if_id_Write";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /OUTPUT 12 "ID_opcode";
    .port_info 6 /OUTPUT 5 "ID_rs1_ind";
    .port_info 7 /OUTPUT 5 "ID_rs2_ind";
    .port_info 8 /OUTPUT 5 "ID_rd_ind";
    .port_info 9 /OUTPUT 32 "ID_PC";
    .port_info 10 /OUTPUT 32 "ID_INST";
    .port_info 11 /INPUT 1 "rst";
P_0000021a0083a7b0 .param/l "add" 0 9 6, C4<000000100000>;
P_0000021a0083a7e8 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000021a0083a820 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000021a0083a858 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000021a0083a890 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000021a0083a8c8 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000021a0083a900 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000021a0083a938 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000021a0083a970 .param/l "j" 0 9 19, C4<000010000000>;
P_0000021a0083a9a8 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000021a0083a9e0 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000021a0083aa18 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000021a0083aa50 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000021a0083aa88 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000021a0083aac0 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000021a0083aaf8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000021a0083ab30 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000021a0083ab68 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000021a0083aba0 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000021a0083abd8 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000021a0083ac10 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000021a0083ac48 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000021a0083ac80 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000021a0083acb8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000021a0083acf0 .param/l "xori" 0 9 12, C4<001110000000>;
v0000021a00826820_0 .var "ID_INST", 31 0;
v0000021a00826960_0 .var "ID_PC", 31 0;
v0000021a00842590_0 .var "ID_opcode", 11 0;
v0000021a008429f0_0 .var "ID_rd_ind", 4 0;
v0000021a00842810_0 .var "ID_rs1_ind", 4 0;
v0000021a00842630_0 .var "ID_rs2_ind", 4 0;
v0000021a008426d0_0 .net "IF_FLUSH", 0 0, v0000021a0082d300_0;  alias, 1 drivers
v0000021a008428b0_0 .net "IF_INST", 31 0, L_0000021a0085a280;  alias, 1 drivers
v0000021a00842770_0 .net "IF_PC", 31 0, v0000021a0083b0b0_0;  alias, 1 drivers
v0000021a00842950_0 .net "clk", 0 0, L_0000021a0085a750;  1 drivers
v0000021a00842a90_0 .net "if_id_Write", 0 0, v0000021a0082d8a0_0;  alias, 1 drivers
v0000021a00842b30_0 .net "rst", 0 0, v0000021a00855020_0;  alias, 1 drivers
E_0000021a0079dc40 .event posedge, v0000021a00813510_0, v0000021a00842950_0;
S_0000021a0081fed0 .scope module, "if_stage" "IF_stage" 3 95, 25 1 0, S_0000021a005d9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ID_PFC";
    .port_info 1 /INPUT 32 "EX1_PFC";
    .port_info 2 /INPUT 32 "EX2_PFC";
    .port_info 3 /INPUT 3 "PC_src";
    .port_info 4 /INOUT 32 "inst_mem_in";
    .port_info 5 /INPUT 1 "PC_write";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /OUTPUT 32 "inst";
    .port_info 8 /INPUT 1 "rst";
v0000021a0083f570_0 .net "EX1_PFC", 31 0, L_0000021a008516a0;  alias, 1 drivers
v0000021a0083edf0_0 .net "EX2_PFC", 31 0, v0000021a00825050_0;  alias, 1 drivers
v0000021a0083ea30_0 .net "ID_PFC", 31 0, L_0000021a00856a60;  alias, 1 drivers
v0000021a0083f110_0 .net "PC_src", 2 0, L_0000021a00856ba0;  alias, 1 drivers
v0000021a0083f250_0 .net "PC_write", 0 0, v0000021a0082ce00_0;  alias, 1 drivers
L_0000021a00870088 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000021a0083eb70_0 .net/2u *"_ivl_0", 31 0, L_0000021a00870088;  1 drivers
v0000021a0083ec10_0 .net "clk", 0 0, L_0000021a00792470;  alias, 1 drivers
v0000021a0083ecb0_0 .net "inst", 31 0, L_0000021a0085a280;  alias, 1 drivers
v0000021a0083f930_0 .net "inst_mem_in", 31 0, v0000021a0083b0b0_0;  alias, 1 drivers
v0000021a0083ed50_0 .net "pc_reg_in", 31 0, L_0000021a0085a980;  1 drivers
v0000021a0083f890_0 .net "rst", 0 0, v0000021a00855020_0;  alias, 1 drivers
L_0000021a00858b80 .arith/sum 32, v0000021a0083b0b0_0, L_0000021a00870088;
S_0000021a00821960 .scope module, "inst_mem" "IM" 25 20, 26 1 0, S_0000021a0081fed0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
    .port_info 2 /INPUT 1 "clk";
L_0000021a0085a280 .functor BUFZ 32, L_0000021a008580e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000021a00842c70_0 .net "Data_Out", 31 0, L_0000021a0085a280;  alias, 1 drivers
v0000021a0083b330 .array "InstMem", 0 1023, 31 0;
v0000021a0083caf0_0 .net *"_ivl_0", 31 0, L_0000021a008580e0;  1 drivers
v0000021a0083b3d0_0 .net *"_ivl_3", 9 0, L_0000021a00857a00;  1 drivers
v0000021a0083c550_0 .net *"_ivl_4", 11 0, L_0000021a00857d20;  1 drivers
L_0000021a008701a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000021a0083b470_0 .net *"_ivl_7", 1 0, L_0000021a008701a8;  1 drivers
v0000021a0083b1f0_0 .net "addr", 31 0, v0000021a0083b0b0_0;  alias, 1 drivers
v0000021a0083b290_0 .net "clk", 0 0, L_0000021a00792470;  alias, 1 drivers
v0000021a0083b510_0 .var/i "i", 31 0;
L_0000021a008580e0 .array/port v0000021a0083b330, L_0000021a00857d20;
L_0000021a00857a00 .part v0000021a0083b0b0_0, 0, 10;
L_0000021a00857d20 .concat [ 10 2 0 0], L_0000021a00857a00, L_0000021a008701a8;
S_0000021a00820060 .scope module, "pc_reg" "PC_register" 25 18, 27 2 0, S_0000021a0081fed0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DataIn";
    .port_info 1 /OUTPUT 32 "DataOut";
    .port_info 2 /INPUT 1 "PC_Write";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
P_0000021a0079e280 .param/l "initialaddr" 0 27 11, +C4<11111111111111111111111111111111>;
v0000021a0083c050_0 .net "DataIn", 31 0, L_0000021a0085a980;  alias, 1 drivers
v0000021a0083b0b0_0 .var "DataOut", 31 0;
v0000021a0083bab0_0 .net "PC_Write", 0 0, v0000021a0082ce00_0;  alias, 1 drivers
v0000021a0083ca50_0 .net "clk", 0 0, L_0000021a00792470;  alias, 1 drivers
v0000021a0083cb90_0 .net "rst", 0 0, v0000021a00855020_0;  alias, 1 drivers
S_0000021a008201f0 .scope module, "pc_src_mux" "PC_src_mux" 25 16, 28 1 0, S_0000021a0081fed0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 32 "ine";
    .port_info 5 /INPUT 32 "inf";
    .port_info 6 /INPUT 32 "ing";
    .port_info 7 /INPUT 32 "inh";
    .port_info 8 /INPUT 3 "sel";
    .port_info 9 /OUTPUT 32 "out";
P_0000021a0079e0c0 .param/l "bit_with" 0 28 2, +C4<00000000000000000000000000100000>;
L_0000021a00791440 .functor NOT 1, L_0000021a008582c0, C4<0>, C4<0>, C4<0>;
L_0000021a00791520 .functor NOT 1, L_0000021a00858900, C4<0>, C4<0>, C4<0>;
L_0000021a007914b0 .functor AND 1, L_0000021a00791440, L_0000021a00791520, C4<1>, C4<1>;
L_0000021a00791ad0 .functor NOT 1, L_0000021a008585e0, C4<0>, C4<0>, C4<0>;
L_0000021a0072ed20 .functor AND 1, L_0000021a007914b0, L_0000021a00791ad0, C4<1>, C4<1>;
L_0000021a0072e5b0 .functor AND 32, L_0000021a008576e0, L_0000021a00858b80, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000021a0072f180 .functor NOT 1, L_0000021a00857280, C4<0>, C4<0>, C4<0>;
L_0000021a0072e2a0 .functor NOT 1, L_0000021a00857be0, C4<0>, C4<0>, C4<0>;
L_0000021a0085a6e0 .functor AND 1, L_0000021a0072f180, L_0000021a0072e2a0, C4<1>, C4<1>;
L_0000021a00859790 .functor AND 1, L_0000021a0085a6e0, L_0000021a00856d80, C4<1>, C4<1>;
L_0000021a00859d40 .functor AND 32, L_0000021a008589a0, L_0000021a00856a60, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000021a0085b080 .functor OR 32, L_0000021a0072e5b0, L_0000021a00859d40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000021a00859c60 .functor NOT 1, L_0000021a008569c0, C4<0>, C4<0>, C4<0>;
L_0000021a008595d0 .functor AND 1, L_0000021a00859c60, L_0000021a00856600, C4<1>, C4<1>;
L_0000021a008596b0 .functor NOT 1, L_0000021a008575a0, C4<0>, C4<0>, C4<0>;
L_0000021a00859bf0 .functor AND 1, L_0000021a008595d0, L_0000021a008596b0, C4<1>, C4<1>;
L_0000021a0085b0f0 .functor AND 32, L_0000021a00857b40, v0000021a0083b0b0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000021a00859b10 .functor OR 32, L_0000021a0085b080, L_0000021a0085b0f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000021a0085ab40 .functor NOT 1, L_0000021a00858400, C4<0>, C4<0>, C4<0>;
L_0000021a00859560 .functor AND 1, L_0000021a0085ab40, L_0000021a00856560, C4<1>, C4<1>;
L_0000021a0085a830 .functor AND 1, L_0000021a00859560, L_0000021a00857fa0, C4<1>, C4<1>;
L_0000021a00859870 .functor AND 32, L_0000021a00857960, L_0000021a008516a0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000021a00859800 .functor OR 32, L_0000021a00859b10, L_0000021a00859870, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000021a0085a0c0 .functor NOT 1, L_0000021a00858ae0, C4<0>, C4<0>, C4<0>;
L_0000021a00859f70 .functor AND 1, L_0000021a00858360, L_0000021a0085a0c0, C4<1>, C4<1>;
L_0000021a008598e0 .functor NOT 1, L_0000021a00857c80, C4<0>, C4<0>, C4<0>;
L_0000021a00859950 .functor AND 1, L_0000021a00859f70, L_0000021a008598e0, C4<1>, C4<1>;
L_0000021a0085abb0 .functor AND 32, L_0000021a00856ce0, v0000021a00825050_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000021a0085a980 .functor OR 32, L_0000021a00859800, L_0000021a0085abb0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000021a0083aed0_0 .net *"_ivl_1", 0 0, L_0000021a008582c0;  1 drivers
v0000021a0083b5b0_0 .net *"_ivl_11", 0 0, L_0000021a008585e0;  1 drivers
v0000021a0083cff0_0 .net *"_ivl_12", 0 0, L_0000021a00791ad0;  1 drivers
v0000021a0083c7d0_0 .net *"_ivl_14", 0 0, L_0000021a0072ed20;  1 drivers
v0000021a0083c9b0_0 .net *"_ivl_16", 31 0, L_0000021a008576e0;  1 drivers
v0000021a0083b650_0 .net *"_ivl_18", 31 0, L_0000021a0072e5b0;  1 drivers
v0000021a0083bc90_0 .net *"_ivl_2", 0 0, L_0000021a00791440;  1 drivers
v0000021a0083b6f0_0 .net *"_ivl_21", 0 0, L_0000021a00857280;  1 drivers
v0000021a0083b150_0 .net *"_ivl_22", 0 0, L_0000021a0072f180;  1 drivers
v0000021a0083bbf0_0 .net *"_ivl_25", 0 0, L_0000021a00857be0;  1 drivers
v0000021a0083c0f0_0 .net *"_ivl_26", 0 0, L_0000021a0072e2a0;  1 drivers
v0000021a0083b790_0 .net *"_ivl_28", 0 0, L_0000021a0085a6e0;  1 drivers
v0000021a0083c870_0 .net *"_ivl_31", 0 0, L_0000021a00856d80;  1 drivers
v0000021a0083ad90_0 .net *"_ivl_32", 0 0, L_0000021a00859790;  1 drivers
v0000021a0083b8d0_0 .net *"_ivl_34", 31 0, L_0000021a008589a0;  1 drivers
v0000021a0083b830_0 .net *"_ivl_36", 31 0, L_0000021a00859d40;  1 drivers
v0000021a0083bd30_0 .net *"_ivl_38", 31 0, L_0000021a0085b080;  1 drivers
v0000021a0083b970_0 .net *"_ivl_41", 0 0, L_0000021a008569c0;  1 drivers
v0000021a0083ba10_0 .net *"_ivl_42", 0 0, L_0000021a00859c60;  1 drivers
v0000021a0083ae30_0 .net *"_ivl_45", 0 0, L_0000021a00856600;  1 drivers
v0000021a0083c730_0 .net *"_ivl_46", 0 0, L_0000021a008595d0;  1 drivers
v0000021a0083bf10_0 .net *"_ivl_49", 0 0, L_0000021a008575a0;  1 drivers
v0000021a0083bb50_0 .net *"_ivl_5", 0 0, L_0000021a00858900;  1 drivers
v0000021a0083bdd0_0 .net *"_ivl_50", 0 0, L_0000021a008596b0;  1 drivers
v0000021a0083cc30_0 .net *"_ivl_52", 0 0, L_0000021a00859bf0;  1 drivers
v0000021a0083ccd0_0 .net *"_ivl_54", 31 0, L_0000021a00857b40;  1 drivers
v0000021a0083be70_0 .net *"_ivl_56", 31 0, L_0000021a0085b0f0;  1 drivers
v0000021a0083bfb0_0 .net *"_ivl_58", 31 0, L_0000021a00859b10;  1 drivers
v0000021a0083cd70_0 .net *"_ivl_6", 0 0, L_0000021a00791520;  1 drivers
v0000021a0083c910_0 .net *"_ivl_61", 0 0, L_0000021a00858400;  1 drivers
v0000021a0083c190_0 .net *"_ivl_62", 0 0, L_0000021a0085ab40;  1 drivers
v0000021a0083d090_0 .net *"_ivl_65", 0 0, L_0000021a00856560;  1 drivers
v0000021a0083ce10_0 .net *"_ivl_66", 0 0, L_0000021a00859560;  1 drivers
v0000021a0083ceb0_0 .net *"_ivl_69", 0 0, L_0000021a00857fa0;  1 drivers
v0000021a0083d130_0 .net *"_ivl_70", 0 0, L_0000021a0085a830;  1 drivers
v0000021a0083c230_0 .net *"_ivl_72", 31 0, L_0000021a00857960;  1 drivers
v0000021a0083cf50_0 .net *"_ivl_74", 31 0, L_0000021a00859870;  1 drivers
v0000021a0083d1d0_0 .net *"_ivl_76", 31 0, L_0000021a00859800;  1 drivers
v0000021a0083c2d0_0 .net *"_ivl_79", 0 0, L_0000021a00858360;  1 drivers
v0000021a0083c370_0 .net *"_ivl_8", 0 0, L_0000021a007914b0;  1 drivers
v0000021a0083c410_0 .net *"_ivl_81", 0 0, L_0000021a00858ae0;  1 drivers
v0000021a0083c4b0_0 .net *"_ivl_82", 0 0, L_0000021a0085a0c0;  1 drivers
v0000021a0083c5f0_0 .net *"_ivl_84", 0 0, L_0000021a00859f70;  1 drivers
v0000021a0083c690_0 .net *"_ivl_87", 0 0, L_0000021a00857c80;  1 drivers
v0000021a0083d270_0 .net *"_ivl_88", 0 0, L_0000021a008598e0;  1 drivers
v0000021a0083d4f0_0 .net *"_ivl_90", 0 0, L_0000021a00859950;  1 drivers
v0000021a0083d310_0 .net *"_ivl_92", 31 0, L_0000021a00856ce0;  1 drivers
v0000021a0083d3b0_0 .net *"_ivl_94", 31 0, L_0000021a0085abb0;  1 drivers
v0000021a0083d450_0 .net "ina", 31 0, L_0000021a00858b80;  1 drivers
v0000021a0083af70_0 .net "inb", 31 0, L_0000021a00856a60;  alias, 1 drivers
v0000021a0083b010_0 .net "inc", 31 0, v0000021a0083b0b0_0;  alias, 1 drivers
v0000021a0083e7b0_0 .net "ind", 31 0, L_0000021a008516a0;  alias, 1 drivers
v0000021a0083df90_0 .net "ine", 31 0, v0000021a00825050_0;  alias, 1 drivers
L_0000021a008700d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021a0083e990_0 .net "inf", 31 0, L_0000021a008700d0;  1 drivers
L_0000021a00870118 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021a0083dbd0_0 .net "ing", 31 0, L_0000021a00870118;  1 drivers
L_0000021a00870160 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021a0083d9f0_0 .net "inh", 31 0, L_0000021a00870160;  1 drivers
v0000021a0083da90_0 .net "out", 31 0, L_0000021a0085a980;  alias, 1 drivers
v0000021a0083ead0_0 .net "sel", 2 0, L_0000021a00856ba0;  alias, 1 drivers
L_0000021a008582c0 .part L_0000021a00856ba0, 2, 1;
L_0000021a00858900 .part L_0000021a00856ba0, 1, 1;
L_0000021a008585e0 .part L_0000021a00856ba0, 0, 1;
LS_0000021a008576e0_0_0 .concat [ 1 1 1 1], L_0000021a0072ed20, L_0000021a0072ed20, L_0000021a0072ed20, L_0000021a0072ed20;
LS_0000021a008576e0_0_4 .concat [ 1 1 1 1], L_0000021a0072ed20, L_0000021a0072ed20, L_0000021a0072ed20, L_0000021a0072ed20;
LS_0000021a008576e0_0_8 .concat [ 1 1 1 1], L_0000021a0072ed20, L_0000021a0072ed20, L_0000021a0072ed20, L_0000021a0072ed20;
LS_0000021a008576e0_0_12 .concat [ 1 1 1 1], L_0000021a0072ed20, L_0000021a0072ed20, L_0000021a0072ed20, L_0000021a0072ed20;
LS_0000021a008576e0_0_16 .concat [ 1 1 1 1], L_0000021a0072ed20, L_0000021a0072ed20, L_0000021a0072ed20, L_0000021a0072ed20;
LS_0000021a008576e0_0_20 .concat [ 1 1 1 1], L_0000021a0072ed20, L_0000021a0072ed20, L_0000021a0072ed20, L_0000021a0072ed20;
LS_0000021a008576e0_0_24 .concat [ 1 1 1 1], L_0000021a0072ed20, L_0000021a0072ed20, L_0000021a0072ed20, L_0000021a0072ed20;
LS_0000021a008576e0_0_28 .concat [ 1 1 1 1], L_0000021a0072ed20, L_0000021a0072ed20, L_0000021a0072ed20, L_0000021a0072ed20;
LS_0000021a008576e0_1_0 .concat [ 4 4 4 4], LS_0000021a008576e0_0_0, LS_0000021a008576e0_0_4, LS_0000021a008576e0_0_8, LS_0000021a008576e0_0_12;
LS_0000021a008576e0_1_4 .concat [ 4 4 4 4], LS_0000021a008576e0_0_16, LS_0000021a008576e0_0_20, LS_0000021a008576e0_0_24, LS_0000021a008576e0_0_28;
L_0000021a008576e0 .concat [ 16 16 0 0], LS_0000021a008576e0_1_0, LS_0000021a008576e0_1_4;
L_0000021a00857280 .part L_0000021a00856ba0, 2, 1;
L_0000021a00857be0 .part L_0000021a00856ba0, 1, 1;
L_0000021a00856d80 .part L_0000021a00856ba0, 0, 1;
LS_0000021a008589a0_0_0 .concat [ 1 1 1 1], L_0000021a00859790, L_0000021a00859790, L_0000021a00859790, L_0000021a00859790;
LS_0000021a008589a0_0_4 .concat [ 1 1 1 1], L_0000021a00859790, L_0000021a00859790, L_0000021a00859790, L_0000021a00859790;
LS_0000021a008589a0_0_8 .concat [ 1 1 1 1], L_0000021a00859790, L_0000021a00859790, L_0000021a00859790, L_0000021a00859790;
LS_0000021a008589a0_0_12 .concat [ 1 1 1 1], L_0000021a00859790, L_0000021a00859790, L_0000021a00859790, L_0000021a00859790;
LS_0000021a008589a0_0_16 .concat [ 1 1 1 1], L_0000021a00859790, L_0000021a00859790, L_0000021a00859790, L_0000021a00859790;
LS_0000021a008589a0_0_20 .concat [ 1 1 1 1], L_0000021a00859790, L_0000021a00859790, L_0000021a00859790, L_0000021a00859790;
LS_0000021a008589a0_0_24 .concat [ 1 1 1 1], L_0000021a00859790, L_0000021a00859790, L_0000021a00859790, L_0000021a00859790;
LS_0000021a008589a0_0_28 .concat [ 1 1 1 1], L_0000021a00859790, L_0000021a00859790, L_0000021a00859790, L_0000021a00859790;
LS_0000021a008589a0_1_0 .concat [ 4 4 4 4], LS_0000021a008589a0_0_0, LS_0000021a008589a0_0_4, LS_0000021a008589a0_0_8, LS_0000021a008589a0_0_12;
LS_0000021a008589a0_1_4 .concat [ 4 4 4 4], LS_0000021a008589a0_0_16, LS_0000021a008589a0_0_20, LS_0000021a008589a0_0_24, LS_0000021a008589a0_0_28;
L_0000021a008589a0 .concat [ 16 16 0 0], LS_0000021a008589a0_1_0, LS_0000021a008589a0_1_4;
L_0000021a008569c0 .part L_0000021a00856ba0, 2, 1;
L_0000021a00856600 .part L_0000021a00856ba0, 1, 1;
L_0000021a008575a0 .part L_0000021a00856ba0, 0, 1;
LS_0000021a00857b40_0_0 .concat [ 1 1 1 1], L_0000021a00859bf0, L_0000021a00859bf0, L_0000021a00859bf0, L_0000021a00859bf0;
LS_0000021a00857b40_0_4 .concat [ 1 1 1 1], L_0000021a00859bf0, L_0000021a00859bf0, L_0000021a00859bf0, L_0000021a00859bf0;
LS_0000021a00857b40_0_8 .concat [ 1 1 1 1], L_0000021a00859bf0, L_0000021a00859bf0, L_0000021a00859bf0, L_0000021a00859bf0;
LS_0000021a00857b40_0_12 .concat [ 1 1 1 1], L_0000021a00859bf0, L_0000021a00859bf0, L_0000021a00859bf0, L_0000021a00859bf0;
LS_0000021a00857b40_0_16 .concat [ 1 1 1 1], L_0000021a00859bf0, L_0000021a00859bf0, L_0000021a00859bf0, L_0000021a00859bf0;
LS_0000021a00857b40_0_20 .concat [ 1 1 1 1], L_0000021a00859bf0, L_0000021a00859bf0, L_0000021a00859bf0, L_0000021a00859bf0;
LS_0000021a00857b40_0_24 .concat [ 1 1 1 1], L_0000021a00859bf0, L_0000021a00859bf0, L_0000021a00859bf0, L_0000021a00859bf0;
LS_0000021a00857b40_0_28 .concat [ 1 1 1 1], L_0000021a00859bf0, L_0000021a00859bf0, L_0000021a00859bf0, L_0000021a00859bf0;
LS_0000021a00857b40_1_0 .concat [ 4 4 4 4], LS_0000021a00857b40_0_0, LS_0000021a00857b40_0_4, LS_0000021a00857b40_0_8, LS_0000021a00857b40_0_12;
LS_0000021a00857b40_1_4 .concat [ 4 4 4 4], LS_0000021a00857b40_0_16, LS_0000021a00857b40_0_20, LS_0000021a00857b40_0_24, LS_0000021a00857b40_0_28;
L_0000021a00857b40 .concat [ 16 16 0 0], LS_0000021a00857b40_1_0, LS_0000021a00857b40_1_4;
L_0000021a00858400 .part L_0000021a00856ba0, 2, 1;
L_0000021a00856560 .part L_0000021a00856ba0, 1, 1;
L_0000021a00857fa0 .part L_0000021a00856ba0, 0, 1;
LS_0000021a00857960_0_0 .concat [ 1 1 1 1], L_0000021a0085a830, L_0000021a0085a830, L_0000021a0085a830, L_0000021a0085a830;
LS_0000021a00857960_0_4 .concat [ 1 1 1 1], L_0000021a0085a830, L_0000021a0085a830, L_0000021a0085a830, L_0000021a0085a830;
LS_0000021a00857960_0_8 .concat [ 1 1 1 1], L_0000021a0085a830, L_0000021a0085a830, L_0000021a0085a830, L_0000021a0085a830;
LS_0000021a00857960_0_12 .concat [ 1 1 1 1], L_0000021a0085a830, L_0000021a0085a830, L_0000021a0085a830, L_0000021a0085a830;
LS_0000021a00857960_0_16 .concat [ 1 1 1 1], L_0000021a0085a830, L_0000021a0085a830, L_0000021a0085a830, L_0000021a0085a830;
LS_0000021a00857960_0_20 .concat [ 1 1 1 1], L_0000021a0085a830, L_0000021a0085a830, L_0000021a0085a830, L_0000021a0085a830;
LS_0000021a00857960_0_24 .concat [ 1 1 1 1], L_0000021a0085a830, L_0000021a0085a830, L_0000021a0085a830, L_0000021a0085a830;
LS_0000021a00857960_0_28 .concat [ 1 1 1 1], L_0000021a0085a830, L_0000021a0085a830, L_0000021a0085a830, L_0000021a0085a830;
LS_0000021a00857960_1_0 .concat [ 4 4 4 4], LS_0000021a00857960_0_0, LS_0000021a00857960_0_4, LS_0000021a00857960_0_8, LS_0000021a00857960_0_12;
LS_0000021a00857960_1_4 .concat [ 4 4 4 4], LS_0000021a00857960_0_16, LS_0000021a00857960_0_20, LS_0000021a00857960_0_24, LS_0000021a00857960_0_28;
L_0000021a00857960 .concat [ 16 16 0 0], LS_0000021a00857960_1_0, LS_0000021a00857960_1_4;
L_0000021a00858360 .part L_0000021a00856ba0, 2, 1;
L_0000021a00858ae0 .part L_0000021a00856ba0, 1, 1;
L_0000021a00857c80 .part L_0000021a00856ba0, 0, 1;
LS_0000021a00856ce0_0_0 .concat [ 1 1 1 1], L_0000021a00859950, L_0000021a00859950, L_0000021a00859950, L_0000021a00859950;
LS_0000021a00856ce0_0_4 .concat [ 1 1 1 1], L_0000021a00859950, L_0000021a00859950, L_0000021a00859950, L_0000021a00859950;
LS_0000021a00856ce0_0_8 .concat [ 1 1 1 1], L_0000021a00859950, L_0000021a00859950, L_0000021a00859950, L_0000021a00859950;
LS_0000021a00856ce0_0_12 .concat [ 1 1 1 1], L_0000021a00859950, L_0000021a00859950, L_0000021a00859950, L_0000021a00859950;
LS_0000021a00856ce0_0_16 .concat [ 1 1 1 1], L_0000021a00859950, L_0000021a00859950, L_0000021a00859950, L_0000021a00859950;
LS_0000021a00856ce0_0_20 .concat [ 1 1 1 1], L_0000021a00859950, L_0000021a00859950, L_0000021a00859950, L_0000021a00859950;
LS_0000021a00856ce0_0_24 .concat [ 1 1 1 1], L_0000021a00859950, L_0000021a00859950, L_0000021a00859950, L_0000021a00859950;
LS_0000021a00856ce0_0_28 .concat [ 1 1 1 1], L_0000021a00859950, L_0000021a00859950, L_0000021a00859950, L_0000021a00859950;
LS_0000021a00856ce0_1_0 .concat [ 4 4 4 4], LS_0000021a00856ce0_0_0, LS_0000021a00856ce0_0_4, LS_0000021a00856ce0_0_8, LS_0000021a00856ce0_0_12;
LS_0000021a00856ce0_1_4 .concat [ 4 4 4 4], LS_0000021a00856ce0_0_16, LS_0000021a00856ce0_0_20, LS_0000021a00856ce0_0_24, LS_0000021a00856ce0_0_28;
L_0000021a00856ce0 .concat [ 16 16 0 0], LS_0000021a00856ce0_1_0, LS_0000021a00856ce0_1_4;
S_0000021a00820b50 .scope module, "mem_stage" "MEM_stage" 3 165, 29 3 0, S_0000021a005d9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Write_Data";
    .port_info 2 /INPUT 1 "mem_write";
    .port_info 3 /INPUT 1 "mem_read";
    .port_info 4 /OUTPUT 32 "mem_out";
    .port_info 5 /INPUT 1 "clk";
v0000021a0083e350_0 .net "Write_Data", 31 0, v0000021a00813a10_0;  alias, 1 drivers
v0000021a0083e0d0_0 .net "addr", 31 0, v0000021a00812570_0;  alias, 1 drivers
v0000021a0083d950_0 .net "clk", 0 0, L_0000021a00792470;  alias, 1 drivers
v0000021a0083f430_0 .net "mem_out", 31 0, v0000021a0083f6b0_0;  alias, 1 drivers
v0000021a0083f750_0 .net "mem_read", 0 0, v0000021a008140f0_0;  alias, 1 drivers
v0000021a0083d770_0 .net "mem_write", 0 0, v0000021a008133d0_0;  alias, 1 drivers
S_0000021a00820380 .scope module, "data_mem" "DM" 29 10, 30 1 0, S_0000021a00820b50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Data_In";
    .port_info 2 /OUTPUT 32 "Data_Out";
    .port_info 3 /INPUT 1 "Write_en";
    .port_info 4 /INPUT 1 "clk";
v0000021a0083e2b0 .array "DataMem", 1023 0, 31 0;
v0000021a0083e850_0 .net "Data_In", 31 0, v0000021a00813a10_0;  alias, 1 drivers
v0000021a0083f6b0_0 .var "Data_Out", 31 0;
v0000021a0083d8b0_0 .net "Write_en", 0 0, v0000021a008133d0_0;  alias, 1 drivers
v0000021a0083ee90_0 .net "addr", 31 0, v0000021a00812570_0;  alias, 1 drivers
v0000021a0083ef30_0 .net "clk", 0 0, L_0000021a00792470;  alias, 1 drivers
v0000021a0083f610_0 .var/i "i", 31 0;
S_0000021a00820510 .scope module, "mem_wb_buffer" "MEM_WB_buffer" 3 169, 31 2 0, S_0000021a005d9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "hlt";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "MEM_ALU_OUT";
    .port_info 4 /INPUT 32 "MEM_Data_mem_out";
    .port_info 5 /INPUT 1 "MEM_rd_indzero";
    .port_info 6 /INPUT 5 "MEM_rd_ind";
    .port_info 7 /INPUT 1 "MEM_memread";
    .port_info 8 /INPUT 1 "MEM_regwrite";
    .port_info 9 /INPUT 12 "MEM_opcode";
    .port_info 10 /OUTPUT 32 "WB_ALU_OUT";
    .port_info 11 /OUTPUT 32 "WB_Data_mem_out";
    .port_info 12 /OUTPUT 1 "WB_rd_indzero";
    .port_info 13 /OUTPUT 5 "WB_rd_ind";
    .port_info 14 /OUTPUT 1 "WB_memread";
    .port_info 15 /OUTPUT 1 "WB_regwrite";
    .port_info 16 /NODIR 0 "";
P_0000021a0084cf70 .param/l "add" 0 9 6, C4<000000100000>;
P_0000021a0084cfa8 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000021a0084cfe0 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000021a0084d018 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000021a0084d050 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000021a0084d088 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000021a0084d0c0 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000021a0084d0f8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000021a0084d130 .param/l "j" 0 9 19, C4<000010000000>;
P_0000021a0084d168 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000021a0084d1a0 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000021a0084d1d8 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000021a0084d210 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000021a0084d248 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000021a0084d280 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000021a0084d2b8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000021a0084d2f0 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000021a0084d328 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000021a0084d360 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000021a0084d398 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000021a0084d3d0 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000021a0084d408 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000021a0084d440 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000021a0084d478 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000021a0084d4b0 .param/l "xori" 0 9 12, C4<001110000000>;
v0000021a0083dc70_0 .net "MEM_ALU_OUT", 31 0, v0000021a00812570_0;  alias, 1 drivers
v0000021a0083db30_0 .net "MEM_Data_mem_out", 31 0, v0000021a0083f6b0_0;  alias, 1 drivers
v0000021a0083e3f0_0 .net "MEM_memread", 0 0, v0000021a008140f0_0;  alias, 1 drivers
v0000021a0083e8f0_0 .net "MEM_opcode", 11 0, v0000021a00814370_0;  alias, 1 drivers
v0000021a0083def0_0 .net "MEM_rd_ind", 4 0, v0000021a00813fb0_0;  alias, 1 drivers
v0000021a0083dd10_0 .net "MEM_rd_indzero", 0 0, v0000021a00813650_0;  alias, 1 drivers
v0000021a0083d590_0 .net "MEM_regwrite", 0 0, v0000021a00812d90_0;  alias, 1 drivers
v0000021a0083ddb0_0 .var "WB_ALU_OUT", 31 0;
v0000021a0083f4d0_0 .var "WB_Data_mem_out", 31 0;
v0000021a0083e490_0 .var "WB_memread", 0 0;
v0000021a0083f7f0_0 .var "WB_rd_ind", 4 0;
v0000021a0083de50_0 .var "WB_rd_indzero", 0 0;
v0000021a0083d810_0 .var "WB_regwrite", 0 0;
v0000021a0083f1b0_0 .net "clk", 0 0, L_0000021a00864c00;  1 drivers
v0000021a0083f9d0_0 .var "hlt", 0 0;
v0000021a0083fa70_0 .net "rst", 0 0, v0000021a00855020_0;  alias, 1 drivers
E_0000021a0079e000 .event posedge, v0000021a00813510_0, v0000021a0083f1b0_0;
S_0000021a00820ce0 .scope module, "wb_stage" "WB_stage" 3 177, 32 3 0, S_0000021a005d9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "mem_out";
    .port_info 1 /INPUT 32 "alu_out";
    .port_info 2 /INPUT 1 "mem_read";
    .port_info 3 /OUTPUT 32 "Write_Data_RegFile";
L_0000021a00864d50 .functor AND 32, v0000021a0083f4d0_0, L_0000021a008cb3f0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000021a00864dc0 .functor NOT 1, v0000021a0083e490_0, C4<0>, C4<0>, C4<0>;
L_0000021a00864ea0 .functor AND 32, v0000021a0083ddb0_0, L_0000021a008cb530, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000021a00864f10 .functor OR 32, L_0000021a00864d50, L_0000021a00864ea0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000021a0083e530_0 .net "Write_Data_RegFile", 31 0, L_0000021a00864f10;  alias, 1 drivers
v0000021a0083d630_0 .net *"_ivl_0", 31 0, L_0000021a008cb3f0;  1 drivers
v0000021a0083e5d0_0 .net *"_ivl_2", 31 0, L_0000021a00864d50;  1 drivers
v0000021a0083efd0_0 .net *"_ivl_4", 0 0, L_0000021a00864dc0;  1 drivers
v0000021a0083e710_0 .net *"_ivl_6", 31 0, L_0000021a008cb530;  1 drivers
v0000021a0083e030_0 .net *"_ivl_8", 31 0, L_0000021a00864ea0;  1 drivers
v0000021a0083f070_0 .net "alu_out", 31 0, v0000021a0083ddb0_0;  alias, 1 drivers
v0000021a0083fb10_0 .net "mem_out", 31 0, v0000021a0083f4d0_0;  alias, 1 drivers
v0000021a0083f2f0_0 .net "mem_read", 0 0, v0000021a0083e490_0;  alias, 1 drivers
LS_0000021a008cb3f0_0_0 .concat [ 1 1 1 1], v0000021a0083e490_0, v0000021a0083e490_0, v0000021a0083e490_0, v0000021a0083e490_0;
LS_0000021a008cb3f0_0_4 .concat [ 1 1 1 1], v0000021a0083e490_0, v0000021a0083e490_0, v0000021a0083e490_0, v0000021a0083e490_0;
LS_0000021a008cb3f0_0_8 .concat [ 1 1 1 1], v0000021a0083e490_0, v0000021a0083e490_0, v0000021a0083e490_0, v0000021a0083e490_0;
LS_0000021a008cb3f0_0_12 .concat [ 1 1 1 1], v0000021a0083e490_0, v0000021a0083e490_0, v0000021a0083e490_0, v0000021a0083e490_0;
LS_0000021a008cb3f0_0_16 .concat [ 1 1 1 1], v0000021a0083e490_0, v0000021a0083e490_0, v0000021a0083e490_0, v0000021a0083e490_0;
LS_0000021a008cb3f0_0_20 .concat [ 1 1 1 1], v0000021a0083e490_0, v0000021a0083e490_0, v0000021a0083e490_0, v0000021a0083e490_0;
LS_0000021a008cb3f0_0_24 .concat [ 1 1 1 1], v0000021a0083e490_0, v0000021a0083e490_0, v0000021a0083e490_0, v0000021a0083e490_0;
LS_0000021a008cb3f0_0_28 .concat [ 1 1 1 1], v0000021a0083e490_0, v0000021a0083e490_0, v0000021a0083e490_0, v0000021a0083e490_0;
LS_0000021a008cb3f0_1_0 .concat [ 4 4 4 4], LS_0000021a008cb3f0_0_0, LS_0000021a008cb3f0_0_4, LS_0000021a008cb3f0_0_8, LS_0000021a008cb3f0_0_12;
LS_0000021a008cb3f0_1_4 .concat [ 4 4 4 4], LS_0000021a008cb3f0_0_16, LS_0000021a008cb3f0_0_20, LS_0000021a008cb3f0_0_24, LS_0000021a008cb3f0_0_28;
L_0000021a008cb3f0 .concat [ 16 16 0 0], LS_0000021a008cb3f0_1_0, LS_0000021a008cb3f0_1_4;
LS_0000021a008cb530_0_0 .concat [ 1 1 1 1], L_0000021a00864dc0, L_0000021a00864dc0, L_0000021a00864dc0, L_0000021a00864dc0;
LS_0000021a008cb530_0_4 .concat [ 1 1 1 1], L_0000021a00864dc0, L_0000021a00864dc0, L_0000021a00864dc0, L_0000021a00864dc0;
LS_0000021a008cb530_0_8 .concat [ 1 1 1 1], L_0000021a00864dc0, L_0000021a00864dc0, L_0000021a00864dc0, L_0000021a00864dc0;
LS_0000021a008cb530_0_12 .concat [ 1 1 1 1], L_0000021a00864dc0, L_0000021a00864dc0, L_0000021a00864dc0, L_0000021a00864dc0;
LS_0000021a008cb530_0_16 .concat [ 1 1 1 1], L_0000021a00864dc0, L_0000021a00864dc0, L_0000021a00864dc0, L_0000021a00864dc0;
LS_0000021a008cb530_0_20 .concat [ 1 1 1 1], L_0000021a00864dc0, L_0000021a00864dc0, L_0000021a00864dc0, L_0000021a00864dc0;
LS_0000021a008cb530_0_24 .concat [ 1 1 1 1], L_0000021a00864dc0, L_0000021a00864dc0, L_0000021a00864dc0, L_0000021a00864dc0;
LS_0000021a008cb530_0_28 .concat [ 1 1 1 1], L_0000021a00864dc0, L_0000021a00864dc0, L_0000021a00864dc0, L_0000021a00864dc0;
LS_0000021a008cb530_1_0 .concat [ 4 4 4 4], LS_0000021a008cb530_0_0, LS_0000021a008cb530_0_4, LS_0000021a008cb530_0_8, LS_0000021a008cb530_0_12;
LS_0000021a008cb530_1_4 .concat [ 4 4 4 4], LS_0000021a008cb530_0_16, LS_0000021a008cb530_0_20, LS_0000021a008cb530_0_24, LS_0000021a008cb530_0_28;
L_0000021a008cb530 .concat [ 16 16 0 0], LS_0000021a008cb530_1_0, LS_0000021a008cb530_1_4;
    .scope S_0000021a00820060;
T_0 ;
    %wait E_0000021a0079cb00;
    %load/vec4 v0000021a0083cb90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000021a0083b0b0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000021a0083bab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0000021a0083c050_0;
    %assign/vec4 v0000021a0083b0b0_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000021a00821960;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021a0083b510_0, 0, 32;
T_1.0 ;
    %load/vec4 v0000021a0083b510_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000021a0083b510_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021a0083b330, 0, 4;
    %load/vec4 v0000021a0083b510_0;
    %addi 1, 0, 32;
    %store/vec4 v0000021a0083b510_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %pushi/vec4 537395214, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021a0083b330, 0, 4;
    %pushi/vec4 537460736, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021a0083b330, 0, 4;
    %pushi/vec4 537526272, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021a0083b330, 0, 4;
    %pushi/vec4 19421226, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021a0083b330, 0, 4;
    %pushi/vec4 291504149, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021a0083b330, 0, 4;
    %pushi/vec4 18898976, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021a0083b330, 0, 4;
    %pushi/vec4 2374828032, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021a0083b330, 0, 4;
    %pushi/vec4 537788416, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021a0083b330, 0, 4;
    %pushi/vec4 537853952, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021a0083b330, 0, 4;
    %pushi/vec4 30064682, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021a0083b330, 0, 4;
    %pushi/vec4 318767112, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021a0083b330, 0, 4;
    %pushi/vec4 29411360, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021a0083b330, 0, 4;
    %pushi/vec4 2402287630, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021a0083b330, 0, 4;
    %pushi/vec4 296747011, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021a0083b330, 0, 4;
    %pushi/vec4 567148545, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021a0083b330, 0, 4;
    %pushi/vec4 201326601, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021a0083b330, 0, 4;
    %pushi/vec4 537853953, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021a0083b330, 0, 4;
    %pushi/vec4 201326615, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021a0083b330, 0, 4;
    %pushi/vec4 299892738, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021a0083b330, 0, 4;
    %pushi/vec4 201326615, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021a0083b330, 0, 4;
    %pushi/vec4 21022752, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021a0083b330, 0, 4;
    %pushi/vec4 2938961934, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021a0083b330, 0, 4;
    %pushi/vec4 558497793, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021a0083b330, 0, 4;
    %pushi/vec4 556335105, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021a0083b330, 0, 4;
    %pushi/vec4 201326595, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021a0083b330, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021a0083b330, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021a0083b330, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021a0083b330, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021a0083b330, 0, 4;
    %end;
    .thread T_1;
    .scope S_0000021a008217d0;
T_2 ;
    %wait E_0000021a0079dc40;
    %load/vec4 v0000021a00842b30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v0000021a00826960_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000021a00826820_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000021a008429f0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000021a00842630_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000021a00842810_0, 0;
    %assign/vec4 v0000021a00842590_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000021a00842a90_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %load/vec4 v0000021a008426d0_0;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v0000021a00826960_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000021a00826820_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000021a008429f0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000021a00842630_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000021a00842810_0, 0;
    %assign/vec4 v0000021a00842590_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0000021a00842a90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v0000021a008428b0_0;
    %assign/vec4 v0000021a00826820_0, 0;
    %load/vec4 v0000021a00842770_0;
    %assign/vec4 v0000021a00826960_0, 0;
    %load/vec4 v0000021a008428b0_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v0000021a00842630_0, 0;
    %load/vec4 v0000021a008428b0_0;
    %parti/s 6, 26, 6;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000021a00842590_0, 4, 5;
    %load/vec4 v0000021a008428b0_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_2.7, 8;
    %load/vec4 v0000021a008428b0_0;
    %parti/s 6, 0, 2;
    %jmp/1 T_2.8, 8;
T_2.7 ; End of true expr.
    %pushi/vec4 0, 0, 6;
    %jmp/0 T_2.8, 8;
 ; End of false expr.
    %blend;
T_2.8;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000021a00842590_0, 4, 5;
    %load/vec4 v0000021a008428b0_0;
    %parti/s 6, 26, 6;
    %load/vec4 v0000021a008428b0_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 0, 0, 12;
    %jmp/1 T_2.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000021a008428b0_0;
    %parti/s 6, 26, 6;
    %load/vec4 v0000021a008428b0_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_2.11;
    %flag_mov 8, 4;
    %jmp/0 T_2.9, 8;
    %load/vec4 v0000021a008428b0_0;
    %parti/s 5, 16, 6;
    %jmp/1 T_2.10, 8;
T_2.9 ; End of true expr.
    %load/vec4 v0000021a008428b0_0;
    %parti/s 5, 21, 6;
    %jmp/0 T_2.10, 8;
 ; End of false expr.
    %blend;
T_2.10;
    %assign/vec4 v0000021a00842810_0, 0;
    %load/vec4 v0000021a008428b0_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_2.12, 4;
    %load/vec4 v0000021a008428b0_0;
    %parti/s 5, 11, 5;
    %assign/vec4 v0000021a008429f0_0, 0;
    %jmp T_2.13;
T_2.12 ;
    %load/vec4 v0000021a008428b0_0;
    %parti/s 6, 26, 6;
    %concati/vec4 0, 0, 6;
    %cmpi/e 192, 0, 12;
    %jmp/0xz  T_2.14, 4;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v0000021a008429f0_0, 0;
    %jmp T_2.15;
T_2.14 ;
    %load/vec4 v0000021a008428b0_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v0000021a008429f0_0, 0;
T_2.15 ;
T_2.13 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000021a008209c0;
T_3 ;
    %wait E_0000021a0079cb00;
    %load/vec4 v0000021a0082dee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021a0082e520_0, 0, 32;
T_3.2 ;
    %load/vec4 v0000021a0082e520_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000021a0082e520_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021a0082e480, 0, 4;
    %load/vec4 v0000021a0082e520_0;
    %addi 1, 0, 32;
    %store/vec4 v0000021a0082e520_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000021a0082e0c0_0;
    %cmpi/ne 0, 0, 5;
    %flag_get/vec4 4;
    %jmp/0 T_3.6, 4;
    %load/vec4 v0000021a0082e200_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0000021a0082e020_0;
    %load/vec4 v0000021a0082e0c0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021a0082e480, 0, 4;
T_3.4 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021a0082e480, 0, 4;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000021a008209c0;
T_4 ;
    %wait E_0000021a0079cb40;
    %load/vec4 v0000021a0082e0c0_0;
    %load/vec4 v0000021a0082e5c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_4.3, 4;
    %load/vec4 v0000021a0082e0c0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v0000021a0082e200_0;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0000021a0082e020_0;
    %assign/vec4 v0000021a0082df80_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000021a0082e5c0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000021a0082e480, 4;
    %assign/vec4 v0000021a0082df80_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000021a008209c0;
T_5 ;
    %wait E_0000021a0079cb40;
    %load/vec4 v0000021a0082e0c0_0;
    %load/vec4 v0000021a0082e2a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_5.3, 4;
    %load/vec4 v0000021a0082e0c0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v0000021a0082e200_0;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0000021a0082e020_0;
    %assign/vec4 v0000021a0082e160_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000021a0082e2a0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000021a0082e480, 4;
    %assign/vec4 v0000021a0082e160_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000021a008209c0;
T_6 ;
    %delay 200004, 0;
    %vpi_call 23 57 "$display", "Register file content : " {0 0 0};
    %fork t_1, S_0000021a00821000;
    %jmp t_0;
    .scope S_0000021a00821000;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021a0082e3e0_0, 0, 32;
T_6.0 ;
    %load/vec4 v0000021a0082e3e0_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_6.1, 5;
    %load/vec4 v0000021a0082e3e0_0;
    %ix/getv/s 4, v0000021a0082e3e0_0;
    %load/vec4a v0000021a0082e480, 4;
    %ix/getv/s 4, v0000021a0082e3e0_0;
    %load/vec4a v0000021a0082e480, 4;
    %vpi_call 23 59 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v0000021a0082e3e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000021a0082e3e0_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .scope S_0000021a008209c0;
t_0 %join;
    %end;
    .thread T_6;
    .scope S_0000021a008206a0;
T_7 ;
    %wait E_0000021a0079ca00;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021a0082c400_0, 0, 32;
    %load/vec4 v0000021a0082c720_0;
    %cmpi/e 0, 0, 12;
    %jmp/1 T_7.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000021a0082c720_0;
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_7.2;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000021a0082c4a0_0;
    %parti/s 5, 6, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v0000021a0082c400_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0000021a0082c720_0;
    %cmpi/e 768, 0, 12;
    %jmp/1 T_7.6, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000021a0082c720_0;
    %cmpi/e 832, 0, 12;
    %flag_or 4, 8;
T_7.6;
    %jmp/1 T_7.5, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000021a0082c720_0;
    %cmpi/e 896, 0, 12;
    %flag_or 4, 8;
T_7.5;
    %jmp/0xz  T_7.3, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000021a0082c4a0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v0000021a0082c400_0, 0;
    %jmp T_7.4;
T_7.3 ;
    %load/vec4 v0000021a0082c4a0_0;
    %parti/s 1, 15, 5;
    %replicate 32;
    %load/vec4 v0000021a0082c4a0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v0000021a0082c400_0, 0;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000021a008214b0;
T_8 ;
    %wait E_0000021a0079cb00;
    %load/vec4 v0000021a0082a740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000021a00829e80_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0000021a0082b0a0_0;
    %cmpi/e 256, 0, 12;
    %jmp/1 T_8.4, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000021a0082b0a0_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_8.4;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v0000021a00829e80_0;
    %load/vec4 v0000021a00829a20_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %jmp T_8.13;
T_8.5 ;
    %jmp T_8.13;
T_8.6 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000021a00829e80_0, 0;
    %jmp T_8.13;
T_8.7 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000021a00829e80_0, 0;
    %jmp T_8.13;
T_8.8 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000021a00829e80_0, 0;
    %jmp T_8.13;
T_8.9 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0000021a00829e80_0, 0;
    %jmp T_8.13;
T_8.10 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000021a00829e80_0, 0;
    %jmp T_8.13;
T_8.11 ;
    %jmp T_8.13;
T_8.12 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000021a00829e80_0, 0;
    %jmp T_8.13;
T_8.13 ;
    %pop/vec4 1;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0000021a008214b0;
T_9 ;
    %wait E_0000021a0079cb00;
    %load/vec4 v0000021a0082a740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021a0082ab00_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0000021a0082ad80_0;
    %assign/vec4 v0000021a0082ab00_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0000021a0081fd40;
T_10 ;
    %wait E_0000021a0079d880;
    %load/vec4 v0000021a0082d3a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021a0082ce00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021a0082d8a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021a0082d300_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021a0082b280_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021a0082b320_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000021a0082b000_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.6, 10;
    %load/vec4 v0000021a00829d40_0;
    %and;
T_10.6;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.5, 9;
    %load/vec4 v0000021a0082b460_0;
    %load/vec4 v0000021a0082b140_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.7, 4;
    %load/vec4 v0000021a0082b640_0;
    %load/vec4 v0000021a0082b140_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.7;
    %and;
T_10.5;
    %flag_set/vec4 8;
    %jmp/1 T_10.4, 8;
    %load/vec4 v0000021a00829700_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_10.9, 11;
    %load/vec4 v0000021a0082b1e0_0;
    %and;
T_10.9;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.8, 10;
    %load/vec4 v0000021a0082b460_0;
    %load/vec4 v0000021a00829de0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.10, 4;
    %load/vec4 v0000021a0082b640_0;
    %load/vec4 v0000021a00829de0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.10;
    %and;
T_10.8;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_10.4;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021a0082ce00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021a0082d8a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021a0082d300_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021a0082b280_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021a0082b320_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0000021a0082b3c0_0;
    %cmpi/e 8, 0, 12;
    %jmp/0xz  T_10.11, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021a0082ce00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021a0082d8a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021a0082d300_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021a0082b280_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021a0082b320_0, 0;
    %jmp T_10.12;
T_10.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021a0082ce00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021a0082d8a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021a0082d300_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021a0082b280_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021a0082b320_0, 0;
T_10.12 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0000021a00820830;
T_11 ;
    %wait E_0000021a0079d1c0;
    %load/vec4 v0000021a008236b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v0000021a00823ed0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000021a008222b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021a00822d50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021a00823bb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021a00822990_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021a00824330_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021a00822e90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021a00823c50_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000021a00822210_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021a00823070_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021a008234d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021a00821d10_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000021a00824010_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000021a008231b0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000021a00822350_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000021a00823930_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000021a00821db0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000021a008220d0_0, 0;
    %assign/vec4 v0000021a008237f0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0000021a008223f0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0000021a008240b0_0;
    %assign/vec4 v0000021a008237f0_0, 0;
    %load/vec4 v0000021a00822ad0_0;
    %assign/vec4 v0000021a008220d0_0, 0;
    %load/vec4 v0000021a00822cb0_0;
    %assign/vec4 v0000021a00821db0_0, 0;
    %load/vec4 v0000021a00822a30_0;
    %assign/vec4 v0000021a00823930_0, 0;
    %load/vec4 v0000021a00823cf0_0;
    %assign/vec4 v0000021a00822350_0, 0;
    %load/vec4 v0000021a00824150_0;
    %assign/vec4 v0000021a008231b0_0, 0;
    %load/vec4 v0000021a00822c10_0;
    %assign/vec4 v0000021a00824010_0, 0;
    %load/vec4 v0000021a00823570_0;
    %assign/vec4 v0000021a00821d10_0, 0;
    %load/vec4 v0000021a008225d0_0;
    %assign/vec4 v0000021a008234d0_0, 0;
    %load/vec4 v0000021a008228f0_0;
    %assign/vec4 v0000021a00823070_0, 0;
    %load/vec4 v0000021a00823e30_0;
    %assign/vec4 v0000021a00822210_0, 0;
    %load/vec4 v0000021a00823250_0;
    %assign/vec4 v0000021a00823c50_0, 0;
    %load/vec4 v0000021a00822530_0;
    %assign/vec4 v0000021a00822e90_0, 0;
    %load/vec4 v0000021a00823430_0;
    %assign/vec4 v0000021a00824330_0, 0;
    %load/vec4 v0000021a00821e50_0;
    %assign/vec4 v0000021a00822990_0, 0;
    %load/vec4 v0000021a00823110_0;
    %assign/vec4 v0000021a00823bb0_0, 0;
    %load/vec4 v0000021a00822490_0;
    %assign/vec4 v0000021a00822d50_0, 0;
    %load/vec4 v0000021a008241f0_0;
    %assign/vec4 v0000021a008222b0_0, 0;
    %load/vec4 v0000021a00822f30_0;
    %assign/vec4 v0000021a00823ed0_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v0000021a00823ed0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000021a008222b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021a00822d50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021a00823bb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021a00822990_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021a00824330_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021a00822e90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021a00823c50_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000021a00822210_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021a00823070_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021a008234d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021a00821d10_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000021a00824010_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000021a008231b0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000021a00822350_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000021a00823930_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000021a00821db0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000021a008220d0_0, 0;
    %assign/vec4 v0000021a008237f0_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0000021a0081fbb0;
T_12 ;
    %wait E_0000021a0079ca80;
    %load/vec4 v0000021a0082a1a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v0000021a008252d0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000021a00825050_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000021a00825730_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021a00824ab0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021a00824bf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021a00824a10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021a00824970_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021a00824470_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021a00824510_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021a008250f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021a00824d30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021a00825690_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000021a008245b0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000021a008254b0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000021a008248d0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000021a00825410_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000021a00825870_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000021a008257d0_0, 0;
    %split/vec4 12;
    %assign/vec4 v0000021a008259b0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000021a00825190_0, 0;
    %assign/vec4 v0000021a00824830_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0000021a00829520_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0000021a00823750_0;
    %assign/vec4 v0000021a00824830_0, 0;
    %load/vec4 v0000021a00823890_0;
    %assign/vec4 v0000021a00825190_0, 0;
    %load/vec4 v0000021a00824790_0;
    %assign/vec4 v0000021a008259b0_0, 0;
    %load/vec4 v0000021a00824b50_0;
    %assign/vec4 v0000021a008257d0_0, 0;
    %load/vec4 v0000021a00824c90_0;
    %assign/vec4 v0000021a00825870_0, 0;
    %load/vec4 v0000021a00825910_0;
    %assign/vec4 v0000021a00825410_0, 0;
    %load/vec4 v0000021a008239d0_0;
    %assign/vec4 v0000021a008248d0_0, 0;
    %load/vec4 v0000021a00825370_0;
    %assign/vec4 v0000021a008254b0_0, 0;
    %load/vec4 v0000021a00824f10_0;
    %assign/vec4 v0000021a008245b0_0, 0;
    %load/vec4 v0000021a008255f0_0;
    %assign/vec4 v0000021a00825690_0, 0;
    %load/vec4 v0000021a00825230_0;
    %assign/vec4 v0000021a00824d30_0, 0;
    %load/vec4 v0000021a00824e70_0;
    %assign/vec4 v0000021a008250f0_0, 0;
    %load/vec4 v0000021a008246f0_0;
    %assign/vec4 v0000021a00824510_0, 0;
    %load/vec4 v0000021a00824650_0;
    %assign/vec4 v0000021a00824470_0, 0;
    %load/vec4 v0000021a008243d0_0;
    %assign/vec4 v0000021a00824970_0, 0;
    %load/vec4 v0000021a00825a50_0;
    %assign/vec4 v0000021a00824a10_0, 0;
    %load/vec4 v0000021a00824fb0_0;
    %assign/vec4 v0000021a00824bf0_0, 0;
    %load/vec4 v0000021a00824dd0_0;
    %assign/vec4 v0000021a00824ab0_0, 0;
    %load/vec4 v0000021a00823d90_0;
    %assign/vec4 v0000021a00825730_0, 0;
    %load/vec4 v0000021a00823a70_0;
    %assign/vec4 v0000021a00825050_0, 0;
    %load/vec4 v0000021a00825550_0;
    %assign/vec4 v0000021a008252d0_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v0000021a008252d0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000021a00825050_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000021a00825730_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021a00824ab0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021a00824bf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021a00824a10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021a00824970_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021a00824470_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021a00824510_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021a008250f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021a00824d30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021a00825690_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000021a008245b0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000021a008254b0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000021a008248d0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000021a00825410_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000021a00825870_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000021a008257d0_0, 0;
    %split/vec4 12;
    %assign/vec4 v0000021a008259b0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000021a00825190_0, 0;
    %assign/vec4 v0000021a00824830_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0000021a0060d8a0;
T_13 ;
    %wait E_0000021a0079ce80;
    %load/vec4 v0000021a00818060_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 12;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 12;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 512, 0, 12;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 2240, 0, 12;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 2752, 0, 12;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 192, 0, 12;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 12;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 128, 0, 12;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 12;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 12;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 12;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 768, 0, 12;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 12;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 832, 0, 12;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 12;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 896, 0, 12;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 12;
    %cmp/u;
    %jmp/1 T_13.16, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 12;
    %cmp/u;
    %jmp/1 T_13.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 12;
    %cmp/u;
    %jmp/1 T_13.18, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 12;
    %cmp/u;
    %jmp/1 T_13.19, 6;
    %dup/vec4;
    %pushi/vec4 640, 0, 12;
    %cmp/u;
    %jmp/1 T_13.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 12;
    %cmp/u;
    %jmp/1 T_13.21, 6;
    %jmp T_13.22;
T_13.0 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000021a00817160_0, 0;
    %jmp T_13.22;
T_13.1 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000021a00817160_0, 0;
    %jmp T_13.22;
T_13.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000021a00817160_0, 0;
    %jmp T_13.22;
T_13.3 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000021a00817160_0, 0;
    %jmp T_13.22;
T_13.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000021a00817160_0, 0;
    %jmp T_13.22;
T_13.5 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000021a00817160_0, 0;
    %jmp T_13.22;
T_13.6 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000021a00817160_0, 0;
    %jmp T_13.22;
T_13.7 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000021a00817160_0, 0;
    %jmp T_13.22;
T_13.8 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000021a00817160_0, 0;
    %jmp T_13.22;
T_13.9 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000021a00817160_0, 0;
    %jmp T_13.22;
T_13.10 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000021a00817160_0, 0;
    %jmp T_13.22;
T_13.11 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000021a00817160_0, 0;
    %jmp T_13.22;
T_13.12 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000021a00817160_0, 0;
    %jmp T_13.22;
T_13.13 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000021a00817160_0, 0;
    %jmp T_13.22;
T_13.14 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000021a00817160_0, 0;
    %jmp T_13.22;
T_13.15 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000021a00817160_0, 0;
    %jmp T_13.22;
T_13.16 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0000021a00817160_0, 0;
    %jmp T_13.22;
T_13.17 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000021a00817160_0, 0;
    %jmp T_13.22;
T_13.18 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0000021a00817160_0, 0;
    %jmp T_13.22;
T_13.19 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000021a00817160_0, 0;
    %jmp T_13.22;
T_13.20 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000021a00817160_0, 0;
    %jmp T_13.22;
T_13.21 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0000021a00817160_0, 0;
    %jmp T_13.22;
T_13.22 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0000021a006102d0;
T_14 ;
    %wait E_0000021a0079ce00;
    %load/vec4 v0000021a00817840_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %jmp T_14.10;
T_14.0 ;
    %load/vec4 v0000021a00818380_0;
    %pad/u 33;
    %load/vec4 v0000021a00817200_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %assign/vec4 v0000021a008166c0_0, 0;
    %assign/vec4 v0000021a00815ea0_0, 0;
    %jmp T_14.10;
T_14.1 ;
    %load/vec4 v0000021a00818380_0;
    %pad/u 33;
    %load/vec4 v0000021a00817200_0;
    %pad/u 33;
    %sub;
    %split/vec4 32;
    %assign/vec4 v0000021a008166c0_0, 0;
    %assign/vec4 v0000021a00815ea0_0, 0;
    %jmp T_14.10;
T_14.2 ;
    %load/vec4 v0000021a00818380_0;
    %pad/u 33;
    %load/vec4 v0000021a00817200_0;
    %pad/u 33;
    %and;
    %split/vec4 32;
    %assign/vec4 v0000021a008166c0_0, 0;
    %assign/vec4 v0000021a00815ea0_0, 0;
    %jmp T_14.10;
T_14.3 ;
    %load/vec4 v0000021a00818380_0;
    %pad/u 33;
    %load/vec4 v0000021a00817200_0;
    %pad/u 33;
    %or;
    %split/vec4 32;
    %assign/vec4 v0000021a008166c0_0, 0;
    %assign/vec4 v0000021a00815ea0_0, 0;
    %jmp T_14.10;
T_14.4 ;
    %load/vec4 v0000021a00818380_0;
    %pad/u 33;
    %load/vec4 v0000021a00817200_0;
    %pad/u 33;
    %xor;
    %split/vec4 32;
    %assign/vec4 v0000021a008166c0_0, 0;
    %assign/vec4 v0000021a00815ea0_0, 0;
    %jmp T_14.10;
T_14.5 ;
    %load/vec4 v0000021a00818380_0;
    %pad/u 33;
    %load/vec4 v0000021a00817200_0;
    %pad/u 33;
    %or;
    %inv;
    %split/vec4 32;
    %assign/vec4 v0000021a008166c0_0, 0;
    %assign/vec4 v0000021a00815ea0_0, 0;
    %jmp T_14.10;
T_14.6 ;
    %load/vec4 v0000021a00817200_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.11, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.12, 8;
T_14.11 ; End of true expr.
    %load/vec4 v0000021a00815ea0_0;
    %load/vec4 v0000021a00817200_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000021a00818380_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v0000021a00817200_0;
    %sub;
    %part/u 1;
    %load/vec4 v0000021a00817200_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.12, 8;
 ; End of false expr.
    %blend;
T_14.12;
    %assign/vec4 v0000021a00815ea0_0, 0;
    %load/vec4 v0000021a00818380_0;
    %ix/getv 4, v0000021a00817200_0;
    %shiftl 4;
    %assign/vec4 v0000021a008166c0_0, 0;
    %jmp T_14.10;
T_14.7 ;
    %load/vec4 v0000021a00817200_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.13, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.14, 8;
T_14.13 ; End of true expr.
    %load/vec4 v0000021a00815ea0_0;
    %load/vec4 v0000021a00817200_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000021a00818380_0;
    %load/vec4 v0000021a00817200_0;
    %subi 1, 0, 32;
    %part/u 1;
    %load/vec4 v0000021a00817200_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.14, 8;
 ; End of false expr.
    %blend;
T_14.14;
    %assign/vec4 v0000021a00815ea0_0, 0;
    %load/vec4 v0000021a00818380_0;
    %ix/getv 4, v0000021a00817200_0;
    %shiftr 4;
    %assign/vec4 v0000021a008166c0_0, 0;
    %jmp T_14.10;
T_14.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021a00815ea0_0, 0;
    %load/vec4 v0000021a00818380_0;
    %load/vec4 v0000021a00817200_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.15, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.16, 8;
T_14.15 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.16, 8;
 ; End of false expr.
    %blend;
T_14.16;
    %assign/vec4 v0000021a008166c0_0, 0;
    %jmp T_14.10;
T_14.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021a00815ea0_0, 0;
    %load/vec4 v0000021a00817200_0;
    %load/vec4 v0000021a00818380_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.18, 8;
T_14.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.18, 8;
 ; End of false expr.
    %blend;
T_14.18;
    %assign/vec4 v0000021a008166c0_0, 0;
    %jmp T_14.10;
T_14.10 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0000021a00666b50;
T_15 ;
    %wait E_0000021a0079cd40;
    %load/vec4 v0000021a00813510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 85;
    %split/vec4 1;
    %assign/vec4 v0000021a00813650_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021a00812d90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021a008133d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021a008140f0_0, 0;
    %split/vec4 12;
    %assign/vec4 v0000021a00814370_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000021a00813fb0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000021a00813a10_0, 0;
    %assign/vec4 v0000021a00812570_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0000021a00737180_0;
    %assign/vec4 v0000021a00812570_0, 0;
    %load/vec4 v0000021a008126b0_0;
    %assign/vec4 v0000021a00813a10_0, 0;
    %load/vec4 v0000021a00812890_0;
    %assign/vec4 v0000021a00813fb0_0, 0;
    %load/vec4 v0000021a007209e0_0;
    %assign/vec4 v0000021a00814370_0, 0;
    %load/vec4 v0000021a00737360_0;
    %assign/vec4 v0000021a008140f0_0, 0;
    %load/vec4 v0000021a0071ffe0_0;
    %assign/vec4 v0000021a008133d0_0, 0;
    %load/vec4 v0000021a00811df0_0;
    %assign/vec4 v0000021a00812d90_0, 0;
    %load/vec4 v0000021a00811e90_0;
    %assign/vec4 v0000021a00813650_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0000021a00820380;
T_16 ;
    %wait E_0000021a0079cb40;
    %load/vec4 v0000021a0083d8b0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v0000021a0083e850_0;
    %load/vec4 v0000021a0083ee90_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021a0083e2b0, 0, 4;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0000021a00820380;
T_17 ;
    %wait E_0000021a0079cb40;
    %load/vec4 v0000021a0083ee90_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000021a0083e2b0, 4;
    %assign/vec4 v0000021a0083f6b0_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_0000021a00820380;
T_18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021a0083f610_0, 0, 32;
T_18.0 ;
    %load/vec4 v0000021a0083f610_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_18.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000021a0083f610_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021a0083e2b0, 0, 4;
    %load/vec4 v0000021a0083f610_0;
    %addi 1, 0, 32;
    %store/vec4 v0000021a0083f610_0, 0, 32;
    %jmp T_18.0;
T_18.1 ;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021a0083e2b0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021a0083e2b0, 0, 4;
    %pushi/vec4 3, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021a0083e2b0, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021a0083e2b0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021a0083e2b0, 0, 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021a0083e2b0, 0, 4;
    %pushi/vec4 3, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021a0083e2b0, 0, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021a0083e2b0, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021a0083e2b0, 0, 4;
    %pushi/vec4 6, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021a0083e2b0, 0, 4;
    %pushi/vec4 7, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021a0083e2b0, 0, 4;
    %pushi/vec4 6, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021a0083e2b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021a0083e2b0, 0, 4;
    %pushi/vec4 10, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021a0083e2b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021a0083e2b0, 0, 4;
    %end;
    .thread T_18;
    .scope S_0000021a00820380;
T_19 ;
    %delay 200004, 0;
    %vpi_call 30 46 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021a0083f610_0, 0, 32;
T_19.0 ;
    %load/vec4 v0000021a0083f610_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_19.1, 5;
    %ix/getv/s 4, v0000021a0083f610_0;
    %load/vec4a v0000021a0083e2b0, 4;
    %vpi_call 30 48 "$display", "Mem[%d] = %d", &PV<v0000021a0083f610_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v0000021a0083f610_0;
    %addi 1, 0, 32;
    %store/vec4 v0000021a0083f610_0, 0, 32;
    %jmp T_19.0;
T_19.1 ;
    %end;
    .thread T_19;
    .scope S_0000021a00820510;
T_20 ;
    %wait E_0000021a0079e000;
    %load/vec4 v0000021a0083fa70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 73;
    %split/vec4 1;
    %assign/vec4 v0000021a0083de50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021a0083f9d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021a0083d810_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021a0083e490_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000021a0083f7f0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000021a0083f4d0_0, 0;
    %assign/vec4 v0000021a0083ddb0_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0000021a0083dc70_0;
    %assign/vec4 v0000021a0083ddb0_0, 0;
    %load/vec4 v0000021a0083db30_0;
    %assign/vec4 v0000021a0083f4d0_0, 0;
    %load/vec4 v0000021a0083e3f0_0;
    %assign/vec4 v0000021a0083e490_0, 0;
    %load/vec4 v0000021a0083def0_0;
    %assign/vec4 v0000021a0083f7f0_0, 0;
    %load/vec4 v0000021a0083d590_0;
    %assign/vec4 v0000021a0083d810_0, 0;
    %load/vec4 v0000021a0083dd10_0;
    %assign/vec4 v0000021a0083de50_0, 0;
    %load/vec4 v0000021a0083e8f0_0;
    %cmpi/e 4032, 0, 12;
    %flag_mov 8, 4;
    %jmp/0 T_20.2, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_20.3, 8;
T_20.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_20.3, 8;
 ; End of false expr.
    %blend;
T_20.3;
    %assign/vec4 v0000021a0083f9d0_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0000021a005d9f50;
T_21 ;
    %wait E_0000021a0079d6c0;
    %load/vec4 v0000021a00855de0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000021a00854c60_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0000021a00854c60_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000021a00854c60_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0000021a007bcc30;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021a008553e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021a00855020_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_0000021a007bcc30;
T_23 ;
    %delay 1, 0;
    %load/vec4 v0000021a008553e0_0;
    %inv;
    %assign/vec4 v0000021a008553e0_0, 0;
    %jmp T_23;
    .thread T_23;
    .scope S_0000021a007bcc30;
T_24 ;
    %vpi_call 2 57 "$dumpfile", "./RemoveDuplicates/PipeLine_WaveForm.vcd" {0 0 0};
    %vpi_call 2 58 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021a00855020_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021a00855020_0, 0, 1;
    %delay 200001, 0;
    %load/vec4 v0000021a00856060_0;
    %addi 1, 0, 32;
    %vpi_call 2 72 "$display", "Number of cycles consumed: %d", S<0,vec4,u32> {1 0 0};
    %vpi_call 2 73 "$finish" {0 0 0};
    %end;
    .thread T_24;
# The file index is used to find the file name in the following table.
:file_names 33;
    "N/A";
    "<interactive>";
    "../PipeLine/PipeLine/PipeLine_sim.v";
    "../PipeLine/PipeLine//PL_CPU.v";
    "../PipeLine/PipeLine//forwardA.v";
    "../PipeLine/PipeLine//forwardB.v";
    "../PipeLine/PipeLine//forwardC.v";
    "../PipeLine/PipeLine//EX_MEM_buffer.v";
    "../PipeLine/PipeLine//EX_stage.v";
    "../PipeLine/PipeLine//opcodes.txt";
    "../PipeLine/PipeLine//BranchDecision.v";
    "../PipeLine/PipeLine//CompareEqual.v";
    "../PipeLine/PipeLine//ALU.v";
    "../PipeLine/PipeLine//ALU_OPER.v";
    "../PipeLine/PipeLine//FORWARDING_stage.v";
    "../PipeLine/PipeLine//MUX_4x1.v";
    "../PipeLine/PipeLine//ID_EX_buffer.v";
    "../PipeLine/PipeLine//ID_stage.v";
    "../PipeLine/PipeLine//BranchResolver.v";
    "../PipeLine/PipeLine//BranchPredictor.v";
    "../PipeLine/PipeLine//StallDetectionUnit.v";
    "../PipeLine/PipeLine//control_unit.v";
    "../PipeLine/PipeLine//Immed_Gen_unit.v";
    "../PipeLine/PipeLine//REG_FILE.v";
    "../PipeLine/PipeLine//IF_ID_buffer.v";
    "../PipeLine/PipeLine//IF_stage.v";
    "../PipeLine/PipeLine//IM.v";
    "../PipeLine/PipeLine//PC_register.v";
    "../PipeLine/PipeLine//PC_src_mux.v";
    "../PipeLine/PipeLine//MEM_stage.v";
    "../PipeLine/PipeLine//DM.v";
    "../PipeLine/PipeLine//MEM_WB_buffer.v";
    "../PipeLine/PipeLine//WB_stage.v";
