$date
	Mon Sep 01 23:03:20 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module nor_gates_tb $end
$var wire 1 ! y_xor $end
$var wire 1 " y_xnor $end
$var wire 1 # y_or $end
$var wire 1 $ y_not $end
$var wire 1 % y_nand $end
$var wire 1 & y_and $end
$var reg 1 ' a $end
$var reg 1 ( b $end
$scope module g1 $end
$var wire 1 ' a $end
$var wire 1 $ y $end
$upscope $end
$scope module g2 $end
$var wire 1 ' a $end
$var wire 1 ( b $end
$var wire 1 ) na $end
$var wire 1 * nb $end
$var wire 1 & y $end
$upscope $end
$scope module g3 $end
$var wire 1 ' a $end
$var wire 1 ( b $end
$var wire 1 + t $end
$var wire 1 # y $end
$upscope $end
$scope module g4 $end
$var wire 1 ' a $end
$var wire 1 ( b $end
$var wire 1 , t1 $end
$var wire 1 - t2 $end
$var wire 1 . t3 $end
$var wire 1 / t4 $end
$var wire 1 " y $end
$upscope $end
$scope module g5 $end
$var wire 1 ' a $end
$var wire 1 ( b $end
$var wire 1 ! y $end
$var wire 1 0 xnor_out $end
$scope module g1 $end
$var wire 1 ' a $end
$var wire 1 ( b $end
$var wire 1 1 t1 $end
$var wire 1 2 t2 $end
$var wire 1 3 t3 $end
$var wire 1 4 t4 $end
$var wire 1 0 y $end
$upscope $end
$upscope $end
$scope module g6 $end
$var wire 1 ' a $end
$var wire 1 ( b $end
$var wire 1 % y $end
$var wire 1 5 and_out $end
$scope module g1 $end
$var wire 1 ' a $end
$var wire 1 ( b $end
$var wire 1 6 na $end
$var wire 1 7 nb $end
$var wire 1 5 y $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
17
16
05
14
03
02
11
00
1/
0.
0-
1,
1+
1*
1)
0(
0'
0&
1%
1$
0#
0"
1!
$end
#10000
0!
1"
10
0/
04
1#
1-
12
0*
0+
0,
01
07
1(
#20000
1*
1.
13
17
0$
0)
0-
02
06
0(
1'
#30000
1!
0"
00
0%
1&
1/
14
15
0*
0.
03
07
1(
#40000
