<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="CC311_S1617_14100251.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALUControl_S1617_14100251.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="ALUControl_S1617_14100251.stx"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="ALUControl_S1617_14100251.vhi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="ALUControl_S1617_14100251.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ALUControl_S1617_14100251_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALUControl_S1617_14100251_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="ALU_S1617_14100251.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="ALU_S1617_14100251.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="ALU_S1617_14100251.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="ALU_S1617_14100251.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALU_S1617_14100251.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="ALU_S1617_14100251.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="ALU_S1617_14100251.syr"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="ALU_S1617_14100251.vhi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="ALU_S1617_14100251.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="ALU_S1617_14100251_envsettings.html"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ALU_S1617_14100251_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALU_S1617_14100251_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="ALU_S1617_14100251_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ALU_S1617_14100251_xst.xrpt"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="Adder_S1617_14100251.vhi"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Adder_S1617_14100251_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Adder_S1617_14100251_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="ControlUnit_S1617_14100251.vhi"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ControlUnit_S1617_14100251_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ControlUnit_S1617_14100251_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="DataMemory_S1617_14100251.vhi"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="DataMemory_S1617_14100251_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="DataMemory_S1617_14100251_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="InstructionMemory_S1617_14100251.vhi"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="InstructionMemory_S1617_14100251_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="InstructionMemory_S1617_14100251_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="InstructionReg_S1617_14100251.vhi"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="InstructionReg_S1617_14100251_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="InstructionReg_S1617_14100251_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MUX2to1_S1617_14100251.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="MUX2to1_S1617_14100251.stx"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="MUX2to1_S1617_14100251.vhi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="MUX2to1_S1617_14100251.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="MUX2to1_S1617_14100251_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MUX2to1_S1617_14100251_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MUX4to1_S1617_14100251.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="MUX4to1_S1617_14100251.stx"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="MUX4to1_S1617_14100251.vhi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="MUX4to1_S1617_14100251.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="MUX4to1_S1617_14100251_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MUX4to1_S1617_14100251_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="MUXRegDst_S1617_14100251.vhi"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MUXRegDst_S1617_14100251_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MUXRegDst_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="MUXpcSrc_S1617_14100251.vhi"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MUXpcSrc_S1617_14100251_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="Memory_S1617_14100251.vhi"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Memory_S1617_14100251_stx_beh.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="MultiCycle_S1617_14100251.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="MultiCycle_S1617_14100251.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="MultiCycle_S1617_14100251.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="MultiCycle_S1617_14100251.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="MultiCycle_S1617_14100251.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="MultiCycle_S1617_14100251.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MultiCycle_S1617_14100251.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="MultiCycle_S1617_14100251.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="MultiCycle_S1617_14100251.syr"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="MultiCycle_S1617_14100251.vhi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="MultiCycle_S1617_14100251.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MultiCycle_S1617_14100251_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="MultiCycle_S1617_14100251_envsettings.html"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="MultiCycle_S1617_14100251_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="MultiCycle_S1617_14100251_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="MultiCycle_S1617_14100251_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="MultiCycle_S1617_14100251_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="MultiCycle_S1617_14100251_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MultiCycle_S1617_14100251_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="MultiCycle_S1617_14100251_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="MultiCycle_S1617_14100251_xst.xrpt"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="PC_S1617_14100251.vhi"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="PC_S1617_14100251_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="PC_S1617_14100251_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="Reg_S1617_14100251.vhi"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Reg_S1617_14100251_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="RegisterFile_S1617_14100251.vhi"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="RegisterFile_S1617_14100251_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="RegisterFile_S1617_14100251_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="ShiftLeft2_S1617_14100251.vhi"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ShiftLeft2_S1617_14100251_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ShiftLeft2_S1617_14100251_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="SignExtend_S1617_14100251.vhi"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="SignExtend_S1617_14100251_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="SignExtend_S1617_14100251_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="SignExtend_S1617_14100251_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="SignExtend_S1617_14100251_stx_beh.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="SingleCycle_S1617_14100251.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="SingleCycle_S1617_14100251.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="SingleCycle_S1617_14100251.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="SingleCycle_S1617_14100251.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="SingleCycle_S1617_14100251.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="SingleCycle_S1617_14100251.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="SingleCycle_S1617_14100251.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="SingleCycle_S1617_14100251.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="SingleCycle_S1617_14100251.syr"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="SingleCycle_S1617_14100251.vhi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="SingleCycle_S1617_14100251.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="SingleCycle_S1617_14100251_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="SingleCycle_S1617_14100251_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="SingleCycle_S1617_14100251_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="SingleCycle_S1617_14100251_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="SingleCycle_S1617_14100251_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="SingleCycle_S1617_14100251_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="SingleCycle_S1617_14100251_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1495705672" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1495705672">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1495708120" xil_pn:in_ck="1817670307056946332" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1495708120">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALUControl_S1617_14100251.vhd"/>
      <outfile xil_pn:name="ALU_S1617_14100251.vhd"/>
      <outfile xil_pn:name="ControlUnit_S1617_14100251.vhd"/>
      <outfile xil_pn:name="InstructionReg_S1617_14100251.vhd"/>
      <outfile xil_pn:name="MUX2to1_S1617_14100251.vhd"/>
      <outfile xil_pn:name="MUX4to1_S1617_14100251.vhd"/>
      <outfile xil_pn:name="MUXRegDst_S1617_14100251.vhd"/>
      <outfile xil_pn:name="Memory_S1617_14100251.vhd"/>
      <outfile xil_pn:name="MultiCycle_S1617_14100251.vhd"/>
      <outfile xil_pn:name="Reg_S1617_14100251.vhd"/>
      <outfile xil_pn:name="RegisterFile_S1617_14100251.vhd"/>
      <outfile xil_pn:name="ShiftLeft2_S1617_14100251.vhd"/>
      <outfile xil_pn:name="SignExtend_S1617_14100251.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1495705938" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="6349880835185021484" xil_pn:start_ts="1495705938">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1495705938" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="6675685541458428426" xil_pn:start_ts="1495705938">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1495667757" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="2015525607939202866" xil_pn:start_ts="1495667757">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1495708120" xil_pn:in_ck="1817670307056946332" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1495708120">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALUControl_S1617_14100251.vhd"/>
      <outfile xil_pn:name="ALU_S1617_14100251.vhd"/>
      <outfile xil_pn:name="ControlUnit_S1617_14100251.vhd"/>
      <outfile xil_pn:name="InstructionReg_S1617_14100251.vhd"/>
      <outfile xil_pn:name="MUX2to1_S1617_14100251.vhd"/>
      <outfile xil_pn:name="MUX4to1_S1617_14100251.vhd"/>
      <outfile xil_pn:name="MUXRegDst_S1617_14100251.vhd"/>
      <outfile xil_pn:name="Memory_S1617_14100251.vhd"/>
      <outfile xil_pn:name="MultiCycle_S1617_14100251.vhd"/>
      <outfile xil_pn:name="Reg_S1617_14100251.vhd"/>
      <outfile xil_pn:name="RegisterFile_S1617_14100251.vhd"/>
      <outfile xil_pn:name="ShiftLeft2_S1617_14100251.vhd"/>
      <outfile xil_pn:name="SignExtend_S1617_14100251.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1495708127" xil_pn:in_ck="1817670307056946332" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="7631282108390732795" xil_pn:start_ts="1495708120">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="MultiCycle_S1617_14100251_beh.prj"/>
      <outfile xil_pn:name="MultiCycle_S1617_14100251_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1495708127" xil_pn:in_ck="-6644346702916387518" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="7246635961141168296" xil_pn:start_ts="1495708127">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="MultiCycle_S1617_14100251_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1488713503" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1488713503">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1495485339" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-8050307853074401206" xil_pn:start_ts="1495485339">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1495485339" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="2015525607939202866" xil_pn:start_ts="1495485339">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1495485339" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1495485339">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1495485339" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="6349880835185021484" xil_pn:start_ts="1495485339">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1495485339" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="3206529612922900429" xil_pn:start_ts="1495485339">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1495485339" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-1873044378184044420" xil_pn:start_ts="1495485339">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1495666958" xil_pn:in_ck="1817670307056946332" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="5544362262069565177" xil_pn:start_ts="1495666945">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ALU_S1617_14100251.ngr"/>
      <outfile xil_pn:name="MultiCycle_S1617_14100251.lso"/>
      <outfile xil_pn:name="MultiCycle_S1617_14100251.ngc"/>
      <outfile xil_pn:name="MultiCycle_S1617_14100251.ngr"/>
      <outfile xil_pn:name="MultiCycle_S1617_14100251.prj"/>
      <outfile xil_pn:name="MultiCycle_S1617_14100251.syr"/>
      <outfile xil_pn:name="MultiCycle_S1617_14100251.xst"/>
      <outfile xil_pn:name="MultiCycle_S1617_14100251_stx_beh.prj"/>
      <outfile xil_pn:name="MultiCycle_S1617_14100251_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1495485353" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-7428429327396935455" xil_pn:start_ts="1495485353">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1495485364" xil_pn:in_ck="5361898416812115781" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="5187273803846032365" xil_pn:start_ts="1495485353">
      <status xil_pn:value="AbortedRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1495485376" xil_pn:in_ck="2817319175298245136" xil_pn:name="TRANEXT_map_virtex7" xil_pn:prop_ck="2100985583056581773" xil_pn:start_ts="1495485364">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
  </transforms>

</generated_project>
