{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1678852797206 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1678852797206 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 15 10:59:56 2023 " "Processing started: Wed Mar 15 10:59:56 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1678852797206 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1678852797206 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab1 -c Lab1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab1 -c Lab1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1678852797206 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1678852797647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lab1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Lab1 " "Found entity 1: Lab1" {  } { { "Lab1.bdf" "" { Schematic "C:/Users/WINDOWS_10/Documents/QuartusProject/Lab1/Lab1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678852797695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678852797695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nap.bdf 1 1 " "Found 1 design units, including 1 entities, in source file nap.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 NAP " "Found entity 1: NAP" {  } { { "NAP.bdf" "" { Schematic "C:/Users/WINDOWS_10/Documents/QuartusProject/Lab1/NAP.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678852797695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678852797695 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab1 " "Elaborating entity \"Lab1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1678852797732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NAP NAP:inst " "Elaborating entity \"NAP\" for hierarchy \"NAP:inst\"" {  } { { "Lab1.bdf" "inst" { Schematic "C:/Users/WINDOWS_10/Documents/QuartusProject/Lab1/Lab1.bdf" { { 304 1200 1296 496 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678852797746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7447 7447:inst31 " "Elaborating entity \"7447\" for hierarchy \"7447:inst31\"" {  } { { "Lab1.bdf" "inst31" { Schematic "C:/Users/WINDOWS_10/Documents/QuartusProject/Lab1/Lab1.bdf" { { 688 1104 1224 848 "inst31" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678852797763 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "7447:inst31 " "Elaborated megafunction instantiation \"7447:inst31\"" {  } { { "Lab1.bdf" "" { Schematic "C:/Users/WINDOWS_10/Documents/QuartusProject/Lab1/Lab1.bdf" { { 688 1104 1224 848 "inst31" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678852797763 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Q3 Q3~_emulated Q3~1 " "Register \"Q3\" is converted into an equivalent circuit using register \"Q3~_emulated\" and latch \"Q3~1\"" {  } { { "Lab1.bdf" "" { Schematic "C:/Users/WINDOWS_10/Documents/QuartusProject/Lab1/Lab1.bdf" { { 312 808 872 392 "Q3" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1678852797995 "|Lab1|Q3"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Q2 Q2~_emulated Q2~1 " "Register \"Q2\" is converted into an equivalent circuit using register \"Q2~_emulated\" and latch \"Q2~1\"" {  } { { "Lab1.bdf" "" { Schematic "C:/Users/WINDOWS_10/Documents/QuartusProject/Lab1/Lab1.bdf" { { 400 808 872 480 "Q2" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1678852797995 "|Lab1|Q2"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Q1 Q1~_emulated Q1~1 " "Register \"Q1\" is converted into an equivalent circuit using register \"Q1~_emulated\" and latch \"Q1~1\"" {  } { { "Lab1.bdf" "" { Schematic "C:/Users/WINDOWS_10/Documents/QuartusProject/Lab1/Lab1.bdf" { { 488 808 872 568 "Q1" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1678852797995 "|Lab1|Q1"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Q0 Q0~_emulated Q0~1 " "Register \"Q0\" is converted into an equivalent circuit using register \"Q0~_emulated\" and latch \"Q0~1\"" {  } { { "Lab1.bdf" "" { Schematic "C:/Users/WINDOWS_10/Documents/QuartusProject/Lab1/Lab1.bdf" { { 576 808 872 656 "Q0" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1678852797995 "|Lab1|Q0"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1678852797995 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1678852798172 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678852798172 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "44 " "Implemented 44 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1678852798202 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1678852798202 ""} { "Info" "ICUT_CUT_TM_LCELLS" "27 " "Implemented 27 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1678852798202 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1678852798202 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "357 " "Peak virtual memory: 357 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1678852798222 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 15 10:59:58 2023 " "Processing ended: Wed Mar 15 10:59:58 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1678852798222 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1678852798222 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1678852798222 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1678852798222 ""}
