GowinSynthesis start
Running parser ...
Analyzing Verilog file '/Users/yatagaclapotk/Desktop/Genel_Calismalar/FPGA/verilog_sorular/LAB3/src/sevensegment.v'
Compiling module 'top'("/Users/yatagaclapotk/Desktop/Genel_Calismalar/FPGA/verilog_sorular/LAB3/src/sevensegment.v":1)
Compiling module 'FourbitAdder'("/Users/yatagaclapotk/Desktop/Genel_Calismalar/FPGA/verilog_sorular/LAB3/src/sevensegment.v":39)
Compiling module 'OnebitAdder'("/Users/yatagaclapotk/Desktop/Genel_Calismalar/FPGA/verilog_sorular/LAB3/src/sevensegment.v":51)
Compiling module 'sevensegment'("/Users/yatagaclapotk/Desktop/Genel_Calismalar/FPGA/verilog_sorular/LAB3/src/sevensegment.v":12)
NOTE  (EX0101) : Current top module is "top"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
WARN  (NL0002) : The module "OnebitAdder" instantiated to "a1" is swept in optimizing("/Users/yatagaclapotk/Desktop/Genel_Calismalar/FPGA/verilog_sorular/LAB3/src/sevensegment.v":46)
WARN  (NL0002) : The module "OnebitAdder" instantiated to "a2" is swept in optimizing("/Users/yatagaclapotk/Desktop/Genel_Calismalar/FPGA/verilog_sorular/LAB3/src/sevensegment.v":47)
[95%] Generate netlist file "/Users/yatagaclapotk/Desktop/Genel_Calismalar/FPGA/verilog_sorular/LAB3/impl/gwsynthesis/LAB3.vg" completed
[100%] Generate report file "/Users/yatagaclapotk/Desktop/Genel_Calismalar/FPGA/verilog_sorular/LAB3/impl/gwsynthesis/LAB3_syn.rpt.html" completed
GowinSynthesis finish
