{
  "instructions": [
    {
      "mnemonic": "HFENCE.GVMA",
      "architecture": "RISC-V",
      "extension": "H (Hypervisor)",
      "full_name": "Hypervisor Fence Guest Virtual Memory Address",
      "summary": "Synchronizes updates to guest physical address translation data structures.",
      "syntax": "HFENCE.GVMA rs1, rs2",
      "encoding": {
        "format": "R-Type",
        "binary_pattern": "0110001 | rs2 | rs1 | 000 | 00000 | 1110011",
        "hex_opcode": "0x73"
      },
      "operands": [
        { "name": "rs1", "desc": "Guest Virtual Address (optional)" },
        { "name": "rs2", "desc": "Guest ASID (optional)" }
      ],
      "pseudocode": "Fence(GuestPageTable);",
      "example": "HFENCE.GVMA x0, x0",
      "example_note": "Flush all guest TLB entries."
    },
    {
      "mnemonic": "HFENCE.VVMA",
      "architecture": "RISC-V",
      "extension": "H (Hypervisor)",
      "full_name": "Hypervisor Fence Virtual Virtual Memory Address",
      "summary": "Synchronizes updates to VS-stage address translation data structures.",
      "syntax": "HFENCE.VVMA rs1, rs2",
      "encoding": {
        "format": "R-Type",
        "binary_pattern": "0010001 | rs2 | rs1 | 000 | 00000 | 1110011",
        "hex_opcode": "0x73"
      },
      "operands": [
        { "name": "rs1", "desc": "Virtual Address (optional)" },
        { "name": "rs2", "desc": "ASID (optional)" }
      ],
      "pseudocode": "Fence(VS-StagePageTable);",
      "example": "HFENCE.VVMA x10, x0",
      "example_note": "Flush TLB entries for address in x10."
    },
    {
      "mnemonic": "JAL",
      "architecture": "RISC-V",
      "full_name": "Jump and Link",
      "summary": "Jumps to an offset relative to PC and saves the return address (PC+4) to rd.",
      "syntax": "JAL rd, offset",
      "encoding": {
        "format": "J-Type",
        "binary_pattern": "imm[20|10:1|11|19:12] | rd | 1101111",
        "hex_opcode": "0x6F"
      },
      "operands": [
        { "name": "rd", "desc": "Return Address Dest" },
        { "name": "offset", "desc": "20-bit PC-relative Offset" }
      ],
      "pseudocode": "R[rd] = PC + 4; PC += sext(offset);",
      "example": "JAL x1, loop_target",
      "example_note": "Jump to 'loop_target' and save return address in x1 (ra)."
    },
    {
      "mnemonic": "JALR",
      "architecture": "RISC-V",
      "full_name": "Jump and Link Register",
      "summary": "Jumps to address in rs1 + offset, saving return address to rd.",
      "syntax": "JALR rd, offset(rs1)",
      "encoding": {
        "format": "I-Type",
        "binary_pattern": "imm[11:0] | rs1 | 000 | rd | 1100111",
        "hex_opcode": "0x67"
      },
      "operands": [
        { "name": "rd", "desc": "Return Address Dest" },
        { "name": "rs1", "desc": "Base Address" },
        { "name": "offset", "desc": "12-bit Immediate" }
      ],
      "pseudocode": "t = PC + 4; PC = (R[rs1] + sext(offset)) & ~1; R[rd] = t;",
      "example": "JALR x0, 0(x1)",
      "example_note": "Return from function (jumps to address in x1/ra)."
    },
    {
      "mnemonic": "LB",
      "architecture": "RISC-V",
      "full_name": "Load Byte",
      "summary": "Loads an 8-bit byte from memory and sign-extends it to the register width.",
      "syntax": "LB rd, offset(rs1)",
      "encoding": {
        "format": "I-Type",
        "binary_pattern": "imm[11:0] | rs1 | 000 | rd | 0000011",
        "hex_opcode": "0x03"
      },
      "operands": [
        { "name": "rd", "desc": "Destination Register" },
        { "name": "rs1", "desc": "Base Address" },
        { "name": "offset", "desc": "Byte Offset" }
      ],
      "pseudocode": "R[rd] = sext(M[R[rs1] + sext(offset)][7:0]);",
      "example": "LB x10, 0(x2)",
      "example_note": "Load byte from stack pointer (x2) into x10."
    },
    {
      "mnemonic": "LH",
      "architecture": "RISC-V",
      "full_name": "Load Halfword",
      "summary": "Loads a 16-bit halfword from memory and sign-extends it.",
      "syntax": "LH rd, offset(rs1)",
      "encoding": {
        "format": "I-Type",
        "binary_pattern": "imm[11:0] | rs1 | 001 | rd | 0000011",
        "hex_opcode": "0x03"
      },
      "operands": [
        { "name": "rd", "desc": "Destination Register" },
        { "name": "rs1", "desc": "Base Address" },
        { "name": "offset", "desc": "Byte Offset" }
      ],
      "pseudocode": "R[rd] = sext(M[R[rs1] + sext(offset)][15:0]);",
      "example": "LH x5, 4(x10)",
      "example_note": "Load halfword from address x10+4."
    },
    {
      "mnemonic": "LW",
      "architecture": "RISC-V",
      "full_name": "Load Word",
      "summary": "Loads a 32-bit word from memory and sign-extends it to 64 bits.",
      "syntax": "LW rd, offset(rs1)",
      "encoding": {
        "format": "I-Type",
        "binary_pattern": "imm[11:0] | rs1 | 010 | rd | 0000011",
        "hex_opcode": "0x03"
      },
      "operands": [
        { "name": "rd", "desc": "Destination Register" },
        { "name": "rs1", "desc": "Base Address" },
        { "name": "offset", "desc": "Byte Offset" }
      ],
      "pseudocode": "R[rd] = sext(M[R[rs1] + sext(offset)][31:0]);",
      "example": "LW x6, 12(x2)",
      "example_note": "Load 32-bit word from stack offset 12."
    },
    {
      "mnemonic": "LBU",
      "architecture": "RISC-V",
      "full_name": "Load Byte Unsigned",
      "summary": "Loads an 8-bit byte from memory and zero-extends it.",
      "syntax": "LBU rd, offset(rs1)",
      "encoding": {
        "format": "I-Type",
        "binary_pattern": "imm[11:0] | rs1 | 100 | rd | 0000011",
        "hex_opcode": "0x03"
      },
      "operands": [
        { "name": "rd", "desc": "Destination Register" },
        { "name": "rs1", "desc": "Base Address" },
        { "name": "offset", "desc": "Byte Offset" }
      ],
      "pseudocode": "R[rd] = zext(M[R[rs1] + sext(offset)][7:0]);",
      "example": "LBU x10, 0(x2)",
      "example_note": "Load byte and zero-extend."
    },
    {
      "mnemonic": "LHU",
      "architecture": "RISC-V",
      "full_name": "Load Halfword Unsigned",
      "summary": "Loads a 16-bit halfword from memory and zero-extends it.",
      "syntax": "LHU rd, offset(rs1)",
      "encoding": {
        "format": "I-Type",
        "binary_pattern": "imm[11:0] | rs1 | 101 | rd | 0000011",
        "hex_opcode": "0x03"
      },
      "operands": [
        { "name": "rd", "desc": "Destination Register" },
        { "name": "rs1", "desc": "Base Address" },
        { "name": "offset", "desc": "Byte Offset" }
      ],
      "pseudocode": "R[rd] = zext(M[R[rs1] + sext(offset)][15:0]);",
      "example": "LHU x5, 4(x10)",
      "example_note": "Load halfword and zero-extend."
    },
    {
      "mnemonic": "LD",
      "architecture": "RISC-V",
      "extension": "RV64",
      "full_name": "Load Doubleword",
      "summary": "Loads a 64-bit doubleword from memory.",
      "syntax": "LD rd, offset(rs1)",
      "encoding": {
        "format": "I-Type",
        "binary_pattern": "imm[11:0] | rs1 | 011 | rd | 0000011",
        "hex_opcode": "0x03"
      },
      "operands": [
        { "name": "rd", "desc": "Destination Register" },
        { "name": "rs1", "desc": "Base Address" },
        { "name": "offset", "desc": "Byte Offset" }
      ],
      "pseudocode": "R[rd] = M[R[rs1] + sext(offset)][63:0];",
      "example": "LD x1, 0(x2)",
      "example_note": "Load 64-bit value from stack."
    },
    {
      "mnemonic": "LWU",
      "architecture": "RISC-V",
      "extension": "RV64",
      "full_name": "Load Word Unsigned",
      "summary": "Loads a 32-bit word from memory and zero-extends it to 64 bits.",
      "syntax": "LWU rd, offset(rs1)",
      "encoding": {
        "format": "I-Type",
        "binary_pattern": "imm[11:0] | rs1 | 110 | rd | 0000011",
        "hex_opcode": "0x03"
      },
      "operands": [
        { "name": "rd", "desc": "Destination Register" },
        { "name": "rs1", "desc": "Base Address" },
        { "name": "offset", "desc": "Byte Offset" }
      ],
      "pseudocode": "R[rd] = zext(M[R[rs1] + sext(offset)][31:0]);",
      "example": "LWU x6, 12(x2)",
      "example_note": "Load 32-bit word and zero-extend to 64-bit."
    },
    {
      "mnemonic": "LUI",
      "architecture": "RISC-V",
      "full_name": "Load Upper Immediate",
      "summary": "Loads the 20-bit immediate into the upper 20 bits of the register (lower 12 bits are zero).",
      "syntax": "LUI rd, imm",
      "encoding": {
        "format": "U-Type",
        "binary_pattern": "imm[31:12] | rd | 0110111",
        "hex_opcode": "0x37"
      },
      "operands": [
        { "name": "rd", "desc": "Destination Register" },
        { "name": "imm", "desc": "20-bit Upper Immediate" }
      ],
      "pseudocode": "R[rd] = imm << 12;",
      "example": "LUI x10, 0x12345",
      "example_note": "Puts 0x12345000 into x10."
    },
    {
      "mnemonic": "LR.W",
      "architecture": "RISC-V",
      "extension": "A (Atomic)",
      "full_name": "Load Reserved Word",
      "summary": "Loads a word from memory and registers a reservation set for the address.",
      "syntax": "LR.W rd, (rs1)",
      "encoding": {
        "format": "R-Type (Atomic)",
        "binary_pattern": "00010 | aq | rl | 00000 | rs1 | 010 | rd | 0101111",
        "hex_opcode": "0x2F"
      },
      "operands": [
        { "name": "rd", "desc": "Destination Register" },
        { "name": "rs1", "desc": "Address" }
      ],
      "pseudocode": "R[rd] = LoadReserved32(M[R[rs1]]);",
      "example": "LR.W x10, (x11)",
      "example_note": "Start atomic read-modify-write sequence."
    },
    {
      "mnemonic": "LR.D",
      "architecture": "RISC-V",
      "extension": "A (Atomic)",
      "full_name": "Load Reserved Doubleword",
      "summary": "Loads a doubleword from memory and registers a reservation set.",
      "syntax": "LR.D rd, (rs1)",
      "encoding": {
        "format": "R-Type (Atomic)",
        "binary_pattern": "00010 | aq | rl | 00000 | rs1 | 011 | rd | 0101111",
        "hex_opcode": "0x2F"
      },
      "operands": [
        { "name": "rd", "desc": "Destination Register" },
        { "name": "rs1", "desc": "Address" }
      ],
      "pseudocode": "R[rd] = LoadReserved64(M[R[rs1]]);",
      "example": "LR.D x10, (x11)",
      "example_note": "64-bit atomic load reserved."
    }
  ]
}
