

================================================================
== Vitis HLS Report for 'fft_stage_5'
================================================================
* Date:           Fri Dec  9 11:05:09 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        v10
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7cg-fbvb900-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.953 ns|     2.00 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        4|      285|  20.000 ns|  1.425 us|    4|  285|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------+------------------------------------------------------+---------+---------+-----------+----------+-----+-----+---------+
        |                                                                |                                                      |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
        |                            Instance                            |                        Module                        |   min   |   max   |    min    |    max   | min | max |   Type  |
        +----------------------------------------------------------------+------------------------------------------------------+---------+---------+-----------+----------+-----+-----+---------+
        |grp_fft_stage_5_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_66_2_fu_56  |fft_stage_5_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_66_2  |        2|      131|  10.000 ns|  0.655 us|    2|  131|       no|
        |grp_fft_stage_5_Pipeline_SKIP_X_SKIP_Y_fu_72                    |fft_stage_5_Pipeline_SKIP_X_SKIP_Y                    |        2|      283|  10.000 ns|  1.415 us|    2|  283|       no|
        +----------------------------------------------------------------+------------------------------------------------------+---------+---------+-----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      31|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        0|    24|    3316|    3859|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     324|    -|
|Register         |        -|     -|     146|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|    24|    3462|    4214|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     1|      ~0|       1|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------------+------------------------------------------------------+---------+----+------+------+-----+
    |                            Instance                            |                        Module                        | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +----------------------------------------------------------------+------------------------------------------------------+---------+----+------+------+-----+
    |grp_fft_stage_5_Pipeline_SKIP_X_SKIP_Y_fu_72                    |fft_stage_5_Pipeline_SKIP_X_SKIP_Y                    |        0|  24|  3043|  3175|    0|
    |grp_fft_stage_5_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_66_2_fu_56  |fft_stage_5_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_66_2  |        0|   0|   273|   614|    0|
    |mul_7ns_7ns_14_1_1_U233                                         |mul_7ns_7ns_14_1_1                                    |        0|   0|     0|    30|    0|
    |mul_8ns_7ns_70_1_1_U232                                         |mul_8ns_7ns_70_1_1                                    |        0|   0|     0|    40|    0|
    +----------------------------------------------------------------+------------------------------------------------------+---------+----+------+------+-----+
    |Total                                                           |                                                      |        0|  24|  3316|  3859|    0|
    +----------------------------------------------------------------+------------------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |add_ln63_fu_116_p2               |         +|   0|  0|  16|           9|           2|
    |icmp_ln1039_fu_102_p2            |      icmp|   0|  0|  11|           8|           3|
    |ap_block_state1                  |        or|   0|  0|   2|           1|           1|
    |ap_block_state3_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0|  31|          19|           7|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |I_address0      |  14|          3|   12|         36|
    |I_address1      |  14|          3|   12|         36|
    |I_ce0           |  14|          3|    1|          3|
    |I_ce1           |  14|          3|    1|          3|
    |X_0_0_address0  |  14|          3|   10|         30|
    |X_0_0_ce0       |  14|          3|    1|          3|
    |X_0_0_d0        |  14|          3|   32|         96|
    |X_0_0_we0       |  14|          3|    1|          3|
    |X_0_1_address0  |  14|          3|   10|         30|
    |X_0_1_ce0       |  14|          3|    1|          3|
    |X_0_1_d0        |  14|          3|   32|         96|
    |X_0_1_we0       |  14|          3|    1|          3|
    |X_1_0_address0  |  14|          3|   10|         30|
    |X_1_0_ce0       |  14|          3|    1|          3|
    |X_1_0_d0        |  14|          3|   32|         96|
    |X_1_0_we0       |  14|          3|    1|          3|
    |X_1_1_address0  |  14|          3|   10|         30|
    |X_1_1_ce0       |  14|          3|    1|          3|
    |X_1_1_d0        |  14|          3|   32|         96|
    |X_1_1_we0       |  14|          3|    1|          3|
    |ap_NS_fsm       |  26|          5|    1|          5|
    |ap_done         |   9|          2|    1|          2|
    |ap_return       |   9|          2|   32|         64|
    +----------------+----+-----------+-----+-----------+
    |Total           | 324|         69|  236|        677|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------------------+----+----+-----+-----------+
    |                                     Name                                    | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                    |   4|   0|    4|          0|
    |ap_done_reg                                                                  |   1|   0|    1|          0|
    |ap_return_preg                                                               |  32|   0|   32|          0|
    |bound_reg_196                                                                |  14|   0|   14|          0|
    |empty_reg_175                                                                |   8|   0|    8|          0|
    |grp_fft_stage_5_Pipeline_SKIP_X_SKIP_Y_fu_72_ap_start_reg                    |   1|   0|    1|          0|
    |grp_fft_stage_5_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_66_2_fu_56_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln1039_reg_171                                                          |   1|   0|    1|          0|
    |mul_ln63_reg_186                                                             |  70|   0|   70|          0|
    |tmp_reg_181                                                                  |   7|   0|    7|          0|
    |trunc_ln1_reg_191                                                            |   7|   0|    7|          0|
    +-----------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                        | 146|   0|  146|          0|
    +-----------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|   fft_stage.5|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|   fft_stage.5|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|   fft_stage.5|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|   fft_stage.5|  return value|
|ap_continue     |   in|    1|  ap_ctrl_hs|   fft_stage.5|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|   fft_stage.5|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|   fft_stage.5|  return value|
|ap_return       |  out|   32|  ap_ctrl_hs|   fft_stage.5|  return value|
|I_address0      |  out|   12|   ap_memory|             I|         array|
|I_ce0           |  out|    1|   ap_memory|             I|         array|
|I_q0            |   in|   32|   ap_memory|             I|         array|
|I_address1      |  out|   12|   ap_memory|             I|         array|
|I_ce1           |  out|    1|   ap_memory|             I|         array|
|I_q1            |   in|   32|   ap_memory|             I|         array|
|X_0_0_address0  |  out|   10|   ap_memory|         X_0_0|         array|
|X_0_0_ce0       |  out|    1|   ap_memory|         X_0_0|         array|
|X_0_0_we0       |  out|    1|   ap_memory|         X_0_0|         array|
|X_0_0_d0        |  out|   32|   ap_memory|         X_0_0|         array|
|X_0_1_address0  |  out|   10|   ap_memory|         X_0_1|         array|
|X_0_1_ce0       |  out|    1|   ap_memory|         X_0_1|         array|
|X_0_1_we0       |  out|    1|   ap_memory|         X_0_1|         array|
|X_0_1_d0        |  out|   32|   ap_memory|         X_0_1|         array|
|X_1_0_address0  |  out|   10|   ap_memory|         X_1_0|         array|
|X_1_0_ce0       |  out|    1|   ap_memory|         X_1_0|         array|
|X_1_0_we0       |  out|    1|   ap_memory|         X_1_0|         array|
|X_1_0_d0        |  out|   32|   ap_memory|         X_1_0|         array|
|X_1_1_address0  |  out|   10|   ap_memory|         X_1_1|         array|
|X_1_1_ce0       |  out|    1|   ap_memory|         X_1_1|         array|
|X_1_1_we0       |  out|    1|   ap_memory|         X_1_1|         array|
|X_1_1_d0        |  out|   32|   ap_memory|         X_1_1|         array|
|p_read          |   in|   32|     ap_none|        p_read|        scalar|
+----------------+-----+-----+------------+--------------+--------------+

