{"vcs1":{"timestamp_begin":1741006212.354383430, "rt":4.74, "ut":4.43, "st":0.25}}
{"vcselab":{"timestamp_begin":1741006217.179688960, "rt":0.19, "ut":0.12, "st":0.05}}
{"link":{"timestamp_begin":1741006217.431205303, "rt":0.30, "ut":0.15, "st":0.17}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1741006212.039903856}
{"VCS_COMP_START_TIME": 1741006212.039903856}
{"VCS_COMP_END_TIME": 1741006217.802789572}
{"VCS_USER_OPTIONS": "-sverilog -timescale=1ns/1ns -full64 -f filelist.f -ntb_opts -uvm -o simv"}
{"vcs1": {"peak_mem": 347016}}
{"vcselab": {"peak_mem": 158216}}
