#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1ba5570 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1ba5700 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x1b962d0 .functor NOT 1, L_0x1c069f0, C4<0>, C4<0>, C4<0>;
L_0x1c067d0 .functor XOR 2, L_0x1c06670, L_0x1c06730, C4<00>, C4<00>;
L_0x1c068e0 .functor XOR 2, L_0x1c067d0, L_0x1c06840, C4<00>, C4<00>;
v0x1bfcf10_0 .net *"_ivl_10", 1 0, L_0x1c06840;  1 drivers
v0x1bfd010_0 .net *"_ivl_12", 1 0, L_0x1c068e0;  1 drivers
v0x1bfd0f0_0 .net *"_ivl_2", 1 0, L_0x1c00280;  1 drivers
v0x1bfd1b0_0 .net *"_ivl_4", 1 0, L_0x1c06670;  1 drivers
v0x1bfd290_0 .net *"_ivl_6", 1 0, L_0x1c06730;  1 drivers
v0x1bfd3c0_0 .net *"_ivl_8", 1 0, L_0x1c067d0;  1 drivers
v0x1bfd4a0_0 .net "a", 0 0, v0x1bf7230_0;  1 drivers
v0x1bfd540_0 .net "b", 0 0, v0x1bf72d0_0;  1 drivers
v0x1bfd5e0_0 .net "c", 0 0, v0x1bf7370_0;  1 drivers
v0x1bfd680_0 .var "clk", 0 0;
v0x1bfd720_0 .net "d", 0 0, v0x1bf74b0_0;  1 drivers
v0x1bfd7c0_0 .net "out_pos_dut", 0 0, L_0x1c06510;  1 drivers
v0x1bfd860_0 .net "out_pos_ref", 0 0, L_0x1bfed90;  1 drivers
v0x1bfd900_0 .net "out_sop_dut", 0 0, L_0x1c03720;  1 drivers
v0x1bfd9a0_0 .net "out_sop_ref", 0 0, L_0x1bd19e0;  1 drivers
v0x1bfda40_0 .var/2u "stats1", 223 0;
v0x1bfdae0_0 .var/2u "strobe", 0 0;
v0x1bfdb80_0 .net "tb_match", 0 0, L_0x1c069f0;  1 drivers
v0x1bfdc50_0 .net "tb_mismatch", 0 0, L_0x1b962d0;  1 drivers
v0x1bfdcf0_0 .net "wavedrom_enable", 0 0, v0x1bf7780_0;  1 drivers
v0x1bfddc0_0 .net "wavedrom_title", 511 0, v0x1bf7820_0;  1 drivers
L_0x1c00280 .concat [ 1 1 0 0], L_0x1bfed90, L_0x1bd19e0;
L_0x1c06670 .concat [ 1 1 0 0], L_0x1bfed90, L_0x1bd19e0;
L_0x1c06730 .concat [ 1 1 0 0], L_0x1c06510, L_0x1c03720;
L_0x1c06840 .concat [ 1 1 0 0], L_0x1bfed90, L_0x1bd19e0;
L_0x1c069f0 .cmp/eeq 2, L_0x1c00280, L_0x1c068e0;
S_0x1ba5890 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x1ba5700;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1b966b0 .functor AND 1, v0x1bf7370_0, v0x1bf74b0_0, C4<1>, C4<1>;
L_0x1b96a90 .functor NOT 1, v0x1bf7230_0, C4<0>, C4<0>, C4<0>;
L_0x1b96e70 .functor NOT 1, v0x1bf72d0_0, C4<0>, C4<0>, C4<0>;
L_0x1b970f0 .functor AND 1, L_0x1b96a90, L_0x1b96e70, C4<1>, C4<1>;
L_0x1bb0100 .functor AND 1, L_0x1b970f0, v0x1bf7370_0, C4<1>, C4<1>;
L_0x1bd19e0 .functor OR 1, L_0x1b966b0, L_0x1bb0100, C4<0>, C4<0>;
L_0x1bfe210 .functor NOT 1, v0x1bf72d0_0, C4<0>, C4<0>, C4<0>;
L_0x1bfe280 .functor OR 1, L_0x1bfe210, v0x1bf74b0_0, C4<0>, C4<0>;
L_0x1bfe390 .functor AND 1, v0x1bf7370_0, L_0x1bfe280, C4<1>, C4<1>;
L_0x1bfe450 .functor NOT 1, v0x1bf7230_0, C4<0>, C4<0>, C4<0>;
L_0x1bfe520 .functor OR 1, L_0x1bfe450, v0x1bf72d0_0, C4<0>, C4<0>;
L_0x1bfe590 .functor AND 1, L_0x1bfe390, L_0x1bfe520, C4<1>, C4<1>;
L_0x1bfe710 .functor NOT 1, v0x1bf72d0_0, C4<0>, C4<0>, C4<0>;
L_0x1bfe780 .functor OR 1, L_0x1bfe710, v0x1bf74b0_0, C4<0>, C4<0>;
L_0x1bfe6a0 .functor AND 1, v0x1bf7370_0, L_0x1bfe780, C4<1>, C4<1>;
L_0x1bfe910 .functor NOT 1, v0x1bf7230_0, C4<0>, C4<0>, C4<0>;
L_0x1bfea10 .functor OR 1, L_0x1bfe910, v0x1bf74b0_0, C4<0>, C4<0>;
L_0x1bfead0 .functor AND 1, L_0x1bfe6a0, L_0x1bfea10, C4<1>, C4<1>;
L_0x1bfec80 .functor XNOR 1, L_0x1bfe590, L_0x1bfead0, C4<0>, C4<0>;
v0x1b95c00_0 .net *"_ivl_0", 0 0, L_0x1b966b0;  1 drivers
v0x1b96000_0 .net *"_ivl_12", 0 0, L_0x1bfe210;  1 drivers
v0x1b963e0_0 .net *"_ivl_14", 0 0, L_0x1bfe280;  1 drivers
v0x1b967c0_0 .net *"_ivl_16", 0 0, L_0x1bfe390;  1 drivers
v0x1b96ba0_0 .net *"_ivl_18", 0 0, L_0x1bfe450;  1 drivers
v0x1b96f80_0 .net *"_ivl_2", 0 0, L_0x1b96a90;  1 drivers
v0x1b97200_0 .net *"_ivl_20", 0 0, L_0x1bfe520;  1 drivers
v0x1bf57a0_0 .net *"_ivl_24", 0 0, L_0x1bfe710;  1 drivers
v0x1bf5880_0 .net *"_ivl_26", 0 0, L_0x1bfe780;  1 drivers
v0x1bf5960_0 .net *"_ivl_28", 0 0, L_0x1bfe6a0;  1 drivers
v0x1bf5a40_0 .net *"_ivl_30", 0 0, L_0x1bfe910;  1 drivers
v0x1bf5b20_0 .net *"_ivl_32", 0 0, L_0x1bfea10;  1 drivers
v0x1bf5c00_0 .net *"_ivl_36", 0 0, L_0x1bfec80;  1 drivers
L_0x7f23fc1d7018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1bf5cc0_0 .net *"_ivl_38", 0 0, L_0x7f23fc1d7018;  1 drivers
v0x1bf5da0_0 .net *"_ivl_4", 0 0, L_0x1b96e70;  1 drivers
v0x1bf5e80_0 .net *"_ivl_6", 0 0, L_0x1b970f0;  1 drivers
v0x1bf5f60_0 .net *"_ivl_8", 0 0, L_0x1bb0100;  1 drivers
v0x1bf6040_0 .net "a", 0 0, v0x1bf7230_0;  alias, 1 drivers
v0x1bf6100_0 .net "b", 0 0, v0x1bf72d0_0;  alias, 1 drivers
v0x1bf61c0_0 .net "c", 0 0, v0x1bf7370_0;  alias, 1 drivers
v0x1bf6280_0 .net "d", 0 0, v0x1bf74b0_0;  alias, 1 drivers
v0x1bf6340_0 .net "out_pos", 0 0, L_0x1bfed90;  alias, 1 drivers
v0x1bf6400_0 .net "out_sop", 0 0, L_0x1bd19e0;  alias, 1 drivers
v0x1bf64c0_0 .net "pos0", 0 0, L_0x1bfe590;  1 drivers
v0x1bf6580_0 .net "pos1", 0 0, L_0x1bfead0;  1 drivers
L_0x1bfed90 .functor MUXZ 1, L_0x7f23fc1d7018, L_0x1bfe590, L_0x1bfec80, C4<>;
S_0x1bf6700 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x1ba5700;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x1bf7230_0 .var "a", 0 0;
v0x1bf72d0_0 .var "b", 0 0;
v0x1bf7370_0 .var "c", 0 0;
v0x1bf7410_0 .net "clk", 0 0, v0x1bfd680_0;  1 drivers
v0x1bf74b0_0 .var "d", 0 0;
v0x1bf75a0_0 .var/2u "fail", 0 0;
v0x1bf7640_0 .var/2u "fail1", 0 0;
v0x1bf76e0_0 .net "tb_match", 0 0, L_0x1c069f0;  alias, 1 drivers
v0x1bf7780_0 .var "wavedrom_enable", 0 0;
v0x1bf7820_0 .var "wavedrom_title", 511 0;
E_0x1ba3ee0/0 .event negedge, v0x1bf7410_0;
E_0x1ba3ee0/1 .event posedge, v0x1bf7410_0;
E_0x1ba3ee0 .event/or E_0x1ba3ee0/0, E_0x1ba3ee0/1;
S_0x1bf6a30 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x1bf6700;
 .timescale -12 -12;
v0x1bf6c70_0 .var/2s "i", 31 0;
E_0x1ba3d80 .event posedge, v0x1bf7410_0;
S_0x1bf6d70 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x1bf6700;
 .timescale -12 -12;
v0x1bf6f70_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1bf7050 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x1bf6700;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1bf7a00 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x1ba5700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1bfef40 .functor NOT 1, v0x1bf7230_0, C4<0>, C4<0>, C4<0>;
L_0x1bfefd0 .functor NOT 1, v0x1bf72d0_0, C4<0>, C4<0>, C4<0>;
L_0x1bff170 .functor AND 1, L_0x1bfef40, L_0x1bfefd0, C4<1>, C4<1>;
L_0x1bff280 .functor NOT 1, v0x1bf7370_0, C4<0>, C4<0>, C4<0>;
L_0x1bff430 .functor AND 1, L_0x1bff170, L_0x1bff280, C4<1>, C4<1>;
L_0x1bff540 .functor NOT 1, v0x1bf74b0_0, C4<0>, C4<0>, C4<0>;
L_0x1bff700 .functor AND 1, L_0x1bff430, L_0x1bff540, C4<1>, C4<1>;
L_0x1bff810 .functor NOT 1, v0x1bf72d0_0, C4<0>, C4<0>, C4<0>;
L_0x1bff8d0 .functor AND 1, v0x1bf7230_0, L_0x1bff810, C4<1>, C4<1>;
L_0x1bffaa0 .functor NOT 1, v0x1bf7370_0, C4<0>, C4<0>, C4<0>;
L_0x1bffb70 .functor AND 1, L_0x1bff8d0, L_0x1bffaa0, C4<1>, C4<1>;
L_0x1bffc30 .functor NOT 1, v0x1bf74b0_0, C4<0>, C4<0>, C4<0>;
L_0x1bffd10 .functor AND 1, L_0x1bffb70, L_0x1bffc30, C4<1>, C4<1>;
L_0x1bffe20 .functor OR 1, L_0x1bff700, L_0x1bffd10, C4<0>, C4<0>;
L_0x1bffca0 .functor NOT 1, v0x1bf7230_0, C4<0>, C4<0>, C4<0>;
L_0x1bfffb0 .functor AND 1, L_0x1bffca0, v0x1bf72d0_0, C4<1>, C4<1>;
L_0x1c00100 .functor NOT 1, v0x1bf7370_0, C4<0>, C4<0>, C4<0>;
L_0x1c00170 .functor AND 1, L_0x1bfffb0, L_0x1c00100, C4<1>, C4<1>;
L_0x1c00320 .functor NOT 1, v0x1bf74b0_0, C4<0>, C4<0>, C4<0>;
L_0x1c00390 .functor AND 1, L_0x1c00170, L_0x1c00320, C4<1>, C4<1>;
L_0x1c00550 .functor OR 1, L_0x1bffe20, L_0x1c00390, C4<0>, C4<0>;
L_0x1c00660 .functor NOT 1, v0x1bf7230_0, C4<0>, C4<0>, C4<0>;
L_0x1c00790 .functor NOT 1, v0x1bf72d0_0, C4<0>, C4<0>, C4<0>;
L_0x1c00800 .functor AND 1, L_0x1c00660, L_0x1c00790, C4<1>, C4<1>;
L_0x1c009e0 .functor AND 1, L_0x1c00800, v0x1bf7370_0, C4<1>, C4<1>;
L_0x1c00aa0 .functor NOT 1, v0x1bf74b0_0, C4<0>, C4<0>, C4<0>;
L_0x1c00bf0 .functor AND 1, L_0x1c009e0, L_0x1c00aa0, C4<1>, C4<1>;
L_0x1c00d00 .functor OR 1, L_0x1c00550, L_0x1c00bf0, C4<0>, C4<0>;
L_0x1c00f00 .functor NOT 1, v0x1bf7230_0, C4<0>, C4<0>, C4<0>;
L_0x1c00f70 .functor NOT 1, v0x1bf72d0_0, C4<0>, C4<0>, C4<0>;
L_0x1c010e0 .functor AND 1, L_0x1c00f00, L_0x1c00f70, C4<1>, C4<1>;
L_0x1c011f0 .functor NOT 1, v0x1bf7370_0, C4<0>, C4<0>, C4<0>;
L_0x1c01370 .functor AND 1, L_0x1c010e0, L_0x1c011f0, C4<1>, C4<1>;
L_0x1c01480 .functor AND 1, L_0x1c01370, v0x1bf74b0_0, C4<1>, C4<1>;
L_0x1c01660 .functor OR 1, L_0x1c00d00, L_0x1c01480, C4<0>, C4<0>;
L_0x1c01770 .functor AND 1, v0x1bf7230_0, v0x1bf72d0_0, C4<1>, C4<1>;
L_0x1c01910 .functor AND 1, L_0x1c01770, v0x1bf7370_0, C4<1>, C4<1>;
L_0x1c019d0 .functor NOT 1, v0x1bf74b0_0, C4<0>, C4<0>, C4<0>;
L_0x1c017e0 .functor AND 1, L_0x1c01910, L_0x1c019d0, C4<1>, C4<1>;
L_0x1c01b80 .functor OR 1, L_0x1c01660, L_0x1c017e0, C4<0>, C4<0>;
L_0x1c01de0 .functor AND 1, v0x1bf7230_0, v0x1bf72d0_0, C4<1>, C4<1>;
L_0x1c01e50 .functor NOT 1, v0x1bf7370_0, C4<0>, C4<0>, C4<0>;
L_0x1c02020 .functor AND 1, L_0x1c01de0, L_0x1c01e50, C4<1>, C4<1>;
L_0x1c02130 .functor AND 1, L_0x1c02020, v0x1bf74b0_0, C4<1>, C4<1>;
L_0x1c02360 .functor OR 1, L_0x1c01b80, L_0x1c02130, C4<0>, C4<0>;
L_0x1c02470 .functor NOT 1, v0x1bf72d0_0, C4<0>, C4<0>, C4<0>;
L_0x1c02660 .functor AND 1, v0x1bf7230_0, L_0x1c02470, C4<1>, C4<1>;
L_0x1c02720 .functor AND 1, L_0x1c02660, v0x1bf7370_0, C4<1>, C4<1>;
L_0x1c02970 .functor AND 1, L_0x1c02720, v0x1bf74b0_0, C4<1>, C4<1>;
L_0x1c02a30 .functor OR 1, L_0x1c02360, L_0x1c02970, C4<0>, C4<0>;
L_0x1c02ce0 .functor NOT 1, v0x1bf7230_0, C4<0>, C4<0>, C4<0>;
L_0x1c02d50 .functor AND 1, L_0x1c02ce0, v0x1bf72d0_0, C4<1>, C4<1>;
L_0x1c02fc0 .functor AND 1, L_0x1c02d50, v0x1bf7370_0, C4<1>, C4<1>;
L_0x1c03290 .functor AND 1, L_0x1c02fc0, v0x1bf74b0_0, C4<1>, C4<1>;
L_0x1c03720 .functor OR 1, L_0x1c02a30, L_0x1c03290, C4<0>, C4<0>;
L_0x1c03880 .functor OR 1, v0x1bf7230_0, v0x1bf72d0_0, C4<0>, C4<0>;
L_0x1c03cd0 .functor OR 1, L_0x1c03880, v0x1bf7370_0, C4<0>, C4<0>;
L_0x1c03d90 .functor OR 1, L_0x1c03cd0, v0x1bf74b0_0, C4<0>, C4<0>;
L_0x1c04030 .functor NOT 1, v0x1bf7230_0, C4<0>, C4<0>, C4<0>;
L_0x1c040a0 .functor NOT 1, v0x1bf72d0_0, C4<0>, C4<0>, C4<0>;
L_0x1c04300 .functor OR 1, L_0x1c04030, L_0x1c040a0, C4<0>, C4<0>;
L_0x1c04410 .functor NOT 1, v0x1bf7370_0, C4<0>, C4<0>, C4<0>;
L_0x1c04680 .functor OR 1, L_0x1c04300, L_0x1c04410, C4<0>, C4<0>;
L_0x1c04790 .functor AND 1, L_0x1c03d90, L_0x1c04680, C4<1>, C4<1>;
L_0x1c04ab0 .functor NOT 1, v0x1bf7230_0, C4<0>, C4<0>, C4<0>;
L_0x1c04b20 .functor NOT 1, v0x1bf72d0_0, C4<0>, C4<0>, C4<0>;
L_0x1c04db0 .functor OR 1, L_0x1c04ab0, L_0x1c04b20, C4<0>, C4<0>;
L_0x1c04ec0 .functor OR 1, L_0x1c04db0, v0x1bf74b0_0, C4<0>, C4<0>;
L_0x1c051b0 .functor AND 1, L_0x1c04790, L_0x1c04ec0, C4<1>, C4<1>;
L_0x1c052c0 .functor NOT 1, v0x1bf7230_0, C4<0>, C4<0>, C4<0>;
L_0x1c05570 .functor OR 1, L_0x1c052c0, v0x1bf7370_0, C4<0>, C4<0>;
L_0x1c05630 .functor NOT 1, v0x1bf74b0_0, C4<0>, C4<0>, C4<0>;
L_0x1c058f0 .functor OR 1, L_0x1c05570, L_0x1c05630, C4<0>, C4<0>;
L_0x1c05a00 .functor AND 1, L_0x1c051b0, L_0x1c058f0, C4<1>, C4<1>;
L_0x1c05d70 .functor NOT 1, v0x1bf7370_0, C4<0>, C4<0>, C4<0>;
L_0x1c05de0 .functor OR 1, v0x1bf72d0_0, L_0x1c05d70, C4<0>, C4<0>;
L_0x1c06110 .functor NOT 1, v0x1bf74b0_0, C4<0>, C4<0>, C4<0>;
L_0x1c06180 .functor OR 1, L_0x1c05de0, L_0x1c06110, C4<0>, C4<0>;
L_0x1c06510 .functor AND 1, L_0x1c05a00, L_0x1c06180, C4<1>, C4<1>;
v0x1bf7bc0_0 .net *"_ivl_0", 0 0, L_0x1bfef40;  1 drivers
v0x1bf7ca0_0 .net *"_ivl_10", 0 0, L_0x1bff540;  1 drivers
v0x1bf7d80_0 .net *"_ivl_100", 0 0, L_0x1c02ce0;  1 drivers
v0x1bf7e70_0 .net *"_ivl_102", 0 0, L_0x1c02d50;  1 drivers
v0x1bf7f50_0 .net *"_ivl_104", 0 0, L_0x1c02fc0;  1 drivers
v0x1bf8080_0 .net *"_ivl_106", 0 0, L_0x1c03290;  1 drivers
v0x1bf8160_0 .net *"_ivl_110", 0 0, L_0x1c03880;  1 drivers
v0x1bf8240_0 .net *"_ivl_112", 0 0, L_0x1c03cd0;  1 drivers
v0x1bf8320_0 .net *"_ivl_114", 0 0, L_0x1c03d90;  1 drivers
v0x1bf8490_0 .net *"_ivl_116", 0 0, L_0x1c04030;  1 drivers
v0x1bf8570_0 .net *"_ivl_118", 0 0, L_0x1c040a0;  1 drivers
v0x1bf8650_0 .net *"_ivl_12", 0 0, L_0x1bff700;  1 drivers
v0x1bf8730_0 .net *"_ivl_120", 0 0, L_0x1c04300;  1 drivers
v0x1bf8810_0 .net *"_ivl_122", 0 0, L_0x1c04410;  1 drivers
v0x1bf88f0_0 .net *"_ivl_124", 0 0, L_0x1c04680;  1 drivers
v0x1bf89d0_0 .net *"_ivl_126", 0 0, L_0x1c04790;  1 drivers
v0x1bf8ab0_0 .net *"_ivl_128", 0 0, L_0x1c04ab0;  1 drivers
v0x1bf8ca0_0 .net *"_ivl_130", 0 0, L_0x1c04b20;  1 drivers
v0x1bf8d80_0 .net *"_ivl_132", 0 0, L_0x1c04db0;  1 drivers
v0x1bf8e60_0 .net *"_ivl_134", 0 0, L_0x1c04ec0;  1 drivers
v0x1bf8f40_0 .net *"_ivl_136", 0 0, L_0x1c051b0;  1 drivers
v0x1bf9020_0 .net *"_ivl_138", 0 0, L_0x1c052c0;  1 drivers
v0x1bf9100_0 .net *"_ivl_14", 0 0, L_0x1bff810;  1 drivers
v0x1bf91e0_0 .net *"_ivl_140", 0 0, L_0x1c05570;  1 drivers
v0x1bf92c0_0 .net *"_ivl_142", 0 0, L_0x1c05630;  1 drivers
v0x1bf93a0_0 .net *"_ivl_144", 0 0, L_0x1c058f0;  1 drivers
v0x1bf9480_0 .net *"_ivl_146", 0 0, L_0x1c05a00;  1 drivers
v0x1bf9560_0 .net *"_ivl_148", 0 0, L_0x1c05d70;  1 drivers
v0x1bf9640_0 .net *"_ivl_150", 0 0, L_0x1c05de0;  1 drivers
v0x1bf9720_0 .net *"_ivl_152", 0 0, L_0x1c06110;  1 drivers
v0x1bf9800_0 .net *"_ivl_154", 0 0, L_0x1c06180;  1 drivers
v0x1bf98e0_0 .net *"_ivl_16", 0 0, L_0x1bff8d0;  1 drivers
v0x1bf99c0_0 .net *"_ivl_18", 0 0, L_0x1bffaa0;  1 drivers
v0x1bf9cb0_0 .net *"_ivl_2", 0 0, L_0x1bfefd0;  1 drivers
v0x1bf9d90_0 .net *"_ivl_20", 0 0, L_0x1bffb70;  1 drivers
v0x1bf9e70_0 .net *"_ivl_22", 0 0, L_0x1bffc30;  1 drivers
v0x1bf9f50_0 .net *"_ivl_24", 0 0, L_0x1bffd10;  1 drivers
v0x1bfa030_0 .net *"_ivl_26", 0 0, L_0x1bffe20;  1 drivers
v0x1bfa110_0 .net *"_ivl_28", 0 0, L_0x1bffca0;  1 drivers
v0x1bfa1f0_0 .net *"_ivl_30", 0 0, L_0x1bfffb0;  1 drivers
v0x1bfa2d0_0 .net *"_ivl_32", 0 0, L_0x1c00100;  1 drivers
v0x1bfa3b0_0 .net *"_ivl_34", 0 0, L_0x1c00170;  1 drivers
v0x1bfa490_0 .net *"_ivl_36", 0 0, L_0x1c00320;  1 drivers
v0x1bfa570_0 .net *"_ivl_38", 0 0, L_0x1c00390;  1 drivers
v0x1bfa650_0 .net *"_ivl_4", 0 0, L_0x1bff170;  1 drivers
v0x1bfa730_0 .net *"_ivl_40", 0 0, L_0x1c00550;  1 drivers
v0x1bfa810_0 .net *"_ivl_42", 0 0, L_0x1c00660;  1 drivers
v0x1bfa8f0_0 .net *"_ivl_44", 0 0, L_0x1c00790;  1 drivers
v0x1bfa9d0_0 .net *"_ivl_46", 0 0, L_0x1c00800;  1 drivers
v0x1bfaab0_0 .net *"_ivl_48", 0 0, L_0x1c009e0;  1 drivers
v0x1bfab90_0 .net *"_ivl_50", 0 0, L_0x1c00aa0;  1 drivers
v0x1bfac70_0 .net *"_ivl_52", 0 0, L_0x1c00bf0;  1 drivers
v0x1bfad50_0 .net *"_ivl_54", 0 0, L_0x1c00d00;  1 drivers
v0x1bfae30_0 .net *"_ivl_56", 0 0, L_0x1c00f00;  1 drivers
v0x1bfaf10_0 .net *"_ivl_58", 0 0, L_0x1c00f70;  1 drivers
v0x1bfaff0_0 .net *"_ivl_6", 0 0, L_0x1bff280;  1 drivers
v0x1bfb0d0_0 .net *"_ivl_60", 0 0, L_0x1c010e0;  1 drivers
v0x1bfb1b0_0 .net *"_ivl_62", 0 0, L_0x1c011f0;  1 drivers
v0x1bfb290_0 .net *"_ivl_64", 0 0, L_0x1c01370;  1 drivers
v0x1bfb370_0 .net *"_ivl_66", 0 0, L_0x1c01480;  1 drivers
v0x1bfb450_0 .net *"_ivl_68", 0 0, L_0x1c01660;  1 drivers
v0x1bfb530_0 .net *"_ivl_70", 0 0, L_0x1c01770;  1 drivers
v0x1bfb610_0 .net *"_ivl_72", 0 0, L_0x1c01910;  1 drivers
v0x1bfb6f0_0 .net *"_ivl_74", 0 0, L_0x1c019d0;  1 drivers
v0x1bfb7d0_0 .net *"_ivl_76", 0 0, L_0x1c017e0;  1 drivers
v0x1bfbcc0_0 .net *"_ivl_78", 0 0, L_0x1c01b80;  1 drivers
v0x1bfbda0_0 .net *"_ivl_8", 0 0, L_0x1bff430;  1 drivers
v0x1bfbe80_0 .net *"_ivl_80", 0 0, L_0x1c01de0;  1 drivers
v0x1bfbf60_0 .net *"_ivl_82", 0 0, L_0x1c01e50;  1 drivers
v0x1bfc040_0 .net *"_ivl_84", 0 0, L_0x1c02020;  1 drivers
v0x1bfc120_0 .net *"_ivl_86", 0 0, L_0x1c02130;  1 drivers
v0x1bfc200_0 .net *"_ivl_88", 0 0, L_0x1c02360;  1 drivers
v0x1bfc2e0_0 .net *"_ivl_90", 0 0, L_0x1c02470;  1 drivers
v0x1bfc3c0_0 .net *"_ivl_92", 0 0, L_0x1c02660;  1 drivers
v0x1bfc4a0_0 .net *"_ivl_94", 0 0, L_0x1c02720;  1 drivers
v0x1bfc580_0 .net *"_ivl_96", 0 0, L_0x1c02970;  1 drivers
v0x1bfc660_0 .net *"_ivl_98", 0 0, L_0x1c02a30;  1 drivers
v0x1bfc740_0 .net "a", 0 0, v0x1bf7230_0;  alias, 1 drivers
v0x1bfc7e0_0 .net "b", 0 0, v0x1bf72d0_0;  alias, 1 drivers
v0x1bfc8d0_0 .net "c", 0 0, v0x1bf7370_0;  alias, 1 drivers
v0x1bfc9c0_0 .net "d", 0 0, v0x1bf74b0_0;  alias, 1 drivers
v0x1bfcab0_0 .net "out_pos", 0 0, L_0x1c06510;  alias, 1 drivers
v0x1bfcb70_0 .net "out_sop", 0 0, L_0x1c03720;  alias, 1 drivers
S_0x1bfccf0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x1ba5700;
 .timescale -12 -12;
E_0x1b8b9f0 .event anyedge, v0x1bfdae0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1bfdae0_0;
    %nor/r;
    %assign/vec4 v0x1bfdae0_0, 0;
    %wait E_0x1b8b9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1bf6700;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1bf75a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1bf7640_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1bf6700;
T_4 ;
    %wait E_0x1ba3ee0;
    %load/vec4 v0x1bf76e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1bf75a0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1bf6700;
T_5 ;
    %wait E_0x1ba3d80;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1bf74b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bf7370_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bf72d0_0, 0;
    %assign/vec4 v0x1bf7230_0, 0;
    %wait E_0x1ba3d80;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1bf74b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bf7370_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bf72d0_0, 0;
    %assign/vec4 v0x1bf7230_0, 0;
    %wait E_0x1ba3d80;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1bf74b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bf7370_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bf72d0_0, 0;
    %assign/vec4 v0x1bf7230_0, 0;
    %wait E_0x1ba3d80;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1bf74b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bf7370_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bf72d0_0, 0;
    %assign/vec4 v0x1bf7230_0, 0;
    %wait E_0x1ba3d80;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1bf74b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bf7370_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bf72d0_0, 0;
    %assign/vec4 v0x1bf7230_0, 0;
    %wait E_0x1ba3d80;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1bf74b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bf7370_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bf72d0_0, 0;
    %assign/vec4 v0x1bf7230_0, 0;
    %wait E_0x1ba3d80;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1bf74b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bf7370_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bf72d0_0, 0;
    %assign/vec4 v0x1bf7230_0, 0;
    %wait E_0x1ba3d80;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1bf74b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bf7370_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bf72d0_0, 0;
    %assign/vec4 v0x1bf7230_0, 0;
    %wait E_0x1ba3d80;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1bf74b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bf7370_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bf72d0_0, 0;
    %assign/vec4 v0x1bf7230_0, 0;
    %wait E_0x1ba3d80;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1bf74b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bf7370_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bf72d0_0, 0;
    %assign/vec4 v0x1bf7230_0, 0;
    %wait E_0x1ba3d80;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1bf74b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bf7370_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bf72d0_0, 0;
    %assign/vec4 v0x1bf7230_0, 0;
    %wait E_0x1ba3d80;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1bf74b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bf7370_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bf72d0_0, 0;
    %assign/vec4 v0x1bf7230_0, 0;
    %wait E_0x1ba3d80;
    %load/vec4 v0x1bf75a0_0;
    %store/vec4 v0x1bf7640_0, 0, 1;
    %fork t_1, S_0x1bf6a30;
    %jmp t_0;
    .scope S_0x1bf6a30;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1bf6c70_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x1bf6c70_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x1ba3d80;
    %load/vec4 v0x1bf6c70_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1bf74b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bf7370_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bf72d0_0, 0;
    %assign/vec4 v0x1bf7230_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1bf6c70_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1bf6c70_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x1bf6700;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1ba3ee0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1bf74b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bf7370_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bf72d0_0, 0;
    %assign/vec4 v0x1bf7230_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x1bf75a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x1bf7640_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1ba5700;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1bfd680_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1bfdae0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1ba5700;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1bfd680_0;
    %inv;
    %store/vec4 v0x1bfd680_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1ba5700;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1bf7410_0, v0x1bfdc50_0, v0x1bfd4a0_0, v0x1bfd540_0, v0x1bfd5e0_0, v0x1bfd720_0, v0x1bfd9a0_0, v0x1bfd900_0, v0x1bfd860_0, v0x1bfd7c0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1ba5700;
T_9 ;
    %load/vec4 v0x1bfda40_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1bfda40_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1bfda40_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1bfda40_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x1bfda40_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1bfda40_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x1bfda40_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1bfda40_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1bfda40_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1bfda40_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1ba5700;
T_10 ;
    %wait E_0x1ba3ee0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1bfda40_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bfda40_0, 4, 32;
    %load/vec4 v0x1bfdb80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1bfda40_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bfda40_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1bfda40_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bfda40_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x1bfd9a0_0;
    %load/vec4 v0x1bfd9a0_0;
    %load/vec4 v0x1bfd900_0;
    %xor;
    %load/vec4 v0x1bfd9a0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1bfda40_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bfda40_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1bfda40_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bfda40_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x1bfd860_0;
    %load/vec4 v0x1bfd860_0;
    %load/vec4 v0x1bfd7c0_0;
    %xor;
    %load/vec4 v0x1bfd860_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x1bfda40_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bfda40_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x1bfda40_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bfda40_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can30_depth0/human/ece241_2013_q2/iter0/response13/top_module.sv";
