// Seed: 203225957
module module_0 (
    input wor  id_0,
    input wire id_1
);
endmodule
module module_1 (
    output tri1 id_0,
    input supply1 id_1,
    output wor id_2,
    input wor id_3,
    output logic id_4,
    input wire id_5,
    inout tri id_6,
    input wand id_7,
    output wire id_8,
    input supply0 id_9,
    input uwire id_10,
    input logic id_11,
    input tri id_12,
    input tri1 id_13
);
  always_ff begin
    id_4 <= id_11;
  end
  module_0(
      id_3, id_10
  );
endmodule
