{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1481352981811 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1481352981811 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 10 01:56:21 2016 " "Processing started: Sat Dec 10 01:56:21 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1481352981811 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1481352981811 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Super -c Super " "Command: quartus_map --read_settings_files=on --write_settings_files=off Super -c Super" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1481352981811 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1481352982212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_seg.v 1 1 " "Found 1 design units, including 1 entities, in source file seven_seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 seven_seg " "Found entity 1: seven_seg" {  } { { "seven_seg.v" "" { Text "C:/Users/arorap/Documents/ece287/Turing/Super/seven_seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481352982247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481352982247 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "lcd_controller.v(40) " "Verilog HDL warning at lcd_controller.v(40): extended using \"x\" or \"z\"" {  } { { "lcd_controller.v" "" { Text "C:/Users/arorap/Documents/ece287/Turing/Super/lcd_controller.v" 40 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1481352982249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_controller " "Found entity 1: lcd_controller" {  } { { "lcd_controller.v" "" { Text "C:/Users/arorap/Documents/ece287/Turing/Super/lcd_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481352982250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481352982250 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "interface.v(66) " "Verilog HDL information at interface.v(66): always construct contains both blocking and non-blocking assignments" {  } { { "interface.v" "" { Text "C:/Users/arorap/Documents/ece287/Turing/Super/interface.v" 66 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1481352982252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interface.v 1 1 " "Found 1 design units, including 1 entities, in source file interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_interface " "Found entity 1: lcd_interface" {  } { { "interface.v" "" { Text "C:/Users/arorap/Documents/ece287/Turing/Super/interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481352982252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481352982252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.v 1 1 " "Found 1 design units, including 1 entities, in source file timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 timer " "Found entity 1: timer" {  } { { "timer.v" "" { Text "C:/Users/arorap/Documents/ece287/Turing/Super/timer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481352982254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481352982254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps21.v 1 1 " "Found 1 design units, including 1 entities, in source file ps21.v" { { "Info" "ISGN_ENTITY_NAME" "1 keyboard " "Found entity 1: keyboard" {  } { { "ps21.v" "" { Text "C:/Users/arorap/Documents/ece287/Turing/Super/ps21.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481352982256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481352982256 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "machine.v(58) " "Verilog HDL warning at machine.v(58): extended using \"x\" or \"z\"" {  } { { "machine.v" "" { Text "C:/Users/arorap/Documents/ece287/Turing/Super/machine.v" 58 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1481352982258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "machine.v 1 1 " "Found 1 design units, including 1 entities, in source file machine.v" { { "Info" "ISGN_ENTITY_NAME" "1 turing_machine " "Found entity 1: turing_machine" {  } { { "machine.v" "" { Text "C:/Users/arorap/Documents/ece287/Turing/Super/machine.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481352982258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481352982258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "super.v 1 1 " "Found 1 design units, including 1 entities, in source file super.v" { { "Info" "ISGN_ENTITY_NAME" "1 Super " "Found entity 1: Super" {  } { { "Super.v" "" { Text "C:/Users/arorap/Documents/ece287/Turing/Super/Super.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481352982261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481352982261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboard_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file keyboard_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 keyboard_wrapper " "Found entity 1: keyboard_wrapper" {  } { { "keyboard_wrapper.v" "" { Text "C:/Users/arorap/Documents/ece287/Turing/Super/keyboard_wrapper.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481352982263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481352982263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/loomis_lcd_module.v 2 2 " "Found 2 design units, including 2 entities, in source file output_files/loomis_lcd_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_Display " "Found entity 1: LCD_Display" {  } { { "output_files/loomis_lcd_module.v" "" { Text "C:/Users/arorap/Documents/ece287/Turing/Super/output_files/loomis_lcd_module.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481352982265 ""} { "Info" "ISGN_ENTITY_NAME" "2 LCD_display_string " "Found entity 2: LCD_display_string" {  } { { "output_files/loomis_lcd_module.v" "" { Text "C:/Users/arorap/Documents/ece287/Turing/Super/output_files/loomis_lcd_module.v" 256 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481352982265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481352982265 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Super " "Elaborating entity \"Super\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1481352982721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "turing_machine turing_machine:turing_machine " "Elaborating entity \"turing_machine\" for hierarchy \"turing_machine:turing_machine\"" {  } { { "Super.v" "turing_machine" { Text "C:/Users/arorap/Documents/ece287/Turing/Super/Super.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481352982725 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 machine.v(75) " "Verilog HDL assignment warning at machine.v(75): truncated value with size 32 to match size of target (10)" {  } { { "machine.v" "" { Text "C:/Users/arorap/Documents/ece287/Turing/Super/machine.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1481352982742 "|Super|turing_machine:turing_machine"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 machine.v(95) " "Verilog HDL assignment warning at machine.v(95): truncated value with size 32 to match size of target (11)" {  } { { "machine.v" "" { Text "C:/Users/arorap/Documents/ece287/Turing/Super/machine.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1481352982747 "|Super|turing_machine:turing_machine"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "machine.v(114) " "Verilog HDL or VHDL warning at the machine.v(114): index expression is not wide enough to address all of the elements in the array" {  } { { "machine.v" "" { Text "C:/Users/arorap/Documents/ece287/Turing/Super/machine.v" 114 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1481352982970 "|Super|turing_machine:turing_machine"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "index machine.v(72) " "Verilog HDL Always Construct warning at machine.v(72): inferring latch(es) for variable \"index\", which holds its previous value in one or more paths through the always construct" {  } { { "machine.v" "" { Text "C:/Users/arorap/Documents/ece287/Turing/Super/machine.v" 72 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1481352983308 "|Super|turing_machine:turing_machine"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyboard_wrapper keyboard_wrapper:keyboard_wrapper " "Elaborating entity \"keyboard_wrapper\" for hierarchy \"keyboard_wrapper:keyboard_wrapper\"" {  } { { "Super.v" "keyboard_wrapper" { Text "C:/Users/arorap/Documents/ece287/Turing/Super/Super.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481352986054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyboard keyboard_wrapper:keyboard_wrapper\|keyboard:keyboard " "Elaborating entity \"keyboard\" for hierarchy \"keyboard_wrapper:keyboard_wrapper\|keyboard:keyboard\"" {  } { { "keyboard_wrapper.v" "keyboard" { Text "C:/Users/arorap/Documents/ece287/Turing/Super/keyboard_wrapper.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481352986056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer keyboard_wrapper:keyboard_wrapper\|timer:time_keeper " "Elaborating entity \"timer\" for hierarchy \"keyboard_wrapper:keyboard_wrapper\|timer:time_keeper\"" {  } { { "keyboard_wrapper.v" "time_keeper" { Text "C:/Users/arorap/Documents/ece287/Turing/Super/keyboard_wrapper.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481352986057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_interface lcd_interface:lcd_interface " "Elaborating entity \"lcd_interface\" for hierarchy \"lcd_interface:lcd_interface\"" {  } { { "Super.v" "lcd_interface" { Text "C:/Users/arorap/Documents/ece287/Turing/Super/Super.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481352986058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_Display lcd_interface:lcd_interface\|LCD_Display:lcd_module " "Elaborating entity \"LCD_Display\" for hierarchy \"lcd_interface:lcd_interface\|LCD_Display:lcd_module\"" {  } { { "interface.v" "lcd_module" { Text "C:/Users/arorap/Documents/ece287/Turing/Super/interface.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481352986062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_display_string lcd_interface:lcd_interface\|LCD_Display:lcd_module\|LCD_display_string:u1 " "Elaborating entity \"LCD_display_string\" for hierarchy \"lcd_interface:lcd_interface\|LCD_Display:lcd_module\|LCD_display_string:u1\"" {  } { { "output_files/loomis_lcd_module.v" "u1" { Text "C:/Users/arorap/Documents/ece287/Turing/Super/output_files/loomis_lcd_module.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481352986064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg seven_seg:seven_seg_0 " "Elaborating entity \"seven_seg\" for hierarchy \"seven_seg:seven_seg_0\"" {  } { { "Super.v" "seven_seg_0" { Text "C:/Users/arorap/Documents/ece287/Turing/Super/Super.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481352986066 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1481353022689 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mem_io_wire\[1\] lcd_interface:lcd_interface\|Mux127 " "Converted the fan-out from the tri-state buffer \"mem_io_wire\[1\]\" to the node \"lcd_interface:lcd_interface\|Mux127\" into an OR gate" {  } { { "Super.v" "" { Text "C:/Users/arorap/Documents/ece287/Turing/Super/Super.v" 37 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1481353023098 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mem_io_wire\[0\] lcd_interface:lcd_interface\|line1 " "Converted the fan-out from the tri-state buffer \"mem_io_wire\[0\]\" to the node \"lcd_interface:lcd_interface\|line1\" into an OR gate" {  } { { "Super.v" "" { Text "C:/Users/arorap/Documents/ece287/Turing/Super/Super.v" 37 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1481353023098 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1481353023098 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "machine.v" "" { Text "C:/Users/arorap/Documents/ece287/Turing/Super/machine.v" 104 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1481353023264 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1481353023265 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "lcd_interface:lcd_interface\|LCD_Display:lcd_module\|DATA_BUS\[0\]~synth " "Node \"lcd_interface:lcd_interface\|LCD_Display:lcd_module\|DATA_BUS\[0\]~synth\"" {  } { { "output_files/loomis_lcd_module.v" "" { Text "C:/Users/arorap/Documents/ece287/Turing/Super/output_files/loomis_lcd_module.v" 45 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481353033927 ""} { "Warning" "WMLS_MLS_NODE_NAME" "lcd_interface:lcd_interface\|LCD_Display:lcd_module\|DATA_BUS\[1\]~synth " "Node \"lcd_interface:lcd_interface\|LCD_Display:lcd_module\|DATA_BUS\[1\]~synth\"" {  } { { "output_files/loomis_lcd_module.v" "" { Text "C:/Users/arorap/Documents/ece287/Turing/Super/output_files/loomis_lcd_module.v" 45 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481353033927 ""} { "Warning" "WMLS_MLS_NODE_NAME" "lcd_interface:lcd_interface\|LCD_Display:lcd_module\|DATA_BUS\[2\]~synth " "Node \"lcd_interface:lcd_interface\|LCD_Display:lcd_module\|DATA_BUS\[2\]~synth\"" {  } { { "output_files/loomis_lcd_module.v" "" { Text "C:/Users/arorap/Documents/ece287/Turing/Super/output_files/loomis_lcd_module.v" 45 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481353033927 ""} { "Warning" "WMLS_MLS_NODE_NAME" "lcd_interface:lcd_interface\|LCD_Display:lcd_module\|DATA_BUS\[3\]~synth " "Node \"lcd_interface:lcd_interface\|LCD_Display:lcd_module\|DATA_BUS\[3\]~synth\"" {  } { { "output_files/loomis_lcd_module.v" "" { Text "C:/Users/arorap/Documents/ece287/Turing/Super/output_files/loomis_lcd_module.v" 45 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481353033927 ""} { "Warning" "WMLS_MLS_NODE_NAME" "lcd_interface:lcd_interface\|LCD_Display:lcd_module\|DATA_BUS\[4\]~synth " "Node \"lcd_interface:lcd_interface\|LCD_Display:lcd_module\|DATA_BUS\[4\]~synth\"" {  } { { "output_files/loomis_lcd_module.v" "" { Text "C:/Users/arorap/Documents/ece287/Turing/Super/output_files/loomis_lcd_module.v" 45 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481353033927 ""} { "Warning" "WMLS_MLS_NODE_NAME" "lcd_interface:lcd_interface\|LCD_Display:lcd_module\|DATA_BUS\[5\]~synth " "Node \"lcd_interface:lcd_interface\|LCD_Display:lcd_module\|DATA_BUS\[5\]~synth\"" {  } { { "output_files/loomis_lcd_module.v" "" { Text "C:/Users/arorap/Documents/ece287/Turing/Super/output_files/loomis_lcd_module.v" 45 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481353033927 ""} { "Warning" "WMLS_MLS_NODE_NAME" "lcd_interface:lcd_interface\|LCD_Display:lcd_module\|DATA_BUS\[6\]~synth " "Node \"lcd_interface:lcd_interface\|LCD_Display:lcd_module\|DATA_BUS\[6\]~synth\"" {  } { { "output_files/loomis_lcd_module.v" "" { Text "C:/Users/arorap/Documents/ece287/Turing/Super/output_files/loomis_lcd_module.v" 45 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481353033927 ""} { "Warning" "WMLS_MLS_NODE_NAME" "lcd_interface:lcd_interface\|LCD_Display:lcd_module\|DATA_BUS\[7\]~synth " "Node \"lcd_interface:lcd_interface\|LCD_Display:lcd_module\|DATA_BUS\[7\]~synth\"" {  } { { "output_files/loomis_lcd_module.v" "" { Text "C:/Users/arorap/Documents/ece287/Turing/Super/output_files/loomis_lcd_module.v" 45 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481353033927 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1481353033927 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "seg_3\[1\] GND " "Pin \"seg_3\[1\]\" is stuck at GND" {  } { { "Super.v" "" { Text "C:/Users/arorap/Documents/ece287/Turing/Super/Super.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481353033928 "|Super|seg_3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_3\[2\] GND " "Pin \"seg_3\[2\]\" is stuck at GND" {  } { { "Super.v" "" { Text "C:/Users/arorap/Documents/ece287/Turing/Super/Super.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481353033928 "|Super|seg_3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_3\[6\] VCC " "Pin \"seg_3\[6\]\" is stuck at VCC" {  } { { "Super.v" "" { Text "C:/Users/arorap/Documents/ece287/Turing/Super/Super.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481353033928 "|Super|seg_3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_rw GND " "Pin \"lcd_rw\" is stuck at GND" {  } { { "Super.v" "" { Text "C:/Users/arorap/Documents/ece287/Turing/Super/Super.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481353033928 "|Super|lcd_rw"} { "Warning" "WMLS_MLS_STUCK_PIN" "string_num\[4\] GND " "Pin \"string_num\[4\]\" is stuck at GND" {  } { { "Super.v" "" { Text "C:/Users/arorap/Documents/ece287/Turing/Super/Super.v" 222 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481353033928 "|Super|string_num[4]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1481353033928 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1481353034849 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "16 " "16 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1481353057581 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/arorap/Documents/ece287/Turing/Super/output_files/Super.map.smsg " "Generated suppressed messages file C:/Users/arorap/Documents/ece287/Turing/Super/output_files/Super.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1481353058198 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1481353059422 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481353059422 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "28982 " "Implemented 28982 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1481353060914 ""} { "Info" "ICUT_CUT_TM_OPINS" "53 " "Implemented 53 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1481353060914 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1481353060914 ""} { "Info" "ICUT_CUT_TM_LCELLS" "28917 " "Implemented 28917 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1481353060914 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1481353060914 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 23 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "777 " "Peak virtual memory: 777 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1481353060986 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 10 01:57:40 2016 " "Processing ended: Sat Dec 10 01:57:40 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1481353060986 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:19 " "Elapsed time: 00:01:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1481353060986 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:19 " "Total CPU time (on all processors): 00:01:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1481353060986 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1481353060986 ""}
