// Seed: 3441033202
module module_0 (
    input wand id_0,
    output wor id_1,
    input tri0 id_2,
    input supply0 id_3,
    output wand id_4,
    output wire id_5,
    output supply0 id_6,
    input tri1 id_7,
    output supply1 id_8,
    input wand id_9,
    input wire id_10,
    input uwire id_11,
    input uwire id_12,
    input supply0 id_13,
    input wire id_14,
    output tri0 id_15,
    output wand id_16,
    output wand id_17,
    output uwire id_18
    , id_26,
    input uwire id_19,
    input tri0 id_20,
    output wor id_21,
    input tri0 id_22,
    input uwire id_23,
    output tri0 id_24
);
  wire id_27;
endmodule
module module_1 (
    output uwire id_0,
    output supply0 id_1,
    input tri0 id_2,
    input tri0 id_3,
    input wire id_4,
    output wand id_5,
    input wire id_6,
    output wire id_7,
    input wor id_8,
    output supply1 id_9,
    output wor id_10,
    input tri1 id_11,
    input tri1 id_12,
    input supply0 id_13
    , id_18,
    output tri1 id_14,
    output wor id_15
    , id_19,
    input supply0 id_16
);
  always
    if (1'b0 * 1) id_0 = id_3 - 1'b0;
    else if (1 - id_2 && 1) id_9 = 1'h0;
    else #1;
  module_0(
      id_4,
      id_10,
      id_6,
      id_4,
      id_1,
      id_10,
      id_7,
      id_11,
      id_15,
      id_3,
      id_8,
      id_13,
      id_13,
      id_6,
      id_4,
      id_10,
      id_5,
      id_7,
      id_10,
      id_8,
      id_3,
      id_5,
      id_3,
      id_12,
      id_0
  );
  wire id_20;
  wire id_21;
endmodule
