// Seed: 296345947
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  input wire id_1;
  uwire id_4;
  reg id_5, id_6;
  assign id_6 = 1;
  assign id_6 = 'b0;
  always id_5 <= 1'd0;
  wor id_7;
  assign id_7 = 1;
  assign id_4 = 'b0;
  assign id_5 = $display(id_6) - id_5;
  wire id_8;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  input wire id_12;
  input wire id_11;
  output wire id_10;
  inout wire id_9;
  input wire id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  or primCall (id_9, id_4, id_2, id_3, id_6, id_11, id_1, id_12);
  module_0 modCall_1 (
      id_11,
      id_4,
      id_8
  );
  wire id_13, id_14;
endmodule
