-- Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, the Altera Quartus II License Agreement,
-- the Altera MegaCore Function License Agreement, or other 
-- applicable license agreement, including, without limitation, 
-- that your use is for the sole purpose of programming logic 
-- devices manufactured by Altera and sold by Altera or its 
-- authorized distributors.  Please refer to the applicable 
-- agreement for further details.


-- Generated by Quartus II 64-Bit Version 14.0 (Build Build 200 06/17/2014)
-- Created on Thu Nov 09 18:13:59 2017

COMPONENT vga_controller
	GENERIC ( h_pulse : INTEGER := 112; h_bp : INTEGER := 248; h_pixels : INTEGER := 1280; h_fp : INTEGER := 48;
		 h_pol : BIT := '1'; v_pulse : INTEGER := 3; v_bp : INTEGER := 38; v_pixels : INTEGER := 1024;
		 v_fp : INTEGER := 1; v_pol : BIT := '1' );
	PORT
	(
		pixel_clk		:	 IN STD_LOGIC;
		reset_n		:	 IN STD_LOGIC;
		h_sync		:	 OUT STD_LOGIC;
		v_sync		:	 OUT STD_LOGIC;
		disp_ena		:	 OUT STD_LOGIC;
		column		:	 OUT INTEGER;
		row		:	 OUT INTEGER;
		n_blank		:	 OUT STD_LOGIC;
		n_sync		:	 OUT STD_LOGIC
	);
END COMPONENT;