m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dF:/FPGA/Verilog_design/function/parity
vparity
VDg1SIo80bB@j0V0VzS_@n1
r1
!s85 0
31
!i10b 1
!s100 7ZXRBk:k_<B@m@XC[=e[S2
IYVDBUchC0Y@WDkn98FT<S0
R0
w1648372402
8parity.v
Fparity.v
L0 2
OL;L;10.6c;65
!s108 1648372424.000000
!s107 parity.v|
!s90 parity.v|
!i113 0
o-L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
tCvgOpt 0
