{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 157 04/27/2011 SJ Full Version " "Info: Version 11.0 Build 157 04/27/2011 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 02 11:32:08 2013 " "Info: Processing started: Sun Jun 02 11:32:08 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off fft -c fft_test " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off fft -c fft_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "fft_test EP2C8Q208C8 " "Info: Selected device EP2C8Q208C8 for design \"fft_test\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Info: Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst\|asj_fft_1tdp_rom_fft_110:\\gen_se:gen_new:twrom\|asj_fft_twid_rom_tdp_fft_110:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\|altsyncram_3j72:auto_generated\|ram_block1a0 " "Info: Atom \"asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst\|asj_fft_1tdp_rom_fft_110:\\gen_se:gen_new:twrom\|asj_fft_twid_rom_tdp_fft_110:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\|altsyncram_3j72:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst\|asj_fft_1tdp_rom_fft_110:\\gen_se:gen_new:twrom\|asj_fft_twid_rom_tdp_fft_110:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\|altsyncram_3j72:auto_generated\|ram_block1a1 " "Info: Atom \"asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst\|asj_fft_1tdp_rom_fft_110:\\gen_se:gen_new:twrom\|asj_fft_twid_rom_tdp_fft_110:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\|altsyncram_3j72:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst\|asj_fft_1tdp_rom_fft_110:\\gen_se:gen_new:twrom\|asj_fft_twid_rom_tdp_fft_110:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\|altsyncram_3j72:auto_generated\|ram_block1a2 " "Info: Atom \"asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst\|asj_fft_1tdp_rom_fft_110:\\gen_se:gen_new:twrom\|asj_fft_twid_rom_tdp_fft_110:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\|altsyncram_3j72:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst\|asj_fft_1tdp_rom_fft_110:\\gen_se:gen_new:twrom\|asj_fft_twid_rom_tdp_fft_110:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\|altsyncram_3j72:auto_generated\|ram_block1a3 " "Info: Atom \"asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst\|asj_fft_1tdp_rom_fft_110:\\gen_se:gen_new:twrom\|asj_fft_twid_rom_tdp_fft_110:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\|altsyncram_3j72:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst\|asj_fft_1tdp_rom_fft_110:\\gen_se:gen_new:twrom\|asj_fft_twid_rom_tdp_fft_110:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\|altsyncram_3j72:auto_generated\|ram_block1a4 " "Info: Atom \"asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst\|asj_fft_1tdp_rom_fft_110:\\gen_se:gen_new:twrom\|asj_fft_twid_rom_tdp_fft_110:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\|altsyncram_3j72:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst\|asj_fft_1tdp_rom_fft_110:\\gen_se:gen_new:twrom\|asj_fft_twid_rom_tdp_fft_110:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\|altsyncram_3j72:auto_generated\|ram_block1a5 " "Info: Atom \"asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst\|asj_fft_1tdp_rom_fft_110:\\gen_se:gen_new:twrom\|asj_fft_twid_rom_tdp_fft_110:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\|altsyncram_3j72:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst\|asj_fft_1tdp_rom_fft_110:\\gen_se:gen_new:twrom\|asj_fft_twid_rom_tdp_fft_110:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\|altsyncram_3j72:auto_generated\|ram_block1a6 " "Info: Atom \"asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst\|asj_fft_1tdp_rom_fft_110:\\gen_se:gen_new:twrom\|asj_fft_twid_rom_tdp_fft_110:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\|altsyncram_3j72:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst\|asj_fft_1tdp_rom_fft_110:\\gen_se:gen_new:twrom\|asj_fft_twid_rom_tdp_fft_110:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\|altsyncram_3j72:auto_generated\|ram_block1a7 " "Info: Atom \"asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst\|asj_fft_1tdp_rom_fft_110:\\gen_se:gen_new:twrom\|asj_fft_twid_rom_tdp_fft_110:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\|altsyncram_3j72:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1}  } {  } 0 0 "Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5Q208C8 " "Info: Device EP2C5Q208C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5Q208I8 " "Info: Device EP2C5Q208I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8Q208I8 " "Info: Device EP2C8Q208I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Info: Pin ~ASDO~ is reserved at location 1" {  } { { "g:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/altera/11.0/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "g:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MCU_Study/GitHub/GitHub_test/test_3/" { { 0 { 0 ""} 0 3778 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Info: Pin ~nCSO~ is reserved at location 2" {  } { { "g:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/altera/11.0/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "g:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MCU_Study/GitHub/GitHub_test/test_3/" { { 0 { 0 ""} 0 3779 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS54p/nCEO~ 108 " "Info: Pin ~LVDS54p/nCEO~ is reserved at location 108" {  } { { "g:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/altera/11.0/quartus/bin/pin_planner.ppl" { ~LVDS54p/nCEO~ } } } { "g:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS54p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MCU_Study/GitHub/GitHub_test/test_3/" { { 0 { 0 ""} 0 3780 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "53 53 " "Critical Warning: No exact pin location assignment(s) for 53 pins of 53 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sink_ready " "Info: Pin sink_ready not assigned to an exact location on the device" {  } { { "g:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/altera/11.0/quartus/bin/pin_planner.ppl" { sink_ready } } } { "fft_test.v" "" { Text "D:/MCU_Study/GitHub/GitHub_test/test_3/fft_test.v" 64 0 0 } } { "g:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { sink_ready } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MCU_Study/GitHub/GitHub_test/test_3/" { { 0 { 0 ""} 0 126 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "source_error\[0\] " "Info: Pin source_error\[0\] not assigned to an exact location on the device" {  } { { "g:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/altera/11.0/quartus/bin/pin_planner.ppl" { source_error[0] } } } { "fft_test.v" "" { Text "D:/MCU_Study/GitHub/GitHub_test/test_3/fft_test.v" 65 0 0 } } { "g:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { source_error[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MCU_Study/GitHub/GitHub_test/test_3/" { { 0 { 0 ""} 0 95 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "source_error\[1\] " "Info: Pin source_error\[1\] not assigned to an exact location on the device" {  } { { "g:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/altera/11.0/quartus/bin/pin_planner.ppl" { source_error[1] } } } { "fft_test.v" "" { Text "D:/MCU_Study/GitHub/GitHub_test/test_3/fft_test.v" 65 0 0 } } { "g:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { source_error[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MCU_Study/GitHub/GitHub_test/test_3/" { { 0 { 0 ""} 0 96 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "source_sop " "Info: Pin source_sop not assigned to an exact location on the device" {  } { { "g:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/altera/11.0/quartus/bin/pin_planner.ppl" { source_sop } } } { "fft_test.v" "" { Text "D:/MCU_Study/GitHub/GitHub_test/test_3/fft_test.v" 66 0 0 } } { "g:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { source_sop } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MCU_Study/GitHub/GitHub_test/test_3/" { { 0 { 0 ""} 0 127 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "source_eop " "Info: Pin source_eop not assigned to an exact location on the device" {  } { { "g:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/altera/11.0/quartus/bin/pin_planner.ppl" { source_eop } } } { "fft_test.v" "" { Text "D:/MCU_Study/GitHub/GitHub_test/test_3/fft_test.v" 67 0 0 } } { "g:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { source_eop } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MCU_Study/GitHub/GitHub_test/test_3/" { { 0 { 0 ""} 0 128 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "source_valid " "Info: Pin source_valid not assigned to an exact location on the device" {  } { { "g:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/altera/11.0/quartus/bin/pin_planner.ppl" { source_valid } } } { "fft_test.v" "" { Text "D:/MCU_Study/GitHub/GitHub_test/test_3/fft_test.v" 68 0 0 } } { "g:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { source_valid } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MCU_Study/GitHub/GitHub_test/test_3/" { { 0 { 0 ""} 0 129 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "source_exp\[0\] " "Info: Pin source_exp\[0\] not assigned to an exact location on the device" {  } { { "g:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/altera/11.0/quartus/bin/pin_planner.ppl" { source_exp[0] } } } { "fft_test.v" "" { Text "D:/MCU_Study/GitHub/GitHub_test/test_3/fft_test.v" 69 0 0 } } { "g:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { source_exp[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MCU_Study/GitHub/GitHub_test/test_3/" { { 0 { 0 ""} 0 97 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "source_exp\[1\] " "Info: Pin source_exp\[1\] not assigned to an exact location on the device" {  } { { "g:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/altera/11.0/quartus/bin/pin_planner.ppl" { source_exp[1] } } } { "fft_test.v" "" { Text "D:/MCU_Study/GitHub/GitHub_test/test_3/fft_test.v" 69 0 0 } } { "g:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { source_exp[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MCU_Study/GitHub/GitHub_test/test_3/" { { 0 { 0 ""} 0 98 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "source_exp\[2\] " "Info: Pin source_exp\[2\] not assigned to an exact location on the device" {  } { { "g:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/altera/11.0/quartus/bin/pin_planner.ppl" { source_exp[2] } } } { "fft_test.v" "" { Text "D:/MCU_Study/GitHub/GitHub_test/test_3/fft_test.v" 69 0 0 } } { "g:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { source_exp[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MCU_Study/GitHub/GitHub_test/test_3/" { { 0 { 0 ""} 0 99 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "source_exp\[3\] " "Info: Pin source_exp\[3\] not assigned to an exact location on the device" {  } { { "g:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/altera/11.0/quartus/bin/pin_planner.ppl" { source_exp[3] } } } { "fft_test.v" "" { Text "D:/MCU_Study/GitHub/GitHub_test/test_3/fft_test.v" 69 0 0 } } { "g:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { source_exp[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MCU_Study/GitHub/GitHub_test/test_3/" { { 0 { 0 ""} 0 100 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "source_exp\[4\] " "Info: Pin source_exp\[4\] not assigned to an exact location on the device" {  } { { "g:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/altera/11.0/quartus/bin/pin_planner.ppl" { source_exp[4] } } } { "fft_test.v" "" { Text "D:/MCU_Study/GitHub/GitHub_test/test_3/fft_test.v" 69 0 0 } } { "g:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { source_exp[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MCU_Study/GitHub/GitHub_test/test_3/" { { 0 { 0 ""} 0 101 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "source_exp\[5\] " "Info: Pin source_exp\[5\] not assigned to an exact location on the device" {  } { { "g:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/altera/11.0/quartus/bin/pin_planner.ppl" { source_exp[5] } } } { "fft_test.v" "" { Text "D:/MCU_Study/GitHub/GitHub_test/test_3/fft_test.v" 69 0 0 } } { "g:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { source_exp[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MCU_Study/GitHub/GitHub_test/test_3/" { { 0 { 0 ""} 0 102 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "source_real\[0\] " "Info: Pin source_real\[0\] not assigned to an exact location on the device" {  } { { "g:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/altera/11.0/quartus/bin/pin_planner.ppl" { source_real[0] } } } { "fft_test.v" "" { Text "D:/MCU_Study/GitHub/GitHub_test/test_3/fft_test.v" 70 0 0 } } { "g:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { source_real[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MCU_Study/GitHub/GitHub_test/test_3/" { { 0 { 0 ""} 0 103 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "source_real\[1\] " "Info: Pin source_real\[1\] not assigned to an exact location on the device" {  } { { "g:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/altera/11.0/quartus/bin/pin_planner.ppl" { source_real[1] } } } { "fft_test.v" "" { Text "D:/MCU_Study/GitHub/GitHub_test/test_3/fft_test.v" 70 0 0 } } { "g:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { source_real[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MCU_Study/GitHub/GitHub_test/test_3/" { { 0 { 0 ""} 0 104 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "source_real\[2\] " "Info: Pin source_real\[2\] not assigned to an exact location on the device" {  } { { "g:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/altera/11.0/quartus/bin/pin_planner.ppl" { source_real[2] } } } { "fft_test.v" "" { Text "D:/MCU_Study/GitHub/GitHub_test/test_3/fft_test.v" 70 0 0 } } { "g:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { source_real[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MCU_Study/GitHub/GitHub_test/test_3/" { { 0 { 0 ""} 0 105 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "source_real\[3\] " "Info: Pin source_real\[3\] not assigned to an exact location on the device" {  } { { "g:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/altera/11.0/quartus/bin/pin_planner.ppl" { source_real[3] } } } { "fft_test.v" "" { Text "D:/MCU_Study/GitHub/GitHub_test/test_3/fft_test.v" 70 0 0 } } { "g:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { source_real[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MCU_Study/GitHub/GitHub_test/test_3/" { { 0 { 0 ""} 0 106 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "source_real\[4\] " "Info: Pin source_real\[4\] not assigned to an exact location on the device" {  } { { "g:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/altera/11.0/quartus/bin/pin_planner.ppl" { source_real[4] } } } { "fft_test.v" "" { Text "D:/MCU_Study/GitHub/GitHub_test/test_3/fft_test.v" 70 0 0 } } { "g:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { source_real[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MCU_Study/GitHub/GitHub_test/test_3/" { { 0 { 0 ""} 0 107 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "source_real\[5\] " "Info: Pin source_real\[5\] not assigned to an exact location on the device" {  } { { "g:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/altera/11.0/quartus/bin/pin_planner.ppl" { source_real[5] } } } { "fft_test.v" "" { Text "D:/MCU_Study/GitHub/GitHub_test/test_3/fft_test.v" 70 0 0 } } { "g:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { source_real[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MCU_Study/GitHub/GitHub_test/test_3/" { { 0 { 0 ""} 0 108 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "source_real\[6\] " "Info: Pin source_real\[6\] not assigned to an exact location on the device" {  } { { "g:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/altera/11.0/quartus/bin/pin_planner.ppl" { source_real[6] } } } { "fft_test.v" "" { Text "D:/MCU_Study/GitHub/GitHub_test/test_3/fft_test.v" 70 0 0 } } { "g:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { source_real[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MCU_Study/GitHub/GitHub_test/test_3/" { { 0 { 0 ""} 0 109 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "source_real\[7\] " "Info: Pin source_real\[7\] not assigned to an exact location on the device" {  } { { "g:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/altera/11.0/quartus/bin/pin_planner.ppl" { source_real[7] } } } { "fft_test.v" "" { Text "D:/MCU_Study/GitHub/GitHub_test/test_3/fft_test.v" 70 0 0 } } { "g:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { source_real[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MCU_Study/GitHub/GitHub_test/test_3/" { { 0 { 0 ""} 0 110 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "source_imag\[0\] " "Info: Pin source_imag\[0\] not assigned to an exact location on the device" {  } { { "g:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/altera/11.0/quartus/bin/pin_planner.ppl" { source_imag[0] } } } { "fft_test.v" "" { Text "D:/MCU_Study/GitHub/GitHub_test/test_3/fft_test.v" 71 0 0 } } { "g:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { source_imag[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MCU_Study/GitHub/GitHub_test/test_3/" { { 0 { 0 ""} 0 111 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "source_imag\[1\] " "Info: Pin source_imag\[1\] not assigned to an exact location on the device" {  } { { "g:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/altera/11.0/quartus/bin/pin_planner.ppl" { source_imag[1] } } } { "fft_test.v" "" { Text "D:/MCU_Study/GitHub/GitHub_test/test_3/fft_test.v" 71 0 0 } } { "g:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { source_imag[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MCU_Study/GitHub/GitHub_test/test_3/" { { 0 { 0 ""} 0 112 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "source_imag\[2\] " "Info: Pin source_imag\[2\] not assigned to an exact location on the device" {  } { { "g:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/altera/11.0/quartus/bin/pin_planner.ppl" { source_imag[2] } } } { "fft_test.v" "" { Text "D:/MCU_Study/GitHub/GitHub_test/test_3/fft_test.v" 71 0 0 } } { "g:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { source_imag[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MCU_Study/GitHub/GitHub_test/test_3/" { { 0 { 0 ""} 0 113 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "source_imag\[3\] " "Info: Pin source_imag\[3\] not assigned to an exact location on the device" {  } { { "g:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/altera/11.0/quartus/bin/pin_planner.ppl" { source_imag[3] } } } { "fft_test.v" "" { Text "D:/MCU_Study/GitHub/GitHub_test/test_3/fft_test.v" 71 0 0 } } { "g:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { source_imag[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MCU_Study/GitHub/GitHub_test/test_3/" { { 0 { 0 ""} 0 114 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "source_imag\[4\] " "Info: Pin source_imag\[4\] not assigned to an exact location on the device" {  } { { "g:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/altera/11.0/quartus/bin/pin_planner.ppl" { source_imag[4] } } } { "fft_test.v" "" { Text "D:/MCU_Study/GitHub/GitHub_test/test_3/fft_test.v" 71 0 0 } } { "g:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { source_imag[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MCU_Study/GitHub/GitHub_test/test_3/" { { 0 { 0 ""} 0 115 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "source_imag\[5\] " "Info: Pin source_imag\[5\] not assigned to an exact location on the device" {  } { { "g:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/altera/11.0/quartus/bin/pin_planner.ppl" { source_imag[5] } } } { "fft_test.v" "" { Text "D:/MCU_Study/GitHub/GitHub_test/test_3/fft_test.v" 71 0 0 } } { "g:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { source_imag[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MCU_Study/GitHub/GitHub_test/test_3/" { { 0 { 0 ""} 0 116 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "source_imag\[6\] " "Info: Pin source_imag\[6\] not assigned to an exact location on the device" {  } { { "g:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/altera/11.0/quartus/bin/pin_planner.ppl" { source_imag[6] } } } { "fft_test.v" "" { Text "D:/MCU_Study/GitHub/GitHub_test/test_3/fft_test.v" 71 0 0 } } { "g:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { source_imag[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MCU_Study/GitHub/GitHub_test/test_3/" { { 0 { 0 ""} 0 117 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "source_imag\[7\] " "Info: Pin source_imag\[7\] not assigned to an exact location on the device" {  } { { "g:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/altera/11.0/quartus/bin/pin_planner.ppl" { source_imag[7] } } } { "fft_test.v" "" { Text "D:/MCU_Study/GitHub/GitHub_test/test_3/fft_test.v" 71 0 0 } } { "g:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { source_imag[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MCU_Study/GitHub/GitHub_test/test_3/" { { 0 { 0 ""} 0 118 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Info: Pin clk not assigned to an exact location on the device" {  } { { "g:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/altera/11.0/quartus/bin/pin_planner.ppl" { clk } } } { "fft_test.v" "" { Text "D:/MCU_Study/GitHub/GitHub_test/test_3/fft_test.v" 54 0 0 } } { "g:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MCU_Study/GitHub/GitHub_test/test_3/" { { 0 { 0 ""} 0 119 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset_n " "Info: Pin reset_n not assigned to an exact location on the device" {  } { { "g:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/altera/11.0/quartus/bin/pin_planner.ppl" { reset_n } } } { "fft_test.v" "" { Text "D:/MCU_Study/GitHub/GitHub_test/test_3/fft_test.v" 55 0 0 } } { "g:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MCU_Study/GitHub/GitHub_test/test_3/" { { 0 { 0 ""} 0 120 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "source_ready " "Info: Pin source_ready not assigned to an exact location on the device" {  } { { "g:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/altera/11.0/quartus/bin/pin_planner.ppl" { source_ready } } } { "fft_test.v" "" { Text "D:/MCU_Study/GitHub/GitHub_test/test_3/fft_test.v" 63 0 0 } } { "g:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { source_ready } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MCU_Study/GitHub/GitHub_test/test_3/" { { 0 { 0 ""} 0 125 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sink_valid " "Info: Pin sink_valid not assigned to an exact location on the device" {  } { { "g:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/altera/11.0/quartus/bin/pin_planner.ppl" { sink_valid } } } { "fft_test.v" "" { Text "D:/MCU_Study/GitHub/GitHub_test/test_3/fft_test.v" 57 0 0 } } { "g:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { sink_valid } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MCU_Study/GitHub/GitHub_test/test_3/" { { 0 { 0 ""} 0 122 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sink_sop " "Info: Pin sink_sop not assigned to an exact location on the device" {  } { { "g:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/altera/11.0/quartus/bin/pin_planner.ppl" { sink_sop } } } { "fft_test.v" "" { Text "D:/MCU_Study/GitHub/GitHub_test/test_3/fft_test.v" 58 0 0 } } { "g:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { sink_sop } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MCU_Study/GitHub/GitHub_test/test_3/" { { 0 { 0 ""} 0 123 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sink_eop " "Info: Pin sink_eop not assigned to an exact location on the device" {  } { { "g:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/altera/11.0/quartus/bin/pin_planner.ppl" { sink_eop } } } { "fft_test.v" "" { Text "D:/MCU_Study/GitHub/GitHub_test/test_3/fft_test.v" 59 0 0 } } { "g:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { sink_eop } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MCU_Study/GitHub/GitHub_test/test_3/" { { 0 { 0 ""} 0 124 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sink_error\[0\] " "Info: Pin sink_error\[0\] not assigned to an exact location on the device" {  } { { "g:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/altera/11.0/quartus/bin/pin_planner.ppl" { sink_error[0] } } } { "fft_test.v" "" { Text "D:/MCU_Study/GitHub/GitHub_test/test_3/fft_test.v" 62 0 0 } } { "g:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { sink_error[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MCU_Study/GitHub/GitHub_test/test_3/" { { 0 { 0 ""} 0 93 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sink_error\[1\] " "Info: Pin sink_error\[1\] not assigned to an exact location on the device" {  } { { "g:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/altera/11.0/quartus/bin/pin_planner.ppl" { sink_error[1] } } } { "fft_test.v" "" { Text "D:/MCU_Study/GitHub/GitHub_test/test_3/fft_test.v" 62 0 0 } } { "g:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { sink_error[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MCU_Study/GitHub/GitHub_test/test_3/" { { 0 { 0 ""} 0 94 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inverse " "Info: Pin inverse not assigned to an exact location on the device" {  } { { "g:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/altera/11.0/quartus/bin/pin_planner.ppl" { inverse } } } { "fft_test.v" "" { Text "D:/MCU_Study/GitHub/GitHub_test/test_3/fft_test.v" 56 0 0 } } { "g:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { inverse } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MCU_Study/GitHub/GitHub_test/test_3/" { { 0 { 0 ""} 0 121 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sink_real\[0\] " "Info: Pin sink_real\[0\] not assigned to an exact location on the device" {  } { { "g:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/altera/11.0/quartus/bin/pin_planner.ppl" { sink_real[0] } } } { "fft_test.v" "" { Text "D:/MCU_Study/GitHub/GitHub_test/test_3/fft_test.v" 60 0 0 } } { "g:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { sink_real[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MCU_Study/GitHub/GitHub_test/test_3/" { { 0 { 0 ""} 0 77 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sink_imag\[0\] " "Info: Pin sink_imag\[0\] not assigned to an exact location on the device" {  } { { "g:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/altera/11.0/quartus/bin/pin_planner.ppl" { sink_imag[0] } } } { "fft_test.v" "" { Text "D:/MCU_Study/GitHub/GitHub_test/test_3/fft_test.v" 61 0 0 } } { "g:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { sink_imag[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MCU_Study/GitHub/GitHub_test/test_3/" { { 0 { 0 ""} 0 85 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sink_real\[1\] " "Info: Pin sink_real\[1\] not assigned to an exact location on the device" {  } { { "g:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/altera/11.0/quartus/bin/pin_planner.ppl" { sink_real[1] } } } { "fft_test.v" "" { Text "D:/MCU_Study/GitHub/GitHub_test/test_3/fft_test.v" 60 0 0 } } { "g:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { sink_real[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MCU_Study/GitHub/GitHub_test/test_3/" { { 0 { 0 ""} 0 78 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sink_imag\[1\] " "Info: Pin sink_imag\[1\] not assigned to an exact location on the device" {  } { { "g:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/altera/11.0/quartus/bin/pin_planner.ppl" { sink_imag[1] } } } { "fft_test.v" "" { Text "D:/MCU_Study/GitHub/GitHub_test/test_3/fft_test.v" 61 0 0 } } { "g:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { sink_imag[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MCU_Study/GitHub/GitHub_test/test_3/" { { 0 { 0 ""} 0 86 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sink_real\[2\] " "Info: Pin sink_real\[2\] not assigned to an exact location on the device" {  } { { "g:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/altera/11.0/quartus/bin/pin_planner.ppl" { sink_real[2] } } } { "fft_test.v" "" { Text "D:/MCU_Study/GitHub/GitHub_test/test_3/fft_test.v" 60 0 0 } } { "g:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { sink_real[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MCU_Study/GitHub/GitHub_test/test_3/" { { 0 { 0 ""} 0 79 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sink_imag\[2\] " "Info: Pin sink_imag\[2\] not assigned to an exact location on the device" {  } { { "g:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/altera/11.0/quartus/bin/pin_planner.ppl" { sink_imag[2] } } } { "fft_test.v" "" { Text "D:/MCU_Study/GitHub/GitHub_test/test_3/fft_test.v" 61 0 0 } } { "g:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { sink_imag[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MCU_Study/GitHub/GitHub_test/test_3/" { { 0 { 0 ""} 0 87 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sink_real\[3\] " "Info: Pin sink_real\[3\] not assigned to an exact location on the device" {  } { { "g:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/altera/11.0/quartus/bin/pin_planner.ppl" { sink_real[3] } } } { "fft_test.v" "" { Text "D:/MCU_Study/GitHub/GitHub_test/test_3/fft_test.v" 60 0 0 } } { "g:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { sink_real[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MCU_Study/GitHub/GitHub_test/test_3/" { { 0 { 0 ""} 0 80 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sink_imag\[3\] " "Info: Pin sink_imag\[3\] not assigned to an exact location on the device" {  } { { "g:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/altera/11.0/quartus/bin/pin_planner.ppl" { sink_imag[3] } } } { "fft_test.v" "" { Text "D:/MCU_Study/GitHub/GitHub_test/test_3/fft_test.v" 61 0 0 } } { "g:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { sink_imag[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MCU_Study/GitHub/GitHub_test/test_3/" { { 0 { 0 ""} 0 88 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sink_real\[4\] " "Info: Pin sink_real\[4\] not assigned to an exact location on the device" {  } { { "g:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/altera/11.0/quartus/bin/pin_planner.ppl" { sink_real[4] } } } { "fft_test.v" "" { Text "D:/MCU_Study/GitHub/GitHub_test/test_3/fft_test.v" 60 0 0 } } { "g:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { sink_real[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MCU_Study/GitHub/GitHub_test/test_3/" { { 0 { 0 ""} 0 81 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sink_imag\[4\] " "Info: Pin sink_imag\[4\] not assigned to an exact location on the device" {  } { { "g:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/altera/11.0/quartus/bin/pin_planner.ppl" { sink_imag[4] } } } { "fft_test.v" "" { Text "D:/MCU_Study/GitHub/GitHub_test/test_3/fft_test.v" 61 0 0 } } { "g:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { sink_imag[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MCU_Study/GitHub/GitHub_test/test_3/" { { 0 { 0 ""} 0 89 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sink_real\[5\] " "Info: Pin sink_real\[5\] not assigned to an exact location on the device" {  } { { "g:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/altera/11.0/quartus/bin/pin_planner.ppl" { sink_real[5] } } } { "fft_test.v" "" { Text "D:/MCU_Study/GitHub/GitHub_test/test_3/fft_test.v" 60 0 0 } } { "g:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { sink_real[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MCU_Study/GitHub/GitHub_test/test_3/" { { 0 { 0 ""} 0 82 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sink_imag\[5\] " "Info: Pin sink_imag\[5\] not assigned to an exact location on the device" {  } { { "g:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/altera/11.0/quartus/bin/pin_planner.ppl" { sink_imag[5] } } } { "fft_test.v" "" { Text "D:/MCU_Study/GitHub/GitHub_test/test_3/fft_test.v" 61 0 0 } } { "g:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { sink_imag[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MCU_Study/GitHub/GitHub_test/test_3/" { { 0 { 0 ""} 0 90 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sink_real\[6\] " "Info: Pin sink_real\[6\] not assigned to an exact location on the device" {  } { { "g:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/altera/11.0/quartus/bin/pin_planner.ppl" { sink_real[6] } } } { "fft_test.v" "" { Text "D:/MCU_Study/GitHub/GitHub_test/test_3/fft_test.v" 60 0 0 } } { "g:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { sink_real[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MCU_Study/GitHub/GitHub_test/test_3/" { { 0 { 0 ""} 0 83 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sink_imag\[6\] " "Info: Pin sink_imag\[6\] not assigned to an exact location on the device" {  } { { "g:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/altera/11.0/quartus/bin/pin_planner.ppl" { sink_imag[6] } } } { "fft_test.v" "" { Text "D:/MCU_Study/GitHub/GitHub_test/test_3/fft_test.v" 61 0 0 } } { "g:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { sink_imag[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MCU_Study/GitHub/GitHub_test/test_3/" { { 0 { 0 ""} 0 91 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sink_real\[7\] " "Info: Pin sink_real\[7\] not assigned to an exact location on the device" {  } { { "g:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/altera/11.0/quartus/bin/pin_planner.ppl" { sink_real[7] } } } { "fft_test.v" "" { Text "D:/MCU_Study/GitHub/GitHub_test/test_3/fft_test.v" 60 0 0 } } { "g:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { sink_real[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MCU_Study/GitHub/GitHub_test/test_3/" { { 0 { 0 ""} 0 84 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sink_imag\[7\] " "Info: Pin sink_imag\[7\] not assigned to an exact location on the device" {  } { { "g:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/altera/11.0/quartus/bin/pin_planner.ppl" { sink_imag[7] } } } { "fft_test.v" "" { Text "D:/MCU_Study/GitHub/GitHub_test/test_3/fft_test.v" 61 0 0 } } { "g:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { sink_imag[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MCU_Study/GitHub/GitHub_test/test_3/" { { 0 { 0 ""} 0 92 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "TimeQuest " "Info: Timing-driven compilation is using the TimeQuest Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "fft_test.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'fft_test.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "Info: No user constrained base clocks found in the design" {  } {  } 0 0 "No user constrained %1!s! found in the design" 0 0 "" 0 -1}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN 23 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node clk (placed in PIN 23 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "g:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/altera/11.0/quartus/bin/pin_planner.ppl" { clk } } } { "fft_test.v" "" { Text "D:/MCU_Study/GitHub/GitHub_test/test_3/fft_test.v" 54 0 0 } } { "g:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MCU_Study/GitHub/GitHub_test/test_3/" { { 0 { 0 ""} 0 119 5573 6591 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset_n (placed in PIN 24 (CLK1, LVDSCLK0n, Input)) " "Info: Automatically promoted node reset_n (placed in PIN 24 (CLK1, LVDSCLK0n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst\|asj_fft_in_write_sgl_fft_110:writer\|disable_wr " "Info: Destination node asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst\|asj_fft_in_write_sgl_fft_110:writer\|disable_wr" {  } { { "asj_fft_in_write_sgl_fft_110.vhd" "" { Text "D:/MCU_Study/GitHub/GitHub_test/test_3/fft-library/asj_fft_in_write_sgl_fft_110.vhd" 47 -1 0 } } { "g:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst|asj_fft_in_write_sgl_fft_110:writer|disable_wr } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MCU_Study/GitHub/GitHub_test/test_3/" { { 0 { 0 ""} 0 921 5573 6591 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst\|asj_fft_in_write_sgl_fft_110:writer\|rdy_for_next_block " "Info: Destination node asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst\|asj_fft_in_write_sgl_fft_110:writer\|rdy_for_next_block" {  } { { "asj_fft_in_write_sgl_fft_110.vhd" "" { Text "D:/MCU_Study/GitHub/GitHub_test/test_3/fft-library/asj_fft_in_write_sgl_fft_110.vhd" 1431 -1 0 } } { "g:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst|asj_fft_in_write_sgl_fft_110:writer|rdy_for_next_block } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MCU_Study/GitHub/GitHub_test/test_3/" { { 0 { 0 ""} 0 919 5573 6591 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst\|master_sink_ena " "Info: Destination node asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst\|master_sink_ena" {  } { { "asj_fft_si_sose_so_b_fft_110.vhd" "" { Text "D:/MCU_Study/GitHub/GitHub_test/test_3/fft-library/asj_fft_si_sose_so_b_fft_110.vhd" 2308 -1 0 } } { "g:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst|master_sink_ena } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MCU_Study/GitHub/GitHub_test/test_3/" { { 0 { 0 ""} 0 1564 5573 6591 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst\|asj_fft_in_write_sgl_fft_110:writer\|burst_count_en " "Info: Destination node asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst\|asj_fft_in_write_sgl_fft_110:writer\|burst_count_en" {  } { { "asj_fft_in_write_sgl_fft_110.vhd" "" { Text "D:/MCU_Study/GitHub/GitHub_test/test_3/fft-library/asj_fft_in_write_sgl_fft_110.vhd" 97 -1 0 } } { "g:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst|asj_fft_in_write_sgl_fft_110:writer|burst_count_en } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MCU_Study/GitHub/GitHub_test/test_3/" { { 0 { 0 ""} 0 918 5573 6591 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst\|asj_fft_in_write_sgl_fft_110:writer\|data_rdy_int " "Info: Destination node asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst\|asj_fft_in_write_sgl_fft_110:writer\|data_rdy_int" {  } { { "asj_fft_in_write_sgl_fft_110.vhd" "" { Text "D:/MCU_Study/GitHub/GitHub_test/test_3/fft-library/asj_fft_in_write_sgl_fft_110.vhd" 1399 -1 0 } } { "g:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst|asj_fft_in_write_sgl_fft_110:writer|data_rdy_int } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MCU_Study/GitHub/GitHub_test/test_3/" { { 0 { 0 ""} 0 917 5573 6591 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst\|core_imag_in\[0\] " "Info: Destination node asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst\|core_imag_in\[0\]" {  } { { "asj_fft_si_sose_so_b_fft_110.vhd" "" { Text "D:/MCU_Study/GitHub/GitHub_test/test_3/fft-library/asj_fft_si_sose_so_b_fft_110.vhd" 2247 -1 0 } } { "g:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst|core_imag_in[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MCU_Study/GitHub/GitHub_test/test_3/" { { 0 { 0 ""} 0 1419 5573 6591 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst\|core_real_in\[0\] " "Info: Destination node asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst\|core_real_in\[0\]" {  } { { "asj_fft_si_sose_so_b_fft_110.vhd" "" { Text "D:/MCU_Study/GitHub/GitHub_test/test_3/fft-library/asj_fft_si_sose_so_b_fft_110.vhd" 2247 -1 0 } } { "g:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst|core_real_in[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MCU_Study/GitHub/GitHub_test/test_3/" { { 0 { 0 ""} 0 1411 5573 6591 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst\|core_imag_in\[1\] " "Info: Destination node asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst\|core_imag_in\[1\]" {  } { { "asj_fft_si_sose_so_b_fft_110.vhd" "" { Text "D:/MCU_Study/GitHub/GitHub_test/test_3/fft-library/asj_fft_si_sose_so_b_fft_110.vhd" 2247 -1 0 } } { "g:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst|core_imag_in[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MCU_Study/GitHub/GitHub_test/test_3/" { { 0 { 0 ""} 0 1418 5573 6591 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst\|core_real_in\[1\] " "Info: Destination node asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst\|core_real_in\[1\]" {  } { { "asj_fft_si_sose_so_b_fft_110.vhd" "" { Text "D:/MCU_Study/GitHub/GitHub_test/test_3/fft-library/asj_fft_si_sose_so_b_fft_110.vhd" 2247 -1 0 } } { "g:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst|core_real_in[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MCU_Study/GitHub/GitHub_test/test_3/" { { 0 { 0 ""} 0 1410 5573 6591 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst\|core_imag_in\[2\] " "Info: Destination node asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst\|core_imag_in\[2\]" {  } { { "asj_fft_si_sose_so_b_fft_110.vhd" "" { Text "D:/MCU_Study/GitHub/GitHub_test/test_3/fft-library/asj_fft_si_sose_so_b_fft_110.vhd" 2247 -1 0 } } { "g:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst|core_imag_in[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MCU_Study/GitHub/GitHub_test/test_3/" { { 0 { 0 ""} 0 1417 5573 6591 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "g:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/altera/11.0/quartus/bin/pin_planner.ppl" { reset_n } } } { "fft_test.v" "" { Text "D:/MCU_Study/GitHub/GitHub_test/test_3/fft_test.v" 55 0 0 } } { "g:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MCU_Study/GitHub/GitHub_test/test_3/" { { 0 { 0 ""} 0 120 5573 6591 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "51 unused 3.3V 23 28 0 " "Info: Number of I/O pins in group: 51 (unused VREF, 3.3V VCCIO, 23 input, 28 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 28 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  28 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 35 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  35 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 34 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  34 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 36 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  36 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Info: Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Info: Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "13 X11_Y10 X22_Y19 " "Info: Router estimated peak interconnect usage is 13% of the available device resources in the region that extends from location X11_Y10 to location X22_Y19" {  } {  } 0 0 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Info: Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "28 " "Warning: Found 28 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sink_ready 0 " "Info: Pin \"sink_ready\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "source_error\[0\] 0 " "Info: Pin \"source_error\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "source_error\[1\] 0 " "Info: Pin \"source_error\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "source_sop 0 " "Info: Pin \"source_sop\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "source_eop 0 " "Info: Pin \"source_eop\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "source_valid 0 " "Info: Pin \"source_valid\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "source_exp\[0\] 0 " "Info: Pin \"source_exp\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "source_exp\[1\] 0 " "Info: Pin \"source_exp\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "source_exp\[2\] 0 " "Info: Pin \"source_exp\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "source_exp\[3\] 0 " "Info: Pin \"source_exp\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "source_exp\[4\] 0 " "Info: Pin \"source_exp\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "source_exp\[5\] 0 " "Info: Pin \"source_exp\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "source_real\[0\] 0 " "Info: Pin \"source_real\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "source_real\[1\] 0 " "Info: Pin \"source_real\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "source_real\[2\] 0 " "Info: Pin \"source_real\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "source_real\[3\] 0 " "Info: Pin \"source_real\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "source_real\[4\] 0 " "Info: Pin \"source_real\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "source_real\[5\] 0 " "Info: Pin \"source_real\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "source_real\[6\] 0 " "Info: Pin \"source_real\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "source_real\[7\] 0 " "Info: Pin \"source_real\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "source_imag\[0\] 0 " "Info: Pin \"source_imag\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "source_imag\[1\] 0 " "Info: Pin \"source_imag\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "source_imag\[2\] 0 " "Info: Pin \"source_imag\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "source_imag\[3\] 0 " "Info: Pin \"source_imag\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "source_imag\[4\] 0 " "Info: Pin \"source_imag\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "source_imag\[5\] 0 " "Info: Pin \"source_imag\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "source_imag\[6\] 0 " "Info: Pin \"source_imag\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "source_imag\[7\] 0 " "Info: Pin \"source_imag\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/MCU_Study/GitHub/GitHub_test/test_3/fft_test.fit.smsg " "Info: Generated suppressed messages file D:/MCU_Study/GitHub/GitHub_test/test_3/fft_test.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "370 " "Info: Peak virtual memory: 370 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 02 11:32:17 2013 " "Info: Processing ended: Sun Jun 02 11:32:17 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Info: Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Info: Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
