// Seed: 281419569
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  assign id_2 = id_3;
  if (-1) assign id_1 = !id_3;
  wire id_4;
  assign module_1.id_11 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  wor id_5, id_6, id_7, id_8, id_9;
  supply0 id_10;
  assign id_8 = id_9;
  wire id_11 = id_3 * id_10;
  wire id_12;
  assign id_3 = id_5;
  module_0 modCall_1 (
      id_11,
      id_4
  );
  initial id_10 = -1;
  id_13(
      .id_0(~1), .id_1(id_6), .id_2(id_10)
  );
endmodule
