#-----------------------------------------------------------
# Vivado v2019.1.3 (64-bit)
# SW Build 2644227 on Wed Sep  4 09:44:18 MDT 2019
# IP Build 2633630 on Wed Sep  4 12:30:14 MDT 2019
# Start of session at: Fri Feb 14 11:14:44 2020
# Process ID: 19329
# Current directory: /home/hypso/Documents/vivado/timer_test2/timer_test2.runs/impl_1
# Command line: vivado -log timer_test2_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source timer_test2_wrapper.tcl -notrace
# Log file: /home/hypso/Documents/vivado/timer_test2/timer_test2.runs/impl_1/timer_test2_wrapper.vdi
# Journal file: /home/hypso/Documents/vivado/timer_test2/timer_test2.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source timer_test2_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2019.1/data/ip'.
Command: link_design -top timer_test2_wrapper -part xc7z020clg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-454] Reading design checkpoint '/home/hypso/Documents/vivado/timer_test2/timer_test2.srcs/sources_1/bd/timer_test2/ip/timer_test2_axi_gpio_0_0/timer_test2_axi_gpio_0_0.dcp' for cell 'timer_test2_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint '/home/hypso/Documents/vivado/timer_test2/timer_test2.srcs/sources_1/bd/timer_test2/ip/timer_test2_axi_timer_0_0/timer_test2_axi_timer_0_0.dcp' for cell 'timer_test2_i/axi_timer_0'
INFO: [Project 1-454] Reading design checkpoint '/home/hypso/Documents/vivado/timer_test2/timer_test2.srcs/sources_1/bd/timer_test2/ip/timer_test2_processing_system7_0_0/timer_test2_processing_system7_0_0.dcp' for cell 'timer_test2_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/hypso/Documents/vivado/timer_test2/timer_test2.srcs/sources_1/bd/timer_test2/ip/timer_test2_rst_ps7_0_102M_0/timer_test2_rst_ps7_0_102M_0.dcp' for cell 'timer_test2_i/rst_ps7_0_102M'
INFO: [Project 1-454] Reading design checkpoint '/home/hypso/Documents/vivado/timer_test2/timer_test2.srcs/sources_1/bd/timer_test2/ip/timer_test2_xbar_0/timer_test2_xbar_0.dcp' for cell 'timer_test2_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/hypso/Documents/vivado/timer_test2/timer_test2.srcs/sources_1/bd/timer_test2/ip/timer_test2_auto_pc_0/timer_test2_auto_pc_0.dcp' for cell 'timer_test2_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 66 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/hypso/Documents/vivado/timer_test2/timer_test2.srcs/sources_1/bd/timer_test2/ip/timer_test2_processing_system7_0_0/timer_test2_processing_system7_0_0.xdc] for cell 'timer_test2_i/processing_system7_0/inst'
WARNING: [Vivado 12-2489] -input_jitter contains time 0.294090 which will be rounded to 0.294 to ensure it is an integer multiple of 1 picosecond [/home/hypso/Documents/vivado/timer_test2/timer_test2.srcs/sources_1/bd/timer_test2/ip/timer_test2_processing_system7_0_0/timer_test2_processing_system7_0_0.xdc:21]
Finished Parsing XDC File [/home/hypso/Documents/vivado/timer_test2/timer_test2.srcs/sources_1/bd/timer_test2/ip/timer_test2_processing_system7_0_0/timer_test2_processing_system7_0_0.xdc] for cell 'timer_test2_i/processing_system7_0/inst'
Parsing XDC File [/home/hypso/Documents/vivado/timer_test2/timer_test2.srcs/sources_1/bd/timer_test2/ip/timer_test2_axi_timer_0_0/timer_test2_axi_timer_0_0.xdc] for cell 'timer_test2_i/axi_timer_0/U0'
Finished Parsing XDC File [/home/hypso/Documents/vivado/timer_test2/timer_test2.srcs/sources_1/bd/timer_test2/ip/timer_test2_axi_timer_0_0/timer_test2_axi_timer_0_0.xdc] for cell 'timer_test2_i/axi_timer_0/U0'
Parsing XDC File [/home/hypso/Documents/vivado/timer_test2/timer_test2.srcs/sources_1/bd/timer_test2/ip/timer_test2_rst_ps7_0_102M_0/timer_test2_rst_ps7_0_102M_0_board.xdc] for cell 'timer_test2_i/rst_ps7_0_102M/U0'
Finished Parsing XDC File [/home/hypso/Documents/vivado/timer_test2/timer_test2.srcs/sources_1/bd/timer_test2/ip/timer_test2_rst_ps7_0_102M_0/timer_test2_rst_ps7_0_102M_0_board.xdc] for cell 'timer_test2_i/rst_ps7_0_102M/U0'
Parsing XDC File [/home/hypso/Documents/vivado/timer_test2/timer_test2.srcs/sources_1/bd/timer_test2/ip/timer_test2_rst_ps7_0_102M_0/timer_test2_rst_ps7_0_102M_0.xdc] for cell 'timer_test2_i/rst_ps7_0_102M/U0'
Finished Parsing XDC File [/home/hypso/Documents/vivado/timer_test2/timer_test2.srcs/sources_1/bd/timer_test2/ip/timer_test2_rst_ps7_0_102M_0/timer_test2_rst_ps7_0_102M_0.xdc] for cell 'timer_test2_i/rst_ps7_0_102M/U0'
Parsing XDC File [/home/hypso/Documents/vivado/timer_test2/timer_test2.srcs/sources_1/bd/timer_test2/ip/timer_test2_axi_gpio_0_0/timer_test2_axi_gpio_0_0_board.xdc] for cell 'timer_test2_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/hypso/Documents/vivado/timer_test2/timer_test2.srcs/sources_1/bd/timer_test2/ip/timer_test2_axi_gpio_0_0/timer_test2_axi_gpio_0_0_board.xdc] for cell 'timer_test2_i/axi_gpio_0/U0'
Parsing XDC File [/home/hypso/Documents/vivado/timer_test2/timer_test2.srcs/sources_1/bd/timer_test2/ip/timer_test2_axi_gpio_0_0/timer_test2_axi_gpio_0_0.xdc] for cell 'timer_test2_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/hypso/Documents/vivado/timer_test2/timer_test2.srcs/sources_1/bd/timer_test2/ip/timer_test2_axi_gpio_0_0/timer_test2_axi_gpio_0_0.xdc] for cell 'timer_test2_i/axi_gpio_0/U0'
Parsing XDC File [/home/hypso/Documents/vivado/timer_test2/timer_test2.srcs/constrs_1/new/leds_const.xdc]
Finished Parsing XDC File [/home/hypso/Documents/vivado/timer_test2/timer_test2.srcs/constrs_1/new/leds_const.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1965.117 ; gain = 0.000 ; free physical = 2974 ; free virtual = 7784
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

16 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1965.117 ; gain = 518.531 ; free physical = 2974 ; free virtual = 7784
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1965.117 ; gain = 0.000 ; free physical = 2962 ; free virtual = 7773

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: b1ffade3

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2373.598 ; gain = 408.480 ; free physical = 2589 ; free virtual = 7400

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 10b672319

Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2489.535 ; gain = 0.000 ; free physical = 2471 ; free virtual = 7282
INFO: [Opt 31-389] Phase Retarget created 6 cells and removed 55 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 10b672319

Time (s): cpu = 00:00:00.40 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2489.535 ; gain = 0.000 ; free physical = 2471 ; free virtual = 7282
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1b7aa574f

Time (s): cpu = 00:00:00.99 ; elapsed = 00:00:00.84 . Memory (MB): peak = 2489.535 ; gain = 0.000 ; free physical = 2471 ; free virtual = 7282
INFO: [Opt 31-389] Phase Sweep created 8 cells and removed 205 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1b7aa574f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.90 . Memory (MB): peak = 2489.535 ; gain = 0.000 ; free physical = 2471 ; free virtual = 7282
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1b7aa574f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.94 . Memory (MB): peak = 2489.535 ; gain = 0.000 ; free physical = 2471 ; free virtual = 7282
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1b2f487c0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.98 . Memory (MB): peak = 2489.535 ; gain = 0.000 ; free physical = 2471 ; free virtual = 7282
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               6  |              55  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               8  |             205  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2489.535 ; gain = 0.000 ; free physical = 2471 ; free virtual = 7282
Ending Logic Optimization Task | Checksum: 14a60fb0b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2489.535 ; gain = 0.000 ; free physical = 2470 ; free virtual = 7281

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 14a60fb0b

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2489.535 ; gain = 0.000 ; free physical = 2470 ; free virtual = 7281

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 14a60fb0b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2489.535 ; gain = 0.000 ; free physical = 2470 ; free virtual = 7281

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2489.535 ; gain = 0.000 ; free physical = 2470 ; free virtual = 7281
Ending Netlist Obfuscation Task | Checksum: 14a60fb0b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2489.535 ; gain = 0.000 ; free physical = 2470 ; free virtual = 7281
INFO: [Common 17-83] Releasing license: Implementation
33 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2489.535 ; gain = 524.418 ; free physical = 2470 ; free virtual = 7281
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2489.535 ; gain = 0.000 ; free physical = 2470 ; free virtual = 7281
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2521.551 ; gain = 0.000 ; free physical = 2458 ; free virtual = 7272
INFO: [Common 17-1381] The checkpoint '/home/hypso/Documents/vivado/timer_test2/timer_test2.runs/impl_1/timer_test2_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file timer_test2_wrapper_drc_opted.rpt -pb timer_test2_wrapper_drc_opted.pb -rpx timer_test2_wrapper_drc_opted.rpx
Command: report_drc -file timer_test2_wrapper_drc_opted.rpt -pb timer_test2_wrapper_drc_opted.pb -rpx timer_test2_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/hypso/Documents/vivado/timer_test2/timer_test2.runs/impl_1/timer_test2_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2628.406 ; gain = 0.000 ; free physical = 2452 ; free virtual = 7266
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: c9fb0a63

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2628.406 ; gain = 0.000 ; free physical = 2452 ; free virtual = 7266
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2628.406 ; gain = 0.000 ; free physical = 2452 ; free virtual = 7266

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 106e5b189

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2628.406 ; gain = 0.000 ; free physical = 2432 ; free virtual = 7250

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 261242552

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2628.406 ; gain = 0.000 ; free physical = 2441 ; free virtual = 7260

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 261242552

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2628.406 ; gain = 0.000 ; free physical = 2441 ; free virtual = 7260
Phase 1 Placer Initialization | Checksum: 261242552

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2628.406 ; gain = 0.000 ; free physical = 2441 ; free virtual = 7260

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1cd55a23e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2628.406 ; gain = 0.000 ; free physical = 2437 ; free virtual = 7256

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2628.406 ; gain = 0.000 ; free physical = 2421 ; free virtual = 7242

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 253a7538e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2628.406 ; gain = 0.000 ; free physical = 2421 ; free virtual = 7242
Phase 2.2 Global Placement Core | Checksum: 213bd4fdb

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 2628.406 ; gain = 0.000 ; free physical = 2421 ; free virtual = 7243
Phase 2 Global Placement | Checksum: 213bd4fdb

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 2628.406 ; gain = 0.000 ; free physical = 2421 ; free virtual = 7243

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 200c8c52d

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2628.406 ; gain = 0.000 ; free physical = 2421 ; free virtual = 7242

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1f99010c3

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 2628.406 ; gain = 0.000 ; free physical = 2420 ; free virtual = 7242

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 23160399d

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 2628.406 ; gain = 0.000 ; free physical = 2420 ; free virtual = 7242

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 23f76a75c

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 2628.406 ; gain = 0.000 ; free physical = 2420 ; free virtual = 7242

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1bd97ad72

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 2628.406 ; gain = 0.000 ; free physical = 2418 ; free virtual = 7240

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 18030a825

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 2628.406 ; gain = 0.000 ; free physical = 2418 ; free virtual = 7240

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 16d9935e6

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 2628.406 ; gain = 0.000 ; free physical = 2418 ; free virtual = 7240
Phase 3 Detail Placement | Checksum: 16d9935e6

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 2628.406 ; gain = 0.000 ; free physical = 2418 ; free virtual = 7240

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1de555058

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1de555058

Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 2628.406 ; gain = 0.000 ; free physical = 2417 ; free virtual = 7239
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.034. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 2102229f0

Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 2628.406 ; gain = 0.000 ; free physical = 2417 ; free virtual = 7239
Phase 4.1 Post Commit Optimization | Checksum: 2102229f0

Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 2628.406 ; gain = 0.000 ; free physical = 2417 ; free virtual = 7239

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 2102229f0

Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 2628.406 ; gain = 0.000 ; free physical = 2417 ; free virtual = 7239

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 2102229f0

Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 2628.406 ; gain = 0.000 ; free physical = 2417 ; free virtual = 7239

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2628.406 ; gain = 0.000 ; free physical = 2417 ; free virtual = 7239
Phase 4.4 Final Placement Cleanup | Checksum: 20977a7a6

Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 2628.406 ; gain = 0.000 ; free physical = 2417 ; free virtual = 7239
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 20977a7a6

Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 2628.406 ; gain = 0.000 ; free physical = 2417 ; free virtual = 7239
Ending Placer Task | Checksum: 1941dcd4a

Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 2628.406 ; gain = 0.000 ; free physical = 2417 ; free virtual = 7239
INFO: [Common 17-83] Releasing license: Implementation
60 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 2628.406 ; gain = 0.000 ; free physical = 2433 ; free virtual = 7255
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2628.406 ; gain = 0.000 ; free physical = 2433 ; free virtual = 7255
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.84 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2628.406 ; gain = 0.000 ; free physical = 2416 ; free virtual = 7243
INFO: [Common 17-1381] The checkpoint '/home/hypso/Documents/vivado/timer_test2/timer_test2.runs/impl_1/timer_test2_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file timer_test2_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2628.406 ; gain = 0.000 ; free physical = 2416 ; free virtual = 7240
INFO: [runtcl-4] Executing : report_utilization -file timer_test2_wrapper_utilization_placed.rpt -pb timer_test2_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file timer_test2_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2628.406 ; gain = 0.000 ; free physical = 2425 ; free virtual = 7249
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: a1d326fb ConstDB: 0 ShapeSum: f24aa64f RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 141a4c712

Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 2654.754 ; gain = 0.000 ; free physical = 2296 ; free virtual = 7116
Post Restoration Checksum: NetGraph: a0d33c13 NumContArr: a0d18aff Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 141a4c712

Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 2669.699 ; gain = 14.945 ; free physical = 2267 ; free virtual = 7088

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 141a4c712

Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 2702.699 ; gain = 47.945 ; free physical = 2233 ; free virtual = 7054

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 141a4c712

Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 2702.699 ; gain = 47.945 ; free physical = 2233 ; free virtual = 7054
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 23392b6ec

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 2729.754 ; gain = 75.000 ; free physical = 2223 ; free virtual = 7045
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.132  | TNS=0.000  | WHS=-0.203 | THS=-24.368|

Phase 2 Router Initialization | Checksum: 14c4a62a7

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 2729.754 ; gain = 75.000 ; free physical = 2223 ; free virtual = 7045

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 1766
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 1766
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: bb4ece43

Time (s): cpu = 00:00:29 ; elapsed = 00:00:23 . Memory (MB): peak = 2729.754 ; gain = 75.000 ; free physical = 2225 ; free virtual = 7046

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 129
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.417  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 162d13518

Time (s): cpu = 00:00:31 ; elapsed = 00:00:24 . Memory (MB): peak = 2729.754 ; gain = 75.000 ; free physical = 2224 ; free virtual = 7045

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.417  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 13a641e79

Time (s): cpu = 00:00:32 ; elapsed = 00:00:24 . Memory (MB): peak = 2729.754 ; gain = 75.000 ; free physical = 2224 ; free virtual = 7045
Phase 4 Rip-up And Reroute | Checksum: 13a641e79

Time (s): cpu = 00:00:32 ; elapsed = 00:00:24 . Memory (MB): peak = 2729.754 ; gain = 75.000 ; free physical = 2224 ; free virtual = 7045

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 10ca92414

Time (s): cpu = 00:00:32 ; elapsed = 00:00:24 . Memory (MB): peak = 2729.754 ; gain = 75.000 ; free physical = 2224 ; free virtual = 7045
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.431  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 10ca92414

Time (s): cpu = 00:00:32 ; elapsed = 00:00:24 . Memory (MB): peak = 2729.754 ; gain = 75.000 ; free physical = 2224 ; free virtual = 7045

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 10ca92414

Time (s): cpu = 00:00:32 ; elapsed = 00:00:24 . Memory (MB): peak = 2729.754 ; gain = 75.000 ; free physical = 2224 ; free virtual = 7045
Phase 5 Delay and Skew Optimization | Checksum: 10ca92414

Time (s): cpu = 00:00:32 ; elapsed = 00:00:24 . Memory (MB): peak = 2729.754 ; gain = 75.000 ; free physical = 2224 ; free virtual = 7045

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 13eaf828b

Time (s): cpu = 00:00:32 ; elapsed = 00:00:24 . Memory (MB): peak = 2729.754 ; gain = 75.000 ; free physical = 2224 ; free virtual = 7045
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.431  | TNS=0.000  | WHS=0.035  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 173030ec9

Time (s): cpu = 00:00:32 ; elapsed = 00:00:24 . Memory (MB): peak = 2729.754 ; gain = 75.000 ; free physical = 2224 ; free virtual = 7045
Phase 6 Post Hold Fix | Checksum: 173030ec9

Time (s): cpu = 00:00:32 ; elapsed = 00:00:24 . Memory (MB): peak = 2729.754 ; gain = 75.000 ; free physical = 2224 ; free virtual = 7045

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.236098 %
  Global Horizontal Routing Utilization  = 0.350575 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 17605d32c

Time (s): cpu = 00:00:32 ; elapsed = 00:00:24 . Memory (MB): peak = 2729.754 ; gain = 75.000 ; free physical = 2224 ; free virtual = 7045

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 17605d32c

Time (s): cpu = 00:00:32 ; elapsed = 00:00:24 . Memory (MB): peak = 2729.754 ; gain = 75.000 ; free physical = 2224 ; free virtual = 7045

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1d7a99978

Time (s): cpu = 00:00:32 ; elapsed = 00:00:24 . Memory (MB): peak = 2729.754 ; gain = 75.000 ; free physical = 2224 ; free virtual = 7045

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.431  | TNS=0.000  | WHS=0.035  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1d7a99978

Time (s): cpu = 00:00:33 ; elapsed = 00:00:24 . Memory (MB): peak = 2729.754 ; gain = 75.000 ; free physical = 2224 ; free virtual = 7045
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:33 ; elapsed = 00:00:24 . Memory (MB): peak = 2729.754 ; gain = 75.000 ; free physical = 2261 ; free virtual = 7082

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
79 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:27 . Memory (MB): peak = 2729.754 ; gain = 101.348 ; free physical = 2261 ; free virtual = 7082
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2729.754 ; gain = 0.000 ; free physical = 2261 ; free virtual = 7082
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.86 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2729.754 ; gain = 0.000 ; free physical = 2245 ; free virtual = 7071
INFO: [Common 17-1381] The checkpoint '/home/hypso/Documents/vivado/timer_test2/timer_test2.runs/impl_1/timer_test2_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file timer_test2_wrapper_drc_routed.rpt -pb timer_test2_wrapper_drc_routed.pb -rpx timer_test2_wrapper_drc_routed.rpx
Command: report_drc -file timer_test2_wrapper_drc_routed.rpt -pb timer_test2_wrapper_drc_routed.pb -rpx timer_test2_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/hypso/Documents/vivado/timer_test2/timer_test2.runs/impl_1/timer_test2_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file timer_test2_wrapper_methodology_drc_routed.rpt -pb timer_test2_wrapper_methodology_drc_routed.pb -rpx timer_test2_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file timer_test2_wrapper_methodology_drc_routed.rpt -pb timer_test2_wrapper_methodology_drc_routed.pb -rpx timer_test2_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/hypso/Documents/vivado/timer_test2/timer_test2.runs/impl_1/timer_test2_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file timer_test2_wrapper_power_routed.rpt -pb timer_test2_wrapper_power_summary_routed.pb -rpx timer_test2_wrapper_power_routed.rpx
Command: report_power -file timer_test2_wrapper_power_routed.rpt -pb timer_test2_wrapper_power_summary_routed.pb -rpx timer_test2_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
91 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file timer_test2_wrapper_route_status.rpt -pb timer_test2_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file timer_test2_wrapper_timing_summary_routed.rpt -pb timer_test2_wrapper_timing_summary_routed.pb -rpx timer_test2_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file timer_test2_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file timer_test2_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file timer_test2_wrapper_bus_skew_routed.rpt -pb timer_test2_wrapper_bus_skew_routed.pb -rpx timer_test2_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force timer_test2_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./timer_test2_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/hypso/Documents/vivado/timer_test2/timer_test2.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Fri Feb 14 11:16:42 2020. For additional details about this file, please refer to the WebTalk help file at /tools/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
111 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:19 ; elapsed = 00:00:30 . Memory (MB): peak = 3076.215 ; gain = 200.887 ; free physical = 2205 ; free virtual = 7042
INFO: [Common 17-206] Exiting Vivado at Fri Feb 14 11:16:42 2020...
