// Seed: 1661438568
module module_0 #(
    parameter id_1 = 32'd55
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  input wire _id_1;
  logic id_8 = (id_1);
  logic [id_1 : id_1  ==  1] id_9;
  ;
  assign id_8[1'h0] = id_9 ? 1'b0 : -1;
endmodule
module module_1 #(
    parameter id_4 = 32'd70
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25
);
  input wire id_25;
  inout wire id_24;
  inout wire id_23;
  inout tri0 id_22;
  output wire id_21;
  inout wire id_20;
  inout wire id_19;
  input wire id_18;
  output tri id_17;
  output wire id_16;
  output wire id_15;
  output wire id_14;
  output wire id_13;
  input wire id_12;
  inout wire id_11;
  inout logic [7:0] id_10;
  inout wire id_9;
  output wire id_8;
  output wire id_7;
  output wire id_6;
  input wire id_5;
  inout wire _id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  assign #id_26 id_6 = id_24;
  logic [7:0] id_27[1 : -1];
  ;
  assign id_22 = 1;
  assign id_27[id_4] = id_10 ? 1 - id_23 : id_10[1];
  module_0 modCall_1 (
      id_26,
      id_11,
      id_5,
      id_9,
      id_8,
      id_19,
      id_25
  );
  wire id_28;
  assign id_24 = id_26;
  assign id_17 = 1;
  always @(1 or posedge id_5);
endmodule
