
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)


-- Executing script file `out.ys' --

1. Executing Verilog-2005 frontend: /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_writeOutputs_unaligned.v
Parsing SystemVerilog input from `/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_writeOutputs_unaligned.v' to AST representation.
Generating RTLIL representation for module `\td_fused_top_tdf1_writeOutputs_unaligned'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Finding top of design hierarchy..
root of   0 design levels: td_fused_top_tdf1_writeOutputs_unaligned
Automatically selected td_fused_top_tdf1_writeOutputs_unaligned as design top module.

2.2. Analyzing design hierarchy..
Top module:  \td_fused_top_tdf1_writeOutputs_unaligned

2.3. Analyzing design hierarchy..
Top module:  \td_fused_top_tdf1_writeOutputs_unaligned
Removed 0 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_writeOutputs_unaligned.v:254$76 in module td_fused_top_tdf1_writeOutputs_unaligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_writeOutputs_unaligned.v:246$72 in module td_fused_top_tdf1_writeOutputs_unaligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_writeOutputs_unaligned.v:238$68 in module td_fused_top_tdf1_writeOutputs_unaligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_writeOutputs_unaligned.v:230$64 in module td_fused_top_tdf1_writeOutputs_unaligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_writeOutputs_unaligned.v:222$60 in module td_fused_top_tdf1_writeOutputs_unaligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_writeOutputs_unaligned.v:214$56 in module td_fused_top_tdf1_writeOutputs_unaligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_writeOutputs_unaligned.v:206$52 in module td_fused_top_tdf1_writeOutputs_unaligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_writeOutputs_unaligned.v:198$50 in module td_fused_top_tdf1_writeOutputs_unaligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_writeOutputs_unaligned.v:190$46 in module td_fused_top_tdf1_writeOutputs_unaligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_writeOutputs_unaligned.v:182$42 in module td_fused_top_tdf1_writeOutputs_unaligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_writeOutputs_unaligned.v:174$36 in module td_fused_top_tdf1_writeOutputs_unaligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_writeOutputs_unaligned.v:118$3 in module td_fused_top_tdf1_writeOutputs_unaligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_writeOutputs_unaligned.v:110$1 in module td_fused_top_tdf1_writeOutputs_unaligned.
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 1 redundant assignment.
Promoted 19 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\td_fused_top_tdf1_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_writeOutputs_unaligned.v:0$93'.
  Set init value: \ap_CS_fsm = 3'001
  Set init value: \outputCount_1 = 16'0000000000000000
  Set init value: \outputChanIdx_1 = 16'0000000000000000
  Set init value: \outputRow_8_0 = 16'0000000000000000
  Set init value: \outputRow_8_1 = 16'0000000000000000
  Set init value: \outputRow_8_2 = 16'0000000000000000
  Set init value: \outputRow_8_3 = 16'0000000000000000

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\td_fused_top_tdf1_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_writeOutputs_unaligned.v:0$93'.
Creating decoders for process `\td_fused_top_tdf1_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_writeOutputs_unaligned.v:331$92'.
Creating decoders for process `\td_fused_top_tdf1_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_writeOutputs_unaligned.v:254$76'.
     1/2: $2\ap_NS_fsm[2:0]
     2/2: $1\ap_NS_fsm[2:0]
Creating decoders for process `\td_fused_top_tdf1_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_writeOutputs_unaligned.v:246$72'.
     1/1: $1\out_data_we1[0:0]
Creating decoders for process `\td_fused_top_tdf1_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_writeOutputs_unaligned.v:238$68'.
     1/1: $1\out_data_ce1[0:0]
Creating decoders for process `\td_fused_top_tdf1_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_writeOutputs_unaligned.v:230$64'.
     1/1: $1\ap_sig_allocacmp_outputRow_8_3_load[15:0]
Creating decoders for process `\td_fused_top_tdf1_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_writeOutputs_unaligned.v:222$60'.
     1/1: $1\ap_sig_allocacmp_outputRow_8_2_load[15:0]
Creating decoders for process `\td_fused_top_tdf1_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_writeOutputs_unaligned.v:214$56'.
     1/1: $1\ap_sig_allocacmp_outputRow_8_1_load[15:0]
Creating decoders for process `\td_fused_top_tdf1_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_writeOutputs_unaligned.v:206$52'.
     1/1: $1\ap_sig_allocacmp_outputRow_8_0_load[15:0]
Creating decoders for process `\td_fused_top_tdf1_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_writeOutputs_unaligned.v:198$50'.
     1/1: $1\ap_ready[0:0]
Creating decoders for process `\td_fused_top_tdf1_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_writeOutputs_unaligned.v:190$46'.
     1/1: $1\ap_phi_mux_empty_phi_fu_90_p4[15:0]
Creating decoders for process `\td_fused_top_tdf1_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_writeOutputs_unaligned.v:182$42'.
     1/1: $1\ap_idle[0:0]
Creating decoders for process `\td_fused_top_tdf1_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_writeOutputs_unaligned.v:174$36'.
     1/1: $1\ap_done[0:0]
Creating decoders for process `\td_fused_top_tdf1_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_writeOutputs_unaligned.v:168$34'.
     1/1: $0\sub_ln94_reg_294[14:4]
Creating decoders for process `\td_fused_top_tdf1_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_writeOutputs_unaligned.v:162$30'.
     1/1: $0\outputRow_8_3[15:0]
Creating decoders for process `\td_fused_top_tdf1_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_writeOutputs_unaligned.v:156$26'.
     1/1: $0\outputRow_8_2[15:0]
Creating decoders for process `\td_fused_top_tdf1_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_writeOutputs_unaligned.v:150$22'.
     1/1: $0\outputRow_8_1[15:0]
Creating decoders for process `\td_fused_top_tdf1_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_writeOutputs_unaligned.v:144$18'.
     1/1: $0\outputRow_8_0[15:0]
Creating decoders for process `\td_fused_top_tdf1_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_writeOutputs_unaligned.v:138$16'.
     1/1: $0\outputCount_1[15:0]
Creating decoders for process `\td_fused_top_tdf1_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_writeOutputs_unaligned.v:132$12'.
     1/1: $0\outputChanIdx_1[15:0]
Creating decoders for process `\td_fused_top_tdf1_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_writeOutputs_unaligned.v:126$10'.
     1/1: $0\icmp_ln88_reg_307[0:0]
Creating decoders for process `\td_fused_top_tdf1_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_writeOutputs_unaligned.v:118$3'.
     1/1: $0\empty_reg_87[15:0]
Creating decoders for process `\td_fused_top_tdf1_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_writeOutputs_unaligned.v:110$1'.
     1/1: $0\ap_CS_fsm[2:0]

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\td_fused_top_tdf1_writeOutputs_unaligned.\ap_NS_fsm' from process `\td_fused_top_tdf1_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_writeOutputs_unaligned.v:254$76'.
No latch inferred for signal `\td_fused_top_tdf1_writeOutputs_unaligned.\out_data_we1' from process `\td_fused_top_tdf1_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_writeOutputs_unaligned.v:246$72'.
No latch inferred for signal `\td_fused_top_tdf1_writeOutputs_unaligned.\out_data_ce1' from process `\td_fused_top_tdf1_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_writeOutputs_unaligned.v:238$68'.
No latch inferred for signal `\td_fused_top_tdf1_writeOutputs_unaligned.\ap_sig_allocacmp_outputRow_8_3_load' from process `\td_fused_top_tdf1_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_writeOutputs_unaligned.v:230$64'.
No latch inferred for signal `\td_fused_top_tdf1_writeOutputs_unaligned.\ap_sig_allocacmp_outputRow_8_2_load' from process `\td_fused_top_tdf1_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_writeOutputs_unaligned.v:222$60'.
No latch inferred for signal `\td_fused_top_tdf1_writeOutputs_unaligned.\ap_sig_allocacmp_outputRow_8_1_load' from process `\td_fused_top_tdf1_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_writeOutputs_unaligned.v:214$56'.
No latch inferred for signal `\td_fused_top_tdf1_writeOutputs_unaligned.\ap_sig_allocacmp_outputRow_8_0_load' from process `\td_fused_top_tdf1_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_writeOutputs_unaligned.v:206$52'.
No latch inferred for signal `\td_fused_top_tdf1_writeOutputs_unaligned.\ap_ready' from process `\td_fused_top_tdf1_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_writeOutputs_unaligned.v:198$50'.
No latch inferred for signal `\td_fused_top_tdf1_writeOutputs_unaligned.\ap_phi_mux_empty_phi_fu_90_p4' from process `\td_fused_top_tdf1_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_writeOutputs_unaligned.v:190$46'.
No latch inferred for signal `\td_fused_top_tdf1_writeOutputs_unaligned.\ap_idle' from process `\td_fused_top_tdf1_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_writeOutputs_unaligned.v:182$42'.
No latch inferred for signal `\td_fused_top_tdf1_writeOutputs_unaligned.\ap_done' from process `\td_fused_top_tdf1_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_writeOutputs_unaligned.v:174$36'.

3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\td_fused_top_tdf1_writeOutputs_unaligned.\sub_ln94_reg_294 [3:0]' using process `\td_fused_top_tdf1_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_writeOutputs_unaligned.v:331$92'.
  created $dff cell `$procdff$161' with positive edge clock.
Creating register for signal `\td_fused_top_tdf1_writeOutputs_unaligned.\sub_ln94_reg_294 [14:4]' using process `\td_fused_top_tdf1_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_writeOutputs_unaligned.v:168$34'.
  created $dff cell `$procdff$162' with positive edge clock.
Creating register for signal `\td_fused_top_tdf1_writeOutputs_unaligned.\outputRow_8_3' using process `\td_fused_top_tdf1_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_writeOutputs_unaligned.v:162$30'.
  created $dff cell `$procdff$163' with positive edge clock.
Creating register for signal `\td_fused_top_tdf1_writeOutputs_unaligned.\outputRow_8_2' using process `\td_fused_top_tdf1_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_writeOutputs_unaligned.v:156$26'.
  created $dff cell `$procdff$164' with positive edge clock.
Creating register for signal `\td_fused_top_tdf1_writeOutputs_unaligned.\outputRow_8_1' using process `\td_fused_top_tdf1_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_writeOutputs_unaligned.v:150$22'.
  created $dff cell `$procdff$165' with positive edge clock.
Creating register for signal `\td_fused_top_tdf1_writeOutputs_unaligned.\outputRow_8_0' using process `\td_fused_top_tdf1_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_writeOutputs_unaligned.v:144$18'.
  created $dff cell `$procdff$166' with positive edge clock.
Creating register for signal `\td_fused_top_tdf1_writeOutputs_unaligned.\outputCount_1' using process `\td_fused_top_tdf1_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_writeOutputs_unaligned.v:138$16'.
  created $dff cell `$procdff$167' with positive edge clock.
Creating register for signal `\td_fused_top_tdf1_writeOutputs_unaligned.\outputChanIdx_1' using process `\td_fused_top_tdf1_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_writeOutputs_unaligned.v:132$12'.
  created $dff cell `$procdff$168' with positive edge clock.
Creating register for signal `\td_fused_top_tdf1_writeOutputs_unaligned.\icmp_ln88_reg_307' using process `\td_fused_top_tdf1_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_writeOutputs_unaligned.v:126$10'.
  created $dff cell `$procdff$169' with positive edge clock.
Creating register for signal `\td_fused_top_tdf1_writeOutputs_unaligned.\empty_reg_87' using process `\td_fused_top_tdf1_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_writeOutputs_unaligned.v:118$3'.
  created $dff cell `$procdff$170' with positive edge clock.
Creating register for signal `\td_fused_top_tdf1_writeOutputs_unaligned.\ap_CS_fsm' using process `\td_fused_top_tdf1_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_writeOutputs_unaligned.v:110$1'.
  created $dff cell `$procdff$171' with positive edge clock.

3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `td_fused_top_tdf1_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_writeOutputs_unaligned.v:0$93'.
Removing empty process `td_fused_top_tdf1_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_writeOutputs_unaligned.v:331$92'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf1_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_writeOutputs_unaligned.v:254$76'.
Removing empty process `td_fused_top_tdf1_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_writeOutputs_unaligned.v:254$76'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf1_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_writeOutputs_unaligned.v:246$72'.
Removing empty process `td_fused_top_tdf1_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_writeOutputs_unaligned.v:246$72'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf1_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_writeOutputs_unaligned.v:238$68'.
Removing empty process `td_fused_top_tdf1_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_writeOutputs_unaligned.v:238$68'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf1_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_writeOutputs_unaligned.v:230$64'.
Removing empty process `td_fused_top_tdf1_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_writeOutputs_unaligned.v:230$64'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf1_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_writeOutputs_unaligned.v:222$60'.
Removing empty process `td_fused_top_tdf1_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_writeOutputs_unaligned.v:222$60'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf1_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_writeOutputs_unaligned.v:214$56'.
Removing empty process `td_fused_top_tdf1_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_writeOutputs_unaligned.v:214$56'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf1_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_writeOutputs_unaligned.v:206$52'.
Removing empty process `td_fused_top_tdf1_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_writeOutputs_unaligned.v:206$52'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf1_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_writeOutputs_unaligned.v:198$50'.
Removing empty process `td_fused_top_tdf1_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_writeOutputs_unaligned.v:198$50'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf1_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_writeOutputs_unaligned.v:190$46'.
Removing empty process `td_fused_top_tdf1_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_writeOutputs_unaligned.v:190$46'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf1_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_writeOutputs_unaligned.v:182$42'.
Removing empty process `td_fused_top_tdf1_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_writeOutputs_unaligned.v:182$42'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf1_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_writeOutputs_unaligned.v:174$36'.
Removing empty process `td_fused_top_tdf1_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_writeOutputs_unaligned.v:174$36'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf1_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_writeOutputs_unaligned.v:168$34'.
Removing empty process `td_fused_top_tdf1_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_writeOutputs_unaligned.v:168$34'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf1_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_writeOutputs_unaligned.v:162$30'.
Removing empty process `td_fused_top_tdf1_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_writeOutputs_unaligned.v:162$30'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf1_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_writeOutputs_unaligned.v:156$26'.
Removing empty process `td_fused_top_tdf1_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_writeOutputs_unaligned.v:156$26'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf1_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_writeOutputs_unaligned.v:150$22'.
Removing empty process `td_fused_top_tdf1_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_writeOutputs_unaligned.v:150$22'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf1_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_writeOutputs_unaligned.v:144$18'.
Removing empty process `td_fused_top_tdf1_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_writeOutputs_unaligned.v:144$18'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf1_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_writeOutputs_unaligned.v:138$16'.
Removing empty process `td_fused_top_tdf1_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_writeOutputs_unaligned.v:138$16'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf1_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_writeOutputs_unaligned.v:132$12'.
Removing empty process `td_fused_top_tdf1_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_writeOutputs_unaligned.v:132$12'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf1_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_writeOutputs_unaligned.v:126$10'.
Removing empty process `td_fused_top_tdf1_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_writeOutputs_unaligned.v:126$10'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf1_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_writeOutputs_unaligned.v:118$3'.
Removing empty process `td_fused_top_tdf1_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_writeOutputs_unaligned.v:118$3'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf1_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_writeOutputs_unaligned.v:110$1'.
Removing empty process `td_fused_top_tdf1_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_writeOutputs_unaligned.v:110$1'.
Cleaned up 23 empty switches.

3.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module td_fused_top_tdf1_writeOutputs_unaligned.
<suppressed ~36 debug messages>

4. Executing OPT pass (performing simple optimizations).

4.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module td_fused_top_tdf1_writeOutputs_unaligned.

4.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\td_fused_top_tdf1_writeOutputs_unaligned'.
<suppressed ~39 debug messages>
Removed a total of 13 cells.

4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \td_fused_top_tdf1_writeOutputs_unaligned..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$100.
Removed 1 multiplexer ports.
<suppressed ~21 debug messages>

4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \td_fused_top_tdf1_writeOutputs_unaligned.
Performed a total of 0 changes.

4.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\td_fused_top_tdf1_writeOutputs_unaligned'.
<suppressed ~12 debug messages>
Removed a total of 4 cells.

4.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $procdff$171 ($dff) from module td_fused_top_tdf1_writeOutputs_unaligned (D = \ap_NS_fsm, Q = \ap_CS_fsm, rval = 3'001).
Adding SRST signal on $procdff$170 ($dff) from module td_fused_top_tdf1_writeOutputs_unaligned (D = $procmux$153_Y, Q = \empty_reg_87, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$173 ($sdff) from module td_fused_top_tdf1_writeOutputs_unaligned (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_writeOutputs_unaligned.v:275$80_Y, Q = \empty_reg_87).
Adding EN signal on $procdff$169 ($dff) from module td_fused_top_tdf1_writeOutputs_unaligned (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_writeOutputs_unaligned.v:297$85_Y, Q = \icmp_ln88_reg_307).
Adding EN signal on $procdff$168 ($dff) from module td_fused_top_tdf1_writeOutputs_unaligned (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_writeOutputs_unaligned.v:305$89_Y, Q = \outputChanIdx_1).
Adding SRST signal on $auto$ff.cc:262:slice$176 ($dffe) from module td_fused_top_tdf1_writeOutputs_unaligned (D = \add_ln96_fu_262_p2, Q = \outputChanIdx_1, rval = 16'0000000000000000).
Adding EN signal on $procdff$167 ($dff) from module td_fused_top_tdf1_writeOutputs_unaligned (D = $procmux$129_Y, Q = \outputCount_1).
Adding SRST signal on $auto$ff.cc:262:slice$178 ($dffe) from module td_fused_top_tdf1_writeOutputs_unaligned (D = \empty_reg_87, Q = \outputCount_1, rval = 16'0000000000000000).
Adding EN signal on $procdff$162 ($dff) from module td_fused_top_tdf1_writeOutputs_unaligned (D = $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_writeOutputs_unaligned.v:311$91_Y [14:4], Q = \sub_ln94_reg_294 [14:4]).
Setting constant 0-bit at position 0 on $procdff$161 ($dff) from module td_fused_top_tdf1_writeOutputs_unaligned.
Setting constant 0-bit at position 1 on $procdff$161 ($dff) from module td_fused_top_tdf1_writeOutputs_unaligned.
Setting constant 0-bit at position 2 on $procdff$161 ($dff) from module td_fused_top_tdf1_writeOutputs_unaligned.
Setting constant 0-bit at position 3 on $procdff$161 ($dff) from module td_fused_top_tdf1_writeOutputs_unaligned.

4.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \td_fused_top_tdf1_writeOutputs_unaligned..
Removed 9 unused cells and 141 unused wires.
<suppressed ~13 debug messages>

4.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module td_fused_top_tdf1_writeOutputs_unaligned.

4.9. Rerunning OPT passes. (Maybe there is more to do..)

4.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \td_fused_top_tdf1_writeOutputs_unaligned..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~12 debug messages>

4.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \td_fused_top_tdf1_writeOutputs_unaligned.
Performed a total of 0 changes.

4.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\td_fused_top_tdf1_writeOutputs_unaligned'.
Removed a total of 0 cells.

4.13. Executing OPT_DFF pass (perform DFF optimizations).

4.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \td_fused_top_tdf1_writeOutputs_unaligned..

4.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module td_fused_top_tdf1_writeOutputs_unaligned.

4.16. Finished OPT passes. (There is nothing left to do.)

5. Printing statistics.

=== td_fused_top_tdf1_writeOutputs_unaligned ===

   Number of wires:                 76
   Number of wire bits:            685
   Number of public wires:          53
   Number of public wire bits:     660
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 50
     $add                           64
     $and                            9
     $dff                           64
     $dffe                          12
     $eq                            47
     $logic_not                      2
     $mux                           74
     $not                            2
     $or                             2
     $pmux                           3
     $sdff                           3
     $sdffce                        32
     $sdffe                         16
     $sub                           15

End of script. Logfile hash: e1e577bcea, CPU: user 0.09s system 0.00s, MEM: 12.81 MB peak
Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)
Time spent: 28% 4x opt_expr (0 sec), 28% 2x read_verilog (0 sec), ...
