{"Source Block": ["hdl/projects/daq1/cpld/daq1_cpld.v@227:252@HdlStmProcess", "    end\n  end\n\n  // Internal register write access\n\n  always @(negedge fmc_spi_sclk) begin\n    if ((fpga_to_cpld == 1'b1) &&\n        (cpld_spicsn == 1'b0) &&\n        (fmc_spi_counter == 8'h18)) begin\n      case (fmc_cpld_addr[6:0])\n        ADC_CONTROL_ADDR :\n          adc_control <= cpld_wdata;\n        DAC_CONTROL_ADDR :\n          dac_control <= cpld_wdata;\n        CLK_CONTROL_ADDR :\n          clk_control <= cpld_wdata;\n        IRQ_MASK_ADDR:\n          cpld_irq_mask <= cpld_wdata;\n      endcase\n    end\n  end\n\n  always @(posedge fmc_spi_sclk or posedge fmc_spi_csn) begin\n    if (fmc_spi_csn == 1'b1) begin\n      cpld_wdata <= 8'h0;\n    end else begin\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[232, "  always @(negedge fmc_spi_sclk) begin\n"]], "Add": [[232, "  always @(fpga_to_cpld, cpld_spicsn, fmc_spi_counter) begin\n"]]}}