	; Module start
	.compiler_version	"TASKING VX-toolset for AURIX Development Studio (non-commercial): C compiler v1.1r8 Build 22011964"
	.compiler_invocation	"ctc -f cc12908a --dep-file=BasicSw/Mcal/generate/src/Port_PBcfg.d -c99 --fp-model=3cflnrSTz -D__CPU__=tc38x -D__CPU_TC38X__ --core=tc1.6.2 --fp-model=+float -D__CPU__=tc38x -IC:\\\\WORK\\\\Aurix-Workspace_JG_TSW\\\\JG_TSW\\\\JG_TSW -IC:\\\\WORK\\\\Aurix-Workspace_JG_TSW\\\\JG_TSW\\\\JG_TSW\\\\AppSw -IC:\\\\WORK\\\\Aurix-Workspace_JG_TSW\\\\JG_TSW\\\\JG_TSW\\\\AppSw\\\\Infra -IC:\\\\WORK\\\\Aurix-Workspace_JG_TSW\\\\JG_TSW\\\\JG_TSW\\\\AppSw\\\\Infra\\\\Cfg_Ssw -IC:\\\\WORK\\\\Aurix-Workspace_JG_TSW\\\\JG_TSW\\\\JG_TSW\\\\AppSw\\\\Infra\\\\Cfg_Ssw\\\\inc -IC:\\\\WORK\\\\Aurix-Workspace_JG_TSW\\\\JG_TSW\\\\JG_TSW\\\\AppSw\\\\TestSw -IC:\\\\WORK\\\\Aurix-Workspace_JG_TSW\\\\JG_TSW\\\\JG_TSW\\\\AppSw\\\\TestSw\\\\inc -IC:\\\\WORK\\\\Aurix-Workspace_JG_TSW\\\\JG_TSW\\\\JG_TSW\\\\BasicSw -IC:\\\\WORK\\\\Aurix-Workspace_JG_TSW\\\\JG_TSW\\\\JG_TSW\\\\BasicSw\\\\Cdd -IC:\\\\WORK\\\\Aurix-Workspace_JG_TSW\\\\JG_TSW\\\\JG_TSW\\\\BasicSw\\\\Cdd\\\\Adi -IC:\\\\WORK\\\\Aurix-Workspace_JG_TSW\\\\JG_TSW\\\\JG_TSW\\\\BasicSw\\\\Cdd\\\\Adi\\\\Include -IC:\\\\WORK\\\\Aurix-Workspace_JG_TSW\\\\JG_TSW\\\\JG_TSW\\\\BasicSw\\\\Cdd\\\\Adi\\\\Include\\\\HAL -IC:\\\\WORK\\\\Aurix-Workspace_JG_TSW\\\\JG_TSW\\\\JG_TSW\\\\BasicSw\\\\Cdd\\\\Adi\\\\Include\\\\application -IC:\\\\WORK\\\\Aurix-Workspace_JG_TSW\\\\JG_TSW\\\\JG_TSW\\\\BasicSw\\\\Cdd\\\\Adi\\\\Source -IC:\\\\WORK\\\\Aurix-Workspace_JG_TSW\\\\JG_TSW\\\\JG_TSW\\\\BasicSw\\\\Cdd\\\\Adi\\\\Source\\\\configuration_files -IC:\\\\WORK\\\\Aurix-Workspace_JG_TSW\\\\JG_TSW\\\\JG_TSW\\\\BasicSw\\\\Cdd\\\\Adi\\\\Source\\\\container_files -IC:\\\\WORK\\\\Aurix-Workspace_JG_TSW\\\\JG_TSW\\\\JG_TSW\\\\BasicSw\\\\Cdd\\\\Adi\\\\Source\\\\container_files\\\\bms_scripts -IC:\\\\WORK\\\\Aurix-Workspace_JG_TSW\\\\JG_TSW\\\\JG_TSW\\\\BasicSw\\\\Cdd\\\\Adi\\\\Source\\\\otap_files -IC:\\\\WORK\\\\Aurix-Workspace_JG_TSW\\\\JG_TSW\\\\JG_TSW\\\\BasicSw\\\\Cdd\\\\Adi\\\\WBMS_Interface_Lib-Rel2.2.0 -IC:\\\\WORK\\\\Aurix-Workspace_JG_TSW\\\\JG_TSW\\\\JG_TSW\\\\BasicSw\\\\Cdd\\\\Adi\\\\WBMS_Interface_Lib-Rel2.2.0\\\\API -IC:\\\\WORK\\\\Aurix-Workspace_JG_TSW\\\\JG_TSW\\\\JG_TSW\\\\BasicSw\\\\Cdd\\\\Adi\\\\WBMS_Interface_Lib-Rel2.2.0\\\\Include -IC:\\\\WORK\\\\Aurix-Workspace_JG_TSW\\\\JG_TSW\\\\JG_TSW\\\\BasicSw\\\\Cdd\\\\Cmic -IC:\\\\WORK\\\\Aurix-Workspace_JG_TSW\\\\JG_TSW\\\\JG_TSW\\\\BasicSw\\\\Cdd\\\\Pmic -IC:\\\\WORK\\\\Aurix-Workspace_JG_TSW\\\\JG_TSW\\\\JG_TSW\\\\BasicSw\\\\Cdd\\\\Pmic\\\\inc -IC:\\\\WORK\\\\Aurix-Workspace_JG_TSW\\\\JG_TSW\\\\JG_TSW\\\\BasicSw\\\\Infra -IC:\\\\WORK\\\\Aurix-Workspace_JG_TSW\\\\JG_TSW\\\\JG_TSW\\\\BasicSw\\\\Infra\\\\Autosar_Srv -IC:\\\\WORK\\\\Aurix-Workspace_JG_TSW\\\\JG_TSW\\\\JG_TSW\\\\BasicSw\\\\Infra\\\\Autosar_Srv\\\\AS422 -IC:\\\\WORK\\\\Aurix-Workspace_JG_TSW\\\\JG_TSW\\\\JG_TSW\\\\BasicSw\\\\Infra\\\\Integration -IC:\\\\WORK\\\\Aurix-Workspace_JG_TSW\\\\JG_TSW\\\\JG_TSW\\\\BasicSw\\\\Infra\\\\Platform -IC:\\\\WORK\\\\Aurix-Workspace_JG_TSW\\\\JG_TSW\\\\JG_TSW\\\\BasicSw\\\\Infra\\\\Sfr -IC:\\\\WORK\\\\Aurix-Workspace_JG_TSW\\\\JG_TSW\\\\JG_TSW\\\\BasicSw\\\\Infra\\\\Sfr\\\\TC38xA -IC:\\\\WORK\\\\Aurix-Workspace_JG_TSW\\\\JG_TSW\\\\JG_TSW\\\\BasicSw\\\\Infra\\\\Sfr\\\\TC38xA\\\\_Reg -IC:\\\\WORK\\\\Aurix-Workspace_JG_TSW\\\\JG_TSW\\\\JG_TSW\\\\BasicSw\\\\Infra\\\\Ssc -IC:\\\\WORK\\\\Aurix-Workspace_JG_TSW\\\\JG_TSW\\\\JG_TSW\\\\BasicSw\\\\Infra\\\\Ssc\\\\Adc -IC:\\\\WORK\\\\Aurix-Workspace_JG_TSW\\\\JG_TSW\\\\JG_TSW\\\\BasicSw\\\\Infra\\\\Ssc\\\\Adc\\\\inc -IC:\\\\WORK\\\\Aurix-Workspace_JG_TSW\\\\JG_TSW\\\\JG_TSW\\\\BasicSw\\\\Infra\\\\Ssc\\\\Can_17_McmCan -IC:\\\\WORK\\\\Aurix-Workspace_JG_TSW\\\\JG_TSW\\\\JG_TSW\\\\BasicSw\\\\Infra\\\\Ssc\\\\Can_17_McmCan\\\\inc -IC:\\\\WORK\\\\Aurix-Workspace_JG_TSW\\\\JG_TSW\\\\JG_TSW\\\\BasicSw\\\\Infra\\\\Ssc\\\\Dio -IC:\\\\WORK\\\\Aurix-Workspace_JG_TSW\\\\JG_TSW\\\\JG_TSW\\\\BasicSw\\\\Infra\\\\Ssc\\\\Dio\\\\inc -IC:\\\\WORK\\\\Aurix-Workspace_JG_TSW\\\\JG_TSW\\\\JG_TSW\\\\BasicSw\\\\Infra\\\\Ssc\\\\Dma -IC:\\\\WORK\\\\Aurix-Workspace_JG_TSW\\\\JG_TSW\\\\JG_TSW\\\\BasicSw\\\\Infra\\\\Ssc\\\\Dma\\\\inc -IC:\\\\WORK\\\\Aurix-Workspace_JG_TSW\\\\JG_TSW\\\\JG_TSW\\\\BasicSw\\\\Infra\\\\Ssc\\\\FlsLoader -IC:\\\\WORK\\\\Aurix-Workspace_JG_TSW\\\\JG_TSW\\\\JG_TSW\\\\BasicSw\\\\Infra\\\\Ssc\\\\FlsLoader\\\\inc -IC:\\\\WORK\\\\Aurix-Workspace_JG_TSW\\\\JG_TSW\\\\JG_TSW\\\\BasicSw\\\\Infra\\\\Ssc\\\\Fls_17_Dmu -IC:\\\\WORK\\\\Aurix-Workspace_JG_TSW\\\\JG_TSW\\\\JG_TSW\\\\BasicSw\\\\Infra\\\\Ssc\\\\Fls_17_Dmu\\\\inc -IC:\\\\WORK\\\\Aurix-Workspace_JG_TSW\\\\JG_TSW\\\\JG_TSW\\\\BasicSw\\\\Infra\\\\Ssc\\\\Gpt -IC:\\\\WORK\\\\Aurix-Workspace_JG_TSW\\\\JG_TSW\\\\JG_TSW\\\\BasicSw\\\\Infra\\\\Ssc\\\\Gpt\\\\inc -IC:\\\\WORK\\\\Aurix-Workspace_JG_TSW\\\\JG_TSW\\\\JG_TSW\\\\BasicSw\\\\Infra\\\\Ssc\\\\Icu_17_TimerIp -IC:\\\\WORK\\\\Aurix-Workspace_JG_TSW\\\\JG_TSW\\\\JG_TSW\\\\BasicSw\\\\Infra\\\\Ssc\\\\Icu_17_TimerIp\\\\inc -IC:\\\\WORK\\\\Aurix-Workspace_JG_TSW\\\\JG_TSW\\\\JG_TSW\\\\BasicSw\\\\Infra\\\\Ssc\\\\Irq -IC:\\\\WORK\\\\Aurix-Workspace_JG_TSW\\\\JG_TSW\\\\JG_TSW\\\\BasicSw\\\\Infra\\\\Ssc\\\\Irq\\\\inc -IC:\\\\WORK\\\\Aurix-Workspace_JG_TSW\\\\JG_TSW\\\\JG_TSW\\\\BasicSw\\\\Infra\\\\Ssc\\\\Lin_17_AscLin -IC:\\\\WORK\\\\Aurix-Workspace_JG_TSW\\\\JG_TSW\\\\JG_TSW\\\\BasicSw\\\\Infra\\\\Ssc\\\\Lin_17_AscLin\\\\inc -IC:\\\\WORK\\\\Aurix-Workspace_JG_TSW\\\\JG_TSW\\\\JG_TSW\\\\BasicSw\\\\Infra\\\\Ssc\\\\McalLib -IC:\\\\WORK\\\\Aurix-Workspace_JG_TSW\\\\JG_TSW\\\\JG_TSW\\\\BasicSw\\\\Infra\\\\Ssc\\\\McalLib\\\\inc -IC:\\\\WORK\\\\Aurix-Workspace_JG_TSW\\\\JG_TSW\\\\JG_TSW\\\\BasicSw\\\\Infra\\\\Ssc\\\\McalLib\\\\inc\\\\AS422 -IC:\\\\WORK\\\\Aurix-Workspace_JG_TSW\\\\JG_TSW\\\\JG_TSW\\\\BasicSw\\\\Infra\\\\Ssc\\\\Mcu -IC:\\\\WORK\\\\Aurix-Workspace_JG_TSW\\\\JG_TSW\\\\JG_TSW\\\\BasicSw\\\\Infra\\\\Ssc\\\\Mcu\\\\inc -IC:\\\\WORK\\\\Aurix-Workspace_JG_TSW\\\\JG_TSW\\\\JG_TSW\\\\BasicSw\\\\Infra\\\\Ssc\\\\Port -IC:\\\\WORK\\\\Aurix-Workspace_JG_TSW\\\\JG_TSW\\\\JG_TSW\\\\BasicSw\\\\Infra\\\\Ssc\\\\Port\\\\inc -IC:\\\\WORK\\\\Aurix-Workspace_JG_TSW\\\\JG_TSW\\\\JG_TSW\\\\BasicSw\\\\Infra\\\\Ssc\\\\Spi -IC:\\\\WORK\\\\Aurix-Workspace_JG_TSW\\\\JG_TSW\\\\JG_TSW\\\\BasicSw\\\\Infra\\\\Ssc\\\\Spi\\\\inc -IC:\\\\WORK\\\\Aurix-Workspace_JG_TSW\\\\JG_TSW\\\\JG_TSW\\\\BasicSw\\\\Infra\\\\Ssw -IC:\\\\WORK\\\\Aurix-Workspace_JG_TSW\\\\JG_TSW\\\\JG_TSW\\\\BasicSw\\\\Infra\\\\Ssw\\\\inc -IC:\\\\WORK\\\\Aurix-Workspace_JG_TSW\\\\JG_TSW\\\\JG_TSW\\\\BasicSw\\\\Mcal -IC:\\\\WORK\\\\Aurix-Workspace_JG_TSW\\\\JG_TSW\\\\JG_TSW\\\\BasicSw\\\\Mcal\\\\generate -IC:\\\\WORK\\\\Aurix-Workspace_JG_TSW\\\\JG_TSW\\\\JG_TSW\\\\BasicSw\\\\Mcal\\\\generate\\\\inc -g2 -w544 -w557 -t4 --language=+volatile -N0 -O0 -Y0 -Z0 --compact-max-size=200 --misrac-version=2004 -o BasicSw/Mcal/generate/src/Port_PBcfg.src ../BasicSw/Mcal/generate/src/Port_PBcfg.c"
	.compiler_name		"ctc"
	;source	'../BasicSw/Mcal/generate/src/Port_PBcfg.c'

	
$TC162
	
	.sdecl	'.rodata.Port_PBcfg.Port_kConfiguration',data,rom,cluster('Port_kConfiguration')
	.sect	'.rodata.Port_PBcfg.Port_kConfiguration'
	.align	4
Port_kConfiguration:	.type	object
	.size	Port_kConfiguration,952
	.space	1
	.byte	128,128,128,128
	.byte	128,128,128
	.space	1
	.byte	128,128,128,128
	.byte	16,16,16
	.space	12
	.byte	255,30
	.space	2
	.byte	255,30
	.space	2
	.byte	128,16,16,16,16,16,16,16
	.space	1
	.byte	16,16,16,16
	.byte	16,16,16
	.space	4
	.byte	16,16,16,128,128,128,128,128
	.byte	16,16,16,16,16,16,16,16
	.space	12
	.byte	248
	.space	3
	.byte	248
	.space	3
	.byte	16,16,16,16,16,16,16,16
	.byte	16,16,16,16,16,16,16,16
	.space	5
	.byte	128,168
	.space	3
	.byte	128
	.space	2
	.byte	168
	.space	2
	.byte	16,16,16,16
	.byte	2
	.space	20
	.byte	128,168
	.space	3
	.byte	128
	.space	2
	.byte	168
	.space	2
	.byte	16,16,16,16
	.space	4
	.byte	128,128
	.space	5
	.byte	128,128,16,16,16,16,16,16
	.byte	16,2
	.space	11
	.byte	128,1
	.space	2
	.byte	128,1
	.space	2
	.byte	128,128
	.space	5
	.byte	16,16,16,16,16,16,16,16
	.byte	16
	.space	62
	.byte	16,16,16,16,16,16,16,16
	.byte	16,16,16,16
	.byte	16,16
	.space	22
	.byte	16,16,16,16,16,16,16,16
	.byte	16,16,16,16
	.byte	16,16
	.space	4
	.byte	144
	.space	1
	.byte	128
	.space	1
	.byte	16,16,16,16,16,16,16,16
	.byte	16,16,16,16
	.space	12
	.byte	4
	.space	3
	.byte	4
	.space	3
	.byte	144
	.space	1
	.byte	16
	.space	1
	.byte	16,16,16,16,16,16,16,16
	.byte	16,16,16,16
	.space	11
	.byte	128
	.space	3
	.byte	16,16,16,16
	.byte	16,128
	.space	26
	.byte	128
	.space	3
	.byte	16,16,16,16
	.byte	16
	.space	7
	.byte	152
	.space	2
	.byte	152
	.space	2
	.byte	16,16,16,16
	.byte	16,16,16
	.space	12
	.byte	72
	.space	3
	.byte	72
	.space	6
	.byte	16
	.space	2
	.byte	16
	.space	2
	.byte	16,16,16,16
	.byte	16,16,16
	.space	8
	.byte	16,16
	.space	2
	.byte	168
	.space	1
	.byte	168
	.space	4
	.byte	16
	.space	24
	.byte	16,16
	.space	2
	.byte	168
	.space	1
	.byte	168
	.space	4
	.byte	16
	.space	12
	.byte	16,16,16,16,16,16,16,16
	.space	28
	.byte	16,16,16,16,16,16,16,16
	.space	4
	.byte	152
	.space	1
	.byte	128,152,128,160
	.space	1
	.byte	160
	.space	4
	.byte	16,16,16,16
	.byte	20
	.space	11
	.byte	255
	.space	3
	.byte	255
	.space	3
	.byte	16,128,16,16,16,16,128,16
	.space	4
	.byte	16,16,16,16
	.space	12
	.byte	16,16,16,16,16,16,16,16
	.space	28
	.byte	16,16,16,16,16,16,16,16
	.space	4
	.byte	128,128
	.space	6
	.byte	16,16,16,16,16,16,16,16
	.space	12
	.byte	3
	.space	3
	.byte	3
	.space	3
	.byte	16,16
	.space	6
	.byte	16,16,16,16,16,16,16,16
	.space	12
	.byte	128
	.space	35
	.byte	128
	.space	11
	.byte	16
	.space	5
	.byte	16,16,16,16,16,16,16,16
	.byte	16,16
	.space	20
	.byte	16
	.space	5
	.byte	16,16,16,16,16,16,16,16
	.byte	16,16
	.space	19
	.byte	16
	.space	35
	.byte	16
	.space	4
	.sdecl	'.rodata.Port_PBcfg.Port_DiscSet',data,rom,cluster('Port_DiscSet')
	.sect	'.rodata.Port_PBcfg.Port_DiscSet'
	.align	2
Port_DiscSet:	.type	object
	.size	Port_DiscSet,24
	.space	20
	.word	3
	.sdecl	'.rodata.Port_PBcfg.Port_kLVDSConfig',data,rom,cluster('Port_kLVDSConfig')
	.sect	'.rodata.Port_PBcfg.Port_kLVDSConfig'
	.align	4
Port_kLVDSConfig:	.type	object
	.size	Port_kLVDSConfig,112
	.word	21504,21504,-65536,-65536,-65536,-65536,-65536,-65536
	.word	-65536,-65536,-65536,-65536,4,-65536,4,4
	.word	21504,-65536,-65536,-65536,-65536,21504,21504,-65536
	.word	-65536,-65536,-65536,-65536
	.sdecl	'.rodata.Port_PBcfg.Port_kPCSRConfig',data,rom,cluster('Port_kPCSRConfig')
	.sect	'.rodata.Port_PBcfg.Port_kPCSRConfig'
	.align	2
Port_kPCSRConfig:	.type	object
	.size	Port_kPCSRConfig,20
	.space	20
	.sdecl	'.rodata.Port_PBcfg.Port_kPinSupportedModes',data,rom,cluster('Port_kPinSupportedModes')
	.sect	'.rodata.Port_PBcfg.Port_kPinSupportedModes'
	.align	4
Port_kPinSupportedModes:	.type	object
	.size	Port_kPinSupportedModes,272
	.byte	175,247,255,223,223,255,247,255
	.byte	239,255,207,31
	.byte	131
	.space	6
	.byte	51,27,83,31
	.byte	27
	.space	8
	.byte	255,159,255,159,255,255,191,251
	.byte	255,47,3,11
	.space	4
	.byte	79,63,59,91,63,255,127,111
	.byte	31
	.space	7
	.byte	103,111,251,219,231,35,255,3
	.byte	3,171,155,251,255,67,67,3
	.byte	67,39
	.space	14
	.byte	191,107,255,111
	.space	12
	.byte	255,135,79,63,67,195,219,159
	.byte	143,255,251
	.space	5
	.byte	111,15,111,47,223,239,239,159
	.byte	203
	.space	7
	.byte	47,3,1,127
	.space	2
	.byte	31,167,191,155,255,139,155,187
	.byte	11
	.space	1
	.byte	7,3,39,15,15,15,135,143
	.space	8
	.byte	191,191,63,59,87,23,51,31
	.byte	55,19,55,31
	.space	4
	.byte	3,255,51,7,47,111,55,7
	.space	8
	.byte	3,3,71,119,247,71,51,23
	.space	8
	.byte	87,63,255,191,255,255,255,95
	.byte	175,255,191,207,255,191,139,139
	.space	1
	.byte	183,131,151,151
	.byte	151
	.space	10
	.byte	1,1,1,1,1,1,1,1
	.byte	1,1,1,1
	.byte	1,1,1
	.space	1
	.sdecl	'.rodata.Port_PBcfg.Port_Config',data,rom,cluster('Port_Config')
	.sect	'.rodata.Port_PBcfg.Port_Config'
	.global	Port_Config
	.align	4
Port_Config:	.type	object
	.size	Port_Config,20
	.word	Port_kConfiguration,Port_DiscSet,Port_kPinSupportedModes,Port_kLVDSConfig
	.word	Port_kPCSRConfig
	.sdecl	'.debug_info',debug
	.sect	'.debug_info'
.L3:
	.word	1649
	.half	3
	.word	.L4
	.byte	4
.L2:
	.byte	1
	.byte	'../BasicSw/Mcal/generate/src/Port_PBcfg.c',0
	.byte	'TASKING VX-toolset for AURIX Development Studio (non-commercial): C compiler',0
	.byte	'C:\\WORK\\Aurix-Workspace_JG_TSW\\JG_TSW\\JG_TSW\\TriCore Debug (TASKING)\\',0,12,1
	.word	.L5
	.byte	2,1,3
	.word	207
	.byte	4
	.byte	'__codeptr',0,1,1,1
	.word	209
	.byte	5
	.byte	'unsigned char',0,1,8,4
	.byte	'uint8',0,2,105,29
	.word	232
	.byte	5
	.byte	'unsigned short int',0,2,7,4
	.byte	'uint16',0,2,109,29
	.word	263
	.byte	5
	.byte	'unsigned long int',0,4,7,4
	.byte	'uint32',0,2,113,29
	.word	300
	.byte	5
	.byte	'unsigned int',0,4,7,4
	.byte	'unsigned_int',0,3,75,22
	.word	336
	.byte	6,4,194,1,9,16,7
	.byte	'PC0',0
	.word	232
	.byte	1,2,35,0,7
	.byte	'PC1',0
	.word	232
	.byte	1,2,35,1,7
	.byte	'PC2',0
	.word	232
	.byte	1,2,35,2,7
	.byte	'PC3',0
	.word	232
	.byte	1,2,35,3,7
	.byte	'PC4',0
	.word	232
	.byte	1,2,35,4,7
	.byte	'PC5',0
	.word	232
	.byte	1,2,35,5,7
	.byte	'PC6',0
	.word	232
	.byte	1,2,35,6,7
	.byte	'PC7',0
	.word	232
	.byte	1,2,35,7,7
	.byte	'PC8',0
	.word	232
	.byte	1,2,35,8,7
	.byte	'PC9',0
	.word	232
	.byte	1,2,35,9,7
	.byte	'PC10',0
	.word	232
	.byte	1,2,35,10,7
	.byte	'PC11',0
	.word	232
	.byte	1,2,35,11,7
	.byte	'PC12',0
	.word	232
	.byte	1,2,35,12,7
	.byte	'PC13',0
	.word	232
	.byte	1,2,35,13,7
	.byte	'PC14',0
	.word	232
	.byte	1,2,35,14,7
	.byte	'PC15',0
	.word	232
	.byte	1,2,35,15,0,4
	.byte	'Port_n_ControlType',0,4,214,1,3
	.word	373
	.byte	6,4,218,1,9,4,8
	.byte	'P0',0,1
	.word	232
	.byte	1,7,2,35,0,8
	.byte	'P1',0,1
	.word	232
	.byte	1,6,2,35,0,8
	.byte	'P2',0,1
	.word	232
	.byte	1,5,2,35,0,8
	.byte	'P3',0,1
	.word	232
	.byte	1,4,2,35,0,8
	.byte	'P4',0,1
	.word	232
	.byte	1,3,2,35,0,8
	.byte	'P5',0,1
	.word	232
	.byte	1,2,2,35,0,8
	.byte	'P6',0,1
	.word	232
	.byte	1,1,2,35,0,8
	.byte	'P7',0,1
	.word	232
	.byte	1,0,2,35,0,8
	.byte	'P8',0,1
	.word	232
	.byte	1,7,2,35,1,8
	.byte	'P9',0,1
	.word	232
	.byte	1,6,2,35,1,8
	.byte	'P10',0,1
	.word	232
	.byte	1,5,2,35,1,8
	.byte	'P11',0,1
	.word	232
	.byte	1,4,2,35,1,8
	.byte	'P12',0,1
	.word	232
	.byte	1,3,2,35,1,8
	.byte	'P13',0,1
	.word	232
	.byte	1,2,2,35,1,8
	.byte	'P14',0,1
	.word	232
	.byte	1,1,2,35,1,8
	.byte	'P15',0,1
	.word	232
	.byte	1,0,2,35,1,8
	.byte	'reserved',0,2
	.word	263
	.byte	16,0,2,35,2,0,4
	.byte	'Port_n_PinType',0,4,239,1,3
	.word	622
	.byte	9,16
	.word	232
	.byte	10,15,0,6,4,247,1,9,16,7
	.byte	'U',0
	.word	903
	.byte	16,2,35,0,0,4
	.byte	'Port_n_ModeType',0,4,252,1,3
	.word	912
	.byte	6,4,131,2,9,56,7
	.byte	'PinControl',0
	.word	373
	.byte	16,2,35,0,7
	.byte	'PinLevel',0
	.word	622
	.byte	4,2,35,16,7
	.byte	'DriverStrength0',0
	.word	300
	.byte	4,2,35,20,7
	.byte	'DriverStrength1',0
	.word	300
	.byte	4,2,35,24,7
	.byte	'ModeChangeControl',0
	.word	622
	.byte	4,2,35,28,7
	.byte	'DirChangeControl',0
	.word	622
	.byte	4,2,35,32,7
	.byte	'PinControl2',0
	.word	373
	.byte	16,2,35,36,7
	.byte	'EmergencyStopConf',0
	.word	622
	.byte	4,2,35,52,0,4
	.byte	'Port_n_ConfigType',0,4,155,2,3
	.word	955
	.byte	6,4,161,2,9,28,7
	.byte	'LPCR0',0
	.word	300
	.byte	4,2,35,0,7
	.byte	'LPCR1',0
	.word	300
	.byte	4,2,35,4,7
	.byte	'LPCR2',0
	.word	300
	.byte	4,2,35,8,7
	.byte	'LPCR3',0
	.word	300
	.byte	4,2,35,12,7
	.byte	'LPCR4',0
	.word	300
	.byte	4,2,35,16,7
	.byte	'LPCR5',0
	.word	300
	.byte	4,2,35,20,7
	.byte	'LPCR6',0
	.word	300
	.byte	4,2,35,24,0,4
	.byte	'Port_n_LVDSConfigType',0,4,185,2,3
	.word	1178
	.byte	4
	.byte	'Port_n_PCSRConfigType',0,4,189,2,16
	.word	300
	.byte	11
	.word	955
	.byte	3
	.word	1352
	.byte	11
	.word	300
	.byte	3
	.word	1362
	.byte	11
	.word	912
	.byte	3
	.word	1372
	.byte	11
	.word	1178
	.byte	3
	.word	1382
	.byte	11
	.word	300
	.byte	3
	.word	1392
	.byte	6,4,196,2,9,20,7
	.byte	'PortConfigSetPtr',0
	.word	1357
	.byte	4,2,35,0,7
	.byte	'PDiscSet',0
	.word	1367
	.byte	4,2,35,4,7
	.byte	'PortPinHwSupportedModes',0
	.word	1377
	.byte	4,2,35,8,7
	.byte	'Port_LVDSConfigTypePtr',0
	.word	1387
	.byte	4,2,35,12,7
	.byte	'Port_PCSRConfigTypePtr',0
	.word	1397
	.byte	4,2,35,16,0,4
	.byte	'Port_ConfigType',0,4,212,2,3
	.word	1402
.L18:
	.byte	11
	.word	1402
	.byte	9,184,7
	.word	955
	.byte	10,16,0
.L19:
	.byte	11
	.word	1580
	.byte	9,24
	.word	300
	.byte	10,5,0
.L20:
	.byte	11
	.word	1595
	.byte	9,112
	.word	1178
	.byte	10,3,0
.L21:
	.byte	11
	.word	1609
	.byte	9,20
	.word	300
	.byte	10,4,0
.L22:
	.byte	11
	.word	1623
	.byte	9,144,2
	.word	912
	.byte	10,16,0
.L23:
	.byte	11
	.word	1637
	.byte	0
	.sdecl	'.debug_abbrev',debug
	.sect	'.debug_abbrev'
.L4:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,16,6,0,0,2,21,0,54,15,0,0,3,15,0,73,19,0,0,4,22,0,3,8,58,15,59,15
	.byte	57,15,73,19,0,0,5,36,0,3,8,11,15,62,15,0,0,6,19,1,58,15,59,15,57,15,11,15,0,0,7,13,0,3,8,73,19,11,15,56
	.byte	9,0,0,8,13,0,3,8,11,15,73,19,13,15,12,15,56,9,0,0,9,1,1,11,15,73,19,0,0,10,33,0,47,15,0,0,11,38,0,73,19
	.byte	0,0,0
	.sdecl	'.debug_line',debug
	.sect	'.debug_line'
.L5:
	.word	.L25-.L24
.L24:
	.half	3
	.word	.L27-.L26
.L26:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1
	.byte	'C:\\\\WORK\\\\Aurix-Workspace_JG_TSW\\\\JG_TSW\\\\JG_TSW\\\\BasicSw\\\\Infra\\\\Platform',0
	.byte	'C:\\\\WORK\\\\Aurix-Workspace_JG_TSW\\\\JG_TSW\\\\JG_TSW\\\\BasicSw\\\\Infra\\\\Ssc\\\\McalLib\\\\inc',0
	.byte	'C:\\\\WORK\\\\Aurix-Workspace_JG_TSW\\\\JG_TSW\\\\JG_TSW\\\\BasicSw\\\\Infra\\\\Ssc\\\\Port\\\\inc',0
	.byte	0
	.byte	'../BasicSw/Mcal/generate/src/Port_PBcfg.c',0,0,0,0
	.byte	'Platform_Types.h',0,1,0,0
	.byte	'Mcal_Compiler.h',0,2,0,0
	.byte	'Port.h',0,3,0,0,0
.L27:
.L25:
	.sdecl	'.debug_info',debug,cluster('Port_Config')
	.sect	'.debug_info'
.L6:
	.word	233
	.half	3
	.word	.L7
	.byte	4,1
	.byte	'../BasicSw/Mcal/generate/src/Port_PBcfg.c',0
	.byte	'TASKING VX-toolset for AURIX Development Studio (non-commercial): C compiler',0
	.byte	'C:\\WORK\\Aurix-Workspace_JG_TSW\\JG_TSW\\JG_TSW\\TriCore Debug (TASKING)\\',0,12,1,2
	.word	.L2
	.byte	3
	.byte	'Port_Config',0,1,173,33,23
	.word	.L18
	.byte	1,5,3
	.word	Port_Config
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('Port_Config')
	.sect	'.debug_abbrev'
.L7:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,0,0,2,61,0,24,16,0,0,3,52,0,3,8,58,15,59,15,57,15,73,16,63,12,2,9
	.byte	0,0,0
	.sdecl	'.debug_info',debug,cluster('Port_kConfiguration')
	.sect	'.debug_info'
.L8:
	.word	240
	.half	3
	.word	.L9
	.byte	4,1
	.byte	'../BasicSw/Mcal/generate/src/Port_PBcfg.c',0
	.byte	'TASKING VX-toolset for AURIX Development Studio (non-commercial): C compiler',0
	.byte	'C:\\WORK\\Aurix-Workspace_JG_TSW\\JG_TSW\\JG_TSW\\TriCore Debug (TASKING)\\',0,12,1,2
	.word	.L2
	.byte	3
	.byte	'Port_kConfiguration',0,1,223,2,32
	.word	.L19
	.byte	5,3
	.word	Port_kConfiguration
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('Port_kConfiguration')
	.sect	'.debug_abbrev'
.L9:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,0,0,2,61,0,24,16,0,0,3,52,0,3,8,58,15,59,15,57,15,73,16,2,9,0,0,0
	.sdecl	'.debug_info',debug,cluster('Port_DiscSet')
	.sect	'.debug_info'
.L10:
	.word	233
	.half	3
	.word	.L11
	.byte	4,1
	.byte	'../BasicSw/Mcal/generate/src/Port_PBcfg.c',0
	.byte	'TASKING VX-toolset for AURIX Development Studio (non-commercial): C compiler',0
	.byte	'C:\\WORK\\Aurix-Workspace_JG_TSW\\JG_TSW\\JG_TSW\\TriCore Debug (TASKING)\\',0,12,1,2
	.word	.L2
	.byte	3
	.byte	'Port_DiscSet',0,1,173,27,21
	.word	.L20
	.byte	5,3
	.word	Port_DiscSet
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('Port_DiscSet')
	.sect	'.debug_abbrev'
.L11:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,0,0,2,61,0,24,16,0,0,3,52,0,3,8,58,15,59,15,57,15,73,16,2,9,0,0,0
	.sdecl	'.debug_info',debug,cluster('Port_kLVDSConfig')
	.sect	'.debug_info'
.L12:
	.word	237
	.half	3
	.word	.L13
	.byte	4,1
	.byte	'../BasicSw/Mcal/generate/src/Port_PBcfg.c',0
	.byte	'TASKING VX-toolset for AURIX Development Studio (non-commercial): C compiler',0
	.byte	'C:\\WORK\\Aurix-Workspace_JG_TSW\\JG_TSW\\JG_TSW\\TriCore Debug (TASKING)\\',0,12,1,2
	.word	.L2
	.byte	3
	.byte	'Port_kLVDSConfig',0,1,165,28,36
	.word	.L21
	.byte	5,3
	.word	Port_kLVDSConfig
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('Port_kLVDSConfig')
	.sect	'.debug_abbrev'
.L13:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,0,0,2,61,0,24,16,0,0,3,52,0,3,8,58,15,59,15,57,15,73,16,2,9,0,0,0
	.sdecl	'.debug_info',debug,cluster('Port_kPCSRConfig')
	.sect	'.debug_info'
.L14:
	.word	237
	.half	3
	.word	.L15
	.byte	4,1
	.byte	'../BasicSw/Mcal/generate/src/Port_PBcfg.c',0
	.byte	'TASKING VX-toolset for AURIX Development Studio (non-commercial): C compiler',0
	.byte	'C:\\WORK\\Aurix-Workspace_JG_TSW\\JG_TSW\\JG_TSW\\TriCore Debug (TASKING)\\',0,12,1,2
	.word	.L2
	.byte	3
	.byte	'Port_kPCSRConfig',0,1,218,29,36
	.word	.L22
	.byte	5,3
	.word	Port_kPCSRConfig
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('Port_kPCSRConfig')
	.sect	'.debug_abbrev'
.L15:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,0,0,2,61,0,24,16,0,0,3,52,0,3,8,58,15,59,15,57,15,73,16,2,9,0,0,0
	.sdecl	'.debug_info',debug,cluster('Port_kPinSupportedModes')
	.sect	'.debug_info'
.L16:
	.word	244
	.half	3
	.word	.L17
	.byte	4,1
	.byte	'../BasicSw/Mcal/generate/src/Port_PBcfg.c',0
	.byte	'TASKING VX-toolset for AURIX Development Studio (non-commercial): C compiler',0
	.byte	'C:\\WORK\\Aurix-Workspace_JG_TSW\\JG_TSW\\JG_TSW\\TriCore Debug (TASKING)\\',0,12,1,2
	.word	.L2
	.byte	3
	.byte	'Port_kPinSupportedModes',0,1,191,30,30
	.word	.L23
	.byte	5,3
	.word	Port_kPinSupportedModes
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('Port_kPinSupportedModes')
	.sect	'.debug_abbrev'
.L17:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,0,0,2,61,0,24,16,0,0,3,52,0,3,8,58,15,59,15,57,15,73,16,2,9,0,0,0
	; Module end
