<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p2193" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_2193{left:96px;bottom:48px;letter-spacing:-0.16px;}
#t2_2193{left:384px;bottom:48px;letter-spacing:-0.14px;}
#t3_2193{left:666px;bottom:48px;letter-spacing:-0.11px;word-spacing:0.02px;}
#t4_2193{left:96px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.06px;}
#t5_2193{left:558px;bottom:1116px;letter-spacing:-0.17px;word-spacing:2.42px;}
#t6_2193{left:96px;bottom:953px;letter-spacing:0.11px;}
#t7_2193{left:96px;bottom:934px;letter-spacing:0.12px;}
#t8_2193{left:96px;bottom:910px;letter-spacing:0.12px;word-spacing:0.01px;}
#t9_2193{left:96px;bottom:885px;letter-spacing:0.13px;word-spacing:0.01px;}
#ta_2193{left:96px;bottom:860px;letter-spacing:-0.17px;}
#tb_2193{left:96px;bottom:832px;letter-spacing:0.13px;word-spacing:-0.03px;}
#tc_2193{left:96px;bottom:808px;}
#td_2193{left:124px;bottom:808px;letter-spacing:0.14px;word-spacing:2.38px;}
#te_2193{left:124px;bottom:786px;letter-spacing:0.09px;word-spacing:-0.4px;}
#tf_2193{left:96px;bottom:759px;}
#tg_2193{left:124px;bottom:759px;letter-spacing:0.13px;word-spacing:0.57px;}
#th_2193{left:124px;bottom:737px;letter-spacing:0.13px;word-spacing:-0.45px;}
#ti_2193{left:96px;bottom:710px;letter-spacing:0.12px;word-spacing:-0.04px;}
#tj_2193{left:96px;bottom:684px;letter-spacing:-0.16px;}
#tk_2193{left:96px;bottom:656px;letter-spacing:0.13px;}
#tl_2193{left:96px;bottom:634px;letter-spacing:0.16px;word-spacing:0.05px;}
#tm_2193{left:96px;bottom:611px;letter-spacing:0.13px;word-spacing:-0.03px;}
#tn_2193{left:96px;bottom:586px;}
#to_2193{left:124px;bottom:586px;letter-spacing:0.14px;word-spacing:2.38px;}
#tp_2193{left:124px;bottom:565px;letter-spacing:0.09px;word-spacing:-0.4px;}
#tq_2193{left:96px;bottom:537px;}
#tr_2193{left:124px;bottom:537px;letter-spacing:0.13px;word-spacing:0.57px;}
#ts_2193{left:124px;bottom:516px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tt_2193{left:96px;bottom:488px;letter-spacing:0.13px;word-spacing:-0.05px;}
#tu_2193{left:96px;bottom:466px;letter-spacing:0.16px;word-spacing:0.05px;}
#tv_2193{left:96px;bottom:442px;letter-spacing:0.13px;word-spacing:-0.03px;}
#tw_2193{left:96px;bottom:418px;}
#tx_2193{left:124px;bottom:418px;letter-spacing:0.14px;word-spacing:3.06px;}
#ty_2193{left:124px;bottom:397px;letter-spacing:0.09px;word-spacing:-0.57px;}
#tz_2193{left:96px;bottom:369px;}
#t10_2193{left:124px;bottom:369px;letter-spacing:0.13px;word-spacing:1.73px;}
#t11_2193{left:124px;bottom:348px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t12_2193{left:96px;bottom:308px;letter-spacing:0.16px;word-spacing:-0.05px;}
#t13_2193{left:96px;bottom:195px;letter-spacing:0.13px;word-spacing:-0.3px;}
#t14_2193{left:96px;bottom:177px;letter-spacing:-0.05px;word-spacing:0.1px;}
#t15_2193{left:96px;bottom:1016px;letter-spacing:0.3px;}
#t16_2193{left:96px;bottom:987px;letter-spacing:0.31px;}
#t17_2193{left:651px;bottom:1016px;letter-spacing:0.24px;word-spacing:-0.02px;}
#t18_2193{left:374px;bottom:987px;letter-spacing:0.22px;word-spacing:-0.02px;}
#t19_2193{left:140px;bottom:275px;letter-spacing:0.16px;}
#t1a_2193{left:232px;bottom:275px;letter-spacing:0.16px;}
#t1b_2193{left:524px;bottom:275px;letter-spacing:0.12px;word-spacing:0.07px;}
#t1c_2193{left:125px;bottom:252px;letter-spacing:0.19px;}
#t1d_2193{left:238px;bottom:252px;letter-spacing:0.17px;}
#t1e_2193{left:300px;bottom:252px;letter-spacing:0.14px;word-spacing:0.02px;}
#t1f_2193{left:120px;bottom:229px;letter-spacing:0.2px;}
#t1g_2193{left:243px;bottom:229px;letter-spacing:-0.38px;}
#t1h_2193{left:300px;bottom:229px;letter-spacing:0.1px;word-spacing:0.06px;}
#t1i_2193{left:369px;bottom:26px;letter-spacing:-0.67px;word-spacing:1.1px;}

.s1_2193{font-size:17px;font-family:sub_Arial-BoldItalic_lsbi;color:#000;}
.s2_2193{font-size:18px;font-family:TimesNewRoman_627;color:#000;}
.s3_2193{font-size:17px;font-family:Arial-Bold_62f;color:#000;}
.s4_2193{font-size:18px;font-family:sub_TimesNewRoman-Bold_lfb;color:#000;}
.s5_2193{font-size:15px;font-family:Arial-Bold_62f;color:#000;}
.s6_2193{font-size:18px;font-family:Arial-Bold_62f;color:#000;}
.s7_2193{font-size:24px;font-family:Arial-Bold_62f;color:#000;}
.s8_2193{font-size:15px;font-family:Arial_62w;color:#000;}
.s9_2193{font-size:31px;font-family:sub_ArialNarrow_nr;color:#40AB54;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts2193" type="text/css" >

@font-face {
	font-family: Arial-Bold_62f;
	src: url("fonts/Arial-Bold_62f.woff") format("woff");
}

@font-face {
	font-family: Arial_62w;
	src: url("fonts/Arial_62w.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_627;
	src: url("fonts/TimesNewRoman_627.woff") format("woff");
}

@font-face {
	font-family: sub_Arial-BoldItalic_lsbi;
	src: url("fonts/sub_Arial-BoldItalic_lsbi.woff") format("woff");
}

@font-face {
	font-family: sub_ArialNarrow_nr;
	src: url("fonts/sub_ArialNarrow_nr.woff") format("woff");
}

@font-face {
	font-family: sub_TimesNewRoman-Bold_lfb;
	src: url("fonts/sub_TimesNewRoman-Bold_lfb.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg2193Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg2193" style="-webkit-user-select: none;"><object width="935" height="1210" data="2193/2193.svg" type="image/svg+xml" id="pdf2193" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_2193" class="t s1_2193">232 </span><span id="t2_2193" class="t s1_2193">MOVUPD, VMOVUPD </span><span id="t3_2193" class="t s1_2193">Instruction Reference </span>
<span id="t4_2193" class="t s1_2193">AMD64 Technology </span><span id="t5_2193" class="t s1_2193">26568—Rev. 3.25—November 2021 </span>
<span id="t6_2193" class="t s2_2193">Moves packed double-precision floating-point values. Values can be moved from a register or mem- </span>
<span id="t7_2193" class="t s2_2193">ory location to a register; or from a register to a register or memory location. </span>
<span id="t8_2193" class="t s2_2193">A memory operand that is not aligned does not cause a general-protection exception. </span>
<span id="t9_2193" class="t s2_2193">There are legacy and extended forms of the instruction: </span>
<span id="ta_2193" class="t s3_2193">MOVUPD </span>
<span id="tb_2193" class="t s2_2193">Moves two double-precision floating-point values. There are encodings for each type of move. </span>
<span id="tc_2193" class="t s4_2193">• </span><span id="td_2193" class="t s2_2193">The source operand is either an XMM register or a 128-bit memory location. The destination </span>
<span id="te_2193" class="t s2_2193">operand is an XMM register. </span>
<span id="tf_2193" class="t s4_2193">• </span><span id="tg_2193" class="t s2_2193">The source operand is an XMM register. The destination operand is either an XMM register or a </span>
<span id="th_2193" class="t s2_2193">128-bit memory location. </span>
<span id="ti_2193" class="t s2_2193">Bits [255:128] of the YMM register that corresponds to the destination are not affected. </span>
<span id="tj_2193" class="t s3_2193">VMOVUPD </span>
<span id="tk_2193" class="t s2_2193">The extended form of the instruction has both 128-bit and 256-bit encodings: </span>
<span id="tl_2193" class="t s5_2193">XMM Encoding </span>
<span id="tm_2193" class="t s2_2193">Moves two double-precision floating-point values. There are encodings for each type of move. </span>
<span id="tn_2193" class="t s4_2193">• </span><span id="to_2193" class="t s2_2193">The source operand is either an XMM register or a 128-bit memory location. The destination </span>
<span id="tp_2193" class="t s2_2193">operand is an XMM register. </span>
<span id="tq_2193" class="t s4_2193">• </span><span id="tr_2193" class="t s2_2193">The source operand is an XMM register. The destination operand is either an XMM register or a </span>
<span id="ts_2193" class="t s2_2193">128-bit memory location. </span>
<span id="tt_2193" class="t s2_2193">Bits [255:128] of the YMM register that corresponds to the destination are cleared. </span>
<span id="tu_2193" class="t s5_2193">YMM Encoding </span>
<span id="tv_2193" class="t s2_2193">Moves four double-precision floating-point values. There are encodings for each type of move. </span>
<span id="tw_2193" class="t s4_2193">• </span><span id="tx_2193" class="t s2_2193">The source operand is either a YMM register or a 256-bit memory location. The destination </span>
<span id="ty_2193" class="t s2_2193">operand is a YMM register. </span>
<span id="tz_2193" class="t s4_2193">• </span><span id="t10_2193" class="t s2_2193">The source operand is a YMM register. The destination operand is either a YMM register or a </span>
<span id="t11_2193" class="t s2_2193">256-bit memory location. </span>
<span id="t12_2193" class="t s6_2193">Instruction Support </span>
<span id="t13_2193" class="t s2_2193">For more on using the CPUID instruction to obtain processor feature support information, see Appen- </span>
<span id="t14_2193" class="t s2_2193">dix E of Volume 3. </span>
<span id="t15_2193" class="t s7_2193">MOVUPD </span>
<span id="t16_2193" class="t s7_2193">VMOVUPD </span>
<span id="t17_2193" class="t s7_2193">Move Unaligned </span>
<span id="t18_2193" class="t s7_2193">Packed Double-Precision Floating-Point </span>
<span id="t19_2193" class="t s5_2193">Form </span><span id="t1a_2193" class="t s5_2193">Subset </span><span id="t1b_2193" class="t s5_2193">Feature Flag </span>
<span id="t1c_2193" class="t s8_2193">MOVUPD </span><span id="t1d_2193" class="t s8_2193">SSE2 </span><span id="t1e_2193" class="t s8_2193">CPUID Fn0000_0001_EDX[SSE2] (bit 26) </span>
<span id="t1f_2193" class="t s8_2193">VMOVUPD </span><span id="t1g_2193" class="t s8_2193">AVX </span><span id="t1h_2193" class="t s8_2193">CPUID Fn0000_0001_ECX[AVX] (bit 28) </span>
<span id="t1i_2193" class="t s9_2193">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
