// This file is part of www.nand2tetris.org
// and the book "The Elements of Computing Systems"
// by Nisan and Schocken, MIT Press.
// File name: projects/03/a/RAM64.hdl
/**
 * Memory of sixty four 16-bit registers.
 * If load is asserted, the value of the register selected by
 * address is set to in; Otherwise, the value does not change.
 * The value of the selected register is emitted by out.
 */
CHIP RAM64 {
    IN in[16], load, address[6];
    OUT out[16];

    PARTS:
    //which ram to update - [0..2], which reg to update - [3..5]
    DMux8Way(in=load,sel=address[0..2],a=updateRAM0,b=updateRAM1,c=updateRAM2,d=updateRAM3,e=updateRAM4,f=updateRAM5,g=updateRAM6,h=updateRAM7);
    RAM8(in=in,load=updateRAM0,address=address[3..5],out=updatedReg0);
    RAM8(in=in,load=updateRAM1,address=address[3..5],out=updatedReg1);
    RAM8(in=in,load=updateRAM2,address=address[3..5],out=updatedReg2);
    RAM8(in=in,load=updateRAM3,address=address[3..5],out=updatedReg3);
    RAM8(in=in,load=updateRAM4,address=address[3..5],out=updatedReg4);
    RAM8(in=in,load=updateRAM5,address=address[3..5],out=updatedReg5);
    RAM8(in=in,load=updateRAM6,address=address[3..5],out=updatedReg6);
    RAM8(in=in,load=updateRAM7,address=address[3..5],out=updatedReg7);

    Mux8Way16(a=updatedReg0,b=updatedReg1,c=updatedReg2,d=updatedReg3,e=updatedReg4,f=updatedReg5,g=updatedReg6,h=updatedReg7,sel=address[0..2],out=out);
}
