{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1643525306267 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1643525306285 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 30 14:48:24 2022 " "Processing started: Sun Jan 30 14:48:24 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1643525306285 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643525306285 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Oscill_main_top -c Oscill_main_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off Oscill_main_top -c Oscill_main_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643525306285 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1643525310335 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1643525310335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "oscill_key.v 1 1 " "Found 1 design units, including 1 entities, in source file oscill_key.v" { { "Info" "ISGN_ENTITY_NAME" "1 Oscill_key " "Found entity 1: Oscill_key" {  } { { "Oscill_key.v" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_key.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643525326712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643525326712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "oscill_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file oscill_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 Oscill_ram " "Found entity 1: Oscill_ram" {  } { { "Oscill_ram.v" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_ram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643525326757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643525326757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "oscill_pll_32m.v 1 1 " "Found 1 design units, including 1 entities, in source file oscill_pll_32m.v" { { "Info" "ISGN_ENTITY_NAME" "1 Oscill_PLL_32M " "Found entity 1: Oscill_PLL_32M" {  } { { "Oscill_PLL_32M.v" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_PLL_32M.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643525326797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643525326797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "oscill_fifo_sel.v 1 1 " "Found 1 design units, including 1 entities, in source file oscill_fifo_sel.v" { { "Info" "ISGN_ENTITY_NAME" "1 Oscill_fifo_sel " "Found entity 1: Oscill_fifo_sel" {  } { { "Oscill_fifo_sel.v" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_fifo_sel.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643525326843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643525326843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "oscill_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file oscill_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Oscill_fifo " "Found entity 1: Oscill_fifo" {  } { { "Oscill_fifo.v" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_fifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643525326886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643525326886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "oscill_vga_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file oscill_vga_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 Oscill_vga_driver " "Found entity 1: Oscill_vga_driver" {  } { { "Oscill_vga_driver.v" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_vga_driver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643525326924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643525326924 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Oscill_show.v(99) " "Verilog HDL information at Oscill_show.v(99): always construct contains both blocking and non-blocking assignments" {  } { { "Oscill_show.v" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_show.v" 99 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1643525326951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "oscill_show.v 1 1 " "Found 1 design units, including 1 entities, in source file oscill_show.v" { { "Info" "ISGN_ENTITY_NAME" "1 Oscill_show " "Found entity 1: Oscill_show" {  } { { "Oscill_show.v" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_show.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643525326963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643525326963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "oscill_sel.v 1 1 " "Found 1 design units, including 1 entities, in source file oscill_sel.v" { { "Info" "ISGN_ENTITY_NAME" "1 Oscill_sel " "Found entity 1: Oscill_sel" {  } { { "Oscill_sel.v" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_sel.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643525327004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643525327004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "oscill_main_top.v 1 1 " "Found 1 design units, including 1 entities, in source file oscill_main_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 Oscill_main_top " "Found entity 1: Oscill_main_top" {  } { { "Oscill_main_top.v" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_main_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643525327046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643525327046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "oscill_main.v 1 1 " "Found 1 design units, including 1 entities, in source file oscill_main.v" { { "Info" "ISGN_ENTITY_NAME" "1 Oscill_main " "Found entity 1: Oscill_main" {  } { { "Oscill_main.v" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643525327092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643525327092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "oscill_adc_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file oscill_adc_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 Oscill_adc_clk " "Found entity 1: Oscill_adc_clk" {  } { { "Oscill_adc_clk.v" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_adc_clk.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643525327131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643525327131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_sin.v 1 1 " "Found 1 design units, including 1 entities, in source file my_sin.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_sin " "Found entity 1: my_sin" {  } { { "my_sin.v" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/my_sin.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643525327169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643525327169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_juchi.v 1 1 " "Found 1 design units, including 1 entities, in source file my_juchi.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_juchi " "Found entity 1: my_juchi" {  } { { "my_juchi.v" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/my_juchi.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643525327210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643525327210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_trig.v 1 1 " "Found 1 design units, including 1 entities, in source file my_trig.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_trig " "Found entity 1: my_trig" {  } { { "my_trig.v" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/my_trig.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643525327250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643525327250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_rec.v 1 1 " "Found 1 design units, including 1 entities, in source file my_rec.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_rec " "Found entity 1: my_rec" {  } { { "my_rec.v" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/my_rec.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643525327288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643525327288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiwave.v 1 1 " "Found 1 design units, including 1 entities, in source file multiwave.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiwave " "Found entity 1: multiwave" {  } { { "multiwave.v" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/multiwave.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643525327329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643525327329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiwave_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file multiwave_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiwave_tb " "Found entity 1: multiwave_tb" {  } { { "multiwave_tb.v" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/multiwave_tb.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643525327370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643525327370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_top.v 1 1 " "Found 1 design units, including 1 entities, in source file final_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_top " "Found entity 1: final_top" {  } { { "final_top.v" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/final_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643525327414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643525327414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_top_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file final_top_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_top_tb " "Found entity 1: final_top_tb" {  } { { "final_top_tb.v" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/final_top_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643525327460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643525327460 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "result_out Oscill_main_top.v(107) " "Verilog HDL Implicit Net warning at Oscill_main_top.v(107): created implicit net for \"result_out\"" {  } { { "Oscill_main_top.v" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_main_top.v" 107 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643525327463 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "adc_clk final_top_tb.v(25) " "Verilog HDL Implicit Net warning at final_top_tb.v(25): created implicit net for \"adc_clk\"" {  } { { "final_top_tb.v" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/final_top_tb.v" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643525327463 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "final_top " "Elaborating entity \"final_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1643525327795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Oscill_main_top Oscill_main_top:Oscill_main_top " "Elaborating entity \"Oscill_main_top\" for hierarchy \"Oscill_main_top:Oscill_main_top\"" {  } { { "final_top.v" "Oscill_main_top" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/final_top.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643525327824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Oscill_PLL_32M Oscill_main_top:Oscill_main_top\|Oscill_PLL_32M:uut0 " "Elaborating entity \"Oscill_PLL_32M\" for hierarchy \"Oscill_main_top:Oscill_main_top\|Oscill_PLL_32M:uut0\"" {  } { { "Oscill_main_top.v" "uut0" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_main_top.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643525327864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll Oscill_main_top:Oscill_main_top\|Oscill_PLL_32M:uut0\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"Oscill_main_top:Oscill_main_top\|Oscill_PLL_32M:uut0\|altpll:altpll_component\"" {  } { { "Oscill_PLL_32M.v" "altpll_component" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_PLL_32M.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643525328261 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Oscill_main_top:Oscill_main_top\|Oscill_PLL_32M:uut0\|altpll:altpll_component " "Elaborated megafunction instantiation \"Oscill_main_top:Oscill_main_top\|Oscill_PLL_32M:uut0\|altpll:altpll_component\"" {  } { { "Oscill_PLL_32M.v" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_PLL_32M.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643525328298 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Oscill_main_top:Oscill_main_top\|Oscill_PLL_32M:uut0\|altpll:altpll_component " "Instantiated megafunction \"Oscill_main_top:Oscill_main_top\|Oscill_PLL_32M:uut0\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643525328298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 25 " "Parameter \"clk0_divide_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643525328298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643525328298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 16 " "Parameter \"clk0_multiply_by\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643525328298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643525328298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 2 " "Parameter \"clk1_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643525328298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643525328298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643525328298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643525328298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643525328298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643525328298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643525328298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=Oscill_PLL_32M " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=Oscill_PLL_32M\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643525328298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643525328298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643525328298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643525328298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643525328298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643525328298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643525328298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643525328298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643525328298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643525328298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643525328298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643525328298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643525328298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643525328298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643525328298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643525328298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643525328298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643525328298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643525328298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643525328298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643525328298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643525328298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643525328298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643525328298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643525328298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643525328298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643525328298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643525328298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643525328298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643525328298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643525328298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643525328298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643525328298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643525328298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643525328298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643525328298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643525328298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643525328298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643525328298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643525328298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643525328298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643525328298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643525328298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643525328298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643525328298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643525328298 ""}  } { { "Oscill_PLL_32M.v" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_PLL_32M.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1643525328298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/oscill_pll_32m_altpll1.v 1 1 " "Found 1 design units, including 1 entities, in source file db/oscill_pll_32m_altpll1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Oscill_PLL_32M_altpll1 " "Found entity 1: Oscill_PLL_32M_altpll1" {  } { { "db/oscill_pll_32m_altpll1.v" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/oscill_pll_32m_altpll1.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643525328498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643525328498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Oscill_PLL_32M_altpll1 Oscill_main_top:Oscill_main_top\|Oscill_PLL_32M:uut0\|altpll:altpll_component\|Oscill_PLL_32M_altpll1:auto_generated " "Elaborating entity \"Oscill_PLL_32M_altpll1\" for hierarchy \"Oscill_main_top:Oscill_main_top\|Oscill_PLL_32M:uut0\|altpll:altpll_component\|Oscill_PLL_32M_altpll1:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/quartus/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643525328511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Oscill_main Oscill_main_top:Oscill_main_top\|Oscill_main:uut1 " "Elaborating entity \"Oscill_main\" for hierarchy \"Oscill_main_top:Oscill_main_top\|Oscill_main:uut1\"" {  } { { "Oscill_main_top.v" "uut1" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_main_top.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643525328602 ""}
{ "Critical Warning" "WVRFX_VERI_PORT_DECLARED_WITH_DIFFERENT_RANGE" "show_addr Oscill_main.v(64) " "Verilog HDL warning at Oscill_main.v(64): the port and data declarations for array port \"show_addr\" do not specify the same range for each dimension" {  } { { "Oscill_main.v" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_main.v" 64 0 0 } }  } 1 10169 "Verilog HDL warning at %2!s!: the port and data declarations for array port \"%1!s!\" do not specify the same range for each dimension" 0 0 "Analysis & Synthesis" 0 -1 1643525328603 "|final_top|Oscill_main_top:Oscill_main_top|Oscill_main:uut1"}
{ "Warning" "WVRFX_HDL_SEE_DECLARATION" "show_addr Oscill_main.v(89) " "HDL warning at Oscill_main.v(89): see declaration for object \"show_addr\"" {  } { { "Oscill_main.v" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_main.v" 89 0 0 } }  } 0 10359 "HDL warning at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643525328603 "|final_top|Oscill_main_top:Oscill_main_top|Oscill_main:uut1"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "Oscill_main.v(175) " "Verilog HDL Case Statement warning at Oscill_main.v(175): case item expression covers a value already covered by a previous case item" {  } { { "Oscill_main.v" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_main.v" 175 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1643525328604 "|final_top|Oscill_main_top:Oscill_main_top|Oscill_main:uut1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Oscill_main.v(204) " "Verilog HDL assignment warning at Oscill_main.v(204): truncated value with size 32 to match size of target (8)" {  } { { "Oscill_main.v" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_main.v" 204 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643525328605 "|final_top|Oscill_main_top:Oscill_main_top|Oscill_main:uut1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Oscill_main.v(207) " "Verilog HDL assignment warning at Oscill_main.v(207): truncated value with size 32 to match size of target (8)" {  } { { "Oscill_main.v" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_main.v" 207 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643525328605 "|final_top|Oscill_main_top:Oscill_main_top|Oscill_main:uut1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Oscill_main.v(219) " "Verilog HDL assignment warning at Oscill_main.v(219): truncated value with size 32 to match size of target (3)" {  } { { "Oscill_main.v" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_main.v" 219 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643525328605 "|final_top|Oscill_main_top:Oscill_main_top|Oscill_main:uut1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Oscill_main.v(243) " "Verilog HDL assignment warning at Oscill_main.v(243): truncated value with size 32 to match size of target (3)" {  } { { "Oscill_main.v" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_main.v" 243 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643525328606 "|final_top|Oscill_main_top:Oscill_main_top|Oscill_main:uut1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 Oscill_main.v(337) " "Verilog HDL assignment warning at Oscill_main.v(337): truncated value with size 32 to match size of target (13)" {  } { { "Oscill_main.v" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_main.v" 337 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643525328607 "|final_top|Oscill_main_top:Oscill_main_top|Oscill_main:uut1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Oscill_main.v(352) " "Verilog HDL assignment warning at Oscill_main.v(352): truncated value with size 32 to match size of target (8)" {  } { { "Oscill_main.v" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_main.v" 352 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643525328608 "|final_top|Oscill_main_top:Oscill_main_top|Oscill_main:uut1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 Oscill_main.v(366) " "Verilog HDL assignment warning at Oscill_main.v(366): truncated value with size 32 to match size of target (13)" {  } { { "Oscill_main.v" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_main.v" 366 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643525328609 "|final_top|Oscill_main_top:Oscill_main_top|Oscill_main:uut1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 13 Oscill_main.v(369) " "Verilog HDL assignment warning at Oscill_main.v(369): truncated value with size 16 to match size of target (13)" {  } { { "Oscill_main.v" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_main.v" 369 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643525328609 "|final_top|Oscill_main_top:Oscill_main_top|Oscill_main:uut1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Oscill_sel Oscill_main_top:Oscill_main_top\|Oscill_sel:uut2 " "Elaborating entity \"Oscill_sel\" for hierarchy \"Oscill_main_top:Oscill_main_top\|Oscill_sel:uut2\"" {  } { { "Oscill_main_top.v" "uut2" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_main_top.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643525328649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Oscill_fifo_sel Oscill_main_top:Oscill_main_top\|Oscill_sel:uut2\|Oscill_fifo_sel:Oscilloscope_sel_uut " "Elaborating entity \"Oscill_fifo_sel\" for hierarchy \"Oscill_main_top:Oscill_main_top\|Oscill_sel:uut2\|Oscill_fifo_sel:Oscilloscope_sel_uut\"" {  } { { "Oscill_sel.v" "Oscilloscope_sel_uut" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_sel.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643525328683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo Oscill_main_top:Oscill_main_top\|Oscill_sel:uut2\|Oscill_fifo_sel:Oscilloscope_sel_uut\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"Oscill_main_top:Oscill_main_top\|Oscill_sel:uut2\|Oscill_fifo_sel:Oscilloscope_sel_uut\|dcfifo:dcfifo_component\"" {  } { { "Oscill_fifo_sel.v" "dcfifo_component" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_fifo_sel.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643525329721 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Oscill_main_top:Oscill_main_top\|Oscill_sel:uut2\|Oscill_fifo_sel:Oscilloscope_sel_uut\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"Oscill_main_top:Oscill_main_top\|Oscill_sel:uut2\|Oscill_fifo_sel:Oscilloscope_sel_uut\|dcfifo:dcfifo_component\"" {  } { { "Oscill_fifo_sel.v" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_fifo_sel.v" 79 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643525329750 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Oscill_main_top:Oscill_main_top\|Oscill_sel:uut2\|Oscill_fifo_sel:Oscilloscope_sel_uut\|dcfifo:dcfifo_component " "Instantiated megafunction \"Oscill_main_top:Oscill_main_top\|Oscill_sel:uut2\|Oscill_fifo_sel:Oscilloscope_sel_uut\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV GX " "Parameter \"intended_device_family\" = \"Cyclone IV GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643525329750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16 " "Parameter \"lpm_numwords\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643525329750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643525329750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643525329750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643525329750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643525329750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643525329750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643525329750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643525329750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643525329750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643525329750 ""}  } { { "Oscill_fifo_sel.v" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_fifo_sel.v" 79 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1643525329750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_ghf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_ghf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_ghf1 " "Found entity 1: dcfifo_ghf1" {  } { { "db/dcfifo_ghf1.tdf" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/dcfifo_ghf1.tdf" 36 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643525330002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643525330002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_ghf1 Oscill_main_top:Oscill_main_top\|Oscill_sel:uut2\|Oscill_fifo_sel:Oscilloscope_sel_uut\|dcfifo:dcfifo_component\|dcfifo_ghf1:auto_generated " "Elaborating entity \"dcfifo_ghf1\" for hierarchy \"Oscill_main_top:Oscill_main_top\|Oscill_sel:uut2\|Oscill_fifo_sel:Oscilloscope_sel_uut\|dcfifo:dcfifo_component\|dcfifo_ghf1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/quartus/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643525330016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_nn6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_nn6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_nn6 " "Found entity 1: a_graycounter_nn6" {  } { { "db/a_graycounter_nn6.tdf" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/a_graycounter_nn6.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643525330203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643525330203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_nn6 Oscill_main_top:Oscill_main_top\|Oscill_sel:uut2\|Oscill_fifo_sel:Oscilloscope_sel_uut\|dcfifo:dcfifo_component\|dcfifo_ghf1:auto_generated\|a_graycounter_nn6:rdptr_g1p " "Elaborating entity \"a_graycounter_nn6\" for hierarchy \"Oscill_main_top:Oscill_main_top\|Oscill_sel:uut2\|Oscill_fifo_sel:Oscilloscope_sel_uut\|dcfifo:dcfifo_component\|dcfifo_ghf1:auto_generated\|a_graycounter_nn6:rdptr_g1p\"" {  } { { "db/dcfifo_ghf1.tdf" "rdptr_g1p" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/dcfifo_ghf1.tdf" 48 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643525330227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_j5c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_j5c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_j5c " "Found entity 1: a_graycounter_j5c" {  } { { "db/a_graycounter_j5c.tdf" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/a_graycounter_j5c.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643525330392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643525330392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_j5c Oscill_main_top:Oscill_main_top\|Oscill_sel:uut2\|Oscill_fifo_sel:Oscilloscope_sel_uut\|dcfifo:dcfifo_component\|dcfifo_ghf1:auto_generated\|a_graycounter_j5c:wrptr_g1p " "Elaborating entity \"a_graycounter_j5c\" for hierarchy \"Oscill_main_top:Oscill_main_top\|Oscill_sel:uut2\|Oscill_fifo_sel:Oscilloscope_sel_uut\|dcfifo:dcfifo_component\|dcfifo_ghf1:auto_generated\|a_graycounter_j5c:wrptr_g1p\"" {  } { { "db/dcfifo_ghf1.tdf" "wrptr_g1p" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/dcfifo_ghf1.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643525330412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_j121.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_j121.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_j121 " "Found entity 1: altsyncram_j121" {  } { { "db/altsyncram_j121.tdf" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/altsyncram_j121.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643525330591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643525330591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_j121 Oscill_main_top:Oscill_main_top\|Oscill_sel:uut2\|Oscill_fifo_sel:Oscilloscope_sel_uut\|dcfifo:dcfifo_component\|dcfifo_ghf1:auto_generated\|altsyncram_j121:fifo_ram " "Elaborating entity \"altsyncram_j121\" for hierarchy \"Oscill_main_top:Oscill_main_top\|Oscill_sel:uut2\|Oscill_fifo_sel:Oscilloscope_sel_uut\|dcfifo:dcfifo_component\|dcfifo_ghf1:auto_generated\|altsyncram_j121:fifo_ram\"" {  } { { "db/dcfifo_ghf1.tdf" "fifo_ram" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/dcfifo_ghf1.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643525330613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_d9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_d9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_d9l " "Found entity 1: alt_synch_pipe_d9l" {  } { { "db/alt_synch_pipe_d9l.tdf" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/alt_synch_pipe_d9l.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643525330747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643525330747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_d9l Oscill_main_top:Oscill_main_top\|Oscill_sel:uut2\|Oscill_fifo_sel:Oscilloscope_sel_uut\|dcfifo:dcfifo_component\|dcfifo_ghf1:auto_generated\|alt_synch_pipe_d9l:rs_dgwp " "Elaborating entity \"alt_synch_pipe_d9l\" for hierarchy \"Oscill_main_top:Oscill_main_top\|Oscill_sel:uut2\|Oscill_fifo_sel:Oscilloscope_sel_uut\|dcfifo:dcfifo_component\|dcfifo_ghf1:auto_generated\|alt_synch_pipe_d9l:rs_dgwp\"" {  } { { "db/dcfifo_ghf1.tdf" "rs_dgwp" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/dcfifo_ghf1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643525330769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_uu8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_uu8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_uu8 " "Found entity 1: dffpipe_uu8" {  } { { "db/dffpipe_uu8.tdf" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/dffpipe_uu8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643525330907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643525330907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_uu8 Oscill_main_top:Oscill_main_top\|Oscill_sel:uut2\|Oscill_fifo_sel:Oscilloscope_sel_uut\|dcfifo:dcfifo_component\|dcfifo_ghf1:auto_generated\|alt_synch_pipe_d9l:rs_dgwp\|dffpipe_uu8:dffpipe12 " "Elaborating entity \"dffpipe_uu8\" for hierarchy \"Oscill_main_top:Oscill_main_top\|Oscill_sel:uut2\|Oscill_fifo_sel:Oscilloscope_sel_uut\|dcfifo:dcfifo_component\|dcfifo_ghf1:auto_generated\|alt_synch_pipe_d9l:rs_dgwp\|dffpipe_uu8:dffpipe12\"" {  } { { "db/alt_synch_pipe_d9l.tdf" "dffpipe12" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/alt_synch_pipe_d9l.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643525330938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_e9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_e9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_e9l " "Found entity 1: alt_synch_pipe_e9l" {  } { { "db/alt_synch_pipe_e9l.tdf" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/alt_synch_pipe_e9l.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643525331094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643525331094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_e9l Oscill_main_top:Oscill_main_top\|Oscill_sel:uut2\|Oscill_fifo_sel:Oscilloscope_sel_uut\|dcfifo:dcfifo_component\|dcfifo_ghf1:auto_generated\|alt_synch_pipe_e9l:ws_dgrp " "Elaborating entity \"alt_synch_pipe_e9l\" for hierarchy \"Oscill_main_top:Oscill_main_top\|Oscill_sel:uut2\|Oscill_fifo_sel:Oscilloscope_sel_uut\|dcfifo:dcfifo_component\|dcfifo_ghf1:auto_generated\|alt_synch_pipe_e9l:ws_dgrp\"" {  } { { "db/dcfifo_ghf1.tdf" "ws_dgrp" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/dcfifo_ghf1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643525331117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_vu8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_vu8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_vu8 " "Found entity 1: dffpipe_vu8" {  } { { "db/dffpipe_vu8.tdf" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/dffpipe_vu8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643525331254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643525331254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_vu8 Oscill_main_top:Oscill_main_top\|Oscill_sel:uut2\|Oscill_fifo_sel:Oscilloscope_sel_uut\|dcfifo:dcfifo_component\|dcfifo_ghf1:auto_generated\|alt_synch_pipe_e9l:ws_dgrp\|dffpipe_vu8:dffpipe15 " "Elaborating entity \"dffpipe_vu8\" for hierarchy \"Oscill_main_top:Oscill_main_top\|Oscill_sel:uut2\|Oscill_fifo_sel:Oscilloscope_sel_uut\|dcfifo:dcfifo_component\|dcfifo_ghf1:auto_generated\|alt_synch_pipe_e9l:ws_dgrp\|dffpipe_vu8:dffpipe15\"" {  } { { "db/alt_synch_pipe_e9l.tdf" "dffpipe15" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/alt_synch_pipe_e9l.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643525331285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_b66.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_b66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_b66 " "Found entity 1: cmpr_b66" {  } { { "db/cmpr_b66.tdf" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/cmpr_b66.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643525331480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643525331480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_b66 Oscill_main_top:Oscill_main_top\|Oscill_sel:uut2\|Oscill_fifo_sel:Oscilloscope_sel_uut\|dcfifo:dcfifo_component\|dcfifo_ghf1:auto_generated\|cmpr_b66:rdempty_eq_comp " "Elaborating entity \"cmpr_b66\" for hierarchy \"Oscill_main_top:Oscill_main_top\|Oscill_sel:uut2\|Oscill_fifo_sel:Oscilloscope_sel_uut\|dcfifo:dcfifo_component\|dcfifo_ghf1:auto_generated\|cmpr_b66:rdempty_eq_comp\"" {  } { { "db/dcfifo_ghf1.tdf" "rdempty_eq_comp" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/dcfifo_ghf1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643525331505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Oscill_adc_clk Oscill_main_top:Oscill_main_top\|Oscill_adc_clk:uut3 " "Elaborating entity \"Oscill_adc_clk\" for hierarchy \"Oscill_main_top:Oscill_main_top\|Oscill_adc_clk:uut3\"" {  } { { "Oscill_main_top.v" "uut3" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_main_top.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643525331716 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 Oscill_adc_clk.v(52) " "Verilog HDL assignment warning at Oscill_adc_clk.v(52): truncated value with size 32 to match size of target (17)" {  } { { "Oscill_adc_clk.v" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_adc_clk.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643525331717 "|final_top|Oscill_main_top:Oscill_main_top|Oscill_adc_clk:uut3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Oscill_fifo Oscill_main_top:Oscill_main_top\|Oscill_fifo:uut4 " "Elaborating entity \"Oscill_fifo\" for hierarchy \"Oscill_main_top:Oscill_main_top\|Oscill_fifo:uut4\"" {  } { { "Oscill_main_top.v" "uut4" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_main_top.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643525331760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo Oscill_main_top:Oscill_main_top\|Oscill_fifo:uut4\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"Oscill_main_top:Oscill_main_top\|Oscill_fifo:uut4\|dcfifo:dcfifo_component\"" {  } { { "Oscill_fifo.v" "dcfifo_component" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_fifo.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643525332127 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Oscill_main_top:Oscill_main_top\|Oscill_fifo:uut4\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"Oscill_main_top:Oscill_main_top\|Oscill_fifo:uut4\|dcfifo:dcfifo_component\"" {  } { { "Oscill_fifo.v" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_fifo.v" 87 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643525332156 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Oscill_main_top:Oscill_main_top\|Oscill_fifo:uut4\|dcfifo:dcfifo_component " "Instantiated megafunction \"Oscill_main_top:Oscill_main_top\|Oscill_fifo:uut4\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV GX " "Parameter \"intended_device_family\" = \"Cyclone IV GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643525332156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 8192 " "Parameter \"lpm_numwords\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643525332156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643525332156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643525332156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643525332156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 13 " "Parameter \"lpm_widthu\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643525332156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643525332156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643525332156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643525332156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643525332156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643525332156 ""}  } { { "Oscill_fifo.v" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_fifo.v" 87 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1643525332156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_46h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_46h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_46h1 " "Found entity 1: dcfifo_46h1" {  } { { "db/dcfifo_46h1.tdf" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/dcfifo_46h1.tdf" 40 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643525332398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643525332398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_46h1 Oscill_main_top:Oscill_main_top\|Oscill_fifo:uut4\|dcfifo:dcfifo_component\|dcfifo_46h1:auto_generated " "Elaborating entity \"dcfifo_46h1\" for hierarchy \"Oscill_main_top:Oscill_main_top\|Oscill_fifo:uut4\|dcfifo:dcfifo_component\|dcfifo_46h1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/quartus/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643525332416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_aib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_aib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_aib " "Found entity 1: a_gray2bin_aib" {  } { { "db/a_gray2bin_aib.tdf" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/a_gray2bin_aib.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643525332550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643525332550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_aib Oscill_main_top:Oscill_main_top\|Oscill_fifo:uut4\|dcfifo:dcfifo_component\|dcfifo_46h1:auto_generated\|a_gray2bin_aib:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_aib\" for hierarchy \"Oscill_main_top:Oscill_main_top\|Oscill_fifo:uut4\|dcfifo:dcfifo_component\|dcfifo_46h1:auto_generated\|a_gray2bin_aib:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_46h1.tdf" "rdptr_g_gray2bin" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/dcfifo_46h1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643525332573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_7p6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_7p6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_7p6 " "Found entity 1: a_graycounter_7p6" {  } { { "db/a_graycounter_7p6.tdf" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/a_graycounter_7p6.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643525332791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643525332791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_7p6 Oscill_main_top:Oscill_main_top\|Oscill_fifo:uut4\|dcfifo:dcfifo_component\|dcfifo_46h1:auto_generated\|a_graycounter_7p6:rdptr_g1p " "Elaborating entity \"a_graycounter_7p6\" for hierarchy \"Oscill_main_top:Oscill_main_top\|Oscill_fifo:uut4\|dcfifo:dcfifo_component\|dcfifo_46h1:auto_generated\|a_graycounter_7p6:rdptr_g1p\"" {  } { { "db/dcfifo_46h1.tdf" "rdptr_g1p" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/dcfifo_46h1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643525332813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_37c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_37c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_37c " "Found entity 1: a_graycounter_37c" {  } { { "db/a_graycounter_37c.tdf" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/a_graycounter_37c.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643525332994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643525332994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_37c Oscill_main_top:Oscill_main_top\|Oscill_fifo:uut4\|dcfifo:dcfifo_component\|dcfifo_46h1:auto_generated\|a_graycounter_37c:wrptr_g1p " "Elaborating entity \"a_graycounter_37c\" for hierarchy \"Oscill_main_top:Oscill_main_top\|Oscill_fifo:uut4\|dcfifo:dcfifo_component\|dcfifo_46h1:auto_generated\|a_graycounter_37c:wrptr_g1p\"" {  } { { "db/dcfifo_46h1.tdf" "wrptr_g1p" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/dcfifo_46h1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643525333017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_j421.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_j421.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_j421 " "Found entity 1: altsyncram_j421" {  } { { "db/altsyncram_j421.tdf" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/altsyncram_j421.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643525333210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643525333210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_j421 Oscill_main_top:Oscill_main_top\|Oscill_fifo:uut4\|dcfifo:dcfifo_component\|dcfifo_46h1:auto_generated\|altsyncram_j421:fifo_ram " "Elaborating entity \"altsyncram_j421\" for hierarchy \"Oscill_main_top:Oscill_main_top\|Oscill_fifo:uut4\|dcfifo:dcfifo_component\|dcfifo_46h1:auto_generated\|altsyncram_j421:fifo_ram\"" {  } { { "db/dcfifo_46h1.tdf" "fifo_ram" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/dcfifo_46h1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643525333236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_d09.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_d09.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_d09 " "Found entity 1: dffpipe_d09" {  } { { "db/dffpipe_d09.tdf" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/dffpipe_d09.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643525333374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643525333374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_d09 Oscill_main_top:Oscill_main_top\|Oscill_fifo:uut4\|dcfifo:dcfifo_component\|dcfifo_46h1:auto_generated\|dffpipe_d09:rs_brp " "Elaborating entity \"dffpipe_d09\" for hierarchy \"Oscill_main_top:Oscill_main_top\|Oscill_fifo:uut4\|dcfifo:dcfifo_component\|dcfifo_46h1:auto_generated\|dffpipe_d09:rs_brp\"" {  } { { "db/dcfifo_46h1.tdf" "rs_brp" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/dcfifo_46h1.tdf" 65 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643525333399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_tal.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_tal.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_tal " "Found entity 1: alt_synch_pipe_tal" {  } { { "db/alt_synch_pipe_tal.tdf" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/alt_synch_pipe_tal.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643525333579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643525333579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_tal Oscill_main_top:Oscill_main_top\|Oscill_fifo:uut4\|dcfifo:dcfifo_component\|dcfifo_46h1:auto_generated\|alt_synch_pipe_tal:rs_dgwp " "Elaborating entity \"alt_synch_pipe_tal\" for hierarchy \"Oscill_main_top:Oscill_main_top\|Oscill_fifo:uut4\|dcfifo:dcfifo_component\|dcfifo_46h1:auto_generated\|alt_synch_pipe_tal:rs_dgwp\"" {  } { { "db/dcfifo_46h1.tdf" "rs_dgwp" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/dcfifo_46h1.tdf" 67 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643525333602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_e09.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_e09.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_e09 " "Found entity 1: dffpipe_e09" {  } { { "db/dffpipe_e09.tdf" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/dffpipe_e09.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643525333755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643525333755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_e09 Oscill_main_top:Oscill_main_top\|Oscill_fifo:uut4\|dcfifo:dcfifo_component\|dcfifo_46h1:auto_generated\|alt_synch_pipe_tal:rs_dgwp\|dffpipe_e09:dffpipe13 " "Elaborating entity \"dffpipe_e09\" for hierarchy \"Oscill_main_top:Oscill_main_top\|Oscill_fifo:uut4\|dcfifo:dcfifo_component\|dcfifo_46h1:auto_generated\|alt_synch_pipe_tal:rs_dgwp\|dffpipe_e09:dffpipe13\"" {  } { { "db/alt_synch_pipe_tal.tdf" "dffpipe13" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/alt_synch_pipe_tal.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643525333792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_ual.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_ual.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_ual " "Found entity 1: alt_synch_pipe_ual" {  } { { "db/alt_synch_pipe_ual.tdf" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/alt_synch_pipe_ual.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643525333942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643525333942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_ual Oscill_main_top:Oscill_main_top\|Oscill_fifo:uut4\|dcfifo:dcfifo_component\|dcfifo_46h1:auto_generated\|alt_synch_pipe_ual:ws_dgrp " "Elaborating entity \"alt_synch_pipe_ual\" for hierarchy \"Oscill_main_top:Oscill_main_top\|Oscill_fifo:uut4\|dcfifo:dcfifo_component\|dcfifo_46h1:auto_generated\|alt_synch_pipe_ual:ws_dgrp\"" {  } { { "db/dcfifo_46h1.tdf" "ws_dgrp" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/dcfifo_46h1.tdf" 68 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643525333965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_f09.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_f09.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_f09 " "Found entity 1: dffpipe_f09" {  } { { "db/dffpipe_f09.tdf" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/dffpipe_f09.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643525334121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643525334121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_f09 Oscill_main_top:Oscill_main_top\|Oscill_fifo:uut4\|dcfifo:dcfifo_component\|dcfifo_46h1:auto_generated\|alt_synch_pipe_ual:ws_dgrp\|dffpipe_f09:dffpipe16 " "Elaborating entity \"dffpipe_f09\" for hierarchy \"Oscill_main_top:Oscill_main_top\|Oscill_fifo:uut4\|dcfifo:dcfifo_component\|dcfifo_46h1:auto_generated\|alt_synch_pipe_ual:ws_dgrp\|dffpipe_f09:dffpipe16\"" {  } { { "db/alt_synch_pipe_ual.tdf" "dffpipe16" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/alt_synch_pipe_ual.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643525334161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_r76.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_r76.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_r76 " "Found entity 1: cmpr_r76" {  } { { "db/cmpr_r76.tdf" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/cmpr_r76.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643525334347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643525334347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_r76 Oscill_main_top:Oscill_main_top\|Oscill_fifo:uut4\|dcfifo:dcfifo_component\|dcfifo_46h1:auto_generated\|cmpr_r76:rdempty_eq_comp " "Elaborating entity \"cmpr_r76\" for hierarchy \"Oscill_main_top:Oscill_main_top\|Oscill_fifo:uut4\|dcfifo:dcfifo_component\|dcfifo_46h1:auto_generated\|cmpr_r76:rdempty_eq_comp\"" {  } { { "db/dcfifo_46h1.tdf" "rdempty_eq_comp" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/dcfifo_46h1.tdf" 72 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643525334372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Oscill_ram Oscill_main_top:Oscill_main_top\|Oscill_ram:uut5 " "Elaborating entity \"Oscill_ram\" for hierarchy \"Oscill_main_top:Oscill_main_top\|Oscill_ram:uut5\"" {  } { { "Oscill_main_top.v" "uut5" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_main_top.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643525334596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Oscill_main_top:Oscill_main_top\|Oscill_ram:uut5\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Oscill_main_top:Oscill_main_top\|Oscill_ram:uut5\|altsyncram:altsyncram_component\"" {  } { { "Oscill_ram.v" "altsyncram_component" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_ram.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643525335298 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Oscill_main_top:Oscill_main_top\|Oscill_ram:uut5\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Oscill_main_top:Oscill_main_top\|Oscill_ram:uut5\|altsyncram:altsyncram_component\"" {  } { { "Oscill_ram.v" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_ram.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643525335339 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Oscill_main_top:Oscill_main_top\|Oscill_ram:uut5\|altsyncram:altsyncram_component " "Instantiated megafunction \"Oscill_main_top:Oscill_main_top\|Oscill_ram:uut5\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643525335339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643525335339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643525335339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643525335339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643525335339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV GX " "Parameter \"intended_device_family\" = \"Cyclone IV GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643525335339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643525335339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643525335339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 8192 " "Parameter \"numwords_b\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643525335339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643525335339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643525335339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643525335339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643525335339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643525335339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643525335339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 13 " "Parameter \"widthad_b\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643525335339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643525335339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643525335339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643525335339 ""}  } { { "Oscill_ram.v" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_ram.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1643525335339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pco1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pco1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pco1 " "Found entity 1: altsyncram_pco1" {  } { { "db/altsyncram_pco1.tdf" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/altsyncram_pco1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643525335617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643525335617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pco1 Oscill_main_top:Oscill_main_top\|Oscill_ram:uut5\|altsyncram:altsyncram_component\|altsyncram_pco1:auto_generated " "Elaborating entity \"altsyncram_pco1\" for hierarchy \"Oscill_main_top:Oscill_main_top\|Oscill_ram:uut5\|altsyncram:altsyncram_component\|altsyncram_pco1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643525335639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Oscill_show Oscill_main_top:Oscill_main_top\|Oscill_show:uut6 " "Elaborating entity \"Oscill_show\" for hierarchy \"Oscill_main_top:Oscill_main_top\|Oscill_show:uut6\"" {  } { { "Oscill_main_top.v" "uut6" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_main_top.v" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643525335835 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 Oscill_show.v(125) " "Verilog HDL assignment warning at Oscill_show.v(125): truncated value with size 32 to match size of target (9)" {  } { { "Oscill_show.v" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_show.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643525335838 "|final_top|Oscill_main_top:Oscill_main_top|Oscill_show:uut6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Oscill_vga_driver Oscill_main_top:Oscill_main_top\|Oscill_vga_driver:uut7 " "Elaborating entity \"Oscill_vga_driver\" for hierarchy \"Oscill_main_top:Oscill_main_top\|Oscill_vga_driver:uut7\"" {  } { { "Oscill_main_top.v" "uut7" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_main_top.v" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643525335871 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flag_add Oscill_vga_driver.v(48) " "Verilog HDL or VHDL warning at Oscill_vga_driver.v(48): object \"flag_add\" assigned a value but never read" {  } { { "Oscill_vga_driver.v" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_vga_driver.v" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1643525335873 "|final_top|Oscill_main_top:Oscill_main_top|Oscill_vga_driver:uut7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Oscill_vga_driver.v(90) " "Verilog HDL assignment warning at Oscill_vga_driver.v(90): truncated value with size 32 to match size of target (11)" {  } { { "Oscill_vga_driver.v" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_vga_driver.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643525335873 "|final_top|Oscill_main_top:Oscill_main_top|Oscill_vga_driver:uut7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Oscill_vga_driver.v(101) " "Verilog HDL assignment warning at Oscill_vga_driver.v(101): truncated value with size 32 to match size of target (11)" {  } { { "Oscill_vga_driver.v" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_vga_driver.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643525335874 "|final_top|Oscill_main_top:Oscill_main_top|Oscill_vga_driver:uut7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Oscill_vga_driver.v(116) " "Verilog HDL assignment warning at Oscill_vga_driver.v(116): truncated value with size 32 to match size of target (11)" {  } { { "Oscill_vga_driver.v" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_vga_driver.v" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643525335874 "|final_top|Oscill_main_top:Oscill_main_top|Oscill_vga_driver:uut7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Oscill_vga_driver.v(127) " "Verilog HDL assignment warning at Oscill_vga_driver.v(127): truncated value with size 32 to match size of target (11)" {  } { { "Oscill_vga_driver.v" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_vga_driver.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643525335875 "|final_top|Oscill_main_top:Oscill_main_top|Oscill_vga_driver:uut7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Oscill_key Oscill_main_top:Oscill_main_top\|Oscill_key:uut8 " "Elaborating entity \"Oscill_key\" for hierarchy \"Oscill_main_top:Oscill_main_top\|Oscill_key:uut8\"" {  } { { "Oscill_main_top.v" "uut8" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_main_top.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643525335907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiwave multiwave:multiwave " "Elaborating entity \"multiwave\" for hierarchy \"multiwave:multiwave\"" {  } { { "final_top.v" "multiwave" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/final_top.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643525335944 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 multiwave.v(72) " "Verilog HDL assignment warning at multiwave.v(72): truncated value with size 32 to match size of target (8)" {  } { { "multiwave.v" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/multiwave.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643525335946 "|final_top|multiwave:multiwave"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 multiwave.v(82) " "Verilog HDL assignment warning at multiwave.v(82): truncated value with size 32 to match size of target (8)" {  } { { "multiwave.v" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/multiwave.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643525335946 "|final_top|multiwave:multiwave"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 multiwave.v(91) " "Verilog HDL assignment warning at multiwave.v(91): truncated value with size 32 to match size of target (8)" {  } { { "multiwave.v" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/multiwave.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643525335946 "|final_top|multiwave:multiwave"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 multiwave.v(100) " "Verilog HDL assignment warning at multiwave.v(100): truncated value with size 32 to match size of target (8)" {  } { { "multiwave.v" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/multiwave.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643525335947 "|final_top|multiwave:multiwave"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_sin multiwave:multiwave\|my_sin:mysin " "Elaborating entity \"my_sin\" for hierarchy \"multiwave:multiwave\|my_sin:mysin\"" {  } { { "multiwave.v" "mysin" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/multiwave.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643525335989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram multiwave:multiwave\|my_sin:mysin\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"multiwave:multiwave\|my_sin:mysin\|altsyncram:altsyncram_component\"" {  } { { "my_sin.v" "altsyncram_component" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/my_sin.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643525336082 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "multiwave:multiwave\|my_sin:mysin\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"multiwave:multiwave\|my_sin:mysin\|altsyncram:altsyncram_component\"" {  } { { "my_sin.v" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/my_sin.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643525336116 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "multiwave:multiwave\|my_sin:mysin\|altsyncram:altsyncram_component " "Instantiated megafunction \"multiwave:multiwave\|my_sin:mysin\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643525336116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643525336116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643525336116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file my_sin.mif " "Parameter \"init_file\" = \"my_sin.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643525336116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643525336116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643525336116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643525336116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643525336116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643525336116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643525336116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643525336116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643525336116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643525336116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643525336116 ""}  } { { "my_sin.v" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/my_sin.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1643525336116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_q691.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_q691.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_q691 " "Found entity 1: altsyncram_q691" {  } { { "db/altsyncram_q691.tdf" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/altsyncram_q691.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643525336381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643525336381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_q691 multiwave:multiwave\|my_sin:mysin\|altsyncram:altsyncram_component\|altsyncram_q691:auto_generated " "Elaborating entity \"altsyncram_q691\" for hierarchy \"multiwave:multiwave\|my_sin:mysin\|altsyncram:altsyncram_component\|altsyncram_q691:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643525336403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_juchi multiwave:multiwave\|my_juchi:myjuchi " "Elaborating entity \"my_juchi\" for hierarchy \"multiwave:multiwave\|my_juchi:myjuchi\"" {  } { { "multiwave.v" "myjuchi" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/multiwave.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643525336883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram multiwave:multiwave\|my_juchi:myjuchi\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"multiwave:multiwave\|my_juchi:myjuchi\|altsyncram:altsyncram_component\"" {  } { { "my_juchi.v" "altsyncram_component" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/my_juchi.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643525336963 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "multiwave:multiwave\|my_juchi:myjuchi\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"multiwave:multiwave\|my_juchi:myjuchi\|altsyncram:altsyncram_component\"" {  } { { "my_juchi.v" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/my_juchi.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643525336995 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "multiwave:multiwave\|my_juchi:myjuchi\|altsyncram:altsyncram_component " "Instantiated megafunction \"multiwave:multiwave\|my_juchi:myjuchi\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643525336995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643525336995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643525336995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file mjuchi.mif " "Parameter \"init_file\" = \"mjuchi.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643525336995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643525336995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643525336995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643525336995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643525336995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643525336995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643525336995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643525336995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643525336995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643525336995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643525336995 ""}  } { { "my_juchi.v" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/my_juchi.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1643525336995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_b691.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_b691.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_b691 " "Found entity 1: altsyncram_b691" {  } { { "db/altsyncram_b691.tdf" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/altsyncram_b691.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643525337255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643525337255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_b691 multiwave:multiwave\|my_juchi:myjuchi\|altsyncram:altsyncram_component\|altsyncram_b691:auto_generated " "Elaborating entity \"altsyncram_b691\" for hierarchy \"multiwave:multiwave\|my_juchi:myjuchi\|altsyncram:altsyncram_component\|altsyncram_b691:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643525337279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_rec multiwave:multiwave\|my_rec:myrec " "Elaborating entity \"my_rec\" for hierarchy \"multiwave:multiwave\|my_rec:myrec\"" {  } { { "multiwave.v" "myrec" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/multiwave.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643525337740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram multiwave:multiwave\|my_rec:myrec\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"multiwave:multiwave\|my_rec:myrec\|altsyncram:altsyncram_component\"" {  } { { "my_rec.v" "altsyncram_component" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/my_rec.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643525337815 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "multiwave:multiwave\|my_rec:myrec\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"multiwave:multiwave\|my_rec:myrec\|altsyncram:altsyncram_component\"" {  } { { "my_rec.v" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/my_rec.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643525337845 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "multiwave:multiwave\|my_rec:myrec\|altsyncram:altsyncram_component " "Instantiated megafunction \"multiwave:multiwave\|my_rec:myrec\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643525337845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643525337845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643525337845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file my_rec.mif " "Parameter \"init_file\" = \"my_rec.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643525337845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643525337845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643525337845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643525337845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643525337845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643525337845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643525337845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643525337845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643525337845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643525337845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643525337845 ""}  } { { "my_rec.v" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/my_rec.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1643525337845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_a691.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_a691.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_a691 " "Found entity 1: altsyncram_a691" {  } { { "db/altsyncram_a691.tdf" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/altsyncram_a691.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643525338117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643525338117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_a691 multiwave:multiwave\|my_rec:myrec\|altsyncram:altsyncram_component\|altsyncram_a691:auto_generated " "Elaborating entity \"altsyncram_a691\" for hierarchy \"multiwave:multiwave\|my_rec:myrec\|altsyncram:altsyncram_component\|altsyncram_a691:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643525338140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_trig multiwave:multiwave\|my_trig:mytrig " "Elaborating entity \"my_trig\" for hierarchy \"multiwave:multiwave\|my_trig:mytrig\"" {  } { { "multiwave.v" "mytrig" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/multiwave.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643525338622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram multiwave:multiwave\|my_trig:mytrig\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"multiwave:multiwave\|my_trig:mytrig\|altsyncram:altsyncram_component\"" {  } { { "my_trig.v" "altsyncram_component" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/my_trig.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643525338699 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "multiwave:multiwave\|my_trig:mytrig\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"multiwave:multiwave\|my_trig:mytrig\|altsyncram:altsyncram_component\"" {  } { { "my_trig.v" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/my_trig.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643525338729 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "multiwave:multiwave\|my_trig:mytrig\|altsyncram:altsyncram_component " "Instantiated megafunction \"multiwave:multiwave\|my_trig:mytrig\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643525338729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643525338729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643525338729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file my_trig.mif " "Parameter \"init_file\" = \"my_trig.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643525338729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643525338729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643525338729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643525338729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643525338729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643525338729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643525338729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643525338729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643525338729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643525338729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643525338729 ""}  } { { "my_trig.v" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/my_trig.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1643525338729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6a91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6a91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6a91 " "Found entity 1: altsyncram_6a91" {  } { { "db/altsyncram_6a91.tdf" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/altsyncram_6a91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643525339003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643525339003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6a91 multiwave:multiwave\|my_trig:mytrig\|altsyncram:altsyncram_component\|altsyncram_6a91:auto_generated " "Elaborating entity \"altsyncram_6a91\" for hierarchy \"multiwave:multiwave\|my_trig:mytrig\|altsyncram:altsyncram_component\|altsyncram_6a91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643525339040 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Oscill_main_top:Oscill_main_top\|rd_usedw\[15\] " "Net \"Oscill_main_top:Oscill_main_top\|rd_usedw\[15\]\" is missing source, defaulting to GND" {  } { { "Oscill_main_top.v" "rd_usedw\[15\]" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_main_top.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643525339615 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Oscill_main_top:Oscill_main_top\|rd_usedw\[14\] " "Net \"Oscill_main_top:Oscill_main_top\|rd_usedw\[14\]\" is missing source, defaulting to GND" {  } { { "Oscill_main_top.v" "rd_usedw\[14\]" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_main_top.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643525339615 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Oscill_main_top:Oscill_main_top\|rd_usedw\[13\] " "Net \"Oscill_main_top:Oscill_main_top\|rd_usedw\[13\]\" is missing source, defaulting to GND" {  } { { "Oscill_main_top.v" "rd_usedw\[13\]" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_main_top.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643525339615 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Oscill_main_top:Oscill_main_top\|show_addr\[15\] " "Net \"Oscill_main_top:Oscill_main_top\|show_addr\[15\]\" is missing source, defaulting to GND" {  } { { "Oscill_main_top.v" "show_addr\[15\]" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_main_top.v" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643525339615 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Oscill_main_top:Oscill_main_top\|show_addr\[14\] " "Net \"Oscill_main_top:Oscill_main_top\|show_addr\[14\]\" is missing source, defaulting to GND" {  } { { "Oscill_main_top.v" "show_addr\[14\]" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_main_top.v" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643525339615 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Oscill_main_top:Oscill_main_top\|show_addr\[13\] " "Net \"Oscill_main_top:Oscill_main_top\|show_addr\[13\]\" is missing source, defaulting to GND" {  } { { "Oscill_main_top.v" "show_addr\[13\]" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_main_top.v" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643525339615 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Oscill_main_top:Oscill_main_top\|ram_waddr\[15\] " "Net \"Oscill_main_top:Oscill_main_top\|ram_waddr\[15\]\" is missing source, defaulting to GND" {  } { { "Oscill_main_top.v" "ram_waddr\[15\]" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_main_top.v" 54 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643525339615 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Oscill_main_top:Oscill_main_top\|ram_waddr\[14\] " "Net \"Oscill_main_top:Oscill_main_top\|ram_waddr\[14\]\" is missing source, defaulting to GND" {  } { { "Oscill_main_top.v" "ram_waddr\[14\]" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_main_top.v" 54 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643525339615 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Oscill_main_top:Oscill_main_top\|ram_waddr\[13\] " "Net \"Oscill_main_top:Oscill_main_top\|ram_waddr\[13\]\" is missing source, defaulting to GND" {  } { { "Oscill_main_top.v" "ram_waddr\[13\]" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_main_top.v" 54 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643525339615 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1643525339615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ca24.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ca24.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ca24 " "Found entity 1: altsyncram_ca24" {  } { { "db/altsyncram_ca24.tdf" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/altsyncram_ca24.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643525350287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643525350287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_psc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_psc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_psc " "Found entity 1: mux_psc" {  } { { "db/mux_psc.tdf" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/mux_psc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643525352444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643525352444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/decode_dvf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643525353591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643525353591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_egi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_egi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_egi " "Found entity 1: cntr_egi" {  } { { "db/cntr_egi.tdf" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/cntr_egi.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643525355300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643525355300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_89j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_89j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_89j " "Found entity 1: cntr_89j" {  } { { "db/cntr_89j.tdf" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/cntr_89j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643525356087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643525356087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_cgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_cgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_cgi " "Found entity 1: cntr_cgi" {  } { { "db/cntr_cgi.tdf" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/cntr_cgi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643525357352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643525357352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/cmpr_rgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643525357664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643525357664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/cntr_23j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643525358449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643525358449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/cmpr_ngc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643525358757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643525358757 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643525361364 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1643525361543 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2022.01.30.14:49:29 Progress: Loading sld4adef657/alt_sld_fab_wrapper_hw.tcl " "2022.01.30.14:49:29 Progress: Loading sld4adef657/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643525369166 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643525375759 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643525375966 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643525382267 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643525382610 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643525382955 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643525383345 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643525383365 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643525383366 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1643525384103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4adef657/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4adef657/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld4adef657/alt_sld_fab.v" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/ip/sld4adef657/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643525384617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643525384617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4adef657/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4adef657/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld4adef657/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/ip/sld4adef657/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643525384829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643525384829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4adef657/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4adef657/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld4adef657/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/ip/sld4adef657/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643525384933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643525384933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4adef657/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4adef657/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld4adef657/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/ip/sld4adef657/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643525385127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643525385127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4adef657/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld4adef657/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld4adef657/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/ip/sld4adef657/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643525385305 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld4adef657/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/ip/sld4adef657/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643525385305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643525385305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4adef657/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4adef657/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld4adef657/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/ip/sld4adef657/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643525385476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643525385476 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Oscill_main_top:Oscill_main_top\|Oscill_fifo:uut4\|dcfifo:dcfifo_component\|dcfifo_46h1:auto_generated\|altsyncram_j421:fifo_ram\|q_b\[7\] " "Synthesized away node \"Oscill_main_top:Oscill_main_top\|Oscill_fifo:uut4\|dcfifo:dcfifo_component\|dcfifo_46h1:auto_generated\|altsyncram_j421:fifo_ram\|q_b\[7\]\"" {  } { { "db/altsyncram_j421.tdf" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/altsyncram_j421.tdf" 249 2 0 } } { "db/dcfifo_46h1.tdf" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/dcfifo_46h1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Oscill_fifo.v" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_fifo.v" 87 0 0 } } { "Oscill_main_top.v" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_main_top.v" 143 0 0 } } { "final_top.v" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/final_top.v" 61 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643525389521 "|final_top|Oscill_main_top:Oscill_main_top|Oscill_fifo:uut4|dcfifo:dcfifo_component|dcfifo_46h1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a7"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1643525389521 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1643525389521 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Oscill_main_top:Oscill_main_top\|Oscill_show:uut6\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Oscill_main_top:Oscill_main_top\|Oscill_show:uut6\|Mult0\"" {  } { { "Oscill_show.v" "Mult0" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_show.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1643525389985 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1643525389985 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Oscill_main_top:Oscill_main_top\|Oscill_show:uut6\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Oscill_main_top:Oscill_main_top\|Oscill_show:uut6\|lpm_mult:Mult0\"" {  } { { "Oscill_show.v" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_show.v" 79 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643525390697 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Oscill_main_top:Oscill_main_top\|Oscill_show:uut6\|lpm_mult:Mult0 " "Instantiated megafunction \"Oscill_main_top:Oscill_main_top\|Oscill_show:uut6\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 11 " "Parameter \"LPM_WIDTHA\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643525390697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 3 " "Parameter \"LPM_WIDTHB\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643525390697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 14 " "Parameter \"LPM_WIDTHP\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643525390697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 14 " "Parameter \"LPM_WIDTHR\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643525390697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643525390697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643525390697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643525390697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643525390697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643525390697 ""}  } { { "Oscill_show.v" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_show.v" 79 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1643525390697 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Oscill_main_top:Oscill_main_top\|Oscill_show:uut6\|lpm_mult:Mult0\|multcore:mult_core Oscill_main_top:Oscill_main_top\|Oscill_show:uut6\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Oscill_main_top:Oscill_main_top\|Oscill_show:uut6\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"Oscill_main_top:Oscill_main_top\|Oscill_show:uut6\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 323 5 0 } } { "Oscill_show.v" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_show.v" 79 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643525392011 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Oscill_main_top:Oscill_main_top\|Oscill_show:uut6\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder Oscill_main_top:Oscill_main_top\|Oscill_show:uut6\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Oscill_main_top:Oscill_main_top\|Oscill_show:uut6\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"Oscill_main_top:Oscill_main_top\|Oscill_show:uut6\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/multcore.tdf" 282 8 0 } } { "Oscill_show.v" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_show.v" 79 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643525392698 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Oscill_main_top:Oscill_main_top\|Oscill_show:uut6\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] Oscill_main_top:Oscill_main_top\|Oscill_show:uut6\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Oscill_main_top:Oscill_main_top\|Oscill_show:uut6\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"Oscill_main_top:Oscill_main_top\|Oscill_show:uut6\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "Oscill_show.v" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_show.v" 79 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643525393651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_1dh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_1dh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_1dh " "Found entity 1: add_sub_1dh" {  } { { "db/add_sub_1dh.tdf" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/add_sub_1dh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643525394003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643525394003 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Oscill_main_top:Oscill_main_top\|Oscill_show:uut6\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add Oscill_main_top:Oscill_main_top\|Oscill_show:uut6\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Oscill_main_top:Oscill_main_top\|Oscill_show:uut6\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"Oscill_main_top:Oscill_main_top\|Oscill_show:uut6\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "Oscill_show.v" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_show.v" 79 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643525394297 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Oscill_main_top:Oscill_main_top\|Oscill_show:uut6\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] Oscill_main_top:Oscill_main_top\|Oscill_show:uut6\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Oscill_main_top:Oscill_main_top\|Oscill_show:uut6\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"Oscill_main_top:Oscill_main_top\|Oscill_show:uut6\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "Oscill_show.v" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_show.v" 79 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643525394553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_2dh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_2dh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_2dh " "Found entity 1: add_sub_2dh" {  } { { "db/add_sub_2dh.tdf" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/add_sub_2dh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643525394905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643525394905 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Oscill_main_top:Oscill_main_top\|Oscill_show:uut6\|lpm_mult:Mult0\|altshift:external_latency_ffs Oscill_main_top:Oscill_main_top\|Oscill_show:uut6\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Oscill_main_top:Oscill_main_top\|Oscill_show:uut6\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"Oscill_main_top:Oscill_main_top\|Oscill_show:uut6\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "Oscill_show.v" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_show.v" 79 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643525395346 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "7 " "7 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1643525396888 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "Oscill_main.v" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_main.v" 239 -1 0 } } { "Oscill_main.v" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_main.v" 215 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1643525397322 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1643525397322 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "vga_rgb\[0\] GND " "Pin \"vga_rgb\[0\]\" is stuck at GND" {  } { { "final_top.v" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/final_top.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1643525397582 "|final_top|vga_rgb[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dac_mode VCC " "Pin \"dac_mode\" is stuck at VCC" {  } { { "final_top.v" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/final_top.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1643525397582 "|final_top|dac_mode"} { "Warning" "WMLS_MLS_STUCK_PIN" "dac_sleep GND " "Pin \"dac_sleep\" is stuck at GND" {  } { { "final_top.v" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/final_top.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1643525397582 "|final_top|dac_sleep"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1643525397582 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643525397755 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "27 " "27 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1643525398647 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/output_files/Oscill_main_top.map.smsg " "Generated suppressed messages file C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/output_files/Oscill_main_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643525399335 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 97 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 97 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1643525410067 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1643525410141 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643525410141 ""}
{ "Warning" "WCUT_PLL_COMPENSATE_CLOCK_NOT_CONNECTED" "Oscill_main_top:Oscill_main_top\|Oscill_PLL_32M:uut0\|altpll:altpll_component\|Oscill_PLL_32M_altpll1:auto_generated\|pll1 compensate_clock clock0 CLK\[0\] " "PLL \"Oscill_main_top:Oscill_main_top\|Oscill_PLL_32M:uut0\|altpll:altpll_component\|Oscill_PLL_32M_altpll1:auto_generated\|pll1\" has parameter compensate_clock set to clock0 but port CLK\[0\] is not connected" {  } { { "db/oscill_pll_32m_altpll1.v" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/oscill_pll_32m_altpll1.v" 43 -1 0 } } { "altpll.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "Oscill_PLL_32M.v" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_PLL_32M.v" 94 0 0 } } { "Oscill_main_top.v" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_main_top.v" 82 0 0 } } { "final_top.v" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/final_top.v" 61 0 0 } }  } 0 15897 "PLL \"%1!s!\" has parameter %2!s! set to %3!s! but port %4!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1643525410345 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "Oscill_main_top:Oscill_main_top\|Oscill_PLL_32M:uut0\|altpll:altpll_component\|Oscill_PLL_32M_altpll1:auto_generated\|pll1 CLK\[0\] clk0_multiply_by clk0_divide_by " "PLL \"Oscill_main_top:Oscill_main_top\|Oscill_PLL_32M:uut0\|altpll:altpll_component\|Oscill_PLL_32M_altpll1:auto_generated\|pll1\" has parameters clk0_multiply_by and clk0_divide_by specified but port CLK\[0\] is not connected" {  } { { "db/oscill_pll_32m_altpll1.v" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/oscill_pll_32m_altpll1.v" 43 -1 0 } } { "altpll.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "Oscill_PLL_32M.v" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_PLL_32M.v" 94 0 0 } } { "Oscill_main_top.v" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_main_top.v" 82 0 0 } } { "final_top.v" "" { Text "C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/final_top.v" 61 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1643525410345 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1988 " "Implemented 1988 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1643525411455 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1643525411455 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1846 " "Implemented 1846 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1643525411455 ""} { "Info" "ICUT_CUT_TM_RAMS" "87 " "Implemented 87 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1643525411455 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1643525411455 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1643525411455 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 45 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 45 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4902 " "Peak virtual memory: 4902 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1643525411519 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 30 14:50:11 2022 " "Processing ended: Sun Jan 30 14:50:11 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1643525411519 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:47 " "Elapsed time: 00:01:47" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1643525411519 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:16 " "Total CPU time (on all processors): 00:02:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1643525411519 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1643525411519 ""}
