<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="synth_1" LaunchPart="xc7z010clg400-1" LaunchTime="1736932364" LaunchIncrCheckpoint="$PSRCDIR/utils_1/imports/synth_1/TopLevel.dcp">
  <File Type="PA-TCL" Name="FullControllerBlockDesign_wrapper.tcl"/>
  <File Type="RDS-PROPCONSTRS" Name="FullControllerBlockDesign_wrapper_drc_synth.rpt"/>
  <File Type="REPORTS-TCL" Name="FullControllerBlockDesign_wrapper_reports.tcl"/>
  <File Type="RDS-RDS" Name="FullControllerBlockDesign_wrapper.vds"/>
  <File Type="RDS-UTIL" Name="FullControllerBlockDesign_wrapper_utilization_synth.rpt"/>
  <File Type="RDS-UTIL-PB" Name="FullControllerBlockDesign_wrapper_utilization_synth.pb"/>
  <File Type="RDS-DCP" Name="FullControllerBlockDesign_wrapper.dcp"/>
  <File Type="VDS-TIMINGSUMMARY" Name="FullControllerBlockDesign_wrapper_timing_summary_synth.rpt"/>
  <File Type="VDS-TIMING-PB" Name="FullControllerBlockDesign_wrapper_timing_summary_synth.pb"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1" RelGenDir="$PGENDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PPRDIR/Encoder.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/PID.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/PWM.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/TopLevel.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/bd/FullControllerBlockDesign/FullControllerBlockDesign.bd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PGENDIR/sources_1/bd/FullControllerBlockDesign/hdl/FullControllerBlockDesign_wrapper.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="FullControllerBlockDesign_wrapper"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PSRCDIR/constrs_1/new/Zybo_Z7Master.xdc">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <FileSet Name="utils" Type="Utils" RelSrcDir="$PSRCDIR/utils_1">
    <Filter Type="Utils"/>
    <File Path="$PSRCDIR/utils_1/imports/synth_1/TopLevel.dcp">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedInSteps" Val="synth_1"/>
        <Attr Name="AutoDcp" Val="1"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022"/>
    <Step Id="synth_design"/>
  </Strategy>
  <BlockFileSet Type="BlockSrcs" Name="FullControllerBlockDesign_axi_gpio_0_1"/>
  <BlockFileSet Type="BlockSrcs" Name="FullControllerBlockDesign_rst_ps7_0_50M_0"/>
  <BlockFileSet Type="BlockSrcs" Name="FullControllerBlockDesign_TopLevel_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="FullControllerBlockDesign_xbar_0"/>
  <BlockFileSet Type="BlockSrcs" Name="FullControllerBlockDesign_axi_gpio_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="FullControllerBlockDesign_processing_system7_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="FullControllerBlockDesign_axi_gpio_0_2"/>
</GenRun>
