Analysis & Synthesis report for MIPSProcessor
Tue Jul 31 14:07:18 2018
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |Main|SerialCommandProcessor:serialCP|SCP_state
 12. State Machine - |Main|SerialCommandProcessor:serialCP|WordRX_state
 13. State Machine - |Main|SerialCommandProcessor:serialCP|WordTX_state
 14. State Machine - |Main|RS232:rs|TX_state
 15. State Machine - |Main|RS232:rs|RX_state
 16. Registers Removed During Synthesis
 17. General Register Statistics
 18. Inverted Register Statistics
 19. Multiplexer Restructuring Statistics (Restructuring Performed)
 20. Source assignments for Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider
 21. Source assignments for Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider
 22. Source assignments for Processor:processor|ALU:alu|ALUDIV1:dividerunsigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_jev:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_nrf:divider
 23. Source assignments for Processor:processor|Memory:mem|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_gni2:auto_generated
 24. Parameter Settings for User Entity Instance: Top-level Entity: |Main
 25. Parameter Settings for User Entity Instance: RS232:rs
 26. Parameter Settings for User Entity Instance: Processor:processor|ALU:alu|ALUDIV1:dividersigned
 27. Parameter Settings for User Entity Instance: Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component
 28. Parameter Settings for User Entity Instance: Processor:processor|ALU:alu|ALUDIV1:dividerunsigned
 29. Parameter Settings for User Entity Instance: Processor:processor|ALU:alu|ALUDIV1:dividerunsigned|lpm_divide:LPM_DIVIDE_component
 30. Parameter Settings for User Entity Instance: Processor:processor|Memory:mem|RAM32Bit:ram|altsyncram:altsyncram_component
 31. Parameter Settings for Inferred Entity Instance: Processor:processor|ALU:alu|lpm_mult:Mult0
 32. Parameter Settings for Inferred Entity Instance: Processor:processor|ALU:alu|lpm_mult:Mult1
 33. altsyncram Parameter Settings by Entity Instance
 34. lpm_mult Parameter Settings by Entity Instance
 35. Port Connectivity Checks: "Processor:processor|Memory:mem|RAM32Bit:ram"
 36. Port Connectivity Checks: "Processor:processor"
 37. Port Connectivity Checks: "RS232:rs"
 38. Port Connectivity Checks: "ProcessorClockEnabler:pce|ProcessorClockEnabler_altclkctrl_0:altclkctrl_0|ProcessorClockEnabler_altclkctrl_0_sub:ProcessorClockEnabler_altclkctrl_0_sub_component"
 39. Post-Synthesis Netlist Statistics for Top Partition
 40. Elapsed Time Per Partition
 41. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Jul 31 14:07:18 2018       ;
; Quartus Prime Version              ; 18.0.0 Build 614 04/24/2018 SJ Lite Edition ;
; Revision Name                      ; MIPSProcessor                               ;
; Top-level Entity Name              ; Main                                        ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 8,616                                       ;
;     Total combinational functions  ; 7,417                                       ;
;     Dedicated logic registers      ; 1,967                                       ;
; Total registers                    ; 1967                                        ;
; Total pins                         ; 9                                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 524,288                                     ;
; Embedded Multiplier 9-bit elements ; 16                                          ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; Main               ; MIPSProcessor      ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Maximum processors allowed for parallel compilation              ; All                ;                    ;
; Verilog Show LMF Mapping Messages                                ; Off                ;                    ;
; Verilog Version                                                  ; SystemVerilog_2005 ; Verilog_2001       ;
; State Machine Processing                                         ; User-Encoded       ; Auto               ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.2%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                 ;
+---------------------------------------------------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------------------------------------+-----------------------+
; File Name with User-Entered Path                                                ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                                ; Library               ;
+---------------------------------------------------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------------------------------------+-----------------------+
; ../HDL/SerialCommandProcessor.sv                                                ; yes             ; User SystemVerilog HDL File  ; /home/imaustyn/Desktop/FPGAComputer/HDL/SerialCommandProcessor.sv                                                           ;                       ;
; ProcessorClockEnabler/synthesis/ProcessorClockEnabler.v                         ; yes             ; User Verilog HDL File        ; /home/imaustyn/Desktop/FPGAComputer/Quartus/ProcessorClockEnabler/synthesis/ProcessorClockEnabler.v                         ; ProcessorClockEnabler ;
; ProcessorClockEnabler/synthesis/submodules/ProcessorClockEnabler_altclkctrl_0.v ; yes             ; User Verilog HDL File        ; /home/imaustyn/Desktop/FPGAComputer/Quartus/ProcessorClockEnabler/synthesis/submodules/ProcessorClockEnabler_altclkctrl_0.v ; ProcessorClockEnabler ;
; ../HDL/RS232.sv                                                                 ; yes             ; User SystemVerilog HDL File  ; /home/imaustyn/Desktop/FPGAComputer/HDL/RS232.sv                                                                            ;                       ;
; ../HDL/RegisterFile.sv                                                          ; yes             ; User SystemVerilog HDL File  ; /home/imaustyn/Desktop/FPGAComputer/HDL/RegisterFile.sv                                                                     ;                       ;
; ../HDL/PC.sv                                                                    ; yes             ; User SystemVerilog HDL File  ; /home/imaustyn/Desktop/FPGAComputer/HDL/PC.sv                                                                               ;                       ;
; ../HDL/Memory.sv                                                                ; yes             ; User SystemVerilog HDL File  ; /home/imaustyn/Desktop/FPGAComputer/HDL/Memory.sv                                                                           ;                       ;
; ../HDL/Control.sv                                                               ; yes             ; User SystemVerilog HDL File  ; /home/imaustyn/Desktop/FPGAComputer/HDL/Control.sv                                                                          ;                       ;
; ../HDL/Branch.sv                                                                ; yes             ; User SystemVerilog HDL File  ; /home/imaustyn/Desktop/FPGAComputer/HDL/Branch.sv                                                                           ;                       ;
; ../HDL/ALU.sv                                                                   ; yes             ; User SystemVerilog HDL File  ; /home/imaustyn/Desktop/FPGAComputer/HDL/ALU.sv                                                                              ;                       ;
; ../HDL/Processor.sv                                                             ; yes             ; User SystemVerilog HDL File  ; /home/imaustyn/Desktop/FPGAComputer/HDL/Processor.sv                                                                        ;                       ;
; RAM32Bit.v                                                                      ; yes             ; User Wizard-Generated File   ; /home/imaustyn/Desktop/FPGAComputer/Quartus/RAM32Bit.v                                                                      ;                       ;
; ../HDL/Main.sv                                                                  ; yes             ; User SystemVerilog HDL File  ; /home/imaustyn/Desktop/FPGAComputer/HDL/Main.sv                                                                             ;                       ;
; ALUDIV1.v                                                                       ; yes             ; User Wizard-Generated File   ; /home/imaustyn/Desktop/FPGAComputer/Quartus/ALUDIV1.v                                                                       ;                       ;
; lpm_divide.tdf                                                                  ; yes             ; Megafunction                 ; /home/imaustyn/intelFPGA_lite/18.0/quartus/libraries/megafunctions/lpm_divide.tdf                                           ;                       ;
; abs_divider.inc                                                                 ; yes             ; Megafunction                 ; /home/imaustyn/intelFPGA_lite/18.0/quartus/libraries/megafunctions/abs_divider.inc                                          ;                       ;
; sign_div_unsign.inc                                                             ; yes             ; Megafunction                 ; /home/imaustyn/intelFPGA_lite/18.0/quartus/libraries/megafunctions/sign_div_unsign.inc                                      ;                       ;
; aglobal180.inc                                                                  ; yes             ; Megafunction                 ; /home/imaustyn/intelFPGA_lite/18.0/quartus/libraries/megafunctions/aglobal180.inc                                           ;                       ;
; db/lpm_divide_d0v.tdf                                                           ; yes             ; Auto-Generated Megafunction  ; /home/imaustyn/Desktop/FPGAComputer/Quartus/db/lpm_divide_d0v.tdf                                                           ;                       ;
; db/abs_divider_lug.tdf                                                          ; yes             ; Auto-Generated Megafunction  ; /home/imaustyn/Desktop/FPGAComputer/Quartus/db/abs_divider_lug.tdf                                                          ;                       ;
; db/alt_u_div_nrf.tdf                                                            ; yes             ; Auto-Generated Megafunction  ; /home/imaustyn/Desktop/FPGAComputer/Quartus/db/alt_u_div_nrf.tdf                                                            ;                       ;
; db/add_sub_7pc.tdf                                                              ; yes             ; Auto-Generated Megafunction  ; /home/imaustyn/Desktop/FPGAComputer/Quartus/db/add_sub_7pc.tdf                                                              ;                       ;
; db/add_sub_8pc.tdf                                                              ; yes             ; Auto-Generated Megafunction  ; /home/imaustyn/Desktop/FPGAComputer/Quartus/db/add_sub_8pc.tdf                                                              ;                       ;
; db/lpm_abs_i0a.tdf                                                              ; yes             ; Auto-Generated Megafunction  ; /home/imaustyn/Desktop/FPGAComputer/Quartus/db/lpm_abs_i0a.tdf                                                              ;                       ;
; db/lpm_divide_jev.tdf                                                           ; yes             ; Auto-Generated Megafunction  ; /home/imaustyn/Desktop/FPGAComputer/Quartus/db/lpm_divide_jev.tdf                                                           ;                       ;
; db/sign_div_unsign_q8i.tdf                                                      ; yes             ; Auto-Generated Megafunction  ; /home/imaustyn/Desktop/FPGAComputer/Quartus/db/sign_div_unsign_q8i.tdf                                                      ;                       ;
; altsyncram.tdf                                                                  ; yes             ; Megafunction                 ; /home/imaustyn/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf                                           ;                       ;
; stratix_ram_block.inc                                                           ; yes             ; Megafunction                 ; /home/imaustyn/intelFPGA_lite/18.0/quartus/libraries/megafunctions/stratix_ram_block.inc                                    ;                       ;
; lpm_mux.inc                                                                     ; yes             ; Megafunction                 ; /home/imaustyn/intelFPGA_lite/18.0/quartus/libraries/megafunctions/lpm_mux.inc                                              ;                       ;
; lpm_decode.inc                                                                  ; yes             ; Megafunction                 ; /home/imaustyn/intelFPGA_lite/18.0/quartus/libraries/megafunctions/lpm_decode.inc                                           ;                       ;
; a_rdenreg.inc                                                                   ; yes             ; Megafunction                 ; /home/imaustyn/intelFPGA_lite/18.0/quartus/libraries/megafunctions/a_rdenreg.inc                                            ;                       ;
; altrom.inc                                                                      ; yes             ; Megafunction                 ; /home/imaustyn/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altrom.inc                                               ;                       ;
; altram.inc                                                                      ; yes             ; Megafunction                 ; /home/imaustyn/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altram.inc                                               ;                       ;
; altdpram.inc                                                                    ; yes             ; Megafunction                 ; /home/imaustyn/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altdpram.inc                                             ;                       ;
; db/altsyncram_gni2.tdf                                                          ; yes             ; Auto-Generated Megafunction  ; /home/imaustyn/Desktop/FPGAComputer/Quartus/db/altsyncram_gni2.tdf                                                          ;                       ;
; db/decode_jsa.tdf                                                               ; yes             ; Auto-Generated Megafunction  ; /home/imaustyn/Desktop/FPGAComputer/Quartus/db/decode_jsa.tdf                                                               ;                       ;
; db/mux_gob.tdf                                                                  ; yes             ; Auto-Generated Megafunction  ; /home/imaustyn/Desktop/FPGAComputer/Quartus/db/mux_gob.tdf                                                                  ;                       ;
; lpm_mult.tdf                                                                    ; yes             ; Megafunction                 ; /home/imaustyn/intelFPGA_lite/18.0/quartus/libraries/megafunctions/lpm_mult.tdf                                             ;                       ;
; lpm_add_sub.inc                                                                 ; yes             ; Megafunction                 ; /home/imaustyn/intelFPGA_lite/18.0/quartus/libraries/megafunctions/lpm_add_sub.inc                                          ;                       ;
; multcore.inc                                                                    ; yes             ; Megafunction                 ; /home/imaustyn/intelFPGA_lite/18.0/quartus/libraries/megafunctions/multcore.inc                                             ;                       ;
; bypassff.inc                                                                    ; yes             ; Megafunction                 ; /home/imaustyn/intelFPGA_lite/18.0/quartus/libraries/megafunctions/bypassff.inc                                             ;                       ;
; altshift.inc                                                                    ; yes             ; Megafunction                 ; /home/imaustyn/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altshift.inc                                             ;                       ;
; db/mult_46t.tdf                                                                 ; yes             ; Auto-Generated Megafunction  ; /home/imaustyn/Desktop/FPGAComputer/Quartus/db/mult_46t.tdf                                                                 ;                       ;
; db/mult_7dt.tdf                                                                 ; yes             ; Auto-Generated Megafunction  ; /home/imaustyn/Desktop/FPGAComputer/Quartus/db/mult_7dt.tdf                                                                 ;                       ;
+---------------------------------------------------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------------------------------------+-----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                                                                                                          ;
+---------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                                                                                                                  ;
+---------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 8,616                                                                                                                                                                                  ;
;                                             ;                                                                                                                                                                                        ;
; Total combinational functions               ; 7417                                                                                                                                                                                   ;
; Logic element usage by number of LUT inputs ;                                                                                                                                                                                        ;
;     -- 4 input functions                    ; 4186                                                                                                                                                                                   ;
;     -- 3 input functions                    ; 2631                                                                                                                                                                                   ;
;     -- <=2 input functions                  ; 600                                                                                                                                                                                    ;
;                                             ;                                                                                                                                                                                        ;
; Logic elements by mode                      ;                                                                                                                                                                                        ;
;     -- normal mode                          ; 5633                                                                                                                                                                                   ;
;     -- arithmetic mode                      ; 1784                                                                                                                                                                                   ;
;                                             ;                                                                                                                                                                                        ;
; Total registers                             ; 1967                                                                                                                                                                                   ;
;     -- Dedicated logic registers            ; 1967                                                                                                                                                                                   ;
;     -- I/O registers                        ; 0                                                                                                                                                                                      ;
;                                             ;                                                                                                                                                                                        ;
; I/O pins                                    ; 9                                                                                                                                                                                      ;
; Total memory bits                           ; 524288                                                                                                                                                                                 ;
;                                             ;                                                                                                                                                                                        ;
; Embedded Multiplier 9-bit elements          ; 16                                                                                                                                                                                     ;
;                                             ;                                                                                                                                                                                        ;
; Maximum fan-out node                        ; ProcessorClockEnabler:pce|ProcessorClockEnabler_altclkctrl_0:altclkctrl_0|ProcessorClockEnabler_altclkctrl_0_sub:ProcessorClockEnabler_altclkctrl_0_sub_component|wire_clkctrl1_outclk ;
; Maximum fan-out                             ; 1616                                                                                                                                                                                   ;
; Total fan-out                               ; 34807                                                                                                                                                                                  ;
; Average fan-out                             ; 3.67                                                                                                                                                                                   ;
+---------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+-----------------------+
; Compilation Hierarchy Node                                                                         ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                             ; Entity Name                            ; Library Name          ;
+----------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+-----------------------+
; |Main                                                                                              ; 7417 (17)           ; 1967 (9)                  ; 524288      ; 16           ; 0       ; 8         ; 9    ; 0            ; |Main                                                                                                                                                                                           ; Main                                   ; work                  ;
;    |Processor:processor|                                                                           ; 6721 (387)          ; 1561 (288)                ; 524288      ; 16           ; 0       ; 8         ; 0    ; 0            ; |Main|Processor:processor                                                                                                                                                                       ; Processor                              ; work                  ;
;       |ALU:alu|                                                                                    ; 4343 (1700)         ; 232 (70)                  ; 0           ; 16           ; 0       ; 8         ; 0    ; 0            ; |Main|Processor:processor|ALU:alu                                                                                                                                                               ; ALU                                    ; work                  ;
;          |ALUDIV1:dividersigned|                                                                   ; 1354 (0)            ; 82 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|Processor:processor|ALU:alu|ALUDIV1:dividersigned                                                                                                                                         ; ALUDIV1                                ; work                  ;
;             |lpm_divide:LPM_DIVIDE_component|                                                      ; 1354 (0)            ; 82 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component                                                                                                         ; lpm_divide                             ; work                  ;
;                |lpm_divide_d0v:auto_generated|                                                     ; 1354 (0)            ; 82 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated                                                                           ; lpm_divide_d0v                         ; work                  ;
;                   |abs_divider_lug:divider|                                                        ; 1354 (95)           ; 82 (2)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider                                                   ; abs_divider_lug                        ; work                  ;
;                      |alt_u_div_nrf:divider|                                                       ; 1134 (1133)         ; 80 (80)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider                             ; alt_u_div_nrf                          ; work                  ;
;                         |add_sub_8pc:add_sub_1|                                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|add_sub_8pc:add_sub_1       ; add_sub_8pc                            ; work                  ;
;                      |lpm_abs_i0a:my_abs_den|                                                      ; 65 (65)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|lpm_abs_i0a:my_abs_den                            ; lpm_abs_i0a                            ; work                  ;
;                      |lpm_abs_i0a:my_abs_num|                                                      ; 60 (60)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|lpm_abs_i0a:my_abs_num                            ; lpm_abs_i0a                            ; work                  ;
;          |ALUDIV1:dividerunsigned|                                                                 ; 1118 (0)            ; 80 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|Processor:processor|ALU:alu|ALUDIV1:dividerunsigned                                                                                                                                       ; ALUDIV1                                ; work                  ;
;             |lpm_divide:LPM_DIVIDE_component|                                                      ; 1118 (0)            ; 80 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|Processor:processor|ALU:alu|ALUDIV1:dividerunsigned|lpm_divide:LPM_DIVIDE_component                                                                                                       ; lpm_divide                             ; work                  ;
;                |lpm_divide_jev:auto_generated|                                                     ; 1118 (0)            ; 80 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|Processor:processor|ALU:alu|ALUDIV1:dividerunsigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_jev:auto_generated                                                                         ; lpm_divide_jev                         ; work                  ;
;                   |sign_div_unsign_q8i:divider|                                                    ; 1118 (0)            ; 80 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|Processor:processor|ALU:alu|ALUDIV1:dividerunsigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_jev:auto_generated|sign_div_unsign_q8i:divider                                             ; sign_div_unsign_q8i                    ; work                  ;
;                      |alt_u_div_nrf:divider|                                                       ; 1118 (1117)         ; 80 (80)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|Processor:processor|ALU:alu|ALUDIV1:dividerunsigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_jev:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_nrf:divider                       ; alt_u_div_nrf                          ; work                  ;
;                         |add_sub_8pc:add_sub_1|                                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|Processor:processor|ALU:alu|ALUDIV1:dividerunsigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_jev:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_nrf:divider|add_sub_8pc:add_sub_1 ; add_sub_8pc                            ; work                  ;
;          |lpm_mult:Mult0|                                                                          ; 92 (0)              ; 0 (0)                     ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |Main|Processor:processor|ALU:alu|lpm_mult:Mult0                                                                                                                                                ; lpm_mult                               ; work                  ;
;             |mult_46t:auto_generated|                                                              ; 92 (92)             ; 0 (0)                     ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |Main|Processor:processor|ALU:alu|lpm_mult:Mult0|mult_46t:auto_generated                                                                                                                        ; mult_46t                               ; work                  ;
;          |lpm_mult:Mult1|                                                                          ; 79 (0)              ; 0 (0)                     ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |Main|Processor:processor|ALU:alu|lpm_mult:Mult1                                                                                                                                                ; lpm_mult                               ; work                  ;
;             |mult_7dt:auto_generated|                                                              ; 79 (79)             ; 0 (0)                     ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |Main|Processor:processor|ALU:alu|lpm_mult:Mult1|mult_7dt:auto_generated                                                                                                                        ; mult_7dt                               ; work                  ;
;       |Branch:branch|                                                                              ; 40 (40)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|Processor:processor|Branch:branch                                                                                                                                                         ; Branch                                 ; work                  ;
;       |Control:control|                                                                            ; 65 (65)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|Processor:processor|Control:control                                                                                                                                                       ; Control                                ; work                  ;
;       |Memory:mem|                                                                                 ; 397 (328)           ; 10 (6)                    ; 524288      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|Processor:processor|Memory:mem                                                                                                                                                            ; Memory                                 ; work                  ;
;          |RAM32Bit:ram|                                                                            ; 69 (0)              ; 4 (0)                     ; 524288      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|Processor:processor|Memory:mem|RAM32Bit:ram                                                                                                                                               ; RAM32Bit                               ; work                  ;
;             |altsyncram:altsyncram_component|                                                      ; 69 (0)              ; 4 (0)                     ; 524288      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|Processor:processor|Memory:mem|RAM32Bit:ram|altsyncram:altsyncram_component                                                                                                               ; altsyncram                             ; work                  ;
;                |altsyncram_gni2:auto_generated|                                                    ; 69 (1)              ; 4 (4)                     ; 524288      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|Processor:processor|Memory:mem|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_gni2:auto_generated                                                                                ; altsyncram_gni2                        ; work                  ;
;                   |decode_jsa:decode2|                                                             ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|Processor:processor|Memory:mem|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_gni2:auto_generated|decode_jsa:decode2                                                             ; decode_jsa                             ; work                  ;
;                   |decode_jsa:rden_decode_a|                                                       ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|Processor:processor|Memory:mem|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_gni2:auto_generated|decode_jsa:rden_decode_a                                                       ; decode_jsa                             ; work                  ;
;                   |mux_gob:mux4|                                                                   ; 32 (32)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|Processor:processor|Memory:mem|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_gni2:auto_generated|mux_gob:mux4                                                                   ; mux_gob                                ; work                  ;
;                   |mux_gob:mux5|                                                                   ; 32 (32)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|Processor:processor|Memory:mem|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_gni2:auto_generated|mux_gob:mux5                                                                   ; mux_gob                                ; work                  ;
;       |PC:pc|                                                                                      ; 151 (151)           ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|Processor:processor|PC:pc                                                                                                                                                                 ; PC                                     ; work                  ;
;       |RegisterFile:registerFile|                                                                  ; 1338 (1338)         ; 1024 (1024)               ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|Processor:processor|RegisterFile:registerFile                                                                                                                                             ; RegisterFile                           ; work                  ;
;    |ProcessorClockEnabler:pce|                                                                     ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|ProcessorClockEnabler:pce                                                                                                                                                                 ; ProcessorClockEnabler                  ; ProcessorClockEnabler ;
;       |ProcessorClockEnabler_altclkctrl_0:altclkctrl_0|                                            ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|ProcessorClockEnabler:pce|ProcessorClockEnabler_altclkctrl_0:altclkctrl_0                                                                                                                 ; ProcessorClockEnabler_altclkctrl_0     ; ProcessorClockEnabler ;
;          |ProcessorClockEnabler_altclkctrl_0_sub:ProcessorClockEnabler_altclkctrl_0_sub_component| ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|ProcessorClockEnabler:pce|ProcessorClockEnabler_altclkctrl_0:altclkctrl_0|ProcessorClockEnabler_altclkctrl_0_sub:ProcessorClockEnabler_altclkctrl_0_sub_component                         ; ProcessorClockEnabler_altclkctrl_0_sub ; ProcessorClockEnabler ;
;    |RS232:rs|                                                                                      ; 202 (202)           ; 132 (132)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|RS232:rs                                                                                                                                                                                  ; RS232                                  ; work                  ;
;    |SerialCommandProcessor:serialCP|                                                               ; 477 (477)           ; 265 (265)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|SerialCommandProcessor:serialCP                                                                                                                                                           ; SerialCommandProcessor                 ; work                  ;
+----------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+-----------------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------+------+
; Name                                                                                                                  ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF  ;
+-----------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------+------+
; Processor:processor|Memory:mem|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_gni2:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port ; 16384        ; 32           ; 16384        ; 32           ; 524288 ; None ;
+-----------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------+------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 8           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 16          ;
; Signed Embedded Multipliers           ; 1           ;
; Unsigned Embedded Multipliers         ; 5           ;
; Mixed Sign Embedded Multipliers       ; 2           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                  ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------+----------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                           ; IP Include File            ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------+----------------------------+
; N/A    ; altclkctrl   ; 18.0    ; N/A          ; N/A          ; |Main|ProcessorClockEnabler:pce                           ; ProcessorClockEnabler.qsys ;
; Altera ; LPM_DIVIDE   ; 18.0    ; N/A          ; N/A          ; |Main|Processor:processor|ALU:alu|ALUDIV1:dividersigned   ; ALUDIV1.v                  ;
; Altera ; LPM_DIVIDE   ; 18.0    ; N/A          ; N/A          ; |Main|Processor:processor|ALU:alu|ALUDIV1:dividerunsigned ; ALUDIV1.v                  ;
; Altera ; RAM: 2-PORT  ; 18.0    ; N/A          ; N/A          ; |Main|Processor:processor|Memory:mem|RAM32Bit:ram         ; RAM32Bit.v                 ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------+----------------------------+


Encoding Type:  User-Encoded
+-----------------------------------------------------------------+
; State Machine - |Main|SerialCommandProcessor:serialCP|SCP_state ;
+-----------------------------------+-------------+---------------+
; Name                              ; SCP_state~5 ; SCP_state~4   ;
+-----------------------------------+-------------+---------------+
; SCP_state.SCP_READ_COMMAND_LENGTH ; 0           ; 0             ;
; SCP_state.SCP_READ_COMMAND        ; 0           ; 1             ;
; SCP_state.SCP_PROCESS_COMMAND     ; 1           ; 0             ;
; SCP_state.SCP_BAD                 ; 1           ; 1             ;
+-----------------------------------+-------------+---------------+


Encoding Type:  User-Encoded
+----------------------------------------------------------------------+
; State Machine - |Main|SerialCommandProcessor:serialCP|WordRX_state   ;
+------------------------------------+----------------+----------------+
; Name                               ; WordRX_state~5 ; WordRX_state~4 ;
+------------------------------------+----------------+----------------+
; WordRX_state.WORDRXSTATE_RECEIVING ; 0              ; 0              ;
; WordRX_state.WORDRXSTATE_DONE      ; 0              ; 1              ;
; WordRX_state.WORDRXSTATE_BAD       ; 1              ; 0              ;
+------------------------------------+----------------+----------------+


Encoding Type:  User-Encoded
+--------------------------------------------------------------------+
; State Machine - |Main|SerialCommandProcessor:serialCP|WordTX_state ;
+----------------------------------+----------------+----------------+
; Name                             ; WordTX_state~5 ; WordTX_state~4 ;
+----------------------------------+----------------+----------------+
; WordTX_state.WORDTXSTATE_WAITING ; 0              ; 0              ;
; WordTX_state.WORDTXSTATE_SENDING ; 0              ; 1              ;
; WordTX_state.WORDTXSTATE_DONE    ; 1              ; 0              ;
; WordTX_state.WORDTXSTATE_BAD     ; 1              ; 1              ;
+----------------------------------+----------------+----------------+


Encoding Type:  User-Encoded
+--------------------------------------------------------------+
; State Machine - |Main|RS232:rs|TX_state                      ;
+-----------------------+------------+------------+------------+
; Name                  ; TX_state~6 ; TX_state~5 ; TX_state~4 ;
+-----------------------+------------+------------+------------+
; TX_state.TX_IDLE      ; 0          ; 0          ; 0          ;
; TX_state.TX_START_BIT ; 0          ; 0          ; 1          ;
; TX_state.TX_TRANSMIT  ; 0          ; 1          ; 0          ;
; TX_state.TX_STOP_BIT  ; 0          ; 1          ; 1          ;
; TX_state.TX_BAD       ; 1          ; 0          ; 0          ;
+-----------------------+------------+------------+------------+


Encoding Type:  User-Encoded
+-----------------------------------------------------------------------+
; State Machine - |Main|RS232:rs|RX_state                               ;
+--------------------------------+------------+------------+------------+
; Name                           ; RX_state~6 ; RX_state~5 ; RX_state~4 ;
+--------------------------------+------------+------------+------------+
; RX_state.RX_WAITING            ; 0          ; 0          ; 0          ;
; RX_state.RX_POSSIBLE_START_BIT ; 0          ; 0          ; 1          ;
; RX_state.RX_RECEIVE            ; 0          ; 1          ; 0          ;
; RX_state.RX_POSSIBLE_STOP_BIT  ; 0          ; 1          ; 1          ;
; RX_state.RX_BAD                ; 1          ; 0          ; 0          ;
+--------------------------------+------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                             ;
+-------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+
; Register name                                                                                                           ; Reason for Removal                                                   ;
+-------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+
; pause                                                                                                                   ; Stuck at GND due to stuck port data_in                               ;
; Processor:processor|Memory:mem|readMode_d0[3]                                                                           ; Stuck at GND due to stuck port data_in                               ;
; Processor:processor|Memory:mem|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_gni2:auto_generated|rden_b_store ; Lost fanout                                                          ;
; Processor:processor|Memory:mem|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_gni2:auto_generated|wren_b_store ; Lost fanout                                                          ;
; RS232:rs|UART_RTS                                                                                                       ; Stuck at GND due to stuck port data_in                               ;
; Processor:processor|PC:pc|currentPC[31]                                                                                 ; Merged with Processor:processor|pc_pcAddress_dIF[31]                 ;
; Processor:processor|PC:pc|currentPC[30]                                                                                 ; Merged with Processor:processor|pc_pcAddress_dIF[30]                 ;
; Processor:processor|PC:pc|currentPC[29]                                                                                 ; Merged with Processor:processor|pc_pcAddress_dIF[29]                 ;
; Processor:processor|PC:pc|currentPC[28]                                                                                 ; Merged with Processor:processor|pc_pcAddress_dIF[28]                 ;
; Processor:processor|PC:pc|currentPC[27]                                                                                 ; Merged with Processor:processor|pc_pcAddress_dIF[27]                 ;
; Processor:processor|PC:pc|currentPC[26]                                                                                 ; Merged with Processor:processor|pc_pcAddress_dIF[26]                 ;
; Processor:processor|PC:pc|currentPC[25]                                                                                 ; Merged with Processor:processor|pc_pcAddress_dIF[25]                 ;
; Processor:processor|PC:pc|currentPC[24]                                                                                 ; Merged with Processor:processor|pc_pcAddress_dIF[24]                 ;
; Processor:processor|PC:pc|currentPC[23]                                                                                 ; Merged with Processor:processor|pc_pcAddress_dIF[23]                 ;
; Processor:processor|PC:pc|currentPC[22]                                                                                 ; Merged with Processor:processor|pc_pcAddress_dIF[22]                 ;
; Processor:processor|PC:pc|currentPC[21]                                                                                 ; Merged with Processor:processor|pc_pcAddress_dIF[21]                 ;
; Processor:processor|PC:pc|currentPC[20]                                                                                 ; Merged with Processor:processor|pc_pcAddress_dIF[20]                 ;
; Processor:processor|PC:pc|currentPC[19]                                                                                 ; Merged with Processor:processor|pc_pcAddress_dIF[19]                 ;
; Processor:processor|PC:pc|currentPC[18]                                                                                 ; Merged with Processor:processor|pc_pcAddress_dIF[18]                 ;
; Processor:processor|PC:pc|currentPC[17]                                                                                 ; Merged with Processor:processor|pc_pcAddress_dIF[17]                 ;
; Processor:processor|PC:pc|currentPC[16]                                                                                 ; Merged with Processor:processor|pc_pcAddress_dIF[16]                 ;
; Processor:processor|PC:pc|currentPC[15]                                                                                 ; Merged with Processor:processor|pc_pcAddress_dIF[15]                 ;
; Processor:processor|PC:pc|currentPC[14]                                                                                 ; Merged with Processor:processor|pc_pcAddress_dIF[14]                 ;
; Processor:processor|PC:pc|currentPC[13]                                                                                 ; Merged with Processor:processor|pc_pcAddress_dIF[13]                 ;
; Processor:processor|PC:pc|currentPC[12]                                                                                 ; Merged with Processor:processor|pc_pcAddress_dIF[12]                 ;
; Processor:processor|PC:pc|currentPC[11]                                                                                 ; Merged with Processor:processor|pc_pcAddress_dIF[11]                 ;
; Processor:processor|PC:pc|currentPC[10]                                                                                 ; Merged with Processor:processor|pc_pcAddress_dIF[10]                 ;
; Processor:processor|PC:pc|currentPC[1]                                                                                  ; Merged with Processor:processor|pc_pcAddress_dIF[1]                  ;
; Processor:processor|pc_nextPCAddress_dIF[1]                                                                             ; Merged with Processor:processor|pc_pcAddress_dIF[1]                  ;
; Processor:processor|PC:pc|currentPC[0]                                                                                  ; Merged with Processor:processor|pc_pcAddress_dIF[0]                  ;
; Processor:processor|pc_nextPCAddress_dIF[0]                                                                             ; Merged with Processor:processor|pc_pcAddress_dIF[0]                  ;
; Processor:processor|instruction_jumpAddress_d0[25]                                                                      ; Merged with Processor:processor|instruction_rsIn_d0[4]               ;
; Processor:processor|instruction_jumpAddress_d0[24]                                                                      ; Merged with Processor:processor|instruction_rsIn_d0[3]               ;
; Processor:processor|instruction_jumpAddress_d0[23]                                                                      ; Merged with Processor:processor|instruction_rsIn_d0[2]               ;
; Processor:processor|instruction_jumpAddress_d0[22]                                                                      ; Merged with Processor:processor|instruction_rsIn_d0[1]               ;
; Processor:processor|instruction_jumpAddress_d0[21]                                                                      ; Merged with Processor:processor|instruction_rsIn_d0[0]               ;
; Processor:processor|instruction_jumpAddress_d0[20]                                                                      ; Merged with Processor:processor|instruction_rtIn_d0[4]               ;
; Processor:processor|instruction_jumpAddress_d0[19]                                                                      ; Merged with Processor:processor|instruction_rtIn_d0[3]               ;
; Processor:processor|instruction_jumpAddress_d0[18]                                                                      ; Merged with Processor:processor|instruction_rtIn_d0[2]               ;
; Processor:processor|instruction_jumpAddress_d0[17]                                                                      ; Merged with Processor:processor|instruction_rtIn_d0[1]               ;
; Processor:processor|instruction_jumpAddress_d0[16]                                                                      ; Merged with Processor:processor|instruction_rtIn_d0[0]               ;
; Processor:processor|instruction_jumpAddress_d0[15]                                                                      ; Merged with Processor:processor|instruction_immediateExtended_d0[15] ;
; Processor:processor|instruction_jumpAddress_d0[14]                                                                      ; Merged with Processor:processor|instruction_immediateExtended_d0[14] ;
; Processor:processor|instruction_jumpAddress_d0[13]                                                                      ; Merged with Processor:processor|instruction_immediateExtended_d0[13] ;
; Processor:processor|instruction_jumpAddress_d0[12]                                                                      ; Merged with Processor:processor|instruction_immediateExtended_d0[12] ;
; Processor:processor|instruction_jumpAddress_d0[11]                                                                      ; Merged with Processor:processor|instruction_immediateExtended_d0[11] ;
; Processor:processor|instruction_jumpAddress_d0[10]                                                                      ; Merged with Processor:processor|instruction_immediateExtended_d0[10] ;
; Processor:processor|instruction_jumpAddress_d0[9]                                                                       ; Merged with Processor:processor|instruction_immediateExtended_d0[9]  ;
; Processor:processor|instruction_jumpAddress_d0[8]                                                                       ; Merged with Processor:processor|instruction_immediateExtended_d0[8]  ;
; Processor:processor|instruction_jumpAddress_d0[7]                                                                       ; Merged with Processor:processor|instruction_immediateExtended_d0[7]  ;
; Processor:processor|instruction_jumpAddress_d0[6]                                                                       ; Merged with Processor:processor|instruction_immediateExtended_d0[6]  ;
; Processor:processor|instruction_jumpAddress_d0[5]                                                                       ; Merged with Processor:processor|instruction_immediateExtended_d0[5]  ;
; Processor:processor|instruction_jumpAddress_d0[4]                                                                       ; Merged with Processor:processor|instruction_immediateExtended_d0[4]  ;
; Processor:processor|instruction_jumpAddress_d0[3]                                                                       ; Merged with Processor:processor|instruction_immediateExtended_d0[3]  ;
; Processor:processor|instruction_jumpAddress_d0[2]                                                                       ; Merged with Processor:processor|instruction_immediateExtended_d0[2]  ;
; Processor:processor|instruction_jumpAddress_d0[1]                                                                       ; Merged with Processor:processor|instruction_immediateExtended_d0[1]  ;
; Processor:processor|instruction_jumpAddress_d0[0]                                                                       ; Merged with Processor:processor|instruction_immediateExtended_d0[0]  ;
; Processor:processor|instruction_immediateExtended_d0[17..31]                                                            ; Merged with Processor:processor|instruction_immediateExtended_d0[16] ;
; Processor:processor|PC:pc|currentPC[2]                                                                                  ; Merged with Processor:processor|pc_nextPCAddress_dIF[2]              ;
; SerialCommandProcessor:serialCP|SCP_state~6                                                                             ; Lost fanout                                                          ;
; SerialCommandProcessor:serialCP|SCP_state~7                                                                             ; Lost fanout                                                          ;
; SerialCommandProcessor:serialCP|WordRX_state~6                                                                          ; Lost fanout                                                          ;
; SerialCommandProcessor:serialCP|WordTX_state~6                                                                          ; Lost fanout                                                          ;
; SerialCommandProcessor:serialCP|WordTX_state~7                                                                          ; Lost fanout                                                          ;
; SerialCommandProcessor:serialCP|WordTX_state~8                                                                          ; Lost fanout                                                          ;
; RS232:rs|TX_state~7                                                                                                     ; Lost fanout                                                          ;
; RS232:rs|RX_state~7                                                                                                     ; Lost fanout                                                          ;
; RS232:rs|TX_state~6                                                                                                     ; Stuck at GND due to stuck port data_in                               ;
; SerialCommandProcessor:serialCP|WordRX_state~5                                                                          ; Stuck at GND due to stuck port data_in                               ;
; RS232:rs|RX_state~6                                                                                                     ; Stuck at GND due to stuck port data_in                               ;
; SerialCommandProcessor:serialCP|wordsReceived[30,31]                                                                    ; Lost fanout                                                          ;
; Total Number of Removed Registers = 86                                                                                  ;                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1967  ;
; Number of registers using Synchronous Clear  ; 262   ;
; Number of registers using Synchronous Load   ; 101   ;
; Number of registers using Asynchronous Clear ; 777   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1373  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                     ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; clk                                                                                                                                                                                   ; 472     ;
; RS232:rs|TX_ready                                                                                                                                                                     ; 4       ;
; clkCounter[0]                                                                                                                                                                         ; 2       ;
; Processor:processor|ALU:alu|ALUDIV1:dividerunsigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_jev:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_nrf:divider|DFFDenominator[0] ; 16      ;
; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[0]       ; 16      ;
; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|DFF_diff_signs[0]                             ; 33      ;
; Processor:processor|control_branchMode_d0[1]                                                                                                                                          ; 26      ;
; Processor:processor|PC:pc|currentPC[9]                                                                                                                                                ; 1       ;
; Processor:processor|PC:pc|currentPC[8]                                                                                                                                                ; 1       ;
; Processor:processor|PC:pc|currentPC[7]                                                                                                                                                ; 1       ;
; Processor:processor|PC:pc|currentPC[6]                                                                                                                                                ; 1       ;
; Processor:processor|PC:pc|currentPC[5]                                                                                                                                                ; 1       ;
; Processor:processor|PC:pc|currentPC[4]                                                                                                                                                ; 1       ;
; Processor:processor|PC:pc|currentPC[3]                                                                                                                                                ; 1       ;
; Processor:processor|control_unsignedLoad_d0                                                                                                                                           ; 1       ;
; RS232:rs|UART_RXD_d1                                                                                                                                                                  ; 5       ;
; RS232:rs|UART_RXD_d0                                                                                                                                                                  ; 1       ;
; Total number of inverted registers = 17                                                                                                                                               ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------+
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |Main|SerialCommandProcessor:serialCP|wordsReceived[27]                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Main|RS232:rs|TX_currentBit[7]                                         ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Main|RS232:rs|RX_currentBit[0]                                         ;
; 3:1                ; 64 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |Main|RS232:rs|RX_counter[14]                                           ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |Main|Processor:processor|registerFile_writeAddress_d0[0]               ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |Main|SerialCommandProcessor:serialCP|wordsSent[25]                     ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |Main|RS232:rs|TX_counter[29]                                           ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |Main|Processor:processor|registerFile_readValue1_d0[2]                 ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |Main|Processor:processor|registerFile_readValue0_d0[0]                 ;
; 7:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |Main|RS232:rs|currentTX[0]                                             ;
; 5:1                ; 3 bits    ; 9 LEs         ; 3 LEs                ; 6 LEs                  ; Yes        ; |Main|SerialCommandProcessor:serialCP|WordTX_currentByte_reg[1]         ;
; 17:1               ; 2 bits    ; 22 LEs        ; 2 LEs                ; 20 LEs                 ; Yes        ; |Main|Processor:processor|pc_pcAddress_dIF[0]                           ;
; 64:1               ; 3 bits    ; 126 LEs       ; 27 LEs               ; 99 LEs                 ; Yes        ; |Main|Processor:processor|control_branchMode_d0[2]                      ;
; 64:1               ; 4 bits    ; 168 LEs       ; 40 LEs               ; 128 LEs                ; Yes        ; |Main|Processor:processor|control_shamt_d0[4]                           ;
; 64:1               ; 3 bits    ; 126 LEs       ; 36 LEs               ; 90 LEs                 ; Yes        ; |Main|Processor:processor|control_funct_d0[1]                           ;
; 6:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |Main|SerialCommandProcessor:serialCP|currentStep[11]                   ;
; 11:1               ; 31 bits   ; 217 LEs       ; 124 LEs              ; 93 LEs                 ; Yes        ; |Main|Processor:processor|ALU:alu|hi[30]                                ;
; 12:1               ; 31 bits   ; 248 LEs       ; 124 LEs              ; 124 LEs                ; Yes        ; |Main|Processor:processor|ALU:alu|lo[22]                                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |Main|Processor:processor|memory_address[9]                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |Main|RS232:rs|ShiftLeft0                                               ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |Main|RS232:rs|ShiftLeft0                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |Main|SerialCommandProcessor:serialCP|WordTX_nextState.WORDTXSTATE_DONE ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |Main|Processor:processor|Mux14                                         ;
; 3:1                ; 28 bits   ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |Main|SerialCommandProcessor:serialCP|TXSource                          ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; No         ; |Main|SerialCommandProcessor:serialCP|memoryAddress                     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Main|SerialCommandProcessor:serialCP|memoryAddress                     ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |Main|SerialCommandProcessor:serialCP|WordRX_byte_next[4]               ;
; 4:1                ; 31 bits   ; 62 LEs        ; 31 LEs               ; 31 LEs                 ; No         ; |Main|Processor:processor|ALU:alu|Selector136                           ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |Main|Processor:processor|Memory:mem|ShiftRight2                        ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |Main|Processor:processor|Memory:mem|ShiftRight2                        ;
; 4:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; No         ; |Main|SerialCommandProcessor:serialCP|memoryAddress                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Main|Processor:processor|memory_readMode[1]                            ;
; 5:1                ; 14 bits   ; 42 LEs        ; 14 LEs               ; 28 LEs                 ; No         ; |Main|SerialCommandProcessor:serialCP|memoryAddress                     ;
; 9:1                ; 8 bits    ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; No         ; |Main|Processor:processor|Memory:mem|Mux39                              ;
; 9:1                ; 8 bits    ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; No         ; |Main|Processor:processor|Memory:mem|Mux62                              ;
; 10:1               ; 8 bits    ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; No         ; |Main|Processor:processor|Memory:mem|Mux54                              ;
; 6:1                ; 32 bits   ; 128 LEs       ; 32 LEs               ; 96 LEs                 ; No         ; |Main|SerialCommandProcessor:serialCP|TXSource                          ;
; 8:1                ; 8 bits    ; 40 LEs        ; 24 LEs               ; 16 LEs                 ; No         ; |Main|Processor:processor|Memory:mem|Mux13                              ;
; 8:1                ; 8 bits    ; 40 LEs        ; 32 LEs               ; 8 LEs                  ; No         ; |Main|Processor:processor|Memory:mem|Mux21                              ;
; 17:1               ; 30 bits   ; 330 LEs       ; 90 LEs               ; 240 LEs                ; No         ; |Main|Processor:processor|PC:pc|pcAddress[9]                            ;
; 10:1               ; 8 bits    ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; No         ; |Main|Processor:processor|Memory:mem|Mux46                              ;
; 4:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; No         ; |Main|Processor:processor|ALU:alu|Add1                                  ;
; 6:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |Main|Processor:processor|Memory:mem|Mux32                              ;
; 8:1                ; 8 bits    ; 40 LEs        ; 24 LEs               ; 16 LEs                 ; No         ; |Main|Processor:processor|Memory:mem|Mux5                               ;
; 8:1                ; 32 bits   ; 160 LEs       ; 64 LEs               ; 96 LEs                 ; No         ; |Main|Processor:processor|memory_dataIn[13]                             ;
; 42:1               ; 7 bits    ; 196 LEs       ; 119 LEs              ; 77 LEs                 ; No         ; |Main|Processor:processor|ALU:alu|Mux17                                 ;
; 44:1               ; 4 bits    ; 116 LEs       ; 68 LEs               ; 48 LEs                 ; No         ; |Main|Processor:processor|ALU:alu|Mux24                                 ;
; 46:1               ; 7 bits    ; 210 LEs       ; 133 LEs              ; 77 LEs                 ; No         ; |Main|Processor:processor|ALU:alu|Mux14                                 ;
; 46:1               ; 2 bits    ; 60 LEs        ; 38 LEs               ; 22 LEs                 ; No         ; |Main|Processor:processor|ALU:alu|Mux28                                 ;
; 48:1               ; 4 bits    ; 128 LEs       ; 80 LEs               ; 48 LEs                 ; No         ; |Main|Processor:processor|ALU:alu|Mux7                                  ;
; 50:1               ; 2 bits    ; 66 LEs        ; 42 LEs               ; 24 LEs                 ; No         ; |Main|Processor:processor|ALU:alu|Mux2                                  ;
; 1:1                ; 31 bits   ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |Main|Processor:processor|ALU:alu|Add1                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                             ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; DFF_diff_signs                                                                                                                 ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                   ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFDenominator[0]                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[1]                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[2]                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[3]                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[4]                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[5]                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[6]                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[7]                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[8]                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[9]                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[10]                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[11]                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[12]                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[13]                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[14]                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[15]                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[16]                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[17]                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[18]                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[19]                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[20]                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[21]                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[22]                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[23]                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[24]                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[25]                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[26]                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[27]                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[28]                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[29]                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[30]                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[31]                                                                                                                                   ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[0]                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[1]                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[2]                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[3]                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[4]                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[5]                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[6]                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[7]                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[8]                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[9]                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[10]                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[11]                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[12]                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[13]                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[14]                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[15]                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[16]                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[17]                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[18]                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[19]                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[20]                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[21]                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[22]                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[23]                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[24]                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[25]                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[26]                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[27]                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[28]                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[29]                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[30]                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[31]                                                                                                                                      ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Processor:processor|ALU:alu|ALUDIV1:dividerunsigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_jev:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_nrf:divider ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                         ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFDenominator[0]                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[1]                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[2]                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[3]                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[4]                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[5]                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[6]                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[7]                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[8]                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[9]                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[10]                                                                                                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[11]                                                                                                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[12]                                                                                                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[13]                                                                                                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[14]                                                                                                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[15]                                                                                                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[16]                                                                                                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[17]                                                                                                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[18]                                                                                                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[19]                                                                                                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[20]                                                                                                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[21]                                                                                                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[22]                                                                                                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[23]                                                                                                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[24]                                                                                                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[25]                                                                                                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[26]                                                                                                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[27]                                                                                                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[28]                                                                                                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[29]                                                                                                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[30]                                                                                                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[31]                                                                                                                                         ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[0]                                                                                                                                             ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[1]                                                                                                                                             ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[2]                                                                                                                                             ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[3]                                                                                                                                             ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[4]                                                                                                                                             ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[5]                                                                                                                                             ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[6]                                                                                                                                             ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[7]                                                                                                                                             ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[8]                                                                                                                                             ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[9]                                                                                                                                             ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[10]                                                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[11]                                                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[12]                                                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[13]                                                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[14]                                                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[15]                                                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[16]                                                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[17]                                                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[18]                                                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[19]                                                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[20]                                                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[21]                                                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[22]                                                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[23]                                                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[24]                                                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[25]                                                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[26]                                                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[27]                                                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[28]                                                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[29]                                                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[30]                                                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[31]                                                                                                                                            ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Processor:processor|Memory:mem|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_gni2:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                  ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                   ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |Main ;
+----------------+--------+--------------------------------------------+
; Parameter Name ; Value  ; Type                                       ;
+----------------+--------+--------------------------------------------+
; BAUD_RATE      ; 250000 ; Signed Integer                             ;
+----------------+--------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RS232:rs               ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; CLOCK_SPEED    ; 8333333                          ; Signed Integer  ;
; BAUD_RATE      ; 250000                           ; Signed Integer  ;
; TIME_ONE_BIT   ; 00000000000000000000000000100001 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Processor:processor|ALU:alu|ALUDIV1:dividersigned ;
+----------------+--------+----------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                 ;
+----------------+--------+----------------------------------------------------------------------+
; signParameter  ; SIGNED ; String                                                               ;
+----------------+--------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component ;
+------------------------+----------------+--------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                 ;
+------------------------+----------------+--------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Signed Integer                                                                       ;
; LPM_WIDTHD             ; 32             ; Signed Integer                                                                       ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                                                              ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                                                              ;
; LPM_PIPELINE           ; 1              ; Signed Integer                                                                       ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                                                              ;
; MAXIMIZE_SPEED         ; 9              ; Untyped                                                                              ;
; CBXI_PARAMETER         ; lpm_divide_d0v ; Untyped                                                                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                       ;
+------------------------+----------------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Processor:processor|ALU:alu|ALUDIV1:dividerunsigned ;
+----------------+----------+----------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                 ;
+----------------+----------+----------------------------------------------------------------------+
; signParameter  ; UNSIGNED ; String                                                               ;
+----------------+----------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Processor:processor|ALU:alu|ALUDIV1:dividerunsigned|lpm_divide:LPM_DIVIDE_component ;
+------------------------+----------------+----------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                   ;
+------------------------+----------------+----------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Signed Integer                                                                         ;
; LPM_WIDTHD             ; 32             ; Signed Integer                                                                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                ;
; LPM_PIPELINE           ; 1              ; Signed Integer                                                                         ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                                                                ;
; MAXIMIZE_SPEED         ; 9              ; Untyped                                                                                ;
; CBXI_PARAMETER         ; lpm_divide_jev ; Untyped                                                                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                         ;
+------------------------+----------------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Processor:processor|Memory:mem|RAM32Bit:ram|altsyncram:altsyncram_component ;
+------------------------------------+------------------------+------------------------------------------------------------+
; Parameter Name                     ; Value                  ; Type                                                       ;
+------------------------------------+------------------------+------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                      ; Untyped                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                     ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                    ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS                ; ON                     ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                    ; IGNORE_CASCADE                                             ;
; WIDTH_BYTEENA                      ; 1                      ; Untyped                                                    ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT        ; Untyped                                                    ;
; WIDTH_A                            ; 32                     ; Signed Integer                                             ;
; WIDTHAD_A                          ; 14                     ; Signed Integer                                             ;
; NUMWORDS_A                         ; 16384                  ; Signed Integer                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED           ; Untyped                                                    ;
; ADDRESS_ACLR_A                     ; NONE                   ; Untyped                                                    ;
; OUTDATA_ACLR_A                     ; CLEAR0                 ; Untyped                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                   ; Untyped                                                    ;
; INDATA_ACLR_A                      ; NONE                   ; Untyped                                                    ;
; BYTEENA_ACLR_A                     ; NONE                   ; Untyped                                                    ;
; WIDTH_B                            ; 32                     ; Signed Integer                                             ;
; WIDTHAD_B                          ; 14                     ; Signed Integer                                             ;
; NUMWORDS_B                         ; 16384                  ; Signed Integer                                             ;
; INDATA_REG_B                       ; CLOCK1                 ; Untyped                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                 ; Untyped                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1                 ; Untyped                                                    ;
; ADDRESS_REG_B                      ; CLOCK1                 ; Untyped                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED           ; Untyped                                                    ;
; BYTEENA_REG_B                      ; CLOCK1                 ; Untyped                                                    ;
; INDATA_ACLR_B                      ; NONE                   ; Untyped                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                   ; Untyped                                                    ;
; ADDRESS_ACLR_B                     ; NONE                   ; Untyped                                                    ;
; OUTDATA_ACLR_B                     ; CLEAR1                 ; Untyped                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                   ; Untyped                                                    ;
; BYTEENA_ACLR_B                     ; NONE                   ; Untyped                                                    ;
; WIDTH_BYTEENA_A                    ; 4                      ; Signed Integer                                             ;
; WIDTH_BYTEENA_B                    ; 1                      ; Signed Integer                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                   ; Untyped                                                    ;
; BYTE_SIZE                          ; 8                      ; Signed Integer                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE              ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_WITH_NBE_READ ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_WITH_NBE_READ ; Untyped                                                    ;
; INIT_FILE                          ; UNUSED                 ; Untyped                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A                 ; Untyped                                                    ;
; MAXIMUM_DEPTH                      ; 0                      ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                 ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                 ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                 ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                 ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN        ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN        ; Untyped                                                    ;
; ENABLE_ECC                         ; FALSE                  ; Untyped                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                  ; Untyped                                                    ;
; WIDTH_ECCSTATUS                    ; 3                      ; Untyped                                                    ;
; DEVICE_FAMILY                      ; Cyclone IV E           ; Untyped                                                    ;
; CBXI_PARAMETER                     ; altsyncram_gni2        ; Untyped                                                    ;
+------------------------------------+------------------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Processor:processor|ALU:alu|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+-----------------------------+
; Parameter Name                                 ; Value        ; Type                        ;
+------------------------------------------------+--------------+-----------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE              ;
; LPM_WIDTHA                                     ; 32           ; Untyped                     ;
; LPM_WIDTHB                                     ; 32           ; Untyped                     ;
; LPM_WIDTHP                                     ; 64           ; Untyped                     ;
; LPM_WIDTHR                                     ; 64           ; Untyped                     ;
; LPM_WIDTHS                                     ; 1            ; Untyped                     ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                     ;
; LPM_PIPELINE                                   ; 0            ; Untyped                     ;
; LATENCY                                        ; 0            ; Untyped                     ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                     ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                     ;
; USE_EAB                                        ; OFF          ; Untyped                     ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                     ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                     ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                     ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K         ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                     ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                     ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                     ;
; CBXI_PARAMETER                                 ; mult_46t     ; Untyped                     ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                     ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                     ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                     ;
+------------------------------------------------+--------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Processor:processor|ALU:alu|lpm_mult:Mult1 ;
+------------------------------------------------+--------------+-----------------------------+
; Parameter Name                                 ; Value        ; Type                        ;
+------------------------------------------------+--------------+-----------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE              ;
; LPM_WIDTHA                                     ; 32           ; Untyped                     ;
; LPM_WIDTHB                                     ; 32           ; Untyped                     ;
; LPM_WIDTHP                                     ; 64           ; Untyped                     ;
; LPM_WIDTHR                                     ; 64           ; Untyped                     ;
; LPM_WIDTHS                                     ; 1            ; Untyped                     ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                     ;
; LPM_PIPELINE                                   ; 0            ; Untyped                     ;
; LATENCY                                        ; 0            ; Untyped                     ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                     ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                     ;
; USE_EAB                                        ; OFF          ; Untyped                     ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                     ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                     ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                     ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K         ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                     ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                     ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                     ;
; CBXI_PARAMETER                                 ; mult_7dt     ; Untyped                     ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                     ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                     ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                     ;
+------------------------------------------------+--------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                        ;
+-------------------------------------------+-----------------------------------------------------------------------------+
; Name                                      ; Value                                                                       ;
+-------------------------------------------+-----------------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                           ;
; Entity Instance                           ; Processor:processor|Memory:mem|RAM32Bit:ram|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                             ;
;     -- WIDTH_A                            ; 32                                                                          ;
;     -- NUMWORDS_A                         ; 16384                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                ;
;     -- WIDTH_B                            ; 32                                                                          ;
;     -- NUMWORDS_B                         ; 16384                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                   ;
+-------------------------------------------+-----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                     ;
+---------------------------------------+--------------------------------------------+
; Name                                  ; Value                                      ;
+---------------------------------------+--------------------------------------------+
; Number of entity instances            ; 2                                          ;
; Entity Instance                       ; Processor:processor|ALU:alu|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 32                                         ;
;     -- LPM_WIDTHB                     ; 32                                         ;
;     -- LPM_WIDTHP                     ; 64                                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                         ;
;     -- USE_EAB                        ; OFF                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                         ;
; Entity Instance                       ; Processor:processor|ALU:alu|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 32                                         ;
;     -- LPM_WIDTHB                     ; 32                                         ;
;     -- LPM_WIDTHP                     ; 64                                         ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                         ;
;     -- USE_EAB                        ; OFF                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                         ;
+---------------------------------------+--------------------------------------------+


+-------------------------------------------------------------------------+
; Port Connectivity Checks: "Processor:processor|Memory:mem|RAM32Bit:ram" ;
+--------+-------+----------+---------------------------------------------+
; Port   ; Type  ; Severity ; Details                                     ;
+--------+-------+----------+---------------------------------------------+
; rden_b ; Input ; Info     ; Stuck at VCC                                ;
; wren_b ; Input ; Info     ; Stuck at GND                                ;
+--------+-------+----------+---------------------------------------------+


+--------------------------------------------------------+
; Port Connectivity Checks: "Processor:processor"        ;
+----------------------+-------+----------+--------------+
; Port                 ; Type  ; Severity ; Details      ;
+----------------------+-------+----------+--------------+
; externalReadMode[2]  ; Input ; Info     ; Stuck at GND ;
; externalWriteMode[2] ; Input ; Info     ; Stuck at GND ;
+----------------------+-------+----------+--------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RS232:rs"                                                                              ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; rxError ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; txError ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ProcessorClockEnabler:pce|ProcessorClockEnabler_altclkctrl_0:altclkctrl_0|ProcessorClockEnabler_altclkctrl_0_sub:ProcessorClockEnabler_altclkctrl_0_sub_component" ;
+-------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                                                                                                      ;
+-------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inclk[3..1] ; Input ; Info     ; Stuck at GND                                                                                                                                                 ;
+-------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 9                           ;
; cycloneiii_clkctrl    ; 1                           ;
; cycloneiii_ff         ; 1967                        ;
;     CLR               ; 262                         ;
;     CLR SCLR          ; 96                          ;
;     CLR SCLR SLD      ; 64                          ;
;     CLR SLD           ; 7                           ;
;     ENA               ; 1025                        ;
;     ENA CLR           ; 246                         ;
;     ENA CLR SCLR      ; 102                         ;
;     SLD               ; 30                          ;
;     plain             ; 135                         ;
; cycloneiii_lcell_comb ; 7418                        ;
;     arith             ; 1784                        ;
;         2 data inputs ; 333                         ;
;         3 data inputs ; 1451                        ;
;     normal            ; 5634                        ;
;         0 data inputs ; 63                          ;
;         1 data inputs ; 35                          ;
;         2 data inputs ; 170                         ;
;         3 data inputs ; 1180                        ;
;         4 data inputs ; 4186                        ;
; cycloneiii_mac_mult   ; 8                           ;
; cycloneiii_mac_out    ; 8                           ;
; cycloneiii_ram_block  ; 64                          ;
;                       ;                             ;
; Max LUT depth         ; 90.80                       ;
; Average LUT depth     ; 37.98                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:27     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition
    Info: Processing started: Tue Jul 31 14:06:17 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off MIPSProcessor -c MIPSProcessor
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12248): Elaborating Platform Designer system entity "ProcessorClockEnabler.qsys"
Info (12250): 2018.07.31.14:06:42 Progress: Loading Quartus/ProcessorClockEnabler.qsys
Info (12250): 2018.07.31.14:06:43 Progress: Reading input file
Info (12250): 2018.07.31.14:06:43 Progress: Adding altclkctrl_0 [altclkctrl 18.0]
Info (12250): 2018.07.31.14:06:43 Progress: Parameterizing module altclkctrl_0
Info (12250): 2018.07.31.14:06:43 Progress: Building connections
Info (12250): 2018.07.31.14:06:43 Progress: Parameterizing connections
Info (12250): 2018.07.31.14:06:43 Progress: Validating
Info (12250): 2018.07.31.14:06:44 Progress: Done reading input file
Info (12250): 2018.07.31.14:06:44 : ProcessorClockEnabler.altclkctrl_0: Targeting device family: Cyclone IV E.
Info (12250): 2018.07.31.14:06:44 : ProcessorClockEnabler.altclkctrl_0: Global clock network allows a clock signal to reach all parts of the chip with the same amount of skew. Input port 'clkselect' can be used to switch between four clock inputs.
Info (12250): ProcessorClockEnabler: Generating ProcessorClockEnabler "ProcessorClockEnabler" for QUARTUS_SYNTH
Info (12250): Altclkctrl_0: Generating top-level entity ProcessorClockEnabler_altclkctrl_0.
Info (12250): Altclkctrl_0: "ProcessorClockEnabler" instantiated altclkctrl "altclkctrl_0"
Info (12250): ProcessorClockEnabler: Done "ProcessorClockEnabler" with 2 modules, 2 files
Info (12249): Finished elaborating Platform Designer system entity "ProcessorClockEnabler.qsys"
Info (12021): Found 1 design units, including 1 entities, in source file /home/imaustyn/Desktop/FPGAComputer/HDL/PS2Keyboard.sv
    Info (12023): Found entity 1: PS2Keyboard File: /home/imaustyn/Desktop/FPGAComputer/HDL/PS2Keyboard.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/imaustyn/Desktop/FPGAComputer/HDL/SerialCommandProcessor.sv
    Info (12023): Found entity 1: SerialCommandProcessor File: /home/imaustyn/Desktop/FPGAComputer/HDL/SerialCommandProcessor.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file ProcessorClockEnabler/synthesis/ProcessorClockEnabler.v
    Info (12023): Found entity 1: ProcessorClockEnabler File: /home/imaustyn/Desktop/FPGAComputer/Quartus/ProcessorClockEnabler/synthesis/ProcessorClockEnabler.v Line: 6
Info (12021): Found 2 design units, including 2 entities, in source file ProcessorClockEnabler/synthesis/submodules/ProcessorClockEnabler_altclkctrl_0.v
    Info (12023): Found entity 1: ProcessorClockEnabler_altclkctrl_0_sub File: /home/imaustyn/Desktop/FPGAComputer/Quartus/ProcessorClockEnabler/synthesis/submodules/ProcessorClockEnabler_altclkctrl_0.v Line: 28
    Info (12023): Found entity 2: ProcessorClockEnabler_altclkctrl_0 File: /home/imaustyn/Desktop/FPGAComputer/Quartus/ProcessorClockEnabler/synthesis/submodules/ProcessorClockEnabler_altclkctrl_0.v Line: 89
Info (12021): Found 1 design units, including 1 entities, in source file /home/imaustyn/Desktop/FPGAComputer/HDL/RS232.sv
    Info (12023): Found entity 1: RS232 File: /home/imaustyn/Desktop/FPGAComputer/HDL/RS232.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file /home/imaustyn/Desktop/FPGAComputer/HDL/RegisterFile.sv
    Info (12023): Found entity 1: RegisterFile File: /home/imaustyn/Desktop/FPGAComputer/HDL/RegisterFile.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file /home/imaustyn/Desktop/FPGAComputer/HDL/PC.sv
    Info (12023): Found entity 1: PC File: /home/imaustyn/Desktop/FPGAComputer/HDL/PC.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file /home/imaustyn/Desktop/FPGAComputer/HDL/Memory.sv
    Info (12022): Found design unit 1: MemoryModesPackage (SystemVerilog) File: /home/imaustyn/Desktop/FPGAComputer/HDL/Memory.sv Line: 2
    Info (12023): Found entity 1: Memory File: /home/imaustyn/Desktop/FPGAComputer/HDL/Memory.sv Line: 16
Info (12021): Found 3 design units, including 1 entities, in source file /home/imaustyn/Desktop/FPGAComputer/HDL/Control.sv
    Info (12022): Found design unit 1: MIPSInstructionPackage (SystemVerilog) File: /home/imaustyn/Desktop/FPGAComputer/HDL/Control.sv Line: 1
    Info (12022): Found design unit 2: ControlLinePackage (SystemVerilog) File: /home/imaustyn/Desktop/FPGAComputer/HDL/Control.sv Line: 85
    Info (12023): Found entity 1: Control File: /home/imaustyn/Desktop/FPGAComputer/HDL/Control.sv Line: 110
Info (12021): Found 2 design units, including 1 entities, in source file /home/imaustyn/Desktop/FPGAComputer/HDL/Branch.sv
    Info (12022): Found design unit 1: BranchModesPackage (SystemVerilog) File: /home/imaustyn/Desktop/FPGAComputer/HDL/Branch.sv Line: 1
    Info (12023): Found entity 1: Branch File: /home/imaustyn/Desktop/FPGAComputer/HDL/Branch.sv Line: 31
Info (12021): Found 2 design units, including 1 entities, in source file /home/imaustyn/Desktop/FPGAComputer/HDL/ALU.sv
    Info (12022): Found design unit 1: ALUFunctCodesPackage (SystemVerilog) File: /home/imaustyn/Desktop/FPGAComputer/HDL/ALU.sv Line: 1
    Info (12023): Found entity 1: ALU File: /home/imaustyn/Desktop/FPGAComputer/HDL/ALU.sv Line: 47
Info (12021): Found 2 design units, including 1 entities, in source file /home/imaustyn/Desktop/FPGAComputer/HDL/Processor.sv
    Info (12022): Found design unit 1: ProcessorPackage (SystemVerilog) File: /home/imaustyn/Desktop/FPGAComputer/HDL/Processor.sv Line: 1
    Info (12023): Found entity 1: Processor File: /home/imaustyn/Desktop/FPGAComputer/HDL/Processor.sv Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file RAM32Bit.v
    Info (12023): Found entity 1: RAM32Bit File: /home/imaustyn/Desktop/FPGAComputer/Quartus/RAM32Bit.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file /home/imaustyn/Desktop/FPGAComputer/HDL/Main.sv
    Info (12023): Found entity 1: Main File: /home/imaustyn/Desktop/FPGAComputer/HDL/Main.sv Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file /home/imaustyn/Desktop/FPGAComputer/HDL/Output7Seg.sv
    Info (12023): Found entity 1: Output7Seg File: /home/imaustyn/Desktop/FPGAComputer/HDL/Output7Seg.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file ALUDIV1.v
    Info (12023): Found entity 1: ALUDIV1 File: /home/imaustyn/Desktop/FPGAComputer/Quartus/ALUDIV1.v Line: 39
Info (15248): File "/home/imaustyn/Desktop/FPGAComputer/Quartus/db/ip/ProcessorClockEnabler/ProcessorClockEnabler.v" is a duplicate of already analyzed file "/home/imaustyn/Desktop/FPGAComputer/Quartus/ProcessorClockEnabler/synthesis/ProcessorClockEnabler.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/ProcessorClockEnabler/ProcessorClockEnabler.v
Info (15248): File "/home/imaustyn/Desktop/FPGAComputer/Quartus/db/ip/ProcessorClockEnabler/submodules/ProcessorClockEnabler_altclkctrl_0.v" is a duplicate of already analyzed file "/home/imaustyn/Desktop/FPGAComputer/Quartus/ProcessorClockEnabler/synthesis/submodules/ProcessorClockEnabler_altclkctrl_0.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/ProcessorClockEnabler/submodules/ProcessorClockEnabler_altclkctrl_0.v
Info (12127): Elaborating entity "Main" for the top level hierarchy
Info (12128): Elaborating entity "ProcessorClockEnabler" for hierarchy "ProcessorClockEnabler:pce" File: /home/imaustyn/Desktop/FPGAComputer/HDL/Main.sv Line: 52
Info (12128): Elaborating entity "ProcessorClockEnabler_altclkctrl_0" for hierarchy "ProcessorClockEnabler:pce|ProcessorClockEnabler_altclkctrl_0:altclkctrl_0" File: /home/imaustyn/Desktop/FPGAComputer/Quartus/ProcessorClockEnabler/synthesis/ProcessorClockEnabler.v Line: 16
Info (12128): Elaborating entity "ProcessorClockEnabler_altclkctrl_0_sub" for hierarchy "ProcessorClockEnabler:pce|ProcessorClockEnabler_altclkctrl_0:altclkctrl_0|ProcessorClockEnabler_altclkctrl_0_sub:ProcessorClockEnabler_altclkctrl_0_sub_component" File: /home/imaustyn/Desktop/FPGAComputer/Quartus/ProcessorClockEnabler/synthesis/submodules/ProcessorClockEnabler_altclkctrl_0.v Line: 119
Info (12128): Elaborating entity "RS232" for hierarchy "RS232:rs" File: /home/imaustyn/Desktop/FPGAComputer/HDL/Main.sv Line: 116
Info (10264): Verilog HDL Case Statement information at RS232.sv(121): all case item expressions in this case statement are onehot File: /home/imaustyn/Desktop/FPGAComputer/HDL/RS232.sv Line: 121
Info (10264): Verilog HDL Case Statement information at RS232.sv(226): all case item expressions in this case statement are onehot File: /home/imaustyn/Desktop/FPGAComputer/HDL/RS232.sv Line: 226
Info (12128): Elaborating entity "Processor" for hierarchy "Processor:processor" File: /home/imaustyn/Desktop/FPGAComputer/HDL/Main.sv Line: 131
Warning (10036): Verilog HDL or VHDL warning at Processor.sv(222): object "pc_pcAddress_d0" assigned a value but never read File: /home/imaustyn/Desktop/FPGAComputer/HDL/Processor.sv Line: 222
Warning (10036): Verilog HDL or VHDL warning at Processor.sv(225): object "instructionData_d0" assigned a value but never read File: /home/imaustyn/Desktop/FPGAComputer/HDL/Processor.sv Line: 225
Warning (10036): Verilog HDL or VHDL warning at Processor.sv(249): object "instruction_rsIn_d1" assigned a value but never read File: /home/imaustyn/Desktop/FPGAComputer/HDL/Processor.sv Line: 249
Warning (10036): Verilog HDL or VHDL warning at Processor.sv(250): object "instruction_rtIn_d1" assigned a value but never read File: /home/imaustyn/Desktop/FPGAComputer/HDL/Processor.sv Line: 250
Warning (10036): Verilog HDL or VHDL warning at Processor.sv(254): object "control_readMode_d1" assigned a value but never read File: /home/imaustyn/Desktop/FPGAComputer/HDL/Processor.sv Line: 254
Warning (10036): Verilog HDL or VHDL warning at Processor.sv(255): object "control_writeMode_d1" assigned a value but never read File: /home/imaustyn/Desktop/FPGAComputer/HDL/Processor.sv Line: 255
Warning (10036): Verilog HDL or VHDL warning at Processor.sv(256): object "control_unsignedLoad_d1" assigned a value but never read File: /home/imaustyn/Desktop/FPGAComputer/HDL/Processor.sv Line: 256
Info (12128): Elaborating entity "PC" for hierarchy "Processor:processor|PC:pc" File: /home/imaustyn/Desktop/FPGAComputer/HDL/Processor.sv Line: 39
Info (12128): Elaborating entity "RegisterFile" for hierarchy "Processor:processor|RegisterFile:registerFile" File: /home/imaustyn/Desktop/FPGAComputer/HDL/Processor.sv Line: 68
Info (12128): Elaborating entity "ALU" for hierarchy "Processor:processor|ALU:alu" File: /home/imaustyn/Desktop/FPGAComputer/HDL/Processor.sv Line: 96
Warning (10036): Verilog HDL or VHDL warning at ALU.sv(103): object "carry" assigned a value but never read File: /home/imaustyn/Desktop/FPGAComputer/HDL/ALU.sv Line: 103
Info (12128): Elaborating entity "ALUDIV1" for hierarchy "Processor:processor|ALU:alu|ALUDIV1:dividersigned" File: /home/imaustyn/Desktop/FPGAComputer/HDL/ALU.sv Line: 85
Info (12128): Elaborating entity "lpm_divide" for hierarchy "Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component" File: /home/imaustyn/Desktop/FPGAComputer/Quartus/ALUDIV1.v Line: 67
Info (12130): Elaborated megafunction instantiation "Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component" File: /home/imaustyn/Desktop/FPGAComputer/Quartus/ALUDIV1.v Line: 67
Info (12133): Instantiated megafunction "Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component" with the following parameter: File: /home/imaustyn/Desktop/FPGAComputer/Quartus/ALUDIV1.v Line: 67
    Info (12134): Parameter "lpm_pipeline" = "1"
    Info (12134): Parameter "lpm_drepresentation" = "SIGNED"
    Info (12134): Parameter "lpm_hint" = "MAXIMIZE_SPEED=9,LPM_REMAINDERPOSITIVE=FALSE"
    Info (12134): Parameter "lpm_nrepresentation" = "SIGNED"
    Info (12134): Parameter "lpm_type" = "LPM_DIVIDE"
    Info (12134): Parameter "lpm_widthd" = "32"
    Info (12134): Parameter "lpm_widthn" = "32"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_d0v.tdf
    Info (12023): Found entity 1: lpm_divide_d0v File: /home/imaustyn/Desktop/FPGAComputer/Quartus/db/lpm_divide_d0v.tdf Line: 24
Info (12128): Elaborating entity "lpm_divide_d0v" for hierarchy "Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated" File: /home/imaustyn/intelFPGA_lite/18.0/quartus/libraries/megafunctions/lpm_divide.tdf Line: 147
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_lug.tdf
    Info (12023): Found entity 1: abs_divider_lug File: /home/imaustyn/Desktop/FPGAComputer/Quartus/db/abs_divider_lug.tdf Line: 28
Info (12128): Elaborating entity "abs_divider_lug" for hierarchy "Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider" File: /home/imaustyn/Desktop/FPGAComputer/Quartus/db/lpm_divide_d0v.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_nrf.tdf
    Info (12023): Found entity 1: alt_u_div_nrf File: /home/imaustyn/Desktop/FPGAComputer/Quartus/db/alt_u_div_nrf.tdf Line: 29
Info (12128): Elaborating entity "alt_u_div_nrf" for hierarchy "Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider" File: /home/imaustyn/Desktop/FPGAComputer/Quartus/db/abs_divider_lug.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc File: /home/imaustyn/Desktop/FPGAComputer/Quartus/db/add_sub_7pc.tdf Line: 22
Info (12128): Elaborating entity "add_sub_7pc" for hierarchy "Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|add_sub_7pc:add_sub_0" File: /home/imaustyn/Desktop/FPGAComputer/Quartus/db/alt_u_div_nrf.tdf Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc File: /home/imaustyn/Desktop/FPGAComputer/Quartus/db/add_sub_8pc.tdf Line: 22
Info (12128): Elaborating entity "add_sub_8pc" for hierarchy "Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|add_sub_8pc:add_sub_1" File: /home/imaustyn/Desktop/FPGAComputer/Quartus/db/alt_u_div_nrf.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_i0a.tdf
    Info (12023): Found entity 1: lpm_abs_i0a File: /home/imaustyn/Desktop/FPGAComputer/Quartus/db/lpm_abs_i0a.tdf Line: 24
Info (12128): Elaborating entity "lpm_abs_i0a" for hierarchy "Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|lpm_abs_i0a:my_abs_den" File: /home/imaustyn/Desktop/FPGAComputer/Quartus/db/abs_divider_lug.tdf Line: 43
Info (12128): Elaborating entity "ALUDIV1" for hierarchy "Processor:processor|ALU:alu|ALUDIV1:dividerunsigned" File: /home/imaustyn/Desktop/FPGAComputer/HDL/ALU.sv Line: 100
Info (12128): Elaborating entity "lpm_divide" for hierarchy "Processor:processor|ALU:alu|ALUDIV1:dividerunsigned|lpm_divide:LPM_DIVIDE_component" File: /home/imaustyn/Desktop/FPGAComputer/Quartus/ALUDIV1.v Line: 67
Info (12130): Elaborated megafunction instantiation "Processor:processor|ALU:alu|ALUDIV1:dividerunsigned|lpm_divide:LPM_DIVIDE_component" File: /home/imaustyn/Desktop/FPGAComputer/Quartus/ALUDIV1.v Line: 67
Info (12133): Instantiated megafunction "Processor:processor|ALU:alu|ALUDIV1:dividerunsigned|lpm_divide:LPM_DIVIDE_component" with the following parameter: File: /home/imaustyn/Desktop/FPGAComputer/Quartus/ALUDIV1.v Line: 67
    Info (12134): Parameter "lpm_pipeline" = "1"
    Info (12134): Parameter "lpm_drepresentation" = "UNSIGNED"
    Info (12134): Parameter "lpm_hint" = "MAXIMIZE_SPEED=9,LPM_REMAINDERPOSITIVE=FALSE"
    Info (12134): Parameter "lpm_nrepresentation" = "UNSIGNED"
    Info (12134): Parameter "lpm_type" = "LPM_DIVIDE"
    Info (12134): Parameter "lpm_widthd" = "32"
    Info (12134): Parameter "lpm_widthn" = "32"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_jev.tdf
    Info (12023): Found entity 1: lpm_divide_jev File: /home/imaustyn/Desktop/FPGAComputer/Quartus/db/lpm_divide_jev.tdf Line: 24
Info (12128): Elaborating entity "lpm_divide_jev" for hierarchy "Processor:processor|ALU:alu|ALUDIV1:dividerunsigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_jev:auto_generated" File: /home/imaustyn/intelFPGA_lite/18.0/quartus/libraries/megafunctions/lpm_divide.tdf Line: 147
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_q8i.tdf
    Info (12023): Found entity 1: sign_div_unsign_q8i File: /home/imaustyn/Desktop/FPGAComputer/Quartus/db/sign_div_unsign_q8i.tdf Line: 24
Info (12128): Elaborating entity "sign_div_unsign_q8i" for hierarchy "Processor:processor|ALU:alu|ALUDIV1:dividerunsigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_jev:auto_generated|sign_div_unsign_q8i:divider" File: /home/imaustyn/Desktop/FPGAComputer/Quartus/db/lpm_divide_jev.tdf Line: 35
Info (12128): Elaborating entity "Branch" for hierarchy "Processor:processor|Branch:branch" File: /home/imaustyn/Desktop/FPGAComputer/HDL/Processor.sv Line: 129
Info (12128): Elaborating entity "Memory" for hierarchy "Processor:processor|Memory:mem" File: /home/imaustyn/Desktop/FPGAComputer/HDL/Processor.sv Line: 161
Info (12128): Elaborating entity "RAM32Bit" for hierarchy "Processor:processor|Memory:mem|RAM32Bit:ram" File: /home/imaustyn/Desktop/FPGAComputer/HDL/Memory.sv Line: 64
Info (12128): Elaborating entity "altsyncram" for hierarchy "Processor:processor|Memory:mem|RAM32Bit:ram|altsyncram:altsyncram_component" File: /home/imaustyn/Desktop/FPGAComputer/Quartus/RAM32Bit.v Line: 114
Info (12130): Elaborated megafunction instantiation "Processor:processor|Memory:mem|RAM32Bit:ram|altsyncram:altsyncram_component" File: /home/imaustyn/Desktop/FPGAComputer/Quartus/RAM32Bit.v Line: 114
Info (12133): Instantiated megafunction "Processor:processor|Memory:mem|RAM32Bit:ram|altsyncram:altsyncram_component" with the following parameter: File: /home/imaustyn/Desktop/FPGAComputer/Quartus/RAM32Bit.v Line: 114
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "numwords_b" = "16384"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "CLEAR0"
    Info (12134): Parameter "outdata_aclr_b" = "CLEAR1"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_WITH_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_WITH_NBE_READ"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "widthad_b" = "14"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_gni2.tdf
    Info (12023): Found entity 1: altsyncram_gni2 File: /home/imaustyn/Desktop/FPGAComputer/Quartus/db/altsyncram_gni2.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_gni2" for hierarchy "Processor:processor|Memory:mem|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_gni2:auto_generated" File: /home/imaustyn/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_jsa.tdf
    Info (12023): Found entity 1: decode_jsa File: /home/imaustyn/Desktop/FPGAComputer/Quartus/db/decode_jsa.tdf Line: 22
Info (12128): Elaborating entity "decode_jsa" for hierarchy "Processor:processor|Memory:mem|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_gni2:auto_generated|decode_jsa:decode2" File: /home/imaustyn/Desktop/FPGAComputer/Quartus/db/altsyncram_gni2.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_gob.tdf
    Info (12023): Found entity 1: mux_gob File: /home/imaustyn/Desktop/FPGAComputer/Quartus/db/mux_gob.tdf Line: 22
Info (12128): Elaborating entity "mux_gob" for hierarchy "Processor:processor|Memory:mem|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_gni2:auto_generated|mux_gob:mux4" File: /home/imaustyn/Desktop/FPGAComputer/Quartus/db/altsyncram_gni2.tdf Line: 60
Info (12128): Elaborating entity "Control" for hierarchy "Processor:processor|Control:control" File: /home/imaustyn/Desktop/FPGAComputer/HDL/Processor.sv Line: 203
Info (12128): Elaborating entity "SerialCommandProcessor" for hierarchy "SerialCommandProcessor:serialCP" File: /home/imaustyn/Desktop/FPGAComputer/HDL/Main.sv Line: 155
Warning (10036): Verilog HDL or VHDL warning at SerialCommandProcessor.sv(211): object "commandLength" assigned a value but never read File: /home/imaustyn/Desktop/FPGAComputer/HDL/SerialCommandProcessor.sv Line: 211
Info (10264): Verilog HDL Case Statement information at SerialCommandProcessor.sv(85): all case item expressions in this case statement are onehot File: /home/imaustyn/Desktop/FPGAComputer/HDL/SerialCommandProcessor.sv Line: 85
Info (10264): Verilog HDL Case Statement information at SerialCommandProcessor.sv(156): all case item expressions in this case statement are onehot File: /home/imaustyn/Desktop/FPGAComputer/HDL/SerialCommandProcessor.sv Line: 156
Info (10264): Verilog HDL Case Statement information at SerialCommandProcessor.sv(255): all case item expressions in this case statement are onehot File: /home/imaustyn/Desktop/FPGAComputer/HDL/SerialCommandProcessor.sv Line: 255
Info (10264): Verilog HDL Case Statement information at SerialCommandProcessor.sv(322): all case item expressions in this case statement are onehot File: /home/imaustyn/Desktop/FPGAComputer/HDL/SerialCommandProcessor.sv Line: 322
Warning (10030): Net "INFO_STRING.data_a" at SerialCommandProcessor.sv(37) has no driver or initial value, using a default initial value '0' File: /home/imaustyn/Desktop/FPGAComputer/HDL/SerialCommandProcessor.sv Line: 37
Warning (10030): Net "INFO_STRING.waddr_a" at SerialCommandProcessor.sv(37) has no driver or initial value, using a default initial value '0' File: /home/imaustyn/Desktop/FPGAComputer/HDL/SerialCommandProcessor.sv Line: 37
Warning (10030): Net "INFO_STRING.we_a" at SerialCommandProcessor.sv(37) has no driver or initial value, using a default initial value '0' File: /home/imaustyn/Desktop/FPGAComputer/HDL/SerialCommandProcessor.sv Line: 37
Info (13014): Ignored 64 buffer(s)
    Info (13016): Ignored 64 CARRY_SUM buffer(s)
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276007): RAM logic "Processor:processor|RegisterFile:registerFile|registers" is uninferred due to asynchronous read logic File: /home/imaustyn/Desktop/FPGAComputer/HDL/RegisterFile.sv Line: 23
Critical Warning (127005): Memory depth (32) in the design file differs from memory depth (28) in the Memory Initialization File "/home/imaustyn/Desktop/FPGAComputer/Quartus/db/MIPSProcessor.ram0_SerialCommandProcessor_f94fa93e.hdl.mif" -- setting initial value for remaining addresses to 0
Info (278001): Inferred 2 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Processor:processor|ALU:alu|Mult0" File: /home/imaustyn/Desktop/FPGAComputer/HDL/ALU.sv Line: 184
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Processor:processor|ALU:alu|Mult1" File: /home/imaustyn/Desktop/FPGAComputer/HDL/ALU.sv Line: 187
Info (12130): Elaborated megafunction instantiation "Processor:processor|ALU:alu|lpm_mult:Mult0" File: /home/imaustyn/Desktop/FPGAComputer/HDL/ALU.sv Line: 184
Info (12133): Instantiated megafunction "Processor:processor|ALU:alu|lpm_mult:Mult0" with the following parameter: File: /home/imaustyn/Desktop/FPGAComputer/HDL/ALU.sv Line: 184
    Info (12134): Parameter "LPM_WIDTHA" = "32"
    Info (12134): Parameter "LPM_WIDTHB" = "32"
    Info (12134): Parameter "LPM_WIDTHP" = "64"
    Info (12134): Parameter "LPM_WIDTHR" = "64"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_46t.tdf
    Info (12023): Found entity 1: mult_46t File: /home/imaustyn/Desktop/FPGAComputer/Quartus/db/mult_46t.tdf Line: 30
Info (12130): Elaborated megafunction instantiation "Processor:processor|ALU:alu|lpm_mult:Mult1" File: /home/imaustyn/Desktop/FPGAComputer/HDL/ALU.sv Line: 187
Info (12133): Instantiated megafunction "Processor:processor|ALU:alu|lpm_mult:Mult1" with the following parameter: File: /home/imaustyn/Desktop/FPGAComputer/HDL/ALU.sv Line: 187
    Info (12134): Parameter "LPM_WIDTHA" = "32"
    Info (12134): Parameter "LPM_WIDTHB" = "32"
    Info (12134): Parameter "LPM_WIDTHP" = "64"
    Info (12134): Parameter "LPM_WIDTHR" = "64"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf
    Info (12023): Found entity 1: mult_7dt File: /home/imaustyn/Desktop/FPGAComputer/Quartus/db/mult_7dt.tdf Line: 30
Info (13014): Ignored 470 buffer(s)
    Info (13019): Ignored 470 SOFT buffer(s)
Info (13000): Registers with preset signals will power-up high File: /home/imaustyn/Desktop/FPGAComputer/HDL/RS232.sv Line: 18
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "UART_RTS" is stuck at GND File: /home/imaustyn/Desktop/FPGAComputer/HDL/Main.sv Line: 13
Info (286030): Timing-Driven Synthesis is running
Info (17049): 12 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "UART_CTS" File: /home/imaustyn/Desktop/FPGAComputer/HDL/Main.sv Line: 11
Info (21057): Implemented 8925 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 4 input pins
    Info (21059): Implemented 5 output pins
    Info (21061): Implemented 8835 logic cells
    Info (21064): Implemented 64 RAM segments
    Info (21062): Implemented 16 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 17 warnings
    Info: Peak virtual memory: 1052 megabytes
    Info: Processing ended: Tue Jul 31 14:07:18 2018
    Info: Elapsed time: 00:01:01
    Info: Total CPU time (on all processors): 00:01:04


