<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.12.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: llvm::RegisterBankInfo Class Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">LLVM<span id="projectnumber">&#160;19.1.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.12.0 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search',false);
});
/* @license-end */
</script>
<div id="main-nav"></div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){ initResizable(false); });
/* @license-end */
</script>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespacellvm.html">llvm</a></li><li class="navelem"><a class="el" href="classllvm_1_1RegisterBankInfo.html">RegisterBankInfo</a></li>  </ul>
</div>
</div><!-- top -->
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#nested-classes">Classes</a> &#124;
<a href="#pub-types">Public Types</a> &#124;
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pub-static-methods">Static Public Member Functions</a> &#124;
<a href="#pub-static-attribs">Static Public Attributes</a> &#124;
<a href="#pro-methods">Protected Member Functions</a> &#124;
<a href="#pro-attribs">Protected Attributes</a> &#124;
<a href="classllvm_1_1RegisterBankInfo-members.html">List of all members</a>  </div>
  <div class="headertitle"><div class="title">llvm::RegisterBankInfo Class Reference</div></div>
</div><!--header-->
<div class="contents">

<p>Holds all the information related to register banks.  
 <a href="#details">More...</a></p>

<p><code>#include &quot;<a class="el" href="RegisterBankInfo_8h_source.html">llvm/CodeGen/RegisterBankInfo.h</a>&quot;</code></p>
<div class="dynheader">
Inheritance diagram for llvm::RegisterBankInfo:</div>
<div class="dyncontent">
<div class="center"><img src="classllvm_1_1RegisterBankInfo__inherit__graph.png" border="0" usemap="#allvm_1_1RegisterBankInfo_inherit__map" alt="Inheritance graph"/></div>
<map name="allvm_1_1RegisterBankInfo_inherit__map" id="allvm_1_1RegisterBankInfo_inherit__map">
<area shape="rect" title="Holds all the information related to register banks." alt="" coords="5,244,160,269"/>
<area shape="rect" href="classllvm_1_1AArch64GenRegisterBankInfo.html" title=" " alt="" coords="238,5,415,46"/>
<area shape="poly" title=" " alt="" coords="90,229,107,190,131,143,164,96,206,56,236,39,239,44,209,60,168,99,136,146,112,193,95,231"/>
<area shape="rect" href="classllvm_1_1AMDGPUGenRegisterBankInfo.html" title="This class provides the information for the target register banks." alt="" coords="208,70,445,96"/>
<area shape="poly" title=" " alt="" coords="96,229,139,166,170,132,206,105,229,94,232,99,209,109,174,136,143,169,100,232"/>
<area shape="rect" href="classllvm_1_1ARMGenRegisterBankInfo.html" title=" " alt="" coords="222,120,431,145"/>
<area shape="poly" title=" " alt="" coords="104,231,149,191,177,171,207,154,235,143,237,148,209,159,180,175,152,195,108,235"/>
<area shape="rect" href="classllvm_1_1BPFGenRegisterBankInfo.html" title=" " alt="" coords="224,169,429,195"/>
<area shape="poly" title=" " alt="" coords="124,235,207,203,248,193,249,198,208,208,126,240"/>
<area shape="rect" href="classllvm_1_1M68kGenRegisterBankInfo.html" title=" " alt="" coords="221,218,432,244"/>
<area shape="poly" title=" " alt="" coords="174,244,220,239,221,245,175,249"/>
<area shape="rect" href="classllvm_1_1MipsGenRegisterBankInfo.html" title=" " alt="" coords="223,268,430,293"/>
<area shape="poly" title=" " alt="" coords="175,263,223,268,222,273,174,268"/>
<area shape="rect" href="classllvm_1_1PPCGenRegisterBankInfo.html" title=" " alt="" coords="223,317,430,343"/>
<area shape="poly" title=" " alt="" coords="127,273,208,303,250,314,249,319,207,308,125,278"/>
<area shape="rect" href="classllvm_1_1RISCVGenRegisterBankInfo.html" title=" " alt="" coords="216,366,437,392"/>
<area shape="poly" title=" " alt="" coords="108,278,152,317,180,336,209,353,237,363,235,368,207,357,177,341,149,321,105,282"/>
<area shape="rect" href="classllvm_1_1SPIRVGenRegisterBankInfo.html" title=" " alt="" coords="217,416,436,441"/>
<area shape="poly" title=" " alt="" coords="100,280,143,343,174,375,209,402,232,413,229,417,206,407,170,379,139,346,96,283"/>
<area shape="rect" href="classllvm_1_1X86GenRegisterBankInfo.html" title=" " alt="" coords="226,465,427,491"/>
<area shape="poly" title=" " alt="" coords="95,282,111,321,135,367,168,413,209,451,229,462,226,467,206,456,164,417,131,370,106,323,90,284"/>
<area shape="rect" href="classllvm_1_1AArch64RegisterBankInfo.html" title="This class provides the information for the target register banks." alt="" coords="498,13,702,39"/>
<area shape="poly" title=" " alt="" coords="429,23,497,23,497,28,429,28"/>
<area shape="rect" href="classllvm_1_1AMDGPURegisterBankInfo.html" title=" " alt="" coords="493,70,706,96"/>
<area shape="poly" title=" " alt="" coords="460,80,493,80,493,86,460,86"/>
<area shape="rect" href="classllvm_1_1ARMRegisterBankInfo.html" title="This class provides the information for the target register banks." alt="" coords="508,120,692,145"/>
<area shape="poly" title=" " alt="" coords="445,130,507,130,507,135,445,135"/>
<area shape="rect" href="classllvm_1_1BPFRegisterBankInfo.html" title=" " alt="" coords="510,169,690,195"/>
<area shape="poly" title=" " alt="" coords="443,179,509,179,509,184,443,184"/>
<area shape="rect" href="classllvm_1_1M68kRegisterBankInfo.html" title="This class provides the information for the target register banks." alt="" coords="507,218,693,244"/>
<area shape="poly" title=" " alt="" coords="446,228,506,228,506,234,446,234"/>
<area shape="rect" href="classllvm_1_1MipsRegisterBankInfo.html" title="This class provides the information for the target register banks." alt="" coords="509,268,691,293"/>
<area shape="poly" title=" " alt="" coords="445,278,508,278,508,283,445,283"/>
<area shape="rect" href="classllvm_1_1PPCRegisterBankInfo.html" title=" " alt="" coords="509,317,691,343"/>
<area shape="poly" title=" " alt="" coords="445,327,508,327,508,332,445,332"/>
<area shape="rect" href="classllvm_1_1RISCVRegisterBankInfo.html" title="This class provides the information for the target register banks." alt="" coords="502,366,698,392"/>
<area shape="poly" title=" " alt="" coords="452,376,501,376,501,382,452,382"/>
<area shape="rect" href="classllvm_1_1SPIRVRegisterBankInfo.html" title=" " alt="" coords="502,416,697,441"/>
<area shape="poly" title=" " alt="" coords="451,426,501,426,501,431,451,431"/>
<area shape="rect" href="classllvm_1_1X86RegisterBankInfo.html" title="This class provides the information for the target register banks." alt="" coords="511,465,688,491"/>
<area shape="poly" title=" " alt="" coords="442,475,511,475,511,480,442,480"/>
</map>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="nested-classes" name="nested-classes"></a>
Classes</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">InstructionMapping</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Helper class that represents how the value of an instruction may be mapped and what is the related cost of such mapping.  <a href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html">OperandsMapper</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Helper class used to get/create the virtual registers that will be used to replace the <a class="el" href="classllvm_1_1MachineOperand.html" title="MachineOperand class - Representation of each machine instruction operand.">MachineOperand</a> when applying a mapping.  <a href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1RegisterBankInfo_1_1PartialMapping.html">PartialMapping</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Helper struct that represents how a value is partially mapped into a register.  <a href="structllvm_1_1RegisterBankInfo_1_1PartialMapping.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html">ValueMapping</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Helper struct that represents how a value is mapped through different register banks.  <a href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-types" name="pub-types"></a>
Public Types</h2></td></tr>
<tr class="memitem:ac89dbbb6460391f27fb352c20c600769" id="r_ac89dbbb6460391f27fb352c20c600769"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac89dbbb6460391f27fb352c20c600769">InstructionMappings</a> = <a class="el" href="classllvm_1_1SmallVector.html">SmallVector</a>&lt;<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">InstructionMapping</a> *, 4&gt;</td></tr>
<tr class="memdesc:ac89dbbb6460391f27fb352c20c600769"><td class="mdescLeft">&#160;</td><td class="mdescRight">Convenient type to represent the alternatives for mapping an instruction.  <br /></td></tr>
<tr class="separator:ac89dbbb6460391f27fb352c20c600769"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-methods" name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:a96b1c6181f78fcdb7aba634c687d20a7" id="r_a96b1c6181f78fcdb7aba634c687d20a7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a96b1c6181f78fcdb7aba634c687d20a7">getRegBankFromConstraints</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classunsigned.html">unsigned</a> OpIdx, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> &amp;<a class="el" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a96b1c6181f78fcdb7aba634c687d20a7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the register bank for the <code>OpIdx-th</code> operand of <code>MI</code> form the encoding constraints, if any.  <br /></td></tr>
<tr class="separator:a96b1c6181f78fcdb7aba634c687d20a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a456001a06a780d59754de42e0fdb8d84" id="r_a456001a06a780d59754de42e0fdb8d84"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a456001a06a780d59754de42e0fdb8d84">applyMappingImpl</a> (<a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;Builder, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html">OperandsMapper</a> &amp;OpdMapper) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a456001a06a780d59754de42e0fdb8d84"><td class="mdescLeft">&#160;</td><td class="mdescRight">See <a class="el" href="#a0c85003f2e4060a7b61ebff7c2fb33cd" title="Apply OpdMapper.getInstrMapping() to OpdMapper.getMI().">applyMapping</a>.  <br /></td></tr>
<tr class="separator:a456001a06a780d59754de42e0fdb8d84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1509c98e8ac62e07011d2915c527ad16" id="r_a1509c98e8ac62e07011d2915c527ad16"><td class="memItemLeft" align="right" valign="top">virtual&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1509c98e8ac62e07011d2915c527ad16">~RegisterBankInfo</a> ()=default</td></tr>
<tr class="separator:a1509c98e8ac62e07011d2915c527ad16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa67fe0dd995134920cbffc441302c2ce" id="r_aa67fe0dd995134920cbffc441302c2ce"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa67fe0dd995134920cbffc441302c2ce">getRegBank</a> (<a class="el" href="classunsigned.html">unsigned</a> ID) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:aa67fe0dd995134920cbffc441302c2ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the register bank identified by <code>ID</code>.  <br /></td></tr>
<tr class="separator:aa67fe0dd995134920cbffc441302c2ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86c7cb8b065aaa7ceace9c9218ace573" id="r_a86c7cb8b065aaa7ceace9c9218ace573"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a86c7cb8b065aaa7ceace9c9218ace573">getMaximumSize</a> (<a class="el" href="classunsigned.html">unsigned</a> RegBankID) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a86c7cb8b065aaa7ceace9c9218ace573"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the maximum size in bits that fits in the given register bank.  <br /></td></tr>
<tr class="separator:a86c7cb8b065aaa7ceace9c9218ace573"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93a0a8ab06630d5406ef007e182bc05f" id="r_a93a0a8ab06630d5406ef007e182bc05f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a93a0a8ab06630d5406ef007e182bc05f">getRegBank</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;<a class="el" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a93a0a8ab06630d5406ef007e182bc05f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the register bank of <code>Reg</code>.  <br /></td></tr>
<tr class="separator:a93a0a8ab06630d5406ef007e182bc05f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a955b1188aace2fd0ff954c427821b49a" id="r_a955b1188aace2fd0ff954c427821b49a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a955b1188aace2fd0ff954c427821b49a">getNumRegBanks</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a955b1188aace2fd0ff954c427821b49a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the total number of register banks.  <br /></td></tr>
<tr class="separator:a955b1188aace2fd0ff954c427821b49a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02005f6abd229d62b4b708665c9473d5" id="r_a02005f6abd229d62b4b708665c9473d5"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a02005f6abd229d62b4b708665c9473d5">isDivergentRegBank</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *RB) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a02005f6abd229d62b4b708665c9473d5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if the register bank is considered divergent.  <br /></td></tr>
<tr class="separator:a02005f6abd229d62b4b708665c9473d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a3a4079fc2830c334da4406288bce24" id="r_a9a3a4079fc2830c334da4406288bce24"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9a3a4079fc2830c334da4406288bce24">getRegBankFromRegClass</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> &amp;RC, <a class="el" href="classllvm_1_1LLT.html">LLT</a> Ty) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a9a3a4079fc2830c334da4406288bce24"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get a register bank that covers <code>RC</code>.  <br /></td></tr>
<tr class="separator:a9a3a4079fc2830c334da4406288bce24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace62a3b4e043e1740264ffd8a6b6cfb5" id="r_ace62a3b4e043e1740264ffd8a6b6cfb5"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ace62a3b4e043e1740264ffd8a6b6cfb5">copyCost</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;<a class="el" href="BuiltinGCs_8cpp.html#a3545a9491d4dcf823feb79f6eb37e3ee">A</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;<a class="el" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, <a class="el" href="classllvm_1_1TypeSize.html">TypeSize</a> <a class="el" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ace62a3b4e043e1740264ffd8a6b6cfb5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the cost of a copy from <code>B</code> to <code>A</code>, or put differently, get the cost of A = COPY B.  <br /></td></tr>
<tr class="separator:ace62a3b4e043e1740264ffd8a6b6cfb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a803fef00c0213ef55fae6339086d86b1" id="r_a803fef00c0213ef55fae6339086d86b1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a803fef00c0213ef55fae6339086d86b1">cannotCopy</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;Dst, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;Src, <a class="el" href="classllvm_1_1TypeSize.html">TypeSize</a> <a class="el" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a803fef00c0213ef55fae6339086d86b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae826c1439a2f1735834dfb2ec45fb906" id="r_ae826c1439a2f1735834dfb2ec45fb906"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae826c1439a2f1735834dfb2ec45fb906">getBreakDownCost</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html">ValueMapping</a> &amp;ValMapping, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *CurBank=nullptr) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ae826c1439a2f1735834dfb2ec45fb906"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the cost of using <code>ValMapping</code> to decompose a register.  <br /></td></tr>
<tr class="separator:ae826c1439a2f1735834dfb2ec45fb906"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f495e9cf115e5d32f21d729c46a484e" id="r_a3f495e9cf115e5d32f21d729c46a484e"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">InstructionMapping</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3f495e9cf115e5d32f21d729c46a484e">getInstrMapping</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a3f495e9cf115e5d32f21d729c46a484e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the mapping of the different operands of <code>MI</code> on the register bank.  <br /></td></tr>
<tr class="separator:a3f495e9cf115e5d32f21d729c46a484e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a104c33de0485a9518a9cae99b7023c84" id="r_a104c33de0485a9518a9cae99b7023c84"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="#ac89dbbb6460391f27fb352c20c600769">InstructionMappings</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a104c33de0485a9518a9cae99b7023c84">getInstrAlternativeMappings</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a104c33de0485a9518a9cae99b7023c84"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the alternative mappings for <code>MI</code>.  <br /></td></tr>
<tr class="separator:a104c33de0485a9518a9cae99b7023c84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ad9f326100ec08e3cde9f430fcb36f1" id="r_a9ad9f326100ec08e3cde9f430fcb36f1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="#ac89dbbb6460391f27fb352c20c600769">InstructionMappings</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9ad9f326100ec08e3cde9f430fcb36f1">getInstrPossibleMappings</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a9ad9f326100ec08e3cde9f430fcb36f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the possible mapping for <code>MI</code>.  <br /></td></tr>
<tr class="separator:a9ad9f326100ec08e3cde9f430fcb36f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c85003f2e4060a7b61ebff7c2fb33cd" id="r_a0c85003f2e4060a7b61ebff7c2fb33cd"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0c85003f2e4060a7b61ebff7c2fb33cd">applyMapping</a> (<a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;Builder, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html">OperandsMapper</a> &amp;OpdMapper) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a0c85003f2e4060a7b61ebff7c2fb33cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Apply <code>OpdMapper.getInstrMapping()</code> to <code>OpdMapper.getMI()</code>.  <br /></td></tr>
<tr class="separator:a0c85003f2e4060a7b61ebff7c2fb33cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9986db3729defa2e0181a6f8be03615e" id="r_a9986db3729defa2e0181a6f8be03615e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1TypeSize.html">TypeSize</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9986db3729defa2e0181a6f8be03615e">getSizeInBits</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;<a class="el" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a9986db3729defa2e0181a6f8be03615e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the size in bits of <code>Reg</code>.  <br /></td></tr>
<tr class="separator:a9986db3729defa2e0181a6f8be03615e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca0f86b578b560c1ea67d71987c1df57" id="r_aca0f86b578b560c1ea67d71987c1df57"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aca0f86b578b560c1ea67d71987c1df57">verify</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;<a class="el" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:aca0f86b578b560c1ea67d71987c1df57"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="namespacellvm_1_1Check.html">Check</a> that information hold by this instance make sense for the given <code>TRI</code>.  <br /></td></tr>
<tr class="separator:aca0f86b578b560c1ea67d71987c1df57"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-static-methods" name="pub-static-methods"></a>
Static Public Member Functions</h2></td></tr>
<tr class="memitem:a5c8b942e0a2e8ebef5a138c8d3c4462c" id="r_a5c8b942e0a2e8ebef5a138c8d3c4462c"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5c8b942e0a2e8ebef5a138c8d3c4462c">applyDefaultMapping</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html">OperandsMapper</a> &amp;OpdMapper)</td></tr>
<tr class="memdesc:a5c8b942e0a2e8ebef5a138c8d3c4462c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Helper method to apply something that is like the default mapping.  <br /></td></tr>
<tr class="separator:a5c8b942e0a2e8ebef5a138c8d3c4462c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1cfd8b1df608cb89b0acb94d29d447b3" id="r_a1cfd8b1df608cb89b0acb94d29d447b3"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> &amp;RC, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>)</td></tr>
<tr class="memdesc:a1cfd8b1df608cb89b0acb94d29d447b3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Constrain the (possibly generic) virtual register <code>Reg</code> to <code>RC</code>.  <br /></td></tr>
<tr class="separator:a1cfd8b1df608cb89b0acb94d29d447b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-static-attribs" name="pub-static-attribs"></a>
Static Public Attributes</h2></td></tr>
<tr class="memitem:abe7d332de484fcc6cdc4c2a5e7bdd31b" id="r_abe7d332de484fcc6cdc4c2a5e7bdd31b"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#abe7d332de484fcc6cdc4c2a5e7bdd31b">DefaultMappingID</a> = UINT_MAX</td></tr>
<tr class="memdesc:abe7d332de484fcc6cdc4c2a5e7bdd31b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Identifier used when the related instruction mapping instance is generated by target independent code.  <br /></td></tr>
<tr class="separator:abe7d332de484fcc6cdc4c2a5e7bdd31b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aabde40ed6dff50ce0fc5922ce428c79d" id="r_aabde40ed6dff50ce0fc5922ce428c79d"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aabde40ed6dff50ce0fc5922ce428c79d">InvalidMappingID</a> = UINT_MAX - 1</td></tr>
<tr class="memdesc:aabde40ed6dff50ce0fc5922ce428c79d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Identifier used when the related instruction mapping instance is generated by the default constructor.  <br /></td></tr>
<tr class="separator:aabde40ed6dff50ce0fc5922ce428c79d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pro-methods" name="pro-methods"></a>
Protected Member Functions</h2></td></tr>
<tr class="memitem:aa9467bf23c0dfb8176a54358477962fa" id="r_aa9467bf23c0dfb8176a54358477962fa"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa9467bf23c0dfb8176a54358477962fa">RegisterBankInfo</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBank.html">RegisterBank</a> **<a class="el" href="#a37be705ed10221b7360ccdbb09c51795">RegBanks</a>, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="#a45f91f5fb3c739aa01e83fc81b5c5cb8">NumRegBanks</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classunsigned.html">unsigned</a> *<a class="el" href="#a7efe71b047699bd4139c3e5f36318aa2">Sizes</a>, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="#ac0ce287dd4d4cd434f52b7c6f0bc4c5d">HwMode</a>)</td></tr>
<tr class="memdesc:aa9467bf23c0dfb8176a54358477962fa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Create a <a class="el" href="classllvm_1_1RegisterBankInfo.html" title="Holds all the information related to register banks.">RegisterBankInfo</a> that can accommodate up to <code>NumRegBanks</code> <a class="el" href="classllvm_1_1RegisterBank.html" title="This class implements the register bank concept.">RegisterBank</a> instances.  <br /></td></tr>
<tr class="separator:aa9467bf23c0dfb8176a54358477962fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a09b5d459b62b61b338fe86afaecaf2" id="r_a3a09b5d459b62b61b338fe86afaecaf2"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3a09b5d459b62b61b338fe86afaecaf2">RegisterBankInfo</a> ()</td></tr>
<tr class="memdesc:a3a09b5d459b62b61b338fe86afaecaf2"><td class="mdescLeft">&#160;</td><td class="mdescRight">This constructor is meaningless.  <br /></td></tr>
<tr class="separator:a3a09b5d459b62b61b338fe86afaecaf2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b7ace4016fc342a5535307a10198daa" id="r_a7b7ace4016fc342a5535307a10198daa"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7b7ace4016fc342a5535307a10198daa">getRegBank</a> (<a class="el" href="classunsigned.html">unsigned</a> ID)</td></tr>
<tr class="memdesc:a7b7ace4016fc342a5535307a10198daa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the register bank identified by <code>ID</code>.  <br /></td></tr>
<tr class="separator:a7b7ace4016fc342a5535307a10198daa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f1318c87bc0007368e815c55c31d06b" id="r_a5f1318c87bc0007368e815c55c31d06b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5f1318c87bc0007368e815c55c31d06b">getMinimalPhysRegClass</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;<a class="el" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a5f1318c87bc0007368e815c55c31d06b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the MinimalPhysRegClass for Reg.  <br /></td></tr>
<tr class="separator:a5f1318c87bc0007368e815c55c31d06b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af5535a05921d5db8486cc4ce527b066f" id="r_af5535a05921d5db8486cc4ce527b066f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">InstructionMapping</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af5535a05921d5db8486cc4ce527b066f">getInstrMappingImpl</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:af5535a05921d5db8486cc4ce527b066f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Try to get the mapping of <code>MI</code>.  <br /></td></tr>
<tr class="separator:af5535a05921d5db8486cc4ce527b066f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a063bcf2a2c95c6a33a7aaef9246b26de" id="r_a063bcf2a2c95c6a33a7aaef9246b26de"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1RegisterBankInfo_1_1PartialMapping.html">PartialMapping</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a063bcf2a2c95c6a33a7aaef9246b26de">getPartialMapping</a> (<a class="el" href="classunsigned.html">unsigned</a> StartIdx, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878af6d9f1c7b49b7601fae6a545002a6763">Length</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;RegBank) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a063bcf2a2c95c6a33a7aaef9246b26de"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the uniquely generated <a class="el" href="structllvm_1_1RegisterBankInfo_1_1PartialMapping.html" title="Helper struct that represents how a value is partially mapped into a register.">PartialMapping</a> for the given arguments.  <br /></td></tr>
<tr class="separator:a063bcf2a2c95c6a33a7aaef9246b26de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Methods to get a uniquely generated ValueMapping.</div></td></tr>
<tr class="memitem:a5f683dcd4b6530d6f1b29d50b92e2907" id="r_a5f683dcd4b6530d6f1b29d50b92e2907"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html">ValueMapping</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5f683dcd4b6530d6f1b29d50b92e2907">getValueMapping</a> (<a class="el" href="classunsigned.html">unsigned</a> StartIdx, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878af6d9f1c7b49b7601fae6a545002a6763">Length</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;RegBank) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a5f683dcd4b6530d6f1b29d50b92e2907"><td class="mdescLeft">&#160;</td><td class="mdescRight">The most common <a class="el" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html" title="Helper struct that represents how a value is mapped through different register banks.">ValueMapping</a> consists of a single <a class="el" href="structllvm_1_1RegisterBankInfo_1_1PartialMapping.html" title="Helper struct that represents how a value is partially mapped into a register.">PartialMapping</a>.  <br /></td></tr>
<tr class="separator:a5f683dcd4b6530d6f1b29d50b92e2907"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85689f6171de434d7b01fdd1854e3ccf" id="r_a85689f6171de434d7b01fdd1854e3ccf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html">ValueMapping</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a85689f6171de434d7b01fdd1854e3ccf">getValueMapping</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1RegisterBankInfo_1_1PartialMapping.html">PartialMapping</a> *BreakDown, <a class="el" href="classunsigned.html">unsigned</a> NumBreakDowns) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a85689f6171de434d7b01fdd1854e3ccf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the <a class="el" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html" title="Helper struct that represents how a value is mapped through different register banks.">ValueMapping</a> for the given arguments.  <br /></td></tr>
<tr class="separator:a85689f6171de434d7b01fdd1854e3ccf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Methods to get a uniquely generated array of ValueMapping.</div></td></tr>
<tr class="memitem:ab899ee374f95aa9e56c35eae354f8188" id="r_ab899ee374f95aa9e56c35eae354f8188"><td class="memTemplParams" colspan="2">template&lt;typename Iterator &gt; </td></tr>
<tr class="memitem:ab899ee374f95aa9e56c35eae354f8188"><td class="memTemplItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html">ValueMapping</a> *&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="#ab899ee374f95aa9e56c35eae354f8188">getOperandsMapping</a> (Iterator Begin, Iterator <a class="el" href="ELF__riscv_8cpp.html#a05aadf017203fee13f4ac1ce8024be0c">End</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ab899ee374f95aa9e56c35eae354f8188"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the uniquely generated array of <a class="el" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html" title="Helper struct that represents how a value is mapped through different register banks.">ValueMapping</a> for the elements of between <code>Begin</code> and <code>End</code>.  <br /></td></tr>
<tr class="separator:ab899ee374f95aa9e56c35eae354f8188"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a724d32daf4f554526f15b36eab12e129" id="r_a724d32daf4f554526f15b36eab12e129"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html">ValueMapping</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a724d32daf4f554526f15b36eab12e129">getOperandsMapping</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html">ValueMapping</a> * &gt; &amp;OpdsMapping) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a724d32daf4f554526f15b36eab12e129"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the uniquely generated array of <a class="el" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html" title="Helper struct that represents how a value is mapped through different register banks.">ValueMapping</a> for the elements of <code>OpdsMapping</code>.  <br /></td></tr>
<tr class="separator:a724d32daf4f554526f15b36eab12e129"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb92f4f15dbcf2c4fb654108ed026353" id="r_acb92f4f15dbcf2c4fb654108ed026353"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html">ValueMapping</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#acb92f4f15dbcf2c4fb654108ed026353">getOperandsMapping</a> (std::initializer_list&lt; <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html">ValueMapping</a> * &gt; OpdsMapping) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:acb92f4f15dbcf2c4fb654108ed026353"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the uniquely generated array of <a class="el" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html" title="Helper struct that represents how a value is mapped through different register banks.">ValueMapping</a> for the given arguments.  <br /></td></tr>
<tr class="separator:acb92f4f15dbcf2c4fb654108ed026353"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pro-attribs" name="pro-attribs"></a>
Protected Attributes</h2></td></tr>
<tr class="memitem:a37be705ed10221b7360ccdbb09c51795" id="r_a37be705ed10221b7360ccdbb09c51795"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBank.html">RegisterBank</a> **&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a37be705ed10221b7360ccdbb09c51795">RegBanks</a></td></tr>
<tr class="memdesc:a37be705ed10221b7360ccdbb09c51795"><td class="mdescLeft">&#160;</td><td class="mdescRight">Hold the set of supported register banks.  <br /></td></tr>
<tr class="separator:a37be705ed10221b7360ccdbb09c51795"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a45f91f5fb3c739aa01e83fc81b5c5cb8" id="r_a45f91f5fb3c739aa01e83fc81b5c5cb8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a45f91f5fb3c739aa01e83fc81b5c5cb8">NumRegBanks</a></td></tr>
<tr class="memdesc:a45f91f5fb3c739aa01e83fc81b5c5cb8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Total number of register banks.  <br /></td></tr>
<tr class="separator:a45f91f5fb3c739aa01e83fc81b5c5cb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7efe71b047699bd4139c3e5f36318aa2" id="r_a7efe71b047699bd4139c3e5f36318aa2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classunsigned.html">unsigned</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7efe71b047699bd4139c3e5f36318aa2">Sizes</a></td></tr>
<tr class="memdesc:a7efe71b047699bd4139c3e5f36318aa2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Hold the sizes of the register banks for all HwModes.  <br /></td></tr>
<tr class="separator:a7efe71b047699bd4139c3e5f36318aa2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0ce287dd4d4cd434f52b7c6f0bc4c5d" id="r_ac0ce287dd4d4cd434f52b7c6f0bc4c5d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac0ce287dd4d4cd434f52b7c6f0bc4c5d">HwMode</a></td></tr>
<tr class="memdesc:ac0ce287dd4d4cd434f52b7c6f0bc4c5d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Current HwMode for the target.  <br /></td></tr>
<tr class="separator:ac0ce287dd4d4cd434f52b7c6f0bc4c5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e50a2e023b3326abe501dcaf4110d17" id="r_a3e50a2e023b3326abe501dcaf4110d17"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1DenseMap.html">DenseMap</a>&lt; <a class="el" href="classllvm_1_1hash__code.html">hash_code</a>, std::unique_ptr&lt; <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1RegisterBankInfo_1_1PartialMapping.html">PartialMapping</a> &gt; &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3e50a2e023b3326abe501dcaf4110d17">MapOfPartialMappings</a></td></tr>
<tr class="memdesc:a3e50a2e023b3326abe501dcaf4110d17"><td class="mdescLeft">&#160;</td><td class="mdescRight">Keep dynamically allocated <a class="el" href="structllvm_1_1RegisterBankInfo_1_1PartialMapping.html" title="Helper struct that represents how a value is partially mapped into a register.">PartialMapping</a> in a separate map.  <br /></td></tr>
<tr class="separator:a3e50a2e023b3326abe501dcaf4110d17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5eb573eba36f7a9f363ac9c2b322beda" id="r_a5eb573eba36f7a9f363ac9c2b322beda"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1DenseMap.html">DenseMap</a>&lt; <a class="el" href="classllvm_1_1hash__code.html">hash_code</a>, std::unique_ptr&lt; <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html">ValueMapping</a> &gt; &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5eb573eba36f7a9f363ac9c2b322beda">MapOfValueMappings</a></td></tr>
<tr class="memdesc:a5eb573eba36f7a9f363ac9c2b322beda"><td class="mdescLeft">&#160;</td><td class="mdescRight">Keep dynamically allocated <a class="el" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html" title="Helper struct that represents how a value is mapped through different register banks.">ValueMapping</a> in a separate map.  <br /></td></tr>
<tr class="separator:a5eb573eba36f7a9f363ac9c2b322beda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68961b55ca0a388313028d387291f2d2" id="r_a68961b55ca0a388313028d387291f2d2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1DenseMap.html">DenseMap</a>&lt; <a class="el" href="classllvm_1_1hash__code.html">hash_code</a>, std::unique_ptr&lt; <a class="el" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html">ValueMapping</a>[]&gt; &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a68961b55ca0a388313028d387291f2d2">MapOfOperandsMappings</a></td></tr>
<tr class="memdesc:a68961b55ca0a388313028d387291f2d2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Keep dynamically allocated array of <a class="el" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html" title="Helper struct that represents how a value is mapped through different register banks.">ValueMapping</a> in a separate map.  <br /></td></tr>
<tr class="separator:a68961b55ca0a388313028d387291f2d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24613d27c71fc9afbdf123a8fe968831" id="r_a24613d27c71fc9afbdf123a8fe968831"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1DenseMap.html">DenseMap</a>&lt; <a class="el" href="classllvm_1_1hash__code.html">hash_code</a>, std::unique_ptr&lt; <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">InstructionMapping</a> &gt; &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a24613d27c71fc9afbdf123a8fe968831">MapOfInstructionMappings</a></td></tr>
<tr class="memdesc:a24613d27c71fc9afbdf123a8fe968831"><td class="mdescLeft">&#160;</td><td class="mdescRight">Keep dynamically allocated <a class="el" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html" title="Helper class that represents how the value of an instruction may be mapped and what is the related co...">InstructionMapping</a> in a separate map.  <br /></td></tr>
<tr class="separator:a24613d27c71fc9afbdf123a8fe968831"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa184b7fc50428ff89191311836458be7" id="r_aa184b7fc50428ff89191311836458be7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1DenseMap.html">DenseMap</a>&lt; <a class="el" href="classunsigned.html">unsigned</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> * &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa184b7fc50428ff89191311836458be7">PhysRegMinimalRCs</a></td></tr>
<tr class="memdesc:aa184b7fc50428ff89191311836458be7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Getting the minimal register class of a physreg is expensive.  <br /></td></tr>
<tr class="separator:aa184b7fc50428ff89191311836458be7"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">Methods to get a uniquely generated InstructionMapping.</h2></td></tr>
<tr class="memitem:a5b7e84a2ea3cdb118f44543cdb33f670" id="r_a5b7e84a2ea3cdb118f44543cdb33f670"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">InstructionMapping</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5b7e84a2ea3cdb118f44543cdb33f670">getInstructionMapping</a> (<a class="el" href="classunsigned.html">unsigned</a> ID, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="namespacellvm.html#a19921a3ceb99548f498d3df118eda9ed">Cost</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html">ValueMapping</a> *OperandsMapping, <a class="el" href="classunsigned.html">unsigned</a> NumOperands) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a5b7e84a2ea3cdb118f44543cdb33f670"><td class="mdescLeft">&#160;</td><td class="mdescRight">Method to get a uniquely generated <a class="el" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html" title="Helper class that represents how the value of an instruction may be mapped and what is the related co...">InstructionMapping</a>.  <br /></td></tr>
<tr class="separator:a5b7e84a2ea3cdb118f44543cdb33f670"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a640c554d91abd68270b79cdef71b99a2" id="r_a640c554d91abd68270b79cdef71b99a2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">InstructionMapping</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a640c554d91abd68270b79cdef71b99a2">getInvalidInstructionMapping</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a640c554d91abd68270b79cdef71b99a2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Method to get a uniquely generated invalid <a class="el" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html" title="Helper class that represents how the value of an instruction may be mapped and what is the related co...">InstructionMapping</a>.  <br /></td></tr>
<tr class="separator:a640c554d91abd68270b79cdef71b99a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Holds all the information related to register banks. </p>

<p class="definition">Definition at line <a class="el" href="RegisterBankInfo_8h_source.html#l00040">40</a> of file <a class="el" href="RegisterBankInfo_8h_source.html">RegisterBankInfo.h</a>.</p>
</div><h2 class="groupheader">Member Typedef Documentation</h2>
<a id="ac89dbbb6460391f27fb352c20c600769" name="ac89dbbb6460391f27fb352c20c600769"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac89dbbb6460391f27fb352c20c600769">&#9670;&#160;</a></span>InstructionMappings</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="#ac89dbbb6460391f27fb352c20c600769">llvm::RegisterBankInfo::InstructionMappings</a> = <a class="el" href="classllvm_1_1SmallVector.html">SmallVector</a>&lt;<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">InstructionMapping</a> *, 4&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Convenient type to represent the alternatives for mapping an instruction. </p>
<dl class="todo"><dt><b><a class="el" href="todo.html#_todo000002">Todo</a></b></dt><dd>When we move to <a class="el" href="namespacellvm_1_1TableGen.html">TableGen</a> this should be an array ref. </dd></dl>

<p class="definition">Definition at line <a class="el" href="RegisterBankInfo_8h_source.html#l00277">277</a> of file <a class="el" href="RegisterBankInfo_8h_source.html">RegisterBankInfo.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Constructor &amp; Destructor Documentation</h2>
<a id="aa9467bf23c0dfb8176a54358477962fa" name="aa9467bf23c0dfb8176a54358477962fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa9467bf23c0dfb8176a54358477962fa">&#9670;&#160;</a></span>RegisterBankInfo() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">RegisterBankInfo::RegisterBankInfo </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBank.html">RegisterBank</a> **</td>          <td class="paramname"><span class="paramname"><em>RegBanks</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>NumRegBanks</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classunsigned.html">unsigned</a> *</td>          <td class="paramname"><span class="paramname"><em>Sizes</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>HwMode</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Create a <a class="el" href="classllvm_1_1RegisterBankInfo.html" title="Holds all the information related to register banks.">RegisterBankInfo</a> that can accommodate up to <code>NumRegBanks</code> <a class="el" href="classllvm_1_1RegisterBank.html" title="This class implements the register bank concept.">RegisterBank</a> instances. </p>

<p class="definition">Definition at line <a class="el" href="RegisterBankInfo_8cpp_source.html#l00056">56</a> of file <a class="el" href="RegisterBankInfo_8cpp_source.html">RegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ELF__riscv_8cpp_source.html#l00480">End</a>, <a class="el" href="RegisterBankInfo_8h_source.html#l00603">getNumRegBanks()</a>, and <a class="el" href="RegisterBankInfo_8h_source.html#l00389">RegBanks</a>.</p>

</div>
</div>
<a id="a3a09b5d459b62b61b338fe86afaecaf2" name="a3a09b5d459b62b61b338fe86afaecaf2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3a09b5d459b62b61b338fe86afaecaf2">&#9670;&#160;</a></span>RegisterBankInfo() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">llvm::RegisterBankInfo::RegisterBankInfo </td>
          <td>(</td>
          <td class="paramname"><span class="paramname"><em></em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>This constructor is meaningless. </p>
<p>It just provides a default constructor that can be used at link time when GlobalISel is not built. That way, targets can still inherit from this class without doing crazy gymnastic to avoid link time failures. </p><dl class="section note"><dt>Note</dt><dd>That works because the constructor is inlined. </dd></dl>

<p class="definition">Definition at line <a class="el" href="RegisterBankInfo_8h_source.html#l00435">435</a> of file <a class="el" href="RegisterBankInfo_8h_source.html">RegisterBankInfo.h</a>.</p>

<p class="reference">References <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>.</p>

</div>
</div>
<a id="a1509c98e8ac62e07011d2915c527ad16" name="a1509c98e8ac62e07011d2915c527ad16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1509c98e8ac62e07011d2915c527ad16">&#9670;&#160;</a></span>~RegisterBankInfo()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual llvm::RegisterBankInfo::~RegisterBankInfo </td>
          <td>(</td>
          <td class="paramname"><span class="paramname"><em></em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span><span class="mlabel">default</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<h2 class="groupheader">Member Function Documentation</h2>
<a id="a5c8b942e0a2e8ebef5a138c8d3c4462c" name="a5c8b942e0a2e8ebef5a138c8d3c4462c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5c8b942e0a2e8ebef5a138c8d3c4462c">&#9670;&#160;</a></span>applyDefaultMapping()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void RegisterBankInfo::applyDefaultMapping </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html">OperandsMapper</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>OpdMapper</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Helper method to apply something that is like the default mapping. </p>
<p>Basically, that means that <code>OpdMapper.getMI()</code> is left untouched aside from the reassignment of the register operand that have been remapped.</p>
<p>The type of all the new registers that have been created by the mapper are properly remapped to the type of the original registers they replace. In other words, the semantic of the instruction does not change, only the register banks.</p>
<p>If the mapping of one of the operand spans several registers, this method will abort as this is not like a default mapping anymore.</p>
<dl class="section pre"><dt>Precondition</dt><dd>For OpIdx in {0..<code>OpdMapper.getMI()</code>.getNumOperands()) the range OpdMapper.getVRegs(OpIdx) is empty or of size 1. </dd></dl>

<p class="definition">Definition at line <a class="el" href="RegisterBankInfo_8cpp_source.html#l00440">440</a> of file <a class="el" href="RegisterBankInfo_8cpp_source.html">RegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="iterator__range_8h_source.html#l00063">llvm::iterator_range&lt; IteratorT &gt;::begin()</a>, <a class="el" href="Debug_8cpp_source.html#l00163">llvm::dbgs()</a>, <a class="el" href="iterator__range_8h_source.html#l00065">llvm::iterator_range&lt; IteratorT &gt;::empty()</a>, <a class="el" href="RegisterBankInfo_8h_source.html#l00333">llvm::RegisterBankInfo::OperandsMapper::getInstrMapping()</a>, <a class="el" href="RegisterBankInfo_8h_source.html#l00330">llvm::RegisterBankInfo::OperandsMapper::getMI()</a>, <a class="el" href="RegisterBankInfo_8h_source.html#l00336">llvm::RegisterBankInfo::OperandsMapper::getMRI()</a>, <a class="el" href="RegisterBankInfo_8h_source.html#l00235">llvm::RegisterBankInfo::InstructionMapping::getNumOperands()</a>, <a class="el" href="MachineOperand_8h_source.html#l00369">llvm::MachineOperand::getReg()</a>, <a class="el" href="LowLevelType_8h_source.html#l00193">llvm::LLT::getSizeInBits()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00747">llvm::RegisterBankInfo::OperandsMapper::getVRegs()</a>, <a class="el" href="TypeSize_8h_source.html#l00232">llvm::details::FixedOrScalableQuantity&lt; TypeSize, uint64_t &gt;::isKnownLE()</a>, <a class="el" href="MachineOperand_8h_source.html#l00329">llvm::MachineOperand::isReg()</a>, <a class="el" href="Debug_8h_source.html#l00101">LLVM_DEBUG</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00113">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="RegisterBankInfo_8h_source.html#l00151">llvm::RegisterBankInfo::ValueMapping::NumBreakDowns</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00108">llvm::printReg()</a>, and <a class="el" href="MachineOperand_8cpp_source.html#l00061">llvm::MachineOperand::setReg()</a>.</p>

<p class="reference">Referenced by <a class="el" href="RegisterBankInfo_8h_source.html#l00735">applyMapping()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01447">llvm::AMDGPURegisterBankInfo::applyMappingBFE()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01216">llvm::AMDGPURegisterBankInfo::applyMappingImage()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l02176">llvm::AMDGPURegisterBankInfo::applyMappingImpl()</a>, <a class="el" href="MipsRegisterBankInfo_8cpp_source.html#l00713">llvm::MipsRegisterBankInfo::applyMappingImpl()</a>, <a class="el" href="X86RegisterBankInfo_8cpp_source.html#l00415">llvm::X86RegisterBankInfo::applyMappingImpl()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01553">llvm::AMDGPURegisterBankInfo::applyMappingMAD_64_32()</a>, and <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l02109">llvm::AMDGPURegisterBankInfo::applyMappingSMULU64()</a>.</p>

</div>
</div>
<a id="a0c85003f2e4060a7b61ebff7c2fb33cd" name="a0c85003f2e4060a7b61ebff7c2fb33cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0c85003f2e4060a7b61ebff7c2fb33cd">&#9670;&#160;</a></span>applyMapping()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void llvm::RegisterBankInfo::applyMapping </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Builder</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html">OperandsMapper</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>OpdMapper</em></span>&#160;) const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Apply <code>OpdMapper.getInstrMapping()</code> to <code>OpdMapper.getMI()</code>. </p>
<p>After this call <code>OpdMapper.getMI()</code> may not be valid anymore. <code>OpdMapper.getInstrMapping()</code>.getID() carries the information of what has been chosen to map <code>OpdMapper.getMI()</code>. This ID is set by the various getInstrXXXMapping method.</p>
<p>Therefore, getting the mapping and applying it should be kept in sync. </p>

<p class="definition">Definition at line <a class="el" href="RegisterBankInfo_8h_source.html#l00735">735</a> of file <a class="el" href="RegisterBankInfo_8h_source.html">RegisterBankInfo.h</a>.</p>

<p class="reference">References <a class="el" href="RegisterBankInfo_8cpp_source.html#l00440">applyDefaultMapping()</a>, <a class="el" href="RegisterBankInfo_8h_source.html#l00576">applyMappingImpl()</a>, <a class="el" href="RegisterBankInfo_8h_source.html#l00672">DefaultMappingID</a>, <a class="el" href="RegisterBankInfo_8h_source.html#l00232">llvm::RegisterBankInfo::InstructionMapping::getID()</a>, and <a class="el" href="RegisterBankInfo_8h_source.html#l00333">llvm::RegisterBankInfo::OperandsMapper::getInstrMapping()</a>.</p>

<p class="reference">Referenced by <a class="el" href="RegBankSelect_8cpp_source.html#l00588">llvm::RegBankSelect::applyMapping()</a>.</p>

</div>
</div>
<a id="a456001a06a780d59754de42e0fdb8d84" name="a456001a06a780d59754de42e0fdb8d84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a456001a06a780d59754de42e0fdb8d84">&#9670;&#160;</a></span>applyMappingImpl()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual void llvm::RegisterBankInfo::applyMappingImpl </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Builder</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html">OperandsMapper</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>OpdMapper</em></span>&#160;) const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>See <a class="el" href="#a0c85003f2e4060a7b61ebff7c2fb33cd" title="Apply OpdMapper.getInstrMapping() to OpdMapper.getMI().">applyMapping</a>. </p>

<p>Reimplemented in <a class="el" href="classllvm_1_1AMDGPURegisterBankInfo.html#a66655fdd73a951d10ad6fb804f0fac98">llvm::AMDGPURegisterBankInfo</a>, <a class="el" href="classllvm_1_1MipsRegisterBankInfo.html#a1e12ed6a5b2d3f3dd790e2c48f7d7906">llvm::MipsRegisterBankInfo</a>, and <a class="el" href="classllvm_1_1X86RegisterBankInfo.html#ac9112d480803a3793e400a8bde3f3628">llvm::X86RegisterBankInfo</a>.</p>

<p class="definition">Definition at line <a class="el" href="RegisterBankInfo_8h_source.html#l00576">576</a> of file <a class="el" href="RegisterBankInfo_8h_source.html">RegisterBankInfo.h</a>.</p>

<p class="reference">References <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>.</p>

<p class="reference">Referenced by <a class="el" href="RegisterBankInfo_8h_source.html#l00735">applyMapping()</a>.</p>

</div>
</div>
<a id="a803fef00c0213ef55fae6339086d86b1" name="a803fef00c0213ef55fae6339086d86b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a803fef00c0213ef55fae6339086d86b1">&#9670;&#160;</a></span>cannotCopy()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::RegisterBankInfo::cannotCopy </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Dst</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Src</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1TypeSize.html">TypeSize</a></td>          <td class="paramname"><span class="paramname"><em>Size</em></span>&#160;) const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>true if emitting a copy from <code>Src</code> to <code>Dst</code> is impossible. </dd></dl>

<p class="definition">Definition at line <a class="el" href="RegisterBankInfo_8h_source.html#l00643">643</a> of file <a class="el" href="RegisterBankInfo_8h_source.html">RegisterBankInfo.h</a>.</p>

<p class="reference">References <a class="el" href="RegisterBankInfo_8h_source.html#l00633">copyCost()</a>, and <a class="el" href="ELFObjHandler_8cpp_source.html#l00081">Size</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03733">llvm::AMDGPURegisterBankInfo::getInstrMapping()</a>, and <a class="el" href="RegisterBankInfo_8cpp_source.html#l00164">getInstrMappingImpl()</a>.</p>

</div>
</div>
<a id="a1cfd8b1df608cb89b0acb94d29d447b3" name="a1cfd8b1df608cb89b0acb94d29d447b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1cfd8b1df608cb89b0acb94d29d447b3">&#9670;&#160;</a></span>constrainGenericRegister()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> * RegisterBankInfo::constrainGenericRegister </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a></td>          <td class="paramname"><span class="paramname"><em>Reg</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>RC</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Constrain the (possibly generic) virtual register <code>Reg</code> to <code>RC</code>. </p>
<dl class="section pre"><dt>Precondition</dt><dd><code>Reg</code> is a virtual register that either has a bank or a class. </dd></dl>
<dl class="section return"><dt>Returns</dt><dd>The constrained register class, or nullptr if there is none. </dd></dl>
<dl class="section note"><dt>Note</dt><dd>This is a generic variant of <a class="el" href="classllvm_1_1MachineRegisterInfo.html#ad85285685fc46db3f2b3b0bf90bf9184" title="constrainRegClass - Constrain the register class of the specified virtual register to be a common sub...">MachineRegisterInfo::constrainRegClass</a> </dd>
<dd>
<a class="el" href="classllvm_1_1Use.html" title="A Use represents the edge between a Value definition and its users.">Use</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html#acd28b31b311bb88a92825ed630dd4269" title="Constrain the register class or the register bank of the virtual register Reg (and low-level type) to...">MachineRegisterInfo::constrainRegAttrs</a> instead for any non-isel purpose, including non-select passes of GlobalISel </dd></dl>

<p class="definition">Definition at line <a class="el" href="RegisterBankInfo_8cpp_source.html#l00134">134</a> of file <a class="el" href="RegisterBankInfo_8cpp_source.html">RegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="Casting_8h_source.html#l00565">llvm::cast()</a>, <a class="el" href="RegisterBank_8cpp_source.html#l00052">llvm::RegisterBank::covers()</a>, <a class="el" href="Casting_8h_source.html#l00548">llvm::isa()</a>, and <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00703">llvm::AMDGPURegisterBankInfo::buildReadFirstLane()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01841">llvm::AMDGPURegisterBankInfo::buildVCopy()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00046">llvm::constrainRegToClass()</a>, <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l00922">copySubReg()</a>, <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l01006">selectCopy()</a>, <a class="el" href="ARMInstructionSelector_8cpp_source.html#l00213">selectCopy()</a>, <a class="el" href="PPCInstructionSelector_8cpp_source.html#l00130">selectCopy()</a>, and <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l00977">selectDebugInstr()</a>.</p>

</div>
</div>
<a id="ace62a3b4e043e1740264ffd8a6b6cfb5" name="ace62a3b4e043e1740264ffd8a6b6cfb5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ace62a3b4e043e1740264ffd8a6b6cfb5">&#9670;&#160;</a></span>copyCost()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="classunsigned.html">unsigned</a> llvm::RegisterBankInfo::copyCost </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>A</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>B</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1TypeSize.html">TypeSize</a></td>          <td class="paramname"><span class="paramname"><em>Size</em></span>&#160;) const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Get the cost of a copy from <code>B</code> to <code>A</code>, or put differently, get the cost of A = COPY B. </p>
<p>Since register banks may cover different size, <code>Size</code> specifies what will be the size in bits that will be copied around.</p>
<dl class="section note"><dt>Note</dt><dd>Since this is a copy, both registers have the same size. </dd></dl>

<p>Reimplemented in <a class="el" href="classllvm_1_1AArch64RegisterBankInfo.html#a46356aea545c24e293171816eca04255">llvm::AArch64RegisterBankInfo</a>, and <a class="el" href="classllvm_1_1AMDGPURegisterBankInfo.html#a36730804c60ca1d41a6a15d014d67656">llvm::AMDGPURegisterBankInfo</a>.</p>

<p class="definition">Definition at line <a class="el" href="RegisterBankInfo_8h_source.html#l00633">633</a> of file <a class="el" href="RegisterBankInfo_8h_source.html">RegisterBankInfo.h</a>.</p>

<p class="reference">References <a class="el" href="BuiltinGCs_8cpp.html#a3545a9491d4dcf823feb79f6eb37e3ee">A</a>, and <a class="el" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.</p>

<p class="reference">Referenced by <a class="el" href="RegisterBankInfo_8h_source.html#l00643">cannotCopy()</a>, <a class="el" href="AArch64RegisterBankInfo_8cpp_source.html#l00220">llvm::AArch64RegisterBankInfo::copyCost()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00230">llvm::AMDGPURegisterBankInfo::copyCost()</a>, and <a class="el" href="RegBankSelect_8cpp_source.html#l00237">llvm::RegBankSelect::getRepairCost()</a>.</p>

</div>
</div>
<a id="ae826c1439a2f1735834dfb2ec45fb906" name="ae826c1439a2f1735834dfb2ec45fb906"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae826c1439a2f1735834dfb2ec45fb906">&#9670;&#160;</a></span>getBreakDownCost()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="classunsigned.html">unsigned</a> llvm::RegisterBankInfo::getBreakDownCost </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html">ValueMapping</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>ValMapping</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *</td>          <td class="paramname"><span class="paramname"><em>CurBank</em></span><span class="paramdefsep"> = </span><span class="paramdefval">nullptr</span>&#160;) const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Get the cost of using <code>ValMapping</code> to decompose a register. </p>
<p>This is similar to <a class="el" href="#ace62a3b4e043e1740264ffd8a6b6cfb5" title="Get the cost of a copy from B to A, or put differently, get the cost of A = COPY B.">copyCost</a>, except for cases where multiple copy-like operations need to be inserted. If the register is used as a source operand and already has a bank assigned, <code>CurBank</code> is non-null. </p>

<p>Reimplemented in <a class="el" href="classllvm_1_1AMDGPURegisterBankInfo.html#ac390939d904c03a62f806bac6ae2626c">llvm::AMDGPURegisterBankInfo</a>.</p>

<p class="definition">Definition at line <a class="el" href="RegisterBankInfo_8h_source.html#l00653">653</a> of file <a class="el" href="RegisterBankInfo_8h_source.html">RegisterBankInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="RegBankSelect_8cpp_source.html#l00237">llvm::RegBankSelect::getRepairCost()</a>.</p>

</div>
</div>
<a id="a104c33de0485a9518a9cae99b7023c84" name="a104c33de0485a9518a9cae99b7023c84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a104c33de0485a9518a9cae99b7023c84">&#9670;&#160;</a></span>getInstrAlternativeMappings()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="#ac89dbbb6460391f27fb352c20c600769">RegisterBankInfo::InstructionMappings</a> RegisterBankInfo::getInstrAlternativeMappings </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Get the alternative mappings for <code>MI</code>. </p>
<p>Alternative in the sense different from getInstrMapping. </p>

<p>Reimplemented in <a class="el" href="classllvm_1_1AArch64RegisterBankInfo.html#a3f4bf9736903f31820c978bdb1b6810f">llvm::AArch64RegisterBankInfo</a>, <a class="el" href="classllvm_1_1AMDGPURegisterBankInfo.html#ab65adad01ce4004d6fe95c5b740190ab">llvm::AMDGPURegisterBankInfo</a>, <a class="el" href="classllvm_1_1PPCRegisterBankInfo.html#ac6c43f61d957f1cea939960a5edc35ce">llvm::PPCRegisterBankInfo</a>, and <a class="el" href="classllvm_1_1X86RegisterBankInfo.html#a513e6961f1f77e1fb018daaad0b43157">llvm::X86RegisterBankInfo</a>.</p>

<p class="definition">Definition at line <a class="el" href="RegisterBankInfo_8cpp_source.html#l00435">435</a> of file <a class="el" href="RegisterBankInfo_8cpp_source.html">RegisterBankInfo.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64RegisterBankInfo_8cpp_source.html#l00298">llvm::AArch64RegisterBankInfo::getInstrAlternativeMappings()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00470">llvm::AMDGPURegisterBankInfo::getInstrAlternativeMappings()</a>, <a class="el" href="PPCRegisterBankInfo_8cpp_source.html#l00328">llvm::PPCRegisterBankInfo::getInstrAlternativeMappings()</a>, <a class="el" href="X86RegisterBankInfo_8cpp_source.html#l00421">llvm::X86RegisterBankInfo::getInstrAlternativeMappings()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00346">llvm::AMDGPURegisterBankInfo::getInstrAlternativeMappingsIntrinsic()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00386">llvm::AMDGPURegisterBankInfo::getInstrAlternativeMappingsIntrinsicWSideEffects()</a>, and <a class="el" href="RegisterBankInfo_8cpp_source.html#l00416">getInstrPossibleMappings()</a>.</p>

</div>
</div>
<a id="a3f495e9cf115e5d32f21d729c46a484e" name="a3f495e9cf115e5d32f21d729c46a484e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3f495e9cf115e5d32f21d729c46a484e">&#9670;&#160;</a></span>getInstrMapping()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">RegisterBankInfo::InstructionMapping</a> &amp; RegisterBankInfo::getInstrMapping </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Get the mapping of the different operands of <code>MI</code> on the register bank. </p>
<p>This mapping should be the direct translation of <code>MI</code>. In other words, when <code>MI</code> is mapped with the returned mapping, only the register banks of the operands of <code>MI</code> need to be updated. In particular, neither the opcode nor the type of <code>MI</code> needs to be updated for this direct mapping.</p>
<p>The target independent implementation gives a mapping based on the register classes for the target specific opcode. It uses the ID <a class="el" href="#abe7d332de484fcc6cdc4c2a5e7bdd31b" title="Identifier used when the related instruction mapping instance is generated by target independent code...">RegisterBankInfo::DefaultMappingID</a> for that mapping. Make sure you do not use that ID for the alternative mapping for MI. See getInstrAlternativeMappings for the alternative mappings.</p>
<p>For instance, if <code>MI</code> is a vector add, the mapping should not be a scalarization of the add.</p>
<dl class="section post"><dt>Postcondition</dt><dd>returnedVal.verify(MI).</dd></dl>
<dl class="section note"><dt>Note</dt><dd>If returnedVal does not verify MI, this would probably mean that the target does not support that instruction. </dd></dl>

<p>Reimplemented in <a class="el" href="classllvm_1_1AArch64RegisterBankInfo.html#ab3d2615f7c9c9159d1e883ba8dd8eab7">llvm::AArch64RegisterBankInfo</a>, <a class="el" href="classllvm_1_1AMDGPURegisterBankInfo.html#abb21f77ed3dc15eb330b93b3efaa94ba">llvm::AMDGPURegisterBankInfo</a>, <a class="el" href="classllvm_1_1ARMRegisterBankInfo.html#af59ec25334715d44d5eecd8568b29e36">llvm::ARMRegisterBankInfo</a>, <a class="el" href="classllvm_1_1M68kRegisterBankInfo.html#a1c1174fbc250d7fa3773584dfd942728">llvm::M68kRegisterBankInfo</a>, <a class="el" href="classllvm_1_1MipsRegisterBankInfo.html#a7394a9cae0a48251b9ccaca67393ef89">llvm::MipsRegisterBankInfo</a>, <a class="el" href="classllvm_1_1PPCRegisterBankInfo.html#aece2fca4cd44244cdd43227c3d530368">llvm::PPCRegisterBankInfo</a>, <a class="el" href="classllvm_1_1RISCVRegisterBankInfo.html#a9a34245bb11e89a64a45063a8fc9e201">llvm::RISCVRegisterBankInfo</a>, and <a class="el" href="classllvm_1_1X86RegisterBankInfo.html#ab84d39303f3dab27a9cf03cd488b23c6">llvm::X86RegisterBankInfo</a>.</p>

<p class="definition">Definition at line <a class="el" href="RegisterBankInfo_8cpp_source.html#l00408">408</a> of file <a class="el" href="RegisterBankInfo_8cpp_source.html">RegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="RegisterBankInfo_8cpp_source.html#l00164">getInstrMappingImpl()</a>, <a class="el" href="RegisterBankInfo_8h_source.html#l00255">llvm::RegisterBankInfo::InstructionMapping::isValid()</a>, <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00113">MI</a>.</p>

<p class="reference">Referenced by <a class="el" href="RegBankSelect_8cpp_source.html#l00633">llvm::RegBankSelect::assignInstr()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00712">llvm::RegisterBankInfo::OperandsMapper::createVRegs()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00416">getInstrPossibleMappings()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00747">llvm::RegisterBankInfo::OperandsMapper::getVRegs()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00776">llvm::RegisterBankInfo::OperandsMapper::print()</a>, and <a class="el" href="RegisterBankInfo_8cpp_source.html#l00732">llvm::RegisterBankInfo::OperandsMapper::setVRegs()</a>.</p>

</div>
</div>
<a id="af5535a05921d5db8486cc4ce527b066f" name="af5535a05921d5db8486cc4ce527b066f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af5535a05921d5db8486cc4ce527b066f">&#9670;&#160;</a></span>getInstrMappingImpl()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">RegisterBankInfo::InstructionMapping</a> &amp; RegisterBankInfo::getInstrMappingImpl </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Try to get the mapping of <code>MI</code>. </p>
<p>See getInstrMapping for more details on what a mapping represents.</p>
<p>Unlike getInstrMapping the returned <a class="el" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html" title="Helper class that represents how the value of an instruction may be mapped and what is the related co...">InstructionMapping</a> may be invalid (<a class="el" href="RustDemangle_8cpp.html#a103d8cfe62c1651cd70e181746f8a840" title="Returns true if C is a valid mangled character: &lt;0-9a-zA-Z_&gt;.">isValid()</a> == false). This means that the target independent code is not smart enough to get the mapping of <code>MI</code> and thus, the target has to provide the information for <code>MI</code>.</p>
<p>This implementation is able to get the mapping of:</p><ul>
<li><a class="el" href="classllvm_1_1Target.html" title="Target - Wrapper for Target specific information.">Target</a> specific instructions by looking at the encoding constraints.</li>
<li><a class="el" href="classllvm_1_1Any.html">Any</a> instruction if all the register operands have already been assigned a register, a register class, or a register bank.</li>
<li>Copies and phis if at least one of the operands has been assigned a register, a register class, or a register bank. In other words, this method will likely fail to find a mapping for any generic opcode that has not been lowered by target specific code. </li>
</ul>

<p class="definition">Definition at line <a class="el" href="RegisterBankInfo_8cpp_source.html#l00164">164</a> of file <a class="el" href="RegisterBankInfo_8cpp_source.html">RegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="RegisterBankInfo_8h_source.html#l00643">cannotCopy()</a>, <a class="el" href="RegisterBankInfo_8h_source.html#l00672">DefaultMappingID</a>, <a class="el" href="TargetSubtargetInfo_8h_source.html#l00096">llvm::TargetSubtargetInfo::getInstrInfo()</a>, <a class="el" href="RegisterBankInfo_8h_source.html#l00534">getInstructionMapping()</a>, <a class="el" href="RegisterBankInfo_8h_source.html#l00542">getInvalidInstructionMapping()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00334">getOperandsMapping()</a>, <a class="el" href="MachineOperand_8h_source.html#l00369">llvm::MachineOperand::getReg()</a>, <a class="el" href="RegisterBankInfo_8h_source.html#l00440">getRegBank()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00114">getRegBankFromConstraints()</a>, <a class="el" href="MachineFunction_8h_source.html#l00727">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="TargetSubtargetInfo_8h_source.html#l00128">llvm::TargetSubtargetInfo::getRegisterInfo()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00499">getSizeInBits()</a>, <a class="el" href="MachineFunction_8h_source.html#l00717">llvm::MachineFunction::getSubtarget()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00299">getValueMapping()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00158">isCopyLike()</a>, <a class="el" href="MachineOperand_8h_source.html#l00329">llvm::MachineOperand::isReg()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00113">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="ELFObjHandler_8cpp_source.html#l00081">Size</a>, <a class="el" href="HexagonCopyToCombine_8cpp_source.html#l00125">TII</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01928">TRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64RegisterBankInfo_8cpp_source.html#l00648">llvm::AArch64RegisterBankInfo::getInstrMapping()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03733">llvm::AMDGPURegisterBankInfo::getInstrMapping()</a>, <a class="el" href="ARMRegisterBankInfo_8cpp_source.html#l00212">llvm::ARMRegisterBankInfo::getInstrMapping()</a>, <a class="el" href="M68kRegisterBankInfo_8cpp_source.html#l00068">llvm::M68kRegisterBankInfo::getInstrMapping()</a>, <a class="el" href="MipsRegisterBankInfo_8cpp_source.html#l00405">llvm::MipsRegisterBankInfo::getInstrMapping()</a>, <a class="el" href="PPCRegisterBankInfo_8cpp_source.html#l00070">llvm::PPCRegisterBankInfo::getInstrMapping()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00408">getInstrMapping()</a>, <a class="el" href="RISCVRegisterBankInfo_8cpp_source.html#l00248">llvm::RISCVRegisterBankInfo::getInstrMapping()</a>, and <a class="el" href="X86RegisterBankInfo_8cpp_source.html#l00276">llvm::X86RegisterBankInfo::getInstrMapping()</a>.</p>

</div>
</div>
<a id="a9ad9f326100ec08e3cde9f430fcb36f1" name="a9ad9f326100ec08e3cde9f430fcb36f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ad9f326100ec08e3cde9f430fcb36f1">&#9670;&#160;</a></span>getInstrPossibleMappings()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="#ac89dbbb6460391f27fb352c20c600769">RegisterBankInfo::InstructionMappings</a> RegisterBankInfo::getInstrPossibleMappings </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get the possible mapping for <code>MI</code>. </p>
<p>A mapping defines where the different operands may live and at what cost. For instance, let us consider: v0(16) = G_ADD &lt;2 x i8&gt; v1, v2 The possible mapping could be:</p>
<p>{/*ID*&zwj;/VectorAdd, /*Cost*&zwj;/1, /*v0*&zwj;/{(0xFFFF, VPR)}, /*v1*&zwj;/{(0xFFFF, VPR)}, /*v2*&zwj;/{(0xFFFF, VPR)}} {/*ID*&zwj;/ScalarAddx2, /*Cost*&zwj;/2, /*v0*&zwj;/{(0x00FF, GPR),(0xFF00, GPR)}, /*v1*&zwj;/{(0x00FF, GPR),(0xFF00, GPR)}, /*v2*&zwj;/{(0x00FF, GPR),(0xFF00, GPR)}}</p>
<dl class="section note"><dt>Note</dt><dd>The first alternative of the returned mapping should be the direct translation of <code>MI</code> current form.</dd></dl>
<dl class="section post"><dt>Postcondition</dt><dd>!returnedVal.empty(). </dd></dl>

<p class="definition">Definition at line <a class="el" href="RegisterBankInfo_8cpp_source.html#l00416">416</a> of file <a class="el" href="RegisterBankInfo_8cpp_source.html">RegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="STLExtras_8h_source.html#l02073">llvm::append_range()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00435">getInstrAlternativeMappings()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00408">getInstrMapping()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00113">MI</a>, and <a class="el" href="SmallVector_8h_source.html#l00427">llvm::SmallVectorTemplateBase&lt; T, bool &gt;::push_back()</a>.</p>

<p class="reference">Referenced by <a class="el" href="RegBankSelect_8cpp_source.html#l00633">llvm::RegBankSelect::assignInstr()</a>.</p>

</div>
</div>
<a id="a5b7e84a2ea3cdb118f44543cdb33f670" name="a5b7e84a2ea3cdb118f44543cdb33f670"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5b7e84a2ea3cdb118f44543cdb33f670">&#9670;&#160;</a></span>getInstructionMapping()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">InstructionMapping</a> &amp; llvm::RegisterBankInfo::getInstructionMapping </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>ID</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Cost</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html">ValueMapping</a> *</td>          <td class="paramname"><span class="paramname"><em>OperandsMapping</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>NumOperands</em></span>&#160;) const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Method to get a uniquely generated <a class="el" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html" title="Helper class that represents how the value of an instruction may be mapped and what is the related co...">InstructionMapping</a>. </p>

<p class="definition">Definition at line <a class="el" href="RegisterBankInfo_8h_source.html#l00534">534</a> of file <a class="el" href="RegisterBankInfo_8h_source.html">RegisterBankInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00309">llvm::AMDGPURegisterBankInfo::addMappingFromTable()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03564">llvm::AMDGPURegisterBankInfo::getDefaultMappingAllVGPR()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03522">llvm::AMDGPURegisterBankInfo::getDefaultMappingSOP()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03540">llvm::AMDGPURegisterBankInfo::getDefaultMappingVOP()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03583">llvm::AMDGPURegisterBankInfo::getImageMapping()</a>, <a class="el" href="AArch64RegisterBankInfo_8cpp_source.html#l00298">llvm::AArch64RegisterBankInfo::getInstrAlternativeMappings()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00470">llvm::AMDGPURegisterBankInfo::getInstrAlternativeMappings()</a>, <a class="el" href="X86RegisterBankInfo_8cpp_source.html#l00421">llvm::X86RegisterBankInfo::getInstrAlternativeMappings()</a>, <a class="el" href="AArch64RegisterBankInfo_8cpp_source.html#l00648">llvm::AArch64RegisterBankInfo::getInstrMapping()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03733">llvm::AMDGPURegisterBankInfo::getInstrMapping()</a>, <a class="el" href="ARMRegisterBankInfo_8cpp_source.html#l00212">llvm::ARMRegisterBankInfo::getInstrMapping()</a>, <a class="el" href="M68kRegisterBankInfo_8cpp_source.html#l00068">llvm::M68kRegisterBankInfo::getInstrMapping()</a>, <a class="el" href="MipsRegisterBankInfo_8cpp_source.html#l00405">llvm::MipsRegisterBankInfo::getInstrMapping()</a>, <a class="el" href="PPCRegisterBankInfo_8cpp_source.html#l00070">llvm::PPCRegisterBankInfo::getInstrMapping()</a>, <a class="el" href="RISCVRegisterBankInfo_8cpp_source.html#l00248">llvm::RISCVRegisterBankInfo::getInstrMapping()</a>, <a class="el" href="X86RegisterBankInfo_8cpp_source.html#l00276">llvm::X86RegisterBankInfo::getInstrMapping()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03642">llvm::AMDGPURegisterBankInfo::getInstrMappingForLoad()</a>, and <a class="el" href="RegisterBankInfo_8cpp_source.html#l00164">getInstrMappingImpl()</a>.</p>

</div>
</div>
<a id="a640c554d91abd68270b79cdef71b99a2" name="a640c554d91abd68270b79cdef71b99a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a640c554d91abd68270b79cdef71b99a2">&#9670;&#160;</a></span>getInvalidInstructionMapping()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">InstructionMapping</a> &amp; llvm::RegisterBankInfo::getInvalidInstructionMapping </td>
          <td>(</td>
          <td class="paramname"><span class="paramname"><em></em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Method to get a uniquely generated invalid <a class="el" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html" title="Helper class that represents how the value of an instruction may be mapped and what is the related co...">InstructionMapping</a>. </p>

<p class="definition">Definition at line <a class="el" href="RegisterBankInfo_8h_source.html#l00542">542</a> of file <a class="el" href="RegisterBankInfo_8h_source.html">RegisterBankInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64RegisterBankInfo_8cpp_source.html#l00648">llvm::AArch64RegisterBankInfo::getInstrMapping()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03733">llvm::AMDGPURegisterBankInfo::getInstrMapping()</a>, <a class="el" href="ARMRegisterBankInfo_8cpp_source.html#l00212">llvm::ARMRegisterBankInfo::getInstrMapping()</a>, <a class="el" href="M68kRegisterBankInfo_8cpp_source.html#l00068">llvm::M68kRegisterBankInfo::getInstrMapping()</a>, <a class="el" href="MipsRegisterBankInfo_8cpp_source.html#l00405">llvm::MipsRegisterBankInfo::getInstrMapping()</a>, <a class="el" href="PPCRegisterBankInfo_8cpp_source.html#l00070">llvm::PPCRegisterBankInfo::getInstrMapping()</a>, <a class="el" href="X86RegisterBankInfo_8cpp_source.html#l00276">llvm::X86RegisterBankInfo::getInstrMapping()</a>, and <a class="el" href="RegisterBankInfo_8cpp_source.html#l00164">getInstrMappingImpl()</a>.</p>

</div>
</div>
<a id="a86c7cb8b065aaa7ceace9c9218ace573" name="a86c7cb8b065aaa7ceace9c9218ace573"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a86c7cb8b065aaa7ceace9c9218ace573">&#9670;&#160;</a></span>getMaximumSize()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> llvm::RegisterBankInfo::getMaximumSize </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>RegBankID</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Get the maximum size in bits that fits in the given register bank. </p>

<p class="definition">Definition at line <a class="el" href="RegisterBankInfo_8h_source.html#l00590">590</a> of file <a class="el" href="RegisterBankInfo_8h_source.html">RegisterBankInfo.h</a>.</p>

<p class="reference">References <a class="el" href="RegisterBankInfo_8h_source.html#l00398">HwMode</a>, <a class="el" href="RegisterBankInfo_8h_source.html#l00392">NumRegBanks</a>, and <a class="el" href="RegisterBankInfo_8h_source.html#l00395">Sizes</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64RegisterBankInfo_8cpp_source.html#l00046">llvm::AArch64RegisterBankInfo::AArch64RegisterBankInfo()</a>, <a class="el" href="ARMRegisterBankInfo_8cpp_source.html#l00133">llvm::ARMRegisterBankInfo::ARMRegisterBankInfo()</a>, <a class="el" href="RISCVRegisterBankInfo_8cpp_source.html#l00248">llvm::RISCVRegisterBankInfo::getInstrMapping()</a>, <a class="el" href="RegisterBank_8cpp_source.html#l00023">llvm::RegisterBank::verify()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00524">llvm::RegisterBankInfo::PartialMapping::verify()</a>, and <a class="el" href="X86RegisterBankInfo_8cpp_source.html#l00032">llvm::X86RegisterBankInfo::X86RegisterBankInfo()</a>.</p>

</div>
</div>
<a id="a5f1318c87bc0007368e815c55c31d06b" name="a5f1318c87bc0007368e815c55c31d06b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f1318c87bc0007368e815c55c31d06b">&#9670;&#160;</a></span>getMinimalPhysRegClass()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> * RegisterBankInfo::getMinimalPhysRegClass </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a></td>          <td class="paramname"><span class="paramname"><em>Reg</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>TRI</em></span>&#160;) const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Get the MinimalPhysRegClass for Reg. </p>
<dl class="section pre"><dt>Precondition</dt><dd>Reg is a physical register. </dd></dl>

<p class="definition">Definition at line <a class="el" href="RegisterBankInfo_8cpp_source.html#l00103">103</a> of file <a class="el" href="RegisterBankInfo_8cpp_source.html">RegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="RegisterBankInfo_8h_source.html#l00422">PhysRegMinimalRCs</a>, <a class="el" href="MachineSink_8cpp_source.html#l01927">Reg</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01928">TRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="RegisterBankInfo_8cpp_source.html#l00084">getRegBank()</a>, and <a class="el" href="RegisterBankInfo_8cpp_source.html#l00499">getSizeInBits()</a>.</p>

</div>
</div>
<a id="a955b1188aace2fd0ff954c427821b49a" name="a955b1188aace2fd0ff954c427821b49a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a955b1188aace2fd0ff954c427821b49a">&#9670;&#160;</a></span>getNumRegBanks()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> llvm::RegisterBankInfo::getNumRegBanks </td>
          <td>(</td>
          <td class="paramname"><span class="paramname"><em></em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Get the total number of register banks. </p>

<p class="definition">Definition at line <a class="el" href="RegisterBankInfo_8h_source.html#l00603">603</a> of file <a class="el" href="RegisterBankInfo_8h_source.html">RegisterBankInfo.h</a>.</p>

<p class="reference">References <a class="el" href="RegisterBankInfo_8h_source.html#l00392">NumRegBanks</a>.</p>

<p class="reference">Referenced by <a class="el" href="RegisterBankInfo_8h_source.html#l00440">getRegBank()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00056">RegisterBankInfo()</a>, and <a class="el" href="RegisterBankInfo_8cpp_source.html#l00070">verify()</a>.</p>

</div>
</div>
<a id="a724d32daf4f554526f15b36eab12e129" name="a724d32daf4f554526f15b36eab12e129"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a724d32daf4f554526f15b36eab12e129">&#9670;&#160;</a></span>getOperandsMapping() <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html">RegisterBankInfo::ValueMapping</a> * RegisterBankInfo::getOperandsMapping </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html">ValueMapping</a> * &gt; &amp;</td>          <td class="paramname"><span class="paramname"><em>OpdsMapping</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Get the uniquely generated array of <a class="el" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html" title="Helper struct that represents how a value is mapped through different register banks.">ValueMapping</a> for the elements of <code>OpdsMapping</code>. </p>
<p>Elements of <code>OpdsMapping</code> that are nullptr will be replaced by invalid <a class="el" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html" title="Helper struct that represents how a value is mapped through different register banks.">ValueMapping</a> (<a class="el" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html#a788a7905d6f6e954dc6984334bc88d5f" title="Check if this ValueMapping is valid.">ValueMapping::isValid</a> == false). </p>

<p class="definition">Definition at line <a class="el" href="RegisterBankInfo_8cpp_source.html#l00363">363</a> of file <a class="el" href="RegisterBankInfo_8cpp_source.html">RegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SmallVector_8h_source.html#l00281">llvm::SmallVectorTemplateCommon&lt; T, typename &gt;::begin()</a>, <a class="el" href="SmallVector_8h_source.html#l00283">llvm::SmallVectorTemplateCommon&lt; T, typename &gt;::end()</a>, and <a class="el" href="RegisterBankInfo_8cpp_source.html#l00334">getOperandsMapping()</a>.</p>

</div>
</div>
<a id="ab899ee374f95aa9e56c35eae354f8188" name="ab899ee374f95aa9e56c35eae354f8188"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab899ee374f95aa9e56c35eae354f8188">&#9670;&#160;</a></span>getOperandsMapping() <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename Iterator &gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html">RegisterBankInfo::ValueMapping</a> * RegisterBankInfo::getOperandsMapping </td>
          <td>(</td>
          <td class="paramtype">Iterator</td>          <td class="paramname"><span class="paramname"><em>Begin</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">Iterator</td>          <td class="paramname"><span class="paramname"><em>End</em></span>&#160;) const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Get the uniquely generated array of <a class="el" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html" title="Helper struct that represents how a value is mapped through different register banks.">ValueMapping</a> for the elements of between <code>Begin</code> and <code>End</code>. </p>
<p>Elements that are nullptr will be replaced by invalid <a class="el" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html" title="Helper struct that represents how a value is mapped through different register banks.">ValueMapping</a> (<a class="el" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html#a788a7905d6f6e954dc6984334bc88d5f" title="Check if this ValueMapping is valid.">ValueMapping::isValid</a> == false).</p>
<dl class="section pre"><dt>Precondition</dt><dd>The pointers on <a class="el" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html" title="Helper struct that represents how a value is mapped through different register banks.">ValueMapping</a> between <code>Begin</code> and <code>End</code> must uniquely identify a <a class="el" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html" title="Helper struct that represents how a value is mapped through different register banks.">ValueMapping</a>. Otherwise, there is no guarantee that the return instance will be unique, i.e., another OperandsMapping could have the same content. </dd></dl>

<p class="definition">Definition at line <a class="el" href="RegisterBankInfo_8cpp_source.html#l00334">334</a> of file <a class="el" href="RegisterBankInfo_8cpp_source.html">RegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="ELF__riscv_8cpp_source.html#l00480">End</a>, <a class="el" href="Hashing_8h_source.html#l00471">llvm::hash_combine_range()</a>, and <a class="el" href="RegisterBankInfo_8h_source.html#l00413">MapOfOperandsMappings</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00309">llvm::AMDGPURegisterBankInfo::addMappingFromTable()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03564">llvm::AMDGPURegisterBankInfo::getDefaultMappingAllVGPR()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03522">llvm::AMDGPURegisterBankInfo::getDefaultMappingSOP()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03540">llvm::AMDGPURegisterBankInfo::getDefaultMappingVOP()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03583">llvm::AMDGPURegisterBankInfo::getImageMapping()</a>, <a class="el" href="AArch64RegisterBankInfo_8cpp_source.html#l00298">llvm::AArch64RegisterBankInfo::getInstrAlternativeMappings()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00470">llvm::AMDGPURegisterBankInfo::getInstrAlternativeMappings()</a>, <a class="el" href="X86RegisterBankInfo_8cpp_source.html#l00421">llvm::X86RegisterBankInfo::getInstrAlternativeMappings()</a>, <a class="el" href="AArch64RegisterBankInfo_8cpp_source.html#l00648">llvm::AArch64RegisterBankInfo::getInstrMapping()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03733">llvm::AMDGPURegisterBankInfo::getInstrMapping()</a>, <a class="el" href="ARMRegisterBankInfo_8cpp_source.html#l00212">llvm::ARMRegisterBankInfo::getInstrMapping()</a>, <a class="el" href="M68kRegisterBankInfo_8cpp_source.html#l00068">llvm::M68kRegisterBankInfo::getInstrMapping()</a>, <a class="el" href="MipsRegisterBankInfo_8cpp_source.html#l00405">llvm::MipsRegisterBankInfo::getInstrMapping()</a>, <a class="el" href="PPCRegisterBankInfo_8cpp_source.html#l00070">llvm::PPCRegisterBankInfo::getInstrMapping()</a>, <a class="el" href="RISCVRegisterBankInfo_8cpp_source.html#l00248">llvm::RISCVRegisterBankInfo::getInstrMapping()</a>, <a class="el" href="X86RegisterBankInfo_8cpp_source.html#l00276">llvm::X86RegisterBankInfo::getInstrMapping()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03642">llvm::AMDGPURegisterBankInfo::getInstrMappingForLoad()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00164">getInstrMappingImpl()</a>, and <a class="el" href="RegisterBankInfo_8cpp_source.html#l00363">getOperandsMapping()</a>.</p>

</div>
</div>
<a id="acb92f4f15dbcf2c4fb654108ed026353" name="acb92f4f15dbcf2c4fb654108ed026353"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acb92f4f15dbcf2c4fb654108ed026353">&#9670;&#160;</a></span>getOperandsMapping() <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html">ValueMapping</a> * llvm::RegisterBankInfo::getOperandsMapping </td>
          <td>(</td>
          <td class="paramtype">std::initializer_list&lt; <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html">ValueMapping</a> * &gt;</td>          <td class="paramname"><span class="paramname"><em>OpdsMapping</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Get the uniquely generated array of <a class="el" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html" title="Helper struct that represents how a value is mapped through different register banks.">ValueMapping</a> for the given arguments. </p>
<p>Arguments that are nullptr will be replaced by invalid <a class="el" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html" title="Helper struct that represents how a value is mapped through different register banks.">ValueMapping</a> (<a class="el" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html#a788a7905d6f6e954dc6984334bc88d5f" title="Check if this ValueMapping is valid.">ValueMapping::isValid</a> == false). </p>

</div>
</div>
<a id="a063bcf2a2c95c6a33a7aaef9246b26de" name="a063bcf2a2c95c6a33a7aaef9246b26de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a063bcf2a2c95c6a33a7aaef9246b26de">&#9670;&#160;</a></span>getPartialMapping()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1RegisterBankInfo_1_1PartialMapping.html">RegisterBankInfo::PartialMapping</a> &amp; RegisterBankInfo::getPartialMapping </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>StartIdx</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Length</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>RegBank</em></span>&#160;) const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Get the uniquely generated <a class="el" href="structllvm_1_1RegisterBankInfo_1_1PartialMapping.html" title="Helper struct that represents how a value is partially mapped into a register.">PartialMapping</a> for the given arguments. </p>

<p class="definition">Definition at line <a class="el" href="RegisterBankInfo_8cpp_source.html#l00282">282</a> of file <a class="el" href="RegisterBankInfo_8cpp_source.html">RegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="RegisterBankInfo_8cpp_source.html#l00269">hashPartialMapping()</a>, <a class="el" href="DWP_8cpp_source.html#l00480">llvm::Length</a>, and <a class="el" href="RegisterBankInfo_8h_source.html#l00403">MapOfPartialMappings</a>.</p>

<p class="reference">Referenced by <a class="el" href="RegisterBankInfo_8cpp_source.html#l00299">getValueMapping()</a>.</p>

</div>
</div>
<a id="a93a0a8ab06630d5406ef007e182bc05f" name="a93a0a8ab06630d5406ef007e182bc05f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a93a0a8ab06630d5406ef007e182bc05f">&#9670;&#160;</a></span>getRegBank() <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBank.html">RegisterBank</a> * RegisterBankInfo::getRegBank </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a></td>          <td class="paramname"><span class="paramname"><em>Reg</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>TRI</em></span>&#160;) const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get the register bank of <code>Reg</code>. </p>
<p>If Reg has not been assigned a register, a register class, or a register bank, then this returns nullptr.</p>
<dl class="section pre"><dt>Precondition</dt><dd>Reg != 0 (NoRegister) </dd></dl>

<p class="definition">Definition at line <a class="el" href="RegisterBankInfo_8cpp_source.html#l00084">84</a> of file <a class="el" href="RegisterBankInfo_8cpp_source.html">RegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="Casting_8h_source.html#l00738">llvm::dyn_cast_if_present()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00103">getMinimalPhysRegClass()</a>, <a class="el" href="RegisterBankInfo_8h_source.html#l00623">getRegBankFromRegClass()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01928">TRI</a>.</p>

</div>
</div>
<a id="a7b7ace4016fc342a5535307a10198daa" name="a7b7ace4016fc342a5535307a10198daa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b7ace4016fc342a5535307a10198daa">&#9670;&#160;</a></span>getRegBank() <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp; llvm::RegisterBankInfo::getRegBank </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>ID</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Get the register bank identified by <code>ID</code>. </p>

<p class="definition">Definition at line <a class="el" href="RegisterBankInfo_8h_source.html#l00440">440</a> of file <a class="el" href="RegisterBankInfo_8h_source.html">RegisterBankInfo.h</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="RegisterBankInfo_8h_source.html#l00603">getNumRegBanks()</a>, and <a class="el" href="RegisterBankInfo_8h_source.html#l00389">RegBanks</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64RegisterBankInfo_8cpp_source.html#l00046">llvm::AArch64RegisterBankInfo::AArch64RegisterBankInfo()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00204">llvm::AMDGPURegisterBankInfo::AMDGPURegisterBankInfo()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01169">llvm::AMDGPURegisterBankInfo::applyMappingDynStackAlloc()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l02176">llvm::AMDGPURegisterBankInfo::applyMappingImpl()</a>, <a class="el" href="ARMRegisterBankInfo_8cpp_source.html#l00133">llvm::ARMRegisterBankInfo::ARMRegisterBankInfo()</a>, <a class="el" href="RegBankSelect_8cpp_source.html#l00633">llvm::RegBankSelect::assignInstr()</a>, <a class="el" href="RegBankSelect_8cpp_source.html#l00110">llvm::RegBankSelect::assignmentMatch()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00703">llvm::AMDGPURegisterBankInfo::buildReadFirstLane()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00985">llvm::AMDGPURegisterBankInfo::collectWaterfallOperands()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01015">llvm::AMDGPURegisterBankInfo::constrainOpWithReadfirstlane()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00775">llvm::AMDGPURegisterBankInfo::executeInWaterfallLoop()</a>, <a class="el" href="GIMatchTableExecutorImpl_8h_source.html#l00046">llvm::GIMatchTableExecutor::executeMatchTable()</a>, <a class="el" href="AArch64RegisterBankInfo_8cpp_source.html#l00648">llvm::AArch64RegisterBankInfo::getInstrMapping()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03733">llvm::AMDGPURegisterBankInfo::getInstrMapping()</a>, <a class="el" href="RISCVRegisterBankInfo_8cpp_source.html#l00248">llvm::RISCVRegisterBankInfo::getInstrMapping()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03642">llvm::AMDGPURegisterBankInfo::getInstrMappingForLoad()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00164">getInstrMappingImpl()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l09601">llvm::SIInstrInfo::getInstructionUniformity()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03488">llvm::AMDGPURegisterBankInfo::getMappingType()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l00196">llvm::CombinerHelper::getRegBank()</a>, <a class="el" href="RegisterBankInfo_8h_source.html#l00585">getRegBank()</a>, <a class="el" href="AArch64RegisterBankInfo_8cpp_source.html#l00242">llvm::AArch64RegisterBankInfo::getRegBankFromRegClass()</a>, <a class="el" href="ARMRegisterBankInfo_8cpp_source.html#l00174">llvm::ARMRegisterBankInfo::getRegBankFromRegClass()</a>, <a class="el" href="M68kRegisterBankInfo_8cpp_source.html#l00062">llvm::M68kRegisterBankInfo::getRegBankFromRegClass()</a>, <a class="el" href="MipsRegisterBankInfo_8cpp_source.html#l00079">llvm::MipsRegisterBankInfo::getRegBankFromRegClass()</a>, <a class="el" href="PPCRegisterBankInfo_8cpp_source.html#l00034">llvm::PPCRegisterBankInfo::getRegBankFromRegClass()</a>, <a class="el" href="RISCVRegisterBankInfo_8cpp_source.html#l00116">llvm::RISCVRegisterBankInfo::getRegBankFromRegClass()</a>, <a class="el" href="X86RegisterBankInfo_8cpp_source.html#l00048">llvm::X86RegisterBankInfo::getRegBankFromRegClass()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03689">llvm::AMDGPURegisterBankInfo::getRegBankID()</a>, <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l00948">getRegClassesForCopy()</a>, <a class="el" href="RegBankSelect_8cpp_source.html#l00237">llvm::RegBankSelect::getRepairCost()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03627">llvm::AMDGPURegisterBankInfo::getValueMappingForPtr()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03506">llvm::AMDGPURegisterBankInfo::isSALUMapping()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l02974">llvm::SIRegisterInfo::isUniformReg()</a>, <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l01006">selectCopy()</a>, <a class="el" href="PPCInstructionSelector_8cpp_source.html#l00130">selectCopy()</a>, <a class="el" href="ARMInstructionSelector_8cpp_source.html#l00233">selectMergeValues()</a>, <a class="el" href="ARMInstructionSelector_8cpp_source.html#l00264">selectUnmergeValues()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01246">llvm::AMDGPURegisterBankInfo::setBufferOffsets()</a>, <a class="el" href="MipsRegisterBankInfo_8cpp_source.html#l00676">llvm::MipsRegisterBankInfo::setRegBank()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00659">llvm::AMDGPURegisterBankInfo::split64BitValueForMapping()</a>, <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l00767">unsupportedBinOp()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00070">verify()</a>, and <a class="el" href="X86RegisterBankInfo_8cpp_source.html#l00032">llvm::X86RegisterBankInfo::X86RegisterBankInfo()</a>.</p>

</div>
</div>
<a id="aa67fe0dd995134920cbffc441302c2ce" name="aa67fe0dd995134920cbffc441302c2ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa67fe0dd995134920cbffc441302c2ce">&#9670;&#160;</a></span>getRegBank() <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp; llvm::RegisterBankInfo::getRegBank </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>ID</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Get the register bank identified by <code>ID</code>. </p>

<p class="definition">Definition at line <a class="el" href="RegisterBankInfo_8h_source.html#l00585">585</a> of file <a class="el" href="RegisterBankInfo_8h_source.html">RegisterBankInfo.h</a>.</p>

<p class="reference">References <a class="el" href="RegisterBankInfo_8h_source.html#l00440">getRegBank()</a>.</p>

</div>
</div>
<a id="a96b1c6181f78fcdb7aba634c687d20a7" name="a96b1c6181f78fcdb7aba634c687d20a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a96b1c6181f78fcdb7aba634c687d20a7">&#9670;&#160;</a></span>getRegBankFromConstraints()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBank.html">RegisterBank</a> * RegisterBankInfo::getRegBankFromConstraints </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>OpIdx</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>TII</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em></span>&#160;) const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get the register bank for the <code>OpIdx-th</code> operand of <code>MI</code> form the encoding constraints, if any. </p>
<dl class="section return"><dt>Returns</dt><dd>A register bank that covers the register class of the related encoding constraints or nullptr if <code>MI</code> did not provide enough information to deduce it. </dd></dl>

<p class="definition">Definition at line <a class="el" href="RegisterBankInfo_8cpp_source.html#l00114">114</a> of file <a class="el" href="RegisterBankInfo_8cpp_source.html">RegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="RegisterBank_8cpp_source.html#l00052">llvm::RegisterBank::covers()</a>, <a class="el" href="RegisterBankInfo_8h_source.html#l00623">getRegBankFromRegClass()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00113">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="HexagonCopyToCombine_8cpp_source.html#l00125">TII</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01928">TRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="RegisterBankInfo_8cpp_source.html#l00164">getInstrMappingImpl()</a>.</p>

</div>
</div>
<a id="a9a3a4079fc2830c334da4406288bce24" name="a9a3a4079fc2830c334da4406288bce24"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9a3a4079fc2830c334da4406288bce24">&#9670;&#160;</a></span>getRegBankFromRegClass()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp; llvm::RegisterBankInfo::getRegBankFromRegClass </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>RC</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1LLT.html">LLT</a></td>          <td class="paramname"><span class="paramname"><em>Ty</em></span>&#160;) const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Get a register bank that covers <code>RC</code>. </p>
<dl class="section pre"><dt>Precondition</dt><dd><code>RC</code> is a user-defined register class (as opposed as one generated by <a class="el" href="namespacellvm_1_1TableGen.html">TableGen</a>).</dd></dl>
<dl class="section note"><dt>Note</dt><dd>The mapping RC -&gt; RegBank could be built while adding the coverage for the register banks. However, we do not do it, because, at least for now, we only need this information for register classes that are used in the description of instruction. In other words, there are just a handful of them and we do not want to waste space.</dd></dl>
<dl class="todo"><dt><b><a class="el" href="todo.html#_todo000003">Todo</a></b></dt><dd>This should be <a class="el" href="namespacellvm_1_1TableGen.html">TableGen</a>'ed. </dd></dl>

<p>Reimplemented in <a class="el" href="classllvm_1_1AArch64RegisterBankInfo.html#a282455d4ae0562486cc4fedc575427df">llvm::AArch64RegisterBankInfo</a>, <a class="el" href="classllvm_1_1AMDGPURegisterBankInfo.html#a53fe77055b01a82e1a53e7798cef110a">llvm::AMDGPURegisterBankInfo</a>, <a class="el" href="classllvm_1_1ARMRegisterBankInfo.html#a7df4139be4669eaa1411853220103d10">llvm::ARMRegisterBankInfo</a>, <a class="el" href="classllvm_1_1M68kRegisterBankInfo.html#a21bdbaefb2cb533520b2908b656595bf">llvm::M68kRegisterBankInfo</a>, <a class="el" href="classllvm_1_1MipsRegisterBankInfo.html#ab257fa8ae1e0513fd6a524e54db17ba1">llvm::MipsRegisterBankInfo</a>, <a class="el" href="classllvm_1_1PPCRegisterBankInfo.html#a5a6ede71870e0137cd31b2bde6d6e4ba">llvm::PPCRegisterBankInfo</a>, <a class="el" href="classllvm_1_1RISCVRegisterBankInfo.html#a3e52e6eca4145482c82f7e3f4cc8ca11">llvm::RISCVRegisterBankInfo</a>, <a class="el" href="classllvm_1_1SPIRVRegisterBankInfo.html#a94d762edf9ac2168b4ab17b05f23e074">llvm::SPIRVRegisterBankInfo</a>, and <a class="el" href="classllvm_1_1X86RegisterBankInfo.html#ab806dd367ec2eea0a8203c5e6d13598f">llvm::X86RegisterBankInfo</a>.</p>

<p class="definition">Definition at line <a class="el" href="RegisterBankInfo_8h_source.html#l00623">623</a> of file <a class="el" href="RegisterBankInfo_8h_source.html">RegisterBankInfo.h</a>.</p>

<p class="reference">References <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>.</p>

<p class="reference">Referenced by <a class="el" href="GIMatchTableExecutorImpl_8h_source.html#l00046">llvm::GIMatchTableExecutor::executeMatchTable()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00084">getRegBank()</a>, and <a class="el" href="RegisterBankInfo_8cpp_source.html#l00114">getRegBankFromConstraints()</a>.</p>

</div>
</div>
<a id="a9986db3729defa2e0181a6f8be03615e" name="a9986db3729defa2e0181a6f8be03615e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9986db3729defa2e0181a6f8be03615e">&#9670;&#160;</a></span>getSizeInBits()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1TypeSize.html">TypeSize</a> RegisterBankInfo::getSizeInBits </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a></td>          <td class="paramname"><span class="paramname"><em>Reg</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>TRI</em></span>&#160;) const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get the size in bits of <code>Reg</code>. </p>
<p>Utility method to get the size of any registers. Unlike MachineRegisterInfo::getSize, the register does not need to be a virtual register.</p>
<dl class="section pre"><dt>Precondition</dt><dd><code>Reg</code> != 0 (NoRegister). </dd></dl>

<p class="definition">Definition at line <a class="el" href="RegisterBankInfo_8cpp_source.html#l00499">499</a> of file <a class="el" href="RegisterBankInfo_8cpp_source.html">RegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00103">getMinimalPhysRegClass()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01928">TRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00309">llvm::AMDGPURegisterBankInfo::addMappingFromTable()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03716">llvm::AMDGPURegisterBankInfo::getAGPROpMapping()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03564">llvm::AMDGPURegisterBankInfo::getDefaultMappingAllVGPR()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03522">llvm::AMDGPURegisterBankInfo::getDefaultMappingSOP()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03540">llvm::AMDGPURegisterBankInfo::getDefaultMappingVOP()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03583">llvm::AMDGPURegisterBankInfo::getImageMapping()</a>, <a class="el" href="AArch64RegisterBankInfo_8cpp_source.html#l00298">llvm::AArch64RegisterBankInfo::getInstrAlternativeMappings()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00470">llvm::AMDGPURegisterBankInfo::getInstrAlternativeMappings()</a>, <a class="el" href="X86RegisterBankInfo_8cpp_source.html#l00421">llvm::X86RegisterBankInfo::getInstrAlternativeMappings()</a>, <a class="el" href="AArch64RegisterBankInfo_8cpp_source.html#l00648">llvm::AArch64RegisterBankInfo::getInstrMapping()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03733">llvm::AMDGPURegisterBankInfo::getInstrMapping()</a>, <a class="el" href="PPCRegisterBankInfo_8cpp_source.html#l00070">llvm::PPCRegisterBankInfo::getInstrMapping()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03642">llvm::AMDGPURegisterBankInfo::getInstrMappingForLoad()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00164">getInstrMappingImpl()</a>, <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l00948">getRegClassesForCopy()</a>, <a class="el" href="RegBankSelect_8cpp_source.html#l00237">llvm::RegBankSelect::getRepairCost()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03697">llvm::AMDGPURegisterBankInfo::getSGPROpMapping()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03708">llvm::AMDGPURegisterBankInfo::getVGPROpMapping()</a>, <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l01006">selectCopy()</a>, and <a class="el" href="RegisterBankInfo_8cpp_source.html#l00605">llvm::RegisterBankInfo::InstructionMapping::verify()</a>.</p>

</div>
</div>
<a id="a85689f6171de434d7b01fdd1854e3ccf" name="a85689f6171de434d7b01fdd1854e3ccf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a85689f6171de434d7b01fdd1854e3ccf">&#9670;&#160;</a></span>getValueMapping() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html">RegisterBankInfo::ValueMapping</a> &amp; RegisterBankInfo::getValueMapping </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1RegisterBankInfo_1_1PartialMapping.html">PartialMapping</a> *</td>          <td class="paramname"><span class="paramname"><em>BreakDown</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>NumBreakDowns</em></span>&#160;) const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Get the <a class="el" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html" title="Helper struct that represents how a value is mapped through different register banks.">ValueMapping</a> for the given arguments. </p>

<p class="definition">Definition at line <a class="el" href="RegisterBankInfo_8cpp_source.html#l00316">316</a> of file <a class="el" href="RegisterBankInfo_8cpp_source.html">RegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="RegisterBankInfo_8cpp_source.html#l00305">hashValueMapping()</a>, and <a class="el" href="RegisterBankInfo_8h_source.html#l00408">MapOfValueMappings</a>.</p>

</div>
</div>
<a id="a5f683dcd4b6530d6f1b29d50b92e2907" name="a5f683dcd4b6530d6f1b29d50b92e2907"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f683dcd4b6530d6f1b29d50b92e2907">&#9670;&#160;</a></span>getValueMapping() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html">RegisterBankInfo::ValueMapping</a> &amp; RegisterBankInfo::getValueMapping </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>StartIdx</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Length</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>RegBank</em></span>&#160;) const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>The most common <a class="el" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html" title="Helper struct that represents how a value is mapped through different register banks.">ValueMapping</a> consists of a single <a class="el" href="structllvm_1_1RegisterBankInfo_1_1PartialMapping.html" title="Helper struct that represents how a value is partially mapped into a register.">PartialMapping</a>. </p>
<p>Feature a method for that. </p>

<p class="definition">Definition at line <a class="el" href="RegisterBankInfo_8cpp_source.html#l00299">299</a> of file <a class="el" href="RegisterBankInfo_8cpp_source.html">RegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="RegisterBankInfo_8cpp_source.html#l00282">getPartialMapping()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00299">getValueMapping()</a>, and <a class="el" href="DWP_8cpp_source.html#l00480">llvm::Length</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03733">llvm::AMDGPURegisterBankInfo::getInstrMapping()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00164">getInstrMappingImpl()</a>, and <a class="el" href="RegisterBankInfo_8cpp_source.html#l00299">getValueMapping()</a>.</p>

</div>
</div>
<a id="a02005f6abd229d62b4b708665c9473d5" name="a02005f6abd229d62b4b708665c9473d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a02005f6abd229d62b4b708665c9473d5">&#9670;&#160;</a></span>isDivergentRegBank()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="classbool.html">bool</a> llvm::RegisterBankInfo::isDivergentRegBank </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *</td>          <td class="paramname"><span class="paramname"><em>RB</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns true if the register bank is considered divergent. </p>

<p>Reimplemented in <a class="el" href="classllvm_1_1AMDGPURegisterBankInfo.html#a9e00e65ed27b4878c544a984ae22329b">llvm::AMDGPURegisterBankInfo</a>.</p>

<p class="definition">Definition at line <a class="el" href="RegisterBankInfo_8h_source.html#l00606">606</a> of file <a class="el" href="RegisterBankInfo_8h_source.html">RegisterBankInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIRegisterInfo_8cpp_source.html#l02974">llvm::SIRegisterInfo::isUniformReg()</a>.</p>

</div>
</div>
<a id="aca0f86b578b560c1ea67d71987c1df57" name="aca0f86b578b560c1ea67d71987c1df57"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aca0f86b578b560c1ea67d71987c1df57">&#9670;&#160;</a></span>verify()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> RegisterBankInfo::verify </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>TRI</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><a class="el" href="namespacellvm_1_1Check.html">Check</a> that information hold by this instance make sense for the given <code>TRI</code>. </p>
<dl class="section note"><dt>Note</dt><dd>This method does not check anything when assertions are disabled.</dd></dl>
<dl class="section return"><dt>Returns</dt><dd>True is the check was successful. </dd></dl>

<p class="definition">Definition at line <a class="el" href="RegisterBankInfo_8cpp_source.html#l00070">70</a> of file <a class="el" href="RegisterBankInfo_8cpp_source.html">RegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="Debug_8cpp_source.html#l00163">llvm::dbgs()</a>, <a class="el" href="ELF__riscv_8cpp_source.html#l00480">End</a>, <a class="el" href="RegisterBank_8h_source.html#l00045">llvm::RegisterBank::getID()</a>, <a class="el" href="RegisterBankInfo_8h_source.html#l00603">getNumRegBanks()</a>, <a class="el" href="RegisterBankInfo_8h_source.html#l00440">getRegBank()</a>, <a class="el" href="Debug_8h_source.html#l00101">LLVM_DEBUG</a>, <a class="el" href="MachineSink_8cpp_source.html#l01928">TRI</a>, and <a class="el" href="RegisterBank_8cpp_source.html#l00023">llvm::RegisterBank::verify()</a>.</p>

</div>
</div>
<h2 class="groupheader">Member Data Documentation</h2>
<a id="abe7d332de484fcc6cdc4c2a5e7bdd31b" name="abe7d332de484fcc6cdc4c2a5e7bdd31b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abe7d332de484fcc6cdc4c2a5e7bdd31b">&#9670;&#160;</a></span>DefaultMappingID</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classunsigned.html">unsigned</a> RegisterBankInfo::DefaultMappingID = UINT_MAX</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Identifier used when the related instruction mapping instance is generated by target independent code. </p>
<p>Make sure not to use that identifier to avoid possible collision. </p>

<p class="definition">Definition at line <a class="el" href="RegisterBankInfo_8h_source.html#l00672">672</a> of file <a class="el" href="RegisterBankInfo_8h_source.html">RegisterBankInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="RegisterBankInfo_8h_source.html#l00735">applyMapping()</a>, <a class="el" href="AArch64RegisterBankInfo_8cpp_source.html#l00648">llvm::AArch64RegisterBankInfo::getInstrMapping()</a>, <a class="el" href="ARMRegisterBankInfo_8cpp_source.html#l00212">llvm::ARMRegisterBankInfo::getInstrMapping()</a>, <a class="el" href="M68kRegisterBankInfo_8cpp_source.html#l00068">llvm::M68kRegisterBankInfo::getInstrMapping()</a>, <a class="el" href="MipsRegisterBankInfo_8cpp_source.html#l00405">llvm::MipsRegisterBankInfo::getInstrMapping()</a>, <a class="el" href="PPCRegisterBankInfo_8cpp_source.html#l00070">llvm::PPCRegisterBankInfo::getInstrMapping()</a>, <a class="el" href="RISCVRegisterBankInfo_8cpp_source.html#l00248">llvm::RISCVRegisterBankInfo::getInstrMapping()</a>, <a class="el" href="X86RegisterBankInfo_8cpp_source.html#l00276">llvm::X86RegisterBankInfo::getInstrMapping()</a>, and <a class="el" href="RegisterBankInfo_8cpp_source.html#l00164">getInstrMappingImpl()</a>.</p>

</div>
</div>
<a id="ac0ce287dd4d4cd434f52b7c6f0bc4c5d" name="ac0ce287dd4d4cd434f52b7c6f0bc4c5d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac0ce287dd4d4cd434f52b7c6f0bc4c5d">&#9670;&#160;</a></span>HwMode</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> llvm::RegisterBankInfo::HwMode</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Current HwMode for the target. </p>

<p class="definition">Definition at line <a class="el" href="RegisterBankInfo_8h_source.html#l00398">398</a> of file <a class="el" href="RegisterBankInfo_8h_source.html">RegisterBankInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="RegisterBankInfo_8h_source.html#l00590">getMaximumSize()</a>.</p>

</div>
</div>
<a id="aabde40ed6dff50ce0fc5922ce428c79d" name="aabde40ed6dff50ce0fc5922ce428c79d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aabde40ed6dff50ce0fc5922ce428c79d">&#9670;&#160;</a></span>InvalidMappingID</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classunsigned.html">unsigned</a> RegisterBankInfo::InvalidMappingID = UINT_MAX - 1</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Identifier used when the related instruction mapping instance is generated by the default constructor. </p>
<p>Make sure not to use that identifier. </p>

<p class="definition">Definition at line <a class="el" href="RegisterBankInfo_8h_source.html#l00677">677</a> of file <a class="el" href="RegisterBankInfo_8h_source.html">RegisterBankInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="RegisterBankInfo_8h_source.html#l00255">llvm::RegisterBankInfo::InstructionMapping::isValid()</a>.</p>

</div>
</div>
<a id="a24613d27c71fc9afbdf123a8fe968831" name="a24613d27c71fc9afbdf123a8fe968831"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a24613d27c71fc9afbdf123a8fe968831">&#9670;&#160;</a></span>MapOfInstructionMappings</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1DenseMap.html">DenseMap</a>&lt;<a class="el" href="classllvm_1_1hash__code.html">hash_code</a>, std::unique_ptr&lt;<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">InstructionMapping</a>&gt; &gt; llvm::RegisterBankInfo::MapOfInstructionMappings</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">mutable</span><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Keep dynamically allocated <a class="el" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html" title="Helper class that represents how the value of an instruction may be mapped and what is the related co...">InstructionMapping</a> in a separate map. </p>
<p>This shouldn't be needed when everything gets <a class="el" href="namespacellvm_1_1TableGen.html">TableGen</a>'ed. </p>

<p class="definition">Definition at line <a class="el" href="RegisterBankInfo_8h_source.html#l00418">418</a> of file <a class="el" href="RegisterBankInfo_8h_source.html">RegisterBankInfo.h</a>.</p>

</div>
</div>
<a id="a68961b55ca0a388313028d387291f2d2" name="a68961b55ca0a388313028d387291f2d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a68961b55ca0a388313028d387291f2d2">&#9670;&#160;</a></span>MapOfOperandsMappings</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1DenseMap.html">DenseMap</a>&lt;<a class="el" href="classllvm_1_1hash__code.html">hash_code</a>, std::unique_ptr&lt;<a class="el" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html">ValueMapping</a>[]&gt; &gt; llvm::RegisterBankInfo::MapOfOperandsMappings</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">mutable</span><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Keep dynamically allocated array of <a class="el" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html" title="Helper struct that represents how a value is mapped through different register banks.">ValueMapping</a> in a separate map. </p>
<p>This shouldn't be needed when everything gets <a class="el" href="namespacellvm_1_1TableGen.html">TableGen</a>'ed. </p>

<p class="definition">Definition at line <a class="el" href="RegisterBankInfo_8h_source.html#l00413">413</a> of file <a class="el" href="RegisterBankInfo_8h_source.html">RegisterBankInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="RegisterBankInfo_8cpp_source.html#l00334">getOperandsMapping()</a>.</p>

</div>
</div>
<a id="a3e50a2e023b3326abe501dcaf4110d17" name="a3e50a2e023b3326abe501dcaf4110d17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e50a2e023b3326abe501dcaf4110d17">&#9670;&#160;</a></span>MapOfPartialMappings</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1DenseMap.html">DenseMap</a>&lt;<a class="el" href="classllvm_1_1hash__code.html">hash_code</a>, std::unique_ptr&lt;<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1RegisterBankInfo_1_1PartialMapping.html">PartialMapping</a>&gt; &gt; llvm::RegisterBankInfo::MapOfPartialMappings</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">mutable</span><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Keep dynamically allocated <a class="el" href="structllvm_1_1RegisterBankInfo_1_1PartialMapping.html" title="Helper struct that represents how a value is partially mapped into a register.">PartialMapping</a> in a separate map. </p>
<p>This shouldn't be needed when everything gets <a class="el" href="namespacellvm_1_1TableGen.html">TableGen</a>'ed. </p>

<p class="definition">Definition at line <a class="el" href="RegisterBankInfo_8h_source.html#l00403">403</a> of file <a class="el" href="RegisterBankInfo_8h_source.html">RegisterBankInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="RegisterBankInfo_8cpp_source.html#l00282">getPartialMapping()</a>.</p>

</div>
</div>
<a id="a5eb573eba36f7a9f363ac9c2b322beda" name="a5eb573eba36f7a9f363ac9c2b322beda"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5eb573eba36f7a9f363ac9c2b322beda">&#9670;&#160;</a></span>MapOfValueMappings</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1DenseMap.html">DenseMap</a>&lt;<a class="el" href="classllvm_1_1hash__code.html">hash_code</a>, std::unique_ptr&lt;<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html">ValueMapping</a>&gt; &gt; llvm::RegisterBankInfo::MapOfValueMappings</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">mutable</span><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Keep dynamically allocated <a class="el" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html" title="Helper struct that represents how a value is mapped through different register banks.">ValueMapping</a> in a separate map. </p>
<p>This shouldn't be needed when everything gets <a class="el" href="namespacellvm_1_1TableGen.html">TableGen</a>'ed. </p>

<p class="definition">Definition at line <a class="el" href="RegisterBankInfo_8h_source.html#l00408">408</a> of file <a class="el" href="RegisterBankInfo_8h_source.html">RegisterBankInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="RegisterBankInfo_8cpp_source.html#l00316">getValueMapping()</a>.</p>

</div>
</div>
<a id="a45f91f5fb3c739aa01e83fc81b5c5cb8" name="a45f91f5fb3c739aa01e83fc81b5c5cb8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a45f91f5fb3c739aa01e83fc81b5c5cb8">&#9670;&#160;</a></span>NumRegBanks</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> llvm::RegisterBankInfo::NumRegBanks</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Total number of register banks. </p>

<p class="definition">Definition at line <a class="el" href="RegisterBankInfo_8h_source.html#l00392">392</a> of file <a class="el" href="RegisterBankInfo_8h_source.html">RegisterBankInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="RegisterBankInfo_8h_source.html#l00590">getMaximumSize()</a>, and <a class="el" href="RegisterBankInfo_8h_source.html#l00603">getNumRegBanks()</a>.</p>

</div>
</div>
<a id="aa184b7fc50428ff89191311836458be7" name="aa184b7fc50428ff89191311836458be7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa184b7fc50428ff89191311836458be7">&#9670;&#160;</a></span>PhysRegMinimalRCs</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1DenseMap.html">DenseMap</a>&lt;<a class="el" href="classunsigned.html">unsigned</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&gt; llvm::RegisterBankInfo::PhysRegMinimalRCs</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">mutable</span><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Getting the minimal register class of a physreg is expensive. </p>
<p>Cache this information as we get it. </p>

<p class="definition">Definition at line <a class="el" href="RegisterBankInfo_8h_source.html#l00422">422</a> of file <a class="el" href="RegisterBankInfo_8h_source.html">RegisterBankInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="RegisterBankInfo_8cpp_source.html#l00103">getMinimalPhysRegClass()</a>.</p>

</div>
</div>
<a id="a37be705ed10221b7360ccdbb09c51795" name="a37be705ed10221b7360ccdbb09c51795"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a37be705ed10221b7360ccdbb09c51795">&#9670;&#160;</a></span>RegBanks</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBank.html">RegisterBank</a>** llvm::RegisterBankInfo::RegBanks</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Hold the set of supported register banks. </p>

<p class="definition">Definition at line <a class="el" href="RegisterBankInfo_8h_source.html#l00389">389</a> of file <a class="el" href="RegisterBankInfo_8h_source.html">RegisterBankInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="RegisterBankInfo_8h_source.html#l00440">getRegBank()</a>, and <a class="el" href="RegisterBankInfo_8cpp_source.html#l00056">RegisterBankInfo()</a>.</p>

</div>
</div>
<a id="a7efe71b047699bd4139c3e5f36318aa2" name="a7efe71b047699bd4139c3e5f36318aa2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7efe71b047699bd4139c3e5f36318aa2">&#9670;&#160;</a></span>Sizes</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classunsigned.html">unsigned</a>* llvm::RegisterBankInfo::Sizes</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Hold the sizes of the register banks for all HwModes. </p>

<p class="definition">Definition at line <a class="el" href="RegisterBankInfo_8h_source.html#l00395">395</a> of file <a class="el" href="RegisterBankInfo_8h_source.html">RegisterBankInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00309">llvm::AMDGPURegisterBankInfo::addMappingFromTable()</a>, and <a class="el" href="RegisterBankInfo_8h_source.html#l00590">getMaximumSize()</a>.</p>

</div>
</div>
<hr/>The documentation for this class was generated from the following files:<ul>
<li>include/llvm/CodeGen/<a class="el" href="RegisterBankInfo_8h_source.html">RegisterBankInfo.h</a></li>
<li>lib/CodeGen/<a class="el" href="RegisterBankInfo_8cpp_source.html">RegisterBankInfo.cpp</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Fri Nov 1 2024 13:58:50 for LLVM by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.12.0
</small></address>
</div><!-- doc-content -->
</body>
</html>
