
<!--
This XML file (created on Thu Mar 16 16:53:30 2006) contains limited information
from the compilation of logic designs using Quartus II software (BUT NOT THE
LOGIC DESIGN FILES) that will be transmitted to Altera Corporation through
operation of the "TalkBack" feature.  To enable/disable this feature, run
qtb_install.exe located in your quartus/bin folder.  For more information, go
to www.altera.com/products/software/download/dnl-download_license.html
-->
<talkback>
<ver>5.1</ver>
<schema>quartus_version_5.1_build_176.xsd</schema><license>
	<host_id>0004615a8257</host_id>
	<nic_id>0004615a8257</nic_id>
	<cdrive_id>6c1257ae</cdrive_id>
</license>
<tool>
	<name>Quartus II</name>
	<version>5.1</version>
	<build>Build 176</build>
	<binary_type>32</binary_type>
	<acs_patches>
		<acs_patch>.15</acs_patch>
	</acs_patches>
	<module>quartus_tan.exe</module>
	<edition>Web Edition</edition>
	<compilation_end_time>Thu Mar 16 16:53:31 2006</compilation_end_time>
</tool>
<machine>
	<os>Windows XP</os>
	<cpu>
		<proc_count>1</proc_count>
		<cpu_freq units="MHz">1503</cpu_freq>
	</cpu>
	<ram units="MB">512</ram>
</machine>
<top_file>C:/altera/FPGA_course/ex7/seven_segment_exercise</top_file>
<mep_data>
	<command_line>quartus_tan --read_settings_files=off --write_settings_files=off seven_segment_exercise -c seven_segment_exercise --timing_analysis_only</command_line>
</mep_data>
<software_data>
	<smart_recompile>off</smart_recompile>
</software_data>
<messages>
	<info>Info: Quartus II Timing Analyzer was successful. 0 errors, 0 warnings</info>
	<info>Info: Elapsed time: 00:00:01</info>
	<info>Info: Processing ended: Thu Mar 16 16:53:30 2006</info>
	<info>Info: All timing requirements were met. See Report window for more details.</info>
	<info>Info: Longest tpd from source pin &quot;DIPSWITCH[4]&quot; to destination pin &quot;DIG_C&quot; is 15.972 ns</info>
</messages>
<clock_settings_summary>
	<row>
		<clock_node_name units="MHz">50</clock_node_name>
		<clock_setting_name>external_clock</clock_setting_name>
		<type>User Pin</type>
		<fmax_requirement units="MHz">50.0</fmax_requirement>
		<early_latency units="ns">0.000</early_latency>
		<late_latency units="ns">0.000</late_latency>
		<multiply_base_fmax_by>N/A</multiply_base_fmax_by>
		<divide_base_fmax_by>N/A</divide_base_fmax_by>
		<offset>N/A</offset>
	</row>
</clock_settings_summary>
<performance>
	<nonclk>
		<type>Worst-case tco</type>
		<slack>N/A</slack>
		<required>None</required>
		<actual>12.419 ns</actual>
	</nonclk>
	<nonclk>
		<type>Worst-case tpd</type>
		<slack>N/A</slack>
		<required>None</required>
		<actual>15.972 ns</actual>
	</nonclk>
	<clk>
		<name>50MHz</name>
		<slack>15.113 ns</slack>
		<required>50.00 MHz ( period = 20.000 ns )</required>
		<actual>204.62 MHz ( period = 4.887 ns )</actual>
	</clk>
</performance>
<compile_id>4626B95</compile_id>
</talkback>
