timestamp 1663061126
version 8.3
tech sky130A
style ngspice()
scale 1000 1 500000
resistclasses 4400000 2200000 950000 3050000 120000 197000 114000 191000 120000 197000 114000 191000 48200 319800 2000000 48200 48200 12800 125 125 47 47 29 5
use adc_array_wafflecap_8_Gate_25um2 adc_array_wafflecap_8_Gate_25um2_0 1 0 0 0 1 0
use adc_array_circuit_150n_Gate adc_array_circuit_150n_0 1 0 -140 0 1 -442
port "ctop" 14 472 0 532 0 m4
port "VSS" 7 0 136 0 192 m1
port "vcom" 6 0 220 0 248 m1
port "sample" 5 0 374 0 402 m1
port "col_n" 4 0 430 0 458 m1
port "colon_n" 3 0 512 0 540 m1
port "sample_n" 2 0 740 0 770 m1
port "VDD" 13 0 798 0 854 m1
port "row_n" 8 854 0 888 0 li
port "sw" 11 568 0 602 0 li
port "in" 10 420 0 454 0 li
port "sw_n" 9 348 0 382 0 li
node "ctop" 0 23.0201 472 0 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 600 140 0 0 0 0
node "m4_472_912#" 0 27.6177 472 912 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1320 164 0 0 0 0
node "m1_902_136#" 0 44.2135 902 136 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 5712 316 0 0 0 0 0 0 0 0 0 0
node "VSS" 0 42.2717 0 136 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 5264 300 0 0 0 0 0 0 0 0 0 0
node "m1_902_220#" 0 13.8459 902 220 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2856 260 0 0 0 0 0 0 0 0 0 0
node "vcom" 0 13.5229 0 220 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2632 244 0 0 0 0 0 0 0 0 0 0
node "m1_902_374#" 0 14.4913 902 374 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2856 260 0 0 0 0 0 0 0 0 0 0
node "sample" 0 14.1177 0 374 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2632 244 0 0 0 0 0 0 0 0 0 0
node "m1_902_430#" 0 12.8441 902 430 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2856 260 0 0 0 0 0 0 0 0 0 0
node "col_n" 0 12.5997 0 430 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2632 244 0 0 0 0 0 0 0 0 0 0
node "m1_902_512#" 0 13.2829 902 512 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2856 260 0 0 0 0 0 0 0 0 0 0
node "colon_n" 0 12.9645 0 512 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2632 244 0 0 0 0 0 0 0 0 0 0
node "m1_902_740#" 0 13.7807 902 740 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 3060 264 0 0 0 0 0 0 0 0 0 0
node "sample_n" 0 13.4749 0 740 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2820 248 0 0 0 0 0 0 0 0 0 0
node "m1_902_798#" 0 39.5274 902 798 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 5712 316 0 0 0 0 0 0 0 0 0 0
node "VDD" 0 37.874 0 798 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 5264 300 0 0 0 0 0 0 0 0 0 0
node "row_n" 48 48.0582 854 0 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 4352 324 0 0 0 0 0 0 0 0 0 0 0 0
node "sw" 48 27.1516 568 0 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 4352 324 0 0 0 0 0 0 0 0 0 0 0 0
node "in" 48 21.7437 420 0 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 4352 324 0 0 0 0 0 0 0 0 0 0 0 0
node "sw_n" 48 23.9165 348 0 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 4352 324 0 0 0 0 0 0 0 0 0 0 0 0
node "li_114_0#" 48 46.761 114 0 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 4352 324 0 0 0 0 0 0 0 0 0 0 0 0
node "li_854_886#" 44 54.6736 854 886 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 4012 304 0 0 0 0 0 0 0 0 0 0 0 0
node "li_114_886#" 44 54.6736 114 886 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 4012 304 0 0 0 0 0 0 0 0 0 0 0 0
node "w_902_506#" 3483 114.444 902 506 nw 0 0 0 0 38148 952 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "w_0_506#" 3780 105.468 0 506 nw 0 0 0 0 35156 936 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
substrate "VSUBS" 0 0 -1073741817 -1073741817 space 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cap "col_n" "w_0_506#" 0.359184
cap "li_114_0#" "sw_n" 17.92
cap "m1_902_512#" "m1_902_740#" 18.819
cap "vcom" "sample" 27.5286
cap "m4_472_912#" "li_854_886#" 0.177294
cap "m1_902_740#" "w_0_506#" 0.267241
cap "sample_n" "w_902_506#" 0.288696
cap "li_114_886#" "li_854_886#" 4.67989
cap "m1_902_430#" "m1_902_512#" 69.7
cap "sw" "in" 31.4386
cap "m1_902_136#" "VSS" 2.55743
cap "m1_902_512#" "w_902_506#" 3.16982
cap "ctop" "li_114_0#" 0.0680707
cap "col_n" "m1_902_430#" 1.27871
cap "sample_n" "colon_n" 17.343
cap "m1_902_374#" "m1_902_220#" 29.8714
cap "vcom" "VSS" 123.879
cap "sw" "row_n" 14.2222
cap "vcom" "w_0_506#" 0.778424
cap "m1_902_374#" "m1_902_430#" 134.421
cap "m1_902_512#" "colon_n" 1.27871
cap "m1_902_136#" "m1_902_220#" 134.421
cap "m1_902_374#" "w_902_506#" 0.199249
cap "colon_n" "w_0_506#" 2.92121
cap "m1_902_740#" "w_902_506#" 2.95277
cap "row_n" "li_854_886#" 1.25594
cap "col_n" "colon_n" 64.2333
cap "m1_902_798#" "w_0_506#" 0.49885
cap "li_114_886#" "li_114_0#" 1.25594
cap "m1_902_220#" "w_902_506#" 0.844673
cap "vcom" "m1_902_220#" 1.27871
cap "VDD" "sample_n" 123.879
cap "m1_902_136#" "w_902_506#" 0.183049
cap "m1_902_430#" "w_902_506#" 0.389753
cap "ctop" "sw_n" 0.0670128
cap "m1_902_798#" "m1_902_740#" 134.421
cap "VDD" "w_0_506#" 4.02752
cap "colon_n" "w_902_506#" 0.26945
cap "m1_902_798#" "w_902_506#" 4.37029
cap "in" "sw_n" 94.3158
cap "ctop" "m4_472_912#" 3.92461
cap "VDD" "w_902_506#" 0.538899
cap "sample" "w_0_506#" 0.183621
cap "col_n" "sample" 123.879
cap "VDD" "m1_902_798#" 2.55743
cap "ctop" "in" 0.0695645
cap "m4_472_912#" "li_114_886#" 0.177173
cap "ctop" "sw" 0.0695107
cap "sample_n" "w_0_506#" 2.72118
cap "m1_902_374#" "sample" 1.27871
cap "ctop" "row_n" 0.0695163
cap "m1_902_512#" "w_0_506#" 0.249425
cap "VSS" "w_0_506#" 0.168692
cap "sample_n" "m1_902_740#" 1.37005
cap "adc_array_wafflecap_8_Gate_25um2_0/m2_32_32#" "adc_array_circuit_150n_0/row_n" 7.29157
cap "adc_array_circuit_150n_0/vcom" "adc_array_circuit_150n_0/in" 0.267
cap "adc_array_circuit_150n_0/VDD" "adc_array_circuit_150n_0/colon_n" -0.518875
cap "adc_array_circuit_150n_0/VSS" "adc_array_circuit_150n_0/VDD" 3.88578e-16
cap "adc_array_circuit_150n_0/vcom" "adc_array_circuit_150n_0/col_n" 0.593155
cap "adc_array_circuit_150n_0/sample" "adc_array_circuit_150n_0/sw" 0.149547
cap "adc_array_circuit_150n_0/sample" "adc_array_wafflecap_8_Gate_25um2_0/m2_608_32#" 40.3386
cap "adc_array_wafflecap_8_Gate_25um2_0/m4_472_0#" "adc_array_circuit_150n_0/sample" 4.77112
cap "adc_array_circuit_150n_0/sw_n" "adc_array_circuit_150n_0/vcom" 0.275803
cap "adc_array_circuit_150n_0/colon_n" "adc_array_circuit_150n_0/row_n" 0.772933
cap "adc_array_circuit_150n_0/VSS" "adc_array_circuit_150n_0/row_n" 2.33428
cap "adc_array_circuit_150n_0/VSS" "adc_array_wafflecap_8_Gate_25um2_0/m2_32_32#" 71.2021
cap "adc_array_circuit_150n_0/sample" "adc_array_circuit_150n_0/in" 0.300777
cap "adc_array_circuit_150n_0/col_n" "adc_array_circuit_150n_0/sample" -1.42109e-14
cap "adc_array_circuit_150n_0/colon_n" "adc_array_wafflecap_8_Gate_25um2_0/m2_32_32#" 44.6451
cap "adc_array_circuit_150n_0/VDD" "adc_array_circuit_150n_0/vcom" 10.0346
cap "adc_array_circuit_150n_0/sw_n" "adc_array_circuit_150n_0/sample" 1.01394
cap "adc_array_circuit_150n_0/vcom" "adc_array_circuit_150n_0/row_n" 0.729184
cap "adc_array_circuit_150n_0/vcom" "adc_array_wafflecap_8_Gate_25um2_0/m2_32_32#" 83.8313
cap "adc_array_wafflecap_8_Gate_25um2_0/m2_608_32#" "adc_array_circuit_150n_0/sw" 7.82899
cap "adc_array_wafflecap_8_Gate_25um2_0/m4_472_0#" "adc_array_circuit_150n_0/sw" 10.1933
cap "adc_array_wafflecap_8_Gate_25um2_0/m4_472_0#" "adc_array_wafflecap_8_Gate_25um2_0/m2_608_32#" 57.937
cap "adc_array_circuit_150n_0/VDD" "adc_array_circuit_150n_0/sample" -3.33067e-16
cap "adc_array_circuit_150n_0/sample_n" "adc_array_circuit_150n_0/sw" 0.195239
cap "adc_array_circuit_150n_0/sample_n" "adc_array_wafflecap_8_Gate_25um2_0/m2_608_32#" 49.4627
cap "adc_array_circuit_150n_0/sample_n" "adc_array_wafflecap_8_Gate_25um2_0/m4_472_0#" 5.30044
cap "adc_array_circuit_150n_0/sample" "adc_array_circuit_150n_0/row_n" 0.687248
cap "adc_array_circuit_150n_0/VSS" "adc_array_circuit_150n_0/vcom" 2.25106
cap "adc_array_wafflecap_8_Gate_25um2_0/m2_608_32#" "adc_array_circuit_150n_0/in" 31.755
cap "adc_array_circuit_150n_0/vcom" "adc_array_circuit_150n_0/colon_n" 0.733559
cap "adc_array_circuit_150n_0/col_n" "adc_array_circuit_150n_0/sw" 0.0748226
cap "adc_array_circuit_150n_0/in" "adc_array_circuit_150n_0/sw" 0.523586
cap "adc_array_circuit_150n_0/sample" "adc_array_wafflecap_8_Gate_25um2_0/m2_32_32#" 40.3386
cap "adc_array_circuit_150n_0/col_n" "adc_array_wafflecap_8_Gate_25um2_0/m2_608_32#" 38.6583
cap "adc_array_wafflecap_8_Gate_25um2_0/m4_472_0#" "adc_array_circuit_150n_0/col_n" 4.63693
cap "adc_array_wafflecap_8_Gate_25um2_0/m4_472_0#" "adc_array_circuit_150n_0/in" 9.85431
cap "adc_array_circuit_150n_0/sample_n" "adc_array_circuit_150n_0/in" 0.252065
cap "adc_array_circuit_150n_0/sw_n" "adc_array_circuit_150n_0/sw" 0.69691
cap "adc_array_circuit_150n_0/sw_n" "adc_array_wafflecap_8_Gate_25um2_0/m2_608_32#" 76.6878
cap "adc_array_circuit_150n_0/sw_n" "adc_array_wafflecap_8_Gate_25um2_0/m4_472_0#" 12.2365
cap "adc_array_circuit_150n_0/sample_n" "adc_array_circuit_150n_0/sw_n" 0.635649
cap "adc_array_circuit_150n_0/col_n" "adc_array_circuit_150n_0/in" 0.284013
cap "adc_array_circuit_150n_0/VDD" "adc_array_circuit_150n_0/sw" 0.0262377
cap "adc_array_circuit_150n_0/sw_n" "adc_array_circuit_150n_0/in" 0.270892
cap "adc_array_circuit_150n_0/VDD" "adc_array_wafflecap_8_Gate_25um2_0/m2_608_32#" 118.825
cap "adc_array_circuit_150n_0/VDD" "adc_array_wafflecap_8_Gate_25um2_0/m4_472_0#" 42.0797
cap "adc_array_circuit_150n_0/sw_n" "adc_array_circuit_150n_0/col_n" 0.578485
cap "adc_array_circuit_150n_0/sample_n" "adc_array_circuit_150n_0/VDD" -0.555937
cap "adc_array_circuit_150n_0/sw" "adc_array_circuit_150n_0/row_n" 3.55271e-15
cap "adc_array_wafflecap_8_Gate_25um2_0/m2_608_32#" "adc_array_circuit_150n_0/row_n" 35.7996
cap "adc_array_wafflecap_8_Gate_25um2_0/m4_472_0#" "adc_array_circuit_150n_0/row_n" 4.41368
cap "adc_array_circuit_150n_0/sample_n" "adc_array_circuit_150n_0/row_n" 0.901871
cap "adc_array_circuit_150n_0/vcom" "adc_array_circuit_150n_0/sample" 0.648631
cap "adc_array_circuit_150n_0/VDD" "adc_array_circuit_150n_0/in" 1.53258
cap "adc_array_wafflecap_8_Gate_25um2_0/m2_32_32#" "adc_array_circuit_150n_0/sw" 6.25413
cap "adc_array_wafflecap_8_Gate_25um2_0/m2_32_32#" "adc_array_wafflecap_8_Gate_25um2_0/m2_608_32#" -16.5991
cap "adc_array_wafflecap_8_Gate_25um2_0/m4_472_0#" "adc_array_wafflecap_8_Gate_25um2_0/m2_32_32#" 78.0105
cap "adc_array_circuit_150n_0/VDD" "adc_array_circuit_150n_0/col_n" -1.05471e-15
cap "adc_array_circuit_150n_0/VDD" "adc_array_circuit_150n_0/sw_n" 3.85963
cap "adc_array_circuit_150n_0/sample_n" "adc_array_wafflecap_8_Gate_25um2_0/m2_32_32#" 49.4627
cap "adc_array_circuit_150n_0/col_n" "adc_array_circuit_150n_0/row_n" 0.629014
cap "adc_array_wafflecap_8_Gate_25um2_0/m2_32_32#" "adc_array_circuit_150n_0/in" 31.5899
cap "adc_array_circuit_150n_0/VSS" "adc_array_circuit_150n_0/sw" 1.95781
cap "adc_array_circuit_150n_0/colon_n" "adc_array_circuit_150n_0/sw" 0.060912
cap "adc_array_circuit_150n_0/col_n" "adc_array_wafflecap_8_Gate_25um2_0/m2_32_32#" 38.6583
cap "adc_array_circuit_150n_0/colon_n" "adc_array_wafflecap_8_Gate_25um2_0/m2_608_32#" 44.6451
cap "adc_array_circuit_150n_0/VSS" "adc_array_wafflecap_8_Gate_25um2_0/m2_608_32#" 87.0764
cap "adc_array_circuit_150n_0/VSS" "adc_array_wafflecap_8_Gate_25um2_0/m4_472_0#" 12.9942
cap "adc_array_wafflecap_8_Gate_25um2_0/m4_472_0#" "adc_array_circuit_150n_0/colon_n" 4.95327
cap "adc_array_circuit_150n_0/sample_n" "adc_array_circuit_150n_0/colon_n" 7.10543e-15
cap "adc_array_circuit_150n_0/sw_n" "adc_array_wafflecap_8_Gate_25um2_0/m2_32_32#" 90.7194
cap "adc_array_circuit_150n_0/VSS" "adc_array_circuit_150n_0/in" 1.39084
cap "adc_array_circuit_150n_0/colon_n" "adc_array_circuit_150n_0/in" 0.279384
cap "adc_array_circuit_150n_0/colon_n" "adc_array_circuit_150n_0/col_n" -4.26326e-14
cap "adc_array_circuit_150n_0/VDD" "adc_array_circuit_150n_0/row_n" 10.6462
cap "adc_array_circuit_150n_0/vcom" "adc_array_circuit_150n_0/sw" 0.284274
cap "adc_array_wafflecap_8_Gate_25um2_0/m4_472_0#" "adc_array_circuit_150n_0/vcom" 9.66635
cap "adc_array_circuit_150n_0/vcom" "adc_array_wafflecap_8_Gate_25um2_0/m2_608_32#" 51.876
cap "adc_array_circuit_150n_0/sw_n" "adc_array_circuit_150n_0/colon_n" 0.547067
cap "adc_array_circuit_150n_0/VSS" "adc_array_circuit_150n_0/sw_n" 0.593082
cap "adc_array_circuit_150n_0/VDD" "adc_array_wafflecap_8_Gate_25um2_0/m2_32_32#" 117.321
cap "adc_array_circuit_150n_0/sample_n" "adc_array_circuit_150n_0/vcom" 0.873668
merge "adc_array_circuit_150n_0/VSS" "adc_array_wafflecap_8_Gate_25um2_0/VSUBS" -42.3997 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -224 0 0 0 0 0 0 0 0 0 0
merge "adc_array_wafflecap_8_Gate_25um2_0/VSUBS" "VSUBS"
merge "VSUBS" "m1_902_136#"
merge "m1_902_136#" "VSS"
merge "adc_array_circuit_150n_0/col_n" "m1_902_430#" -19.6423 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -112 0 0 0 0 0 0 0 0 0 0
merge "m1_902_430#" "col_n"
merge "adc_array_circuit_150n_0/out" "adc_array_wafflecap_8_Gate_25um2_0/m4_472_0#" -286.451 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -10920 -724 0 0 0 0
merge "adc_array_wafflecap_8_Gate_25um2_0/m4_472_0#" "ctop"
merge "ctop" "m4_472_912#"
merge "adc_array_circuit_150n_0/sw" "sw" -13.838 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -68 0 0 0 0 0 0 0 0 0 0 0 0
merge "adc_array_circuit_150n_0/vcom" "m1_902_220#" -50.7711 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -136 0 -112 0 0 0 0 0 0 0 0 0 0
merge "m1_902_220#" "vcom"
merge "vcom" "li_114_0#"
merge "li_114_0#" "li_114_886#"
merge "adc_array_circuit_150n_0/in" "in" -15.3443 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -68 0 0 0 0 0 0 0 0 0 0 0 0
merge "adc_array_circuit_150n_0/VDD" "m1_902_798#" -39.9627 0 0 0 0 0 -1496 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -224 0 0 0 0 0 0 0 0 0 0
merge "m1_902_798#" "VDD"
merge "VDD" "w_902_506#"
merge "w_902_506#" "w_0_506#"
merge "adc_array_circuit_150n_0/sample_n" "m1_902_740#" -20.9983 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -120 0 0 0 0 0 0 0 0 0 0
merge "m1_902_740#" "sample_n"
merge "adc_array_circuit_150n_0/sample" "m1_902_374#" -20.0034 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -112 0 0 0 0 0 0 0 0 0 0
merge "m1_902_374#" "sample"
merge "adc_array_circuit_150n_0/colon_n" "m1_902_512#" -19.4318 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -112 0 0 0 0 0 0 0 0 0 0
merge "m1_902_512#" "colon_n"
merge "adc_array_circuit_150n_0/row_n" "row_n" -31.6061 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -136 0 0 0 0 0 0 0 0 0 0 0 0
merge "row_n" "li_854_886#"
merge "adc_array_circuit_150n_0/sw_n" "sw_n" -17.7413 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -68 0 0 0 0 0 0 0 0 0 0 0 0
