Release 14.6 - xst P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : xc6slx45-2-fgg676

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"../0_clk_gen"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\Ra152-2016\LPRS2\lab1-master\projects\0_clk_gen\dcm27_to_50.v" into library work
Parsing module <dcm27_to_50>.
Parsing VHDL file "D:\Ra152-2016\LPRS2\lab1-master\projects\1_basic\src\rtl\timer_fsm.vhd" into library work
Parsing entity <timer_fsm>.
Parsing architecture <rtl> of entity <timer_fsm>.
Parsing VHDL file "D:\Ra152-2016\LPRS2\lab1-master\projects\1_basic\src\rtl\timer_counter.vhd" into library work
Parsing entity <timer_counter>.
Parsing architecture <rtl> of entity <timer_counter>.
Parsing VHDL file "D:\Ra152-2016\LPRS2\lab1-master\projects\1_basic\src\rtl\clk_gen.vhd" into library work
Parsing entity <clk_gen>.
Parsing architecture <rtl> of entity <clk_gen>.
Parsing VHDL file "D:\Ra152-2016\LPRS2\lab1-master\projects\1_basic\src\rtl\clk_counter.vhd" into library work
Parsing entity <clk_counter>.
Parsing architecture <rtl> of entity <clk_counter>.
Parsing VHDL file "D:\Ra152-2016\LPRS2\lab1-master\projects\1_basic\src\rtl\top.vhd" into library work
Parsing entity <top>.
Parsing architecture <rtl> of entity <top>.
WARNING:HDLCompiler:946 - "D:\Ra152-2016\LPRS2\lab1-master\projects\1_basic\src\rtl\top.vhd" Line 100: Actual for formal port rst_i is neither a static name nor a globally static expression

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <top> (architecture <rtl>) from library <work>.

Elaborating entity <clk_gen> (architecture <rtl>) from library <work>.
Going to verilog side to elaborate module dcm27_to_50

Elaborating module <dcm27_to_50>.

Elaborating module <IBUFG>.

Elaborating module <DCM_SP(CLKDV_DIVIDE=2.0,CLKFX_DIVIDE=12,CLKFX_MULTIPLY=25,CLKIN_DIVIDE_BY_2="FALSE",CLKIN_PERIOD=41.666,CLKOUT_PHASE_SHIFT="NONE",CLK_FEEDBACK="NONE",DESKEW_ADJUST="SYSTEM_SYNCHRONOUS",PHASE_SHIFT=0,STARTUP_WAIT="FALSE")>.
WARNING:HDLCompiler:1127 - "D:\Ra152-2016\LPRS2\lab1-master\projects\0_clk_gen\dcm27_to_50.v" Line 114: Assignment to clk0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Ra152-2016\LPRS2\lab1-master\projects\0_clk_gen\dcm27_to_50.v" Line 130: Assignment to status_int ignored, since the identifier is never used

Elaborating module <BUFG>.
Back to vhdl to continue elaboration
WARNING:HDLCompiler:89 - "D:\Ra152-2016\LPRS2\lab1-master\projects\1_basic\src\rtl\clk_gen.vhd" Line 46: <srl16> remains a black-box since it has no binding entity.
WARNING:HDLCompiler:89 - "D:\Ra152-2016\LPRS2\lab1-master\projects\1_basic\src\rtl\clk_gen.vhd" Line 60: <fd> remains a black-box since it has no binding entity.

Elaborating entity <clk_counter> (architecture <rtl>) with generics from library <work>.

Elaborating entity <timer_counter> (architecture <rtl>) from library <work>.

Elaborating entity <timer_fsm> (architecture <rtl>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top>.
    Related source file is "D:\Ra152-2016\LPRS2\lab1-master\projects\1_basic\src\rtl\top.vhd".
WARNING:Xst:647 - Input <i_sw<7:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <in_btn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "D:\Ra152-2016\LPRS2\lab1-master\projects\1_basic\src\rtl\top.vhd" line 98: Output port <clk_27MHz_o> of the instance <clk_gen_i> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <top> synthesized.

Synthesizing Unit <clk_gen>.
    Related source file is "D:\Ra152-2016\LPRS2\lab1-master\projects\1_basic\src\rtl\clk_gen.vhd".
WARNING:Xst:653 - Signal <clk_27MHz_o> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <clk_gen> synthesized.

Synthesizing Unit <dcm27_to_50>.
    Related source file is "D:\Ra152-2016\LPRS2\lab1-master\projects\0_clk_gen\dcm27_to_50.v".
    Summary:
	no macro.
Unit <dcm27_to_50> synthesized.

Synthesizing Unit <clk_counter>.
    Related source file is "D:\Ra152-2016\LPRS2\lab1-master\projects\1_basic\src\rtl\clk_counter.vhd".
        max_cnt = "10111110101111000010000000"
    Found 26-bit register for signal <counter_r>.
    Found 26-bit adder for signal <counter_r[25]_GND_12_o_add_0_OUT> created at line 47.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  26 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <clk_counter> synthesized.

Synthesizing Unit <timer_counter>.
    Related source file is "D:\Ra152-2016\LPRS2\lab1-master\projects\1_basic\src\rtl\timer_counter.vhd".
    Found 8-bit register for signal <counter_value_r>.
    Found 8-bit adder for signal <counter_value_r[7]_GND_13_o_add_0_OUT> created at line 42.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   8 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <timer_counter> synthesized.

Synthesizing Unit <timer_fsm>.
    Related source file is "D:\Ra152-2016\LPRS2\lab1-master\projects\1_basic\src\rtl\timer_fsm.vhd".
    Found 2-bit register for signal <current_state>.
    Found finite state machine <FSM_0> for signal <current_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 8                                              |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Reset              | rst_i (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit 3-to-1 multiplexer for signal <cnt_rst_o> created at line 40.
    Found 1-bit 3-to-1 multiplexer for signal <cnt_en_o> created at line 40.
    Summary:
	inferred   4 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <timer_fsm> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 26-bit adder                                          : 1
 8-bit adder                                           : 1
# Registers                                            : 2
 26-bit register                                       : 1
 8-bit register                                        : 1
# Multiplexers                                         : 6
 1-bit 2-to-1 multiplexer                              : 2
 1-bit 3-to-1 multiplexer                              : 2
 26-bit 2-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <clk_counter>.
The following registers are absorbed into counter <counter_r>: 1 register on signal <counter_r>.
Unit <clk_counter> synthesized (advanced).

Synthesizing (advanced) Unit <timer_counter>.
The following registers are absorbed into counter <counter_value_r>: 1 register on signal <counter_value_r>.
Unit <timer_counter> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 2
 26-bit up counter                                     : 1
 8-bit up counter                                      : 1
# Registers                                            : 1
 Flip-Flops                                            : 1
# Multiplexers                                         : 4
 1-bit 2-to-1 multiplexer                              : 2
 1-bit 3-to-1 multiplexer                              : 2
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <current_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 idle  | 00
 count | 01
 stop  | 10
-------------------

Optimizing unit <top> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 0.
FlipFlop timer_fsm_i/current_state_FSM_FFd1 has been replicated 1 time(s)
FlipFlop timer_fsm_i/current_state_FSM_FFd2 has been replicated 2 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 40
 Flip-Flops                                            : 40

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 118
#      GND                         : 1
#      INV                         : 2
#      LUT3                        : 2
#      LUT5                        : 4
#      LUT6                        : 42
#      MUXCY                       : 32
#      VCC                         : 1
#      XORCY                       : 34
# FlipFlops/Latches                : 40
#      FD                          : 1
#      FDC                         : 6
#      FDCE                        : 33
# Shift Registers                  : 1
#      SRL16                       : 1
# Clock Buffers                    : 1
#      BUFG                        : 1
# IO Buffers                       : 21
#      IBUF                        : 5
#      IBUFG                       : 1
#      OBUF                        : 15
# DCMs                             : 1
#      DCM_SP                      : 1

Device utilization summary:
---------------------------

Selected Device : 6slx45fgg676-2 


Slice Logic Utilization: 
 Number of Slice Registers:              40  out of  54576     0%  
 Number of Slice LUTs:                   51  out of  27288     0%  
    Number used as Logic:                50  out of  27288     0%  
    Number used as Memory:                1  out of   6408     0%  
       Number used as SRL:                1

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     54
   Number with an unused Flip Flop:      14  out of     54    25%  
   Number with an unused LUT:             3  out of     54     5%  
   Number of fully used LUT-FF pairs:    37  out of     54    68%  
   Number of unique control sets:         4

IO Utilization: 
 Number of IOs:                          30
 Number of bonded IOBs:                  21  out of    358     5%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
i_clk                              | DCM_SP:CLKFX           | 41    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 10.598ns (Maximum Frequency: 94.358MHz)
   Minimum input arrival time before clock: 6.066ns
   Maximum output required time after clock: 4.202ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'i_clk'
  Clock period: 10.598ns (frequency: 94.358MHz)
  Total number of paths / destination ports: 1572 / 112
-------------------------------------------------------------------------
Delay:               5.087ns (Levels of Logic = 3)
  Source:            clk_counter_i/counter_r_24 (FF)
  Destination:       timer_counter_i/counter_value_r_1 (FF)
  Source Clock:      i_clk rising 2.1X
  Destination Clock: i_clk rising 2.1X

  Data Path: clk_counter_i/counter_r_24 to timer_counter_i/counter_value_r_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.525   1.181  clk_counter_i/counter_r_24 (clk_counter_i/counter_r_24)
     LUT6:I0->O            1   0.254   0.682  timer_counter_i/_n0020_inv1 (timer_counter_i/_n0020_inv1)
     LUT3:I2->O            2   0.254   0.726  timer_counter_i/_n0020_inv2 (timer_counter_i/_n0020_inv2)
     LUT6:I5->O            7   0.254   0.909  timer_counter_i/_n0020_inv7 (timer_counter_i/_n0020_inv)
     FDCE:CE                   0.302          timer_counter_i/counter_value_r_1
    ----------------------------------------
    Total                      5.087ns (1.589ns logic, 3.498ns route)
                                       (31.2% logic, 68.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'i_clk'
  Total number of paths / destination ports: 1415 / 72
-------------------------------------------------------------------------
Offset:              6.066ns (Levels of Logic = 3)
  Source:            i_sw<3> (PAD)
  Destination:       timer_counter_i/counter_value_r_1 (FF)
  Destination Clock: i_clk rising 2.1X

  Data Path: i_sw<3> to timer_counter_i/counter_value_r_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            40   1.328   2.084  i_sw_3_IBUF (i_sw_3_IBUF)
     LUT5:I0->O            2   0.254   0.954  timer_fsm_i/Mmux_cnt_rst_o11 (cnt_rst_s)
     LUT6:I3->O            7   0.235   0.909  timer_counter_i/_n0020_inv7 (timer_counter_i/_n0020_inv)
     FDCE:CE                   0.302          timer_counter_i/counter_value_r_1
    ----------------------------------------
    Total                      6.066ns (2.119ns logic, 3.947ns route)
                                       (34.9% logic, 65.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'i_clk'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              4.202ns (Levels of Logic = 1)
  Source:            timer_counter_i/counter_value_r_0 (FF)
  Destination:       o_led<0> (PAD)
  Source Clock:      i_clk rising 2.1X

  Data Path: timer_counter_i/counter_value_r_0 to o_led<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.525   0.765  timer_counter_i/counter_value_r_0 (timer_counter_i/counter_value_r_0)
     OBUF:I->O                 2.912          o_led_0_OBUF (o_led<0>)
    ----------------------------------------
    Total                      4.202ns (3.437ns logic, 0.765ns route)
                                       (81.8% logic, 18.2% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock i_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
i_clk          |    5.087|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 4.27 secs
 
--> 

Total memory usage is 258776 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    8 (   0 filtered)
Number of infos    :    1 (   0 filtered)

