$date
	Sat Oct 22 19:01:50 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#784665
b11010 !
1"
#784666
b11010 &
b11010 %
1$
#784667
0"
#784670
b1101 &
b1101 %
#784674
b101000 &
b101000 %
#784678
b10100 &
b10100 %
#784682
b1010 &
b1010 %
#784686
b101 &
b101 %
#784690
b10000 &
b10000 %
#784694
b1000 &
b1000 %
#784698
b100 &
b100 %
#784702
b10 &
b10 %
#784706
b1 &
b1 %
1#
#784710
b0 &
0#
b0 %
0$
#1781025
b100 !
1"
#1781026
b100 &
b100 %
1$
#1781027
0"
#1781030
b10 &
b10 %
#1781034
b1 &
b1 %
1#
#1781038
b0 &
0#
b0 %
0$
#2753767
b11110 !
1"
#2753770
b11110 &
b11110 %
1$
#2753771
0"
#2753774
b1111 &
b1111 %
#2753778
b101110 &
b101110 %
#2753782
b10111 &
b10111 %
#2753786
b1000110 &
b1000110 %
#2753790
b100011 &
b100011 %
#2753794
b1101010 &
b1101010 %
#2753798
b110101 &
b110101 %
#2753802
b10100000 &
b10100000 %
#2753806
b1010000 &
b1010000 %
#2753810
b101000 &
b101000 %
#2753814
b10100 &
b10100 %
#2753818
b1010 &
b1010 %
#2753822
b101 &
b101 %
#2753826
b10000 &
b10000 %
#2753830
b1000 &
b1000 %
#2753834
b100 &
b100 %
#2753838
b10 &
b10 %
#2753842
b1 &
b1 %
1#
#2753846
b0 &
0#
b0 %
0$
#4500012
