
                                IC Compiler (TM)
                              IC Compiler-PC (TM)
                              IC Compiler-XP (TM)
                              IC Compiler-DP (TM)
                              IC Compiler-AG (TM)

                 Version N-2017.09 for linux64 - Aug 17, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
***********************************************************************
                                                                       
                     synopsys_dc_setup.tcl                             
                                                                       
***********************************************************************
***********************************************************************
       NOTE>>> You MUST fix the design which have multiple ports
               Use the following command
               set_fix_multiple_port_nets -all -buffer_constants
************************************************************************
***********************************************************************
       NOTE>>> Use the old compile_fix_multiple_port_nets
               because reoptimize_design does not honor
               the set_fix_multiple_port_nets command
************************************************************************
Initializing gui preferences from file  /home/VLSI_graduated_2020/2015104027/.synopsys_icc_prefs.tcl
#******************************************************************************
#**                            07_route_opt                                  **
#**                      Optimization after Routing                          **
#******************************************************************************
echo "***********************************************************************"
***********************************************************************
echo "                                                                       "
                                                                       
echo "                          07_route_opt.tcl                              "
                          07_route_opt.tcl                              
echo "                                                                       "
                                                                       
echo "***********************************************************************"
***********************************************************************
# Set Step
set step "07_route_opt"
07_route_opt
# source the user_design_setup & common_lib_setup
source ./icc_scripts/user_scripts/user_design_setup.tcl
***********************************************************************
                                                                       
                      user_design_setup.tcl                            
                                                                       
***********************************************************************
1
source ./icc_scripts/common_lib_setup.tcl
***********************************************************************
                                                                       
                       common_lib_setup.tcl                            
                                                                       
***********************************************************************
# Clear existing mw library and re-make dir
set _mw_lib ./mw_db/${TOP_MODULE}_${step}
./mw_db/khu_sensor_pad_07_route_opt
if {[file exist $_mw_lib]} {
	sh mv $_mw_lib ./mw_db/old/${TOP_MODULE}_${step}_${back}
}
copy_mw_lib -from ./mw_db/${TOP_MODULE}_06_route -to $_mw_lib
Warning: Top library path '/home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/khu_sensor_pad_07_route_opt' in reference library control file is inconsistent with current library path '/home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/mw_db/khu_sensor_pad_07_route_opt'. (MW-212)

------------------- Internal Reference Library Settings -----------------

Library    /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/mw_db/khu_sensor_pad_07_route_opt
  Reference    /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/MilkyWay/std150e_prim_050504
  Reference    /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/MilkyWay/std150e_60poi_power_6lm_070420
  Reference    /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/MilkyWay/std150e_60poi_io_6lm_071011


------------------- Control File Reference Library Settings -----------
Warning: Top library path '/home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/khu_sensor_pad_07_route_opt' in reference library control file is inconsistent with current library path '/home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/mw_db/khu_sensor_pad_07_route_opt'. (MW-212)

Library    /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/mw_db/khu_sensor_pad_07_route_opt
  Reference    /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/MilkyWay/std150e_prim_050504
  Reference    /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/MilkyWay/std150e_60poi_power_6lm_070420
  Reference    /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/MilkyWay/std150e_60poi_io_6lm_071011
-------------------------------------------------------------------------

Successfully updated library ./mw_db/khu_sensor_pad_07_route_opt ref-control-file
1
# Open Library and Cell
set_mw_technology_file -technology $TECH_FILE $_mw_lib
Warning: Top library path '/home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/khu_sensor_pad_07_route_opt' in reference library control file is inconsistent with current library path '/home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/mw_db/khu_sensor_pad_07_route_opt'. (MW-212)
Warning: Reference Library Inconsistent With Main Library
Reference Library: /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/MilkyWay/std150e_prim_050504 (MWLIBP-300)
Warning: Inconsistent Number Of Metal Layers:
	6 (Main Library) <==> 7 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Data for Contact Code 10
	Main Library (khu_sensor_pad_07_route_opt)|	Reference Library (std150e_prim_050504)
	Upper Layer     MET6 (130, 130)   |	MET6 (10, 40)	 (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 11
	Main Library (khu_sensor_pad_07_route_opt)|	Reference Library (std150e_prim_050504)
	Upper Layer     MET6 (130, 130)   |	MET6 (10, 40)	 (MWLIBP-324)
Technology data dumped to ./mw_db/khu_sensor_pad_07_route_opt.tf_replaced completely.
Start to load technology file ./TECH/std150e_prim_6m.techgen.tf.
Warning: Layer 'ACT' is missing the attribute 'minSpacing'. (line 173) (TFCHK-014)
Warning: Layer 'ACT' is missing the attribute 'minWidth'. (line 173) (TFCHK-014)
Warning: Layer 'LDIO' is missing the attribute 'minSpacing'. (line 236) (TFCHK-014)
Warning: Layer 'LDIO' is missing the attribute 'minWidth'. (line 236) (TFCHK-014)
Warning: Layer 'CHBD' is missing the attribute 'minSpacing'. (line 246) (TFCHK-014)
Warning: Layer 'CHBD' is missing the attribute 'minWidth'. (line 246) (TFCHK-014)
Warning: Layer 'NPLUS' is missing the attribute 'minSpacing'. (line 287) (TFCHK-014)
Warning: Layer 'NPLUS' is missing the attribute 'minWidth'. (line 287) (TFCHK-014)
Warning: Layer 'PPLUS' is missing the attribute 'minSpacing'. (line 297) (TFCHK-014)
Warning: Layer 'PPLUS' is missing the attribute 'minWidth'. (line 297) (TFCHK-014)
Warning: Layer 'PAD' is missing the attribute 'minSpacing'. (line 687) (TFCHK-014)
Warning: Layer 'PAD' is missing the attribute 'minWidth'. (line 687) (TFCHK-014)
Warning: Layer 'STEXT' is missing the attribute 'minSpacing'. (line 697) (TFCHK-014)
Warning: Layer 'STEXT' is missing the attribute 'minWidth'. (line 697) (TFCHK-014)
Warning: Layer 'PTEXT' is missing the attribute 'minSpacing'. (line 707) (TFCHK-014)
Warning: Layer 'PTEXT' is missing the attribute 'minWidth'. (line 707) (TFCHK-014)
Warning: Layer 'M1TEXT' is missing the attribute 'minSpacing'. (line 717) (TFCHK-014)
Warning: Layer 'M1TEXT' is missing the attribute 'minWidth'. (line 717) (TFCHK-014)
Warning: Layer 'M2TEXT' is missing the attribute 'minSpacing'. (line 727) (TFCHK-014)
Warning: Layer 'M2TEXT' is missing the attribute 'minWidth'. (line 727) (TFCHK-014)
Warning: Layer 'M3TEXT' is missing the attribute 'minSpacing'. (line 737) (TFCHK-014)
Warning: Layer 'M3TEXT' is missing the attribute 'minWidth'. (line 737) (TFCHK-014)
Warning: Layer 'M4TEXT' is missing the attribute 'minSpacing'. (line 747) (TFCHK-014)
Warning: Layer 'M4TEXT' is missing the attribute 'minWidth'. (line 747) (TFCHK-014)
Warning: Layer 'M5TEXT' is missing the attribute 'minSpacing'. (line 757) (TFCHK-014)
Warning: Layer 'M5TEXT' is missing the attribute 'minWidth'. (line 757) (TFCHK-014)
Warning: Layer 'M6TEXT' is missing the attribute 'minSpacing'. (line 767) (TFCHK-014)
Warning: Layer 'M6TEXT' is missing the attribute 'minWidth'. (line 767) (TFCHK-014)
Warning: Layer 'BOUND' is missing the attribute 'minSpacing'. (line 777) (TFCHK-014)
Warning: Layer 'BOUND' is missing the attribute 'minWidth'. (line 777) (TFCHK-014)
Warning: FringeCap 1 attribute 'layer2' is assigned a non-metal, non-poly layer 'ACT'. (line 992) (TFCHK-067)
Warning: FringeCap 3 attribute 'layer2' is assigned a non-metal, non-poly layer 'ACT'. (line 1010) (TFCHK-067)
Warning: FringeCap 6 attribute 'layer2' is assigned a non-metal, non-poly layer 'ACT'. (line 1037) (TFCHK-067)
Warning: FringeCap 10 attribute 'layer2' is assigned a non-metal, non-poly layer 'ACT'. (line 1073) (TFCHK-067)
Warning: FringeCap 15 attribute 'layer2' is assigned a non-metal, non-poly layer 'ACT'. (line 1118) (TFCHK-067)
Warning: FringeCap 21 attribute 'layer2' is assigned a non-metal, non-poly layer 'ACT'. (line 1171) (TFCHK-067)
Warning: Layer 'MET1' has a pitch 0.4 that does not match the recommended wire-to-via pitch 0.34. (TFCHK-049)
Warning: Layer 'MET2' has a pitch 0.44 that does not match the recommended wire-to-via pitch 0.4. (TFCHK-049)
Warning: Layer 'MET4' has a pitch 0.44 that does not match the recommended wire-to-via pitch 0.4. (TFCHK-049)
Warning: Layer 'MET3' has a pitch 0.4 that does not match the doubled pitch 0.8 or tripled pitch 1.2. (TFCHK-050)
Warning: Layer 'MET4' has a pitch 0.44 that does not match the doubled pitch 0.88 or tripled pitch 1.32. (TFCHK-050)
Warning: Layer 'MET5' has a pitch 0.4 that does not match the doubled pitch 0.8 or tripled pitch 1.2. (TFCHK-050)
Technology file ./TECH/std150e_prim_6m.techgen.tf has been loaded successfully.
1
set_mw_lib_reference $_mw_lib -mw_reference_library $MW_REF_LIB_DIRS

------------------- Internal Reference Library Settings -----------------

Library    /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/mw_db/khu_sensor_pad_07_route_opt
  Reference    /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/MilkyWay/std150e_prim_050504
  Reference    /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/MilkyWay/std150e_60poi_power_6lm_070420
  Reference    /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/MilkyWay/std150e_60poi_io_6lm_071011


------------------- Control File Reference Library Settings -----------

Library    /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/mw_db/khu_sensor_pad_07_route_opt
  Reference    /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/MilkyWay/std150e_prim_050504
  Reference    /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/MilkyWay/std150e_60poi_power_6lm_070420
  Reference    /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/MilkyWay/std150e_60poi_io_6lm_071011
-------------------------------------------------------------------------

1
open_mw_lib $_mw_lib
Warning: Reference Library Inconsistent With Main Library
Reference Library: /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/MilkyWay/std150e_prim_050504 (MWLIBP-300)
Warning: Inconsistent Number Of Metal Layers:
	6 (Main Library) <==> 7 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Data for Contact Code 10
	Main Library (khu_sensor_pad_07_route_opt)|	Reference Library (std150e_prim_050504)
	Upper Layer     MET6 (130, 130)   |	MET6 (10, 40)	 (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 11
	Main Library (khu_sensor_pad_07_route_opt)|	Reference Library (std150e_prim_050504)
	Upper Layer     MET6 (130, 130)   |	MET6 (10, 40)	 (MWLIBP-324)
{khu_sensor_pad_07_route_opt}
remove_mw_cel 	[remove_from_collection [get_mw_cel *] [get_mw_cel $TOP_MODULE]] 	-all_versions -all_view -verbose
0
open_mw_cel $TOP_MODULE
Information: Opened "khu_sensor_pad.CEL;1" from "/home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/mw_db/khu_sensor_pad_07_route_opt" library. (MWUI-068)
{khu_sensor_pad}
link
1
current_design $TOP_MODULE
khu_sensor_pad
if { $ROUTE_OPT_SCN_READ_AGAIN } {
	remove_sdc
	remove_scenario -all

	# Read scenario file
	# After placement, delete max_delay constraints. It is only for placing
	# clock gating cell and gated register in proximity.
	source $ICC_SDC_SETUP_FILE

	source $ICC_MCMM_SCENARIOS_FILE
} else {
	# After placement, delete max_delay constraints. It is only for placing
	# clock gating cell and gated register in proximity.
	source $ICC_SDC_SETUP_FILE
}
set_active_scenario $ROUTE_OPT_SCN
Loading db file '/Tools/Library/samsung013/sec050915_0050_STD150E_regular_DK_Synopsys_N/sec150e_synopsys/syn/STD150E/std150e_wst_105_p125.db'
Loading db file '/Tools/Library/samsung013/sec050915_0050_STD150E_regular_DK_Synopsys_N/sec150e_synopsys/syn/STD150E/std150e_bst_135_n040.db'
Loading db file '/Tools/Synopsys/ICC_2017/icc/N-2017.09/libraries/syn/dw_foundation.sldb'
Loading db file '/home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/MilkyWay/std150e_60poi_io_6lm_071011/LM/std150e_wst_105_p125_astro.db'
Loading db file '/home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/MilkyWay/std150e_60poi_io_6lm_071011/LM/std150e_bst_135_n040_astro.db'
Loading db file '/Tools/Synopsys/ICC_2017/icc/N-2017.09/libraries/syn/gtech.db'
Loading db file '/Tools/Synopsys/ICC_2017/icc/N-2017.09/libraries/syn/standard.sldb'
Information: linking reference library : /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/MilkyWay/std150e_prim_050504. (PSYN-878)
Information: linking reference library : /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/MilkyWay/std150e_60poi_power_6lm_070420. (PSYN-878)
Warning: 'VDD15FIN' pin on 'pvpp15hf_p' cell in the 'std150e_wst_105_p125' technology 
	library is missing in the '/home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/MilkyWay/std150e_60poi_power_6lm_070420' physical library. (PSYN-200)
Warning: 'VDD15FIN' pin on 'pvpp15hf_p' cell in the 'std150e_bst_135_n040' technology 
	library is missing in the '/home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/MilkyWay/std150e_60poi_power_6lm_070420' physical library. (PSYN-200)
Information: linking reference library : /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/MilkyWay/std150e_60poi_io_6lm_071011. (PSYN-878)
Warning: The 'cgnd1_hd' cell in the 'std150e_wst_105_p125' technology library is being 
	marked as "dont_use". (PSYN-039)
Warning: The 'cgnd1_hd' cell in the 'std150e_wst_105_p125' technology library does not 
	have corresponding physical cell description. (PSYN-024)
Warning: The 'cgnd2_hd' cell in the 'std150e_wst_105_p125' technology library is being 
	marked as "dont_use". (PSYN-039)
Warning: The 'cgnd2_hd' cell in the 'std150e_wst_105_p125' technology library does not 
	have corresponding physical cell description. (PSYN-024)
Warning: The 'cgnd3_hd' cell in the 'std150e_wst_105_p125' technology library is being 
	marked as "dont_use". (PSYN-039)
Warning: The 'cgnd3_hd' cell in the 'std150e_wst_105_p125' technology library does not 
	have corresponding physical cell description. (PSYN-024)
Warning: The 'cgnd4_hd' cell in the 'std150e_wst_105_p125' technology library is being 
	marked as "dont_use". (PSYN-039)
Warning: The 'cgnd4_hd' cell in the 'std150e_wst_105_p125' technology library does not 
	have corresponding physical cell description. (PSYN-024)
Warning: The 'cgnd6_hd' cell in the 'std150e_wst_105_p125' technology library is being 
	marked as "dont_use". (PSYN-039)
Warning: The 'cgnd6_hd' cell in the 'std150e_wst_105_p125' technology library does not 
	have corresponding physical cell description. (PSYN-024)
Note - message 'PSYN-039' limit (5) exceeded.  Remainder will be suppressed.
Note - message 'PSYN-024' limit (5) exceeded.  Remainder will be suppressed.
Warning: Could not find a valid driver for the hierarchical Power net 'VDD'. (MWDC-285)
Warning: Could not find a valid driver for the hierarchical Ground net 'VSS'. (MWDC-285)
Current scenario is func1_wst.
Information: Loading local_link_library attribute {std150e_wst_105_p125.db, std150e_bst_135_n040.db}. (MWDC-290)

  Linking design 'khu_sensor_pad'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (285 designs)             khu_sensor_pad.CEL, etc
  std150e_wst_105_p125 (library) /Tools/Library/samsung013/sec050915_0050_STD150E_regular_DK_Synopsys_N/sec150e_synopsys/syn/STD150E/std150e_wst_105_p125.db
  std150e_bst_135_n040 (library) /Tools/Library/samsung013/sec050915_0050_STD150E_regular_DK_Synopsys_N/sec150e_synopsys/syn/STD150E/std150e_bst_135_n040.db
  dw_foundation.sldb (library) /Tools/Synopsys/ICC_2017/icc/N-2017.09/libraries/syn/dw_foundation.sldb
  std150e_wst_105_p125 (library) /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/MilkyWay/std150e_60poi_io_6lm_071011/LM/std150e_wst_105_p125_astro.db
  std150e_bst_135_n040 (library) /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/MilkyWay/std150e_60poi_io_6lm_071011/LM/std150e_bst_135_n040_astro.db

1
# Optimization Common Session Options - set in all sessions
source ./icc_scripts/common_route_opt_env.tcl
***********************************************************************
                                                                       
                      common_route_opt_env.tcl                         
                                                                       
***********************************************************************
Information: Existing back annotation will be deleted.   (UID-1006)
Warning: The design has already been assigned layer constraints and we will overwrite the constraints. (RT-064)
Information: The design has horizontal rows, and Y-symmetry has been used for sites. (MWDC-217)
Floorplan loading succeeded.
***********************************************************************
                                                                       
                   130nm_ocv_margin.pnr.tcl                            
                                                                       
***********************************************************************
Current scenario is: func1_wst
Current design is 'khu_sensor_pad'.
Warning: You have provided ambiguous libraries:
    /Tools/Library/samsung013/sec050915_0050_STD150E_regular_DK_Synopsys_N/sec150e_synopsys/syn/STD150E/std150e_wst_105_p125.db:std150e_wst_105_p125
    /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/MilkyWay/std150e_60poi_io_6lm_071011/LM/std150e_wst_105_p125_astro.db:std150e_wst_105_p125
  Both are characterized for voltage 1.050000V, process 1.000000, temperature 125.000000
  and contain the same lib_cell names (e.g. ivd2_hd).
  The latter library will be ignored. (MV-086)
  Ambiguity is evident at icc_place18 in scenario func1_wst
Information: Updating graph... (UID-83)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          true
Timing window analysis for SI:     false
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.37V) above low
                                   0.35 (0.37V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.25
************************************************************

Current design is 'khu_sensor_pad'.
#Source antenna rule
source $ANTENNA_RULE
1
report_antenna_rules
## 
## define_antenna_rule mw_lib -mode mode \
##   -diode_mode diode_mode [-metal_ratio metal_ratio]\
##   [-cut_ratio cut_ratio] [-metal_pratio metal_pratio]\
##   [-metal_nratio metal_nratio] [-cut_pratio cut_pratio]\
##   [-cut_nratio cut_nratio] [-protected_metal_scale metal_scale]\
##   [-cut_area_to_gate_diffusion_length_ratio cut_gate_diffusion_length_ratio] [-metal_area_to_pgate_diffusion_length_ratio metal_pgate_diffusion_length_ratio]\
##   [-metal_area_to_ngate_diffusion_length_ratio metal_ngate_diffusion_length_ratio] [-cut_area_to_pgate_diffusion_length_ratio cut_pgate_diffusion_length_ratio]\
##   [-cut_area_to_ngate_diffusion_length_ratio cut_ngate_diffusion_length_ratio] [-metal_area_to_gate_diffusion_length_ratio metal_gate_diffusion_length_ratio]\
##   [-protected_cut_scale cut_scale]\
##   [-name rule_name]
## mode
##  1, 4 : ignore all lower-layer segments
##  2, 5 : include lower-layer segments to the input pins
##  3, 6 : include all lower-layer segments
##  1, 2, 3 : polygon area
##  4, 5, 6 : sidewall area
## diode_mode (output pin)
##  0 : output pin cannot protect antenna.
##  1 : output pin can provide unlimited protection.
##  2 : limited diode protection; the diode ratio is defined
##     by define_antenna_layer_rule & dbDefineDiodeProtection (CLF)
##     If antenna has multiple diode pins, the max antenna ratio
##     is the one with the largest diode ratio.
##  3 : limited diode protection. If antenna has multiple diode pins, 
##     the max antenna ratio is sum of all diode ratios.
##  4 : limited diode protection. The max antenna ratio is calculated
##     from the total diode protection on the antenna, which is the
##     sum of the diode protection of all diodes.
##  5 : limited diode protection. The equivalent gate area is calculated
##      from the maximum diode-protection value of all diodes.
##  6 : limited diode protection. The equivalent gate area is calculated
##      from the sum of the diode protection of all diodes.
##  7 : limited diode protection. The equivalent metal area is calculated
##      from the maximum diode-protection value of all diodes.
##  8 : limited diode protection. The equivalent metal area is calculated
##      from the sum of the diode protection of all diodes.
## 
## define_antenna_layer_rule mw_lib -mode mode \
##   -layer layer_name -ratio ratio \
##   -diode_ratio {v0 v1 v2 v3 [v4]}\
##   -name rule_name
## ratio
##  max. antenna ratio with no diode protection
##      MIN((dp > v0) ? ((dp + v1 ) * v2 + v3), v4) : ratio 
##  max. antenna ratio with (diode protection == dp)
 
 

set lib [current_mw_lib]
remove_antenna_rules $lib
define_antenna_rule $lib -mode 1 -diode_mode 2 -metal_ratio 100 -cut_ratio 20
define_antenna_layer_rule $lib -mode 1 -layer "MET1" -ratio 100 -diode_ratio {0.203 0 400 3700}
define_antenna_layer_rule $lib -mode 1 -layer "MET2" -ratio 100 -diode_ratio {0.203 0 400 3700}
define_antenna_layer_rule $lib -mode 1 -layer "MET3" -ratio 100 -diode_ratio {0.203 0 400 3700}
define_antenna_layer_rule $lib -mode 1 -layer "MET4" -ratio 100 -diode_ratio {0.203 0 8000 50000}
define_antenna_layer_rule $lib -mode 1 -layer "VIA1" -ratio 5 -diode_ratio {0.203 0 83.33 75}
define_antenna_layer_rule $lib -mode 1 -layer "VIA2" -ratio 5 -diode_ratio {0.203 0 83.33 75}
define_antenna_layer_rule $lib -mode 1 -layer "VIA3" -ratio 5 -diode_ratio {0.203 0 83.33 75}

1
# Setting for Route Optimization
foreach scenario [all_active_scenarios] {
	current_scenario $scenario

	# Setting for Route Optimization
	set_app_var enable_recovery_removal_arcs true
	set_app_var timing_remove_clock_reconvergence_pessimism true

	foreach_in_collection clock [all_clocks] {
		set clock_name [get_attr $clock name]
		puts "SEC_INFO: Working on clock: $clock_name"
		set clock_source [get_attr $clock sources -quiet]

		if { [sizeof_col $clock_source] > 0 } {
			if { ![info exists found($clock_name)] } {
				set_propagated_clock [get_attr $clock sources -quiet]
				puts "Internal clock. Propagating."
			}
		} else {
			puts "External clock. Not propagating."
		}
	}

	# Set false path over 2ns path
	# Same as detect_longnet it samsung013 aux
	if { $HOLD_FIX == "true" } {
		set_fix_hold [all_clocks]
		set_fix_hold_options -default
	} else {
		remove_attribute [all_clocks] fix_hold
	}

	#Inout optimization
	if { !$INOUT_OPT } {
		set_false_path -from [all_inputs]
		set_false_path -to [all_outputs]
	}
}
Current scenario is: func1_wst
SEC_INFO: Working on clock: clk
Information: set_input_delay values are added to the propagated clock skew. (TIM-113)
Internal clock. Propagating.
SEC_INFO: Working on clock: clk_half
Information: set_input_delay values are added to the propagated clock skew. (TIM-113)
Internal clock. Propagating.
# Running extraction and updating the timing
extract_rc -coupling_cap

Warning: Pin PAD of reference cell phis_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phic_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phob12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct24_p has no physical location. (APL-028)
  Loading design 'khu_sensor_pad'


Information: Setting a dont_touch attribute on net 'ADS1292_DRDY' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MISO' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_RXD' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_RSTN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/async_rstn_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Warning: Net 'i_CLK' is connected to a pad cell and other cells. (PSYN-086)
Information: Setting a dont_touch attribute on net 'MPR121_SDA' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'MPR121_SCL' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_CSN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_START' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_RESET' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MOSI' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_SCLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_TXD' because it is connected to a pad cell. (PSYN-088)


Information: Library Manufacturing Grid(GridResolution) : 10
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 
Warning: Inconsistent library data found for layer GPOLY. (RCEX-018)
Information: Layer MET5 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer MET6 is ignored for resistance and capacitance computation. (RCEX-019)

TLU+ File = /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/TLUP/sec060328_0003_0.13um_L13G__InternalRule-set_PROC_Astro-TLUp_N/L13G/TLUP/L13_CELL_WST_6LM_DUMMY_V8.0_R_vari_Hole_Rev3.0.tlup

--------- Sanity Check on TLUPlus Files -------------
1. Checking the conducting layer names in ITF and mapping file ... 
[ Passed! ]
2. Checking the via layer names in ITF and mapping file ... 
[ Passed! ]
3. Checking the consistency of Min Width and Min Spacing between MW-tech and ITF ... 
[ Passed! ]
----------------- Check Ends ------------------
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
EKL_MT: total threadable CPU 6.89 seconds
EKL_MT: elapsed time 7 seconds
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction derate is 125/125(from scenario func1_wst). (RCEX-043)
Information: Extraction derate is 125/125(from scenario funccts_wst). (RCEX-043)
Information: Coupling capacitances are explicitly created. (RCEX-044)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
1
update_timing
	Scenario            : func1_wst
	Parasitic source    : LPE
	Parasitic mode      : RealRC
	Extraction mode     : MIN_MAX
	Extraction derating : 125/125
Information: Updating design information... (UID-85)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          true
Timing window analysis for SI:     false
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.37V) above low
                                   0.35 (0.37V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.25
************************************************************

Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
1
#Route optimization
route_opt 	-skip_initial_route 	-effort high 	-xtalk_reduction
Information: Running detail route with timing driven mode save after iteration 1 (route_opt default). (ROPT-020)
ROPT:    route_opt strategy for the design:
ROPT:    Stage                                 : auto
ROPT:    Effort                                : high
ROPT:    Power mode                            : none
ROPT:    Skip Initial Route                    : Yes
ROPT:    Crosstalk reduction                   : Yes
ROPT:    Search-Repair loops                   : 10 
ROPT:    ECO Search-Repair loops               : 4 
ROPT:    Crosstalk Optimization loops          : 1 
ROPT:    Fix Hold Mode                         : route_based 
ROPT:    Route Violation threshold             : 3000 
 Routeopt: Using zrt router
Information: Running global route with timing driven mode true (user_define). (ROPT-020)
Information: Running track assign with timing driven mode true (user_define). (ROPT-020)
Information: Running detail route with timing driven mode true (user_define). (ROPT-020)
Information: Running global route with crosstalk driven mode true (user_define). (ROPT-021)
Information: Running track assign with crosstalk driven mode true (user_define). (ROPT-021)
ROPT:    Skipping Initial Route             Thu Nov 19 02:01:38 2020
 
****************************************
Report : qor
Design : khu_sensor_pad
Scenario(s): func1_wst
Version: N-2017.09
Date   : Thu Nov 19 02:01:38 2020
****************************************


  Scenario 'func1_wst'
  Timing Path Group '**clock_gating_default**'
  -----------------------------------
  Levels of Logic:              22.00
  Critical Path Length:          6.27
  Critical Path Slack:           2.41
  Critical Path Clk Period:     10.20
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'REGIN'
  -----------------------------------
  Levels of Logic:               1.00
  Critical Path Length:          1.63
  Critical Path Slack:           7.95
  Critical Path Clk Period:     20.40
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'REGOUT'
  -----------------------------------
  Levels of Logic:               3.00
  Critical Path Length:          4.79
  Critical Path Slack:           0.93
  Critical Path Clk Period:     10.20
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              42.00
  Critical Path Length:          9.52
  Critical Path Slack:          -0.08
  Critical Path Clk Period:     10.20
  Total Negative Slack:         -0.28
  No. of Violating Paths:        4.00
  Worst Hold Violation:         -0.17
  Total Hold Violation:        -13.30
  No. of Hold Violations:      411.00
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'clk_half'
  -----------------------------------
  Levels of Logic:               9.00
  Critical Path Length:          2.52
  Critical Path Slack:           4.04
  Critical Path Clk Period:     20.40
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:         -0.06
  Total Hold Violation:         -0.14
  No. of Hold Violations:        9.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:        284
  Hierarchical Port Count:       6556
  Leaf Cell Count:              29343
  Buf/Inv Cell Count:            6299
  Buf Cell Count:                1204
  Inv Cell Count:                5095
  CT Buf/Inv Cell Count:          543
  Combinational Cell Count:     23956
  Sequential Cell Count:         5387
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    54145.014169
  Noncombinational Area: 37101.999762
  Buf/Inv Area:           6654.007105
  Total Buffer Area:          1630.33
  Total Inverter Area:        5023.68
  Macro/Black Box Area:      0.000000
  Net Area:                845.623193
  Net XLength        :      587493.56
  Net YLength        :      599666.19
  -----------------------------------
  Cell Area:             91247.013930
  Design Area:           92092.637123
  Net Length        :      1187159.75


  Design Rules
  -----------------------------------
  Total Number of Nets:         31979
  Nets With Violations:            20
  Max Trans Violations:            10
  Max Cap Violations:               0
  Max Net Length Violations:       10
  -----------------------------------


  Hostname: vlsi-dist.khu.ac.kr

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:              108.15
  -----------------------------------------
  Overall Compile Time:              109.08
  Overall Compile Wall Clock Time:   109.31

  --------------------------------------------------------------------

  Scenario: func1_wst   WNS: 0.08  TNS: 0.28  Number of Violating Paths: 4  (with Crosstalk delta delays)
  Design  WNS: 0.08  TNS: 0.28  Number of Violating Paths: 4  (with Crosstalk delta delays)


  Scenario: func1_wst  (Hold)  WNS: 0.17  TNS: 13.44  Number of Violating Paths: 420  (with Crosstalk delta delays)
  Design (Hold)  WNS: 0.17  TNS: 13.44  Number of Violating Paths: 420  (with Crosstalk delta delays)

  --------------------------------------------------------------------



ROPT:    (SETUP) WNS: 0.0804 TNS: 0.2760  Number of Violating Path: 4
ROPT:    (HOLD) WNS: 0.1692 TNS: 13.4372  Number of Violating Path: 420
ROPT:    Number of DRC Violating Nets: 20
ROPT:    Number of Route Violation: 7 
ROPT:    Running Xtalk Reduction             Thu Nov 19 02:01:38 2020

  Beginning Crosstalk Reduction 
  ------------------------------

ROPT:    Running Crosstalk Reduction to improve TNS             Thu Nov 19 02:01:38 2020
Too few nets violating (3) -- terminate crosstalk reduction stage.
ROPT:    Xtalk Reduction Done             Thu Nov 19 02:01:42 2020
 
****************************************
Report : qor
Design : khu_sensor_pad
Scenario(s): func1_wst
Version: N-2017.09
Date   : Thu Nov 19 02:01:42 2020
****************************************


  Scenario 'func1_wst'
  Timing Path Group '**clock_gating_default**'
  -----------------------------------
  Levels of Logic:              22.00
  Critical Path Length:          6.27
  Critical Path Slack:           2.41
  Critical Path Clk Period:     10.20
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'REGIN'
  -----------------------------------
  Levels of Logic:               1.00
  Critical Path Length:          1.63
  Critical Path Slack:           7.95
  Critical Path Clk Period:     20.40
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'REGOUT'
  -----------------------------------
  Levels of Logic:               3.00
  Critical Path Length:          4.79
  Critical Path Slack:           0.93
  Critical Path Clk Period:     10.20
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              42.00
  Critical Path Length:          9.52
  Critical Path Slack:          -0.08
  Critical Path Clk Period:     10.20
  Total Negative Slack:         -0.28
  No. of Violating Paths:        4.00
  Worst Hold Violation:         -0.17
  Total Hold Violation:        -13.30
  No. of Hold Violations:      411.00
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'clk_half'
  -----------------------------------
  Levels of Logic:               9.00
  Critical Path Length:          2.52
  Critical Path Slack:           4.04
  Critical Path Clk Period:     20.40
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:         -0.06
  Total Hold Violation:         -0.14
  No. of Hold Violations:        9.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:        284
  Hierarchical Port Count:       6556
  Leaf Cell Count:              29343
  Buf/Inv Cell Count:            6299
  Buf Cell Count:                1204
  Inv Cell Count:                5095
  CT Buf/Inv Cell Count:          543
  Combinational Cell Count:     23956
  Sequential Cell Count:         5387
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    54145.014169
  Noncombinational Area: 37101.999762
  Buf/Inv Area:           6654.007105
  Total Buffer Area:          1630.33
  Total Inverter Area:        5023.68
  Macro/Black Box Area:      0.000000
  Net Area:                845.623193
  Net XLength        :      587493.56
  Net YLength        :      599666.19
  -----------------------------------
  Cell Area:             91247.013930
  Design Area:           92092.637123
  Net Length        :      1187159.75


  Design Rules
  -----------------------------------
  Total Number of Nets:         31979
  Nets With Violations:            20
  Max Trans Violations:            10
  Max Cap Violations:               0
  Max Net Length Violations:       10
  -----------------------------------


  Hostname: vlsi-dist.khu.ac.kr

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:              108.15
  -----------------------------------------
  Overall Compile Time:              109.08
  Overall Compile Wall Clock Time:   109.31

  --------------------------------------------------------------------

  Scenario: func1_wst   WNS: 0.08  TNS: 0.28  Number of Violating Paths: 4  (with Crosstalk delta delays)
  Design  WNS: 0.08  TNS: 0.28  Number of Violating Paths: 4  (with Crosstalk delta delays)


  Scenario: func1_wst  (Hold)  WNS: 0.17  TNS: 13.44  Number of Violating Paths: 420  (with Crosstalk delta delays)
  Design (Hold)  WNS: 0.17  TNS: 13.44  Number of Violating Paths: 420  (with Crosstalk delta delays)

  --------------------------------------------------------------------



ROPT:    (SETUP) WNS: 0.0804 TNS: 0.2760  Number of Violating Path: 4
ROPT:    (HOLD) WNS: 0.1692 TNS: 13.4372  Number of Violating Path: 420
ROPT:    Number of DRC Violating Nets: 20
ROPT:    Number of Route Violation: 7 

  Beginning Main Optimization for High Effort
  -------------------------------------------

ROPT:    Running Main Optimization             Thu Nov 19 02:01:42 2020

Warning: Pin PAD of reference cell phis_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phic_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phob12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct24_p has no physical location. (APL-028)
  Loading design 'khu_sensor_pad'


Information: Setting a dont_touch attribute on net 'ADS1292_DRDY' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MISO' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_RXD' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_RSTN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/async_rstn_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Note - message 'PSYN-086' limit (1) exceeded.  Remainder will be suppressed.
Information: Setting a dont_touch attribute on net 'MPR121_SDA' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'MPR121_SCL' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_CSN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_START' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_RESET' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MOSI' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_SCLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_TXD' because it is connected to a pad cell. (PSYN-088)


Information: Library Manufacturing Grid(GridResolution) : 10
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 

  Scenario: func1_wst   WNS: 0.08  TNS: 0.28  Number of Violating Paths: 4  (with Crosstalk delta delays)
  Design  WNS: 0.08  TNS: 0.28  Number of Violating Paths: 4  (with Crosstalk delta delays)

  Nets with DRC Violations: 21
  Total moveable cell area: 423777.0
  Total fixed cell area: 472231.9
  Total physical cell area: 896009.0
  Core area: (187620 187620 1212380 1210020)



  Scenario: func1_wst  (Hold)  WNS: 0.17  TNS: 13.44  Number of Violating Paths: 420  (with Crosstalk delta delays)
  Design (Hold)  WNS: 0.17  TNS: 13.44  Number of Violating Paths: 420  (with Crosstalk delta delays)

  Beginning On-Route Optimization 
  --------------------------------

Warning: Pin PAD of reference cell phis_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phic_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phob12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct24_p has no physical location. (APL-028)
  Crosstalk fixing is ON . Delta-delay: ON, Delta-Slew: OFF, Static-Noise: ON.


  Beginning Peak Noise Fix
  -------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:07   91248.0      0.08       0.3    2045.6 khu_sensor_top/ads1292_filter/iir_lpf/n1190    -13.44  

  Beginning Timing Optimization
  ------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:07   91249.0      0.08       0.3    2045.3                              -13.44  
    0:00:07   91249.0      0.08       0.3    2045.3                              -13.44  
    0:00:07   91249.0      0.08       0.3    2045.3                              -13.44  
    0:00:07   91249.0      0.08       0.3    2045.3                              -13.44  
    0:00:07   91251.0      0.08       0.3    2045.3                              -13.44  
    0:00:07   91251.0      0.08       0.3    2045.3                              -13.44  
    0:00:07   91251.0      0.08       0.3    2045.3                              -13.44  
    0:00:07   91251.0      0.08       0.3    2045.3                              -13.44  
    0:00:07   91251.0      0.08       0.3    2045.3                              -13.44  
    0:00:07   91253.0      0.08       0.3    2045.3                              -13.44  
    0:00:07   91253.0      0.08       0.3    2045.3                              -13.44  
    0:00:07   91253.0      0.08       0.3    2045.3                              -13.44  
    0:00:07   91255.0      0.08       0.3    2045.3                              -13.44  
    0:00:07   91255.0      0.08       0.3    2045.3                              -13.44  
    0:00:07   91255.0      0.08       0.3    2045.3                              -13.44  
    0:00:07   91258.0      0.08       0.2    2045.3                              -13.44  
    0:00:07   91258.0      0.08       0.2    2045.3                              -13.44  
    0:00:07   91258.0      0.08       0.2    2045.3                              -13.44  
    0:00:07   91258.0      0.08       0.2    2045.3                              -13.44  
    0:00:07   91261.0      0.07       0.2    2045.3                              -13.44  
    0:00:07   91261.0      0.07       0.2    2045.3                              -13.44  
    0:00:07   91261.0      0.07       0.2    2045.3                              -13.44  
    0:00:07   91261.7      0.07       0.2    2045.3                              -13.44  
    0:00:07   91263.0      0.07       0.2    2045.3                              -13.44  
    0:00:07   91263.0      0.07       0.2    2045.3                              -13.44  
    0:00:07   91263.0      0.07       0.2    2045.3                              -13.44  
    0:00:07   91264.3      0.06       0.2    2045.3                              -13.44  
    0:00:07   91265.7      0.06       0.2    2045.3                              -13.44  
    0:00:07   91265.7      0.06       0.2    2045.3                              -13.44  
    0:00:07   91265.7      0.06       0.2    2045.3                              -13.44  
    0:00:07   91266.7      0.06       0.2    2045.3                              -13.44  
    0:00:07   91266.7      0.06       0.2    2045.3                              -13.44  
    0:00:07   91266.7      0.06       0.2    2045.3                              -13.44  
    0:00:08   91268.7      0.06       0.2    2045.3                              -13.44  
    0:00:08   91268.7      0.06       0.2    2045.3                              -13.44  
    0:00:08   91268.7      0.06       0.2    2045.3                              -13.44  
    0:00:08   91268.7      0.06       0.2    2045.3                              -13.44  
    0:00:08   91269.3      0.06       0.2    2045.3                              -13.44  
    0:00:08   91269.3      0.06       0.2    2045.3                              -13.44  
    0:00:08   91269.3      0.06       0.2    2045.3                              -13.44  
    0:00:08   91270.3      0.06       0.2    2045.3                              -13.44  
    0:00:08   91272.0      0.06       0.1    2045.3                              -13.44  
    0:00:08   91272.0      0.06       0.1    2045.3                              -13.44  
    0:00:08   91272.0      0.06       0.1    2045.3                              -13.44  
    0:00:08   91272.0      0.06       0.1    2045.3                              -13.44  
    0:00:08   91272.7      0.05       0.1    2045.3                              -13.44  
    0:00:08   91273.7      0.04       0.1    2045.3                              -13.44  
    0:00:08   91273.7      0.04       0.1    2045.3                              -13.44  
    0:00:08   91273.7      0.04       0.1    2045.3                              -13.44  
    0:00:08   91274.3      0.04       0.1    2045.3                              -13.44  
    0:00:08   91274.3      0.04       0.1    2045.3                              -13.44  
    0:00:08   91274.3      0.04       0.1    2045.3                              -13.44  

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:08   91275.3      0.04       0.1    2045.3 khu_sensor_top/ads1292_filter/iir_lpf/add/sum_reg_27_/D    -13.44  
    0:00:08   91275.3      0.04       0.1    2045.3 khu_sensor_top/ads1292_filter/iir_notch/add_1/sum_reg_27_/D    -13.44  
    0:00:08   91275.3      0.04       0.1    2045.3 khu_sensor_top/ads1292_filter/iir_notch/add_1/sum_reg_27_/D    -13.44  
    0:00:08   91277.3      0.04       0.1    2045.3 khu_sensor_top/ads1292_filter/iir_hpf/add/sum_reg_27_/D    -13.44  
    0:00:08   91282.3      0.03       0.1    2045.3 khu_sensor_top/ads1292_filter/iir_notch/add_1/sum_reg_27_/D    -13.44  
    0:00:08   91282.7      0.03       0.1    2045.3 khu_sensor_top/ads1292_filter/iir_notch/add_1/sum_reg_27_/D    -13.44  
    0:00:08   91285.7      0.03       0.1    2045.3 khu_sensor_top/ads1292_filter/iir_notch/add_1/sum_reg_27_/D    -13.44  
    0:00:08   91288.7      0.02       0.1    2045.3 khu_sensor_top/ads1292_filter/iir_lpf/add/sum_reg_27_/D    -13.44  
    0:00:08   91288.7      0.02       0.1    2045.3 khu_sensor_top/ads1292_filter/iir_lpf/add/sum_reg_27_/D    -13.44  
    0:00:08   91289.3      0.02       0.1    2045.3 khu_sensor_top/ads1292_filter/iir_lpf/add/sum_reg_27_/D    -13.44  
    0:00:08   91290.0      0.02       0.1    2045.3 khu_sensor_top/ads1292_filter/iir_lpf/add/sum_reg_27_/D    -13.44  
    0:00:08   91290.0      0.02       0.1    2045.3 khu_sensor_top/ads1292_filter/iir_notch/add_1/sum_reg_27_/D    -13.44  
    0:00:08   91292.0      0.02       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/add_1/sum_reg_27_/D    -13.44  
    0:00:08   91294.3      0.01       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_hpf/add/sum_reg_27_/D    -13.44  
    0:00:08   91294.3      0.01       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_hpf/add/sum_reg_27_/D    -13.44  
    0:00:08   91295.7      0.01       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_lpf/add/sum_reg_27_/D    -13.44  
    0:00:08   91295.7      0.01       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_lpf/add/sum_reg_27_/D    -13.44  
    0:00:08   91296.7      0.01       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_lpf/add/sum_reg_27_/D    -13.44  
    0:00:09   91297.3      0.01       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_lpf/add/sum_reg_27_/D    -13.44  
    0:00:09   91297.3      0.01       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_lpf/add/sum_reg_27_/D    -13.44  
    0:00:09   91297.3      0.01       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_lpf/add/sum_reg_27_/D    -13.44  
    0:00:09   91298.0      0.01       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/add_1/sum_reg_27_/D    -13.44  
    0:00:09   91298.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/add_2/sum_reg_27_/D    -13.44  
    0:00:09   91298.7      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_lpf/add/sum_reg_27_/D    -13.44  
    0:00:09   91298.7      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_lpf/add/sum_reg_27_/D    -13.44  
    0:00:09   91298.7      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_lpf/add/sum_reg_27_/D    -13.44  
    0:00:09   91300.0      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/add_2/sum_reg_27_/D    -13.44  
    0:00:10   91301.0      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_lpf/add/sum_reg_27_/D    -13.44  
    0:00:10   91301.0      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_lpf/add/sum_reg_27_/D    -13.44  


  Beginning Phase 1 Design Rule Fixing  (min_path)  (max_transition)  (max_net_length)
  ------------------------------------

  Beginning Hold Fix Optimization
  --------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:10   91302.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_controller/r_ads_data_in_reg_7_/D    -13.43  
    0:00:10   91302.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_controller/r_ads_data_in_reg_7_/D    -13.43  
    0:00:10   91303.7      0.00       0.0    2045.3 khu_sensor_top/ads1292_controller/r_ads_data_out_reg_1_/D    -13.41  
    0:00:10   91303.7      0.00       0.0    2045.3 khu_sensor_top/ads1292_controller/r_ads_data_out_reg_1_/D    -13.41  
    0:00:10   91305.0      0.00       0.0    2045.3 khu_sensor_top/ads1292_controller/o_ADS1292_DATA_OUT_reg_1_/D    -13.39  
    0:00:10   91306.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_controller/o_ADS1292_DATA_OUT_reg_3_/D    -13.37  
    0:00:10   91307.7      0.00       0.0    2045.3 khu_sensor_top/ads1292_controller/o_ADS1292_DATA_OUT_reg_4_/D    -13.37  
    0:00:10   91309.0      0.00       0.0    2045.3 khu_sensor_top/ads1292_controller/o_ADS1292_DATA_OUT_reg_8_/D    -13.34  
    0:00:10   91310.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_controller/o_ADS1292_DATA_OUT_reg_9_/D    -13.33  
    0:00:10   91311.7      0.00       0.0    2045.3 khu_sensor_top/ads1292_controller/o_ADS1292_DATA_OUT_reg_11_/D    -13.30  
    0:00:10   91313.0      0.00       0.0    2045.3 khu_sensor_top/ads1292_controller/o_ADS1292_DATA_OUT_reg_13_/D    -13.28  
    0:00:10   91314.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_controller/o_ADS1292_DATA_OUT_reg_15_/D    -13.27  
    0:00:10   91315.7      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/r_converter_i2f_a_reg_8_/D    -13.26  
    0:00:10   91315.7      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/r_converter_i2f_a_reg_8_/D    -13.26  
    0:00:10   91317.0      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/r_converter_i2f_a_reg_14_/D    -13.25  
    0:00:10   91317.0      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/r_converter_i2f_a_reg_14_/D    -13.25  
    0:00:10   91318.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/r_converter_i2f_a_reg_30_/D    -13.24  
    0:00:10   91318.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/r_converter_i2f_a_reg_30_/D    -13.24  
    0:00:11   91319.7      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/r_iir_hpf_x_reg_8_/D    -13.23  
    0:00:11   91319.7      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/r_iir_hpf_x_reg_8_/D    -13.23  
    0:00:11   91321.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/r_iir_hpf_x_reg_9_/D    -13.20  
    0:00:11   91321.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/r_iir_hpf_x_reg_9_/D    -13.20  
    0:00:11   91322.7      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/r_iir_hpf_x_reg_10_/D    -13.19  
    0:00:11   91322.7      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/r_iir_hpf_x_reg_10_/D    -13.19  
    0:00:11   91324.0      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/r_iir_hpf_x_reg_12_/D    -13.17  
    0:00:11   91324.0      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/r_iir_hpf_x_reg_12_/D    -13.17  
    0:00:11   91325.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/r_iir_hpf_x_reg_13_/D    -13.10  
    0:00:11   91325.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/r_iir_hpf_x_reg_13_/D    -13.10  
    0:00:11   91326.7      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/r_iir_hpf_x_reg_14_/D    -13.10  
    0:00:11   91326.7      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/r_iir_hpf_x_reg_14_/D    -13.10  
    0:00:11   91328.0      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/r_iir_hpf_x_reg_18_/D    -13.04  
    0:00:11   91328.0      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/r_iir_hpf_x_reg_18_/D    -13.04  
    0:00:11   91332.7      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/r_iir_hpf_x_reg_19_/D    -13.00  
    0:00:11   91332.7      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/r_iir_hpf_x_reg_19_/D    -13.00  
    0:00:11   91334.0      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/r_iir_hpf_x_reg_22_/D    -12.97  
    0:00:11   91334.0      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/r_iir_hpf_x_reg_22_/D    -12.97  
    0:00:11   91335.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/r_iir_hpf_x_reg_30_/D    -12.87  
    0:00:11   91335.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/r_iir_hpf_x_reg_30_/D    -12.87  
    0:00:11   91336.7      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/r_iir_lpf_x_reg_8_/D    -12.87  
    0:00:11   91336.7      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/r_iir_lpf_x_reg_8_/D    -12.87  
    0:00:11   91337.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/r_iir_lpf_x_reg_17_/D    -12.87  
    0:00:11   91337.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/r_iir_lpf_x_reg_17_/D    -12.87  
    0:00:11   91338.7      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/r_iir_lpf_x_reg_20_/D    -12.86  
    0:00:11   91338.7      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/r_iir_lpf_x_reg_20_/D    -12.86  
    0:00:11   91343.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/o_ADS1292_FILTERED_DATA_VALID_reg/D    -12.75  
    0:00:11   91346.0      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/r_converter_f2i_a_reg_0_/D    -12.55  
    0:00:11   91346.0      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/r_converter_f2i_a_reg_0_/D    -12.55  
    0:00:12   91348.7      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/r_converter_f2i_a_reg_2_/D    -12.32  
    0:00:12   91348.7      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/r_converter_f2i_a_reg_2_/D    -12.32  
    0:00:12   91350.0      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/r_converter_f2i_a_reg_4_/D    -12.16  
    0:00:12   91350.0      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/r_converter_f2i_a_reg_4_/D    -12.16  
    0:00:12   91352.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/r_converter_f2i_a_reg_4_/D    -12.14  
    0:00:12   91352.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/r_converter_f2i_a_reg_4_/D    -12.14  
    0:00:12   91355.0      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/r_converter_f2i_a_reg_6_/D    -12.00  
    0:00:12   91355.0      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/r_converter_f2i_a_reg_6_/D    -12.00  
    0:00:12   91356.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/r_converter_f2i_a_reg_7_/D    -11.87  
    0:00:12   91356.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/r_converter_f2i_a_reg_7_/D    -11.87  
    0:00:12   91361.0      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/r_converter_f2i_a_reg_8_/D    -11.82  
    0:00:12   91361.0      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/r_converter_f2i_a_reg_8_/D    -11.82  
    0:00:12   91362.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/r_converter_f2i_a_reg_9_/D    -11.75  
    0:00:12   91362.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/r_converter_f2i_a_reg_9_/D    -11.75  
    0:00:12   91363.7      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/r_converter_f2i_a_reg_11_/D    -11.57  
    0:00:12   91363.7      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/r_converter_f2i_a_reg_11_/D    -11.57  
    0:00:12   91365.0      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/r_converter_f2i_a_reg_11_/D    -11.55  
    0:00:12   91365.0      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/r_converter_f2i_a_reg_11_/D    -11.55  
    0:00:12   91366.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/r_converter_f2i_a_reg_12_/D    -11.47  
    0:00:12   91366.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/r_converter_f2i_a_reg_12_/D    -11.47  
    0:00:12   91367.7      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/r_converter_f2i_a_reg_13_/D    -11.32  
    0:00:12   91367.7      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/r_converter_f2i_a_reg_13_/D    -11.32  
    0:00:12   91369.0      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/r_converter_f2i_a_reg_14_/D    -11.15  
    0:00:12   91369.0      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/r_converter_f2i_a_reg_14_/D    -11.15  
    0:00:12   91370.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/r_converter_f2i_a_reg_15_/D    -10.97  
    0:00:12   91370.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/r_converter_f2i_a_reg_15_/D    -10.97  
    0:00:12   91374.0      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/r_converter_f2i_a_reg_15_/D    -10.96  
    0:00:12   91374.0      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/r_converter_f2i_a_reg_15_/D    -10.96  
    0:00:12   91375.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/r_converter_f2i_a_reg_16_/D    -10.92  
    0:00:12   91375.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/r_converter_f2i_a_reg_16_/D    -10.92  
    0:00:12   91376.7      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/r_converter_f2i_a_reg_21_/D    -10.84  
    0:00:12   91376.7      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/r_converter_f2i_a_reg_21_/D    -10.84  
    0:00:12   91379.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/r_converter_f2i_a_reg_31_/D    -10.71  
    0:00:12   91379.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/r_converter_f2i_a_reg_31_/D    -10.71  
    0:00:12   91380.7      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/r_iir_hpf_x_reg_0_/D    -10.67  
    0:00:12   91380.7      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/r_iir_hpf_x_reg_0_/D    -10.67  
    0:00:12   91382.0      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/r_iir_hpf_x_reg_6_/D    -10.65  
    0:00:12   91382.0      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/r_iir_hpf_x_reg_6_/D    -10.65  
    0:00:12   91386.7      0.00       0.0    2045.3 khu_sensor_top/mpr121_controller/r_pstate_reg_4_/D    -10.41  
    0:00:12   91388.0      0.00       0.0    2045.3 khu_sensor_top/sensor_core/o_ADS1292_DATA_IN_reg_0_/D    -10.41  
    0:00:12   91389.3      0.00       0.0    2045.3 khu_sensor_top/sensor_core/o_MPR121_DATA_IN_reg_2_/D    -10.40  
    0:00:12   91390.7      0.00       0.0    2045.3 khu_sensor_top/sensor_core/r_ads_clk_counter_reg_1_/D    -10.34  
    0:00:12   91392.0      0.00       0.0    2045.3 khu_sensor_top/sensor_core/r_mpr_touch_status_reg_9_/D    -10.31  
    0:00:13   91393.3      0.00       0.0    2045.3 khu_sensor_top/sensor_core/o_ADS1292_REG_ADDR_reg_1_/D    -10.31  
    0:00:13   91394.7      0.00       0.0    2045.3 khu_sensor_top/sensor_core/o_ADS1292_REG_ADDR_reg_2_/D    -10.30  
    0:00:13   91396.0      0.00       0.0    2045.3 khu_sensor_top/sensor_core/o_ADS1292_REG_ADDR_reg_5_/D    -10.30  
    0:00:13   91397.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_controller/spi_master/r_TX_Byte_reg_4_/D    -10.20  
    0:00:13   91397.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_controller/spi_master/r_TX_Byte_reg_4_/D    -10.20  
    0:00:13   91398.7      0.00       0.0    2045.3 khu_sensor_top/ads1292_controller/spi_master/r_TX_Byte_reg_5_/D    -10.19  
    0:00:13   91398.7      0.00       0.0    2045.3 khu_sensor_top/ads1292_controller/spi_master/r_TX_Byte_reg_5_/D    -10.19  
    0:00:13   91400.0      0.00       0.0    2045.3 khu_sensor_top/ads1292_controller/spi_master/r_TX_Byte_reg_6_/D    -10.19  
    0:00:13   91400.0      0.00       0.0    2045.3 khu_sensor_top/ads1292_controller/spi_master/r_TX_Byte_reg_6_/D    -10.19  
    0:00:13   91401.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_controller/spi_master/r_TX_Byte_reg_7_/D    -10.08  
    0:00:13   91401.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_controller/spi_master/r_TX_Byte_reg_7_/D    -10.08  
    0:00:13   91402.7      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/converter_f2i/o_A_ACK_reg/D    -10.07  
    0:00:13   91404.0      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/converter_f2i/a_reg_0_/D    -10.03  
    0:00:13   91404.0      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/converter_f2i/a_reg_0_/D    -10.03  
    0:00:13   91405.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/converter_f2i/a_reg_1_/D     -9.98  
    0:00:13   91405.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/converter_f2i/a_reg_1_/D     -9.98  
    0:00:13   91406.7      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/converter_f2i/a_reg_7_/D     -9.89  
    0:00:13   91406.7      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/converter_f2i/a_reg_7_/D     -9.89  
    0:00:13   91408.0      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/converter_f2i/a_reg_8_/D     -9.86  
    0:00:13   91408.0      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/converter_f2i/a_reg_8_/D     -9.86  
    0:00:13   91409.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/converter_f2i/a_reg_12_/D     -9.82  
    0:00:13   91409.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/converter_f2i/a_reg_12_/D     -9.82  
    0:00:13   91410.7      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/converter_f2i/a_reg_16_/D     -9.81  
    0:00:13   91410.7      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/converter_f2i/a_reg_16_/D     -9.81  
    0:00:13   91412.0      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/converter_f2i/a_reg_21_/D     -9.80  
    0:00:13   91412.0      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/converter_f2i/a_reg_21_/D     -9.80  
    0:00:13   91413.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/converter_f2i/a_reg_23_/D     -9.79  
    0:00:13   91413.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/converter_f2i/a_reg_23_/D     -9.79  
    0:00:13   91414.7      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/converter_f2i/a_reg_24_/D     -9.79  
    0:00:13   91414.7      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/converter_f2i/a_reg_24_/D     -9.79  
    0:00:13   91416.0      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/converter_f2i/a_reg_25_/D     -9.77  
    0:00:13   91416.0      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/converter_f2i/a_reg_25_/D     -9.77  
    0:00:13   91417.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/converter_f2i/a_reg_26_/D     -9.76  
    0:00:13   91417.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/converter_f2i/a_reg_26_/D     -9.76  
    0:00:13   91418.7      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/converter_f2i/a_reg_28_/D     -9.75  
    0:00:13   91418.7      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/converter_f2i/a_reg_28_/D     -9.75  
    0:00:13   91420.0      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/converter_f2i/a_reg_30_/D     -9.74  
    0:00:13   91420.0      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/converter_f2i/a_reg_30_/D     -9.74  
    0:00:13   91421.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_hpf/r_add_B_reg_23_/D     -9.64  
    0:00:13   91422.7      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_hpf/r_add_B_reg_24_/D     -9.58  
    0:00:13   91424.0      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_hpf/r_add_B_reg_25_/D     -9.45  
    0:00:13   91425.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_hpf/r_add_B_reg_26_/D     -9.42  
    0:00:13   91426.7      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_hpf/r_add_B_reg_27_/D     -9.40  
    0:00:13   91428.0      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_hpf/r_add_B_reg_28_/D     -9.35  
    0:00:13   91429.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_hpf/r_add_B_reg_29_/D     -9.34  
    0:00:13   91430.7      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_hpf/r_y_data_reg_1_/D     -9.23  
    0:00:13   91431.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_hpf/r_y_data_reg_3_/D     -9.19  
    0:00:13   91432.7      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_hpf/r_y_data_reg_5_/D     -9.10  
    0:00:13   91434.0      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_hpf/r_y_data_reg_7_/D     -9.08  
    0:00:13   91435.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_hpf/r_y_data_reg_8_/D     -9.05  
    0:00:13   91434.7      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_hpf/r_y_data_reg_10_/D     -8.98  
    0:00:13   91434.7      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_hpf/r_y_data_reg_10_/D     -8.98  
    0:00:13   91436.0      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_hpf/r_y_data_reg_10_/D     -8.97  
    0:00:13   91437.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_hpf/r_y_data_reg_13_/D     -8.93  
    0:00:13   91438.7      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_hpf/r_y_data_reg_14_/D     -8.91  
    0:00:13   91440.0      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_hpf/r_y_data_reg_19_/D     -8.84  
    0:00:13   91441.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_hpf/r_y_data_reg_20_/D     -8.78  
    0:00:13   91441.7      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_hpf/r_x_data_reg_2_/D     -8.77  
    0:00:13   91441.7      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_hpf/r_x_data_reg_2_/D     -8.77  
    0:00:13   91442.0      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_hpf/r_x_data_reg_5_/D     -8.74  
    0:00:13   91442.0      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_hpf/r_x_data_reg_5_/D     -8.74  
    0:00:13   91442.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_hpf/r_x_data_reg_6_/D     -8.70  
    0:00:13   91442.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_hpf/r_x_data_reg_6_/D     -8.70  
    0:00:13   91442.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_hpf/r_x_data_reg_7_/D     -8.69  
    0:00:13   91442.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_hpf/r_x_data_reg_7_/D     -8.69  
    0:00:13   91442.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_hpf/r_x_data_reg_9_/D     -8.68  
    0:00:13   91442.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_hpf/r_x_data_reg_9_/D     -8.68  
    0:00:13   91443.7      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_hpf/r_x_data_reg_9_/D     -8.68  
    0:00:13   91445.0      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_hpf/r_x_data_reg_10_/D     -8.67  
    0:00:13   91445.0      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_hpf/r_x_data_reg_10_/D     -8.67  
    0:00:14   91445.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_hpf/r_x_data_reg_11_/D     -8.65  
    0:00:14   91445.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_hpf/r_x_data_reg_11_/D     -8.65  
    0:00:14   91445.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_hpf/r_x_data_reg_12_/D     -8.64  
    0:00:14   91445.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_hpf/r_x_data_reg_12_/D     -8.64  
    0:00:14   91445.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_hpf/r_x_data_reg_13_/D     -8.63  
    0:00:14   91445.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_hpf/r_x_data_reg_13_/D     -8.63  
    0:00:14   91446.7      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_hpf/r_x_data_reg_13_/D     -8.63  
    0:00:14   91446.7      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_hpf/r_x_data_reg_15_/D     -8.62  
    0:00:14   91446.7      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_hpf/r_x_data_reg_15_/D     -8.62  
    0:00:14   91447.0      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_hpf/r_x_data_reg_16_/D     -8.59  
    0:00:14   91447.0      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_hpf/r_x_data_reg_16_/D     -8.59  
    0:00:14   91448.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_hpf/o_X_DATA_READY_reg/D     -8.58  
    0:00:14   91448.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/r_y_data_reg_23_/D     -8.56  
    0:00:14   91448.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/r_y_data_reg_23_/D     -8.56  
    0:00:14   91449.7      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/r_y_data_reg_26_/D     -8.54  
    0:00:14   91451.0      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/r_y_data_reg_115_/D     -8.54  
    0:00:14   91452.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/r_y_data_reg_116_/D     -8.54  
    0:00:14   91453.7      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/r_y_data_reg_127_/D     -8.51  
    0:00:14   91455.0      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/r_x_data_reg_8_/D     -8.48  
    0:00:14   91455.0      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/r_x_data_reg_8_/D     -8.48  
    0:00:14   91456.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/r_x_data_reg_55_/D     -8.41  
    0:00:14   91457.7      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/r_x_data_reg_65_/D     -8.41  
    0:00:14   91459.0      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/r_x_data_reg_101_/D     -8.39  
    0:00:14   91460.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/r_x_data_reg_103_/D     -8.35  
    0:00:15   91461.7      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/r_x_data_reg_104_/D     -8.27  
    0:00:15   91463.0      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/r_x_data_reg_108_/D     -8.26  
    0:00:15   91464.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/r_x_data_reg_109_/D     -8.25  
    0:00:15   91465.7      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/r_y_data_reg_50_/D     -8.17  
    0:00:15   91467.0      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/r_y_data_reg_52_/D     -8.14  
    0:00:15   91468.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/r_y_data_reg_56_/D     -8.11  
    0:00:15   91469.7      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/r_y_data_reg_83_/D     -8.05  
    0:00:15   91471.0      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/r_y_data_reg_94_/D     -8.02  
    0:00:15   91471.0      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/r_y_data_reg_21_/D     -7.99  
    0:00:15   91471.0      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/r_y_data_reg_21_/D     -7.99  
    0:00:15   91471.0      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/r_y_data_reg_27_/D     -7.97  
    0:00:15   91471.0      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/r_y_data_reg_27_/D     -7.97  
    0:00:15   91472.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/r_x_data_reg_63_/D     -7.95  
    0:00:15   91473.7      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/r_y_data_reg_2_/D     -7.94  
    0:00:16   91474.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/r_y_data_reg_31_/D     -7.92  
    0:00:16   91474.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/r_y_data_reg_31_/D     -7.92  
    0:00:16   91475.7      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/r_y_data_reg_74_/D     -7.92  
    0:00:16   91477.0      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/r_y_data_reg_11_/D     -7.91  
    0:00:16   91478.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/r_x_data_reg_1_/D     -7.89  
    0:00:16   91478.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/r_x_data_reg_1_/D     -7.89  
    0:00:16   91479.0      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/r_x_data_reg_5_/D     -7.80  
    0:00:16   91479.0      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/r_x_data_reg_5_/D     -7.80  
    0:00:16   91480.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/r_x_data_reg_5_/D     -7.79  
    0:00:16   91481.7      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/r_x_data_reg_125_/D     -7.78  
    0:00:16   91483.0      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/r_y_data_reg_46_/D     -7.77  
    0:00:16   91484.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/r_y_data_reg_78_/D     -7.73  
    0:00:16   91485.7      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/r_y_data_reg_79_/D     -7.70  
    0:00:16   91487.0      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/r_y_data_reg_80_/D     -7.65  
    0:00:16   91488.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/r_y_data_reg_44_/D     -7.61  
    0:00:17   91489.7      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/r_y_data_reg_76_/D     -7.61  
    0:00:17   91491.0      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/r_x_data_reg_0_/D     -7.57  
    0:00:17   91491.0      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/r_x_data_reg_0_/D     -7.57  
    0:00:17   91492.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/r_x_data_reg_2_/D     -7.55  
    0:00:17   91492.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/r_x_data_reg_2_/D     -7.55  
    0:00:17   91493.7      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/r_x_data_reg_19_/D     -7.50  
    0:00:17   91493.7      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/r_x_data_reg_19_/D     -7.50  
    0:00:17   91495.0      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/r_x_data_reg_91_/D     -7.50  
    0:00:17   91496.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/r_x_data_reg_94_/D     -7.46  
    0:00:17   91497.7      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/r_x_data_reg_96_/D     -7.46  
    0:00:17   91499.0      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/r_x_data_reg_99_/D     -7.42  
    0:00:17   91500.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/r_x_data_reg_100_/D     -7.37  
    0:00:17   91501.7      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/r_x_data_reg_128_/D     -7.36  
    0:00:17   91503.0      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/r_x_data_reg_144_/D     -7.31  
    0:00:17   91504.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/r_x_data_reg_147_/D     -7.25  
    0:00:18   91505.7      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/r_x_data_reg_148_/D     -7.21  
    0:00:18   91507.0      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/r_x_data_reg_151_/D     -7.14  
    0:00:18   91511.7      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/r_x_data_reg_7_/D     -7.00  
    0:00:18   91511.7      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/r_x_data_reg_7_/D     -7.00  
    0:00:18   91513.0      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/r_x_data_reg_10_/D     -6.91  
    0:00:18   91513.0      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/r_x_data_reg_10_/D     -6.91  
    0:00:18   91514.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/r_x_data_reg_11_/D     -6.85  
    0:00:18   91514.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/r_x_data_reg_11_/D     -6.85  
    0:00:18   91515.7      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/r_x_data_reg_78_/D     -6.76  
    0:00:18   91517.0      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/r_x_data_reg_13_/D     -6.66  
    0:00:18   91517.0      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/r_x_data_reg_13_/D     -6.66  
    0:00:18   91518.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/r_x_data_reg_15_/D     -6.62  
    0:00:18   91518.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/r_x_data_reg_15_/D     -6.62  
    0:00:18   91519.7      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/r_x_data_reg_16_/D     -6.61  
    0:00:18   91519.7      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/r_x_data_reg_16_/D     -6.61  
    0:00:18   91521.0      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/r_x_data_reg_17_/D     -6.57  
    0:00:18   91521.0      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/r_x_data_reg_17_/D     -6.57  
    0:00:18   91522.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/r_x_data_reg_22_/D     -6.55  
    0:00:18   91522.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/r_x_data_reg_22_/D     -6.55  
    0:00:18   91523.7      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/r_x_data_reg_23_/D     -6.50  
    0:00:18   91523.7      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/r_x_data_reg_23_/D     -6.50  
    0:00:19   91525.0      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/r_x_data_reg_24_/D     -6.44  
    0:00:19   91525.0      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/r_x_data_reg_24_/D     -6.44  
    0:00:19   91526.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/r_x_data_reg_26_/D     -6.39  
    0:00:19   91526.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/r_x_data_reg_26_/D     -6.39  
    0:00:19   91527.7      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/r_x_data_reg_27_/D     -6.35  
    0:00:19   91527.7      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/r_x_data_reg_27_/D     -6.35  
    0:00:19   91529.0      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/r_x_data_reg_28_/D     -6.33  
    0:00:19   91529.0      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/r_x_data_reg_28_/D     -6.33  
    0:00:19   91530.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/r_x_data_reg_29_/D     -6.25  
    0:00:19   91530.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/r_x_data_reg_29_/D     -6.25  
    0:00:19   91531.7      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/r_x_data_reg_30_/D     -6.25  
    0:00:19   91531.7      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/r_x_data_reg_30_/D     -6.25  
    0:00:19   91533.0      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/r_x_data_reg_34_/D     -6.15  
    0:00:19   91534.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/r_x_data_reg_35_/D     -6.15  
    0:00:19   91535.7      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/r_x_data_reg_135_/D     -6.09  
    0:00:19   91537.0      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/r_x_data_reg_137_/D     -6.05  
    0:00:19   91538.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/r_x_data_reg_77_/D     -6.01  
    0:00:19   91543.0      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/r_x_data_reg_4_/D     -5.84  
    0:00:19   91543.0      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/r_x_data_reg_4_/D     -5.84  
    0:00:20   91544.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/r_x_data_reg_9_/D     -5.84  
    0:00:20   91544.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/r_x_data_reg_9_/D     -5.84  
    0:00:20   91545.7      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_lpf/r_y_data_reg_40_/D     -5.84  
    0:00:20   91546.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_lpf/r_x_data_reg_4_/D     -5.78  
    0:00:20   91546.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_lpf/r_x_data_reg_4_/D     -5.78  
    0:00:20   91547.7      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_lpf/r_x_data_reg_6_/D     -5.78  
    0:00:20   91547.7      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_lpf/r_x_data_reg_6_/D     -5.78  
    0:00:20   91548.0      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_lpf/r_x_data_reg_7_/D     -5.75  
    0:00:20   91548.0      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_lpf/r_x_data_reg_7_/D     -5.75  
    0:00:20   91548.0      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_lpf/r_x_data_reg_8_/D     -5.72  
    0:00:20   91548.0      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_lpf/r_x_data_reg_8_/D     -5.72  
    0:00:20   91548.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_lpf/r_x_data_reg_9_/D     -5.70  
    0:00:20   91548.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_lpf/r_x_data_reg_9_/D     -5.70  
    0:00:20   91548.7      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_lpf/r_x_data_reg_11_/D     -5.65  
    0:00:20   91548.7      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_lpf/r_x_data_reg_11_/D     -5.65  
    0:00:20   91548.0      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_lpf/r_x_data_reg_16_/D     -5.64  
    0:00:20   91548.0      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_lpf/r_x_data_reg_16_/D     -5.64  
    0:00:20   91549.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_lpf/r_x_data_reg_16_/D     -5.63  
    0:00:20   91549.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_lpf/r_x_data_reg_22_/D     -5.61  
    0:00:20   91549.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_lpf/r_x_data_reg_22_/D     -5.61  
    0:00:20   91549.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_lpf/r_x_data_reg_23_/D     -5.61  
    0:00:20   91549.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_lpf/r_x_data_reg_23_/D     -5.61  
    0:00:20   91549.7      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_lpf/r_x_data_reg_27_/D     -5.59  
    0:00:20   91549.7      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_lpf/r_x_data_reg_27_/D     -5.59  
    0:00:20   91551.0      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_lpf/r_x_data_reg_68_/D     -5.54  
    0:00:20   91552.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_lpf/r_x_data_reg_72_/D     -5.50  
    0:00:20   91553.7      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_lpf/r_x_data_reg_83_/D     -5.49  
    0:00:20   91555.0      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_lpf/r_x_data_reg_84_/D     -5.46  
    0:00:20   91556.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_lpf/r_x_data_reg_93_/D     -5.45  
    0:00:20   91557.7      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_lpf/r_y_data_reg_0_/D     -5.33  
    0:00:20   91559.0      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_lpf/r_y_data_reg_1_/D     -5.20  
    0:00:20   91560.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_lpf/r_y_data_reg_2_/D     -5.11  
    0:00:20   91564.0      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_lpf/r_y_data_reg_3_/D     -4.97  
    0:00:20   91565.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_lpf/r_y_data_reg_4_/D     -4.91  
    0:00:20   91566.7      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_lpf/r_y_data_reg_5_/D     -4.82  
    0:00:20   91568.0      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_lpf/r_y_data_reg_6_/D     -4.81  
    0:00:20   91568.0      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_lpf/r_y_data_reg_6_/D     -4.81  
    0:00:20   91569.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_lpf/r_y_data_reg_8_/D     -4.76  
    0:00:20   91570.7      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_lpf/r_y_data_reg_9_/D     -4.72  
    0:00:21   91572.0      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_lpf/r_y_data_reg_23_/D     -4.69  
    0:00:21   91572.0      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_lpf/r_y_data_reg_23_/D     -4.69  
    0:00:21   91573.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_lpf/r_y_data_reg_26_/D     -4.68  
    0:00:21   91573.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_lpf/r_y_data_reg_26_/D     -4.68  
    0:00:21   91573.7      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_lpf/r_x_data_reg_3_/D     -4.62  
    0:00:21   91573.7      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_lpf/r_x_data_reg_3_/D     -4.62  
    0:00:21   91575.0      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_lpf/r_x_data_reg_32_/D     -4.62  
    0:00:21   91576.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_lpf/o_X_DATA_READY_reg/D     -4.51  
    0:00:21   91577.7      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg_12_/D     -4.50  
    0:00:21   91579.0      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg_13_/D     -4.48  
    0:00:21   91580.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg_17_/D     -4.48  
    0:00:21   91581.7      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg_20_/D     -4.45  
    0:00:21   91583.0      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg_22_/D     -4.45  
    0:00:21   91584.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg_28_/D     -4.44  
    0:00:21   91585.7      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/converter_i2f/z_reg_11_/D     -4.40  
    0:00:21   91585.7      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/converter_i2f/z_reg_11_/D     -4.40  
    0:00:21   91587.0      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/converter_i2f/z_reg_12_/D     -4.40  
    0:00:21   91587.0      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/converter_i2f/z_reg_12_/D     -4.40  
    0:00:21   91588.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/converter_i2f/z_reg_17_/D     -4.38  
    0:00:21   91588.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/converter_i2f/z_reg_17_/D     -4.38  
    0:00:21   91589.7      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/converter_i2f/z_reg_13_/D     -4.34  
    0:00:21   91589.7      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/converter_i2f/z_reg_13_/D     -4.34  
    0:00:21   91591.0      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/converter_i2f/z_reg_14_/D     -4.31  
    0:00:21   91591.0      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/converter_i2f/z_reg_14_/D     -4.31  
    0:00:21   91592.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/converter_i2f/z_reg_16_/D     -4.30  
    0:00:21   91592.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/converter_i2f/z_reg_16_/D     -4.30  
    0:00:21   91593.7      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/converter_i2f/z_reg_20_/D     -4.29  
    0:00:21   91593.7      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/converter_i2f/z_reg_20_/D     -4.29  
    0:00:21   91595.0      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/converter_i2f/z_reg_21_/D     -4.27  
    0:00:21   91595.0      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/converter_i2f/z_reg_21_/D     -4.27  
    0:00:21   91596.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/converter_i2f/a_reg_9_/D     -4.24  
    0:00:21   91596.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/converter_i2f/a_reg_9_/D     -4.24  
    0:00:21   91597.7      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/converter_i2f/a_reg_10_/D     -4.22  
    0:00:21   91597.7      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/converter_i2f/a_reg_10_/D     -4.22  
    0:00:21   91599.0      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/converter_i2f/a_reg_11_/D     -4.17  
    0:00:21   91599.0      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/converter_i2f/a_reg_11_/D     -4.17  
    0:00:21   91600.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/converter_i2f/a_reg_17_/D     -4.15  
    0:00:21   91600.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/converter_i2f/a_reg_17_/D     -4.15  
    0:00:21   91601.7      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/converter_i2f/a_reg_20_/D     -4.13  
    0:00:21   91601.7      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/converter_i2f/a_reg_20_/D     -4.13  
    0:00:21   91603.0      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/converter_i2f/a_reg_29_/D     -4.10  
    0:00:21   91603.0      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/converter_i2f/a_reg_29_/D     -4.10  
    0:00:21   91604.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/converter_i2f/a_reg_30_/D     -4.08  
    0:00:21   91604.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/converter_i2f/a_reg_30_/D     -4.08  
    0:00:21   91605.7      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/converter_i2f/z_reg_31_/D     -4.07  
    0:00:21   91607.0      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg_7_/D     -4.05  
    0:00:21   91608.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg_10_/D     -4.02  
    0:00:21   91609.7      0.00       0.0    2045.3 khu_sensor_top/uart_controller/uart_rx/r_Rx_Byte_reg_7_/D     -3.99  
    0:00:21   91611.0      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_hpf/mult/a_reg_0_/D     -3.98  
    0:00:21   91611.0      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_hpf/mult/a_reg_0_/D     -3.98  
    0:00:21   91612.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_hpf/mult/a_reg_11_/D     -3.98  
    0:00:21   91612.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_hpf/mult/a_reg_11_/D     -3.98  
    0:00:21   91613.7      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_hpf/mult/a_reg_14_/D     -3.97  
    0:00:21   91613.7      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_hpf/mult/a_reg_14_/D     -3.97  
    0:00:21   91615.0      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_hpf/mult/a_reg_16_/D     -3.97  
    0:00:21   91615.0      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_hpf/mult/a_reg_16_/D     -3.97  
    0:00:21   91616.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_hpf/mult/a_reg_17_/D     -3.97  
    0:00:21   91616.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_hpf/mult/a_reg_17_/D     -3.97  
    0:00:21   91617.7      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_hpf/mult/a_reg_24_/D     -3.96  
    0:00:21   91617.7      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_hpf/mult/a_reg_24_/D     -3.96  
    0:00:21   91619.0      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_hpf/mult/b_reg_0_/D     -3.89  
    0:00:21   91619.0      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_hpf/mult/b_reg_0_/D     -3.89  
    0:00:21   91620.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_hpf/mult/b_reg_2_/D     -3.85  
    0:00:21   91620.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_hpf/mult/b_reg_2_/D     -3.85  
    0:00:21   91621.7      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_hpf/mult/b_reg_3_/D     -3.81  
    0:00:21   91621.7      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_hpf/mult/b_reg_3_/D     -3.81  
    0:00:21   91623.0      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_hpf/mult/b_reg_4_/D     -3.77  
    0:00:21   91623.0      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_hpf/mult/b_reg_4_/D     -3.77  
    0:00:21   91624.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_hpf/mult/b_reg_5_/D     -3.71  
    0:00:21   91624.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_hpf/mult/b_reg_5_/D     -3.71  
    0:00:21   91625.7      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_hpf/mult/b_reg_6_/D     -3.71  
    0:00:21   91625.7      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_hpf/mult/b_reg_6_/D     -3.71  
    0:00:21   91627.0      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_hpf/mult/b_reg_7_/D     -3.64  
    0:00:21   91627.0      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_hpf/mult/b_reg_7_/D     -3.64  
    0:00:21   91628.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_hpf/mult/b_reg_8_/D     -3.62  
    0:00:21   91628.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_hpf/mult/b_reg_8_/D     -3.62  
    0:00:21   91629.7      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_hpf/mult/b_reg_10_/D     -3.61  
    0:00:21   91629.7      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_hpf/mult/b_reg_10_/D     -3.61  
    0:00:21   91631.0      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_hpf/mult/b_reg_11_/D     -3.59  
    0:00:21   91631.0      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_hpf/mult/b_reg_11_/D     -3.59  
    0:00:21   91632.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_hpf/mult/b_reg_13_/D     -3.53  
    0:00:21   91632.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_hpf/mult/b_reg_13_/D     -3.53  
    0:00:22   91633.7      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_hpf/mult/b_reg_14_/D     -3.50  
    0:00:22   91633.7      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_hpf/mult/b_reg_14_/D     -3.50  
    0:00:22   91635.0      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_hpf/mult/b_reg_15_/D     -3.42  
    0:00:22   91635.0      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_hpf/mult/b_reg_15_/D     -3.42  
    0:00:22   91636.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_hpf/mult/b_reg_23_/D     -3.37  
    0:00:22   91636.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_hpf/mult/b_reg_23_/D     -3.37  
    0:00:22   91637.7      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_hpf/mult/b_reg_25_/D     -3.37  
    0:00:22   91637.7      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_hpf/mult/b_reg_25_/D     -3.37  
    0:00:22   91639.0      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_hpf/mult/b_reg_26_/D     -3.34  
    0:00:22   91639.0      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_hpf/mult/b_reg_26_/D     -3.34  
    0:00:22   91640.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_hpf/mult/b_reg_28_/D     -3.32  
    0:00:22   91640.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_hpf/mult/b_reg_28_/D     -3.32  
    0:00:22   91641.7      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_hpf/mult/b_reg_30_/D     -3.26  
    0:00:22   91641.7      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_hpf/mult/b_reg_30_/D     -3.26  
    0:00:22   91643.0      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_hpf/mult/b_reg_31_/D     -3.21  
    0:00:22   91643.0      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_hpf/mult/b_reg_31_/D     -3.21  
    0:00:22   91644.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_hpf/add/a_reg_17_/D     -3.21  
    0:00:22   91644.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_hpf/add/a_reg_17_/D     -3.21  
    0:00:22   91645.7      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_hpf/add/a_reg_18_/D     -3.17  
    0:00:22   91645.7      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_hpf/add/a_reg_18_/D     -3.17  
    0:00:22   91647.0      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_hpf/add/a_reg_19_/D     -3.14  
    0:00:22   91647.0      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_hpf/add/a_reg_19_/D     -3.14  
    0:00:22   91647.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_hpf/add/a_reg_20_/D     -3.13  
    0:00:22   91647.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_hpf/add/a_reg_20_/D     -3.13  
    0:00:22   91648.7      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_hpf/add/a_reg_23_/D     -3.09  
    0:00:22   91648.7      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_hpf/add/a_reg_23_/D     -3.09  
    0:00:22   91650.0      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_hpf/add/a_reg_24_/D     -3.07  
    0:00:22   91650.0      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_hpf/add/a_reg_24_/D     -3.07  
    0:00:22   91651.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_hpf/add/a_reg_25_/D     -3.06  
    0:00:22   91651.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_hpf/add/a_reg_25_/D     -3.06  
    0:00:22   91652.7      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_hpf/add/a_reg_28_/D     -3.06  
    0:00:22   91652.7      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_hpf/add/a_reg_28_/D     -3.06  
    0:00:22   91654.0      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_hpf/add/a_reg_30_/D     -3.05  
    0:00:22   91654.0      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_hpf/add/a_reg_30_/D     -3.05  
    0:00:22   91655.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_hpf/add/b_reg_0_/D     -3.00  
    0:00:22   91655.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_hpf/add/b_reg_0_/D     -3.00  
    0:00:22   91656.7      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_hpf/add/b_reg_1_/D     -2.95  
    0:00:22   91656.7      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_hpf/add/b_reg_1_/D     -2.95  
    0:00:22   91658.0      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_hpf/add/b_reg_2_/D     -2.91  
    0:00:22   91658.0      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_hpf/add/b_reg_2_/D     -2.91  
    0:00:22   91659.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_hpf/add/b_reg_3_/D     -2.86  
    0:00:22   91659.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_hpf/add/b_reg_3_/D     -2.86  
    0:00:22   91660.7      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_hpf/add/b_reg_6_/D     -2.84  
    0:00:22   91660.7      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_hpf/add/b_reg_6_/D     -2.84  
    0:00:22   91662.0      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_hpf/add/b_reg_8_/D     -2.82  
    0:00:22   91662.0      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_hpf/add/b_reg_8_/D     -2.82  
    0:00:22   91663.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_hpf/add/b_reg_9_/D     -2.74  
    0:00:22   91663.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_hpf/add/b_reg_9_/D     -2.74  
    0:00:22   91664.7      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_hpf/add/b_reg_12_/D     -2.69  
    0:00:22   91664.7      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_hpf/add/b_reg_12_/D     -2.69  
    0:00:22   91666.0      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_hpf/add/b_reg_14_/D     -2.67  
    0:00:22   91666.0      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_hpf/add/b_reg_14_/D     -2.67  
    0:00:22   91667.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_hpf/add/b_reg_15_/D     -2.64  
    0:00:22   91667.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_hpf/add/b_reg_15_/D     -2.64  
    0:00:22   91667.7      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_hpf/add/b_reg_18_/D     -2.60  
    0:00:22   91667.7      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_hpf/add/b_reg_18_/D     -2.60  
    0:00:22   91669.0      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_hpf/add/b_reg_19_/D     -2.54  
    0:00:22   91669.0      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_hpf/add/b_reg_19_/D     -2.54  
    0:00:22   91670.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_hpf/add/b_reg_20_/D     -2.48  
    0:00:22   91670.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_hpf/add/b_reg_20_/D     -2.48  
    0:00:22   91671.7      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_hpf/add/b_reg_21_/D     -2.48  
    0:00:22   91671.7      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_hpf/add/b_reg_21_/D     -2.48  
    0:00:22   91673.0      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_hpf/add/o_Z_reg_1_/D     -2.47  
    0:00:22   91674.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_hpf/add/o_Z_reg_11_/D     -2.46  
    0:00:22   91675.7      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_hpf/add/o_Z_reg_14_/D     -2.45  
    0:00:22   91677.0      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_hpf/add/o_Z_reg_19_/D     -2.45  
    0:00:22   91678.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_hpf/add/o_Z_reg_31_/D     -2.44  
    0:00:22   91679.7      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_hpf/add/a_reg_1_/D     -2.38  
    0:00:22   91679.7      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_hpf/add/a_reg_1_/D     -2.38  
    0:00:22   91681.0      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_hpf/add/a_reg_3_/D     -2.33  
    0:00:22   91681.0      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_hpf/add/a_reg_3_/D     -2.33  
    0:00:22   91682.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_hpf/add/a_reg_4_/D     -2.31  
    0:00:22   91682.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_hpf/add/a_reg_4_/D     -2.31  
    0:00:22   91683.7      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_hpf/add/a_reg_6_/D     -2.30  
    0:00:22   91683.7      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_hpf/add/a_reg_6_/D     -2.30  
    0:00:22   91685.0      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_hpf/add/a_reg_7_/D     -2.28  
    0:00:22   91685.0      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_hpf/add/a_reg_7_/D     -2.28  
    0:00:22   91686.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_hpf/add/a_reg_8_/D     -2.28  
    0:00:22   91686.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_hpf/add/a_reg_8_/D     -2.28  
    0:00:22   91687.7      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_hpf/add/a_reg_12_/D     -2.26  
    0:00:22   91687.7      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_hpf/add/a_reg_12_/D     -2.26  
    0:00:22   91689.0      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_hpf/add/a_reg_14_/D     -2.25  
    0:00:22   91689.0      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_hpf/add/a_reg_14_/D     -2.25  
    0:00:23   91690.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_hpf/add/a_reg_15_/D     -2.23  
    0:00:23   91690.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_hpf/add/a_reg_15_/D     -2.23  
    0:00:23   91691.7      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/mult_3/o_Z_reg_3_/D     -2.20  
    0:00:23   91693.0      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/mult_3/o_Z_reg_5_/D     -2.19  
    0:00:23   91694.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/mult_3/o_Z_reg_8_/D     -2.19  
    0:00:23   91695.7      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/mult_3/o_Z_reg_10_/D     -2.17  
    0:00:23   91697.0      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/mult_3/o_Z_reg_11_/D     -2.15  
    0:00:23   91698.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/mult_3/o_Z_reg_16_/D     -2.14  
    0:00:23   91699.7      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/mult_3/o_Z_reg_26_/D     -2.14  
    0:00:23   91701.0      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/mult_3/z_reg_6_/CRN     -2.13  
    0:00:23   91701.0      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/mult_3/z_reg_6_/CRN     -2.13  
    0:00:23   91702.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/mult_3/z_reg_7_/CRN     -2.13  
    0:00:23   91702.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/mult_3/z_reg_7_/CRN     -2.13  
    0:00:23   91703.7      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/mult_3/a_reg_4_/D     -2.11  
    0:00:23   91703.7      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/mult_3/a_reg_4_/D     -2.11  
    0:00:23   91705.0      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/mult_3/a_reg_8_/D     -2.10  
    0:00:23   91705.0      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/mult_3/a_reg_8_/D     -2.10  
    0:00:23   91706.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/mult_3/a_reg_9_/D     -2.10  
    0:00:23   91706.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/mult_3/a_reg_9_/D     -2.10  
    0:00:23   91707.7      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/mult_3/a_reg_11_/D     -2.10  
    0:00:23   91707.7      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/mult_3/a_reg_11_/D     -2.10  
    0:00:23   91708.0      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/mult_3/a_reg_13_/D     -2.09  
    0:00:23   91708.0      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/mult_3/a_reg_13_/D     -2.09  
    0:00:23   91709.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/mult_3/a_reg_14_/D     -2.08  
    0:00:23   91709.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/mult_3/a_reg_14_/D     -2.08  
    0:00:23   91710.7      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/mult_3/a_reg_18_/D     -2.08  
    0:00:23   91710.7      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/mult_3/a_reg_18_/D     -2.08  
    0:00:23   91712.0      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/mult_3/b_reg_6_/D     -2.08  
    0:00:23   91712.0      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/mult_3/b_reg_6_/D     -2.08  
    0:00:23   91713.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/mult_3/b_reg_8_/D     -2.06  
    0:00:23   91713.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/mult_3/b_reg_8_/D     -2.06  
    0:00:23   91714.7      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/mult_3/b_reg_10_/D     -2.06  
    0:00:23   91714.7      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/mult_3/b_reg_10_/D     -2.06  
    0:00:23   91716.0      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/mult_3/b_reg_12_/D     -2.05  
    0:00:23   91716.0      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/mult_3/b_reg_12_/D     -2.05  
    0:00:23   91717.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/mult_3/b_reg_13_/D     -2.03  
    0:00:23   91717.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/mult_3/b_reg_13_/D     -2.03  
    0:00:24   91718.7      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/mult_3/b_reg_20_/D     -2.00  
    0:00:24   91718.7      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/mult_3/b_reg_20_/D     -2.00  
    0:00:24   91720.0      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/mult_2/z_reg_5_/CRN     -2.00  
    0:00:24   91720.0      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/mult_2/z_reg_5_/CRN     -2.00  
    0:00:24   91721.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/mult_2/z_reg_6_/CRN     -1.98  
    0:00:24   91721.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/mult_2/z_reg_6_/CRN     -1.98  
    0:00:24   91722.7      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/mult_2/z_reg_7_/CRN     -1.97  
    0:00:24   91722.7      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/mult_2/z_reg_7_/CRN     -1.97  
    0:00:24   91724.0      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/mult_2/z_reg_9_/CRN     -1.97  
    0:00:24   91724.0      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/mult_2/z_reg_9_/CRN     -1.97  
    0:00:24   91725.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/mult_2/z_reg_18_/CRN     -1.94  
    0:00:24   91725.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/mult_2/z_reg_18_/CRN     -1.94  
    0:00:24   91726.7      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/mult_2/z_reg_19_/CRN     -1.93  
    0:00:24   91726.7      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/mult_2/z_reg_19_/CRN     -1.93  
    0:00:24   91728.0      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/mult_2/z_reg_20_/CRN     -1.89  
    0:00:24   91728.0      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/mult_2/z_reg_20_/CRN     -1.89  
    0:00:24   91729.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/mult_2/z_s_reg/D     -1.85  
    0:00:24   91730.7      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/mult_2/o_Z_reg_22_/D     -1.85  
    0:00:24   91732.0      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/mult_2/a_reg_5_/D     -1.80  
    0:00:24   91732.0      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/mult_2/a_reg_5_/D     -1.80  
    0:00:24   91732.0      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/mult_2/a_reg_9_/D     -1.78  
    0:00:24   91732.0      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/mult_2/a_reg_9_/D     -1.78  
    0:00:24   91733.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/mult_2/b_reg_2_/D     -1.75  
    0:00:24   91733.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/mult_2/b_reg_2_/D     -1.75  
    0:00:24   91734.7      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/mult_2/b_reg_8_/D     -1.69  
    0:00:24   91734.7      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/mult_2/b_reg_8_/D     -1.69  
    0:00:24   91736.0      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/mult_2/b_reg_9_/D     -1.67  
    0:00:24   91736.0      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/mult_2/b_reg_9_/D     -1.67  
    0:00:24   91737.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/mult_2/b_reg_10_/D     -1.62  
    0:00:24   91737.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/mult_2/b_reg_10_/D     -1.62  
    0:00:24   91738.7      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/mult_2/b_reg_14_/D     -1.61  
    0:00:24   91738.7      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/mult_2/b_reg_14_/D     -1.61  
    0:00:24   91740.0      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/mult_2/b_reg_15_/D     -1.59  
    0:00:24   91740.0      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/mult_2/b_reg_15_/D     -1.59  
    0:00:24   91741.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/mult_2/b_reg_18_/D     -1.57  
    0:00:24   91741.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/mult_2/b_reg_18_/D     -1.57  
    0:00:24   91742.7      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/mult_2/b_reg_20_/D     -1.56  
    0:00:24   91742.7      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/mult_2/b_reg_20_/D     -1.56  
    0:00:25   91744.0      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/mult_2/b_reg_22_/D     -1.53  
    0:00:25   91744.0      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/mult_2/b_reg_22_/D     -1.53  
    0:00:25   91745.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/mult_1/b_reg_19_/D     -1.44  
    0:00:25   91745.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/mult_1/b_reg_19_/D     -1.44  
    0:00:25   91746.7      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/mult_1/b_reg_20_/D     -1.43  
    0:00:25   91746.7      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/mult_1/b_reg_20_/D     -1.43  
    0:00:25   91748.0      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/mult_1/b_reg_21_/D     -1.43  
    0:00:25   91748.0      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/mult_1/b_reg_21_/D     -1.43  
    0:00:25   91749.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/mult_1/b_reg_23_/D     -1.42  
    0:00:25   91749.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/mult_1/b_reg_23_/D     -1.42  
    0:00:25   91750.7      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/mult_1/b_reg_26_/D     -1.41  
    0:00:25   91750.7      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/mult_1/b_reg_26_/D     -1.41  
    0:00:25   91752.0      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/mult_1/a_reg_0_/D     -1.34  
    0:00:25   91752.0      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/mult_1/a_reg_0_/D     -1.34  
    0:00:25   91753.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/mult_1/a_reg_3_/D     -1.34  
    0:00:25   91753.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/mult_1/a_reg_3_/D     -1.34  
    0:00:25   91754.7      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/mult_1/a_reg_4_/D     -1.32  
    0:00:25   91754.7      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/mult_1/a_reg_4_/D     -1.32  
    0:00:25   91756.0      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/mult_1/a_reg_5_/D     -1.30  
    0:00:25   91756.0      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/mult_1/a_reg_5_/D     -1.30  
    0:00:25   91757.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/mult_1/a_reg_6_/D     -1.28  
    0:00:25   91757.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/mult_1/a_reg_6_/D     -1.28  
    0:00:26   91758.7      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/mult_1/a_reg_9_/D     -1.27  
    0:00:26   91758.7      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/mult_1/a_reg_9_/D     -1.27  
    0:00:26   91760.0      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/mult_1/a_reg_10_/D     -1.25  
    0:00:26   91760.0      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/mult_1/a_reg_10_/D     -1.25  
    0:00:26   91760.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/mult_1/a_reg_12_/D     -1.23  
    0:00:26   91760.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/mult_1/a_reg_12_/D     -1.23  
    0:00:26   91761.7      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/mult_1/a_reg_15_/D     -1.20  
    0:00:26   91761.7      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/mult_1/a_reg_15_/D     -1.20  
    0:00:26   91763.0      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/mult_1/a_reg_19_/D     -1.18  
    0:00:26   91763.0      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/mult_1/a_reg_19_/D     -1.18  
    0:00:26   91764.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/mult_1/a_reg_22_/D     -1.16  
    0:00:26   91764.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/mult_1/a_reg_22_/D     -1.16  
    0:00:26   91765.7      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/mult_1/a_reg_27_/D     -1.13  
    0:00:26   91765.7      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/mult_1/a_reg_27_/D     -1.13  
    0:00:26   91767.0      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/mult_1/a_reg_28_/D     -1.12  
    0:00:26   91767.0      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/mult_1/a_reg_28_/D     -1.12  
    0:00:26   91768.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/mult_1/b_reg_0_/D     -1.04  
    0:00:26   91768.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/mult_1/b_reg_0_/D     -1.04  
    0:00:26   91769.7      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/mult_1/b_reg_4_/D     -1.02  
    0:00:26   91769.7      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/mult_1/b_reg_4_/D     -1.02  
    0:00:26   91771.0      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/mult_1/b_reg_9_/D     -0.98  
    0:00:26   91771.0      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/mult_1/b_reg_9_/D     -0.98  
    0:00:26   91772.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/mult_1/b_reg_10_/D     -0.96  
    0:00:26   91772.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/mult_1/b_reg_10_/D     -0.96  
    0:00:26   91773.7      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/mult_1/b_reg_11_/D     -0.95  
    0:00:26   91773.7      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/mult_1/b_reg_11_/D     -0.95  
    0:00:27   91775.0      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/mult_1/b_reg_13_/D     -0.94  
    0:00:27   91775.0      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/mult_1/b_reg_13_/D     -0.94  
    0:00:27   91776.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/mult_1/b_reg_15_/D     -0.92  
    0:00:27   91776.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/mult_1/b_reg_15_/D     -0.92  
    0:00:27   91777.7      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/mult_1/b_reg_18_/D     -0.91  
    0:00:27   91777.7      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/mult_1/b_reg_18_/D     -0.91  
    0:00:27   91779.0      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/add_2/o_AB_ACK_reg/D     -0.88  
    0:00:27   91780.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/add_2/b_reg_19_/D     -0.86  
    0:00:27   91780.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/add_2/b_reg_19_/D     -0.86  
    0:00:27   91781.7      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/add_2/b_reg_25_/D     -0.86  
    0:00:27   91781.7      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/add_2/b_reg_25_/D     -0.86  
    0:00:27   91783.0      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/add_2/b_reg_27_/D     -0.85  
    0:00:27   91783.0      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/add_2/b_reg_27_/D     -0.85  
    0:00:27   91784.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/add_2/b_reg_30_/D     -0.84  
    0:00:27   91784.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/add_2/b_reg_30_/D     -0.84  
    0:00:27   91785.7      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/add_2/o_Z_reg_0_/D     -0.82  
    0:00:27   91787.0      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/add_2/o_Z_reg_14_/D     -0.80  
    0:00:27   91788.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/add_2/o_Z_reg_24_/D     -0.72  
    0:00:27   91789.7      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/add_2/a_reg_27_/D     -0.72  
    0:00:27   91789.7      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/add_2/a_reg_27_/D     -0.72  
    0:00:27   91791.0      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/add_2/b_reg_16_/D     -0.71  
    0:00:27   91791.0      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/add_2/b_reg_16_/D     -0.71  
    0:00:27   91792.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/add_1/o_Z_reg_15_/D     -0.69  
    0:00:27   91793.7      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/add_1/o_Z_reg_17_/D     -0.68  
    0:00:27   91795.0      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/add_1/b_s_reg/D     -0.65  
    0:00:27   91796.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_notch/add_1/a_s_reg/D     -0.61  
    0:00:28   91797.7      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_lpf/mult_2/a_reg_8_/D     -0.60  
    0:00:28   91797.7      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_lpf/mult_2/a_reg_8_/D     -0.60  
    0:00:28   91799.0      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_lpf/mult_2/a_reg_14_/D     -0.59  
    0:00:28   91799.0      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_lpf/mult_2/a_reg_14_/D     -0.59  
    0:00:28   91800.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_lpf/mult_2/a_reg_21_/D     -0.59  
    0:00:28   91800.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_lpf/mult_2/a_reg_21_/D     -0.59  
    0:00:28   91801.7      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_lpf/mult_2/b_reg_17_/D     -0.58  
    0:00:28   91801.7      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_lpf/mult_2/b_reg_17_/D     -0.58  
    0:00:28   91803.0      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_lpf/mult_2/b_reg_23_/D     -0.58  
    0:00:28   91803.0      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_lpf/mult_2/b_reg_23_/D     -0.58  
    0:00:28   91804.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_lpf/mult_2/b_reg_26_/D     -0.57  
    0:00:28   91804.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_lpf/mult_2/b_reg_26_/D     -0.57  
    0:00:28   91805.7      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_lpf/mult_1/z_reg_25_/D     -0.55  
    0:00:28   91807.0      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_lpf/add/a_reg_19_/D     -0.51  
    0:00:28   91807.0      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_lpf/add/a_reg_19_/D     -0.51  
    0:00:28   91808.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_lpf/add/a_reg_20_/D     -0.46  
    0:00:28   91808.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_lpf/add/a_reg_20_/D     -0.46  
    0:00:28   91809.7      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_lpf/add/a_reg_21_/D     -0.45  
    0:00:28   91809.7      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_lpf/add/a_reg_21_/D     -0.45  
    0:00:28   91809.7      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_lpf/add/a_reg_22_/D     -0.43  
    0:00:28   91809.7      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_lpf/add/a_reg_22_/D     -0.43  
    0:00:28   91811.0      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_lpf/add/a_reg_24_/D     -0.40  
    0:00:28   91811.0      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_lpf/add/a_reg_24_/D     -0.40  
    0:00:28   91812.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_lpf/add/a_reg_30_/D     -0.39  
    0:00:28   91812.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_lpf/add/a_reg_30_/D     -0.39  
    0:00:28   91813.7      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_lpf/add/b_reg_1_/D     -0.39  
    0:00:28   91813.7      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_lpf/add/b_reg_1_/D     -0.39  
    0:00:28   91815.0      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_lpf/add/b_reg_10_/D     -0.37  
    0:00:28   91815.0      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_lpf/add/b_reg_10_/D     -0.37  
    0:00:28   91816.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_lpf/add/b_reg_23_/D     -0.36  
    0:00:28   91816.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_lpf/add/b_reg_23_/D     -0.36  
    0:00:28   91817.7      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_lpf/add/b_reg_24_/D     -0.36  
    0:00:28   91817.7      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_lpf/add/b_reg_24_/D     -0.36  
    0:00:28   91819.0      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_lpf/add/b_reg_27_/D     -0.31  
    0:00:28   91819.0      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_lpf/add/b_reg_27_/D     -0.31  
    0:00:28   91819.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_lpf/add/o_Z_reg_8_/D     -0.29  
    0:00:28   91819.7      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_lpf/add/o_Z_reg_10_/D     -0.28  
    0:00:28   91820.0      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_lpf/add/o_Z_reg_11_/D     -0.27  
    0:00:28   91820.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_lpf/add/o_Z_reg_17_/D     -0.24  
    0:00:28   91820.7      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_lpf/add/o_Z_reg_19_/D     -0.23  
    0:00:28   91821.0      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_lpf/add/o_Z_reg_20_/D     -0.21  
    0:00:28   91821.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_lpf/add/o_Z_reg_24_/D     -0.20  
    0:00:28   91821.7      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_lpf/add/o_Z_reg_25_/D     -0.19  
    0:00:28   91822.0      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_lpf/add/o_Z_reg_29_/D     -0.18  
    0:00:28   91823.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_lpf/add/o_Z_reg_30_/D     -0.14  
    0:00:28   91824.7      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_lpf/add/o_Z_reg_22_/D     -0.10  
    0:00:28   91826.0      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_lpf/add/o_Z_reg_31_/D     -0.06  
    0:00:28   91827.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_lpf/add/a_reg_3_/D     -0.04  
    0:00:28   91827.3      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_lpf/add/a_reg_3_/D     -0.04  
    0:00:28   91828.7      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_lpf/add/a_reg_5_/D      0.00  
    0:00:28   91828.7      0.00       0.0    2045.3 khu_sensor_top/ads1292_filter/iir_lpf/add/a_reg_5_/D      0.00  

  Beginning Max Transition Fix
  -----------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:28   91830.0      0.00       0.0    2045.2 khu_sensor_top/ads1292_filter/iir_notch/r_x_data[106]      0.00  
    0:00:28   91830.0      0.00       0.0    2045.2 khu_sensor_top/ads1292_filter/iir_notch/r_x_data[106]      0.00  
    0:00:28   91831.3      0.00       0.0    2045.1 khu_sensor_top/ads1292_filter/iir_notch/r_x_data[104]      0.00  
    0:00:28   91832.3      0.00       0.0    2045.1 khu_sensor_top/ads1292_filter/iir_notch/add_2/o_Z[6]      0.00  
    0:00:28   91832.3      0.00       0.0    2045.1 khu_sensor_top/ads1292_filter/iir_notch/add_2/o_Z[6]      0.00  
    0:00:28   91832.3      0.00       0.0    2045.1 khu_sensor_top/ads1292_filter/iir_notch/add_2/o_Z[6]      0.00  
    0:00:29   91833.7      0.00       0.0    2045.0 khu_sensor_top/ads1292_filter/iir_hpf/mult/o_Z[7]      0.00  
    0:00:29   91833.7      0.00       0.0    2045.0 khu_sensor_top/ads1292_filter/iir_hpf/mult/o_Z[7]      0.00  
    0:00:29   91834.0      0.00       0.0    2045.0 khu_sensor_top/ads1292_filter/iir_hpf/mult/mult_x_1/n163      0.00  
    0:00:29   91834.3      0.00       0.0    2045.0 khu_sensor_top/ads1292_controller/n48      0.00  

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:29   91831.0      0.00       0.0    2045.0                                0.00  
    0:00:29   91827.7      0.00       0.0    2045.0                                0.00  
    0:00:29   91824.3      0.00       0.0    2045.0                                0.00  
    0:00:29   91823.0      0.00       0.0    2045.0                                0.00  
    0:00:30   91821.7      0.00       0.0    2045.0                                0.00  
    0:00:30   91821.7      0.00       0.0    2045.0                                0.00  
    0:00:30   91820.3      0.00       0.0    2045.0                                0.00  
    0:00:30   91818.7      0.00       0.0    2045.0                                0.00  
    0:00:30   91817.3      0.00       0.0    2045.0                                0.00  
    0:00:30   91816.0      0.00       0.0    2045.0                                0.00  
    0:00:31   91814.7      0.00       0.0    2045.0                                0.00  
    0:00:31   91813.3      0.00       0.0    2045.0                                0.00  
    0:00:31   91813.3      0.00       0.0    2045.0                                0.00  
    0:00:36   91812.0      0.00       0.0    2045.0                                0.00  
    0:00:36   91812.0      0.00       0.0    2045.0                                0.00  
    0:00:37   91810.7      0.00       0.0    2045.0                                0.00  
    0:00:37   91810.7      0.00       0.0    2045.0                                0.00  
    0:00:37   91809.0      0.00       0.0    2045.0                                0.00  
    0:00:37   91809.0      0.00       0.0    2045.0                                0.00  
    0:00:37   91807.7      0.00       0.0    2045.0                                0.00  
    0:00:37   91807.7      0.00       0.0    2045.0                                0.00  
    0:00:38   91806.3      0.00       0.0    2045.0                                0.00  
    0:00:38   91806.3      0.00       0.0    2045.0                                0.00  
    0:00:38   91805.0      0.00       0.0    2045.0                                0.00  
    0:00:38   91805.0      0.00       0.0    2045.0                                0.00  
    0:00:38   91803.7      0.00       0.0    2045.0                                0.00  
    0:00:38   91803.7      0.00       0.0    2045.0                                0.00  
    0:00:38   91802.0      0.00       0.0    2045.0                                0.00  
    0:00:38   91802.0      0.00       0.0    2045.0                                0.00  
    0:00:38   91800.7      0.00       0.0    2045.0                                0.00  
    0:00:40   91799.0      0.00       0.0    2045.0                                0.00  
    0:00:40   91798.3      0.00       0.0    2045.0                                0.00  
    0:00:40   91798.3      0.00       0.0    2045.0                                0.00  
    0:00:40   91797.7      0.00       0.0    2045.0                                0.00  
    0:00:40   91797.7      0.00       0.0    2045.0                                0.00  
    0:00:40   91797.3      0.00       0.0    2045.0                                0.00  
    0:00:40   91797.0      0.00       0.0    2045.0                                0.00  
    0:00:40   91795.7      0.00       0.0    2045.0                                0.00  
    0:00:40   91793.7      0.00       0.0    2045.0                                0.00  
    0:00:40   91793.0      0.00       0.0    2045.0                                0.00  
    0:00:40   91791.0      0.00       0.0    2045.0                                0.00  
    0:00:40   91790.0      0.00       0.0    2045.0                                0.00  
    0:00:40   91789.0      0.00       0.0    2045.0                                0.00  
    0:00:41   91787.7      0.00       0.0    2045.0                                0.00  
    0:00:41   91786.7      0.00       0.0    2045.0                                0.00  
    0:00:41   91785.7      0.00       0.0    2045.0                                0.00  
    0:00:41   91784.3      0.00       0.0    2045.0                                0.00  
    0:00:41   91783.3      0.00       0.0    2045.0                                0.00  
    0:00:41   91781.3      0.00       0.0    2045.0                                0.00  
    0:00:41   91781.3      0.00       0.0    2045.0                                0.00  
    0:00:41   91779.7      0.00       0.0    2045.0                                0.00  
    0:00:41   91779.7      0.00       0.0    2045.0                                0.00  
    0:00:41   91777.7      0.00       0.0    2045.0                                0.00  
    0:00:41   91776.7      0.00       0.0    2045.0                                0.00  
    0:00:41   91775.3      0.00       0.0    2045.0                                0.00  
    0:00:41   91775.0      0.00       0.0    2045.0                                0.00  
    0:00:41   91774.3      0.00       0.0    2045.0                                0.00  
    0:00:41   91773.7      0.00       0.0    2045.0                                0.00  
    0:00:41   91772.7      0.00       0.0    2045.0                                0.00  
    0:00:41   91772.3      0.00       0.0    2045.0                                0.00  
    0:00:41   91770.7      0.00       0.0    2045.0                                0.00  
    0:00:41   91769.0      0.00       0.0    2045.0                                0.00  
    0:00:41   91768.0      0.00       0.0    2045.0                                0.00  
    0:00:41   91764.0      0.00       0.0    2045.0                                0.00  
    0:00:41   91764.0      0.00       0.0    2045.0                                0.00  
    0:00:41   91764.0      0.00       0.0    2045.0                                0.00  
    0:00:41   91763.3      0.00       0.0    2045.0                                0.00  
    0:00:41   91762.7      0.00       0.0    2045.0                                0.00  
    0:00:41   91762.3      0.00       0.0    2045.0                                0.00  
    0:00:41   91760.3      0.00       0.0    2045.0                                0.00  
    0:00:41   91759.0      0.00       0.0    2045.0                                0.00  
    0:00:41   91757.3      0.00       0.0    2045.0                                0.00  
    0:00:41   91755.3      0.00       0.0    2045.0                                0.00  
    0:00:41   91755.3      0.00       0.0    2045.0                                0.00  
    0:00:41   91755.3      0.00       0.0    2045.0                                0.00  
    0:00:41   91755.0      0.00       0.0    2045.0                                0.00  
    0:00:41   91754.7      0.00       0.0    2045.0                                0.00  
    0:00:41   91752.0      0.00       0.0    2045.0                                0.00  
    0:00:41   91752.0      0.00       0.0    2045.0                                0.00  
    0:00:41   91752.0      0.00       0.0    2045.0                                0.00  
    0:00:41   91751.3      0.00       0.0    2045.0                                0.00  
    0:00:41   91750.3      0.00       0.0    2045.0                                0.00  
    0:00:41   91749.3      0.00       0.0    2045.0                                0.00  
    0:00:41   91748.3      0.00       0.0    2045.0                                0.00  
    0:00:41   91747.7      0.00       0.0    2045.0                                0.00  
    0:00:41   91745.0      0.00       0.0    2045.0                                0.00  
    0:00:41   91745.0      0.00       0.0    2045.0                                0.00  
    0:00:41   91745.0      0.00       0.0    2045.0                                0.00  
    0:00:41   91744.0      0.00       0.0    2045.0                                0.00  
    0:00:41   91742.7      0.00       0.0    2045.0                                0.00  
    0:00:41   91740.7      0.00       0.0    2045.0                                0.00  
    0:00:41   91740.7      0.00       0.0    2045.0                                0.00  
    0:00:41   91740.3      0.00       0.0    2045.0                                0.00  
    0:00:41   91739.3      0.00       0.0    2045.0                                0.00  
    0:00:41   91737.3      0.00       0.0    2045.0                                0.00  
    0:00:41   91735.3      0.00       0.0    2045.0                                0.00  
    0:00:41   91735.3      0.00       0.0    2045.0                                0.00  
    0:00:41   91733.3      0.00       0.0    2045.0                                0.00  
    0:00:41   91731.3      0.00       0.0    2045.0                                0.00  
    0:00:41   91729.3      0.00       0.0    2045.0                                0.00  
    0:00:41   91727.3      0.00       0.0    2045.0                                0.00  
    0:00:41   91726.3      0.00       0.0    2045.0                                0.00  
    0:00:41   91724.3      0.00       0.0    2045.0                                0.00  
    0:00:41   91722.3      0.00       0.0    2045.0                                0.00  
    0:00:41   91721.0      0.00       0.0    2045.0                                0.00  
    0:00:41   91719.0      0.00       0.0    2045.0                                0.00  
    0:00:41   91718.3      0.00       0.0    2045.0                                0.00  
    0:00:41   91717.3      0.00       0.0    2045.0                                0.00  
    0:00:41   91716.0      0.00       0.0    2045.0                                0.00  
    0:00:41   91715.0      0.00       0.0    2045.0                                0.00  
    0:00:41   91713.7      0.00       0.0    2045.0                                0.00  
    0:00:41   91713.7      0.00       0.0    2045.0                                0.00  
    0:00:41   91711.7      0.00       0.0    2045.0                                0.00  
    0:00:41   91710.7      0.00       0.0    2045.0                                0.00  
    0:00:41   91710.3      0.00       0.0    2045.0                                0.00  
    0:00:41   91708.3      0.00       0.0    2045.0                                0.00  
    0:00:41   91707.3      0.00       0.0    2045.0                                0.00  
    0:00:41   91705.3      0.00       0.0    2045.0                                0.00  
    0:00:41   91703.3      0.00       0.0    2045.0                                0.00  
    0:00:41   91701.3      0.00       0.0    2045.0                                0.00  
    0:00:41   91700.0      0.00       0.0    2045.0                                0.00  
    0:00:41   91696.0      0.00       0.0    2045.0                                0.00  
    0:00:41   91696.0      0.00       0.0    2045.0                                0.00  
    0:00:41   91695.3      0.00       0.0    2045.0                                0.00  
    0:00:41   91691.3      0.00       0.0    2045.0                                0.00  
    0:00:41   91691.3      0.00       0.0    2045.0                                0.00  
    0:00:41   91690.3      0.00       0.0    2045.0                                0.00  
    0:00:41   91688.3      0.00       0.0    2045.0                                0.00  
    0:00:41   91687.3      0.00       0.0    2045.0                                0.00  
    0:00:41   91686.3      0.00       0.0    2045.0                                0.00  
    0:00:41   91686.0      0.00       0.0    2045.0                                0.00  
    0:00:41   91685.7      0.00       0.0    2045.0                                0.00  
    0:00:41   91685.0      0.00       0.0    2045.0                                0.00  
    0:00:41   91683.3      0.00       0.0    2045.0                                0.00  
    0:00:41   91683.3      0.00       0.0    2045.0                                0.00  
    0:00:41   91683.3      0.00       0.0    2045.0                                0.00  
    0:00:41   91682.7      0.00       0.0    2045.0                                0.00  
    0:00:41   91682.3      0.00       0.0    2045.0                                0.00  
    0:00:41   91681.7      0.00       0.0    2045.0                                0.00  
    0:00:41   91681.0      0.00       0.0    2045.0                                0.00  
    0:00:41   91680.0      0.00       0.0    2045.0                                0.00  
    0:00:41   91680.0      0.00       0.0    2045.0                                0.00  
    0:00:41   91680.0      0.00       0.0    2045.0                                0.00  
    0:00:41   91679.0      0.00       0.0    2045.0                                0.00  
    0:00:41   91679.0      0.00       0.0    2045.0                                0.00  
    0:00:41   91678.0      0.00       0.0    2045.0                                0.00  
    0:00:41   91677.0      0.00       0.0    2045.0                                0.00  
    0:00:41   91676.0      0.00       0.0    2045.0                                0.00  
    0:00:41   91675.0      0.00       0.0    2045.0                                0.00  
    0:00:41   91673.7      0.00       0.0    2045.0                                0.00  
    0:00:41   91673.7      0.00       0.0    2045.0                                0.00  
    0:00:41   91673.7      0.00       0.0    2045.0                                0.00  
    0:00:41   91672.7      0.00       0.0    2045.0                                0.00  
    0:00:41   91672.7      0.00       0.0    2045.0                                0.00  
    0:00:41   91671.3      0.00       0.0    2045.0                                0.00  
    0:00:41   91671.3      0.00       0.0    2045.0                                0.00  
    0:00:41   91670.7      0.00       0.0    2045.0                                0.00  
    0:00:41   91669.3      0.00       0.0    2045.0                                0.00  
    0:00:41   91669.3      0.00       0.0    2045.0                                0.00  
    0:00:41   91666.0      0.00       0.0    2045.0                                0.00  
    0:00:41   91666.0      0.00       0.0    2045.0                                0.00  
    0:00:41   91665.7      0.00       0.0    2045.0                                0.00  
    0:00:41   91665.3      0.00       0.0    2045.0                                0.00  
    0:00:41   91665.0      0.00       0.0    2045.0                                0.00  
    0:00:41   91664.7      0.00       0.0    2045.0                                0.00  
    0:00:41   91664.3      0.00       0.0    2045.0                                0.00  
    0:00:41   91664.0      0.00       0.0    2045.0                                0.00  
    0:00:41   91663.7      0.00       0.0    2045.0                                0.00  
    0:00:42   91663.3      0.00       0.0    2045.0                                0.00  
    0:00:42   91663.0      0.00       0.0    2045.0                                0.00  
    0:00:42   91662.7      0.00       0.0    2045.0                                0.00  
    0:00:42   91662.3      0.00       0.0    2045.0                                0.00  
    0:00:42   91661.7      0.00       0.0    2045.0                                0.00  
    0:00:42   91661.3      0.00       0.0    2045.0                                0.00  
    0:00:42   91660.7      0.00       0.0    2045.0                                0.00  
    0:00:42   91660.7      0.00       0.0    2045.0                                0.00  
    0:00:42   91659.7      0.00       0.0    2045.0                                0.00  
    0:00:42   91659.3      0.00       0.0    2045.0                                0.00  
    0:00:42   91659.0      0.00       0.0    2045.0                                0.00  
    0:00:42   91658.3      0.00       0.0    2045.0                                0.00  
    0:00:42   91658.3      0.00       0.0    2045.0                                0.00  
    0:00:42   91658.0      0.00       0.0    2045.0                                0.00  
    0:00:42   91657.0      0.00       0.0    2045.0                                0.00  
    0:00:42   91657.0      0.00       0.0    2045.0                                0.00  
    0:00:42   91657.0      0.00       0.0    2045.0                                0.00  
    0:00:42   91656.7      0.00       0.0    2045.0                                0.00  
    0:00:42   91656.0      0.00       0.0    2045.0                                0.00  
    0:00:42   91656.0      0.00       0.0    2045.0                                0.00  
    0:00:42   91655.3      0.00       0.0    2045.0                                0.00  
    0:00:42   91655.3      0.00       0.0    2045.0                                0.00  
    0:00:42   91655.0      0.00       0.0    2045.0                                0.00  
    0:00:42   91654.7      0.00       0.0    2045.0                                0.00  
    0:00:42   91654.3      0.00       0.0    2045.0                                0.00  
    0:00:42   91654.0      0.00       0.0    2045.0                                0.00  
    0:00:42   91653.3      0.00       0.0    2045.0                                0.00  
    0:00:42   91653.3      0.00       0.0    2045.0                                0.00  
    0:00:42   91653.0      0.00       0.0    2045.0                                0.00  
    0:00:42   91652.7      0.00       0.0    2045.0                                0.00  
    0:00:42   91652.3      0.00       0.0    2045.0                                0.00  
    0:00:42   91652.0      0.00       0.0    2045.0                                0.00  
    0:00:42   91651.7      0.00       0.0    2045.0                                0.00  
    0:00:42   91651.0      0.00       0.0    2045.0                                0.00  
    0:00:42   91650.7      0.00       0.0    2045.0                                0.00  
    0:00:42   91650.0      0.00       0.0    2045.0                                0.00  
    0:00:42   91650.0      0.00       0.0    2045.0                                0.00  
    0:00:42   91649.7      0.00       0.0    2045.0                                0.00  
    0:00:42   91648.7      0.00       0.0    2045.0                                0.00  
    0:00:42   91648.7      0.00       0.0    2045.0                                0.00  
    0:00:42   91648.7      0.00       0.0    2045.0                                0.00  
    0:00:42   91648.3      0.00       0.0    2045.0                                0.00  
    0:00:42   91648.0      0.00       0.0    2045.0                                0.00  
    0:00:42   91647.7      0.00       0.0    2045.0                                0.00  
    0:00:42   91647.3      0.00       0.0    2045.0                                0.00  
    0:00:42   91647.0      0.00       0.0    2045.0                                0.00  
    0:00:42   91646.7      0.00       0.0    2045.0                                0.00  

  Beginning Post-DRC Delay Recovery
  ----------------------------------


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 6 routable metal layers
    Top most routable layer is set to be metal4
    This is considered as a 4-metal-layer design
    Reading library information from DB ...
Warning: Pin PAD of reference cell phis_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phic_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phob12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct24_p has no physical location. (APL-028)
  Reading misc information ...
    array <unit> has 0 vertical and 284 horizontal rows
    98 pre-routes for placement blockage/checking
    793 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
INFO: 0 pre-routes used for checking; 0 redundant shapes removed
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : khu_sensor_pad
  Version: N-2017.09
  Date   : Thu Nov 19 02:02:25 2020
****************************************
Std cell utilization: 41.57%  (274940/(661436-0))
(Non-fixed + Fixed)
Std cell utilization: 41.01%  (268735/(661436-6221))
(Non-fixed only)
Chip area:            661436   sites, bbox (187.62 187.62 1212.38 1210.02) um
Std cell area:        274940   sites, (non-fixed:268735 fixed:6205)
                      29675    cells, (non-fixed:28896  fixed:779)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      6221     sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       154 
Avg. std cell width:  4.56 um 
Site array:           unit     (width: 0.44 um, height: 3.60 um, rows: 284)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : khu_sensor_pad
  Version: N-2017.09
  Date   : Thu Nov 19 02:02:25 2020
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
MET1       none          ---         ---       via additive      ---
MET2       partial     7.20        1.80        via additive      ---
MET3       partial     10000.00    10000.00    via additive      ---
MET4       partial     10000.00    10000.00    via additive      ---
MET5       partial     10000.00    10000.00    via additive      ---
MET6       partial     10000.00    10000.00    via additive      ---

Total 1087 (out of 28896) illegal cells need to be legalized.
Legalizing 1087 illegal cells...
Starting legalizer.
Initial legalization:  10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.3 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.3 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.3 sec)
Legalization complete (1 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : khu_sensor_pad
  Version: N-2017.09
  Date   : Thu Nov 19 02:02:27 2020
****************************************

avg cell displacement:    0.903 um ( 0.25 row height)
max cell displacement:    3.627 um ( 1.01 row height)
std deviation:            0.669 um ( 0.19 row height)
number of cell moved:       765 cells (out of 28896 cells)

Total 0 cells has large displacement (e.g. > 10.800 um or 3 row height)

Warning: Pin PAD of reference cell phis_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phic_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phob12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct24_p has no physical location. (APL-028)

  On-Route Optimization Complete
  ------------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 6 routable metal layers
    Top most routable layer is set to be metal4
    This is considered as a 4-metal-layer design
    Reading library information from DB ...
Warning: Pin PAD of reference cell phis_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phic_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phob12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct24_p has no physical location. (APL-028)
  Reading misc information ...
    array <unit> has 0 vertical and 284 horizontal rows
    98 pre-routes for placement blockage/checking
    793 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
INFO: 0 pre-routes used for checking; 0 redundant shapes removed
[end initializing data for legality checker]
Warning: Die area is not integer multiples of min site height (3600), object's width and height(1400000,1400000). (PSYN-523)
Warning: Die area is not integer multiples of min site width (440), object's width and height(1400000,1400000). (PSYN-523)
Warning: Cell pad15 is not integer multiples of min site width (440), object's width and height(60000,137620). (PSYN-523)
Warning: Cell pad15 is not integer multiples of min site height (3600), object's width and height(137620,137620). (PSYN-523)
Warning: Cell pad14 is not integer multiples of min site width (440), object's width and height(60000,137620). (PSYN-523)
Note - message 'PSYN-523' limit (5) exceeded.  Remainder will be suppressed.

**************************************************** 
Check_legality: Report for Fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
**************************************************** 
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
****************************************************** 

****************************************************** 
Check_legality: Report for Non-fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
****************************************************** 
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
******************************************** 
Information: Zroute based route preservation is enabled. (ROPT-032)
Cell Min-Routing-Layer = MET1
Cell Max-Routing-Layer = MET4
Successfully merge 20 nets of total 20 nets.
Updating the database ...
Information: Updating database...
Cell Min-Routing-Layer = MET1
Cell Max-Routing-Layer = MET4
Split 407 nets of total 407 nets.
Updating the database ...
ROPT:    Main Optimization Done             Thu Nov 19 02:02:32 2020
GART: Updated design time.
GART: Transferring timing data to the router....
GART: Done transferring timing data to the router.
ROPT:    Running Main Eco Route             Thu Nov 19 02:02:34 2020
Cell Min-Routing-Layer = MET1
Cell Max-Routing-Layer = MET4
[ECO: Extraction] Elapsed real time: 0:00:03 
[ECO: Extraction] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:03
[ECO: Extraction] Stage (MB): Used   67  Alloctr   67  Proc    0 
[ECO: Extraction] Total (MB): Used   73  Alloctr   74  Proc 2598 
Num of eco nets = 32133
Num of open eco nets = 1650
[ECO: Init] Elapsed real time: 0:00:03 
[ECO: Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[ECO: Init] Stage (MB): Used   71  Alloctr   71  Proc    0 
[ECO: Init] Total (MB): Used   78  Alloctr   79  Proc 2598 
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   82  Alloctr   83  Proc 2598 
Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_mode                          :	 reserve_space       
-connect_within_pins_by_layer_name                      :	 {{MET1 via_wire_standard_cell_pins} }
-dbin_list_of_nets                                      :	 {}                  
-extraction_mode                                        :	 parallel            
-verbose_level                                          :	 0                   
-wide_macro_pin_as_fat_wire                             :	 true                

Printing options for 'set_route_zrt_global_options'
-crosstalk_driven                                       :	 true                
-timing_driven                                          :	 true                

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,1400.00,1400.00)
Number of routing layers = 6
layer MET1, dir Hor, min width = 0.16, min space = 0.16 pitch = 0.40
layer MET2, dir Ver, min width = 0.20, min space = 0.20 pitch = 0.44
layer MET3, dir Hor, min width = 0.20, min space = 0.20 pitch = 0.40
layer MET4, dir Ver, min width = 0.20, min space = 0.20 pitch = 0.44
layer MET5, dir Hor, min width = 0.20, min space = 0.20 pitch = 0.40
layer MET6, dir Ver, min width = 0.44, min space = 0.44 pitch = 0.88
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    7  Alloctr    7  Proc    0 
[End of Build Tech Data] Total (MB): Used   95  Alloctr   96  Proc 2598 
Net statistics:
Total number of nets     = 32133
Number of nets to route  = 1650
Number of single or zero port nets = 1
Number of nets with min-layer-mode soft = 720
Number of nets with min-layer-mode soft-cost-medium = 720
1555 nets are partially connected,
 of which 1555 are detail routed and 0 are global routed.
30482 nets are fully connected,
 of which 30482 are detail routed and 0 are global routed.
385 nets have non-default rule shield_130nm_rule
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used   10  Alloctr   10  Proc    0 
[End of Build All Nets] Total (MB): Used  105  Alloctr  106  Proc 2598 
Average gCell capacity  3.35	 on layer (1)	 MET1
Average gCell capacity  5.61	 on layer (2)	 MET2
Average gCell capacity  6.34	 on layer (3)	 MET3
Average gCell capacity  5.95	 on layer (4)	 MET4
Average gCell capacity  6.33	 on layer (5)	 MET5
Average gCell capacity  0.00	 on layer (6)	 MET6
Average number of tracks per gCell 9.00	 on layer (1)	 MET1
Average number of tracks per gCell 8.20	 on layer (2)	 MET2
Average number of tracks per gCell 9.00	 on layer (3)	 MET3
Average number of tracks per gCell 8.20	 on layer (4)	 MET4
Average number of tracks per gCell 9.00	 on layer (5)	 MET5
Average number of tracks per gCell 4.10	 on layer (6)	 MET6
Number of gCells = 905592
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    2  Proc    0 
[End of Build Congestion map] Total (MB): Used  106  Alloctr  109  Proc 2598 
Total stats:
[End of Build Data] Elapsed real time: 0:00:01 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Build Data] Stage (MB): Used   19  Alloctr   21  Proc    0 
[End of Build Data] Total (MB): Used  107  Alloctr  109  Proc 2598 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  107  Alloctr  109  Proc 2598 
Information: Using 1 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  107  Alloctr  109  Proc 2598 
Initial. Routing result:
Initial. Both Dirs: Overflow =  1385 Max = 10 GRCs =   666 (0.22%)
Initial. H routing: Overflow =   105 Max =  4 (GRCs =  1) GRCs =    91 (0.06%)
Initial. V routing: Overflow =  1279 Max = 10 (GRCs =  5) GRCs =   575 (0.38%)
Initial. MET1       Overflow =    45 Max =  2 (GRCs =  4) GRCs =    41 (0.03%)
Initial. MET2       Overflow =   568 Max = 10 (GRCs =  1) GRCs =   292 (0.19%)
Initial. MET3       Overflow =    60 Max =  4 (GRCs =  1) GRCs =    50 (0.03%)
Initial. MET4       Overflow =   711 Max = 10 (GRCs =  4) GRCs =   283 (0.19%)
Initial. MET5       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MET6       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
MET1     91.8 5.10 0.02 1.59 0.00 0.70 0.35 0.00 0.21 0.00 0.17 0.00 0.00 0.03
MET2     53.3 16.4 13.6 9.60 1.02 3.70 1.47 0.35 0.15 0.00 0.11 0.08 0.07 0.07
MET3     51.2 12.2 12.1 10.2 6.32 4.35 2.05 0.90 0.33 0.00 0.12 0.03 0.01 0.00
MET4     70.2 15.0 7.10 4.23 0.40 1.66 0.64 0.15 0.08 0.00 0.26 0.11 0.04 0.04
MET5     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MET6     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    73.9 9.62 6.41 4.97 1.48 2.02 0.87 0.27 0.15 0.00 0.13 0.04 0.02 0.03


Initial. Total Wire Length = 1110.96
Initial. Layer MET1 wire length = 23.09
Initial. Layer MET2 wire length = 474.40
Initial. Layer MET3 wire length = 569.71
Initial. Layer MET4 wire length = 43.76
Initial. Layer MET5 wire length = 0.00
Initial. Layer MET6 wire length = 0.00
Initial. Total Number of Contacts = 1444
Initial. Via VIA12 count = 857
Initial. Via VIA23 count = 574
Initial. Via VIA34 count = 13
Initial. Via VIA45 count = 0
Initial. Via VIA56 count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  107  Alloctr  109  Proc 2598 
phase1. Routing result:
phase1. Both Dirs: Overflow =  1384 Max = 10 GRCs =   665 (0.22%)
phase1. H routing: Overflow =   105 Max =  4 (GRCs =  1) GRCs =    91 (0.06%)
phase1. V routing: Overflow =  1278 Max = 10 (GRCs =  5) GRCs =   574 (0.38%)
phase1. MET1       Overflow =    45 Max =  2 (GRCs =  4) GRCs =    41 (0.03%)
phase1. MET2       Overflow =   568 Max = 10 (GRCs =  1) GRCs =   292 (0.19%)
phase1. MET3       Overflow =    60 Max =  4 (GRCs =  1) GRCs =    50 (0.03%)
phase1. MET4       Overflow =   710 Max = 10 (GRCs =  4) GRCs =   282 (0.19%)
phase1. MET5       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MET6       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
MET1     91.8 5.10 0.02 1.59 0.00 0.70 0.35 0.00 0.21 0.00 0.17 0.00 0.00 0.03
MET2     53.3 16.4 13.6 9.60 1.02 3.70 1.47 0.35 0.15 0.00 0.11 0.08 0.07 0.07
MET3     51.2 12.2 12.1 10.2 6.32 4.34 2.05 0.89 0.33 0.00 0.12 0.03 0.01 0.00
MET4     70.2 15.0 7.10 4.23 0.40 1.66 0.64 0.15 0.08 0.00 0.26 0.11 0.04 0.04
MET5     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MET6     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    73.9 9.62 6.41 4.97 1.48 2.01 0.87 0.27 0.15 0.00 0.13 0.04 0.02 0.03


phase1. Total Wire Length = 1111.16
phase1. Layer MET1 wire length = 23.09
phase1. Layer MET2 wire length = 474.40
phase1. Layer MET3 wire length = 569.91
phase1. Layer MET4 wire length = 43.76
phase1. Layer MET5 wire length = 0.00
phase1. Layer MET6 wire length = 0.00
phase1. Total Number of Contacts = 1444
phase1. Via VIA12 count = 857
phase1. Via VIA23 count = 574
phase1. Via VIA34 count = 13
phase1. Via VIA45 count = 0
phase1. Via VIA56 count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  107  Alloctr  109  Proc 2598 
phase2. Routing result:
phase2. Both Dirs: Overflow =  1384 Max = 10 GRCs =   665 (0.22%)
phase2. H routing: Overflow =   105 Max =  4 (GRCs =  1) GRCs =    91 (0.06%)
phase2. V routing: Overflow =  1278 Max = 10 (GRCs =  5) GRCs =   574 (0.38%)
phase2. MET1       Overflow =    45 Max =  2 (GRCs =  4) GRCs =    41 (0.03%)
phase2. MET2       Overflow =   568 Max = 10 (GRCs =  1) GRCs =   292 (0.19%)
phase2. MET3       Overflow =    60 Max =  4 (GRCs =  1) GRCs =    50 (0.03%)
phase2. MET4       Overflow =   710 Max = 10 (GRCs =  4) GRCs =   282 (0.19%)
phase2. MET5       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MET6       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
MET1     91.8 5.10 0.02 1.59 0.00 0.70 0.35 0.00 0.21 0.00 0.17 0.00 0.00 0.03
MET2     53.3 16.4 13.6 9.60 1.02 3.70 1.47 0.35 0.15 0.00 0.11 0.08 0.07 0.07
MET3     51.2 12.2 12.1 10.2 6.32 4.34 2.05 0.89 0.33 0.00 0.12 0.03 0.01 0.00
MET4     70.2 15.0 7.10 4.23 0.40 1.66 0.64 0.15 0.08 0.00 0.26 0.11 0.04 0.04
MET5     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MET6     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    73.9 9.62 6.41 4.97 1.48 2.01 0.87 0.27 0.15 0.00 0.13 0.04 0.02 0.03


phase2. Total Wire Length = 1111.16
phase2. Layer MET1 wire length = 23.09
phase2. Layer MET2 wire length = 474.40
phase2. Layer MET3 wire length = 569.91
phase2. Layer MET4 wire length = 43.76
phase2. Layer MET5 wire length = 0.00
phase2. Layer MET6 wire length = 0.00
phase2. Total Number of Contacts = 1444
phase2. Via VIA12 count = 857
phase2. Via VIA23 count = 574
phase2. Via VIA34 count = 13
phase2. Via VIA45 count = 0
phase2. Via VIA56 count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:01 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Whole Chip Routing] Stage (MB): Used   19  Alloctr   21  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  107  Alloctr  109  Proc 2598 

Congestion utilization per direction:
Average vertical track utilization   = 12.68 %
Peak    vertical track utilization   = 175.00 %
Average horizontal track utilization =  8.16 %
Peak    horizontal track utilization = 88.89 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   -6  Alloctr   -7  Proc    0 
[GR: Done] Total (MB): Used  103  Alloctr  105  Proc 2598 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:02 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[GR: Done] Stage (MB): Used   21  Alloctr   21  Proc    0 
[GR: Done] Total (MB): Used  103  Alloctr  105  Proc 2598 
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:02 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Global Routing] Stage (MB): Used    5  Alloctr    5  Proc    0 
[End of Global Routing] Total (MB): Used   87  Alloctr   88  Proc 2598 
[ECO: GR] Elapsed real time: 0:00:05 
[ECO: GR] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[ECO: GR] Stage (MB): Used   81  Alloctr   81  Proc    0 
[ECO: GR] Total (MB): Used   87  Alloctr   88  Proc 2598 

Start track assignment

Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_mode                          :	 reserve_space       
-connect_within_pins_by_layer_name                      :	 {{MET1 via_wire_standard_cell_pins} }
-dbin_list_of_nets                                      :	 {}                  
-extraction_mode                                        :	 parallel            
-verbose_level                                          :	 0                   
-wide_macro_pin_as_fat_wire                             :	 true                

Printing options for 'set_route_zrt_track_options'
-crosstalk_driven                                       :	 true                
-timing_driven                                          :	 true                

Information: Using 1 threads for routing. (ZRT-444)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    4  Alloctr    4  Proc    0 
[Track Assign: Read routes] Total (MB): Used   87  Alloctr   88  Proc 2598 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Number of wires with overlap after iteration 0 = 2623 of 4853


[Track Assign: Iteration 0] Elapsed real time: 0:00:01 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Track Assign: Iteration 0] Stage (MB): Used    5  Alloctr    5  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   89  Alloctr   90  Proc 2598 

Reroute to fix overlaps

Assign Horizontal partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

[Track Assign: Iteration 1] Elapsed real time: 0:00:03 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[Track Assign: Iteration 1] Stage (MB): Used    5  Alloctr    5  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   89  Alloctr   90  Proc 2598 

Number of wires with overlap after iteration 1 = 1656 of 3434


Wire length and via report:
---------------------------
Number of MET1 wires: 633 		 VIA01: 0
Number of MET2 wires: 1494 		 VIA12: 2204
Number of MET3 wires: 1239 		 VIA23: 1908
Number of MET4 wires: 68 		 VIA34: 121
Number of MET5 wires: 0 		 VIA45: 0
Number of MET6 wires: 0 		 VIA56: 0
Total number of wires: 3434 		 vias: 4233

Total MET1 wire length: 204.9
Total MET2 wire length: 1307.4
Total MET3 wire length: 1604.6
Total MET4 wire length: 149.7
Total MET5 wire length: 0.0
Total MET6 wire length: 0.0
Total wire length: 3266.6

Longest MET1 wire length: 2.2
Longest MET2 wire length: 20.4
Longest MET3 wire length: 37.8
Longest MET4 wire length: 32.4
Longest MET5 wire length: 0.0
Longest MET6 wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:03 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Done] Total (MB): Used   83  Alloctr   84  Proc 2598 
[ECO: CDR] Elapsed real time: 0:00:09 
[ECO: CDR] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:09
[ECO: CDR] Stage (MB): Used   76  Alloctr   77  Proc    0 
[ECO: CDR] Total (MB): Used   83  Alloctr   84  Proc 2598 
Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_mode                          :	 reserve_space       
-connect_within_pins_by_layer_name                      :	 {{MET1 via_wire_standard_cell_pins} }
-dbin_list_of_nets                                      :	 {}                  
-extraction_mode                                        :	 parallel            
-verbose_level                                          :	 0                   
-wide_macro_pin_as_fat_wire                             :	 true                

Printing options for 'set_route_zrt_detail_options'
-antenna                                                :	 false               
-default_gate_size                                      :	 0.020000            
-repair_shorts_over_macros_effort_level                 :	 low                 
-timing_driven                                          :	 true                
-use_default_width_for_min_area_min_len_stub            :	 true                

Total number of nets = 32133, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: uniform partition
Routed	42/1521 Partitions, Violations =	0
Routed	51/1521 Partitions, Violations =	0
Routed	52/1521 Partitions, Violations =	0
Routed	59/1521 Partitions, Violations =	0
Routed	61/1521 Partitions, Violations =	0
Routed	62/1521 Partitions, Violations =	0
Routed	71/1521 Partitions, Violations =	0
Routed	72/1521 Partitions, Violations =	0
Routed	73/1521 Partitions, Violations =	0
Routed	84/1521 Partitions, Violations =	0
Routed	85/1521 Partitions, Violations =	0
Routed	86/1521 Partitions, Violations =	0
Routed	97/1521 Partitions, Violations =	0
Routed	98/1521 Partitions, Violations =	0
Routed	99/1521 Partitions, Violations =	0
Routed	111/1521 Partitions, Violations =	0
Routed	112/1521 Partitions, Violations =	0
Routed	126/1521 Partitions, Violations =	0
Routed	127/1521 Partitions, Violations =	0
Routed	133/1521 Partitions, Violations =	0
Routed	142/1521 Partitions, Violations =	0
Routed	147/1521 Partitions, Violations =	0
Routed	159/1521 Partitions, Violations =	0
Routed	161/1521 Partitions, Violations =	0
Routed	168/1521 Partitions, Violations =	0
Routed	177/1521 Partitions, Violations =	0
Routed	182/1521 Partitions, Violations =	0
Routed	194/1521 Partitions, Violations =	0
Routed	196/1521 Partitions, Violations =	0
Routed	203/1521 Partitions, Violations =	0
Routed	214/1521 Partitions, Violations =	0
Routed	217/1521 Partitions, Violations =	0
Routed	224/1521 Partitions, Violations =	0
Routed	236/1521 Partitions, Violations =	0
Routed	238/1521 Partitions, Violations =	0
Routed	245/1521 Partitions, Violations =	0
Routed	258/1521 Partitions, Violations =	0
Routed	259/1521 Partitions, Violations =	0
Routed	266/1521 Partitions, Violations =	0
Routed	281/1521 Partitions, Violations =	0
Routed	282/1521 Partitions, Violations =	0
Routed	287/1521 Partitions, Violations =	0
Routed	294/1521 Partitions, Violations =	0
Routed	305/1521 Partitions, Violations =	0
Routed	308/1521 Partitions, Violations =	0
Routed	315/1521 Partitions, Violations =	0
Routed	330/1521 Partitions, Violations =	0
Routed	331/1521 Partitions, Violations =	0
Routed	336/1521 Partitions, Violations =	0
Routed	343/1521 Partitions, Violations =	0
Routed	355/1521 Partitions, Violations =	0
Routed	357/1521 Partitions, Violations =	1
Routed	364/1521 Partitions, Violations =	1
Routed	371/1521 Partitions, Violations =	5
Routed	383/1521 Partitions, Violations =	5
Routed	385/1521 Partitions, Violations =	4
Routed	392/1521 Partitions, Violations =	9
Routed	399/1521 Partitions, Violations =	5
Routed	411/1521 Partitions, Violations =	5
Routed	413/1521 Partitions, Violations =	5
Routed	420/1521 Partitions, Violations =	2
Routed	427/1521 Partitions, Violations =	7
Routed	440/1521 Partitions, Violations =	7
Routed	441/1521 Partitions, Violations =	7
Routed	448/1521 Partitions, Violations =	7
Routed	455/1521 Partitions, Violations =	4
Routed	469/1521 Partitions, Violations =	4
Routed	471/1521 Partitions, Violations =	4
Routed	476/1521 Partitions, Violations =	4
Routed	483/1521 Partitions, Violations =	3
Routed	490/1521 Partitions, Violations =	3
Routed	500/1521 Partitions, Violations =	15
Routed	504/1521 Partitions, Violations =	15
Routed	511/1521 Partitions, Violations =	16
Routed	518/1521 Partitions, Violations =	15
Routed	525/1521 Partitions, Violations =	25
Routed	532/1521 Partitions, Violations =	25
Routed	539/1521 Partitions, Violations =	25
Routed	546/1521 Partitions, Violations =	23
Routed	553/1521 Partitions, Violations =	23
Routed	566/1521 Partitions, Violations =	33
Routed	567/1521 Partitions, Violations =	33
Routed	574/1521 Partitions, Violations =	33
Routed	581/1521 Partitions, Violations =	39
Routed	588/1521 Partitions, Violations =	39
Routed	601/1521 Partitions, Violations =	39
Routed	602/1521 Partitions, Violations =	41
Routed	609/1521 Partitions, Violations =	51
Routed	616/1521 Partitions, Violations =	79
Routed	623/1521 Partitions, Violations =	79
Routed	636/1521 Partitions, Violations =	79
Routed	637/1521 Partitions, Violations =	77
Routed	644/1521 Partitions, Violations =	68
Routed	651/1521 Partitions, Violations =	45
Routed	658/1521 Partitions, Violations =	45
Routed	672/1521 Partitions, Violations =	45
Routed	673/1521 Partitions, Violations =	45
Routed	679/1521 Partitions, Violations =	45
Routed	686/1521 Partitions, Violations =	44
Routed	693/1521 Partitions, Violations =	44
Routed	709/1521 Partitions, Violations =	44
Routed	710/1521 Partitions, Violations =	44
Routed	714/1521 Partitions, Violations =	46
Routed	721/1521 Partitions, Violations =	42
Routed	728/1521 Partitions, Violations =	44
Routed	735/1521 Partitions, Violations =	44
Routed	747/1521 Partitions, Violations =	44
Routed	749/1521 Partitions, Violations =	44
Routed	756/1521 Partitions, Violations =	46
Routed	763/1521 Partitions, Violations =	42
Routed	770/1521 Partitions, Violations =	48
Routed	786/1521 Partitions, Violations =	48
Routed	787/1521 Partitions, Violations =	48
Routed	791/1521 Partitions, Violations =	48
Routed	798/1521 Partitions, Violations =	61
Routed	805/1521 Partitions, Violations =	80
Routed	812/1521 Partitions, Violations =	84
Routed	823/1521 Partitions, Violations =	84
Routed	826/1521 Partitions, Violations =	84
Routed	833/1521 Partitions, Violations =	88
Routed	840/1521 Partitions, Violations =	72
Routed	847/1521 Partitions, Violations =	77
Routed	860/1521 Partitions, Violations =	77
Routed	861/1521 Partitions, Violations =	77
Routed	868/1521 Partitions, Violations =	80
Routed	875/1521 Partitions, Violations =	72
Routed	882/1521 Partitions, Violations =	68
Routed	896/1521 Partitions, Violations =	68
Routed	897/1521 Partitions, Violations =	68
Routed	903/1521 Partitions, Violations =	68
Routed	910/1521 Partitions, Violations =	50
Routed	917/1521 Partitions, Violations =	54
Routed	931/1521 Partitions, Violations =	54
Routed	932/1521 Partitions, Violations =	54
Routed	938/1521 Partitions, Violations =	54
Routed	945/1521 Partitions, Violations =	65
Routed	952/1521 Partitions, Violations =	61
Routed	965/1521 Partitions, Violations =	61
Routed	966/1521 Partitions, Violations =	61
Routed	973/1521 Partitions, Violations =	72
Routed	980/1521 Partitions, Violations =	63
Routed	987/1521 Partitions, Violations =	63
Routed	998/1521 Partitions, Violations =	63
Routed	1001/1521 Partitions, Violations =	63
Routed	1008/1521 Partitions, Violations =	44
Routed	1015/1521 Partitions, Violations =	44
Routed	1030/1521 Partitions, Violations =	44
Routed	1031/1521 Partitions, Violations =	44
Routed	1036/1521 Partitions, Violations =	44
Routed	1043/1521 Partitions, Violations =	49
Routed	1050/1521 Partitions, Violations =	49
Routed	1061/1521 Partitions, Violations =	49
Routed	1064/1521 Partitions, Violations =	50
Routed	1071/1521 Partitions, Violations =	49
Routed	1078/1521 Partitions, Violations =	49
Routed	1090/1521 Partitions, Violations =	49
Routed	1092/1521 Partitions, Violations =	49
Routed	1099/1521 Partitions, Violations =	49
Routed	1106/1521 Partitions, Violations =	60
Routed	1120/1521 Partitions, Violations =	60
Routed	1121/1521 Partitions, Violations =	60
Routed	1127/1521 Partitions, Violations =	60
Routed	1134/1521 Partitions, Violations =	45
Routed	1148/1521 Partitions, Violations =	45
Routed	1149/1521 Partitions, Violations =	45
Routed	1155/1521 Partitions, Violations =	47
Routed	1162/1521 Partitions, Violations =	47
Routed	1175/1521 Partitions, Violations =	47
Routed	1176/1521 Partitions, Violations =	47
Routed	1183/1521 Partitions, Violations =	45
Routed	1190/1521 Partitions, Violations =	45
Routed	1201/1521 Partitions, Violations =	45
Routed	1204/1521 Partitions, Violations =	45
Routed	1211/1521 Partitions, Violations =	52
Routed	1226/1521 Partitions, Violations =	52
Routed	1227/1521 Partitions, Violations =	52
Routed	1232/1521 Partitions, Violations =	44
Routed	1239/1521 Partitions, Violations =	45
Routed	1250/1521 Partitions, Violations =	45
Routed	1253/1521 Partitions, Violations =	45
Routed	1260/1521 Partitions, Violations =	50
Routed	1272/1521 Partitions, Violations =	50
Routed	1274/1521 Partitions, Violations =	50
Routed	1281/1521 Partitions, Violations =	44
Routed	1294/1521 Partitions, Violations =	44
Routed	1296/1521 Partitions, Violations =	44
Routed	1302/1521 Partitions, Violations =	44
Routed	1317/1521 Partitions, Violations =	44
Routed	1318/1521 Partitions, Violations =	44
Routed	1323/1521 Partitions, Violations =	44
Routed	1337/1521 Partitions, Violations =	44
Routed	1338/1521 Partitions, Violations =	44
Routed	1344/1521 Partitions, Violations =	57
Routed	1356/1521 Partitions, Violations =	57
Routed	1358/1521 Partitions, Violations =	57
Routed	1374/1521 Partitions, Violations =	48
Routed	1375/1521 Partitions, Violations =	48
Routed	1379/1521 Partitions, Violations =	50
Routed	1391/1521 Partitions, Violations =	50
Routed	1393/1521 Partitions, Violations =	44
Routed	1407/1521 Partitions, Violations =	45
Routed	1408/1521 Partitions, Violations =	45
Routed	1422/1521 Partitions, Violations =	44
Routed	1423/1521 Partitions, Violations =	44
Routed	1436/1521 Partitions, Violations =	44
Routed	1437/1521 Partitions, Violations =	44
Routed	1449/1521 Partitions, Violations =	44
Routed	1450/1521 Partitions, Violations =	44
Routed	1461/1521 Partitions, Violations =	44
Routed	1472/1521 Partitions, Violations =	44
Routed	1473/1521 Partitions, Violations =	44
Routed	1482/1521 Partitions, Violations =	44

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	44
	Diff net spacing : 11
	Less than minimum area : 4
	Same net spacing : 4
	Short : 21
	Soft spacing (shielding) : 1
	Internal-only types : 3

[Iter 0] Elapsed real time: 0:00:22 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:22 total=0:00:22
[Iter 0] Stage (MB): Used   14  Alloctr   14  Proc    0 
[Iter 0] Total (MB): Used   97  Alloctr   99  Proc 2598 

End DR iteration 0 with 1521 parts

Start DR iteration 1: non-uniform partition
Routed	1/11 Partitions, Violations =	27
Routed	2/11 Partitions, Violations =	25
Routed	3/11 Partitions, Violations =	23
Routed	4/11 Partitions, Violations =	22
Routed	5/11 Partitions, Violations =	21
Routed	6/11 Partitions, Violations =	20
Routed	7/11 Partitions, Violations =	19
Routed	8/11 Partitions, Violations =	18
Routed	9/11 Partitions, Violations =	17
Routed	10/11 Partitions, Violations =	16
Routed	11/11 Partitions, Violations =	15

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	15
	Diff net spacing : 5
	Less than minimum area : 2
	Short : 8

[Iter 1] Elapsed real time: 0:00:22 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:22 total=0:00:22
[Iter 1] Stage (MB): Used   14  Alloctr   14  Proc    0 
[Iter 1] Total (MB): Used   97  Alloctr   99  Proc 2598 

End DR iteration 1 with 11 parts

Start DR iteration 2: non-uniform partition
Routed	1/1 Partitions, Violations =	15

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	15
	Diff net spacing : 5
	Less than minimum area : 2
	Short : 8

[Iter 2] Elapsed real time: 0:00:22 
[Iter 2] Elapsed cpu  time: sys=0:00:00 usr=0:00:22 total=0:00:22
[Iter 2] Stage (MB): Used   14  Alloctr   14  Proc    0 
[Iter 2] Total (MB): Used   97  Alloctr   99  Proc 2598 

End DR iteration 2 with 1 parts

Start DR iteration 3: non-uniform partition
Routed	1/1 Partitions, Violations =	15

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	15
	Diff net spacing : 5
	Less than minimum area : 2
	Short : 8

[Iter 3] Elapsed real time: 0:00:22 
[Iter 3] Elapsed cpu  time: sys=0:00:00 usr=0:00:22 total=0:00:22
[Iter 3] Stage (MB): Used   14  Alloctr   14  Proc    0 
[Iter 3] Total (MB): Used   97  Alloctr   99  Proc 2598 

End DR iteration 3 with 1 parts

Start DR iteration 4: non-uniform partition
Routed	1/1 Partitions, Violations =	15

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	15
	Diff net spacing : 5
	Less than minimum area : 2
	Short : 8

[Iter 4] Elapsed real time: 0:00:23 
[Iter 4] Elapsed cpu  time: sys=0:00:00 usr=0:00:22 total=0:00:23
[Iter 4] Stage (MB): Used   14  Alloctr   14  Proc    0 
[Iter 4] Total (MB): Used   97  Alloctr   99  Proc 2598 

End DR iteration 4 with 1 parts

Stop DR since reached max number of iterations

Information: Merged away 8 aligned/redundant DRCs. (ZRT-305)

DR finished with 7 violations


DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	7
	Diff net spacing : 1
	Less than minimum area : 2
	Short : 4


Total Wire Length =                    1165833 micron
Total Number of Contacts =             253229
Total Number of Wires =                211150
Total Number of PtConns =              2265
Total Number of Routed Wires =       211150
Total Routed Wire Length =           1165222 micron
Total Number of Routed Contacts =       253229
	Layer           MET1 :      57757 micron
	Layer           MET2 :     359582 micron
	Layer           MET3 :     505687 micron
	Layer           MET4 :     242807 micron
	Layer           MET5 :          0 micron
	Layer           MET6 :          0 micron
	Via           FVIA45 :          1
	Via            VIA34 :       1081
	Via        VIA34_2x1 :      26497
	Via   VIA34(rot)_1x2 :         17
	Via   VIA34(rot)_2x1 :          6
	Via        VIA34_1x2 :       3338
	Via            VIA23 :       5535
	Via       VIA23(rot) :          2
	Via        VIA23_1x2 :      74960
	Via   VIA23(rot)_2x1 :         29
	Via   VIA23(rot)_1x2 :        284
	Via        VIA23_2x1 :      25565
	Via            VIA12 :      78488
	Via       VIA12(rot) :       4280
	Via        VIA12_2x1 :       4252
	Via   VIA12(rot)_1x2 :       9094
	Via   VIA12(rot)_2x1 :       1626
	Via        VIA12_1x2 :      18174

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 64.70% (163843 / 253229 vias)
 
    Layer VIA1       = 28.60% (33146  / 115914  vias)
        Weight 1     = 28.60% (33146   vias)
        Un-optimized = 71.40% (82768   vias)
    Layer VIA2       = 94.79% (100838 / 106375  vias)
        Weight 1     = 94.79% (100838  vias)
        Un-optimized =  5.21% (5537    vias)
    Layer VIA3       = 96.51% (29858  / 30939   vias)
        Weight 1     = 96.51% (29858   vias)
        Un-optimized =  3.49% (1081    vias)
    Layer VIA4       = 100.00% (1      / 1       vias)
        Weight 1     = 100.00% (1       vias)
        Un-optimized =  0.00% (0       vias)
 
  Total double via conversion rate    = 64.70% (163842 / 253229 vias)
 
    Layer VIA1       = 28.60% (33146  / 115914  vias)
    Layer VIA2       = 94.79% (100838 / 106375  vias)
    Layer VIA3       = 96.51% (29858  / 30939   vias)
    Layer VIA4       =  0.00% (0      / 1       vias)
 
  The optimized via conversion rate based on total routed via count = 64.70% (163843 / 253229 vias)
 
    Layer VIA1       = 28.60% (33146  / 115914  vias)
        Weight 1     = 28.60% (33146   vias)
        Un-optimized = 71.40% (82768   vias)
    Layer VIA2       = 94.79% (100838 / 106375  vias)
        Weight 1     = 94.79% (100838  vias)
        Un-optimized =  5.21% (5537    vias)
    Layer VIA3       = 96.51% (29858  / 30939   vias)
        Weight 1     = 96.51% (29858   vias)
        Un-optimized =  3.49% (1081    vias)
    Layer VIA4       = 100.00% (1      / 1       vias)
        Weight 1     = 100.00% (1       vias)
        Un-optimized =  0.00% (0       vias)
 



Begin timing optimization in DR ...

Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_mode                          :	 reserve_space       
-connect_within_pins_by_layer_name                      :	 {{MET1 via_wire_standard_cell_pins} }
-dbin_list_of_nets                                      :	 {}                  
-extraction_mode                                        :	 parallel            
-verbose_level                                          :	 0                   
-wide_macro_pin_as_fat_wire                             :	 true                

Printing options for 'set_route_zrt_detail_options'
-antenna                                                :	 false               
-default_gate_size                                      :	 0.020000            
-repair_shorts_over_macros_effort_level                 :	 low                 
-timing_driven                                          :	 true                
-use_default_width_for_min_area_min_len_stub            :	 true                

[Dr init] Elapsed real time: 0:00:23 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:23 total=0:00:23
[Dr init] Stage (MB): Used    7  Alloctr    7  Proc    0 
[Dr init] Total (MB): Used   90  Alloctr   92  Proc 2598 

Begin timing soft drc check ...

Created 0 soft drcs


DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	7
[SOFT DRC] Elapsed real time: 0:00:00 
[SOFT DRC] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[SOFT DRC] Stage (MB): Used    0  Alloctr    0  Proc    0 
[SOFT DRC] Total (MB): Used   91  Alloctr   92  Proc 2598 
[DR] Elapsed real time: 0:00:23 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:23 total=0:00:23
[DR] Stage (MB): Used    3  Alloctr    2  Proc    0 
[DR] Total (MB): Used   86  Alloctr   87  Proc 2598 
[DR: Done] Elapsed real time: 0:00:23 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:23 total=0:00:23
[DR: Done] Stage (MB): Used    3  Alloctr    2  Proc    0 
[DR: Done] Total (MB): Used   86  Alloctr   87  Proc 2598 


Finished timing optimization in DR ...


Nets that have been changed:
Net 1 = khu_sensor_top/ads1292_filter/iir_lpf/add/n270
Net 2 = khu_sensor_top/ads1292_filter/iir_lpf/add/n271
Net 3 = khu_sensor_top/ads1292_filter/iir_lpf/add/n273
Net 4 = khu_sensor_top/ads1292_filter/iir_lpf/add/n274
Net 5 = khu_sensor_top/ads1292_filter/iir_lpf/add/n275
Net 6 = khu_sensor_top/ads1292_filter/iir_lpf/add/n276
Net 7 = khu_sensor_top/ads1292_filter/iir_lpf/add/n277
Net 8 = khu_sensor_top/ads1292_filter/iir_lpf/add/n278
Net 9 = khu_sensor_top/ads1292_filter/iir_lpf/add/DP_OP_46_236_7011/n28
Net 10 = khu_sensor_top/ads1292_filter/iir_notch/add_2/n181
Net 11 = khu_sensor_top/ads1292_filter/iir_notch/add_2/n182
Net 12 = khu_sensor_top/ads1292_filter/iir_notch/add_2/n184
Net 13 = khu_sensor_top/ads1292_filter/iir_notch/add_2/n185
Net 14 = khu_sensor_top/ads1292_filter/iir_notch/add_2/n186
Net 15 = khu_sensor_top/ads1292_filter/iir_notch/add_2/n187
Net 16 = khu_sensor_top/ads1292_filter/iir_notch/add_2/n188
Net 17 = khu_sensor_top/ads1292_filter/iir_notch/add_2/n190
Net 18 = khu_sensor_top/ads1292_filter/iir_notch/add_2/n192
Net 19 = khu_sensor_top/ads1292_filter/iir_notch/add_1/n176
Net 20 = khu_sensor_top/ads1292_filter/iir_notch/add_1/n177
Net 21 = khu_sensor_top/ads1292_filter/iir_lpf/mult_2/n70
Net 22 = khu_sensor_top/ads1292_filter/iir_lpf/mult_2/n71
Net 23 = khu_sensor_top/ads1292_filter/iir_lpf/mult_2/n72
Net 24 = khu_sensor_top/ads1292_filter/iir_lpf/mult_2/n74
Net 25 = khu_sensor_top/ads1292_filter/iir_lpf/mult_2/n76
Net 26 = khu_sensor_top/ads1292_filter/iir_lpf/mult_2/n78
Net 27 = khu_sensor_top/ads1292_filter/iir_lpf/mult_1/n110
Net 28 = khu_sensor_top/ads1292_filter/iir_lpf/add/n252
Net 29 = khu_sensor_top/ads1292_filter/iir_lpf/add/n253
Net 30 = khu_sensor_top/ads1292_filter/iir_lpf/add/n254
Net 31 = khu_sensor_top/ads1292_filter/iir_lpf/add/n255
Net 32 = khu_sensor_top/ads1292_filter/iir_lpf/add/n256
Net 33 = khu_sensor_top/ads1292_filter/iir_lpf/add/n257
Net 34 = khu_sensor_top/ads1292_filter/iir_lpf/add/n258
Net 35 = khu_sensor_top/ads1292_filter/iir_lpf/add/n259
Net 36 = khu_sensor_top/ads1292_filter/iir_lpf/add/n260
Net 37 = khu_sensor_top/ads1292_filter/iir_lpf/add/n261
Net 38 = khu_sensor_top/ads1292_filter/iir_lpf/add/n262
Net 39 = khu_sensor_top/ads1292_filter/iir_lpf/add/n263
Net 40 = khu_sensor_top/ads1292_filter/iir_lpf/add/n264
Net 41 = khu_sensor_top/ads1292_filter/iir_lpf/add/n265
Net 42 = khu_sensor_top/ads1292_filter/iir_lpf/add/n266
Net 43 = khu_sensor_top/ads1292_filter/iir_lpf/add/n267
Net 44 = khu_sensor_top/ads1292_filter/iir_lpf/add/n268
Net 45 = khu_sensor_top/ads1292_filter/iir_lpf/add/n269
Net 46 = khu_sensor_top/ads1292_filter/iir_notch/mult_2/n73
Net 47 = khu_sensor_top/ads1292_filter/iir_notch/mult_2/n74
Net 48 = khu_sensor_top/ads1292_filter/iir_notch/mult_2/n78
Net 49 = khu_sensor_top/ads1292_filter/iir_notch/mult_2/n81
Net 50 = khu_sensor_top/ads1292_filter/iir_notch/mult_2/n82
Net 51 = khu_sensor_top/ads1292_filter/iir_notch/mult_2/n84
Net 52 = khu_sensor_top/ads1292_filter/iir_notch/mult_2/n85
Net 53 = khu_sensor_top/ads1292_filter/iir_notch/mult_2/n88
Net 54 = khu_sensor_top/ads1292_filter/iir_notch/mult_2/n89
Net 55 = khu_sensor_top/ads1292_filter/iir_notch/mult_2/n90
Net 56 = khu_sensor_top/ads1292_filter/iir_notch/mult_2/n91
Net 57 = khu_sensor_top/ads1292_filter/iir_notch/mult_2/n92
Net 58 = khu_sensor_top/ads1292_filter/iir_notch/mult_1/n72
Net 59 = khu_sensor_top/ads1292_filter/iir_notch/mult_1/n74
Net 60 = khu_sensor_top/ads1292_filter/iir_notch/mult_1/n75
Net 61 = khu_sensor_top/ads1292_filter/iir_notch/mult_1/n76
Net 62 = khu_sensor_top/ads1292_filter/iir_notch/mult_1/n79
Net 63 = khu_sensor_top/ads1292_filter/iir_notch/mult_1/n80
Net 64 = khu_sensor_top/ads1292_filter/iir_notch/mult_1/n81
Net 65 = khu_sensor_top/ads1292_filter/iir_notch/mult_1/n82
Net 66 = khu_sensor_top/ads1292_filter/iir_notch/mult_1/n83
Net 67 = khu_sensor_top/ads1292_filter/iir_notch/mult_1/n84
Net 68 = khu_sensor_top/ads1292_filter/iir_notch/mult_1/n85
Net 69 = khu_sensor_top/ads1292_filter/iir_notch/mult_1/n88
Net 70 = khu_sensor_top/ads1292_filter/iir_notch/mult_1/n89
Net 71 = khu_sensor_top/ads1292_filter/iir_notch/mult_1/n90
Net 72 = khu_sensor_top/ads1292_filter/iir_notch/mult_1/n91
Net 73 = khu_sensor_top/ads1292_filter/iir_notch/mult_1/n94
Net 74 = khu_sensor_top/ads1292_filter/iir_notch/mult_1/n95
Net 75 = khu_sensor_top/ads1292_filter/iir_notch/mult_1/n98
Net 76 = khu_sensor_top/ads1292_filter/iir_notch/mult_1/n99
Net 77 = khu_sensor_top/ads1292_filter/iir_notch/mult_1/n100
Net 78 = khu_sensor_top/ads1292_filter/iir_notch/mult_1/n101
Net 79 = khu_sensor_top/ads1292_filter/iir_notch/mult_1/n102
Net 80 = khu_sensor_top/ads1292_filter/iir_notch/mult_1/n103
Net 81 = khu_sensor_top/ads1292_filter/iir_notch/mult_1/n104
Net 82 = khu_sensor_top/ads1292_filter/iir_notch/add_2/n193
Net 83 = khu_sensor_top/ads1292_filter/iir_notch/add_2/n180
Net 84 = khu_sensor_top/ads1292_filter/iir_hpf/add/n197
Net 85 = khu_sensor_top/ads1292_filter/iir_hpf/add/n198
Net 86 = khu_sensor_top/ads1292_filter/iir_hpf/add/n199
Net 87 = khu_sensor_top/ads1292_filter/iir_hpf/add/n200
Net 88 = khu_sensor_top/ads1292_filter/iir_hpf/add/n201
Net 89 = khu_sensor_top/ads1292_filter/iir_hpf/add/n202
Net 90 = khu_sensor_top/ads1292_filter/iir_hpf/add/n203
Net 91 = khu_sensor_top/ads1292_filter/iir_hpf/add/n204
Net 92 = khu_sensor_top/ads1292_filter/iir_hpf/add/n205
Net 93 = khu_sensor_top/ads1292_filter/iir_hpf/add/n206
Net 94 = khu_sensor_top/ads1292_filter/iir_hpf/add/n207
Net 95 = khu_sensor_top/ads1292_filter/iir_notch/mult_3/n35
Net 96 = khu_sensor_top/ads1292_filter/iir_notch/mult_3/n37
Net 97 = khu_sensor_top/ads1292_filter/iir_notch/mult_3/n41
Net 98 = khu_sensor_top/ads1292_filter/iir_notch/mult_3/n43
Net 99 = khu_sensor_top/ads1292_filter/iir_notch/mult_3/n45
Net 100 = khu_sensor_top/ads1292_filter/iir_notch/mult_3/n47
.... and 2370 other nets
Total number of changed nets = 2470 (out of 32133)

[DR: Done] Elapsed real time: 0:00:23 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:23 total=0:00:23
[DR: Done] Stage (MB): Used    2  Alloctr    2  Proc    0 
[DR: Done] Total (MB): Used   86  Alloctr   87  Proc 2598 
[ECO: DR] Elapsed real time: 0:00:32 
[ECO: DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:32 total=0:00:32
[ECO: DR] Stage (MB): Used   79  Alloctr   80  Proc    0 
[ECO: DR] Total (MB): Used   86  Alloctr   87  Proc 2598 

ECO Route finished with 0 open nets, of which 0 are frozen

ECO Route finished with 7 violations

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	7
	Diff net spacing : 1
	Less than minimum area : 2
	Short : 4



Total Wire Length =                    1165833 micron
Total Number of Contacts =             253229
Total Number of Wires =                211150
Total Number of PtConns =              2265
Total Number of Routed Wires =       211150
Total Routed Wire Length =           1165222 micron
Total Number of Routed Contacts =       253229
	Layer           MET1 :      57757 micron
	Layer           MET2 :     359582 micron
	Layer           MET3 :     505687 micron
	Layer           MET4 :     242807 micron
	Layer           MET5 :          0 micron
	Layer           MET6 :          0 micron
	Via           FVIA45 :          1
	Via            VIA34 :       1081
	Via        VIA34_2x1 :      26497
	Via   VIA34(rot)_1x2 :         17
	Via   VIA34(rot)_2x1 :          6
	Via        VIA34_1x2 :       3338
	Via            VIA23 :       5535
	Via       VIA23(rot) :          2
	Via        VIA23_1x2 :      74960
	Via   VIA23(rot)_2x1 :         29
	Via   VIA23(rot)_1x2 :        284
	Via        VIA23_2x1 :      25565
	Via            VIA12 :      78488
	Via       VIA12(rot) :       4280
	Via        VIA12_2x1 :       4252
	Via   VIA12(rot)_1x2 :       9094
	Via   VIA12(rot)_2x1 :       1626
	Via        VIA12_1x2 :      18174

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 64.70% (163843 / 253229 vias)
 
    Layer VIA1       = 28.60% (33146  / 115914  vias)
        Weight 1     = 28.60% (33146   vias)
        Un-optimized = 71.40% (82768   vias)
    Layer VIA2       = 94.79% (100838 / 106375  vias)
        Weight 1     = 94.79% (100838  vias)
        Un-optimized =  5.21% (5537    vias)
    Layer VIA3       = 96.51% (29858  / 30939   vias)
        Weight 1     = 96.51% (29858   vias)
        Un-optimized =  3.49% (1081    vias)
    Layer VIA4       = 100.00% (1      / 1       vias)
        Weight 1     = 100.00% (1       vias)
        Un-optimized =  0.00% (0       vias)
 
  Total double via conversion rate    = 64.70% (163842 / 253229 vias)
 
    Layer VIA1       = 28.60% (33146  / 115914  vias)
    Layer VIA2       = 94.79% (100838 / 106375  vias)
    Layer VIA3       = 96.51% (29858  / 30939   vias)
    Layer VIA4       =  0.00% (0      / 1       vias)
 
  The optimized via conversion rate based on total routed via count = 64.70% (163843 / 253229 vias)
 
    Layer VIA1       = 28.60% (33146  / 115914  vias)
        Weight 1     = 28.60% (33146   vias)
        Un-optimized = 71.40% (82768   vias)
    Layer VIA2       = 94.79% (100838 / 106375  vias)
        Weight 1     = 94.79% (100838  vias)
        Un-optimized =  5.21% (5537    vias)
    Layer VIA3       = 96.51% (29858  / 30939   vias)
        Weight 1     = 96.51% (29858   vias)
        Un-optimized =  3.49% (1081    vias)
    Layer VIA4       = 100.00% (1      / 1       vias)
        Weight 1     = 100.00% (1       vias)
        Un-optimized =  0.00% (0       vias)
 

Total number of nets = 32133
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 7
Total number of antenna violations = antenna checking not active
Total number of voltage-area violations = no voltage-areas defined
Total Wire Length =                    1165833 micron
Total Number of Contacts =             253229
Total Number of Wires =                211150
Total Number of PtConns =              2265
Total Number of Routed Wires =       211150
Total Routed Wire Length =           1165222 micron
Total Number of Routed Contacts =       253229
	Layer           MET1 :      57757 micron
	Layer           MET2 :     359582 micron
	Layer           MET3 :     505687 micron
	Layer           MET4 :     242807 micron
	Layer           MET5 :          0 micron
	Layer           MET6 :          0 micron
	Via           FVIA45 :          1
	Via            VIA34 :       1081
	Via        VIA34_2x1 :      26497
	Via   VIA34(rot)_1x2 :         17
	Via   VIA34(rot)_2x1 :          6
	Via        VIA34_1x2 :       3338
	Via            VIA23 :       5535
	Via       VIA23(rot) :          2
	Via        VIA23_1x2 :      74960
	Via   VIA23(rot)_2x1 :         29
	Via   VIA23(rot)_1x2 :        284
	Via        VIA23_2x1 :      25565
	Via            VIA12 :      78488
	Via       VIA12(rot) :       4280
	Via        VIA12_2x1 :       4252
	Via   VIA12(rot)_1x2 :       9094
	Via   VIA12(rot)_2x1 :       1626
	Via        VIA12_1x2 :      18174

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 64.70% (163843 / 253229 vias)
 
    Layer VIA1       = 28.60% (33146  / 115914  vias)
        Weight 1     = 28.60% (33146   vias)
        Un-optimized = 71.40% (82768   vias)
    Layer VIA2       = 94.79% (100838 / 106375  vias)
        Weight 1     = 94.79% (100838  vias)
        Un-optimized =  5.21% (5537    vias)
    Layer VIA3       = 96.51% (29858  / 30939   vias)
        Weight 1     = 96.51% (29858   vias)
        Un-optimized =  3.49% (1081    vias)
    Layer VIA4       = 100.00% (1      / 1       vias)
        Weight 1     = 100.00% (1       vias)
        Un-optimized =  0.00% (0       vias)
 
  Total double via conversion rate    = 64.70% (163842 / 253229 vias)
 
    Layer VIA1       = 28.60% (33146  / 115914  vias)
    Layer VIA2       = 94.79% (100838 / 106375  vias)
    Layer VIA3       = 96.51% (29858  / 30939   vias)
    Layer VIA4       =  0.00% (0      / 1       vias)
 
  The optimized via conversion rate based on total routed via count = 64.70% (163843 / 253229 vias)
 
    Layer VIA1       = 28.60% (33146  / 115914  vias)
        Weight 1     = 28.60% (33146   vias)
        Un-optimized = 71.40% (82768   vias)
    Layer VIA2       = 94.79% (100838 / 106375  vias)
        Weight 1     = 94.79% (100838  vias)
        Un-optimized =  5.21% (5537    vias)
    Layer VIA3       = 96.51% (29858  / 30939   vias)
        Weight 1     = 96.51% (29858   vias)
        Un-optimized =  3.49% (1081    vias)
    Layer VIA4       = 100.00% (1      / 1       vias)
        Weight 1     = 100.00% (1       vias)
        Un-optimized =  0.00% (0       vias)
 
Special ECO iteration 1 ended with 0 qualifying violations.
Topology ECO iteration 1 ended with 0 qualifying violations.
Updating the database ...
...updated 2470 nets
[ECO: End] Elapsed real time: 0:00:33 
[ECO: End] Elapsed cpu  time: sys=0:00:00 usr=0:00:33 total=0:00:33
[ECO: End] Stage (MB): Used    1  Alloctr    2  Proc    0 
[ECO: End] Total (MB): Used    8  Alloctr    9  Proc 2598 
Information: RC extraction has been freed. (PSYN-503)
ROPT:    Main Eco Route Done             Thu Nov 19 02:03:08 2020

  Loading design 'khu_sensor_pad'


Information: Setting a dont_touch attribute on net 'ADS1292_DRDY' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MISO' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_RXD' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_RSTN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/async_rstn_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'MPR121_SDA' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'MPR121_SCL' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_CSN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_START' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_RESET' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MOSI' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_SCLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_TXD' because it is connected to a pad cell. (PSYN-088)


Information: Library Manufacturing Grid(GridResolution) : 10
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 
Warning: Inconsistent library data found for layer GPOLY. (RCEX-018)
Information: Layer MET5 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer MET6 is ignored for resistance and capacitance computation. (RCEX-019)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
EKL_MT: total threadable CPU 7.05 seconds
EKL_MT: elapsed time 7 seconds
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction derate is 125/125(from scenario func1_wst). (RCEX-043)
Information: Extraction derate is 125/125(from scenario funccts_wst). (RCEX-043)
Information: Coupling capacitances are explicitly created. (RCEX-044)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Updating graph... (UID-83)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          true
Timing window analysis for SI:     false
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.37V) above low
                                   0.35 (0.37V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.25
************************************************************

Information: Updating design information... (UID-85)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          true
Timing window analysis for SI:     false
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.37V) above low
                                   0.35 (0.37V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.25
************************************************************

Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
 
****************************************
Report : qor
Design : khu_sensor_pad
Scenario(s): func1_wst
Version: N-2017.09
Date   : Thu Nov 19 02:03:37 2020
****************************************


  Scenario 'func1_wst'
  Timing Path Group '**clock_gating_default**'
  -----------------------------------
  Levels of Logic:              22.00
  Critical Path Length:          6.27
  Critical Path Slack:           2.41
  Critical Path Clk Period:     10.20
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'REGIN'
  -----------------------------------
  Levels of Logic:               1.00
  Critical Path Length:          1.63
  Critical Path Slack:           7.95
  Critical Path Clk Period:     20.40
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'REGOUT'
  -----------------------------------
  Levels of Logic:               3.00
  Critical Path Length:          4.79
  Critical Path Slack:           0.93
  Critical Path Clk Period:     10.20
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              39.00
  Critical Path Length:          9.52
  Critical Path Slack:          -0.02
  Critical Path Clk Period:     10.20
  Total Negative Slack:         -0.03
  No. of Violating Paths:        2.00
  Worst Hold Violation:         -0.02
  Total Hold Violation:         -0.18
  No. of Hold Violations:       27.00
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'clk_half'
  -----------------------------------
  Levels of Logic:               9.00
  Critical Path Length:          2.52
  Critical Path Slack:           4.04
  Critical Path Clk Period:     20.40
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:         -0.01
  Total Hold Violation:         -0.01
  No. of Hold Violations:        3.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:        284
  Hierarchical Port Count:       6556
  Leaf Cell Count:              29731
  Buf/Inv Cell Count:            6687
  Buf Cell Count:                1612
  Inv Cell Count:                5075
  CT Buf/Inv Cell Count:          543
  Combinational Cell Count:     24344
  Sequential Cell Count:         5387
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    54544.679619
  Noncombinational Area: 37101.999762
  Buf/Inv Area:           7055.005936
  Total Buffer Area:          2203.66
  Total Inverter Area:        4851.34
  Macro/Black Box Area:      0.000000
  Net Area:                850.106713
  Net XLength        :      588604.12
  Net YLength        :      600204.94
  -----------------------------------
  Cell Area:             91646.679381
  Design Area:           92496.786094
  Net Length        :      1188809.00


  Design Rules
  -----------------------------------
  Total Number of Nets:         32367
  Nets With Violations:            10
  Max Trans Violations:             0
  Max Cap Violations:               0
  Max Net Length Violations:       10
  -----------------------------------


  Hostname: vlsi-dist.khu.ac.kr

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:              146.45
  -----------------------------------------
  Overall Compile Time:              147.66
  Overall Compile Wall Clock Time:   147.99

  --------------------------------------------------------------------

  Scenario: func1_wst   WNS: 0.02  TNS: 0.03  Number of Violating Paths: 2  (with Crosstalk delta delays)
  Design  WNS: 0.02  TNS: 0.03  Number of Violating Paths: 2  (with Crosstalk delta delays)


  Scenario: func1_wst  (Hold)  WNS: 0.02  TNS: 0.19  Number of Violating Paths: 30  (with Crosstalk delta delays)
  Design (Hold)  WNS: 0.02  TNS: 0.19  Number of Violating Paths: 30  (with Crosstalk delta delays)

  --------------------------------------------------------------------



ROPT:    (SETUP) WNS: 0.0151 TNS: 0.0277  Number of Violating Path: 2
ROPT:    (HOLD) WNS: 0.0244 TNS: 0.1938  Number of Violating Path: 30
ROPT:    Number of DRC Violating Nets: 10
ROPT:    Number of Route Violation: 7 

  Beginning Postface Optimization for High Effort
  -----------------------------------------------

ROPT:    Running Postface Optimization             Thu Nov 19 02:03:37 2020

Warning: Pin PAD of reference cell phis_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phic_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phob12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct24_p has no physical location. (APL-028)
  Loading design 'khu_sensor_pad'


Information: Setting a dont_touch attribute on net 'ADS1292_DRDY' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MISO' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_RXD' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_RSTN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/async_rstn_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'MPR121_SDA' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'MPR121_SCL' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_CSN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_START' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_RESET' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MOSI' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_SCLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_TXD' because it is connected to a pad cell. (PSYN-088)


Information: Library Manufacturing Grid(GridResolution) : 10
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 

  Scenario: func1_wst   WNS: 0.02  TNS: 0.03  Number of Violating Paths: 2  (with Crosstalk delta delays)
  Design  WNS: 0.02  TNS: 0.03  Number of Violating Paths: 2  (with Crosstalk delta delays)

  Nets with DRC Violations: 10
  Total moveable cell area: 425676.2
  Total fixed cell area: 472231.9
  Total physical cell area: 897908.2
  Core area: (187620 187620 1212380 1210020)



  Scenario: func1_wst  (Hold)  WNS: 0.02  TNS: 0.19  Number of Violating Paths: 30  (with Crosstalk delta delays)
  Design (Hold)  WNS: 0.02  TNS: 0.19  Number of Violating Paths: 30  (with Crosstalk delta delays)

  Beginning On-Route Optimization 
  --------------------------------

Warning: Pin PAD of reference cell phis_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phic_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phob12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct24_p has no physical location. (APL-028)
  Crosstalk fixing is ON . Delta-delay: ON, Delta-Slew: OFF, Static-Noise: ON.


                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:11   91647.7      0.01       0.0    2021.3 khu_sensor_top/ads1292_filter/iir_hpf/add/sum_reg_27_/D     -0.19  
    0:00:11   91648.3      0.00       0.0    2021.3 khu_sensor_top/ads1292_filter/iir_notch/add_1/sum_reg_27_/D     -0.19  
    0:00:11   91649.0      0.00       0.0    2021.3 khu_sensor_top/ads1292_filter/iir_notch/add_1/sum_reg_27_/D     -0.19  


  Beginning Phase 1 Design Rule Fixing  (min_path)  (max_net_length)
  ------------------------------------

  Beginning Hold Fix Optimization
  --------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:11   91650.0      0.00       0.0    2021.3 khu_sensor_top/ads1292_controller/r_ads_reg_addr_reg_1_/D     -0.17  
    0:00:11   91650.0      0.00       0.0    2021.3 khu_sensor_top/ads1292_controller/r_ads_command_reg_5_/D     -0.17  
    0:00:11   91650.3      0.00       0.0    2021.3 khu_sensor_top/ads1292_controller/r_ads_command_reg_5_/D     -0.16  
    0:00:11   91650.3      0.00       0.0    2021.3 khu_sensor_top/ads1292_controller/r_ads_command_reg_6_/D     -0.16  
    0:00:11   91650.3      0.00       0.0    2021.3 khu_sensor_top/ads1292_controller/r_ads_command_reg_7_/D     -0.15  
    0:00:11   91650.3      0.00       0.0    2021.3 khu_sensor_top/mpr121_controller/r_i2c_reg_addr_reg_1_/D     -0.15  
    0:00:11   91651.3      0.00       0.0    2021.3 khu_sensor_top/mpr121_controller/r_i2c_reg_addr_reg_4_/D     -0.15  
    0:00:11   91655.0      0.00       0.0    2021.3 khu_sensor_top/ads1292_filter/iir_hpf/r_add_B_reg_3_/D     -0.14  
    0:00:11   91658.7      0.00       0.0    2021.3 khu_sensor_top/ads1292_filter/iir_hpf/r_add_B_reg_10_/D     -0.14  
    0:00:11   91662.0      0.00       0.0    2021.3 khu_sensor_top/ads1292_filter/iir_hpf/r_y_data_reg_11_/D     -0.13  
    0:00:11   91662.0      0.00       0.0    2021.3 khu_sensor_top/ads1292_filter/iir_hpf/r_x_data_reg_3_/D     -0.13  
    0:00:11   91662.3      0.00       0.0    2021.3 khu_sensor_top/ads1292_filter/iir_hpf/r_x_data_reg_7_/D     -0.12  
    0:00:11   91662.7      0.00       0.0    2021.3 khu_sensor_top/ads1292_filter/iir_hpf/r_x_data_reg_15_/D     -0.12  
    0:00:11   91663.7      0.00       0.0    2021.3 khu_sensor_top/ads1292_filter/iir_hpf/r_x_data_reg_17_/D     -0.11  
    0:00:11   91664.0      0.00       0.0    2021.3 khu_sensor_top/ads1292_filter/iir_hpf/r_x_data_reg_23_/D     -0.10  
    0:00:11   91664.0      0.00       0.0    2021.3 khu_sensor_top/ads1292_filter/iir_notch/add_1/o_Z_reg_23_/D     -0.10  
    0:00:12   91664.0      0.00       0.0    2021.3 khu_sensor_top/ads1292_filter/iir_lpf/mult_2/b_reg_18_/D     -0.10  

  Beginning Post-DRC Delay Recovery
  ----------------------------------


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 6 routable metal layers
    Top most routable layer is set to be metal4
    This is considered as a 4-metal-layer design
    Reading library information from DB ...
Warning: Pin PAD of reference cell phis_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phic_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phob12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct24_p has no physical location. (APL-028)
  Reading misc information ...
    array <unit> has 0 vertical and 284 horizontal rows
    98 pre-routes for placement blockage/checking
    793 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
INFO: 0 pre-routes used for checking; 0 redundant shapes removed
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : khu_sensor_pad
  Version: N-2017.09
  Date   : Thu Nov 19 02:03:49 2020
****************************************
Std cell utilization: 41.57%  (274992/(661436-0))
(Non-fixed + Fixed)
Std cell utilization: 41.02%  (268787/(661436-6221))
(Non-fixed only)
Chip area:            661436   sites, bbox (187.62 187.62 1212.38 1210.02) um
Std cell area:        274992   sites, (non-fixed:268787 fixed:6205)
                      29675    cells, (non-fixed:28896  fixed:779)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      6221     sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       156 
Avg. std cell width:  4.57 um 
Site array:           unit     (width: 0.44 um, height: 3.60 um, rows: 284)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : khu_sensor_pad
  Version: N-2017.09
  Date   : Thu Nov 19 02:03:49 2020
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
MET1       none          ---         ---       via additive      ---
MET2       partial     7.20        1.80        via additive      ---
MET3       partial     10000.00    10000.00    via additive      ---
MET4       partial     10000.00    10000.00    via additive      ---
MET5       partial     10000.00    10000.00    via additive      ---
MET6       partial     10000.00    10000.00    via additive      ---

Total 0 (out of 28896) illegal cells need to be legalized.

No cells needs to be legalized.
 
****************************************
  Report : Legalize Displacement
  Design : khu_sensor_pad
  Version: N-2017.09
  Date   : Thu Nov 19 02:03:49 2020
****************************************

No cell displacement.

Warning: Pin PAD of reference cell phis_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phic_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phob12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct24_p has no physical location. (APL-028)

  On-Route Optimization Complete
  ------------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 6 routable metal layers
    Top most routable layer is set to be metal4
    This is considered as a 4-metal-layer design
    Reading library information from DB ...
Warning: Pin PAD of reference cell phis_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phic_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phob12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct24_p has no physical location. (APL-028)
  Reading misc information ...
    array <unit> has 0 vertical and 284 horizontal rows
    98 pre-routes for placement blockage/checking
    793 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
INFO: 0 pre-routes used for checking; 0 redundant shapes removed
[end initializing data for legality checker]

**************************************************** 
Check_legality: Report for Fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
**************************************************** 
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
****************************************************** 

****************************************************** 
Check_legality: Report for Non-fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
****************************************************** 
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
******************************************** 
Information: Zroute based route preservation is enabled. (ROPT-032)
Information: Updating database...
ROPT:    Postface Optimization Done             Thu Nov 19 02:03:52 2020
GART: Updated design time.
GART: Transferring timing data to the router....
GART: Done transferring timing data to the router.
ROPT:    Running Postface Eco Route             Thu Nov 19 02:03:54 2020
Cell Min-Routing-Layer = MET1
Cell Max-Routing-Layer = MET4
[ECO: Extraction] Elapsed real time: 0:00:03 
[ECO: Extraction] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[ECO: Extraction] Stage (MB): Used   67  Alloctr   67  Proc    0 
[ECO: Extraction] Total (MB): Used   75  Alloctr   76  Proc 2660 
Num of eco nets = 32133
Num of open eco nets = 14
[ECO: Init] Elapsed real time: 0:00:03 
[ECO: Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[ECO: Init] Stage (MB): Used   71  Alloctr   71  Proc    0 
[ECO: Init] Total (MB): Used   79  Alloctr   80  Proc 2660 
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   83  Alloctr   84  Proc 2660 
Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_mode                          :	 reserve_space       
-connect_within_pins_by_layer_name                      :	 {{MET1 via_wire_standard_cell_pins} }
-dbin_list_of_nets                                      :	 {}                  
-extraction_mode                                        :	 parallel            
-verbose_level                                          :	 0                   
-wide_macro_pin_as_fat_wire                             :	 true                

Printing options for 'set_route_zrt_global_options'
-crosstalk_driven                                       :	 true                
-timing_driven                                          :	 true                

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,1400.00,1400.00)
Number of routing layers = 6
layer MET1, dir Hor, min width = 0.16, min space = 0.16 pitch = 0.40
layer MET2, dir Ver, min width = 0.20, min space = 0.20 pitch = 0.44
layer MET3, dir Hor, min width = 0.20, min space = 0.20 pitch = 0.40
layer MET4, dir Ver, min width = 0.20, min space = 0.20 pitch = 0.44
layer MET5, dir Hor, min width = 0.20, min space = 0.20 pitch = 0.40
layer MET6, dir Ver, min width = 0.44, min space = 0.44 pitch = 0.88
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    7  Alloctr    7  Proc    0 
[End of Build Tech Data] Total (MB): Used   96  Alloctr   97  Proc 2660 
Net statistics:
Total number of nets     = 32133
Number of nets to route  = 14
Number of single or zero port nets = 1
Number of nets with min-layer-mode soft = 720
Number of nets with min-layer-mode soft-cost-medium = 720
14 nets are partially connected,
 of which 14 are detail routed and 0 are global routed.
32118 nets are fully connected,
 of which 32118 are detail routed and 0 are global routed.
385 nets have non-default rule shield_130nm_rule
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    9  Alloctr    9  Proc    0 
[End of Build All Nets] Total (MB): Used  106  Alloctr  107  Proc 2660 
Average gCell capacity  3.35	 on layer (1)	 MET1
Average gCell capacity  5.61	 on layer (2)	 MET2
Average gCell capacity  6.34	 on layer (3)	 MET3
Average gCell capacity  5.95	 on layer (4)	 MET4
Average gCell capacity  6.33	 on layer (5)	 MET5
Average gCell capacity  0.00	 on layer (6)	 MET6
Average number of tracks per gCell 9.00	 on layer (1)	 MET1
Average number of tracks per gCell 8.20	 on layer (2)	 MET2
Average number of tracks per gCell 9.00	 on layer (3)	 MET3
Average number of tracks per gCell 8.20	 on layer (4)	 MET4
Average number of tracks per gCell 9.00	 on layer (5)	 MET5
Average number of tracks per gCell 4.10	 on layer (6)	 MET6
Number of gCells = 905592
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    2  Proc    0 
[End of Build Congestion map] Total (MB): Used  107  Alloctr  110  Proc 2660 
Total stats:
[End of Build Data] Elapsed real time: 0:00:01 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Build Data] Stage (MB): Used   19  Alloctr   21  Proc    0 
[End of Build Data] Total (MB): Used  108  Alloctr  111  Proc 2660 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  108  Alloctr  111  Proc 2660 
Information: Using 1 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  108  Alloctr  111  Proc 2660 
Initial. Routing result:
Initial. Both Dirs: Overflow =  1356 Max = 10 GRCs =   656 (0.22%)
Initial. H routing: Overflow =   105 Max =  4 (GRCs =  1) GRCs =    91 (0.06%)
Initial. V routing: Overflow =  1250 Max = 10 (GRCs =  5) GRCs =   565 (0.37%)
Initial. MET1       Overflow =    46 Max =  2 (GRCs =  4) GRCs =    42 (0.03%)
Initial. MET2       Overflow =   559 Max = 10 (GRCs =  1) GRCs =   286 (0.19%)
Initial. MET3       Overflow =    59 Max =  4 (GRCs =  1) GRCs =    49 (0.03%)
Initial. MET4       Overflow =   691 Max = 10 (GRCs =  4) GRCs =   279 (0.18%)
Initial. MET5       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MET6       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
MET1     91.8 5.08 0.02 1.59 0.00 0.70 0.35 0.00 0.20 0.00 0.16 0.00 0.00 0.03
MET2     53.3 16.4 13.6 9.60 1.03 3.72 1.47 0.35 0.15 0.00 0.11 0.08 0.07 0.07
MET3     51.2 12.1 12.2 10.2 6.30 4.37 2.07 0.91 0.33 0.00 0.13 0.02 0.01 0.00
MET4     70.2 15.0 7.10 4.24 0.40 1.67 0.65 0.15 0.08 0.00 0.26 0.11 0.04 0.04
MET5     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MET6     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    73.9 9.60 6.42 4.97 1.48 2.02 0.88 0.27 0.15 0.00 0.13 0.04 0.02 0.03


Initial. Total Wire Length = 7.04
Initial. Layer MET1 wire length = 0.00
Initial. Layer MET2 wire length = 0.00
Initial. Layer MET3 wire length = 7.04
Initial. Layer MET4 wire length = 0.00
Initial. Layer MET5 wire length = 0.00
Initial. Layer MET6 wire length = 0.00
Initial. Total Number of Contacts = 6
Initial. Via VIA12 count = 2
Initial. Via VIA23 count = 4
Initial. Via VIA34 count = 0
Initial. Via VIA45 count = 0
Initial. Via VIA56 count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  108  Alloctr  111  Proc 2660 
phase1. Routing result:
phase1. Both Dirs: Overflow =  1356 Max = 10 GRCs =   656 (0.22%)
phase1. H routing: Overflow =   105 Max =  4 (GRCs =  1) GRCs =    91 (0.06%)
phase1. V routing: Overflow =  1250 Max = 10 (GRCs =  5) GRCs =   565 (0.37%)
phase1. MET1       Overflow =    46 Max =  2 (GRCs =  4) GRCs =    42 (0.03%)
phase1. MET2       Overflow =   559 Max = 10 (GRCs =  1) GRCs =   286 (0.19%)
phase1. MET3       Overflow =    59 Max =  4 (GRCs =  1) GRCs =    49 (0.03%)
phase1. MET4       Overflow =   691 Max = 10 (GRCs =  4) GRCs =   279 (0.18%)
phase1. MET5       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MET6       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
MET1     91.8 5.08 0.02 1.59 0.00 0.70 0.35 0.00 0.20 0.00 0.16 0.00 0.00 0.03
MET2     53.3 16.4 13.6 9.60 1.03 3.72 1.47 0.35 0.15 0.00 0.11 0.08 0.07 0.07
MET3     51.2 12.1 12.2 10.2 6.30 4.37 2.07 0.91 0.33 0.00 0.13 0.02 0.01 0.00
MET4     70.2 15.0 7.10 4.24 0.40 1.67 0.65 0.15 0.08 0.00 0.26 0.11 0.04 0.04
MET5     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MET6     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    73.9 9.60 6.42 4.97 1.48 2.02 0.88 0.27 0.15 0.00 0.13 0.04 0.02 0.03


phase1. Total Wire Length = 7.04
phase1. Layer MET1 wire length = 0.00
phase1. Layer MET2 wire length = 0.00
phase1. Layer MET3 wire length = 7.04
phase1. Layer MET4 wire length = 0.00
phase1. Layer MET5 wire length = 0.00
phase1. Layer MET6 wire length = 0.00
phase1. Total Number of Contacts = 6
phase1. Via VIA12 count = 2
phase1. Via VIA23 count = 4
phase1. Via VIA34 count = 0
phase1. Via VIA45 count = 0
phase1. Via VIA56 count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  108  Alloctr  111  Proc 2660 
phase2. Routing result:
phase2. Both Dirs: Overflow =  1356 Max = 10 GRCs =   656 (0.22%)
phase2. H routing: Overflow =   105 Max =  4 (GRCs =  1) GRCs =    91 (0.06%)
phase2. V routing: Overflow =  1250 Max = 10 (GRCs =  5) GRCs =   565 (0.37%)
phase2. MET1       Overflow =    46 Max =  2 (GRCs =  4) GRCs =    42 (0.03%)
phase2. MET2       Overflow =   559 Max = 10 (GRCs =  1) GRCs =   286 (0.19%)
phase2. MET3       Overflow =    59 Max =  4 (GRCs =  1) GRCs =    49 (0.03%)
phase2. MET4       Overflow =   691 Max = 10 (GRCs =  4) GRCs =   279 (0.18%)
phase2. MET5       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MET6       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
MET1     91.8 5.08 0.02 1.59 0.00 0.70 0.35 0.00 0.20 0.00 0.16 0.00 0.00 0.03
MET2     53.3 16.4 13.6 9.60 1.03 3.72 1.47 0.35 0.15 0.00 0.11 0.08 0.07 0.07
MET3     51.2 12.1 12.2 10.2 6.30 4.37 2.07 0.91 0.33 0.00 0.13 0.02 0.01 0.00
MET4     70.2 15.0 7.10 4.24 0.40 1.67 0.65 0.15 0.08 0.00 0.26 0.11 0.04 0.04
MET5     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MET6     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    73.9 9.60 6.42 4.97 1.48 2.02 0.88 0.27 0.15 0.00 0.13 0.04 0.02 0.03


phase2. Total Wire Length = 7.04
phase2. Layer MET1 wire length = 0.00
phase2. Layer MET2 wire length = 0.00
phase2. Layer MET3 wire length = 7.04
phase2. Layer MET4 wire length = 0.00
phase2. Layer MET5 wire length = 0.00
phase2. Layer MET6 wire length = 0.00
phase2. Total Number of Contacts = 6
phase2. Via VIA12 count = 2
phase2. Via VIA23 count = 4
phase2. Via VIA34 count = 0
phase2. Via VIA45 count = 0
phase2. Via VIA56 count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:01 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Whole Chip Routing] Stage (MB): Used   19  Alloctr   21  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  108  Alloctr  111  Proc 2660 

Congestion utilization per direction:
Average vertical track utilization   = 12.70 %
Peak    vertical track utilization   = 175.00 %
Average horizontal track utilization =  8.18 %
Peak    horizontal track utilization = 88.89 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   -6  Alloctr   -8  Proc    0 
[GR: Done] Total (MB): Used  104  Alloctr  106  Proc 2660 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:01 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[GR: Done] Stage (MB): Used   21  Alloctr   21  Proc    0 
[GR: Done] Total (MB): Used  104  Alloctr  106  Proc 2660 
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:02 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:02
[End of Global Routing] Stage (MB): Used    5  Alloctr    5  Proc    0 
[End of Global Routing] Total (MB): Used   89  Alloctr   90  Proc 2660 
[ECO: GR] Elapsed real time: 0:00:05 
[ECO: GR] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:05
[ECO: GR] Stage (MB): Used   81  Alloctr   81  Proc    0 
[ECO: GR] Total (MB): Used   89  Alloctr   90  Proc 2660 

Start track assignment

Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_mode                          :	 reserve_space       
-connect_within_pins_by_layer_name                      :	 {{MET1 via_wire_standard_cell_pins} }
-dbin_list_of_nets                                      :	 {}                  
-extraction_mode                                        :	 parallel            
-verbose_level                                          :	 0                   
-wide_macro_pin_as_fat_wire                             :	 true                

Printing options for 'set_route_zrt_track_options'
-crosstalk_driven                                       :	 true                
-timing_driven                                          :	 true                

Information: Using 1 threads for routing. (ZRT-444)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    3  Alloctr    3  Proc    0 
[Track Assign: Read routes] Total (MB): Used   88  Alloctr   89  Proc 2660 

Start initial assignment
Routed partition 1/5       
Routed partition 2/5       
Routed partition 3/5       
Routed partition 4/5       
Routed partition 5/5       

Number of wires with overlap after iteration 0 = 24 of 38


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used    3  Alloctr    3  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   88  Alloctr   89  Proc 2660 

Reroute to fix overlaps
Routed partition 1/5       
Routed partition 2/5       
Routed partition 3/5       
Routed partition 4/5       
Routed partition 5/5       

[Track Assign: Iteration 1] Elapsed real time: 0:00:00 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 1] Stage (MB): Used    3  Alloctr    3  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   88  Alloctr   89  Proc 2660 

Number of wires with overlap after iteration 1 = 13 of 23


Wire length and via report:
---------------------------
Number of MET1 wires: 3 		 VIA01: 0
Number of MET2 wires: 10 		 VIA12: 22
Number of MET3 wires: 10 		 VIA23: 20
Number of MET4 wires: 0 		 VIA34: 0
Number of MET5 wires: 0 		 VIA45: 0
Number of MET6 wires: 0 		 VIA56: 0
Total number of wires: 23 		 vias: 42

Total MET1 wire length: 1.3
Total MET2 wire length: 8.7
Total MET3 wire length: 15.0
Total MET4 wire length: 0.0
Total MET5 wire length: 0.0
Total MET6 wire length: 0.0
Total wire length: 25.0

Longest MET1 wire length: 0.7
Longest MET2 wire length: 3.5
Longest MET3 wire length: 3.1
Longest MET4 wire length: 0.0
Longest MET5 wire length: 0.0
Longest MET6 wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:00 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Done] Total (MB): Used   85  Alloctr   86  Proc 2660 
[ECO: CDR] Elapsed real time: 0:00:05 
[ECO: CDR] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[ECO: CDR] Stage (MB): Used   77  Alloctr   77  Proc    0 
[ECO: CDR] Total (MB): Used   85  Alloctr   86  Proc 2660 
Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_mode                          :	 reserve_space       
-connect_within_pins_by_layer_name                      :	 {{MET1 via_wire_standard_cell_pins} }
-dbin_list_of_nets                                      :	 {}                  
-extraction_mode                                        :	 parallel            
-verbose_level                                          :	 0                   
-wide_macro_pin_as_fat_wire                             :	 true                

Printing options for 'set_route_zrt_detail_options'
-antenna                                                :	 false               
-default_gate_size                                      :	 0.020000            
-repair_shorts_over_macros_effort_level                 :	 low                 
-timing_driven                                          :	 true                
-use_default_width_for_min_area_min_len_stub            :	 true                


Begin ECO DRC check ...

Checked	1/100 Partitions, Violations =	0
Checked	4/100 Partitions, Violations =	0
Checked	8/100 Partitions, Violations =	0
Checked	12/100 Partitions, Violations =	0
Checked	16/100 Partitions, Violations =	0
Checked	20/100 Partitions, Violations =	11
Checked	24/100 Partitions, Violations =	11
Checked	28/100 Partitions, Violations =	11
Checked	32/100 Partitions, Violations =	11
Checked	36/100 Partitions, Violations =	43
Checked	40/100 Partitions, Violations =	63
Checked	44/100 Partitions, Violations =	63
Checked	48/100 Partitions, Violations =	81
Checked	52/100 Partitions, Violations =	81
Checked	56/100 Partitions, Violations =	81
Checked	60/100 Partitions, Violations =	81
Checked	64/100 Partitions, Violations =	81
Checked	68/100 Partitions, Violations =	81
Checked	72/100 Partitions, Violations =	96
Checked	76/100 Partitions, Violations =	96
Checked	80/100 Partitions, Violations =	129
Checked	84/100 Partitions, Violations =	129
Checked	88/100 Partitions, Violations =	129
Checked	92/100 Partitions, Violations =	129
Checked	96/100 Partitions, Violations =	129
Checked	100/100 Partitions, Violations =	129

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	129

[DRC CHECK] Elapsed real time: 0:00:11 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:11 total=0:00:11
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used   98  Alloctr  100  Proc 2660 

Total Wire Length =                    1165858 micron
Total Number of Contacts =             253242
Total Number of Wires =                210826
Total Number of PtConns =              2268
Total Number of Routed Wires =       210826
Total Routed Wire Length =           1165247 micron
Total Number of Routed Contacts =       253242
	Layer           MET1 :      57757 micron
	Layer           MET2 :     359589 micron
	Layer           MET3 :     505703 micron
	Layer           MET4 :     242808 micron
	Layer           MET5 :          0 micron
	Layer           MET6 :          0 micron
	Via           FVIA45 :          1
	Via            VIA34 :       1081
	Via        VIA34_2x1 :      26497
	Via   VIA34(rot)_1x2 :         17
	Via   VIA34(rot)_2x1 :          6
	Via        VIA34_1x2 :       3338
	Via            VIA23 :       5547
	Via       VIA23(rot) :          2
	Via        VIA23_1x2 :      74959
	Via   VIA23(rot)_2x1 :         29
	Via   VIA23(rot)_1x2 :        284
	Via        VIA23_2x1 :      25564
	Via            VIA12 :      78491
	Via       VIA12(rot) :       4281
	Via        VIA12_2x1 :       4251
	Via   VIA12(rot)_1x2 :       9094
	Via   VIA12(rot)_2x1 :       1626
	Via        VIA12_1x2 :      18174

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 64.70% (163840 / 253242 vias)
 
    Layer VIA1       = 28.59% (33145  / 115917  vias)
        Weight 1     = 28.59% (33145   vias)
        Un-optimized = 71.41% (82772   vias)
    Layer VIA2       = 94.78% (100836 / 106385  vias)
        Weight 1     = 94.78% (100836  vias)
        Un-optimized =  5.22% (5549    vias)
    Layer VIA3       = 96.51% (29858  / 30939   vias)
        Weight 1     = 96.51% (29858   vias)
        Un-optimized =  3.49% (1081    vias)
    Layer VIA4       = 100.00% (1      / 1       vias)
        Weight 1     = 100.00% (1       vias)
        Un-optimized =  0.00% (0       vias)
 
  Total double via conversion rate    = 64.70% (163839 / 253242 vias)
 
    Layer VIA1       = 28.59% (33145  / 115917  vias)
    Layer VIA2       = 94.78% (100836 / 106385  vias)
    Layer VIA3       = 96.51% (29858  / 30939   vias)
    Layer VIA4       =  0.00% (0      / 1       vias)
 
  The optimized via conversion rate based on total routed via count = 64.70% (163840 / 253242 vias)
 
    Layer VIA1       = 28.59% (33145  / 115917  vias)
        Weight 1     = 28.59% (33145   vias)
        Un-optimized = 71.41% (82772   vias)
    Layer VIA2       = 94.78% (100836 / 106385  vias)
        Weight 1     = 94.78% (100836  vias)
        Un-optimized =  5.22% (5549    vias)
    Layer VIA3       = 96.51% (29858  / 30939   vias)
        Weight 1     = 96.51% (29858   vias)
        Un-optimized =  3.49% (1081    vias)
    Layer VIA4       = 100.00% (1      / 1       vias)
        Weight 1     = 100.00% (1       vias)
        Un-optimized =  0.00% (0       vias)
 
Total number of nets = 32133, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: non-uniform partition
Routed	1/16 Partitions, Violations =	99
Routed	2/16 Partitions, Violations =	99
Routed	3/16 Partitions, Violations =	93
Routed	4/16 Partitions, Violations =	83
Routed	5/16 Partitions, Violations =	68
Routed	6/16 Partitions, Violations =	51
Routed	7/16 Partitions, Violations =	35
Routed	8/16 Partitions, Violations =	31
Routed	9/16 Partitions, Violations =	29
Routed	10/16 Partitions, Violations =	27
Routed	11/16 Partitions, Violations =	23
Routed	12/16 Partitions, Violations =	20
Routed	13/16 Partitions, Violations =	18
Routed	14/16 Partitions, Violations =	17
Routed	15/16 Partitions, Violations =	16
Routed	16/16 Partitions, Violations =	15

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	15
	Diff net spacing : 5
	Less than minimum area : 2
	Short : 8

[Iter 0] Elapsed real time: 0:00:12 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:12 total=0:00:12
[Iter 0] Stage (MB): Used   13  Alloctr   13  Proc    0 
[Iter 0] Total (MB): Used   98  Alloctr  100  Proc 2660 

End DR iteration 0 with 16 parts

Start DR iteration 1: non-uniform partition
Routed	1/1 Partitions, Violations =	15

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	15
	Diff net spacing : 5
	Less than minimum area : 2
	Short : 8

[Iter 1] Elapsed real time: 0:00:12 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:12 total=0:00:12
[Iter 1] Stage (MB): Used   13  Alloctr   13  Proc    0 
[Iter 1] Total (MB): Used   98  Alloctr  100  Proc 2660 

End DR iteration 1 with 1 parts

Start DR iteration 2: non-uniform partition
Routed	1/1 Partitions, Violations =	15

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	15
	Diff net spacing : 5
	Less than minimum area : 2
	Short : 8

[Iter 2] Elapsed real time: 0:00:12 
[Iter 2] Elapsed cpu  time: sys=0:00:00 usr=0:00:12 total=0:00:12
[Iter 2] Stage (MB): Used   13  Alloctr   13  Proc    0 
[Iter 2] Total (MB): Used   98  Alloctr  100  Proc 2660 

End DR iteration 2 with 1 parts

Start DR iteration 3: non-uniform partition
Routed	1/1 Partitions, Violations =	15

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	15
	Diff net spacing : 5
	Less than minimum area : 2
	Short : 8

[Iter 3] Elapsed real time: 0:00:12 
[Iter 3] Elapsed cpu  time: sys=0:00:00 usr=0:00:12 total=0:00:12
[Iter 3] Stage (MB): Used   13  Alloctr   13  Proc    0 
[Iter 3] Total (MB): Used   98  Alloctr  100  Proc 2660 

End DR iteration 3 with 1 parts

Start DR iteration 4: non-uniform partition
Routed	1/1 Partitions, Violations =	15

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	15
	Diff net spacing : 5
	Less than minimum area : 2
	Short : 8

[Iter 4] Elapsed real time: 0:00:12 
[Iter 4] Elapsed cpu  time: sys=0:00:00 usr=0:00:12 total=0:00:12
[Iter 4] Stage (MB): Used   13  Alloctr   13  Proc    0 
[Iter 4] Total (MB): Used   98  Alloctr  100  Proc 2660 

End DR iteration 4 with 1 parts

Stop DR since reached max number of iterations

Information: Merged away 8 aligned/redundant DRCs. (ZRT-305)

DR finished with 7 violations


DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	7
	Diff net spacing : 1
	Less than minimum area : 2
	Short : 4


Total Wire Length =                    1165866 micron
Total Number of Contacts =             253238
Total Number of Wires =                210831
Total Number of PtConns =              2280
Total Number of Routed Wires =       210831
Total Routed Wire Length =           1165252 micron
Total Number of Routed Contacts =       253238
	Layer           MET1 :      57752 micron
	Layer           MET2 :     359581 micron
	Layer           MET3 :     505704 micron
	Layer           MET4 :     242829 micron
	Layer           MET5 :          0 micron
	Layer           MET6 :          0 micron
	Via           FVIA45 :          1
	Via            VIA34 :       1089
	Via        VIA34_2x1 :      26495
	Via   VIA34(rot)_1x2 :         17
	Via   VIA34(rot)_2x1 :          6
	Via        VIA34_1x2 :       3338
	Via            VIA23 :       5557
	Via       VIA23(rot) :          2
	Via        VIA23_1x2 :      74948
	Via   VIA23(rot)_2x1 :         28
	Via   VIA23(rot)_1x2 :        284
	Via        VIA23_2x1 :      25559
	Via            VIA12 :      78503
	Via       VIA12(rot) :       4292
	Via        VIA12_2x1 :       4247
	Via   VIA12(rot)_1x2 :       9089
	Via   VIA12(rot)_2x1 :       1623
	Via        VIA12_1x2 :      18160

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 64.68% (163795 / 253238 vias)
 
    Layer VIA1       = 28.57% (33119  / 115914  vias)
        Weight 1     = 28.57% (33119   vias)
        Un-optimized = 71.43% (82795   vias)
    Layer VIA2       = 94.77% (100819 / 106378  vias)
        Weight 1     = 94.77% (100819  vias)
        Un-optimized =  5.23% (5559    vias)
    Layer VIA3       = 96.48% (29856  / 30945   vias)
        Weight 1     = 96.48% (29856   vias)
        Un-optimized =  3.52% (1089    vias)
    Layer VIA4       = 100.00% (1      / 1       vias)
        Weight 1     = 100.00% (1       vias)
        Un-optimized =  0.00% (0       vias)
 
  Total double via conversion rate    = 64.68% (163794 / 253238 vias)
 
    Layer VIA1       = 28.57% (33119  / 115914  vias)
    Layer VIA2       = 94.77% (100819 / 106378  vias)
    Layer VIA3       = 96.48% (29856  / 30945   vias)
    Layer VIA4       =  0.00% (0      / 1       vias)
 
  The optimized via conversion rate based on total routed via count = 64.68% (163795 / 253238 vias)
 
    Layer VIA1       = 28.57% (33119  / 115914  vias)
        Weight 1     = 28.57% (33119   vias)
        Un-optimized = 71.43% (82795   vias)
    Layer VIA2       = 94.77% (100819 / 106378  vias)
        Weight 1     = 94.77% (100819  vias)
        Un-optimized =  5.23% (5559    vias)
    Layer VIA3       = 96.48% (29856  / 30945   vias)
        Weight 1     = 96.48% (29856   vias)
        Un-optimized =  3.52% (1089    vias)
    Layer VIA4       = 100.00% (1      / 1       vias)
        Weight 1     = 100.00% (1       vias)
        Un-optimized =  0.00% (0       vias)
 



Begin timing optimization in DR ...

Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_mode                          :	 reserve_space       
-connect_within_pins_by_layer_name                      :	 {{MET1 via_wire_standard_cell_pins} }
-dbin_list_of_nets                                      :	 {}                  
-extraction_mode                                        :	 parallel            
-verbose_level                                          :	 0                   
-wide_macro_pin_as_fat_wire                             :	 true                

Printing options for 'set_route_zrt_detail_options'
-antenna                                                :	 false               
-default_gate_size                                      :	 0.020000            
-repair_shorts_over_macros_effort_level                 :	 low                 
-timing_driven                                          :	 true                
-use_default_width_for_min_area_min_len_stub            :	 true                

[Dr init] Elapsed real time: 0:00:12 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:12 total=0:00:12
[Dr init] Stage (MB): Used    6  Alloctr    6  Proc    0 
[Dr init] Total (MB): Used   91  Alloctr   92  Proc 2660 

Begin timing soft drc check ...

Created 0 soft drcs


DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	7
[SOFT DRC] Elapsed real time: 0:00:00 
[SOFT DRC] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[SOFT DRC] Stage (MB): Used    0  Alloctr    0  Proc    0 
[SOFT DRC] Total (MB): Used   92  Alloctr   93  Proc 2660 
[DR] Elapsed real time: 0:00:12 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:12 total=0:00:12
[DR] Stage (MB): Used    2  Alloctr    2  Proc    0 
[DR] Total (MB): Used   87  Alloctr   88  Proc 2660 
[DR: Done] Elapsed real time: 0:00:12 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:12 total=0:00:12
[DR: Done] Stage (MB): Used    2  Alloctr    2  Proc    0 
[DR: Done] Total (MB): Used   87  Alloctr   88  Proc 2660 


Finished timing optimization in DR ...


Nets that have been changed:
Net 1 = khu_sensor_top/ads1292_filter/iir_notch/add_1/n26
Net 2 = khu_sensor_top/ads1292_filter/iir_lpf/n248
Net 3 = khu_sensor_top/ads1292_filter/iir_hpf/n550
Net 4 = khu_sensor_top/ads1292_filter/iir_hpf/n522
Net 5 = khu_sensor_top/ads1292_filter/iir_hpf/n589
Net 6 = khu_sensor_top/ads1292_filter/iir_hpf/n562
Net 7 = khu_sensor_top/ads1292_controller/n7
Net 8 = khu_sensor_top/ads1292_controller/n39
Net 9 = VDD
Net 10 = VSS
Net 11 = khu_sensor_top/ads1292_controller/n594
Net 12 = khu_sensor_top/ads1292_filter/n302
Net 13 = khu_sensor_top/ads1292_filter/n316
Net 14 = khu_sensor_top/ads1292_filter/n320
Net 15 = khu_sensor_top/ads1292_filter/iir_notch/add_1/n1038
Net 16 = khu_sensor_top/ads1292_filter/n338
Net 17 = khu_sensor_top/ads1292_filter/iir_notch/add_1/b_m[23]
Net 18 = khu_sensor_top/ads1292_filter/iir_notch/add_1/gte_x_5/n126
Net 19 = khu_sensor_top/ads1292_filter/iir_notch/add_1/a_m[18]
Net 20 = khu_sensor_top/ads1292_filter/iir_notch/add_1/gte_x_5/n41
Net 21 = khu_sensor_top/ads1292_filter/iir_notch/add_1/gte_x_5/n20
Net 22 = khu_sensor_top/ads1292_filter/iir_notch/add_1/gte_x_5/n28
Net 23 = khu_sensor_top/ads1292_filter/iir_notch/add_1/gte_x_5/n22
Net 24 = khu_sensor_top/ads1292_filter/n346
Net 25 = khu_sensor_top/mpr121_controller/n34
Net 26 = khu_sensor_top/mpr121_controller/n69
Net 27 = khu_sensor_top/ads1292_filter/w_iir_hpf_y[11]
Net 28 = khu_sensor_top/ads1292_filter/iir_hpf/n353
Net 29 = khu_sensor_top/ads1292_filter/iir_hpf/n63
Net 30 = khu_sensor_top/ads1292_filter/iir_hpf/n9
Net 31 = khu_sensor_top/ads1292_filter/iir_hpf/add/gte_x_5/n89
Net 32 = khu_sensor_top/ads1292_filter/iir_hpf/add/gte_x_5/n90
Net 33 = khu_sensor_top/ads1292_filter/iir_hpf/add/gte_x_5/n92
Net 34 = khu_sensor_top/ads1292_filter/iir_hpf/add/gte_x_5/n88
Net 35 = khu_sensor_top/w_ads1292_reg_addr[1]
Total number of changed nets = 35 (out of 32133)

[DR: Done] Elapsed real time: 0:00:12 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:12 total=0:00:12
[DR: Done] Stage (MB): Used    2  Alloctr    2  Proc    0 
[DR: Done] Total (MB): Used   87  Alloctr   88  Proc 2660 
[ECO: DR] Elapsed real time: 0:00:18 
[ECO: DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:18 total=0:00:18
[ECO: DR] Stage (MB): Used   79  Alloctr   79  Proc    0 
[ECO: DR] Total (MB): Used   87  Alloctr   88  Proc 2660 

ECO Route finished with 0 open nets, of which 0 are frozen

ECO Route finished with 7 violations

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	7
	Diff net spacing : 1
	Less than minimum area : 2
	Short : 4



Total Wire Length =                    1165866 micron
Total Number of Contacts =             253238
Total Number of Wires =                210831
Total Number of PtConns =              2280
Total Number of Routed Wires =       210831
Total Routed Wire Length =           1165252 micron
Total Number of Routed Contacts =       253238
	Layer           MET1 :      57752 micron
	Layer           MET2 :     359581 micron
	Layer           MET3 :     505704 micron
	Layer           MET4 :     242829 micron
	Layer           MET5 :          0 micron
	Layer           MET6 :          0 micron
	Via           FVIA45 :          1
	Via            VIA34 :       1089
	Via        VIA34_2x1 :      26495
	Via   VIA34(rot)_1x2 :         17
	Via   VIA34(rot)_2x1 :          6
	Via        VIA34_1x2 :       3338
	Via            VIA23 :       5557
	Via       VIA23(rot) :          2
	Via        VIA23_1x2 :      74948
	Via   VIA23(rot)_2x1 :         28
	Via   VIA23(rot)_1x2 :        284
	Via        VIA23_2x1 :      25559
	Via            VIA12 :      78503
	Via       VIA12(rot) :       4292
	Via        VIA12_2x1 :       4247
	Via   VIA12(rot)_1x2 :       9089
	Via   VIA12(rot)_2x1 :       1623
	Via        VIA12_1x2 :      18160

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 64.68% (163795 / 253238 vias)
 
    Layer VIA1       = 28.57% (33119  / 115914  vias)
        Weight 1     = 28.57% (33119   vias)
        Un-optimized = 71.43% (82795   vias)
    Layer VIA2       = 94.77% (100819 / 106378  vias)
        Weight 1     = 94.77% (100819  vias)
        Un-optimized =  5.23% (5559    vias)
    Layer VIA3       = 96.48% (29856  / 30945   vias)
        Weight 1     = 96.48% (29856   vias)
        Un-optimized =  3.52% (1089    vias)
    Layer VIA4       = 100.00% (1      / 1       vias)
        Weight 1     = 100.00% (1       vias)
        Un-optimized =  0.00% (0       vias)
 
  Total double via conversion rate    = 64.68% (163794 / 253238 vias)
 
    Layer VIA1       = 28.57% (33119  / 115914  vias)
    Layer VIA2       = 94.77% (100819 / 106378  vias)
    Layer VIA3       = 96.48% (29856  / 30945   vias)
    Layer VIA4       =  0.00% (0      / 1       vias)
 
  The optimized via conversion rate based on total routed via count = 64.68% (163795 / 253238 vias)
 
    Layer VIA1       = 28.57% (33119  / 115914  vias)
        Weight 1     = 28.57% (33119   vias)
        Un-optimized = 71.43% (82795   vias)
    Layer VIA2       = 94.77% (100819 / 106378  vias)
        Weight 1     = 94.77% (100819  vias)
        Un-optimized =  5.23% (5559    vias)
    Layer VIA3       = 96.48% (29856  / 30945   vias)
        Weight 1     = 96.48% (29856   vias)
        Un-optimized =  3.52% (1089    vias)
    Layer VIA4       = 100.00% (1      / 1       vias)
        Weight 1     = 100.00% (1       vias)
        Un-optimized =  0.00% (0       vias)
 

Total number of nets = 32133
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 7
Total number of antenna violations = antenna checking not active
Total number of voltage-area violations = no voltage-areas defined
Total Wire Length =                    1165866 micron
Total Number of Contacts =             253238
Total Number of Wires =                210831
Total Number of PtConns =              2280
Total Number of Routed Wires =       210831
Total Routed Wire Length =           1165252 micron
Total Number of Routed Contacts =       253238
	Layer           MET1 :      57752 micron
	Layer           MET2 :     359581 micron
	Layer           MET3 :     505704 micron
	Layer           MET4 :     242829 micron
	Layer           MET5 :          0 micron
	Layer           MET6 :          0 micron
	Via           FVIA45 :          1
	Via            VIA34 :       1089
	Via        VIA34_2x1 :      26495
	Via   VIA34(rot)_1x2 :         17
	Via   VIA34(rot)_2x1 :          6
	Via        VIA34_1x2 :       3338
	Via            VIA23 :       5557
	Via       VIA23(rot) :          2
	Via        VIA23_1x2 :      74948
	Via   VIA23(rot)_2x1 :         28
	Via   VIA23(rot)_1x2 :        284
	Via        VIA23_2x1 :      25559
	Via            VIA12 :      78503
	Via       VIA12(rot) :       4292
	Via        VIA12_2x1 :       4247
	Via   VIA12(rot)_1x2 :       9089
	Via   VIA12(rot)_2x1 :       1623
	Via        VIA12_1x2 :      18160

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 64.68% (163795 / 253238 vias)
 
    Layer VIA1       = 28.57% (33119  / 115914  vias)
        Weight 1     = 28.57% (33119   vias)
        Un-optimized = 71.43% (82795   vias)
    Layer VIA2       = 94.77% (100819 / 106378  vias)
        Weight 1     = 94.77% (100819  vias)
        Un-optimized =  5.23% (5559    vias)
    Layer VIA3       = 96.48% (29856  / 30945   vias)
        Weight 1     = 96.48% (29856   vias)
        Un-optimized =  3.52% (1089    vias)
    Layer VIA4       = 100.00% (1      / 1       vias)
        Weight 1     = 100.00% (1       vias)
        Un-optimized =  0.00% (0       vias)
 
  Total double via conversion rate    = 64.68% (163794 / 253238 vias)
 
    Layer VIA1       = 28.57% (33119  / 115914  vias)
    Layer VIA2       = 94.77% (100819 / 106378  vias)
    Layer VIA3       = 96.48% (29856  / 30945   vias)
    Layer VIA4       =  0.00% (0      / 1       vias)
 
  The optimized via conversion rate based on total routed via count = 64.68% (163795 / 253238 vias)
 
    Layer VIA1       = 28.57% (33119  / 115914  vias)
        Weight 1     = 28.57% (33119   vias)
        Un-optimized = 71.43% (82795   vias)
    Layer VIA2       = 94.77% (100819 / 106378  vias)
        Weight 1     = 94.77% (100819  vias)
        Un-optimized =  5.23% (5559    vias)
    Layer VIA3       = 96.48% (29856  / 30945   vias)
        Weight 1     = 96.48% (29856   vias)
        Un-optimized =  3.52% (1089    vias)
    Layer VIA4       = 100.00% (1      / 1       vias)
        Weight 1     = 100.00% (1       vias)
        Un-optimized =  0.00% (0       vias)
 
Special ECO iteration 1 ended with 0 qualifying violations.
Topology ECO iteration 1 ended with 0 qualifying violations.
Updating the database ...
...updated 35 nets
[ECO: End] Elapsed real time: 0:00:19 
[ECO: End] Elapsed cpu  time: sys=0:00:00 usr=0:00:18 total=0:00:19
[ECO: End] Stage (MB): Used    1  Alloctr    1  Proc    0 
[ECO: End] Total (MB): Used    9  Alloctr   11  Proc 2660 
Information: RC extraction has been freed. (PSYN-503)
ROPT:    Postface Eco Route Done             Thu Nov 19 02:04:13 2020

  Loading design 'khu_sensor_pad'


Information: Setting a dont_touch attribute on net 'ADS1292_DRDY' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MISO' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_RXD' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_RSTN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/async_rstn_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'MPR121_SDA' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'MPR121_SCL' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_CSN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_START' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_RESET' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MOSI' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_SCLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_TXD' because it is connected to a pad cell. (PSYN-088)


Information: Library Manufacturing Grid(GridResolution) : 10
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 
Warning: Inconsistent library data found for layer GPOLY. (RCEX-018)
Information: Layer MET5 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer MET6 is ignored for resistance and capacitance computation. (RCEX-019)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
EKL_MT: total threadable CPU 7.06 seconds
EKL_MT: elapsed time 8 seconds
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction derate is 125/125(from scenario func1_wst). (RCEX-043)
Information: Extraction derate is 125/125(from scenario funccts_wst). (RCEX-043)
Information: Coupling capacitances are explicitly created. (RCEX-044)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Updating graph... (UID-83)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          true
Timing window analysis for SI:     false
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.37V) above low
                                   0.35 (0.37V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.25
************************************************************

Information: Updating design information... (UID-85)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          true
Timing window analysis for SI:     false
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.37V) above low
                                   0.35 (0.37V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.25
************************************************************

Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
 
****************************************
Report : qor
Design : khu_sensor_pad
Scenario(s): func1_wst
Version: N-2017.09
Date   : Thu Nov 19 02:04:43 2020
****************************************


  Scenario 'func1_wst'
  Timing Path Group '**clock_gating_default**'
  -----------------------------------
  Levels of Logic:              22.00
  Critical Path Length:          6.27
  Critical Path Slack:           2.41
  Critical Path Clk Period:     10.20
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'REGIN'
  -----------------------------------
  Levels of Logic:               1.00
  Critical Path Length:          1.63
  Critical Path Slack:           7.95
  Critical Path Clk Period:     20.40
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'REGOUT'
  -----------------------------------
  Levels of Logic:               3.00
  Critical Path Length:          4.79
  Critical Path Slack:           0.93
  Critical Path Clk Period:     10.20
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              42.00
  Critical Path Length:          9.44
  Critical Path Slack:           0.00
  Critical Path Clk Period:     10.20
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:         -0.02
  Total Hold Violation:         -0.09
  No. of Hold Violations:       11.00
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'clk_half'
  -----------------------------------
  Levels of Logic:               9.00
  Critical Path Length:          2.52
  Critical Path Slack:           4.04
  Critical Path Clk Period:     20.40
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:         -0.01
  Total Hold Violation:         -0.01
  No. of Hold Violations:        3.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:        284
  Hierarchical Port Count:       6556
  Leaf Cell Count:              29731
  Buf/Inv Cell Count:            6687
  Buf Cell Count:                1612
  Inv Cell Count:                5075
  CT Buf/Inv Cell Count:          543
  Combinational Cell Count:     24344
  Sequential Cell Count:         5387
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    54562.012949
  Noncombinational Area: 37101.999762
  Buf/Inv Area:           7070.005936
  Total Buffer Area:          2206.99
  Total Inverter Area:        4863.01
  Macro/Black Box Area:      0.000000
  Net Area:                850.106713
  Net XLength        :      588600.62
  Net YLength        :      600215.06
  -----------------------------------
  Cell Area:             91664.012711
  Design Area:           92514.119424
  Net Length        :      1188815.75


  Design Rules
  -----------------------------------
  Total Number of Nets:         32367
  Nets With Violations:            10
  Max Trans Violations:             0
  Max Cap Violations:               0
  Max Net Length Violations:       10
  -----------------------------------


  Hostname: vlsi-dist.khu.ac.kr

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:              153.18
  -----------------------------------------
  Overall Compile Time:              154.68
  Overall Compile Wall Clock Time:   155.03

  --------------------------------------------------------------------

  Scenario: func1_wst   WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0  (with Crosstalk delta delays)
  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0  (with Crosstalk delta delays)


  Scenario: func1_wst  (Hold)  WNS: 0.02  TNS: 0.10  Number of Violating Paths: 14  (with Crosstalk delta delays)
  Design (Hold)  WNS: 0.02  TNS: 0.10  Number of Violating Paths: 14  (with Crosstalk delta delays)

  --------------------------------------------------------------------



ROPT:    (SETUP) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    (HOLD) WNS: 0.0244 TNS: 0.0998  Number of Violating Path: 14
ROPT:    Number of DRC Violating Nets: 10
ROPT:    Number of Route Violation: 7 
1
# incremental route optimization
route_opt -incremental -effort high
Information: Running detail route with timing driven mode save after iteration 1 (route_opt default). (ROPT-020)
ROPT:    route_opt strategy for the design:
ROPT:    Stage                                 : auto
ROPT:    Effort                                : high
ROPT:    Power mode                            : none
ROPT:    Incremental                           : Yes
ROPT:    Search-Repair loops                   : 10 
ROPT:    ECO Search-Repair loops               : 4 
ROPT:    Fix Hold Mode                         : route_based 
ROPT:    Route Violation threshold             : 3000 
 Routeopt: Using zrt router
Information: Running global route with timing driven mode true (user_define). (ROPT-020)
Information: Running track assign with timing driven mode true (user_define). (ROPT-020)
Information: Running detail route with timing driven mode true (user_define). (ROPT-020)
Information: Running global route with crosstalk driven mode true (user_define). (ROPT-021)
Information: Running track assign with crosstalk driven mode true (user_define). (ROPT-021)
 
****************************************
Report : qor
Design : khu_sensor_pad
Scenario(s): func1_wst
Version: N-2017.09
Date   : Thu Nov 19 02:04:43 2020
****************************************


  Scenario 'func1_wst'
  Timing Path Group '**clock_gating_default**'
  -----------------------------------
  Levels of Logic:              22.00
  Critical Path Length:          6.27
  Critical Path Slack:           2.41
  Critical Path Clk Period:     10.20
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'REGIN'
  -----------------------------------
  Levels of Logic:               1.00
  Critical Path Length:          1.63
  Critical Path Slack:           7.95
  Critical Path Clk Period:     20.40
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'REGOUT'
  -----------------------------------
  Levels of Logic:               3.00
  Critical Path Length:          4.79
  Critical Path Slack:           0.93
  Critical Path Clk Period:     10.20
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              42.00
  Critical Path Length:          9.44
  Critical Path Slack:           0.00
  Critical Path Clk Period:     10.20
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:         -0.02
  Total Hold Violation:         -0.09
  No. of Hold Violations:       11.00
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'clk_half'
  -----------------------------------
  Levels of Logic:               9.00
  Critical Path Length:          2.52
  Critical Path Slack:           4.04
  Critical Path Clk Period:     20.40
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:         -0.01
  Total Hold Violation:         -0.01
  No. of Hold Violations:        3.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:        284
  Hierarchical Port Count:       6556
  Leaf Cell Count:              29731
  Buf/Inv Cell Count:            6687
  Buf Cell Count:                1612
  Inv Cell Count:                5075
  CT Buf/Inv Cell Count:          543
  Combinational Cell Count:     24344
  Sequential Cell Count:         5387
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    54562.012949
  Noncombinational Area: 37101.999762
  Buf/Inv Area:           7070.005936
  Total Buffer Area:          2206.99
  Total Inverter Area:        4863.01
  Macro/Black Box Area:      0.000000
  Net Area:                850.106713
  Net XLength        :      588600.62
  Net YLength        :      600215.06
  -----------------------------------
  Cell Area:             91664.012711
  Design Area:           92514.119424
  Net Length        :      1188815.75


  Design Rules
  -----------------------------------
  Total Number of Nets:         32367
  Nets With Violations:            10
  Max Trans Violations:             0
  Max Cap Violations:               0
  Max Net Length Violations:       10
  -----------------------------------


  Hostname: vlsi-dist.khu.ac.kr

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:              153.18
  -----------------------------------------
  Overall Compile Time:              154.68
  Overall Compile Wall Clock Time:   155.03

  --------------------------------------------------------------------

  Scenario: func1_wst   WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0  (with Crosstalk delta delays)
  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0  (with Crosstalk delta delays)


  Scenario: func1_wst  (Hold)  WNS: 0.02  TNS: 0.10  Number of Violating Paths: 14  (with Crosstalk delta delays)
  Design (Hold)  WNS: 0.02  TNS: 0.10  Number of Violating Paths: 14  (with Crosstalk delta delays)

  --------------------------------------------------------------------



ROPT:    (SETUP) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    (HOLD) WNS: 0.0244 TNS: 0.0998  Number of Violating Path: 14
ROPT:    Number of DRC Violating Nets: 10
ROPT:    Number of Route Violation: 7 

  Beginning Main Optimization for High Effort
  -------------------------------------------

ROPT:    Running Main Optimization             Thu Nov 19 02:04:43 2020

Warning: Pin PAD of reference cell phis_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phic_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phob12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct24_p has no physical location. (APL-028)
  Loading design 'khu_sensor_pad'


Information: Setting a dont_touch attribute on net 'ADS1292_DRDY' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MISO' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_RXD' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_RSTN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/async_rstn_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'MPR121_SDA' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'MPR121_SCL' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_CSN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_START' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_RESET' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MOSI' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_SCLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_TXD' because it is connected to a pad cell. (PSYN-088)


Information: Library Manufacturing Grid(GridResolution) : 10
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 

  Scenario: func1_wst   WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0  (with Crosstalk delta delays)
  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0  (with Crosstalk delta delays)

  Nets with DRC Violations: 10
  Total moveable cell area: 425758.6
  Total fixed cell area: 472231.9
  Total physical cell area: 897990.5
  Core area: (187620 187620 1212380 1210020)



  Scenario: func1_wst  (Hold)  WNS: 0.02  TNS: 0.10  Number of Violating Paths: 14  (with Crosstalk delta delays)
  Design (Hold)  WNS: 0.02  TNS: 0.10  Number of Violating Paths: 14  (with Crosstalk delta delays)

  Beginning On-Route Optimization 
  --------------------------------

Warning: Pin PAD of reference cell phis_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phic_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phob12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct24_p has no physical location. (APL-028)
  Crosstalk fixing is ON . Delta-delay: ON, Delta-Slew: OFF, Static-Noise: ON.


  Beginning Timing Optimization
  ------------------------------


  Beginning Phase 1 Design Rule Fixing  (min_path)  (max_net_length)
  ------------------------------------

  Beginning Hold Fix Optimization
  --------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:10   91665.3      0.00       0.0    2021.3 khu_sensor_top/sensor_core/r_uart_data_rx_reg_7_/D     -0.09  
    0:00:10   91666.7      0.00       0.0    2021.3 khu_sensor_top/sensor_core/o_ADS1292_DATA_IN_reg_1_/D     -0.09  
    0:00:10   91668.0      0.00       0.0    2021.3 khu_sensor_top/sensor_core/o_ADS1292_DATA_IN_reg_5_/D     -0.09  
    0:00:11   91669.3      0.00       0.0    2021.3 khu_sensor_top/ads1292_filter/iir_notch/r_x_data_reg_95_/D     -0.06  
    0:00:11   91670.7      0.00       0.0    2021.3 khu_sensor_top/ads1292_filter/converter_i2f/z_reg_15_/D     -0.05  
    0:00:11   91670.7      0.00       0.0    2021.3 khu_sensor_top/ads1292_filter/converter_i2f/z_reg_15_/D     -0.05  
    0:00:11   91672.0      0.00       0.0    2021.3 khu_sensor_top/ads1292_filter/iir_notch/mult_3/o_Z_reg_2_/D     -0.05  
    0:00:11   91673.3      0.00       0.0    2021.3 khu_sensor_top/ads1292_filter/iir_notch/mult_3/o_Z_reg_19_/D     -0.04  
    0:00:11   91674.7      0.00       0.0    2021.3 khu_sensor_top/ads1292_filter/iir_notch/mult_3/o_Z_reg_23_/D     -0.04  
    0:00:11   91676.0      0.00       0.0    2021.3 khu_sensor_top/ads1292_filter/iir_notch/mult_2/z_reg_10_/CRN     -0.03  
    0:00:11   91676.0      0.00       0.0    2021.3 khu_sensor_top/ads1292_filter/iir_notch/mult_2/z_reg_10_/CRN     -0.03  
    0:00:11   91677.3      0.00       0.0    2021.3 khu_sensor_top/ads1292_filter/iir_notch/mult_2/z_reg_11_/CRN     -0.03  
    0:00:11   91677.3      0.00       0.0    2021.3 khu_sensor_top/ads1292_filter/iir_notch/mult_2/z_reg_11_/CRN     -0.03  
    0:00:11   91678.7      0.00       0.0    2021.3 khu_sensor_top/ads1292_filter/iir_notch/mult_2/z_reg_12_/CRN     -0.02  
    0:00:11   91678.7      0.00       0.0    2021.3 khu_sensor_top/ads1292_filter/iir_notch/mult_2/z_reg_12_/CRN     -0.02  
    0:00:11   91680.0      0.00       0.0    2021.3 khu_sensor_top/ads1292_filter/iir_notch/mult_2/z_reg_13_/CRN     -0.01  
    0:00:11   91680.0      0.00       0.0    2021.3 khu_sensor_top/ads1292_filter/iir_notch/mult_2/z_reg_13_/CRN     -0.01  
    0:00:11   91681.3      0.00       0.0    2021.3 khu_sensor_top/ads1292_filter/iir_notch/mult_2/z_reg_21_/CRN     -0.00  
    0:00:11   91681.3      0.00       0.0    2021.3 khu_sensor_top/ads1292_filter/iir_notch/mult_2/z_reg_21_/CRN     -0.00  
    0:00:11   91682.7      0.00       0.0    2021.3 khu_sensor_top/ads1292_filter/iir_lpf/add/round_bit_reg/D      0.00  

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:11   91681.3      0.00       0.0    2021.3                                0.00  
    0:00:11   91680.0      0.00       0.0    2021.3                                0.00  
    0:00:11   91680.0      0.00       0.0    2021.3                                0.00  
    0:00:11   91678.7      0.00       0.0    2021.3                                0.00  
    0:00:11   91678.7      0.00       0.0    2021.3                                0.00  
    0:00:11   91677.3      0.00       0.0    2021.3                                0.00  
    0:00:11   91677.3      0.00       0.0    2021.3                                0.00  
    0:00:11   91676.0      0.00       0.0    2021.3                                0.00  
    0:00:11   91676.0      0.00       0.0    2021.3                                0.00  
    0:00:11   91674.7      0.00       0.0    2021.3                                0.00  
    0:00:11   91674.7      0.00       0.0    2021.3                                0.00  
    0:00:11   91673.3      0.00       0.0    2021.3                                0.00  
    0:00:11   91673.3      0.00       0.0    2021.3                                0.00  
    0:00:11   91672.0      0.00       0.0    2021.3                                0.00  
    0:00:11   91670.7      0.00       0.0    2021.3                                0.00  
    0:00:11   91670.7      0.00       0.0    2021.3                                0.00  
    0:00:11   91669.3      0.00       0.0    2021.3                                0.00  
    0:00:11   91669.3      0.00       0.0    2021.3                                0.00  
    0:00:11   91668.0      0.00       0.0    2021.3                                0.00  
    0:00:11   91668.0      0.00       0.0    2021.3                                0.00  
    0:00:11   91666.7      0.00       0.0    2021.3                                0.00  
    0:00:11   91666.7      0.00       0.0    2021.3                                0.00  
    0:00:12   91665.3      0.00       0.0    2021.3                                0.00  
    0:00:12   91665.3      0.00       0.0    2021.3                                0.00  
    0:00:12   91664.0      0.00       0.0    2021.3                                0.00  
    0:00:12   91664.0      0.00       0.0    2021.3                                0.00  
    0:00:12   91662.7      0.00       0.0    2021.3                                0.00  
    0:00:12   91662.7      0.00       0.0    2021.3                                0.00  
    0:00:12   91661.3      0.00       0.0    2021.3                                0.00  
    0:00:12   91660.0      0.00       0.0    2021.3                                0.00  
    0:00:12   91658.7      0.00       0.0    2021.3                                0.00  
    0:00:12   91657.3      0.00       0.0    2021.3                                0.00  
    0:00:13   91656.0      0.00       0.0    2021.3                                0.00  
    0:00:13   91654.7      0.00       0.0    2021.3                                0.00  
    0:00:13   91654.7      0.00       0.0    2021.3                                0.00  
    0:00:13   91653.3      0.00       0.0    2021.3                                0.00  
    0:00:13   91653.3      0.00       0.0    2021.3                                0.00  
    0:00:13   91652.0      0.00       0.0    2021.3                                0.00  
    0:00:13   91652.0      0.00       0.0    2021.3                                0.00  
    0:00:13   91650.7      0.00       0.0    2021.3                                0.00  
    0:00:13   91650.7      0.00       0.0    2021.3                                0.00  
    0:00:13   91649.3      0.00       0.0    2021.3                                0.00  
    0:00:13   91649.3      0.00       0.0    2021.3                                0.00  
    0:00:13   91648.0      0.00       0.0    2021.3                                0.00  
    0:00:13   91648.0      0.00       0.0    2021.3                                0.00  
    0:00:13   91646.7      0.00       0.0    2021.3                                0.00  
    0:00:13   91646.7      0.00       0.0    2021.3                                0.00  
    0:00:13   91645.3      0.00       0.0    2021.3                                0.00  
    0:00:13   91645.3      0.00       0.0    2021.3                                0.00  
    0:00:13   91644.0      0.00       0.0    2021.3                                0.00  
    0:00:13   91642.7      0.00       0.0    2021.3                                0.00  
    0:00:13   91642.7      0.00       0.0    2021.3                                0.00  
    0:00:13   91641.3      0.00       0.0    2021.3                                0.00  
    0:00:13   91641.3      0.00       0.0    2021.3                                0.00  
    0:00:13   91640.0      0.00       0.0    2021.3                                0.00  
    0:00:13   91640.0      0.00       0.0    2021.3                                0.00  
    0:00:13   91638.7      0.00       0.0    2021.3                                0.00  
    0:00:13   91637.3      0.00       0.0    2021.3                                0.00  
    0:00:13   91637.3      0.00       0.0    2021.3                                0.00  
    0:00:14   91636.0      0.00       0.0    2021.3                                0.00  
    0:00:14   91636.0      0.00       0.0    2021.3                                0.00  
    0:00:14   91634.7      0.00       0.0    2021.3                                0.00  
    0:00:14   91633.3      0.00       0.0    2021.3                                0.00  
    0:00:14   91633.3      0.00       0.0    2021.3                                0.00  
    0:00:14   91632.0      0.00       0.0    2021.3                                0.00  
    0:00:14   91630.7      0.00       0.0    2021.3                                0.00  
    0:00:14   91629.3      0.00       0.0    2021.3                                0.00  
    0:00:14   91629.3      0.00       0.0    2021.3                                0.00  
    0:00:14   91628.0      0.00       0.0    2021.3                                0.00  
    0:00:14   91628.0      0.00       0.0    2021.3                                0.00  
    0:00:14   91626.7      0.00       0.0    2021.3                                0.00  
    0:00:14   91626.7      0.00       0.0    2021.3                                0.00  
    0:00:14   91625.3      0.00       0.0    2021.3                                0.00  
    0:00:14   91625.3      0.00       0.0    2021.3                                0.00  
    0:00:14   91624.0      0.00       0.0    2021.3                                0.00  
    0:00:14   91624.0      0.00       0.0    2021.3                                0.00  
    0:00:14   91622.7      0.00       0.0    2021.3                                0.00  
    0:00:14   91622.7      0.00       0.0    2021.3                                0.00  
    0:00:14   91621.3      0.00       0.0    2021.3                                0.00  
    0:00:14   91621.3      0.00       0.0    2021.3                                0.00  
    0:00:14   91620.0      0.00       0.0    2021.3                                0.00  
    0:00:14   91620.0      0.00       0.0    2021.3                                0.00  
    0:00:14   91618.7      0.00       0.0    2021.3                                0.00  
    0:00:14   91618.7      0.00       0.0    2021.3                                0.00  
    0:00:14   91617.3      0.00       0.0    2021.3                                0.00  
    0:00:14   91617.3      0.00       0.0    2021.3                                0.00  
    0:00:15   91616.0      0.00       0.0    2021.3                                0.00  
    0:00:15   91616.0      0.00       0.0    2021.3                                0.00  
    0:00:15   91614.7      0.00       0.0    2021.3                                0.00  
    0:00:15   91614.7      0.00       0.0    2021.3                                0.00  
    0:00:15   91613.3      0.00       0.0    2021.3                                0.00  
    0:00:15   91613.3      0.00       0.0    2021.3                                0.00  
    0:00:15   91612.0      0.00       0.0    2021.3                                0.00  
    0:00:15   91612.0      0.00       0.0    2021.3                                0.00  
    0:00:15   91610.7      0.00       0.0    2021.3                                0.00  
    0:00:15   91610.7      0.00       0.0    2021.3                                0.00  
    0:00:15   91609.3      0.00       0.0    2021.3                                0.00  
    0:00:15   91609.3      0.00       0.0    2021.3                                0.00  
    0:00:15   91608.0      0.00       0.0    2021.3                                0.00  
    0:00:15   91608.0      0.00       0.0    2021.3                                0.00  
    0:00:15   91606.7      0.00       0.0    2021.3                                0.00  
    0:00:15   91606.7      0.00       0.0    2021.3                                0.00  
    0:00:15   91605.3      0.00       0.0    2021.3                                0.00  
    0:00:15   91605.3      0.00       0.0    2021.3                                0.00  
    0:00:15   91604.0      0.00       0.0    2021.3                                0.00  
    0:00:15   91604.0      0.00       0.0    2021.3                                0.00  
    0:00:15   91602.7      0.00       0.0    2021.3                                0.00  
    0:00:15   91602.7      0.00       0.0    2021.3                                0.00  
    0:00:15   91601.3      0.00       0.0    2021.3                                0.00  
    0:00:15   91601.3      0.00       0.0    2021.3                                0.00  
    0:00:15   91600.0      0.00       0.0    2021.3                                0.00  
    0:00:15   91600.0      0.00       0.0    2021.3                                0.00  
    0:00:16   91598.7      0.00       0.0    2021.3                                0.00  
    0:00:16   91598.7      0.00       0.0    2021.3                                0.00  
    0:00:16   91597.3      0.00       0.0    2021.3                                0.00  
    0:00:16   91597.3      0.00       0.0    2021.3                                0.00  
    0:00:16   91596.0      0.00       0.0    2021.3                                0.00  
    0:00:16   91596.0      0.00       0.0    2021.3                                0.00  
    0:00:16   91594.7      0.00       0.0    2021.3                                0.00  
    0:00:16   91594.7      0.00       0.0    2021.3                                0.00  
    0:00:16   91593.3      0.00       0.0    2021.3                                0.00  
    0:00:16   91593.3      0.00       0.0    2021.3                                0.00  
    0:00:16   91592.0      0.00       0.0    2021.3                                0.00  
    0:00:16   91592.0      0.00       0.0    2021.3                                0.00  
    0:00:16   91590.7      0.00       0.0    2021.3                                0.00  
    0:00:16   91590.7      0.00       0.0    2021.3                                0.00  
    0:00:16   91589.3      0.00       0.0    2021.3                                0.00  
    0:00:16   91589.3      0.00       0.0    2021.3                                0.00  
    0:00:16   91588.0      0.00       0.0    2021.3                                0.00  
    0:00:16   91588.0      0.00       0.0    2021.3                                0.00  
    0:00:17   91586.7      0.00       0.0    2021.3                                0.00  
    0:00:17   91586.7      0.00       0.0    2021.3                                0.00  
    0:00:17   91585.3      0.00       0.0    2021.3                                0.00  
    0:00:17   91584.0      0.00       0.0    2021.3                                0.00  
    0:00:17   91584.0      0.00       0.0    2021.3                                0.00  
    0:00:17   91582.7      0.00       0.0    2021.3                                0.00  
    0:00:17   91582.7      0.00       0.0    2021.3                                0.00  
    0:00:17   91581.3      0.00       0.0    2021.3                                0.00  
    0:00:17   91580.0      0.00       0.0    2021.3                                0.00  
    0:00:17   91580.0      0.00       0.0    2021.3                                0.00  
    0:00:17   91578.7      0.00       0.0    2021.3                                0.00  
    0:00:17   91578.7      0.00       0.0    2021.3                                0.00  
    0:00:17   91577.3      0.00       0.0    2021.3                                0.00  
    0:00:17   91577.3      0.00       0.0    2021.3                                0.00  
    0:00:18   91576.0      0.00       0.0    2021.3                                0.00  
    0:00:18   91574.7      0.00       0.0    2021.3                                0.00  
    0:00:29   91573.3      0.00       0.0    2021.3                                0.00  
    0:00:29   91573.3      0.00       0.0    2021.3                                0.00  
    0:00:30   91572.0      0.00       0.0    2021.3                                0.00  
    0:00:30   91570.7      0.00       0.0    2021.3                                0.00  
    0:00:31   91569.3      0.00       0.0    2021.3                                0.00  
    0:00:31   91568.0      0.00       0.0    2021.3                                0.00  
    0:00:31   91566.7      0.00       0.0    2021.3                                0.00  
    0:00:31   91566.7      0.00       0.0    2021.3                                0.00  
    0:00:31   91565.3      0.00       0.0    2021.3                                0.00  
    0:00:31   91565.3      0.00       0.0    2021.3                                0.00  
    0:00:31   91564.0      0.00       0.0    2021.3                                0.00  
    0:00:31   91564.0      0.00       0.0    2021.3                                0.00  
    0:00:31   91562.7      0.00       0.0    2021.3                                0.00  
    0:00:31   91562.7      0.00       0.0    2021.3                                0.00  
    0:00:31   91561.3      0.00       0.0    2021.3                                0.00  
    0:00:31   91561.3      0.00       0.0    2021.3                                0.00  
    0:00:31   91560.0      0.00       0.0    2021.3                                0.00  
    0:00:31   91560.0      0.00       0.0    2021.3                                0.00  
    0:00:31   91558.7      0.00       0.0    2021.3                                0.00  
    0:00:31   91558.7      0.00       0.0    2021.3                                0.00  
    0:00:31   91557.3      0.00       0.0    2021.3                                0.00  
    0:00:31   91557.3      0.00       0.0    2021.3                                0.00  
    0:00:32   91556.0      0.00       0.0    2021.3                                0.00  
    0:00:32   91556.0      0.00       0.0    2021.3                                0.00  
    0:00:32   91554.7      0.00       0.0    2021.3                                0.00  
    0:00:32   91554.7      0.00       0.0    2021.3                                0.00  
    0:00:32   91553.3      0.00       0.0    2021.3                                0.00  
    0:00:32   91553.3      0.00       0.0    2021.3                                0.00  
    0:00:32   91552.0      0.00       0.0    2021.3                                0.00  
    0:00:32   91552.0      0.00       0.0    2021.3                                0.00  
    0:00:32   91550.7      0.00       0.0    2021.3                                0.00  
    0:00:32   91550.7      0.00       0.0    2021.3                                0.00  
    0:00:32   91549.3      0.00       0.0    2021.3                                0.00  
    0:00:32   91549.3      0.00       0.0    2021.3                                0.00  
    0:00:32   91548.0      0.00       0.0    2021.3                                0.00  
    0:00:32   91548.0      0.00       0.0    2021.3                                0.00  
    0:00:32   91546.7      0.00       0.0    2021.3                                0.00  
    0:00:32   91546.7      0.00       0.0    2021.3                                0.00  
    0:00:32   91545.3      0.00       0.0    2021.3                                0.00  
    0:00:32   91544.0      0.00       0.0    2021.3                                0.00  
    0:00:32   91544.0      0.00       0.0    2021.3                                0.00  
    0:00:32   91542.7      0.00       0.0    2021.3                                0.00  
    0:00:32   91541.3      0.00       0.0    2021.3                                0.00  
    0:00:32   91540.0      0.00       0.0    2021.3                                0.00  
    0:00:32   91538.7      0.00       0.0    2021.3                                0.00  
    0:00:32   91537.3      0.00       0.0    2021.3                                0.00  
    0:00:32   91536.0      0.00       0.0    2021.3                                0.00  
    0:00:32   91536.0      0.00       0.0    2021.3                                0.00  
    0:00:32   91534.7      0.00       0.0    2021.3                                0.00  
    0:00:32   91533.3      0.00       0.0    2021.3                                0.00  
    0:00:32   91532.0      0.00       0.0    2021.3                                0.00  
    0:00:32   91530.7      0.00       0.0    2021.3                                0.00  
    0:00:32   91529.3      0.00       0.0    2021.3                                0.00  
    0:00:33   91528.0      0.00       0.0    2021.3                                0.00  
    0:00:33   91526.7      0.00       0.0    2021.3                                0.00  
    0:00:34   91525.3      0.00       0.0    2021.3                                0.00  
    0:00:34   91525.3      0.00       0.0    2021.3                                0.00  
    0:00:34   91524.0      0.00       0.0    2021.3                                0.00  
    0:00:34   91524.0      0.00       0.0    2021.3                                0.00  
    0:00:34   91522.7      0.00       0.0    2021.3                                0.00  
    0:00:34   91522.7      0.00       0.0    2021.3                                0.00  
    0:00:34   91521.3      0.00       0.0    2021.3                                0.00  
    0:00:34   91521.3      0.00       0.0    2021.3                                0.00  
    0:00:34   91520.0      0.00       0.0    2021.3                                0.00  
    0:00:34   91520.0      0.00       0.0    2021.3                                0.00  
    0:00:34   91518.7      0.00       0.0    2021.3                                0.00  
    0:00:34   91518.7      0.00       0.0    2021.3                                0.00  
    0:00:34   91517.3      0.00       0.0    2021.3                                0.00  
    0:00:34   91516.0      0.00       0.0    2021.3                                0.00  
    0:00:34   91514.7      0.00       0.0    2021.3                                0.00  
    0:00:34   91513.3      0.00       0.0    2021.3                                0.00  
    0:00:35   91512.0      0.00       0.0    2021.3                                0.00  
    0:00:37   91510.7      0.00       0.0    2021.3                                0.00  
    0:00:37   91510.7      0.00       0.0    2021.3                                0.00  
    0:00:37   91509.3      0.00       0.0    2021.3                                0.00  
    0:00:37   91509.3      0.00       0.0    2021.3                                0.00  
    0:00:37   91508.0      0.00       0.0    2021.3                                0.00  
    0:00:37   91508.0      0.00       0.0    2021.3                                0.00  
    0:00:37   91506.7      0.00       0.0    2021.3                                0.00  
    0:00:37   91506.7      0.00       0.0    2021.3                                0.00  
    0:00:38   91505.3      0.00       0.0    2021.3                                0.00  
    0:00:38   91505.3      0.00       0.0    2021.3                                0.00  
    0:00:38   91504.0      0.00       0.0    2021.3                                0.00  
    0:00:38   91504.0      0.00       0.0    2021.3                                0.00  
    0:00:38   91502.7      0.00       0.0    2021.3                                0.00  
    0:00:38   91502.7      0.00       0.0    2021.3                                0.00  
    0:00:38   91501.3      0.00       0.0    2021.3                                0.00  
    0:00:40   91500.7      0.00       0.0    2021.3                                0.00  
    0:00:40   91499.0      0.00       0.0    2021.3                                0.00  
    0:00:40   91499.0      0.00       0.0    2021.3                                0.00  
    0:00:40   91498.0      0.00       0.0    2021.3                                0.00  
    0:00:40   91497.3      0.00       0.0    2021.3                                0.00  
    0:00:40   91496.3      0.00       0.0    2021.3                                0.00  
    0:00:40   91495.3      0.00       0.0    2021.3                                0.00  
    0:00:40   91494.0      0.00       0.0    2021.3                                0.00  
    0:00:40   91492.7      0.00       0.0    2021.3                                0.00  
    0:00:40   91491.7      0.00       0.0    2021.3                                0.00  
    0:00:40   91489.7      0.00       0.0    2021.3                                0.00  
    0:00:40   91489.7      0.00       0.0    2021.3                                0.00  
    0:00:40   91489.3      0.00       0.0    2021.3                                0.00  
    0:00:40   91488.0      0.00       0.0    2021.3                                0.00  
    0:00:40   91488.0      0.00       0.0    2021.3                                0.00  
    0:00:40   91487.3      0.00       0.0    2021.3                                0.00  

  Beginning Post-DRC Delay Recovery
  ----------------------------------


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 6 routable metal layers
    Top most routable layer is set to be metal4
    This is considered as a 4-metal-layer design
    Reading library information from DB ...
Warning: Pin PAD of reference cell phis_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phic_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phob12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct24_p has no physical location. (APL-028)
  Reading misc information ...
    array <unit> has 0 vertical and 284 horizontal rows
    98 pre-routes for placement blockage/checking
    793 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
INFO: 0 pre-routes used for checking; 0 redundant shapes removed
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : khu_sensor_pad
  Version: N-2017.09
  Date   : Thu Nov 19 02:05:24 2020
****************************************
Std cell utilization: 41.49%  (274462/(661436-0))
(Non-fixed + Fixed)
Std cell utilization: 40.94%  (268257/(661436-6221))
(Non-fixed only)
Chip area:            661436   sites, bbox (187.62 187.62 1212.38 1210.02) um
Std cell area:        274462   sites, (non-fixed:268257 fixed:6205)
                      29547    cells, (non-fixed:28768  fixed:779)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      6221     sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       155 
Avg. std cell width:  4.57 um 
Site array:           unit     (width: 0.44 um, height: 3.60 um, rows: 284)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : khu_sensor_pad
  Version: N-2017.09
  Date   : Thu Nov 19 02:05:24 2020
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
MET1       none          ---         ---       via additive      ---
MET2       partial     7.20        1.80        via additive      ---
MET3       partial     10000.00    10000.00    via additive      ---
MET4       partial     10000.00    10000.00    via additive      ---
MET5       partial     10000.00    10000.00    via additive      ---
MET6       partial     10000.00    10000.00    via additive      ---

Total 30 (out of 28768) illegal cells need to be legalized.
Finding nearest legal location......100%
 
****************************************
  Report : Nearest Legal Location
  Design : khu_sensor_pad
  Version: N-2017.09
  Date   : Thu Nov 19 02:05:24 2020
****************************************

avg cell displacement:    0.909 um ( 0.25 row height)
max cell displacement:    1.742 um ( 0.48 row height)
std deviation:            0.452 um ( 0.13 row height)
number of cell moved:        14 cells (out of 28768 cells)

Total 0 cells has large displacement (e.g. > 10.800 um or 3 row height)

Legalizing 20 illegal cells......100%
 
****************************************
  Report : Legalize Displacement
  Design : khu_sensor_pad
  Version: N-2017.09
  Date   : Thu Nov 19 02:05:24 2020
****************************************

avg cell displacement:    2.296 um ( 0.64 row height)
max cell displacement:    5.077 um ( 1.41 row height)
std deviation:            1.377 um ( 0.38 row height)
number of cell moved:        14 cells (out of 28768 cells)

Total 0 cells has large displacement (e.g. > 10.800 um or 3 row height)

Warning: Pin PAD of reference cell phis_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phic_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phob12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct24_p has no physical location. (APL-028)

  On-Route Optimization Complete
  ------------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 6 routable metal layers
    Top most routable layer is set to be metal4
    This is considered as a 4-metal-layer design
    Reading library information from DB ...
Warning: Pin PAD of reference cell phis_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phic_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phob12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct24_p has no physical location. (APL-028)
  Reading misc information ...
    array <unit> has 0 vertical and 284 horizontal rows
    98 pre-routes for placement blockage/checking
    793 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
INFO: 0 pre-routes used for checking; 0 redundant shapes removed
[end initializing data for legality checker]

**************************************************** 
Check_legality: Report for Fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
**************************************************** 
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
****************************************************** 

****************************************************** 
Check_legality: Report for Non-fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
****************************************************** 
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
******************************************** 
Information: Zroute based route preservation is enabled. (ROPT-032)
Cell Min-Routing-Layer = MET1
Cell Max-Routing-Layer = MET4
Successfully merge 135 nets of total 135 nets.
Updating the database ...
Information: Updating database...
Cell Min-Routing-Layer = MET1
Cell Max-Routing-Layer = MET4
Split 14 nets of total 14 nets.
Updating the database ...
ROPT:    Main Optimization Done             Thu Nov 19 02:05:30 2020
GART: Updated design time.
GART: Transferring timing data to the router....
GART: Done transferring timing data to the router.
ROPT:    Running Main Eco Route             Thu Nov 19 02:05:32 2020
Cell Min-Routing-Layer = MET1
Cell Max-Routing-Layer = MET4
[ECO: Extraction] Elapsed real time: 0:00:03 
[ECO: Extraction] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[ECO: Extraction] Stage (MB): Used   67  Alloctr   66  Proc    0 
[ECO: Extraction] Total (MB): Used   80  Alloctr   81  Proc 2660 
Num of eco nets = 32005
Num of open eco nets = 54
[ECO: Init] Elapsed real time: 0:00:03 
[ECO: Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[ECO: Init] Stage (MB): Used   71  Alloctr   70  Proc    0 
[ECO: Init] Total (MB): Used   85  Alloctr   86  Proc 2660 
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   89  Alloctr   90  Proc 2660 
Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_mode                          :	 reserve_space       
-connect_within_pins_by_layer_name                      :	 {{MET1 via_wire_standard_cell_pins} }
-dbin_list_of_nets                                      :	 {}                  
-extraction_mode                                        :	 parallel            
-verbose_level                                          :	 0                   
-wide_macro_pin_as_fat_wire                             :	 true                

Printing options for 'set_route_zrt_global_options'
-crosstalk_driven                                       :	 true                
-timing_driven                                          :	 true                

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,1400.00,1400.00)
Number of routing layers = 6
layer MET1, dir Hor, min width = 0.16, min space = 0.16 pitch = 0.40
layer MET2, dir Ver, min width = 0.20, min space = 0.20 pitch = 0.44
layer MET3, dir Hor, min width = 0.20, min space = 0.20 pitch = 0.40
layer MET4, dir Ver, min width = 0.20, min space = 0.20 pitch = 0.44
layer MET5, dir Hor, min width = 0.20, min space = 0.20 pitch = 0.40
layer MET6, dir Ver, min width = 0.44, min space = 0.44 pitch = 0.88
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    7  Alloctr    7  Proc    0 
[End of Build Tech Data] Total (MB): Used  102  Alloctr  103  Proc 2660 
Net statistics:
Total number of nets     = 32005
Number of nets to route  = 54
Number of single or zero port nets = 1
Number of nets with min-layer-mode soft = 720
Number of nets with min-layer-mode soft-cost-medium = 720
51 nets are partially connected,
 of which 51 are detail routed and 0 are global routed.
31950 nets are fully connected,
 of which 31950 are detail routed and 0 are global routed.
385 nets have non-default rule shield_130nm_rule
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    9  Alloctr    9  Proc    0 
[End of Build All Nets] Total (MB): Used  112  Alloctr  113  Proc 2660 
Average gCell capacity  3.36	 on layer (1)	 MET1
Average gCell capacity  5.61	 on layer (2)	 MET2
Average gCell capacity  6.34	 on layer (3)	 MET3
Average gCell capacity  5.95	 on layer (4)	 MET4
Average gCell capacity  6.33	 on layer (5)	 MET5
Average gCell capacity  0.00	 on layer (6)	 MET6
Average number of tracks per gCell 9.00	 on layer (1)	 MET1
Average number of tracks per gCell 8.20	 on layer (2)	 MET2
Average number of tracks per gCell 9.00	 on layer (3)	 MET3
Average number of tracks per gCell 8.20	 on layer (4)	 MET4
Average number of tracks per gCell 9.00	 on layer (5)	 MET5
Average number of tracks per gCell 4.10	 on layer (6)	 MET6
Number of gCells = 905592
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    2  Proc    0 
[End of Build Congestion map] Total (MB): Used  113  Alloctr  115  Proc 2660 
Total stats:
[End of Build Data] Elapsed real time: 0:00:01 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Build Data] Stage (MB): Used   19  Alloctr   20  Proc    0 
[End of Build Data] Total (MB): Used  114  Alloctr  116  Proc 2660 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  114  Alloctr  116  Proc 2660 
Information: Using 1 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  114  Alloctr  116  Proc 2660 
Initial. Routing result:
Initial. Both Dirs: Overflow =  1356 Max = 10 GRCs =   656 (0.22%)
Initial. H routing: Overflow =   105 Max =  4 (GRCs =  1) GRCs =    91 (0.06%)
Initial. V routing: Overflow =  1250 Max = 10 (GRCs =  5) GRCs =   565 (0.37%)
Initial. MET1       Overflow =    46 Max =  2 (GRCs =  4) GRCs =    42 (0.03%)
Initial. MET2       Overflow =   559 Max = 10 (GRCs =  1) GRCs =   286 (0.19%)
Initial. MET3       Overflow =    59 Max =  4 (GRCs =  1) GRCs =    49 (0.03%)
Initial. MET4       Overflow =   691 Max = 10 (GRCs =  4) GRCs =   279 (0.18%)
Initial. MET5       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MET6       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
MET1     91.8 5.10 0.02 1.59 0.00 0.70 0.35 0.00 0.20 0.00 0.16 0.00 0.00 0.03
MET2     53.3 16.4 13.6 9.59 1.03 3.72 1.47 0.35 0.15 0.00 0.11 0.08 0.07 0.07
MET3     51.2 12.1 12.2 10.2 6.30 4.37 2.06 0.91 0.33 0.00 0.13 0.02 0.01 0.00
MET4     70.2 15.0 7.10 4.24 0.40 1.67 0.65 0.15 0.08 0.00 0.26 0.11 0.04 0.04
MET5     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MET6     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    73.9 9.61 6.42 4.97 1.48 2.02 0.88 0.27 0.15 0.00 0.13 0.04 0.02 0.03


Initial. Total Wire Length = 114.41
Initial. Layer MET1 wire length = 0.00
Initial. Layer MET2 wire length = 36.47
Initial. Layer MET3 wire length = 77.94
Initial. Layer MET4 wire length = 0.00
Initial. Layer MET5 wire length = 0.00
Initial. Layer MET6 wire length = 0.00
Initial. Total Number of Contacts = 60
Initial. Via VIA12 count = 33
Initial. Via VIA23 count = 27
Initial. Via VIA34 count = 0
Initial. Via VIA45 count = 0
Initial. Via VIA56 count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  114  Alloctr  116  Proc 2660 
phase1. Routing result:
phase1. Both Dirs: Overflow =  1356 Max = 10 GRCs =   656 (0.22%)
phase1. H routing: Overflow =   105 Max =  4 (GRCs =  1) GRCs =    91 (0.06%)
phase1. V routing: Overflow =  1250 Max = 10 (GRCs =  5) GRCs =   565 (0.37%)
phase1. MET1       Overflow =    46 Max =  2 (GRCs =  4) GRCs =    42 (0.03%)
phase1. MET2       Overflow =   559 Max = 10 (GRCs =  1) GRCs =   286 (0.19%)
phase1. MET3       Overflow =    59 Max =  4 (GRCs =  1) GRCs =    49 (0.03%)
phase1. MET4       Overflow =   691 Max = 10 (GRCs =  4) GRCs =   279 (0.18%)
phase1. MET5       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MET6       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
MET1     91.8 5.10 0.02 1.59 0.00 0.70 0.35 0.00 0.20 0.00 0.16 0.00 0.00 0.03
MET2     53.3 16.4 13.6 9.59 1.03 3.72 1.47 0.35 0.15 0.00 0.11 0.08 0.07 0.07
MET3     51.2 12.1 12.2 10.2 6.30 4.37 2.06 0.91 0.33 0.00 0.13 0.02 0.01 0.00
MET4     70.2 15.0 7.10 4.24 0.40 1.67 0.65 0.15 0.08 0.00 0.26 0.11 0.04 0.04
MET5     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MET6     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    73.9 9.61 6.42 4.97 1.48 2.02 0.88 0.27 0.15 0.00 0.13 0.04 0.02 0.03


phase1. Total Wire Length = 114.41
phase1. Layer MET1 wire length = 0.00
phase1. Layer MET2 wire length = 36.47
phase1. Layer MET3 wire length = 77.94
phase1. Layer MET4 wire length = 0.00
phase1. Layer MET5 wire length = 0.00
phase1. Layer MET6 wire length = 0.00
phase1. Total Number of Contacts = 60
phase1. Via VIA12 count = 33
phase1. Via VIA23 count = 27
phase1. Via VIA34 count = 0
phase1. Via VIA45 count = 0
phase1. Via VIA56 count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  114  Alloctr  116  Proc 2660 
phase2. Routing result:
phase2. Both Dirs: Overflow =  1356 Max = 10 GRCs =   656 (0.22%)
phase2. H routing: Overflow =   105 Max =  4 (GRCs =  1) GRCs =    91 (0.06%)
phase2. V routing: Overflow =  1250 Max = 10 (GRCs =  5) GRCs =   565 (0.37%)
phase2. MET1       Overflow =    46 Max =  2 (GRCs =  4) GRCs =    42 (0.03%)
phase2. MET2       Overflow =   559 Max = 10 (GRCs =  1) GRCs =   286 (0.19%)
phase2. MET3       Overflow =    59 Max =  4 (GRCs =  1) GRCs =    49 (0.03%)
phase2. MET4       Overflow =   691 Max = 10 (GRCs =  4) GRCs =   279 (0.18%)
phase2. MET5       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MET6       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
MET1     91.8 5.10 0.02 1.59 0.00 0.70 0.35 0.00 0.20 0.00 0.16 0.00 0.00 0.03
MET2     53.3 16.4 13.6 9.59 1.03 3.72 1.47 0.35 0.15 0.00 0.11 0.08 0.07 0.07
MET3     51.2 12.1 12.2 10.2 6.30 4.37 2.06 0.91 0.33 0.00 0.13 0.02 0.01 0.00
MET4     70.2 15.0 7.10 4.24 0.40 1.67 0.65 0.15 0.08 0.00 0.26 0.11 0.04 0.04
MET5     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MET6     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    73.9 9.61 6.42 4.97 1.48 2.02 0.88 0.27 0.15 0.00 0.13 0.04 0.02 0.03


phase2. Total Wire Length = 114.41
phase2. Layer MET1 wire length = 0.00
phase2. Layer MET2 wire length = 36.47
phase2. Layer MET3 wire length = 77.94
phase2. Layer MET4 wire length = 0.00
phase2. Layer MET5 wire length = 0.00
phase2. Layer MET6 wire length = 0.00
phase2. Total Number of Contacts = 60
phase2. Via VIA12 count = 33
phase2. Via VIA23 count = 27
phase2. Via VIA34 count = 0
phase2. Via VIA45 count = 0
phase2. Via VIA56 count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:01 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Whole Chip Routing] Stage (MB): Used   19  Alloctr   20  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  114  Alloctr  116  Proc 2660 

Congestion utilization per direction:
Average vertical track utilization   = 12.70 %
Peak    vertical track utilization   = 175.00 %
Average horizontal track utilization =  8.18 %
Peak    horizontal track utilization = 88.89 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   -6  Alloctr   -8  Proc    0 
[GR: Done] Total (MB): Used  110  Alloctr  111  Proc 2660 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:01 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[GR: Done] Stage (MB): Used   21  Alloctr   21  Proc    0 
[GR: Done] Total (MB): Used  110  Alloctr  111  Proc 2660 
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:02 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:02
[End of Global Routing] Stage (MB): Used    5  Alloctr    5  Proc    0 
[End of Global Routing] Total (MB): Used   94  Alloctr   96  Proc 2660 
[ECO: GR] Elapsed real time: 0:00:05 
[ECO: GR] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:05
[ECO: GR] Stage (MB): Used   81  Alloctr   80  Proc    0 
[ECO: GR] Total (MB): Used   94  Alloctr   96  Proc 2660 

Start track assignment

Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_mode                          :	 reserve_space       
-connect_within_pins_by_layer_name                      :	 {{MET1 via_wire_standard_cell_pins} }
-dbin_list_of_nets                                      :	 {}                  
-extraction_mode                                        :	 parallel            
-verbose_level                                          :	 0                   
-wide_macro_pin_as_fat_wire                             :	 true                

Printing options for 'set_route_zrt_track_options'
-crosstalk_driven                                       :	 true                
-timing_driven                                          :	 true                

Information: Using 1 threads for routing. (ZRT-444)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    3  Alloctr    3  Proc    0 
[Track Assign: Read routes] Total (MB): Used   94  Alloctr   95  Proc 2660 

Start initial assignment
Routed partition 1/19      
Routed partition 2/19      
Routed partition 3/19      
Routed partition 4/19      
Routed partition 5/19      
Routed partition 6/19      
Routed partition 7/19      
Routed partition 8/19      
Routed partition 9/19      
Routed partition 10/19     
Routed partition 11/19     
Routed partition 12/19     
Routed partition 13/19     
Routed partition 14/19     
Routed partition 15/19     
Routed partition 16/19     
Routed partition 17/19     
Routed partition 18/19     
Routed partition 19/19     

Number of wires with overlap after iteration 0 = 66 of 140


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used    3  Alloctr    3  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   94  Alloctr   95  Proc 2660 

Reroute to fix overlaps
Routed partition 1/19      
Routed partition 2/19      
Routed partition 3/19      
Routed partition 4/19      
Routed partition 5/19      
Routed partition 6/19      
Routed partition 7/19      
Routed partition 8/19      
Routed partition 9/19      
Routed partition 10/19     
Routed partition 11/19     
Routed partition 12/19     
Routed partition 13/19     
Routed partition 14/19     
Routed partition 15/19     
Routed partition 16/19     
Routed partition 17/19     
Routed partition 18/19     
Routed partition 19/19     

[Track Assign: Iteration 1] Elapsed real time: 0:00:00 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 1] Stage (MB): Used    3  Alloctr    3  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   94  Alloctr   95  Proc 2660 

Number of wires with overlap after iteration 1 = 39 of 111


Wire length and via report:
---------------------------
Number of MET1 wires: 6 		 VIA01: 0
Number of MET2 wires: 58 		 VIA12: 75
Number of MET3 wires: 45 		 VIA23: 69
Number of MET4 wires: 2 		 VIA34: 4
Number of MET5 wires: 0 		 VIA45: 0
Number of MET6 wires: 0 		 VIA56: 0
Total number of wires: 111 		 vias: 148

Total MET1 wire length: 3.0
Total MET2 wire length: 66.8
Total MET3 wire length: 103.9
Total MET4 wire length: 3.0
Total MET5 wire length: 0.0
Total MET6 wire length: 0.0
Total wire length: 176.7

Longest MET1 wire length: 0.9
Longest MET2 wire length: 5.6
Longest MET3 wire length: 20.2
Longest MET4 wire length: 2.0
Longest MET5 wire length: 0.0
Longest MET6 wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:00 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Done] Total (MB): Used   90  Alloctr   91  Proc 2660 
[ECO: CDR] Elapsed real time: 0:00:06 
[ECO: CDR] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:06
[ECO: CDR] Stage (MB): Used   76  Alloctr   76  Proc    0 
[ECO: CDR] Total (MB): Used   90  Alloctr   91  Proc 2660 
Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_mode                          :	 reserve_space       
-connect_within_pins_by_layer_name                      :	 {{MET1 via_wire_standard_cell_pins} }
-dbin_list_of_nets                                      :	 {}                  
-extraction_mode                                        :	 parallel            
-verbose_level                                          :	 0                   
-wide_macro_pin_as_fat_wire                             :	 true                

Printing options for 'set_route_zrt_detail_options'
-antenna                                                :	 false               
-default_gate_size                                      :	 0.020000            
-repair_shorts_over_macros_effort_level                 :	 low                 
-timing_driven                                          :	 true                
-use_default_width_for_min_area_min_len_stub            :	 true                


Begin ECO DRC check ...

Checked	1/100 Partitions, Violations =	0
Checked	4/100 Partitions, Violations =	0
Checked	8/100 Partitions, Violations =	0
Checked	12/100 Partitions, Violations =	0
Checked	16/100 Partitions, Violations =	5
Checked	20/100 Partitions, Violations =	12
Checked	24/100 Partitions, Violations =	27
Checked	28/100 Partitions, Violations =	51
Checked	32/100 Partitions, Violations =	54
Checked	36/100 Partitions, Violations =	69
Checked	40/100 Partitions, Violations =	90
Checked	44/100 Partitions, Violations =	92
Checked	48/100 Partitions, Violations =	104
Checked	52/100 Partitions, Violations =	104
Checked	56/100 Partitions, Violations =	180
Checked	60/100 Partitions, Violations =	188
Checked	64/100 Partitions, Violations =	209
Checked	68/100 Partitions, Violations =	243
Checked	72/100 Partitions, Violations =	258
Checked	76/100 Partitions, Violations =	287
Checked	80/100 Partitions, Violations =	340
Checked	84/100 Partitions, Violations =	340
Checked	88/100 Partitions, Violations =	342
Checked	92/100 Partitions, Violations =	342
Checked	96/100 Partitions, Violations =	342
Checked	100/100 Partitions, Violations =	342

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	342

[DRC CHECK] Elapsed real time: 0:00:11 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:11 total=0:00:11
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used  104  Alloctr  105  Proc 2660 

Total Wire Length =                    1166131 micron
Total Number of Contacts =             253281
Total Number of Wires =                211093
Total Number of PtConns =              2273
Total Number of Routed Wires =       211093
Total Routed Wire Length =           1165518 micron
Total Number of Routed Contacts =       253281
	Layer           MET1 :      57901 micron
	Layer           MET2 :     359641 micron
	Layer           MET3 :     505757 micron
	Layer           MET4 :     242832 micron
	Layer           MET5 :          0 micron
	Layer           MET6 :          0 micron
	Via           FVIA45 :          1
	Via            VIA34 :       1093
	Via        VIA34_2x1 :      26495
	Via   VIA34(rot)_1x2 :         17
	Via   VIA34(rot)_2x1 :          6
	Via        VIA34_1x2 :       3338
	Via            VIA23 :       5619
	Via       VIA23(rot) :          2
	Via        VIA23_1x2 :      74926
	Via   VIA23(rot)_2x1 :         28
	Via   VIA23(rot)_1x2 :        284
	Via        VIA23_2x1 :      25554
	Via            VIA12 :      78575
	Via       VIA12(rot) :       4286
	Via        VIA12_2x1 :       4245
	Via   VIA12(rot)_1x2 :       9077
	Via   VIA12(rot)_2x1 :       1622
	Via        VIA12_1x2 :      18113

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 64.63% (163706 / 253281 vias)
 
    Layer VIA1       = 28.52% (33057  / 115918  vias)
        Weight 1     = 28.52% (33057   vias)
        Un-optimized = 71.48% (82861   vias)
    Layer VIA2       = 94.72% (100792 / 106413  vias)
        Weight 1     = 94.72% (100792  vias)
        Un-optimized =  5.28% (5621    vias)
    Layer VIA3       = 96.47% (29856  / 30949   vias)
        Weight 1     = 96.47% (29856   vias)
        Un-optimized =  3.53% (1093    vias)
    Layer VIA4       = 100.00% (1      / 1       vias)
        Weight 1     = 100.00% (1       vias)
        Un-optimized =  0.00% (0       vias)
 
  Total double via conversion rate    = 64.63% (163705 / 253281 vias)
 
    Layer VIA1       = 28.52% (33057  / 115918  vias)
    Layer VIA2       = 94.72% (100792 / 106413  vias)
    Layer VIA3       = 96.47% (29856  / 30949   vias)
    Layer VIA4       =  0.00% (0      / 1       vias)
 
  The optimized via conversion rate based on total routed via count = 64.63% (163706 / 253281 vias)
 
    Layer VIA1       = 28.52% (33057  / 115918  vias)
        Weight 1     = 28.52% (33057   vias)
        Un-optimized = 71.48% (82861   vias)
    Layer VIA2       = 94.72% (100792 / 106413  vias)
        Weight 1     = 94.72% (100792  vias)
        Un-optimized =  5.28% (5621    vias)
    Layer VIA3       = 96.47% (29856  / 30949   vias)
        Weight 1     = 96.47% (29856   vias)
        Un-optimized =  3.53% (1093    vias)
    Layer VIA4       = 100.00% (1      / 1       vias)
        Weight 1     = 100.00% (1       vias)
        Un-optimized =  0.00% (0       vias)
 
Total number of nets = 32005, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: non-uniform partition
Routed	1/97 Partitions, Violations =	312
Routed	2/97 Partitions, Violations =	312
Routed	3/97 Partitions, Violations =	302
Routed	4/97 Partitions, Violations =	295
Routed	5/97 Partitions, Violations =	290
Routed	6/97 Partitions, Violations =	284
Routed	7/97 Partitions, Violations =	279
Routed	8/97 Partitions, Violations =	274
Routed	9/97 Partitions, Violations =	257
Routed	10/97 Partitions, Violations =	238
Routed	11/97 Partitions, Violations =	221
Routed	12/97 Partitions, Violations =	218
Routed	13/97 Partitions, Violations =	216
Routed	14/97 Partitions, Violations =	207
Routed	15/97 Partitions, Violations =	198
Routed	16/97 Partitions, Violations =	191
Routed	17/97 Partitions, Violations =	182
Routed	18/97 Partitions, Violations =	176
Routed	19/97 Partitions, Violations =	171
Routed	20/97 Partitions, Violations =	166
Routed	21/97 Partitions, Violations =	162
Routed	22/97 Partitions, Violations =	158
Routed	23/97 Partitions, Violations =	152
Routed	24/97 Partitions, Violations =	148
Routed	25/97 Partitions, Violations =	144
Routed	26/97 Partitions, Violations =	140
Routed	27/97 Partitions, Violations =	136
Routed	28/97 Partitions, Violations =	132
Routed	29/97 Partitions, Violations =	128
Routed	30/97 Partitions, Violations =	125
Routed	31/97 Partitions, Violations =	121
Routed	32/97 Partitions, Violations =	118
Routed	33/97 Partitions, Violations =	115
Routed	34/97 Partitions, Violations =	111
Routed	35/97 Partitions, Violations =	109
Routed	36/97 Partitions, Violations =	107
Routed	37/97 Partitions, Violations =	103
Routed	38/97 Partitions, Violations =	101
Routed	39/97 Partitions, Violations =	99
Routed	40/97 Partitions, Violations =	97
Routed	41/97 Partitions, Violations =	94
Routed	42/97 Partitions, Violations =	91
Routed	43/97 Partitions, Violations =	89
Routed	44/97 Partitions, Violations =	85
Routed	45/97 Partitions, Violations =	83
Routed	46/97 Partitions, Violations =	80
Routed	47/97 Partitions, Violations =	78
Routed	48/97 Partitions, Violations =	76
Routed	49/97 Partitions, Violations =	75
Routed	50/97 Partitions, Violations =	74
Routed	51/97 Partitions, Violations =	73
Routed	52/97 Partitions, Violations =	72
Routed	53/97 Partitions, Violations =	71
Routed	54/97 Partitions, Violations =	70
Routed	55/97 Partitions, Violations =	69
Routed	56/97 Partitions, Violations =	68
Routed	57/97 Partitions, Violations =	67
Routed	58/97 Partitions, Violations =	66
Routed	59/97 Partitions, Violations =	64
Routed	60/97 Partitions, Violations =	63
Routed	61/97 Partitions, Violations =	62
Routed	62/97 Partitions, Violations =	61
Routed	63/97 Partitions, Violations =	60
Routed	64/97 Partitions, Violations =	59
Routed	65/97 Partitions, Violations =	58
Routed	66/97 Partitions, Violations =	57
Routed	67/97 Partitions, Violations =	56
Routed	68/97 Partitions, Violations =	53
Routed	69/97 Partitions, Violations =	52
Routed	70/97 Partitions, Violations =	51
Routed	71/97 Partitions, Violations =	49
Routed	72/97 Partitions, Violations =	48
Routed	73/97 Partitions, Violations =	47
Routed	74/97 Partitions, Violations =	46
Routed	75/97 Partitions, Violations =	45
Routed	76/97 Partitions, Violations =	44
Routed	77/97 Partitions, Violations =	43
Routed	78/97 Partitions, Violations =	41
Routed	79/97 Partitions, Violations =	40
Routed	80/97 Partitions, Violations =	39
Routed	81/97 Partitions, Violations =	38
Routed	82/97 Partitions, Violations =	36
Routed	83/97 Partitions, Violations =	35
Routed	84/97 Partitions, Violations =	34
Routed	85/97 Partitions, Violations =	33
Routed	86/97 Partitions, Violations =	29
Routed	87/97 Partitions, Violations =	28
Routed	88/97 Partitions, Violations =	27
Routed	89/97 Partitions, Violations =	26
Routed	90/97 Partitions, Violations =	25
Routed	91/97 Partitions, Violations =	23
Routed	92/97 Partitions, Violations =	21
Routed	93/97 Partitions, Violations =	20
Routed	94/97 Partitions, Violations =	19
Routed	95/97 Partitions, Violations =	18
Routed	96/97 Partitions, Violations =	17
Routed	97/97 Partitions, Violations =	16

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	16
	Diff net spacing : 6
	Less than minimum area : 2
	Short : 8

[Iter 0] Elapsed real time: 0:00:12 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:12 total=0:00:12
[Iter 0] Stage (MB): Used   13  Alloctr   13  Proc    0 
[Iter 0] Total (MB): Used  104  Alloctr  105  Proc 2660 

End DR iteration 0 with 97 parts

Start DR iteration 1: non-uniform partition
Routed	1/2 Partitions, Violations =	16
Routed	2/2 Partitions, Violations =	15

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	15
	Diff net spacing : 5
	Less than minimum area : 2
	Short : 8

[Iter 1] Elapsed real time: 0:00:12 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:12 total=0:00:12
[Iter 1] Stage (MB): Used   13  Alloctr   13  Proc    0 
[Iter 1] Total (MB): Used  104  Alloctr  105  Proc 2660 

End DR iteration 1 with 2 parts

Start DR iteration 2: non-uniform partition
Routed	1/1 Partitions, Violations =	15

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	15
	Diff net spacing : 5
	Less than minimum area : 2
	Short : 8

[Iter 2] Elapsed real time: 0:00:12 
[Iter 2] Elapsed cpu  time: sys=0:00:00 usr=0:00:12 total=0:00:12
[Iter 2] Stage (MB): Used   13  Alloctr   13  Proc    0 
[Iter 2] Total (MB): Used  104  Alloctr  105  Proc 2660 

End DR iteration 2 with 1 parts

Start DR iteration 3: non-uniform partition
Routed	1/1 Partitions, Violations =	15

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	15
	Diff net spacing : 5
	Less than minimum area : 2
	Short : 8

[Iter 3] Elapsed real time: 0:00:12 
[Iter 3] Elapsed cpu  time: sys=0:00:00 usr=0:00:12 total=0:00:12
[Iter 3] Stage (MB): Used   13  Alloctr   13  Proc    0 
[Iter 3] Total (MB): Used  104  Alloctr  105  Proc 2660 

End DR iteration 3 with 1 parts

Start DR iteration 4: non-uniform partition
Routed	1/1 Partitions, Violations =	15

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	15
	Diff net spacing : 5
	Less than minimum area : 2
	Short : 8

[Iter 4] Elapsed real time: 0:00:12 
[Iter 4] Elapsed cpu  time: sys=0:00:00 usr=0:00:12 total=0:00:12
[Iter 4] Stage (MB): Used   13  Alloctr   13  Proc    0 
[Iter 4] Total (MB): Used  104  Alloctr  105  Proc 2660 

End DR iteration 4 with 1 parts

Stop DR since reached max number of iterations

Information: Merged away 8 aligned/redundant DRCs. (ZRT-305)

DR finished with 7 violations


DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	7
	Diff net spacing : 1
	Less than minimum area : 2
	Short : 4


Total Wire Length =                    1166112 micron
Total Number of Contacts =             253237
Total Number of Wires =                211077
Total Number of PtConns =              2308
Total Number of Routed Wires =       211077
Total Routed Wire Length =           1165491 micron
Total Number of Routed Contacts =       253237
	Layer           MET1 :      57825 micron
	Layer           MET2 :     359649 micron
	Layer           MET3 :     505793 micron
	Layer           MET4 :     242846 micron
	Layer           MET5 :          0 micron
	Layer           MET6 :          0 micron
	Via           FVIA45 :          1
	Via            VIA34 :       1100
	Via        VIA34_2x1 :      26492
	Via   VIA34(rot)_1x2 :         17
	Via   VIA34(rot)_2x1 :          6
	Via        VIA34_1x2 :       3338
	Via            VIA23 :       5628
	Via       VIA23(rot) :          2
	Via        VIA23_1x2 :      74914
	Via   VIA23(rot)_2x1 :         28
	Via   VIA23(rot)_1x2 :        284
	Via        VIA23_2x1 :      25540
	Via            VIA12 :      78579
	Via       VIA12(rot) :       4305
	Via        VIA12_2x1 :       4226
	Via   VIA12(rot)_1x2 :       9062
	Via   VIA12(rot)_2x1 :       1615
	Via        VIA12_1x2 :      18100

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 64.61% (163623 / 253237 vias)
 
    Layer VIA1       = 28.48% (33003  / 115887  vias)
        Weight 1     = 28.48% (33003   vias)
        Un-optimized = 71.52% (82884   vias)
    Layer VIA2       = 94.71% (100766 / 106396  vias)
        Weight 1     = 94.71% (100766  vias)
        Un-optimized =  5.29% (5630    vias)
    Layer VIA3       = 96.45% (29853  / 30953   vias)
        Weight 1     = 96.45% (29853   vias)
        Un-optimized =  3.55% (1100    vias)
    Layer VIA4       = 100.00% (1      / 1       vias)
        Weight 1     = 100.00% (1       vias)
        Un-optimized =  0.00% (0       vias)
 
  Total double via conversion rate    = 64.61% (163622 / 253237 vias)
 
    Layer VIA1       = 28.48% (33003  / 115887  vias)
    Layer VIA2       = 94.71% (100766 / 106396  vias)
    Layer VIA3       = 96.45% (29853  / 30953   vias)
    Layer VIA4       =  0.00% (0      / 1       vias)
 
  The optimized via conversion rate based on total routed via count = 64.61% (163623 / 253237 vias)
 
    Layer VIA1       = 28.48% (33003  / 115887  vias)
        Weight 1     = 28.48% (33003   vias)
        Un-optimized = 71.52% (82884   vias)
    Layer VIA2       = 94.71% (100766 / 106396  vias)
        Weight 1     = 94.71% (100766  vias)
        Un-optimized =  5.29% (5630    vias)
    Layer VIA3       = 96.45% (29853  / 30953   vias)
        Weight 1     = 96.45% (29853   vias)
        Un-optimized =  3.55% (1100    vias)
    Layer VIA4       = 100.00% (1      / 1       vias)
        Weight 1     = 100.00% (1       vias)
        Un-optimized =  0.00% (0       vias)
 



Begin timing optimization in DR ...

Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_mode                          :	 reserve_space       
-connect_within_pins_by_layer_name                      :	 {{MET1 via_wire_standard_cell_pins} }
-dbin_list_of_nets                                      :	 {}                  
-extraction_mode                                        :	 parallel            
-verbose_level                                          :	 0                   
-wide_macro_pin_as_fat_wire                             :	 true                

Printing options for 'set_route_zrt_detail_options'
-antenna                                                :	 false               
-default_gate_size                                      :	 0.020000            
-repair_shorts_over_macros_effort_level                 :	 low                 
-timing_driven                                          :	 true                
-use_default_width_for_min_area_min_len_stub            :	 true                

[Dr init] Elapsed real time: 0:00:13 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:12 total=0:00:13
[Dr init] Stage (MB): Used    6  Alloctr    6  Proc    0 
[Dr init] Total (MB): Used   97  Alloctr   98  Proc 2660 

Begin timing soft drc check ...

Created 0 soft drcs


DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	7
[SOFT DRC] Elapsed real time: 0:00:00 
[SOFT DRC] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[SOFT DRC] Stage (MB): Used    0  Alloctr    0  Proc    0 
[SOFT DRC] Total (MB): Used   97  Alloctr   99  Proc 2660 
[DR] Elapsed real time: 0:00:13 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:13 total=0:00:13
[DR] Stage (MB): Used    2  Alloctr    2  Proc    0 
[DR] Total (MB): Used   93  Alloctr   94  Proc 2660 
[DR: Done] Elapsed real time: 0:00:13 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:13 total=0:00:13
[DR: Done] Stage (MB): Used    2  Alloctr    2  Proc    0 
[DR: Done] Total (MB): Used   93  Alloctr   94  Proc 2660 


Finished timing optimization in DR ...


Nets that have been changed:
Net 1 = khu_sensor_top/sensor_core/n190
Net 2 = khu_sensor_top/sensor_core/n212
Net 3 = khu_sensor_top/sensor_core/n223
Net 4 = khu_sensor_top/ads1292_filter/iir_notch/n907
Net 5 = khu_sensor_top/ads1292_filter/converter_i2f/n62
Net 6 = khu_sensor_top/ads1292_filter/iir_notch/mult_3/n90
Net 7 = khu_sensor_top/ads1292_filter/iir_notch/mult_3/n92
Net 8 = khu_sensor_top/ads1292_filter/iir_notch/mult_3/n94
Net 9 = khu_sensor_top/ads1292_filter/iir_notch/mult_2/n99
Net 10 = khu_sensor_top/ads1292_filter/iir_notch/mult_2/n102
Net 11 = khu_sensor_top/ads1292_filter/iir_notch/mult_2/n104
Net 12 = khu_sensor_top/ads1292_filter/iir_notch/mult_2/n105
Net 13 = khu_sensor_top/ads1292_filter/iir_notch/mult_2/n109
Net 14 = khu_sensor_top/ads1292_filter/iir_notch/add_2/gte_x_5/n10
Net 15 = khu_sensor_top/ads1292_filter/iir_notch/add_1/gte_x_5/n15
Net 16 = khu_sensor_top/ads1292_filter/iir_lpf/add/n279
Net 17 = khu_sensor_top/ads1292_filter/iir_lpf/add/n98
Net 18 = khu_sensor_top/ads1292_filter/iir_notch/add_1/n152
Net 19 = khu_sensor_top/ads1292_filter/iir_notch/add_1/n76
Net 20 = khu_sensor_top/ads1292_filter/converter_i2f/n79
Net 21 = khu_sensor_top/ads1292_filter/converter_i2f/n103
Net 22 = khu_sensor_top/ads1292_filter/converter_i2f/n92
Net 23 = khu_sensor_top/ads1292_filter/iir_lpf/n295
Net 24 = khu_sensor_top/ads1292_filter/iir_lpf/n54
Net 25 = khu_sensor_top/ads1292_filter/iir_lpf/n56
Net 26 = khu_sensor_top/ads1292_filter/iir_notch/n729
Net 27 = khu_sensor_top/ads1292_filter/iir_notch/n730
Net 28 = khu_sensor_top/ads1292_filter/iir_notch/n684
Net 29 = khu_sensor_top/ads1292_filter/iir_notch/n685
Net 30 = khu_sensor_top/ads1292_filter/iir_notch/n596
Net 31 = khu_sensor_top/ads1292_filter/iir_notch/n598
Net 32 = khu_sensor_top/ads1292_filter/iir_notch/n178
Net 33 = khu_sensor_top/ads1292_filter/iir_notch/n179
Net 34 = khu_sensor_top/ads1292_filter/iir_notch/n845
Net 35 = khu_sensor_top/ads1292_filter/converter_f2i/n45
Net 36 = khu_sensor_top/ads1292_filter/iir_notch/add_1/n55
Net 37 = khu_sensor_top/ads1292_filter/iir_notch/mult_3/n20
Net 38 = khu_sensor_top/ads1292_filter/iir_notch/n387
Net 39 = khu_sensor_top/ads1292_filter/iir_notch/n241
Net 40 = VDD
Net 41 = VSS
Net 42 = khu_sensor_top/sensor_core/r_ads_first_param[1]
Net 43 = khu_sensor_top/sensor_core/r_ads_second_param[5]
Net 44 = khu_sensor_top/sensor_core/r_ads_first_param[5]
Net 45 = khu_sensor_top/sensor_core/r_mpr_second_param[1]
Net 46 = khu_sensor_top/sensor_core/r_ads_second_param[1]
Net 47 = khu_sensor_top/sensor_core/r_ads_first_param[2]
Net 48 = khu_sensor_top/ads1292_filter/iir_notch/n659
Net 49 = khu_sensor_top/sensor_core/n765
Net 50 = khu_sensor_top/ads1292_filter/w_converter_i2f_z[8]
Net 51 = khu_sensor_top/ads1292_filter/w_converter_i2f_z[20]
Net 52 = khu_sensor_top/ads1292_filter/r_converter_i2f_a[8]
Net 53 = khu_sensor_top/ads1292_filter/r_converter_i2f_a[26]
Net 54 = khu_sensor_top/ads1292_filter/r_converter_i2f_a[28]
Net 55 = khu_sensor_top/ads1292_filter/converter_i2f/z[22]
Net 56 = khu_sensor_top/ads1292_filter/converter_i2f/z[23]
Net 57 = khu_sensor_top/ads1292_filter/converter_i2f/z_s
Net 58 = khu_sensor_top/ads1292_filter/converter_i2f/z[27]
Net 59 = khu_sensor_top/ads1292_filter/converter_i2f/z_m[15]
Net 60 = khu_sensor_top/ads1292_filter/iir_lpf/r_x_data[61]
Net 61 = khu_sensor_top/ads1292_filter/r_iir_lpf_x[16]
Net 62 = khu_sensor_top/ads1292_filter/w_iir_lpf_y[23]
Net 63 = khu_sensor_top/ads1292_filter/w_iir_lpf_y[26]
Net 64 = khu_sensor_top/ads1292_filter/iir_lpf/r_x_data[51]
Net 65 = khu_sensor_top/ads1292_filter/iir_lpf/r_y_data[8]
Net 66 = khu_sensor_top/ads1292_filter/iir_lpf/r_add_A[21]
Net 67 = khu_sensor_top/ads1292_filter/iir_lpf/r_add_A[30]
Net 68 = khu_sensor_top/ads1292_filter/iir_lpf/r_add_B[23]
Net 69 = khu_sensor_top/ads1292_filter/iir_lpf/r_add_B[24]
Net 70 = khu_sensor_top/ads1292_filter/iir_lpf/add/n1384
Net 71 = khu_sensor_top/ads1292_filter/iir_hpf/n636
Net 72 = khu_sensor_top/ads1292_filter/iir_hpf/n593
Net 73 = khu_sensor_top/ads1292_filter/iir_lpf/mult_1/z[13]
Net 74 = khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A[0]
Net 75 = khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A[3]
Net 76 = khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A[5]
Net 77 = khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A[6]
Net 78 = khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A[7]
Net 79 = khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A[9]
Net 80 = khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A[10]
Net 81 = khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A[11]
Net 82 = khu_sensor_top/ads1292_filter/n166
Net 83 = khu_sensor_top/ads1292_filter/iir_lpf/r_mult_2_B[17]
Net 84 = khu_sensor_top/ads1292_filter/iir_lpf/r_mult_2_B[23]
Net 85 = khu_sensor_top/ads1292_filter/iir_lpf/r_mult_2_A[14]
Net 86 = khu_sensor_top/ads1292_filter/n191
Net 87 = khu_sensor_top/ads1292_filter/n192
Net 88 = khu_sensor_top/ads1292_filter/n194
Net 89 = khu_sensor_top/ads1292_filter/n195
Net 90 = khu_sensor_top/ads1292_filter/n225
Net 91 = khu_sensor_top/ads1292_filter/n226
Net 92 = khu_sensor_top/ads1292_filter/iir_notch/r_y_data[83]
Net 93 = khu_sensor_top/ads1292_filter/iir_notch/r_y_data[84]
Net 94 = khu_sensor_top/ads1292_filter/iir_notch/r_y_data[42]
Net 95 = khu_sensor_top/ads1292_filter/iir_notch/r_y_data[44]
Net 96 = khu_sensor_top/ads1292_filter/w_iir_notch_y[2]
Net 97 = khu_sensor_top/ads1292_filter/w_iir_notch_y[10]
Net 98 = khu_sensor_top/ads1292_filter/w_iir_notch_y[11]
Net 99 = khu_sensor_top/ads1292_filter/w_iir_notch_y[14]
Net 100 = khu_sensor_top/ads1292_filter/iir_notch/r_x_data[30]
.... and 114 other nets
Total number of changed nets = 214 (out of 32005)

[DR: Done] Elapsed real time: 0:00:13 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:13 total=0:00:13
[DR: Done] Stage (MB): Used    2  Alloctr    2  Proc    0 
[DR: Done] Total (MB): Used   92  Alloctr   94  Proc 2660 
[ECO: DR] Elapsed real time: 0:00:19 
[ECO: DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:19 total=0:00:19
[ECO: DR] Stage (MB): Used   79  Alloctr   78  Proc    0 
[ECO: DR] Total (MB): Used   92  Alloctr   94  Proc 2660 

ECO Route finished with 0 open nets, of which 0 are frozen

ECO Route finished with 7 violations

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	7
	Diff net spacing : 1
	Less than minimum area : 2
	Short : 4



Total Wire Length =                    1166112 micron
Total Number of Contacts =             253237
Total Number of Wires =                211077
Total Number of PtConns =              2308
Total Number of Routed Wires =       211077
Total Routed Wire Length =           1165491 micron
Total Number of Routed Contacts =       253237
	Layer           MET1 :      57825 micron
	Layer           MET2 :     359649 micron
	Layer           MET3 :     505793 micron
	Layer           MET4 :     242846 micron
	Layer           MET5 :          0 micron
	Layer           MET6 :          0 micron
	Via           FVIA45 :          1
	Via            VIA34 :       1100
	Via        VIA34_2x1 :      26492
	Via   VIA34(rot)_1x2 :         17
	Via   VIA34(rot)_2x1 :          6
	Via        VIA34_1x2 :       3338
	Via            VIA23 :       5628
	Via       VIA23(rot) :          2
	Via        VIA23_1x2 :      74914
	Via   VIA23(rot)_2x1 :         28
	Via   VIA23(rot)_1x2 :        284
	Via        VIA23_2x1 :      25540
	Via            VIA12 :      78579
	Via       VIA12(rot) :       4305
	Via        VIA12_2x1 :       4226
	Via   VIA12(rot)_1x2 :       9062
	Via   VIA12(rot)_2x1 :       1615
	Via        VIA12_1x2 :      18100

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 64.61% (163623 / 253237 vias)
 
    Layer VIA1       = 28.48% (33003  / 115887  vias)
        Weight 1     = 28.48% (33003   vias)
        Un-optimized = 71.52% (82884   vias)
    Layer VIA2       = 94.71% (100766 / 106396  vias)
        Weight 1     = 94.71% (100766  vias)
        Un-optimized =  5.29% (5630    vias)
    Layer VIA3       = 96.45% (29853  / 30953   vias)
        Weight 1     = 96.45% (29853   vias)
        Un-optimized =  3.55% (1100    vias)
    Layer VIA4       = 100.00% (1      / 1       vias)
        Weight 1     = 100.00% (1       vias)
        Un-optimized =  0.00% (0       vias)
 
  Total double via conversion rate    = 64.61% (163622 / 253237 vias)
 
    Layer VIA1       = 28.48% (33003  / 115887  vias)
    Layer VIA2       = 94.71% (100766 / 106396  vias)
    Layer VIA3       = 96.45% (29853  / 30953   vias)
    Layer VIA4       =  0.00% (0      / 1       vias)
 
  The optimized via conversion rate based on total routed via count = 64.61% (163623 / 253237 vias)
 
    Layer VIA1       = 28.48% (33003  / 115887  vias)
        Weight 1     = 28.48% (33003   vias)
        Un-optimized = 71.52% (82884   vias)
    Layer VIA2       = 94.71% (100766 / 106396  vias)
        Weight 1     = 94.71% (100766  vias)
        Un-optimized =  5.29% (5630    vias)
    Layer VIA3       = 96.45% (29853  / 30953   vias)
        Weight 1     = 96.45% (29853   vias)
        Un-optimized =  3.55% (1100    vias)
    Layer VIA4       = 100.00% (1      / 1       vias)
        Weight 1     = 100.00% (1       vias)
        Un-optimized =  0.00% (0       vias)
 

Total number of nets = 32005
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 7
Total number of antenna violations = antenna checking not active
Total number of voltage-area violations = no voltage-areas defined
Total Wire Length =                    1166112 micron
Total Number of Contacts =             253237
Total Number of Wires =                211077
Total Number of PtConns =              2308
Total Number of Routed Wires =       211077
Total Routed Wire Length =           1165491 micron
Total Number of Routed Contacts =       253237
	Layer           MET1 :      57825 micron
	Layer           MET2 :     359649 micron
	Layer           MET3 :     505793 micron
	Layer           MET4 :     242846 micron
	Layer           MET5 :          0 micron
	Layer           MET6 :          0 micron
	Via           FVIA45 :          1
	Via            VIA34 :       1100
	Via        VIA34_2x1 :      26492
	Via   VIA34(rot)_1x2 :         17
	Via   VIA34(rot)_2x1 :          6
	Via        VIA34_1x2 :       3338
	Via            VIA23 :       5628
	Via       VIA23(rot) :          2
	Via        VIA23_1x2 :      74914
	Via   VIA23(rot)_2x1 :         28
	Via   VIA23(rot)_1x2 :        284
	Via        VIA23_2x1 :      25540
	Via            VIA12 :      78579
	Via       VIA12(rot) :       4305
	Via        VIA12_2x1 :       4226
	Via   VIA12(rot)_1x2 :       9062
	Via   VIA12(rot)_2x1 :       1615
	Via        VIA12_1x2 :      18100

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 64.61% (163623 / 253237 vias)
 
    Layer VIA1       = 28.48% (33003  / 115887  vias)
        Weight 1     = 28.48% (33003   vias)
        Un-optimized = 71.52% (82884   vias)
    Layer VIA2       = 94.71% (100766 / 106396  vias)
        Weight 1     = 94.71% (100766  vias)
        Un-optimized =  5.29% (5630    vias)
    Layer VIA3       = 96.45% (29853  / 30953   vias)
        Weight 1     = 96.45% (29853   vias)
        Un-optimized =  3.55% (1100    vias)
    Layer VIA4       = 100.00% (1      / 1       vias)
        Weight 1     = 100.00% (1       vias)
        Un-optimized =  0.00% (0       vias)
 
  Total double via conversion rate    = 64.61% (163622 / 253237 vias)
 
    Layer VIA1       = 28.48% (33003  / 115887  vias)
    Layer VIA2       = 94.71% (100766 / 106396  vias)
    Layer VIA3       = 96.45% (29853  / 30953   vias)
    Layer VIA4       =  0.00% (0      / 1       vias)
 
  The optimized via conversion rate based on total routed via count = 64.61% (163623 / 253237 vias)
 
    Layer VIA1       = 28.48% (33003  / 115887  vias)
        Weight 1     = 28.48% (33003   vias)
        Un-optimized = 71.52% (82884   vias)
    Layer VIA2       = 94.71% (100766 / 106396  vias)
        Weight 1     = 94.71% (100766  vias)
        Un-optimized =  5.29% (5630    vias)
    Layer VIA3       = 96.45% (29853  / 30953   vias)
        Weight 1     = 96.45% (29853   vias)
        Un-optimized =  3.55% (1100    vias)
    Layer VIA4       = 100.00% (1      / 1       vias)
        Weight 1     = 100.00% (1       vias)
        Un-optimized =  0.00% (0       vias)
 
Special ECO iteration 1 ended with 0 qualifying violations.
Topology ECO iteration 1 ended with 0 qualifying violations.
Updating the database ...
...updated 214 nets
[ECO: End] Elapsed real time: 0:00:19 
[ECO: End] Elapsed cpu  time: sys=0:00:00 usr=0:00:19 total=0:00:19
[ECO: End] Stage (MB): Used    1  Alloctr    1  Proc    0 
[ECO: End] Total (MB): Used   15  Alloctr   17  Proc 2660 
Information: RC extraction has been freed. (PSYN-503)
ROPT:    Main Eco Route Done             Thu Nov 19 02:05:52 2020

  Loading design 'khu_sensor_pad'


Information: Setting a dont_touch attribute on net 'ADS1292_DRDY' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MISO' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_RXD' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_RSTN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/async_rstn_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'MPR121_SDA' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'MPR121_SCL' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_CSN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_START' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_RESET' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MOSI' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_SCLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_TXD' because it is connected to a pad cell. (PSYN-088)


Information: Library Manufacturing Grid(GridResolution) : 10
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 
Warning: Inconsistent library data found for layer GPOLY. (RCEX-018)
Information: Layer MET5 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer MET6 is ignored for resistance and capacitance computation. (RCEX-019)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
EKL_MT: total threadable CPU 7.05 seconds
EKL_MT: elapsed time 7 seconds
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction derate is 125/125(from scenario func1_wst). (RCEX-043)
Information: Extraction derate is 125/125(from scenario funccts_wst). (RCEX-043)
Information: Coupling capacitances are explicitly created. (RCEX-044)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Updating graph... (UID-83)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          true
Timing window analysis for SI:     false
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.37V) above low
                                   0.35 (0.37V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.25
************************************************************

Information: Updating design information... (UID-85)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          true
Timing window analysis for SI:     false
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.37V) above low
                                   0.35 (0.37V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.25
************************************************************

Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
 
****************************************
Report : qor
Design : khu_sensor_pad
Scenario(s): func1_wst
Version: N-2017.09
Date   : Thu Nov 19 02:06:21 2020
****************************************


  Scenario 'func1_wst'
  Timing Path Group '**clock_gating_default**'
  -----------------------------------
  Levels of Logic:              22.00
  Critical Path Length:          6.27
  Critical Path Slack:           2.41
  Critical Path Clk Period:     10.20
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'REGIN'
  -----------------------------------
  Levels of Logic:               1.00
  Critical Path Length:          1.63
  Critical Path Slack:           7.95
  Critical Path Clk Period:     20.40
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'REGOUT'
  -----------------------------------
  Levels of Logic:               3.00
  Critical Path Length:          4.79
  Critical Path Slack:           0.93
  Critical Path Clk Period:     10.20
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              42.00
  Critical Path Length:          9.46
  Critical Path Slack:          -0.02
  Critical Path Clk Period:     10.20
  Total Negative Slack:         -0.02
  No. of Violating Paths:        2.00
  Worst Hold Violation:         -0.01
  Total Hold Violation:         -0.02
  No. of Hold Violations:        5.00
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'clk_half'
  -----------------------------------
  Levels of Logic:               9.00
  Critical Path Length:          2.52
  Critical Path Slack:           4.04
  Critical Path Clk Period:     20.40
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:        284
  Hierarchical Port Count:       6556
  Leaf Cell Count:              29603
  Buf/Inv Cell Count:            6559
  Buf Cell Count:                1496
  Inv Cell Count:                5063
  CT Buf/Inv Cell Count:          543
  Combinational Cell Count:     24216
  Sequential Cell Count:         5387
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    54385.346645
  Noncombinational Area: 37101.999762
  Buf/Inv Area:           6898.339632
  Total Buffer Area:          2052.33
  Total Inverter Area:        4846.01
  Macro/Black Box Area:      0.000000
  Net Area:                848.629393
  Net XLength        :      588705.38
  Net YLength        :      600337.94
  -----------------------------------
  Cell Area:             91487.346407
  Design Area:           92335.975800
  Net Length        :      1189043.25


  Design Rules
  -----------------------------------
  Total Number of Nets:         32239
  Nets With Violations:            10
  Max Trans Violations:             0
  Max Cap Violations:               0
  Max Net Length Violations:       10
  -----------------------------------


  Hostname: vlsi-dist.khu.ac.kr

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:              189.28
  -----------------------------------------
  Overall Compile Time:              191.05
  Overall Compile Wall Clock Time:   191.45

  --------------------------------------------------------------------

  Scenario: func1_wst   WNS: 0.02  TNS: 0.02  Number of Violating Paths: 2  (with Crosstalk delta delays)
  Design  WNS: 0.02  TNS: 0.02  Number of Violating Paths: 2  (with Crosstalk delta delays)


  Scenario: func1_wst  (Hold)  WNS: 0.01  TNS: 0.02  Number of Violating Paths: 5  (with Crosstalk delta delays)
  Design (Hold)  WNS: 0.01  TNS: 0.02  Number of Violating Paths: 5  (with Crosstalk delta delays)

  --------------------------------------------------------------------



ROPT:    (SETUP) WNS: 0.0162 TNS: 0.0211  Number of Violating Path: 2
ROPT:    (HOLD) WNS: 0.0068 TNS: 0.0201  Number of Violating Path: 5
ROPT:    Number of DRC Violating Nets: 10
ROPT:    Number of Route Violation: 7 

  Beginning Postface Optimization for High Effort
  -----------------------------------------------

ROPT:    Running Postface Optimization             Thu Nov 19 02:06:21 2020

Warning: Pin PAD of reference cell phis_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phic_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phob12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct24_p has no physical location. (APL-028)
  Loading design 'khu_sensor_pad'


Information: Setting a dont_touch attribute on net 'ADS1292_DRDY' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MISO' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_RXD' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_RSTN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/async_rstn_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'MPR121_SDA' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'MPR121_SCL' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_CSN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_START' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_RESET' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MOSI' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_SCLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_TXD' because it is connected to a pad cell. (PSYN-088)


Information: Library Manufacturing Grid(GridResolution) : 10
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 

  Scenario: func1_wst   WNS: 0.02  TNS: 0.02  Number of Violating Paths: 2  (with Crosstalk delta delays)
  Design  WNS: 0.02  TNS: 0.02  Number of Violating Paths: 2  (with Crosstalk delta delays)

  Nets with DRC Violations: 10
  Total moveable cell area: 424919.1
  Total fixed cell area: 472231.9
  Total physical cell area: 897151.0
  Core area: (187620 187620 1212380 1210020)



  Scenario: func1_wst  (Hold)  WNS: 0.01  TNS: 0.02  Number of Violating Paths: 5  (with Crosstalk delta delays)
  Design (Hold)  WNS: 0.01  TNS: 0.02  Number of Violating Paths: 5  (with Crosstalk delta delays)

  Beginning On-Route Optimization 
  --------------------------------

Warning: Pin PAD of reference cell phis_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phic_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phob12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct24_p has no physical location. (APL-028)
  Crosstalk fixing is ON . Delta-delay: ON, Delta-Slew: OFF, Static-Noise: ON.


                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:10   91488.0      0.00       0.0    2021.3 khu_sensor_top/ads1292_filter/iir_notch/add_1/sum_reg_27_/D     -0.02  
    0:00:10   91488.0      0.00       0.0    2021.3 khu_sensor_top/ads1292_filter/iir_notch/add_2/sum_reg_27_/D     -0.02  


  Beginning Phase 1 Design Rule Fixing  (min_path)  (max_net_length)
  ------------------------------------

  Beginning Hold Fix Optimization
  --------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:10   91490.3      0.00       0.0    2021.3 khu_sensor_top/ads1292_filter/r_converter_i2f_a_reg_14_/D     -0.01  
    0:00:10   91490.3      0.00       0.0    2021.3 khu_sensor_top/ads1292_filter/iir_notch/r_x_data_reg_30_/D     -0.01  

  Beginning Post-DRC Delay Recovery
  ----------------------------------


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 6 routable metal layers
    Top most routable layer is set to be metal4
    This is considered as a 4-metal-layer design
    Reading library information from DB ...
Warning: Pin PAD of reference cell phis_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phic_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phob12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct24_p has no physical location. (APL-028)
  Reading misc information ...
    array <unit> has 0 vertical and 284 horizontal rows
    98 pre-routes for placement blockage/checking
    793 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
INFO: 0 pre-routes used for checking; 0 redundant shapes removed
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : khu_sensor_pad
  Version: N-2017.09
  Date   : Thu Nov 19 02:06:33 2020
****************************************
Std cell utilization: 41.50%  (274471/(661436-0))
(Non-fixed + Fixed)
Std cell utilization: 40.94%  (268266/(661436-6221))
(Non-fixed only)
Chip area:            661436   sites, bbox (187.62 187.62 1212.38 1210.02) um
Std cell area:        274471   sites, (non-fixed:268266 fixed:6205)
                      29547    cells, (non-fixed:28768  fixed:779)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      6221     sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       155 
Avg. std cell width:  4.57 um 
Site array:           unit     (width: 0.44 um, height: 3.60 um, rows: 284)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : khu_sensor_pad
  Version: N-2017.09
  Date   : Thu Nov 19 02:06:33 2020
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
MET1       none          ---         ---       via additive      ---
MET2       partial     7.20        1.80        via additive      ---
MET3       partial     10000.00    10000.00    via additive      ---
MET4       partial     10000.00    10000.00    via additive      ---
MET5       partial     10000.00    10000.00    via additive      ---
MET6       partial     10000.00    10000.00    via additive      ---

Total 0 (out of 28768) illegal cells need to be legalized.

No cells needs to be legalized.
 
****************************************
  Report : Legalize Displacement
  Design : khu_sensor_pad
  Version: N-2017.09
  Date   : Thu Nov 19 02:06:33 2020
****************************************

No cell displacement.

Warning: Pin PAD of reference cell phis_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phic_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phob12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct24_p has no physical location. (APL-028)

  On-Route Optimization Complete
  ------------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 6 routable metal layers
    Top most routable layer is set to be metal4
    This is considered as a 4-metal-layer design
    Reading library information from DB ...
Warning: Pin PAD of reference cell phis_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phic_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phob12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct24_p has no physical location. (APL-028)
  Reading misc information ...
    array <unit> has 0 vertical and 284 horizontal rows
    98 pre-routes for placement blockage/checking
    793 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
INFO: 0 pre-routes used for checking; 0 redundant shapes removed
[end initializing data for legality checker]

**************************************************** 
Check_legality: Report for Fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
**************************************************** 
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
****************************************************** 

****************************************************** 
Check_legality: Report for Non-fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
****************************************************** 
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
******************************************** 
Information: Zroute based route preservation is enabled. (ROPT-032)
Information: Updating database...
ROPT:    Postface Optimization Done             Thu Nov 19 02:06:36 2020
GART: Updated design time.
GART: Transferring timing data to the router....
GART: Done transferring timing data to the router.
ROPT:    Running Postface Eco Route             Thu Nov 19 02:06:38 2020
Cell Min-Routing-Layer = MET1
Cell Max-Routing-Layer = MET4
[ECO: Extraction] Elapsed real time: 0:00:03 
[ECO: Extraction] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[ECO: Extraction] Stage (MB): Used   67  Alloctr   66  Proc    0 
[ECO: Extraction] Total (MB): Used   82  Alloctr   83  Proc 2664 
Num of eco nets = 32005
Num of open eco nets = 6
[ECO: Init] Elapsed real time: 0:00:03 
[ECO: Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[ECO: Init] Stage (MB): Used   71  Alloctr   70  Proc    0 
[ECO: Init] Total (MB): Used   86  Alloctr   87  Proc 2664 
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   90  Alloctr   91  Proc 2664 
Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_mode                          :	 reserve_space       
-connect_within_pins_by_layer_name                      :	 {{MET1 via_wire_standard_cell_pins} }
-dbin_list_of_nets                                      :	 {}                  
-extraction_mode                                        :	 parallel            
-verbose_level                                          :	 0                   
-wide_macro_pin_as_fat_wire                             :	 true                

Printing options for 'set_route_zrt_global_options'
-crosstalk_driven                                       :	 true                
-timing_driven                                          :	 true                

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,1400.00,1400.00)
Number of routing layers = 6
layer MET1, dir Hor, min width = 0.16, min space = 0.16 pitch = 0.40
layer MET2, dir Ver, min width = 0.20, min space = 0.20 pitch = 0.44
layer MET3, dir Hor, min width = 0.20, min space = 0.20 pitch = 0.40
layer MET4, dir Ver, min width = 0.20, min space = 0.20 pitch = 0.44
layer MET5, dir Hor, min width = 0.20, min space = 0.20 pitch = 0.40
layer MET6, dir Ver, min width = 0.44, min space = 0.44 pitch = 0.88
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    7  Alloctr    7  Proc    0 
[End of Build Tech Data] Total (MB): Used  104  Alloctr  105  Proc 2664 
Net statistics:
Total number of nets     = 32005
Number of nets to route  = 6
Number of single or zero port nets = 1
Number of nets with min-layer-mode soft = 720
Number of nets with min-layer-mode soft-cost-medium = 720
6 nets are partially connected,
 of which 6 are detail routed and 0 are global routed.
31998 nets are fully connected,
 of which 31998 are detail routed and 0 are global routed.
385 nets have non-default rule shield_130nm_rule
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    9  Alloctr    9  Proc    0 
[End of Build All Nets] Total (MB): Used  114  Alloctr  115  Proc 2664 
Average gCell capacity  3.36	 on layer (1)	 MET1
Average gCell capacity  5.61	 on layer (2)	 MET2
Average gCell capacity  6.34	 on layer (3)	 MET3
Average gCell capacity  5.95	 on layer (4)	 MET4
Average gCell capacity  6.33	 on layer (5)	 MET5
Average gCell capacity  0.00	 on layer (6)	 MET6
Average number of tracks per gCell 9.00	 on layer (1)	 MET1
Average number of tracks per gCell 8.20	 on layer (2)	 MET2
Average number of tracks per gCell 9.00	 on layer (3)	 MET3
Average number of tracks per gCell 8.20	 on layer (4)	 MET4
Average number of tracks per gCell 9.00	 on layer (5)	 MET5
Average number of tracks per gCell 4.10	 on layer (6)	 MET6
Number of gCells = 905592
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    2  Proc    0 
[End of Build Congestion map] Total (MB): Used  114  Alloctr  117  Proc 2664 
Total stats:
[End of Build Data] Elapsed real time: 0:00:01 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Build Data] Stage (MB): Used   19  Alloctr   20  Proc    0 
[End of Build Data] Total (MB): Used  115  Alloctr  118  Proc 2664 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  115  Alloctr  118  Proc 2664 
Information: Using 1 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  115  Alloctr  118  Proc 2664 
Initial. Routing result:
Initial. Both Dirs: Overflow =  1356 Max = 10 GRCs =   656 (0.22%)
Initial. H routing: Overflow =   105 Max =  4 (GRCs =  1) GRCs =    91 (0.06%)
Initial. V routing: Overflow =  1250 Max = 10 (GRCs =  5) GRCs =   565 (0.37%)
Initial. MET1       Overflow =    46 Max =  2 (GRCs =  4) GRCs =    42 (0.03%)
Initial. MET2       Overflow =   559 Max = 10 (GRCs =  1) GRCs =   286 (0.19%)
Initial. MET3       Overflow =    59 Max =  4 (GRCs =  1) GRCs =    49 (0.03%)
Initial. MET4       Overflow =   691 Max = 10 (GRCs =  4) GRCs =   279 (0.18%)
Initial. MET5       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MET6       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
MET1     91.8 5.10 0.02 1.59 0.00 0.70 0.35 0.00 0.20 0.00 0.16 0.00 0.00 0.03
MET2     53.3 16.4 13.6 9.60 1.03 3.72 1.47 0.35 0.15 0.00 0.11 0.08 0.07 0.07
MET3     51.2 12.2 12.2 10.2 6.30 4.37 2.07 0.91 0.33 0.00 0.13 0.02 0.01 0.00
MET4     70.2 15.0 7.10 4.24 0.40 1.67 0.65 0.15 0.08 0.00 0.26 0.11 0.04 0.04
MET5     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MET6     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    73.9 9.61 6.42 4.97 1.48 2.02 0.88 0.27 0.15 0.00 0.13 0.04 0.02 0.03


Initial. Total Wire Length = 1.63
Initial. Layer MET1 wire length = 0.00
Initial. Layer MET2 wire length = 0.00
Initial. Layer MET3 wire length = 1.63
Initial. Layer MET4 wire length = 0.00
Initial. Layer MET5 wire length = 0.00
Initial. Layer MET6 wire length = 0.00
Initial. Total Number of Contacts = 2
Initial. Via VIA12 count = 1
Initial. Via VIA23 count = 1
Initial. Via VIA34 count = 0
Initial. Via VIA45 count = 0
Initial. Via VIA56 count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  115  Alloctr  118  Proc 2664 
phase1. Routing result:
phase1. Both Dirs: Overflow =  1356 Max = 10 GRCs =   656 (0.22%)
phase1. H routing: Overflow =   105 Max =  4 (GRCs =  1) GRCs =    91 (0.06%)
phase1. V routing: Overflow =  1250 Max = 10 (GRCs =  5) GRCs =   565 (0.37%)
phase1. MET1       Overflow =    46 Max =  2 (GRCs =  4) GRCs =    42 (0.03%)
phase1. MET2       Overflow =   559 Max = 10 (GRCs =  1) GRCs =   286 (0.19%)
phase1. MET3       Overflow =    59 Max =  4 (GRCs =  1) GRCs =    49 (0.03%)
phase1. MET4       Overflow =   691 Max = 10 (GRCs =  4) GRCs =   279 (0.18%)
phase1. MET5       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MET6       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
MET1     91.8 5.10 0.02 1.59 0.00 0.70 0.35 0.00 0.20 0.00 0.16 0.00 0.00 0.03
MET2     53.3 16.4 13.6 9.60 1.03 3.72 1.47 0.35 0.15 0.00 0.11 0.08 0.07 0.07
MET3     51.2 12.2 12.2 10.2 6.30 4.37 2.07 0.91 0.33 0.00 0.13 0.02 0.01 0.00
MET4     70.2 15.0 7.10 4.24 0.40 1.67 0.65 0.15 0.08 0.00 0.26 0.11 0.04 0.04
MET5     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MET6     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    73.9 9.61 6.42 4.97 1.48 2.02 0.88 0.27 0.15 0.00 0.13 0.04 0.02 0.03


phase1. Total Wire Length = 1.63
phase1. Layer MET1 wire length = 0.00
phase1. Layer MET2 wire length = 0.00
phase1. Layer MET3 wire length = 1.63
phase1. Layer MET4 wire length = 0.00
phase1. Layer MET5 wire length = 0.00
phase1. Layer MET6 wire length = 0.00
phase1. Total Number of Contacts = 2
phase1. Via VIA12 count = 1
phase1. Via VIA23 count = 1
phase1. Via VIA34 count = 0
phase1. Via VIA45 count = 0
phase1. Via VIA56 count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  115  Alloctr  118  Proc 2664 
phase2. Routing result:
phase2. Both Dirs: Overflow =  1356 Max = 10 GRCs =   656 (0.22%)
phase2. H routing: Overflow =   105 Max =  4 (GRCs =  1) GRCs =    91 (0.06%)
phase2. V routing: Overflow =  1250 Max = 10 (GRCs =  5) GRCs =   565 (0.37%)
phase2. MET1       Overflow =    46 Max =  2 (GRCs =  4) GRCs =    42 (0.03%)
phase2. MET2       Overflow =   559 Max = 10 (GRCs =  1) GRCs =   286 (0.19%)
phase2. MET3       Overflow =    59 Max =  4 (GRCs =  1) GRCs =    49 (0.03%)
phase2. MET4       Overflow =   691 Max = 10 (GRCs =  4) GRCs =   279 (0.18%)
phase2. MET5       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MET6       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
MET1     91.8 5.10 0.02 1.59 0.00 0.70 0.35 0.00 0.20 0.00 0.16 0.00 0.00 0.03
MET2     53.3 16.4 13.6 9.60 1.03 3.72 1.47 0.35 0.15 0.00 0.11 0.08 0.07 0.07
MET3     51.2 12.2 12.2 10.2 6.30 4.37 2.07 0.91 0.33 0.00 0.13 0.02 0.01 0.00
MET4     70.2 15.0 7.10 4.24 0.40 1.67 0.65 0.15 0.08 0.00 0.26 0.11 0.04 0.04
MET5     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MET6     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    73.9 9.61 6.42 4.97 1.48 2.02 0.88 0.27 0.15 0.00 0.13 0.04 0.02 0.03


phase2. Total Wire Length = 1.63
phase2. Layer MET1 wire length = 0.00
phase2. Layer MET2 wire length = 0.00
phase2. Layer MET3 wire length = 1.63
phase2. Layer MET4 wire length = 0.00
phase2. Layer MET5 wire length = 0.00
phase2. Layer MET6 wire length = 0.00
phase2. Total Number of Contacts = 2
phase2. Via VIA12 count = 1
phase2. Via VIA23 count = 1
phase2. Via VIA34 count = 0
phase2. Via VIA45 count = 0
phase2. Via VIA56 count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:01 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Whole Chip Routing] Stage (MB): Used   19  Alloctr   20  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  115  Alloctr  118  Proc 2664 

Congestion utilization per direction:
Average vertical track utilization   = 12.70 %
Peak    vertical track utilization   = 175.00 %
Average horizontal track utilization =  8.18 %
Peak    horizontal track utilization = 88.89 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   -6  Alloctr   -8  Proc    0 
[GR: Done] Total (MB): Used  112  Alloctr  113  Proc 2664 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:01 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[GR: Done] Stage (MB): Used   21  Alloctr   21  Proc    0 
[GR: Done] Total (MB): Used  112  Alloctr  113  Proc 2664 
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:02 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:02
[End of Global Routing] Stage (MB): Used    5  Alloctr    5  Proc    0 
[End of Global Routing] Total (MB): Used   96  Alloctr   97  Proc 2664 
[ECO: GR] Elapsed real time: 0:00:05 
[ECO: GR] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:05
[ECO: GR] Stage (MB): Used   81  Alloctr   80  Proc    0 
[ECO: GR] Total (MB): Used   96  Alloctr   97  Proc 2664 

Start track assignment

Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_mode                          :	 reserve_space       
-connect_within_pins_by_layer_name                      :	 {{MET1 via_wire_standard_cell_pins} }
-dbin_list_of_nets                                      :	 {}                  
-extraction_mode                                        :	 parallel            
-verbose_level                                          :	 0                   
-wide_macro_pin_as_fat_wire                             :	 true                

Printing options for 'set_route_zrt_track_options'
-crosstalk_driven                                       :	 true                
-timing_driven                                          :	 true                

Information: Using 1 threads for routing. (ZRT-444)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    3  Alloctr    3  Proc    0 
[Track Assign: Read routes] Total (MB): Used   95  Alloctr   96  Proc 2664 

Start initial assignment
Routed partition 1/3       
Routed partition 2/3       
Routed partition 3/3       

Number of wires with overlap after iteration 0 = 4 of 12


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used    3  Alloctr    3  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   95  Alloctr   96  Proc 2664 

Reroute to fix overlaps
Routed partition 1/3       
Routed partition 2/3       
Routed partition 3/3       

[Track Assign: Iteration 1] Elapsed real time: 0:00:00 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 1] Stage (MB): Used    3  Alloctr    3  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   95  Alloctr   96  Proc 2664 

Number of wires with overlap after iteration 1 = 3 of 8


Wire length and via report:
---------------------------
Number of MET1 wires: 0 		 VIA01: 0
Number of MET2 wires: 4 		 VIA12: 11
Number of MET3 wires: 4 		 VIA23: 7
Number of MET4 wires: 0 		 VIA34: 0
Number of MET5 wires: 0 		 VIA45: 0
Number of MET6 wires: 0 		 VIA56: 0
Total number of wires: 8 		 vias: 18

Total MET1 wire length: 0.0
Total MET2 wire length: 2.8
Total MET3 wire length: 4.8
Total MET4 wire length: 0.0
Total MET5 wire length: 0.0
Total MET6 wire length: 0.0
Total wire length: 7.7

Longest MET1 wire length: 0.0
Longest MET2 wire length: 0.8
Longest MET3 wire length: 1.7
Longest MET4 wire length: 0.0
Longest MET5 wire length: 0.0
Longest MET6 wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:00 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Done] Total (MB): Used   92  Alloctr   93  Proc 2664 
[ECO: CDR] Elapsed real time: 0:00:05 
[ECO: CDR] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[ECO: CDR] Stage (MB): Used   76  Alloctr   76  Proc    0 
[ECO: CDR] Total (MB): Used   92  Alloctr   93  Proc 2664 
Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_mode                          :	 reserve_space       
-connect_within_pins_by_layer_name                      :	 {{MET1 via_wire_standard_cell_pins} }
-dbin_list_of_nets                                      :	 {}                  
-extraction_mode                                        :	 parallel            
-verbose_level                                          :	 0                   
-wide_macro_pin_as_fat_wire                             :	 true                

Printing options for 'set_route_zrt_detail_options'
-antenna                                                :	 false               
-default_gate_size                                      :	 0.020000            
-repair_shorts_over_macros_effort_level                 :	 low                 
-timing_driven                                          :	 true                
-use_default_width_for_min_area_min_len_stub            :	 true                


Begin ECO DRC check ...

Checked	1/100 Partitions, Violations =	0
Checked	4/100 Partitions, Violations =	0
Checked	8/100 Partitions, Violations =	0
Checked	12/100 Partitions, Violations =	0
Checked	16/100 Partitions, Violations =	0
Checked	20/100 Partitions, Violations =	0
Checked	24/100 Partitions, Violations =	0
Checked	28/100 Partitions, Violations =	2
Checked	32/100 Partitions, Violations =	2
Checked	36/100 Partitions, Violations =	2
Checked	40/100 Partitions, Violations =	2
Checked	44/100 Partitions, Violations =	2
Checked	48/100 Partitions, Violations =	2
Checked	52/100 Partitions, Violations =	2
Checked	56/100 Partitions, Violations =	3
Checked	60/100 Partitions, Violations =	3
Checked	64/100 Partitions, Violations =	3
Checked	68/100 Partitions, Violations =	5
Checked	72/100 Partitions, Violations =	20
Checked	76/100 Partitions, Violations =	20
Checked	80/100 Partitions, Violations =	23
Checked	84/100 Partitions, Violations =	23
Checked	88/100 Partitions, Violations =	23
Checked	92/100 Partitions, Violations =	23
Checked	96/100 Partitions, Violations =	23
Checked	100/100 Partitions, Violations =	23

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	23

[DRC CHECK] Elapsed real time: 0:00:11 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:11 total=0:00:11
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used  106  Alloctr  107  Proc 2664 

Total Wire Length =                    1166115 micron
Total Number of Contacts =             253237
Total Number of Wires =                211070
Total Number of PtConns =              2305
Total Number of Routed Wires =       211070
Total Routed Wire Length =           1165494 micron
Total Number of Routed Contacts =       253237
	Layer           MET1 :      57825 micron
	Layer           MET2 :     359650 micron
	Layer           MET3 :     505794 micron
	Layer           MET4 :     242846 micron
	Layer           MET5 :          0 micron
	Layer           MET6 :          0 micron
	Via           FVIA45 :          1
	Via            VIA34 :       1100
	Via        VIA34_2x1 :      26492
	Via   VIA34(rot)_1x2 :         17
	Via   VIA34(rot)_2x1 :          6
	Via        VIA34_1x2 :       3338
	Via            VIA23 :       5628
	Via       VIA23(rot) :          2
	Via        VIA23_1x2 :      74914
	Via   VIA23(rot)_2x1 :         28
	Via   VIA23(rot)_1x2 :        284
	Via        VIA23_2x1 :      25540
	Via            VIA12 :      78581
	Via       VIA12(rot) :       4303
	Via   VIA12(rot)_2x1 :       1615
	Via        VIA12_1x2 :      18100
	Via        VIA12_2x1 :       4226
	Via   VIA12(rot)_1x2 :       9062

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 64.61% (163623 / 253237 vias)
 
    Layer VIA1       = 28.48% (33003  / 115887  vias)
        Weight 1     = 28.48% (33003   vias)
        Un-optimized = 71.52% (82884   vias)
    Layer VIA2       = 94.71% (100766 / 106396  vias)
        Weight 1     = 94.71% (100766  vias)
        Un-optimized =  5.29% (5630    vias)
    Layer VIA3       = 96.45% (29853  / 30953   vias)
        Weight 1     = 96.45% (29853   vias)
        Un-optimized =  3.55% (1100    vias)
    Layer VIA4       = 100.00% (1      / 1       vias)
        Weight 1     = 100.00% (1       vias)
        Un-optimized =  0.00% (0       vias)
 
  Total double via conversion rate    = 64.61% (163622 / 253237 vias)
 
    Layer VIA1       = 28.48% (33003  / 115887  vias)
    Layer VIA2       = 94.71% (100766 / 106396  vias)
    Layer VIA3       = 96.45% (29853  / 30953   vias)
    Layer VIA4       =  0.00% (0      / 1       vias)
 
  The optimized via conversion rate based on total routed via count = 64.61% (163623 / 253237 vias)
 
    Layer VIA1       = 28.48% (33003  / 115887  vias)
        Weight 1     = 28.48% (33003   vias)
        Un-optimized = 71.52% (82884   vias)
    Layer VIA2       = 94.71% (100766 / 106396  vias)
        Weight 1     = 94.71% (100766  vias)
        Un-optimized =  5.29% (5630    vias)
    Layer VIA3       = 96.45% (29853  / 30953   vias)
        Weight 1     = 96.45% (29853   vias)
        Un-optimized =  3.55% (1100    vias)
    Layer VIA4       = 100.00% (1      / 1       vias)
        Weight 1     = 100.00% (1       vias)
        Un-optimized =  0.00% (0       vias)
 
Total number of nets = 32005, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: non-uniform partition
Routed	1/5 Partitions, Violations =	23
Routed	2/5 Partitions, Violations =	20
Routed	3/5 Partitions, Violations =	18
Routed	4/5 Partitions, Violations =	17
Routed	5/5 Partitions, Violations =	15

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	15
	Diff net spacing : 5
	Less than minimum area : 2
	Short : 8

[Iter 0] Elapsed real time: 0:00:12 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:12 total=0:00:12
[Iter 0] Stage (MB): Used   13  Alloctr   13  Proc    0 
[Iter 0] Total (MB): Used  106  Alloctr  107  Proc 2664 

End DR iteration 0 with 5 parts

Start DR iteration 1: non-uniform partition
Routed	1/1 Partitions, Violations =	15

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	15
	Diff net spacing : 5
	Less than minimum area : 2
	Short : 8

[Iter 1] Elapsed real time: 0:00:12 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:12 total=0:00:12
[Iter 1] Stage (MB): Used   13  Alloctr   13  Proc    0 
[Iter 1] Total (MB): Used  106  Alloctr  107  Proc 2664 

End DR iteration 1 with 1 parts

Start DR iteration 2: non-uniform partition
Routed	1/1 Partitions, Violations =	15

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	15
	Diff net spacing : 5
	Less than minimum area : 2
	Short : 8

[Iter 2] Elapsed real time: 0:00:12 
[Iter 2] Elapsed cpu  time: sys=0:00:00 usr=0:00:12 total=0:00:12
[Iter 2] Stage (MB): Used   13  Alloctr   13  Proc    0 
[Iter 2] Total (MB): Used  106  Alloctr  107  Proc 2664 

End DR iteration 2 with 1 parts

Start DR iteration 3: non-uniform partition
Routed	1/1 Partitions, Violations =	15

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	15
	Diff net spacing : 5
	Less than minimum area : 2
	Short : 8

[Iter 3] Elapsed real time: 0:00:12 
[Iter 3] Elapsed cpu  time: sys=0:00:00 usr=0:00:12 total=0:00:12
[Iter 3] Stage (MB): Used   13  Alloctr   13  Proc    0 
[Iter 3] Total (MB): Used  106  Alloctr  107  Proc 2664 

End DR iteration 3 with 1 parts

Start DR iteration 4: non-uniform partition
Routed	1/1 Partitions, Violations =	15

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	15
	Diff net spacing : 5
	Less than minimum area : 2
	Short : 8

[Iter 4] Elapsed real time: 0:00:12 
[Iter 4] Elapsed cpu  time: sys=0:00:00 usr=0:00:12 total=0:00:12
[Iter 4] Stage (MB): Used   13  Alloctr   13  Proc    0 
[Iter 4] Total (MB): Used  106  Alloctr  107  Proc 2664 

End DR iteration 4 with 1 parts

Stop DR since reached max number of iterations

Information: Merged away 8 aligned/redundant DRCs. (ZRT-305)

DR finished with 7 violations


DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	7
	Diff net spacing : 1
	Less than minimum area : 2
	Short : 4


Total Wire Length =                    1166112 micron
Total Number of Contacts =             253233
Total Number of Wires =                211069
Total Number of PtConns =              2310
Total Number of Routed Wires =       211069
Total Routed Wire Length =           1165490 micron
Total Number of Routed Contacts =       253233
	Layer           MET1 :      57823 micron
	Layer           MET2 :     359648 micron
	Layer           MET3 :     505795 micron
	Layer           MET4 :     242845 micron
	Layer           MET5 :          0 micron
	Layer           MET6 :          0 micron
	Via           FVIA45 :          1
	Via            VIA34 :       1101
	Via        VIA34_2x1 :      26491
	Via   VIA34(rot)_1x2 :         17
	Via   VIA34(rot)_2x1 :          6
	Via        VIA34_1x2 :       3338
	Via            VIA23 :       5629
	Via       VIA23(rot) :          2
	Via        VIA23_1x2 :      74912
	Via   VIA23(rot)_2x1 :         28
	Via   VIA23(rot)_1x2 :        284
	Via        VIA23_2x1 :      25539
	Via            VIA12 :      78579
	Via       VIA12(rot) :       4304
	Via   VIA12(rot)_2x1 :       1615
	Via        VIA12_1x2 :      18100
	Via        VIA12_2x1 :       4226
	Via   VIA12(rot)_1x2 :       9061

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 64.61% (163618 / 253233 vias)
 
    Layer VIA1       = 28.48% (33002  / 115885  vias)
        Weight 1     = 28.48% (33002   vias)
        Un-optimized = 71.52% (82883   vias)
    Layer VIA2       = 94.71% (100763 / 106394  vias)
        Weight 1     = 94.71% (100763  vias)
        Un-optimized =  5.29% (5631    vias)
    Layer VIA3       = 96.44% (29852  / 30953   vias)
        Weight 1     = 96.44% (29852   vias)
        Un-optimized =  3.56% (1101    vias)
    Layer VIA4       = 100.00% (1      / 1       vias)
        Weight 1     = 100.00% (1       vias)
        Un-optimized =  0.00% (0       vias)
 
  Total double via conversion rate    = 64.61% (163617 / 253233 vias)
 
    Layer VIA1       = 28.48% (33002  / 115885  vias)
    Layer VIA2       = 94.71% (100763 / 106394  vias)
    Layer VIA3       = 96.44% (29852  / 30953   vias)
    Layer VIA4       =  0.00% (0      / 1       vias)
 
  The optimized via conversion rate based on total routed via count = 64.61% (163618 / 253233 vias)
 
    Layer VIA1       = 28.48% (33002  / 115885  vias)
        Weight 1     = 28.48% (33002   vias)
        Un-optimized = 71.52% (82883   vias)
    Layer VIA2       = 94.71% (100763 / 106394  vias)
        Weight 1     = 94.71% (100763  vias)
        Un-optimized =  5.29% (5631    vias)
    Layer VIA3       = 96.44% (29852  / 30953   vias)
        Weight 1     = 96.44% (29852   vias)
        Un-optimized =  3.56% (1101    vias)
    Layer VIA4       = 100.00% (1      / 1       vias)
        Weight 1     = 100.00% (1       vias)
        Un-optimized =  0.00% (0       vias)
 



Begin timing optimization in DR ...

Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_mode                          :	 reserve_space       
-connect_within_pins_by_layer_name                      :	 {{MET1 via_wire_standard_cell_pins} }
-dbin_list_of_nets                                      :	 {}                  
-extraction_mode                                        :	 parallel            
-verbose_level                                          :	 0                   
-wide_macro_pin_as_fat_wire                             :	 true                

Printing options for 'set_route_zrt_detail_options'
-antenna                                                :	 false               
-default_gate_size                                      :	 0.020000            
-repair_shorts_over_macros_effort_level                 :	 low                 
-timing_driven                                          :	 true                
-use_default_width_for_min_area_min_len_stub            :	 true                

[Dr init] Elapsed real time: 0:00:12 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:12 total=0:00:12
[Dr init] Stage (MB): Used    6  Alloctr    6  Proc    0 
[Dr init] Total (MB): Used   98  Alloctr  100  Proc 2664 

Begin timing soft drc check ...

Created 0 soft drcs


DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	7
[SOFT DRC] Elapsed real time: 0:00:00 
[SOFT DRC] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[SOFT DRC] Stage (MB): Used    0  Alloctr    0  Proc    0 
[SOFT DRC] Total (MB): Used   99  Alloctr  100  Proc 2664 
[DR] Elapsed real time: 0:00:12 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:12 total=0:00:12
[DR] Stage (MB): Used    2  Alloctr    2  Proc    0 
[DR] Total (MB): Used   94  Alloctr   95  Proc 2664 
[DR: Done] Elapsed real time: 0:00:12 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:12 total=0:00:12
[DR: Done] Stage (MB): Used    2  Alloctr    2  Proc    0 
[DR: Done] Total (MB): Used   94  Alloctr   95  Proc 2664 


Finished timing optimization in DR ...


Nets that have been changed:
Net 1 = VDD
Net 2 = VSS
Net 3 = khu_sensor_top/ads1292_filter/n424
Net 4 = khu_sensor_top/ads1292_filter/iir_notch/add_1/gte_x_5/n20
Net 5 = khu_sensor_top/ads1292_filter/iir_notch/add_1/gte_x_5/n28
Net 6 = khu_sensor_top/ads1292_filter/iir_notch/add_1/gte_x_5/n22
Net 7 = khu_sensor_top/ads1292_filter/iir_notch/add_2/gte_x_5/n68
Net 8 = khu_sensor_top/ads1292_filter/iir_notch/add_2/gte_x_5/n119
Net 9 = khu_sensor_top/ads1292_filter/iir_notch/add_2/a_m[11]
Net 10 = khu_sensor_top/ads1292_filter/n394
Net 11 = khu_sensor_top/w_ads1292_data_out[6]
Total number of changed nets = 11 (out of 32005)

[DR: Done] Elapsed real time: 0:00:12 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:12 total=0:00:12
[DR: Done] Stage (MB): Used    2  Alloctr    2  Proc    0 
[DR: Done] Total (MB): Used   94  Alloctr   95  Proc 2664 
[ECO: DR] Elapsed real time: 0:00:18 
[ECO: DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:18 total=0:00:18
[ECO: DR] Stage (MB): Used   79  Alloctr   78  Proc    0 
[ECO: DR] Total (MB): Used   94  Alloctr   95  Proc 2664 

ECO Route finished with 0 open nets, of which 0 are frozen

ECO Route finished with 7 violations

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	7
	Diff net spacing : 1
	Less than minimum area : 2
	Short : 4



Total Wire Length =                    1166112 micron
Total Number of Contacts =             253233
Total Number of Wires =                211069
Total Number of PtConns =              2310
Total Number of Routed Wires =       211069
Total Routed Wire Length =           1165490 micron
Total Number of Routed Contacts =       253233
	Layer           MET1 :      57823 micron
	Layer           MET2 :     359648 micron
	Layer           MET3 :     505795 micron
	Layer           MET4 :     242845 micron
	Layer           MET5 :          0 micron
	Layer           MET6 :          0 micron
	Via           FVIA45 :          1
	Via            VIA34 :       1101
	Via        VIA34_2x1 :      26491
	Via   VIA34(rot)_1x2 :         17
	Via   VIA34(rot)_2x1 :          6
	Via        VIA34_1x2 :       3338
	Via            VIA23 :       5629
	Via       VIA23(rot) :          2
	Via        VIA23_1x2 :      74912
	Via   VIA23(rot)_2x1 :         28
	Via   VIA23(rot)_1x2 :        284
	Via        VIA23_2x1 :      25539
	Via            VIA12 :      78579
	Via       VIA12(rot) :       4304
	Via   VIA12(rot)_2x1 :       1615
	Via        VIA12_1x2 :      18100
	Via        VIA12_2x1 :       4226
	Via   VIA12(rot)_1x2 :       9061

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 64.61% (163618 / 253233 vias)
 
    Layer VIA1       = 28.48% (33002  / 115885  vias)
        Weight 1     = 28.48% (33002   vias)
        Un-optimized = 71.52% (82883   vias)
    Layer VIA2       = 94.71% (100763 / 106394  vias)
        Weight 1     = 94.71% (100763  vias)
        Un-optimized =  5.29% (5631    vias)
    Layer VIA3       = 96.44% (29852  / 30953   vias)
        Weight 1     = 96.44% (29852   vias)
        Un-optimized =  3.56% (1101    vias)
    Layer VIA4       = 100.00% (1      / 1       vias)
        Weight 1     = 100.00% (1       vias)
        Un-optimized =  0.00% (0       vias)
 
  Total double via conversion rate    = 64.61% (163617 / 253233 vias)
 
    Layer VIA1       = 28.48% (33002  / 115885  vias)
    Layer VIA2       = 94.71% (100763 / 106394  vias)
    Layer VIA3       = 96.44% (29852  / 30953   vias)
    Layer VIA4       =  0.00% (0      / 1       vias)
 
  The optimized via conversion rate based on total routed via count = 64.61% (163618 / 253233 vias)
 
    Layer VIA1       = 28.48% (33002  / 115885  vias)
        Weight 1     = 28.48% (33002   vias)
        Un-optimized = 71.52% (82883   vias)
    Layer VIA2       = 94.71% (100763 / 106394  vias)
        Weight 1     = 94.71% (100763  vias)
        Un-optimized =  5.29% (5631    vias)
    Layer VIA3       = 96.44% (29852  / 30953   vias)
        Weight 1     = 96.44% (29852   vias)
        Un-optimized =  3.56% (1101    vias)
    Layer VIA4       = 100.00% (1      / 1       vias)
        Weight 1     = 100.00% (1       vias)
        Un-optimized =  0.00% (0       vias)
 

Total number of nets = 32005
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 7
Total number of antenna violations = antenna checking not active
Total number of voltage-area violations = no voltage-areas defined
Total Wire Length =                    1166112 micron
Total Number of Contacts =             253233
Total Number of Wires =                211069
Total Number of PtConns =              2310
Total Number of Routed Wires =       211069
Total Routed Wire Length =           1165490 micron
Total Number of Routed Contacts =       253233
	Layer           MET1 :      57823 micron
	Layer           MET2 :     359648 micron
	Layer           MET3 :     505795 micron
	Layer           MET4 :     242845 micron
	Layer           MET5 :          0 micron
	Layer           MET6 :          0 micron
	Via           FVIA45 :          1
	Via            VIA34 :       1101
	Via        VIA34_2x1 :      26491
	Via   VIA34(rot)_1x2 :         17
	Via   VIA34(rot)_2x1 :          6
	Via        VIA34_1x2 :       3338
	Via            VIA23 :       5629
	Via       VIA23(rot) :          2
	Via        VIA23_1x2 :      74912
	Via   VIA23(rot)_2x1 :         28
	Via   VIA23(rot)_1x2 :        284
	Via        VIA23_2x1 :      25539
	Via            VIA12 :      78579
	Via       VIA12(rot) :       4304
	Via   VIA12(rot)_2x1 :       1615
	Via        VIA12_1x2 :      18100
	Via        VIA12_2x1 :       4226
	Via   VIA12(rot)_1x2 :       9061

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 64.61% (163618 / 253233 vias)
 
    Layer VIA1       = 28.48% (33002  / 115885  vias)
        Weight 1     = 28.48% (33002   vias)
        Un-optimized = 71.52% (82883   vias)
    Layer VIA2       = 94.71% (100763 / 106394  vias)
        Weight 1     = 94.71% (100763  vias)
        Un-optimized =  5.29% (5631    vias)
    Layer VIA3       = 96.44% (29852  / 30953   vias)
        Weight 1     = 96.44% (29852   vias)
        Un-optimized =  3.56% (1101    vias)
    Layer VIA4       = 100.00% (1      / 1       vias)
        Weight 1     = 100.00% (1       vias)
        Un-optimized =  0.00% (0       vias)
 
  Total double via conversion rate    = 64.61% (163617 / 253233 vias)
 
    Layer VIA1       = 28.48% (33002  / 115885  vias)
    Layer VIA2       = 94.71% (100763 / 106394  vias)
    Layer VIA3       = 96.44% (29852  / 30953   vias)
    Layer VIA4       =  0.00% (0      / 1       vias)
 
  The optimized via conversion rate based on total routed via count = 64.61% (163618 / 253233 vias)
 
    Layer VIA1       = 28.48% (33002  / 115885  vias)
        Weight 1     = 28.48% (33002   vias)
        Un-optimized = 71.52% (82883   vias)
    Layer VIA2       = 94.71% (100763 / 106394  vias)
        Weight 1     = 94.71% (100763  vias)
        Un-optimized =  5.29% (5631    vias)
    Layer VIA3       = 96.44% (29852  / 30953   vias)
        Weight 1     = 96.44% (29852   vias)
        Un-optimized =  3.56% (1101    vias)
    Layer VIA4       = 100.00% (1      / 1       vias)
        Weight 1     = 100.00% (1       vias)
        Un-optimized =  0.00% (0       vias)
 
Special ECO iteration 1 ended with 0 qualifying violations.
Topology ECO iteration 1 ended with 0 qualifying violations.
Updating the database ...
...updated 11 nets
[ECO: End] Elapsed real time: 0:00:18 
[ECO: End] Elapsed cpu  time: sys=0:00:00 usr=0:00:18 total=0:00:19
[ECO: End] Stage (MB): Used    1  Alloctr    1  Proc    0 
[ECO: End] Total (MB): Used   17  Alloctr   18  Proc 2664 
Information: RC extraction has been freed. (PSYN-503)
ROPT:    Postface Eco Route Done             Thu Nov 19 02:06:57 2020

  Loading design 'khu_sensor_pad'


Information: Setting a dont_touch attribute on net 'ADS1292_DRDY' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MISO' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_RXD' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_RSTN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/async_rstn_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'MPR121_SDA' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'MPR121_SCL' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_CSN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_START' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_RESET' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MOSI' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_SCLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_TXD' because it is connected to a pad cell. (PSYN-088)


Information: Library Manufacturing Grid(GridResolution) : 10
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 
Warning: Inconsistent library data found for layer GPOLY. (RCEX-018)
Information: Layer MET5 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer MET6 is ignored for resistance and capacitance computation. (RCEX-019)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
EKL_MT: total threadable CPU 7.05 seconds
EKL_MT: elapsed time 7 seconds
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction derate is 125/125(from scenario func1_wst). (RCEX-043)
Information: Extraction derate is 125/125(from scenario funccts_wst). (RCEX-043)
Information: Coupling capacitances are explicitly created. (RCEX-044)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Updating graph... (UID-83)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          true
Timing window analysis for SI:     false
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.37V) above low
                                   0.35 (0.37V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.25
************************************************************

Information: Updating design information... (UID-85)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          true
Timing window analysis for SI:     false
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.37V) above low
                                   0.35 (0.37V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.25
************************************************************

Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
 
****************************************
Report : qor
Design : khu_sensor_pad
Scenario(s): func1_wst
Version: N-2017.09
Date   : Thu Nov 19 02:07:26 2020
****************************************


  Scenario 'func1_wst'
  Timing Path Group '**clock_gating_default**'
  -----------------------------------
  Levels of Logic:              22.00
  Critical Path Length:          6.27
  Critical Path Slack:           2.41
  Critical Path Clk Period:     10.20
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'REGIN'
  -----------------------------------
  Levels of Logic:               1.00
  Critical Path Length:          1.63
  Critical Path Slack:           7.95
  Critical Path Clk Period:     20.40
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'REGOUT'
  -----------------------------------
  Levels of Logic:               3.00
  Critical Path Length:          4.79
  Critical Path Slack:           0.93
  Critical Path Clk Period:     10.20
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              42.00
  Critical Path Length:          9.44
  Critical Path Slack:           0.00
  Critical Path Clk Period:     10.20
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:         -0.01
  Total Hold Violation:         -0.01
  No. of Hold Violations:        4.00
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'clk_half'
  -----------------------------------
  Levels of Logic:               9.00
  Critical Path Length:          2.52
  Critical Path Slack:           4.04
  Critical Path Clk Period:     20.40
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:        284
  Hierarchical Port Count:       6556
  Leaf Cell Count:              29603
  Buf/Inv Cell Count:            6559
  Buf Cell Count:                1496
  Inv Cell Count:                5063
  CT Buf/Inv Cell Count:          543
  Combinational Cell Count:     24216
  Sequential Cell Count:         5387
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    54388.346645
  Noncombinational Area: 37101.999762
  Buf/Inv Area:           6900.672972
  Total Buffer Area:          2054.66
  Total Inverter Area:        4846.01
  Macro/Black Box Area:      0.000000
  Net Area:                848.629393
  Net XLength        :      588705.06
  Net YLength        :      600334.19
  -----------------------------------
  Cell Area:             91490.346407
  Design Area:           92338.975800
  Net Length        :      1189039.25


  Design Rules
  -----------------------------------
  Total Number of Nets:         32239
  Nets With Violations:            10
  Max Trans Violations:             0
  Max Cap Violations:               0
  Max Net Length Violations:       10
  -----------------------------------


  Hostname: vlsi-dist.khu.ac.kr

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:              195.45
  -----------------------------------------
  Overall Compile Time:              197.51
  Overall Compile Wall Clock Time:   197.93

  --------------------------------------------------------------------

  Scenario: func1_wst   WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0  (with Crosstalk delta delays)
  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0  (with Crosstalk delta delays)


  Scenario: func1_wst  (Hold)  WNS: 0.01  TNS: 0.01  Number of Violating Paths: 4  (with Crosstalk delta delays)
  Design (Hold)  WNS: 0.01  TNS: 0.01  Number of Violating Paths: 4  (with Crosstalk delta delays)

  --------------------------------------------------------------------



ROPT:    (SETUP) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    (HOLD) WNS: 0.0064 TNS: 0.0130  Number of Violating Path: 4
ROPT:    Number of DRC Violating Nets: 10
ROPT:    Number of Route Violation: 7 
1
# Intermediate Save
save_mw_cel -as 01_before_shield
Information: Performing CEL netlist consistency check. (MWDC-118)
Information: CEL consistency check PASSED. (MWDC-119)
Information: Saved design named 01_before_shield. (UIG-5)
1
puts "SEC_INFO: CEL was saved. You can open CEL with read_only !!"
SEC_INFO: CEL was saved. You can open CEL with read_only !!
# Shielding
create_zrt_shield -with ground $MW_R_GROUND_NET -ignore_shielding_net_pins true
Error: extra positional option 'VSS' (CMD-012)
set_route_zrt_common_options -reshield_modified_nets reshield
1
# Set variable after shielding
set_extraction_options -virtual_shield_extraction FALSE
Warning: Inconsistent library data found for layer GPOLY. (RCEX-018)
Information: Layer MET5 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer MET6 is ignored for resistance and capacitance computation. (RCEX-019)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
1
# Search & Repair
verify_zrt_route
Found antenna rule mode 1, diode mode 2:
	metal ratio 100, cut ratio 20,metal gate diffusion length based ratio 0 cut gate length based ratio 0	metal pratio 0, cut pratio 0, metal gate diffusion length based pratio 0, cut gate diffusion length based pratio 0	metal nratio 0, cut nratio 0, metal nratio 0, cut nratio 0
	layer MET1: max ratio 100 max pratio 2.14748e+09 max nratio 2.14748e+09	layer MET1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 400 3700}
	layer MET2: max ratio 100 max pratio 2.14748e+09 max nratio 2.14748e+09	layer MET2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 400 3700}
	layer MET3: max ratio 100 max pratio 2.14748e+09 max nratio 2.14748e+09	layer MET3: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 400 3700}
	layer MET4: max ratio 100 max pratio 2.14748e+09 max nratio 2.14748e+09	layer MET4: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 8000 50000}
	layer VIA1: max ratio 5 max pratio 2.14748e+09 max nratio 2.14748e+09	layer VIA1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 83.33 75}
	layer VIA2: max ratio 5 max pratio 2.14748e+09 max nratio 2.14748e+09	layer VIA2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 83.33 75}
	layer VIA3: max ratio 5 max pratio 2.14748e+09 max nratio 2.14748e+09	layer VIA3: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 83.33 75}
Cell Min-Routing-Layer = MET1
Cell Max-Routing-Layer = MET4


Start checking for open nets ... 

Total number of nets = 32005, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen

Check 32005 nets, 0 have Errors

[CHECK OPEN NETS] Elapsed real time: 0:00:00 
[CHECK OPEN NETS] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[CHECK OPEN NETS] Stage (MB): Used    0  Alloctr    0  Proc    0 
[CHECK OPEN NETS] Total (MB): Used   85  Alloctr   86  Proc 2664 
Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_mode                          :	 reserve_space       
-connect_within_pins_by_layer_name                      :	 {{MET1 via_wire_standard_cell_pins} }
-dbin_list_of_nets                                      :	 {}                  
-extraction_mode                                        :	 parallel            
-reshield_modified_nets                                 :	 reshield            
-verbose_level                                          :	 0                   
-wide_macro_pin_as_fat_wire                             :	 true                

Printing options for 'set_route_zrt_detail_options'
-antenna                                                :	 true                
-default_gate_size                                      :	 0.020000            
-repair_shorts_over_macros_effort_level                 :	 low                 
-timing_driven                                          :	 true                
-use_default_width_for_min_area_min_len_stub            :	 true                

*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 1; diode mode 2
      Metal lay (MET1)0; maxRatio 100.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 400.000 3700.000 0.000)
      Cut lay (VIA1)1; maxRatio 5.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 83.330 75.000 0.000)
      Metal lay (MET2)1; maxRatio 100.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 400.000 3700.000 0.000)
      Cut lay (VIA2)2; maxRatio 5.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 83.330 75.000 0.000)
      Metal lay (MET3)2; maxRatio 100.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 400.000 3700.000 0.000)
      Cut lay (VIA3)3; maxRatio 5.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 83.330 75.000 0.000)
      Metal lay (MET4)3; maxRatio 100.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 8000.000 50000.000 0.000)
      Cut lay (VIA4)4; maxRatio 20.000 maxPRatio 2147483647.000 maxNRatio 2147483647.000
      Metal lay (MET5)4; maxRatio 100.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000
      Cut lay (VIA5)5; maxRatio 20.000 maxPRatio 2147483647.000 maxNRatio 2147483647.000
      Metal lay (MET6)5; maxRatio 100.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000
  Accumulate from metal to cut == false
  Accumulate from cut to metal == false
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Warning: Skipping antenna analysis for net i_CLK. The pin i_CLK on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net i_RSTN. The pin i_RSTN on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net MPR121_SDA. The pin MPR121_SDA on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net MPR121_SCL. The pin MPR121_SCL on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net UART_RXD. The pin UART_RXD on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADS1292_DRDY. The pin ADS1292_DRDY on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADS1292_MISO. The pin ADS1292_MISO on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Skipping antenna analysis for 7 nets as they don't have enough gate area info.

Begin full DRC check ...

Information: Using 1 threads for routing. (ZRT-444)
Checked	2/100 Partitions, Violations =	0
Checked	5/100 Partitions, Violations =	0
Checked	8/100 Partitions, Violations =	0
Checked	12/100 Partitions, Violations =	0
Checked	16/100 Partitions, Violations =	0
Checked	21/100 Partitions, Violations =	0
Checked	24/100 Partitions, Violations =	0
Checked	28/100 Partitions, Violations =	0
Checked	32/100 Partitions, Violations =	0
Checked	36/100 Partitions, Violations =	0
Checked	42/100 Partitions, Violations =	0
Checked	44/100 Partitions, Violations =	0
Checked	48/100 Partitions, Violations =	0
Checked	52/100 Partitions, Violations =	0
Checked	56/100 Partitions, Violations =	0
Checked	62/100 Partitions, Violations =	0
Checked	64/100 Partitions, Violations =	0
Checked	68/100 Partitions, Violations =	0
Checked	72/100 Partitions, Violations =	15
Checked	76/100 Partitions, Violations =	15
Checked	82/100 Partitions, Violations =	15
Checked	84/100 Partitions, Violations =	15
Checked	88/100 Partitions, Violations =	15
[DRC CHECK] Elapsed real time: 0:00:12 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:12 total=0:00:12
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc   60 
[DRC CHECK] Total (MB): Used  103  Alloctr  104  Proc 2724 
Start net based rule analysis
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_lpf/add/n256; Net top lay MET3
	ICell khu_sensor_top/ads1292_filter/iir_lpf/add/o_Z_reg_30_; master port D
		Antenna/diode mode 1/2; wlay MET3; gArea 0.08600000; allowed ratio/ratio 100.00000000/328.13952637
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/mult_2/n91; Net top lay MET3
	ICell khu_sensor_top/ads1292_filter/iir_notch/mult_2/z_reg_6_; master port CRN
		Antenna/diode mode 1/2; wlay MET3; gArea 0.08100000; allowed ratio/ratio 100.00000000/108.59259033
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/add_1/n124; Net top lay MET2
	ICell khu_sensor_top/ads1292_filter/iir_notch/add_1/a_s_reg; master port D
		Antenna/diode mode 1/2; wlay MET2; gArea 0.08700000; allowed ratio/ratio 100.00000000/106.89655304
Antenna DRC for net khu_sensor_top/ads1292_filter/converter_i2f/n103; Net top lay MET3
	ICell khu_sensor_top/ads1292_filter/converter_i2f/icc_cpts49; master port A
		Antenna/diode mode 1/2; wlay MET3; gArea 0.10500000; allowed ratio/ratio 100.00000000/120.53333282
Antenna DRC for net khu_sensor_top/ads1292_filter/n413; Net top lay MET4
	ICell khu_sensor_top/ads1292_filter/r_converter_f2i_a_reg_4_; master port D
		Antenna/diode mode 1/2; wlay MET3; gArea 0.09200000; allowed ratio/ratio 100.00000000/111.60869598
Antenna DRC for net khu_sensor_top/w_CLOCK_HALF_G4B4I1; Net top lay MET4
	ICell khu_sensor_top/sensor_core/clk_gate_r_ads_second_param_reg_0/latch; master port CK
		Antenna/diode mode 1/2; wlay MET3; gArea 0.08600000; allowed ratio/ratio 100.00000000/134.97674561
Antenna DRC for net khu_sensor_top/ads1292_filter/w_clk_p_G2B8I3; Net top lay MET4
	ICell khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_sum_reg_0/latch; master port CK
		Antenna/diode mode 1/2; wlay MET3; gArea 0.08600000; allowed ratio/ratio 100.00000000/186.90698242
	ICell khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_b_reg/latch; master port CK
		Antenna/diode mode 1/2; wlay MET3; gArea 0.08600000; allowed ratio/ratio 100.00000000/104.30232239
Antenna DRC for net khu_sensor_top/ads1292_filter/w_clk_p_G2B8I6; Net top lay MET4
	ICell khu_sensor_top/ads1292_filter/iir_notch/mult_2/clk_gate_a_e_reg/latch; master port CK
		Antenna/diode mode 1/2; wlay MET3; gArea 0.08600000; allowed ratio/ratio 100.00000000/463.90698242
	ICell khu_sensor_top/ads1292_filter/clk_gate_r_counter_reg_0/latch; master port CK
		Antenna/diode mode 1/2; wlay MET3; gArea 0.08600000; allowed ratio/ratio 100.00000000/144.60464478
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/n393; Net top lay MET4
	ICell khu_sensor_top/ads1292_filter/iir_notch/U1242; master port B
		Antenna/diode mode 1/2; wlay MET3; gArea 0.08700000; allowed ratio/ratio 100.00000000/394.50573730
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/n297; Net top lay MET3
	ICell khu_sensor_top/ads1292_filter/iir_notch/icc_place205; master port A
		Antenna/diode mode 1/2; wlay MET3; gArea 0.13800000; allowed ratio/ratio 100.00000000/106.34782410
Antenna DRC for net n16; Net top lay MET4
	ICell pad46; master port TN
		Antenna/diode mode 1/2; wlay MET4; gArea 0.15800001; allowed ratio/ratio 100.00000000/165.25315857
	ICell icc_place15; master port A
		Antenna/diode mode 1/2; wlay MET4; gArea 0.15800001; allowed ratio/ratio 100.00000000/165.25315857
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_lpf/n1132; Net top lay MET3
	ICell khu_sensor_top/ads1292_filter/iir_lpf/r_add_B_reg_26_; master port D
		Antenna/diode mode 1/2; wlay MET3; gArea 0.09200000; allowed ratio/ratio 100.00000000/106.45652008
Antenna DRC for net khu_sensor_top/ads1292_filter/w_iir_lpf_y[9]; Net top lay MET4
	ICell khu_sensor_top/ads1292_filter/iir_lpf/icc_cpts189; master port A
		Antenna/diode mode 1/2; wlay MET3; gArea 0.10500000; allowed ratio/ratio 100.00000000/198.81904602
Antenna DRC for net khu_sensor_top/ads1292_filter/w_iir_lpf_y[2]; Net top lay MET4
	ICell khu_sensor_top/ads1292_filter/iir_lpf/U456; master port D
		Antenna/diode mode 1/2; wlay MET3; gArea 0.14800000; allowed ratio/ratio 100.00000000/109.31081390
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_lpf/r_add_A[21]; Net top lay MET3
	ICell khu_sensor_top/ads1292_filter/iir_lpf/add/icc_place79; master port A
		Antenna/diode mode 1/2; wlay MET3; gArea 0.08600000; allowed ratio/ratio 100.00000000/121.02325439
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A[9]; Net top lay MET2
	ICell khu_sensor_top/ads1292_filter/iir_lpf/mult_1/a_reg_9_; master port D
		Antenna/diode mode 1/2; wlay MET2; gArea 0.08600000; allowed ratio/ratio 100.00000000/139.74418640
Antenna DRC for net khu_sensor_top/ads1292_controller/n494; Net top lay MET4
	ICell khu_sensor_top/ads1292_controller/icc_cpts1; master port A
		Antenna/diode mode 1/2; wlay MET3; gArea 0.08600000; allowed ratio/ratio 100.00000000/119.48837280
Antenna DRC for net khu_sensor_top/ads1292_filter/w_iir_notch_y[0]; Net top lay MET3
	ICell khu_sensor_top/ads1292_filter/icc_place4; master port A
		Antenna/diode mode 1/2; wlay MET2; gArea 0.08600000; allowed ratio/ratio 100.00000000/146.72093201
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/r_x_data[31]; Net top lay MET4
	ICell khu_sensor_top/ads1292_filter/iir_notch/icc_place259; master port A
		Antenna/diode mode 1/2; wlay MET2; gArea 0.08600000; allowed ratio/ratio 100.00000000/208.37208557
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/r_x_data[23]; Net top lay MET4
	ICell khu_sensor_top/ads1292_filter/iir_notch/icc_place322; master port A
		Antenna/diode mode 1/2; wlay MET2; gArea 0.08600000; allowed ratio/ratio 100.00000000/145.97674561
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/r_x_data[46]; Net top lay MET4
	ICell khu_sensor_top/ads1292_filter/iir_notch/icc_place133; master port A
		Antenna/diode mode 1/2; wlay MET3; gArea 0.08600000; allowed ratio/ratio 100.00000000/107.72093201
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/r_x_data[44]; Net top lay MET3
	ICell khu_sensor_top/ads1292_filter/iir_notch/U696; master port A
		Antenna/diode mode 1/2; wlay MET3; gArea 0.23999999; allowed ratio/ratio 100.00000000/103.30000305
	ICell khu_sensor_top/ads1292_filter/iir_notch/r_x_data_reg_76_; master port D
		Antenna/diode mode 1/2; wlay MET3; gArea 0.23999999; allowed ratio/ratio 100.00000000/103.30000305
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/n2116; Net top lay MET3
	ICell khu_sensor_top/ads1292_filter/iir_notch/r_add_2_B_reg_19_; master port D
		Antenna/diode mode 1/2; wlay MET3; gArea 0.09200000; allowed ratio/ratio 100.00000000/227.39131165
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/r_x_data[78]; Net top lay MET3
	ICell khu_sensor_top/ads1292_filter/iir_notch/icc_cpts328; master port A
		Antenna/diode mode 1/2; wlay MET2; gArea 0.10500000; allowed ratio/ratio 100.00000000/110.09523773
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/w_add_1_Z[14]; Net top lay MET4
	ICell khu_sensor_top/ads1292_filter/iir_notch/icc_place236; master port A
		Antenna/diode mode 1/2; wlay MET3; gArea 0.13800000; allowed ratio/ratio 100.00000000/117.76811218
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/w_add_1_Z[5]; Net top lay MET3
	ICell khu_sensor_top/ads1292_filter/iir_notch/icc_place156; master port A
		Antenna/diode mode 1/2; wlay MET3; gArea 0.13800000; allowed ratio/ratio 100.00000000/160.02899170
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/w_add_1_Z[13]; Net top lay MET3
	ICell khu_sensor_top/ads1292_filter/iir_notch/icc_place178; master port A
		Antenna/diode mode 1/2; wlay MET3; gArea 0.13800000; allowed ratio/ratio 100.00000000/101.36231995
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/n886; Net top lay MET3
	ICell khu_sensor_top/ads1292_filter/iir_notch/r_x_data_reg_104_; master port D
		Antenna/diode mode 1/2; wlay MET3; gArea 0.09200000; allowed ratio/ratio 100.00000000/128.65217590
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/w_add_2_Z[5]; Net top lay MET4
	ICell khu_sensor_top/ads1292_filter/iir_notch/icc_place141; master port A
		Antenna/diode mode 1/2; wlay MET3; gArea 0.13800000; allowed ratio/ratio 100.00000000/143.40579224
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/r_add_2_B[21]; Net top lay MET3
	ICell khu_sensor_top/ads1292_filter/iir_notch/add_2/b_reg_21_; master port D
		Antenna/diode mode 1/2; wlay MET3; gArea 0.08600000; allowed ratio/ratio 100.00000000/117.58139801
Antenna DRC for net khu_sensor_top/ads1292_filter/converter_i2f/n45; Net top lay MET3
	ICell khu_sensor_top/ads1292_filter/converter_i2f/z_reg_21_; master port D
		Antenna/diode mode 1/2; wlay MET3; gArea 0.08600000; allowed ratio/ratio 100.00000000/120.51162720
Antenna DRC for net khu_sensor_top/ads1292_filter/converter_i2f/n48; Net top lay MET4
	ICell khu_sensor_top/ads1292_filter/converter_i2f/z_reg_14_; master port D
		Antenna/diode mode 1/2; wlay MET3; gArea 0.08600000; allowed ratio/ratio 100.00000000/105.51162720
Antenna DRC for net khu_sensor_top/ads1292_filter/converter_i2f/n50; Net top lay MET3
	ICell khu_sensor_top/ads1292_filter/converter_i2f/z_reg_13_; master port D
		Antenna/diode mode 1/2; wlay MET3; gArea 0.08600000; allowed ratio/ratio 100.00000000/105.16278839
Antenna DRC for net khu_sensor_top/ads1292_filter/converter_i2f/n51; Net top lay MET3
	ICell khu_sensor_top/ads1292_filter/converter_i2f/z_reg_17_; master port D
		Antenna/diode mode 1/2; wlay MET3; gArea 0.08600000; allowed ratio/ratio 100.00000000/179.58139038
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/r_mult_1_B[20]; Net top lay MET3
	ICell khu_sensor_top/ads1292_filter/iir_notch/mult_1/icc_place72; master port A
		Antenna/diode mode 1/2; wlay MET3; gArea 0.08600000; allowed ratio/ratio 100.00000000/123.06977081
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/r_mult_1_A[6]; Net top lay MET3
	ICell khu_sensor_top/ads1292_filter/iir_notch/mult_1/icc_place50; master port A
		Antenna/diode mode 1/2; wlay MET3; gArea 0.08600000; allowed ratio/ratio 100.00000000/101.48837280
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/r_mult_1_A[22]; Net top lay MET4
	ICell khu_sensor_top/ads1292_filter/iir_notch/mult_1/icc_place33; master port A
		Antenna/diode mode 1/2; wlay MET3; gArea 0.08600000; allowed ratio/ratio 100.00000000/110.37209320
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_B[18]; Net top lay MET3
	ICell khu_sensor_top/ads1292_filter/iir_notch/mult_2/icc_place7; master port A
		Antenna/diode mode 1/2; wlay MET3; gArea 0.08600000; allowed ratio/ratio 100.00000000/105.74418640
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_B[15]; Net top lay MET4
	ICell khu_sensor_top/ads1292_filter/iir_notch/mult_2/icc_place10; master port A
		Antenna/diode mode 1/2; wlay MET3; gArea 0.08600000; allowed ratio/ratio 100.00000000/117.16278839
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/mult_3/z[4]; Net top lay MET4
	ICell khu_sensor_top/ads1292_filter/iir_notch/mult_3/o_Z_reg_4_; master port D
		Antenna/diode mode 1/2; wlay MET3; gArea 0.08600000; allowed ratio/ratio 100.00000000/113.20930481
		Antenna/diode mode 1/2; wlay MET4; gArea 0.08600000; allowed ratio/ratio 100.00000000/118.37209320
Antenna DRC for net khu_sensor_top/ads1292_filter/w_iir_hpf_y[2]; Net top lay MET3
	ICell khu_sensor_top/ads1292_filter/r_converter_f2i_a_reg_2_; master port D
		Antenna/diode mode 1/2; wlay MET2; gArea 0.09200000; allowed ratio/ratio 100.00000000/135.95652771
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_hpf/n349; Net top lay MET3
	ICell khu_sensor_top/ads1292_filter/iir_hpf/r_mult_B_reg_14_; master port D
		Antenna/diode mode 1/2; wlay MET3; gArea 0.09200000; allowed ratio/ratio 100.00000000/100.08695984
Antenna DRC for net khu_sensor_top/ads1292_filter/w_iir_hpf_y[31]; Net top lay MET4
	ICell khu_sensor_top/ads1292_filter/r_converter_f2i_a_reg_31_; master port D
		Antenna/diode mode 1/2; wlay MET2; gArea 0.09200000; allowed ratio/ratio 100.00000000/180.10868835
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_hpf/add/n1461; Net top lay MET4
	ICell khu_sensor_top/ads1292_filter/iir_hpf/add/z_reg_17_; master port D
		Antenna/diode mode 1/2; wlay MET2; gArea 0.08600000; allowed ratio/ratio 100.00000000/109.62790680
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_hpf/add/n178; Net top lay MET4
	ICell khu_sensor_top/ads1292_filter/iir_hpf/add/o_Z_reg_31_; master port D
		Antenna/diode mode 1/2; wlay MET4; gArea 0.08600000; allowed ratio/ratio 100.00000000/116.23255920
Found 49 antenna instance ports
End net based rule analysis
[Antenna analysis] Elapsed real time: 0:00:00 
[Antenna analysis] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Antenna analysis] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Antenna analysis] Total (MB): Used  103  Alloctr  104  Proc 2724 
Information: Merged away 8 aligned/redundant DRCs. (ZRT-305)

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	7
	Diff net spacing : 1
	Less than minimum area : 2
	Short : 4


Total Wire Length =                    1166111 micron
Total Number of Contacts =             253233
Total Number of Wires =                211789
Total Number of PtConns =              2318
Total Number of Routed Wires =       211789
Total Routed Wire Length =           1165487 micron
Total Number of Routed Contacts =       253233
	Layer           MET1 :      57823 micron
	Layer           MET2 :     359648 micron
	Layer           MET3 :     505795 micron
	Layer           MET4 :     242845 micron
	Layer           MET5 :          0 micron
	Layer           MET6 :          0 micron
	Via           FVIA45 :          1
	Via            VIA34 :       1101
	Via        VIA34_2x1 :      26491
	Via   VIA34(rot)_1x2 :         17
	Via   VIA34(rot)_2x1 :          6
	Via        VIA34_1x2 :       3338
	Via            VIA23 :       5629
	Via       VIA23(rot) :          2
	Via        VIA23_1x2 :      74912
	Via   VIA23(rot)_2x1 :         28
	Via   VIA23(rot)_1x2 :        284
	Via        VIA23_2x1 :      25539
	Via            VIA12 :      78579
	Via       VIA12(rot) :       4304
	Via   VIA12(rot)_2x1 :       1615
	Via        VIA12_1x2 :      18100
	Via        VIA12_2x1 :       4226
	Via   VIA12(rot)_1x2 :       9061

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 64.61% (163618 / 253233 vias)
 
    Layer VIA1       = 28.48% (33002  / 115885  vias)
        Weight 1     = 28.48% (33002   vias)
        Un-optimized = 71.52% (82883   vias)
    Layer VIA2       = 94.71% (100763 / 106394  vias)
        Weight 1     = 94.71% (100763  vias)
        Un-optimized =  5.29% (5631    vias)
    Layer VIA3       = 96.44% (29852  / 30953   vias)
        Weight 1     = 96.44% (29852   vias)
        Un-optimized =  3.56% (1101    vias)
    Layer VIA4       = 100.00% (1      / 1       vias)
        Weight 1     = 100.00% (1       vias)
        Un-optimized =  0.00% (0       vias)
 
  Total double via conversion rate    = 64.61% (163617 / 253233 vias)
 
    Layer VIA1       = 28.48% (33002  / 115885  vias)
    Layer VIA2       = 94.71% (100763 / 106394  vias)
    Layer VIA3       = 96.44% (29852  / 30953   vias)
    Layer VIA4       =  0.00% (0      / 1       vias)
 
  The optimized via conversion rate based on total routed via count = 64.61% (163618 / 253233 vias)
 
    Layer VIA1       = 28.48% (33002  / 115885  vias)
        Weight 1     = 28.48% (33002   vias)
        Un-optimized = 71.52% (82883   vias)
    Layer VIA2       = 94.71% (100763 / 106394  vias)
        Weight 1     = 94.71% (100763  vias)
        Un-optimized =  5.29% (5631    vias)
    Layer VIA3       = 96.44% (29852  / 30953   vias)
        Weight 1     = 96.44% (29852   vias)
        Un-optimized =  3.56% (1101    vias)
    Layer VIA4       = 100.00% (1      / 1       vias)
        Weight 1     = 100.00% (1       vias)
        Un-optimized =  0.00% (0       vias)
 


Verify Summary:

Total number of nets = 32005, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 7
Total number of antenna violations = 50
Total number of voltage-area violations = no voltage-areas defined
Total number of tie to rail violations = not checked
Total number of tie to rail directly violations = not checked

1
route_zrt_detail -inc true -initial_drc_from_input true

Warning: Pin PAD of reference cell phis_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phic_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phob12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct24_p has no physical location. (APL-028)
  Loading design 'khu_sensor_pad'


Information: Setting a dont_touch attribute on net 'ADS1292_DRDY' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MISO' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_RXD' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_RSTN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/async_rstn_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'MPR121_SDA' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'MPR121_SCL' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_CSN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_START' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_RESET' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MOSI' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_SCLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_TXD' because it is connected to a pad cell. (PSYN-088)


Information: Library Manufacturing Grid(GridResolution) : 10
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 
Warning: Inconsistent library data found for layer GPOLY. (RCEX-018)
Information: Layer MET5 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer MET6 is ignored for resistance and capacitance computation. (RCEX-019)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
EKL_MT: total threadable CPU 7.06 seconds
EKL_MT: elapsed time 8 seconds
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRC. (RCEX-041)
Information: Extraction derate is 125/125(from scenario func1_wst). (RCEX-043)
Information: Extraction derate is 125/125(from scenario funccts_wst). (RCEX-043)
Information: Coupling capacitances are explicitly created. (RCEX-044)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Updating graph... (UID-83)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          true
Timing window analysis for SI:     false
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.37V) above low
                                   0.35 (0.37V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.25
************************************************************

Information: Updating design information... (UID-85)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          true
Timing window analysis for SI:     false
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.37V) above low
                                   0.35 (0.37V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.25
************************************************************

Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : khu_sensor_pad
Scenario(s): func1_wst
Version: N-2017.09
Date   : Thu Nov 19 02:08:13 2020
****************************************

 * Some/all delay information is back-annotated.
	Scenario            : func1_wst
	Parasitic source    : LPE
	Parasitic mode      : RealRC
	Extraction mode     : MIN_MAX
	Extraction derating : 125/125

Information: Percent of Arnoldi-based delays = 94.76% on scenario func1_wst

  Startpoint: khu_sensor_top/ads1292_controller/r_clk_counter_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_controller/clk_gate_r_clk_counter_reg_0/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00      
  clock network delay (propagated)                        3.69       3.69      
  khu_sensor_top/ads1292_controller/r_clk_counter_reg_0_/CK (fd2qd1_hd)
                                                          0.00       3.69 r    1.05
  khu_sensor_top/ads1292_controller/r_clk_counter_reg_0_/Q (fd2qd1_hd)
                                                          0.66 @     4.35 r    1.05
  khu_sensor_top/ads1292_controller/add_x_8/A[0] (ads1292_controller_DW01_inc_0)
                                                          0.00       4.35 r    
  khu_sensor_top/ads1292_controller/add_x_8/U31/CO (had1_hd)
                                                          0.32 @     4.68 r    1.05
  khu_sensor_top/ads1292_controller/add_x_8/U30/CO (had1_hd)
                                                          0.25 @     4.93 r    1.05
  khu_sensor_top/ads1292_controller/add_x_8/U29/CO (had1_hd)
                                                          0.25 @     5.18 r    1.05
  khu_sensor_top/ads1292_controller/add_x_8/U28/CO (had1_hd)
                                                          0.25 @     5.43 r    1.05
  khu_sensor_top/ads1292_controller/add_x_8/U27/CO (had1_hd)
                                                          0.24 @     5.67 r    1.05
  khu_sensor_top/ads1292_controller/add_x_8/U26/CO (had1_hd)
                                                          0.25 @     5.92 r    1.05
  khu_sensor_top/ads1292_controller/add_x_8/U25/CO (had1_hd)
                                                          0.26 @     6.18 r    1.05
  khu_sensor_top/ads1292_controller/add_x_8/U24/CO (had1_hd)
                                                          0.27 @     6.44 r    1.05
  khu_sensor_top/ads1292_controller/add_x_8/U23/CO (had1_hd)
                                                          0.24 @     6.68 r    1.05
  khu_sensor_top/ads1292_controller/add_x_8/U22/CO (had1_hd)
                                                          0.25 @     6.93 r    1.05
  khu_sensor_top/ads1292_controller/add_x_8/U21/CO (had1_hd)
                                                          0.27 @     7.21 r    1.05
  khu_sensor_top/ads1292_controller/add_x_8/U20/CO (had1_hd)
                                                          0.27 @     7.48 r    1.05
  khu_sensor_top/ads1292_controller/add_x_8/U19/CO (had1_hd)
                                                          0.25 @     7.73 r    1.05
  khu_sensor_top/ads1292_controller/add_x_8/U18/CO (had1_hd)
                                                          0.25 @     7.97 r    1.05
  khu_sensor_top/ads1292_controller/add_x_8/U17/CO (had1_hd)
                                                          0.25 @     8.22 r    1.05
  khu_sensor_top/ads1292_controller/add_x_8/U16/CO (had1_hd)
                                                          0.24 @     8.46 r    1.05
  khu_sensor_top/ads1292_controller/add_x_8/U15/CO (had1_hd)
                                                          0.24 @     8.70 r    1.05
  khu_sensor_top/ads1292_controller/add_x_8/U14/CO (had1_hd)
                                                          0.25 @     8.94 r    1.05
  khu_sensor_top/ads1292_controller/add_x_8/U13/CO (had1_hd)
                                                          0.25 @     9.19 r    1.05
  khu_sensor_top/ads1292_controller/add_x_8/U12/CO (had1_hd)
                                                          0.24 @     9.43 r    1.05
  khu_sensor_top/ads1292_controller/add_x_8/U11/S (had1_hd)
                                                          0.30 @     9.73 r    1.05
  khu_sensor_top/ads1292_controller/add_x_8/SUM[21] (ads1292_controller_DW01_inc_0)
                                                          0.00       9.73 r    
  khu_sensor_top/ads1292_controller/U164/Y (scg14d1_hd)
                                                          0.23 @     9.96 r    1.05
  khu_sensor_top/ads1292_controller/clk_gate_r_clk_counter_reg_0/EN (SNPS_CLOCK_GATE_HIGH_ads1292_controller_0)
                                                          0.00       9.96 r    
  khu_sensor_top/ads1292_controller/clk_gate_r_clk_counter_reg_0/latch/EN (cglpd1_hd)
                                                          0.00 @     9.96 r    1.05
  data arrival time                                                  9.96      

  clock clk (rise edge)                                  10.20      10.20      
  clock network delay (propagated)                        2.56      12.76      
  clock reconvergence pessimism                           0.28      13.04      
  clock uncertainty                                      -0.48      12.56      
  khu_sensor_top/ads1292_controller/clk_gate_r_clk_counter_reg_0/latch/CK (cglpd1_hd)
                                                          0.00      12.56 r    
  clock gating setup time                                -0.08      12.49      
  data required time                                                12.49      
  ------------------------------------------------------------------------------------
  data required time                                                12.49      
  data arrival time                                                 -9.96      
  ------------------------------------------------------------------------------------
  slack (MET)                                                        2.52      


  Startpoint: UART_RXD (input port clocked by clk)
  Endpoint: khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_R_reg
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                  10.20      10.20      
  clock network delay (ideal)                             0.75      10.95      
  input external delay                                    0.35      11.30 f    
  UART_RXD (in)                                           0.00      11.30 f    
  pad37/Y (phic_p)                                        1.61 @    12.91 f    1.05
  khu_sensor_top/UART_RXD (khu_sensor_top)                0.00      12.91 f    
  khu_sensor_top/uart_controller/i_UART_RXD (uart_controller)
                                                          0.00      12.91 f    
  khu_sensor_top/uart_controller/uart_rx/i_Rx_Serial (uart_rx)
                                                          0.00      12.91 f    
  khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_R_reg/D (fd3qd1_hd)
                                                          0.01 @    12.93 f    1.05
  data arrival time                                                 12.93      

  clock clk_half (rise edge)                             20.40      20.40      
  clock network delay (propagated)                        1.35      21.75      
  clock reconvergence pessimism                           0.00      21.75      
  clock uncertainty                                      -0.96      20.79      
  khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_R_reg/CK (fd3qd1_hd)
                                                          0.00      20.79 r    
  library setup time                                     -0.08      20.71      
  data required time                                                20.71      
  ------------------------------------------------------------------------------------
  data required time                                                20.71      
  data arrival time                                                -12.93      
  ------------------------------------------------------------------------------------
  slack (MET)                                                        7.78      


  Startpoint: khu_sensor_top/mpr121_controller/i2c_master/scl_o_reg_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MPR121_SCL (output port clocked by clk)
  Scenario: func1_wst
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00      
  clock network delay (propagated)                        3.68       3.68      
  khu_sensor_top/mpr121_controller/i2c_master/scl_o_reg_reg/CK (fd1qd1_hd)
                                                          0.00       3.68 r    1.05
  khu_sensor_top/mpr121_controller/i2c_master/scl_o_reg_reg/Q (fd1qd1_hd)
                                                          0.58 @     4.25 r    1.05
  khu_sensor_top/mpr121_controller/i2c_master/scl_t (i2c_master)
                                                          0.00       4.25 r    
  khu_sensor_top/mpr121_controller/o_I2C_SCL_EN (mpr121_controller)
                                                          0.00       4.25 r    
  khu_sensor_top/MPR121_SCL_EN (khu_sensor_top)           0.00       4.25 r    
  icc_place17/Y (ivd1_hd)                                 0.28 @     4.54 f    1.05
  icc_place18/Y (ivd2_hd)                                 0.62 @     5.15 r    1.05
  pad43/PAD (phbct12_p)                                   3.32 @     8.47 r    1.05
  MPR121_SCL (inout)                                      0.00       8.47 r    
  data arrival time                                                  8.47      

  clock clk (rise edge)                                  10.20      10.20      
  clock network delay (ideal)                             0.75      10.95      
  clock reconvergence pessimism                           0.00      10.95      
  clock uncertainty                                      -0.48      10.47      
  output external delay                                  -0.50       9.97      
  data required time                                                 9.97      
  ------------------------------------------------------------------------------------
  data required time                                                 9.97      
  data arrival time                                                 -8.47      
  ------------------------------------------------------------------------------------
  slack (MET)                                                        1.50      


  Startpoint: khu_sensor_top/ads1292_filter/iir_hpf/add/b_m_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_hpf/add/sum_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00      
  clock network delay (propagated)                        3.64       3.64      
  khu_sensor_top/ads1292_filter/iir_hpf/add/b_m_reg_26_/CK (fd1eqd1_hd)
                                                          0.00       3.64 r    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/b_m_reg_26_/Q (fd1eqd1_hd)
                                                          0.73 @     4.37 r    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/gte_x_5/B[26] (float_adder_0_DW_cmp_6)
                                                          0.00       4.37 r    
  khu_sensor_top/ads1292_filter/iir_hpf/add/gte_x_5/U109/Y (ivd1_hd)
                                                          0.19 @     4.56 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/gte_x_5/U6/Y (nr2d1_hd)
                                                          0.22 @     4.77 r    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/gte_x_5/U4/Y (nr2d1_hd)
                                                          0.26 @     5.03 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/gte_x_5/U164/Y (ao21d2_hd)
                                                          0.23 @     5.27 r    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/gte_x_5/U1/Y (oa21d4_hd)
                                                          0.15 @     5.42 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/gte_x_5/GE_LT_GT_LE (float_adder_0_DW_cmp_6)
                                                          0.00       5.42 f    
  khu_sensor_top/ads1292_filter/iir_hpf/add/icc_cpts63/Y (ivd8_hd)
                                                          0.08 @     5.51 r    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/icc_cpts64/Y (nd2d6_hd)
                                                          0.10 @     5.61 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/U713/Y (ao22d4_hd)
                                                          0.18 @     5.79 r    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/I2[0] (float_adder_0_DP_OP_46_224_9810_0)
                                                          0.00       5.79 r    
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U75/Y (xo2d4_hd)
                                                          0.32 @     6.11 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U28/CO (fad4_hd)
                                                          0.25 @     6.36 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U98/CO (fad4_hd)
                                                          0.26 @     6.62 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U26/CO (fad4_hd)
                                                          0.26 @     6.87 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U25/CO (fad4_hd)
                                                          0.26 @     7.13 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U78/CO (fad4_hd)
                                                          0.26 @     7.39 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U77/CO (fad4_hd)
                                                          0.26 @     7.65 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U94/CO (fad4_hd)
                                                          0.26 @     7.91 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U104/CO (fad4_hd)
                                                          0.26 @     8.17 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U88/CO (fad4_hd)
                                                          0.25 @     8.42 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U76/CO (fad4_hd)
                                                          0.25 @     8.68 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U85/CO (fad4_hd)
                                                          0.25 @     8.93 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U87/CO (fad4_hd)
                                                          0.25 @     9.18 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U86/CO (fad4_hd)
                                                          0.26 @     9.44 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U89/CO (fad4_hd)
                                                          0.26 @     9.70 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U84/CO (fad4_hd)
                                                          0.25 @     9.95 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U90/CO (fad4_hd)
                                                          0.26 @    10.21 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U96/CO (fad4_hd)
                                                          0.25 @    10.46 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U95/CO (fad4_hd)
                                                          0.26 @    10.72 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U97/CO (fad4_hd)
                                                          0.26 @    10.97 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U81/CO (fad4_hd)
                                                          0.26 @    11.23 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U93/CO (fad4_hd)
                                                          0.26 @    11.49 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U92/CO (fad4_hd)
                                                          0.26 @    11.75 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U83/CO (fad4_hd)
                                                          0.26 @    12.01 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U91/CO (fad4_hd)
                                                          0.26 @    12.27 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U109/CO (fad4_hd)
                                                          0.26 @    12.53 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U107/CO (fad4_hd)
                                                          0.26 @    12.78 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U106/CO (fad4_hd)
                                                          0.26 @    13.04 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U82/Y (xo2d4_hd)
                                                          0.28 @    13.32 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/O1[27] (float_adder_0_DP_OP_46_224_9810_0)
                                                          0.00      13.32 f    
  khu_sensor_top/ads1292_filter/iir_hpf/add/sum_reg_27_/D (fd3qd1_hd)
                                                          0.00 @    13.32 f    1.05
  data arrival time                                                 13.32      

  clock clk (rise edge)                                  10.20      10.20      
  clock network delay (propagated)                        3.31      13.51      
  clock reconvergence pessimism                           0.28      13.79      
  clock uncertainty                                      -0.48      13.31      
  khu_sensor_top/ads1292_filter/iir_hpf/add/sum_reg_27_/CK (fd3qd1_hd)
                                                          0.00      13.31 r    
  library setup time                                     -0.03      13.28      
  data required time                                                13.28      
  ------------------------------------------------------------------------------------
  data required time                                                13.28      
  data arrival time                                                -13.32      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.04      


  Startpoint: khu_sensor_top/mpr121_controller/i2c_master/missed_ack_reg_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_pstate_reg_1_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: max

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                  10.20      10.20      
  clock network delay (propagated)                        3.59      13.79      
  khu_sensor_top/mpr121_controller/i2c_master/missed_ack_reg_reg/CK (fd1qd1_hd)
                                                          0.00      13.79 r    1.05
  khu_sensor_top/mpr121_controller/i2c_master/missed_ack_reg_reg/Q (fd1qd1_hd)
                                                          0.77 @    14.56 r    1.05
  khu_sensor_top/mpr121_controller/i2c_master/missed_ack (i2c_master)
                                                          0.00      14.56 r    
  khu_sensor_top/mpr121_controller/o_MPR121_FAIL (mpr121_controller)
                                                          0.00      14.56 r    
  khu_sensor_top/sensor_core/i_MPR121_FAIL (sensor_core)
                                                          0.00      14.56 r    
  khu_sensor_top/sensor_core/U593/Y (nr2d1_hd)            0.21 @    14.76 f    1.05
  khu_sensor_top/sensor_core/U592/Y (ivd1_hd)             0.25 @    15.01 r    1.05
  khu_sensor_top/sensor_core/U81/Y (nd2d1_hd)             0.14 @    15.15 f    1.05
  khu_sensor_top/sensor_core/U80/Y (oa211d1_hd)           0.16 @    15.32 r    1.05
  khu_sensor_top/sensor_core/U78/Y (oa211d1_hd)           0.20 @    15.51 f    1.05
  khu_sensor_top/sensor_core/U77/Y (oa211d1_hd)           0.17 @    15.68 r    1.05
  khu_sensor_top/sensor_core/U76/Y (oa211d1_hd)           0.21 @    15.89 f    1.05
  khu_sensor_top/sensor_core/U75/Y (ivd1_hd)              0.15 @    16.04 r    1.05
  khu_sensor_top/sensor_core/U32/Y (mx2d1_hd)             0.25 @    16.30 r    1.05
  khu_sensor_top/sensor_core/r_mpr_pstate_reg_1_/D (fd2qd1_hd)
                                                          0.01 @    16.30 r    1.05
  data arrival time                                                 16.30      

  clock clk_half (rise edge)                             20.40      20.40      
  clock network delay (propagated)                        1.35      21.75      
  clock reconvergence pessimism                           0.21      21.96      
  clock uncertainty                                      -0.96      21.00      
  khu_sensor_top/sensor_core/r_mpr_pstate_reg_1_/CK (fd2qd1_hd)
                                                          0.00      21.00 r    
  library setup time                                     -0.07      20.93      
  data required time                                                20.93      
  ------------------------------------------------------------------------------------
  data required time                                                20.93      
  data arrival time                                                -16.30      
  ------------------------------------------------------------------------------------
  slack (MET)                                                        4.63      


GART: Updated design time.
GART: Transferring timing data to the router....
GART: Done transferring timing data to the router.
Cell Min-Routing-Layer = MET1
Cell Max-Routing-Layer = MET4
Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_mode                          :	 reserve_space       
-connect_within_pins_by_layer_name                      :	 {{MET1 via_wire_standard_cell_pins} }
-dbin_list_of_nets                                      :	 {}                  
-extraction_mode                                        :	 parallel            
-reshield_modified_nets                                 :	 reshield            
-verbose_level                                          :	 0                   
-wide_macro_pin_as_fat_wire                             :	 true                

Printing options for 'set_route_zrt_detail_options'
-antenna                                                :	 false               
-default_gate_size                                      :	 0.020000            
-repair_shorts_over_macros_effort_level                 :	 low                 
-timing_driven                                          :	 true                
-use_default_width_for_min_area_min_len_stub            :	 true                

[Dr init] Elapsed real time: 0:00:03 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[Dr init] Stage (MB): Used   82  Alloctr   81  Proc    0 
[Dr init] Total (MB): Used  100  Alloctr  101  Proc 2724 
Total number of nets = 32005, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Routing in incremental mode, starting from iteration 34

Start DR iteration 34: non-uniform partition
Routed	1/1 Partitions, Violations =	15

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	15
	Diff net spacing : 5
	Less than minimum area : 2
	Short : 8

[Iter 34] Elapsed real time: 0:00:03 
[Iter 34] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[Iter 34] Stage (MB): Used   90  Alloctr   88  Proc    0 
[Iter 34] Total (MB): Used  108  Alloctr  109  Proc 2724 

End DR iteration 34 with 1 parts

Start DR iteration 35: non-uniform partition
Routed	1/1 Partitions, Violations =	15

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	15
	Diff net spacing : 5
	Less than minimum area : 2
	Short : 8

[Iter 35] Elapsed real time: 0:00:03 
[Iter 35] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[Iter 35] Stage (MB): Used   90  Alloctr   88  Proc    0 
[Iter 35] Total (MB): Used  108  Alloctr  109  Proc 2724 

End DR iteration 35 with 1 parts

Start DR iteration 36: non-uniform partition
Routed	1/1 Partitions, Violations =	15

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	15
	Diff net spacing : 5
	Less than minimum area : 2
	Short : 8

[Iter 36] Elapsed real time: 0:00:03 
[Iter 36] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[Iter 36] Stage (MB): Used   90  Alloctr   88  Proc    0 
[Iter 36] Total (MB): Used  108  Alloctr  109  Proc 2724 

End DR iteration 36 with 1 parts

Start DR iteration 37: non-uniform partition
Routed	1/1 Partitions, Violations =	15

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	15
	Diff net spacing : 5
	Less than minimum area : 2
	Short : 8

[Iter 37] Elapsed real time: 0:00:03 
[Iter 37] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[Iter 37] Stage (MB): Used   90  Alloctr   88  Proc    0 
[Iter 37] Total (MB): Used  108  Alloctr  109  Proc 2724 

End DR iteration 37 with 1 parts

Start DR iteration 38: non-uniform partition
Routed	1/1 Partitions, Violations =	15

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	15
	Diff net spacing : 5
	Less than minimum area : 2
	Short : 8

[Iter 38] Elapsed real time: 0:00:03 
[Iter 38] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[Iter 38] Stage (MB): Used   90  Alloctr   88  Proc    0 
[Iter 38] Total (MB): Used  108  Alloctr  109  Proc 2724 

End DR iteration 38 with 1 parts

Stop DR since not converging

[DR] Elapsed real time: 0:00:03 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[DR] Stage (MB): Used   78  Alloctr   77  Proc    0 
[DR] Total (MB): Used   96  Alloctr   97  Proc 2724 
[DR: Done] Elapsed real time: 0:00:03 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[DR: Done] Stage (MB): Used   78  Alloctr   77  Proc    0 
[DR: Done] Total (MB): Used   96  Alloctr   97  Proc 2724 

DR finished with 0 open nets, of which 0 are frozen
Information: Merged away 8 aligned/redundant DRCs. (ZRT-305)

DR finished with 7 violations

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	7
	Diff net spacing : 1
	Less than minimum area : 2
	Short : 4



Total Wire Length =                    1166112 micron
Total Number of Contacts =             253233
Total Number of Wires =                210330
Total Number of PtConns =              2310
Total Number of Routed Wires =       210330
Total Routed Wire Length =           1165490 micron
Total Number of Routed Contacts =       253233
	Layer           MET1 :      57823 micron
	Layer           MET2 :     359648 micron
	Layer           MET3 :     505795 micron
	Layer           MET4 :     242845 micron
	Layer           MET5 :          0 micron
	Layer           MET6 :          0 micron
	Via           FVIA45 :          1
	Via            VIA34 :       1101
	Via        VIA34_2x1 :      26491
	Via   VIA34(rot)_1x2 :         17
	Via   VIA34(rot)_2x1 :          6
	Via        VIA34_1x2 :       3338
	Via            VIA23 :       5629
	Via       VIA23(rot) :          2
	Via        VIA23_1x2 :      74912
	Via   VIA23(rot)_2x1 :         28
	Via   VIA23(rot)_1x2 :        284
	Via        VIA23_2x1 :      25539
	Via            VIA12 :      78579
	Via       VIA12(rot) :       4304
	Via   VIA12(rot)_2x1 :       1615
	Via        VIA12_1x2 :      18100
	Via        VIA12_2x1 :       4226
	Via   VIA12(rot)_1x2 :       9061

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 64.61% (163618 / 253233 vias)
 
    Layer VIA1       = 28.48% (33002  / 115885  vias)
        Weight 1     = 28.48% (33002   vias)
        Un-optimized = 71.52% (82883   vias)
    Layer VIA2       = 94.71% (100763 / 106394  vias)
        Weight 1     = 94.71% (100763  vias)
        Un-optimized =  5.29% (5631    vias)
    Layer VIA3       = 96.44% (29852  / 30953   vias)
        Weight 1     = 96.44% (29852   vias)
        Un-optimized =  3.56% (1101    vias)
    Layer VIA4       = 100.00% (1      / 1       vias)
        Weight 1     = 100.00% (1       vias)
        Un-optimized =  0.00% (0       vias)
 
  Total double via conversion rate    = 64.61% (163617 / 253233 vias)
 
    Layer VIA1       = 28.48% (33002  / 115885  vias)
    Layer VIA2       = 94.71% (100763 / 106394  vias)
    Layer VIA3       = 96.44% (29852  / 30953   vias)
    Layer VIA4       =  0.00% (0      / 1       vias)
 
  The optimized via conversion rate based on total routed via count = 64.61% (163618 / 253233 vias)
 
    Layer VIA1       = 28.48% (33002  / 115885  vias)
        Weight 1     = 28.48% (33002   vias)
        Un-optimized = 71.52% (82883   vias)
    Layer VIA2       = 94.71% (100763 / 106394  vias)
        Weight 1     = 94.71% (100763  vias)
        Un-optimized =  5.29% (5631    vias)
    Layer VIA3       = 96.44% (29852  / 30953   vias)
        Weight 1     = 96.44% (29852   vias)
        Un-optimized =  3.56% (1101    vias)
    Layer VIA4       = 100.00% (1      / 1       vias)
        Weight 1     = 100.00% (1       vias)
        Un-optimized =  0.00% (0       vias)
 

Total number of nets = 32005
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 7
Total number of antenna violations = antenna checking not active
Total number of voltage-area violations = no voltage-areas defined
Special ECO iteration 1 ended with 0 qualifying violations.
Topology ECO iteration 1 ended with 0 qualifying violations.
Updating the database ...
Information: RC extraction has been freed. (PSYN-503)
1
# incremental route optimization 2
route_opt -incremental -size_only -effort high 
Information: Running detail route with timing driven mode save after iteration 1 (route_opt default). (ROPT-020)
ROPT:    route_opt strategy for the design:
ROPT:    Stage                                 : auto
ROPT:    Effort                                : high
ROPT:    Power mode                            : none
ROPT:    Incremental                           : Yes
ROPT:    Size_only                             : Yes
ROPT:    Search-Repair loops                   : 10 
ROPT:    ECO Search-Repair loops               : 4 
ROPT:    Fix Hold Mode                         : route_based 
ROPT:    Route Violation threshold             : 3000 
 Routeopt: Using zrt router
Information: Running global route with timing driven mode true (user_define). (ROPT-020)
Information: Running track assign with timing driven mode true (user_define). (ROPT-020)
Information: Running detail route with timing driven mode true (user_define). (ROPT-020)
Information: Running global route with crosstalk driven mode true (user_define). (ROPT-021)
Information: Running track assign with crosstalk driven mode true (user_define). (ROPT-021)

Warning: Pin PAD of reference cell phis_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phic_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phob12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct24_p has no physical location. (APL-028)
  Loading design 'khu_sensor_pad'


Information: Setting a dont_touch attribute on net 'ADS1292_DRDY' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MISO' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_RXD' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_RSTN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/async_rstn_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'MPR121_SDA' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'MPR121_SCL' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_CSN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_START' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_RESET' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MOSI' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_SCLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_TXD' because it is connected to a pad cell. (PSYN-088)


Information: Library Manufacturing Grid(GridResolution) : 10
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 
Warning: Inconsistent library data found for layer GPOLY. (RCEX-018)
Information: Layer MET5 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer MET6 is ignored for resistance and capacitance computation. (RCEX-019)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
EKL_MT: total threadable CPU 7.09 seconds
EKL_MT: elapsed time 8 seconds
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRC. (RCEX-041)
Information: Extraction derate is 125/125(from scenario func1_wst). (RCEX-043)
Information: Extraction derate is 125/125(from scenario funccts_wst). (RCEX-043)
Information: Coupling capacitances are explicitly created. (RCEX-044)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Updating graph... (UID-83)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          true
Timing window analysis for SI:     false
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.37V) above low
                                   0.35 (0.37V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.25
************************************************************

Information: Updating design information... (UID-85)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          true
Timing window analysis for SI:     false
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.37V) above low
                                   0.35 (0.37V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.25
************************************************************

Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
 
****************************************
Report : qor
Design : khu_sensor_pad
Scenario(s): func1_wst
Version: N-2017.09
Date   : Thu Nov 19 02:08:50 2020
****************************************


  Scenario 'func1_wst'
  Timing Path Group '**clock_gating_default**'
  -----------------------------------
  Levels of Logic:              22.00
  Critical Path Length:          6.27
  Critical Path Slack:           2.52
  Critical Path Clk Period:     10.20
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'REGIN'
  -----------------------------------
  Levels of Logic:               1.00
  Critical Path Length:          1.63
  Critical Path Slack:           7.78
  Critical Path Clk Period:     20.40
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'REGOUT'
  -----------------------------------
  Levels of Logic:               3.00
  Critical Path Length:          4.79
  Critical Path Slack:           1.50
  Critical Path Clk Period:     10.20
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              37.00
  Critical Path Length:          9.68
  Critical Path Slack:          -0.04
  Critical Path Clk Period:     10.20
  Total Negative Slack:         -0.08
  No. of Violating Paths:        3.00
  Worst Hold Violation:         -0.08
  Total Hold Violation:         -1.96
  No. of Hold Violations:       87.00
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'clk_half'
  -----------------------------------
  Levels of Logic:               9.00
  Critical Path Length:          2.51
  Critical Path Slack:           4.63
  Critical Path Clk Period:     20.40
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:         -0.02
  Total Hold Violation:         -0.07
  No. of Hold Violations:        9.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:        284
  Hierarchical Port Count:       6556
  Leaf Cell Count:              29603
  Buf/Inv Cell Count:            6559
  Buf Cell Count:                1496
  Inv Cell Count:                5063
  CT Buf/Inv Cell Count:          543
  Combinational Cell Count:     24216
  Sequential Cell Count:         5387
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    54388.346645
  Noncombinational Area: 37101.999762
  Buf/Inv Area:           6900.672972
  Total Buffer Area:          2054.66
  Total Inverter Area:        4846.01
  Macro/Black Box Area:      0.000000
  Net Area:                848.629393
  Net XLength        :      588708.19
  Net YLength        :      600334.75
  -----------------------------------
  Cell Area:             91490.346407
  Design Area:           92338.975800
  Net Length        :      1189043.00


  Design Rules
  -----------------------------------
  Total Number of Nets:         32239
  Nets With Violations:            10
  Max Trans Violations:             0
  Max Cap Violations:               0
  Max Net Length Violations:       10
  -----------------------------------


  Hostname: vlsi-dist.khu.ac.kr

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:              195.45
  -----------------------------------------
  Overall Compile Time:              197.51
  Overall Compile Wall Clock Time:   197.93

  --------------------------------------------------------------------

  Scenario: func1_wst   WNS: 0.04  TNS: 0.08  Number of Violating Paths: 3  (with Crosstalk delta delays)
  Design  WNS: 0.04  TNS: 0.08  Number of Violating Paths: 3  (with Crosstalk delta delays)


  Scenario: func1_wst  (Hold)  WNS: 0.08  TNS: 2.02  Number of Violating Paths: 96  (with Crosstalk delta delays)
  Design (Hold)  WNS: 0.08  TNS: 2.02  Number of Violating Paths: 96  (with Crosstalk delta delays)

  --------------------------------------------------------------------



ROPT:    (SETUP) WNS: 0.0380 TNS: 0.0775  Number of Violating Path: 3
ROPT:    (HOLD) WNS: 0.0804 TNS: 2.0226  Number of Violating Path: 96
ROPT:    Number of DRC Violating Nets: 10
ROPT:    Number of Route Violation: 7 

  Beginning Main Optimization for High Effort
  -------------------------------------------

ROPT:    Running Main Optimization             Thu Nov 19 02:08:50 2020

Warning: Pin PAD of reference cell phis_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phic_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phob12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct24_p has no physical location. (APL-028)
  Loading design 'khu_sensor_pad'


Information: Setting a dont_touch attribute on net 'ADS1292_DRDY' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MISO' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_RXD' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_RSTN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/async_rstn_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'MPR121_SDA' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'MPR121_SCL' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_CSN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_START' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_RESET' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MOSI' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_SCLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_TXD' because it is connected to a pad cell. (PSYN-088)


Information: Library Manufacturing Grid(GridResolution) : 10
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 

  Scenario: func1_wst   WNS: 0.04  TNS: 0.08  Number of Violating Paths: 3  (with Crosstalk delta delays)
  Design  WNS: 0.04  TNS: 0.08  Number of Violating Paths: 3  (with Crosstalk delta delays)

  Nets with DRC Violations: 11
  Total moveable cell area: 424933.3
  Total fixed cell area: 472231.9
  Total physical cell area: 897165.3
  Core area: (187620 187620 1212380 1210020)



  Scenario: func1_wst  (Hold)  WNS: 0.08  TNS: 2.02  Number of Violating Paths: 96  (with Crosstalk delta delays)
  Design (Hold)  WNS: 0.08  TNS: 2.02  Number of Violating Paths: 96  (with Crosstalk delta delays)

  Beginning On-Route Optimization 
  --------------------------------

Warning: Pin PAD of reference cell phis_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phic_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phob12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct24_p has no physical location. (APL-028)
  Crosstalk fixing is ON . Delta-delay: ON, Delta-Slew: OFF, Static-Noise: ON.


  Beginning Peak Noise Fix
  -------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:10   91491.3      0.04       0.1    2021.1 khu_sensor_top/ads1292_filter/iir_notch/n1167     -2.02  

  Beginning Timing Optimization
  ------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:10   91492.7      0.02       0.0    2021.1                               -2.02  
    0:00:10   91492.7      0.02       0.0    2021.1                               -2.02  
    0:00:10   91492.7      0.02       0.0    2021.1                               -2.02  
    0:00:10   91493.3      0.02       0.0    2021.1                               -2.02  
    0:00:10   91494.7      0.02       0.0    2021.1                               -2.02  
    0:00:10   91494.7      0.02       0.0    2021.1                               -2.02  
    0:00:10   91494.7      0.02       0.0    2021.1                               -2.02  
    0:00:10   91495.7      0.02       0.0    2021.1                               -2.02  
    0:00:10   91495.7      0.02       0.0    2021.1                               -2.02  
    0:00:10   91495.7      0.02       0.0    2021.1                               -2.02  
    0:00:10   91495.7      0.02       0.0    2021.1                               -2.02  

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:11   91497.0      0.02       0.0    2021.1 khu_sensor_top/ads1292_filter/iir_notch/add_2/sum_reg_27_/D     -2.02  
    0:00:11   91499.0      0.02       0.0    2021.1 khu_sensor_top/ads1292_filter/iir_notch/add_2/sum_reg_27_/D     -2.02  
    0:00:11   91499.7      0.01       0.0    2021.1 khu_sensor_top/ads1292_filter/iir_notch/add_2/sum_reg_27_/D     -2.02  
    0:00:11   91501.3      0.00       0.0    2021.1 khu_sensor_top/ads1292_filter/iir_notch/add_2/sum_reg_27_/D     -2.02  
    0:00:11   91503.0      0.00       0.0    2021.1 khu_sensor_top/ads1292_filter/iir_notch/add_2/sum_reg_27_/D     -2.02  
    0:00:11   91503.7      0.00       0.0    2021.1 khu_sensor_top/ads1292_filter/iir_notch/add_2/sum_reg_27_/D     -2.02  
    0:00:11   91504.0      0.00       0.0    2021.1 khu_sensor_top/ads1292_filter/iir_notch/add_1/sum_reg_27_/D     -2.02  


  Beginning Phase 1 Design Rule Fixing  (min_path)  (max_net_length)
  ------------------------------------

  Beginning Hold Fix Optimization
  --------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:11   91505.7      0.00       0.0    2021.1 khu_sensor_top/ads1292_filter/iir_hpf/r_add_B_reg_30_/D     -2.02  
    0:00:12   91505.7      0.00       0.0    2021.1 khu_sensor_top/ads1292_filter/iir_hpf/mult/a_reg_8_/D     -2.02  

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:20   91501.7      0.00       0.0    2021.1                               -2.02  
    0:00:20   91501.7      0.00       0.0    2021.1                               -2.02  
    0:00:20   91499.7      0.00       0.0    2021.1                               -2.02  
    0:00:20   91495.7      0.00       0.0    2021.1                               -2.02  
    0:00:20   91495.7      0.00       0.0    2021.1                               -2.02  
    0:00:20   91491.7      0.00       0.0    2021.1                               -2.02  
    0:00:20   91491.7      0.00       0.0    2021.1                               -2.02  
    0:00:20   91489.0      0.00       0.0    2021.1                               -2.02  
    0:00:20   91489.0      0.00       0.0    2021.1                               -2.02  
    0:00:20   91487.0      0.00       0.0    2021.1                               -2.02  
    0:00:20   91485.0      0.00       0.0    2021.1                               -2.02  
    0:00:20   91483.7      0.00       0.0    2021.1                               -2.02  
    0:00:20   91481.7      0.00       0.0    2021.1                               -2.02  
    0:00:20   91480.3      0.00       0.0    2021.1                               -2.02  
    0:00:20   91476.3      0.00       0.0    2021.1                               -2.02  
    0:00:20   91476.3      0.00       0.0    2021.1                               -2.02  
    0:00:20   91474.3      0.00       0.0    2021.1                               -2.02  
    0:00:20   91472.3      0.00       0.0    2021.1                               -2.02  
    0:00:20   91470.3      0.00       0.0    2021.1                               -2.02  
    0:00:20   91468.3      0.00       0.0    2021.1                               -2.02  
    0:00:20   91467.3      0.00       0.0    2021.1                               -2.02  
    0:00:20   91465.3      0.00       0.0    2021.1                               -2.02  
    0:00:20   91463.3      0.00       0.0    2021.1                               -2.02  
    0:00:20   91462.3      0.00       0.0    2021.1                               -2.02  
    0:00:20   91461.3      0.00       0.0    2021.1                               -2.02  
    0:00:20   91459.3      0.00       0.0    2021.1                               -2.02  
    0:00:20   91457.3      0.00       0.0    2021.1                               -2.02  
    0:00:20   91451.3      0.00       0.0    2021.1                               -2.02  
    0:00:20   91451.3      0.00       0.0    2021.1                               -2.02  
    0:00:20   91451.3      0.00       0.0    2021.1                               -2.02  
    0:00:20   91449.3      0.00       0.0    2021.1                               -2.02  
    0:00:20   91445.3      0.00       0.0    2021.1                               -2.02  
    0:00:20   91445.3      0.00       0.0    2021.1                               -2.02  
    0:00:20   91443.3      0.00       0.0    2021.1                               -2.02  
    0:00:20   91441.3      0.00       0.0    2021.1                               -2.02  
    0:00:20   91438.3      0.00       0.0    2021.1                               -2.02  
    0:00:20   91438.3      0.00       0.0    2021.1                               -2.02  
    0:00:20   91437.0      0.00       0.0    2021.1                               -2.02  
    0:00:20   91435.0      0.00       0.0    2021.1                               -2.02  
    0:00:20   91434.0      0.00       0.0    2021.1                               -2.02  
    0:00:20   91433.0      0.00       0.0    2021.1                               -2.02  
    0:00:20   91432.0      0.00       0.0    2021.1                               -2.02  
    0:00:20   91431.0      0.00       0.0    2021.1                               -2.02  
    0:00:20   91428.7      0.00       0.0    2021.1                               -2.02  
    0:00:20   91428.7      0.00       0.0    2021.1                               -2.02  
    0:00:20   91427.7      0.00       0.0    2021.1                               -2.02  
    0:00:20   91426.3      0.00       0.0    2021.1                               -2.02  
    0:00:20   91425.3      0.00       0.0    2021.1                               -2.02  
    0:00:20   91423.3      0.00       0.0    2021.1                               -2.02  
    0:00:20   91422.3      0.00       0.0    2021.1                               -2.02  
    0:00:20   91419.0      0.00       0.0    2021.1                               -2.02  
    0:00:20   91416.7      0.00       0.0    2021.1                               -2.02  
    0:00:20   91415.7      0.00       0.0    2021.1                               -2.02  
    0:00:20   91414.3      0.00       0.0    2021.1                               -2.02  
    0:00:20   91413.7      0.00       0.0    2021.1                               -2.02  
    0:00:20   91412.7      0.00       0.0    2021.1                               -2.02  
    0:00:20   91410.3      0.00       0.0    2021.1                               -2.02  
    0:00:20   91409.3      0.00       0.0    2021.1                               -2.02  
    0:00:20   91409.0      0.00       0.0    2021.1                               -2.02  
    0:00:20   91407.7      0.00       0.0    2021.1                               -2.02  
    0:00:20   91406.7      0.00       0.0    2021.1                               -2.02  
    0:00:20   91405.7      0.00       0.0    2021.1                               -2.02  
    0:00:20   91404.3      0.00       0.0    2021.1                               -2.02  
    0:00:20   91403.3      0.00       0.0    2021.1                               -2.02  
    0:00:20   91402.3      0.00       0.0    2021.1                               -2.02  
    0:00:20   91401.0      0.00       0.0    2021.1                               -2.02  
    0:00:20   91397.7      0.00       0.0    2021.1                               -2.02  
    0:00:20   91394.3      0.00       0.0    2021.1                               -2.02  
    0:00:20   91393.0      0.00       0.0    2021.1                               -2.02  
    0:00:20   91391.0      0.00       0.0    2021.1                               -2.02  
    0:00:20   91389.0      0.00       0.0    2021.1                               -2.02  
    0:00:20   91387.0      0.00       0.0    2021.1                               -2.02  
    0:00:20   91385.0      0.00       0.0    2021.1                               -2.02  
    0:00:20   91383.0      0.00       0.0    2021.1                               -2.02  
    0:00:20   91379.0      0.00       0.0    2021.1                               -2.02  
    0:00:20   91379.0      0.00       0.0    2021.1                               -2.02  
    0:00:20   91377.0      0.00       0.0    2021.1                               -2.02  
    0:00:20   91373.7      0.00       0.0    2021.1                               -2.02  
    0:00:20   91371.7      0.00       0.0    2021.1                               -2.02  
    0:00:20   91369.7      0.00       0.0    2021.1                               -2.02  
    0:00:20   91367.7      0.00       0.0    2021.1                               -2.02  
    0:00:20   91364.7      0.00       0.0    2021.1                               -2.02  
    0:00:20   91364.7      0.00       0.0    2021.1                               -2.02  
    0:00:20   91363.7      0.00       0.0    2021.1                               -2.02  
    0:00:20   91361.7      0.00       0.0    2021.1                               -2.02  
    0:00:20   91359.7      0.00       0.0    2021.1                               -2.02  
    0:00:20   91357.7      0.00       0.0    2021.1                               -2.02  
    0:00:20   91356.7      0.00       0.0    2021.1                               -2.02  
    0:00:20   91354.7      0.00       0.0    2021.1                               -2.02  
    0:00:20   91352.7      0.00       0.0    2021.1                               -2.02  
    0:00:20   91348.7      0.00       0.0    2021.1                               -2.02  
    0:00:20   91348.7      0.00       0.0    2021.1                               -2.02  
    0:00:20   91346.7      0.00       0.0    2021.1                               -2.02  
    0:00:20   91344.7      0.00       0.0    2021.1                               -2.02  
    0:00:20   91343.7      0.00       0.0    2021.1                               -2.02  
    0:00:20   91341.7      0.00       0.0    2021.1                               -2.02  
    0:00:20   91337.7      0.00       0.0    2021.1                               -2.02  
    0:00:20   91337.7      0.00       0.0    2021.1                               -2.02  
    0:00:20   91335.7      0.00       0.0    2021.1                               -2.02  
    0:00:20   91333.7      0.00       0.0    2021.1                               -2.02  
    0:00:20   91333.0      0.00       0.0    2021.1                               -2.02  
    0:00:20   91329.0      0.00       0.0    2021.1                               -2.02  
    0:00:20   91329.0      0.00       0.0    2021.1                               -2.02  
    0:00:20   91327.0      0.00       0.0    2021.1                               -2.02  
    0:00:20   91326.3      0.00       0.0    2021.1                               -2.02  
    0:00:20   91322.3      0.00       0.0    2021.1                               -2.02  
    0:00:20   91322.3      0.00       0.0    2021.1                               -2.02  
    0:00:20   91320.3      0.00       0.0    2021.1                               -2.02  
    0:00:20   91317.3      0.00       0.0    2021.1                               -2.02  
    0:00:20   91317.3      0.00       0.0    2021.1                               -2.02  
    0:00:20   91313.3      0.00       0.0    2021.1                               -2.02  
    0:00:20   91313.3      0.00       0.0    2021.1                               -2.02  
    0:00:20   91311.3      0.00       0.0    2021.1                               -2.02  
    0:00:20   91307.3      0.00       0.0    2021.1                               -2.02  
    0:00:20   91307.3      0.00       0.0    2021.1                               -2.02  
    0:00:20   91304.0      0.00       0.0    2021.1                               -2.02  
    0:00:20   91304.0      0.00       0.0    2021.1                               -2.02  
    0:00:20   91301.0      0.00       0.0    2021.1                               -2.02  
    0:00:20   91301.0      0.00       0.0    2021.1                               -2.02  
    0:00:20   91299.0      0.00       0.0    2021.1                               -2.02  
    0:00:20   91297.0      0.00       0.0    2021.1                               -2.02  
    0:00:20   91294.0      0.00       0.0    2021.1                               -2.02  
    0:00:20   91294.0      0.00       0.0    2021.1                               -2.02  
    0:00:20   91292.0      0.00       0.0    2021.1                               -2.02  
    0:00:20   91290.0      0.00       0.0    2021.1                               -2.02  
    0:00:20   91288.3      0.00       0.0    2021.1                               -2.02  
    0:00:20   91287.7      0.00       0.0    2021.1                               -2.02  
    0:00:20   91285.7      0.00       0.0    2021.1                               -2.02  
    0:00:20   91283.7      0.00       0.0    2021.1                               -2.02  
    0:00:20   91282.7      0.00       0.0    2021.1                               -2.02  
    0:00:20   91280.7      0.00       0.0    2021.1                               -2.02  
    0:00:20   91276.7      0.00       0.0    2021.1                               -2.02  
    0:00:20   91276.7      0.00       0.0    2021.1                               -2.02  
    0:00:20   91274.7      0.00       0.0    2021.1                               -2.02  
    0:00:20   91272.7      0.00       0.0    2021.1                               -2.02  
    0:00:20   91270.7      0.00       0.0    2021.1                               -2.02  
    0:00:20   91267.3      0.00       0.0    2021.1                               -2.02  
    0:00:20   91267.3      0.00       0.0    2021.1                               -2.02  
    0:00:20   91266.7      0.00       0.0    2021.1                               -2.02  
    0:00:20   91264.7      0.00       0.0    2021.1                               -2.02  
    0:00:20   91264.0      0.00       0.0    2021.1                               -2.02  
    0:00:20   91262.0      0.00       0.0    2021.1                               -2.02  
    0:00:20   91261.0      0.00       0.0    2021.1                               -2.02  
    0:00:20   91259.0      0.00       0.0    2021.1                               -2.02  
    0:00:20   91257.0      0.00       0.0    2021.1                               -2.02  
    0:00:20   91255.0      0.00       0.0    2021.1                               -2.02  
    0:00:20   91251.0      0.00       0.0    2021.1                               -2.02  
    0:00:20   91251.0      0.00       0.0    2021.1                               -2.02  
    0:00:20   91249.0      0.00       0.0    2021.1                               -2.02  
    0:00:20   91247.0      0.00       0.0    2021.1                               -2.02  
    0:00:20   91245.0      0.00       0.0    2021.1                               -2.02  
    0:00:20   91241.0      0.00       0.0    2021.1                               -2.02  
    0:00:20   91241.0      0.00       0.0    2021.1                               -2.02  
    0:00:20   91237.0      0.00       0.0    2021.1                               -2.02  
    0:00:20   91237.0      0.00       0.0    2021.1                               -2.02  
    0:00:20   91234.3      0.00       0.0    2021.1                               -2.02  
    0:00:20   91234.3      0.00       0.0    2021.1                               -2.02  
    0:00:20   91232.3      0.00       0.0    2021.1                               -2.02  
    0:00:20   91230.3      0.00       0.0    2021.1                               -2.02  
    0:00:20   91228.3      0.00       0.0    2021.1                               -2.02  
    0:00:20   91224.3      0.00       0.0    2021.1                               -2.02  
    0:00:20   91224.3      0.00       0.0    2021.1                               -2.02  
    0:00:20   91222.3      0.00       0.0    2021.1                               -2.02  
    0:00:20   91218.3      0.00       0.0    2021.1                               -2.02  
    0:00:20   91218.3      0.00       0.0    2021.1                               -2.02  
    0:00:20   91216.3      0.00       0.0    2021.1                               -2.02  
    0:00:21   91213.7      0.00       0.0    2021.1                               -2.02  
    0:00:21   91213.7      0.00       0.0    2021.1                               -2.02  
    0:00:21   91211.7      0.00       0.0    2021.1                               -2.02  
    0:00:21   91207.7      0.00       0.0    2021.1                               -2.02  
    0:00:21   91207.7      0.00       0.0    2021.1                               -2.02  
    0:00:21   91205.7      0.00       0.0    2021.1                               -2.02  
    0:00:21   91202.7      0.00       0.0    2021.1                               -2.02  
    0:00:21   91202.7      0.00       0.0    2021.1                               -2.02  
    0:00:21   91198.7      0.00       0.0    2021.1                               -2.02  
    0:00:21   91198.7      0.00       0.0    2021.1                               -2.02  
    0:00:21   91196.7      0.00       0.0    2021.1                               -2.02  
    0:00:21   91192.7      0.00       0.0    2021.1                               -2.02  
    0:00:21   91192.7      0.00       0.0    2021.1                               -2.02  
    0:00:21   91190.7      0.00       0.0    2021.1                               -2.02  
    0:00:21   91189.7      0.00       0.0    2021.1                               -2.02  
    0:00:21   91187.7      0.00       0.0    2021.1                               -2.02  
    0:00:21   91185.7      0.00       0.0    2021.1                               -2.02  
    0:00:21   91183.7      0.00       0.0    2021.1                               -2.02  
    0:00:21   91181.7      0.00       0.0    2021.1                               -2.02  
    0:00:21   91177.7      0.00       0.0    2021.1                               -2.02  
    0:00:21   91177.7      0.00       0.0    2021.1                               -2.02  
    0:00:21   91175.7      0.00       0.0    2021.1                               -2.02  
    0:00:21   91174.7      0.00       0.0    2021.1                               -2.02  
    0:00:21   91173.7      0.00       0.0    2021.1                               -2.02  
    0:00:21   91171.7      0.00       0.0    2021.1                               -2.02  
    0:00:21   91169.7      0.00       0.0    2021.1                               -2.02  
    0:00:21   91167.7      0.00       0.0    2021.1                               -2.02  
    0:00:21   91167.0      0.00       0.0    2021.1                               -2.02  
    0:00:21   91165.0      0.00       0.0    2021.1                               -2.02  
    0:00:21   91163.0      0.00       0.0    2021.1                               -2.02  
    0:00:21   91162.3      0.00       0.0    2021.1                               -2.02  
    0:00:21   91160.3      0.00       0.0    2021.1                               -2.02  
    0:00:21   91158.3      0.00       0.0    2021.1                               -2.02  
    0:00:21   91158.3      0.00       0.0    2021.1                               -2.02  
    0:00:21   91157.0      0.00       0.0    2021.1                               -2.02  
    0:00:21   91153.0      0.00       0.0    2021.1                               -2.02  
    0:00:21   91153.0      0.00       0.0    2021.1                               -2.02  
    0:00:21   91149.0      0.00       0.0    2021.1                               -2.02  
    0:00:21   91149.0      0.00       0.0    2021.1                               -2.02  
    0:00:21   91148.3      0.00       0.0    2021.1                               -2.02  
    0:00:21   91146.3      0.00       0.0    2021.1                               -2.02  
    0:00:21   91144.3      0.00       0.0    2021.1                               -2.02  
    0:00:21   91142.3      0.00       0.0    2021.1                               -2.02  
    0:00:21   91140.3      0.00       0.0    2021.1                               -2.02  
    0:00:21   91139.3      0.00       0.0    2021.1                               -2.02  
    0:00:21   91135.3      0.00       0.0    2021.1                               -2.02  
    0:00:21   91135.3      0.00       0.0    2021.1                               -2.02  
    0:00:21   91134.7      0.00       0.0    2021.1                               -2.02  
    0:00:21   91132.7      0.00       0.0    2021.1                               -2.02  
    0:00:21   91132.0      0.00       0.0    2021.1                               -2.02  
    0:00:21   91131.3      0.00       0.0    2021.1                               -2.02  
    0:00:21   91130.0      0.00       0.0    2021.1                               -2.02  
    0:00:21   91129.7      0.00       0.0    2021.1                               -2.02  
    0:00:21   91129.3      0.00       0.0    2021.1                               -2.02  
    0:00:21   91129.0      0.00       0.0    2021.1                               -2.02  
    0:00:21   91128.7      0.00       0.0    2021.1                               -2.02  
    0:00:21   91128.0      0.00       0.0    2021.1                               -2.02  

  Beginning Post-DRC Delay Recovery
  ----------------------------------


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 6 routable metal layers
    Top most routable layer is set to be metal4
    This is considered as a 4-metal-layer design
    Reading library information from DB ...
Warning: Pin PAD of reference cell phis_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phic_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phob12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct24_p has no physical location. (APL-028)
  Reading misc information ...
    array <unit> has 0 vertical and 284 horizontal rows
    98 pre-routes for placement blockage/checking
    793 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
INFO: 0 pre-routes used for checking; 0 redundant shapes removed
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : khu_sensor_pad
  Version: N-2017.09
  Date   : Thu Nov 19 02:09:12 2020
****************************************
Std cell utilization: 41.33%  (273384/(661436-0))
(Non-fixed + Fixed)
Std cell utilization: 40.78%  (267179/(661436-6221))
(Non-fixed only)
Chip area:            661436   sites, bbox (187.62 187.62 1212.38 1210.02) um
Std cell area:        273384   sites, (non-fixed:267179 fixed:6205)
                      29547    cells, (non-fixed:28768  fixed:779)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      6221     sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       156 
Avg. std cell width:  4.57 um 
Site array:           unit     (width: 0.44 um, height: 3.60 um, rows: 284)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : khu_sensor_pad
  Version: N-2017.09
  Date   : Thu Nov 19 02:09:12 2020
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
MET1       none          ---         ---       via additive      ---
MET2       partial     7.20        1.80        via additive      ---
MET3       partial     10000.00    10000.00    via additive      ---
MET4       partial     10000.00    10000.00    via additive      ---
MET5       partial     10000.00    10000.00    via additive      ---
MET6       partial     10000.00    10000.00    via additive      ---

Total 12 (out of 28768) illegal cells need to be legalized.
Finding nearest legal location......100%
 
****************************************
  Report : Nearest Legal Location
  Design : khu_sensor_pad
  Version: N-2017.09
  Date   : Thu Nov 19 02:09:12 2020
****************************************

No cell displacement.

Legalizing 12 illegal cells......100%
 
****************************************
  Report : Legalize Displacement
  Design : khu_sensor_pad
  Version: N-2017.09
  Date   : Thu Nov 19 02:09:12 2020
****************************************

avg cell displacement:    2.427 um ( 0.67 row height)
max cell displacement:    3.834 um ( 1.07 row height)
std deviation:            1.360 um ( 0.38 row height)
number of cell moved:         6 cells (out of 28768 cells)

Total 0 cells has large displacement (e.g. > 10.800 um or 3 row height)

Warning: Pin PAD of reference cell phis_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phic_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phob12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct24_p has no physical location. (APL-028)

  On-Route Optimization Complete
  ------------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 6 routable metal layers
    Top most routable layer is set to be metal4
    This is considered as a 4-metal-layer design
    Reading library information from DB ...
Warning: Pin PAD of reference cell phis_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phic_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phob12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct24_p has no physical location. (APL-028)
  Reading misc information ...
    array <unit> has 0 vertical and 284 horizontal rows
    98 pre-routes for placement blockage/checking
    793 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
INFO: 0 pre-routes used for checking; 0 redundant shapes removed
[end initializing data for legality checker]

**************************************************** 
Check_legality: Report for Fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
**************************************************** 
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
****************************************************** 

****************************************************** 
Check_legality: Report for Non-fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
****************************************************** 
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
******************************************** 
Information: Zroute based route preservation is enabled. (ROPT-032)
Information: Updating database...
ROPT:    Main Optimization Done             Thu Nov 19 02:09:15 2020
GART: Updated design time.
GART: Transferring timing data to the router....
GART: Done transferring timing data to the router.
ROPT:    Running Main Eco Route             Thu Nov 19 02:09:17 2020
Cell Min-Routing-Layer = MET1
Cell Max-Routing-Layer = MET4
[ECO: Extraction] Elapsed real time: 0:00:03 
[ECO: Extraction] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[ECO: Extraction] Stage (MB): Used   67  Alloctr   66  Proc    0 
[ECO: Extraction] Total (MB): Used   86  Alloctr   87  Proc 2724 
Num of eco nets = 32005
Num of open eco nets = 422
[ECO: Init] Elapsed real time: 0:00:03 
[ECO: Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[ECO: Init] Stage (MB): Used   71  Alloctr   70  Proc    0 
[ECO: Init] Total (MB): Used   90  Alloctr   92  Proc 2724 
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   95  Alloctr   96  Proc 2724 
Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_mode                          :	 reserve_space       
-connect_within_pins_by_layer_name                      :	 {{MET1 via_wire_standard_cell_pins} }
-dbin_list_of_nets                                      :	 {}                  
-extraction_mode                                        :	 parallel            
-reshield_modified_nets                                 :	 reshield            
-verbose_level                                          :	 0                   
-wide_macro_pin_as_fat_wire                             :	 true                

Printing options for 'set_route_zrt_global_options'
-crosstalk_driven                                       :	 true                
-timing_driven                                          :	 true                

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,1400.00,1400.00)
Number of routing layers = 6
layer MET1, dir Hor, min width = 0.16, min space = 0.16 pitch = 0.40
layer MET2, dir Ver, min width = 0.20, min space = 0.20 pitch = 0.44
layer MET3, dir Hor, min width = 0.20, min space = 0.20 pitch = 0.40
layer MET4, dir Ver, min width = 0.20, min space = 0.20 pitch = 0.44
layer MET5, dir Hor, min width = 0.20, min space = 0.20 pitch = 0.40
layer MET6, dir Ver, min width = 0.44, min space = 0.44 pitch = 0.88
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    7  Alloctr    7  Proc    0 
[End of Build Tech Data] Total (MB): Used  108  Alloctr  109  Proc 2724 
Net statistics:
Total number of nets     = 32005
Number of nets to route  = 422
Number of single or zero port nets = 1
Number of nets with min-layer-mode soft = 720
Number of nets with min-layer-mode soft-cost-medium = 720
422 nets are partially connected,
 of which 422 are detail routed and 0 are global routed.
31582 nets are fully connected,
 of which 31582 are detail routed and 0 are global routed.
385 nets have non-default rule shield_130nm_rule
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    9  Alloctr    9  Proc    0 
[End of Build All Nets] Total (MB): Used  118  Alloctr  119  Proc 2724 
Average gCell capacity  3.35	 on layer (1)	 MET1
Average gCell capacity  5.61	 on layer (2)	 MET2
Average gCell capacity  6.34	 on layer (3)	 MET3
Average gCell capacity  5.95	 on layer (4)	 MET4
Average gCell capacity  6.33	 on layer (5)	 MET5
Average gCell capacity  0.00	 on layer (6)	 MET6
Average number of tracks per gCell 9.00	 on layer (1)	 MET1
Average number of tracks per gCell 8.20	 on layer (2)	 MET2
Average number of tracks per gCell 9.00	 on layer (3)	 MET3
Average number of tracks per gCell 8.20	 on layer (4)	 MET4
Average number of tracks per gCell 9.00	 on layer (5)	 MET5
Average number of tracks per gCell 4.10	 on layer (6)	 MET6
Number of gCells = 905592
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    2  Proc    0 
[End of Build Congestion map] Total (MB): Used  119  Alloctr  121  Proc 2724 
Total stats:
[End of Build Data] Elapsed real time: 0:00:01 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Build Data] Stage (MB): Used   19  Alloctr   20  Proc    0 
[End of Build Data] Total (MB): Used  119  Alloctr  122  Proc 2724 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  119  Alloctr  122  Proc 2724 
Information: Using 1 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  119  Alloctr  122  Proc 2724 
Initial. Routing result:
Initial. Both Dirs: Overflow =  1357 Max = 10 GRCs =   657 (0.22%)
Initial. H routing: Overflow =   105 Max =  4 (GRCs =  1) GRCs =    91 (0.06%)
Initial. V routing: Overflow =  1251 Max = 10 (GRCs =  5) GRCs =   566 (0.38%)
Initial. MET1       Overflow =    46 Max =  2 (GRCs =  4) GRCs =    42 (0.03%)
Initial. MET2       Overflow =   560 Max = 10 (GRCs =  1) GRCs =   287 (0.19%)
Initial. MET3       Overflow =    59 Max =  4 (GRCs =  1) GRCs =    49 (0.03%)
Initial. MET4       Overflow =   691 Max = 10 (GRCs =  4) GRCs =   279 (0.18%)
Initial. MET5       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MET6       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
MET1     91.8 5.10 0.02 1.59 0.00 0.70 0.35 0.00 0.20 0.00 0.16 0.00 0.00 0.03
MET2     53.3 16.4 13.6 9.60 1.03 3.72 1.47 0.35 0.15 0.00 0.11 0.08 0.07 0.07
MET3     51.2 12.2 12.2 10.2 6.31 4.37 2.07 0.91 0.33 0.00 0.13 0.02 0.01 0.00
MET4     70.2 15.0 7.10 4.24 0.40 1.67 0.65 0.15 0.08 0.00 0.26 0.11 0.04 0.04
MET5     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MET6     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    73.9 9.61 6.42 4.97 1.48 2.03 0.88 0.27 0.15 0.00 0.13 0.04 0.02 0.03


Initial. Total Wire Length = 203.66
Initial. Layer MET1 wire length = 56.74
Initial. Layer MET2 wire length = 29.51
Initial. Layer MET3 wire length = 117.41
Initial. Layer MET4 wire length = 0.00
Initial. Layer MET5 wire length = 0.00
Initial. Layer MET6 wire length = 0.00
Initial. Total Number of Contacts = 191
Initial. Via VIA12 count = 110
Initial. Via VIA23 count = 81
Initial. Via VIA34 count = 0
Initial. Via VIA45 count = 0
Initial. Via VIA56 count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  119  Alloctr  122  Proc 2724 
phase1. Routing result:
phase1. Both Dirs: Overflow =  1357 Max = 10 GRCs =   657 (0.22%)
phase1. H routing: Overflow =   105 Max =  4 (GRCs =  1) GRCs =    91 (0.06%)
phase1. V routing: Overflow =  1251 Max = 10 (GRCs =  5) GRCs =   566 (0.38%)
phase1. MET1       Overflow =    46 Max =  2 (GRCs =  4) GRCs =    42 (0.03%)
phase1. MET2       Overflow =   560 Max = 10 (GRCs =  1) GRCs =   287 (0.19%)
phase1. MET3       Overflow =    59 Max =  4 (GRCs =  1) GRCs =    49 (0.03%)
phase1. MET4       Overflow =   691 Max = 10 (GRCs =  4) GRCs =   279 (0.18%)
phase1. MET5       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MET6       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
MET1     91.8 5.10 0.02 1.59 0.00 0.70 0.35 0.00 0.20 0.00 0.16 0.00 0.00 0.03
MET2     53.3 16.4 13.6 9.60 1.03 3.72 1.47 0.35 0.15 0.00 0.11 0.08 0.07 0.07
MET3     51.2 12.2 12.2 10.2 6.31 4.37 2.07 0.91 0.33 0.00 0.13 0.02 0.01 0.00
MET4     70.2 15.0 7.10 4.24 0.40 1.67 0.65 0.15 0.08 0.00 0.26 0.11 0.04 0.04
MET5     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MET6     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    73.9 9.61 6.42 4.97 1.48 2.03 0.88 0.27 0.15 0.00 0.13 0.04 0.02 0.03


phase1. Total Wire Length = 203.66
phase1. Layer MET1 wire length = 56.74
phase1. Layer MET2 wire length = 29.51
phase1. Layer MET3 wire length = 117.41
phase1. Layer MET4 wire length = 0.00
phase1. Layer MET5 wire length = 0.00
phase1. Layer MET6 wire length = 0.00
phase1. Total Number of Contacts = 191
phase1. Via VIA12 count = 110
phase1. Via VIA23 count = 81
phase1. Via VIA34 count = 0
phase1. Via VIA45 count = 0
phase1. Via VIA56 count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  119  Alloctr  122  Proc 2724 
phase2. Routing result:
phase2. Both Dirs: Overflow =  1357 Max = 10 GRCs =   657 (0.22%)
phase2. H routing: Overflow =   105 Max =  4 (GRCs =  1) GRCs =    91 (0.06%)
phase2. V routing: Overflow =  1251 Max = 10 (GRCs =  5) GRCs =   566 (0.38%)
phase2. MET1       Overflow =    46 Max =  2 (GRCs =  4) GRCs =    42 (0.03%)
phase2. MET2       Overflow =   560 Max = 10 (GRCs =  1) GRCs =   287 (0.19%)
phase2. MET3       Overflow =    59 Max =  4 (GRCs =  1) GRCs =    49 (0.03%)
phase2. MET4       Overflow =   691 Max = 10 (GRCs =  4) GRCs =   279 (0.18%)
phase2. MET5       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MET6       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
MET1     91.8 5.10 0.02 1.59 0.00 0.70 0.35 0.00 0.20 0.00 0.16 0.00 0.00 0.03
MET2     53.3 16.4 13.6 9.60 1.03 3.72 1.47 0.35 0.15 0.00 0.11 0.08 0.07 0.07
MET3     51.2 12.2 12.2 10.2 6.31 4.37 2.07 0.91 0.33 0.00 0.13 0.02 0.01 0.00
MET4     70.2 15.0 7.10 4.24 0.40 1.67 0.65 0.15 0.08 0.00 0.26 0.11 0.04 0.04
MET5     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MET6     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    73.9 9.61 6.42 4.97 1.48 2.03 0.88 0.27 0.15 0.00 0.13 0.04 0.02 0.03


phase2. Total Wire Length = 203.66
phase2. Layer MET1 wire length = 56.74
phase2. Layer MET2 wire length = 29.51
phase2. Layer MET3 wire length = 117.41
phase2. Layer MET4 wire length = 0.00
phase2. Layer MET5 wire length = 0.00
phase2. Layer MET6 wire length = 0.00
phase2. Total Number of Contacts = 191
phase2. Via VIA12 count = 110
phase2. Via VIA23 count = 81
phase2. Via VIA34 count = 0
phase2. Via VIA45 count = 0
phase2. Via VIA56 count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:01 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Whole Chip Routing] Stage (MB): Used   19  Alloctr   20  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  119  Alloctr  122  Proc 2724 

Congestion utilization per direction:
Average vertical track utilization   = 12.70 %
Peak    vertical track utilization   = 175.00 %
Average horizontal track utilization =  8.18 %
Peak    horizontal track utilization = 88.89 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   -6  Alloctr   -8  Proc    0 
[GR: Done] Total (MB): Used  116  Alloctr  117  Proc 2724 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:01 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[GR: Done] Stage (MB): Used   21  Alloctr   21  Proc    0 
[GR: Done] Total (MB): Used  116  Alloctr  117  Proc 2724 
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:02 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:02
[End of Global Routing] Stage (MB): Used    5  Alloctr    5  Proc    0 
[End of Global Routing] Total (MB): Used  100  Alloctr  101  Proc 2724 
[ECO: GR] Elapsed real time: 0:00:05 
[ECO: GR] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[ECO: GR] Stage (MB): Used   81  Alloctr   80  Proc    0 
[ECO: GR] Total (MB): Used  100  Alloctr  101  Proc 2724 

Start track assignment

Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_mode                          :	 reserve_space       
-connect_within_pins_by_layer_name                      :	 {{MET1 via_wire_standard_cell_pins} }
-dbin_list_of_nets                                      :	 {}                  
-extraction_mode                                        :	 parallel            
-reshield_modified_nets                                 :	 reshield            
-verbose_level                                          :	 0                   
-wide_macro_pin_as_fat_wire                             :	 true                

Printing options for 'set_route_zrt_track_options'
-crosstalk_driven                                       :	 true                
-timing_driven                                          :	 true                

Information: Using 1 threads for routing. (ZRT-444)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    3  Alloctr    3  Proc    0 
[Track Assign: Read routes] Total (MB): Used  100  Alloctr  101  Proc 2724 

Start initial assignment
Routed partition 1/20      
Routed partition 2/20      
Routed partition 3/20      
Routed partition 4/20      
Routed partition 5/20      
Routed partition 6/20      
Routed partition 7/20      
Routed partition 8/20      
Routed partition 9/20      
Routed partition 10/20     
Routed partition 11/20     
Routed partition 12/20     
Routed partition 13/20     
Routed partition 14/20     
Routed partition 15/20     
Routed partition 16/20     
Routed partition 17/20     
Routed partition 18/20     
Routed partition 19/20     
Routed partition 20/20     

Number of wires with overlap after iteration 0 = 519 of 1101


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used    4  Alloctr    4  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used  100  Alloctr  102  Proc 2724 

Reroute to fix overlaps
Routed partition 1/20      
Routed partition 2/20      
Routed partition 3/20      
Routed partition 4/20      
Routed partition 5/20      
Routed partition 6/20      
Routed partition 7/20      
Routed partition 8/20      
Routed partition 9/20      
Routed partition 10/20     
Routed partition 11/20     
Routed partition 12/20     
Routed partition 13/20     
Routed partition 14/20     
Routed partition 15/20     
Routed partition 16/20     
Routed partition 17/20     
Routed partition 18/20     
Routed partition 19/20     
Routed partition 20/20     

[Track Assign: Iteration 1] Elapsed real time: 0:00:01 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:01
[Track Assign: Iteration 1] Stage (MB): Used    4  Alloctr    4  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used  100  Alloctr  102  Proc 2724 

Number of wires with overlap after iteration 1 = 329 of 714


Wire length and via report:
---------------------------
Number of MET1 wires: 97 		 VIA01: 0
Number of MET2 wires: 252 		 VIA12: 642
Number of MET3 wires: 361 		 VIA23: 575
Number of MET4 wires: 4 		 VIA34: 6
Number of MET5 wires: 0 		 VIA45: 0
Number of MET6 wires: 0 		 VIA56: 0
Total number of wires: 714 		 vias: 1223

Total MET1 wire length: 46.0
Total MET2 wire length: 136.6
Total MET3 wire length: 480.3
Total MET4 wire length: 10.9
Total MET5 wire length: 0.0
Total MET6 wire length: 0.0
Total wire length: 673.9

Longest MET1 wire length: 4.8
Longest MET2 wire length: 3.7
Longest MET3 wire length: 5.3
Longest MET4 wire length: 4.0
Longest MET5 wire length: 0.0
Longest MET6 wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:01 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Done] Total (MB): Used   96  Alloctr   97  Proc 2724 
[ECO: CDR] Elapsed real time: 0:00:06 
[ECO: CDR] Elapsed cpu  time: sys=0:00:00 usr=0:00:06 total=0:00:06
[ECO: CDR] Stage (MB): Used   76  Alloctr   76  Proc    0 
[ECO: CDR] Total (MB): Used   96  Alloctr   97  Proc 2724 
Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_mode                          :	 reserve_space       
-connect_within_pins_by_layer_name                      :	 {{MET1 via_wire_standard_cell_pins} }
-dbin_list_of_nets                                      :	 {}                  
-extraction_mode                                        :	 parallel            
-reshield_modified_nets                                 :	 reshield            
-verbose_level                                          :	 0                   
-wide_macro_pin_as_fat_wire                             :	 true                

Printing options for 'set_route_zrt_detail_options'
-antenna                                                :	 false               
-default_gate_size                                      :	 0.020000            
-repair_shorts_over_macros_effort_level                 :	 low                 
-timing_driven                                          :	 true                
-use_default_width_for_min_area_min_len_stub            :	 true                


Begin ECO DRC check ...

Checked	1/100 Partitions, Violations =	0
Checked	4/100 Partitions, Violations =	0
Checked	8/100 Partitions, Violations =	0
Checked	12/100 Partitions, Violations =	0
Checked	16/100 Partitions, Violations =	2
Checked	20/100 Partitions, Violations =	263
Checked	24/100 Partitions, Violations =	270
Checked	28/100 Partitions, Violations =	606
Checked	32/100 Partitions, Violations =	606
Checked	36/100 Partitions, Violations =	628
Checked	40/100 Partitions, Violations =	714
Checked	44/100 Partitions, Violations =	733
Checked	48/100 Partitions, Violations =	961
Checked	52/100 Partitions, Violations =	1144
Checked	56/100 Partitions, Violations =	1192
Checked	60/100 Partitions, Violations =	1335
Checked	64/100 Partitions, Violations =	1339
Checked	68/100 Partitions, Violations =	1446
Checked	72/100 Partitions, Violations =	1461
Checked	76/100 Partitions, Violations =	1469
Checked	80/100 Partitions, Violations =	1479
Checked	84/100 Partitions, Violations =	1479
Checked	88/100 Partitions, Violations =	1479
Checked	92/100 Partitions, Violations =	1479
Checked	96/100 Partitions, Violations =	1479
Checked	100/100 Partitions, Violations =	1479

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	1479

[DRC CHECK] Elapsed real time: 0:00:11 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:11 total=0:00:11
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used  110  Alloctr  111  Proc 2724 

Total Wire Length =                    1166541 micron
Total Number of Contacts =             253859
Total Number of Wires =                211434
Total Number of PtConns =              2318
Total Number of Routed Wires =       211434
Total Routed Wire Length =           1165917 micron
Total Number of Routed Contacts =       253859
	Layer           MET1 :      57864 micron
	Layer           MET2 :     359659 micron
	Layer           MET3 :     506161 micron
	Layer           MET4 :     242856 micron
	Layer           MET5 :          0 micron
	Layer           MET6 :          0 micron
	Via           FVIA45 :          1
	Via            VIA34 :       1107
	Via        VIA34_2x1 :      26491
	Via   VIA34(rot)_1x2 :         17
	Via   VIA34(rot)_2x1 :          6
	Via        VIA34_1x2 :       3338
	Via            VIA23 :       6125
	Via       VIA23(rot) :          2
	Via        VIA23_1x2 :      74798
	Via   VIA23(rot)_2x1 :         28
	Via   VIA23(rot)_1x2 :        284
	Via        VIA23_2x1 :      25492
	Via            VIA12 :      79028
	Via       VIA12(rot) :       4306
	Via        VIA12_2x1 :       4193
	Via   VIA12(rot)_1x2 :       9026
	Via   VIA12(rot)_2x1 :       1568
	Via        VIA12_1x2 :      18049

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 64.32% (163291 / 253859 vias)
 
    Layer VIA1       = 28.27% (32836  / 116170  vias)
        Weight 1     = 28.27% (32836   vias)
        Un-optimized = 71.73% (83334   vias)
    Layer VIA2       = 94.26% (100602 / 106729  vias)
        Weight 1     = 94.26% (100602  vias)
        Un-optimized =  5.74% (6127    vias)
    Layer VIA3       = 96.42% (29852  / 30959   vias)
        Weight 1     = 96.42% (29852   vias)
        Un-optimized =  3.58% (1107    vias)
    Layer VIA4       = 100.00% (1      / 1       vias)
        Weight 1     = 100.00% (1       vias)
        Un-optimized =  0.00% (0       vias)
 
  Total double via conversion rate    = 64.32% (163290 / 253859 vias)
 
    Layer VIA1       = 28.27% (32836  / 116170  vias)
    Layer VIA2       = 94.26% (100602 / 106729  vias)
    Layer VIA3       = 96.42% (29852  / 30959   vias)
    Layer VIA4       =  0.00% (0      / 1       vias)
 
  The optimized via conversion rate based on total routed via count = 64.32% (163291 / 253859 vias)
 
    Layer VIA1       = 28.27% (32836  / 116170  vias)
        Weight 1     = 28.27% (32836   vias)
        Un-optimized = 71.73% (83334   vias)
    Layer VIA2       = 94.26% (100602 / 106729  vias)
        Weight 1     = 94.26% (100602  vias)
        Un-optimized =  5.74% (6127    vias)
    Layer VIA3       = 96.42% (29852  / 30959   vias)
        Weight 1     = 96.42% (29852   vias)
        Un-optimized =  3.58% (1107    vias)
    Layer VIA4       = 100.00% (1      / 1       vias)
        Weight 1     = 100.00% (1       vias)
        Un-optimized =  0.00% (0       vias)
 
Total number of nets = 32005, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: non-uniform partition
Routed	1/87 Partitions, Violations =	1361
Routed	2/87 Partitions, Violations =	1344
Routed	3/87 Partitions, Violations =	1324
Routed	4/87 Partitions, Violations =	1312
Routed	5/87 Partitions, Violations =	1312
Routed	6/87 Partitions, Violations =	1294
Routed	7/87 Partitions, Violations =	1284
Routed	8/87 Partitions, Violations =	1277
Routed	9/87 Partitions, Violations =	1270
Routed	10/87 Partitions, Violations =	1237
Routed	11/87 Partitions, Violations =	1206
Routed	12/87 Partitions, Violations =	1096
Routed	13/87 Partitions, Violations =	1030
Routed	14/87 Partitions, Violations =	926
Routed	15/87 Partitions, Violations =	853
Routed	16/87 Partitions, Violations =	846
Routed	17/87 Partitions, Violations =	834
Routed	18/87 Partitions, Violations =	791
Routed	19/87 Partitions, Violations =	746
Routed	20/87 Partitions, Violations =	735
Routed	21/87 Partitions, Violations =	706
Routed	22/87 Partitions, Violations =	683
Routed	23/87 Partitions, Violations =	670
Routed	24/87 Partitions, Violations =	620
Routed	25/87 Partitions, Violations =	611
Routed	26/87 Partitions, Violations =	566
Routed	27/87 Partitions, Violations =	558
Routed	28/87 Partitions, Violations =	534
Routed	29/87 Partitions, Violations =	496
Routed	30/87 Partitions, Violations =	491
Routed	31/87 Partitions, Violations =	486
Routed	32/87 Partitions, Violations =	428
Routed	33/87 Partitions, Violations =	415
Routed	34/87 Partitions, Violations =	393
Routed	35/87 Partitions, Violations =	385
Routed	36/87 Partitions, Violations =	365
Routed	37/87 Partitions, Violations =	350
Routed	38/87 Partitions, Violations =	345
Routed	39/87 Partitions, Violations =	341
Routed	40/87 Partitions, Violations =	335
Routed	41/87 Partitions, Violations =	310
Routed	42/87 Partitions, Violations =	308
Routed	43/87 Partitions, Violations =	290
Routed	44/87 Partitions, Violations =	274
Routed	45/87 Partitions, Violations =	245
Routed	46/87 Partitions, Violations =	239
Routed	47/87 Partitions, Violations =	205
Routed	48/87 Partitions, Violations =	196
Routed	49/87 Partitions, Violations =	171
Routed	50/87 Partitions, Violations =	160
Routed	51/87 Partitions, Violations =	157
Routed	52/87 Partitions, Violations =	155
Routed	53/87 Partitions, Violations =	153
Routed	54/87 Partitions, Violations =	153
Routed	55/87 Partitions, Violations =	144
Routed	56/87 Partitions, Violations =	133
Routed	57/87 Partitions, Violations =	125
Routed	58/87 Partitions, Violations =	117
Routed	59/87 Partitions, Violations =	110
Routed	60/87 Partitions, Violations =	104
Routed	61/87 Partitions, Violations =	96
Routed	62/87 Partitions, Violations =	88
Routed	63/87 Partitions, Violations =	88
Routed	64/87 Partitions, Violations =	84
Routed	65/87 Partitions, Violations =	68
Routed	66/87 Partitions, Violations =	63
Routed	67/87 Partitions, Violations =	60
Routed	68/87 Partitions, Violations =	57
Routed	69/87 Partitions, Violations =	54
Routed	70/87 Partitions, Violations =	49
Routed	71/87 Partitions, Violations =	44
Routed	72/87 Partitions, Violations =	41
Routed	73/87 Partitions, Violations =	40
Routed	74/87 Partitions, Violations =	37
Routed	75/87 Partitions, Violations =	34
Routed	76/87 Partitions, Violations =	31
Routed	77/87 Partitions, Violations =	29
Routed	78/87 Partitions, Violations =	29
Routed	79/87 Partitions, Violations =	24
Routed	80/87 Partitions, Violations =	22
Routed	81/87 Partitions, Violations =	21
Routed	82/87 Partitions, Violations =	20
Routed	83/87 Partitions, Violations =	20
Routed	84/87 Partitions, Violations =	19
Routed	85/87 Partitions, Violations =	17
Routed	86/87 Partitions, Violations =	16
Routed	87/87 Partitions, Violations =	15

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	15
	Diff net spacing : 5
	Less than minimum area : 2
	Short : 8

[Iter 0] Elapsed real time: 0:00:13 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:13 total=0:00:13
[Iter 0] Stage (MB): Used   13  Alloctr   13  Proc    0 
[Iter 0] Total (MB): Used  110  Alloctr  111  Proc 2724 

End DR iteration 0 with 87 parts

Start DR iteration 1: non-uniform partition
Routed	1/1 Partitions, Violations =	15

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	15
	Diff net spacing : 5
	Less than minimum area : 2
	Short : 8

[Iter 1] Elapsed real time: 0:00:13 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:13 total=0:00:13
[Iter 1] Stage (MB): Used   13  Alloctr   13  Proc    0 
[Iter 1] Total (MB): Used  110  Alloctr  111  Proc 2724 

End DR iteration 1 with 1 parts

Start DR iteration 2: non-uniform partition
Routed	1/1 Partitions, Violations =	15

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	15
	Diff net spacing : 5
	Less than minimum area : 2
	Short : 8

[Iter 2] Elapsed real time: 0:00:13 
[Iter 2] Elapsed cpu  time: sys=0:00:00 usr=0:00:13 total=0:00:13
[Iter 2] Stage (MB): Used   13  Alloctr   13  Proc    0 
[Iter 2] Total (MB): Used  110  Alloctr  111  Proc 2724 

End DR iteration 2 with 1 parts

Start DR iteration 3: non-uniform partition
Routed	1/1 Partitions, Violations =	15

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	15
	Diff net spacing : 5
	Less than minimum area : 2
	Short : 8

[Iter 3] Elapsed real time: 0:00:13 
[Iter 3] Elapsed cpu  time: sys=0:00:00 usr=0:00:13 total=0:00:13
[Iter 3] Stage (MB): Used   13  Alloctr   13  Proc    0 
[Iter 3] Total (MB): Used  110  Alloctr  111  Proc 2724 

End DR iteration 3 with 1 parts

Start DR iteration 4: non-uniform partition
Routed	1/1 Partitions, Violations =	15

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	15
	Diff net spacing : 5
	Less than minimum area : 2
	Short : 8

[Iter 4] Elapsed real time: 0:00:13 
[Iter 4] Elapsed cpu  time: sys=0:00:00 usr=0:00:13 total=0:00:13
[Iter 4] Stage (MB): Used   13  Alloctr   13  Proc    0 
[Iter 4] Total (MB): Used  110  Alloctr  111  Proc 2724 

End DR iteration 4 with 1 parts

Stop DR since reached max number of iterations

Information: Merged away 8 aligned/redundant DRCs. (ZRT-305)

DR finished with 7 violations


DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	7
	Diff net spacing : 1
	Less than minimum area : 2
	Short : 4


Total Wire Length =                    1166595 micron
Total Number of Contacts =             253468
Total Number of Wires =                211436
Total Number of PtConns =              2560
Total Number of Routed Wires =       211436
Total Routed Wire Length =           1165907 micron
Total Number of Routed Contacts =       253468
	Layer           MET1 :      57821 micron
	Layer           MET2 :     359760 micron
	Layer           MET3 :     506118 micron
	Layer           MET4 :     242897 micron
	Layer           MET5 :          0 micron
	Layer           MET6 :          0 micron
	Via           FVIA45 :          1
	Via            VIA34 :       1139
	Via        VIA34_2x1 :      26472
	Via   VIA34(rot)_1x2 :         17
	Via   VIA34(rot)_2x1 :          6
	Via        VIA34_1x2 :       3338
	Via            VIA23 :       6183
	Via       VIA23(rot) :          2
	Via        VIA23_1x2 :      74665
	Via   VIA23(rot)_2x1 :         28
	Via   VIA23(rot)_1x2 :        284
	Via        VIA23_2x1 :      25440
	Via            VIA12 :      78951
	Via       VIA12(rot) :       4372
	Via        VIA12_2x1 :       4138
	Via   VIA12(rot)_1x2 :       8950
	Via   VIA12(rot)_2x1 :       1504
	Via        VIA12_1x2 :      17978

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 64.24% (162821 / 253468 vias)
 
    Layer VIA1       = 28.10% (32570  / 115893  vias)
        Weight 1     = 28.10% (32570   vias)
        Un-optimized = 71.90% (83323   vias)
    Layer VIA2       = 94.20% (100417 / 106602  vias)
        Weight 1     = 94.20% (100417  vias)
        Un-optimized =  5.80% (6185    vias)
    Layer VIA3       = 96.32% (29833  / 30972   vias)
        Weight 1     = 96.32% (29833   vias)
        Un-optimized =  3.68% (1139    vias)
    Layer VIA4       = 100.00% (1      / 1       vias)
        Weight 1     = 100.00% (1       vias)
        Un-optimized =  0.00% (0       vias)
 
  Total double via conversion rate    = 64.24% (162820 / 253468 vias)
 
    Layer VIA1       = 28.10% (32570  / 115893  vias)
    Layer VIA2       = 94.20% (100417 / 106602  vias)
    Layer VIA3       = 96.32% (29833  / 30972   vias)
    Layer VIA4       =  0.00% (0      / 1       vias)
 
  The optimized via conversion rate based on total routed via count = 64.24% (162821 / 253468 vias)
 
    Layer VIA1       = 28.10% (32570  / 115893  vias)
        Weight 1     = 28.10% (32570   vias)
        Un-optimized = 71.90% (83323   vias)
    Layer VIA2       = 94.20% (100417 / 106602  vias)
        Weight 1     = 94.20% (100417  vias)
        Un-optimized =  5.80% (6185    vias)
    Layer VIA3       = 96.32% (29833  / 30972   vias)
        Weight 1     = 96.32% (29833   vias)
        Un-optimized =  3.68% (1139    vias)
    Layer VIA4       = 100.00% (1      / 1       vias)
        Weight 1     = 100.00% (1       vias)
        Un-optimized =  0.00% (0       vias)
 



Begin timing optimization in DR ...

Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_mode                          :	 reserve_space       
-connect_within_pins_by_layer_name                      :	 {{MET1 via_wire_standard_cell_pins} }
-dbin_list_of_nets                                      :	 {}                  
-extraction_mode                                        :	 parallel            
-reshield_modified_nets                                 :	 reshield            
-verbose_level                                          :	 0                   
-wide_macro_pin_as_fat_wire                             :	 true                

Printing options for 'set_route_zrt_detail_options'
-antenna                                                :	 false               
-default_gate_size                                      :	 0.020000            
-repair_shorts_over_macros_effort_level                 :	 low                 
-timing_driven                                          :	 true                
-use_default_width_for_min_area_min_len_stub            :	 true                

[Dr init] Elapsed real time: 0:00:13 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:13 total=0:00:13
[Dr init] Stage (MB): Used    6  Alloctr    6  Proc    0 
[Dr init] Total (MB): Used  103  Alloctr  104  Proc 2724 

Begin timing soft drc check ...

Created 0 soft drcs


DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	7
[SOFT DRC] Elapsed real time: 0:00:00 
[SOFT DRC] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[SOFT DRC] Stage (MB): Used    0  Alloctr    0  Proc    0 
[SOFT DRC] Total (MB): Used  103  Alloctr  105  Proc 2724 
[DR] Elapsed real time: 0:00:13 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:13 total=0:00:13
[DR] Stage (MB): Used    2  Alloctr    2  Proc    0 
[DR] Total (MB): Used   98  Alloctr  100  Proc 2724 
[DR: Done] Elapsed real time: 0:00:13 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:13 total=0:00:13
[DR: Done] Stage (MB): Used    2  Alloctr    2  Proc    0 
[DR: Done] Total (MB): Used   98  Alloctr  100  Proc 2724 


Finished timing optimization in DR ...


Nets that have been changed:
Net 1 = khu_sensor_top/ads1292_filter/iir_notch/add_2/gte_x_5/n10
Net 2 = khu_sensor_top/ads1292_filter/iir_lpf/add/n82
Net 3 = khu_sensor_top/ads1292_filter/iir_lpf/add/n83
Net 4 = khu_sensor_top/ads1292_filter/iir_lpf/add/n87
Net 5 = khu_sensor_top/ads1292_filter/iir_lpf/add/n88
Net 6 = khu_sensor_top/ads1292_filter/iir_lpf/add/n145
Net 7 = khu_sensor_top/ads1292_filter/iir_lpf/add/n28
Net 8 = khu_sensor_top/ads1292_filter/iir_lpf/add/n30
Net 9 = khu_sensor_top/n52
Net 10 = khu_sensor_top/ads1292_filter/iir_notch/add_2/n106
Net 11 = khu_sensor_top/ads1292_filter/iir_notch/add_2/n111
Net 12 = khu_sensor_top/ads1292_filter/iir_notch/add_2/n134
Net 13 = khu_sensor_top/ads1292_filter/iir_notch/add_2/n135
Net 14 = khu_sensor_top/ads1292_filter/iir_notch/add_2/n136
Net 15 = khu_sensor_top/ads1292_filter/iir_notch/add_2/n59
Net 16 = khu_sensor_top/ads1292_filter/iir_notch/add_2/n81
Net 17 = khu_sensor_top/mpr121_controller/i2c_master/n1
Net 18 = khu_sensor_top/mpr121_controller/i2c_master/n6
Net 19 = khu_sensor_top/ads1292_filter/iir_lpf/n292
Net 20 = khu_sensor_top/ads1292_filter/iir_lpf/n293
Net 21 = khu_sensor_top/ads1292_filter/iir_lpf/n323
Net 22 = khu_sensor_top/ads1292_filter/iir_notch/n761
Net 23 = khu_sensor_top/ads1292_filter/iir_notch/n762
Net 24 = khu_sensor_top/ads1292_filter/iir_notch/n764
Net 25 = khu_sensor_top/ads1292_filter/iir_notch/n765
Net 26 = khu_sensor_top/ads1292_filter/iir_notch/n727
Net 27 = khu_sensor_top/ads1292_filter/iir_notch/n728
Net 28 = khu_sensor_top/ads1292_filter/iir_notch/n732
Net 29 = khu_sensor_top/ads1292_filter/iir_notch/n686
Net 30 = khu_sensor_top/ads1292_filter/iir_notch/n687
Net 31 = khu_sensor_top/ads1292_filter/iir_notch/n691
Net 32 = khu_sensor_top/ads1292_filter/iir_notch/n692
Net 33 = khu_sensor_top/ads1292_filter/iir_notch/n554
Net 34 = khu_sensor_top/ads1292_filter/iir_notch/n555
Net 35 = khu_sensor_top/ads1292_filter/iir_hpf/n504
Net 36 = khu_sensor_top/sensor_core/n1099
Net 37 = khu_sensor_top/sensor_core/n1100
Net 38 = khu_sensor_top/sensor_core/n1101
Net 39 = khu_sensor_top/sensor_core/n1103
Net 40 = khu_sensor_top/ads1292_controller/spi_master/n25
Net 41 = khu_sensor_top/ads1292_controller/spi_master/n26
Net 42 = khu_sensor_top/sensor_core/n1054
Net 43 = khu_sensor_top/sensor_core/n1055
Net 44 = khu_sensor_top/sensor_core/n1057
Net 45 = khu_sensor_top/sensor_core/n1058
Net 46 = khu_sensor_top/sensor_core/n1064
Net 47 = khu_sensor_top/sensor_core/n1067
Net 48 = khu_sensor_top/sensor_core/n1068
Net 49 = khu_sensor_top/sensor_core/n1070
Net 50 = khu_sensor_top/sensor_core/n1076
Net 51 = khu_sensor_top/sensor_core/n1077
Net 52 = khu_sensor_top/sensor_core/n1078
Net 53 = khu_sensor_top/sensor_core/n1081
Net 54 = khu_sensor_top/sensor_core/n1082
Net 55 = khu_sensor_top/sensor_core/n1083
Net 56 = khu_sensor_top/sensor_core/n1089
Net 57 = khu_sensor_top/sensor_core/n1091
Net 58 = khu_sensor_top/sensor_core/n1015
Net 59 = khu_sensor_top/sensor_core/n1016
Net 60 = khu_sensor_top/sensor_core/n1017
Net 61 = khu_sensor_top/sensor_core/n1018
Net 62 = khu_sensor_top/sensor_core/n1019
Net 63 = khu_sensor_top/sensor_core/n1020
Net 64 = khu_sensor_top/sensor_core/n1026
Net 65 = khu_sensor_top/sensor_core/n1028
Net 66 = khu_sensor_top/sensor_core/n1030
Net 67 = khu_sensor_top/sensor_core/n1031
Net 68 = khu_sensor_top/sensor_core/n1036
Net 69 = khu_sensor_top/sensor_core/n1037
Net 70 = khu_sensor_top/sensor_core/n1038
Net 71 = khu_sensor_top/sensor_core/n1039
Net 72 = khu_sensor_top/sensor_core/n1040
Net 73 = khu_sensor_top/sensor_core/n1041
Net 74 = khu_sensor_top/sensor_core/n1046
Net 75 = khu_sensor_top/sensor_core/n1047
Net 76 = khu_sensor_top/sensor_core/n1048
Net 77 = khu_sensor_top/sensor_core/n977
Net 78 = khu_sensor_top/sensor_core/n978
Net 79 = khu_sensor_top/sensor_core/n979
Net 80 = khu_sensor_top/sensor_core/n983
Net 81 = khu_sensor_top/sensor_core/n987
Net 82 = khu_sensor_top/sensor_core/n988
Net 83 = khu_sensor_top/sensor_core/n989
Net 84 = khu_sensor_top/sensor_core/n990
Net 85 = khu_sensor_top/sensor_core/n997
Net 86 = khu_sensor_top/sensor_core/n1001
Net 87 = khu_sensor_top/sensor_core/n1002
Net 88 = khu_sensor_top/sensor_core/n1005
Net 89 = khu_sensor_top/sensor_core/n1006
Net 90 = khu_sensor_top/sensor_core/n1009
Net 91 = khu_sensor_top/sensor_core/n1010
Net 92 = khu_sensor_top/sensor_core/n931
Net 93 = khu_sensor_top/sensor_core/n932
Net 94 = khu_sensor_top/sensor_core/n933
Net 95 = khu_sensor_top/sensor_core/n934
Net 96 = khu_sensor_top/sensor_core/n935
Net 97 = khu_sensor_top/sensor_core/n936
Net 98 = khu_sensor_top/sensor_core/n938
Net 99 = khu_sensor_top/sensor_core/n939
Net 100 = khu_sensor_top/sensor_core/n940
.... and 430 other nets
Total number of changed nets = 530 (out of 32005)

[DR: Done] Elapsed real time: 0:00:13 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:13 total=0:00:13
[DR: Done] Stage (MB): Used    2  Alloctr    2  Proc    0 
[DR: Done] Total (MB): Used   98  Alloctr   99  Proc 2724 
[ECO: DR] Elapsed real time: 0:00:20 
[ECO: DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:20 total=0:00:20
[ECO: DR] Stage (MB): Used   79  Alloctr   78  Proc    0 
[ECO: DR] Total (MB): Used   98  Alloctr   99  Proc 2724 

ECO Route finished with 0 open nets, of which 0 are frozen

ECO Route finished with 7 violations

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	7
	Diff net spacing : 1
	Less than minimum area : 2
	Short : 4



Total Wire Length =                    1166595 micron
Total Number of Contacts =             253468
Total Number of Wires =                211436
Total Number of PtConns =              2560
Total Number of Routed Wires =       211436
Total Routed Wire Length =           1165907 micron
Total Number of Routed Contacts =       253468
	Layer           MET1 :      57821 micron
	Layer           MET2 :     359760 micron
	Layer           MET3 :     506118 micron
	Layer           MET4 :     242897 micron
	Layer           MET5 :          0 micron
	Layer           MET6 :          0 micron
	Via           FVIA45 :          1
	Via            VIA34 :       1139
	Via        VIA34_2x1 :      26472
	Via   VIA34(rot)_1x2 :         17
	Via   VIA34(rot)_2x1 :          6
	Via        VIA34_1x2 :       3338
	Via            VIA23 :       6183
	Via       VIA23(rot) :          2
	Via        VIA23_1x2 :      74665
	Via   VIA23(rot)_2x1 :         28
	Via   VIA23(rot)_1x2 :        284
	Via        VIA23_2x1 :      25440
	Via            VIA12 :      78951
	Via       VIA12(rot) :       4372
	Via        VIA12_2x1 :       4138
	Via   VIA12(rot)_1x2 :       8950
	Via   VIA12(rot)_2x1 :       1504
	Via        VIA12_1x2 :      17978

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 64.24% (162821 / 253468 vias)
 
    Layer VIA1       = 28.10% (32570  / 115893  vias)
        Weight 1     = 28.10% (32570   vias)
        Un-optimized = 71.90% (83323   vias)
    Layer VIA2       = 94.20% (100417 / 106602  vias)
        Weight 1     = 94.20% (100417  vias)
        Un-optimized =  5.80% (6185    vias)
    Layer VIA3       = 96.32% (29833  / 30972   vias)
        Weight 1     = 96.32% (29833   vias)
        Un-optimized =  3.68% (1139    vias)
    Layer VIA4       = 100.00% (1      / 1       vias)
        Weight 1     = 100.00% (1       vias)
        Un-optimized =  0.00% (0       vias)
 
  Total double via conversion rate    = 64.24% (162820 / 253468 vias)
 
    Layer VIA1       = 28.10% (32570  / 115893  vias)
    Layer VIA2       = 94.20% (100417 / 106602  vias)
    Layer VIA3       = 96.32% (29833  / 30972   vias)
    Layer VIA4       =  0.00% (0      / 1       vias)
 
  The optimized via conversion rate based on total routed via count = 64.24% (162821 / 253468 vias)
 
    Layer VIA1       = 28.10% (32570  / 115893  vias)
        Weight 1     = 28.10% (32570   vias)
        Un-optimized = 71.90% (83323   vias)
    Layer VIA2       = 94.20% (100417 / 106602  vias)
        Weight 1     = 94.20% (100417  vias)
        Un-optimized =  5.80% (6185    vias)
    Layer VIA3       = 96.32% (29833  / 30972   vias)
        Weight 1     = 96.32% (29833   vias)
        Un-optimized =  3.68% (1139    vias)
    Layer VIA4       = 100.00% (1      / 1       vias)
        Weight 1     = 100.00% (1       vias)
        Un-optimized =  0.00% (0       vias)
 

Total number of nets = 32005
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 7
Total number of antenna violations = antenna checking not active
Total number of voltage-area violations = no voltage-areas defined
Total Wire Length =                    1166595 micron
Total Number of Contacts =             253468
Total Number of Wires =                211436
Total Number of PtConns =              2560
Total Number of Routed Wires =       211436
Total Routed Wire Length =           1165907 micron
Total Number of Routed Contacts =       253468
	Layer           MET1 :      57821 micron
	Layer           MET2 :     359760 micron
	Layer           MET3 :     506118 micron
	Layer           MET4 :     242897 micron
	Layer           MET5 :          0 micron
	Layer           MET6 :          0 micron
	Via           FVIA45 :          1
	Via            VIA34 :       1139
	Via        VIA34_2x1 :      26472
	Via   VIA34(rot)_1x2 :         17
	Via   VIA34(rot)_2x1 :          6
	Via        VIA34_1x2 :       3338
	Via            VIA23 :       6183
	Via       VIA23(rot) :          2
	Via        VIA23_1x2 :      74665
	Via   VIA23(rot)_2x1 :         28
	Via   VIA23(rot)_1x2 :        284
	Via        VIA23_2x1 :      25440
	Via            VIA12 :      78951
	Via       VIA12(rot) :       4372
	Via        VIA12_2x1 :       4138
	Via   VIA12(rot)_1x2 :       8950
	Via   VIA12(rot)_2x1 :       1504
	Via        VIA12_1x2 :      17978

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 64.24% (162821 / 253468 vias)
 
    Layer VIA1       = 28.10% (32570  / 115893  vias)
        Weight 1     = 28.10% (32570   vias)
        Un-optimized = 71.90% (83323   vias)
    Layer VIA2       = 94.20% (100417 / 106602  vias)
        Weight 1     = 94.20% (100417  vias)
        Un-optimized =  5.80% (6185    vias)
    Layer VIA3       = 96.32% (29833  / 30972   vias)
        Weight 1     = 96.32% (29833   vias)
        Un-optimized =  3.68% (1139    vias)
    Layer VIA4       = 100.00% (1      / 1       vias)
        Weight 1     = 100.00% (1       vias)
        Un-optimized =  0.00% (0       vias)
 
  Total double via conversion rate    = 64.24% (162820 / 253468 vias)
 
    Layer VIA1       = 28.10% (32570  / 115893  vias)
    Layer VIA2       = 94.20% (100417 / 106602  vias)
    Layer VIA3       = 96.32% (29833  / 30972   vias)
    Layer VIA4       =  0.00% (0      / 1       vias)
 
  The optimized via conversion rate based on total routed via count = 64.24% (162821 / 253468 vias)
 
    Layer VIA1       = 28.10% (32570  / 115893  vias)
        Weight 1     = 28.10% (32570   vias)
        Un-optimized = 71.90% (83323   vias)
    Layer VIA2       = 94.20% (100417 / 106602  vias)
        Weight 1     = 94.20% (100417  vias)
        Un-optimized =  5.80% (6185    vias)
    Layer VIA3       = 96.32% (29833  / 30972   vias)
        Weight 1     = 96.32% (29833   vias)
        Un-optimized =  3.68% (1139    vias)
    Layer VIA4       = 100.00% (1      / 1       vias)
        Weight 1     = 100.00% (1       vias)
        Un-optimized =  0.00% (0       vias)
 
Special ECO iteration 1 ended with 0 qualifying violations.
Topology ECO iteration 1 ended with 0 qualifying violations.
Updating the database ...
...updated 530 nets
[ECO: End] Elapsed real time: 0:00:20 
[ECO: End] Elapsed cpu  time: sys=0:00:00 usr=0:00:20 total=0:00:20
[ECO: End] Stage (MB): Used    1  Alloctr    1  Proc    0 
[ECO: End] Total (MB): Used   21  Alloctr   23  Proc 2724 
Information: RC extraction has been freed. (PSYN-503)
ROPT:    Main Eco Route Done             Thu Nov 19 02:09:37 2020

  Loading design 'khu_sensor_pad'


Information: Setting a dont_touch attribute on net 'ADS1292_DRDY' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MISO' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_RXD' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_RSTN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/async_rstn_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'MPR121_SDA' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'MPR121_SCL' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_CSN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_START' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_RESET' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MOSI' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_SCLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_TXD' because it is connected to a pad cell. (PSYN-088)


Information: Library Manufacturing Grid(GridResolution) : 10
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 
Warning: Inconsistent library data found for layer GPOLY. (RCEX-018)
Information: Layer MET5 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer MET6 is ignored for resistance and capacitance computation. (RCEX-019)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
EKL_MT: total threadable CPU 7.02 seconds
EKL_MT: elapsed time 8 seconds
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRC. (RCEX-041)
Information: Extraction derate is 125/125(from scenario func1_wst). (RCEX-043)
Information: Extraction derate is 125/125(from scenario funccts_wst). (RCEX-043)
Information: Coupling capacitances are explicitly created. (RCEX-044)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Updating graph... (UID-83)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          true
Timing window analysis for SI:     false
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.37V) above low
                                   0.35 (0.37V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.25
************************************************************

Information: Updating design information... (UID-85)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          true
Timing window analysis for SI:     false
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.37V) above low
                                   0.35 (0.37V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.25
************************************************************

Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
 
****************************************
Report : qor
Design : khu_sensor_pad
Scenario(s): func1_wst
Version: N-2017.09
Date   : Thu Nov 19 02:10:07 2020
****************************************


  Scenario 'func1_wst'
  Timing Path Group '**clock_gating_default**'
  -----------------------------------
  Levels of Logic:              22.00
  Critical Path Length:          6.27
  Critical Path Slack:           2.52
  Critical Path Clk Period:     10.20
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'REGIN'
  -----------------------------------
  Levels of Logic:               1.00
  Critical Path Length:          1.63
  Critical Path Slack:           7.78
  Critical Path Clk Period:     20.40
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'REGOUT'
  -----------------------------------
  Levels of Logic:               3.00
  Critical Path Length:          4.79
  Critical Path Slack:           1.50
  Critical Path Clk Period:     10.20
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              38.00
  Critical Path Length:          9.57
  Critical Path Slack:           0.00
  Critical Path Clk Period:     10.20
  Total Negative Slack:         -0.00
  No. of Violating Paths:        1.00
  Worst Hold Violation:         -0.08
  Total Hold Violation:         -2.15
  No. of Hold Violations:       99.00
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'clk_half'
  -----------------------------------
  Levels of Logic:               9.00
  Critical Path Length:          2.51
  Critical Path Slack:           4.63
  Critical Path Clk Period:     20.40
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:         -0.02
  Total Hold Violation:         -0.10
  No. of Hold Violations:       11.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:        284
  Hierarchical Port Count:       6556
  Leaf Cell Count:              29603
  Buf/Inv Cell Count:            6559
  Buf Cell Count:                1496
  Inv Cell Count:                5063
  CT Buf/Inv Cell Count:          543
  Combinational Cell Count:     24216
  Sequential Cell Count:         5387
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    54026.013317
  Noncombinational Area: 37101.999762
  Buf/Inv Area:           6526.339624
  Total Buffer Area:          2035.66
  Total Inverter Area:        4490.68
  Macro/Black Box Area:      0.000000
  Net Area:                848.629393
  Net XLength        :      589034.94
  Net YLength        :      600334.06
  -----------------------------------
  Cell Area:             91128.013079
  Design Area:           91976.642472
  Net Length        :      1189369.00


  Design Rules
  -----------------------------------
  Total Number of Nets:         32239
  Nets With Violations:            10
  Max Trans Violations:             0
  Max Cap Violations:               0
  Max Net Length Violations:       10
  -----------------------------------


  Hostname: vlsi-dist.khu.ac.kr

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:              212.15
  -----------------------------------------
  Overall Compile Time:              214.49
  Overall Compile Wall Clock Time:   215.01

  --------------------------------------------------------------------

  Scenario: func1_wst   WNS: 0.00  TNS: 0.00  Number of Violating Paths: 1  (with Crosstalk delta delays)
  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 1  (with Crosstalk delta delays)


  Scenario: func1_wst  (Hold)  WNS: 0.08  TNS: 2.25  Number of Violating Paths: 110  (with Crosstalk delta delays)
  Design (Hold)  WNS: 0.08  TNS: 2.25  Number of Violating Paths: 110  (with Crosstalk delta delays)

  --------------------------------------------------------------------



ROPT:    (SETUP) WNS: 0.0029 TNS: 0.0029  Number of Violating Path: 1
ROPT:    (HOLD) WNS: 0.0804 TNS: 2.2468  Number of Violating Path: 110
ROPT:    Number of DRC Violating Nets: 10
ROPT:    Number of Route Violation: 7 

  Beginning Postface Optimization for High Effort
  -----------------------------------------------

ROPT:    Running Postface Optimization             Thu Nov 19 02:10:07 2020

Warning: Pin PAD of reference cell phis_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phic_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phob12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct24_p has no physical location. (APL-028)
  Loading design 'khu_sensor_pad'


Information: Setting a dont_touch attribute on net 'ADS1292_DRDY' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MISO' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_RXD' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_RSTN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/async_rstn_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'MPR121_SDA' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'MPR121_SCL' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_CSN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_START' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_RESET' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MOSI' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_SCLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_TXD' because it is connected to a pad cell. (PSYN-088)


Information: Library Manufacturing Grid(GridResolution) : 10
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 

  Scenario: func1_wst   WNS: 0.00  TNS: 0.00  Number of Violating Paths: 1  (with Crosstalk delta delays)
  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 1  (with Crosstalk delta delays)

  Nets with DRC Violations: 10
  Total moveable cell area: 423211.5
  Total fixed cell area: 472231.9
  Total physical cell area: 895443.5
  Core area: (187620 187620 1212380 1210020)



  Scenario: func1_wst  (Hold)  WNS: 0.08  TNS: 2.25  Number of Violating Paths: 110  (with Crosstalk delta delays)
  Design (Hold)  WNS: 0.08  TNS: 2.25  Number of Violating Paths: 110  (with Crosstalk delta delays)

  Beginning On-Route Optimization 
  --------------------------------

Warning: Pin PAD of reference cell phis_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phic_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phob12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct24_p has no physical location. (APL-028)
  Crosstalk fixing is ON . Delta-delay: ON, Delta-Slew: OFF, Static-Noise: ON.


                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:10   91128.7      0.00       0.0    2021.1 khu_sensor_top/ads1292_filter/iir_notch/add_2/sum_reg_27_/D     -2.25  


  Beginning Phase 1 Design Rule Fixing  (min_path)  (max_net_length)
  ------------------------------------

  Beginning Hold Fix Optimization
  --------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:10   91129.7      0.00       0.0    2021.1 khu_sensor_top/ads1292_controller/r_ads_data_in_reg_0_/D     -2.22  
    0:00:10   91130.7      0.00       0.0    2021.1 khu_sensor_top/ads1292_controller/r_ads_data_in_reg_1_/D     -2.22  
    0:00:10   91132.0      0.00       0.0    2021.1 khu_sensor_top/ads1292_controller/r_ads_data_in_reg_2_/D     -2.18  
    0:00:10   91133.3      0.00       0.0    2021.1 khu_sensor_top/ads1292_controller/r_ads_data_in_reg_3_/D     -2.16  
    0:00:10   91133.3      0.00       0.0    2021.1 khu_sensor_top/ads1292_controller/r_ads_data_in_reg_5_/D     -2.15  
    0:00:10   91134.3      0.00       0.0    2021.1 khu_sensor_top/ads1292_controller/r_ads_data_in_reg_6_/D     -2.15  
    0:00:10   91136.0      0.00       0.0    2021.1 khu_sensor_top/ads1292_controller/r_ads_data_in_reg_7_/D     -2.14  
    0:00:10   91137.0      0.00       0.0    2021.1 khu_sensor_top/ads1292_controller/r_ads_reg_addr_reg_3_/D     -2.12  
    0:00:10   91140.7      0.00       0.0    2021.1 khu_sensor_top/ads1292_controller/r_ads_reg_addr_reg_4_/D     -2.11  
    0:00:10   91141.0      0.00       0.0    2021.1 khu_sensor_top/mpr121_controller/r_i2c_reg_data_in_reg_3_/D     -2.11  
    0:00:10   91141.0      0.00       0.0    2021.1 khu_sensor_top/mpr121_controller/r_i2c_reg_data_in_reg_7_/D     -2.09  
    0:00:10   91145.7      0.00       0.0    2021.1 khu_sensor_top/mpr121_controller/r_i2c_reg_data_in_reg_7_/D     -2.08  
    0:00:10   91145.7      0.00       0.0    2021.1 khu_sensor_top/mpr121_controller/r_i2c_reg_data_in_reg_1_/D     -2.08  
    0:00:10   91146.0      0.00       0.0    2021.1 khu_sensor_top/mpr121_controller/r_i2c_reg_addr_reg_7_/D     -2.06  
    0:00:10   91147.0      0.00       0.0    2021.1 khu_sensor_top/mpr121_controller/r_i2c_reg_addr_reg_3_/D     -2.06  

  Beginning Post-DRC Delay Recovery
  ----------------------------------


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 6 routable metal layers
    Top most routable layer is set to be metal4
    This is considered as a 4-metal-layer design
    Reading library information from DB ...
Warning: Pin PAD of reference cell phis_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phic_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phob12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct24_p has no physical location. (APL-028)
  Reading misc information ...
    array <unit> has 0 vertical and 284 horizontal rows
    98 pre-routes for placement blockage/checking
    793 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
INFO: 0 pre-routes used for checking; 0 redundant shapes removed
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : khu_sensor_pad
  Version: N-2017.09
  Date   : Thu Nov 19 02:10:27 2020
****************************************
Std cell utilization: 41.34%  (273441/(661436-0))
(Non-fixed + Fixed)
Std cell utilization: 40.79%  (267236/(661436-6221))
(Non-fixed only)
Chip area:            661436   sites, bbox (187.62 187.62 1212.38 1210.02) um
Std cell area:        273441   sites, (non-fixed:267236 fixed:6205)
                      29547    cells, (non-fixed:28768  fixed:779)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      6221     sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       157 
Avg. std cell width:  4.59 um 
Site array:           unit     (width: 0.44 um, height: 3.60 um, rows: 284)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : khu_sensor_pad
  Version: N-2017.09
  Date   : Thu Nov 19 02:10:27 2020
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
MET1       none          ---         ---       via additive      ---
MET2       partial     7.20        1.80        via additive      ---
MET3       partial     10000.00    10000.00    via additive      ---
MET4       partial     10000.00    10000.00    via additive      ---
MET5       partial     10000.00    10000.00    via additive      ---
MET6       partial     10000.00    10000.00    via additive      ---

Total 13 (out of 28768) illegal cells need to be legalized.
Finding nearest legal location......100%
 
****************************************
  Report : Nearest Legal Location
  Design : khu_sensor_pad
  Version: N-2017.09
  Date   : Thu Nov 19 02:10:27 2020
****************************************

No cell displacement.

Legalizing 13 illegal cells......100%
 
****************************************
  Report : Legalize Displacement
  Design : khu_sensor_pad
  Version: N-2017.09
  Date   : Thu Nov 19 02:10:28 2020
****************************************

avg cell displacement:    2.989 um ( 0.83 row height)
max cell displacement:    3.600 um ( 1.00 row height)
std deviation:            0.683 um ( 0.19 row height)
number of cell moved:         8 cells (out of 28768 cells)

Total 0 cells has large displacement (e.g. > 10.800 um or 3 row height)

Warning: Pin PAD of reference cell phis_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phic_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phob12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct24_p has no physical location. (APL-028)

  On-Route Optimization Complete
  ------------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 6 routable metal layers
    Top most routable layer is set to be metal4
    This is considered as a 4-metal-layer design
    Reading library information from DB ...
Warning: Pin PAD of reference cell phis_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phic_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phob12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct24_p has no physical location. (APL-028)
  Reading misc information ...
    array <unit> has 0 vertical and 284 horizontal rows
    98 pre-routes for placement blockage/checking
    793 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
INFO: 0 pre-routes used for checking; 0 redundant shapes removed
[end initializing data for legality checker]

**************************************************** 
Check_legality: Report for Fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
**************************************************** 
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
****************************************************** 

****************************************************** 
Check_legality: Report for Non-fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
****************************************************** 
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
******************************************** 
Information: Zroute based route preservation is enabled. (ROPT-032)
Information: Updating database...
ROPT:    Postface Optimization Done             Thu Nov 19 02:10:30 2020
GART: Updated design time.
GART: Transferring timing data to the router....
GART: Done transferring timing data to the router.
ROPT:    Running Postface Eco Route             Thu Nov 19 02:10:32 2020
Cell Min-Routing-Layer = MET1
Cell Max-Routing-Layer = MET4
[ECO: Extraction] Elapsed real time: 0:00:03 
[ECO: Extraction] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[ECO: Extraction] Stage (MB): Used   67  Alloctr   65  Proc    0 
[ECO: Extraction] Total (MB): Used   88  Alloctr   89  Proc 2724 
Num of eco nets = 32005
Num of open eco nets = 29
[ECO: Init] Elapsed real time: 0:00:03 
[ECO: Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[ECO: Init] Stage (MB): Used   71  Alloctr   70  Proc    0 
[ECO: Init] Total (MB): Used   92  Alloctr   93  Proc 2724 
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   96  Alloctr   97  Proc 2724 
Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_mode                          :	 reserve_space       
-connect_within_pins_by_layer_name                      :	 {{MET1 via_wire_standard_cell_pins} }
-dbin_list_of_nets                                      :	 {}                  
-extraction_mode                                        :	 parallel            
-reshield_modified_nets                                 :	 reshield            
-verbose_level                                          :	 0                   
-wide_macro_pin_as_fat_wire                             :	 true                

Printing options for 'set_route_zrt_global_options'
-crosstalk_driven                                       :	 true                
-timing_driven                                          :	 true                

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,1400.00,1400.00)
Number of routing layers = 6
layer MET1, dir Hor, min width = 0.16, min space = 0.16 pitch = 0.40
layer MET2, dir Ver, min width = 0.20, min space = 0.20 pitch = 0.44
layer MET3, dir Hor, min width = 0.20, min space = 0.20 pitch = 0.40
layer MET4, dir Ver, min width = 0.20, min space = 0.20 pitch = 0.44
layer MET5, dir Hor, min width = 0.20, min space = 0.20 pitch = 0.40
layer MET6, dir Ver, min width = 0.44, min space = 0.44 pitch = 0.88
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    7  Alloctr    7  Proc    0 
[End of Build Tech Data] Total (MB): Used  109  Alloctr  110  Proc 2724 
Net statistics:
Total number of nets     = 32005
Number of nets to route  = 29
Number of single or zero port nets = 1
Number of nets with min-layer-mode soft = 720
Number of nets with min-layer-mode soft-cost-medium = 720
29 nets are partially connected,
 of which 29 are detail routed and 0 are global routed.
31975 nets are fully connected,
 of which 31975 are detail routed and 0 are global routed.
385 nets have non-default rule shield_130nm_rule
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    9  Alloctr    9  Proc    0 
[End of Build All Nets] Total (MB): Used  119  Alloctr  120  Proc 2724 
Average gCell capacity  3.35	 on layer (1)	 MET1
Average gCell capacity  5.61	 on layer (2)	 MET2
Average gCell capacity  6.34	 on layer (3)	 MET3
Average gCell capacity  5.95	 on layer (4)	 MET4
Average gCell capacity  6.33	 on layer (5)	 MET5
Average gCell capacity  0.00	 on layer (6)	 MET6
Average number of tracks per gCell 9.00	 on layer (1)	 MET1
Average number of tracks per gCell 8.20	 on layer (2)	 MET2
Average number of tracks per gCell 9.00	 on layer (3)	 MET3
Average number of tracks per gCell 8.20	 on layer (4)	 MET4
Average number of tracks per gCell 9.00	 on layer (5)	 MET5
Average number of tracks per gCell 4.10	 on layer (6)	 MET6
Number of gCells = 905592
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    2  Proc    0 
[End of Build Congestion map] Total (MB): Used  120  Alloctr  123  Proc 2724 
Total stats:
[End of Build Data] Elapsed real time: 0:00:01 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Build Data] Stage (MB): Used   19  Alloctr   20  Proc    0 
[End of Build Data] Total (MB): Used  121  Alloctr  124  Proc 2724 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  121  Alloctr  124  Proc 2724 
Information: Using 1 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  121  Alloctr  124  Proc 2724 
Initial. Routing result:
Initial. Both Dirs: Overflow =  1358 Max = 10 GRCs =   658 (0.22%)
Initial. H routing: Overflow =   105 Max =  4 (GRCs =  1) GRCs =    91 (0.06%)
Initial. V routing: Overflow =  1252 Max = 10 (GRCs =  5) GRCs =   567 (0.38%)
Initial. MET1       Overflow =    46 Max =  2 (GRCs =  4) GRCs =    42 (0.03%)
Initial. MET2       Overflow =   561 Max = 10 (GRCs =  1) GRCs =   288 (0.19%)
Initial. MET3       Overflow =    59 Max =  4 (GRCs =  1) GRCs =    49 (0.03%)
Initial. MET4       Overflow =   691 Max = 10 (GRCs =  4) GRCs =   279 (0.18%)
Initial. MET5       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MET6       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
MET1     91.8 5.09 0.02 1.59 0.00 0.70 0.35 0.00 0.20 0.00 0.16 0.00 0.00 0.03
MET2     53.3 16.4 13.6 9.60 1.03 3.72 1.47 0.34 0.15 0.00 0.11 0.08 0.07 0.07
MET3     51.2 12.1 12.2 10.2 6.31 4.38 2.07 0.91 0.33 0.00 0.13 0.02 0.01 0.00
MET4     70.2 15.0 7.10 4.24 0.40 1.67 0.65 0.15 0.08 0.00 0.26 0.11 0.04 0.04
MET5     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MET6     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    73.9 9.60 6.42 4.97 1.48 2.03 0.88 0.27 0.15 0.00 0.13 0.04 0.02 0.03


Initial. Total Wire Length = 38.52
Initial. Layer MET1 wire length = 0.00
Initial. Layer MET2 wire length = 22.62
Initial. Layer MET3 wire length = 15.90
Initial. Layer MET4 wire length = 0.00
Initial. Layer MET5 wire length = 0.00
Initial. Layer MET6 wire length = 0.00
Initial. Total Number of Contacts = 22
Initial. Via VIA12 count = 13
Initial. Via VIA23 count = 9
Initial. Via VIA34 count = 0
Initial. Via VIA45 count = 0
Initial. Via VIA56 count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  121  Alloctr  124  Proc 2724 
phase1. Routing result:
phase1. Both Dirs: Overflow =  1358 Max = 10 GRCs =   658 (0.22%)
phase1. H routing: Overflow =   105 Max =  4 (GRCs =  1) GRCs =    91 (0.06%)
phase1. V routing: Overflow =  1252 Max = 10 (GRCs =  5) GRCs =   567 (0.38%)
phase1. MET1       Overflow =    46 Max =  2 (GRCs =  4) GRCs =    42 (0.03%)
phase1. MET2       Overflow =   561 Max = 10 (GRCs =  1) GRCs =   288 (0.19%)
phase1. MET3       Overflow =    59 Max =  4 (GRCs =  1) GRCs =    49 (0.03%)
phase1. MET4       Overflow =   691 Max = 10 (GRCs =  4) GRCs =   279 (0.18%)
phase1. MET5       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MET6       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
MET1     91.8 5.09 0.02 1.59 0.00 0.70 0.35 0.00 0.20 0.00 0.16 0.00 0.00 0.03
MET2     53.3 16.4 13.6 9.60 1.03 3.72 1.47 0.34 0.15 0.00 0.11 0.08 0.07 0.07
MET3     51.2 12.1 12.2 10.2 6.31 4.38 2.07 0.91 0.33 0.00 0.13 0.02 0.01 0.00
MET4     70.2 15.0 7.10 4.24 0.40 1.67 0.65 0.15 0.08 0.00 0.26 0.11 0.04 0.04
MET5     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MET6     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    73.9 9.60 6.42 4.97 1.48 2.03 0.88 0.27 0.15 0.00 0.13 0.04 0.02 0.03


phase1. Total Wire Length = 38.52
phase1. Layer MET1 wire length = 0.00
phase1. Layer MET2 wire length = 22.62
phase1. Layer MET3 wire length = 15.90
phase1. Layer MET4 wire length = 0.00
phase1. Layer MET5 wire length = 0.00
phase1. Layer MET6 wire length = 0.00
phase1. Total Number of Contacts = 22
phase1. Via VIA12 count = 13
phase1. Via VIA23 count = 9
phase1. Via VIA34 count = 0
phase1. Via VIA45 count = 0
phase1. Via VIA56 count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  121  Alloctr  124  Proc 2724 
phase2. Routing result:
phase2. Both Dirs: Overflow =  1358 Max = 10 GRCs =   658 (0.22%)
phase2. H routing: Overflow =   105 Max =  4 (GRCs =  1) GRCs =    91 (0.06%)
phase2. V routing: Overflow =  1252 Max = 10 (GRCs =  5) GRCs =   567 (0.38%)
phase2. MET1       Overflow =    46 Max =  2 (GRCs =  4) GRCs =    42 (0.03%)
phase2. MET2       Overflow =   561 Max = 10 (GRCs =  1) GRCs =   288 (0.19%)
phase2. MET3       Overflow =    59 Max =  4 (GRCs =  1) GRCs =    49 (0.03%)
phase2. MET4       Overflow =   691 Max = 10 (GRCs =  4) GRCs =   279 (0.18%)
phase2. MET5       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MET6       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
MET1     91.8 5.09 0.02 1.59 0.00 0.70 0.35 0.00 0.20 0.00 0.16 0.00 0.00 0.03
MET2     53.3 16.4 13.6 9.60 1.03 3.72 1.47 0.34 0.15 0.00 0.11 0.08 0.07 0.07
MET3     51.2 12.1 12.2 10.2 6.31 4.38 2.07 0.91 0.33 0.00 0.13 0.02 0.01 0.00
MET4     70.2 15.0 7.10 4.24 0.40 1.67 0.65 0.15 0.08 0.00 0.26 0.11 0.04 0.04
MET5     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MET6     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    73.9 9.60 6.42 4.97 1.48 2.03 0.88 0.27 0.15 0.00 0.13 0.04 0.02 0.03


phase2. Total Wire Length = 38.52
phase2. Layer MET1 wire length = 0.00
phase2. Layer MET2 wire length = 22.62
phase2. Layer MET3 wire length = 15.90
phase2. Layer MET4 wire length = 0.00
phase2. Layer MET5 wire length = 0.00
phase2. Layer MET6 wire length = 0.00
phase2. Total Number of Contacts = 22
phase2. Via VIA12 count = 13
phase2. Via VIA23 count = 9
phase2. Via VIA34 count = 0
phase2. Via VIA45 count = 0
phase2. Via VIA56 count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:01 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Whole Chip Routing] Stage (MB): Used   19  Alloctr   20  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  121  Alloctr  124  Proc 2724 

Congestion utilization per direction:
Average vertical track utilization   = 12.70 %
Peak    vertical track utilization   = 175.00 %
Average horizontal track utilization =  8.19 %
Peak    horizontal track utilization = 88.89 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   -6  Alloctr   -8  Proc    0 
[GR: Done] Total (MB): Used  117  Alloctr  118  Proc 2724 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:01 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[GR: Done] Stage (MB): Used   21  Alloctr   21  Proc    0 
[GR: Done] Total (MB): Used  117  Alloctr  118  Proc 2724 
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:02 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:02
[End of Global Routing] Stage (MB): Used    5  Alloctr    5  Proc    0 
[End of Global Routing] Total (MB): Used  102  Alloctr  103  Proc 2724 
[ECO: GR] Elapsed real time: 0:00:05 
[ECO: GR] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:05
[ECO: GR] Stage (MB): Used   81  Alloctr   79  Proc    0 
[ECO: GR] Total (MB): Used  102  Alloctr  103  Proc 2724 

Start track assignment

Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_mode                          :	 reserve_space       
-connect_within_pins_by_layer_name                      :	 {{MET1 via_wire_standard_cell_pins} }
-dbin_list_of_nets                                      :	 {}                  
-extraction_mode                                        :	 parallel            
-reshield_modified_nets                                 :	 reshield            
-verbose_level                                          :	 0                   
-wide_macro_pin_as_fat_wire                             :	 true                

Printing options for 'set_route_zrt_track_options'
-crosstalk_driven                                       :	 true                
-timing_driven                                          :	 true                

Information: Using 1 threads for routing. (ZRT-444)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    3  Alloctr    3  Proc    0 
[Track Assign: Read routes] Total (MB): Used  101  Alloctr  102  Proc 2724 

Start initial assignment
Routed partition 1/3       
Routed partition 2/3       
Routed partition 3/3       

Number of wires with overlap after iteration 0 = 43 of 78


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used    3  Alloctr    3  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used  101  Alloctr  102  Proc 2724 

Reroute to fix overlaps
Routed partition 1/3       
Routed partition 2/3       
Routed partition 3/3       

[Track Assign: Iteration 1] Elapsed real time: 0:00:00 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 1] Stage (MB): Used    3  Alloctr    3  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used  101  Alloctr  102  Proc 2724 

Number of wires with overlap after iteration 1 = 25 of 52


Wire length and via report:
---------------------------
Number of MET1 wires: 4 		 VIA01: 0
Number of MET2 wires: 29 		 VIA12: 39
Number of MET3 wires: 18 		 VIA23: 29
Number of MET4 wires: 1 		 VIA34: 2
Number of MET5 wires: 0 		 VIA45: 0
Number of MET6 wires: 0 		 VIA56: 0
Total number of wires: 52 		 vias: 70

Total MET1 wire length: 1.2
Total MET2 wire length: 34.3
Total MET3 wire length: 36.5
Total MET4 wire length: 0.8
Total MET5 wire length: 0.0
Total MET6 wire length: 0.0
Total wire length: 72.8

Longest MET1 wire length: 0.5
Longest MET2 wire length: 9.4
Longest MET3 wire length: 4.0
Longest MET4 wire length: 0.8
Longest MET5 wire length: 0.0
Longest MET6 wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:00 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Done] Total (MB): Used   98  Alloctr   99  Proc 2724 
[ECO: CDR] Elapsed real time: 0:00:05 
[ECO: CDR] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[ECO: CDR] Stage (MB): Used   76  Alloctr   75  Proc    0 
[ECO: CDR] Total (MB): Used   98  Alloctr   99  Proc 2724 
Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_mode                          :	 reserve_space       
-connect_within_pins_by_layer_name                      :	 {{MET1 via_wire_standard_cell_pins} }
-dbin_list_of_nets                                      :	 {}                  
-extraction_mode                                        :	 parallel            
-reshield_modified_nets                                 :	 reshield            
-verbose_level                                          :	 0                   
-wide_macro_pin_as_fat_wire                             :	 true                

Printing options for 'set_route_zrt_detail_options'
-antenna                                                :	 false               
-default_gate_size                                      :	 0.020000            
-repair_shorts_over_macros_effort_level                 :	 low                 
-timing_driven                                          :	 true                
-use_default_width_for_min_area_min_len_stub            :	 true                


Begin ECO DRC check ...

Checked	1/100 Partitions, Violations =	0
Checked	4/100 Partitions, Violations =	0
Checked	8/100 Partitions, Violations =	0
Checked	12/100 Partitions, Violations =	0
Checked	16/100 Partitions, Violations =	0
Checked	20/100 Partitions, Violations =	48
Checked	24/100 Partitions, Violations =	48
Checked	28/100 Partitions, Violations =	48
Checked	32/100 Partitions, Violations =	48
Checked	36/100 Partitions, Violations =	48
Checked	40/100 Partitions, Violations =	63
Checked	44/100 Partitions, Violations =	63
Checked	48/100 Partitions, Violations =	63
Checked	52/100 Partitions, Violations =	67
Checked	56/100 Partitions, Violations =	67
Checked	60/100 Partitions, Violations =	67
Checked	64/100 Partitions, Violations =	67
Checked	68/100 Partitions, Violations =	76
Checked	72/100 Partitions, Violations =	91
Checked	76/100 Partitions, Violations =	91
Checked	80/100 Partitions, Violations =	91
Checked	84/100 Partitions, Violations =	91
Checked	88/100 Partitions, Violations =	91
Checked	92/100 Partitions, Violations =	91
Checked	96/100 Partitions, Violations =	91
Checked	100/100 Partitions, Violations =	91

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	91

[DRC CHECK] Elapsed real time: 0:00:11 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:11 total=0:00:11
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used  111  Alloctr  113  Proc 2724 

Total Wire Length =                    1166627 micron
Total Number of Contacts =             253479
Total Number of Wires =                211414
Total Number of PtConns =              2558
Total Number of Routed Wires =       211414
Total Routed Wire Length =           1165939 micron
Total Number of Routed Contacts =       253479
	Layer           MET1 :      57822 micron
	Layer           MET2 :     359765 micron
	Layer           MET3 :     506142 micron
	Layer           MET4 :     242897 micron
	Layer           MET5 :          0 micron
	Layer           MET6 :          0 micron
	Via           FVIA45 :          1
	Via            VIA34 :       1141
	Via        VIA34_2x1 :      26472
	Via   VIA34(rot)_1x2 :         17
	Via   VIA34(rot)_2x1 :          6
	Via        VIA34_1x2 :       3338
	Via            VIA23 :       6196
	Via       VIA23(rot) :          2
	Via        VIA23_1x2 :      74659
	Via   VIA23(rot)_2x1 :         28
	Via   VIA23(rot)_1x2 :        283
	Via        VIA23_2x1 :      25439
	Via            VIA12 :      78959
	Via       VIA12(rot) :       4373
	Via        VIA12_2x1 :       4138
	Via   VIA12(rot)_1x2 :       8946
	Via   VIA12(rot)_2x1 :       1504
	Via        VIA12_1x2 :      17977

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 64.23% (162808 / 253479 vias)
 
    Layer VIA1       = 28.10% (32565  / 115897  vias)
        Weight 1     = 28.10% (32565   vias)
        Un-optimized = 71.90% (83332   vias)
    Layer VIA2       = 94.19% (100409 / 106607  vias)
        Weight 1     = 94.19% (100409  vias)
        Un-optimized =  5.81% (6198    vias)
    Layer VIA3       = 96.32% (29833  / 30974   vias)
        Weight 1     = 96.32% (29833   vias)
        Un-optimized =  3.68% (1141    vias)
    Layer VIA4       = 100.00% (1      / 1       vias)
        Weight 1     = 100.00% (1       vias)
        Un-optimized =  0.00% (0       vias)
 
  Total double via conversion rate    = 64.23% (162807 / 253479 vias)
 
    Layer VIA1       = 28.10% (32565  / 115897  vias)
    Layer VIA2       = 94.19% (100409 / 106607  vias)
    Layer VIA3       = 96.32% (29833  / 30974   vias)
    Layer VIA4       =  0.00% (0      / 1       vias)
 
  The optimized via conversion rate based on total routed via count = 64.23% (162808 / 253479 vias)
 
    Layer VIA1       = 28.10% (32565  / 115897  vias)
        Weight 1     = 28.10% (32565   vias)
        Un-optimized = 71.90% (83332   vias)
    Layer VIA2       = 94.19% (100409 / 106607  vias)
        Weight 1     = 94.19% (100409  vias)
        Un-optimized =  5.81% (6198    vias)
    Layer VIA3       = 96.32% (29833  / 30974   vias)
        Weight 1     = 96.32% (29833   vias)
        Un-optimized =  3.68% (1141    vias)
    Layer VIA4       = 100.00% (1      / 1       vias)
        Weight 1     = 100.00% (1       vias)
        Un-optimized =  0.00% (0       vias)
 
Total number of nets = 32005, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: non-uniform partition
Routed	1/12 Partitions, Violations =	66
Routed	2/12 Partitions, Violations =	66
Routed	3/12 Partitions, Violations =	53
Routed	4/12 Partitions, Violations =	44
Routed	5/12 Partitions, Violations =	41
Routed	6/12 Partitions, Violations =	37
Routed	7/12 Partitions, Violations =	25
Routed	8/12 Partitions, Violations =	22
Routed	9/12 Partitions, Violations =	20
Routed	10/12 Partitions, Violations =	17
Routed	11/12 Partitions, Violations =	16
Routed	12/12 Partitions, Violations =	15

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	15
	Diff net spacing : 5
	Less than minimum area : 2
	Short : 8

[Iter 0] Elapsed real time: 0:00:12 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:12 total=0:00:12
[Iter 0] Stage (MB): Used   13  Alloctr   13  Proc    0 
[Iter 0] Total (MB): Used  111  Alloctr  113  Proc 2724 

End DR iteration 0 with 12 parts

Start DR iteration 1: non-uniform partition
Routed	1/1 Partitions, Violations =	15

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	15
	Diff net spacing : 5
	Less than minimum area : 2
	Short : 8

[Iter 1] Elapsed real time: 0:00:12 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:12 total=0:00:12
[Iter 1] Stage (MB): Used   13  Alloctr   13  Proc    0 
[Iter 1] Total (MB): Used  111  Alloctr  113  Proc 2724 

End DR iteration 1 with 1 parts

Start DR iteration 2: non-uniform partition
Routed	1/1 Partitions, Violations =	15

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	15
	Diff net spacing : 5
	Less than minimum area : 2
	Short : 8

[Iter 2] Elapsed real time: 0:00:12 
[Iter 2] Elapsed cpu  time: sys=0:00:00 usr=0:00:12 total=0:00:12
[Iter 2] Stage (MB): Used   13  Alloctr   13  Proc    0 
[Iter 2] Total (MB): Used  111  Alloctr  113  Proc 2724 

End DR iteration 2 with 1 parts

Start DR iteration 3: non-uniform partition
Routed	1/1 Partitions, Violations =	15

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	15
	Diff net spacing : 5
	Less than minimum area : 2
	Short : 8

[Iter 3] Elapsed real time: 0:00:12 
[Iter 3] Elapsed cpu  time: sys=0:00:00 usr=0:00:12 total=0:00:12
[Iter 3] Stage (MB): Used   13  Alloctr   13  Proc    0 
[Iter 3] Total (MB): Used  111  Alloctr  113  Proc 2724 

End DR iteration 3 with 1 parts

Start DR iteration 4: non-uniform partition
Routed	1/1 Partitions, Violations =	15

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	15
	Diff net spacing : 5
	Less than minimum area : 2
	Short : 8

[Iter 4] Elapsed real time: 0:00:12 
[Iter 4] Elapsed cpu  time: sys=0:00:00 usr=0:00:12 total=0:00:12
[Iter 4] Stage (MB): Used   13  Alloctr   13  Proc    0 
[Iter 4] Total (MB): Used  111  Alloctr  113  Proc 2724 

End DR iteration 4 with 1 parts

Stop DR since reached max number of iterations

Information: Merged away 8 aligned/redundant DRCs. (ZRT-305)

DR finished with 7 violations


DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	7
	Diff net spacing : 1
	Less than minimum area : 2
	Short : 4


Total Wire Length =                    1166631 micron
Total Number of Contacts =             253481
Total Number of Wires =                211426
Total Number of PtConns =              2570
Total Number of Routed Wires =       211426
Total Routed Wire Length =           1165940 micron
Total Number of Routed Contacts =       253481
	Layer           MET1 :      57821 micron
	Layer           MET2 :     359761 micron
	Layer           MET3 :     506141 micron
	Layer           MET4 :     242908 micron
	Layer           MET5 :          0 micron
	Layer           MET6 :          0 micron
	Via           FVIA45 :          1
	Via            VIA34 :       1146
	Via        VIA34_2x1 :      26471
	Via   VIA34(rot)_1x2 :         17
	Via   VIA34(rot)_2x1 :          6
	Via        VIA34_1x2 :       3338
	Via            VIA23 :       6212
	Via       VIA23(rot) :          2
	Via        VIA23_1x2 :      74648
	Via   VIA23(rot)_2x1 :         28
	Via   VIA23(rot)_1x2 :        283
	Via        VIA23_2x1 :      25436
	Via            VIA12 :      78964
	Via       VIA12(rot) :       4375
	Via        VIA12_2x1 :       4137
	Via   VIA12(rot)_1x2 :       8945
	Via   VIA12(rot)_2x1 :       1504
	Via        VIA12_1x2 :      17968

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 64.22% (162782 / 253481 vias)
 
    Layer VIA1       = 28.09% (32554  / 115893  vias)
        Weight 1     = 28.09% (32554   vias)
        Un-optimized = 71.91% (83339   vias)
    Layer VIA2       = 94.17% (100395 / 106609  vias)
        Weight 1     = 94.17% (100395  vias)
        Un-optimized =  5.83% (6214    vias)
    Layer VIA3       = 96.30% (29832  / 30978   vias)
        Weight 1     = 96.30% (29832   vias)
        Un-optimized =  3.70% (1146    vias)
    Layer VIA4       = 100.00% (1      / 1       vias)
        Weight 1     = 100.00% (1       vias)
        Un-optimized =  0.00% (0       vias)
 
  Total double via conversion rate    = 64.22% (162781 / 253481 vias)
 
    Layer VIA1       = 28.09% (32554  / 115893  vias)
    Layer VIA2       = 94.17% (100395 / 106609  vias)
    Layer VIA3       = 96.30% (29832  / 30978   vias)
    Layer VIA4       =  0.00% (0      / 1       vias)
 
  The optimized via conversion rate based on total routed via count = 64.22% (162782 / 253481 vias)
 
    Layer VIA1       = 28.09% (32554  / 115893  vias)
        Weight 1     = 28.09% (32554   vias)
        Un-optimized = 71.91% (83339   vias)
    Layer VIA2       = 94.17% (100395 / 106609  vias)
        Weight 1     = 94.17% (100395  vias)
        Un-optimized =  5.83% (6214    vias)
    Layer VIA3       = 96.30% (29832  / 30978   vias)
        Weight 1     = 96.30% (29832   vias)
        Un-optimized =  3.70% (1146    vias)
    Layer VIA4       = 100.00% (1      / 1       vias)
        Weight 1     = 100.00% (1       vias)
        Un-optimized =  0.00% (0       vias)
 



Begin timing optimization in DR ...

Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_mode                          :	 reserve_space       
-connect_within_pins_by_layer_name                      :	 {{MET1 via_wire_standard_cell_pins} }
-dbin_list_of_nets                                      :	 {}                  
-extraction_mode                                        :	 parallel            
-reshield_modified_nets                                 :	 reshield            
-verbose_level                                          :	 0                   
-wide_macro_pin_as_fat_wire                             :	 true                

Printing options for 'set_route_zrt_detail_options'
-antenna                                                :	 false               
-default_gate_size                                      :	 0.020000            
-repair_shorts_over_macros_effort_level                 :	 low                 
-timing_driven                                          :	 true                
-use_default_width_for_min_area_min_len_stub            :	 true                

[Dr init] Elapsed real time: 0:00:12 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:12 total=0:00:12
[Dr init] Stage (MB): Used    6  Alloctr    6  Proc    0 
[Dr init] Total (MB): Used  104  Alloctr  105  Proc 2724 

Begin timing soft drc check ...

Created 0 soft drcs


DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	7
[SOFT DRC] Elapsed real time: 0:00:00 
[SOFT DRC] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[SOFT DRC] Stage (MB): Used    0  Alloctr    0  Proc    0 
[SOFT DRC] Total (MB): Used  105  Alloctr  106  Proc 2724 
[DR] Elapsed real time: 0:00:12 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:12 total=0:00:12
[DR] Stage (MB): Used    2  Alloctr    2  Proc    0 
[DR] Total (MB): Used  100  Alloctr  101  Proc 2724 
[DR: Done] Elapsed real time: 0:00:12 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:12 total=0:00:12
[DR: Done] Stage (MB): Used    2  Alloctr    2  Proc    0 
[DR: Done] Total (MB): Used  100  Alloctr  101  Proc 2724 


Finished timing optimization in DR ...


Nets that have been changed:
Net 1 = khu_sensor_top/ads1292_controller/n446
Net 2 = khu_sensor_top/sensor_core/n1055
Net 3 = khu_sensor_top/sensor_core/n1072
Net 4 = khu_sensor_top/sensor_core/n1091
Net 5 = khu_sensor_top/sensor_core/n1017
Net 6 = khu_sensor_top/sensor_core/n1018
Net 7 = khu_sensor_top/sensor_core/n1050
Net 8 = khu_sensor_top/sensor_core/n1051
Net 9 = khu_sensor_top/sensor_core/n871
Net 10 = khu_sensor_top/sensor_core/n872
Net 11 = khu_sensor_top/sensor_core/n873
Net 12 = khu_sensor_top/ads1292_controller/n370
Net 13 = khu_sensor_top/ads1292_controller/clk_gate_r_ads_reg_addr_reg/n3
Net 14 = VDD
Net 15 = VSS
Net 16 = khu_sensor_top/mpr121_controller/n248
Net 17 = khu_sensor_top/mpr121_controller/n247
Net 18 = khu_sensor_top/w_mpr121_reg_addr[4]
Net 19 = khu_sensor_top/mpr121_controller/n70
Net 20 = khu_sensor_top/ads1292_controller/n490
Net 21 = khu_sensor_top/ads1292_filter/iir_notch/n1167
Net 22 = khu_sensor_top/ads1292_filter/iir_notch/add_2/gte_x_5/n34
Net 23 = khu_sensor_top/ads1292_filter/iir_notch/add_2/gte_x_5/n20
Net 24 = khu_sensor_top/ads1292_filter/iir_notch/add_2/gte_x_5/n18
Net 25 = khu_sensor_top/ads1292_filter/iir_notch/add_2/gte_x_5/n114
Net 26 = khu_sensor_top/mpr121_controller/n151
Net 27 = khu_sensor_top/mpr121_controller/n207
Net 28 = khu_sensor_top/mpr121_controller/n262
Net 29 = khu_sensor_top/mpr121_controller/n289
Net 30 = khu_sensor_top/mpr121_controller/n290
Net 31 = khu_sensor_top/mpr121_controller/n322
Net 32 = khu_sensor_top/mpr121_controller/n356
Net 33 = khu_sensor_top/mpr121_controller/n429
Net 34 = khu_sensor_top/mpr121_controller/n465
Net 35 = khu_sensor_top/sensor_core/n89
Net 36 = khu_sensor_top/sensor_core/n91
Net 37 = khu_sensor_top/sensor_core/n138
Net 38 = khu_sensor_top/sensor_core/n347
Net 39 = khu_sensor_top/sensor_core/n615
Net 40 = khu_sensor_top/w_ads1292_data_in[1]
Net 41 = khu_sensor_top/w_ads1292_data_in[2]
Net 42 = khu_sensor_top/w_ads1292_data_in[3]
Net 43 = khu_sensor_top/w_ads1292_data_in[5]
Net 44 = khu_sensor_top/w_ads1292_data_in[7]
Net 45 = khu_sensor_top/ads1292_controller/r_ads_data_in[6]
Net 46 = khu_sensor_top/w_ads1292_reg_addr[3]
Total number of changed nets = 46 (out of 32005)

[DR: Done] Elapsed real time: 0:00:12 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:12 total=0:00:12
[DR: Done] Stage (MB): Used    2  Alloctr    2  Proc    0 
[DR: Done] Total (MB): Used  100  Alloctr  101  Proc 2724 
[ECO: DR] Elapsed real time: 0:00:18 
[ECO: DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:18 total=0:00:18
[ECO: DR] Stage (MB): Used   79  Alloctr   77  Proc    0 
[ECO: DR] Total (MB): Used  100  Alloctr  101  Proc 2724 

ECO Route finished with 0 open nets, of which 0 are frozen

ECO Route finished with 7 violations

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	7
	Diff net spacing : 1
	Less than minimum area : 2
	Short : 4



Total Wire Length =                    1166631 micron
Total Number of Contacts =             253481
Total Number of Wires =                211426
Total Number of PtConns =              2570
Total Number of Routed Wires =       211426
Total Routed Wire Length =           1165940 micron
Total Number of Routed Contacts =       253481
	Layer           MET1 :      57821 micron
	Layer           MET2 :     359761 micron
	Layer           MET3 :     506141 micron
	Layer           MET4 :     242908 micron
	Layer           MET5 :          0 micron
	Layer           MET6 :          0 micron
	Via           FVIA45 :          1
	Via            VIA34 :       1146
	Via        VIA34_2x1 :      26471
	Via   VIA34(rot)_1x2 :         17
	Via   VIA34(rot)_2x1 :          6
	Via        VIA34_1x2 :       3338
	Via            VIA23 :       6212
	Via       VIA23(rot) :          2
	Via        VIA23_1x2 :      74648
	Via   VIA23(rot)_2x1 :         28
	Via   VIA23(rot)_1x2 :        283
	Via        VIA23_2x1 :      25436
	Via            VIA12 :      78964
	Via       VIA12(rot) :       4375
	Via        VIA12_2x1 :       4137
	Via   VIA12(rot)_1x2 :       8945
	Via   VIA12(rot)_2x1 :       1504
	Via        VIA12_1x2 :      17968

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 64.22% (162782 / 253481 vias)
 
    Layer VIA1       = 28.09% (32554  / 115893  vias)
        Weight 1     = 28.09% (32554   vias)
        Un-optimized = 71.91% (83339   vias)
    Layer VIA2       = 94.17% (100395 / 106609  vias)
        Weight 1     = 94.17% (100395  vias)
        Un-optimized =  5.83% (6214    vias)
    Layer VIA3       = 96.30% (29832  / 30978   vias)
        Weight 1     = 96.30% (29832   vias)
        Un-optimized =  3.70% (1146    vias)
    Layer VIA4       = 100.00% (1      / 1       vias)
        Weight 1     = 100.00% (1       vias)
        Un-optimized =  0.00% (0       vias)
 
  Total double via conversion rate    = 64.22% (162781 / 253481 vias)
 
    Layer VIA1       = 28.09% (32554  / 115893  vias)
    Layer VIA2       = 94.17% (100395 / 106609  vias)
    Layer VIA3       = 96.30% (29832  / 30978   vias)
    Layer VIA4       =  0.00% (0      / 1       vias)
 
  The optimized via conversion rate based on total routed via count = 64.22% (162782 / 253481 vias)
 
    Layer VIA1       = 28.09% (32554  / 115893  vias)
        Weight 1     = 28.09% (32554   vias)
        Un-optimized = 71.91% (83339   vias)
    Layer VIA2       = 94.17% (100395 / 106609  vias)
        Weight 1     = 94.17% (100395  vias)
        Un-optimized =  5.83% (6214    vias)
    Layer VIA3       = 96.30% (29832  / 30978   vias)
        Weight 1     = 96.30% (29832   vias)
        Un-optimized =  3.70% (1146    vias)
    Layer VIA4       = 100.00% (1      / 1       vias)
        Weight 1     = 100.00% (1       vias)
        Un-optimized =  0.00% (0       vias)
 

Total number of nets = 32005
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 7
Total number of antenna violations = antenna checking not active
Total number of voltage-area violations = no voltage-areas defined
Total Wire Length =                    1166631 micron
Total Number of Contacts =             253481
Total Number of Wires =                211426
Total Number of PtConns =              2570
Total Number of Routed Wires =       211426
Total Routed Wire Length =           1165940 micron
Total Number of Routed Contacts =       253481
	Layer           MET1 :      57821 micron
	Layer           MET2 :     359761 micron
	Layer           MET3 :     506141 micron
	Layer           MET4 :     242908 micron
	Layer           MET5 :          0 micron
	Layer           MET6 :          0 micron
	Via           FVIA45 :          1
	Via            VIA34 :       1146
	Via        VIA34_2x1 :      26471
	Via   VIA34(rot)_1x2 :         17
	Via   VIA34(rot)_2x1 :          6
	Via        VIA34_1x2 :       3338
	Via            VIA23 :       6212
	Via       VIA23(rot) :          2
	Via        VIA23_1x2 :      74648
	Via   VIA23(rot)_2x1 :         28
	Via   VIA23(rot)_1x2 :        283
	Via        VIA23_2x1 :      25436
	Via            VIA12 :      78964
	Via       VIA12(rot) :       4375
	Via        VIA12_2x1 :       4137
	Via   VIA12(rot)_1x2 :       8945
	Via   VIA12(rot)_2x1 :       1504
	Via        VIA12_1x2 :      17968

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 64.22% (162782 / 253481 vias)
 
    Layer VIA1       = 28.09% (32554  / 115893  vias)
        Weight 1     = 28.09% (32554   vias)
        Un-optimized = 71.91% (83339   vias)
    Layer VIA2       = 94.17% (100395 / 106609  vias)
        Weight 1     = 94.17% (100395  vias)
        Un-optimized =  5.83% (6214    vias)
    Layer VIA3       = 96.30% (29832  / 30978   vias)
        Weight 1     = 96.30% (29832   vias)
        Un-optimized =  3.70% (1146    vias)
    Layer VIA4       = 100.00% (1      / 1       vias)
        Weight 1     = 100.00% (1       vias)
        Un-optimized =  0.00% (0       vias)
 
  Total double via conversion rate    = 64.22% (162781 / 253481 vias)
 
    Layer VIA1       = 28.09% (32554  / 115893  vias)
    Layer VIA2       = 94.17% (100395 / 106609  vias)
    Layer VIA3       = 96.30% (29832  / 30978   vias)
    Layer VIA4       =  0.00% (0      / 1       vias)
 
  The optimized via conversion rate based on total routed via count = 64.22% (162782 / 253481 vias)
 
    Layer VIA1       = 28.09% (32554  / 115893  vias)
        Weight 1     = 28.09% (32554   vias)
        Un-optimized = 71.91% (83339   vias)
    Layer VIA2       = 94.17% (100395 / 106609  vias)
        Weight 1     = 94.17% (100395  vias)
        Un-optimized =  5.83% (6214    vias)
    Layer VIA3       = 96.30% (29832  / 30978   vias)
        Weight 1     = 96.30% (29832   vias)
        Un-optimized =  3.70% (1146    vias)
    Layer VIA4       = 100.00% (1      / 1       vias)
        Weight 1     = 100.00% (1       vias)
        Un-optimized =  0.00% (0       vias)
 
Special ECO iteration 1 ended with 0 qualifying violations.
Topology ECO iteration 1 ended with 0 qualifying violations.
Updating the database ...
...updated 46 nets
[ECO: End] Elapsed real time: 0:00:19 
[ECO: End] Elapsed cpu  time: sys=0:00:00 usr=0:00:18 total=0:00:19
[ECO: End] Stage (MB): Used    1  Alloctr    1  Proc    0 
[ECO: End] Total (MB): Used   22  Alloctr   25  Proc 2724 
Information: RC extraction has been freed. (PSYN-503)
ROPT:    Postface Eco Route Done             Thu Nov 19 02:10:51 2020

  Loading design 'khu_sensor_pad'


Information: Setting a dont_touch attribute on net 'ADS1292_DRDY' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MISO' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_RXD' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_RSTN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/async_rstn_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'MPR121_SDA' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'MPR121_SCL' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_CSN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_START' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_RESET' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MOSI' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_SCLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_TXD' because it is connected to a pad cell. (PSYN-088)


Information: Library Manufacturing Grid(GridResolution) : 10
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 
Warning: Inconsistent library data found for layer GPOLY. (RCEX-018)
Information: Layer MET5 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer MET6 is ignored for resistance and capacitance computation. (RCEX-019)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
EKL_MT: total threadable CPU 7.09 seconds
EKL_MT: elapsed time 8 seconds
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRC. (RCEX-041)
Information: Extraction derate is 125/125(from scenario func1_wst). (RCEX-043)
Information: Extraction derate is 125/125(from scenario funccts_wst). (RCEX-043)
Information: Coupling capacitances are explicitly created. (RCEX-044)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Updating graph... (UID-83)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          true
Timing window analysis for SI:     false
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.37V) above low
                                   0.35 (0.37V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.25
************************************************************

Information: Updating design information... (UID-85)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          true
Timing window analysis for SI:     false
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.37V) above low
                                   0.35 (0.37V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.25
************************************************************

Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
 
****************************************
Report : qor
Design : khu_sensor_pad
Scenario(s): func1_wst
Version: N-2017.09
Date   : Thu Nov 19 02:11:21 2020
****************************************


  Scenario 'func1_wst'
  Timing Path Group '**clock_gating_default**'
  -----------------------------------
  Levels of Logic:              22.00
  Critical Path Length:          6.27
  Critical Path Slack:           2.52
  Critical Path Clk Period:     10.20
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'REGIN'
  -----------------------------------
  Levels of Logic:               1.00
  Critical Path Length:          1.63
  Critical Path Slack:           7.78
  Critical Path Clk Period:     20.40
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'REGOUT'
  -----------------------------------
  Levels of Logic:               3.00
  Critical Path Length:          4.79
  Critical Path Slack:           1.50
  Critical Path Clk Period:     10.20
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              39.00
  Critical Path Length:          9.57
  Critical Path Slack:           0.00
  Critical Path Clk Period:     10.20
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:         -0.08
  Total Hold Violation:         -1.95
  No. of Hold Violations:       85.00
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'clk_half'
  -----------------------------------
  Levels of Logic:               9.00
  Critical Path Length:          2.51
  Critical Path Slack:           4.63
  Critical Path Clk Period:     20.40
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:         -0.02
  Total Hold Violation:         -0.10
  No. of Hold Violations:       12.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:        284
  Hierarchical Port Count:       6556
  Leaf Cell Count:              29603
  Buf/Inv Cell Count:            6559
  Buf Cell Count:                1496
  Inv Cell Count:                5063
  CT Buf/Inv Cell Count:          543
  Combinational Cell Count:     24216
  Sequential Cell Count:         5387
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    54045.013317
  Noncombinational Area: 37101.999762
  Buf/Inv Area:           6544.672954
  Total Buffer Area:          2042.00
  Total Inverter Area:        4502.68
  Macro/Black Box Area:      0.000000
  Net Area:                848.629393
  Net XLength        :      589053.38
  Net YLength        :      600337.12
  -----------------------------------
  Cell Area:             91147.013079
  Design Area:           91995.642472
  Net Length        :      1189390.50


  Design Rules
  -----------------------------------
  Total Number of Nets:         32239
  Nets With Violations:            10
  Max Trans Violations:             0
  Max Cap Violations:               0
  Max Net Length Violations:       10
  -----------------------------------


  Hostname: vlsi-dist.khu.ac.kr

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:              227.37
  -----------------------------------------
  Overall Compile Time:              230.00
  Overall Compile Wall Clock Time:   230.54

  --------------------------------------------------------------------

  Scenario: func1_wst   WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0  (with Crosstalk delta delays)
  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0  (with Crosstalk delta delays)


  Scenario: func1_wst  (Hold)  WNS: 0.08  TNS: 2.06  Number of Violating Paths: 97  (with Crosstalk delta delays)
  Design (Hold)  WNS: 0.08  TNS: 2.06  Number of Violating Paths: 97  (with Crosstalk delta delays)

  --------------------------------------------------------------------



ROPT:    (SETUP) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    (HOLD) WNS: 0.0804 TNS: 2.0555  Number of Violating Path: 97
ROPT:    Number of DRC Violating Nets: 10
ROPT:    Number of Route Violation: 7 
1
# Use non-timing driven Duo. If not, runtime will be increased.
set_route_zrt_global_options -timing_driven false
1
set_route_zrt_track_options  -timing_driven false
1
set_route_zrt_detail_options -timing_driven false
1
# Insert duovia
insert_zrt_redundant_vias
Cell Min-Routing-Layer = MET1
Cell Max-Routing-Layer = MET4
Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_mode                          :	 reserve_space       
-connect_within_pins_by_layer_name                      :	 {{MET1 via_wire_standard_cell_pins} }
-dbin_list_of_nets                                      :	 {}                  
-extraction_mode                                        :	 parallel            
-reshield_modified_nets                                 :	 reshield            
-verbose_level                                          :	 0                   
-wide_macro_pin_as_fat_wire                             :	 true                

Printing options for 'set_route_zrt_detail_options'
-antenna                                                :	 false               
-default_gate_size                                      :	 0.020000            
-repair_shorts_over_macros_effort_level                 :	 low                 
-timing_driven                                          :	 false               
-use_default_width_for_min_area_min_len_stub            :	 true                

[Dr init] Elapsed real time: 0:00:03 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:03
[Dr init] Stage (MB): Used   77  Alloctr   76  Proc    0 
[Dr init] Total (MB): Used  100  Alloctr  101  Proc 2724 

Redundant via optimization will attempt to replace the following vias: 

       VIA12    ->  VIA12_2x1     VIA12_2x1(r)  VIA12_1x2     VIA12_1x2(r)

       VIA12(r) ->  VIA12_2x1     VIA12_2x1(r)  VIA12_1x2     VIA12_1x2(r)

       VIA23    ->  VIA23_1x2     VIA23_1x2(r)  VIA23_2x1     VIA23_2x1(r)

       VIA23(r) ->  VIA23_1x2     VIA23_1x2(r)  VIA23_2x1     VIA23_2x1(r)

       VIA34    ->  VIA34_2x1     VIA34_2x1(r)  VIA34_1x2     VIA34_1x2(r)

       VIA34(r) ->  VIA34_2x1     VIA34_2x1(r)  VIA34_1x2     VIA34_1x2(r)

       VIA45    ->  VIA45_1x2     VIA45_1x2(r)  VIA45_2x1     VIA45_2x1(r)

       VIA45(r) ->  VIA45_1x2     VIA45_1x2(r)  VIA45_2x1     VIA45_2x1(r)

       VIA56    ->  VIA56_2x1     VIA56_2x1(r)  VIA56_1x2     VIA56_1x2(r)

       VIA56(r) ->  VIA56_2x1     VIA56_2x1(r)  VIA56_1x2     VIA56_1x2(r)



	There were 69595 out of 103786 pins with no spots.

[Technology Processing] Elapsed real time: 0:00:03 
[Technology Processing] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:03
[Technology Processing] Stage (MB): Used   77  Alloctr   76  Proc    0 
[Technology Processing] Total (MB): Used  100  Alloctr  101  Proc 2724 

Begin Redundant via insertion ...

Routed	2/100 Partitions, Violations =	7
Routed	3/100 Partitions, Violations =	7
Routed	5/100 Partitions, Violations =	7
Routed	6/100 Partitions, Violations =	7
Routed	7/100 Partitions, Violations =	7
Routed	8/100 Partitions, Violations =	7
Routed	11/100 Partitions, Violations =	7
Routed	12/100 Partitions, Violations =	7
Routed	13/100 Partitions, Violations =	7
Routed	14/100 Partitions, Violations =	7
Routed	15/100 Partitions, Violations =	7
Routed	16/100 Partitions, Violations =	7
Routed	17/100 Partitions, Violations =	7
Routed	18/100 Partitions, Violations =	7
Routed	19/100 Partitions, Violations =	7
Routed	21/100 Partitions, Violations =	7
Routed	22/100 Partitions, Violations =	7
Routed	23/100 Partitions, Violations =	7
Routed	24/100 Partitions, Violations =	7
Routed	25/100 Partitions, Violations =	7
Routed	26/100 Partitions, Violations =	7
Routed	27/100 Partitions, Violations =	7
Routed	28/100 Partitions, Violations =	7
Routed	29/100 Partitions, Violations =	7
Routed	31/100 Partitions, Violations =	7
Routed	32/100 Partitions, Violations =	7
Routed	33/100 Partitions, Violations =	7
Routed	34/100 Partitions, Violations =	7
Routed	35/100 Partitions, Violations =	7
Routed	36/100 Partitions, Violations =	7
Routed	37/100 Partitions, Violations =	7
Routed	38/100 Partitions, Violations =	7
Routed	39/100 Partitions, Violations =	7
Routed	40/100 Partitions, Violations =	7
Routed	42/100 Partitions, Violations =	7
Routed	43/100 Partitions, Violations =	7
Routed	44/100 Partitions, Violations =	7
Routed	45/100 Partitions, Violations =	7
Routed	46/100 Partitions, Violations =	7
Routed	47/100 Partitions, Violations =	7
Routed	48/100 Partitions, Violations =	7
Routed	49/100 Partitions, Violations =	7
Routed	52/100 Partitions, Violations =	7
Routed	53/100 Partitions, Violations =	7
Routed	54/100 Partitions, Violations =	7
Routed	55/100 Partitions, Violations =	8
Routed	56/100 Partitions, Violations =	7
Routed	57/100 Partitions, Violations =	7
Routed	58/100 Partitions, Violations =	7
Routed	59/100 Partitions, Violations =	7
Routed	60/100 Partitions, Violations =	7
Routed	62/100 Partitions, Violations =	7
Routed	63/100 Partitions, Violations =	7
Routed	64/100 Partitions, Violations =	7
Routed	65/100 Partitions, Violations =	7
Routed	66/100 Partitions, Violations =	7
Routed	67/100 Partitions, Violations =	7
Routed	68/100 Partitions, Violations =	7
Routed	69/100 Partitions, Violations =	7
Routed	71/100 Partitions, Violations =	15
Routed	72/100 Partitions, Violations =	15
Routed	73/100 Partitions, Violations =	15
Routed	74/100 Partitions, Violations =	15
Routed	75/100 Partitions, Violations =	15
Routed	76/100 Partitions, Violations =	15
Routed	77/100 Partitions, Violations =	15
Routed	78/100 Partitions, Violations =	15
Routed	79/100 Partitions, Violations =	15
Routed	82/100 Partitions, Violations =	15
Routed	83/100 Partitions, Violations =	15
Routed	84/100 Partitions, Violations =	15
Routed	85/100 Partitions, Violations =	15
Routed	86/100 Partitions, Violations =	15
Routed	87/100 Partitions, Violations =	15
Routed	88/100 Partitions, Violations =	15
Routed	89/100 Partitions, Violations =	15
Routed	95/100 Partitions, Violations =	15
Routed	97/100 Partitions, Violations =	15
Routed	99/100 Partitions, Violations =	15

RedundantVia finished with 15 violations


DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	15
	Diff net spacing : 5
	Less than minimum area : 2
	Short : 8


Total Wire Length =                    1165951 micron
Total Number of Contacts =             253462
Total Number of Wires =                211636
Total Number of PtConns =              690
Total Number of Routed Wires =       211636
Total Routed Wire Length =           1165775 micron
Total Number of Routed Contacts =       253462
	Layer           MET1 :      57802 micron
	Layer           MET2 :     359248 micron
	Layer           MET3 :     506004 micron
	Layer           MET4 :     242896 micron
	Layer           MET5 :          0 micron
	Layer           MET6 :          0 micron
	Via           FVIA45 :          1
	Via            VIA34 :        319
	Via        VIA34_2x1 :      27189
	Via   VIA34(rot)_1x2 :         21
	Via   VIA34(rot)_2x1 :          7
	Via        VIA34_1x2 :       3440
	Via            VIA23 :       2516
	Via       VIA23(rot) :          1
	Via        VIA23_1x2 :      77158
	Via   VIA23(rot)_2x1 :         32
	Via   VIA23(rot)_1x2 :        326
	Via        VIA23_2x1 :      26572
	Via            VIA12 :      75949
	Via       VIA12(rot) :       3173
	Via        VIA12_2x1 :       5319
	Via   VIA12(rot)_1x2 :      10504
	Via   VIA12(rot)_2x1 :       1750
	Via        VIA12_1x2 :      19185

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 67.66% (171504 / 253462 vias)
 
    Layer VIA1       = 31.72% (36758  / 115880  vias)
        Weight 1     = 31.72% (36758   vias)
        Un-optimized = 68.28% (79122   vias)
    Layer VIA2       = 97.64% (104088 / 106605  vias)
        Weight 1     = 97.64% (104088  vias)
        Un-optimized =  2.36% (2517    vias)
    Layer VIA3       = 98.97% (30657  / 30976   vias)
        Weight 1     = 98.97% (30657   vias)
        Un-optimized =  1.03% (319     vias)
    Layer VIA4       = 100.00% (1      / 1       vias)
        Weight 1     = 100.00% (1       vias)
        Un-optimized =  0.00% (0       vias)
 
  Total double via conversion rate    = 67.66% (171503 / 253462 vias)
 
    Layer VIA1       = 31.72% (36758  / 115880  vias)
    Layer VIA2       = 97.64% (104088 / 106605  vias)
    Layer VIA3       = 98.97% (30657  / 30976   vias)
    Layer VIA4       =  0.00% (0      / 1       vias)
 
  The optimized via conversion rate based on total routed via count = 67.66% (171504 / 253462 vias)
 
    Layer VIA1       = 31.72% (36758  / 115880  vias)
        Weight 1     = 31.72% (36758   vias)
        Un-optimized = 68.28% (79122   vias)
    Layer VIA2       = 97.64% (104088 / 106605  vias)
        Weight 1     = 97.64% (104088  vias)
        Un-optimized =  2.36% (2517    vias)
    Layer VIA3       = 98.97% (30657  / 30976   vias)
        Weight 1     = 98.97% (30657   vias)
        Un-optimized =  1.03% (319     vias)
    Layer VIA4       = 100.00% (1      / 1       vias)
        Weight 1     = 100.00% (1       vias)
        Un-optimized =  0.00% (0       vias)
 

[RedundantVia] Elapsed real time: 0:00:24 
[RedundantVia] Elapsed cpu  time: sys=0:00:00 usr=0:00:24 total=0:00:24
[RedundantVia] Stage (MB): Used   85  Alloctr   84  Proc    0 
[RedundantVia] Total (MB): Used  108  Alloctr  109  Proc 2724 

Begin DRC fixing ...

[Dr init] Elapsed real time: 0:00:24 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:24 total=0:00:24
[Dr init] Stage (MB): Used   85  Alloctr   84  Proc    0 
[Dr init] Total (MB): Used  108  Alloctr  109  Proc 2724 
Total number of nets = 32005, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 1: non-uniform partition
Routed	1/1 Partitions, Violations =	15

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	15
	Diff net spacing : 5
	Less than minimum area : 2
	Short : 8

[Iter 1] Elapsed real time: 0:00:24 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:24 total=0:00:24
[Iter 1] Stage (MB): Used   93  Alloctr   91  Proc    0 
[Iter 1] Total (MB): Used  115  Alloctr  117  Proc 2724 

End DR iteration 1 with 1 parts

Information: Merged away 8 aligned/redundant DRCs. (ZRT-305)
[DR] Elapsed real time: 0:00:24 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:24 total=0:00:24
[DR] Stage (MB): Used   81  Alloctr   80  Proc    0 
[DR] Total (MB): Used  104  Alloctr  105  Proc 2724 

Redundant via insertion finished with 0 open nets, of which 0 are frozen

Redundant via insertion finished with 7 violations

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	7
	Diff net spacing : 1
	Less than minimum area : 2
	Short : 4



Total Wire Length =                    1165951 micron
Total Number of Contacts =             253462
Total Number of Wires =                211638
Total Number of PtConns =              690
Total Number of Routed Wires =       211638
Total Routed Wire Length =           1165775 micron
Total Number of Routed Contacts =       253462
	Layer           MET1 :      57802 micron
	Layer           MET2 :     359248 micron
	Layer           MET3 :     506004 micron
	Layer           MET4 :     242896 micron
	Layer           MET5 :          0 micron
	Layer           MET6 :          0 micron
	Via           FVIA45 :          1
	Via            VIA34 :        319
	Via        VIA34_2x1 :      27189
	Via   VIA34(rot)_1x2 :         21
	Via   VIA34(rot)_2x1 :          7
	Via        VIA34_1x2 :       3440
	Via            VIA23 :       2516
	Via       VIA23(rot) :          1
	Via        VIA23_1x2 :      77158
	Via   VIA23(rot)_2x1 :         32
	Via   VIA23(rot)_1x2 :        326
	Via        VIA23_2x1 :      26572
	Via            VIA12 :      75949
	Via       VIA12(rot) :       3173
	Via        VIA12_2x1 :       5319
	Via   VIA12(rot)_1x2 :      10504
	Via   VIA12(rot)_2x1 :       1750
	Via        VIA12_1x2 :      19185

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 67.66% (171504 / 253462 vias)
 
    Layer VIA1       = 31.72% (36758  / 115880  vias)
        Weight 1     = 31.72% (36758   vias)
        Un-optimized = 68.28% (79122   vias)
    Layer VIA2       = 97.64% (104088 / 106605  vias)
        Weight 1     = 97.64% (104088  vias)
        Un-optimized =  2.36% (2517    vias)
    Layer VIA3       = 98.97% (30657  / 30976   vias)
        Weight 1     = 98.97% (30657   vias)
        Un-optimized =  1.03% (319     vias)
    Layer VIA4       = 100.00% (1      / 1       vias)
        Weight 1     = 100.00% (1       vias)
        Un-optimized =  0.00% (0       vias)
 
  Total double via conversion rate    = 67.66% (171503 / 253462 vias)
 
    Layer VIA1       = 31.72% (36758  / 115880  vias)
    Layer VIA2       = 97.64% (104088 / 106605  vias)
    Layer VIA3       = 98.97% (30657  / 30976   vias)
    Layer VIA4       =  0.00% (0      / 1       vias)
 
  The optimized via conversion rate based on total routed via count = 67.66% (171504 / 253462 vias)
 
    Layer VIA1       = 31.72% (36758  / 115880  vias)
        Weight 1     = 31.72% (36758   vias)
        Un-optimized = 68.28% (79122   vias)
    Layer VIA2       = 97.64% (104088 / 106605  vias)
        Weight 1     = 97.64% (104088  vias)
        Un-optimized =  2.36% (2517    vias)
    Layer VIA3       = 98.97% (30657  / 30976   vias)
        Weight 1     = 98.97% (30657   vias)
        Un-optimized =  1.03% (319     vias)
    Layer VIA4       = 100.00% (1      / 1       vias)
        Weight 1     = 100.00% (1       vias)
        Un-optimized =  0.00% (0       vias)
 

Total number of nets = 32005
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 7
Total number of antenna violations = antenna checking not active
Total number of voltage-area violations = no voltage-areas defined
Updating the database ...
Information: RC extraction has been freed. (PSYN-503)
1
# To fix antenna violations
set_route_zrt_detail_options -antenna true -insert_diodes_during_routing true 	-diode_libcell_names diode_cell_hd
1
# Use timing driven SnR.
set_route_zrt_global_options -timing_driven true
1
set_route_zrt_track_options  -timing_driven true
1
set_route_zrt_detail_options -timing_driven true
1
# Search & Repair
verify_zrt_route
Found antenna rule mode 1, diode mode 2:
	metal ratio 100, cut ratio 20,metal gate diffusion length based ratio 0 cut gate length based ratio 0	metal pratio 0, cut pratio 0, metal gate diffusion length based pratio 0, cut gate diffusion length based pratio 0	metal nratio 0, cut nratio 0, metal nratio 0, cut nratio 0
	layer MET1: max ratio 100 max pratio 2.14748e+09 max nratio 2.14748e+09	layer MET1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 400 3700}
	layer MET2: max ratio 100 max pratio 2.14748e+09 max nratio 2.14748e+09	layer MET2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 400 3700}
	layer MET3: max ratio 100 max pratio 2.14748e+09 max nratio 2.14748e+09	layer MET3: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 400 3700}
	layer MET4: max ratio 100 max pratio 2.14748e+09 max nratio 2.14748e+09	layer MET4: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 8000 50000}
	layer VIA1: max ratio 5 max pratio 2.14748e+09 max nratio 2.14748e+09	layer VIA1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 83.33 75}
	layer VIA2: max ratio 5 max pratio 2.14748e+09 max nratio 2.14748e+09	layer VIA2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 83.33 75}
	layer VIA3: max ratio 5 max pratio 2.14748e+09 max nratio 2.14748e+09	layer VIA3: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 83.33 75}
Cell Min-Routing-Layer = MET1
Cell Max-Routing-Layer = MET4


Start checking for open nets ... 

Total number of nets = 32005, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen

Check 32005 nets, 0 have Errors

[CHECK OPEN NETS] Elapsed real time: 0:00:00 
[CHECK OPEN NETS] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[CHECK OPEN NETS] Stage (MB): Used    0  Alloctr    0  Proc    0 
[CHECK OPEN NETS] Total (MB): Used   93  Alloctr   94  Proc 2724 
Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_mode                          :	 reserve_space       
-connect_within_pins_by_layer_name                      :	 {{MET1 via_wire_standard_cell_pins} }
-dbin_list_of_nets                                      :	 {}                  
-extraction_mode                                        :	 parallel            
-reshield_modified_nets                                 :	 reshield            
-verbose_level                                          :	 0                   
-wide_macro_pin_as_fat_wire                             :	 true                

Printing options for 'set_route_zrt_detail_options'
-antenna                                                :	 true                
-default_gate_size                                      :	 0.020000            
-diode_libcell_names                                    :	 {{diode_cell_hd} }  
-insert_diodes_during_routing                           :	 true                
-repair_shorts_over_macros_effort_level                 :	 low                 
-timing_driven                                          :	 true                
-use_default_width_for_min_area_min_len_stub            :	 true                

*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 1; diode mode 2
      Metal lay (MET1)0; maxRatio 100.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 400.000 3700.000 0.000)
      Cut lay (VIA1)1; maxRatio 5.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 83.330 75.000 0.000)
      Metal lay (MET2)1; maxRatio 100.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 400.000 3700.000 0.000)
      Cut lay (VIA2)2; maxRatio 5.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 83.330 75.000 0.000)
      Metal lay (MET3)2; maxRatio 100.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 400.000 3700.000 0.000)
      Cut lay (VIA3)3; maxRatio 5.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 83.330 75.000 0.000)
      Metal lay (MET4)3; maxRatio 100.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 8000.000 50000.000 0.000)
      Cut lay (VIA4)4; maxRatio 20.000 maxPRatio 2147483647.000 maxNRatio 2147483647.000
      Metal lay (MET5)4; maxRatio 100.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000
      Cut lay (VIA5)5; maxRatio 20.000 maxPRatio 2147483647.000 maxNRatio 2147483647.000
      Metal lay (MET6)5; maxRatio 100.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000
  Accumulate from metal to cut == false
  Accumulate from cut to metal == false
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Warning: Skipping antenna analysis for net i_CLK. The pin i_CLK on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net i_RSTN. The pin i_RSTN on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net MPR121_SDA. The pin MPR121_SDA on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net MPR121_SCL. The pin MPR121_SCL on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net UART_RXD. The pin UART_RXD on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADS1292_DRDY. The pin ADS1292_DRDY on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADS1292_MISO. The pin ADS1292_MISO on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Skipping antenna analysis for 7 nets as they don't have enough gate area info.

Begin full DRC check ...

Information: Using 1 threads for routing. (ZRT-444)
Checked	2/100 Partitions, Violations =	0
Checked	5/100 Partitions, Violations =	0
Checked	8/100 Partitions, Violations =	0
Checked	12/100 Partitions, Violations =	0
Checked	16/100 Partitions, Violations =	0
Checked	21/100 Partitions, Violations =	0
Checked	24/100 Partitions, Violations =	0
Checked	28/100 Partitions, Violations =	0
Checked	32/100 Partitions, Violations =	0
Checked	36/100 Partitions, Violations =	0
Checked	42/100 Partitions, Violations =	0
Checked	44/100 Partitions, Violations =	0
Checked	48/100 Partitions, Violations =	0
Checked	52/100 Partitions, Violations =	0
Checked	56/100 Partitions, Violations =	0
Checked	62/100 Partitions, Violations =	0
Checked	64/100 Partitions, Violations =	0
Checked	68/100 Partitions, Violations =	0
Checked	72/100 Partitions, Violations =	15
Checked	76/100 Partitions, Violations =	15
Checked	82/100 Partitions, Violations =	15
Checked	84/100 Partitions, Violations =	15
Checked	88/100 Partitions, Violations =	15
[DRC CHECK] Elapsed real time: 0:00:12 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:12 total=0:00:12
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used  110  Alloctr  112  Proc 2724 
Start net based rule analysis
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_lpf/add/n256; Net top lay MET3
	ICell khu_sensor_top/ads1292_filter/iir_lpf/add/o_Z_reg_30_; master port D
		Antenna/diode mode 1/2; wlay MET3; gArea 0.08600000; allowed ratio/ratio 100.00000000/329.34884644
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/mult_2/n91; Net top lay MET3
	ICell khu_sensor_top/ads1292_filter/iir_notch/mult_2/z_reg_6_; master port CRN
		Antenna/diode mode 1/2; wlay MET3; gArea 0.08100000; allowed ratio/ratio 100.00000000/108.59259033
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/add_1/n124; Net top lay MET2
	ICell khu_sensor_top/ads1292_filter/iir_notch/add_1/a_s_reg; master port D
		Antenna/diode mode 1/2; wlay MET2; gArea 0.08700000; allowed ratio/ratio 100.00000000/105.63218689
Antenna DRC for net khu_sensor_top/ads1292_filter/converter_i2f/n103; Net top lay MET3
	ICell khu_sensor_top/ads1292_filter/converter_i2f/icc_cpts49; master port A
		Antenna/diode mode 1/2; wlay MET3; gArea 0.10500000; allowed ratio/ratio 100.00000000/120.53333282
Antenna DRC for net khu_sensor_top/ads1292_filter/n413; Net top lay MET4
	ICell khu_sensor_top/ads1292_filter/r_converter_f2i_a_reg_4_; master port D
		Antenna/diode mode 1/2; wlay MET3; gArea 0.09200000; allowed ratio/ratio 100.00000000/112.73912811
Antenna DRC for net khu_sensor_top/w_CLOCK_HALF_G4B4I1; Net top lay MET4
	ICell khu_sensor_top/sensor_core/clk_gate_r_ads_second_param_reg_0/latch; master port CK
		Antenna/diode mode 1/2; wlay MET3; gArea 0.08600000; allowed ratio/ratio 100.00000000/136.18605042
Antenna DRC for net khu_sensor_top/w_clk_p_G2B8I7; Net top lay MET4
	ICell khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_sum_reg_0/latch; master port CK
		Antenna/diode mode 1/2; wlay MET3; gArea 0.08600000; allowed ratio/ratio 100.00000000/100.04650879
Antenna DRC for net khu_sensor_top/w_clk_p_G2B8I9; Net top lay MET4
	ICell khu_sensor_top/ads1292_filter/iir_hpf/mult/clk_gate_z_e_reg_0/latch; master port CK
		Antenna/diode mode 1/2; wlay MET3; gArea 0.08600000; allowed ratio/ratio 100.00000000/170.60464478
Antenna DRC for net khu_sensor_top/ads1292_filter/w_clk_p_G2B8I3; Net top lay MET4
	ICell khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_sum_reg_0/latch; master port CK
		Antenna/diode mode 1/2; wlay MET3; gArea 0.08600000; allowed ratio/ratio 100.00000000/188.11627197
	ICell khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_b_reg/latch; master port CK
		Antenna/diode mode 1/2; wlay MET3; gArea 0.08600000; allowed ratio/ratio 100.00000000/105.51162720
Antenna DRC for net khu_sensor_top/ads1292_filter/w_clk_p_G2B8I6; Net top lay MET4
	ICell khu_sensor_top/ads1292_filter/iir_notch/mult_2/clk_gate_a_e_reg/latch; master port CK
		Antenna/diode mode 1/2; wlay MET3; gArea 0.08600000; allowed ratio/ratio 100.00000000/466.04650879
	ICell khu_sensor_top/ads1292_filter/clk_gate_r_counter_reg_0/latch; master port CK
		Antenna/diode mode 1/2; wlay MET3; gArea 0.08600000; allowed ratio/ratio 100.00000000/145.81394958
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/n393; Net top lay MET4
	ICell khu_sensor_top/ads1292_filter/iir_notch/U1242; master port B
		Antenna/diode mode 1/2; wlay MET3; gArea 0.08700000; allowed ratio/ratio 100.00000000/396.00000000
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/n297; Net top lay MET3
	ICell khu_sensor_top/ads1292_filter/iir_notch/icc_place205; master port A
		Antenna/diode mode 1/2; wlay MET3; gArea 0.13800000; allowed ratio/ratio 100.00000000/107.10144806
Antenna DRC for net n16; Net top lay MET4
	ICell pad46; master port TN
		Antenna/diode mode 1/2; wlay MET4; gArea 0.15800001; allowed ratio/ratio 100.00000000/165.25315857
	ICell icc_place15; master port A
		Antenna/diode mode 1/2; wlay MET4; gArea 0.15800001; allowed ratio/ratio 100.00000000/165.25315857
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_lpf/n1132; Net top lay MET3
	ICell khu_sensor_top/ads1292_filter/iir_lpf/r_add_B_reg_26_; master port D
		Antenna/diode mode 1/2; wlay MET3; gArea 0.09200000; allowed ratio/ratio 100.00000000/107.32608795
Antenna DRC for net khu_sensor_top/ads1292_filter/w_iir_lpf_y[9]; Net top lay MET4
	ICell khu_sensor_top/ads1292_filter/iir_lpf/icc_cpts189; master port A
		Antenna/diode mode 1/2; wlay MET3; gArea 0.10500000; allowed ratio/ratio 100.00000000/199.58094788
Antenna DRC for net khu_sensor_top/ads1292_filter/w_iir_lpf_y[2]; Net top lay MET4
	ICell khu_sensor_top/ads1292_filter/iir_lpf/U456; master port D
		Antenna/diode mode 1/2; wlay MET3; gArea 0.14800000; allowed ratio/ratio 100.00000000/110.18918610
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_lpf/r_add_A[21]; Net top lay MET3
	ICell khu_sensor_top/ads1292_filter/iir_lpf/add/icc_place79; master port A
		Antenna/diode mode 1/2; wlay MET3; gArea 0.08600000; allowed ratio/ratio 100.00000000/123.44186401
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A[9]; Net top lay MET2
	ICell khu_sensor_top/ads1292_filter/iir_lpf/mult_1/a_reg_9_; master port D
		Antenna/diode mode 1/2; wlay MET2; gArea 0.08600000; allowed ratio/ratio 100.00000000/136.95349121
Antenna DRC for net khu_sensor_top/ads1292_controller/n494; Net top lay MET4
	ICell khu_sensor_top/ads1292_controller/icc_cpts1; master port A
		Antenna/diode mode 1/2; wlay MET3; gArea 0.08600000; allowed ratio/ratio 100.00000000/119.48837280
Antenna DRC for net khu_sensor_top/ads1292_filter/w_iir_notch_y[0]; Net top lay MET3
	ICell khu_sensor_top/ads1292_filter/icc_place4; master port A
		Antenna/diode mode 1/2; wlay MET2; gArea 0.08600000; allowed ratio/ratio 100.00000000/146.72093201
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/n1994; Net top lay MET4
	ICell khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_B_reg_4_; master port D
		Antenna/diode mode 1/2; wlay MET4; gArea 0.09200000; allowed ratio/ratio 100.00000000/102.39130402
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/n1991; Net top lay MET4
	ICell khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_B_reg_7_; master port D
		Antenna/diode mode 1/2; wlay MET4; gArea 0.09200000; allowed ratio/ratio 100.00000000/100.65217590
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/r_x_data[31]; Net top lay MET4
	ICell khu_sensor_top/ads1292_filter/iir_notch/icc_place259; master port A
		Antenna/diode mode 1/2; wlay MET2; gArea 0.08600000; allowed ratio/ratio 100.00000000/208.37208557
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/r_x_data[23]; Net top lay MET4
	ICell khu_sensor_top/ads1292_filter/iir_notch/icc_place322; master port A
		Antenna/diode mode 1/2; wlay MET2; gArea 0.08600000; allowed ratio/ratio 100.00000000/147.18605042
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/r_x_data[46]; Net top lay MET4
	ICell khu_sensor_top/ads1292_filter/iir_notch/icc_place133; master port A
		Antenna/diode mode 1/2; wlay MET3; gArea 0.08600000; allowed ratio/ratio 100.00000000/108.93022919
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/r_x_data[44]; Net top lay MET3
	ICell khu_sensor_top/ads1292_filter/iir_notch/U696; master port A
		Antenna/diode mode 1/2; wlay MET3; gArea 0.23999999; allowed ratio/ratio 100.00000000/104.06666565
	ICell khu_sensor_top/ads1292_filter/iir_notch/r_x_data_reg_76_; master port D
		Antenna/diode mode 1/2; wlay MET3; gArea 0.23999999; allowed ratio/ratio 100.00000000/104.06666565
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/n2116; Net top lay MET3
	ICell khu_sensor_top/ads1292_filter/iir_notch/r_add_2_B_reg_19_; master port D
		Antenna/diode mode 1/2; wlay MET3; gArea 0.09200000; allowed ratio/ratio 100.00000000/228.52174377
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/r_x_data[78]; Net top lay MET3
	ICell khu_sensor_top/ads1292_filter/iir_notch/icc_cpts328; master port A
		Antenna/diode mode 1/2; wlay MET2; gArea 0.10500000; allowed ratio/ratio 100.00000000/110.85713959
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/w_add_1_Z[14]; Net top lay MET4
	ICell khu_sensor_top/ads1292_filter/iir_notch/icc_place236; master port A
		Antenna/diode mode 1/2; wlay MET3; gArea 0.13800000; allowed ratio/ratio 100.00000000/117.76811218
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/w_add_1_Z[5]; Net top lay MET3
	ICell khu_sensor_top/ads1292_filter/iir_notch/icc_place156; master port A
		Antenna/diode mode 1/2; wlay MET3; gArea 0.13800000; allowed ratio/ratio 100.00000000/160.02899170
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/w_add_1_Z[13]; Net top lay MET3
	ICell khu_sensor_top/ads1292_filter/iir_notch/icc_place178; master port A
		Antenna/diode mode 1/2; wlay MET3; gArea 0.13800000; allowed ratio/ratio 100.00000000/101.36231995
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/n886; Net top lay MET3
	ICell khu_sensor_top/ads1292_filter/iir_notch/r_x_data_reg_104_; master port D
		Antenna/diode mode 1/2; wlay MET3; gArea 0.09200000; allowed ratio/ratio 100.00000000/129.52174377
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/w_add_2_Z[5]; Net top lay MET4
	ICell khu_sensor_top/ads1292_filter/iir_notch/icc_place141; master port A
		Antenna/diode mode 1/2; wlay MET3; gArea 0.13800000; allowed ratio/ratio 100.00000000/143.40579224
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/r_add_2_B[21]; Net top lay MET3
	ICell khu_sensor_top/ads1292_filter/iir_notch/add_2/b_reg_21_; master port D
		Antenna/diode mode 1/2; wlay MET3; gArea 0.08600000; allowed ratio/ratio 100.00000000/117.58139801
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/r_add_2_B[27]; Net top lay MET3
	ICell khu_sensor_top/ads1292_filter/iir_notch/add_2/b_reg_27_; master port D
		Antenna/diode mode 1/2; wlay MET3; gArea 0.08600000; allowed ratio/ratio 100.00000000/101.76744080
Antenna DRC for net khu_sensor_top/ads1292_filter/converter_i2f/n45; Net top lay MET3
	ICell khu_sensor_top/ads1292_filter/converter_i2f/z_reg_21_; master port D
		Antenna/diode mode 1/2; wlay MET3; gArea 0.08600000; allowed ratio/ratio 100.00000000/121.44186401
Antenna DRC for net khu_sensor_top/ads1292_filter/converter_i2f/n48; Net top lay MET4
	ICell khu_sensor_top/ads1292_filter/converter_i2f/z_reg_14_; master port D
		Antenna/diode mode 1/2; wlay MET3; gArea 0.08600000; allowed ratio/ratio 100.00000000/106.44186401
Antenna DRC for net khu_sensor_top/ads1292_filter/converter_i2f/n50; Net top lay MET3
	ICell khu_sensor_top/ads1292_filter/converter_i2f/z_reg_13_; master port D
		Antenna/diode mode 1/2; wlay MET3; gArea 0.08600000; allowed ratio/ratio 100.00000000/105.16278839
Antenna DRC for net khu_sensor_top/ads1292_filter/converter_i2f/n51; Net top lay MET3
	ICell khu_sensor_top/ads1292_filter/converter_i2f/z_reg_17_; master port D
		Antenna/diode mode 1/2; wlay MET3; gArea 0.08600000; allowed ratio/ratio 100.00000000/181.79069519
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/r_mult_1_B[20]; Net top lay MET3
	ICell khu_sensor_top/ads1292_filter/iir_notch/mult_1/icc_place72; master port A
		Antenna/diode mode 1/2; wlay MET3; gArea 0.08600000; allowed ratio/ratio 100.00000000/124.27906799
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/r_mult_1_A[6]; Net top lay MET3
	ICell khu_sensor_top/ads1292_filter/iir_notch/mult_1/icc_place50; master port A
		Antenna/diode mode 1/2; wlay MET3; gArea 0.08600000; allowed ratio/ratio 100.00000000/103.90697479
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/r_mult_1_A[22]; Net top lay MET4
	ICell khu_sensor_top/ads1292_filter/iir_notch/mult_1/icc_place33; master port A
		Antenna/diode mode 1/2; wlay MET3; gArea 0.08600000; allowed ratio/ratio 100.00000000/114.37209320
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_B[18]; Net top lay MET3
	ICell khu_sensor_top/ads1292_filter/iir_notch/mult_2/icc_place7; master port A
		Antenna/diode mode 1/2; wlay MET3; gArea 0.08600000; allowed ratio/ratio 100.00000000/109.58139801
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_B[15]; Net top lay MET4
	ICell khu_sensor_top/ads1292_filter/iir_notch/mult_2/icc_place10; master port A
		Antenna/diode mode 1/2; wlay MET3; gArea 0.08600000; allowed ratio/ratio 100.00000000/118.37209320
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/mult_3/z[4]; Net top lay MET4
	ICell khu_sensor_top/ads1292_filter/iir_notch/mult_3/o_Z_reg_4_; master port D
		Antenna/diode mode 1/2; wlay MET3; gArea 0.08600000; allowed ratio/ratio 100.00000000/113.20930481
		Antenna/diode mode 1/2; wlay MET4; gArea 0.08600000; allowed ratio/ratio 100.00000000/118.37209320
Antenna DRC for net khu_sensor_top/ads1292_filter/w_iir_hpf_y[2]; Net top lay MET3
	ICell khu_sensor_top/ads1292_filter/r_converter_f2i_a_reg_2_; master port D
		Antenna/diode mode 1/2; wlay MET2; gArea 0.09200000; allowed ratio/ratio 100.00000000/136.36956787
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_hpf/n349; Net top lay MET3
	ICell khu_sensor_top/ads1292_filter/iir_hpf/r_mult_B_reg_14_; master port D
		Antenna/diode mode 1/2; wlay MET3; gArea 0.09200000; allowed ratio/ratio 100.00000000/101.21739197
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_hpf/n382; Net top lay MET3
	ICell khu_sensor_top/ads1292_filter/iir_hpf/r_add_B_reg_14_; master port D
		Antenna/diode mode 1/2; wlay MET3; gArea 0.09200000; allowed ratio/ratio 100.00000000/100.86956787
Antenna DRC for net khu_sensor_top/ads1292_filter/w_iir_hpf_y[31]; Net top lay MET4
	ICell khu_sensor_top/ads1292_filter/r_converter_f2i_a_reg_31_; master port D
		Antenna/diode mode 1/2; wlay MET2; gArea 0.09200000; allowed ratio/ratio 100.00000000/180.10868835
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_hpf/add/n1461; Net top lay MET4
	ICell khu_sensor_top/ads1292_filter/iir_hpf/add/z_reg_17_; master port D
		Antenna/diode mode 1/2; wlay MET2; gArea 0.08600000; allowed ratio/ratio 100.00000000/109.62790680
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_hpf/add/n178; Net top lay MET4
	ICell khu_sensor_top/ads1292_filter/iir_hpf/add/o_Z_reg_31_; master port D
		Antenna/diode mode 1/2; wlay MET4; gArea 0.08600000; allowed ratio/ratio 100.00000000/117.44186401
Found 55 antenna instance ports
End net based rule analysis
[Antenna analysis] Elapsed real time: 0:00:00 
[Antenna analysis] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Antenna analysis] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Antenna analysis] Total (MB): Used  111  Alloctr  112  Proc 2724 
Information: Merged away 8 aligned/redundant DRCs. (ZRT-305)

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	7
	Diff net spacing : 1
	Less than minimum area : 2
	Short : 4


Total Wire Length =                    1165952 micron
Total Number of Contacts =             253462
Total Number of Wires =                212141
Total Number of PtConns =              710
Total Number of Routed Wires =       212141
Total Routed Wire Length =           1165771 micron
Total Number of Routed Contacts =       253462
	Layer           MET1 :      57802 micron
	Layer           MET2 :     359249 micron
	Layer           MET3 :     506005 micron
	Layer           MET4 :     242896 micron
	Layer           MET5 :          0 micron
	Layer           MET6 :          0 micron
	Via           FVIA45 :          1
	Via            VIA34 :        319
	Via        VIA34_2x1 :      27189
	Via   VIA34(rot)_1x2 :         21
	Via   VIA34(rot)_2x1 :          7
	Via        VIA34_1x2 :       3440
	Via            VIA23 :       2516
	Via       VIA23(rot) :          1
	Via        VIA23_1x2 :      77158
	Via   VIA23(rot)_2x1 :         32
	Via   VIA23(rot)_1x2 :        326
	Via        VIA23_2x1 :      26572
	Via            VIA12 :      75949
	Via       VIA12(rot) :       3173
	Via        VIA12_2x1 :       5319
	Via   VIA12(rot)_1x2 :      10504
	Via   VIA12(rot)_2x1 :       1750
	Via        VIA12_1x2 :      19185

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 67.66% (171504 / 253462 vias)
 
    Layer VIA1       = 31.72% (36758  / 115880  vias)
        Weight 1     = 31.72% (36758   vias)
        Un-optimized = 68.28% (79122   vias)
    Layer VIA2       = 97.64% (104088 / 106605  vias)
        Weight 1     = 97.64% (104088  vias)
        Un-optimized =  2.36% (2517    vias)
    Layer VIA3       = 98.97% (30657  / 30976   vias)
        Weight 1     = 98.97% (30657   vias)
        Un-optimized =  1.03% (319     vias)
    Layer VIA4       = 100.00% (1      / 1       vias)
        Weight 1     = 100.00% (1       vias)
        Un-optimized =  0.00% (0       vias)
 
  Total double via conversion rate    = 67.66% (171503 / 253462 vias)
 
    Layer VIA1       = 31.72% (36758  / 115880  vias)
    Layer VIA2       = 97.64% (104088 / 106605  vias)
    Layer VIA3       = 98.97% (30657  / 30976   vias)
    Layer VIA4       =  0.00% (0      / 1       vias)
 
  The optimized via conversion rate based on total routed via count = 67.66% (171504 / 253462 vias)
 
    Layer VIA1       = 31.72% (36758  / 115880  vias)
        Weight 1     = 31.72% (36758   vias)
        Un-optimized = 68.28% (79122   vias)
    Layer VIA2       = 97.64% (104088 / 106605  vias)
        Weight 1     = 97.64% (104088  vias)
        Un-optimized =  2.36% (2517    vias)
    Layer VIA3       = 98.97% (30657  / 30976   vias)
        Weight 1     = 98.97% (30657   vias)
        Un-optimized =  1.03% (319     vias)
    Layer VIA4       = 100.00% (1      / 1       vias)
        Weight 1     = 100.00% (1       vias)
        Un-optimized =  0.00% (0       vias)
 


Verify Summary:

Total number of nets = 32005, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 7
Total number of antenna violations = 56
Total number of voltage-area violations = no voltage-areas defined
Total number of tie to rail violations = not checked
Total number of tie to rail directly violations = not checked

1
route_zrt_detail -inc true -initial_drc_from_input true

Warning: Pin PAD of reference cell phis_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phic_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phob12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct24_p has no physical location. (APL-028)
  Loading design 'khu_sensor_pad'


Information: Setting a dont_touch attribute on net 'ADS1292_DRDY' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MISO' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_RXD' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_RSTN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/async_rstn_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'MPR121_SDA' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'MPR121_SCL' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_CSN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_START' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_RESET' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MOSI' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_SCLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_TXD' because it is connected to a pad cell. (PSYN-088)


Information: Library Manufacturing Grid(GridResolution) : 10
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 
Warning: Inconsistent library data found for layer GPOLY. (RCEX-018)
Information: Layer MET5 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer MET6 is ignored for resistance and capacitance computation. (RCEX-019)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
EKL_MT: total threadable CPU 7.15 seconds
EKL_MT: elapsed time 7 seconds
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRC. (RCEX-041)
Information: Extraction derate is 125/125(from scenario func1_wst). (RCEX-043)
Information: Extraction derate is 125/125(from scenario funccts_wst). (RCEX-043)
Information: Coupling capacitances are explicitly created. (RCEX-044)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Updating graph... (UID-83)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          true
Timing window analysis for SI:     false
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.37V) above low
                                   0.35 (0.37V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.25
************************************************************

Information: Updating design information... (UID-85)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          true
Timing window analysis for SI:     false
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.37V) above low
                                   0.35 (0.37V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.25
************************************************************

Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : khu_sensor_pad
Scenario(s): func1_wst
Version: N-2017.09
Date   : Thu Nov 19 02:12:33 2020
****************************************

 * Some/all delay information is back-annotated.
	Scenario            : func1_wst
	Parasitic source    : LPE
	Parasitic mode      : RealRC
	Extraction mode     : MIN_MAX
	Extraction derating : 125/125

Information: Percent of Arnoldi-based delays = 94.76% on scenario func1_wst

  Startpoint: khu_sensor_top/ads1292_controller/r_clk_counter_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_controller/clk_gate_r_clk_counter_reg_0/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00      
  clock network delay (propagated)                        3.69       3.69      
  khu_sensor_top/ads1292_controller/r_clk_counter_reg_0_/CK (fd2qd1_hd)
                                                          0.00       3.69 r    1.05
  khu_sensor_top/ads1292_controller/r_clk_counter_reg_0_/Q (fd2qd1_hd)
                                                          0.66 @     4.36 r    1.05
  khu_sensor_top/ads1292_controller/add_x_8/A[0] (ads1292_controller_DW01_inc_0)
                                                          0.00       4.36 r    
  khu_sensor_top/ads1292_controller/add_x_8/U31/CO (had1_hd)
                                                          0.32 @     4.68 r    1.05
  khu_sensor_top/ads1292_controller/add_x_8/U30/CO (had1_hd)
                                                          0.25 @     4.93 r    1.05
  khu_sensor_top/ads1292_controller/add_x_8/U29/CO (had1_hd)
                                                          0.25 @     5.18 r    1.05
  khu_sensor_top/ads1292_controller/add_x_8/U28/CO (had1_hd)
                                                          0.25 @     5.43 r    1.05
  khu_sensor_top/ads1292_controller/add_x_8/U27/CO (had1_hd)
                                                          0.24 @     5.67 r    1.05
  khu_sensor_top/ads1292_controller/add_x_8/U26/CO (had1_hd)
                                                          0.25 @     5.92 r    1.05
  khu_sensor_top/ads1292_controller/add_x_8/U25/CO (had1_hd)
                                                          0.26 @     6.18 r    1.05
  khu_sensor_top/ads1292_controller/add_x_8/U24/CO (had1_hd)
                                                          0.27 @     6.45 r    1.05
  khu_sensor_top/ads1292_controller/add_x_8/U23/CO (had1_hd)
                                                          0.24 @     6.68 r    1.05
  khu_sensor_top/ads1292_controller/add_x_8/U22/CO (had1_hd)
                                                          0.25 @     6.94 r    1.05
  khu_sensor_top/ads1292_controller/add_x_8/U21/CO (had1_hd)
                                                          0.27 @     7.21 r    1.05
  khu_sensor_top/ads1292_controller/add_x_8/U20/CO (had1_hd)
                                                          0.27 @     7.48 r    1.05
  khu_sensor_top/ads1292_controller/add_x_8/U19/CO (had1_hd)
                                                          0.25 @     7.73 r    1.05
  khu_sensor_top/ads1292_controller/add_x_8/U18/CO (had1_hd)
                                                          0.25 @     7.97 r    1.05
  khu_sensor_top/ads1292_controller/add_x_8/U17/CO (had1_hd)
                                                          0.25 @     8.22 r    1.05
  khu_sensor_top/ads1292_controller/add_x_8/U16/CO (had1_hd)
                                                          0.24 @     8.46 r    1.05
  khu_sensor_top/ads1292_controller/add_x_8/U15/CO (had1_hd)
                                                          0.24 @     8.70 r    1.05
  khu_sensor_top/ads1292_controller/add_x_8/U14/CO (had1_hd)
                                                          0.25 @     8.94 r    1.05
  khu_sensor_top/ads1292_controller/add_x_8/U13/CO (had1_hd)
                                                          0.25 @     9.20 r    1.05
  khu_sensor_top/ads1292_controller/add_x_8/U12/CO (had1_hd)
                                                          0.24 @     9.43 r    1.05
  khu_sensor_top/ads1292_controller/add_x_8/U11/S (had1_hd)
                                                          0.30 @     9.73 r    1.05
  khu_sensor_top/ads1292_controller/add_x_8/SUM[21] (ads1292_controller_DW01_inc_0)
                                                          0.00       9.73 r    
  khu_sensor_top/ads1292_controller/U164/Y (scg14d1_hd)
                                                          0.23 @     9.97 r    1.05
  khu_sensor_top/ads1292_controller/clk_gate_r_clk_counter_reg_0/EN (SNPS_CLOCK_GATE_HIGH_ads1292_controller_0)
                                                          0.00       9.97 r    
  khu_sensor_top/ads1292_controller/clk_gate_r_clk_counter_reg_0/latch/EN (cglpd1_hd)
                                                          0.00 @     9.97 r    1.05
  data arrival time                                                  9.97      

  clock clk (rise edge)                                  10.20      10.20      
  clock network delay (propagated)                        2.56      12.76      
  clock reconvergence pessimism                           0.28      13.04      
  clock uncertainty                                      -0.48      12.56      
  khu_sensor_top/ads1292_controller/clk_gate_r_clk_counter_reg_0/latch/CK (cglpd1_hd)
                                                          0.00      12.56 r    
  clock gating setup time                                -0.08      12.49      
  data required time                                                12.49      
  ------------------------------------------------------------------------------------
  data required time                                                12.49      
  data arrival time                                                 -9.97      
  ------------------------------------------------------------------------------------
  slack (MET)                                                        2.52      


  Startpoint: UART_RXD (input port clocked by clk)
  Endpoint: khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_R_reg
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                  10.20      10.20      
  clock network delay (ideal)                             0.75      10.95      
  input external delay                                    0.35      11.30 f    
  UART_RXD (in)                                           0.00      11.30 f    
  pad37/Y (phic_p)                                        1.61 @    12.91 f    1.05
  khu_sensor_top/UART_RXD (khu_sensor_top)                0.00      12.91 f    
  khu_sensor_top/uart_controller/i_UART_RXD (uart_controller)
                                                          0.00      12.91 f    
  khu_sensor_top/uart_controller/uart_rx/i_Rx_Serial (uart_rx)
                                                          0.00      12.91 f    
  khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_R_reg/D (fd3qd1_hd)
                                                          0.01 @    12.93 f    1.05
  data arrival time                                                 12.93      

  clock clk_half (rise edge)                             20.40      20.40      
  clock network delay (propagated)                        1.35      21.75      
  clock reconvergence pessimism                           0.00      21.75      
  clock uncertainty                                      -0.96      20.79      
  khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_R_reg/CK (fd3qd1_hd)
                                                          0.00      20.79 r    
  library setup time                                     -0.08      20.71      
  data required time                                                20.71      
  ------------------------------------------------------------------------------------
  data required time                                                20.71      
  data arrival time                                                -12.93      
  ------------------------------------------------------------------------------------
  slack (MET)                                                        7.78      


  Startpoint: khu_sensor_top/mpr121_controller/i2c_master/scl_o_reg_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MPR121_SCL (output port clocked by clk)
  Scenario: func1_wst
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00      
  clock network delay (propagated)                        3.68       3.68      
  khu_sensor_top/mpr121_controller/i2c_master/scl_o_reg_reg/CK (fd1qd1_hd)
                                                          0.00       3.68 r    1.05
  khu_sensor_top/mpr121_controller/i2c_master/scl_o_reg_reg/Q (fd1qd1_hd)
                                                          0.58 @     4.25 r    1.05
  khu_sensor_top/mpr121_controller/i2c_master/scl_t (i2c_master)
                                                          0.00       4.25 r    
  khu_sensor_top/mpr121_controller/o_I2C_SCL_EN (mpr121_controller)
                                                          0.00       4.25 r    
  khu_sensor_top/MPR121_SCL_EN (khu_sensor_top)           0.00       4.25 r    
  icc_place17/Y (ivd1_hd)                                 0.28 @     4.54 f    1.05
  icc_place18/Y (ivd2_hd)                                 0.62 @     5.16 r    1.05
  pad43/PAD (phbct12_p)                                   3.32 @     8.47 r    1.05
  MPR121_SCL (inout)                                      0.00       8.47 r    
  data arrival time                                                  8.47      

  clock clk (rise edge)                                  10.20      10.20      
  clock network delay (ideal)                             0.75      10.95      
  clock reconvergence pessimism                           0.00      10.95      
  clock uncertainty                                      -0.48      10.47      
  output external delay                                  -0.50       9.97      
  data required time                                                 9.97      
  ------------------------------------------------------------------------------------
  data required time                                                 9.97      
  data arrival time                                                 -8.47      
  ------------------------------------------------------------------------------------
  slack (MET)                                                        1.50      


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/add/a_m_reg_18_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/add/sum_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00      
  clock network delay (propagated)                        3.74       3.74      
  khu_sensor_top/ads1292_filter/iir_lpf/add/a_m_reg_18_/CK (fd3d4_hd)
                                                          0.00       3.74 r    1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/a_m_reg_18_/Q (fd3d4_hd)
                                                          0.53 @     4.26 r    1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/gte_x_5/A[18] (float_adder_3_DW_cmp_6)
                                                          0.00       4.26 r    
  khu_sensor_top/ads1292_filter/iir_lpf/add/gte_x_5/U40/Y (nr2ad1_hd)
                                                          0.15 @     4.41 f    1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/gte_x_5/U36/Y (nr2d2_hd)
                                                          0.19 @     4.60 r    1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/gte_x_5/U34/Y (nd2d1_hd)
                                                          0.20 @     4.80 f    1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/gte_x_5/U18/Y (nr2d2_hd)
                                                          0.15 @     4.95 r    1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/gte_x_5/U2/Y (nd2d2_hd)
                                                          0.12 @     5.07 f    1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/gte_x_5/U158/Y (oa21d4_hd)
                                                          0.17 @     5.25 r    1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/gte_x_5/GE_LT_GT_LE (float_adder_3_DW_cmp_6)
                                                          0.00       5.25 r    
  khu_sensor_top/ads1292_filter/iir_lpf/add/U540/Y (ivd6_hd)
                                                          0.09 @     5.34 f    1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/U176/Y (nd2d8_hd)
                                                          0.09 @     5.42 r    1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/icc_cpts99/Y (ivd8_hd)
                                                          0.08 @     5.51 f    1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/U735/Y (ao22d4_hd)
                                                          0.14 @     5.65 r    1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/DP_OP_46_236_7011/I2[0] (float_adder_3_DP_OP_46_236_7011_0)
                                                          0.00       5.65 r    
  khu_sensor_top/ads1292_filter/iir_lpf/add/DP_OP_46_236_7011/icc_place2/Y (xn2d4_hd)
                                                          0.28 @     5.93 r    1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/DP_OP_46_236_7011/icc_place3/Y (ivd4_hd)
                                                          0.05 @     5.99 f    1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/DP_OP_46_236_7011/U28/CO (fad4_hd)
                                                          0.24 @     6.22 f    1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/DP_OP_46_236_7011/U27/CO (fad4_hd)
                                                          0.26 @     6.48 f    1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/DP_OP_46_236_7011/U107/CO (fad4_hd)
                                                          0.26 @     6.74 f    1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/DP_OP_46_236_7011/U106/CO (fad4_hd)
                                                          0.26 @     7.00 f    1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/DP_OP_46_236_7011/U74/CO (fad4_hd)
                                                          0.26 @     7.26 f    1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/DP_OP_46_236_7011/U110/CO (fad4_hd)
                                                          0.26 @     7.52 f    1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/DP_OP_46_236_7011/U109/CO (fad4_hd)
                                                          0.26 @     7.78 f    1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/DP_OP_46_236_7011/U108/CO (fad4_hd)
                                                          0.25 @     8.04 f    1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/DP_OP_46_236_7011/U102/CO (fad4_hd)
                                                          0.26 @     8.29 f    1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/DP_OP_46_236_7011/U92/CO (fad4_hd)
                                                          0.27 @     8.57 f    1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/DP_OP_46_236_7011/U91/CO (fad4_hd)
                                                          0.27 @     8.84 f    1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/DP_OP_46_236_7011/U93/CO (fad4_hd)
                                                          0.25 @     9.10 f    1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/DP_OP_46_236_7011/U79/CO (fad4_hd)
                                                          0.25 @     9.35 f    1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/DP_OP_46_236_7011/U82/CO (fad4_hd)
                                                          0.26 @     9.60 f    1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/DP_OP_46_236_7011/U81/CO (fad4_hd)
                                                          0.26 @     9.86 f    1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/DP_OP_46_236_7011/U80/CO (fad4_hd)
                                                          0.26 @    10.13 f    1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/DP_OP_46_236_7011/U90/CO (fad4_hd)
                                                          0.26 @    10.38 f    1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/DP_OP_46_236_7011/U85/CO (fad4_hd)
                                                          0.26 @    10.64 f    1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/DP_OP_46_236_7011/U88/CO (fad4_hd)
                                                          0.26 @    10.90 f    1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/DP_OP_46_236_7011/U87/CO (fad4_hd)
                                                          0.26 @    11.15 f    1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/DP_OP_46_236_7011/U78/CO (fad4_hd)
                                                          0.26 @    11.41 f    1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/DP_OP_46_236_7011/U84/CO (fad4_hd)
                                                          0.26 @    11.67 f    1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/DP_OP_46_236_7011/U83/CO (fad4_hd)
                                                          0.25 @    11.93 f    1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/DP_OP_46_236_7011/U86/CO (fad4_hd)
                                                          0.26 @    12.18 f    1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/DP_OP_46_236_7011/U89/CO (fad4_hd)
                                                          0.26 @    12.44 f    1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/DP_OP_46_236_7011/U95/CO (fad4_hd)
                                                          0.26 @    12.70 f    1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/DP_OP_46_236_7011/U94/CO (fad4_hd)
                                                          0.26 @    12.96 f    1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/DP_OP_46_236_7011/U77/Y (xo2d4_hd)
                                                          0.28 @    13.24 f    1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/DP_OP_46_236_7011/O1[27] (float_adder_3_DP_OP_46_236_7011_0)
                                                          0.00      13.24 f    
  khu_sensor_top/ads1292_filter/iir_lpf/add/sum_reg_27_/D (fd3qd1_hd)
                                                          0.00 @    13.24 f    1.05
  data arrival time                                                 13.24      

  clock clk (rise edge)                                  10.20      10.20      
  clock network delay (propagated)                        3.25      13.45      
  clock reconvergence pessimism                           0.28      13.73      
  clock uncertainty                                      -0.48      13.25      
  khu_sensor_top/ads1292_filter/iir_lpf/add/sum_reg_27_/CK (fd3qd1_hd)
                                                          0.00      13.25 r    
  library setup time                                     -0.03      13.22      
  data required time                                                13.22      
  ------------------------------------------------------------------------------------
  data required time                                                13.22      
  data arrival time                                                -13.24      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.02      


  Startpoint: khu_sensor_top/mpr121_controller/i2c_master/missed_ack_reg_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_pstate_reg_1_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: max

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                  10.20      10.20      
  clock network delay (propagated)                        3.59      13.79      
  khu_sensor_top/mpr121_controller/i2c_master/missed_ack_reg_reg/CK (fd1qd1_hd)
                                                          0.00      13.79 r    1.05
  khu_sensor_top/mpr121_controller/i2c_master/missed_ack_reg_reg/Q (fd1qd1_hd)
                                                          0.77 @    14.56 r    1.05
  khu_sensor_top/mpr121_controller/i2c_master/missed_ack (i2c_master)
                                                          0.00      14.56 r    
  khu_sensor_top/mpr121_controller/o_MPR121_FAIL (mpr121_controller)
                                                          0.00      14.56 r    
  khu_sensor_top/sensor_core/i_MPR121_FAIL (sensor_core)
                                                          0.00      14.56 r    
  khu_sensor_top/sensor_core/U593/Y (nr2d1_hd)            0.21 @    14.77 f    1.05
  khu_sensor_top/sensor_core/U592/Y (ivd1_hd)             0.25 @    15.02 r    1.05
  khu_sensor_top/sensor_core/U81/Y (nd2d1_hd)             0.14 @    15.16 f    1.05
  khu_sensor_top/sensor_core/U80/Y (oa211d1_hd)           0.16 @    15.32 r    1.05
  khu_sensor_top/sensor_core/U78/Y (oa211d1_hd)           0.20 @    15.52 f    1.05
  khu_sensor_top/sensor_core/U77/Y (oa211d1_hd)           0.17 @    15.69 r    1.05
  khu_sensor_top/sensor_core/U76/Y (oa211d1_hd)           0.21 @    15.90 f    1.05
  khu_sensor_top/sensor_core/U75/Y (ivd1_hd)              0.15 @    16.05 r    1.05
  khu_sensor_top/sensor_core/U32/Y (mx2d1_hd)             0.25 @    16.30 r    1.05
  khu_sensor_top/sensor_core/r_mpr_pstate_reg_1_/D (fd2qd1_hd)
                                                          0.01 @    16.31 r    1.05
  data arrival time                                                 16.31      

  clock clk_half (rise edge)                             20.40      20.40      
  clock network delay (propagated)                        1.35      21.75      
  clock reconvergence pessimism                           0.21      21.96      
  clock uncertainty                                      -0.96      21.00      
  khu_sensor_top/sensor_core/r_mpr_pstate_reg_1_/CK (fd2qd1_hd)
                                                          0.00      21.00 r    
  library setup time                                     -0.07      20.93      
  data required time                                                20.93      
  ------------------------------------------------------------------------------------
  data required time                                                20.93      
  data arrival time                                                -16.31      
  ------------------------------------------------------------------------------------
  slack (MET)                                                        4.62      


GART: Updated design time.
GART: Transferring timing data to the router....
GART: Done transferring timing data to the router.
Found antenna rule mode 1, diode mode 2:
	metal ratio 100, cut ratio 20,metal gate diffusion length based ratio 0 cut gate length based ratio 0	metal pratio 0, cut pratio 0, metal gate diffusion length based pratio 0, cut gate diffusion length based pratio 0	metal nratio 0, cut nratio 0, metal nratio 0, cut nratio 0
	layer MET1: max ratio 100 max pratio 2.14748e+09 max nratio 2.14748e+09	layer MET1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 400 3700}
	layer MET2: max ratio 100 max pratio 2.14748e+09 max nratio 2.14748e+09	layer MET2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 400 3700}
	layer MET3: max ratio 100 max pratio 2.14748e+09 max nratio 2.14748e+09	layer MET3: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 400 3700}
	layer MET4: max ratio 100 max pratio 2.14748e+09 max nratio 2.14748e+09	layer MET4: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 8000 50000}
	layer VIA1: max ratio 5 max pratio 2.14748e+09 max nratio 2.14748e+09	layer VIA1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 83.33 75}
	layer VIA2: max ratio 5 max pratio 2.14748e+09 max nratio 2.14748e+09	layer VIA2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 83.33 75}
	layer VIA3: max ratio 5 max pratio 2.14748e+09 max nratio 2.14748e+09	layer VIA3: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 83.33 75}
Cell Min-Routing-Layer = MET1
Cell Max-Routing-Layer = MET4
Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_mode                          :	 reserve_space       
-connect_within_pins_by_layer_name                      :	 {{MET1 via_wire_standard_cell_pins} }
-dbin_list_of_nets                                      :	 {}                  
-extraction_mode                                        :	 parallel            
-reshield_modified_nets                                 :	 reshield            
-verbose_level                                          :	 0                   
-wide_macro_pin_as_fat_wire                             :	 true                

Printing options for 'set_route_zrt_detail_options'
-antenna                                                :	 true                
-default_gate_size                                      :	 0.020000            
-diode_libcell_names                                    :	 {{diode_cell_hd} }  
-insert_diodes_during_routing                           :	 true                
-repair_shorts_over_macros_effort_level                 :	 low                 
-timing_driven                                          :	 true                
-use_default_width_for_min_area_min_len_stub            :	 true                

[Dr init] Elapsed real time: 0:00:03 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[Dr init] Stage (MB): Used   84  Alloctr   82  Proc    0 
[Dr init] Total (MB): Used  109  Alloctr  110  Proc 2724 
Warning: No antenna diodes found, or could not link them. (ZRT-302)
Warning: Antenna diode insertion will be off. (ZRT-301)
Total number of nets = 32005, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Routing in incremental mode, starting from iteration 39

*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 1; diode mode 2
      Metal lay (MET1)0; maxRatio 100.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 400.000 3700.000 0.000)
      Cut lay (VIA1)1; maxRatio 5.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 83.330 75.000 0.000)
      Metal lay (MET2)1; maxRatio 100.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 400.000 3700.000 0.000)
      Cut lay (VIA2)2; maxRatio 5.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 83.330 75.000 0.000)
      Metal lay (MET3)2; maxRatio 100.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 400.000 3700.000 0.000)
      Cut lay (VIA3)3; maxRatio 5.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 83.330 75.000 0.000)
      Metal lay (MET4)3; maxRatio 100.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 8000.000 50000.000 0.000)
      Cut lay (VIA4)4; maxRatio 20.000 maxPRatio 2147483647.000 maxNRatio 2147483647.000
      Metal lay (MET5)4; maxRatio 100.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000
      Cut lay (VIA5)5; maxRatio 20.000 maxPRatio 2147483647.000 maxNRatio 2147483647.000
      Metal lay (MET6)5; maxRatio 100.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000
  Accumulate from metal to cut == false
  Accumulate from cut to metal == false
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Warning: Skipping antenna analysis for net i_CLK. The pin i_CLK on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net i_RSTN. The pin i_RSTN on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net MPR121_SDA. The pin MPR121_SDA on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net MPR121_SCL. The pin MPR121_SCL on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net UART_RXD. The pin UART_RXD on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADS1292_DRDY. The pin ADS1292_DRDY on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADS1292_MISO. The pin ADS1292_MISO on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Skipping antenna analysis for 7 nets as they don't have enough gate area info.
Start DR iteration 39: non-uniform partition
Routed	1/128 Partitions, Violations =	207
Routed	2/128 Partitions, Violations =	204
Routed	3/128 Partitions, Violations =	200
Routed	4/128 Partitions, Violations =	196
Routed	5/128 Partitions, Violations =	194
Routed	6/128 Partitions, Violations =	188
Routed	7/128 Partitions, Violations =	182
Routed	8/128 Partitions, Violations =	180
Routed	9/128 Partitions, Violations =	180
Routed	10/128 Partitions, Violations =	178
Routed	11/128 Partitions, Violations =	175
Routed	12/128 Partitions, Violations =	172
Routed	13/128 Partitions, Violations =	169
Routed	14/128 Partitions, Violations =	167
Routed	15/128 Partitions, Violations =	165
Routed	16/128 Partitions, Violations =	173
Routed	17/128 Partitions, Violations =	170
Routed	18/128 Partitions, Violations =	169
Routed	19/128 Partitions, Violations =	167
Routed	20/128 Partitions, Violations =	165
Routed	21/128 Partitions, Violations =	163
Routed	22/128 Partitions, Violations =	161
Routed	23/128 Partitions, Violations =	161
Routed	24/128 Partitions, Violations =	159
Routed	25/128 Partitions, Violations =	158
Routed	26/128 Partitions, Violations =	156
Routed	27/128 Partitions, Violations =	154
Routed	28/128 Partitions, Violations =	151
Routed	29/128 Partitions, Violations =	151
Routed	30/128 Partitions, Violations =	149
Routed	31/128 Partitions, Violations =	149
Routed	32/128 Partitions, Violations =	149
Routed	33/128 Partitions, Violations =	149
Routed	34/128 Partitions, Violations =	145
Routed	35/128 Partitions, Violations =	142
Routed	36/128 Partitions, Violations =	140
Routed	37/128 Partitions, Violations =	140
Routed	38/128 Partitions, Violations =	140
Routed	39/128 Partitions, Violations =	138
Routed	40/128 Partitions, Violations =	138
Routed	41/128 Partitions, Violations =	137
Routed	42/128 Partitions, Violations =	136
Routed	43/128 Partitions, Violations =	136
Routed	44/128 Partitions, Violations =	136
Routed	45/128 Partitions, Violations =	136
Routed	46/128 Partitions, Violations =	136
Routed	47/128 Partitions, Violations =	136
Routed	48/128 Partitions, Violations =	135
Routed	49/128 Partitions, Violations =	135
Routed	50/128 Partitions, Violations =	134
Routed	51/128 Partitions, Violations =	133
Routed	52/128 Partitions, Violations =	133
Routed	53/128 Partitions, Violations =	133
Routed	54/128 Partitions, Violations =	133
Routed	55/128 Partitions, Violations =	129
Routed	56/128 Partitions, Violations =	129
Routed	57/128 Partitions, Violations =	129
Routed	58/128 Partitions, Violations =	129
Routed	59/128 Partitions, Violations =	124
Routed	60/128 Partitions, Violations =	121
Routed	61/128 Partitions, Violations =	117
Routed	62/128 Partitions, Violations =	114
Routed	63/128 Partitions, Violations =	113
Routed	64/128 Partitions, Violations =	110
Routed	65/128 Partitions, Violations =	107
Routed	66/128 Partitions, Violations =	103
Routed	67/128 Partitions, Violations =	101
Routed	68/128 Partitions, Violations =	100
Routed	69/128 Partitions, Violations =	99
Routed	70/128 Partitions, Violations =	96
Routed	71/128 Partitions, Violations =	94
Routed	72/128 Partitions, Violations =	91
Routed	73/128 Partitions, Violations =	89
Routed	74/128 Partitions, Violations =	84
Routed	75/128 Partitions, Violations =	82
Routed	76/128 Partitions, Violations =	80
Routed	77/128 Partitions, Violations =	79
Routed	78/128 Partitions, Violations =	76
Routed	79/128 Partitions, Violations =	75
Routed	80/128 Partitions, Violations =	73
Routed	81/128 Partitions, Violations =	70
Routed	82/128 Partitions, Violations =	68
Routed	83/128 Partitions, Violations =	65
Routed	84/128 Partitions, Violations =	63
Routed	85/128 Partitions, Violations =	61
Routed	86/128 Partitions, Violations =	60
Routed	87/128 Partitions, Violations =	58
Routed	88/128 Partitions, Violations =	56
Routed	89/128 Partitions, Violations =	54
Routed	90/128 Partitions, Violations =	51
Routed	91/128 Partitions, Violations =	49
Routed	92/128 Partitions, Violations =	47
Routed	93/128 Partitions, Violations =	47
Routed	94/128 Partitions, Violations =	47
Routed	95/128 Partitions, Violations =	47
Routed	96/128 Partitions, Violations =	47
Routed	97/128 Partitions, Violations =	47
Routed	98/128 Partitions, Violations =	46
Routed	99/128 Partitions, Violations =	45
Routed	100/128 Partitions, Violations =	45
Routed	101/128 Partitions, Violations =	44
Routed	102/128 Partitions, Violations =	44
Routed	103/128 Partitions, Violations =	43
Routed	104/128 Partitions, Violations =	43
Routed	105/128 Partitions, Violations =	42
Routed	106/128 Partitions, Violations =	41
Routed	107/128 Partitions, Violations =	40
Routed	108/128 Partitions, Violations =	39
Routed	109/128 Partitions, Violations =	38
Routed	110/128 Partitions, Violations =	36
Routed	111/128 Partitions, Violations =	35
Routed	112/128 Partitions, Violations =	34
Routed	113/128 Partitions, Violations =	33
Routed	114/128 Partitions, Violations =	33
Routed	115/128 Partitions, Violations =	32
Routed	116/128 Partitions, Violations =	32
Routed	117/128 Partitions, Violations =	31
Routed	118/128 Partitions, Violations =	30
Routed	119/128 Partitions, Violations =	29
Routed	120/128 Partitions, Violations =	28
Routed	121/128 Partitions, Violations =	28
Routed	122/128 Partitions, Violations =	28
Routed	123/128 Partitions, Violations =	28
Routed	124/128 Partitions, Violations =	28
Routed	125/128 Partitions, Violations =	27
Routed	126/128 Partitions, Violations =	27
Routed	127/128 Partitions, Violations =	26
Routed	128/128 Partitions, Violations =	26

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	26
	@@@@ Total number of instance ports with antenna violations =	1

	Diff net spacing : 5
	Less than minimum area : 4
	Short : 8
	Internal-only types : 9

[Iter 39] Elapsed real time: 0:00:06 
[Iter 39] Elapsed cpu  time: sys=0:00:00 usr=0:00:06 total=0:00:06
[Iter 39] Stage (MB): Used   92  Alloctr   90  Proc    0 
[Iter 39] Total (MB): Used  117  Alloctr  118  Proc 2724 

End DR iteration 39 with 128 parts

Start DR iteration 40: non-uniform partition
Routed	1/12 Partitions, Violations =	26
Routed	2/12 Partitions, Violations =	26
Routed	3/12 Partitions, Violations =	24
Routed	4/12 Partitions, Violations =	23
Routed	5/12 Partitions, Violations =	22
Routed	6/12 Partitions, Violations =	21
Routed	7/12 Partitions, Violations =	20
Routed	8/12 Partitions, Violations =	19
Routed	9/12 Partitions, Violations =	18
Routed	10/12 Partitions, Violations =	17
Routed	11/12 Partitions, Violations =	16
Routed	12/12 Partitions, Violations =	15

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	15
	@@@@ Total number of instance ports with antenna violations =	0

	Diff net spacing : 5
	Less than minimum area : 2
	Short : 8

[Iter 40] Elapsed real time: 0:00:07 
[Iter 40] Elapsed cpu  time: sys=0:00:00 usr=0:00:06 total=0:00:07
[Iter 40] Stage (MB): Used   92  Alloctr   90  Proc    0 
[Iter 40] Total (MB): Used  117  Alloctr  118  Proc 2724 

End DR iteration 40 with 12 parts

Start DR iteration 41: non-uniform partition
Routed	1/1 Partitions, Violations =	15

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	15
	@@@@ Total number of instance ports with antenna violations =	0

	Diff net spacing : 5
	Less than minimum area : 2
	Short : 8

[Iter 41] Elapsed real time: 0:00:07 
[Iter 41] Elapsed cpu  time: sys=0:00:00 usr=0:00:07 total=0:00:07
[Iter 41] Stage (MB): Used   92  Alloctr   90  Proc    0 
[Iter 41] Total (MB): Used  117  Alloctr  118  Proc 2724 

End DR iteration 41 with 1 parts

Start DR iteration 42: non-uniform partition
Routed	1/1 Partitions, Violations =	15

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	15
	@@@@ Total number of instance ports with antenna violations =	0

	Diff net spacing : 5
	Less than minimum area : 2
	Short : 8

[Iter 42] Elapsed real time: 0:00:07 
[Iter 42] Elapsed cpu  time: sys=0:00:00 usr=0:00:07 total=0:00:07
[Iter 42] Stage (MB): Used   92  Alloctr   90  Proc    0 
[Iter 42] Total (MB): Used  117  Alloctr  118  Proc 2724 

End DR iteration 42 with 1 parts

Start DR iteration 43: non-uniform partition
Routed	1/1 Partitions, Violations =	15

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	15
	@@@@ Total number of instance ports with antenna violations =	0

	Diff net spacing : 5
	Less than minimum area : 2
	Short : 8

[Iter 43] Elapsed real time: 0:00:07 
[Iter 43] Elapsed cpu  time: sys=0:00:00 usr=0:00:07 total=0:00:07
[Iter 43] Stage (MB): Used   92  Alloctr   90  Proc    0 
[Iter 43] Total (MB): Used  117  Alloctr  118  Proc 2724 

End DR iteration 43 with 1 parts

Start DR iteration 44: non-uniform partition
Routed	1/1 Partitions, Violations =	15

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	15
	@@@@ Total number of instance ports with antenna violations =	0

	Diff net spacing : 5
	Less than minimum area : 2
	Short : 8

[Iter 44] Elapsed real time: 0:00:08 
[Iter 44] Elapsed cpu  time: sys=0:00:00 usr=0:00:07 total=0:00:08
[Iter 44] Stage (MB): Used   92  Alloctr   90  Proc    0 
[Iter 44] Total (MB): Used  117  Alloctr  118  Proc 2724 

End DR iteration 44 with 1 parts

Start DR iteration 45: non-uniform partition
Routed	1/1 Partitions, Violations =	15

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	15
	@@@@ Total number of instance ports with antenna violations =	0

	Diff net spacing : 5
	Less than minimum area : 2
	Short : 8

[Iter 45] Elapsed real time: 0:00:08 
[Iter 45] Elapsed cpu  time: sys=0:00:00 usr=0:00:08 total=0:00:08
[Iter 45] Stage (MB): Used   92  Alloctr   90  Proc    0 
[Iter 45] Total (MB): Used  117  Alloctr  118  Proc 2724 

End DR iteration 45 with 1 parts

	@@@@ Total nets not meeting constraints =	0

Stop DR since not converging

[DR] Elapsed real time: 0:00:08 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:08 total=0:00:08
[DR] Stage (MB): Used   80  Alloctr   78  Proc    0 
[DR] Total (MB): Used  105  Alloctr  106  Proc 2724 
[DR: Done] Elapsed real time: 0:00:08 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:08 total=0:00:08
[DR: Done] Stage (MB): Used   80  Alloctr   78  Proc    0 
[DR: Done] Total (MB): Used  105  Alloctr  106  Proc 2724 

DR finished with 0 open nets, of which 0 are frozen
Information: Merged away 8 aligned/redundant DRCs. (ZRT-305)

DR finished with 7 violations and 0 instance ports antenna violations

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	7
	Diff net spacing : 1
	Less than minimum area : 2
	Short : 4



Total Wire Length =                    1165950 micron
Total Number of Contacts =             253663
Total Number of Wires =                210835
Total Number of PtConns =              759
Total Number of Routed Wires =       210835
Total Routed Wire Length =           1165757 micron
Total Number of Routed Contacts =       253663
	Layer           MET1 :      59100 micron
	Layer           MET2 :     359730 micron
	Layer           MET3 :     504036 micron
	Layer           MET4 :     243084 micron
	Layer           MET5 :          0 micron
	Layer           MET6 :          0 micron
	Via           FVIA45 :          1
	Via            VIA34 :        445
	Via       VIA34(rot) :          3
	Via        VIA34_2x1 :      27138
	Via   VIA34(rot)_1x2 :         21
	Via   VIA34(rot)_2x1 :          7
	Via        VIA34_1x2 :       3435
	Via            VIA23 :       2660
	Via       VIA23(rot) :          2
	Via        VIA23_1x2 :      77059
	Via   VIA23(rot)_2x1 :         32
	Via   VIA23(rot)_1x2 :        325
	Via        VIA23_2x1 :      26533
	Via            VIA12 :      76127
	Via       VIA12(rot) :       3172
	Via        VIA12_2x1 :       5309
	Via   VIA12(rot)_1x2 :      10491
	Via   VIA12(rot)_2x1 :       1747
	Via        VIA12_1x2 :      19156

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 67.51% (171254 / 253663 vias)
 
    Layer VIA1       = 31.64% (36703  / 116002  vias)
        Weight 1     = 31.64% (36703   vias)
        Un-optimized = 68.36% (79299   vias)
    Layer VIA2       = 97.50% (103949 / 106611  vias)
        Weight 1     = 97.50% (103949  vias)
        Un-optimized =  2.50% (2662    vias)
    Layer VIA3       = 98.56% (30601  / 31049   vias)
        Weight 1     = 98.56% (30601   vias)
        Un-optimized =  1.44% (448     vias)
    Layer VIA4       = 100.00% (1      / 1       vias)
        Weight 1     = 100.00% (1       vias)
        Un-optimized =  0.00% (0       vias)
 
  Total double via conversion rate    = 67.51% (171253 / 253663 vias)
 
    Layer VIA1       = 31.64% (36703  / 116002  vias)
    Layer VIA2       = 97.50% (103949 / 106611  vias)
    Layer VIA3       = 98.56% (30601  / 31049   vias)
    Layer VIA4       =  0.00% (0      / 1       vias)
 
  The optimized via conversion rate based on total routed via count = 67.51% (171254 / 253663 vias)
 
    Layer VIA1       = 31.64% (36703  / 116002  vias)
        Weight 1     = 31.64% (36703   vias)
        Un-optimized = 68.36% (79299   vias)
    Layer VIA2       = 97.50% (103949 / 106611  vias)
        Weight 1     = 97.50% (103949  vias)
        Un-optimized =  2.50% (2662    vias)
    Layer VIA3       = 98.56% (30601  / 31049   vias)
        Weight 1     = 98.56% (30601   vias)
        Un-optimized =  1.44% (448     vias)
    Layer VIA4       = 100.00% (1      / 1       vias)
        Weight 1     = 100.00% (1       vias)
        Un-optimized =  0.00% (0       vias)
 

Total number of nets = 32005
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 7
Total number of antenna violations = 0
Total number of voltage-area violations = no voltage-areas defined
Special ECO iteration 1 ended with 0 qualifying violations.
Topology ECO iteration 1 ended with 0 qualifying violations.
Updating the database ...
Information: RC extraction has been freed. (PSYN-503)
1
# Connect Power & Grounding in extraction and update timing
derive_pg_connection -power_net  $MW_R_POWER_NET    -power_pin  $MW_POWER_PORT
Information: connected 382 power ports and 0 ground ports
1
derive_pg_connection -ground_net $MW_R_GROUND_NET   -ground_pin $MW_GROUND_PORT
Information: connected 0 power ports and 382 ground ports
1
derive_pg_connection -power_net  $MW_R_POWER_NET    -ground_net $MW_R_GROUND_NET -tie
reconnected total 0 tie highs and 0 tie lows
1
# Intermediate Save
save_mw_cel
Information: Performing CEL netlist consistency check. (MWDC-118)
Information: CEL consistency check PASSED. (MWDC-119)
Information: linking reference library : /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/MilkyWay/std150e_prim_050504. (PSYN-878)
Information: linking reference library : /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/MilkyWay/std150e_60poi_power_6lm_070420. (PSYN-878)
Warning: 'VDD15FIN' pin on 'pvpp15hf_p' cell in the 'std150e_wst_105_p125' technology 
	library is missing in the '/home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/MilkyWay/std150e_60poi_power_6lm_070420' physical library. (PSYN-200)
Warning: 'VDD15FIN' pin on 'pvpp15hf_p' cell in the 'std150e_bst_135_n040' technology 
	library is missing in the '/home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/MilkyWay/std150e_60poi_power_6lm_070420' physical library. (PSYN-200)
Information: linking reference library : /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/MilkyWay/std150e_60poi_io_6lm_071011. (PSYN-878)
Warning: Could not find a valid driver for the hierarchical Power net 'VDD'. (MWDC-285)
Warning: Could not find a valid driver for the hierarchical Ground net 'VSS'. (MWDC-285)
Information: Loading local_link_library attribute {std150e_wst_105_p125.db, std150e_bst_135_n040.db}. (MWDC-290)

  Linking design 'khu_sensor_pad'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (285 designs)             khu_sensor_pad.CEL, etc
  std150e_wst_105_p125 (library)
                              /Tools/Library/samsung013/sec050915_0050_STD150E_regular_DK_Synopsys_N/sec150e_synopsys/syn/STD150E/std150e_wst_105_p125.db
  std150e_bst_135_n040 (library)
                              /Tools/Library/samsung013/sec050915_0050_STD150E_regular_DK_Synopsys_N/sec150e_synopsys/syn/STD150E/std150e_bst_135_n040.db
  dw_foundation.sldb (library)
                              /Tools/Synopsys/ICC_2017/icc/N-2017.09/libraries/syn/dw_foundation.sldb
  std150e_wst_105_p125 (library)
                              /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/MilkyWay/std150e_60poi_io_6lm_071011/LM/std150e_wst_105_p125_astro.db
  std150e_bst_135_n040 (library)
                              /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/MilkyWay/std150e_60poi_io_6lm_071011/LM/std150e_bst_135_n040_astro.db

Information: The design has horizontal rows, and Y-symmetry has been used for sites. (MWDC-217)
Floorplan loading succeeded.
Information: Saved design named khu_sensor_pad. (UIG-5)
1
puts "SEC_INFO: CEL was saved. You can open CEL with read_only !!"
SEC_INFO: CEL was saved. You can open CEL with read_only !!
# Running extraction and updating the timing
extract_rc -coupling_cap
Warning: You have provided ambiguous libraries:
    /Tools/Library/samsung013/sec050915_0050_STD150E_regular_DK_Synopsys_N/sec150e_synopsys/syn/STD150E/std150e_wst_105_p125.db:std150e_wst_105_p125
    /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/MilkyWay/std150e_60poi_io_6lm_071011/LM/std150e_wst_105_p125_astro.db:std150e_wst_105_p125
  Both are characterized for voltage 1.050000V, process 1.000000, temperature 125.000000
  and contain the same lib_cell names (e.g. ivd2_hd).
  The latter library will be ignored. (MV-086)
  Ambiguity is evident at icc_place18 in scenario func1_wst

Warning: Pin PAD of reference cell phis_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phic_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phob12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct24_p has no physical location. (APL-028)
  Loading design 'khu_sensor_pad'


Information: Setting a dont_touch attribute on net 'ADS1292_DRDY' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MISO' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_RXD' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_RSTN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/async_rstn_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'MPR121_SDA' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'MPR121_SCL' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_CSN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_START' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_RESET' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MOSI' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_SCLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_TXD' because it is connected to a pad cell. (PSYN-088)


Information: Library Manufacturing Grid(GridResolution) : 10
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 
Warning: Inconsistent library data found for layer GPOLY. (RCEX-018)
Information: Layer MET5 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer MET6 is ignored for resistance and capacitance computation. (RCEX-019)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
EKL_MT: total threadable CPU 7.07 seconds
EKL_MT: elapsed time 7 seconds
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRC. (RCEX-041)
Information: Extraction derate is 125/125(from scenario func1_wst). (RCEX-043)
Information: Extraction derate is 125/125(from scenario funccts_wst). (RCEX-043)
Information: Coupling capacitances are explicitly created. (RCEX-044)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
1
update_timing
	Scenario            : func1_wst
	Parasitic source    : LPE
	Parasitic mode      : RealRC
	Extraction mode     : MIN_MAX
	Extraction derating : 125/125
Information: Updating design information... (UID-85)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          true
Timing window analysis for SI:     false
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.37V) above low
                                   0.35 (0.37V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.25
************************************************************

Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
1
# Report
set REPORTS_STEP_DIR $REPORTS_DIR/${step}
./reports/07_route_opt
if {[file exist $REPORTS_STEP_DIR]} {
	sh rm -rf $REPORTS_STEP_DIR
}
sh mkdir $REPORTS_STEP_DIR
set legalize_support_phys_only_cell true
true
create_qor_snapshot -show_all -significant_digits 4 -name $step
Current scenario is: func1_wst
Information: Timer is not in zero interconnect delay mode. (TIM-176)
***********************************************
Report          : create_qor_snapshot (07_route_opt)
Design          : khu_sensor_pad
Version         : N-2017.09
Date            : Thu Nov 19 02:13:21 2020
Time unit       : 1.0e-09 Second(ns)
Capacitance unit: 1.0e-12 Farad(pF)
Voltage unit    : 1 Volt
Power unit      : 1.0e-03 Watt(mW)
Location        : /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/snapshot
***********************************************
No. of scenario = 1
s1 = func1_wst
--------------------------------------------------
WNS of each timing group:                       s1 
--------------------------------------------------
clk_half                                    4.6245 
**clock_gating_default**                    2.5217 
REGIN                                       7.7831 
REGOUT                                      1.4999 
clk                                        -0.0176 
--------------------------------------------------
Setup WNS:                                 -0.0176 
Setup TNS:                                 -0.0518
Number of setup violations:                      4  
Hold WNS:                                  -0.0809  
Hold TNS:                                  -2.0709  
Number of hold violations:                      96  
Number of max trans violations:                  1  
Number of max cap violations:                    0  
Number of min pulse width violations:            0  
Route drc violations:                            7
--------------------------------------------------
Area:                                        91147
Cell count:                                  29603
Buf/inv cell count:                           6559
Std cell utilization:                       41.34%
CPU/ELAPSE(hr):                          0.20/0.23
Mem(Mb):                                      1126
Host name:                               vlsi-dist.khu.ac.kr
--------------------------------------------------
Histogram:             s1 
--------------------------------------------------
Max violations:         4 
   above ~ -0.7  ---    0 
    -0.6 ~ -0.7  ---    0 
    -0.5 ~ -0.6  ---    0 
    -0.4 ~ -0.5  ---    0 
    -0.3 ~ -0.4  ---    0 
    -0.2 ~ -0.3  ---    0 
    -0.1 ~ -0.2  ---    0 
       0 ~ -0.1  ---    4 
--------------------------------------------------
Min violations:        96 
  -0.06 ~ above  ---    1 
  -0.05 ~ -0.06  ---    3 
  -0.04 ~ -0.05  ---   11 
  -0.03 ~ -0.04  ---   11 
  -0.02 ~ -0.03  ---   18 
  -0.01 ~ -0.02  ---   23 
      0 ~ -0.01  ---   29 
--------------------------------------------------
Current scenario is: func1_wst
Snapshot (07_route_opt) is created and stored under "/home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/snapshot" directory
1
redirect -file $REPORTS_STEP_DIR/snap.rpt 	{ report_qor_snapshot -name $step -save_as snap.rpt }
redirect -file $REPORTS_STEP_DIR/hfn.rpt { report_net_fanout -threshold 100 }
redirect -file $REPORTS_STEP_DIR/qor.rpt -tee 	{ report_qor -scenario [all_scenarios] -significant_digits 4 }
Information: Scenario funccts_wst either not exists or is inactive. report_qor will skip it. (UID-1059)
 
****************************************
Report : qor
Design : khu_sensor_pad
Scenario(s): func1_wst funccts_wst
Version: N-2017.09
Date   : Thu Nov 19 02:13:22 2020
****************************************


  Scenario 'func1_wst'
  Timing Path Group '**clock_gating_default**'
  -----------------------------------
  Levels of Logic:            22.0000
  Critical Path Length:        6.2736
  Critical Path Slack:         2.5217
  Critical Path Clk Period:   10.2000
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'REGIN'
  -----------------------------------
  Levels of Logic:             1.0000
  Critical Path Length:        1.6267
  Critical Path Slack:         7.7831
  Critical Path Clk Period:   20.4000
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'REGOUT'
  -----------------------------------
  Levels of Logic:             3.0000
  Critical Path Length:        4.7936
  Critical Path Slack:         1.4999
  Critical Path Clk Period:   10.2000
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:            40.0000
  Critical Path Length:        9.4987
  Critical Path Slack:        -0.0176
  Critical Path Clk Period:   10.2000
  Total Negative Slack:       -0.0518
  No. of Violating Paths:      4.0000
  Worst Hold Violation:       -0.0809
  Total Hold Violation:       -1.9833
  No. of Hold Violations:     86.0000
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'clk_half'
  -----------------------------------
  Levels of Logic:             9.0000
  Critical Path Length:        2.5164
  Critical Path Slack:         4.6245
  Critical Path Clk Period:   20.4000
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:       -0.0209
  Total Hold Violation:       -0.0876
  No. of Hold Violations:     10.0000
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:        284
  Hierarchical Port Count:       6556
  Leaf Cell Count:              29603
  Buf/Inv Cell Count:            6559
  Buf Cell Count:                1496
  Inv Cell Count:                5063
  CT Buf/Inv Cell Count:          543
  Combinational Cell Count:     24216
  Sequential Cell Count:         5387
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:      54045.0133
  Noncombinational Area:   37101.9998
  Buf/Inv Area:             6544.6730
  Total Buffer Area:        2041.9952
  Total Inverter Area:      4502.6777
  Macro/Black Box Area:        0.0000
  Net Area:                  848.6294
  Net XLength        :    589193.5625
  Net YLength        :    601083.6250
  -----------------------------------
  Cell Area:               91147.0131
  Design Area:             91995.6425
  Net Length        :    1190277.2500


  Design Rules
  -----------------------------------
  Total Number of Nets:         32239
  Nets With Violations:            11
  Max Trans Violations:             1
  Max Cap Violations:               0
  Max Net Length Violations:       10
  -----------------------------------


  Hostname: vlsi-dist.khu.ac.kr

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                  0.0000
  Logic Optimization:                0.0000
  Mapping Optimization:            227.3734
  -----------------------------------------
  Overall Compile Time:            230.0020
  Overall Compile Wall Clock Time: 230.5395

  --------------------------------------------------------------------

  Scenario: func1_wst   WNS: 0.0176  TNS: 0.0518  Number of Violating Paths: 4  (with Crosstalk delta delays)
  Design  WNS: 0.0176  TNS: 0.0518  Number of Violating Paths: 4  (with Crosstalk delta delays)


  Scenario: func1_wst  (Hold)  WNS: 0.0809  TNS: 2.0709  Number of Violating Paths: 96  (with Crosstalk delta delays)
  Design (Hold)  WNS: 0.0809  TNS: 2.0709  Number of Violating Paths: 96  (with Crosstalk delta delays)

  --------------------------------------------------------------------


1
redirect -file $REPORTS_STEP_DIR/physical.sum -tee { report_design -physical -nosplit }
 
****************************************
Report : design
        -physical
Design : khu_sensor_pad
Version: N-2017.09
Date   : Thu Nov 19 02:13:22 2020
****************************************

	Scenario            : func1_wst
	Parasitic source    : LPE
	Parasitic mode      : RealRC
	Extraction mode     : MIN_MAX
	Extraction derating : 125/125
****************************** P&R Summary ********************************
Date : Thu Nov 19 02:13:22 2020
Machine Host Name: vlsi-dist.khu.ac.kr
Working Directory: /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis
Library Name:      khu_sensor_pad_07_route_opt
Cell Name:         khu_sensor_pad.CEL;1
Design Statistics:
    Number of Module Cells:        29547
    Number of Pins:                165828
    Number of IO Pad Cells:        56
    Number of IO Pins:             13
    Number of Nets:                32005
    Average Pins Per Net (Signal): 3.10651

Chip Utilization:
    Total Std Cell Area:           433130.54
    Total Pad Cell Area:           462403.20
    Core Size:     width 1024.76, height 1022.40; area 1047714.62
    Pad Core Size: width 1124.76, height 1124.76; area 1265085.06
    Chip Size:     width 1400.00, height 1400.00; area 1960000.00
    Std cells utilization:         41.34% 
    Cell/Core Ratio:               41.34%
    Cell/Chip Ratio:               45.69%
    Number of Cell Rows:            284

Master Instantiation:
	MasterName	Type	InstCount
	=================================
	ivd1_hd		STD	3506
	fd3qd1_hd	STD	2263
	nd2d1_hd	STD	2039
	fd2qd1_hd	STD	2022
	oa22d1_hd	STD	2014
	xn2d1_hd	STD	1927
	fad1_hd		STD	1713
	nr2d1_hd	STD	1347
	scg2d2_hd	STD	1120
	ao22d1_hd	STD	1032
	nid2_hd		STD	961
	ivd2_hd		STD	778
	oa21d1_hd	STD	757
	had1_hd		STD	552
	nid1_hd		STD	497
	oa211d1_hd	STD	485
	ao21d1_hd	STD	476
	ivd4_hd		STD	353
	clkxo2d2_hd	STD	327
	nr4d1_hd	STD	296
	fd1qd1_hd	STD	273
	nd3d1_hd	STD	252
	ad2d1_hd	STD	224
	nd4d1_hd	STD	208
	nr2bd1_hd	STD	205
	nr3d1_hd	STD	203
	cglpd1_hd	STD	174
	or2d1_hd	STD	170
	ivd12_hd	STD	163
	fds2eqd1_hd	STD	157
	scg4d1_hd	STD	144
	nd2bd1_hd	STD	133
	scg6d1_hd	STD	129
	fd1eqd1_hd	STD	126
	ao211d1_hd	STD	117
	fd3qd2_hd	STD	117
	fad4_hd		STD	106
	ivd3_hd		STD	93
	ivd8_hd		STD	88
	mx2d1_hd	STD	87
	scg13d1_hd	STD	80
	clknd2d4_hd	STD	77
	scg15d1_hd	STD	74
	nr2ad1_hd	STD	69
	oa22ad1_hd	STD	67
	ivd6_hd		STD	63
	nr2d4_hd	STD	62
	oa22d2_hd	STD	59
	fd1qd2_hd	STD	54
	scg14d1_hd	STD	53
	scg17d1_hd	STD	52
	nr2d2_hd	STD	52
	scg16d1_hd	STD	45
	nd3bd1_hd	STD	44
	or4d1_hd	STD	42
	clkxo2d1_hd	STD	41
	oa21d2_hd	STD	40
	ao22d2_hd	STD	35
	fd3d4_hd	STD	35
	fd2d1_hd	STD	34
	scg20d1_hd	STD	32
	fd2qd2_hd	STD	32
	clknd2d2_hd	STD	32
	ad4d1_hd	STD	29
	scg18d1_hd	STD	28
	scg2d1_hd	STD	27
	scg5d1_hd	STD	27
	ad2d2_hd	STD	26
	fd1d4_hd	STD	25
	or2d2_hd	STD	24
	xo3d1_hd	STD	23
	ao21d4_hd	STD	21
	scg22d1_hd	STD	20
	nr2d6_hd	STD	20
	fds2d1_hd	STD	20
	oa22d4_hd	STD	20
	scg9d1_hd	STD	18
	ad3d1_hd	STD	18
	ao21d2_hd	STD	18
	oa21d4_hd	STD	17
	scg12d1_hd	STD	15
	oa211d2_hd	STD	15
	scg10d1_hd	STD	14
	nr4d2_hd	STD	14
	fd2qd4_hd	STD	12
	scg21d1_hd	STD	12
	ad2d4_hd	STD	12
	scg20d2_hd	STD	12
	nid6_hd		STD	12
	or3d1_hd	STD	11
	fd1d2_hd	STD	11
	ivd16_hd	STD	10
	nid4_hd		STD	10
	fd1eqd2_hd	STD	10
	mx2id1_hd	STD	9
	nd2d2_hd	STD	9
	or2d4_hd	STD	8
	nid8_hd		STD	7
	scg22d2_hd	STD	7
	nd2d4_hd	STD	7
	ivd20_hd	STD	7
	xo2d2_hd	STD	7
	scg8d1_hd	STD	6
	fds2eqd2_hd	STD	6
	ao22d4_hd	STD	6
	xo2d4_hd	STD	6
	ao22ad1_hd	STD	5
	fd3qd4_hd	STD	5
	nd2d6_hd	STD	4
	fj2d1_hd	STD	4
	nr4d4_hd	STD	4
	ad2bd2_hd	STD	4
	clknd2d3_hd	STD	3
	or2d8_hd	STD	3
	or3d2_hd	STD	3
	scg16d2_hd	STD	3
	clknd2d1_hd	STD	3
	nid3_hd		STD	3
	xn2d2_hd	STD	3
	nid16_hd	STD	3
	mx4d1_hd	STD	2
	clkmx2d1_hd	STD	2
	nr3d2_hd	STD	2
	scg6d2_hd	STD	2
	ad2bd4_hd	STD	2
	nd3d2_hd	STD	2
	xn2d4_hd	STD	2
	fd1qd4_hd	STD	2
	ad4d2_hd	STD	2
	fd3d2_hd	STD	2
	ivd24_hd	STD	2
	nid12_hd	STD	2
	xo2d1_hd	STD	1
	scg11d1_hd	STD	1
	oa32d1_hd	STD	1
	clknd2d6_hd	STD	1
	fd3d1_hd	STD	1
	ao31d1_hd	STD	1
	oa31d1_hd	STD	1
	fds2d2_hd	STD	1
	or2bd2_hd	STD	1
	nd3d4_hd	STD	1
	ad3d2_hd	STD	1
	scg10d2_hd	STD	1
	nr2bd2_hd	STD	1
	scg14d2_hd	STD	1
	scg9d2_hd	STD	1
	nd3d6_hd	STD	1
	clkad2d8_hd	STD	1
	ft2d4_hd	STD	1
	nr3ad1_hd	STD	1
	scg13d2_hd	STD	1
	nid20_hd	STD	1
	ao22d8_hd	STD	1
	nd2d8_hd	STD	1
	scg9d4_hd	STD	1
	clkad2d4_hd	STD	1
	scg2d4_hd	STD	1
	ad2d6_hd	STD	1
	ad2d8_hd	STD	1
	scg14d4_hd	STD	1
	iofillerh5_p	IO	48
	iofillerh10_p	IO	22
	vssoh_p		IO	12
	vdd33oph_p	IO	10
	vssiph_p	IO	8
	vdd12ih_p	IO	8
	phob12_p	IO	6
	vdd12ih_core_p	IO	5
	iofillerh30_p	IO	4
	phic_p		IO	3
	phbct12_p	IO	2
	phbct24_p	IO	1
	phis_p		IO	1
	=================================

Timing/Optimization Information:

Global Routing Information:
    layer MET1, dir Hor, min width = 0.16, min space = 0.16 pitch = 0.40
    layer MET2, dir Ver, min width = 0.20, min space = 0.20 pitch = 0.44
    layer MET3, dir Hor, min width = 0.20, min space = 0.20 pitch = 0.40
    layer MET4, dir Ver, min width = 0.20, min space = 0.20 pitch = 0.44
    layer MET5, dir Hor, min width = 0.20, min space = 0.20 pitch = 0.40
    layer MET6, dir Ver, min width = 0.44, min space = 0.44 pitch = 0.88
     
    Average gCell capacity  3.35	 on layer (1)	 MET1
    Average gCell capacity  5.61	 on layer (2)	 MET2
    Average gCell capacity  6.34	 on layer (3)	 MET3
    Average gCell capacity  5.95	 on layer (4)	 MET4
    Average gCell capacity  6.33	 on layer (5)	 MET5
    Average gCell capacity  0.00	 on layer (6)	 MET6
     
    Initial. Both Dirs: Overflow =  1358 Max = 10 GRCs =   658 (0.22%)
    Initial. H routing: Overflow =   105 Max =  4 (GRCs =  1) GRCs =    91 (0.06%)
    Initial. V routing: Overflow =  1252 Max = 10 (GRCs =  5) GRCs =   567 (0.38%)
     
    phase1. Both Dirs: Overflow =  1358 Max = 10 GRCs =   658 (0.22%)
    phase1. H routing: Overflow =   105 Max =  4 (GRCs =  1) GRCs =    91 (0.06%)
    phase1. V routing: Overflow =  1252 Max = 10 (GRCs =  5) GRCs =   567 (0.38%)
     
    phase2. Both Dirs: Overflow =  1358 Max = 10 GRCs =   658 (0.22%)
    phase2. H routing: Overflow =   105 Max =  4 (GRCs =  1) GRCs =    91 (0.06%)
    phase2. V routing: Overflow =  1252 Max = 10 (GRCs =  5) GRCs =   567 (0.38%)
     
    Total Wire Length = 38.52
    Layer MET1 wire length = 0.00
    Layer MET2 wire length = 22.62
    Layer MET3 wire length = 15.90
    Layer MET4 wire length = 0.00
    Layer MET5 wire length = 0.00
    Layer MET6 wire length = 0.00
    Total Number of Contacts = 22
    Via VIA12 count = 13
    Via VIA23 count = 9
    Via VIA34 count = 0
    Via VIA45 count = 0
    Via VIA56 count = 0
     
    Elapsed real time: 0:00:01
    Elapsed cpu time: sys = 0:00:00 usr = 0:00:01 total = 0:00:01
    Total Proc Memory(MB): 2724

Track Assignment Information:
    Number of wires with overlap after iteration 0 = 43 of 78

    Number of wires with overlap after iteration 1 = 25 of 52

    Total MET1 wire length: 1.2
    Total MET2 wire length: 34.3
    Total MET3 wire length: 36.5
    Total MET4 wire length: 0.8
    Total MET5 wire length: 0.0
    Total MET6 wire length: 0.0
    Total wire length: 72.8

    Elapsed real time: 0:00:00
    Elapsed cpu time: sys = 0:00:00 usr = 0:00:00 total = 0:00:00
    Total Proc Memory(MB): 2724

Detailed Routing Information:
    

    ---------- Detail route ----------

     
    Iteration 39: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	26
    	@@@@ Total number of instance ports with antenna violations =	1
     
    Iteration 40: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	15
    	@@@@ Total number of instance ports with antenna violations =	0
     
    Iteration 41: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	15
    	@@@@ Total number of instance ports with antenna violations =	0
     
    Iteration 42: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	15
    	@@@@ Total number of instance ports with antenna violations =	0
     
    Iteration 43: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	15
    	@@@@ Total number of instance ports with antenna violations =	0
     
    Iteration 44: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	15
    	@@@@ Total number of instance ports with antenna violations =	0
     
    Iteration 45: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	15
    	@@@@ Total number of instance ports with antenna violations =	0
     
    Elapsed real time: 0:00:08
    Elapsed cpu time: sys = 0:00:00 usr = 0:00:08 total = 0:00:08
    Total Proc Memory(MB): 2724
     
    Cumulative run time upto current stage: Elapsed = 0:00:08 CPU = 0:00:08
     
    DR finished with 0 open nets, of which 0 are frozen
    DR finished with 7 violations
     
    DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	7
    	Diff net spacing : 1
    	Less than minimum area : 2
    	Short : 4
    Total number of nets = 32005
    0 open nets, of which 0 are frozen
    Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                     0 ports without pins of 0 cells connected to 0 nets
                                     0 ports of 0 cover cells connected to 0 non-pg nets
    Total number of DRCs = 7
    Total number of antenna violations = 0
    Total number of voltage-area violations = no voltage-areas defined
    

     
    Elapsed real time: 0:00:01
    Elapsed cpu time: sys = 0:00:00 usr = 0:00:01 total = 0:00:01
    Total Proc Memory(MB): 2724
     
    Cumulative run time upto current stage: Elapsed = 0:00:09 CPU = 0:00:09
     
    Total Wire Length =                    1165950 micron
    Total Number of Contacts =             253663
    Total Number of Wires =                210835
    Total Number of PtConns =              759
    Total Number of Routed Wires =       210835
    Total Routed Wire Length =           1165757 micron
    Total Number of Routed Contacts =       253663
    	Layer           MET1 :      59100 micron
    	Layer           MET2 :     359730 micron
    	Layer           MET3 :     504036 micron
    	Layer           MET4 :     243084 micron
    	Layer           MET5 :          0 micron
    	Layer           MET6 :          0 micron
    	Via           FVIA45 :          1
    	Via            VIA34 :        445
    	Via       VIA34(rot) :          3
    	Via        VIA34_2x1 :      27138
    	Via   VIA34(rot)_1x2 :         21
    	Via   VIA34(rot)_2x1 :          7
    	Via        VIA34_1x2 :       3435
    	Via            VIA23 :       2660
    	Via       VIA23(rot) :          2
    	Via        VIA23_1x2 :      77059
    	Via   VIA23(rot)_2x1 :         32
    	Via   VIA23(rot)_1x2 :        325
    	Via        VIA23_2x1 :      26533
    	Via            VIA12 :      76127
    	Via       VIA12(rot) :       3172
    	Via        VIA12_2x1 :       5309
    	Via   VIA12(rot)_1x2 :      10491
    	Via   VIA12(rot)_2x1 :       1747
    	Via        VIA12_1x2 :      19156
     
    Redundant via conversion report:
    --------------------------------

      Total optimized via conversion rate = 67.51% (171254 / 253663 vias)
     
        Layer VIA1       = 31.64% (36703  / 116002  vias)
            Weight 1     = 31.64% (36703   vias)
            Un-optimized = 68.36% (79299   vias)
        Layer VIA2       = 97.50% (103949 / 106611  vias)
            Weight 1     = 97.50% (103949  vias)
            Un-optimized =  2.50% (2662    vias)
        Layer VIA3       = 98.56% (30601  / 31049   vias)
            Weight 1     = 98.56% (30601   vias)
            Un-optimized =  1.44% (448     vias)
        Layer VIA4       = 100.00% (1      / 1       vias)
            Weight 1     = 100.00% (1       vias)
            Un-optimized =  0.00% (0       vias)
     
      Total double via conversion rate    = 67.51% (171253 / 253663 vias)
     
        Layer VIA1       = 31.64% (36703  / 116002  vias)
        Layer VIA2       = 97.50% (103949 / 106611  vias)
        Layer VIA3       = 98.56% (30601  / 31049   vias)
        Layer VIA4       =  0.00% (0      / 1       vias)
     
      The optimized via conversion rate based on total routed via count = 67.51% (171254 / 253663 vias)
     
        Layer VIA1       = 31.64% (36703  / 116002  vias)
            Weight 1     = 31.64% (36703   vias)
            Un-optimized = 68.36% (79299   vias)
        Layer VIA2       = 97.50% (103949 / 106611  vias)
            Weight 1     = 97.50% (103949  vias)
            Un-optimized =  2.50% (2662    vias)
        Layer VIA3       = 98.56% (30601  / 31049   vias)
            Weight 1     = 98.56% (30601   vias)
            Un-optimized =  1.44% (448     vias)
        Layer VIA4       = 100.00% (1      / 1       vias)
            Weight 1     = 100.00% (1       vias)
            Un-optimized =  0.00% (0       vias)
     

DRC information: 
      Short: 4 
      Diff net spacing: 1 
      Less than minimum area: 2 
      Total error number: 7

Ring Wiring Statistics:
    metal3 Wire Length(count):               4236.64(4)
    metal4 Wire Length(count):               4212.44(4)
    metal5 Wire Length(count):               2215.42(2)
    metal6 Wire Length(count):               2226.56(2)
  ==============================================
    Total Wire Length(count):               12891.06(12)
    Number of via3 Contacts:              8
    Number of via5 Contacts:              4
  ==============================================
    Total Number of Contacts:       12

Stripe Wiring Statistics:
    metal5 Wire Length(count):              50855.04(48)
    metal6 Wire Length(count):              50564.64(48)
  ==============================================
    Total Wire Length(count):              101419.68(96)
    Number of via3 Contacts:             96
    Number of via4 Contacts:            192
    Number of via5 Contacts:           1248
  ==============================================
    Total Number of Contacts:     1536

User Wiring Statistics:

PG follow-pin Wiring Statistics:
    metal1 Wire Length(count):             380837.44(487)
    metal5 Wire Length(count):                 64.42(295)
  ==============================================
    Total Wire Length(count):              380901.86(782)
    Number of via1 Contacts:           7198
    Number of via2 Contacts:           7140
    Number of via3 Contacts:           7140
    Number of via4 Contacts:           6689
    Number of via5 Contacts:           6360
  ==============================================
    Total Number of Contacts:    34527

Signal Wiring Statistics:
    metal1 Wire Length(count):              59102.20(3642)
    metal2 Wire Length(count):             359924.75(114614)
    metal3 Wire Length(count):             504041.95(74864)
    metal4 Wire Length(count):             243084.19(18971)
  ==============================================
    Total Wire Length(count):             1166153.09(212091)

      Mask Name      Contact Code    Number Of Contacts    Percentage
        via1           VIA12(2)             79299	       68.4
        via1_2x1       VIA12(2)             15800	       13.6
        via1_1x2       VIA12(2)             20903	         18
 Default via for layer via1:                   68.4%
 Yield-optmized via for layer via1:            31.6%

        via2           VIA23(4)              2662	        2.5
        via2_2x1       VIA23(4)             26858	       25.2
        via2_1x2       VIA23(4)             77091	       72.3
 Default via for layer via2:                   2.5%
 Yield-optmized via for layer via2:            97.5%

        via3           VIA34(6)               448	       1.44
        via3_1x2       VIA34(6)              3442	       11.1
        via3_2x1       VIA34(6)             27159	       87.5
 Default via for layer via3:                   1.44%
 Yield-optmized via for layer via3:            98.6%

        via4          FVIA45(9)                 1	        100

 Double Via rate for all layers:           67.5%
  ==============================================
    Total Number of Contacts:    253663

  Horizontal/Vertical Wire Distribution:
    Layer      Hor. Wire (% of Hor.)     Ver. Wire (% of Ver.)
    metal1         58961.36 (10.19%)           140.84 ( 0.02%)
    metal2         14739.95 ( 2.55%)        345184.80 (58.74%)
    metal3        501898.91 (86.75%)          2143.04 ( 0.36%)
    metal4          2940.01 ( 0.51%)        240144.18 (40.87%)
  ==============================================================
    Total         578540.23                 587612.86
1
redirect -file $REPORTS_STEP_DIR/vth_use.rpt -tee { report_threshold_voltage_group }
********************************************************************************
                        Threshold Voltage Group Report                         

Vth Group                All                Blackbox           Non-blackbox
Name                    cells                cells                cells
********************************************************************************
undefined           29603 (100.00%)         43 (100.00%)      29560 (100.00%)   
********************************************************************************

Vth Group                All                Blackbox           Non-blackbox
Name                  cell area            cell area            cell area
********************************************************************************
undefined        91147.01 (100.00%)       0.00   (0.00%)   91147.01 (100.00%)   
********************************************************************************
1
redirect -file $REPORTS_STEP_DIR/check_legality { check_legality -verbose }
redirect -file $REPORTS_STEP_DIR/constraints.rpt { report_constraint 	-scenario [all_scenarios] -all_violators -nosplit -significant_digits 4 }
redirect -file $REPORTS_STEP_DIR/max_timing.rpt {
	report_timing -significant_digits 4 	-delay max -transition_time  -capacitance 	-max_paths 20 -nets -input_pins 	-physical -attributes -nosplit -derate -crosstalk_delta -derate -path full_clock_expanded
}
redirect -file $REPORTS_STEP_DIR/min_timing.rpt {
	report_timing -significant_digits 4 	-delay min -transition_time  -capacitance 	-max_paths 20 -nets -input_pins 	-physical -attributes -nosplit -crosstalk_delta -derate -path full_clock_expanded
}
report_zrt_shield -with_ground $MW_R_GROUND_NET -output $REPORTS_STEP_DIR/shield_ratio.rpt
Found antenna rule mode 1, diode mode 2:
	metal ratio 100, cut ratio 20,metal gate diffusion length based ratio 0 cut gate length based ratio 0	metal pratio 0, cut pratio 0, metal gate diffusion length based pratio 0, cut gate diffusion length based pratio 0	metal nratio 0, cut nratio 0, metal nratio 0, cut nratio 0
	layer MET1: max ratio 100 max pratio 2.14748e+09 max nratio 2.14748e+09	layer MET1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 400 3700}
	layer MET2: max ratio 100 max pratio 2.14748e+09 max nratio 2.14748e+09	layer MET2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 400 3700}
	layer MET3: max ratio 100 max pratio 2.14748e+09 max nratio 2.14748e+09	layer MET3: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 400 3700}
	layer MET4: max ratio 100 max pratio 2.14748e+09 max nratio 2.14748e+09	layer MET4: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 8000 50000}
	layer VIA1: max ratio 5 max pratio 2.14748e+09 max nratio 2.14748e+09	layer VIA1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 83.33 75}
	layer VIA2: max ratio 5 max pratio 2.14748e+09 max nratio 2.14748e+09	layer VIA2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 83.33 75}
	layer VIA3: max ratio 5 max pratio 2.14748e+09 max nratio 2.14748e+09	layer VIA3: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 83.33 75}
Cell Min-Routing-Layer = MET1
Cell Max-Routing-Layer = MET4
[ReportShielding: Start] Elapsed real time: 0:00:00 
[ReportShielding: Start] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ReportShielding: Start] Stage (MB): Used    0  Alloctr    0  Proc    0 
[ReportShielding: Start] Total (MB): Used   74  Alloctr   76  Proc 2740 

Net VSS doesn't have shielding

Number of shielding nets = 0 are found
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_a_e_reg_0/n3)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_a_e_reg/n3)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_1/clk_gate_a_e_reg/n3)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_a_e_reg_0/n3)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_a_e_reg_0/n3)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_R_40/n3)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_2/clk_gate_a_e_reg/n3)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_1/clk_gate_R_41/n3)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_3/clk_gate_a_e_reg/n3)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_3/clk_gate_R_23/n3)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_2/clk_gate_R_42/n3)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_2/clk_gate_R_42/n1)
Shielded <1% side-wall of (khu_sensor_top/w_CLOCK_HALF_G4B10I1)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_3/clk_gate_R_43/n3)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_3/clk_gate_R_43/n1)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/mult/clk_gate_a_e_reg/n3)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_b_reg/n3)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/converter_i2f/clk_gate_a_reg_0/n3)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/converter_i2f/clk_gate_value_reg_0/n3)
Shielded <1% side-wall of (khu_sensor_top/uart_controller/uart_tx/clk_gate_o_Tx_Serial_reg/n3)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/mult/clk_gate_b_reg/n3)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/mult/clk_gate_b_reg/n1)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/add/n26)
Shielded <1% side-wall of (khu_sensor_top/w_CLOCK_HALF_G4B9I1)
Shielded <1% side-wall of (khu_sensor_top/w_CLOCK_HALF_G4B4I1)
Shielded <1% side-wall of (khu_sensor_top/w_CLOCK_HALF_G4B4I2)
Shielded <1% side-wall of (khu_sensor_top/w_CLOCK_HALF_G4B3I1)
Shielded <1% side-wall of (khu_sensor_top/w_clk_p_G2B11I1)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_1/n27)
Shielded <1% side-wall of (khu_sensor_top/w_clk_p_G2B11I2)
Shielded <1% side-wall of (khu_sensor_top/w_clk_p_G2B10I1)
Shielded <1% side-wall of (khu_sensor_top/w_clk_p_G2B9I1)
Shielded <1% side-wall of (khu_sensor_top/w_clk_p_G2B8I2)
Shielded <1% side-wall of (khu_sensor_top/w_clk_p_G2B8I7)
Shielded <1% side-wall of (khu_sensor_top/w_clk_p_G2B8I8)
Shielded <1% side-wall of (khu_sensor_top/w_clk_p_G2B8I9)
Shielded <1% side-wall of (khu_sensor_top/w_clk_p_G2B7I1)
Shielded <1% side-wall of (khu_sensor_top/w_clk_p_G2B7I3)
Shielded <1% side-wall of (khu_sensor_top/w_clk_p_G2B6I1)
Shielded <1% side-wall of (khu_sensor_top/w_clk_p_G2B6I2)
Shielded <1% side-wall of (khu_sensor_top/w_clk_p_G2B5I1)
Shielded <1% side-wall of (khu_sensor_top/w_clk_p_G2B4I1)
Shielded <1% side-wall of (khu_sensor_top/w_clk_p_G2B1I1)
Shielded <1% side-wall of (khu_sensor_top/ads1292_controller/ENCLK_G3B1I15)
Shielded <1% side-wall of (khu_sensor_top/ads1292_controller/ENCLK_G3B1I14)
Shielded 100% side-wall of (khu_sensor_top/ads1292_controller/ENCLK_G3B1I13)
Shielded 100% side-wall of (khu_sensor_top/ads1292_controller/ENCLK_G3B1I12)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/clk_gate_r_x_data_reg_0/n3)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/clk_gate_r_mult_2_A_reg/n3)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/clk_gate_r_mult_2_A_reg/n1)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_2/n2)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_2/n22)
Shielded <1% side-wall of (khu_sensor_top/ads1292_controller/ENCLK_G3B1I1)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_add_1_B_reg/n3)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_add_2_A_reg/n3)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/ENCLK_G3B1I15)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/ENCLK_G3B1I14)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/ENCLK_G3B1I13)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/ENCLK_G3B1I12)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/ENCLK_G3B1I1)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/w_clk_p_G2B8I1)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/w_clk_p_G2B8I3)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/w_clk_p_G2B8I6)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/w_clk_p_G2B7I2)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/w_clk_p_G2B6I3)
Shielded <1% side-wall of (khu_sensor_top/mpr121_controller/ENCLK_G3B1I12)
Shielded <1% side-wall of (khu_sensor_top/mpr121_controller/ENCLK_G3B1I11)
Shielded 100% side-wall of (khu_sensor_top/sensor_core/ENCLK_G5B1I110)
Shielded <1% side-wall of (khu_sensor_top/sensor_core/ENCLK_G5B1I19)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_1/n2)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_1/n9)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_1/n22)
Shielded <1% side-wall of (khu_sensor_top/sensor_core/ENCLK_G5B1I18)
Shielded <1% side-wall of (khu_sensor_top/sensor_core/ENCLK_G5B1I17)
Shielded 100% side-wall of (khu_sensor_top/sensor_core/ENCLK_G5B1I16)
Shielded <1% side-wall of (khu_sensor_top/sensor_core/ENCLK_G5B1I15)
Shielded 100% side-wall of (khu_sensor_top/sensor_core/ENCLK_G5B1I14)
Shielded 100% side-wall of (khu_sensor_top/sensor_core/ENCLK_G5B1I13)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_2/n15)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_2/n22)
Shielded <1% side-wall of (khu_sensor_top/sensor_core/ENCLK_G5B1I12)
Shielded <1% side-wall of (khu_sensor_top/sensor_core/ENCLK_G5B1I11)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_3/n20)
Shielded <1% side-wall of (khu_sensor_top/sensor_core/ENCLK_G5B1I1)
Shielded <1% side-wall of (khu_sensor_top/uart_controller/ENCLK_G5B1I13)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_mult_1_A_reg/n3)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_mult_1_A_reg/n1)
Shielded <1% side-wall of (khu_sensor_top/uart_controller/ENCLK_G5B1I12)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/add/n29)
Shielded <1% side-wall of (khu_sensor_top/uart_controller/ENCLK_G5B1I11)
Shielded <1% side-wall of (khu_sensor_top/uart_controller/ENCLK_G5B1I1)
Shielded <1% side-wall of (khu_sensor_top/ads1292_controller/spi_master/ENCLK_G3B1I12)
Shielded <1% side-wall of (khu_sensor_top/ads1292_controller/spi_master/ENCLK_G3B1I11)
Shielded <1% side-wall of (khu_sensor_top/ads1292_controller/spi_master/ENCLK_G3B1I1)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/mult/n15)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/mult/n21)
Shielded <1% side-wall of (khu_sensor_top/ads1292_controller/clk_gate_r_ads_reg_addr_reg/n3_G3B1I1)
Shielded <1% side-wall of (khu_sensor_top/ads1292_controller/clk_gate_r_ads_data_out_reg_0/n3_G3B1I1)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/converter_f2i/ENCLK_G3B1I12)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/converter_f2i/ENCLK_G3B1I11)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/converter_f2i/ENCLK_G3B1I1)
Shielded <1% side-wall of (khu_sensor_top/sensor_core/clk_gate_r_ads_second_param_reg_0/n3)
Shielded <1% side-wall of (khu_sensor_top/sensor_core/clk_gate_r_uart_clk_counter_reg/n3)
Shielded <1% side-wall of (khu_sensor_top/sensor_core/clk_gate_r_ads_ch2_data_out_reg_0/n3)
Shielded <1% side-wall of (khu_sensor_top/sensor_core/clk_gate_o_ADS1292_FILTERED_DATA_ACK_reg/n3)
Shielded <1% side-wall of (khu_sensor_top/sensor_core/clk_gate_r_mpr_chip_set_done_reg/n3)
Shielded <1% side-wall of (khu_sensor_top/ads1292_controller/spi_master/clk_gate_r_SPI_Clk_Count_reg_0/n6)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/converter_f2i/clk_gate_o_Z_reg_0/n3)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/clk_gate_r_mult_A_reg/n3)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/mult/n2)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/clk_gate_o_ADS1292_FILTERED_DATA_reg_0/n3)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/clk_gate_r_converter_i2f_a_reg_0/n3)
Shielded <1% side-wall of (khu_sensor_top/mpr121_controller/clk_gate_o_MPR121_INIT_SET_reg/n3)
Shielded <1% side-wall of (khu_sensor_top/mpr121_controller/clk_gate_r_i2c_reg_data_in_reg_0/n3)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/n2)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/n11)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/n17)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/ENCLK_G3B1I11)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/ENCLK_G3B1I1)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/net23752)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/ENCLK_G5B1I1)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/n1_G4B2I1)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/ENCLK_G3B2I13)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/ENCLK_G3B1I13)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/ENCLK_G3B2I12)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/ENCLK_G3B1I12)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/ENCLK_G3B1I11)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/ENCLK_G3B1I1)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/w_clk_p_G2B8I5)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/net23719)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/net23730)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/n93)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/n96)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/n1)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/n4)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/n36)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/n49)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/n52)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/n69)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/n80)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/ENCLK_G3B1I11)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/ENCLK_G3B1I1)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/w_clk_p_G2B8I4)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/net23697)
Shielded <1% side-wall of (khu_sensor_top/ads1292_controller/clk_gate_r_ads_reg_addr_reg/n3)
Shielded <1% side-wall of (khu_sensor_top/ads1292_controller/clk_gate_r_ads_data_out_reg_0/n3)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/converter_i2f/ENCLK_G3B1I12)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/converter_i2f/ENCLK_G3B1I11)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/converter_i2f/ENCLK_G3B1I1)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/clk_gate_o_ADS1292_FILTERED_DATA_reg_0/n3_G3B1I1)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/clk_gate_r_converter_i2f_a_reg_0/n3_G3B1I1)
Shielded <1% side-wall of (khu_sensor_top/mpr121_controller/clk_gate_o_MPR121_INIT_SET_reg/n3_G3B1I1)
Shielded <1% side-wall of (khu_sensor_top/mpr121_controller/clk_gate_r_i2c_reg_data_in_reg_0/n3_G3B1I1)
Shielded <1% side-wall of (khu_sensor_top/mpr121_controller/i2c_master/ENCLK_G3B3I1)
Shielded <1% side-wall of (khu_sensor_top/mpr121_controller/i2c_master/ENCLK_G3B2I12)
Shielded <1% side-wall of (khu_sensor_top/mpr121_controller/i2c_master/ENCLK_G3B1I12)
Shielded <1% side-wall of (khu_sensor_top/mpr121_controller/i2c_master/ENCLK_G3B1I11)
Shielded <1% side-wall of (khu_sensor_top/mpr121_controller/i2c_master/ENCLK_G3B1I1)
Shielded <1% side-wall of (khu_sensor_top/sensor_core/clk_gate_r_ads_second_param_reg_0/n3_G5B1I1)
Shielded <1% side-wall of (khu_sensor_top/sensor_core/clk_gate_r_uart_clk_counter_reg/n3_G5B1I1)
Shielded <1% side-wall of (khu_sensor_top/sensor_core/clk_gate_r_ads_ch2_data_out_reg_0/n3_G5B1I1)
Shielded <1% side-wall of (khu_sensor_top/sensor_core/clk_gate_o_ADS1292_FILTERED_DATA_ACK_reg/n3_G5B1I1)
Shielded <1% side-wall of (khu_sensor_top/sensor_core/clk_gate_r_mpr_chip_set_done_reg/n3_G5B1I1)
Shielded <1% side-wall of (khu_sensor_top/uart_controller/uart_rx/ENCLK_G5B1I1)
Shielded 100% side-wall of (khu_sensor_top/uart_controller/uart_tx/ENCLK_G5B1I1)
Shielded <1% side-wall of (khu_sensor_top/ads1292_controller/spi_master/clk_gate_r_SPI_Clk_Count_reg_0/n6_G3B1I1)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/converter_f2i/clk_gate_o_Z_reg_0/n3_G3B1I1)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/clk_gate_r_mult_A_reg/n3_G3B1I1)
Shielded <1% side-wall of (khu_sensor_top/uart_controller/uart_tx/n142)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/mult/ENCLK_G3B3I1)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/mult/ENCLK_G3B1I15)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/mult/ENCLK_G3B1I14)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/mult/ENCLK_G3B1I13)
Shielded <1% side-wall of (khu_sensor_top/uart_controller/n258)
Shielded <1% side-wall of (khu_sensor_top/uart_controller/n260)
Shielded <1% side-wall of (khu_sensor_top/uart_controller/n271)
Shielded <1% side-wall of (khu_sensor_top/uart_controller/n327)
Shielded <1% side-wall of (khu_sensor_top/uart_controller/uart_rx/n88)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/mult/ENCLK_G3B1I11)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/mult/ENCLK_G3B1I1)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/add/ENCLK_G3B1I17)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/add/ENCLK_G3B1I16)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/add/ENCLK_G3B1I15)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/add/ENCLK_G3B1I14)
Shielded <1% side-wall of (khu_sensor_top/sensor_core/n654)
Shielded <1% side-wall of (khu_sensor_top/sensor_core/n656)
Shielded <1% side-wall of (khu_sensor_top/sensor_core/n658)
Shielded <1% side-wall of (khu_sensor_top/sensor_core/n668)
Shielded <1% side-wall of (khu_sensor_top/sensor_core/n679)
Shielded <1% side-wall of (khu_sensor_top/sensor_core/n690)
Shielded <1% side-wall of (khu_sensor_top/sensor_core/n700)
Shielded <1% side-wall of (khu_sensor_top/sensor_core/n712)
Shielded <1% side-wall of (khu_sensor_top/sensor_core/n723)
Shielded <1% side-wall of (khu_sensor_top/sensor_core/n737)
Shielded <1% side-wall of (khu_sensor_top/sensor_core/n841)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/add/ENCLK_G3B1I13)
Shielded <1% side-wall of (khu_sensor_top/w_CLOCK_HALF)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/add/ENCLK_G3B1I12)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/add/ENCLK_G3B1I11)
Shielded <1% side-wall of (khu_sensor_top/mpr121_controller/i2c_master/n606)
Shielded <1% side-wall of (khu_sensor_top/mpr121_controller/i2c_master/n621)
Shielded <1% side-wall of (khu_sensor_top/mpr121_controller/i2c_master/n630)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_3/ENCLK_G3B1I15)
Shielded <1% side-wall of (khu_sensor_top/mpr121_controller/n219)
Shielded <1% side-wall of (khu_sensor_top/mpr121_controller/n229)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_3/ENCLK_G3B1I14)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_3/ENCLK_G3B1I13)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_3/ENCLK_G3B1I12)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_3/ENCLK_G3B1I1)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_2/ENCLK_G3B1I16)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_2/ENCLK_G3B1I15)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/converter_i2f/n409)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/converter_i2f/n410)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/converter_i2f/n411)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_2/ENCLK_G3B1I14)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_2/ENCLK_G3B1I13)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_2/ENCLK_G3B1I12)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_2/ENCLK_G3B1I11)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_2/ENCLK_G3B1I1)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_1/ENCLK_G3B1I16)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_1/ENCLK_G3B1I15)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_1/ENCLK_G3B1I13)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_1/ENCLK_G3B1I11)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_2/ENCLK_G3B1I17)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_2/ENCLK_G3B1I16)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_2/ENCLK_G3B1I15)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_2/ENCLK_G3B1I14)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_2/ENCLK_G3B1I13)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_2/ENCLK_G3B1I12)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_2/ENCLK_G3B1I11)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_2/ENCLK_G3B1I1)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_1/ENCLK_G3B1I17)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_1/ENCLK_G3B1I16)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_1/ENCLK_G3B1I15)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_1/ENCLK_G3B1I14)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_1/ENCLK_G3B1I13)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_1/ENCLK_G3B1I12)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_1/ENCLK_G3B1I11)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_1/ENCLK_G3B1I1)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_add_1_B_reg/n3_G3B1I1)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_add_2_A_reg/n3_G3B1I1)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/clk_gate_r_x_data_reg_0/n3_G3B1I1)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_2/ENCLK_G3B1I16)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_2/ENCLK_G3B1I15)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_2/ENCLK_G3B1I14)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_2/ENCLK_G3B1I13)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_2/ENCLK_G3B1I12)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_2/ENCLK_G3B1I11)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_2/ENCLK_G3B1I1)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_1/ENCLK_G3B1I17)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_1/ENCLK_G3B1I16)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_1/ENCLK_G3B1I15)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_1/ENCLK_G3B1I14)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_1/ENCLK_G3B1I13)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_1/ENCLK_G3B1I12)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_1/ENCLK_G3B1I1)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_1/net23686)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/add/ENCLK_G3B1I15)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/add/ENCLK_G3B1I14)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/add/ENCLK_G3B1I13)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/add/ENCLK_G3B1I12)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/add/ENCLK_G3B1I11)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/add/ENCLK_G3B1I1)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/add/net23675)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/converter_i2f/clk_gate_a_reg_0/n3_G3B1I1)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/converter_i2f/clk_gate_value_reg_0/n3_G3B1I1)
Shielded <1% side-wall of (khu_sensor_top/uart_controller/uart_tx/clk_gate_o_Tx_Serial_reg/n3_G5B1I1)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/mult/clk_gate_a_e_reg/n3_G3B1I1)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_b_reg/n3_G3B1I1)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_3/clk_gate_a_e_reg/n3_G3B1I1)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_3/clk_gate_R_23/n3_G3B1I1)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_2/clk_gate_a_e_reg/n3_G3B1I1)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_1/clk_gate_R_41/n3_G3B1I1)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_1/clk_gate_a_e_reg/n3_G3B1I1)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_a_e_reg_0/n3_G3B1I1)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_a_e_reg_0/n3_G3B1I1)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_R_40/n3_G3B1I1)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/add/n1395)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/add/n1420)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/add/n1448)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/add/n1475)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/add/n1478)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/add/n1479)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/add/n1509)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_a_e_reg/n3_G3B1I1)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_a_e_reg_0/n3_G3B1I1)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_1/n954)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_1/n983)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_1/n1008)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_1/n1033)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_1/n1035)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_1/n1036)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_1/n1068)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_2/n1206)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_2/n1208)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_2/n1209)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_2/n1219)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/n1125)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/n1191)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/n1196)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/n1290)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_2/n1137)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_2/n1160)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_2/n1181)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_1/n1328)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_1/n1353)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_1/n1381)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_1/n1408)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_1/n1411)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_1/n1412)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_1/n1442)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_1/n1444)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_2/n1333)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_2/n1358)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_2/n1386)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_2/n1413)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_2/n1416)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_2/n1417)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_2/n1447)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_2/n1449)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_1/n1177)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_1/n1202)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_1/n1227)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_1/n1230)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_1/n1240)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_2/n1137)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_2/n1160)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_2/n1182)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_2/n1207)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_2/n1209)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_2/n1210)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_2/n1220)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_2/n1222)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_3/n1201)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_3/n1228)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_3/n1229)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_3/n1239)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_3/n1241)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/n1930)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/n1965)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/n2136)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/n2141)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/n2143)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/n2248)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_3/n1153)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_3/n1176)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/n67)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/n205)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/add/n1397)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/add/n1425)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/add/n1452)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/add/n1455)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/add/n1456)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/add/n1486)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/add/n1488)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/add/n1355)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/add/n1372)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/mult/n1197)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/mult/n1198)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/mult/n1208)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/mult/n1210)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/n309)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/n364)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/n430)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/mult/n1133)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/mult/n1156)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/mult/n1171)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/mult/n1195)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/converter_f2i/n415)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/converter_f2i/n416)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/converter_f2i/n448)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/n107)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/n123)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/n125)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/n127)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/n129)
Shielded <1% side-wall of (khu_sensor_top/ads1292_controller/spi_master/n151)
Shielded <1% side-wall of (khu_sensor_top/ads1292_controller/spi_master/n139)
Shielded <1% side-wall of (khu_sensor_top/ads1292_controller/spi_master/n143)
Shielded <1% side-wall of (w_clk_p)
Shielded <1% side-wall of (khu_sensor_top/ads1292_controller/n514)
Shielded <1% side-wall of (khu_sensor_top/ads1292_controller/n527)
Shielded <1% side-wall of (khu_sensor_top/ads1292_controller/n532)
Shielded <1% side-wall of (khu_sensor_top/ads1292_controller/n536)
Shielded <1% side-wall of (khu_sensor_top/ads1292_controller/n562)
Shielded 385 nets with average ratio as follows.
	1) 2.08%		(total shield ratio/number of shielded nets)
	2) 0.00%		(total shield length/total shielded net length)
[ReportShielding: End] Elapsed real time: 0:00:02 
[ReportShielding: End] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[ReportShielding: End] Stage (MB): Used   21  Alloctr   21  Proc    0 
[ReportShielding: End] Total (MB): Used   96  Alloctr   97  Proc 2740 
1
report_clock_gating -style > $REPORTS_STEP_DIR/clock_gating.rpt
report_clock_gating_check -significant_digits 4 >> $REPORTS_STEP_DIR/clock_gating.rpt
report_clock_gating -structure >> $REPORTS_STEP_DIR/clock_gating.rpt
report_timing -max_paths 10 -to [get_pins -hierarchical "clk_gate*"] 	> $REPORTS_STEP_DIR/clock_gating_max_paths.rpt
Warning: No pin objects matched 'clk_gate*' (SEL-004)
# To verify CRPR
#redirect -file $REPORTS_DIR/${step}/crpr.rpt { report_crpr }
# delete "snapshot" directory called by create_qor_snapshot command
sh rm -rf snapshot/
# Save
change_names -rule verilog -hier
Information: Updating database...
Information: Updating top database 'khu_sensor_pad.CEL;1'. (MWDC-255)
1
set verilogout_no_tri true
true
save_mw_cel -as ${TOP_MODULE}
Information: Performing CEL netlist consistency check. (MWDC-118)
Information: CEL consistency check PASSED. (MWDC-119)
Information: Saved design named khu_sensor_pad. (UIG-5)
1
# close lib
close_mw_lib
Removing physical design 'khu_sensor_pad'
Information: Removing all scenarios because all designs have been removed. (UID-1040)
Information: Removed scenario func1_wst from memory. (UID-1024)
Information: Removed scenario funccts_wst from memory. (UID-1024)
1
# Reset sdc file for applying sdc
sh rm -f $FUNC1_SDC
sh cp ${FUNC1_SDC}.bak ${FUNC1_SDC}
exit

Thank you...
Exit IC Compiler!
